Timing Analyzer report for GPU
Wed Nov 13 18:37:29 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; GPU                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.5%      ;
;     Processor 3            ;   2.0%      ;
;     Processor 4            ;   1.8%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Wed Nov 13 18:37:28 2019 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------+-----------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; clk54m                                             ; Base      ; 18.518 ; 54.0 MHz   ; 0.000 ; 9.259 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { clk54m }                                             ;
; inst17|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.407  ; 135.01 MHz ; 0.000 ; 3.703 ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; clk54m ; inst17|altpll_component|auto_generated|pll1|inclk[0] ; { inst17|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------+-----------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 202.63 MHz ; 202.63 MHz      ; inst17|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 2.472 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 3.206 ; 0.000         ;
; clk54m                                             ; 9.193 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+---------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 2.472 ; sync_generator:inst2|h_count[8] ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.102     ; 4.834      ;
; 2.638 ; sync_generator:inst2|h_count[5] ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.102     ; 4.668      ;
; 2.729 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[8] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.101     ; 4.578      ;
; 2.729 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.101     ; 4.578      ;
; 2.729 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[1] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.101     ; 4.578      ;
; 2.729 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[2] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.101     ; 4.578      ;
; 2.729 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[3] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.101     ; 4.578      ;
; 2.729 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[4] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.101     ; 4.578      ;
; 2.729 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[5] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.101     ; 4.578      ;
; 2.729 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[6] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.101     ; 4.578      ;
; 2.729 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[7] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.101     ; 4.578      ;
; 2.788 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|vsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.073     ; 4.547      ;
; 2.788 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|hsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.073     ; 4.547      ;
; 2.792 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.102     ; 4.514      ;
; 2.794 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.102     ; 4.512      ;
; 2.841 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|vsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.073     ; 4.494      ;
; 2.841 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|hsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.073     ; 4.494      ;
; 2.899 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.102     ; 4.407      ;
; 2.940 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[8] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.375      ;
; 2.940 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.375      ;
; 2.940 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[1] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.375      ;
; 2.940 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[2] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.375      ;
; 2.940 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[3] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.375      ;
; 2.940 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[4] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.375      ;
; 2.940 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[5] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.375      ;
; 2.940 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[6] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.375      ;
; 2.940 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[7] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.375      ;
; 2.972 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[9]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.339      ;
; 2.972 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[8]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.339      ;
; 2.972 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.339      ;
; 2.972 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[1]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.339      ;
; 2.972 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[2]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.339      ;
; 2.972 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[3]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.339      ;
; 2.972 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[4]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.339      ;
; 2.972 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[5]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.339      ;
; 2.972 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[6]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.339      ;
; 2.972 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[7]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.339      ;
; 2.987 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[9]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.324      ;
; 2.987 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[8]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.324      ;
; 2.987 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.324      ;
; 2.987 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[1]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.324      ;
; 2.987 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[2]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.324      ;
; 2.987 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[3]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.324      ;
; 2.987 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[4]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.324      ;
; 2.987 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[5]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.324      ;
; 2.987 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[6]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.324      ;
; 2.987 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[7]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.324      ;
; 2.993 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[8] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.322      ;
; 2.993 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.322      ;
; 2.993 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[1] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.322      ;
; 2.993 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[2] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.322      ;
; 2.993 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[3] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.322      ;
; 2.993 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[4] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.322      ;
; 2.993 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[5] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.322      ;
; 2.993 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[6] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.322      ;
; 2.993 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[7] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.322      ;
; 3.000 ; sync_generator:inst2|pc_ena[1]  ; sync_generator:inst2|vsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.073     ; 4.335      ;
; 3.000 ; sync_generator:inst2|pc_ena[1]  ; sync_generator:inst2|hsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.073     ; 4.335      ;
; 3.045 ; sync_generator:inst2|h_count[6] ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.102     ; 4.261      ;
; 3.045 ; sync_generator:inst2|h_count[0] ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.102     ; 4.261      ;
; 3.078 ; sync_generator:inst2|h_count[8] ; sync_generator:inst2|hsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.102     ; 4.228      ;
; 3.090 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[9]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.250      ;
; 3.090 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[8]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.250      ;
; 3.090 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.250      ;
; 3.090 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[1]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.250      ;
; 3.090 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[2]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.250      ;
; 3.090 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[3]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.250      ;
; 3.090 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[4]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.250      ;
; 3.090 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[5]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.250      ;
; 3.090 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[6]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.250      ;
; 3.090 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[7]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.250      ;
; 3.099 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[9]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.212      ;
; 3.099 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[8]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.212      ;
; 3.099 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.212      ;
; 3.099 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[1]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.212      ;
; 3.099 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[2]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.212      ;
; 3.099 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[3]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.212      ;
; 3.099 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[4]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.212      ;
; 3.099 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[5]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.212      ;
; 3.099 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[6]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.212      ;
; 3.099 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[7]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.097     ; 4.212      ;
; 3.143 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[9]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.197      ;
; 3.143 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[8]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.197      ;
; 3.143 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.197      ;
; 3.143 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[1]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.197      ;
; 3.143 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[2]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.197      ;
; 3.143 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[3]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.197      ;
; 3.143 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[4]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.197      ;
; 3.143 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[5]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.197      ;
; 3.143 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[6]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.197      ;
; 3.143 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[7]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.068     ; 4.197      ;
; 3.152 ; sync_generator:inst2|pc_ena[0]  ; sync_generator:inst2|vsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.073     ; 4.183      ;
; 3.152 ; sync_generator:inst2|pc_ena[0]  ; sync_generator:inst2|hsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.073     ; 4.183      ;
; 3.152 ; sync_generator:inst2|pc_ena[1]  ; vid_osd_generator:inst16|disp_x[8] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.163      ;
; 3.152 ; sync_generator:inst2|pc_ena[1]  ; vid_osd_generator:inst16|disp_x[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.163      ;
; 3.152 ; sync_generator:inst2|pc_ena[1]  ; vid_osd_generator:inst16|disp_x[1] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.163      ;
; 3.152 ; sync_generator:inst2|pc_ena[1]  ; vid_osd_generator:inst16|disp_x[2] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.163      ;
; 3.152 ; sync_generator:inst2|pc_ena[1]  ; vid_osd_generator:inst16|disp_x[3] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.163      ;
; 3.152 ; sync_generator:inst2|pc_ena[1]  ; vid_osd_generator:inst16|disp_x[4] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.163      ;
; 3.152 ; sync_generator:inst2|pc_ena[1]  ; vid_osd_generator:inst16|disp_x[5] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.163      ;
+-------+---------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.453 ; sync_generator:inst2|vsync                                                                                                                       ; sync_generator:inst2|vsync                                                                                                                                                        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_generator:inst2|hsync                                                                                                                       ; sync_generator:inst2|hsync                                                                                                                                                        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_generator:inst2|vde                                                                                                                         ; sync_generator:inst2|vde                                                                                                                                                          ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[9]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[9]                                                                                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_generator:inst2|pc_ena[2]                                                                                                                   ; sync_generator:inst2|pc_ena[2]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_generator:inst2|pc_ena[1]                                                                                                                   ; sync_generator:inst2|pc_ena[1]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_generator:inst2|pc_ena[3]                                                                                                                   ; sync_generator:inst2|pc_ena[3]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1] ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|altsyncram_6b81:altsyncram2|ram_block3a0~porta_address_reg0        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.182      ;
; 0.454 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1] ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|altsyncram_6b81:altsyncram2|ram_block3a0~portb_address_reg0        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.183      ;
; 0.454 ; vid_osd_generator:inst16|disp_x[9]                                                                                                               ; vid_osd_generator:inst16|disp_x[9]                                                                                                                                                ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.463 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0] ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|altsyncram_6b81:altsyncram2|ram_block3a0~porta_address_reg0        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.191      ;
; 0.463 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0] ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|altsyncram_6b81:altsyncram2|ram_block3a0~portb_address_reg0        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.192      ;
; 0.465 ; sync_generator:inst2|pc_ena[0]                                                                                                                   ; sync_generator:inst2|pc_ena[0]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.499 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[0]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[3]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[52]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[4]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.500 ; vid_osd_generator:inst16|dly5_disp_x[1]                                                                                                          ; vid_osd_generator:inst16|dly6_disp_x[1]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; vid_osd_generator:inst16|dly4_disp_x[1]                                                                                                          ; vid_osd_generator:inst16|dly5_disp_x[1]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; vid_osd_generator:inst16|dly5_disp_x[3]                                                                                                          ; vid_osd_generator:inst16|dly6_disp_x[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; vid_osd_generator:inst16|dly3_disp_y[1]                                                                                                          ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[0]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; vid_osd_generator:inst16|dly1_disp_y[1]                                                                                                          ; vid_osd_generator:inst16|dly2_disp_y[1]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[48]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[0]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.501 ; vid_osd_generator:inst16|dly1_disp_x[3]                                                                                                          ; vid_osd_generator:inst16|dly2_disp_x[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; vid_osd_generator:inst16|vde_pipe[5]                                                                                                             ; vid_osd_generator:inst16|vde_out                                                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; vid_osd_generator:inst16|dly2_disp_y[3]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_y[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[4]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[7]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.796      ;
; 0.502 ; vid_osd_generator:inst16|dly3_disp_x[2]                                                                                                          ; vid_osd_generator:inst16|dly4_disp_x[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; vid_osd_generator:inst16|dly2_disp_x[2]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_x[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; vid_osd_generator:inst16|dly1_disp_x[2]                                                                                                          ; vid_osd_generator:inst16|dly2_disp_x[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; vid_osd_generator:inst16|dly4_dena                                                                                                               ; vid_osd_generator:inst16|osd_ena_out                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; vid_osd_generator:inst16|dena                                                                                                                    ; vid_osd_generator:inst16|dly1_dena                                                                                                                                                ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; vid_osd_generator:inst16|vs_pipe[4]                                                                                                              ; vid_osd_generator:inst16|vs_pipe[5]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; vid_osd_generator:inst16|hs_pipe[4]                                                                                                              ; vid_osd_generator:inst16|hs_pipe[5]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; vid_osd_generator:inst16|hs_pipe[3]                                                                                                              ; vid_osd_generator:inst16|hs_pipe[4]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; vid_osd_generator:inst16|hs_pipe[2]                                                                                                              ; vid_osd_generator:inst16|hs_pipe[3]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; vid_osd_generator:inst16|vde_pipe[3]                                                                                                             ; vid_osd_generator:inst16|vde_pipe[4]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; vid_osd_generator:inst16|hde_pipe[4]                                                                                                             ; vid_osd_generator:inst16|hde_pipe[5]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; vid_osd_generator:inst16|hde_pipe[3]                                                                                                             ; vid_osd_generator:inst16|hde_pipe[4]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; vid_osd_generator:inst16|hde_pipe[1]                                                                                                             ; vid_osd_generator:inst16|hde_pipe[2]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; vid_osd_generator:inst16|dly3_disp_y[3]                                                                                                          ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[2]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[3]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[6]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; vid_osd_generator:inst16|dly2_disp_x[1]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_x[1]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; vid_osd_generator:inst16|dly4_disp_x[2]                                                                                                          ; vid_osd_generator:inst16|dly5_disp_x[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; vid_osd_generator:inst16|dly2_dena                                                                                                               ; vid_osd_generator:inst16|dly3_dena                                                                                                                                                ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; vid_osd_generator:inst16|vs_pipe[0]                                                                                                              ; vid_osd_generator:inst16|vs_pipe[1]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; vid_osd_generator:inst16|hs_out                                                                                                                  ; vid_out_stencil:inst|hs_out                                                                                                                                                       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; vid_osd_generator:inst16|hs_pipe[1]                                                                                                              ; vid_osd_generator:inst16|hs_pipe[2]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; vid_osd_generator:inst16|vde_pipe[4]                                                                                                             ; vid_osd_generator:inst16|vde_pipe[5]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[49]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[1]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[1]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[4]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.508 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1] ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; vid_osd_generator:inst16|disp_y[3]                                                                                                               ; vid_osd_generator:inst16|dly1_disp_y[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sync_generator:inst2|v_count[9]                                                                                                                  ; sync_generator:inst2|v_count[9]                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.516 ; vid_osd_generator:inst16|hde_out                                                                                                                 ; vid_out_stencil:inst|r_out[0]                                                                                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.808      ;
; 0.516 ; sync_generator:inst2|h_count[9]                                                                                                                  ; sync_generator:inst2|h_count[9]                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.810      ;
; 0.518 ; vid_osd_generator:inst16|hde_out                                                                                                                 ; vid_out_stencil:inst|vid_de_out                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.810      ;
; 0.518 ; vid_osd_generator:inst16|hde_out                                                                                                                 ; vid_out_stencil:inst|hde_out                                                                                                                                                      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.810      ;
; 0.520 ; vid_osd_generator:inst16|vde_out                                                                                                                 ; vid_out_stencil:inst|vde_out                                                                                                                                                      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.812      ;
; 0.542 ; sync_generator:inst2|pc_ena[3]                                                                                                                   ; sync_generator:inst2|pc_ena[0]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.835      ;
; 0.543 ; sync_generator:inst2|pc_ena[3]                                                                                                                   ; inst1[3]                                                                                                                                                                          ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.836      ;
; 0.543 ; sync_generator:inst2|pc_ena[3]                                                                                                                   ; sync_generator:inst2|pc_ena[2]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.836      ;
; 0.550 ; sync_generator:inst2|pc_ena[0]                                                                                                                   ; sync_generator:inst2|pc_ena[1]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.843      ;
; 0.552 ; sync_generator:inst2|pc_ena[0]                                                                                                                   ; sync_generator:inst2|pc_ena[3]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.845      ;
; 0.559 ; sync_generator:inst2|pc_ena[2]                                                                                                                   ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[9]                                                                                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.852      ;
; 0.576 ; sync_generator:inst2|pc_ena[2]                                                                                                                   ; inst1[2]                                                                                                                                                                          ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.869      ;
; 0.626 ; vid_osd_generator:inst16|dly6_disp_x[3]                                                                                                          ; vid_out_stencil:inst|r_out[1]                                                                                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.920      ;
; 0.638 ; vid_osd_generator:inst16|disp_y[8]                                                                                                               ; vid_osd_generator:inst16|dena                                                                                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.931      ;
; 0.641 ; vid_osd_generator:inst16|vde_pipe[0]                                                                                                             ; vid_osd_generator:inst16|vde_pipe[1]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.658 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[2]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.396      ;
; 0.663 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[7]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.401      ;
; 0.664 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[4]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.402      ;
; 0.680 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[50]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[2]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.974      ;
; 0.680 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[54]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[6]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.974      ;
; 0.681 ; vid_osd_generator:inst16|hde_pipe[5]                                                                                                             ; vid_osd_generator:inst16|hde_out                                                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.974      ;
; 0.682 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[11]                                                                               ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.420      ;
; 0.690 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[3]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.428      ;
; 0.693 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[1]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.431      ;
; 0.696 ; vid_osd_generator:inst16|dly2_disp_y[1]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_y[1]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.991      ;
; 0.696 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[53]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[5]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.991      ;
; 0.697 ; vid_osd_generator:inst16|dly4_disp_x[3]                                                                                                          ; vid_osd_generator:inst16|dly5_disp_x[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.991      ;
; 0.698 ; vid_osd_generator:inst16|dly3_dena                                                                                                               ; vid_osd_generator:inst16|dly4_dena                                                                                                                                                ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; vid_osd_generator:inst16|vs_pipe[1]                                                                                                              ; vid_osd_generator:inst16|vs_pipe[2]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[5]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[8]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.993      ;
; 0.699 ; vid_osd_generator:inst16|vde_pipe[2]                                                                                                             ; vid_osd_generator:inst16|vde_pipe[3]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; vid_osd_generator:inst16|dly2_disp_y[2]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_y[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[51]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[3]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; vid_osd_generator:inst16|hs_pipe[5]                                                                                                              ; vid_osd_generator:inst16|hs_out                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; vid_osd_generator:inst16|hde_pipe[2]                                                                                                             ; vid_osd_generator:inst16|hde_pipe[3]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[6]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[9]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; vid_osd_generator:inst16|vs_pipe[5]                                                                                                              ; vid_osd_generator:inst16|vs_out                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; vid_osd_generator:inst16|hs_pipe[0]                                                                                                              ; vid_osd_generator:inst16|hs_pipe[1]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.702 ; vid_osd_generator:inst16|dly3_disp_y[2]                                                                                                          ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[1]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.994      ;
; 0.703 ; vid_osd_generator:inst16|dly2_disp_x[3]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_x[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.995      ;
; 0.706 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[9]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.447      ;
; 0.710 ; vid_osd_generator:inst16|disp_y[2]                                                                                                               ; vid_osd_generator:inst16|dly1_disp_y[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.002      ;
; 0.712 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[0]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.450      ;
; 0.745 ; sync_generator:inst2|h_count[1]                                                                                                                  ; sync_generator:inst2|h_count[1]                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; sync_generator:inst2|h_count[3]                                                                                                                  ; sync_generator:inst2|h_count[3]                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; sync_generator:inst2|h_count[2]                                                                                                                  ; sync_generator:inst2|h_count[2]                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; vid_osd_generator:inst16|disp_y[3]                                                                                                               ; vid_osd_generator:inst16|disp_y[3]                                                                                                                                                ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.754 ; sync_generator:inst2|v_count[3]                                                                                                                  ; sync_generator:inst2|v_count[3]                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 218.53 MHz ; 218.53 MHz      ; inst17|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 2.831 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 3.206 ; 0.000         ;
; clk54m                                             ; 9.202 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+-------+---------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 2.831 ; sync_generator:inst2|h_count[8] ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.091     ; 4.487      ;
; 2.917 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[8] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.399      ;
; 2.917 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.399      ;
; 2.917 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[1] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.399      ;
; 2.917 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[2] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.399      ;
; 2.917 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[3] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.399      ;
; 2.917 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[4] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.399      ;
; 2.917 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[5] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.399      ;
; 2.917 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[6] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.399      ;
; 2.917 ; sync_generator:inst2|hde        ; vid_osd_generator:inst16|disp_x[7] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.093     ; 4.399      ;
; 2.932 ; sync_generator:inst2|h_count[5] ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.091     ; 4.386      ;
; 3.065 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|vsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.065     ; 4.279      ;
; 3.065 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|hsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.065     ; 4.279      ;
; 3.078 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.091     ; 4.240      ;
; 3.081 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.091     ; 4.237      ;
; 3.113 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|vsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.065     ; 4.231      ;
; 3.113 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|hsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.065     ; 4.231      ;
; 3.177 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.091     ; 4.141      ;
; 3.210 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[8] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.114      ;
; 3.210 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.114      ;
; 3.210 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[1] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.114      ;
; 3.210 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[2] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.114      ;
; 3.210 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[3] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.114      ;
; 3.210 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[4] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.114      ;
; 3.210 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[5] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.114      ;
; 3.210 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[6] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.114      ;
; 3.210 ; sync_generator:inst2|pc_ena[2]  ; vid_osd_generator:inst16|disp_x[7] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.114      ;
; 3.248 ; sync_generator:inst2|pc_ena[1]  ; sync_generator:inst2|vsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.065     ; 4.096      ;
; 3.248 ; sync_generator:inst2|pc_ena[1]  ; sync_generator:inst2|hsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.065     ; 4.096      ;
; 3.258 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[8] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.066      ;
; 3.258 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.066      ;
; 3.258 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[1] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.066      ;
; 3.258 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[2] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.066      ;
; 3.258 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[3] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.066      ;
; 3.258 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[4] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.066      ;
; 3.258 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[5] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.066      ;
; 3.258 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[6] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.066      ;
; 3.258 ; sync_generator:inst2|pc_ena[3]  ; vid_osd_generator:inst16|disp_x[7] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 4.066      ;
; 3.306 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[9]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.014      ;
; 3.306 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[8]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.014      ;
; 3.306 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.014      ;
; 3.306 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[1]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.014      ;
; 3.306 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[2]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.014      ;
; 3.306 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[3]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.014      ;
; 3.306 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[4]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.014      ;
; 3.306 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[5]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.014      ;
; 3.306 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[6]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.014      ;
; 3.306 ; sync_generator:inst2|h_count[2] ; sync_generator:inst2|v_count[7]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.014      ;
; 3.310 ; sync_generator:inst2|h_count[0] ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.091     ; 4.008      ;
; 3.320 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[9]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.000      ;
; 3.320 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[8]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.000      ;
; 3.320 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.000      ;
; 3.320 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[1]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.000      ;
; 3.320 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[2]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.000      ;
; 3.320 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[3]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.000      ;
; 3.320 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[4]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.000      ;
; 3.320 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[5]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.000      ;
; 3.320 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[6]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.000      ;
; 3.320 ; sync_generator:inst2|h_count[3] ; sync_generator:inst2|v_count[7]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 4.000      ;
; 3.325 ; sync_generator:inst2|h_count[6] ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.091     ; 3.993      ;
; 3.365 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[9]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.981      ;
; 3.365 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[8]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.981      ;
; 3.365 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.981      ;
; 3.365 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[1]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.981      ;
; 3.365 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[2]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.981      ;
; 3.365 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[3]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.981      ;
; 3.365 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[4]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.981      ;
; 3.365 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[5]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.981      ;
; 3.365 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[6]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.981      ;
; 3.365 ; sync_generator:inst2|pc_ena[2]  ; sync_generator:inst2|v_count[7]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.981      ;
; 3.385 ; sync_generator:inst2|pc_ena[0]  ; sync_generator:inst2|vsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.065     ; 3.959      ;
; 3.385 ; sync_generator:inst2|pc_ena[0]  ; sync_generator:inst2|hsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.065     ; 3.959      ;
; 3.393 ; sync_generator:inst2|pc_ena[1]  ; vid_osd_generator:inst16|disp_x[8] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 3.931      ;
; 3.393 ; sync_generator:inst2|pc_ena[1]  ; vid_osd_generator:inst16|disp_x[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 3.931      ;
; 3.393 ; sync_generator:inst2|pc_ena[1]  ; vid_osd_generator:inst16|disp_x[1] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 3.931      ;
; 3.393 ; sync_generator:inst2|pc_ena[1]  ; vid_osd_generator:inst16|disp_x[2] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 3.931      ;
; 3.393 ; sync_generator:inst2|pc_ena[1]  ; vid_osd_generator:inst16|disp_x[3] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 3.931      ;
; 3.393 ; sync_generator:inst2|pc_ena[1]  ; vid_osd_generator:inst16|disp_x[4] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 3.931      ;
; 3.393 ; sync_generator:inst2|pc_ena[1]  ; vid_osd_generator:inst16|disp_x[5] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 3.931      ;
; 3.393 ; sync_generator:inst2|pc_ena[1]  ; vid_osd_generator:inst16|disp_x[6] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 3.931      ;
; 3.393 ; sync_generator:inst2|pc_ena[1]  ; vid_osd_generator:inst16|disp_x[7] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.085     ; 3.931      ;
; 3.411 ; sync_generator:inst2|h_count[8] ; sync_generator:inst2|hsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.091     ; 3.907      ;
; 3.413 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[9]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.933      ;
; 3.413 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[8]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.933      ;
; 3.413 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.933      ;
; 3.413 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[1]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.933      ;
; 3.413 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[2]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.933      ;
; 3.413 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[3]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.933      ;
; 3.413 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[4]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.933      ;
; 3.413 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[5]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.933      ;
; 3.413 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[6]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.933      ;
; 3.413 ; sync_generator:inst2|pc_ena[3]  ; sync_generator:inst2|v_count[7]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.063     ; 3.933      ;
; 3.415 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[9]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 3.905      ;
; 3.415 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[8]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 3.905      ;
; 3.415 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 3.905      ;
; 3.415 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[1]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 3.905      ;
; 3.415 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[2]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 3.905      ;
; 3.415 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[3]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 3.905      ;
; 3.415 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[4]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 3.905      ;
; 3.415 ; sync_generator:inst2|h_count[1] ; sync_generator:inst2|v_count[5]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.089     ; 3.905      ;
+-------+---------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.401 ; sync_generator:inst2|vsync                                                                                                                       ; sync_generator:inst2|vsync                                                                                                                                                        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_generator:inst2|hsync                                                                                                                       ; sync_generator:inst2|hsync                                                                                                                                                        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vid_osd_generator:inst16|disp_x[9]                                                                                                               ; vid_osd_generator:inst16|disp_x[9]                                                                                                                                                ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_generator:inst2|vde                                                                                                                         ; sync_generator:inst2|vde                                                                                                                                                          ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[9]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[9]                                                                                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_generator:inst2|pc_ena[2]                                                                                                                   ; sync_generator:inst2|pc_ena[2]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_generator:inst2|pc_ena[1]                                                                                                                   ; sync_generator:inst2|pc_ena[1]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_generator:inst2|pc_ena[3]                                                                                                                   ; sync_generator:inst2|pc_ena[3]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; sync_generator:inst2|pc_ena[0]                                                                                                                   ; sync_generator:inst2|pc_ena[0]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.431 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1] ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|altsyncram_6b81:altsyncram2|ram_block3a0~porta_address_reg0        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.080      ;
; 0.431 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1] ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|altsyncram_6b81:altsyncram2|ram_block3a0~portb_address_reg0        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.080      ;
; 0.439 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0] ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|altsyncram_6b81:altsyncram2|ram_block3a0~porta_address_reg0        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.088      ;
; 0.439 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0] ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|altsyncram_6b81:altsyncram2|ram_block3a0~portb_address_reg0        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.088      ;
; 0.468 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1] ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; vid_osd_generator:inst16|dly1_disp_x[3]                                                                                                          ; vid_osd_generator:inst16|dly2_disp_x[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sync_generator:inst2|v_count[9]                                                                                                                  ; sync_generator:inst2|v_count[9]                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; vid_osd_generator:inst16|dly5_disp_x[1]                                                                                                          ; vid_osd_generator:inst16|dly6_disp_x[1]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; vid_osd_generator:inst16|dly4_disp_x[1]                                                                                                          ; vid_osd_generator:inst16|dly5_disp_x[1]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; vid_osd_generator:inst16|dly3_disp_x[2]                                                                                                          ; vid_osd_generator:inst16|dly4_disp_x[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; vid_osd_generator:inst16|dly2_disp_x[2]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_x[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; vid_osd_generator:inst16|dly1_disp_x[2]                                                                                                          ; vid_osd_generator:inst16|dly2_disp_x[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; vid_osd_generator:inst16|dly5_disp_x[3]                                                                                                          ; vid_osd_generator:inst16|dly6_disp_x[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; vid_osd_generator:inst16|dly4_dena                                                                                                               ; vid_osd_generator:inst16|osd_ena_out                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; vid_osd_generator:inst16|hs_pipe[3]                                                                                                              ; vid_osd_generator:inst16|hs_pipe[4]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; vid_osd_generator:inst16|hs_pipe[2]                                                                                                              ; vid_osd_generator:inst16|hs_pipe[3]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; vid_osd_generator:inst16|vde_pipe[5]                                                                                                             ; vid_osd_generator:inst16|vde_out                                                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; vid_osd_generator:inst16|dly2_disp_y[3]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_y[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[0]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[3]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[48]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[0]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[52]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[4]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; vid_osd_generator:inst16|dly2_disp_x[1]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_x[1]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; vid_osd_generator:inst16|dly4_disp_x[2]                                                                                                          ; vid_osd_generator:inst16|dly5_disp_x[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; vid_osd_generator:inst16|dena                                                                                                                    ; vid_osd_generator:inst16|dly1_dena                                                                                                                                                ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; vid_osd_generator:inst16|vs_pipe[4]                                                                                                              ; vid_osd_generator:inst16|vs_pipe[5]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; vid_osd_generator:inst16|hs_pipe[4]                                                                                                              ; vid_osd_generator:inst16|hs_pipe[5]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; vid_osd_generator:inst16|hs_pipe[1]                                                                                                              ; vid_osd_generator:inst16|hs_pipe[2]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; vid_osd_generator:inst16|vde_pipe[4]                                                                                                             ; vid_osd_generator:inst16|vde_pipe[5]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; vid_osd_generator:inst16|vde_pipe[3]                                                                                                             ; vid_osd_generator:inst16|vde_pipe[4]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; vid_osd_generator:inst16|hde_pipe[4]                                                                                                             ; vid_osd_generator:inst16|hde_pipe[5]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; vid_osd_generator:inst16|hde_pipe[3]                                                                                                             ; vid_osd_generator:inst16|hde_pipe[4]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; vid_osd_generator:inst16|hde_pipe[1]                                                                                                             ; vid_osd_generator:inst16|hde_pipe[2]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; vid_osd_generator:inst16|dly3_disp_y[1]                                                                                                          ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[0]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; vid_osd_generator:inst16|dly1_disp_y[1]                                                                                                          ; vid_osd_generator:inst16|dly2_disp_y[1]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; vid_osd_generator:inst16|dly3_disp_y[3]                                                                                                          ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[2]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; vid_osd_generator:inst16|dly2_dena                                                                                                               ; vid_osd_generator:inst16|dly3_dena                                                                                                                                                ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; vid_osd_generator:inst16|vs_pipe[0]                                                                                                              ; vid_osd_generator:inst16|vs_pipe[1]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; vid_osd_generator:inst16|hs_out                                                                                                                  ; vid_out_stencil:inst|hs_out                                                                                                                                                       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[49]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[1]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[3]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[6]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[4]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[7]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[1]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[4]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.476 ; sync_generator:inst2|h_count[9]                                                                                                                  ; sync_generator:inst2|h_count[9]                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
; 0.478 ; vid_osd_generator:inst16|disp_y[3]                                                                                                               ; vid_osd_generator:inst16|dly1_disp_y[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.482 ; vid_osd_generator:inst16|hde_out                                                                                                                 ; vid_out_stencil:inst|r_out[0]                                                                                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.484 ; vid_osd_generator:inst16|hde_out                                                                                                                 ; vid_out_stencil:inst|hde_out                                                                                                                                                      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.485 ; vid_osd_generator:inst16|hde_out                                                                                                                 ; vid_out_stencil:inst|vid_de_out                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.490 ; vid_osd_generator:inst16|vde_out                                                                                                                 ; vid_out_stencil:inst|vde_out                                                                                                                                                      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.505 ; sync_generator:inst2|pc_ena[0]                                                                                                                   ; sync_generator:inst2|pc_ena[1]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.773      ;
; 0.507 ; sync_generator:inst2|pc_ena[0]                                                                                                                   ; sync_generator:inst2|pc_ena[3]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.775      ;
; 0.509 ; sync_generator:inst2|pc_ena[3]                                                                                                                   ; sync_generator:inst2|pc_ena[0]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.777      ;
; 0.509 ; sync_generator:inst2|pc_ena[3]                                                                                                                   ; sync_generator:inst2|pc_ena[2]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.777      ;
; 0.510 ; sync_generator:inst2|pc_ena[3]                                                                                                                   ; inst1[3]                                                                                                                                                                          ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.778      ;
; 0.524 ; sync_generator:inst2|pc_ena[2]                                                                                                                   ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[9]                                                                                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.792      ;
; 0.546 ; sync_generator:inst2|pc_ena[2]                                                                                                                   ; inst1[2]                                                                                                                                                                          ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.814      ;
; 0.581 ; vid_osd_generator:inst16|dly6_disp_x[3]                                                                                                          ; vid_out_stencil:inst|r_out[1]                                                                                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.849      ;
; 0.593 ; vid_osd_generator:inst16|disp_y[8]                                                                                                               ; vid_osd_generator:inst16|dena                                                                                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.861      ;
; 0.597 ; vid_osd_generator:inst16|vde_pipe[0]                                                                                                             ; vid_osd_generator:inst16|vde_pipe[1]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.600 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[50]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[2]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.870      ;
; 0.601 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[54]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[6]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.871      ;
; 0.603 ; vid_osd_generator:inst16|hde_pipe[5]                                                                                                             ; vid_osd_generator:inst16|hde_out                                                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.871      ;
; 0.611 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[4]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.268      ;
; 0.613 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[2]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.270      ;
; 0.616 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[7]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.273      ;
; 0.630 ; vid_osd_generator:inst16|disp_y[2]                                                                                                               ; vid_osd_generator:inst16|dly1_disp_y[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.897      ;
; 0.633 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[11]                                                                               ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.290      ;
; 0.637 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[1]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.294      ;
; 0.639 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[3]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.296      ;
; 0.645 ; vid_osd_generator:inst16|dly4_disp_x[3]                                                                                                          ; vid_osd_generator:inst16|dly5_disp_x[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; vid_osd_generator:inst16|dly3_dena                                                                                                               ; vid_osd_generator:inst16|dly4_dena                                                                                                                                                ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; vid_osd_generator:inst16|dly2_disp_y[1]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_y[1]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; vid_osd_generator:inst16|dly2_disp_y[2]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_y[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[53]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[5]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; vid_osd_generator:inst16|vs_pipe[1]                                                                                                              ; vid_osd_generator:inst16|vs_pipe[2]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; vid_osd_generator:inst16|hs_pipe[5]                                                                                                              ; vid_osd_generator:inst16|hs_out                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; vid_osd_generator:inst16|vde_pipe[2]                                                                                                             ; vid_osd_generator:inst16|vde_pipe[3]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[51]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[3]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[5]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[8]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[6]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[9]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; vid_osd_generator:inst16|vs_pipe[5]                                                                                                              ; vid_osd_generator:inst16|vs_out                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; vid_osd_generator:inst16|hs_pipe[0]                                                                                                              ; vid_osd_generator:inst16|hs_pipe[1]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; vid_osd_generator:inst16|hde_pipe[2]                                                                                                             ; vid_osd_generator:inst16|hde_pipe[3]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; vid_osd_generator:inst16|dly3_disp_y[2]                                                                                                          ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[1]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.648 ; vid_osd_generator:inst16|dly2_disp_x[3]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_x[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.916      ;
; 0.655 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[9]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.315      ;
; 0.660 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[0]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.317      ;
; 0.693 ; sync_generator:inst2|h_count[1]                                                                                                                  ; sync_generator:inst2|h_count[1]                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.694 ; sync_generator:inst2|h_count[2]                                                                                                                  ; sync_generator:inst2|h_count[2]                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.694 ; sync_generator:inst2|h_count[3]                                                                                                                  ; sync_generator:inst2|h_count[3]                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.695 ; vid_osd_generator:inst16|disp_y[3]                                                                                                               ; vid_osd_generator:inst16|disp_y[3]                                                                                                                                                ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.702 ; sync_generator:inst2|v_count[3]                                                                                                                  ; sync_generator:inst2|v_count[3]                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 5.290 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.161 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 3.436 ; 0.000         ;
; clk54m                                             ; 8.853 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+-------+------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 5.290 ; sync_generator:inst2|h_count[8]    ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.047     ; 2.057      ;
; 5.338 ; sync_generator:inst2|h_count[5]    ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.047     ; 2.009      ;
; 5.359 ; sync_generator:inst2|hde           ; vid_osd_generator:inst16|disp_x[8] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.050     ; 1.985      ;
; 5.359 ; sync_generator:inst2|hde           ; vid_osd_generator:inst16|disp_x[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.050     ; 1.985      ;
; 5.359 ; sync_generator:inst2|hde           ; vid_osd_generator:inst16|disp_x[1] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.050     ; 1.985      ;
; 5.359 ; sync_generator:inst2|hde           ; vid_osd_generator:inst16|disp_x[2] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.050     ; 1.985      ;
; 5.359 ; sync_generator:inst2|hde           ; vid_osd_generator:inst16|disp_x[3] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.050     ; 1.985      ;
; 5.359 ; sync_generator:inst2|hde           ; vid_osd_generator:inst16|disp_x[4] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.050     ; 1.985      ;
; 5.359 ; sync_generator:inst2|hde           ; vid_osd_generator:inst16|disp_x[5] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.050     ; 1.985      ;
; 5.359 ; sync_generator:inst2|hde           ; vid_osd_generator:inst16|disp_x[6] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.050     ; 1.985      ;
; 5.359 ; sync_generator:inst2|hde           ; vid_osd_generator:inst16|disp_x[7] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.050     ; 1.985      ;
; 5.403 ; sync_generator:inst2|h_count[2]    ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.047     ; 1.944      ;
; 5.406 ; sync_generator:inst2|h_count[3]    ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.047     ; 1.941      ;
; 5.410 ; sync_generator:inst2|pc_ena[2]     ; sync_generator:inst2|vsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.029     ; 1.955      ;
; 5.410 ; sync_generator:inst2|pc_ena[2]     ; sync_generator:inst2|hsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.029     ; 1.955      ;
; 5.430 ; sync_generator:inst2|pc_ena[3]     ; sync_generator:inst2|vsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.029     ; 1.935      ;
; 5.430 ; sync_generator:inst2|pc_ena[3]     ; sync_generator:inst2|hsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.029     ; 1.935      ;
; 5.468 ; sync_generator:inst2|h_count[1]    ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.047     ; 1.879      ;
; 5.499 ; sync_generator:inst2|pc_ena[1]     ; sync_generator:inst2|vsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.029     ; 1.866      ;
; 5.499 ; sync_generator:inst2|pc_ena[1]     ; sync_generator:inst2|hsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.029     ; 1.866      ;
; 5.514 ; sync_generator:inst2|h_count[6]    ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.047     ; 1.833      ;
; 5.524 ; sync_generator:inst2|h_count[2]    ; sync_generator:inst2|v_count[9]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.824      ;
; 5.524 ; sync_generator:inst2|h_count[2]    ; sync_generator:inst2|v_count[8]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.824      ;
; 5.524 ; sync_generator:inst2|h_count[2]    ; sync_generator:inst2|v_count[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.824      ;
; 5.524 ; sync_generator:inst2|h_count[2]    ; sync_generator:inst2|v_count[1]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.824      ;
; 5.524 ; sync_generator:inst2|h_count[2]    ; sync_generator:inst2|v_count[2]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.824      ;
; 5.524 ; sync_generator:inst2|h_count[2]    ; sync_generator:inst2|v_count[3]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.824      ;
; 5.524 ; sync_generator:inst2|h_count[2]    ; sync_generator:inst2|v_count[4]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.824      ;
; 5.524 ; sync_generator:inst2|h_count[2]    ; sync_generator:inst2|v_count[5]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.824      ;
; 5.524 ; sync_generator:inst2|h_count[2]    ; sync_generator:inst2|v_count[6]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.824      ;
; 5.524 ; sync_generator:inst2|h_count[2]    ; sync_generator:inst2|v_count[7]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.824      ;
; 5.527 ; sync_generator:inst2|h_count[3]    ; sync_generator:inst2|v_count[9]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.821      ;
; 5.527 ; sync_generator:inst2|h_count[3]    ; sync_generator:inst2|v_count[8]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.821      ;
; 5.527 ; sync_generator:inst2|h_count[3]    ; sync_generator:inst2|v_count[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.821      ;
; 5.527 ; sync_generator:inst2|h_count[3]    ; sync_generator:inst2|v_count[1]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.821      ;
; 5.527 ; sync_generator:inst2|h_count[3]    ; sync_generator:inst2|v_count[2]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.821      ;
; 5.527 ; sync_generator:inst2|h_count[3]    ; sync_generator:inst2|v_count[3]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.821      ;
; 5.527 ; sync_generator:inst2|h_count[3]    ; sync_generator:inst2|v_count[4]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.821      ;
; 5.527 ; sync_generator:inst2|h_count[3]    ; sync_generator:inst2|v_count[5]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.821      ;
; 5.527 ; sync_generator:inst2|h_count[3]    ; sync_generator:inst2|v_count[6]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.821      ;
; 5.527 ; sync_generator:inst2|h_count[3]    ; sync_generator:inst2|v_count[7]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.821      ;
; 5.530 ; vid_osd_generator:inst16|disp_x[0] ; vid_osd_generator:inst16|disp_x[8] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.036     ; 1.828      ;
; 5.541 ; sync_generator:inst2|h_count[0]    ; sync_generator:inst2|hde           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.047     ; 1.806      ;
; 5.553 ; sync_generator:inst2|pc_ena[2]     ; vid_osd_generator:inst16|disp_x[8] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.799      ;
; 5.553 ; sync_generator:inst2|pc_ena[2]     ; vid_osd_generator:inst16|disp_x[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.799      ;
; 5.553 ; sync_generator:inst2|pc_ena[2]     ; vid_osd_generator:inst16|disp_x[1] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.799      ;
; 5.553 ; sync_generator:inst2|pc_ena[2]     ; vid_osd_generator:inst16|disp_x[2] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.799      ;
; 5.553 ; sync_generator:inst2|pc_ena[2]     ; vid_osd_generator:inst16|disp_x[3] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.799      ;
; 5.553 ; sync_generator:inst2|pc_ena[2]     ; vid_osd_generator:inst16|disp_x[4] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.799      ;
; 5.553 ; sync_generator:inst2|pc_ena[2]     ; vid_osd_generator:inst16|disp_x[5] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.799      ;
; 5.553 ; sync_generator:inst2|pc_ena[2]     ; vid_osd_generator:inst16|disp_x[6] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.799      ;
; 5.553 ; sync_generator:inst2|pc_ena[2]     ; vid_osd_generator:inst16|disp_x[7] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.799      ;
; 5.554 ; sync_generator:inst2|pc_ena[2]     ; sync_generator:inst2|v_count[9]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.812      ;
; 5.554 ; sync_generator:inst2|pc_ena[2]     ; sync_generator:inst2|v_count[8]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.812      ;
; 5.554 ; sync_generator:inst2|pc_ena[2]     ; sync_generator:inst2|v_count[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.812      ;
; 5.554 ; sync_generator:inst2|pc_ena[2]     ; sync_generator:inst2|v_count[1]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.812      ;
; 5.554 ; sync_generator:inst2|pc_ena[2]     ; sync_generator:inst2|v_count[2]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.812      ;
; 5.554 ; sync_generator:inst2|pc_ena[2]     ; sync_generator:inst2|v_count[3]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.812      ;
; 5.554 ; sync_generator:inst2|pc_ena[2]     ; sync_generator:inst2|v_count[4]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.812      ;
; 5.554 ; sync_generator:inst2|pc_ena[2]     ; sync_generator:inst2|v_count[5]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.812      ;
; 5.554 ; sync_generator:inst2|pc_ena[2]     ; sync_generator:inst2|v_count[6]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.812      ;
; 5.554 ; sync_generator:inst2|pc_ena[2]     ; sync_generator:inst2|v_count[7]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.812      ;
; 5.563 ; sync_generator:inst2|pc_ena[0]     ; sync_generator:inst2|vsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.029     ; 1.802      ;
; 5.563 ; sync_generator:inst2|pc_ena[0]     ; sync_generator:inst2|hsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.029     ; 1.802      ;
; 5.565 ; sync_generator:inst2|h_count[5]    ; sync_generator:inst2|hsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.047     ; 1.782      ;
; 5.573 ; sync_generator:inst2|pc_ena[3]     ; vid_osd_generator:inst16|disp_x[8] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.779      ;
; 5.573 ; sync_generator:inst2|pc_ena[3]     ; vid_osd_generator:inst16|disp_x[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.779      ;
; 5.573 ; sync_generator:inst2|pc_ena[3]     ; vid_osd_generator:inst16|disp_x[1] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.779      ;
; 5.573 ; sync_generator:inst2|pc_ena[3]     ; vid_osd_generator:inst16|disp_x[2] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.779      ;
; 5.573 ; sync_generator:inst2|pc_ena[3]     ; vid_osd_generator:inst16|disp_x[3] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.779      ;
; 5.573 ; sync_generator:inst2|pc_ena[3]     ; vid_osd_generator:inst16|disp_x[4] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.779      ;
; 5.573 ; sync_generator:inst2|pc_ena[3]     ; vid_osd_generator:inst16|disp_x[5] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.779      ;
; 5.573 ; sync_generator:inst2|pc_ena[3]     ; vid_osd_generator:inst16|disp_x[6] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.779      ;
; 5.573 ; sync_generator:inst2|pc_ena[3]     ; vid_osd_generator:inst16|disp_x[7] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.042     ; 1.779      ;
; 5.574 ; sync_generator:inst2|pc_ena[3]     ; sync_generator:inst2|v_count[9]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.792      ;
; 5.574 ; sync_generator:inst2|pc_ena[3]     ; sync_generator:inst2|v_count[8]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.792      ;
; 5.574 ; sync_generator:inst2|pc_ena[3]     ; sync_generator:inst2|v_count[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.792      ;
; 5.574 ; sync_generator:inst2|pc_ena[3]     ; sync_generator:inst2|v_count[1]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.792      ;
; 5.574 ; sync_generator:inst2|pc_ena[3]     ; sync_generator:inst2|v_count[2]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.792      ;
; 5.574 ; sync_generator:inst2|pc_ena[3]     ; sync_generator:inst2|v_count[3]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.792      ;
; 5.574 ; sync_generator:inst2|pc_ena[3]     ; sync_generator:inst2|v_count[4]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.792      ;
; 5.574 ; sync_generator:inst2|pc_ena[3]     ; sync_generator:inst2|v_count[5]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.792      ;
; 5.574 ; sync_generator:inst2|pc_ena[3]     ; sync_generator:inst2|v_count[6]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.792      ;
; 5.574 ; sync_generator:inst2|pc_ena[3]     ; sync_generator:inst2|v_count[7]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.028     ; 1.792      ;
; 5.577 ; sync_generator:inst2|h_count[5]    ; sync_generator:inst2|v_count[9]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.771      ;
; 5.577 ; sync_generator:inst2|h_count[5]    ; sync_generator:inst2|v_count[8]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.771      ;
; 5.577 ; sync_generator:inst2|h_count[5]    ; sync_generator:inst2|v_count[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.771      ;
; 5.577 ; sync_generator:inst2|h_count[5]    ; sync_generator:inst2|v_count[1]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.771      ;
; 5.577 ; sync_generator:inst2|h_count[5]    ; sync_generator:inst2|v_count[2]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.771      ;
; 5.577 ; sync_generator:inst2|h_count[5]    ; sync_generator:inst2|v_count[3]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.771      ;
; 5.577 ; sync_generator:inst2|h_count[5]    ; sync_generator:inst2|v_count[4]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.771      ;
; 5.577 ; sync_generator:inst2|h_count[5]    ; sync_generator:inst2|v_count[5]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.771      ;
; 5.577 ; sync_generator:inst2|h_count[5]    ; sync_generator:inst2|v_count[6]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.771      ;
; 5.577 ; sync_generator:inst2|h_count[5]    ; sync_generator:inst2|v_count[7]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.771      ;
; 5.580 ; sync_generator:inst2|h_count[8]    ; sync_generator:inst2|hsync         ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.047     ; 1.767      ;
; 5.589 ; sync_generator:inst2|h_count[1]    ; sync_generator:inst2|v_count[9]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.759      ;
; 5.589 ; sync_generator:inst2|h_count[1]    ; sync_generator:inst2|v_count[8]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.759      ;
; 5.589 ; sync_generator:inst2|h_count[1]    ; sync_generator:inst2|v_count[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.759      ;
; 5.589 ; sync_generator:inst2|h_count[1]    ; sync_generator:inst2|v_count[1]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.759      ;
; 5.589 ; sync_generator:inst2|h_count[1]    ; sync_generator:inst2|v_count[2]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 7.407        ; -0.046     ; 1.759      ;
+-------+------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.161 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1] ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|altsyncram_6b81:altsyncram2|ram_block3a0~portb_address_reg0        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.162 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1] ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|altsyncram_6b81:altsyncram2|ram_block3a0~porta_address_reg0        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.166 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0] ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|altsyncram_6b81:altsyncram2|ram_block3a0~portb_address_reg0        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.167 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0] ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|altsyncram_6b81:altsyncram2|ram_block3a0~porta_address_reg0        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.491      ;
; 0.186 ; sync_generator:inst2|vsync                                                                                                                       ; sync_generator:inst2|vsync                                                                                                                                                        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_generator:inst2|hsync                                                                                                                       ; sync_generator:inst2|hsync                                                                                                                                                        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_generator:inst2|vde                                                                                                                         ; sync_generator:inst2|vde                                                                                                                                                          ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vid_osd_generator:inst16|disp_x[9]                                                                                                               ; vid_osd_generator:inst16|disp_x[9]                                                                                                                                                ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[9]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[9]                                                                                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_generator:inst2|pc_ena[2]                                                                                                                   ; sync_generator:inst2|pc_ena[2]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_generator:inst2|pc_ena[1]                                                                                                                   ; sync_generator:inst2|pc_ena[1]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_generator:inst2|pc_ena[3]                                                                                                                   ; sync_generator:inst2|pc_ena[3]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; vid_osd_generator:inst16|dly1_disp_x[3]                                                                                                          ; vid_osd_generator:inst16|dly2_disp_x[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; vid_osd_generator:inst16|vde_pipe[5]                                                                                                             ; vid_osd_generator:inst16|vde_out                                                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[0]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[3]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[48]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[0]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[52]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[4]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; vid_osd_generator:inst16|dly5_disp_x[1]                                                                                                          ; vid_osd_generator:inst16|dly6_disp_x[1]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vid_osd_generator:inst16|dly4_disp_x[1]                                                                                                          ; vid_osd_generator:inst16|dly5_disp_x[1]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vid_osd_generator:inst16|dly3_disp_x[2]                                                                                                          ; vid_osd_generator:inst16|dly4_disp_x[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vid_osd_generator:inst16|dly2_disp_x[2]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_x[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vid_osd_generator:inst16|dly1_disp_x[2]                                                                                                          ; vid_osd_generator:inst16|dly2_disp_x[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vid_osd_generator:inst16|dly5_disp_x[3]                                                                                                          ; vid_osd_generator:inst16|dly6_disp_x[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vid_osd_generator:inst16|dly4_dena                                                                                                               ; vid_osd_generator:inst16|osd_ena_out                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vid_osd_generator:inst16|vs_pipe[4]                                                                                                              ; vid_osd_generator:inst16|vs_pipe[5]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vid_osd_generator:inst16|hs_pipe[3]                                                                                                              ; vid_osd_generator:inst16|hs_pipe[4]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vid_osd_generator:inst16|vde_pipe[4]                                                                                                             ; vid_osd_generator:inst16|vde_pipe[5]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vid_osd_generator:inst16|vde_pipe[3]                                                                                                             ; vid_osd_generator:inst16|vde_pipe[4]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vid_osd_generator:inst16|hde_pipe[4]                                                                                                             ; vid_osd_generator:inst16|hde_pipe[5]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vid_osd_generator:inst16|hde_pipe[3]                                                                                                             ; vid_osd_generator:inst16|hde_pipe[4]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vid_osd_generator:inst16|hde_pipe[1]                                                                                                             ; vid_osd_generator:inst16|hde_pipe[2]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vid_osd_generator:inst16|dly1_disp_y[1]                                                                                                          ; vid_osd_generator:inst16|dly2_disp_y[1]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; vid_osd_generator:inst16|dly3_disp_y[3]                                                                                                          ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[2]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vid_osd_generator:inst16|dly2_disp_y[3]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_y[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sync_generator:inst2|pc_ena[0]                                                                                                                   ; sync_generator:inst2|pc_ena[0]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; vid_osd_generator:inst16|dly4_disp_x[2]                                                                                                          ; vid_osd_generator:inst16|dly5_disp_x[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; vid_osd_generator:inst16|dena                                                                                                                    ; vid_osd_generator:inst16|dly1_dena                                                                                                                                                ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; vid_osd_generator:inst16|vs_pipe[0]                                                                                                              ; vid_osd_generator:inst16|vs_pipe[1]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; vid_osd_generator:inst16|hs_pipe[2]                                                                                                              ; vid_osd_generator:inst16|hs_pipe[3]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; vid_osd_generator:inst16|dly3_disp_y[1]                                                                                                          ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[0]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[3]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[6]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[4]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[7]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; vid_osd_generator:inst16|dly2_disp_x[1]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_x[1]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; vid_osd_generator:inst16|dly2_dena                                                                                                               ; vid_osd_generator:inst16|dly3_dena                                                                                                                                                ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; vid_osd_generator:inst16|hs_out                                                                                                                  ; vid_out_stencil:inst|hs_out                                                                                                                                                       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; vid_osd_generator:inst16|hs_pipe[4]                                                                                                              ; vid_osd_generator:inst16|hs_pipe[5]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; vid_osd_generator:inst16|hs_pipe[1]                                                                                                              ; vid_osd_generator:inst16|hs_pipe[2]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[1]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[4]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[49]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[1]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; vid_osd_generator:inst16|disp_y[3]                                                                                                               ; vid_osd_generator:inst16|dly1_disp_y[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.201 ; vid_osd_generator:inst16|hde_out                                                                                                                 ; vid_out_stencil:inst|r_out[0]                                                                                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; vid_osd_generator:inst16|hde_out                                                                                                                 ; vid_out_stencil:inst|hde_out                                                                                                                                                      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; vid_osd_generator:inst16|hde_out                                                                                                                 ; vid_out_stencil:inst|vid_de_out                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1] ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sync_generator:inst2|v_count[9]                                                                                                                  ; sync_generator:inst2|v_count[9]                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; vid_osd_generator:inst16|vde_out                                                                                                                 ; vid_out_stencil:inst|vde_out                                                                                                                                                      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.209 ; sync_generator:inst2|h_count[9]                                                                                                                  ; sync_generator:inst2|h_count[9]                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.215 ; sync_generator:inst2|pc_ena[3]                                                                                                                   ; sync_generator:inst2|pc_ena[0]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.216 ; sync_generator:inst2|pc_ena[3]                                                                                                                   ; sync_generator:inst2|pc_ena[2]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; sync_generator:inst2|pc_ena[3]                                                                                                                   ; inst1[3]                                                                                                                                                                          ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.225 ; sync_generator:inst2|pc_ena[0]                                                                                                                   ; sync_generator:inst2|pc_ena[1]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.345      ;
; 0.226 ; sync_generator:inst2|pc_ena[0]                                                                                                                   ; sync_generator:inst2|pc_ena[3]                                                                                                                                                    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.346      ;
; 0.237 ; sync_generator:inst2|pc_ena[2]                                                                                                                   ; inst1[2]                                                                                                                                                                          ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.357      ;
; 0.240 ; sync_generator:inst2|pc_ena[2]                                                                                                                   ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[9]                                                                                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.360      ;
; 0.251 ; vid_osd_generator:inst16|vde_pipe[0]                                                                                                             ; vid_osd_generator:inst16|vde_pipe[1]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[2]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.583      ;
; 0.254 ; vid_osd_generator:inst16|dly6_disp_x[3]                                                                                                          ; vid_out_stencil:inst|r_out[1]                                                                                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[50]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[2]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.377      ;
; 0.257 ; vid_osd_generator:inst16|hde_pipe[5]                                                                                                             ; vid_osd_generator:inst16|hde_out                                                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[54]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[6]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.378      ;
; 0.258 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[7]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.590      ;
; 0.259 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[4]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.591      ;
; 0.259 ; vid_osd_generator:inst16|disp_y[8]                                                                                                               ; vid_osd_generator:inst16|dena                                                                                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
; 0.261 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[11]                                                                               ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.593      ;
; 0.263 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[1]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.595      ;
; 0.264 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[3]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.596      ;
; 0.266 ; vid_osd_generator:inst16|dly2_disp_y[1]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_y[1]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[53]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[5]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; vid_osd_generator:inst16|vs_pipe[1]                                                                                                              ; vid_osd_generator:inst16|vs_pipe[2]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; vid_osd_generator:inst16|vde_pipe[2]                                                                                                             ; vid_osd_generator:inst16|vde_pipe[3]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; vid_osd_generator:inst16|dly2_disp_y[2]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_y[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[51]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[3]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; vid_osd_generator:inst16|dly4_disp_x[3]                                                                                                          ; vid_osd_generator:inst16|dly5_disp_x[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; vid_osd_generator:inst16|dly3_dena                                                                                                               ; vid_osd_generator:inst16|dly4_dena                                                                                                                                                ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; vid_osd_generator:inst16|vs_pipe[5]                                                                                                              ; vid_osd_generator:inst16|vs_out                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; vid_osd_generator:inst16|hs_pipe[5]                                                                                                              ; vid_osd_generator:inst16|hs_out                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; vid_osd_generator:inst16|hde_pipe[2]                                                                                                             ; vid_osd_generator:inst16|hde_pipe[3]                                                                                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[5]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[8]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_out_0[6]                                                                                 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[9]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; vid_osd_generator:inst16|hs_pipe[0]                                                                                                              ; vid_osd_generator:inst16|hs_pipe[1]                                                                                                                                               ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; vid_osd_generator:inst16|dly3_disp_y[2]                                                                                                          ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[1]                                                                                                                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; vid_osd_generator:inst16|dly2_disp_x[3]                                                                                                          ; vid_osd_generator:inst16|dly3_disp_x[3]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.272 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[0]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.604      ;
; 0.272 ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[9]                                                                                ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a5~porta_address_reg0 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.607      ;
; 0.274 ; vid_osd_generator:inst16|disp_y[2]                                                                                                               ; vid_osd_generator:inst16|dly1_disp_y[2]                                                                                                                                           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.298 ; vid_osd_generator:inst16|disp_y[3]                                                                                                               ; vid_osd_generator:inst16|disp_y[3]                                                                                                                                                ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; sync_generator:inst2|h_count[1]                                                                                                                  ; sync_generator:inst2|h_count[1]                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sync_generator:inst2|h_count[2]                                                                                                                  ; sync_generator:inst2|h_count[2]                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sync_generator:inst2|h_count[3]                                                                                                                  ; sync_generator:inst2|h_count[3]                                                                                                                                                   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.303 ; vid_osd_generator:inst16|disp_y[8]                                                                                                               ; vid_osd_generator:inst16|disp_y[8]                                                                                                                                                ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+-----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                               ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; 2.472 ; 0.161 ; N/A      ; N/A     ; 3.206               ;
;  clk54m                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 8.853               ;
;  inst17|altpll_component|auto_generated|pll1|clk[0] ; 2.472 ; 0.161 ; N/A      ; N/A     ; 3.206               ;
; Design-wide TNS                                     ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk54m                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hde           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vde           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hs            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vs            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; de            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pen[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pen[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pen[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pen[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk54m                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hde           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vde           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; hs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; de            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; b[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; b[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; g[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; g[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pen[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pen[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pen[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pen[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; r[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; r[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hde           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vde           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; de            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; b[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; b[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; g[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; g[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pen[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pen[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pen[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pen[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; r[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; r[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hde           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vde           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; de            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; b[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; g[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pen[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pen[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pen[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pen[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; r[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; r[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1674     ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1674     ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 35    ; 35   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                              ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; Target                                             ; Clock                                              ; Type      ; Status      ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; clk54m                                             ; clk54m                                             ; Base      ; Constrained ;
; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; b[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; de          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hde         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hs          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pen[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pen[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pen[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pen[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vde         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vs          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; b[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; de          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hde         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hs          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pen[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pen[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pen[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pen[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vde         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vs          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 13 18:37:26 2019
Info: Command: quartus_sta GPU -c GPU
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Warning (332174): Ignored filter at SDC1.sdc(1): clk could not be matched with a port or pin or register or keeper or net or combinational node or node File: G:/fpga/Quartus Projects/GPU/SDC1.sdc Line: 1
Warning (332049): Ignored create_clock at SDC1.sdc(1): Argument <targets> is not an object ID File: G:/fpga/Quartus Projects/GPU/SDC1.sdc Line: 1
    Info (332050): create_clock -period 7 clk File: G:/fpga/Quartus Projects/GPU/SDC1.sdc Line: 1
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 18.518 -waveform {0.000 9.259} -name clk54m clk54m
    Info (332110): create_generated_clock -source {inst17|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {inst17|altpll_component|auto_generated|pll1|clk[0]} {inst17|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.472
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.472               0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.206               0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.193               0.000 clk54m 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.831
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.831               0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.206               0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.202               0.000 clk54m 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.290               0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.161               0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.436
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.436               0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.853               0.000 clk54m 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4754 megabytes
    Info: Processing ended: Wed Nov 13 18:37:29 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


