{
    "code": "module d_latch (\n    input logic D,\n    input logic enable,\n    output logic Q\n);\n\n    always @(*) begin\n        if (enable) begin\n            Q = D;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "m"
    },
    "iterations_used": 3
}