#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Nov  4 11:08:06 2018
# Process ID: 27157
# Current directory: /home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.runs/synth_1/top.vds
# Journal file: /home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7vx690tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t-ffg1761'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27176 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1286.633 ; gain = 74.996 ; free physical = 101 ; free virtual = 4379
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'SimpleModule' [/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.srcs/sources_1/imports/64plus/SimpleModule.v:1]
INFO: [Synth 8-256] done synthesizing module 'SimpleModule' (1#1) [/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.srcs/sources_1/imports/64plus/SimpleModule.v:1]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1324.141 ; gain = 112.504 ; free physical = 171 ; free virtual = 4403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1324.141 ; gain = 112.504 ; free physical = 171 ; free virtual = 4403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1332.141 ; gain = 120.504 ; free physical = 171 ; free virtual = 4403
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1340.145 ; gain = 128.508 ; free physical = 163 ; free virtual = 4396
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SimpleModule 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[0]' (FDRE) to 'xxx/regVec_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[0]' (FDRE) to 'xxx/regVec_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[0]' (FDRE) to 'xxx/regVec_3_reg[1]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[1]' (FDRE) to 'xxx/regVec_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[1]' (FDRE) to 'xxx/regVec_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[1]' (FDRE) to 'xxx/regVec_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[2]' (FDRE) to 'xxx/regVec_3_reg[3]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[2]' (FDRE) to 'xxx/regVec_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[2]' (FDRE) to 'xxx/regVec_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[3]' (FDRE) to 'xxx/regVec_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[3]' (FDRE) to 'xxx/regVec_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[3]' (FDRE) to 'xxx/regVec_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[4]' (FDRE) to 'xxx/regVec_3_reg[5]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[4]' (FDRE) to 'xxx/regVec_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[4]' (FDRE) to 'xxx/regVec_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[5]' (FDRE) to 'xxx/regVec_3_reg[6]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[5]' (FDRE) to 'xxx/regVec_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[5]' (FDRE) to 'xxx/regVec_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[6]' (FDRE) to 'xxx/regVec_3_reg[7]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[6]' (FDRE) to 'xxx/regVec_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[6]' (FDRE) to 'xxx/regVec_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[7]' (FDRE) to 'xxx/regVec_3_reg[8]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[7]' (FDRE) to 'xxx/regVec_2_reg[8]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[7]' (FDRE) to 'xxx/regVec_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[8]' (FDRE) to 'xxx/regVec_3_reg[9]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[8]' (FDRE) to 'xxx/regVec_2_reg[9]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[8]' (FDRE) to 'xxx/regVec_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[9]' (FDRE) to 'xxx/regVec_3_reg[10]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[9]' (FDRE) to 'xxx/regVec_2_reg[10]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[9]' (FDRE) to 'xxx/regVec_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[10]' (FDRE) to 'xxx/regVec_3_reg[11]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[10]' (FDRE) to 'xxx/regVec_2_reg[11]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[10]' (FDRE) to 'xxx/regVec_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[11]' (FDRE) to 'xxx/regVec_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[11]' (FDRE) to 'xxx/regVec_2_reg[12]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[11]' (FDRE) to 'xxx/regVec_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[12]' (FDRE) to 'xxx/regVec_3_reg[13]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[12]' (FDRE) to 'xxx/regVec_2_reg[13]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[12]' (FDRE) to 'xxx/regVec_1_reg[13]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[13]' (FDRE) to 'xxx/regVec_3_reg[14]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[13]' (FDRE) to 'xxx/regVec_2_reg[14]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[13]' (FDRE) to 'xxx/regVec_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[14]' (FDRE) to 'xxx/regVec_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[14]' (FDRE) to 'xxx/regVec_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[14]' (FDRE) to 'xxx/regVec_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[15]' (FDRE) to 'xxx/regVec_3_reg[16]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[15]' (FDRE) to 'xxx/regVec_2_reg[16]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[15]' (FDRE) to 'xxx/regVec_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[16]' (FDRE) to 'xxx/regVec_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[16]' (FDRE) to 'xxx/regVec_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[16]' (FDRE) to 'xxx/regVec_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[17]' (FDRE) to 'xxx/regVec_3_reg[18]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[17]' (FDRE) to 'xxx/regVec_2_reg[18]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[17]' (FDRE) to 'xxx/regVec_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[18]' (FDRE) to 'xxx/regVec_3_reg[19]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[18]' (FDRE) to 'xxx/regVec_2_reg[19]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[18]' (FDRE) to 'xxx/regVec_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[19]' (FDRE) to 'xxx/regVec_3_reg[20]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[19]' (FDRE) to 'xxx/regVec_2_reg[20]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[19]' (FDRE) to 'xxx/regVec_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[20]' (FDRE) to 'xxx/regVec_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[20]' (FDRE) to 'xxx/regVec_2_reg[21]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[20]' (FDRE) to 'xxx/regVec_1_reg[21]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[21]' (FDRE) to 'xxx/regVec_3_reg[22]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[21]' (FDRE) to 'xxx/regVec_2_reg[22]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[21]' (FDRE) to 'xxx/regVec_1_reg[22]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[22]' (FDRE) to 'xxx/regVec_3_reg[23]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[22]' (FDRE) to 'xxx/regVec_2_reg[23]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[22]' (FDRE) to 'xxx/regVec_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[23]' (FDRE) to 'xxx/regVec_3_reg[24]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[23]' (FDRE) to 'xxx/regVec_2_reg[24]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[23]' (FDRE) to 'xxx/regVec_1_reg[24]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[24]' (FDRE) to 'xxx/regVec_3_reg[25]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[24]' (FDRE) to 'xxx/regVec_2_reg[25]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[24]' (FDRE) to 'xxx/regVec_1_reg[25]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[25]' (FDRE) to 'xxx/regVec_3_reg[26]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[25]' (FDRE) to 'xxx/regVec_2_reg[26]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[25]' (FDRE) to 'xxx/regVec_1_reg[26]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[26]' (FDRE) to 'xxx/regVec_3_reg[27]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[26]' (FDRE) to 'xxx/regVec_2_reg[27]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[26]' (FDRE) to 'xxx/regVec_1_reg[27]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[27]' (FDRE) to 'xxx/regVec_3_reg[28]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[27]' (FDRE) to 'xxx/regVec_2_reg[28]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[27]' (FDRE) to 'xxx/regVec_1_reg[28]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[28]' (FDRE) to 'xxx/regVec_3_reg[29]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[28]' (FDRE) to 'xxx/regVec_2_reg[29]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[28]' (FDRE) to 'xxx/regVec_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[29]' (FDRE) to 'xxx/regVec_3_reg[30]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[29]' (FDRE) to 'xxx/regVec_2_reg[30]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[29]' (FDRE) to 'xxx/regVec_1_reg[30]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_3_reg[30]' (FDRE) to 'xxx/regVec_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_2_reg[30]' (FDRE) to 'xxx/regVec_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_1_reg[30]' (FDRE) to 'xxx/regVec_1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xxx/regVec_2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xxx/regVec_1_reg[31] )
INFO: [Synth 8-3886] merging instance 'xxx/regVec_0_reg[0]' (FDRE) to 'xxx/regVec_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_4_reg[0]' (FDRE) to 'xxx/regVec_4_reg[1]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_5_reg[0]' (FDRE) to 'xxx/regVec_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_0_reg[1]' (FDRE) to 'xxx/regVec_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_4_reg[1]' (FDRE) to 'xxx/regVec_4_reg[3]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_5_reg[1]' (FDRE) to 'xxx/regVec_5_reg[3]'
INFO: [Synth 8-3886] merging instance 'xxx/regVec_0_reg[2]' (FDRE) to 'xxx/regVec_0_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xxx/regVec_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xxx/regVec_5_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xxx/regVec_4_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xxx/regVec_3_reg[31] )
WARNING: [Synth 8-3332] Sequential element (xxx/regVec_1_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (xxx/regVec_2_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (xxx/regVec_3_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (xxx/regVec_4_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (xxx/regVec_5_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (xxx/regVec_0_reg[31]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1610.465 ; gain = 398.828 ; free physical = 151 ; free virtual = 4286
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1610.465 ; gain = 398.828 ; free physical = 150 ; free virtual = 4285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1610.465 ; gain = 398.828 ; free physical = 149 ; free virtual = 4284
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.465 ; gain = 398.828 ; free physical = 149 ; free virtual = 4284
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.465 ; gain = 398.828 ; free physical = 149 ; free virtual = 4284
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.465 ; gain = 398.828 ; free physical = 149 ; free virtual = 4284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.465 ; gain = 398.828 ; free physical = 149 ; free virtual = 4284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.465 ; gain = 398.828 ; free physical = 149 ; free virtual = 4284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.465 ; gain = 398.828 ; free physical = 149 ; free virtual = 4284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     3|
|4     |LUT2   |     1|
|5     |FDRE   |     1|
|6     |IBUF   |     3|
|7     |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    43|
|2     |  xxx    |SimpleModule |     7|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.465 ; gain = 398.828 ; free physical = 149 ; free virtual = 4284
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.465 ; gain = 398.828 ; free physical = 152 ; free virtual = 4287
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.473 ; gain = 398.828 ; free physical = 153 ; free virtual = 4289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

119 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1705.543 ; gain = 527.367 ; free physical = 179 ; free virtual = 4258
INFO: [Common 17-1381] The checkpoint '/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1729.559 ; gain = 0.000 ; free physical = 174 ; free virtual = 4258
INFO: [Common 17-206] Exiting Vivado at Sun Nov  4 11:08:39 2018...
