

================================================================
== Vitis HLS Report for 'memory_manager_Pipeline_VITIS_LOOP_34_12'
================================================================
* Date:           Thu Feb 13 17:37:56 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.199 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  26.664 ns|  26.664 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_1  |        6|        6|         1|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i964"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_7 = load i3 %i" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 7 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.49ns)   --->   "%icmp_ln34 = icmp_eq  i3 %i_7, i3 6" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 9 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.57ns)   --->   "%add_ln34 = add i3 %i_7, i3 1" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 11 'add' 'add_ln34' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc.i964.split, void %_ZN4NodeC2Ev.exit965.exitStub" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 12 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_8_cast = zext i3 %i_7" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 13 'zext' 'i_8_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 14 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%parent_child_addr = getelementptr i32 %parent_child, i64 0, i64 %i_8_cast" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:36]   --->   Operation 15 'getelementptr' 'parent_child_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.69ns)   --->   "%store_ln36 = store i32 4294967295, i3 %parent_child_addr" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:36]   --->   Operation 16 'store' 'store_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln34 = store i3 %add_ln34, i3 %i" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 17 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc.i964" [/home/pyuva001/R-Tree-Testbed/src/include/node.h:34]   --->   Operation 18 'br' 'br_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	'alloca' operation ('i') [2]  (0 ns)
	'load' operation ('i', /home/pyuva001/R-Tree-Testbed/src/include/node.h:34) on local variable 'i' [6]  (0 ns)
	'add' operation ('add_ln34', /home/pyuva001/R-Tree-Testbed/src/include/node.h:34) [10]  (0.572 ns)
	'store' operation ('store_ln34', /home/pyuva001/R-Tree-Testbed/src/include/node.h:34) of variable 'add_ln34', /home/pyuva001/R-Tree-Testbed/src/include/node.h:34 on local variable 'i' [17]  (0.387 ns)
	blocking operation 0.24 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
