{
  "module_name": "cl837d.h",
  "hash_id": "2ad105579bb0f6e30128e096c4af34f623b6815c711759bb36df5ce989f60490",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/include/nvhw/class/cl837d.h",
  "human_readable_source": " \n\n\n#ifndef _cl837d_h_\n#define _cl837d_h_\n\n\n#define NV837D_SOR_SET_CONTROL(a)                                               (0x00000600 + (a)*0x00000040)\n#define NV837D_SOR_SET_CONTROL_OWNER                                            3:0\n#define NV837D_SOR_SET_CONTROL_OWNER_NONE                                       (0x00000000)\n#define NV837D_SOR_SET_CONTROL_OWNER_HEAD0                                      (0x00000001)\n#define NV837D_SOR_SET_CONTROL_OWNER_HEAD1                                      (0x00000002)\n#define NV837D_SOR_SET_CONTROL_SUB_OWNER                                        5:4\n#define NV837D_SOR_SET_CONTROL_SUB_OWNER_NONE                                   (0x00000000)\n#define NV837D_SOR_SET_CONTROL_SUB_OWNER_SUBHEAD0                               (0x00000001)\n#define NV837D_SOR_SET_CONTROL_SUB_OWNER_SUBHEAD1                               (0x00000002)\n#define NV837D_SOR_SET_CONTROL_SUB_OWNER_BOTH                                   (0x00000003)\n#define NV837D_SOR_SET_CONTROL_PROTOCOL                                         11:8\n#define NV837D_SOR_SET_CONTROL_PROTOCOL_LVDS_CUSTOM                             (0x00000000)\n#define NV837D_SOR_SET_CONTROL_PROTOCOL_SINGLE_TMDS_A                           (0x00000001)\n#define NV837D_SOR_SET_CONTROL_PROTOCOL_SINGLE_TMDS_B                           (0x00000002)\n#define NV837D_SOR_SET_CONTROL_PROTOCOL_SINGLE_TMDS_AB                          (0x00000003)\n#define NV837D_SOR_SET_CONTROL_PROTOCOL_DUAL_SINGLE_TMDS                        (0x00000004)\n#define NV837D_SOR_SET_CONTROL_PROTOCOL_DUAL_TMDS                               (0x00000005)\n#define NV837D_SOR_SET_CONTROL_PROTOCOL_DDI_OUT                                 (0x00000007)\n#define NV837D_SOR_SET_CONTROL_PROTOCOL_CUSTOM                                  (0x0000000F)\n#define NV837D_SOR_SET_CONTROL_HSYNC_POLARITY                                   12:12\n#define NV837D_SOR_SET_CONTROL_HSYNC_POLARITY_POSITIVE_TRUE                     (0x00000000)\n#define NV837D_SOR_SET_CONTROL_HSYNC_POLARITY_NEGATIVE_TRUE                     (0x00000001)\n#define NV837D_SOR_SET_CONTROL_VSYNC_POLARITY                                   13:13\n#define NV837D_SOR_SET_CONTROL_VSYNC_POLARITY_POSITIVE_TRUE                     (0x00000000)\n#define NV837D_SOR_SET_CONTROL_VSYNC_POLARITY_NEGATIVE_TRUE                     (0x00000001)\n#define NV837D_SOR_SET_CONTROL_DE_SYNC_POLARITY                                 14:14\n#define NV837D_SOR_SET_CONTROL_DE_SYNC_POLARITY_POSITIVE_TRUE                   (0x00000000)\n#define NV837D_SOR_SET_CONTROL_DE_SYNC_POLARITY_NEGATIVE_TRUE                   (0x00000001)\n#define NV837D_SOR_SET_CONTROL_PIXEL_DEPTH                                      19:16\n#define NV837D_SOR_SET_CONTROL_PIXEL_DEPTH_DEFAULT                              (0x00000000)\n#define NV837D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_16_422                           (0x00000001)\n#define NV837D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_18_444                           (0x00000002)\n#define NV837D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_20_422                           (0x00000003)\n#define NV837D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_24_422                           (0x00000004)\n#define NV837D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_24_444                           (0x00000005)\n#define NV837D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_30_444                           (0x00000006)\n#define NV837D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_32_422                           (0x00000007)\n#define NV837D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_36_444                           (0x00000008)\n#define NV837D_SOR_SET_CONTROL_PIXEL_DEPTH_BPP_48_444                           (0x00000009)\n\n#define NV837D_PIOR_SET_CONTROL(a)                                              (0x00000700 + (a)*0x00000040)\n#define NV837D_PIOR_SET_CONTROL_OWNER                                           3:0\n#define NV837D_PIOR_SET_CONTROL_OWNER_NONE                                      (0x00000000)\n#define NV837D_PIOR_SET_CONTROL_OWNER_HEAD0                                     (0x00000001)\n#define NV837D_PIOR_SET_CONTROL_OWNER_HEAD1                                     (0x00000002)\n#define NV837D_PIOR_SET_CONTROL_SUB_OWNER                                       5:4\n#define NV837D_PIOR_SET_CONTROL_SUB_OWNER_NONE                                  (0x00000000)\n#define NV837D_PIOR_SET_CONTROL_SUB_OWNER_SUBHEAD0                              (0x00000001)\n#define NV837D_PIOR_SET_CONTROL_SUB_OWNER_SUBHEAD1                              (0x00000002)\n#define NV837D_PIOR_SET_CONTROL_SUB_OWNER_BOTH                                  (0x00000003)\n#define NV837D_PIOR_SET_CONTROL_PROTOCOL                                        11:8\n#define NV837D_PIOR_SET_CONTROL_PROTOCOL_EXT_TMDS_ENC                           (0x00000000)\n#define NV837D_PIOR_SET_CONTROL_PROTOCOL_EXT_TV_ENC                             (0x00000001)\n#define NV837D_PIOR_SET_CONTROL_HSYNC_POLARITY                                  12:12\n#define NV837D_PIOR_SET_CONTROL_HSYNC_POLARITY_POSITIVE_TRUE                    (0x00000000)\n#define NV837D_PIOR_SET_CONTROL_HSYNC_POLARITY_NEGATIVE_TRUE                    (0x00000001)\n#define NV837D_PIOR_SET_CONTROL_VSYNC_POLARITY                                  13:13\n#define NV837D_PIOR_SET_CONTROL_VSYNC_POLARITY_POSITIVE_TRUE                    (0x00000000)\n#define NV837D_PIOR_SET_CONTROL_VSYNC_POLARITY_NEGATIVE_TRUE                    (0x00000001)\n#define NV837D_PIOR_SET_CONTROL_DE_SYNC_POLARITY                                14:14\n#define NV837D_PIOR_SET_CONTROL_DE_SYNC_POLARITY_POSITIVE_TRUE                  (0x00000000)\n#define NV837D_PIOR_SET_CONTROL_DE_SYNC_POLARITY_NEGATIVE_TRUE                  (0x00000001)\n#define NV837D_PIOR_SET_CONTROL_PIXEL_DEPTH                                     19:16\n#define NV837D_PIOR_SET_CONTROL_PIXEL_DEPTH_DEFAULT                             (0x00000000)\n#define NV837D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_16_422                          (0x00000001)\n#define NV837D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_18_444                          (0x00000002)\n#define NV837D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_20_422                          (0x00000003)\n#define NV837D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_24_422                          (0x00000004)\n#define NV837D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_24_444                          (0x00000005)\n#define NV837D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_30_444                          (0x00000006)\n#define NV837D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_32_422                          (0x00000007)\n#define NV837D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_36_444                          (0x00000008)\n#define NV837D_PIOR_SET_CONTROL_PIXEL_DEPTH_BPP_48_444                          (0x00000009)\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}