Drill report for D:\Documents\Kicad\NewBiasReference\ReferenceBias.kicad_pcb
Created on 18/08/2019 23:05:05

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'ReferenceBias-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.40mm  0.016"  (94 holes)
    T2  0.70mm  0.028"  (18 holes)
    T3  0.80mm  0.031"  (4 holes)
    T4  0.90mm  0.035"  (2 holes)
    T5  1.00mm  0.039"  (6 holes)  (with 3 slots)
    T6  1.27mm  0.050"  (1 hole)
    T7  1.50mm  0.059"  (6 holes)  (with 4 slots)
    T8  1.70mm  0.067"  (8 holes)
    T9  3.20mm  0.126"  (4 holes)

    Total plated holes count 143


Drill file 'ReferenceBias-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
