

================================================================
== Vitis HLS Report for 'maxPool_1'
================================================================
* Date:           Tue May 31 15:50:16 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MagicWand
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.549 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      249|    29713|  2.490 us|  0.297 ms|  249|  29713|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                      |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +----------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_83_1     |      248|    29712|  31 ~ 3714|          -|          -|        8|        no|
        | + VITIS_LOOP_85_2    |       29|     3712|         29|          -|          -|  1 ~ 128|        no|
        |  ++ VITIS_LOOP_91_3  |       15|       15|          5|          -|          -|        3|        no|
        +----------------------+---------+---------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 3 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 21 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.40ns)   --->   "%store_ln83 = store i4 0, i4 %d" [MagicWand/model_functions.c:83]   --->   Operation 22 'store' 'store_ln83' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [MagicWand/model_functions.c:83]   --->   Operation 23 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.72>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%d_1 = load i4 %d" [MagicWand/model_functions.c:83]   --->   Operation 24 'load' 'd_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i4 %d_1" [MagicWand/model_functions.c:83]   --->   Operation 25 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i4 %d_1" [MagicWand/model_functions.c:83]   --->   Operation 26 'zext' 'zext_ln83_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.65ns)   --->   "%icmp_ln83 = icmp_eq  i4 %d_1, i4 8" [MagicWand/model_functions.c:83]   --->   Operation 27 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.72ns)   --->   "%add_ln83 = add i4 %d_1, i4 1" [MagicWand/model_functions.c:83]   --->   Operation 29 'add' 'add_ln83' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.split4, void %._crit_edge19.loopexit" [MagicWand/model_functions.c:83]   --->   Operation 30 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [MagicWand/model_functions.c:81]   --->   Operation 31 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.40ns)   --->   "%br_ln85 = br void %.lr.ph14" [MagicWand/model_functions.c:85]   --->   Operation 32 'br' 'br_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.40>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln97 = ret" [MagicWand/model_functions.c:97]   --->   Operation 33 'ret' 'ret_ln97' <Predicate = (icmp_ln83)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln85, void %._crit_edge.loopexit, i8 0, void %.split4" [MagicWand/model_functions.c:85]   --->   Operation 34 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i8 %i" [MagicWand/model_functions.c:85]   --->   Operation 35 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i, i32 7" [MagicWand/model_functions.c:85]   --->   Operation 36 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 64"   --->   Operation 37 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln85 = add i8 %i, i8 1" [MagicWand/model_functions.c:85]   --->   Operation 38 'add' 'add_ln85' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %tmp_3, void %.split2, void %.loopexit20" [MagicWand/model_functions.c:85]   --->   Operation 39 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [MagicWand/model_functions.c:81]   --->   Operation 40 'specloopname' 'specloopname_ln81' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_35 = trunc i8 %i" [MagicWand/model_functions.c:85]   --->   Operation 41 'trunc' 'empty_35' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%i_cast1_cast = zext i7 %empty_35" [MagicWand/model_functions.c:85]   --->   Operation 42 'zext' 'i_cast1_cast' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%i_cast1_cast1 = zext i7 %empty_35" [MagicWand/model_functions.c:85]   --->   Operation 43 'zext' 'i_cast1_cast1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.55ns)   --->   "%mul = mul i15 %i_cast1_cast1, i15 171" [MagicWand/model_functions.c:85]   --->   Operation 44 'mul' 'mul' <Predicate = (!tmp_3)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln87 = add i8 %i_cast1_cast, i8 130" [MagicWand/model_functions.c:87]   --->   Operation 45 'add' 'add_ln87' <Predicate = (!tmp_3)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln87 = icmp_ult  i8 %add_ln87, i8 3" [MagicWand/model_functions.c:87]   --->   Operation 46 'icmp' 'icmp_ln87' <Predicate = (!tmp_3)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void, void %.loopexit20" [MagicWand/model_functions.c:87]   --->   Operation 47 'br' 'br_ln87' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 48 [11/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 48 'urem' 'rem_urem' <Predicate = (!tmp_3 & !icmp_ln87)> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul, i32 9, i32 14" [MagicWand/model_functions.c:85]   --->   Operation 49 'partselect' 'tmp_1' <Predicate = (!tmp_3 & !icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_1, i3 0" [MagicWand/model_functions.c:85]   --->   Operation 50 'bitconcatenate' 'tmp_2' <Predicate = (!tmp_3 & !icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.71ns)   --->   "%arrayidx121_sum = add i9 %tmp_2, i9 %zext_ln83_1" [MagicWand/model_functions.c:85]   --->   Operation 51 'add' 'arrayidx121_sum' <Predicate = (!tmp_3 & !icmp_ln87)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.40ns)   --->   "%store_ln83 = store i4 %add_ln83, i4 %d" [MagicWand/model_functions.c:83]   --->   Operation 52 'store' 'store_ln83' <Predicate = (icmp_ln87) | (tmp_3)> <Delay = 0.40>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (icmp_ln87) | (tmp_3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.57>
ST_4 : Operation 54 [10/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 54 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.57>
ST_5 : Operation 55 [9/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 55 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.57>
ST_6 : Operation 56 [8/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 56 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.57>
ST_7 : Operation 57 [7/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 57 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.57>
ST_8 : Operation 58 [6/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 58 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.57>
ST_9 : Operation 59 [5/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 59 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.57>
ST_10 : Operation 60 [4/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 60 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.57>
ST_11 : Operation 61 [3/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 61 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.57>
ST_12 : Operation 62 [2/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 62 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.07>
ST_13 : Operation 63 [1/11] (1.57ns)   --->   "%rem_urem = urem i7 %empty_35, i7 3" [MagicWand/model_functions.c:85]   --->   Operation 63 'urem' 'rem_urem' <Predicate = true> <Delay = 1.57> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 1.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i2 %rem_urem" [MagicWand/model_functions.c:88]   --->   Operation 64 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.40ns)   --->   "%icmp_ln88 = icmp_eq  i2 %trunc_ln88, i2 0" [MagicWand/model_functions.c:88]   --->   Operation 65 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%arrayidx121_sum_cast = zext i9 %arrayidx121_sum" [MagicWand/model_functions.c:85]   --->   Operation 66 'zext' 'arrayidx121_sum_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %arrayidx121_sum_cast" [MagicWand/model_functions.c:85]   --->   Operation 67 'getelementptr' 'out_0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %._crit_edge3, void" [MagicWand/model_functions.c:88]   --->   Operation 68 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (1.09ns)   --->   "%store_ln89 = store i32 0, i9 %out_0_addr" [MagicWand/model_functions.c:89]   --->   Operation 69 'store' 'store_ln89' <Predicate = (icmp_ln88)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln90 = br void %._crit_edge3" [MagicWand/model_functions.c:90]   --->   Operation 70 'br' 'br_ln90' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_35, i2 0" [MagicWand/model_functions.c:85]   --->   Operation 71 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.71ns)   --->   "%empty_36 = sub i9 %p_shl, i9 %zext_ln85" [MagicWand/model_functions.c:85]   --->   Operation 72 'sub' 'empty_36' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.09>
ST_14 : Operation 73 [2/2] (1.09ns)   --->   "%out_0_load = load i9 %out_0_addr" [MagicWand/model_functions.c:93]   --->   Operation 73 'load' 'out_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>

State 15 <SV = 14> <Delay = 1.09>
ST_15 : Operation 74 [1/2] (1.09ns)   --->   "%out_0_load = load i9 %out_0_addr" [MagicWand/model_functions.c:93]   --->   Operation 74 'load' 'out_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_15 : Operation 75 [1/1] (0.40ns)   --->   "%br_ln91 = br void" [MagicWand/model_functions.c:91]   --->   Operation 75 'br' 'br_ln91' <Predicate = true> <Delay = 0.40>

State 16 <SV = 15> <Delay = 2.58>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln91, void %.split, i2 0, void %._crit_edge3" [MagicWand/model_functions.c:91]   --->   Operation 76 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "%conv2221 = phi i32 %conv, void %.split, i32 %out_0_load, void %._crit_edge3" [MagicWand/model_functions.c:93]   --->   Operation 77 'phi' 'conv2221' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 78 [1/1] (0.40ns)   --->   "%icmp_ln91 = icmp_eq  i2 %j, i2 3" [MagicWand/model_functions.c:91]   --->   Operation 78 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 79 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 79 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 80 [1/1] (0.50ns)   --->   "%add_ln91 = add i2 %j, i2 1" [MagicWand/model_functions.c:91]   --->   Operation 80 'add' 'add_ln91' <Predicate = true> <Delay = 0.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split, void %._crit_edge.loopexit" [MagicWand/model_functions.c:91]   --->   Operation 81 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%j_cast = zext i2 %j" [MagicWand/model_functions.c:91]   --->   Operation 82 'zext' 'j_cast' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (0.71ns)   --->   "%tmp3 = add i9 %j_cast, i9 %empty_36" [MagicWand/model_functions.c:91]   --->   Operation 83 'add' 'tmp3' <Predicate = (!icmp_ln91)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %tmp3, i3 0" [MagicWand/model_functions.c:91]   --->   Operation 84 'bitconcatenate' 'tmp2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (0.77ns)   --->   "%add_ln93 = add i12 %tmp2, i12 %zext_ln83" [MagicWand/model_functions.c:93]   --->   Operation 85 'add' 'add_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i12 %add_ln93" [MagicWand/model_functions.c:93]   --->   Operation 86 'zext' 'zext_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%m_addr = getelementptr i32 %m, i64 0, i64 %zext_ln93" [MagicWand/model_functions.c:93]   --->   Operation 87 'getelementptr' 'm_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 88 [2/2] (1.09ns)   --->   "%m_load = load i12 %m_addr" [MagicWand/model_functions.c:93]   --->   Operation 88 'load' 'm_load' <Predicate = (!icmp_ln91)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_16 : Operation 89 [1/1] (1.09ns)   --->   "%store_ln93 = store i32 %conv2221, i9 %out_0_addr" [MagicWand/model_functions.c:93]   --->   Operation 89 'store' 'store_ln93' <Predicate = (icmp_ln91)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph14"   --->   Operation 90 'br' 'br_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.36>
ST_17 : Operation 91 [2/2] (2.26ns)   --->   "%dc = fpext i32 %conv2221" [MagicWand/model_functions.c:93]   --->   Operation 91 'fpext' 'dc' <Predicate = true> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 92 [1/2] (1.09ns)   --->   "%m_load = load i12 %m_addr" [MagicWand/model_functions.c:93]   --->   Operation 92 'load' 'm_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_17 : Operation 93 [2/2] (2.26ns)   --->   "%dc_1 = fpext i32 %m_load" [MagicWand/model_functions.c:93]   --->   Operation 93 'fpext' 'dc_1' <Predicate = true> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln483 = bitcast i32 %conv2221" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 94 'bitcast' 'bitcast_ln483' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln483, i32 31"   --->   Operation 95 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln483_2 = bitcast i32 %m_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 96 'bitcast' 'bitcast_ln483_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln483_2, i32 31"   --->   Operation 97 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.26>
ST_18 : Operation 98 [1/2] (2.26ns)   --->   "%dc = fpext i32 %conv2221" [MagicWand/model_functions.c:93]   --->   Operation 98 'fpext' 'dc' <Predicate = true> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 99 [1/2] (2.26ns)   --->   "%dc_1 = fpext i32 %m_load" [MagicWand/model_functions.c:93]   --->   Operation 99 'fpext' 'dc_1' <Predicate = true> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.54>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 100 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 101 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i64 %data_V"   --->   Operation 102 'trunc' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 103 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 104 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i64 %data_V_1"   --->   Operation 105 'trunc' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.84ns)   --->   "%icmp_ln1003 = icmp_eq  i11 %tmp, i11 0"   --->   Operation 106 'icmp' 'icmp_ln1003' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 107 [1/1] (0.99ns)   --->   "%icmp_ln1003_1 = icmp_eq  i52 %tmp_5, i52 0"   --->   Operation 107 'icmp' 'icmp_ln1003_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 108 [1/1] (0.25ns)   --->   "%and_ln25 = and i1 %icmp_ln1003, i1 %icmp_ln1003_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 108 'and' 'and_ln25' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 109 [1/1] (0.84ns)   --->   "%icmp_ln1003_2 = icmp_eq  i11 %tmp_6, i11 0"   --->   Operation 109 'icmp' 'icmp_ln1003_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 110 [1/1] (0.99ns)   --->   "%icmp_ln1003_3 = icmp_eq  i52 %tmp_7, i52 0"   --->   Operation 110 'icmp' 'icmp_ln1003_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 111 [1/1] (0.84ns)   --->   "%icmp_ln1003_4 = icmp_eq  i11 %tmp, i11 2047"   --->   Operation 111 'icmp' 'icmp_ln1003_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_1)   --->   "%xor_ln1007 = xor i1 %icmp_ln1003_1, i1 1"   --->   Operation 112 'xor' 'xor_ln1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 113 [1/1] (0.84ns)   --->   "%icmp_ln1003_5 = icmp_eq  i11 %tmp_6, i11 2047"   --->   Operation 113 'icmp' 'icmp_ln1003_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 114 [1/1] (0.99ns)   --->   "%icmp_ln1007 = icmp_ne  i52 %tmp_7, i52 0"   --->   Operation 114 'icmp' 'icmp_ln1007' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (0.25ns)   --->   "%and_ln18 = and i1 %icmp_ln1003_5, i1 %icmp_ln1007" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 115 'and' 'and_ln18' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%and_ln25_1 = and i1 %icmp_ln1003_2, i1 %icmp_ln1003_3" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 116 'and' 'and_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%xor_ln25 = xor i1 %and_ln25_1, i1 1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 117 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%and_ln25_2 = and i1 %and_ln25, i1 %xor_ln25" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 118 'and' 'and_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%p_Result_2 = bitset i52 @_ssdm_op_BitSet.i52.i52.i32.i1, i52 %tmp_5, i32 51, i1 1"   --->   Operation 119 'bitset' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%p_Result_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %p_Result_s, i11 2047, i52 %p_Result_2"   --->   Operation 120 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%res = bitcast i64 %p_Result_3" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 121 'bitcast' 'res' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i64 %data_V"   --->   Operation 122 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_s, i63 %trunc_ln368"   --->   Operation 123 'bitconcatenate' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i64 %data_V_1"   --->   Operation 124 'trunc' 'trunc_ln368_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_1, i63 %trunc_ln368_1"   --->   Operation 125 'bitconcatenate' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (1.06ns)   --->   "%ymaggreater = icmp_slt  i64 %p_Result_4, i64 %p_Result_5" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:38->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 126 'icmp' 'ymaggreater' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_1)   --->   "%xor_ln39 = xor i1 %ymaggreater, i1 1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 127 'xor' 'xor_ln39' <Predicate = (p_Result_s & p_Result_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node ymaggreater_1)   --->   "%select_ln39 = select i1 %p_Result_s, i1 %xor_ln39, i1 %ymaggreater" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 128 'select' 'select_ln39' <Predicate = (p_Result_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 129 [1/1] (0.25ns) (out node of the LUT)   --->   "%ymaggreater_1 = select i1 %p_Result_1, i1 %select_ln39, i1 %ymaggreater" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 129 'select' 'ymaggreater_1' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%res_1 = select i1 %ymaggreater_1, i64 %dc_1, i64 %dc" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:40->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 130 'select' 'res_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 131 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln18_1 = and i1 %icmp_ln1003_4, i1 %xor_ln1007" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 131 'and' 'and_ln18_1' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%and_ln18_2 = and i1 %and_ln18_1, i1 %and_ln18" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 132 'and' 'and_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [1/1] (0.40ns) (out node of the LUT)   --->   "%res_2 = select i1 %and_ln18_2, i64 %res, i64 %res_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 133 'select' 'res_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node res_3)   --->   "%and_ln25_3 = and i1 %icmp_ln1003_3, i1 %and_ln25" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 134 'and' 'and_ln25_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node res_3)   --->   "%and_ln25_4 = and i1 %and_ln25_3, i1 %icmp_ln1003_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 135 'and' 'and_ln25_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [1/1] (0.40ns) (out node of the LUT)   --->   "%res_3 = select i1 %and_ln25_4, i64 %dc_1, i64 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7]   --->   Operation 136 'select' 'res_3' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node res_4)   --->   "%and_ln18_3 = and i1 %icmp_ln1003_5, i1 %icmp_ln1007" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 137 'and' 'and_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node res_4)   --->   "%xor_ln18 = xor i1 %and_ln18_3, i1 1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 138 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node res_4)   --->   "%and_ln18_4 = and i1 %and_ln18_1, i1 %xor_ln18" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 139 'and' 'and_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 140 [1/1] (0.40ns) (out node of the LUT)   --->   "%res_4 = select i1 %and_ln18_4, i64 %dc_1, i64 %res_3" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 140 'select' 'res_4' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%xor_ln18_1 = xor i1 %icmp_ln1003_4, i1 1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 141 'xor' 'xor_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%or_ln18 = or i1 %icmp_ln1003_1, i1 %xor_ln18_1" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 142 'or' 'or_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%xor_ln18_2 = xor i1 %and_ln25, i1 %or_ln18" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 143 'xor' 'xor_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 144 [1/1] (0.25ns) (out node of the LUT)   --->   "%or_ln18_1 = or i1 %and_ln25_2, i1 %xor_ln18_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 144 'or' 'or_ln18_1' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node res_5)   --->   "%and_ln18_5 = and i1 %or_ln18_1, i1 %and_ln18" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 145 'and' 'and_ln18_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 146 [1/1] (0.40ns) (out node of the LUT)   --->   "%res_5 = select i1 %and_ln18_5, i64 %dc, i64 %res_4" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 146 'select' 'res_5' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 147 [2/2] (2.60ns)   --->   "%conv = fptrunc i64 %res_5" [MagicWand/model_functions.c:93]   --->   Operation 147 'fptrunc' 'conv' <Predicate = true> <Delay = 2.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.60>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [MagicWand/model_functions.c:81]   --->   Operation 148 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/2] (2.60ns)   --->   "%conv = fptrunc i64 %res_5" [MagicWand/model_functions.c:93]   --->   Operation 149 'fptrunc' 'conv' <Predicate = true> <Delay = 2.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 150 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d                    (alloca           ) [ 011111111111111111111]
store_ln83           (store            ) [ 000000000000000000000]
br_ln83              (br               ) [ 000000000000000000000]
d_1                  (load             ) [ 000000000000000000000]
zext_ln83            (zext             ) [ 000111111111111111111]
zext_ln83_1          (zext             ) [ 000111111111111111111]
icmp_ln83            (icmp             ) [ 001111111111111111111]
empty                (speclooptripcount) [ 000000000000000000000]
add_ln83             (add              ) [ 000111111111111111111]
br_ln83              (br               ) [ 000000000000000000000]
specloopname_ln81    (specloopname     ) [ 000000000000000000000]
br_ln85              (br               ) [ 001111111111111111111]
ret_ln97             (ret              ) [ 000000000000000000000]
i                    (phi              ) [ 000100000000000000000]
zext_ln85            (zext             ) [ 000011111111110000000]
tmp_3                (bitselect        ) [ 001111111111111111111]
empty_34             (speclooptripcount) [ 000000000000000000000]
add_ln85             (add              ) [ 001111111111111111111]
br_ln85              (br               ) [ 000000000000000000000]
specloopname_ln81    (specloopname     ) [ 000000000000000000000]
empty_35             (trunc            ) [ 000011111111110000000]
i_cast1_cast         (zext             ) [ 000000000000000000000]
i_cast1_cast1        (zext             ) [ 000000000000000000000]
mul                  (mul              ) [ 000000000000000000000]
add_ln87             (add              ) [ 000000000000000000000]
icmp_ln87            (icmp             ) [ 001111111111111111111]
br_ln87              (br               ) [ 000000000000000000000]
tmp_1                (partselect       ) [ 000000000000000000000]
tmp_2                (bitconcatenate   ) [ 000000000000000000000]
arrayidx121_sum      (add              ) [ 000011111111110000000]
store_ln83           (store            ) [ 000000000000000000000]
br_ln0               (br               ) [ 000000000000000000000]
rem_urem             (urem             ) [ 000000000000000000000]
trunc_ln88           (trunc            ) [ 000000000000000000000]
icmp_ln88            (icmp             ) [ 001111111111111111111]
arrayidx121_sum_cast (zext             ) [ 000000000000000000000]
out_0_addr           (getelementptr    ) [ 000000000000001111111]
br_ln88              (br               ) [ 000000000000000000000]
store_ln89           (store            ) [ 000000000000000000000]
br_ln90              (br               ) [ 000000000000000000000]
p_shl                (bitconcatenate   ) [ 000000000000000000000]
empty_36             (sub              ) [ 000000000000001111111]
out_0_load           (load             ) [ 001111111111111111111]
br_ln91              (br               ) [ 001111111111111111111]
j                    (phi              ) [ 000000000000000010000]
conv2221             (phi              ) [ 000000000000000011100]
icmp_ln91            (icmp             ) [ 001111111111111111111]
empty_37             (speclooptripcount) [ 000000000000000000000]
add_ln91             (add              ) [ 001111111111111111111]
br_ln91              (br               ) [ 000000000000000000000]
j_cast               (zext             ) [ 000000000000000000000]
tmp3                 (add              ) [ 000000000000000000000]
tmp2                 (bitconcatenate   ) [ 000000000000000000000]
add_ln93             (add              ) [ 000000000000000000000]
zext_ln93            (zext             ) [ 000000000000000000000]
m_addr               (getelementptr    ) [ 000000000000000001000]
store_ln93           (store            ) [ 000000000000000000000]
br_ln0               (br               ) [ 001111111111111111111]
m_load               (load             ) [ 000000000000000000100]
bitcast_ln483        (bitcast          ) [ 000000000000000000000]
p_Result_s           (bitselect        ) [ 000000000000000000110]
bitcast_ln483_2      (bitcast          ) [ 000000000000000000000]
p_Result_1           (bitselect        ) [ 000000000000000000110]
dc                   (fpext            ) [ 000000000000000000010]
dc_1                 (fpext            ) [ 000000000000000000010]
data_V               (bitcast          ) [ 000000000000000000000]
tmp                  (partselect       ) [ 000000000000000000000]
tmp_5                (trunc            ) [ 000000000000000000000]
data_V_1             (bitcast          ) [ 000000000000000000000]
tmp_6                (partselect       ) [ 000000000000000000000]
tmp_7                (trunc            ) [ 000000000000000000000]
icmp_ln1003          (icmp             ) [ 000000000000000000000]
icmp_ln1003_1        (icmp             ) [ 000000000000000000000]
and_ln25             (and              ) [ 000000000000000000000]
icmp_ln1003_2        (icmp             ) [ 000000000000000000000]
icmp_ln1003_3        (icmp             ) [ 000000000000000000000]
icmp_ln1003_4        (icmp             ) [ 000000000000000000000]
xor_ln1007           (xor              ) [ 000000000000000000000]
icmp_ln1003_5        (icmp             ) [ 000000000000000000000]
icmp_ln1007          (icmp             ) [ 000000000000000000000]
and_ln18             (and              ) [ 000000000000000000000]
and_ln25_1           (and              ) [ 000000000000000000000]
xor_ln25             (xor              ) [ 000000000000000000000]
and_ln25_2           (and              ) [ 000000000000000000000]
p_Result_2           (bitset           ) [ 000000000000000000000]
p_Result_3           (bitconcatenate   ) [ 000000000000000000000]
res                  (bitcast          ) [ 000000000000000000000]
trunc_ln368          (trunc            ) [ 000000000000000000000]
p_Result_4           (bitconcatenate   ) [ 000000000000000000000]
trunc_ln368_1        (trunc            ) [ 000000000000000000000]
p_Result_5           (bitconcatenate   ) [ 000000000000000000000]
ymaggreater          (icmp             ) [ 000000000000000000000]
xor_ln39             (xor              ) [ 000000000000000000000]
select_ln39          (select           ) [ 000000000000000000000]
ymaggreater_1        (select           ) [ 000000000000000000000]
res_1                (select           ) [ 000000000000000000000]
and_ln18_1           (and              ) [ 000000000000000000000]
and_ln18_2           (and              ) [ 000000000000000000000]
res_2                (select           ) [ 000000000000000000000]
and_ln25_3           (and              ) [ 000000000000000000000]
and_ln25_4           (and              ) [ 000000000000000000000]
res_3                (select           ) [ 000000000000000000000]
and_ln18_3           (and              ) [ 000000000000000000000]
xor_ln18             (xor              ) [ 000000000000000000000]
and_ln18_4           (and              ) [ 000000000000000000000]
res_4                (select           ) [ 000000000000000000000]
xor_ln18_1           (xor              ) [ 000000000000000000000]
or_ln18              (or               ) [ 000000000000000000000]
xor_ln18_2           (xor              ) [ 000000000000000000000]
or_ln18_1            (or               ) [ 000000000000000000000]
and_ln18_5           (and              ) [ 000000000000000000000]
res_5                (select           ) [ 000000000000000000001]
specloopname_ln81    (specloopname     ) [ 000000000000000000000]
conv                 (fptrunc          ) [ 001111111111111111111]
br_ln0               (br               ) [ 001111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i52.i52.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="d_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="out_0_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="9" slack="0"/>
<pin id="106" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_addr/13 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="9" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln89/13 out_0_load/14 store_ln93/16 "/>
</bind>
</comp>

<comp id="116" class="1004" name="m_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="12" slack="0"/>
<pin id="120" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/16 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="12" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/16 "/>
</bind>
</comp>

<comp id="129" class="1005" name="i_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="1"/>
<pin id="131" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="j_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="1"/>
<pin id="142" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="j_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/16 "/>
</bind>
</comp>

<comp id="151" class="1005" name="conv2221_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2221 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="conv2221_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="32" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv2221/16 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv/19 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="dc/17 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="dc_1/17 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln83_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="d_1_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="1"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln83_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="1" index="1" bw="12" slack="14"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln83_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln83_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln83_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln85_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln85_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="empty_35_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_35/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_cast1_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1_cast/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_cast1_cast1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1_cast1/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="mul_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="0" index="1" bw="9" slack="0"/>
<pin id="234" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln87_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln87_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="0"/>
<pin id="252" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="rem_urem/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="0" index="1" bw="15" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="0" index="3" bw="5" slack="0"/>
<pin id="260" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="0" index="1" bw="6" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="arrayidx121_sum_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="1"/>
<pin id="276" dir="1" index="2" bw="9" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx121_sum/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln83_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="0" index="1" bw="4" slack="2"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln88_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln88/13 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln88_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/13 "/>
</bind>
</comp>

<comp id="292" class="1004" name="arrayidx121_sum_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="9" slack="10"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx121_sum_cast/13 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_shl_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="0" index="1" bw="7" slack="10"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/13 "/>
</bind>
</comp>

<comp id="303" class="1004" name="empty_36_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="9" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="10"/>
<pin id="306" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_36/13 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln91_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/16 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln91_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/16 "/>
</bind>
</comp>

<comp id="320" class="1004" name="j_cast_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/16 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="0" index="1" bw="9" slack="3"/>
<pin id="327" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/16 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="0"/>
<pin id="331" dir="0" index="1" bw="9" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2/16 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln93_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="12" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="14"/>
<pin id="340" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/16 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln93_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="12" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/16 "/>
</bind>
</comp>

<comp id="347" class="1004" name="bitcast_ln483_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln483/17 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_Result_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/17 "/>
</bind>
</comp>

<comp id="359" class="1004" name="bitcast_ln483_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln483_2/17 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_Result_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="0" index="2" bw="6" slack="0"/>
<pin id="367" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/17 "/>
</bind>
</comp>

<comp id="371" class="1004" name="data_V_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="1"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/19 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="11" slack="0"/>
<pin id="376" dir="0" index="1" bw="64" slack="0"/>
<pin id="377" dir="0" index="2" bw="7" slack="0"/>
<pin id="378" dir="0" index="3" bw="7" slack="0"/>
<pin id="379" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_5_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/19 "/>
</bind>
</comp>

<comp id="388" class="1004" name="data_V_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="1"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/19 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_6_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="0"/>
<pin id="393" dir="0" index="1" bw="64" slack="0"/>
<pin id="394" dir="0" index="2" bw="7" slack="0"/>
<pin id="395" dir="0" index="3" bw="7" slack="0"/>
<pin id="396" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/19 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_7_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="0"/>
<pin id="403" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/19 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln1003_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="11" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003/19 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln1003_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="52" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003_1/19 "/>
</bind>
</comp>

<comp id="417" class="1004" name="and_ln25_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/19 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln1003_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003_2/19 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln1003_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="52" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003_3/19 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln1003_4_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="11" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003_4/19 "/>
</bind>
</comp>

<comp id="441" class="1004" name="xor_ln1007_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1007/19 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln1003_5_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003_5/19 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln1007_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="52" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1007/19 "/>
</bind>
</comp>

<comp id="459" class="1004" name="and_ln18_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/19 "/>
</bind>
</comp>

<comp id="465" class="1004" name="and_ln25_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_1/19 "/>
</bind>
</comp>

<comp id="471" class="1004" name="xor_ln25_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/19 "/>
</bind>
</comp>

<comp id="477" class="1004" name="and_ln25_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_2/19 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_Result_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="52" slack="0"/>
<pin id="485" dir="0" index="1" bw="52" slack="0"/>
<pin id="486" dir="0" index="2" bw="7" slack="0"/>
<pin id="487" dir="0" index="3" bw="1" slack="0"/>
<pin id="488" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_2/19 "/>
</bind>
</comp>

<comp id="493" class="1004" name="p_Result_3_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="2"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="0" index="3" bw="52" slack="0"/>
<pin id="498" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/19 "/>
</bind>
</comp>

<comp id="502" class="1004" name="res_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="res/19 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln368_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/19 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_Result_4_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="2"/>
<pin id="513" dir="0" index="2" bw="63" slack="0"/>
<pin id="514" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/19 "/>
</bind>
</comp>

<comp id="517" class="1004" name="trunc_ln368_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_1/19 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_Result_5_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="2"/>
<pin id="524" dir="0" index="2" bw="63" slack="0"/>
<pin id="525" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/19 "/>
</bind>
</comp>

<comp id="528" class="1004" name="ymaggreater_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ymaggreater/19 "/>
</bind>
</comp>

<comp id="534" class="1004" name="xor_ln39_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/19 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln39_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="2"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/19 "/>
</bind>
</comp>

<comp id="547" class="1004" name="ymaggreater_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="2"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="0" index="2" bw="1" slack="0"/>
<pin id="551" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ymaggreater_1/19 "/>
</bind>
</comp>

<comp id="554" class="1004" name="res_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="64" slack="1"/>
<pin id="557" dir="0" index="2" bw="64" slack="1"/>
<pin id="558" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_1/19 "/>
</bind>
</comp>

<comp id="560" class="1004" name="and_ln18_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_1/19 "/>
</bind>
</comp>

<comp id="566" class="1004" name="and_ln18_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_2/19 "/>
</bind>
</comp>

<comp id="572" class="1004" name="res_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="64" slack="0"/>
<pin id="575" dir="0" index="2" bw="64" slack="0"/>
<pin id="576" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_2/19 "/>
</bind>
</comp>

<comp id="580" class="1004" name="and_ln25_3_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_3/19 "/>
</bind>
</comp>

<comp id="586" class="1004" name="and_ln25_4_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_4/19 "/>
</bind>
</comp>

<comp id="592" class="1004" name="res_3_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="64" slack="1"/>
<pin id="595" dir="0" index="2" bw="64" slack="0"/>
<pin id="596" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_3/19 "/>
</bind>
</comp>

<comp id="599" class="1004" name="and_ln18_3_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_3/19 "/>
</bind>
</comp>

<comp id="605" class="1004" name="xor_ln18_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/19 "/>
</bind>
</comp>

<comp id="611" class="1004" name="and_ln18_4_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_4/19 "/>
</bind>
</comp>

<comp id="617" class="1004" name="res_4_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="64" slack="1"/>
<pin id="620" dir="0" index="2" bw="64" slack="0"/>
<pin id="621" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_4/19 "/>
</bind>
</comp>

<comp id="624" class="1004" name="xor_ln18_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_1/19 "/>
</bind>
</comp>

<comp id="630" class="1004" name="or_ln18_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/19 "/>
</bind>
</comp>

<comp id="636" class="1004" name="xor_ln18_2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_2/19 "/>
</bind>
</comp>

<comp id="642" class="1004" name="or_ln18_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_1/19 "/>
</bind>
</comp>

<comp id="648" class="1004" name="and_ln18_5_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_5/19 "/>
</bind>
</comp>

<comp id="654" class="1004" name="res_5_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="64" slack="1"/>
<pin id="657" dir="0" index="2" bw="64" slack="0"/>
<pin id="658" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_5/19 "/>
</bind>
</comp>

<comp id="662" class="1005" name="d_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="0"/>
<pin id="664" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="669" class="1005" name="zext_ln83_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="12" slack="14"/>
<pin id="671" dir="1" index="1" bw="12" slack="14"/>
</pin_list>
<bind>
<opset="zext_ln83 "/>
</bind>
</comp>

<comp id="674" class="1005" name="zext_ln83_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="9" slack="1"/>
<pin id="676" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln83_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="add_ln83_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="1"/>
<pin id="684" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln83 "/>
</bind>
</comp>

<comp id="687" class="1005" name="zext_ln85_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="9" slack="10"/>
<pin id="689" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln85 "/>
</bind>
</comp>

<comp id="695" class="1005" name="add_ln85_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="0"/>
<pin id="697" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln85 "/>
</bind>
</comp>

<comp id="700" class="1005" name="empty_35_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="7" slack="1"/>
<pin id="702" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="709" class="1005" name="arrayidx121_sum_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="9" slack="10"/>
<pin id="711" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opset="arrayidx121_sum "/>
</bind>
</comp>

<comp id="717" class="1005" name="out_0_addr_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="9" slack="1"/>
<pin id="719" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="out_0_addr "/>
</bind>
</comp>

<comp id="722" class="1005" name="empty_36_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="9" slack="3"/>
<pin id="724" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="727" class="1005" name="out_0_load_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_0_load "/>
</bind>
</comp>

<comp id="735" class="1005" name="add_ln91_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="2" slack="0"/>
<pin id="737" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="740" class="1005" name="m_addr_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="12" slack="1"/>
<pin id="742" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

<comp id="745" class="1005" name="m_load_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_load "/>
</bind>
</comp>

<comp id="750" class="1005" name="p_Result_s_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="2"/>
<pin id="752" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="757" class="1005" name="p_Result_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="2"/>
<pin id="759" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="763" class="1005" name="dc_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="1"/>
<pin id="765" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="770" class="1005" name="dc_1_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="1"/>
<pin id="772" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc_1 "/>
</bind>
</comp>

<comp id="778" class="1005" name="res_5_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="64" slack="1"/>
<pin id="780" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="res_5 "/>
</bind>
</comp>

<comp id="783" class="1005" name="conv_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="56" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="58" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="115"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="56" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="143"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="160"><net_src comp="154" pin="4"/><net_sink comp="109" pin=1"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="168"><net_src comp="151" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="123" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="178" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="178" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="133" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="133" pin="4"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="133" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="133" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="219" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="223" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="219" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="44" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="231" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="48" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="255" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="52" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="277"><net_src comp="265" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="285"><net_src comp="249" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="301"><net_src comp="60" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="54" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="144" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="62" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="144" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="66" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="144" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="68" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="329" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="350"><net_src comp="151" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="70" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="72" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="123" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="70" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="72" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="380"><net_src comp="74" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="76" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="78" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="387"><net_src comp="371" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="397"><net_src comp="74" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="76" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="78" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="404"><net_src comp="388" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="374" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="80" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="384" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="82" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="405" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="411" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="391" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="80" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="401" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="82" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="374" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="84" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="411" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="86" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="391" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="84" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="401" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="82" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="447" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="423" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="429" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="86" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="417" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="471" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="489"><net_src comp="88" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="384" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="90" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="86" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="499"><net_src comp="92" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="84" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="501"><net_src comp="483" pin="4"/><net_sink comp="493" pin=3"/></net>

<net id="505"><net_src comp="493" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="371" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="94" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="506" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="520"><net_src comp="388" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="94" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="517" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="532"><net_src comp="510" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="521" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="86" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="534" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="546"><net_src comp="528" pin="2"/><net_sink comp="540" pin=2"/></net>

<net id="552"><net_src comp="540" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="528" pin="2"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="547" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="435" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="441" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="459" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="566" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="502" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="554" pin="3"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="429" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="417" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="423" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="597"><net_src comp="586" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="572" pin="3"/><net_sink comp="592" pin=2"/></net>

<net id="603"><net_src comp="447" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="453" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="86" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="560" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="605" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="622"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="592" pin="3"/><net_sink comp="617" pin=2"/></net>

<net id="628"><net_src comp="435" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="86" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="411" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="624" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="417" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="477" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="459" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="617" pin="3"/><net_sink comp="654" pin=2"/></net>

<net id="661"><net_src comp="654" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="665"><net_src comp="98" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="672"><net_src comp="181" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="677"><net_src comp="185" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="685"><net_src comp="195" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="690"><net_src comp="201" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="698"><net_src comp="213" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="703"><net_src comp="219" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="712"><net_src comp="273" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="720"><net_src comp="102" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="725"><net_src comp="303" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="730"><net_src comp="109" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="738"><net_src comp="314" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="743"><net_src comp="116" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="748"><net_src comp="123" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="753"><net_src comp="351" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="760"><net_src comp="363" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="766"><net_src comp="165" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="773"><net_src comp="169" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="777"><net_src comp="770" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="781"><net_src comp="654" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="786"><net_src comp="162" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="154" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_0 | {13 16 }
 - Input state : 
	Port: maxPool.1 : m | {16 17 }
	Port: maxPool.1 : out_0 | {14 15 }
  - Chain level:
	State 1
		store_ln83 : 1
	State 2
		zext_ln83 : 1
		zext_ln83_1 : 1
		icmp_ln83 : 1
		add_ln83 : 1
		br_ln83 : 2
	State 3
		zext_ln85 : 1
		tmp_3 : 1
		add_ln85 : 1
		br_ln85 : 2
		empty_35 : 1
		i_cast1_cast : 2
		i_cast1_cast1 : 2
		mul : 3
		add_ln87 : 3
		icmp_ln87 : 4
		br_ln87 : 5
		rem_urem : 2
		tmp_1 : 4
		tmp_2 : 5
		arrayidx121_sum : 6
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		trunc_ln88 : 1
		icmp_ln88 : 2
		out_0_addr : 1
		br_ln88 : 3
		store_ln89 : 2
		empty_36 : 1
	State 14
	State 15
	State 16
		icmp_ln91 : 1
		add_ln91 : 1
		br_ln91 : 2
		j_cast : 1
		tmp3 : 2
		tmp2 : 3
		add_ln93 : 4
		zext_ln93 : 5
		m_addr : 6
		m_load : 7
		store_ln93 : 1
	State 17
		dc_1 : 1
		p_Result_s : 1
		bitcast_ln483_2 : 1
		p_Result_1 : 2
	State 18
	State 19
		tmp : 1
		tmp_5 : 1
		tmp_6 : 1
		tmp_7 : 1
		icmp_ln1003 : 2
		icmp_ln1003_1 : 2
		and_ln25 : 3
		icmp_ln1003_2 : 2
		icmp_ln1003_3 : 2
		icmp_ln1003_4 : 2
		xor_ln1007 : 3
		icmp_ln1003_5 : 2
		icmp_ln1007 : 2
		and_ln18 : 3
		and_ln25_1 : 3
		xor_ln25 : 3
		and_ln25_2 : 3
		p_Result_2 : 2
		p_Result_3 : 3
		res : 4
		trunc_ln368 : 1
		p_Result_4 : 2
		trunc_ln368_1 : 1
		p_Result_5 : 2
		ymaggreater : 3
		xor_ln39 : 4
		select_ln39 : 4
		ymaggreater_1 : 5
		res_1 : 6
		and_ln18_1 : 3
		and_ln18_2 : 3
		res_2 : 7
		and_ln25_3 : 3
		and_ln25_4 : 3
		res_3 : 8
		and_ln18_3 : 3
		xor_ln18 : 3
		and_ln18_4 : 3
		res_4 : 9
		xor_ln18_1 : 3
		or_ln18 : 3
		xor_ln18_2 : 3
		or_ln18_1 : 3
		and_ln18_5 : 3
		res_5 : 10
		conv : 11
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln39_fu_540     |    0    |    0    |    2    |
|          |     ymaggreater_1_fu_547    |    0    |    0    |    2    |
|          |         res_1_fu_554        |    0    |    0    |    57   |
|  select  |         res_2_fu_572        |    0    |    0    |    57   |
|          |         res_3_fu_592        |    0    |    0    |    57   |
|          |         res_4_fu_617        |    0    |    0    |    57   |
|          |         res_5_fu_654        |    0    |    0    |    57   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln83_fu_189      |    0    |    0    |    9    |
|          |       icmp_ln87_fu_243      |    0    |    0    |    11   |
|          |       icmp_ln88_fu_286      |    0    |    0    |    8    |
|          |       icmp_ln91_fu_308      |    0    |    0    |    8    |
|          |      icmp_ln1003_fu_405     |    0    |    0    |    11   |
|   icmp   |     icmp_ln1003_1_fu_411    |    0    |    0    |    24   |
|          |     icmp_ln1003_2_fu_423    |    0    |    0    |    11   |
|          |     icmp_ln1003_3_fu_429    |    0    |    0    |    24   |
|          |     icmp_ln1003_4_fu_435    |    0    |    0    |    11   |
|          |     icmp_ln1003_5_fu_447    |    0    |    0    |    11   |
|          |      icmp_ln1007_fu_453     |    0    |    0    |    24   |
|          |      ymaggreater_fu_528     |    0    |    0    |    29   |
|----------|-----------------------------|---------|---------|---------|
|   urem   |          grp_fu_249         |    0    |    94   |    36   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln83_fu_195       |    0    |    0    |    12   |
|          |       add_ln85_fu_213       |    0    |    0    |    15   |
|          |       add_ln87_fu_237       |    0    |    0    |    15   |
|    add   |    arrayidx121_sum_fu_273   |    0    |    0    |    16   |
|          |       add_ln91_fu_314       |    0    |    0    |    9    |
|          |         tmp3_fu_324         |    0    |    0    |    16   |
|          |       add_ln93_fu_337       |    0    |    0    |    19   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          mul_fu_231         |    0    |    0    |    48   |
|----------|-----------------------------|---------|---------|---------|
|          |       and_ln25_fu_417       |    0    |    0    |    2    |
|          |       and_ln18_fu_459       |    0    |    0    |    2    |
|          |      and_ln25_1_fu_465      |    0    |    0    |    2    |
|          |      and_ln25_2_fu_477      |    0    |    0    |    2    |
|          |      and_ln18_1_fu_560      |    0    |    0    |    2    |
|    and   |      and_ln18_2_fu_566      |    0    |    0    |    2    |
|          |      and_ln25_3_fu_580      |    0    |    0    |    2    |
|          |      and_ln25_4_fu_586      |    0    |    0    |    2    |
|          |      and_ln18_3_fu_599      |    0    |    0    |    2    |
|          |      and_ln18_4_fu_611      |    0    |    0    |    2    |
|          |      and_ln18_5_fu_648      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       empty_36_fu_303       |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |      xor_ln1007_fu_441      |    0    |    0    |    2    |
|          |       xor_ln25_fu_471       |    0    |    0    |    2    |
|    xor   |       xor_ln39_fu_534       |    0    |    0    |    2    |
|          |       xor_ln18_fu_605       |    0    |    0    |    2    |
|          |      xor_ln18_1_fu_624      |    0    |    0    |    2    |
|          |      xor_ln18_2_fu_636      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        or_ln18_fu_630       |    0    |    0    |    2    |
|          |       or_ln18_1_fu_642      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|  fptrunc |          grp_fu_162         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   fpext  |          grp_fu_165         |    0    |    0    |    0    |
|          |          grp_fu_169         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln83_fu_181      |    0    |    0    |    0    |
|          |      zext_ln83_1_fu_185     |    0    |    0    |    0    |
|          |       zext_ln85_fu_201      |    0    |    0    |    0    |
|   zext   |     i_cast1_cast_fu_223     |    0    |    0    |    0    |
|          |     i_cast1_cast1_fu_227    |    0    |    0    |    0    |
|          | arrayidx121_sum_cast_fu_292 |    0    |    0    |    0    |
|          |        j_cast_fu_320        |    0    |    0    |    0    |
|          |       zext_ln93_fu_342      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_3_fu_205        |    0    |    0    |    0    |
| bitselect|      p_Result_s_fu_351      |    0    |    0    |    0    |
|          |      p_Result_1_fu_363      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       empty_35_fu_219       |    0    |    0    |    0    |
|          |      trunc_ln88_fu_282      |    0    |    0    |    0    |
|   trunc  |         tmp_5_fu_384        |    0    |    0    |    0    |
|          |         tmp_7_fu_401        |    0    |    0    |    0    |
|          |      trunc_ln368_fu_506     |    0    |    0    |    0    |
|          |     trunc_ln368_1_fu_517    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_255        |    0    |    0    |    0    |
|partselect|          tmp_fu_374         |    0    |    0    |    0    |
|          |         tmp_6_fu_391        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_2_fu_265        |    0    |    0    |    0    |
|          |         p_shl_fu_296        |    0    |    0    |    0    |
|bitconcatenate|         tmp2_fu_329         |    0    |    0    |    0    |
|          |      p_Result_3_fu_493      |    0    |    0    |    0    |
|          |      p_Result_4_fu_510      |    0    |    0    |    0    |
|          |      p_Result_5_fu_521      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  bitset  |      p_Result_2_fu_483      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    94   |   710   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln83_reg_682   |    4   |
|    add_ln85_reg_695   |    8   |
|    add_ln91_reg_735   |    2   |
|arrayidx121_sum_reg_709|    9   |
|    conv2221_reg_151   |   32   |
|      conv_reg_783     |   32   |
|       d_reg_662       |    4   |
|      dc_1_reg_770     |   64   |
|       dc_reg_763      |   64   |
|    empty_35_reg_700   |    7   |
|    empty_36_reg_722   |    9   |
|       i_reg_129       |    8   |
|       j_reg_140       |    2   |
|     m_addr_reg_740    |   12   |
|     m_load_reg_745    |   32   |
|   out_0_addr_reg_717  |    9   |
|   out_0_load_reg_727  |   32   |
|   p_Result_1_reg_757  |    1   |
|   p_Result_s_reg_750  |    1   |
|     res_5_reg_778     |   64   |
|  zext_ln83_1_reg_674  |    9   |
|   zext_ln83_reg_669   |   12   |
|   zext_ln85_reg_687   |    9   |
+-----------------------+--------+
|         Total         |   426  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_109 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_123 |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_162    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_169    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_249    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   312  ||  2.412  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   94   |   710  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   426  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   520  |   764  |
+-----------+--------+--------+--------+--------+
