---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

{% include base_path %}



<ul>
  <li>
  <p>
Tarun Samadder, Nilotpal Choudhury, Satyam Kumar, <strong>Dimple Kochar</strong>, Narendra Parihar, Souvik Mahapatra, <em>A Physical
Model for Bulk Gate Insulator Trap Generation During Bias-Temperature Stress in Differently
Processed P-Channel FETs</em> - <strong>IEEE Transactions on Electron Devices (T-ED)</strong> <a href="https://ieeexplore.ieee.org/document/9316806">[paper]</a>
</p>
  </li>
  
  <li>
  <p>
 <strong>Dimple Kochar</strong>, Tarun Samadder, Subhadeep Mukhopadhyay, Souvik Mahapatra, <em>Modeling of HKMG Stack Process
Impact on Gate Leakage, SILC and PBTI</em> - <strong>IEEE International Reliability Physics Symposium (IRPS) 2021</strong> (Accepted for Oral presentation)
  </p>
  </li>
  
  <li>
  <p>
  <strong>Dimple Kochar</strong>, Animesh Kumar, <em>Estimation of Time to Failure Distribution in SRAM due to Trapped Oxide Charges</em> - <strong>IEEE International Symposium on Circuits and Systems (ISCAS) 2021</strong> (Accepted for Poster presentation)
</p>
  </li>
  

  
  <ul>
  
  
