/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [33:0] _01_;
  reg [2:0] _02_;
  reg [16:0] _03_;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = !(celloutsig_1_10z[2] ? celloutsig_1_5z[8] : _00_);
  assign celloutsig_0_5z = celloutsig_0_1z[0] ^ celloutsig_0_2z;
  assign celloutsig_0_10z = celloutsig_0_1z[3] ^ celloutsig_0_7z;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 3'h0;
    else _02_ <= in_data[34:32];
  reg [33:0] _08_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _08_ <= 34'h000000000;
    else _08_ <= { in_data[118:106], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_5z };
  assign { _01_[33:29], _00_, _01_[27:0] } = _08_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _03_ <= 17'h00000;
    else _03_ <= { celloutsig_0_12z[14:0], celloutsig_0_17z, celloutsig_0_4z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, _02_ } & in_data[48:41];
  assign celloutsig_0_8z = { celloutsig_0_1z[1:0], celloutsig_0_1z } & { in_data[23], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_6z[7:6], celloutsig_0_5z, celloutsig_0_2z } >= celloutsig_0_6z[6:3];
  assign celloutsig_0_17z = { _02_[2:1], celloutsig_0_15z } <= { celloutsig_0_6z[3], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_3z = ! { in_data[67:65], celloutsig_0_2z };
  assign celloutsig_1_4z = ! in_data[130:128];
  assign celloutsig_1_3z = { celloutsig_1_2z[15:13], celloutsig_1_1z } || { celloutsig_1_1z[5], celloutsig_1_2z };
  assign celloutsig_0_11z = celloutsig_0_8z[5:1] % { 1'h1, in_data[86:83] };
  assign celloutsig_0_9z = in_data[84:82] !== { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_13z = { _02_[2:1], celloutsig_0_7z, celloutsig_0_2z } !== celloutsig_0_6z[3:0];
  assign celloutsig_1_12z = { in_data[165:159], celloutsig_1_4z, celloutsig_1_8z } | { celloutsig_1_0z[1:0], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_4z = & { celloutsig_0_1z, in_data[84:79] };
  assign celloutsig_1_18z = & { celloutsig_1_12z[10:4], celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_2z[13] & celloutsig_1_14z;
  assign celloutsig_0_46z = ^ celloutsig_0_12z[16:8];
  assign celloutsig_0_47z = ^ { celloutsig_0_8z[4:2], celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_14z };
  assign celloutsig_0_15z = ^ { in_data[68:63], celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[148:146] <<< in_data[178:176];
  assign celloutsig_1_1z = in_data[184:170] <<< in_data[141:127];
  assign celloutsig_1_2z = { in_data[153:146], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <<< { celloutsig_1_1z[13:12], celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_2z[15:8], celloutsig_1_4z } <<< { celloutsig_1_1z[13:10], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_8z = celloutsig_1_2z[9:6] <<< celloutsig_1_5z[4:1];
  assign celloutsig_0_14z = { celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_5z } <<< { in_data[41:39], celloutsig_0_9z };
  assign celloutsig_0_1z = in_data[76:73] <<< in_data[28:25];
  assign celloutsig_1_10z = { in_data[138], celloutsig_1_5z, celloutsig_1_9z } ~^ { celloutsig_1_5z[6:2], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_8z[2], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_6z, _02_, celloutsig_0_9z } ~^ { celloutsig_0_1z[2:0], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_1_6z = ~((celloutsig_1_1z[9] & celloutsig_1_2z[10]) | (celloutsig_1_5z[1] & celloutsig_1_5z[1]));
  assign celloutsig_1_9z = ~((celloutsig_1_0z[1] & celloutsig_1_1z[12]) | (celloutsig_1_6z & celloutsig_1_8z[0]));
  assign celloutsig_0_19z = ~((celloutsig_0_13z & _03_[0]) | (celloutsig_0_7z & celloutsig_0_1z[3]));
  assign celloutsig_0_2z = ~((_02_[2] & in_data[40]) | (in_data[4] & _02_[1]));
  assign _01_[28] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
