{"max_resources":[1853108,3712450,11609,5760,92655],"name":"Kernel System","children":[{"name":"Static Partition","type":"partition","children":[{"name":"Board interface","type":"resource","data":[13132,20030,112,0,0],"details":[{"text":"Platform interface logic.","type":"text"}]}]},{"name":"Global interconnect","type":"resource","data":[5904,6443,0,0,0],"details":[{"text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 1 global store.","type":"brief"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"System description ROM","type":"resource","data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}]},{"name":"nw_kernel1","total_kernel_resources":[8139,42940,65,3,31],"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":12}]],"type":"function","total_percent":[1.6703,0.472665,1.15665,0.55991,0.0520833],"children":[{"name":"Data control overhead","type":"resource","data":[847,832,0,0,25],"details":[{"text":"Feedback+Cluster logic","type":"brief"}]},{"name":"Coalesced Private Variables: \n - 'last_chunk_col_SR' (nw_kernel_v5.cl:13)\n - 'ref_SR' (nw_kernel_v5.cl:14)\n - 'data_h_SR' (nw_kernel_v5.cl:15)\n - 'write_SR' (nw_kernel_v5.cl:16)","type":"resource","data":[8,10,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5","type":"text"},{"text":"Register,\n1 reg, 5 width","type":"brief"}]},{"name":"Coalesced Private Variables: \n - 'last_chunk_col_SR' (nw_kernel_v5.cl:13)\n - 'write_SR' (nw_kernel_v5.cl:16)\n - 'out' (nw_kernel_v5.cl:175)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}]},{"name":"Coalesced Private Variables: \n - 'out_SR' (nw_kernel_v5.cl:12)\n - 'write_SR' (nw_kernel_v5.cl:16)\n - 'out' (nw_kernel_v5.cl:175)","type":"resource","data":[24,192,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"3 registers of width 32","type":"text"},{"text":"Register,\n3 regs, 32 width","type":"brief"}]},{"name":"Coalesced Private Variables: \n - 'top' (nw_kernel_v5.cl:164)\n - 'left' (nw_kernel_v5.cl:166)\n - 'out_SR' (nw_kernel_v5.cl:12)","type":"resource","data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}]},{"name":"Coalesced Private Variables: \n - 'top' (nw_kernel_v5.cl:164)\n - 'left' (nw_kernel_v5.cl:166)\n - 'out_SR' (nw_kernel_v5.cl:12)\n - 'write_SR' (nw_kernel_v5.cl:16)","type":"resource","data":[48,128,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32","type":"text"},{"text":"Register,\n2 regs, 32 width","type":"brief"}]},{"name":"Private Variable: \n - 'block_row' (nw_kernel_v5.cl:70)","type":"resource","data":[10,8,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4","type":"text"},{"text":"Register,\n1 reg, 4 width","type":"brief"}]},{"name":"Private Variable: \n - 'comp_col_offset' (nw_kernel_v5.cl:68)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \n - 'data_h_SR' (nw_kernel_v5.cl:15)","type":"resource","data":[138,358,0,0,0],"details":[{"text":"Type: Shift Register (5 or fewer tap points)","type":"text"},{"text":"5 registers of width 32","type":"text"},{"text":"Shift Register,\n5 regs, 32 width","type":"brief"}]},{"name":"Private Variable: \n - 'input_v_SR' (nw_kernel_v5.cl:17)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \n - 'last_chunk_col_SR' (nw_kernel_v5.cl:13)","type":"resource","data":[19,416,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Shift Register,\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \n - 'loop_index' (nw_kernel_v5.cl:71)","type":"resource","data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\n1 reg, 33 width","type":"brief"}]},{"name":"Private Variable: \n - 'ref_SR' (nw_kernel_v5.cl:14)","type":"resource","data":[82,632,0,0,0],"details":[{"text":"Type: Shift Register (5 or fewer tap points)","type":"text"},{"text":"5 registers of width 32","type":"text"},{"text":"Shift Register,\n5 regs, 32 width","type":"brief"}]},{"name":"Private Variable: \n - 'write_SR' (nw_kernel_v5.cl:16)","type":"resource","data":[40,55,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Shift Register,\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \n - 'write_col_offset' (nw_kernel_v5.cl:69)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}]},{"name":"No Source Line","children":[{"count":2,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[295,2587,3,0,6]},{"count":2,"name":"1-bit Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2,0,0,0,0]},{"count":8,"name":"32-bit Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[280,8,0,0,0]},{"count":8,"name":"32-bit Select","debug":[[{"filename":"","line":0}]],"type":"resource","data":[208,0,0,0,0]}],"type":"resource","data":[785,2595,3,0,6]},{"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:129","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":129}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":129}]],"type":"resource","data":[0,32,0,0,0]},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":129}]],"name":"32-bit Integer Add","data":[32,0,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":129}]],"name":"1-bit And","data":[1,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":129}]],"name":"32-bit Integer Compare","data":[46,2,0,0,0],"type":"resource"}],"type":"resource","data":[79,34,0,0,0]},{"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:74","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":74}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":74}]],"type":"resource","data":[0,34,0,0,0]},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":74}]],"name":"32-bit Integer Add","data":[32,0,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":74}]],"name":"32-bit Integer Compare","data":[11,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":74}]],"name":"33-bit Integer Add","data":[66,0,0,0,0],"type":"resource"},{"count":4,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":74}]],"name":"1-bit And","data":[2.5,0,0,0,0],"type":"resource"},{"count":6,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":74}]],"name":"1-bit Or","data":[3.5,1,0,0,0],"type":"resource"}],"type":"resource","data":[115,35,0,0,0]},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":15}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:15","children":[{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":15}]],"type":"resource","data":[13,0,0,0,0]},{"count":1,"name":"33-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":15}]],"type":"resource","data":[27,0,0,0,0]},{"count":1,"name":"5-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":15}]],"type":"resource","data":[1.25,0,0,0,0]}],"data":[41.25,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":17}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:17","children":[{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":17}]],"type":"resource","data":[13,0,0,0,0]}],"data":[13,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":70}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:70","children":[{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":70}]],"type":"resource","data":[2.75,0.25,0,0,0]}],"data":[2.75,0.25,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":91}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:91","children":[{"count":1,"name":"5-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":91}]],"type":"resource","data":[1.25,0,0,0,0]}],"data":[1.25,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":99}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:99","children":[{"count":2,"name":"5-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":99}]],"type":"resource","data":[3.25,0,0,0,0]}],"data":[3.25,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":108}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:108","children":[{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":108}]],"type":"resource","data":[13,0,0,0,0]},{"count":1,"name":"5-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":108}]],"type":"resource","data":[1.25,0,0,0,0]}],"data":[14.25,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":126}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:126","children":[{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":126}]],"type":"resource","data":[2.75,0.25,0,0,0]}],"data":[2.75,0.25,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":127}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:127","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":127}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":131}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:131","children":[{"count":1,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":131}]],"type":"resource","data":[0.5,0,0,0,0]},{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":131}]],"type":"resource","data":[13,0,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":131}]],"type":"resource","data":[504,2050,13,0,0]}],"data":[517.5,2050,13,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":134}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:134","children":[{"count":1,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":134}]],"type":"resource","data":[0.5,0.5,0,0,0]},{"count":2,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":134}]],"type":"resource","data":[1,0,0,0,0]},{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":134}]],"type":"resource","data":[2.75,0.25,0,0,0]}],"data":[4.25,0.75,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":139}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:139","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":139}]],"type":"resource","data":[64,0,0,0,0]}],"data":[64,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":140}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:140","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":140}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":140}]],"type":"resource","data":[27.5,23,0,0.75,0]}],"data":[59.5,23,0,0.75,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":142}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:142","children":[{"count":8,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":142}]],"type":"resource","data":[7.5,3.5,0,0,0]},{"count":3,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":142}]],"type":"resource","data":[2,0,0,0,0]},{"count":4,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":142}]],"type":"resource","data":[140,4,0,0,0]}],"data":[149.5,7.5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":144}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:144","children":[{"count":5,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":144}]],"type":"resource","data":[122,96,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":144}]],"type":"resource","data":[1117,15796,16,0,0]}],"data":[1239,15892,16,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":152}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:152","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":152}]],"type":"resource","data":[8,0,0,0,0]}],"data":[8,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":156}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:156","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":156}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":157}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:157","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":157}]],"type":"resource","data":[27.5,23,0,0.75,0]}],"data":[27.5,23,0,0.75,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":159}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:159","children":[{"count":4,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":159}]],"type":"resource","data":[4,4,0,0,0]},{"count":3,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":159}]],"type":"resource","data":[3,0,0,0,0]},{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":159}]],"type":"resource","data":[35,1,0,0,0]}],"data":[42,5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":161}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:161","children":[{"count":4,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":161}]],"type":"resource","data":[109,96,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":161}]],"type":"resource","data":[1117,15796,16,0,0]}],"data":[1226,15892,16,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":165}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:165","children":[{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":165}]],"type":"resource","data":[32,32,0,0,0]}],"data":[32,32,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":166}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:166","children":[{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":166}]],"type":"resource","data":[32,32,0,0,0]}],"data":[32,32,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":168}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:168","children":[{"count":4,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":168}]],"type":"resource","data":[128,0,0,0,0]}],"data":[128,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":169}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:169","children":[{"count":4,"name":"32-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":169}]],"type":"resource","data":[128,0,0,0,0]}],"data":[128,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":170}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:170","children":[{"count":1,"name":"32-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":170}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":172}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:172","children":[{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":172}]],"type":"resource","data":[13,0,0,0,0]}],"data":[13,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":175}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:175","children":[{"count":3,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":175}]],"type":"resource","data":[3,3,0,0,0]},{"count":3,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":175}]],"type":"resource","data":[78,0,0,0,0]}],"data":[81,3,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":188}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:188","children":[{"count":3,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":188}]],"type":"resource","data":[96,0,0,0,0]}],"data":[96,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":189}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:189","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":189}]],"type":"resource","data":[4,0,0,0,0]}],"data":[4,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":190}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:190","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":190}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":191}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:191","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":191}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":191}]],"type":"resource","data":[55,46,0,1.5,0]}],"data":[87,46,0,1.5,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":193}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:193","children":[{"count":8,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":193}]],"type":"resource","data":[8,2,0,0,0]},{"count":6,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":193}]],"type":"resource","data":[176,6,0,0,0]}],"data":[184,8,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":195}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:195","children":[{"count":3,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":195}]],"type":"resource","data":[1.5,0,0,0,0]},{"count":4,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":195}]],"type":"resource","data":[2,1,0,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":195}]],"type":"resource","data":[1423,3241,17,0,0]}],"data":[1426.5,3242,17,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":199}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:199","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":199}]],"type":"resource","data":[4,0,0,0,0]},{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":199}]],"type":"resource","data":[2.75,0.25,0,0,0]}],"data":[6.75,0.25,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":200}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:200","children":[{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":200}]],"type":"resource","data":[1,1,0,0,0]},{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":200}]],"type":"resource","data":[26,0,0,0,0]}],"data":[27,1,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":202}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:202","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":202}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":204}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:204","children":[{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":204}]],"type":"resource","data":[1,1,0,0,0]},{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":204}]],"type":"resource","data":[26,0,0,0,0]}],"data":[27,1,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":206}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:206","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":206}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"}],"data":[8139,42940,65,3,31],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\nMax global work dimension: 0","type":"brief"}],"compute_units":1}],"data":[14045,49454,67,3,31],"total_percent":[3.32183,1.50002,1.87165,1.54191,0.0520833],"total":[27177,69484,179,3,31],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"type":"module"}