Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 28 15:24:33 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DedicatedProcess_FND_control_sets_placed.rpt
| Design       : DedicatedProcess_FND
| Device       : xc7a35t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              54 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal      |                  Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_FND/U_ClkDiv/CLK     |                                                | reset_IBUF       |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG          |                                                |                  |                2 |              2 |         1.00 |
|  U_DedicP/r_clk_reg_n_0 |                                                | reset_IBUF       |                1 |              3 |         3.00 |
|  U_DedicP/r_clk_reg_n_0 | U_DedicP/U_CU/E[0]                             | reset_IBUF       |                4 |              8 |         2.00 |
|  U_DedicP/r_clk_reg_n_0 | U_DedicP/U_CU/FSM_sequential_state_reg[2]_0[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG          |                                                | reset_IBUF       |               19 |             49 |         2.58 |
+-------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+


