/******************************************************************************
 *   COPYRIGHT (C) 2013 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     epmm block
 *****************************************************************************/
#ifndef _EPMM_REGS_H
#define _EPMM_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_EPMM120_REG_GLOBAL_SOFT_RESET_CONFIG_REG     0x00000000
#define PMC_EPMM120_REG_GLOBAL_INT_CTRL_REG              0x00000004
#define PMC_EPMM120_REG_GSUP43_PATH_UPI_TYPE_VAL_CFG_REG 0x00000014
#define PMC_EPMM120_REG_ING_10G_LINK_CFG_REG( N )        (0x00000024 + (N) * 0x04)
#define PMC_EPMM120_REG_ING_40G_LINK_CFG_REG( N )        (0x00000054 + (N) * 0x04)
#define PMC_EPMM120_REG_ING_100G_LINK_CFG_REG            0x00000060
#define PMC_EPMM120_REG_ING_10G_LF_RF_OS_EN_REG( N )     (0x00000064 + (N) * 0x4)
#define PMC_EPMM120_REG_ING_GSUP_OVR_INT_EN              0x00000094
#define PMC_EPMM120_REG_ING_GSUP_UDR_INT_EN              0x00000098
#define PMC_EPMM120_REG_ING_GSUP_OVR_INT_STAT            0x000000a4
#define PMC_EPMM120_REG_ING_GSUP_UDR_INT_STAT            0x000000a8
#define PMC_EPMM120_REG_ING_GSUP_OVR_INT_VAL             0x000000b4
#define PMC_EPMM120_REG_ING_GSUP_UDR_INT_VAL             0x000000b8
#define PMC_EPMM120_REG_ING_CBR_OVR_INT_EN               0x000000c4
#define PMC_EPMM120_REG_ING_CBR_UDR_INT_EN               0x000000c8
#define PMC_EPMM120_REG_ING_CBR_OVR_INT_STAT             0x000000d4
#define PMC_EPMM120_REG_ING_CBR_UDR_INT_STAT             0x000000d8
#define PMC_EPMM120_REG_ING_CBR_OVR_INT_VAL              0x000000e4
#define PMC_EPMM120_REG_ING_CBR_UDR_INT_VAL              0x000000e8
#define PMC_EPMM120_REG_EGR_10G_LINK_CFG_REG( N )        (0x000000f4 + (N) * 0x04)
#define PMC_EPMM120_REG_EGR_40G_LINK_CFG_REG( N )        (0x00000124 + (N) * 0x04)
#define PMC_EPMM120_REG_EGR_100G_LINK_CFG_REG            0x00000130
#define PMC_EPMM120_REG_EGR_LF_RF_OS_EN_REG( N )         (0x00000134 + (N) * 0x4)
#define PMC_EPMM120_REG_EGR_GSUP_OVR_INT_EN              0x00000164
#define PMC_EPMM120_REG_EGR_GSUP_UDR_INT_EN              0x00000168
#define PMC_EPMM120_REG_EGR_GSUP_OVR_INT_STAT            0x00000174
#define PMC_EPMM120_REG_EGR_GSUP_UDR_INT_STAT            0x00000178
#define PMC_EPMM120_REG_EGR_GSUP_OVR_INT_VAL             0x00000184
#define PMC_EPMM120_REG_EGR_GSUP_UDR_INT_VAL             0x00000188
#define PMC_EPMM120_REG_EGR_CBR_OVR_INT_EN               0x00000194
#define PMC_EPMM120_REG_EGR_CBR_UDR_INT_EN               0x00000198
#define PMC_EPMM120_REG_EGR_CBR_OVR_INT_STAT             0x000001a4
#define PMC_EPMM120_REG_EGR_CBR_UDR_INT_STAT             0x000001a8
#define PMC_EPMM120_REG_EGR_CBR_OVR_INT_VAL              0x000001b4
#define PMC_EPMM120_REG_EGR_CBR_UDR_INT_VAL              0x000001b8

/*--------------------------------------------------.
 | Register 0x00000000 GLOBAL_SOFT_RESET_CONFIG_REG |
 +--------------------------------------------------+
 | bit  2 R/W  SW_RESET_100G                        |
 | bit  1 R/W  SW_RESET_40G                         |
 | bit  0 R/W  SW_RESET_10G                         |
 +-------------------------------------------------*/
#define PMC_EPMM120_REG_GLOBAL_SOFT_RESET_CONFIG_REG_UNUSED_MASK       0xfffffff8
#define EPMM120_REG_GLOBAL_SOFT_RESET_CONFIG_REG_BIT_SW_RESET_100G_MSK 0x00000004
#define EPMM120_REG_GLOBAL_SOFT_RESET_CONFIG_REG_BIT_SW_RESET_100G_OFF 2
#define EPMM120_REG_GLOBAL_SOFT_RESET_CONFIG_REG_BIT_SW_RESET_40G_MSK  0x00000002
#define EPMM120_REG_GLOBAL_SOFT_RESET_CONFIG_REG_BIT_SW_RESET_40G_OFF  1
#define EPMM120_REG_GLOBAL_SOFT_RESET_CONFIG_REG_BIT_SW_RESET_10G_MSK  0x00000001
#define EPMM120_REG_GLOBAL_SOFT_RESET_CONFIG_REG_BIT_SW_RESET_10G_OFF  0

/*-----------------------------------------.
 | Register 0x00000004 GLOBAL_INT_CTRL_REG |
 +-----------------------------------------+
 +----------------------------------------*/
#define PMC_EPMM120_REG_GLOBAL_INT_CTRL_REG_UNUSED_MASK 0xfffffefe

/*------------------------------------------------------.
 | Register 0x00000014 GSUP43_PATH_UPI_TYPE_VAL_CFG_REG |
 +------------------------------------------------------+
 | bit  15:8 R/W  UPI_OS_TYPE                           |
 | bit  7:0  R/W  UPI_PKT_TYPE                          |
 +-----------------------------------------------------*/
#define PMC_EPMM120_REG_GSUP43_PATH_UPI_TYPE_VAL_CFG_REG_UNUSED_MASK      0xffff0000
#define EPMM120_REG_GSUP43_PATH_UPI_TYPE_VAL_CFG_REG_BIT_UPI_OS_TYPE_MSK  0x0000ff00
#define EPMM120_REG_GSUP43_PATH_UPI_TYPE_VAL_CFG_REG_BIT_UPI_OS_TYPE_OFF  8
#define EPMM120_REG_GSUP43_PATH_UPI_TYPE_VAL_CFG_REG_BIT_UPI_PKT_TYPE_MSK 0x000000ff
#define EPMM120_REG_GSUP43_PATH_UPI_TYPE_VAL_CFG_REG_BIT_UPI_PKT_TYPE_OFF 0

/* index definitions for PMC_EPMM120_REG_ING_10G_LINK_CFG_REG */
#define PMC_EPMM120_REG_ING_10G_LINK_CFG_REG_INDEX_N_MIN             0
#define PMC_EPMM120_REG_ING_10G_LINK_CFG_REG_INDEX_N_MAX             11
#define PMC_EPMM120_REG_ING_10G_LINK_CFG_REG_INDEX_N_SIZE            12
#define PMC_EPMM120_REG_ING_10G_LINK_CFG_REG_INDEX_N_OFFSET          0x04

/*---------------------------------------------------------.
 | Register (0x00000024 + (N) * 0x04) ING_10G_LINK_CFG_REG |
 +---------------------------------------------------------+
 | bit  3:2 R/W  ING_10G_LINK_DP_SEL                       |
 | bit  1   R/W  ING_10G_LINK_ENABLE                       |
 | bit  0   R/W  ING_10G_LINK_RESET                        |
 +--------------------------------------------------------*/
#define PMC_EPMM120_REG_ING_10G_LINK_CFG_REG_UNUSED_MASK             0xfffffff0
#define EPMM120_REG_ING_10G_LINK_CFG_REG_BIT_ING_10G_LINK_DP_SEL_MSK 0x0000000c
#define EPMM120_REG_ING_10G_LINK_CFG_REG_BIT_ING_10G_LINK_DP_SEL_OFF 2
#define EPMM120_REG_ING_10G_LINK_CFG_REG_BIT_ING_10G_LINK_ENABLE_MSK 0x00000002
#define EPMM120_REG_ING_10G_LINK_CFG_REG_BIT_ING_10G_LINK_ENABLE_OFF 1
#define EPMM120_REG_ING_10G_LINK_CFG_REG_BIT_ING_10G_LINK_RESET_MSK  0x00000001
#define EPMM120_REG_ING_10G_LINK_CFG_REG_BIT_ING_10G_LINK_RESET_OFF  0

/* index definitions for PMC_EPMM120_REG_ING_40G_LINK_CFG_REG */
#define PMC_EPMM120_REG_ING_40G_LINK_CFG_REG_INDEX_N_MIN             0
#define PMC_EPMM120_REG_ING_40G_LINK_CFG_REG_INDEX_N_MAX             2
#define PMC_EPMM120_REG_ING_40G_LINK_CFG_REG_INDEX_N_SIZE            3
#define PMC_EPMM120_REG_ING_40G_LINK_CFG_REG_INDEX_N_OFFSET          0x04

/*---------------------------------------------------------.
 | Register (0x00000054 + (N) * 0x04) ING_40G_LINK_CFG_REG |
 +---------------------------------------------------------+
 | bit  1 R/W  ING_40G_LINK_ENABLE                         |
 | bit  0 R/W  ING_40G_LINK_RESET                          |
 +--------------------------------------------------------*/
#define PMC_EPMM120_REG_ING_40G_LINK_CFG_REG_UNUSED_MASK             0xfffffffc
#define EPMM120_REG_ING_40G_LINK_CFG_REG_BIT_ING_40G_LINK_ENABLE_MSK 0x00000002
#define EPMM120_REG_ING_40G_LINK_CFG_REG_BIT_ING_40G_LINK_ENABLE_OFF 1
#define EPMM120_REG_ING_40G_LINK_CFG_REG_BIT_ING_40G_LINK_RESET_MSK  0x00000001
#define EPMM120_REG_ING_40G_LINK_CFG_REG_BIT_ING_40G_LINK_RESET_OFF  0

/*-------------------------------------------.
 | Register 0x00000060 ING_100G_LINK_CFG_REG |
 +-------------------------------------------+
 | bit  1 R/W  ING_100G_LINK_ENABLE          |
 | bit  0 R/W  ING_100G_LINK_RESET           |
 +------------------------------------------*/
#define PMC_EPMM120_REG_ING_100G_LINK_CFG_REG_UNUSED_MASK              0xfffffffc
#define EPMM120_REG_ING_100G_LINK_CFG_REG_BIT_ING_100G_LINK_ENABLE_MSK 0x00000002
#define EPMM120_REG_ING_100G_LINK_CFG_REG_BIT_ING_100G_LINK_ENABLE_OFF 1
#define EPMM120_REG_ING_100G_LINK_CFG_REG_BIT_ING_100G_LINK_RESET_MSK  0x00000001
#define EPMM120_REG_ING_100G_LINK_CFG_REG_BIT_ING_100G_LINK_RESET_OFF  0

/* index definitions for PMC_EPMM120_REG_ING_10G_LF_RF_OS_EN_REG */
#define PMC_EPMM120_REG_ING_10G_LF_RF_OS_EN_REG_INDEX_N_MIN                0
#define PMC_EPMM120_REG_ING_10G_LF_RF_OS_EN_REG_INDEX_N_MAX                11
#define PMC_EPMM120_REG_ING_10G_LF_RF_OS_EN_REG_INDEX_N_SIZE               12
#define PMC_EPMM120_REG_ING_10G_LF_RF_OS_EN_REG_INDEX_N_OFFSET             0x4

/*-----------------------------------------------------------.
 | Register (0x00000064 + (N) * 0x4) ING_10G_LF_RF_OS_EN_REG |
 +-----------------------------------------------------------+
 | bit  4 R/W  ING_CBR10G_OS_FORCE_EN                        |
 | bit  3 R/W  ING_GSUP10G_FORCE_RF                          |
 | bit  2 R/W  ING_GSUP10G_FORCE_LF                          |
 | bit  1 R/W  ING_CBR10G_FORCE_RF                           |
 | bit  0 R/W  ING_CBR10G_FORCE_LF                           |
 +----------------------------------------------------------*/
#define PMC_EPMM120_REG_ING_10G_LF_RF_OS_EN_REG_UNUSED_MASK                0xffffffe0
#define EPMM120_REG_ING_10G_LF_RF_OS_EN_REG_BIT_ING_CBR10G_OS_FORCE_EN_MSK 0x00000010
#define EPMM120_REG_ING_10G_LF_RF_OS_EN_REG_BIT_ING_CBR10G_OS_FORCE_EN_OFF 4
#define EPMM120_REG_ING_10G_LF_RF_OS_EN_REG_BIT_ING_GSUP10G_FORCE_RF_MSK   0x00000008
#define EPMM120_REG_ING_10G_LF_RF_OS_EN_REG_BIT_ING_GSUP10G_FORCE_RF_OFF   3
#define EPMM120_REG_ING_10G_LF_RF_OS_EN_REG_BIT_ING_GSUP10G_FORCE_LF_MSK   0x00000004
#define EPMM120_REG_ING_10G_LF_RF_OS_EN_REG_BIT_ING_GSUP10G_FORCE_LF_OFF   2
#define EPMM120_REG_ING_10G_LF_RF_OS_EN_REG_BIT_ING_CBR10G_FORCE_RF_MSK    0x00000002
#define EPMM120_REG_ING_10G_LF_RF_OS_EN_REG_BIT_ING_CBR10G_FORCE_RF_OFF    1
#define EPMM120_REG_ING_10G_LF_RF_OS_EN_REG_BIT_ING_CBR10G_FORCE_LF_MSK    0x00000001
#define EPMM120_REG_ING_10G_LF_RF_OS_EN_REG_BIT_ING_CBR10G_FORCE_LF_OFF    0

/*-----------------------------------------.
 | Register 0x00000094 ING_GSUP_OVR_INT_EN |
 +-----------------------------------------+
 | bit  11 R/W  ING_10G_GSUP11_FIFO_OVR_E  |
 | bit  10 R/W  ING_10G_GSUP10_FIFO_OVR_E  |
 | bit  9  R/W  ING_10G_GSUP9_FIFO_OVR_E   |
 | bit  8  R/W  ING_10G_GSUP8_FIFO_OVR_E   |
 | bit  7  R/W  ING_10G_GSUP7_FIFO_OVR_E   |
 | bit  6  R/W  ING_10G_GSUP6_FIFO_OVR_E   |
 | bit  5  R/W  ING_10G_GSUP5_FIFO_OVR_E   |
 | bit  4  R/W  ING_10G_GSUP4_FIFO_OVR_E   |
 | bit  3  R/W  ING_10G_GSUP3_FIFO_OVR_E   |
 | bit  2  R/W  ING_10G_GSUP2_FIFO_OVR_E   |
 | bit  1  R/W  ING_10G_GSUP1_FIFO_OVR_E   |
 | bit  0  R/W  ING_10G_GSUP0_FIFO_OVR_E   |
 +----------------------------------------*/
#define PMC_EPMM120_REG_ING_GSUP_OVR_INT_EN_UNUSED_MASK                   0xfffff000
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP11_FIFO_OVR_E_MSK 0x00000800
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP11_FIFO_OVR_E_OFF 11
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP10_FIFO_OVR_E_MSK 0x00000400
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP10_FIFO_OVR_E_OFF 10
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP9_FIFO_OVR_E_MSK  0x00000200
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP9_FIFO_OVR_E_OFF  9
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP8_FIFO_OVR_E_MSK  0x00000100
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP8_FIFO_OVR_E_OFF  8
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP7_FIFO_OVR_E_MSK  0x00000080
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP7_FIFO_OVR_E_OFF  7
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP6_FIFO_OVR_E_MSK  0x00000040
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP6_FIFO_OVR_E_OFF  6
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP5_FIFO_OVR_E_MSK  0x00000020
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP5_FIFO_OVR_E_OFF  5
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP4_FIFO_OVR_E_MSK  0x00000010
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP4_FIFO_OVR_E_OFF  4
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP3_FIFO_OVR_E_MSK  0x00000008
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP3_FIFO_OVR_E_OFF  3
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP2_FIFO_OVR_E_MSK  0x00000004
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP2_FIFO_OVR_E_OFF  2
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP1_FIFO_OVR_E_MSK  0x00000002
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP1_FIFO_OVR_E_OFF  1
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP0_FIFO_OVR_E_MSK  0x00000001
#define EPMM120_REG_ING_GSUP_OVR_INT_EN_BIT_ING_10G_GSUP0_FIFO_OVR_E_OFF  0

/*-----------------------------------------.
 | Register 0x00000098 ING_GSUP_UDR_INT_EN |
 +-----------------------------------------+
 | bit  11:0 R/W  ING_10G_GSUP_FIFO_UDR_E  |
 +----------------------------------------*/
#define PMC_EPMM120_REG_ING_GSUP_UDR_INT_EN_UNUSED_MASK                 0xfffff000
#define EPMM120_REG_ING_GSUP_UDR_INT_EN_BIT_ING_10G_GSUP_FIFO_UDR_E_MSK 0x00000fff
#define EPMM120_REG_ING_GSUP_UDR_INT_EN_BIT_ING_10G_GSUP_FIFO_UDR_E_OFF 0

/*-------------------------------------------.
 | Register 0x000000a4 ING_GSUP_OVR_INT_STAT |
 +-------------------------------------------+
 | bit  11 R/W  ING_10G_GSUP11_FIFO_OVR_I    |
 | bit  10 R/W  ING_10G_GSUP10_FIFO_OVR_I    |
 | bit  9  R/W  ING_10G_GSUP9_FIFO_OVR_I     |
 | bit  8  R/W  ING_10G_GSUP8_FIFO_OVR_I     |
 | bit  7  R/W  ING_10G_GSUP7_FIFO_OVR_I     |
 | bit  6  R/W  ING_10G_GSUP6_FIFO_OVR_I     |
 | bit  5  R/W  ING_10G_GSUP5_FIFO_OVR_I     |
 | bit  4  R/W  ING_10G_GSUP4_FIFO_OVR_I     |
 | bit  3  R/W  ING_10G_GSUP3_FIFO_OVR_I     |
 | bit  2  R/W  ING_10G_GSUP2_FIFO_OVR_I     |
 | bit  1  R/W  ING_10G_GSUP1_FIFO_OVR_I     |
 | bit  0  R/W  ING_10G_GSUP0_FIFO_OVR_I     |
 +------------------------------------------*/
#define PMC_EPMM120_REG_ING_GSUP_OVR_INT_STAT_UNUSED_MASK                   0xfffff000
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP11_FIFO_OVR_I_MSK 0x00000800
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP11_FIFO_OVR_I_OFF 11
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP10_FIFO_OVR_I_MSK 0x00000400
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP10_FIFO_OVR_I_OFF 10
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP9_FIFO_OVR_I_MSK  0x00000200
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP9_FIFO_OVR_I_OFF  9
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP8_FIFO_OVR_I_MSK  0x00000100
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP8_FIFO_OVR_I_OFF  8
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP7_FIFO_OVR_I_MSK  0x00000080
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP7_FIFO_OVR_I_OFF  7
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP6_FIFO_OVR_I_MSK  0x00000040
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP6_FIFO_OVR_I_OFF  6
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP5_FIFO_OVR_I_MSK  0x00000020
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP5_FIFO_OVR_I_OFF  5
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP4_FIFO_OVR_I_MSK  0x00000010
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP4_FIFO_OVR_I_OFF  4
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP3_FIFO_OVR_I_MSK  0x00000008
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP3_FIFO_OVR_I_OFF  3
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP2_FIFO_OVR_I_MSK  0x00000004
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP2_FIFO_OVR_I_OFF  2
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP1_FIFO_OVR_I_MSK  0x00000002
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP1_FIFO_OVR_I_OFF  1
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP0_FIFO_OVR_I_MSK  0x00000001
#define EPMM120_REG_ING_GSUP_OVR_INT_STAT_BIT_ING_10G_GSUP0_FIFO_OVR_I_OFF  0

/*-------------------------------------------.
 | Register 0x000000a8 ING_GSUP_UDR_INT_STAT |
 +-------------------------------------------+
 | bit  11:0 R/W  ING_10G_GSUP_FIFO_UDR_I    |
 +------------------------------------------*/
#define PMC_EPMM120_REG_ING_GSUP_UDR_INT_STAT_UNUSED_MASK                 0xfffff000
#define EPMM120_REG_ING_GSUP_UDR_INT_STAT_BIT_ING_10G_GSUP_FIFO_UDR_I_MSK 0x00000fff
#define EPMM120_REG_ING_GSUP_UDR_INT_STAT_BIT_ING_10G_GSUP_FIFO_UDR_I_OFF 0

/*------------------------------------------.
 | Register 0x000000b4 ING_GSUP_OVR_INT_VAL |
 +------------------------------------------+
 | bit  11 R  ING_10G_GSUP11_FIFO_OVR_V     |
 | bit  10 R  ING_10G_GSUP10_FIFO_OVR_V     |
 | bit  9  R  ING_10G_GSUP9_FIFO_OVR_V      |
 | bit  8  R  ING_10G_GSUP8_FIFO_OVR_V      |
 | bit  7  R  ING_10G_GSUP7_FIFO_OVR_V      |
 | bit  6  R  ING_10G_GSUP6_FIFO_OVR_V      |
 | bit  5  R  ING_10G_GSUP5_FIFO_OVR_V      |
 | bit  4  R  ING_10G_GSUP4_FIFO_OVR_V      |
 | bit  3  R  ING_10G_GSUP3_FIFO_OVR_V      |
 | bit  2  R  ING_10G_GSUP2_FIFO_OVR_V      |
 | bit  1  R  ING_10G_GSUP1_FIFO_OVR_V      |
 | bit  0  R  ING_10G_GSUP0_FIFO_OVR_V      |
 +-----------------------------------------*/
#define PMC_EPMM120_REG_ING_GSUP_OVR_INT_VAL_UNUSED_MASK                   0xfffff000
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP11_FIFO_OVR_V_MSK 0x00000800
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP11_FIFO_OVR_V_OFF 11
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP10_FIFO_OVR_V_MSK 0x00000400
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP10_FIFO_OVR_V_OFF 10
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP9_FIFO_OVR_V_MSK  0x00000200
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP9_FIFO_OVR_V_OFF  9
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP8_FIFO_OVR_V_MSK  0x00000100
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP8_FIFO_OVR_V_OFF  8
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP7_FIFO_OVR_V_MSK  0x00000080
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP7_FIFO_OVR_V_OFF  7
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP6_FIFO_OVR_V_MSK  0x00000040
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP6_FIFO_OVR_V_OFF  6
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP5_FIFO_OVR_V_MSK  0x00000020
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP5_FIFO_OVR_V_OFF  5
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP4_FIFO_OVR_V_MSK  0x00000010
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP4_FIFO_OVR_V_OFF  4
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP3_FIFO_OVR_V_MSK  0x00000008
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP3_FIFO_OVR_V_OFF  3
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP2_FIFO_OVR_V_MSK  0x00000004
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP2_FIFO_OVR_V_OFF  2
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP1_FIFO_OVR_V_MSK  0x00000002
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP1_FIFO_OVR_V_OFF  1
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP0_FIFO_OVR_V_MSK  0x00000001
#define EPMM120_REG_ING_GSUP_OVR_INT_VAL_BIT_ING_10G_GSUP0_FIFO_OVR_V_OFF  0

/*------------------------------------------.
 | Register 0x000000b8 ING_GSUP_UDR_INT_VAL |
 +------------------------------------------+
 | bit  11:0 R  ING_10G_GSUP_FIFO_UDR_V     |
 +-----------------------------------------*/
#define PMC_EPMM120_REG_ING_GSUP_UDR_INT_VAL_UNUSED_MASK                 0xfffff000
#define EPMM120_REG_ING_GSUP_UDR_INT_VAL_BIT_ING_10G_GSUP_FIFO_UDR_V_MSK 0x00000fff
#define EPMM120_REG_ING_GSUP_UDR_INT_VAL_BIT_ING_10G_GSUP_FIFO_UDR_V_OFF 0

/*------------------------------------------.
 | Register 0x000000c4 ING_CBR_OVR_INT_EN   |
 +------------------------------------------+
 | bit  15    R/W  ING_100G_CBR_FIFO_OVR_E  |
 | bit  14:12 R/W  ING_40G_CBR_FIFO_OVR_E   |
 | bit  11    R/W  ING_10G_CBR11_FIFO_OVR_E |
 | bit  10    R/W  ING_10G_CBR10_FIFO_OVR_E |
 | bit  9     R/W  ING_10G_CBR9_FIFO_OVR_E  |
 | bit  8     R/W  ING_10G_CBR8_FIFO_OVR_E  |
 | bit  7     R/W  ING_10G_CBR7_FIFO_OVR_E  |
 | bit  6     R/W  ING_10G_CBR6_FIFO_OVR_E  |
 | bit  5     R/W  ING_10G_CBR5_FIFO_OVR_E  |
 | bit  4     R/W  ING_10G_CBR4_FIFO_OVR_E  |
 | bit  3     R/W  ING_10G_CBR3_FIFO_OVR_E  |
 | bit  2     R/W  ING_10G_CBR2_FIFO_OVR_E  |
 | bit  1     R/W  ING_10G_CBR1_FIFO_OVR_E  |
 | bit  0     R/W  ING_10G_CBR0_FIFO_OVR_E  |
 +-----------------------------------------*/
#define PMC_EPMM120_REG_ING_CBR_OVR_INT_EN_UNUSED_MASK                  0xffff0000
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_100G_CBR_FIFO_OVR_E_MSK  0x00008000
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_100G_CBR_FIFO_OVR_E_OFF  15
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_40G_CBR_FIFO_OVR_E_MSK   0x00007000
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_40G_CBR_FIFO_OVR_E_OFF   12
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR11_FIFO_OVR_E_MSK 0x00000800
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR11_FIFO_OVR_E_OFF 11
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR10_FIFO_OVR_E_MSK 0x00000400
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR10_FIFO_OVR_E_OFF 10
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR9_FIFO_OVR_E_MSK  0x00000200
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR9_FIFO_OVR_E_OFF  9
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR8_FIFO_OVR_E_MSK  0x00000100
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR8_FIFO_OVR_E_OFF  8
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR7_FIFO_OVR_E_MSK  0x00000080
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR7_FIFO_OVR_E_OFF  7
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR6_FIFO_OVR_E_MSK  0x00000040
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR6_FIFO_OVR_E_OFF  6
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR5_FIFO_OVR_E_MSK  0x00000020
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR5_FIFO_OVR_E_OFF  5
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR4_FIFO_OVR_E_MSK  0x00000010
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR4_FIFO_OVR_E_OFF  4
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR3_FIFO_OVR_E_MSK  0x00000008
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR3_FIFO_OVR_E_OFF  3
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR2_FIFO_OVR_E_MSK  0x00000004
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR2_FIFO_OVR_E_OFF  2
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR1_FIFO_OVR_E_MSK  0x00000002
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR1_FIFO_OVR_E_OFF  1
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR0_FIFO_OVR_E_MSK  0x00000001
#define EPMM120_REG_ING_CBR_OVR_INT_EN_BIT_ING_10G_CBR0_FIFO_OVR_E_OFF  0

/*-----------------------------------------.
 | Register 0x000000c8 ING_CBR_UDR_INT_EN  |
 +-----------------------------------------+
 | bit  15    R/W  ING_100G_CBR_FIFO_UDR_E |
 | bit  14:12 R/W  ING_40G_CBR_FIFO_UDR_E  |
 | bit  11:0  R/W  ING_10G_CBR_FIFO_UDR_E  |
 +----------------------------------------*/
#define PMC_EPMM120_REG_ING_CBR_UDR_INT_EN_UNUSED_MASK                 0xffff0000
#define EPMM120_REG_ING_CBR_UDR_INT_EN_BIT_ING_100G_CBR_FIFO_UDR_E_MSK 0x00008000
#define EPMM120_REG_ING_CBR_UDR_INT_EN_BIT_ING_100G_CBR_FIFO_UDR_E_OFF 15
#define EPMM120_REG_ING_CBR_UDR_INT_EN_BIT_ING_40G_CBR_FIFO_UDR_E_MSK  0x00007000
#define EPMM120_REG_ING_CBR_UDR_INT_EN_BIT_ING_40G_CBR_FIFO_UDR_E_OFF  12
#define EPMM120_REG_ING_CBR_UDR_INT_EN_BIT_ING_10G_CBR_FIFO_UDR_E_MSK  0x00000fff
#define EPMM120_REG_ING_CBR_UDR_INT_EN_BIT_ING_10G_CBR_FIFO_UDR_E_OFF  0

/*------------------------------------------.
 | Register 0x000000d4 ING_CBR_OVR_INT_STAT |
 +------------------------------------------+
 | bit  15    R/W  ING_100G_CBR_FIFO_OVR_I  |
 | bit  14:12 R/W  ING_40G_CBR_FIFO_OVR_I   |
 | bit  11    R/W  ING_10G_CBR11_FIFO_OVR_I |
 | bit  10    R/W  ING_10G_CBR10_FIFO_OVR_I |
 | bit  9     R/W  ING_10G_CBR9_FIFO_OVR_I  |
 | bit  8     R/W  ING_10G_CBR8_FIFO_OVR_I  |
 | bit  7     R/W  ING_10G_CBR7_FIFO_OVR_I  |
 | bit  6     R/W  ING_10G_CBR6_FIFO_OVR_I  |
 | bit  5     R/W  ING_10G_CBR5_FIFO_OVR_I  |
 | bit  4     R/W  ING_10G_CBR4_FIFO_OVR_I  |
 | bit  3     R/W  ING_10G_CBR3_FIFO_OVR_I  |
 | bit  2     R/W  ING_10G_CBR2_FIFO_OVR_I  |
 | bit  1     R/W  ING_10G_CBR1_FIFO_OVR_I  |
 | bit  0     R/W  ING_10G_CBR0_FIFO_OVR_I  |
 +-----------------------------------------*/
#define PMC_EPMM120_REG_ING_CBR_OVR_INT_STAT_UNUSED_MASK                  0xffff0000
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_100G_CBR_FIFO_OVR_I_MSK  0x00008000
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_100G_CBR_FIFO_OVR_I_OFF  15
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_40G_CBR_FIFO_OVR_I_MSK   0x00007000
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_40G_CBR_FIFO_OVR_I_OFF   12
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR11_FIFO_OVR_I_MSK 0x00000800
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR11_FIFO_OVR_I_OFF 11
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR10_FIFO_OVR_I_MSK 0x00000400
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR10_FIFO_OVR_I_OFF 10
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR9_FIFO_OVR_I_MSK  0x00000200
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR9_FIFO_OVR_I_OFF  9
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR8_FIFO_OVR_I_MSK  0x00000100
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR8_FIFO_OVR_I_OFF  8
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR7_FIFO_OVR_I_MSK  0x00000080
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR7_FIFO_OVR_I_OFF  7
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR6_FIFO_OVR_I_MSK  0x00000040
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR6_FIFO_OVR_I_OFF  6
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR5_FIFO_OVR_I_MSK  0x00000020
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR5_FIFO_OVR_I_OFF  5
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR4_FIFO_OVR_I_MSK  0x00000010
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR4_FIFO_OVR_I_OFF  4
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR3_FIFO_OVR_I_MSK  0x00000008
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR3_FIFO_OVR_I_OFF  3
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR2_FIFO_OVR_I_MSK  0x00000004
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR2_FIFO_OVR_I_OFF  2
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR1_FIFO_OVR_I_MSK  0x00000002
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR1_FIFO_OVR_I_OFF  1
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR0_FIFO_OVR_I_MSK  0x00000001
#define EPMM120_REG_ING_CBR_OVR_INT_STAT_BIT_ING_10G_CBR0_FIFO_OVR_I_OFF  0

/*------------------------------------------.
 | Register 0x000000d8 ING_CBR_UDR_INT_STAT |
 +------------------------------------------+
 | bit  15    R/W  ING_100G_CBR_FIFO_UDR_I  |
 | bit  14:12 R/W  ING_40G_CBR_FIFO_UDR_I   |
 | bit  11:0  R/W  ING_10G_CBR_FIFO_UDR_I   |
 +-----------------------------------------*/
#define PMC_EPMM120_REG_ING_CBR_UDR_INT_STAT_UNUSED_MASK                 0xffff0000
#define EPMM120_REG_ING_CBR_UDR_INT_STAT_BIT_ING_100G_CBR_FIFO_UDR_I_MSK 0x00008000
#define EPMM120_REG_ING_CBR_UDR_INT_STAT_BIT_ING_100G_CBR_FIFO_UDR_I_OFF 15
#define EPMM120_REG_ING_CBR_UDR_INT_STAT_BIT_ING_40G_CBR_FIFO_UDR_I_MSK  0x00007000
#define EPMM120_REG_ING_CBR_UDR_INT_STAT_BIT_ING_40G_CBR_FIFO_UDR_I_OFF  12
#define EPMM120_REG_ING_CBR_UDR_INT_STAT_BIT_ING_10G_CBR_FIFO_UDR_I_MSK  0x00000fff
#define EPMM120_REG_ING_CBR_UDR_INT_STAT_BIT_ING_10G_CBR_FIFO_UDR_I_OFF  0

/*-----------------------------------------.
 | Register 0x000000e4 ING_CBR_OVR_INT_VAL |
 +-----------------------------------------+
 | bit  15    R  ING_100G_CBR_FIFO_OVR_V   |
 | bit  14:12 R  ING_40G_CBR_FIFO_OVR_V    |
 | bit  11    R  ING_10G_CBR11_FIFO_OVR_V  |
 | bit  10    R  ING_10G_CBR10_FIFO_OVR_V  |
 | bit  9     R  ING_10G_CBR9_FIFO_OVR_V   |
 | bit  8     R  ING_10G_CBR8_FIFO_OVR_V   |
 | bit  7     R  ING_10G_CBR7_FIFO_OVR_V   |
 | bit  6     R  ING_10G_CBR6_FIFO_OVR_V   |
 | bit  5     R  ING_10G_CBR5_FIFO_OVR_V   |
 | bit  4     R  ING_10G_CBR4_FIFO_OVR_V   |
 | bit  3     R  ING_10G_CBR3_FIFO_OVR_V   |
 | bit  2     R  ING_10G_CBR2_FIFO_OVR_V   |
 | bit  1     R  ING_10G_CBR1_FIFO_OVR_V   |
 | bit  0     R  ING_10G_CBR0_FIFO_OVR_V   |
 +----------------------------------------*/
#define PMC_EPMM120_REG_ING_CBR_OVR_INT_VAL_UNUSED_MASK                  0xffff0000
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_100G_CBR_FIFO_OVR_V_MSK  0x00008000
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_100G_CBR_FIFO_OVR_V_OFF  15
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_40G_CBR_FIFO_OVR_V_MSK   0x00007000
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_40G_CBR_FIFO_OVR_V_OFF   12
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR11_FIFO_OVR_V_MSK 0x00000800
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR11_FIFO_OVR_V_OFF 11
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR10_FIFO_OVR_V_MSK 0x00000400
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR10_FIFO_OVR_V_OFF 10
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR9_FIFO_OVR_V_MSK  0x00000200
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR9_FIFO_OVR_V_OFF  9
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR8_FIFO_OVR_V_MSK  0x00000100
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR8_FIFO_OVR_V_OFF  8
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR7_FIFO_OVR_V_MSK  0x00000080
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR7_FIFO_OVR_V_OFF  7
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR6_FIFO_OVR_V_MSK  0x00000040
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR6_FIFO_OVR_V_OFF  6
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR5_FIFO_OVR_V_MSK  0x00000020
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR5_FIFO_OVR_V_OFF  5
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR4_FIFO_OVR_V_MSK  0x00000010
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR4_FIFO_OVR_V_OFF  4
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR3_FIFO_OVR_V_MSK  0x00000008
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR3_FIFO_OVR_V_OFF  3
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR2_FIFO_OVR_V_MSK  0x00000004
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR2_FIFO_OVR_V_OFF  2
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR1_FIFO_OVR_V_MSK  0x00000002
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR1_FIFO_OVR_V_OFF  1
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR0_FIFO_OVR_V_MSK  0x00000001
#define EPMM120_REG_ING_CBR_OVR_INT_VAL_BIT_ING_10G_CBR0_FIFO_OVR_V_OFF  0

/*-----------------------------------------.
 | Register 0x000000e8 ING_CBR_UDR_INT_VAL |
 +-----------------------------------------+
 | bit  15    R  ING_100G_CBR_FIFO_UDR_V   |
 | bit  14:12 R  ING_40G_CBR_FIFO_UDR_V    |
 | bit  11:0  R  ING_10G_CBR_FIFO_UDR_V    |
 +----------------------------------------*/
#define PMC_EPMM120_REG_ING_CBR_UDR_INT_VAL_UNUSED_MASK                 0xffff0000
#define EPMM120_REG_ING_CBR_UDR_INT_VAL_BIT_ING_100G_CBR_FIFO_UDR_V_MSK 0x00008000
#define EPMM120_REG_ING_CBR_UDR_INT_VAL_BIT_ING_100G_CBR_FIFO_UDR_V_OFF 15
#define EPMM120_REG_ING_CBR_UDR_INT_VAL_BIT_ING_40G_CBR_FIFO_UDR_V_MSK  0x00007000
#define EPMM120_REG_ING_CBR_UDR_INT_VAL_BIT_ING_40G_CBR_FIFO_UDR_V_OFF  12
#define EPMM120_REG_ING_CBR_UDR_INT_VAL_BIT_ING_10G_CBR_FIFO_UDR_V_MSK  0x00000fff
#define EPMM120_REG_ING_CBR_UDR_INT_VAL_BIT_ING_10G_CBR_FIFO_UDR_V_OFF  0

/* index definitions for PMC_EPMM120_REG_EGR_10G_LINK_CFG_REG */
#define PMC_EPMM120_REG_EGR_10G_LINK_CFG_REG_INDEX_N_MIN             0
#define PMC_EPMM120_REG_EGR_10G_LINK_CFG_REG_INDEX_N_MAX             11
#define PMC_EPMM120_REG_EGR_10G_LINK_CFG_REG_INDEX_N_SIZE            12
#define PMC_EPMM120_REG_EGR_10G_LINK_CFG_REG_INDEX_N_OFFSET          0x04

/*---------------------------------------------------------.
 | Register (0x000000f4 + (N) * 0x04) EGR_10G_LINK_CFG_REG |
 +---------------------------------------------------------+
 | bit  3:2 R/W  EGR_10G_LINK_DP_SEL                       |
 | bit  1   R/W  EGR_10G_LINK_ENABLE                       |
 | bit  0   R/W  EGR_10G_LINK_RESET                        |
 +--------------------------------------------------------*/
#define PMC_EPMM120_REG_EGR_10G_LINK_CFG_REG_UNUSED_MASK             0xfffffff0
#define EPMM120_REG_EGR_10G_LINK_CFG_REG_BIT_EGR_10G_LINK_DP_SEL_MSK 0x0000000c
#define EPMM120_REG_EGR_10G_LINK_CFG_REG_BIT_EGR_10G_LINK_DP_SEL_OFF 2
#define EPMM120_REG_EGR_10G_LINK_CFG_REG_BIT_EGR_10G_LINK_ENABLE_MSK 0x00000002
#define EPMM120_REG_EGR_10G_LINK_CFG_REG_BIT_EGR_10G_LINK_ENABLE_OFF 1
#define EPMM120_REG_EGR_10G_LINK_CFG_REG_BIT_EGR_10G_LINK_RESET_MSK  0x00000001
#define EPMM120_REG_EGR_10G_LINK_CFG_REG_BIT_EGR_10G_LINK_RESET_OFF  0

/* index definitions for PMC_EPMM120_REG_EGR_40G_LINK_CFG_REG */
#define PMC_EPMM120_REG_EGR_40G_LINK_CFG_REG_INDEX_N_MIN             0
#define PMC_EPMM120_REG_EGR_40G_LINK_CFG_REG_INDEX_N_MAX             2
#define PMC_EPMM120_REG_EGR_40G_LINK_CFG_REG_INDEX_N_SIZE            3
#define PMC_EPMM120_REG_EGR_40G_LINK_CFG_REG_INDEX_N_OFFSET          0x04

/*---------------------------------------------------------.
 | Register (0x00000124 + (N) * 0x04) EGR_40G_LINK_CFG_REG |
 +---------------------------------------------------------+
 | bit  1 R/W  EGR_40G_LINK_ENABLE                         |
 | bit  0 R/W  EGR_40G_LINK_RESET                          |
 +--------------------------------------------------------*/
#define PMC_EPMM120_REG_EGR_40G_LINK_CFG_REG_UNUSED_MASK             0xfffffffc
#define EPMM120_REG_EGR_40G_LINK_CFG_REG_BIT_EGR_40G_LINK_ENABLE_MSK 0x00000002
#define EPMM120_REG_EGR_40G_LINK_CFG_REG_BIT_EGR_40G_LINK_ENABLE_OFF 1
#define EPMM120_REG_EGR_40G_LINK_CFG_REG_BIT_EGR_40G_LINK_RESET_MSK  0x00000001
#define EPMM120_REG_EGR_40G_LINK_CFG_REG_BIT_EGR_40G_LINK_RESET_OFF  0

/*-------------------------------------------.
 | Register 0x00000130 EGR_100G_LINK_CFG_REG |
 +-------------------------------------------+
 | bit  1 R/W  EGR_100G_LINK_ENABLE          |
 | bit  0 R/W  EGR_100G_LINK_RESET           |
 +------------------------------------------*/
#define PMC_EPMM120_REG_EGR_100G_LINK_CFG_REG_UNUSED_MASK              0xfffffffc
#define EPMM120_REG_EGR_100G_LINK_CFG_REG_BIT_EGR_100G_LINK_ENABLE_MSK 0x00000002
#define EPMM120_REG_EGR_100G_LINK_CFG_REG_BIT_EGR_100G_LINK_ENABLE_OFF 1
#define EPMM120_REG_EGR_100G_LINK_CFG_REG_BIT_EGR_100G_LINK_RESET_MSK  0x00000001
#define EPMM120_REG_EGR_100G_LINK_CFG_REG_BIT_EGR_100G_LINK_RESET_OFF  0

/* index definitions for PMC_EPMM120_REG_EGR_LF_RF_OS_EN_REG */
#define PMC_EPMM120_REG_EGR_LF_RF_OS_EN_REG_INDEX_N_MIN                0
#define PMC_EPMM120_REG_EGR_LF_RF_OS_EN_REG_INDEX_N_MAX                11
#define PMC_EPMM120_REG_EGR_LF_RF_OS_EN_REG_INDEX_N_SIZE               12
#define PMC_EPMM120_REG_EGR_LF_RF_OS_EN_REG_INDEX_N_OFFSET             0x4

/*-------------------------------------------------------.
 | Register (0x00000134 + (N) * 0x4) EGR_LF_RF_OS_EN_REG |
 +-------------------------------------------------------+
 | bit  5   R/W  EGR_CBR10G_OS_FORCE_EN                  |
 | bit  4:3 R/W  EGR_GSUP_TX_SW_FORCE                    |
 | bit  2   R/W  EGR_GSUP_CNSQ_ACT_EN                    |
 | bit  1   R/W  EGR_CBR10G_FORCE_RF                     |
 | bit  0   R/W  EGR_CBR10G_FORCE_LF                     |
 +------------------------------------------------------*/
#define PMC_EPMM120_REG_EGR_LF_RF_OS_EN_REG_UNUSED_MASK                0xffffffc0
#define EPMM120_REG_EGR_LF_RF_OS_EN_REG_BIT_EGR_CBR10G_OS_FORCE_EN_MSK 0x00000020
#define EPMM120_REG_EGR_LF_RF_OS_EN_REG_BIT_EGR_CBR10G_OS_FORCE_EN_OFF 5
#define EPMM120_REG_EGR_LF_RF_OS_EN_REG_BIT_EGR_GSUP_TX_SW_FORCE_MSK   0x00000018
#define EPMM120_REG_EGR_LF_RF_OS_EN_REG_BIT_EGR_GSUP_TX_SW_FORCE_OFF   3
#define EPMM120_REG_EGR_LF_RF_OS_EN_REG_BIT_EGR_GSUP_CNSQ_ACT_EN_MSK   0x00000004
#define EPMM120_REG_EGR_LF_RF_OS_EN_REG_BIT_EGR_GSUP_CNSQ_ACT_EN_OFF   2
#define EPMM120_REG_EGR_LF_RF_OS_EN_REG_BIT_EGR_CBR10G_FORCE_RF_MSK    0x00000002
#define EPMM120_REG_EGR_LF_RF_OS_EN_REG_BIT_EGR_CBR10G_FORCE_RF_OFF    1
#define EPMM120_REG_EGR_LF_RF_OS_EN_REG_BIT_EGR_CBR10G_FORCE_LF_MSK    0x00000001
#define EPMM120_REG_EGR_LF_RF_OS_EN_REG_BIT_EGR_CBR10G_FORCE_LF_OFF    0

/*-----------------------------------------.
 | Register 0x00000164 EGR_GSUP_OVR_INT_EN |
 +-----------------------------------------+
 | bit  11:0 R/W  EGR_10G_GSUP_FIFO_OVR_E  |
 +----------------------------------------*/
#define PMC_EPMM120_REG_EGR_GSUP_OVR_INT_EN_UNUSED_MASK                 0xfffff000
#define EPMM120_REG_EGR_GSUP_OVR_INT_EN_BIT_EGR_10G_GSUP_FIFO_OVR_E_MSK 0x00000fff
#define EPMM120_REG_EGR_GSUP_OVR_INT_EN_BIT_EGR_10G_GSUP_FIFO_OVR_E_OFF 0

/*-----------------------------------------.
 | Register 0x00000168 EGR_GSUP_UDR_INT_EN |
 +-----------------------------------------+
 | bit  11 R/W  EGR_10G_GSUP11_FIFO_UDR_E  |
 | bit  10 R/W  EGR_10G_GSUP10_FIFO_UDR_E  |
 | bit  9  R/W  EGR_10G_GSUP9_FIFO_UDR_E   |
 | bit  8  R/W  EGR_10G_GSUP8_FIFO_UDR_E   |
 | bit  7  R/W  EGR_10G_GSUP7_FIFO_UDR_E   |
 | bit  6  R/W  EGR_10G_GSUP6_FIFO_UDR_E   |
 | bit  5  R/W  EGR_10G_GSUP5_FIFO_UDR_E   |
 | bit  4  R/W  EGR_10G_GSUP4_FIFO_UDR_E   |
 | bit  3  R/W  EGR_10G_GSUP3_FIFO_UDR_E   |
 | bit  2  R/W  EGR_10G_GSUP2_FIFO_UDR_E   |
 | bit  1  R/W  EGR_10G_GSUP1_FIFO_UDR_E   |
 | bit  0  R/W  EGR_10G_GSUP0_FIFO_UDR_E   |
 +----------------------------------------*/
#define PMC_EPMM120_REG_EGR_GSUP_UDR_INT_EN_UNUSED_MASK                   0xfffff000
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP11_FIFO_UDR_E_MSK 0x00000800
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP11_FIFO_UDR_E_OFF 11
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP10_FIFO_UDR_E_MSK 0x00000400
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP10_FIFO_UDR_E_OFF 10
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP9_FIFO_UDR_E_MSK  0x00000200
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP9_FIFO_UDR_E_OFF  9
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP8_FIFO_UDR_E_MSK  0x00000100
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP8_FIFO_UDR_E_OFF  8
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP7_FIFO_UDR_E_MSK  0x00000080
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP7_FIFO_UDR_E_OFF  7
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP6_FIFO_UDR_E_MSK  0x00000040
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP6_FIFO_UDR_E_OFF  6
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP5_FIFO_UDR_E_MSK  0x00000020
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP5_FIFO_UDR_E_OFF  5
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP4_FIFO_UDR_E_MSK  0x00000010
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP4_FIFO_UDR_E_OFF  4
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP3_FIFO_UDR_E_MSK  0x00000008
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP3_FIFO_UDR_E_OFF  3
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP2_FIFO_UDR_E_MSK  0x00000004
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP2_FIFO_UDR_E_OFF  2
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP1_FIFO_UDR_E_MSK  0x00000002
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP1_FIFO_UDR_E_OFF  1
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP0_FIFO_UDR_E_MSK  0x00000001
#define EPMM120_REG_EGR_GSUP_UDR_INT_EN_BIT_EGR_10G_GSUP0_FIFO_UDR_E_OFF  0

/*-------------------------------------------.
 | Register 0x00000174 EGR_GSUP_OVR_INT_STAT |
 +-------------------------------------------+
 | bit  11:0 R/W  EGR_10G_GSUP_FIFO_OVR_I    |
 +------------------------------------------*/
#define PMC_EPMM120_REG_EGR_GSUP_OVR_INT_STAT_UNUSED_MASK                 0xfffff000
#define EPMM120_REG_EGR_GSUP_OVR_INT_STAT_BIT_EGR_10G_GSUP_FIFO_OVR_I_MSK 0x00000fff
#define EPMM120_REG_EGR_GSUP_OVR_INT_STAT_BIT_EGR_10G_GSUP_FIFO_OVR_I_OFF 0

/*-------------------------------------------.
 | Register 0x00000178 EGR_GSUP_UDR_INT_STAT |
 +-------------------------------------------+
 | bit  11 R/W  EGR_10G_GSUP11_FIFO_UDR_I    |
 | bit  10 R/W  EGR_10G_GSUP10_FIFO_UDR_I    |
 | bit  9  R/W  EGR_10G_GSUP9_FIFO_UDR_I     |
 | bit  8  R/W  EGR_10G_GSUP8_FIFO_UDR_I     |
 | bit  7  R/W  EGR_10G_GSUP7_FIFO_UDR_I     |
 | bit  6  R/W  EGR_10G_GSUP6_FIFO_UDR_I     |
 | bit  5  R/W  EGR_10G_GSUP5_FIFO_UDR_I     |
 | bit  4  R/W  EGR_10G_GSUP4_FIFO_UDR_I     |
 | bit  3  R/W  EGR_10G_GSUP3_FIFO_UDR_I     |
 | bit  2  R/W  EGR_10G_GSUP2_FIFO_UDR_I     |
 | bit  1  R/W  EGR_10G_GSUP1_FIFO_UDR_I     |
 | bit  0  R/W  EGR_10G_GSUP0_FIFO_UDR_I     |
 +------------------------------------------*/
#define PMC_EPMM120_REG_EGR_GSUP_UDR_INT_STAT_UNUSED_MASK                   0xfffff000
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP11_FIFO_UDR_I_MSK 0x00000800
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP11_FIFO_UDR_I_OFF 11
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP10_FIFO_UDR_I_MSK 0x00000400
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP10_FIFO_UDR_I_OFF 10
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP9_FIFO_UDR_I_MSK  0x00000200
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP9_FIFO_UDR_I_OFF  9
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP8_FIFO_UDR_I_MSK  0x00000100
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP8_FIFO_UDR_I_OFF  8
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP7_FIFO_UDR_I_MSK  0x00000080
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP7_FIFO_UDR_I_OFF  7
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP6_FIFO_UDR_I_MSK  0x00000040
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP6_FIFO_UDR_I_OFF  6
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP5_FIFO_UDR_I_MSK  0x00000020
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP5_FIFO_UDR_I_OFF  5
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP4_FIFO_UDR_I_MSK  0x00000010
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP4_FIFO_UDR_I_OFF  4
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP3_FIFO_UDR_I_MSK  0x00000008
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP3_FIFO_UDR_I_OFF  3
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP2_FIFO_UDR_I_MSK  0x00000004
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP2_FIFO_UDR_I_OFF  2
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP1_FIFO_UDR_I_MSK  0x00000002
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP1_FIFO_UDR_I_OFF  1
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP0_FIFO_UDR_I_MSK  0x00000001
#define EPMM120_REG_EGR_GSUP_UDR_INT_STAT_BIT_EGR_10G_GSUP0_FIFO_UDR_I_OFF  0

/*------------------------------------------.
 | Register 0x00000184 EGR_GSUP_OVR_INT_VAL |
 +------------------------------------------+
 | bit  11:0 R  EGR_10G_GSUP_FIFO_OVR_V     |
 +-----------------------------------------*/
#define PMC_EPMM120_REG_EGR_GSUP_OVR_INT_VAL_UNUSED_MASK                 0xfffff000
#define EPMM120_REG_EGR_GSUP_OVR_INT_VAL_BIT_EGR_10G_GSUP_FIFO_OVR_V_MSK 0x00000fff
#define EPMM120_REG_EGR_GSUP_OVR_INT_VAL_BIT_EGR_10G_GSUP_FIFO_OVR_V_OFF 0

/*------------------------------------------.
 | Register 0x00000188 EGR_GSUP_UDR_INT_VAL |
 +------------------------------------------+
 | bit  11 R  EGR_10G_GSUP11_FIFO_UDR_V     |
 | bit  10 R  EGR_10G_GSUP10_FIFO_UDR_V     |
 | bit  9  R  EGR_10G_GSUP9_FIFO_UDR_V      |
 | bit  8  R  EGR_10G_GSUP8_FIFO_UDR_V      |
 | bit  7  R  EGR_10G_GSUP7_FIFO_UDR_V      |
 | bit  6  R  EGR_10G_GSUP6_FIFO_UDR_V      |
 | bit  5  R  EGR_10G_GSUP5_FIFO_UDR_V      |
 | bit  4  R  EGR_10G_GSUP4_FIFO_UDR_V      |
 | bit  3  R  EGR_10G_GSUP3_FIFO_UDR_V      |
 | bit  2  R  EGR_10G_GSUP2_FIFO_UDR_V      |
 | bit  1  R  EGR_10G_GSUP1_FIFO_UDR_V      |
 | bit  0  R  EGR_10G_GSUP0_FIFO_UDR_V      |
 +-----------------------------------------*/
#define PMC_EPMM120_REG_EGR_GSUP_UDR_INT_VAL_UNUSED_MASK                   0xfffff000
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP11_FIFO_UDR_V_MSK 0x00000800
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP11_FIFO_UDR_V_OFF 11
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP10_FIFO_UDR_V_MSK 0x00000400
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP10_FIFO_UDR_V_OFF 10
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP9_FIFO_UDR_V_MSK  0x00000200
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP9_FIFO_UDR_V_OFF  9
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP8_FIFO_UDR_V_MSK  0x00000100
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP8_FIFO_UDR_V_OFF  8
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP7_FIFO_UDR_V_MSK  0x00000080
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP7_FIFO_UDR_V_OFF  7
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP6_FIFO_UDR_V_MSK  0x00000040
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP6_FIFO_UDR_V_OFF  6
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP5_FIFO_UDR_V_MSK  0x00000020
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP5_FIFO_UDR_V_OFF  5
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP4_FIFO_UDR_V_MSK  0x00000010
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP4_FIFO_UDR_V_OFF  4
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP3_FIFO_UDR_V_MSK  0x00000008
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP3_FIFO_UDR_V_OFF  3
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP2_FIFO_UDR_V_MSK  0x00000004
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP2_FIFO_UDR_V_OFF  2
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP1_FIFO_UDR_V_MSK  0x00000002
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP1_FIFO_UDR_V_OFF  1
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP0_FIFO_UDR_V_MSK  0x00000001
#define EPMM120_REG_EGR_GSUP_UDR_INT_VAL_BIT_EGR_10G_GSUP0_FIFO_UDR_V_OFF  0

/*-----------------------------------------.
 | Register 0x00000194 EGR_CBR_OVR_INT_EN  |
 +-----------------------------------------+
 | bit  15    R/W  EGR_100G_CBR_FIFO_OVR_E |
 | bit  14:12 R/W  EGR_40G_CBR_FIFO_OVR_E  |
 | bit  11:0  R/W  EGR_10G_CBR_FIFO_OVR_E  |
 +----------------------------------------*/
#define PMC_EPMM120_REG_EGR_CBR_OVR_INT_EN_UNUSED_MASK                 0xffff0000
#define EPMM120_REG_EGR_CBR_OVR_INT_EN_BIT_EGR_100G_CBR_FIFO_OVR_E_MSK 0x00008000
#define EPMM120_REG_EGR_CBR_OVR_INT_EN_BIT_EGR_100G_CBR_FIFO_OVR_E_OFF 15
#define EPMM120_REG_EGR_CBR_OVR_INT_EN_BIT_EGR_40G_CBR_FIFO_OVR_E_MSK  0x00007000
#define EPMM120_REG_EGR_CBR_OVR_INT_EN_BIT_EGR_40G_CBR_FIFO_OVR_E_OFF  12
#define EPMM120_REG_EGR_CBR_OVR_INT_EN_BIT_EGR_10G_CBR_FIFO_OVR_E_MSK  0x00000fff
#define EPMM120_REG_EGR_CBR_OVR_INT_EN_BIT_EGR_10G_CBR_FIFO_OVR_E_OFF  0

/*------------------------------------------.
 | Register 0x00000198 EGR_CBR_UDR_INT_EN   |
 +------------------------------------------+
 | bit  15    R/W  EGR_100G_CBR_FIFO_UDR_E  |
 | bit  14:12 R/W  EGR_40G_CBR_FIFO_UDR_E   |
 | bit  11    R/W  EGR_10G_CBR11_FIFO_UDR_E |
 | bit  10    R/W  EGR_10G_CBR10_FIFO_UDR_E |
 | bit  9     R/W  EGR_10G_CBR9_FIFO_UDR_E  |
 | bit  8     R/W  EGR_10G_CBR8_FIFO_UDR_E  |
 | bit  7     R/W  EGR_10G_CBR7_FIFO_UDR_E  |
 | bit  6     R/W  EGR_10G_CBR6_FIFO_UDR_E  |
 | bit  5     R/W  EGR_10G_CBR5_FIFO_UDR_E  |
 | bit  4     R/W  EGR_10G_CBR4_FIFO_UDR_E  |
 | bit  3     R/W  EGR_10G_CBR3_FIFO_UDR_E  |
 | bit  2     R/W  EGR_10G_CBR2_FIFO_UDR_E  |
 | bit  1     R/W  EGR_10G_CBR1_FIFO_UDR_E  |
 | bit  0     R/W  EGR_10G_CBR0_FIFO_UDR_E  |
 +-----------------------------------------*/
#define PMC_EPMM120_REG_EGR_CBR_UDR_INT_EN_UNUSED_MASK                  0xffff0000
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_100G_CBR_FIFO_UDR_E_MSK  0x00008000
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_100G_CBR_FIFO_UDR_E_OFF  15
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_40G_CBR_FIFO_UDR_E_MSK   0x00007000
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_40G_CBR_FIFO_UDR_E_OFF   12
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR11_FIFO_UDR_E_MSK 0x00000800
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR11_FIFO_UDR_E_OFF 11
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR10_FIFO_UDR_E_MSK 0x00000400
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR10_FIFO_UDR_E_OFF 10
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR9_FIFO_UDR_E_MSK  0x00000200
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR9_FIFO_UDR_E_OFF  9
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR8_FIFO_UDR_E_MSK  0x00000100
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR8_FIFO_UDR_E_OFF  8
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR7_FIFO_UDR_E_MSK  0x00000080
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR7_FIFO_UDR_E_OFF  7
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR6_FIFO_UDR_E_MSK  0x00000040
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR6_FIFO_UDR_E_OFF  6
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR5_FIFO_UDR_E_MSK  0x00000020
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR5_FIFO_UDR_E_OFF  5
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR4_FIFO_UDR_E_MSK  0x00000010
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR4_FIFO_UDR_E_OFF  4
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR3_FIFO_UDR_E_MSK  0x00000008
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR3_FIFO_UDR_E_OFF  3
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR2_FIFO_UDR_E_MSK  0x00000004
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR2_FIFO_UDR_E_OFF  2
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR1_FIFO_UDR_E_MSK  0x00000002
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR1_FIFO_UDR_E_OFF  1
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR0_FIFO_UDR_E_MSK  0x00000001
#define EPMM120_REG_EGR_CBR_UDR_INT_EN_BIT_EGR_10G_CBR0_FIFO_UDR_E_OFF  0

/*------------------------------------------.
 | Register 0x000001a4 EGR_CBR_OVR_INT_STAT |
 +------------------------------------------+
 | bit  15    R/W  EGR_100G_CBR_FIFO_OVR_I  |
 | bit  14:12 R/W  EGR_40G_CBR_FIFO_OVR_I   |
 | bit  11:0  R/W  EGR_10G_CBR_FIFO_OVR_I   |
 +-----------------------------------------*/
#define PMC_EPMM120_REG_EGR_CBR_OVR_INT_STAT_UNUSED_MASK                 0xffff0000
#define EPMM120_REG_EGR_CBR_OVR_INT_STAT_BIT_EGR_100G_CBR_FIFO_OVR_I_MSK 0x00008000
#define EPMM120_REG_EGR_CBR_OVR_INT_STAT_BIT_EGR_100G_CBR_FIFO_OVR_I_OFF 15
#define EPMM120_REG_EGR_CBR_OVR_INT_STAT_BIT_EGR_40G_CBR_FIFO_OVR_I_MSK  0x00007000
#define EPMM120_REG_EGR_CBR_OVR_INT_STAT_BIT_EGR_40G_CBR_FIFO_OVR_I_OFF  12
#define EPMM120_REG_EGR_CBR_OVR_INT_STAT_BIT_EGR_10G_CBR_FIFO_OVR_I_MSK  0x00000fff
#define EPMM120_REG_EGR_CBR_OVR_INT_STAT_BIT_EGR_10G_CBR_FIFO_OVR_I_OFF  0

/*------------------------------------------.
 | Register 0x000001a8 EGR_CBR_UDR_INT_STAT |
 +------------------------------------------+
 | bit  15    R/W  EGR_100G_CBR_FIFO_UDR_I  |
 | bit  14:12 R/W  EGR_40G_CBR_FIFO_UDR_I   |
 | bit  11    R/W  EGR_10G_CBR11_FIFO_UDR_I |
 | bit  10    R/W  EGR_10G_CBR10_FIFO_UDR_I |
 | bit  9     R/W  EGR_10G_CBR9_FIFO_UDR_I  |
 | bit  8     R/W  EGR_10G_CBR8_FIFO_UDR_I  |
 | bit  7     R/W  EGR_10G_CBR7_FIFO_UDR_I  |
 | bit  6     R/W  EGR_10G_CBR6_FIFO_UDR_I  |
 | bit  5     R/W  EGR_10G_CBR5_FIFO_UDR_I  |
 | bit  4     R/W  EGR_10G_CBR4_FIFO_UDR_I  |
 | bit  3     R/W  EGR_10G_CBR3_FIFO_UDR_I  |
 | bit  2     R/W  EGR_10G_CBR2_FIFO_UDR_I  |
 | bit  1     R/W  EGR_10G_CBR1_FIFO_UDR_I  |
 | bit  0     R/W  EGR_10G_CBR0_FIFO_UDR_I  |
 +-----------------------------------------*/
#define PMC_EPMM120_REG_EGR_CBR_UDR_INT_STAT_UNUSED_MASK                  0xffff0000
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_100G_CBR_FIFO_UDR_I_MSK  0x00008000
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_100G_CBR_FIFO_UDR_I_OFF  15
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_40G_CBR_FIFO_UDR_I_MSK   0x00007000
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_40G_CBR_FIFO_UDR_I_OFF   12
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR11_FIFO_UDR_I_MSK 0x00000800
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR11_FIFO_UDR_I_OFF 11
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR10_FIFO_UDR_I_MSK 0x00000400
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR10_FIFO_UDR_I_OFF 10
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR9_FIFO_UDR_I_MSK  0x00000200
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR9_FIFO_UDR_I_OFF  9
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR8_FIFO_UDR_I_MSK  0x00000100
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR8_FIFO_UDR_I_OFF  8
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR7_FIFO_UDR_I_MSK  0x00000080
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR7_FIFO_UDR_I_OFF  7
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR6_FIFO_UDR_I_MSK  0x00000040
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR6_FIFO_UDR_I_OFF  6
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR5_FIFO_UDR_I_MSK  0x00000020
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR5_FIFO_UDR_I_OFF  5
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR4_FIFO_UDR_I_MSK  0x00000010
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR4_FIFO_UDR_I_OFF  4
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR3_FIFO_UDR_I_MSK  0x00000008
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR3_FIFO_UDR_I_OFF  3
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR2_FIFO_UDR_I_MSK  0x00000004
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR2_FIFO_UDR_I_OFF  2
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR1_FIFO_UDR_I_MSK  0x00000002
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR1_FIFO_UDR_I_OFF  1
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR0_FIFO_UDR_I_MSK  0x00000001
#define EPMM120_REG_EGR_CBR_UDR_INT_STAT_BIT_EGR_10G_CBR0_FIFO_UDR_I_OFF  0

/*-----------------------------------------.
 | Register 0x000001b4 EGR_CBR_OVR_INT_VAL |
 +-----------------------------------------+
 | bit  15    R  EGR_100G_CBR_FIFO_OVR_V   |
 | bit  14:12 R  EGR_40G_CBR_FIFO_OVR_V    |
 | bit  11:0  R  EGR_10G_CBR_FIFO_OVR_V    |
 +----------------------------------------*/
#define PMC_EPMM120_REG_EGR_CBR_OVR_INT_VAL_UNUSED_MASK                 0xffff0000
#define EPMM120_REG_EGR_CBR_OVR_INT_VAL_BIT_EGR_100G_CBR_FIFO_OVR_V_MSK 0x00008000
#define EPMM120_REG_EGR_CBR_OVR_INT_VAL_BIT_EGR_100G_CBR_FIFO_OVR_V_OFF 15
#define EPMM120_REG_EGR_CBR_OVR_INT_VAL_BIT_EGR_40G_CBR_FIFO_OVR_V_MSK  0x00007000
#define EPMM120_REG_EGR_CBR_OVR_INT_VAL_BIT_EGR_40G_CBR_FIFO_OVR_V_OFF  12
#define EPMM120_REG_EGR_CBR_OVR_INT_VAL_BIT_EGR_10G_CBR_FIFO_OVR_V_MSK  0x00000fff
#define EPMM120_REG_EGR_CBR_OVR_INT_VAL_BIT_EGR_10G_CBR_FIFO_OVR_V_OFF  0

/*-----------------------------------------.
 | Register 0x000001b8 EGR_CBR_UDR_INT_VAL |
 +-----------------------------------------+
 | bit  15    R  EGR_100G_CBR_FIFO_UDR_V   |
 | bit  14:12 R  EGR_40G_CBR_FIFO_UDR_V    |
 | bit  11    R  EGR_10G_CBR11_FIFO_UDR_V  |
 | bit  10    R  EGR_10G_CBR10_FIFO_UDR_V  |
 | bit  9     R  EGR_10G_CBR9_FIFO_UDR_V   |
 | bit  8     R  EGR_10G_CBR8_FIFO_UDR_V   |
 | bit  7     R  EGR_10G_CBR7_FIFO_UDR_V   |
 | bit  6     R  EGR_10G_CBR6_FIFO_UDR_V   |
 | bit  5     R  EGR_10G_CBR5_FIFO_UDR_V   |
 | bit  4     R  EGR_10G_CBR4_FIFO_UDR_V   |
 | bit  3     R  EGR_10G_CBR3_FIFO_UDR_V   |
 | bit  2     R  EGR_10G_CBR2_FIFO_UDR_V   |
 | bit  1     R  EGR_10G_CBR1_FIFO_UDR_V   |
 | bit  0     R  EGR_10G_CBR0_FIFO_UDR_V   |
 +----------------------------------------*/
#define PMC_EPMM120_REG_EGR_CBR_UDR_INT_VAL_UNUSED_MASK                  0xffff0000
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_100G_CBR_FIFO_UDR_V_MSK  0x00008000
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_100G_CBR_FIFO_UDR_V_OFF  15
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_40G_CBR_FIFO_UDR_V_MSK   0x00007000
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_40G_CBR_FIFO_UDR_V_OFF   12
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR11_FIFO_UDR_V_MSK 0x00000800
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR11_FIFO_UDR_V_OFF 11
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR10_FIFO_UDR_V_MSK 0x00000400
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR10_FIFO_UDR_V_OFF 10
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR9_FIFO_UDR_V_MSK  0x00000200
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR9_FIFO_UDR_V_OFF  9
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR8_FIFO_UDR_V_MSK  0x00000100
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR8_FIFO_UDR_V_OFF  8
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR7_FIFO_UDR_V_MSK  0x00000080
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR7_FIFO_UDR_V_OFF  7
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR6_FIFO_UDR_V_MSK  0x00000040
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR6_FIFO_UDR_V_OFF  6
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR5_FIFO_UDR_V_MSK  0x00000020
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR5_FIFO_UDR_V_OFF  5
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR4_FIFO_UDR_V_MSK  0x00000010
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR4_FIFO_UDR_V_OFF  4
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR3_FIFO_UDR_V_MSK  0x00000008
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR3_FIFO_UDR_V_OFF  3
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR2_FIFO_UDR_V_MSK  0x00000004
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR2_FIFO_UDR_V_OFF  2
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR1_FIFO_UDR_V_MSK  0x00000002
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR1_FIFO_UDR_V_OFF  1
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR0_FIFO_UDR_V_MSK  0x00000001
#define EPMM120_REG_EGR_CBR_UDR_INT_VAL_BIT_EGR_10G_CBR0_FIFO_UDR_V_OFF  0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _EPMM_REGS_H */
