Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Dec  2 21:48:27 2019
| Host         : DESKTOP-PEH8PNC running 64-bit major release  (build 9200)
| Command      : report_methodology -file Tfilpflop_methodology_drc_routed.rpt -pb Tfilpflop_methodology_drc_routed.pb -rpx Tfilpflop_methodology_drc_routed.rpx
| Design       : Tfilpflop
| Device       : xc7a100tfgg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+--------------------------+------------+
| Rule      | Severity | Description              | Violations |
+-----------+----------+--------------------------+------------+
| TIMING-23 | Warning  | Combinational loop found | 2          |
+-----------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between q_OBUF_inst_i_2/I2 and q_OBUF_inst_i_2/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between q_OBUF_inst_i_3/I2 and q_OBUF_inst_i_3/O to disable the timing loop
Related violations: <none>


