;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN 0, #2
	JMN 0, #2
	SUB 139, 9
	JMN 0, #2
	SUB @121, 106
	SUB @121, 106
	SUB <0, @2
	SUB <0, @2
	SUB #27, 103
	SUB #27, 103
	JMN @32, #201
	CMP 210, 30
	MOV -1, <-20
	ADD 210, 30
	CMP @-127, 100
	SUB @-127, 105
	SUB @-127, 105
	DJN -7, @53
	SUB @-127, 105
	SUB @-127, 105
	MOV -1, <-20
	MOV -1, <-20
	MOV #27, 103
	MOV -1, <-20
	SUB @121, 106
	JMP <121, 103
	DJN -1, @-25
	SUB @121, 106
	CMP @-127, 100
	DJN -1, @-20
	SPL @32, #201
	ADD 210, 30
	SPL @300, 90
	ADD 270, 60
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	SUB #72, @205
	CMP -201, <150
	CMP -201, <150
	CMP -207, <-120
	CMP -207, <-120
	ADD #270, 0
	JMP @12, #200
	ADD 210, 60
	CMP @123, 102
