// Seed: 1874481388
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2, id_3;
endmodule
module module_1 (
    input  wand  id_0,
    output tri   id_1,
    input  uwire id_2,
    output wire  id_3,
    input  uwire id_4,
    output uwire id_5,
    id_16,
    input  wand  id_6,
    input  uwire id_7,
    input  tri1  id_8,
    input  wor   id_9,
    input  tri0  id_10,
    inout  uwire id_11,
    input  uwire id_12,
    input  wire  id_13,
    output wand  id_14
);
  wire id_17;
  if (-1) begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        wire id_18;
      end
    end
  end else wire id_19;
  assign id_14 = id_16[-1 :-1];
  module_0 modCall_1 (id_19);
endmodule
