// Seed: 117112993
module module_0 (
    output wor id_0,
    input  tri id_1
);
  tri0 id_3, id_4, id_5 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri id_4,
    input tri0 id_5,
    input wand id_6,
    input wor id_7,
    input uwire id_8,
    input tri0 id_9,
    output tri id_10,
    input uwire id_11,
    input wand id_12,
    input wand id_13,
    input supply1 id_14,
    input supply0 id_15
);
  wire id_17;
  module_0(
      id_4, id_11
  );
  assign id_1 = 1;
endmodule
