\doxysection{NVIC\+\_\+t Struct Reference}
\label{struct_n_v_i_c__t}\index{NVIC\_t@{NVIC\_t}}


{\ttfamily \#include $<$NVIC\+\_\+private.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ volatile} \textbf{ u32} \textbf{ ISER} [8U]
\item 
\textbf{ volatile} \textbf{ u32} \textbf{ RESERVED0} [24U]
\item 
\textbf{ volatile} \textbf{ u32} \textbf{ ICER} [8U]
\item 
\textbf{ volatile} \textbf{ u32} \textbf{ RSERVED1} [24U]
\item 
\textbf{ volatile} \textbf{ u32} \textbf{ ISPR} [8U]
\item 
\textbf{ volatile} \textbf{ u32} \textbf{ RESERVED2} [24U]
\item 
\textbf{ volatile} \textbf{ u32} \textbf{ ICPR} [8U]
\item 
\textbf{ volatile} \textbf{ u32} \textbf{ RESERVED3} [24U]
\item 
\textbf{ volatile} \textbf{ u32} \textbf{ IABR} [8U]
\item 
\textbf{ volatile} \textbf{ u32} \textbf{ RESERVED4} [56U]
\item 
\textbf{ volatile} \textbf{ u8} \textbf{ IP} [240U]
\item 
\textbf{ volatile} \textbf{ u32} \textbf{ RESERVED5} [644U]
\item 
\textbf{ volatile} \textbf{ u32} \textbf{ STIR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 6 of file NVIC\+\_\+private.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{struct_n_v_i_c__t_a6689e96f681b144f7b76bb7ff3b53783}} 
\index{NVIC\_t@{NVIC\_t}!IABR@{IABR}}
\index{IABR@{IABR}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{IABR}
{\footnotesize\ttfamily \textbf{ volatile} \textbf{ u32} IABR[8U]}

Offset\+: 0x300 (R/W) Interrupt Active bit Register 

Definition at line 16 of file NVIC\+\_\+private.\+h.

\mbox{\label{struct_n_v_i_c__t_a9ff97f1e92844d34865152869808234a}} 
\index{NVIC\_t@{NVIC\_t}!ICER@{ICER}}
\index{ICER@{ICER}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{ICER}
{\footnotesize\ttfamily \textbf{ volatile} \textbf{ u32} ICER[8U]}

Offset\+: 0x180 (R/W) Interrupt Clear Enable Register 

Definition at line 10 of file NVIC\+\_\+private.\+h.

\mbox{\label{struct_n_v_i_c__t_a4fff177837fcf17cd684ef13b3b99263}} 
\index{NVIC\_t@{NVIC\_t}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{ICPR}
{\footnotesize\ttfamily \textbf{ volatile} \textbf{ u32} ICPR[8U]}

Offset\+: 0x280 (R/W) Interrupt Clear Pending Register 

Definition at line 14 of file NVIC\+\_\+private.\+h.

\mbox{\label{struct_n_v_i_c__t_af88a626100650d03c228e32d4c44db90}} 
\index{NVIC\_t@{NVIC\_t}!IP@{IP}}
\index{IP@{IP}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{IP}
{\footnotesize\ttfamily \textbf{ volatile} \textbf{ u8} IP[240U]}

Offset\+: 0x400 (R/W) Interrupt Priority Register (8Bit wide) 

Definition at line 18 of file NVIC\+\_\+private.\+h.

\mbox{\label{struct_n_v_i_c__t_a76a4639af443832a8aba736ae3eec299}} 
\index{NVIC\_t@{NVIC\_t}!ISER@{ISER}}
\index{ISER@{ISER}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{ISER}
{\footnotesize\ttfamily \textbf{ volatile} \textbf{ u32} ISER[8U]}

Offset\+: 0x100 (R/W) Interrupt Set Enable Register 

Definition at line 8 of file NVIC\+\_\+private.\+h.

\mbox{\label{struct_n_v_i_c__t_a64cb5e3dfddf93e2e7c7f67b1817f8f9}} 
\index{NVIC\_t@{NVIC\_t}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{ISPR}
{\footnotesize\ttfamily \textbf{ volatile} \textbf{ u32} ISPR[8U]}

Offset\+: 0x200 (R/W) Interrupt Set Pending Register 

Definition at line 12 of file NVIC\+\_\+private.\+h.

\mbox{\label{struct_n_v_i_c__t_a4821a93d29bf06aba516e833d2d8398b}} 
\index{NVIC\_t@{NVIC\_t}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily \textbf{ volatile} \textbf{ u32} RESERVED0[24U]}



Definition at line 9 of file NVIC\+\_\+private.\+h.

\mbox{\label{struct_n_v_i_c__t_af8971f1351f3227bbe5ec255e46da65b}} 
\index{NVIC\_t@{NVIC\_t}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily \textbf{ volatile} \textbf{ u32} RESERVED2[24U]}



Definition at line 13 of file NVIC\+\_\+private.\+h.

\mbox{\label{struct_n_v_i_c__t_ab24a8054c174785a06f37f5f4b3caa8b}} 
\index{NVIC\_t@{NVIC\_t}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{RESERVED3}
{\footnotesize\ttfamily \textbf{ volatile} \textbf{ u32} RESERVED3[24U]}



Definition at line 15 of file NVIC\+\_\+private.\+h.

\mbox{\label{struct_n_v_i_c__t_ae08a730db932723dc93abd6848be5156}} 
\index{NVIC\_t@{NVIC\_t}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{RESERVED4}
{\footnotesize\ttfamily \textbf{ volatile} \textbf{ u32} RESERVED4[56U]}



Definition at line 17 of file NVIC\+\_\+private.\+h.

\mbox{\label{struct_n_v_i_c__t_a8b0e1107c4eaec87069efe65f70b1f0c}} 
\index{NVIC\_t@{NVIC\_t}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{RESERVED5}
{\footnotesize\ttfamily \textbf{ volatile} \textbf{ u32} RESERVED5[644U]}



Definition at line 19 of file NVIC\+\_\+private.\+h.

\mbox{\label{struct_n_v_i_c__t_ad0cecb879f9871c7c5e43cec4e55067d}} 
\index{NVIC\_t@{NVIC\_t}!RSERVED1@{RSERVED1}}
\index{RSERVED1@{RSERVED1}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{RSERVED1}
{\footnotesize\ttfamily \textbf{ volatile} \textbf{ u32} RSERVED1[24U]}



Definition at line 11 of file NVIC\+\_\+private.\+h.

\mbox{\label{struct_n_v_i_c__t_afc83e47658f98b47d047850326d52cc8}} 
\index{NVIC\_t@{NVIC\_t}!STIR@{STIR}}
\index{STIR@{STIR}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{STIR}
{\footnotesize\ttfamily \textbf{ volatile} \textbf{ u32} STIR}

Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

Definition at line 20 of file NVIC\+\_\+private.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\textbf{ NVIC\+\_\+private.\+h}\end{DoxyCompactItemize}
