m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/17.1
vdds_mod_dds
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1740763441
!i10b 1
!s100 ^4m?J6gVcl;?L`6@J1JER1
INKc6R@[Mk;U`fG5YCLOE52
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 !s105 dds_mod_dds_sv_unit
S1
Z4 dW:/MASTER_1/PDS-Practicas/Practica2/P2/tsb_dds_test
Z5 w1740164827
Z6 8W:/MASTER_1/PDS-Practicas/Practica2/P2/src/dds_mod_dds.sv
Z7 FW:/MASTER_1/PDS-Practicas/Practica2/P2/src/dds_mod_dds.sv
L0 1
Z8 OV;L;10.5b;63
r1
!s85 0
31
Z9 !s108 1740763440.000000
Z10 !s107 W:/MASTER_1/PDS-Practicas/Practica2/P2/src/dds_mod_dds.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|W:/MASTER_1/PDS-Practicas/Practica2/P2/src/dds_mod_dds.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
vdds_mod_dds_rom
R0
R1
!i10b 1
!s100 GzGG3b`FRRmHlYogho=1K1
IT>n1TShO=UoQIK:O;Z4aS2
R2
R3
S1
R4
R5
R6
R7
L0 94
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vdds_test_tsb
R0
Z14 DXx4 work 16 dds_test_tsb_pkg 0 22 JK=MQb^jI?3ed0IcIHV0X2
DXx4 work 20 dds_test_tsb_sv_unit 0 22 V8cY0aQ<?AY:1QfLE]BM<2
R2
r1
!s85 0
31
!i10b 1
!s100 AXkL`_Ff;G09aKQP7kD1b0
IIL?4aCjFn]ZOk=nO^DADP2
!s105 dds_test_tsb_sv_unit
S1
R4
Z15 w1740763181
Z16 8W:/MASTER_1/PDS-Practicas/Practica2/P2/tsb_dds_test/dds_test_tsb.sv
Z17 FW:/MASTER_1/PDS-Practicas/Practica2/P2/tsb_dds_test/dds_test_tsb.sv
L0 4
R8
R9
Z18 !s107 W:/MASTER_1/PDS-Practicas/Practica2/P2/tsb_dds_test/dds_test_tsb.sv|
Z19 !s90 -reportprogress|300|-work|work|-sv|-stats=none|W:/MASTER_1/PDS-Practicas/Practica2/P2/tsb_dds_test/dds_test_tsb.sv|
!i113 1
R12
R13
Xdds_test_tsb_pkg
R0
!s110 1740763440
!i10b 1
!s100 a@Ek]bMgRgE1l9=dH6;kk1
IJK=MQb^jI?3ed0IcIHV0X2
VJK=MQb^jI?3ed0IcIHV0X2
S1
R4
w1740763051
8W:/MASTER_1/PDS-Practicas/Practica2/P2/tsb_dds_test/dds_test_tsb_pkg.sv
FW:/MASTER_1/PDS-Practicas/Practica2/P2/tsb_dds_test/dds_test_tsb_pkg.sv
L0 1
R8
r1
!s85 0
31
R9
!s107 W:/MASTER_1/PDS-Practicas/Practica2/P2/tsb_dds_test/dds_test_tsb_pkg.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|W:/MASTER_1/PDS-Practicas/Practica2/P2/tsb_dds_test/dds_test_tsb_pkg.sv|
!i113 1
R12
R13
Xdds_test_tsb_sv_unit
R0
R14
VV8cY0aQ<?AY:1QfLE]BM<2
r1
!s85 0
31
!i10b 1
!s100 ]hkB:87dgaO9IneGhEfY31
IV8cY0aQ<?AY:1QfLE]BM<2
!i103 1
S1
R4
R15
R16
R17
L0 2
R8
R9
R18
R19
!i113 1
R12
R13
