

================================================================
== Vivado HLS Report for 'idct_col'
================================================================
* Date:           Tue May 26 00:26:48 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.664|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      81|    -|
|Register         |        -|      -|       4|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|       4|      81|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  27|          5|    1|          5|
    |col_address0  |  27|          5|    7|         35|
    |col_address1  |  27|          5|    7|         35|
    +--------------+----+-----------+-----+-----------+
    |Total         |  81|         15|   15|         75|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  4|   0|    4|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  4|   0|    4|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   idct_col   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   idct_col   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   idct_col   | return value |
|ap_done       | out |    1| ap_ctrl_hs |   idct_col   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   idct_col   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   idct_col   | return value |
|col_address0  | out |    7|  ap_memory |      col     |     array    |
|col_ce0       | out |    1|  ap_memory |      col     |     array    |
|col_we0       | out |    1|  ap_memory |      col     |     array    |
|col_d0        | out |   32|  ap_memory |      col     |     array    |
|col_address1  | out |    7|  ap_memory |      col     |     array    |
|col_ce1       | out |    1|  ap_memory |      col     |     array    |
|col_we1       | out |    1|  ap_memory |      col     |     array    |
|col_d1        | out |   32|  ap_memory |      col     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%col_addr = getelementptr [100 x i32]* %col, i64 0, i64 0" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:24]   --->   Operation 5 'getelementptr' 'col_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%col_addr_7 = getelementptr [100 x i32]* %col, i64 0, i64 56" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:82]   --->   Operation 6 'getelementptr' 'col_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.66ns)   --->   "store i32 0, i32* %col_addr, align 4" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:89]   --->   Operation 7 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 8 [1/1] (2.66ns)   --->   "store i32 0, i32* %col_addr_7, align 4" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:90]   --->   Operation 8 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%col_addr_3 = getelementptr [100 x i32]* %col, i64 0, i64 48" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:49]   --->   Operation 9 'getelementptr' 'col_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%col_addr_4 = getelementptr [100 x i32]* %col, i64 0, i64 8" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:56]   --->   Operation 10 'getelementptr' 'col_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (2.66ns)   --->   "store i32 0, i32* %col_addr_4, align 4" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:91]   --->   Operation 11 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 12 [1/1] (2.66ns)   --->   "store i32 0, i32* %col_addr_3, align 4" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:92]   --->   Operation 12 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%col_addr_1 = getelementptr [100 x i32]* %col, i64 0, i64 16" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:35]   --->   Operation 13 'getelementptr' 'col_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%col_addr_6 = getelementptr [100 x i32]* %col, i64 0, i64 40" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:75]   --->   Operation 14 'getelementptr' 'col_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (2.66ns)   --->   "store i32 0, i32* %col_addr_1, align 4" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:93]   --->   Operation 15 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 16 [1/1] (2.66ns)   --->   "store i32 0, i32* %col_addr_6, align 4" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:94]   --->   Operation 16 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %col) nounwind, !map !55"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @idct_col_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%col_addr_2 = getelementptr [100 x i32]* %col, i64 0, i64 32" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:42]   --->   Operation 19 'getelementptr' 'col_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%col_addr_5 = getelementptr [100 x i32]* %col, i64 0, i64 24" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:68]   --->   Operation 20 'getelementptr' 'col_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (2.66ns)   --->   "store i32 0, i32* %col_addr_5, align 4" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:95]   --->   Operation 21 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 22 [1/1] (2.66ns)   --->   "store i32 0, i32* %col_addr_2, align 4" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:96]   --->   Operation 22 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c:97]   --->   Operation 23 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col_addr          (getelementptr) [ 00000]
col_addr_7        (getelementptr) [ 00000]
store_ln89        (store        ) [ 00000]
store_ln90        (store        ) [ 00000]
col_addr_3        (getelementptr) [ 00000]
col_addr_4        (getelementptr) [ 00000]
store_ln91        (store        ) [ 00000]
store_ln92        (store        ) [ 00000]
col_addr_1        (getelementptr) [ 00000]
col_addr_6        (getelementptr) [ 00000]
store_ln93        (store        ) [ 00000]
store_ln94        (store        ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
spectopmodule_ln0 (spectopmodule) [ 00000]
col_addr_2        (getelementptr) [ 00000]
col_addr_5        (getelementptr) [ 00000]
store_ln95        (store        ) [ 00000]
store_ln96        (store        ) [ 00000]
ret_ln97          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="idct_col_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="col_addr_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="1" slack="0"/>
<pin id="30" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_addr/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="col_addr_7_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="7" slack="0"/>
<pin id="38" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_addr_7/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_access_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="7" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="0" slack="0"/>
<pin id="49" dir="0" index="4" bw="7" slack="0"/>
<pin id="50" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="51" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="46" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="52" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 store_ln90/1 store_ln91/2 store_ln92/2 store_ln93/3 store_ln94/3 store_ln95/4 store_ln96/4 "/>
</bind>
</comp>

<comp id="55" class="1004" name="col_addr_3_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="7" slack="0"/>
<pin id="59" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_addr_3/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="col_addr_4_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="5" slack="0"/>
<pin id="67" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_addr_4/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="col_addr_1_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="6" slack="0"/>
<pin id="77" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_addr_1/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="col_addr_6_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="7" slack="0"/>
<pin id="85" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_addr_6/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="col_addr_2_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="7" slack="0"/>
<pin id="95" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_addr_2/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="col_addr_5_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="6" slack="0"/>
<pin id="103" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_addr_5/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="2" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="26" pin=2"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="48"><net_src comp="26" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="42" pin=4"/></net>

<net id="54"><net_src comp="34" pin="3"/><net_sink comp="42" pin=2"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="55" pin=2"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="63" pin=2"/></net>

<net id="71"><net_src comp="63" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="72"><net_src comp="55" pin="3"/><net_sink comp="42" pin=2"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="89"><net_src comp="73" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="90"><net_src comp="81" pin="3"/><net_sink comp="42" pin=2"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="107"><net_src comp="99" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="108"><net_src comp="91" pin="3"/><net_sink comp="42" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col | {1 2 3 4 }
 - Input state : 
  - Chain level:
	State 1
		store_ln89 : 1
		store_ln90 : 1
	State 2
		store_ln91 : 1
		store_ln92 : 1
	State 3
		store_ln93 : 1
		store_ln94 : 1
	State 4
		store_ln95 : 1
		store_ln96 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|
| Operation| Functional Unit|
|----------|----------------|
|   Total  |                |
|----------|----------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_42 |  p0  |   4  |   7  |   28   ||    21   |
| grp_access_fu_42 |  p2  |   4  |   0  |    0   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  2.396  ||    42   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+
|           |  Delay |   LUT  |
+-----------+--------+--------+
|  Function |    -   |    -   |
|   Memory  |    -   |    -   |
|Multiplexer|    2   |   42   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    2   |   42   |
+-----------+--------+--------+
