digraph "CFG for '_Z24_weightTRightkernel_cudaiifPfS_S_S_' function" {
	label="CFG for '_Z24_weightTRightkernel_cudaiifPfS_S_S_' function";

	Node0x4508bd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = icmp slt i32 %16, %0\l  br i1 %17, label %18, label %75\l|{<s0>T|<s1>F}}"];
	Node0x4508bd0:s0 -> Node0x450ab40;
	Node0x4508bd0:s1 -> Node0x450abd0;
	Node0x450ab40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = add nsw i32 %1, -1\l  %20 = mul i32 %1, %1\l  %21 = mul i32 %20, %16\l  %22 = add nsw i32 %19, %21\l  %23 = add nsw i32 %22, -1\l  %24 = add nsw i32 %22, %1\l  %25 = add nsw i32 %24, -1\l  %26 = fmul contract float %2, 2.000000e+00\l  %27 = sext i32 %22 to i64\l  %28 = getelementptr inbounds float, float addrspace(1)* %3, i64 %27\l  %29 = getelementptr inbounds float, float addrspace(1)* %6, i64 %27\l  %30 = getelementptr inbounds float, float addrspace(1)* %4, i64 %27\l  %31 = load float, float addrspace(1)* %5, align 4, !tbaa !7\l  %32 = fmul contract float %26, %31\l  %33 = load float, float addrspace(1)* %28, align 4, !tbaa !7\l  %34 = fadd contract float %33, %32\l  store float %34, float addrspace(1)* %28, align 4, !tbaa !7\l  %35 = load float, float addrspace(1)* %5, align 4, !tbaa !7\l  %36 = fmul contract float %26, %35\l  %37 = load float, float addrspace(1)* %29, align 4, !tbaa !7\l  %38 = sext i32 %23 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %6, i64 %38\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !7\l  %41 = fadd contract float %37, %40\l  %42 = fmul contract float %36, %41\l  %43 = load float, float addrspace(1)* %30, align 4, !tbaa !7\l  %44 = fsub contract float %43, %42\l  store float %44, float addrspace(1)* %30, align 4, !tbaa !7\l  %45 = getelementptr inbounds float, float addrspace(1)* %5, i64 1\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !7\l  %47 = fmul contract float %26, %46\l  %48 = load float, float addrspace(1)* %28, align 4, !tbaa !7\l  %49 = fadd contract float %48, %47\l  store float %49, float addrspace(1)* %28, align 4, !tbaa !7\l  %50 = load float, float addrspace(1)* %45, align 4, !tbaa !7\l  %51 = fmul contract float %26, %50\l  %52 = load float, float addrspace(1)* %29, align 4, !tbaa !7\l  %53 = sext i32 %24 to i64\l  %54 = getelementptr inbounds float, float addrspace(1)* %6, i64 %53\l  %55 = load float, float addrspace(1)* %54, align 4, !tbaa !7\l  %56 = fadd contract float %52, %55\l  %57 = fmul contract float %51, %56\l  %58 = load float, float addrspace(1)* %30, align 4, !tbaa !7\l  %59 = fsub contract float %58, %57\l  store float %59, float addrspace(1)* %30, align 4, !tbaa !7\l  %60 = getelementptr inbounds float, float addrspace(1)* %5, i64 2\l  %61 = load float, float addrspace(1)* %60, align 4, !tbaa !7\l  %62 = fmul contract float %26, %61\l  %63 = load float, float addrspace(1)* %28, align 4, !tbaa !7\l  %64 = fadd contract float %63, %62\l  store float %64, float addrspace(1)* %28, align 4, !tbaa !7\l  %65 = load float, float addrspace(1)* %60, align 4, !tbaa !7\l  %66 = fmul contract float %26, %65\l  %67 = load float, float addrspace(1)* %29, align 4, !tbaa !7\l  %68 = sext i32 %25 to i64\l  %69 = getelementptr inbounds float, float addrspace(1)* %6, i64 %68\l  %70 = load float, float addrspace(1)* %69, align 4, !tbaa !7\l  %71 = fadd contract float %67, %70\l  %72 = fmul contract float %66, %71\l  %73 = load float, float addrspace(1)* %30, align 4, !tbaa !7\l  %74 = fsub contract float %73, %72\l  store float %74, float addrspace(1)* %30, align 4, !tbaa !7\l  br label %75\l}"];
	Node0x450ab40 -> Node0x450abd0;
	Node0x450abd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%75:\l75:                                               \l  ret void\l}"];
}
