#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan  4 15:09:48 2023
# Process ID: 22632
# Current directory: I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19840 I:\GitHub\FPGA-Study\DavinciDEV\Projet-ILA\MyFirstProjet\MyFirstProjet.xpr
# Log file: I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/vivado.log
# Journal file: I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet\vivado.jou
# Running On: LAPTOPBGVQ5Q3G, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 8437 MB
#-----------------------------------------------------------
start_gui
open_project I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_twinkle/ila_twinkle.xci] -no_script -reset -force -quiet
remove_files  -fileset ila_twinkle I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_twinkle/ila_twinkle.xci
file delete -force I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_twinkle
file delete -force i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.gen/sources_1/ip/ila_twinkle
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {3} \
  CONFIG.C_PROBE1_WIDTH {2} \
  CONFIG.C_PROBE2_WIDTH {26} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_0/ila_0.xci]
generate_target all [get_files  i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_0/ila_0.xci]
export_simulation -of_objects [get_files i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_0/ila_0.xci] -directory I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.ip_user_files/sim_scripts -ip_user_files_dir I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.ip_user_files -ipstatic_source_dir I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.ip_user_files/ipstatic -lib_map_path [list {modelsim=I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.cache/compile_simlib/modelsim} {questa=I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.cache/compile_simlib/questa} {riviera=I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.cache/compile_simlib/riviera} {activehdl=I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/impl_1/ledtwinkle.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/impl_1/ledtwinkle.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/impl_1/ledtwinkle.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/impl_1/ledtwinkle.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/impl_1/ledtwinkle.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.runs/impl_1/ledtwinkle.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"your_instance_name"}]]
save_wave_config {I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
