SDMA1_POWER_CNTL__MEM_POWER_OVERRIDE_MASK	,	V_258
sdma_v4_0_vm_pte_funcs	,	V_278
def	,	V_145
header_version_major	,	V_161
"ring test on %d succeeded in %d usecs\n"	,	L_25
mmSDMA1_CLK_CTRL	,	V_246
sdma_v4_0_process_trap_irq	,	F_107
upper_32_bits	,	F_19
dev	,	V_29
reset_work	,	V_233
"sdma_v4_0: Failed to load firmware \"%s\"\n"	,	L_9
SDMA_OP_SRBM_WRITE	,	V_85
SDMA0_CLK_CTRL__SOFT_OVERRIDE3_MASK	,	V_241
ARRAY_SIZE	,	F_5
load_type	,	V_38
nbio_hdp_flush_reg	,	V_74
sdma_v4_0_update_medium_grain_light_sleep	,	F_112
amdgpu_sriov_vf	,	F_49
SDMA0_GFX_RB_CNTL	,	V_103
ring_obj	,	V_213
"false"	,	L_8
mmSDMA0_STATUS_REG	,	V_219
buffer_funcs	,	V_274
wb_offset	,	V_118
fence_drv	,	V_192
SDMA_OP_COPY	,	V_185
AMD_IS_APU	,	V_77
nbio_v6_1_hdp_flush_reg	,	V_79
sdma_v4_0_ring_emit_ib	,	F_26
mmSDMA0_F32_CNTL	,	V_114
"wptr [%i]high== 0x%08x low==0x%08x\n"	,	L_13
AMD_CG_STATE_GATE	,	V_260
adev	,	V_8
"Not using doorbell -- "	,	L_20
"mmSDMA%i_GFX_RB_WPTR_HI == 0x%08x\n"	,	L_22
trap_irq	,	V_211
sdma_v4_0_ring_get_rptr	,	F_14
digest_size	,	V_156
IB_ENABLE	,	V_107
sdma_v4_0_ring_emit_pipeline_sync	,	F_84
SDMA_PKT_TRAP_INT_CONTEXT_INT_CONTEXT	,	F_39
amdgpu_ring_init	,	F_95
UTC_L1_ENABLE	,	V_142
RREG32	,	F_16
amdgpu_interrupt_state	,	V_223
amdgpu_ib_schedule	,	F_76
"mmSDMA%i_GFX_RB_WPTR == 0x%08x "	,	L_21
sdma_v4_0_process_illegal_inst_irq	,	F_109
seq	,	V_89
order_base_2	,	F_47
SDMA_OP_TRAP	,	V_93
HALT	,	V_116
doorbell_index	,	V_60
amd_powergating_state	,	V_261
incr	,	V_188
f	,	V_176
real_vram_size	,	V_144
i	,	V_19
j	,	V_157
sdma_v4_0_early_init	,	F_88
vmhub	,	V_197
mmSDMA0_GFX_RB_RPTR_ADDR_LO	,	V_131
r	,	V_122
AMD_PG_STATE_GATE	,	V_262
CHIP_VEGA10	,	V_10
mmSDMA0_POWER_CNTL_DEFAULT	,	V_153
"amdgpu: dma failed to lock ring %d (%d).\n"	,	L_24
vm_pte_funcs	,	V_277
client_id	,	V_231
num_types	,	V_264
amdgpu_firmware_info	,	V_20
ucode_id	,	V_42
sdma_v4_0_sw_init	,	F_93
amdgpu_ring_fini	,	F_97
sdma_v4_0_ring_insert_nop	,	F_22
ib_cntl	,	V_97
info	,	V_21
req	,	V_198
sdma_v4_0_ring_test_ring	,	F_62
sdma_v4_0_set_trap_irq_state	,	F_106
illegal_inst_irq	,	V_267
count	,	V_61
"use_doorbell being set to: [%s]\n"	,	L_34
gart	,	V_199
"amdgpu/%s_sdma1.bin"	,	L_5
DRM_ERROR	,	F_12
mmSDMA0_GFX_MINOR_PTR_UPDATE	,	V_135
SDMA_PKT_POLL_REGMEM_DW5_INTERVAL	,	F_33
sdma_v4_0_ring_emit_fence	,	F_37
mmSDMA0_GFX_RB_RPTR	,	V_128
timeout	,	V_174
hdp_flush_done_offset	,	V_83
fw	,	V_28
vm_pte_num_rings	,	V_280
le32_to_cpu	,	F_10
SDMA0_CNTL	,	V_112
eng	,	V_202
sdma_v4_0_is_idle	,	F_102
WDOORBELL64	,	F_20
SDMA0_POWER_CNTL__MEM_POWER_OVERRIDE_MASK	,	V_256
sdma_v4_0_wait_for_idle	,	F_103
SDMA0_F32_CNTL	,	V_115
IB_SWAP_ENABLE	,	V_143
vm_inv_eng0_req	,	V_207
SDMA1_CLK_CTRL__SOFT_OVERRIDE6_MASK	,	V_248
mmSDMA0_GFX_RB_RPTR_ADDR_HI	,	V_130
hub	,	V_196
sync_seq	,	V_193
DRM_DEBUG	,	F_7
amdgpu_ring_commit	,	F_70
"calling WDOORBELL64(0x%08x, 0x%016llx)\n"	,	L_19
fw_name	,	V_17
AMD_CG_SUPPORT_SDMA_LS	,	V_255
rptr	,	V_48
vm_id	,	V_67
RPTR_WRITEBACK_ENABLE	,	V_132
tmp	,	V_169
vm_inv_eng0_ack	,	V_208
ib	,	V_66
mmSDMA1_POWER_CNTL	,	V_257
SDMA_SUBOP_WRITE_LINEAR	,	V_172
SDMA_PKT_NOP_HEADER_OP	,	F_75
golden_settings_sdma_vg10	,	V_12
nbio_v7_0_sdma_doorbell_range	,	F_50
index	,	V_168
handle	,	V_209
ctx_switch	,	V_68
pg_flags	,	V_146
amdgpu_irq_add_id	,	F_94
sdma_v4_0_vm_copy_pte	,	F_80
DRM_INFO	,	F_72
ring_size	,	V_124
SDMA1_CLK_CTRL__SOFT_OVERRIDE5_MASK	,	V_249
ALIGN	,	F_11
amdgpu_iv_entry	,	V_229
amd_clockgating_state	,	V_259
sdma_v4_0_get_reg_offset	,	F_1
SDMA_PKT_INDIRECT_HEADER_VMID	,	F_28
ucode_feature_version	,	V_35
mmSDMA0_GFX_DOORBELL	,	V_136
CHIP_RAVEN	,	V_13
err	,	V_18
sdma_v4_0_illegal_inst_irq_funcs	,	V_268
SDMA0_POWER_CNTL__PG_CNTL_ENABLE_MASK	,	V_151
common_firmware_header	,	V_22
SDMA0_GFX_DOORBELL_OFFSET	,	V_140
mmSDMA0_POWER_CNTL	,	V_150
golden_settings_sdma_4_1	,	V_14
"wptr/doorbell before shift == 0x%016llx\n"	,	L_11
reg_offset	,	V_226
amdgpu_sdma_instance	,	V_62
mmSDMA0_GFX_IB_CNTL	,	V_105
SDMA0_CLK_CTRL__SOFT_OVERRIDE2_MASK	,	V_242
length_dw	,	V_72
mmSDMA0_GFX_RB_BASE_HI	,	V_134
ucode	,	V_40
mmSDMA0_GFX_RB_BASE	,	V_133
ndw	,	V_189
AMDGPU_SDMA_IRQ_LAST	,	V_265
instance	,	V_1
sdma_v4_0_vm_set_pte_pde	,	F_82
sdma_v4_0_set_buffer_funcs	,	F_90
amdgpu_ring	,	V_46
"amdgpu: ring %d test failed (0x%08X)\n"	,	L_26
"amdgpu: ib test failed (0x%08X)\n"	,	L_32
sdma_v4_0_ring_test_ib	,	F_73
sdma_v4_0_ring_pad_ib	,	F_83
u32	,	T_1
mc	,	V_100
pad_count	,	V_191
"Failed to load sdma firmware!\n"	,	L_33
me	,	V_57
use_doorbell	,	V_53
SDMA0	,	V_148
amdgpu_wb_get	,	F_63
SDMA1	,	V_245
SDMA0_GFX_DOORBELL	,	V_138
AMDGPU_DOORBELL64_sDMA_ENGINE1	,	V_215
AMDGPU_FW_LOAD_PSP	,	V_39
amdgpu_program_register_sequence	,	F_4
AMDGPU_DOORBELL64_sDMA_ENGINE0	,	V_214
amdgpu_ib	,	V_65
version_major	,	V_158
entry	,	V_230
sdma_v4_0_buffer_funcs	,	V_275
"wptr_offs == 0x%08x "	,	L_16
uint16_t	,	T_6
buffer_funcs_ring	,	V_99
"(%ld) failed to allocate wb slot\n"	,	L_27
header	,	V_23
"(%d) failed to allocate wb slot\n"	,	L_23
sdma_v4_0_sw_fini	,	F_96
SDMA0_POWER_CNTL__ON_OFF_STATUS_DURATION_TIME_MASK	,	V_154
amdgpu_wb_free	,	F_67
sdma_v1_1_hdr	,	V_164
SDMA0_CLK_CTRL__SOFT_OVERRIDE7_MASK	,	V_237
amdgpu_ttm_set_active_vram_size	,	F_41
visible_vram_size	,	V_101
request_firmware	,	F_8
SDMA0_POWER_CNTL__ON_OFF_CONDITION_HOLD_TIME_MASK	,	V_152
mmSDMA0_GFX_DOORBELL_OFFSET	,	V_137
SDMA_PKT_HEADER_SUB_OP	,	F_68
sdma_firmware_header_v1_1	,	V_163
sdma_firmware_header_v1_0	,	V_24
amdgpu_get_sdma_instance	,	F_23
SDMA0_CLK_CTRL__SOFT_OVERRIDE0_MASK	,	V_244
src	,	V_183
amdgpu_ucode_validate	,	F_9
"true"	,	L_7
u64	,	T_3
SDMA1_CLK_CTRL__SOFT_OVERRIDE3_MASK	,	V_251
pe	,	V_182
bytes	,	V_184
sdma_v4_0_set_vm_pte_funcs	,	F_91
sdma_v4_0_get_clockgating_state	,	F_115
fw_version	,	V_32
amdgpu_fence_process	,	F_108
AMDGPU_FENCE_FLAG_64BIT	,	V_91
mman	,	V_98
SDMA_PKT_SRBM_WRITE_HEADER_BYTE_EN	,	F_35
sdma_v4_0_ctx_switch_enable	,	F_44
ring	,	V_47
amdgpu_ring_alloc	,	F_66
mmSDMA0_UCODE_DATA	,	V_167
byte_count	,	V_271
nbio_hf_reg	,	V_75
RB_SWAP_ENABLE	,	V_126
doorbell	,	V_119
SDMA_OP_NOP	,	V_179
sdma_v4_0_ring_get_wptr	,	F_15
state	,	V_224
sdma_v4_0_ring_set_wptr	,	F_17
src_data	,	V_272
mmSDMA0_CNTL	,	V_111
mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL	,	V_123
vmid	,	V_69
"amdgpu: failed to get ib (%ld).\n"	,	L_28
SDMA1_BASE	,	V_6
asic_type	,	V_9
sdma_v4_0_init_pg	,	F_55
"amdgpu/%s_sdma.bin"	,	L_4
AMDGPU_IRQ_STATE_ENABLE	,	V_228
sdma_v4_0_load_microcode	,	F_57
sdma_v4_0_set_powergating_state	,	F_114
"rptr before shift == 0x%016llx\n"	,	L_10
header_version_minor	,	V_162
vm_pte_rings	,	V_279
"Illegal instruction in SDMA command stream\n"	,	L_37
sdma_v4_0_ring_emit_vm_flush	,	F_86
SDMA_PKT_HEADER_OP	,	F_27
cg_flags	,	V_234
dst_offset	,	V_270
vm_inv_eng	,	V_203
BUG	,	F_2
OFFSET	,	V_141
sdma_v4_0_update_medium_grain_clock_gating	,	F_111
"Setting write pointer\n"	,	L_14
sdma_v4_0_gfx_resume	,	F_46
SDMA1_CLK_CTRL__SOFT_OVERRIDE4_MASK	,	V_250
le16_to_cpu	,	F_59
burst_nop	,	V_36
SDMA1_CLK_CTRL__SOFT_OVERRIDE1_MASK	,	V_253
sdma_v4_0_init_microcode	,	F_6
uint32_t	,	T_4
DRM_UDELAY	,	F_71
fw_data	,	V_155
chip_name	,	V_16
SDMA0_CLK_CTRL__SOFT_OVERRIDE5_MASK	,	V_239
ring_id	,	V_232
golden_settings_sdma_4	,	V_11
"ib test on ring %d succeeded\n"	,	L_31
sdma_v4_0_rlc_resume	,	F_56
ucode_version	,	V_33
SDMA_PKT_POLL_REGMEM_DW5_RETRY_COUNT	,	F_32
SDMA_OP_FENCE	,	V_92
source	,	V_222
f32_cntl	,	V_110
mmSDMA0_GFX_RB_WPTR	,	V_58
SDMA_PKT_POLL_REGMEM_HEADER_MEM_POLL	,	F_85
sdma_v4_0_ring_emit_hdp_invalidate	,	F_34
AMD_CG_SUPPORT_SDMA_MGCG	,	V_235
fw_size	,	V_43
sdma_v4_0_emit_copy_buffer	,	F_116
segment	,	V_5
amdgpu_ucode_print_sdma_hdr	,	F_58
"amdgpu: IB test timed out\n"	,	L_29
amdgpu_vmhub	,	V_195
sdma_v4_0_ring_funcs	,	V_263
write64bit	,	V_90
SDMA_OP_INDIRECT	,	V_70
sdma_v4_0_emit_fill_buffer	,	F_117
mmSDMA0_UCODE_ADDR	,	V_166
ETIMEDOUT	,	V_181
"psp_load == '%s'\n"	,	L_6
"upper_32_bits(ring-&gt;wptr) &lt;&lt; 2 == 0x%08x\n"	,	L_18
name	,	V_216
highbit	,	V_56
SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK	,	V_149
idx	,	V_170
sdma_v4_1_update_power_gating	,	F_53
SDMA_OP_WRITE	,	V_171
WREG32	,	F_21
SDMA_PKT_POLL_REGMEM_HEADER_FUNC	,	F_31
BUG_ON	,	F_38
gpu_addr	,	V_71
"Using doorbell -- "	,	L_15
gart_funcs	,	V_200
wb	,	V_49
SDMA1_CLK_CTRL__SOFT_OVERRIDE0_MASK	,	V_254
nop	,	V_64
dev_err	,	F_64
HDP	,	V_86
cpu_to_le32	,	F_65
"sdma%d"	,	L_35
SDMA_PKT_WRITE_UNTILED_DW_3_COUNT	,	F_69
local_wptr	,	V_52
SOC15_REG_OFFSET	,	F_36
dma_fence_wait_timeout	,	F_77
sdma_v4_0_vm_write_pte	,	F_81
golden_settings_sdma_rv1	,	V_15
sdma_v4_0_start	,	F_61
mmSDMA0_GFX_RB_WPTR_HI	,	V_59
amdgpu_ring_write	,	F_24
amdgpu_ib_get	,	F_74
release_firmware	,	F_13
dma_fence	,	V_175
ptr	,	V_178
__BIG_ENDIAN	,	F_48
__le32	,	T_5
sdma_v4_0_suspend	,	F_100
"IH: SDMA trap\n"	,	L_36
hdr	,	V_25
ref_and_mask_sdma0	,	V_80
ref_and_mask_sdma1	,	V_81
sdma_v4_1_init_power_gating	,	F_54
base	,	V_3
sdma_v4_0_gfx_stop	,	F_40
SDMA0_CLK_CTRL__SOFT_OVERRIDE4_MASK	,	V_240
uint64_t	,	T_2
sdma_v4_0_set_irq_funcs	,	F_92
SDMA0_BASE	,	V_4
dma_fence_put	,	F_79
AMDGPU_PTE_VALID	,	V_204
enable	,	V_109
amdgpu_gart_get_vm_pde	,	F_87
"raven"	,	L_3
wptr	,	V_51
"vega10"	,	L_2
ctx0_ptb_addr_lo32	,	V_205
SDMA1_CLK_CTRL__SOFT_OVERRIDE7_MASK	,	V_247
SDMA0_STATUS_REG__IDLE_MASK	,	V_220
ctx0_ptb_addr_hi32	,	V_206
mmSDMA0_GFX_RB_RPTR_HI	,	V_129
TRAP_ENABLE	,	V_227
sdma_v4_0_rlc_stop	,	F_43
sdma_v4_0_set_clockgating_state	,	F_113
doorbell_offset	,	V_120
PAGE_SIZE	,	V_45
mmSDMA0_CLK_CTRL	,	V_236
SDMA_SUBOP_COPY_LINEAR	,	V_186
AMD_PG_SUPPORT_SDMA	,	V_147
feature_version	,	V_34
rptr_offs	,	V_50
usec_timeout	,	V_173
err1	,	V_180
err0	,	V_177
flags	,	V_76
sdma_v4_0_enable	,	F_45
"lower_32_bits(ring-&gt;wptr) &lt;&lt; 2 == 0x%08x "	,	L_17
out	,	V_30
amdgpu_ring_test_ring	,	F_52
mmHDP_DEBUG0	,	V_87
ucode_array_offset_bytes	,	V_165
get_invalidate_req	,	V_201
sdma_v4_0_hw_init	,	F_98
SDMA0_GFX_IB_CNTL	,	V_106
firmware	,	V_37
SDMA_PKT_POLL_REGMEM_HEADER_HDP_FLUSH	,	F_30
SDMA_OP_CONST_FILL	,	V_273
rb_bufsz	,	V_117
SDMA_PKT_NOP_HEADER_COUNT	,	F_25
RB_SIZE	,	V_125
EINVAL	,	V_160
vm_manager	,	V_276
udelay	,	F_104
AMDGPU_SDMA_IRQ_TRAP1	,	V_218
src_offset	,	V_269
"\n"	,	L_1
AMDGPU_SDMA_IRQ_TRAP0	,	V_217
hdp_flush_req_offset	,	V_84
data	,	V_31
le32_to_cpup	,	F_60
AMDGPU_UCODE_ID_SDMA0	,	V_41
SDMA1_CLK_CTRL__SOFT_OVERRIDE2_MASK	,	V_252
sdma	,	V_26
lower_32_bits	,	F_18
wptr_offs	,	V_54
AUTO_CTXSW_ENABLE	,	V_113
sdma_v4_0_set_ring_funcs	,	F_89
pd_addr	,	V_194
sdma_v4_0_trap_irq_funcs	,	V_266
"wptr/doorbell after shift == 0x%016llx\n"	,	L_12
REG_SET_FIELD	,	F_42
mmSDMA0_GFX_RB_CNTL	,	V_102
lowbit	,	V_55
sdma0	,	V_94
ENABLE	,	V_139
sdma1	,	V_95
version_minor	,	V_159
"amdgpu: fence wait failed (%ld).\n"	,	L_30
RPTR_WRITEBACK_SWAP_ENABLE	,	V_127
schedule_work	,	F_110
amdgpu_ib_free	,	F_78
nbio_v7_0_hdp_flush_reg	,	V_78
AMDGPU_IH_CLIENTID_SDMA1	,	V_212
SDMA0_CLK_CTRL__SOFT_OVERRIDE1_MASK	,	V_243
AMDGPU_IH_CLIENTID_SDMA0	,	V_210
amdgpu_irq_src	,	V_221
sdma_v4_0_resume	,	F_101
SDMA_OP_POLL_REGMEM	,	V_82
nbio_v6_1_sdma_doorbell_range	,	F_51
ref_and_mask	,	V_73
sdma_v4_0_soft_reset	,	F_105
SDMA_OP_PTEPDE	,	V_190
ready	,	V_108
sdma_cntl	,	V_225
SDMA0_CLK_CTRL__SOFT_OVERRIDE6_MASK	,	V_238
addr	,	V_88
value	,	V_187
num_instances	,	V_27
amdgpu_device	,	V_7
temp	,	V_121
RB_ENABLE	,	V_104
sdma_v4_0_hw_fini	,	F_99
sdma_v4_0_init_golden_registers	,	F_3
ucode_size_bytes	,	V_44
internal_offset	,	V_2
rb_cntl	,	V_96
funcs	,	V_63
sdma_v4_0_ring_emit_hdp_flush	,	F_29
