# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
Clock(R)->Clock(R)	0.258    */0.211         */-0.058        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.257    */0.229         */-0.057        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.257    */0.230         */-0.057        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.257    */0.232         */-0.057        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.256    */0.238         */-0.056        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.256    */0.239         */-0.056        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.256    */0.239         */-0.056        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.256    */0.243         */-0.056        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.256    */0.247         */-0.056        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.254    */0.272         */-0.054        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.253    */0.283         */-0.053        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.249    */0.337         */-0.049        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.249    */0.345         */-0.049        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.248    */0.357         */-0.047        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.246    */0.374         */-0.046        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.261    */0.379         */-0.061        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.262    */0.388         */-0.062        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.262    */0.392         */-0.062        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.261    */0.393         */-0.061        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.264    */0.395         */-0.064        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.259    */0.398         */-0.059        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.262    */0.398         */-0.062        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.262    */0.399         */-0.062        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.261    */0.399         */-0.061        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.261    */0.399         */-0.061        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.260    */0.402         */-0.060        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.260    */0.404         */-0.060        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.262    */0.404         */-0.061        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.261    */0.404         */-0.061        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.261    */0.407         */-0.061        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.261    */0.414         */-0.061        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.259    */0.417         */-0.059        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.242    */0.427         */-0.042        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.259    */0.427         */-0.059        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.260    */0.428         */-0.060        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.242    */0.430         */-0.042        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.262    */0.430         */-0.062        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.260    */0.434         */-0.060        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.254    */0.438         */-0.054        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.260    */0.443         */-0.060        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.255    */0.444         */-0.055        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.240    */0.454         */-0.040        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.239    */0.460         */-0.039        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.239    */0.464         */-0.039        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.239    */0.468         */-0.039        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.251    */0.477         */-0.051        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.237    */0.484         */-0.037        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.265    */0.494         */-0.065        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.235    */0.508         */-0.035        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.235    */0.512         */-0.035        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.235    */0.514         */-0.035        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.265    */0.518         */-0.065        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.263    */0.519         */-0.063        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.249    */0.519         */-0.049        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.265    */0.519         */-0.065        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.263    */0.522         */-0.063        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[16]/D    1
Clock(R)->Clock(R)	0.263    */0.523         */-0.063        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.234    */0.523         */-0.034        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.265    */0.525         */-0.065        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.265    */0.528         */-0.065        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.264    */0.530         */-0.064        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[15]/D    1
Clock(R)->Clock(R)	0.264    */0.532         */-0.064        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[18]/D    1
Clock(R)->Clock(R)	0.262    */0.533         */-0.062        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[17]/D    1
Clock(R)->Clock(R)	0.262    */0.533         */-0.062        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[19]/D    1
Clock(R)->Clock(R)	0.247    */0.535         */-0.047        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.264    */0.541         */-0.064        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.232    */0.544         */-0.032        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.243    */0.567         */-0.043        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.260    */0.568         */-0.060        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[14]/D    1
Clock(R)->Clock(R)	0.228    */0.588         */-0.028        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.228    */0.590         */-0.028        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.228    */0.591         */-0.028        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.261    */0.592         */-0.061        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[13]/D    1
Clock(R)->Clock(R)	0.258    */0.595         */-0.058        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.262    */0.604         */-0.062        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[20]/D    1
Clock(R)->Clock(R)	0.225    */0.621         */-0.025        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.225    */0.623         */-0.025        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.239    */0.625         */-0.039        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.205    */0.628         */-0.005        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.239    */0.632         */-0.039        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.224    */0.641         */-0.024        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.222    */0.656         */-0.022        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.246    */0.997         */-0.046        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.255    */1.064         */-0.054        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.249    */1.109         */-0.049        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.246    */1.154         */-0.046        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.261    */1.164         */-0.061        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.261    */1.197         */-0.061        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.237    */1.207         */-0.037        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.246    */1.228         */-0.046        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.263    */1.253         */-0.063        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.261    */1.264         */-0.061        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.257    */1.287         */-0.057        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.259    */1.289         */-0.059        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.262    */1.298         */-0.062        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.262    */1.415         */-0.062        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.259    */1.466         */-0.059        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.263    */1.504         */-0.063        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.237    */1.530         */-0.037        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0]/D    1
Clock(R)->Clock(R)	-0.300   */1.543         */0.500         Env_Out[12]    1
Clock(R)->Clock(R)	0.260    */1.554         */-0.060        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.242    */1.586         */-0.042        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.260    */1.591         */-0.060        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.254    */1.593         */-0.054        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.259    */1.597         */-0.059        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[1]/D    1
Clock(R)->Clock(R)	-0.300   */1.620         */0.500         DC_Out[3]    1
Clock(R)->Clock(R)	0.258    */1.635         */-0.058        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[2]/D    1
Clock(R)->Clock(R)	-0.300   1.639/*         0.500/*         Env_Out[9]    1
Clock(R)->Clock(R)	0.258    */1.646         */-0.058        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[0]/D    1
Clock(R)->Clock(R)	-0.300   */1.657         */0.500         Env_Out[11]    1
Clock(R)->Clock(R)	0.245    */1.689         */-0.045        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[5]/D    1
Clock(R)->Clock(R)	-0.300   1.693/*         0.500/*         Env_Out[10]    1
Clock(R)->Clock(R)	-0.300   1.721/*         0.500/*         DC_Out[4]    1
Clock(R)->Clock(R)	-0.300   */1.775         */0.500         DC_Out[7]    1
Clock(R)->Clock(R)	-0.300   1.807/*         0.500/*         DC_Out[2]    1
Clock(R)->Clock(R)	-0.300   1.814/*         0.500/*         DC_Out[1]    1
Clock(R)->Clock(R)	-0.300   1.814/*         0.500/*         DC_Out[12]    1
Clock(R)->Clock(R)	-0.300   */1.816         */0.500         DC_Out[6]    1
Clock(R)->Clock(R)	-0.300   */1.860         */0.500         DC_Out[8]    1
Clock(R)->Clock(R)	0.256    */1.878         */-0.056        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.256    */1.959         */-0.056        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.207    */1.961         */-0.007        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10]/D    1
Clock(R)->Clock(R)	-0.300   1.968/*         0.500/*         DC_Out[0]    1
Clock(R)->Clock(R)	-0.300   2.056/*         0.500/*         DC_Out[11]    1
Clock(R)->Clock(R)	-0.300   2.112/*         0.500/*         DC_Out[5]    1
Clock(R)->Clock(R)	-0.300   2.140/*         0.500/*         Env_Out[6]    1
Clock(R)->Clock(R)	-0.300   2.145/*         0.500/*         Env_Out[7]    1
Clock(R)->Clock(R)	-0.300   */2.146         */0.500         Env_Out[8]    1
Clock(R)->Clock(R)	-0.300   */2.156         */0.500         Env_Out[2]    1
Clock(R)->Clock(R)	-0.300   */2.193         */0.500         Env_Out[3]    1
Clock(R)->Clock(R)	-0.300   */2.205         */0.500         Env_Out[1]    1
Clock(R)->Clock(R)	-0.300   */2.435         */0.500         Env_Out[4]    1
Clock(R)->Clock(R)	-0.300   2.442/*         0.500/*         Env_Out[5]    1
Clock(R)->Clock(R)	0.231    */2.454         */-0.031        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9]/D    1
Clock(R)->Clock(R)	-0.300   2.467/*         0.500/*         DC_Out[10]    1
Clock(R)->Clock(R)	-0.300   */2.985         */0.500         DC_Out[9]    1
