INFO-FLOW: Workspace /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1 opened at Tue Apr 04 23:19:53 IST 2023
Execute     config_clock -quiet -name default -period 10000 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10000ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7a200t-fbg676-2 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data single -quiet 
Command       ap_part_info done; 0.81 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a200t:-fbg676:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7a200t-fbg676-2 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data resources 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 33650} {LUT 134600} {FF 269200} {DSP48E 740} {BRAM 730} {URAM 0} 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.89 sec.
Execute     ap_part_info -data single -name xc7a200t-fbg676-2 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data resources 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 33650} {LUT 134600} {FF 269200} {DSP48E 740} {BRAM 730} {URAM 0} 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.99 sec.
Execute   set_part xc7a200t-fbg676-2 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data single -quiet 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a200t:-fbg676:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7a200t-fbg676-2 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data resources 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 33650} {LUT 134600} {FF 269200} {DSP48E 740} {BRAM 730} {URAM 0} 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/artix7/artix7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute     get_default_platform 
Execute   create_clock -period 10000 -name default 
Execute   source ./crypto_sign/solution1/directives.tcl 
Execute     set_directive_top -name crypto_sign crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute     set_directive_top -name crypto_sign crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute     set_directive_top -name crypto_sign crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute     set_directive_top -name crypto_sign crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute     set_directive_top -name crypto_sign crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute     set_directive_top -name crypto_sign crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute     set_directive_top -name crypto_sign crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute     set_directive_top -name crypto_sign crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute     set_directive_top -name crypto_sign crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute     set_directive_top -name crypto_sign crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute     set_directive_top -name crypto_sign crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute     set_directive_top -name crypto_sign crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute     set_directive_top -name crypto_sign crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute     set_directive_top -name crypto_sign crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling aes.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted aes.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "aes.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pp.0.c" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E aes.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pp.0.c
Command       clang done; 1.17 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pp.0.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pp.0.c"  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pp.0.c -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc
Command       clang done; 1.17 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.aes.pp.0.c.diag.yml /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.aes.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.aes.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.aes.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.aes.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.aes.pp.0.c.err.log 
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.aes.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.aes.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pragma.1.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.bc
Command       clang done; 1.18 sec.
INFO: [HLS 200-10] Analyzing design file 'aes256ctr.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling aes256ctr.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted aes256ctr.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "aes256ctr.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E aes256ctr.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c
Command       clang done; 1.18 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c"  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc
Command       clang done; 1.19 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.aes256ctr.pp.0.c.diag.yml /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.aes256ctr.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.aes256ctr.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.aes256ctr.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.aes256ctr.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.aes256ctr.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.aes256ctr.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.aes256ctr.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pragma.1.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.bc
Command       clang done; 1.18 sec.
INFO: [HLS 200-10] Analyzing design file 'fips202.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fips202.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted fips202.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "fips202.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E fips202.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c
Command       clang done; 1.17 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c"  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc
Command       clang done; 1.18 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.fips202.pp.0.c.diag.yml /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.fips202.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.fips202.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.fips202.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.fips202.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.fips202.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.fips202.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.fips202.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pragma.1.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.bc
Command       clang done; 1.22 sec.
INFO: [HLS 200-10] Analyzing design file 'ntt.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ntt.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted ntt.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "ntt.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ntt.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c
Command       clang done; 1.18 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c"  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc
Command       clang done; 1.17 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.ntt.pp.0.c.diag.yml /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.ntt.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.ntt.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.ntt.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.ntt.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.ntt.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.ntt.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.ntt.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pragma.1.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.bc
Command       clang done; 1.17 sec.
INFO: [HLS 200-10] Analyzing design file 'packing.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling packing.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted packing.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "packing.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pp.0.c" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E packing.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pp.0.c
Command       clang done; 1.18 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pp.0.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pp.0.c"  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pp.0.c -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc
Command       clang done; 1.18 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.packing.pp.0.c.diag.yml /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.packing.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.packing.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.packing.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.packing.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.packing.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.packing.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.packing.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pragma.1.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.bc
Command       clang done; 1.18 sec.
INFO: [HLS 200-10] Analyzing design file 'poly.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling poly.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted poly.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "poly.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pp.0.c" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E poly.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pp.0.c
Command       clang done; 1.18 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pp.0.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pp.0.c"  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pp.0.c -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc
Command       clang done; 1.19 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.poly.pp.0.c.diag.yml /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.poly.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.poly.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.poly.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.poly.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.poly.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.poly.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.poly.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pragma.1.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.bc
Command       clang done; 1.19 sec.
INFO: [HLS 200-10] Analyzing design file 'polyvec.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling polyvec.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted polyvec.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "polyvec.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E polyvec.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c
Command       clang done; 1.18 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c"  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc
Command       clang done; 1.18 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.polyvec.pp.0.c.diag.yml /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.polyvec.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.polyvec.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.polyvec.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.polyvec.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.polyvec.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.polyvec.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.polyvec.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pragma.1.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.bc
Command       clang done; 1.2 sec.
INFO: [HLS 200-10] Analyzing design file 'reduce.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling reduce.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted reduce.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "reduce.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E reduce.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c
Command       clang done; 1.18 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c"  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc
Command       clang done; 1.17 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.reduce.pp.0.c.diag.yml /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.reduce.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.reduce.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.reduce.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.reduce.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.reduce.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.reduce.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.reduce.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pragma.1.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.bc
Command       clang done; 1.18 sec.
INFO: [HLS 200-10] Analyzing design file 'rng.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling rng.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted rng.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "rng.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pp.0.c" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E rng.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pp.0.c
Command       clang done; 1.18 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pp.0.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pp.0.c"  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pp.0.c -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc
Command       clang done; 1.18 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.rng.pp.0.c.diag.yml /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.rng.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.rng.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.rng.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.rng.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.rng.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.rng.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.rng.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pragma.1.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.bc
Command       clang done; 1.18 sec.
INFO: [HLS 200-10] Analyzing design file 'rounding.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling rounding.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted rounding.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "rounding.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E rounding.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c
Command       clang done; 1.17 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c"  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc
Command       clang done; 1.18 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.rounding.pp.0.c.diag.yml /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.rounding.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.rounding.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.rounding.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.rounding.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.rounding.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.rounding.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.rounding.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pragma.1.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.bc
Command       clang done; 1.18 sec.
INFO: [HLS 200-10] Analyzing design file 'sign.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling sign.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted sign.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "sign.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pp.0.c" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E sign.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pp.0.c
Command       clang done; 1.19 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pp.0.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pp.0.c"  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pp.0.c -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc
Command       clang done; 1.18 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.sign.pp.0.c.diag.yml /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.sign.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.sign.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.sign.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.sign.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.sign.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.sign.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.sign.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pragma.1.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.bc
Command       clang done; 1.18 sec.
INFO: [HLS 200-10] Analyzing design file 'symmetric-aes.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling symmetric-aes.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted symmetric-aes.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "symmetric-aes.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E symmetric-aes.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c
Command       clang done; 1.17 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c"  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc
Command       clang done; 1.18 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.symmetric-aes.pp.0.c.diag.yml /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.symmetric-aes.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.symmetric-aes.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.symmetric-aes.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.symmetric-aes.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.symmetric-aes.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.symmetric-aes.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.symmetric-aes.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pragma.1.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.bc
Command       clang done; 1.17 sec.
INFO: [HLS 200-10] Analyzing design file 'symmetric-shake.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling symmetric-shake.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted symmetric-shake.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "symmetric-shake.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E symmetric-shake.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c
Command       clang done; 1.18 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c"  -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/useless.bc
Command       clang done; 1.18 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
INFO-FLOW: Setting directive 'TOP' name=crypto_sign 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c std=gnu89 -directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.symmetric-shake.pp.0.c.diag.yml /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.symmetric-shake.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-dataflow-lawyer.symmetric-shake.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.symmetric-shake.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.symmetric-shake.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/tidy-3.1.symmetric-shake.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.symmetric-shake.pp.0.c.out.log 2> /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/xilinx-legacy-rewriter.symmetric-shake.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pragma.1.c std=gnu89 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.bc
Command       clang done; 1.19 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes.g.bc /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/aes256ctr.g.bc /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/fips202.g.bc /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.g.bc /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/packing.g.bc /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly.g.bc /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvec.g.bc /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/reduce.g.bc /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rng.g.bc /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rounding.g.bc /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/sign.g.bc /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-aes.g.bc /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/symmetric-shake.g.bc -hls-opt -except-internalize crypto_sign -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.62 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 930.941 ; gain = 526.004 ; free physical = 458 ; free virtual = 8890
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 930.941 ; gain = 526.004 ; free physical = 458 ; free virtual = 8890
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.pp.bc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.6 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top crypto_sign -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.g.0.bc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'crypto_sign_signature' into 'crypto_sign' (sign.c:211).
Command         transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 930.941 ; gain = 526.004 ; free physical = 450 ; free virtual = 8882
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.g.1.bc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'keccak_init.1' into 'shake256_init.1' (fips202.c:648) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb.4167' (fips202.c:396) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb.3' (fips202.c:396) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_finalize' into 'shake256_finalize.1' (fips202.c:675) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeeze.1' (fips202.c:508) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.4' into 'keccak_squeeze.1' (fips202.c:519) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_init' into 'shake256_init' (fips202.c:648) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb.4' (fips202.c:396) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_finalize.1' into 'shake256_finalize' (fips202.c:675) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeeze.2' (fips202.c:508) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.4' into 'keccak_squeeze.2' (fips202.c:519) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_init' into 'shake256' (fips202.c:747) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_absorb.1' into 'shake256' (fips202.c:748) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_finalize' into 'shake256' (fips202.c:749) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_squeeze.1' into 'shake256' (fips202.c:750) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_init.1' into 'shake128_init' (fips202.c:573) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb.2' (fips202.c:396) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb' (fips202.c:396) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_finalize' into 'shake128_finalize' (fips202.c:600) automatically.
INFO: [XFORM 203-602] Inlining function 'shake128_init' into 'dilithium_shake128_stream_init' (symmetric-shake.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'shake128_absorb.1' into 'dilithium_shake128_stream_init' (symmetric-shake.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'shake128_absorb' into 'dilithium_shake128_stream_init' (symmetric-shake.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'shake128_finalize' into 'dilithium_shake128_stream_init' (symmetric-shake.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.1' into 'keccak_squeezeblocks.2' (fips202.c:477) automatically.
INFO: [XFORM 203-602] Inlining function 'dilithium_shake128_stream_init' into 'poly_uniform' (poly.c:372) automatically.
INFO: [XFORM 203-602] Inlining function 'shake128_squeezeblocks' into 'poly_uniform' (poly.c:373) automatically.
INFO: [XFORM 203-602] Inlining function 'montgomery_reduce' into 'ntt' (ntt.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_ntt' into 'polyvecl_ntt' (polyvec.c:101) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_ntt' into 'polyveck_ntt' (polyvec.c:283) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_init.1' into 'dilithium_shake256_stream_init' (symmetric-shake.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_absorb.3' into 'dilithium_shake256_stream_init' (symmetric-shake.c:29) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_absorb.2' into 'dilithium_shake256_stream_init' (symmetric-shake.c:30) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_finalize.1' into 'dilithium_shake256_stream_init' (symmetric-shake.c:31) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.3' into 'keccak_squeezeblocks' (fips202.c:477) automatically.
INFO: [XFORM 203-602] Inlining function 'dilithium_shake256_stream_init' into 'poly_uniform_gamma1' (poly.c:496) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_squeezeblocks.1' into 'poly_uniform_gamma1' (poly.c:497) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_uniform_gamma1' into 'polyvecl_uniform_gamma1' (polyvec.c:47) automatically.
INFO: [XFORM 203-602] Inlining function 'montgomery_reduce' into 'poly_pointwise_montgomery.1' (poly.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'montgomery_reduce' into 'poly_pointwise_montgomery' (poly.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_pointwise_montgomery.1' into 'polyvecl_pointwise_acc_montgomery' (polyvec.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_pointwise_montgomery' into 'polyvecl_pointwise_acc_montgomery' (polyvec.c:138) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_add' into 'polyvecl_pointwise_acc_montgomery' (polyvec.c:139) automatically.
INFO: [XFORM 203-602] Inlining function 'reduce32' into 'poly_reduce' (poly.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_reduce' into 'polyveck_reduce' (polyvec.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'montgomery_reduce' into 'invntt_tomont' (ntt.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_invntt_tomont' into 'polyveck_invntt_tomont' (polyvec.c:299) automatically.
INFO: [XFORM 203-602] Inlining function 'caddq' into 'poly_caddq' (poly.c:51) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_caddq' into 'polyveck_caddq' (polyvec.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose' into 'poly_decompose' (poly.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_decompose' into 'polyveck_decompose' (polyvec.c:372) automatically.
INFO: [XFORM 203-602] Inlining function 'polyw1_pack' into 'polyveck_pack_w1' (polyvec.c:419) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeeze' (fips202.c:508) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.4' into 'keccak_squeeze' (fips202.c:519) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb.1' (fips202.c:396) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.2' into 'keccak_squeezeblocks.1' (fips202.c:477) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_init.1' into 'poly_challenge' (poly.c:517) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_absorb' into 'poly_challenge' (poly.c:518) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_finalize.1' into 'poly_challenge' (poly.c:519) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_squeezeblocks' into 'poly_challenge' (poly.c:520) automatically.
INFO: [XFORM 203-602] Inlining function 'montgomery_reduce' into 'ntt.1' (ntt.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'montgomery_reduce' into 'poly_pointwise_montgomery.2' (poly.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_pointwise_montgomery.2' into 'polyvecl_pointwise_poly_montgomery' (polyvec.c:115) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_invntt_tomont' into 'polyvecl_invntt_tomont' (polyvec.c:108) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_add.1' into 'polyvecl_add' (polyvec.c:86) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_reduce' into 'polyvecl_reduce' (polyvec.c:54) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_chknorm' into 'polyvecl_chknorm' (polyvec.c:159) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_pointwise_montgomery.2' into 'polyveck_pointwise_poly_montgomery' (polyvec.c:306) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_sub' into 'polyveck_sub' (polyvec.c:253) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_chknorm' into 'polyveck_chknorm' (polyvec.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_add.1' into 'polyveck_add' (polyvec.c:235) automatically.
INFO: [XFORM 203-602] Inlining function 'make_hint' into 'poly_make_hint' (poly.c:249) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_make_hint' into 'polyveck_make_hint' (polyvec.c:393) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_init.1' into 'crypto_sign' (sign.c:104->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_absorb.3' into 'crypto_sign' (sign.c:105->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_absorb.4' into 'crypto_sign' (sign.c:106->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_finalize.1' into 'crypto_sign' (sign.c:107->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_squeeze.2' into 'crypto_sign' (sign.c:108->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256' into 'crypto_sign' (sign.c:113->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyvec_matrix_expand' into 'crypto_sign' (sign.c:117->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyvecl_ntt' into 'crypto_sign' (sign.c:118->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyveck_ntt' into 'crypto_sign' (sign.c:119->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyvec_matrix_pointwise_montgomery' into 'crypto_sign' (sign.c:129->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_squeeze' into 'crypto_sign' (sign.c:142->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_ntt.1' into 'crypto_sign' (sign.c:144->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyvecl_pointwise_poly_montgomery' into 'crypto_sign' (sign.c:147->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyvecl_invntt_tomont' into 'crypto_sign' (sign.c:148->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyvecl_add' into 'crypto_sign' (sign.c:149->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyvecl_reduce' into 'crypto_sign' (sign.c:150->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyveck_sub' into 'crypto_sign' (sign.c:158->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyveck_add' into 'crypto_sign' (sign.c:170->sign.c:211) automatically.
Command         transform done; 0.63 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 930.941 ; gain = 526.004 ; free physical = 448 ; free virtual = 8881
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.g.1.bc to /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.o.1.bc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'state.pos' (fips202.c:745) automatically.
INFO: [XFORM 203-102] Partitioning array 'state.s' (fips202.c:745) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_init.1' into 'shake256_init.1' (fips202.c:648) automatically.
INFO: [XFORM 203-602] Inlining function 'load64.1' into 'keccak_absorb.4203' (fips202.c:410) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb.4203' (fips202.c:427) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb.3' (fips202.c:396) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_finalize' into 'shake256_finalize.1' (fips202.c:675) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.4' into 'keccak_squeeze.1' (fips202.c:528) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeeze.1' (fips202.c:556) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_init' into 'shake256_init' (fips202.c:648) automatically.
INFO: [XFORM 203-602] Inlining function 'load64.1' into 'keccak_absorb.4' (fips202.c:410) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb.4' (fips202.c:427) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_finalize.1' into 'shake256_finalize' (fips202.c:675) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.4' into 'keccak_squeeze.2' (fips202.c:528) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeeze.2' (fips202.c:556) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_init' into 'shake256' (fips202.c:747) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_absorb.1' into 'shake256' (fips202.c:748) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_finalize' into 'shake256' (fips202.c:749) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_squeeze.1' into 'shake256' (fips202.c:750) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_init.1' into 'shake128_init' (fips202.c:573) automatically.
INFO: [XFORM 203-602] Inlining function 'load64.1' into 'keccak_absorb.2' (fips202.c:410) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb.2' (fips202.c:427) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb' (fips202.c:396) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_finalize' into 'shake128_finalize' (fips202.c:600) automatically.
INFO: [XFORM 203-602] Inlining function 'shake128_init' into 'dilithium_shake128_stream_init' (symmetric-shake.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'shake128_absorb.1' into 'dilithium_shake128_stream_init' (symmetric-shake.c:15) automatically.
INFO: [XFORM 203-602] Inlining function 'shake128_absorb' into 'dilithium_shake128_stream_init' (symmetric-shake.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'shake128_finalize' into 'dilithium_shake128_stream_init' (symmetric-shake.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.1' into 'keccak_squeezeblocks.2' (fips202.c:477) automatically.
INFO: [XFORM 203-602] Inlining function 'dilithium_shake128_stream_init' into 'poly_uniform' (poly.c:372) automatically.
INFO: [XFORM 203-602] Inlining function 'shake128_squeezeblocks' into 'poly_uniform' (poly.c:373) automatically.
INFO: [XFORM 203-602] Inlining function 'montgomery_reduce' into 'ntt' (ntt.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_ntt' into 'polyvecl_ntt' (polyvec.c:101) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_ntt' into 'polyveck_ntt' (polyvec.c:283) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_init.1' into 'dilithium_shake256_stream_init' (symmetric-shake.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_absorb.3' into 'dilithium_shake256_stream_init' (symmetric-shake.c:29) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_absorb.2' into 'dilithium_shake256_stream_init' (symmetric-shake.c:30) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_finalize.1' into 'dilithium_shake256_stream_init' (symmetric-shake.c:31) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.3' into 'keccak_squeezeblocks' (fips202.c:477) automatically.
INFO: [XFORM 203-602] Inlining function 'dilithium_shake256_stream_init' into 'poly_uniform_gamma1' (poly.c:496) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_squeezeblocks.1' into 'poly_uniform_gamma1' (poly.c:497) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_uniform_gamma1' into 'polyvecl_uniform_gamma1' (polyvec.c:47) automatically.
INFO: [XFORM 203-602] Inlining function 'montgomery_reduce' into 'poly_pointwise_montgomery.1' (poly.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'montgomery_reduce' into 'poly_pointwise_montgomery' (poly.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_pointwise_montgomery.1' into 'polyvecl_pointwise_acc_montgomery' (polyvec.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_pointwise_montgomery' into 'polyvecl_pointwise_acc_montgomery' (polyvec.c:138) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_add.1' into 'polyvecl_pointwise_acc_montgomery' (polyvec.c:139) automatically.
INFO: [XFORM 203-602] Inlining function 'reduce32' into 'poly_reduce' (poly.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_reduce' into 'polyveck_reduce' (polyvec.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'montgomery_reduce' into 'invntt_tomont' (ntt.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_invntt_tomont' into 'polyveck_invntt_tomont' (polyvec.c:299) automatically.
INFO: [XFORM 203-602] Inlining function 'caddq' into 'poly_caddq' (poly.c:51) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_caddq' into 'polyveck_caddq' (polyvec.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose' into 'poly_decompose' (poly.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_decompose' into 'polyveck_decompose' (polyvec.c:372) automatically.
INFO: [XFORM 203-602] Inlining function 'polyw1_pack' into 'polyveck_pack_w1' (polyvec.c:419) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.4' into 'keccak_squeeze' (fips202.c:528) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeeze' (fips202.c:556) automatically.
INFO: [XFORM 203-602] Inlining function 'load64.2' into 'keccak_absorb.1' (fips202.c:410) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'keccak_absorb.1' (fips202.c:427) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.2' into 'keccak_squeezeblocks.1' (fips202.c:477) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_init.1' into 'poly_challenge' (poly.c:517) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_absorb' into 'poly_challenge' (poly.c:518) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_finalize.1' into 'poly_challenge' (poly.c:519) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_squeezeblocks' into 'poly_challenge' (poly.c:520) automatically.
INFO: [XFORM 203-602] Inlining function 'montgomery_reduce' into 'ntt.1' (ntt.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'montgomery_reduce' into 'poly_pointwise_montgomery.2' (poly.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_pointwise_montgomery.2' into 'polyvecl_pointwise_poly_montgomery' (polyvec.c:115) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_invntt_tomont' into 'polyvecl_invntt_tomont' (polyvec.c:108) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_add' into 'polyvecl_add' (polyvec.c:86) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_reduce' into 'polyvecl_reduce' (polyvec.c:54) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_chknorm' into 'polyvecl_chknorm' (polyvec.c:159) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_pointwise_montgomery.2' into 'polyveck_pointwise_poly_montgomery' (polyvec.c:306) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_sub' into 'polyveck_sub' (polyvec.c:253) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_chknorm' into 'polyveck_chknorm' (polyvec.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_add' into 'polyveck_add' (polyvec.c:235) automatically.
INFO: [XFORM 203-602] Inlining function 'make_hint' into 'poly_make_hint' (poly.c:249) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_make_hint' into 'polyveck_make_hint' (polyvec.c:393) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_init.1' into 'crypto_sign' (sign.c:104->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_absorb.3' into 'crypto_sign' (sign.c:105->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_absorb.4' into 'crypto_sign' (sign.c:106->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_finalize.1' into 'crypto_sign' (sign.c:107->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_squeeze.2' into 'crypto_sign' (sign.c:108->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256' into 'crypto_sign' (sign.c:113->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyvec_matrix_expand' into 'crypto_sign' (sign.c:117->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyvecl_ntt' into 'crypto_sign' (sign.c:118->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyveck_ntt' into 'crypto_sign' (sign.c:119->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyvec_matrix_pointwise_montgomery' into 'crypto_sign' (sign.c:129->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyveck_decompose' into 'crypto_sign' (sign.c:135->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_squeeze' into 'crypto_sign' (sign.c:142->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'poly_ntt.1' into 'crypto_sign' (sign.c:144->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyvecl_pointwise_poly_montgomery' into 'crypto_sign' (sign.c:147->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyvecl_invntt_tomont' into 'crypto_sign' (sign.c:148->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyvecl_add' into 'crypto_sign' (sign.c:149->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyvecl_reduce' into 'crypto_sign' (sign.c:150->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyveck_sub' into 'crypto_sign' (sign.c:158->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyveck_add' into 'crypto_sign' (sign.c:170->sign.c:211) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'Loop-0' in function 'keccak_squeeze.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'Loop-0' in function 'keccak_squeeze.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'Loop-0' in function 'keccak_squeeze.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'Loop-0' in function 'keccak_squeeze.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 4 for loop 'Loop-0' in function 'keccak_squeeze'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'Loop-0' in function 'keccak_squeeze'.
INFO: [XFORM 203-102] Automatically partitioning small array 't.i.i' (symmetric-shake.c:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 't.i' (symmetric-shake.c:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 't.i.i' (symmetric-shake.c:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't.i' (symmetric-shake.c:10) in dimension 1 completely.
Command         transform done; 2.12 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (poly.c:249:20) to (poly.c:248:23) in function 'polyveck_make_hint'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'keccak_absorb.2' into 'poly_uniform' (fips202.c:588->symmetric-shake.c:15->poly.c:372) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_absorb.4203' into 'polyvecl_uniform_gamma1' (fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47) automatically.
INFO: [XFORM 203-602] Inlining function 'polyz_unpack' into 'polyvecl_uniform_gamma1' (poly.c:498->polyvec.c:47) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_absorb.1' into 'poly_challenge' (fips202.c:663->poly.c:518) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze.1' into 'crypto_sign' (fips202.c:710->sign.c:108->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_absorb.4' into 'crypto_sign' (fips202.c:663->fips202.c:748->sign.c:113->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze.2' into 'crypto_sign' (fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze' into 'crypto_sign' (fips202.c:710->sign.c:142->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyvecl_chknorm' into 'crypto_sign' (sign.c:151->sign.c:211) automatically.
INFO: [XFORM 203-602] Inlining function 'polyveck_make_hint' into 'crypto_sign' (sign.c:172->sign.c:211) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'keccak_squeezeblocks.2' (fips202.c:47:15)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'keccak_absorb.3' (fips202.c:30:15)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'keccak_absorb' (fips202.c:380)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute.1' (fips202.c:86:1)...70 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (fips202.c:86)...70 expression(s) balanced.
Command         transform done; 1.44 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 930.941 ; gain = 526.004 ; free physical = 425 ; free virtual = 8858
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.o.2.bc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'polyvecl_uniform_gamma1'.
WARNING: [XFORM 203-631] Renaming function 'polyvecl_uniform_gamma1' to 'polyvecl_uniform_gam' (fips202.c:25:15)
WARNING: [XFORM 203-631] Renaming function 'polyvecl_pointwise_acc_montgomery' to 'polyvecl_pointwise_a' (poly.c:18:23)
WARNING: [XFORM 203-631] Renaming function 'polyveck_pointwise_poly_montgomery' to 'polyveck_pointwise_p' (poly.c:18:23)
WARNING: [XFORM 203-631] Renaming function 'polyveck_invntt_tomont' to 'polyveck_invntt_tomo' (polyvec.c:160:21)
WARNING: [XFORM 203-631] Renaming function 'KeccakF1600_StatePermute.1' to 'KeccakF1600_StatePer' (fips202.c:86:1)
WARNING: [XFORM 203-631] Renaming function 'KeccakF1600_StatePermute' to 'KeccakF1600_StatePer.1' (fips202.c:86:1)
INFO: [HLS 200-472] Inferring partial write operation for 'rho' (packing.c:127:5)
INFO: [HLS 200-472] Inferring partial write operation for 'rho' (packing.c:131:5)
INFO: [HLS 200-472] Inferring partial write operation for 'rho' (packing.c:135:5)
INFO: [HLS 200-472] Inferring partial write operation for 'v.vec.coeffs' (poly.c:33:20)
INFO: [HLS 200-472] Inferring partial write operation for 'r.vec.coeffs' (poly.c:181:20)
INFO: [HLS 200-472] Inferring partial write operation for 'v.vec.coeffs' (poly.c:51:20)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:363:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:417:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:450:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:451:3)
INFO: [HLS 200-472] Inferring partial write operation for 'c.coeffs' (poly.c:528:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c.coeffs' (poly.c:539:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c.coeffs' (poly.c:540:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (ntt.c:59:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (ntt.c:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (fips202.c:48:5)
INFO: [HLS 200-472] Inferring partial write operation for 's' (fips202.c:417:19)
INFO: [HLS 200-472] Inferring partial write operation for 't' (fips202.c:387:21)
INFO: [HLS 200-472] Inferring partial write operation for 's' (fips202.c:401:21)
INFO: [HLS 200-472] Inferring partial write operation for 's' (fips202.c:410:15)
INFO: [HLS 200-472] Inferring partial write operation for 't' (fips202.c:424:7)
INFO: [HLS 200-472] Inferring partial write operation for 't' (fips202.c:426:7)
INFO: [HLS 200-472] Inferring partial write operation for 's' (fips202.c:427:17)
INFO: [HLS 200-472] Inferring partial write operation for 't' (fips202.c:392:7)
INFO: [HLS 200-472] Inferring partial write operation for 's' (fips202.c:396:21)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:363:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:450:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:451:3)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (fips202.c:541:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (fips202.c:542:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (fips202.c:543:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (fips202.c:544:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (fips202.c:545:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (fips202.c:546:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (fips202.c:547:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (fips202.c:548:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0].s' (fips202.c:363:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0].s' (fips202.c:417:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0].s' (fips202.c:450:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0].s' (fips202.c:451:3)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (fips202.c:541:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (fips202.c:542:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (fips202.c:543:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (fips202.c:544:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (fips202.c:545:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (fips202.c:546:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (fips202.c:547:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (fips202.c:548:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (sign.c:125:3)
INFO: [HLS 200-472] Inferring partial write operation for 'w0.vec.coeffs' (poly.c:226:21)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:363:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:450:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:451:3)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (poly.c:181:20)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (poly.c:88:5)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (poly.c:33:20)
INFO: [HLS 200-472] Inferring partial write operation for 'w0.vec.coeffs' (poly.c:109:5)
INFO: [HLS 200-472] Inferring partial write operation for 'w0.vec.coeffs' (poly.c:88:5)
INFO: [HLS 200-472] Inferring partial write operation for 'h.vec.coeffs' (poly.c:249:20)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:325:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:326:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:327:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:328:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:329:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:330:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:331:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:332:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:333:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:334:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:335:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:336:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:337:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:338:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:339:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:340:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:341:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:342:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:343:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:344:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:345:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:346:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:347:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:348:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fips202.c:349:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (poly.c:344:7)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:363:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:417:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:450:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:451:3)
INFO: [HLS 200-472] Inferring partial write operation for 'v.vec.coeffs' (poly.c:875:5)
INFO: [HLS 200-472] Inferring partial write operation for 'v.vec.coeffs' (poly.c:876:5)
INFO: [HLS 200-472] Inferring partial write operation for 'v.vec.coeffs' (poly.c:877:5)
INFO: [HLS 200-472] Inferring partial write operation for 'v.vec.coeffs' (poly.c:878:5)
INFO: [HLS 200-472] Inferring partial write operation for 'w.coeffs' (poly.c:181:20)
INFO: [HLS 200-472] Inferring partial write operation for 't.coeffs' (poly.c:181:20)
INFO: [HLS 200-472] Inferring partial write operation for 'w.coeffs' (poly.c:88:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (poly.c:775:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (poly.c:776:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (poly.c:777:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (poly.c:778:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (poly.c:779:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (poly.c:780:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (poly.c:781:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (poly.c:782:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (poly.c:608:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (poly.c:609:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (poly.c:610:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (poly.c:611:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (poly.c:612:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (poly.c:613:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (poly.c:614:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (poly.c:615:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:363:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:417:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:450:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (fips202.c:451:3)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (poly.c:380:7)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (ntt.c:88:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (ntt.c:90:22)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (ntt.c:96:12)
Command         transform done; 4.04 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1186.941 ; gain = 782.004 ; free physical = 167 ; free virtual = 8601
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 9.07 sec.
Command     elaborate done; 57.47 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign' ...
Execute       ap_set_top_model crypto_sign 
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.4203' to 'keccak_absorb_4203'.
WARNING: [SYN 201-103] Legalizing function name 'load64.2' to 'load64_2'.
WARNING: [SYN 201-103] Legalizing function name 'KeccakF1600_StatePer.1' to 'KeccakF1600_StatePer_1'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.3' to 'keccak_absorb_3'.
WARNING: [SYN 201-103] Legalizing function name 'load64.3' to 'load64_3'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_squeezeblocks.2' to 'keccak_squeezeblocks_2'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_squeezeblocks.1' to 'keccak_squeezeblocks_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt.1' to 'ntt_1'.
Execute       get_model_list crypto_sign -filter all-wo-channel -topdown 
Execute       preproc_iomode -model crypto_sign 
Execute       preproc_iomode -model pack_sig 
Execute       preproc_iomode -model polyz_pack 
Execute       preproc_iomode -model polyveck_chknorm 
Execute       preproc_iomode -model polyveck_pointwise_p 
Execute       preproc_iomode -model ntt.1 
Execute       preproc_iomode -model poly_challenge 
Execute       preproc_iomode -model keccak_squeezeblocks.1 
Execute       preproc_iomode -model polyveck_pack_w1 
Execute       preproc_iomode -model polyveck_caddq 
Execute       preproc_iomode -model polyveck_invntt_tomo 
Execute       preproc_iomode -model invntt_tomont 
Execute       preproc_iomode -model polyveck_reduce 
Execute       preproc_iomode -model polyvecl_pointwise_a 
Execute       preproc_iomode -model polyvecl_uniform_gam 
Execute       preproc_iomode -model keccak_squeezeblocks 
Execute       preproc_iomode -model ntt 
Execute       preproc_iomode -model poly_uniform 
Execute       preproc_iomode -model rej_uniform 
Execute       preproc_iomode -model keccak_squeezeblocks.2 
Execute       preproc_iomode -model keccak_absorb 
Execute       preproc_iomode -model load64.3 
Execute       preproc_iomode -model KeccakF1600_StatePer 
Execute       preproc_iomode -model keccak_absorb.3 
Execute       preproc_iomode -model KeccakF1600_StatePer.1 
Execute       preproc_iomode -model load64.2 
Execute       preproc_iomode -model keccak_absorb.4203 
Execute       preproc_iomode -model unpack_sk 
Execute       preproc_iomode -model polyt0_unpack 
Execute       preproc_iomode -model polyeta_unpack 
Execute       get_model_list crypto_sign -filter all-wo-channel 
INFO-FLOW: Model list for configure: polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign
INFO-FLOW: Configuring Module : polyeta_unpack ...
Execute       set_default_model polyeta_unpack 
Execute       apply_spec_resource_limit polyeta_unpack 
INFO-FLOW: Configuring Module : polyt0_unpack ...
Execute       set_default_model polyt0_unpack 
Execute       apply_spec_resource_limit polyt0_unpack 
INFO-FLOW: Configuring Module : unpack_sk ...
Execute       set_default_model unpack_sk 
Execute       apply_spec_resource_limit unpack_sk 
INFO-FLOW: Configuring Module : keccak_absorb.4203 ...
Execute       set_default_model keccak_absorb.4203 
Execute       apply_spec_resource_limit keccak_absorb.4203 
INFO-FLOW: Configuring Module : load64.2 ...
Execute       set_default_model load64.2 
Execute       apply_spec_resource_limit load64.2 
INFO-FLOW: Configuring Module : KeccakF1600_StatePer.1 ...
Execute       set_default_model KeccakF1600_StatePer.1 
Execute       apply_spec_resource_limit KeccakF1600_StatePer.1 
INFO-FLOW: Configuring Module : keccak_absorb.3 ...
Execute       set_default_model keccak_absorb.3 
Execute       apply_spec_resource_limit keccak_absorb.3 
INFO-FLOW: Configuring Module : KeccakF1600_StatePer ...
Execute       set_default_model KeccakF1600_StatePer 
Execute       apply_spec_resource_limit KeccakF1600_StatePer 
INFO-FLOW: Configuring Module : load64.3 ...
Execute       set_default_model load64.3 
Execute       apply_spec_resource_limit load64.3 
INFO-FLOW: Configuring Module : keccak_absorb ...
Execute       set_default_model keccak_absorb 
Execute       apply_spec_resource_limit keccak_absorb 
INFO-FLOW: Configuring Module : keccak_squeezeblocks.2 ...
Execute       set_default_model keccak_squeezeblocks.2 
Execute       apply_spec_resource_limit keccak_squeezeblocks.2 
INFO-FLOW: Configuring Module : rej_uniform ...
Execute       set_default_model rej_uniform 
Execute       apply_spec_resource_limit rej_uniform 
INFO-FLOW: Configuring Module : poly_uniform ...
Execute       set_default_model poly_uniform 
Execute       apply_spec_resource_limit poly_uniform 
INFO-FLOW: Configuring Module : ntt ...
Execute       set_default_model ntt 
Execute       apply_spec_resource_limit ntt 
INFO-FLOW: Configuring Module : keccak_squeezeblocks ...
Execute       set_default_model keccak_squeezeblocks 
Execute       apply_spec_resource_limit keccak_squeezeblocks 
INFO-FLOW: Configuring Module : polyvecl_uniform_gam ...
Execute       set_default_model polyvecl_uniform_gam 
Execute       apply_spec_resource_limit polyvecl_uniform_gam 
INFO-FLOW: Configuring Module : polyvecl_pointwise_a ...
Execute       set_default_model polyvecl_pointwise_a 
Execute       apply_spec_resource_limit polyvecl_pointwise_a 
INFO-FLOW: Configuring Module : polyveck_reduce ...
Execute       set_default_model polyveck_reduce 
Execute       apply_spec_resource_limit polyveck_reduce 
INFO-FLOW: Configuring Module : invntt_tomont ...
Execute       set_default_model invntt_tomont 
Execute       apply_spec_resource_limit invntt_tomont 
INFO-FLOW: Configuring Module : polyveck_invntt_tomo ...
Execute       set_default_model polyveck_invntt_tomo 
Execute       apply_spec_resource_limit polyveck_invntt_tomo 
INFO-FLOW: Configuring Module : polyveck_caddq ...
Execute       set_default_model polyveck_caddq 
Execute       apply_spec_resource_limit polyveck_caddq 
INFO-FLOW: Configuring Module : polyveck_pack_w1 ...
Execute       set_default_model polyveck_pack_w1 
Execute       apply_spec_resource_limit polyveck_pack_w1 
INFO-FLOW: Configuring Module : keccak_squeezeblocks.1 ...
Execute       set_default_model keccak_squeezeblocks.1 
Execute       apply_spec_resource_limit keccak_squeezeblocks.1 
INFO-FLOW: Configuring Module : poly_challenge ...
Execute       set_default_model poly_challenge 
Execute       apply_spec_resource_limit poly_challenge 
INFO-FLOW: Configuring Module : ntt.1 ...
Execute       set_default_model ntt.1 
Execute       apply_spec_resource_limit ntt.1 
INFO-FLOW: Configuring Module : polyveck_pointwise_p ...
Execute       set_default_model polyveck_pointwise_p 
Execute       apply_spec_resource_limit polyveck_pointwise_p 
INFO-FLOW: Configuring Module : polyveck_chknorm ...
Execute       set_default_model polyveck_chknorm 
Execute       apply_spec_resource_limit polyveck_chknorm 
INFO-FLOW: Configuring Module : polyz_pack ...
Execute       set_default_model polyz_pack 
Execute       apply_spec_resource_limit polyz_pack 
INFO-FLOW: Configuring Module : pack_sig ...
Execute       set_default_model pack_sig 
Execute       apply_spec_resource_limit pack_sig 
INFO-FLOW: Configuring Module : crypto_sign ...
Execute       set_default_model crypto_sign 
Execute       apply_spec_resource_limit crypto_sign 
INFO-FLOW: Model list for preprocess: polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign
INFO-FLOW: Preprocessing Module: polyeta_unpack ...
Execute       set_default_model polyeta_unpack 
Execute       cdfg_preprocess -model polyeta_unpack 
Execute       rtl_gen_preprocess polyeta_unpack 
INFO-FLOW: Preprocessing Module: polyt0_unpack ...
Execute       set_default_model polyt0_unpack 
Execute       cdfg_preprocess -model polyt0_unpack 
Execute       rtl_gen_preprocess polyt0_unpack 
INFO-FLOW: Preprocessing Module: unpack_sk ...
Execute       set_default_model unpack_sk 
Execute       cdfg_preprocess -model unpack_sk 
Execute       rtl_gen_preprocess unpack_sk 
INFO-FLOW: Preprocessing Module: keccak_absorb.4203 ...
Execute       set_default_model keccak_absorb.4203 
Execute       cdfg_preprocess -model keccak_absorb.4203 
Execute       rtl_gen_preprocess keccak_absorb.4203 
INFO-FLOW: Preprocessing Module: load64.2 ...
Execute       set_default_model load64.2 
Execute       cdfg_preprocess -model load64.2 
Execute       rtl_gen_preprocess load64.2 
INFO-FLOW: Preprocessing Module: KeccakF1600_StatePer.1 ...
Execute       set_default_model KeccakF1600_StatePer.1 
Execute       cdfg_preprocess -model KeccakF1600_StatePer.1 
Execute       rtl_gen_preprocess KeccakF1600_StatePer.1 
INFO-FLOW: Preprocessing Module: keccak_absorb.3 ...
Execute       set_default_model keccak_absorb.3 
Execute       cdfg_preprocess -model keccak_absorb.3 
Execute       rtl_gen_preprocess keccak_absorb.3 
INFO-FLOW: Preprocessing Module: KeccakF1600_StatePer ...
Execute       set_default_model KeccakF1600_StatePer 
Execute       cdfg_preprocess -model KeccakF1600_StatePer 
Execute       rtl_gen_preprocess KeccakF1600_StatePer 
INFO-FLOW: Preprocessing Module: load64.3 ...
Execute       set_default_model load64.3 
Execute       cdfg_preprocess -model load64.3 
Execute       rtl_gen_preprocess load64.3 
INFO-FLOW: Preprocessing Module: keccak_absorb ...
Execute       set_default_model keccak_absorb 
Execute       cdfg_preprocess -model keccak_absorb 
Execute       rtl_gen_preprocess keccak_absorb 
INFO-FLOW: Preprocessing Module: keccak_squeezeblocks.2 ...
Execute       set_default_model keccak_squeezeblocks.2 
Execute       cdfg_preprocess -model keccak_squeezeblocks.2 
Execute       rtl_gen_preprocess keccak_squeezeblocks.2 
INFO-FLOW: Preprocessing Module: rej_uniform ...
Execute       set_default_model rej_uniform 
Execute       cdfg_preprocess -model rej_uniform 
Execute       rtl_gen_preprocess rej_uniform 
INFO-FLOW: Preprocessing Module: poly_uniform ...
Execute       set_default_model poly_uniform 
Execute       cdfg_preprocess -model poly_uniform 
Execute       rtl_gen_preprocess poly_uniform 
INFO-FLOW: Preprocessing Module: ntt ...
Execute       set_default_model ntt 
Execute       cdfg_preprocess -model ntt 
Execute       rtl_gen_preprocess ntt 
INFO-FLOW: Preprocessing Module: keccak_squeezeblocks ...
Execute       set_default_model keccak_squeezeblocks 
Execute       cdfg_preprocess -model keccak_squeezeblocks 
Execute       rtl_gen_preprocess keccak_squeezeblocks 
INFO-FLOW: Preprocessing Module: polyvecl_uniform_gam ...
Execute       set_default_model polyvecl_uniform_gam 
Execute       cdfg_preprocess -model polyvecl_uniform_gam 
Execute       rtl_gen_preprocess polyvecl_uniform_gam 
INFO-FLOW: Preprocessing Module: polyvecl_pointwise_a ...
Execute       set_default_model polyvecl_pointwise_a 
Execute       cdfg_preprocess -model polyvecl_pointwise_a 
Execute       rtl_gen_preprocess polyvecl_pointwise_a 
INFO-FLOW: Preprocessing Module: polyveck_reduce ...
Execute       set_default_model polyveck_reduce 
Execute       cdfg_preprocess -model polyveck_reduce 
Execute       rtl_gen_preprocess polyveck_reduce 
INFO-FLOW: Preprocessing Module: invntt_tomont ...
Execute       set_default_model invntt_tomont 
Execute       cdfg_preprocess -model invntt_tomont 
Execute       rtl_gen_preprocess invntt_tomont 
INFO-FLOW: Preprocessing Module: polyveck_invntt_tomo ...
Execute       set_default_model polyveck_invntt_tomo 
Execute       cdfg_preprocess -model polyveck_invntt_tomo 
Execute       rtl_gen_preprocess polyveck_invntt_tomo 
INFO-FLOW: Preprocessing Module: polyveck_caddq ...
Execute       set_default_model polyveck_caddq 
Execute       cdfg_preprocess -model polyveck_caddq 
Execute       rtl_gen_preprocess polyveck_caddq 
INFO-FLOW: Preprocessing Module: polyveck_pack_w1 ...
Execute       set_default_model polyveck_pack_w1 
Execute       cdfg_preprocess -model polyveck_pack_w1 
Execute       rtl_gen_preprocess polyveck_pack_w1 
INFO-FLOW: Preprocessing Module: keccak_squeezeblocks.1 ...
Execute       set_default_model keccak_squeezeblocks.1 
Execute       cdfg_preprocess -model keccak_squeezeblocks.1 
Execute       rtl_gen_preprocess keccak_squeezeblocks.1 
INFO-FLOW: Preprocessing Module: poly_challenge ...
Execute       set_default_model poly_challenge 
Execute       cdfg_preprocess -model poly_challenge 
Execute       rtl_gen_preprocess poly_challenge 
INFO-FLOW: Preprocessing Module: ntt.1 ...
Execute       set_default_model ntt.1 
Execute       cdfg_preprocess -model ntt.1 
Execute       rtl_gen_preprocess ntt.1 
INFO-FLOW: Preprocessing Module: polyveck_pointwise_p ...
Execute       set_default_model polyveck_pointwise_p 
Execute       cdfg_preprocess -model polyveck_pointwise_p 
Execute       rtl_gen_preprocess polyveck_pointwise_p 
INFO-FLOW: Preprocessing Module: polyveck_chknorm ...
Execute       set_default_model polyveck_chknorm 
Execute       cdfg_preprocess -model polyveck_chknorm 
Execute       rtl_gen_preprocess polyveck_chknorm 
INFO-FLOW: Preprocessing Module: polyz_pack ...
Execute       set_default_model polyz_pack 
Execute       cdfg_preprocess -model polyz_pack 
Execute       rtl_gen_preprocess polyz_pack 
INFO-FLOW: Preprocessing Module: pack_sig ...
Execute       set_default_model pack_sig 
Execute       cdfg_preprocess -model pack_sig 
Execute       rtl_gen_preprocess pack_sig 
INFO-FLOW: Preprocessing Module: crypto_sign ...
Execute       set_default_model crypto_sign 
Execute       cdfg_preprocess -model crypto_sign 
Execute       rtl_gen_preprocess crypto_sign 
INFO-FLOW: Model list for synthesis: polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'polyeta_unpack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model polyeta_unpack 
Execute       schedule -model polyeta_unpack 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.82 seconds; current allocated memory: 418.219 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyeta_unpack.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyeta_unpack.sched.adb -f 
INFO-FLOW: Finish scheduling polyeta_unpack.
Execute       set_default_model polyeta_unpack 
Execute       bind -model polyeta_unpack 
BIND OPTION: model=polyeta_unpack
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 418.605 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyeta_unpack.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyeta_unpack.bind.adb -f 
INFO-FLOW: Finish binding polyeta_unpack.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'polyt0_unpack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model polyt0_unpack 
Execute       schedule -model polyt0_unpack 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 419.187 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyt0_unpack.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyt0_unpack.sched.adb -f 
INFO-FLOW: Finish scheduling polyt0_unpack.
Execute       set_default_model polyt0_unpack 
Execute       bind -model polyt0_unpack 
BIND OPTION: model=polyt0_unpack
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 419.855 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyt0_unpack.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyt0_unpack.bind.adb -f 
INFO-FLOW: Finish binding polyt0_unpack.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_sk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model unpack_sk 
Execute       schedule -model unpack_sk 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 420.177 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/unpack_sk.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/unpack_sk.sched.adb -f 
INFO-FLOW: Finish scheduling unpack_sk.
Execute       set_default_model unpack_sk 
Execute       bind -model unpack_sk 
BIND OPTION: model=unpack_sk
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 420.515 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/unpack_sk.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/unpack_sk.bind.adb -f 
INFO-FLOW: Finish binding unpack_sk.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_4203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb.4203 
Execute       schedule -model keccak_absorb.4203 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 420.813 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_4203.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_4203.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb.4203.
Execute       set_default_model keccak_absorb.4203 
Execute       bind -model keccak_absorb.4203 
BIND OPTION: model=keccak_absorb.4203
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 420.958 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_4203.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_4203.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb.4203.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load64.2 
Execute       schedule -model load64.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 421.092 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_2.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_2.sched.adb -f 
INFO-FLOW: Finish scheduling load64.2.
Execute       set_default_model load64.2 
Execute       bind -model load64.2 
BIND OPTION: model=load64.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 421.185 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_2.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_2.bind.adb -f 
INFO-FLOW: Finish binding load64.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KeccakF1600_StatePer.1 
Execute       schedule -model KeccakF1600_StatePer.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 422.559 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer_1.verbose.sched.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer_1.sched.adb -f 
INFO-FLOW: Finish scheduling KeccakF1600_StatePer.1.
Execute       set_default_model KeccakF1600_StatePer.1 
Execute       bind -model KeccakF1600_StatePer.1 
BIND OPTION: model=KeccakF1600_StatePer.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 424.530 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer_1.verbose.bind.rpt 
Command       syn_report done; 0.31 sec.
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer_1.bind.adb -f 
INFO-FLOW: Finish binding KeccakF1600_StatePer.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb.3 
Execute       schedule -model keccak_absorb.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 425.187 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_3.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_3.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb.3.
Execute       set_default_model keccak_absorb.3 
Execute       bind -model keccak_absorb.3 
BIND OPTION: model=keccak_absorb.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 425.926 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_3.verbose.bind.rpt 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_3.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KeccakF1600_StatePer 
Execute       schedule -model KeccakF1600_StatePer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 427.546 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer.verbose.sched.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling KeccakF1600_StatePer.
Execute       set_default_model KeccakF1600_StatePer 
Execute       bind -model KeccakF1600_StatePer 
BIND OPTION: model=KeccakF1600_StatePer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 429.536 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer.verbose.bind.rpt 
Command       syn_report done; 0.3 sec.
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding KeccakF1600_StatePer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load64.3 
Execute       schedule -model load64.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 429.935 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_3.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_3.sched.adb -f 
INFO-FLOW: Finish scheduling load64.3.
Execute       set_default_model load64.3 
Execute       bind -model load64.3 
BIND OPTION: model=load64.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 430.029 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_3.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_3.bind.adb -f 
INFO-FLOW: Finish binding load64.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_absorb 
Execute       schedule -model keccak_absorb 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 430.573 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_absorb.
Execute       set_default_model keccak_absorb 
Execute       bind -model keccak_absorb 
BIND OPTION: model=keccak_absorb
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 431.507 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb.verbose.bind.rpt 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb.bind.adb -f 
INFO-FLOW: Finish binding keccak_absorb.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_squeezeblocks_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_squeezeblocks.2 
Execute       schedule -model keccak_squeezeblocks.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 431.949 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_2.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_2.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_squeezeblocks.2.
Execute       set_default_model keccak_squeezeblocks.2 
Execute       bind -model keccak_squeezeblocks.2 
BIND OPTION: model=keccak_squeezeblocks.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 432.172 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_2.verbose.bind.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_2.bind.adb -f 
INFO-FLOW: Finish binding keccak_squeezeblocks.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rej_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rej_uniform 
Execute       schedule -model rej_uniform 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 432.639 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rej_uniform.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rej_uniform.sched.adb -f 
INFO-FLOW: Finish scheduling rej_uniform.
Execute       set_default_model rej_uniform 
Execute       bind -model rej_uniform 
BIND OPTION: model=rej_uniform
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 432.829 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rej_uniform.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rej_uniform.bind.adb -f 
INFO-FLOW: Finish binding rej_uniform.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model poly_uniform 
Execute       schedule -model poly_uniform 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 433.272 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_uniform.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_uniform.sched.adb -f 
INFO-FLOW: Finish scheduling poly_uniform.
Execute       set_default_model poly_uniform 
Execute       bind -model poly_uniform 
BIND OPTION: model=poly_uniform
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.46 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 434.329 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_uniform.verbose.bind.rpt 
Command       syn_report done; 0.43 sec.
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_uniform.bind.adb -f 
INFO-FLOW: Finish binding poly_uniform.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ntt 
Execute       schedule -model ntt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 435.343 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.sched.adb -f 
INFO-FLOW: Finish scheduling ntt.
Execute       set_default_model ntt 
Execute       bind -model ntt 
BIND OPTION: model=ntt
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 435.598 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.bind.adb -f 
INFO-FLOW: Finish binding ntt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_squeezeblocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_squeezeblocks 
Execute       schedule -model keccak_squeezeblocks 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 435.756 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_squeezeblocks.
Execute       set_default_model keccak_squeezeblocks 
Execute       bind -model keccak_squeezeblocks 
BIND OPTION: model=keccak_squeezeblocks
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 435.992 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks.verbose.bind.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks.bind.adb -f 
INFO-FLOW: Finish binding keccak_squeezeblocks.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'polyvecl_uniform_gam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model polyvecl_uniform_gam 
Execute       schedule -model polyvecl_uniform_gam 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 436.767 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_uniform_gam.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_uniform_gam.sched.adb -f 
INFO-FLOW: Finish scheduling polyvecl_uniform_gam.
Execute       set_default_model polyvecl_uniform_gam 
Execute       bind -model polyvecl_uniform_gam 
BIND OPTION: model=polyvecl_uniform_gam
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 437.747 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_uniform_gam.verbose.bind.rpt 
Command       syn_report done; 0.46 sec.
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_uniform_gam.bind.adb -f 
INFO-FLOW: Finish binding polyvecl_uniform_gam.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'polyvecl_pointwise_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model polyvecl_pointwise_a 
Execute       schedule -model polyvecl_pointwise_a 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 438.632 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_pointwise_a.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_pointwise_a.sched.adb -f 
INFO-FLOW: Finish scheduling polyvecl_pointwise_a.
Execute       set_default_model polyvecl_pointwise_a 
Execute       bind -model polyvecl_pointwise_a 
BIND OPTION: model=polyvecl_pointwise_a
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 439.005 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_pointwise_a.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_pointwise_a.bind.adb -f 
INFO-FLOW: Finish binding polyvecl_pointwise_a.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'polyveck_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model polyveck_reduce 
Execute       schedule -model polyveck_reduce 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 439.169 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_reduce.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_reduce.sched.adb -f 
INFO-FLOW: Finish scheduling polyveck_reduce.
Execute       set_default_model polyveck_reduce 
Execute       bind -model polyveck_reduce 
BIND OPTION: model=polyveck_reduce
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 439.283 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_reduce.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_reduce.bind.adb -f 
INFO-FLOW: Finish binding polyveck_reduce.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_tomont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model invntt_tomont 
Execute       schedule -model invntt_tomont 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 439.632 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/invntt_tomont.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/invntt_tomont.sched.adb -f 
INFO-FLOW: Finish scheduling invntt_tomont.
Execute       set_default_model invntt_tomont 
Execute       bind -model invntt_tomont 
BIND OPTION: model=invntt_tomont
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 439.962 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/invntt_tomont.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/invntt_tomont.bind.adb -f 
INFO-FLOW: Finish binding invntt_tomont.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'polyveck_invntt_tomo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model polyveck_invntt_tomo 
Execute       schedule -model polyveck_invntt_tomo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 440.037 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_invntt_tomo.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_invntt_tomo.sched.adb -f 
INFO-FLOW: Finish scheduling polyveck_invntt_tomo.
Execute       set_default_model polyveck_invntt_tomo 
Execute       bind -model polyveck_invntt_tomo 
BIND OPTION: model=polyveck_invntt_tomo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 440.091 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_invntt_tomo.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_invntt_tomo.bind.adb -f 
INFO-FLOW: Finish binding polyveck_invntt_tomo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'polyveck_caddq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model polyveck_caddq 
Execute       schedule -model polyveck_caddq 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 440.229 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_caddq.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_caddq.sched.adb -f 
INFO-FLOW: Finish scheduling polyveck_caddq.
Execute       set_default_model polyveck_caddq 
Execute       bind -model polyveck_caddq 
BIND OPTION: model=polyveck_caddq
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 440.338 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_caddq.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_caddq.bind.adb -f 
INFO-FLOW: Finish binding polyveck_caddq.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'polyveck_pack_w1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model polyveck_pack_w1 
Execute       schedule -model polyveck_pack_w1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 440.580 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pack_w1.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pack_w1.sched.adb -f 
INFO-FLOW: Finish scheduling polyveck_pack_w1.
Execute       set_default_model polyveck_pack_w1 
Execute       bind -model polyveck_pack_w1 
BIND OPTION: model=polyveck_pack_w1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 440.859 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pack_w1.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pack_w1.bind.adb -f 
INFO-FLOW: Finish binding polyveck_pack_w1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_squeezeblocks_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model keccak_squeezeblocks.1 
Execute       schedule -model keccak_squeezeblocks.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 441.060 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_1.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_1.sched.adb -f 
INFO-FLOW: Finish scheduling keccak_squeezeblocks.1.
Execute       set_default_model keccak_squeezeblocks.1 
Execute       bind -model keccak_squeezeblocks.1 
BIND OPTION: model=keccak_squeezeblocks.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 441.270 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_1.verbose.bind.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_1.bind.adb -f 
INFO-FLOW: Finish binding keccak_squeezeblocks.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_challenge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model poly_challenge 
Execute       schedule -model poly_challenge 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 441.858 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_challenge.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_challenge.sched.adb -f 
INFO-FLOW: Finish scheduling poly_challenge.
Execute       set_default_model poly_challenge 
Execute       bind -model poly_challenge 
BIND OPTION: model=poly_challenge
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 442.392 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_challenge.verbose.bind.rpt 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_challenge.bind.adb -f 
INFO-FLOW: Finish binding poly_challenge.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ntt.1 
Execute       schedule -model ntt.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 442.889 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt_1.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt_1.sched.adb -f 
INFO-FLOW: Finish scheduling ntt.1.
Execute       set_default_model ntt.1 
Execute       bind -model ntt.1 
BIND OPTION: model=ntt.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 443.125 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt_1.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt_1.bind.adb -f 
INFO-FLOW: Finish binding ntt.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'polyveck_pointwise_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model polyveck_pointwise_p 
Execute       schedule -model polyveck_pointwise_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 443.307 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pointwise_p.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pointwise_p.sched.adb -f 
INFO-FLOW: Finish scheduling polyveck_pointwise_p.
Execute       set_default_model polyveck_pointwise_p 
Execute       bind -model polyveck_pointwise_p 
BIND OPTION: model=polyveck_pointwise_p
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 443.447 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pointwise_p.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pointwise_p.bind.adb -f 
INFO-FLOW: Finish binding polyveck_pointwise_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'polyveck_chknorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model polyveck_chknorm 
Execute       schedule -model polyveck_chknorm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 443.598 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_chknorm.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_chknorm.sched.adb -f 
INFO-FLOW: Finish scheduling polyveck_chknorm.
Execute       set_default_model polyveck_chknorm 
Execute       bind -model polyveck_chknorm 
BIND OPTION: model=polyveck_chknorm
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 443.744 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_chknorm.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_chknorm.bind.adb -f 
INFO-FLOW: Finish binding polyveck_chknorm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'polyz_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model polyz_pack 
Execute       schedule -model polyz_pack 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 444.071 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyz_pack.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyz_pack.sched.adb -f 
INFO-FLOW: Finish scheduling polyz_pack.
Execute       set_default_model polyz_pack 
Execute       bind -model polyz_pack 
BIND OPTION: model=polyz_pack
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 444.522 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyz_pack.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyz_pack.bind.adb -f 
INFO-FLOW: Finish binding polyz_pack.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack_sig' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pack_sig 
Execute       schedule -model pack_sig 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 444.738 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/pack_sig.verbose.sched.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/pack_sig.sched.adb -f 
INFO-FLOW: Finish scheduling pack_sig.
Execute       set_default_model pack_sig 
Execute       bind -model pack_sig 
BIND OPTION: model=pack_sig
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 444.986 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/pack_sig.verbose.bind.rpt 
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/pack_sig.bind.adb -f 
INFO-FLOW: Finish binding pack_sig.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crypto_sign 
Execute       schedule -model crypto_sign 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 447.178 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.verbose.sched.rpt 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.sched.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling crypto_sign.
Execute       set_default_model crypto_sign 
Execute       bind -model crypto_sign 
BIND OPTION: model=crypto_sign
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.27 sec.
INFO: [HLS 200-111]  Elapsed time: 4.65 seconds; current allocated memory: 455.370 MB.
Execute       syn_report -verbosereport -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.verbose.bind.rpt 
Command       syn_report done; 2.06 sec.
Execute       db_write -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.bind.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish binding crypto_sign.
Execute       get_model_list crypto_sign -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess polyeta_unpack 
Execute       rtl_gen_preprocess polyt0_unpack 
Execute       rtl_gen_preprocess unpack_sk 
Execute       rtl_gen_preprocess keccak_absorb.4203 
Execute       rtl_gen_preprocess load64.2 
Execute       rtl_gen_preprocess KeccakF1600_StatePer.1 
Execute       rtl_gen_preprocess keccak_absorb.3 
Execute       rtl_gen_preprocess KeccakF1600_StatePer 
Execute       rtl_gen_preprocess load64.3 
Execute       rtl_gen_preprocess keccak_absorb 
Execute       rtl_gen_preprocess keccak_squeezeblocks.2 
Execute       rtl_gen_preprocess rej_uniform 
Execute       rtl_gen_preprocess poly_uniform 
Execute       rtl_gen_preprocess ntt 
Execute       rtl_gen_preprocess keccak_squeezeblocks 
Execute       rtl_gen_preprocess polyvecl_uniform_gam 
Execute       rtl_gen_preprocess polyvecl_pointwise_a 
Execute       rtl_gen_preprocess polyveck_reduce 
Execute       rtl_gen_preprocess invntt_tomont 
Execute       rtl_gen_preprocess polyveck_invntt_tomo 
Execute       rtl_gen_preprocess polyveck_caddq 
Execute       rtl_gen_preprocess polyveck_pack_w1 
Execute       rtl_gen_preprocess keccak_squeezeblocks.1 
Execute       rtl_gen_preprocess poly_challenge 
Execute       rtl_gen_preprocess ntt.1 
Execute       rtl_gen_preprocess polyveck_pointwise_p 
Execute       rtl_gen_preprocess polyveck_chknorm 
Execute       rtl_gen_preprocess polyz_pack 
Execute       rtl_gen_preprocess pack_sig 
Execute       rtl_gen_preprocess crypto_sign 
INFO-FLOW: Model list for RTL generation: polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'polyeta_unpack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model polyeta_unpack -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyeta_unpack.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'polyeta_unpack'.
INFO: [HLS 200-111]  Elapsed time: 2.24 seconds; current allocated memory: 458.579 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl polyeta_unpack -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/polyeta_unpack -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl polyeta_unpack -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/polyeta_unpack 
Execute       gen_rtl polyeta_unpack -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/polyeta_unpack 
Execute       syn_report -csynth -model polyeta_unpack -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyeta_unpack_csynth.rpt 
Execute       syn_report -rtlxml -model polyeta_unpack -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyeta_unpack_csynth.xml 
Execute       syn_report -verbosereport -model polyeta_unpack -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyeta_unpack.verbose.rpt 
Execute       db_write -model polyeta_unpack -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyeta_unpack.adb 
Execute       gen_tb_info polyeta_unpack -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyeta_unpack 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'polyt0_unpack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model polyt0_unpack -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyt0_unpack.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'polyt0_unpack'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 461.241 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl polyt0_unpack -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/polyt0_unpack -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl polyt0_unpack -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/polyt0_unpack 
Execute       gen_rtl polyt0_unpack -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/polyt0_unpack 
Execute       syn_report -csynth -model polyt0_unpack -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyt0_unpack_csynth.rpt 
Execute       syn_report -rtlxml -model polyt0_unpack -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyt0_unpack_csynth.xml 
Execute       syn_report -verbosereport -model polyt0_unpack -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyt0_unpack.verbose.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -model polyt0_unpack -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyt0_unpack.adb 
Execute       gen_tb_info polyt0_unpack -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyt0_unpack 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_sk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model unpack_sk -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/unpack_sk.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_sk'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 464.685 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl unpack_sk -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/unpack_sk -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl unpack_sk -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/unpack_sk 
Execute       gen_rtl unpack_sk -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/unpack_sk 
Execute       syn_report -csynth -model unpack_sk -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/unpack_sk_csynth.rpt 
Execute       syn_report -rtlxml -model unpack_sk -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/unpack_sk_csynth.xml 
Execute       syn_report -verbosereport -model unpack_sk -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/unpack_sk.verbose.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -model unpack_sk -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/unpack_sk.adb 
Execute       gen_tb_info unpack_sk -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/unpack_sk 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_4203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model keccak_absorb.4203 -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_4203.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_4203'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 466.527 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb.4203 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/keccak_absorb_4203 -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl keccak_absorb.4203 -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/keccak_absorb_4203 
Execute       gen_rtl keccak_absorb.4203 -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/keccak_absorb_4203 
Execute       syn_report -csynth -model keccak_absorb.4203 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/keccak_absorb_4203_csynth.rpt 
Execute       syn_report -rtlxml -model keccak_absorb.4203 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/keccak_absorb_4203_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb.4203 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_4203.verbose.rpt 
Execute       db_write -model keccak_absorb.4203 -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_4203.adb 
Execute       gen_tb_info keccak_absorb.4203 -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_4203 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load64.2 -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load64_2'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 467.402 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl load64.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/load64_2 -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl load64.2 -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/load64_2 
Execute       gen_rtl load64.2 -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/load64_2 
Execute       syn_report -csynth -model load64.2 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/load64_2_csynth.rpt 
Execute       syn_report -rtlxml -model load64.2 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/load64_2_csynth.xml 
Execute       syn_report -verbosereport -model load64.2 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_2.verbose.rpt 
Execute       db_write -model load64.2 -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_2.adb 
Execute       gen_tb_info load64.2 -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KeccakF1600_StatePer.1 -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'KeccakF1600_StatePer_1_KeccakF_RoundConstan' to 'KeccakF1600_Statebkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 470.955 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl KeccakF1600_StatePer.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/KeccakF1600_StatePer_1 -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl KeccakF1600_StatePer.1 -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/KeccakF1600_StatePer_1 
Execute       gen_rtl KeccakF1600_StatePer.1 -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/KeccakF1600_StatePer_1 
Execute       syn_report -csynth -model KeccakF1600_StatePer.1 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/KeccakF1600_StatePer_1_csynth.rpt 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model KeccakF1600_StatePer.1 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/KeccakF1600_StatePer_1_csynth.xml 
Execute       syn_report -verbosereport -model KeccakF1600_StatePer.1 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer_1.verbose.rpt 
Command       syn_report done; 0.37 sec.
Execute       db_write -model KeccakF1600_StatePer.1 -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer_1.adb 
Command       db_write done; 0.26 sec.
Execute       gen_tb_info KeccakF1600_StatePer.1 -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model keccak_absorb.3 -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_3'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 480.428 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/keccak_absorb_3 -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl keccak_absorb.3 -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/keccak_absorb_3 
Execute       gen_rtl keccak_absorb.3 -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/keccak_absorb_3 
Execute       syn_report -csynth -model keccak_absorb.3 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/keccak_absorb_3_csynth.rpt 
Execute       syn_report -rtlxml -model keccak_absorb.3 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/keccak_absorb_3_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb.3 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_3.verbose.rpt 
Command       syn_report done; 0.24 sec.
Execute       db_write -model keccak_absorb.3 -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_3.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info keccak_absorb.3 -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KeccakF1600_StatePer -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'KeccakF1600_StatePer_KeccakF_RoundConstan' to 'KeccakF1600_Statecud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePer'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 486.404 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl KeccakF1600_StatePer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/KeccakF1600_StatePer -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl KeccakF1600_StatePer -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/KeccakF1600_StatePer 
Execute       gen_rtl KeccakF1600_StatePer -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/KeccakF1600_StatePer 
Execute       syn_report -csynth -model KeccakF1600_StatePer -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/KeccakF1600_StatePer_csynth.rpt 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model KeccakF1600_StatePer -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/KeccakF1600_StatePer_csynth.xml 
Execute       syn_report -verbosereport -model KeccakF1600_StatePer -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer.verbose.rpt 
Command       syn_report done; 0.36 sec.
Execute       db_write -model KeccakF1600_StatePer -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer.adb 
Command       db_write done; 0.32 sec.
Execute       gen_tb_info KeccakF1600_StatePer -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load64.3 -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load64_3'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 495.065 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl load64.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/load64_3 -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl load64.3 -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/load64_3 
Execute       gen_rtl load64.3 -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/load64_3 
Execute       syn_report -csynth -model load64.3 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/load64_3_csynth.rpt 
Execute       syn_report -rtlxml -model load64.3 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/load64_3_csynth.xml 
Execute       syn_report -verbosereport -model load64.3 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_3.verbose.rpt 
Execute       db_write -model load64.3 -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_3.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info load64.3 -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model keccak_absorb -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 496.804 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_absorb -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/keccak_absorb -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl keccak_absorb -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/keccak_absorb 
Execute       gen_rtl keccak_absorb -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/keccak_absorb 
Execute       syn_report -csynth -model keccak_absorb -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/keccak_absorb_csynth.rpt 
Execute       syn_report -rtlxml -model keccak_absorb -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/keccak_absorb_csynth.xml 
Execute       syn_report -verbosereport -model keccak_absorb -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb.verbose.rpt 
Command       syn_report done; 0.28 sec.
Execute       db_write -model keccak_absorb -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb.adb 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info keccak_absorb -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_squeezeblocks_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model keccak_squeezeblocks.2 -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_squeezeblocks_2'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 500.906 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_squeezeblocks.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/keccak_squeezeblocks_2 -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl keccak_squeezeblocks.2 -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/keccak_squeezeblocks_2 
Execute       gen_rtl keccak_squeezeblocks.2 -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/keccak_squeezeblocks_2 
Execute       syn_report -csynth -model keccak_squeezeblocks.2 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/keccak_squeezeblocks_2_csynth.rpt 
Execute       syn_report -rtlxml -model keccak_squeezeblocks.2 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/keccak_squeezeblocks_2_csynth.xml 
Execute       syn_report -verbosereport -model keccak_squeezeblocks.2 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_2.verbose.rpt 
Command       syn_report done; 0.18 sec.
Execute       db_write -model keccak_squeezeblocks.2 -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_2.adb 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info keccak_squeezeblocks.2 -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rej_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rej_uniform -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rej_uniform.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rej_uniform'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 502.304 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl rej_uniform -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/rej_uniform -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl rej_uniform -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/rej_uniform 
Execute       gen_rtl rej_uniform -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/rej_uniform 
Execute       syn_report -csynth -model rej_uniform -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/rej_uniform_csynth.rpt 
Execute       syn_report -rtlxml -model rej_uniform -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/rej_uniform_csynth.xml 
Execute       syn_report -verbosereport -model rej_uniform -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rej_uniform.verbose.rpt 
Execute       db_write -model rej_uniform -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rej_uniform.adb 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info rej_uniform -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rej_uniform 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model poly_uniform -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_uniform.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'poly_uniform_state_s' to 'poly_uniform_statdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_urem_9s_3ns_9_13_seq_1' to 'crypto_sign_urem_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_urem_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_uniform'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 504.118 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl poly_uniform -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/poly_uniform -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl poly_uniform -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/poly_uniform 
Execute       gen_rtl poly_uniform -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/poly_uniform 
Execute       syn_report -csynth -model poly_uniform -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/poly_uniform_csynth.rpt 
Execute       syn_report -rtlxml -model poly_uniform -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/poly_uniform_csynth.xml 
Execute       syn_report -verbosereport -model poly_uniform -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_uniform.verbose.rpt 
Command       syn_report done; 0.44 sec.
Execute       db_write -model poly_uniform -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_uniform.adb 
Command       db_write done; 0.19 sec.
Execute       gen_tb_info poly_uniform -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_uniform 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ntt -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 507.173 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl ntt -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/ntt -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl ntt -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/ntt 
Execute       gen_rtl ntt -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/ntt 
Execute       syn_report -csynth -model ntt -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/ntt_csynth.rpt 
Execute       syn_report -rtlxml -model ntt -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/ntt_csynth.xml 
Execute       syn_report -verbosereport -model ntt -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.verbose.rpt 
Execute       db_write -model ntt -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.adb 
Command       db_write done; 0.19 sec.
Execute       gen_tb_info ntt -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_squeezeblocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model keccak_squeezeblocks -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_squeezeblocks'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 508.742 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_squeezeblocks -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/keccak_squeezeblocks -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl keccak_squeezeblocks -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/keccak_squeezeblocks 
Execute       gen_rtl keccak_squeezeblocks -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/keccak_squeezeblocks 
Execute       syn_report -csynth -model keccak_squeezeblocks -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/keccak_squeezeblocks_csynth.rpt 
Execute       syn_report -rtlxml -model keccak_squeezeblocks -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/keccak_squeezeblocks_csynth.xml 
Execute       syn_report -verbosereport -model keccak_squeezeblocks -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks.verbose.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -model keccak_squeezeblocks -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks.adb 
Command       db_write done; 0.18 sec.
Execute       gen_tb_info keccak_squeezeblocks -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'polyvecl_uniform_gam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model polyvecl_uniform_gam -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_uniform_gam.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'polyvecl_uniform_gam_buf' to 'polyvecl_uniform_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'polyvecl_uniform_gam_state_s' to 'polyvecl_uniform_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'polyvecl_uniform_gam'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 510.933 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl polyvecl_uniform_gam -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/polyvecl_uniform_gam -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl polyvecl_uniform_gam -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/polyvecl_uniform_gam 
Execute       gen_rtl polyvecl_uniform_gam -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/polyvecl_uniform_gam 
Execute       syn_report -csynth -model polyvecl_uniform_gam -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyvecl_uniform_gam_csynth.rpt 
Execute       syn_report -rtlxml -model polyvecl_uniform_gam -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyvecl_uniform_gam_csynth.xml 
Execute       syn_report -verbosereport -model polyvecl_uniform_gam -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_uniform_gam.verbose.rpt 
Command       syn_report done; 0.45 sec.
Execute       db_write -model polyvecl_uniform_gam -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_uniform_gam.adb 
Command       db_write done; 0.23 sec.
Execute       gen_tb_info polyvecl_uniform_gam -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_uniform_gam 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'polyvecl_pointwise_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model polyvecl_pointwise_a -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_pointwise_a.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'polyvecl_pointwise_a_t_coeffs' to 'polyvecl_pointwishbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'polyvecl_pointwise_a'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 514.980 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl polyvecl_pointwise_a -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/polyvecl_pointwise_a -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl polyvecl_pointwise_a -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/polyvecl_pointwise_a 
Execute       gen_rtl polyvecl_pointwise_a -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/polyvecl_pointwise_a 
Execute       syn_report -csynth -model polyvecl_pointwise_a -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyvecl_pointwise_a_csynth.rpt 
Execute       syn_report -rtlxml -model polyvecl_pointwise_a -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyvecl_pointwise_a_csynth.xml 
Execute       syn_report -verbosereport -model polyvecl_pointwise_a -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_pointwise_a.verbose.rpt 
Execute       db_write -model polyvecl_pointwise_a -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_pointwise_a.adb 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info polyvecl_pointwise_a -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_pointwise_a 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'polyveck_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model polyveck_reduce -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_reduce.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'crypto_sign_mac_muladd_9s_24s_32ns_32_1_1' to 'crypto_sign_mac_mibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_mac_mibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'polyveck_reduce'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 516.814 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl polyveck_reduce -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/polyveck_reduce -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl polyveck_reduce -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/polyveck_reduce 
Execute       gen_rtl polyveck_reduce -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/polyveck_reduce 
Execute       syn_report -csynth -model polyveck_reduce -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyveck_reduce_csynth.rpt 
Execute       syn_report -rtlxml -model polyveck_reduce -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyveck_reduce_csynth.xml 
Execute       syn_report -verbosereport -model polyveck_reduce -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_reduce.verbose.rpt 
Execute       db_write -model polyveck_reduce -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_reduce.adb 
Command       db_write done; 0.19 sec.
Execute       gen_tb_info polyveck_reduce -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_reduce 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_tomont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model invntt_tomont -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/invntt_tomont.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_tomont'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 517.921 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl invntt_tomont -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/invntt_tomont -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl invntt_tomont -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/invntt_tomont 
Execute       gen_rtl invntt_tomont -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/invntt_tomont 
Execute       syn_report -csynth -model invntt_tomont -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/invntt_tomont_csynth.rpt 
Execute       syn_report -rtlxml -model invntt_tomont -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/invntt_tomont_csynth.xml 
Execute       syn_report -verbosereport -model invntt_tomont -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/invntt_tomont.verbose.rpt 
Execute       db_write -model invntt_tomont -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/invntt_tomont.adb 
Command       db_write done; 0.23 sec.
Execute       gen_tb_info invntt_tomont -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/invntt_tomont 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'polyveck_invntt_tomo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model polyveck_invntt_tomo -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_invntt_tomo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'polyveck_invntt_tomo'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 519.703 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl polyveck_invntt_tomo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/polyveck_invntt_tomo -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl polyveck_invntt_tomo -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/polyveck_invntt_tomo 
Execute       gen_rtl polyveck_invntt_tomo -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/polyveck_invntt_tomo 
Execute       syn_report -csynth -model polyveck_invntt_tomo -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyveck_invntt_tomo_csynth.rpt 
Execute       syn_report -rtlxml -model polyveck_invntt_tomo -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyveck_invntt_tomo_csynth.xml 
Execute       syn_report -verbosereport -model polyveck_invntt_tomo -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_invntt_tomo.verbose.rpt 
Execute       db_write -model polyveck_invntt_tomo -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_invntt_tomo.adb 
Command       db_write done; 0.19 sec.
Execute       gen_tb_info polyveck_invntt_tomo -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_invntt_tomo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'polyveck_caddq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model polyveck_caddq -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_caddq.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'polyveck_caddq'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 520.220 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl polyveck_caddq -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/polyveck_caddq -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl polyveck_caddq -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/polyveck_caddq 
Execute       gen_rtl polyveck_caddq -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/polyveck_caddq 
Execute       syn_report -csynth -model polyveck_caddq -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyveck_caddq_csynth.rpt 
Execute       syn_report -rtlxml -model polyveck_caddq -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyveck_caddq_csynth.xml 
Execute       syn_report -verbosereport -model polyveck_caddq -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_caddq.verbose.rpt 
Execute       db_write -model polyveck_caddq -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_caddq.adb 
Command       db_write done; 0.2 sec.
Execute       gen_tb_info polyveck_caddq -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_caddq 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'polyveck_pack_w1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model polyveck_pack_w1 -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pack_w1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'polyveck_pack_w1'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 521.230 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl polyveck_pack_w1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/polyveck_pack_w1 -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl polyveck_pack_w1 -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/polyveck_pack_w1 
Execute       gen_rtl polyveck_pack_w1 -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/polyveck_pack_w1 
Execute       syn_report -csynth -model polyveck_pack_w1 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyveck_pack_w1_csynth.rpt 
Execute       syn_report -rtlxml -model polyveck_pack_w1 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyveck_pack_w1_csynth.xml 
Execute       syn_report -verbosereport -model polyveck_pack_w1 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pack_w1.verbose.rpt 
Execute       db_write -model polyveck_pack_w1 -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pack_w1.adb 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info polyveck_pack_w1 -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pack_w1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_squeezeblocks_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model keccak_squeezeblocks.1 -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_squeezeblocks_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 522.807 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl keccak_squeezeblocks.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/keccak_squeezeblocks_1 -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl keccak_squeezeblocks.1 -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/keccak_squeezeblocks_1 
Execute       gen_rtl keccak_squeezeblocks.1 -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/keccak_squeezeblocks_1 
Execute       syn_report -csynth -model keccak_squeezeblocks.1 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/keccak_squeezeblocks_1_csynth.rpt 
Execute       syn_report -rtlxml -model keccak_squeezeblocks.1 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/keccak_squeezeblocks_1_csynth.xml 
Execute       syn_report -verbosereport -model keccak_squeezeblocks.1 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_1.verbose.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -model keccak_squeezeblocks.1 -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_1.adb 
Command       db_write done; 0.21 sec.
Execute       gen_tb_info keccak_squeezeblocks.1 -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_challenge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model poly_challenge -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_challenge.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'poly_challenge_state_s' to 'poly_challenge_stjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_challenge'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 524.552 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl poly_challenge -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/poly_challenge -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl poly_challenge -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/poly_challenge 
Execute       gen_rtl poly_challenge -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/poly_challenge 
Execute       syn_report -csynth -model poly_challenge -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/poly_challenge_csynth.rpt 
Execute       syn_report -rtlxml -model poly_challenge -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/poly_challenge_csynth.xml 
Execute       syn_report -verbosereport -model poly_challenge -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_challenge.verbose.rpt 
Command       syn_report done; 0.23 sec.
Execute       db_write -model poly_challenge -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_challenge.adb 
Command       db_write done; 0.24 sec.
Execute       gen_tb_info poly_challenge -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_challenge 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ntt.1 -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_1'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 527.291 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl ntt.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/ntt_1 -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl ntt.1 -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/ntt_1 
Execute       gen_rtl ntt.1 -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/ntt_1 
Execute       syn_report -csynth -model ntt.1 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/ntt_1_csynth.rpt 
Execute       syn_report -rtlxml -model ntt.1 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/ntt_1_csynth.xml 
Execute       syn_report -verbosereport -model ntt.1 -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt_1.verbose.rpt 
Execute       db_write -model ntt.1 -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt_1.adb 
Command       db_write done; 0.23 sec.
Execute       gen_tb_info ntt.1 -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'polyveck_pointwise_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model polyveck_pointwise_p -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pointwise_p.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'polyveck_pointwise_p'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 528.671 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl polyveck_pointwise_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/polyveck_pointwise_p -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl polyveck_pointwise_p -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/polyveck_pointwise_p 
Execute       gen_rtl polyveck_pointwise_p -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/polyveck_pointwise_p 
Execute       syn_report -csynth -model polyveck_pointwise_p -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyveck_pointwise_p_csynth.rpt 
Execute       syn_report -rtlxml -model polyveck_pointwise_p -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyveck_pointwise_p_csynth.xml 
Execute       syn_report -verbosereport -model polyveck_pointwise_p -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pointwise_p.verbose.rpt 
Execute       db_write -model polyveck_pointwise_p -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pointwise_p.adb 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info polyveck_pointwise_p -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pointwise_p 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'polyveck_chknorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model polyveck_chknorm -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_chknorm.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'polyveck_chknorm'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 529.643 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl polyveck_chknorm -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/polyveck_chknorm -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl polyveck_chknorm -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/polyveck_chknorm 
Execute       gen_rtl polyveck_chknorm -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/polyveck_chknorm 
Execute       syn_report -csynth -model polyveck_chknorm -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyveck_chknorm_csynth.rpt 
Execute       syn_report -rtlxml -model polyveck_chknorm -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyveck_chknorm_csynth.xml 
Execute       syn_report -verbosereport -model polyveck_chknorm -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_chknorm.verbose.rpt 
Execute       db_write -model polyveck_chknorm -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_chknorm.adb 
Command       db_write done; 0.23 sec.
Execute       gen_tb_info polyveck_chknorm -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_chknorm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'polyz_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model polyz_pack -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyz_pack.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'polyz_pack'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 530.960 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl polyz_pack -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/polyz_pack -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl polyz_pack -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/polyz_pack 
Execute       gen_rtl polyz_pack -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/polyz_pack 
Execute       syn_report -csynth -model polyz_pack -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyz_pack_csynth.rpt 
Execute       syn_report -rtlxml -model polyz_pack -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/polyz_pack_csynth.xml 
Execute       syn_report -verbosereport -model polyz_pack -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyz_pack.verbose.rpt 
Execute       db_write -model polyz_pack -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyz_pack.adb 
Command       db_write done; 0.25 sec.
Execute       gen_tb_info polyz_pack -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyz_pack 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack_sig' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pack_sig -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/pack_sig.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack_sig'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 533.124 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl pack_sig -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/pack_sig -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl pack_sig -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/pack_sig 
Execute       gen_rtl pack_sig -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/pack_sig 
Execute       syn_report -csynth -model pack_sig -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/pack_sig_csynth.rpt 
Execute       syn_report -rtlxml -model pack_sig -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/pack_sig_csynth.xml 
Execute       syn_report -verbosereport -model pack_sig -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/pack_sig.verbose.rpt 
Execute       db_write -model pack_sig -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/pack_sig.adb 
Command       db_write done; 0.25 sec.
Execute       gen_tb_info pack_sig -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/pack_sig 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crypto_sign -vendor xilinx -mg_file /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign/sm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign/smlen' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign/m' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign/mlen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_state_0_s' to 'crypto_sign_statekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_mat_vec_coeffs' to 'crypto_sign_mat_vlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_s1_vec_coeffs' to 'crypto_sign_s1_vemb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_y_vec_coeffs' to 'crypto_sign_y_vecncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_z_vec_coeffs' to 'crypto_sign_z_vecocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_t0_vec_coeffs' to 'crypto_sign_t0_vepcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_s2_vec_coeffs' to 'crypto_sign_s2_veqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_w1_vec_coeffs' to 'crypto_sign_w1_vercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_w0_vec_coeffs' to 'crypto_sign_w0_vesc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_h_vec_coeffs' to 'crypto_sign_h_vectde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_cp_coeffs' to 'crypto_sign_cp_coudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_mac_muladd_15ns_25s_25ns_32_1_1' to 'crypto_sign_mac_mvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_mac_muladd_19s_8s_32ns_32_1_1' to 'crypto_sign_mac_mwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_mac_mibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_mac_mvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_mac_mwdI': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 539.433 MB.
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       gen_rtl crypto_sign -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/systemc/crypto_sign -synmodules polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign 
Execute       gen_rtl crypto_sign -istop -style xilinx -f -lang vhdl -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/vhdl/crypto_sign 
Command       gen_rtl done; 0.14 sec.
Execute       gen_rtl crypto_sign -istop -style xilinx -f -lang vlog -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/verilog/crypto_sign 
Execute       syn_report -csynth -model crypto_sign -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/crypto_sign_csynth.rpt 
Execute       syn_report -rtlxml -model crypto_sign -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/syn/report/crypto_sign_csynth.xml 
Execute       syn_report -verbosereport -model crypto_sign -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.verbose.rpt 
Command       syn_report done; 2.18 sec.
Execute       db_write -model crypto_sign -f -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.adb 
Command       db_write done; 0.52 sec.
Execute       gen_tb_info crypto_sign -p /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign 
Execute       export_constraint_db -f -tool general -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.constraint.tcl 
Execute       syn_report -designview -model crypto_sign -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.design.xml 
Command       syn_report done; 0.72 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model crypto_sign -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model crypto_sign -o /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks crypto_sign 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain crypto_sign 
INFO-FLOW: Model list for RTL component generation: polyeta_unpack polyt0_unpack unpack_sk keccak_absorb.4203 load64.2 KeccakF1600_StatePer.1 keccak_absorb.3 KeccakF1600_StatePer load64.3 keccak_absorb keccak_squeezeblocks.2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks.1 poly_challenge ntt.1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign
INFO-FLOW: Handling components in module [polyeta_unpack] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyeta_unpack.compgen.tcl 
INFO-FLOW: Handling components in module [polyt0_unpack] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyt0_unpack.compgen.tcl 
INFO-FLOW: Handling components in module [unpack_sk] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/unpack_sk.compgen.tcl 
INFO-FLOW: Handling components in module [keccak_absorb_4203] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_4203.compgen.tcl 
INFO-FLOW: Handling components in module [load64_2] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_2.compgen.tcl 
INFO-FLOW: Handling components in module [KeccakF1600_StatePer_1] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer_1.compgen.tcl 
INFO-FLOW: Found component KeccakF1600_Statebkb.
INFO-FLOW: Append model KeccakF1600_Statebkb
INFO-FLOW: Handling components in module [keccak_absorb_3] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_3.compgen.tcl 
INFO-FLOW: Found component keccak_absorb_3_t.
INFO-FLOW: Append model keccak_absorb_3_t
INFO-FLOW: Handling components in module [KeccakF1600_StatePer] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer.compgen.tcl 
INFO-FLOW: Handling components in module [load64_3] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_3.compgen.tcl 
INFO-FLOW: Handling components in module [keccak_absorb] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb.compgen.tcl 
INFO-FLOW: Handling components in module [keccak_squeezeblocks_2] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_2.compgen.tcl 
INFO-FLOW: Handling components in module [rej_uniform] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rej_uniform.compgen.tcl 
INFO-FLOW: Handling components in module [poly_uniform] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_uniform.compgen.tcl 
INFO-FLOW: Found component crypto_sign_urem_eOg.
INFO-FLOW: Append model crypto_sign_urem_eOg
INFO-FLOW: Found component poly_uniform_buf.
INFO-FLOW: Append model poly_uniform_buf
INFO-FLOW: Found component poly_uniform_statdEe.
INFO-FLOW: Append model poly_uniform_statdEe
INFO-FLOW: Handling components in module [ntt] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.compgen.tcl 
INFO-FLOW: Found component ntt_zetas.
INFO-FLOW: Append model ntt_zetas
INFO-FLOW: Handling components in module [keccak_squeezeblocks] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks.compgen.tcl 
INFO-FLOW: Handling components in module [polyvecl_uniform_gam] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_uniform_gam.compgen.tcl 
INFO-FLOW: Found component polyvecl_uniform_fYi.
INFO-FLOW: Append model polyvecl_uniform_fYi
INFO-FLOW: Handling components in module [polyvecl_pointwise_a] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_pointwise_a.compgen.tcl 
INFO-FLOW: Found component polyvecl_pointwishbi.
INFO-FLOW: Append model polyvecl_pointwishbi
INFO-FLOW: Handling components in module [polyveck_reduce] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_reduce.compgen.tcl 
INFO-FLOW: Found component crypto_sign_mac_mibs.
INFO-FLOW: Append model crypto_sign_mac_mibs
INFO-FLOW: Handling components in module [invntt_tomont] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/invntt_tomont.compgen.tcl 
INFO-FLOW: Handling components in module [polyveck_invntt_tomo] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_invntt_tomo.compgen.tcl 
INFO-FLOW: Handling components in module [polyveck_caddq] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_caddq.compgen.tcl 
INFO-FLOW: Handling components in module [polyveck_pack_w1] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pack_w1.compgen.tcl 
INFO-FLOW: Handling components in module [keccak_squeezeblocks_1] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_1.compgen.tcl 
INFO-FLOW: Handling components in module [poly_challenge] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_challenge.compgen.tcl 
INFO-FLOW: Found component poly_challenge_buf.
INFO-FLOW: Append model poly_challenge_buf
INFO-FLOW: Handling components in module [ntt_1] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt_1.compgen.tcl 
INFO-FLOW: Handling components in module [polyveck_pointwise_p] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pointwise_p.compgen.tcl 
INFO-FLOW: Handling components in module [polyveck_chknorm] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_chknorm.compgen.tcl 
INFO-FLOW: Handling components in module [polyz_pack] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyz_pack.compgen.tcl 
INFO-FLOW: Handling components in module [pack_sig] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/pack_sig.compgen.tcl 
INFO-FLOW: Handling components in module [crypto_sign] ... 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.compgen.tcl 
INFO-FLOW: Found component crypto_sign_mac_mvdy.
INFO-FLOW: Append model crypto_sign_mac_mvdy
INFO-FLOW: Found component crypto_sign_mac_mwdI.
INFO-FLOW: Append model crypto_sign_mac_mwdI
INFO-FLOW: Found component crypto_sign_seedbuf.
INFO-FLOW: Append model crypto_sign_seedbuf
INFO-FLOW: Found component crypto_sign_mat_vlbW.
INFO-FLOW: Append model crypto_sign_mat_vlbW
INFO-FLOW: Found component crypto_sign_s1_vemb6.
INFO-FLOW: Append model crypto_sign_s1_vemb6
INFO-FLOW: Found component crypto_sign_y_vecncg.
INFO-FLOW: Append model crypto_sign_y_vecncg
INFO-FLOW: Found component crypto_sign_z_vecocq.
INFO-FLOW: Append model crypto_sign_z_vecocq
INFO-FLOW: Found component crypto_sign_w0_vesc4.
INFO-FLOW: Append model crypto_sign_w0_vesc4
INFO-FLOW: Found component crypto_sign_cp_coudo.
INFO-FLOW: Append model crypto_sign_cp_coudo
INFO-FLOW: Append model polyeta_unpack
INFO-FLOW: Append model polyt0_unpack
INFO-FLOW: Append model unpack_sk
INFO-FLOW: Append model keccak_absorb_4203
INFO-FLOW: Append model load64_2
INFO-FLOW: Append model KeccakF1600_StatePer_1
INFO-FLOW: Append model keccak_absorb_3
INFO-FLOW: Append model KeccakF1600_StatePer
INFO-FLOW: Append model load64_3
INFO-FLOW: Append model keccak_absorb
INFO-FLOW: Append model keccak_squeezeblocks_2
INFO-FLOW: Append model rej_uniform
INFO-FLOW: Append model poly_uniform
INFO-FLOW: Append model ntt
INFO-FLOW: Append model keccak_squeezeblocks
INFO-FLOW: Append model polyvecl_uniform_gam
INFO-FLOW: Append model polyvecl_pointwise_a
INFO-FLOW: Append model polyveck_reduce
INFO-FLOW: Append model invntt_tomont
INFO-FLOW: Append model polyveck_invntt_tomo
INFO-FLOW: Append model polyveck_caddq
INFO-FLOW: Append model polyveck_pack_w1
INFO-FLOW: Append model keccak_squeezeblocks_1
INFO-FLOW: Append model poly_challenge
INFO-FLOW: Append model ntt_1
INFO-FLOW: Append model polyveck_pointwise_p
INFO-FLOW: Append model polyveck_chknorm
INFO-FLOW: Append model polyz_pack
INFO-FLOW: Append model pack_sig
INFO-FLOW: Append model crypto_sign
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: KeccakF1600_Statebkb keccak_absorb_3_t crypto_sign_urem_eOg poly_uniform_buf poly_uniform_statdEe ntt_zetas polyvecl_uniform_fYi polyvecl_pointwishbi crypto_sign_mac_mibs poly_challenge_buf crypto_sign_mac_mvdy crypto_sign_mac_mwdI crypto_sign_seedbuf crypto_sign_mat_vlbW crypto_sign_s1_vemb6 crypto_sign_y_vecncg crypto_sign_z_vecocq crypto_sign_w0_vesc4 crypto_sign_cp_coudo polyeta_unpack polyt0_unpack unpack_sk keccak_absorb_4203 load64_2 KeccakF1600_StatePer_1 keccak_absorb_3 KeccakF1600_StatePer load64_3 keccak_absorb keccak_squeezeblocks_2 rej_uniform poly_uniform ntt keccak_squeezeblocks polyvecl_uniform_gam polyvecl_pointwise_a polyveck_reduce invntt_tomont polyveck_invntt_tomo polyveck_caddq polyveck_pack_w1 keccak_squeezeblocks_1 poly_challenge ntt_1 polyveck_pointwise_p polyveck_chknorm polyz_pack pack_sig crypto_sign
INFO-FLOW: To file: write model KeccakF1600_Statebkb
INFO-FLOW: To file: write model keccak_absorb_3_t
INFO-FLOW: To file: write model crypto_sign_urem_eOg
INFO-FLOW: To file: write model poly_uniform_buf
INFO-FLOW: To file: write model poly_uniform_statdEe
INFO-FLOW: To file: write model ntt_zetas
INFO-FLOW: To file: write model polyvecl_uniform_fYi
INFO-FLOW: To file: write model polyvecl_pointwishbi
INFO-FLOW: To file: write model crypto_sign_mac_mibs
INFO-FLOW: To file: write model poly_challenge_buf
INFO-FLOW: To file: write model crypto_sign_mac_mvdy
INFO-FLOW: To file: write model crypto_sign_mac_mwdI
INFO-FLOW: To file: write model crypto_sign_seedbuf
INFO-FLOW: To file: write model crypto_sign_mat_vlbW
INFO-FLOW: To file: write model crypto_sign_s1_vemb6
INFO-FLOW: To file: write model crypto_sign_y_vecncg
INFO-FLOW: To file: write model crypto_sign_z_vecocq
INFO-FLOW: To file: write model crypto_sign_w0_vesc4
INFO-FLOW: To file: write model crypto_sign_cp_coudo
INFO-FLOW: To file: write model polyeta_unpack
INFO-FLOW: To file: write model polyt0_unpack
INFO-FLOW: To file: write model unpack_sk
INFO-FLOW: To file: write model keccak_absorb_4203
INFO-FLOW: To file: write model load64_2
INFO-FLOW: To file: write model KeccakF1600_StatePer_1
INFO-FLOW: To file: write model keccak_absorb_3
INFO-FLOW: To file: write model KeccakF1600_StatePer
INFO-FLOW: To file: write model load64_3
INFO-FLOW: To file: write model keccak_absorb
INFO-FLOW: To file: write model keccak_squeezeblocks_2
INFO-FLOW: To file: write model rej_uniform
INFO-FLOW: To file: write model poly_uniform
INFO-FLOW: To file: write model ntt
INFO-FLOW: To file: write model keccak_squeezeblocks
INFO-FLOW: To file: write model polyvecl_uniform_gam
INFO-FLOW: To file: write model polyvecl_pointwise_a
INFO-FLOW: To file: write model polyveck_reduce
INFO-FLOW: To file: write model invntt_tomont
INFO-FLOW: To file: write model polyveck_invntt_tomo
INFO-FLOW: To file: write model polyveck_caddq
INFO-FLOW: To file: write model polyveck_pack_w1
INFO-FLOW: To file: write model keccak_squeezeblocks_1
INFO-FLOW: To file: write model poly_challenge
INFO-FLOW: To file: write model ntt_1
INFO-FLOW: To file: write model polyveck_pointwise_p
INFO-FLOW: To file: write model polyveck_chknorm
INFO-FLOW: To file: write model polyz_pack
INFO-FLOW: To file: write model pack_sig
INFO-FLOW: To file: write model crypto_sign
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model crypto_sign -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 32.11 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10000.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyeta_unpack.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyt0_unpack.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/unpack_sk.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_4203.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_2.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer_1.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'KeccakF1600_Statebkb_rom' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_3.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'keccak_absorb_3_t_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_3.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_2.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rej_uniform.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_uniform.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'crypto_sign_urem_eOg_div'
INFO: [RTMG 210-278] Implementing memory 'poly_uniform_buf_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'poly_uniform_statdEe_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'ntt_zetas_rom' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_uniform_gam.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'polyvecl_uniform_fYi_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_pointwise_a.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'polyvecl_pointwishbi_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_reduce.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/invntt_tomont.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_invntt_tomo.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_caddq.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pack_w1.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_1.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_challenge.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'poly_challenge_buf_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt_1.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pointwise_p.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_chknorm.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyz_pack.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/pack_sig.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_seedbuf_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_mat_vlbW_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_s1_vemb6_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_y_vecncg_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_z_vecocq_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_w0_vesc4_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_cp_coudo_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=crypto_sign xml_exists=0
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyeta_unpack.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyt0_unpack.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/unpack_sk.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_4203.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_2.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer_1.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_3.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_3.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_2.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rej_uniform.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_uniform.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_uniform_gam.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_pointwise_a.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_reduce.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/invntt_tomont.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_invntt_tomo.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_caddq.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pack_w1.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_1.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_challenge.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt_1.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pointwise_p.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_chknorm.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyz_pack.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/pack_sig.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyeta_unpack.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyt0_unpack.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/unpack_sk.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_4203.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_2.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer_1.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_3.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_3.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_2.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rej_uniform.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_uniform.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_uniform_gam.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_pointwise_a.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_reduce.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/invntt_tomont.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_invntt_tomo.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_caddq.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pack_w1.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_1.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_challenge.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt_1.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pointwise_p.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_chknorm.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyz_pack.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/pack_sig.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.tbgen.tcl 
Execute         source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.tbgen.tcl 
Execute         source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.tbgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyeta_unpack.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyt0_unpack.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/unpack_sk.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_4203.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_2.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer_1.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_3.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_3.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_2.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rej_uniform.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_uniform.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_uniform_gam.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_pointwise_a.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_reduce.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/invntt_tomont.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_invntt_tomo.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_caddq.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pack_w1.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_1.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_challenge.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt_1.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pointwise_p.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_chknorm.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyz_pack.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/pack_sig.compgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.compgen.tcl 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.constraint.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=14
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=49 #gSsdmPorts=14
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.rtl_wrap.cfg.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.compgen.dataonly.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.constraint.tcl 
Execute       sc_get_clocks crypto_sign 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyeta_unpack.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyt0_unpack.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/unpack_sk.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_4203.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_2.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer_1.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb_3.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/KeccakF1600_StatePer.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/load64_3.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_absorb.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_2.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/rej_uniform.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_uniform.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_uniform_gam.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyvecl_pointwise_a.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_reduce.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/invntt_tomont.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_invntt_tomo.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_caddq.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pack_w1.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/keccak_squeezeblocks_1.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/poly_challenge.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/ntt_1.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_pointwise_p.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyveck_chknorm.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/polyz_pack.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/pack_sig.tbgen.tcl 
Execute       source /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/crypto_sign.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/anirudh/Desktop/Academics/vlsi_2/CS577_VLSI/area/cur/dilithium_2/crypto_sign/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:24 ; elapsed = 00:01:32 . Memory (MB): peak = 1314.941 ; gain = 910.004 ; free physical = 173 ; free virtual = 8510
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign.
Command     autosyn done; 32.88 sec.
Command   csynth_design done; 90.36 sec.
Command ap_source done; 91.45 sec.
Execute cleanup_all 
