# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../p6.srcs/sources_1/new/alu1.vhd" \
"../../../../p6.srcs/sim_1/new/alu1bth.vhd" \

# Do not sort compile order
nosort
