;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 30, 9
	ADD 3, 20
	ADD <-30, 9
	SUB #0, -33
	SUB @121, 103
	DJN 300, 90
	DJN 300, 90
	DJN 300, 90
	SUB #102, -101
	SLT 20, @10
	SLT -102, -10
	SLT -102, -10
	SLT -102, -10
	MOV -1, <-40
	SUB @-3, 0
	SPL 0, <332
	SPL 0, <332
	SUB #102, -101
	SUB @3, 0
	SLT 121, 106
	SPL 0, <802
	SUB @-727, 106
	MOV -1, <-20
	SUB 3, 320
	MOV -1, <-20
	SPL 0, <332
	SUB #0, -33
	SPL 0, <802
	MOV -1, <-20
	MOV -1, <-20
	ADD @-34, 9
	SUB @-727, 106
	JMZ 210, 60
	MOV -102, -10
	ADD <-30, 9
	MOV -1, <-40
	MOV -1, <-40
	SPL -102, -10
	ADD <-30, 9
	SLT <300, 90
	SLT <300, 90
	SPL 0, <332
	SLT <300, 90
	CMP -207, <-120
	ADD #270, <1
	ADD #270, <1
	MOV -1, <-20
