{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479061934534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479061934534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 02:32:14 2016 " "Processing started: Mon Nov 14 02:32:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479061934534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479061934534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PS2_KEYBOARD -c PS2_KEYBOARD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PS2_KEYBOARD -c PS2_KEYBOARD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479061934534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479061934721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h2l_detect_module.v 1 1 " "Found 1 design units, including 1 entities, in source file h2l_detect_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 H2L_DETECT_MODULE " "Found entity 1: H2L_DETECT_MODULE" {  } { { "H2L_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/PS2_KEYBOARD/H2L_DETECT_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479061934768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479061934768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_decode_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_decode_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_DECODE_MODULE " "Found entity 1: PS2_DECODE_MODULE" {  } { { "PS2_DECODE_MODULE.v" "" { Text "D:/FPGA_PROC/PS2_KEYBOARD/PS2_DECODE_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479061934768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479061934768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_MODULE " "Found entity 1: PS2_MODULE" {  } { { "PS2_MODULE.v" "" { Text "D:/FPGA_PROC/PS2_KEYBOARD/PS2_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479061934768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479061934768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file cmd_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMD_CTL_MODULE " "Found entity 1: CMD_CTL_MODULE" {  } { { "CMD_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/PS2_KEYBOARD/CMD_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479061934768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479061934768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/PS2_KEYBOARD/top_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479061934768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479061934768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479061934783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_MODULE PS2_MODULE:U5 " "Elaborating entity \"PS2_MODULE\" for hierarchy \"PS2_MODULE:U5\"" {  } { { "top_module.v" "U5" { Text "D:/FPGA_PROC/PS2_KEYBOARD/top_module.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479061934799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H2L_DETECT_MODULE PS2_MODULE:U5\|H2L_DETECT_MODULE:U1 " "Elaborating entity \"H2L_DETECT_MODULE\" for hierarchy \"PS2_MODULE:U5\|H2L_DETECT_MODULE:U1\"" {  } { { "PS2_MODULE.v" "U1" { Text "D:/FPGA_PROC/PS2_KEYBOARD/PS2_MODULE.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479061934799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_DECODE_MODULE PS2_MODULE:U5\|PS2_DECODE_MODULE:U2 " "Elaborating entity \"PS2_DECODE_MODULE\" for hierarchy \"PS2_MODULE:U5\|PS2_DECODE_MODULE:U2\"" {  } { { "PS2_MODULE.v" "U2" { Text "D:/FPGA_PROC/PS2_KEYBOARD/PS2_MODULE.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479061934799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMD_CTL_MODULE CMD_CTL_MODULE:U6 " "Elaborating entity \"CMD_CTL_MODULE\" for hierarchy \"CMD_CTL_MODULE:U6\"" {  } { { "top_module.v" "U6" { Text "D:/FPGA_PROC/PS2_KEYBOARD/top_module.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479061934799 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CMD_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/PS2_KEYBOARD/CMD_CTL_MODULE.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1479061935579 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1479061935579 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1479061935797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479061936234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479061936234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479061936249 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479061936249 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1479061936249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479061936249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "437 " "Peak virtual memory: 437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479061936265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 02:32:16 2016 " "Processing ended: Mon Nov 14 02:32:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479061936265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479061936265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479061936265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479061936265 ""}
