<?xml version="1.0"?>
<Project Version="1" Minor="7" DIGEST="">
	<TOOL_VERSION Version="2024.1"/>
	<MODE Name="Pre-Synthesis"/>
	<SYSTEMINFO BOARD="xilinx.com:vck190:3.3" PART="xcvc1902-vsva2197-2MP-e-S" ARCH="versal" PACKAGE="vsva2197" DEVICE="xcvc1902" SPEED="-2MP"/>
	<PART Name="xcvc1902-vsva2197-2MP-e-S">
		<SSIT IS_SSIT="0"/>
		<NUM_OF_SLRS Value="1"/>
	</PART>
	<HIERARCHY Name="vitis_design_wrapper"/>
	<File Type="HW_HANDOFF" Name="vitis_design.hwh" src_db="vitis_design.hwdef" DESIGN_HIERARCHY="vitis_design_i" BD_TYPE="DEFAULT_BD">
	</File>
	<File Type="BDA" Name="vitis_design.bda" src_db="vitis_design.hwdef">
	</File>
	<File Type="PS_FSBL_INIT" Name="bd_57a1_pspmc_0_0_pmc_cdo.bin" src_db="bd_57a1_pspmc_0_0.hwdef">
	</File>
	<File Type="HW_HANDOFF" Name="bd_57a1_pspmc_0_0.hwh" src_db="bd_57a1_pspmc_0_0.hwdef" DESIGN_HIERARCHY="bd_57a1_pspmc_0_0" BD_TYPE="REFERENCE_BD">
	</File>
	<File Type="HW_HANDOFF" Name="vitis_design_CIPS_0_0.hwh" src_db="vitis_design_CIPS_0_0.hwdef" DESIGN_HIERARCHY="vitis_design_CIPS_0_0" BD_TYPE="SCOPED_BD">
	</File>
	<File Type="HW_HANDOFF" Name="vitis_design_cips_noc_0.hwh" src_db="vitis_design_cips_noc_0.hwdef" DESIGN_HIERARCHY="vitis_design_cips_noc_0" BD_TYPE="SCOPED_BD">
	</File>
	<File Type="HW_HANDOFF" Name="vitis_design_noc_ddr4_0.hwh" src_db="vitis_design_noc_ddr4_0.hwdef" DESIGN_HIERARCHY="vitis_design_noc_ddr4_0" BD_TYPE="SCOPED_BD">
	</File>
	<File Type="HW_HANDOFF" Name="vitis_design_noc_lpddr4_0.hwh" src_db="vitis_design_noc_lpddr4_0.hwdef" DESIGN_HIERARCHY="vitis_design_noc_lpddr4_0" BD_TYPE="SCOPED_BD">
	</File>
	<File Type="HW_HANDOFF" Name="vitis_design_ai_engine_0_0.hwh" src_db="vitis_design_ai_engine_0_0.hwdef" DESIGN_HIERARCHY="vitis_design_ai_engine_0_0" BD_TYPE="SCOPED_BD">
	</File>
	<File Type="HW_HANDOFF" Name="vitis_design_icn_ctrl_1_0.hwh" src_db="vitis_design_icn_ctrl_1_0.hwdef" DESIGN_HIERARCHY="vitis_design_icn_ctrl_1_0" BD_TYPE="SCOPED_BD">
	</File>
	<File Type="HW_HANDOFF" Name="vitis_design_icn_ctrl_2_0.hwh" src_db="vitis_design_icn_ctrl_2_0.hwdef" DESIGN_HIERARCHY="vitis_design_icn_ctrl_2_0" BD_TYPE="SCOPED_BD">
	</File>
	<File Type="HW_HANDOFF" Name="vitis_design_icn_ctrl_3_0.hwh" src_db="vitis_design_icn_ctrl_3_0.hwdef" DESIGN_HIERARCHY="vitis_design_icn_ctrl_3_0" BD_TYPE="SCOPED_BD">
	</File>
	<File Type="HW_HANDOFF" Name="vitis_design_icn_ctrl_4_0.hwh" src_db="vitis_design_icn_ctrl_4_0.hwdef" DESIGN_HIERARCHY="vitis_design_icn_ctrl_4_0" BD_TYPE="SCOPED_BD">
	</File>
	<File Type="HW_HANDOFF" Name="vitis_design_icn_ctrl_5_0.hwh" src_db="vitis_design_icn_ctrl_5_0.hwdef" DESIGN_HIERARCHY="vitis_design_icn_ctrl_5_0" BD_TYPE="SCOPED_BD">
	</File>
	<File Type="PDI" Name="hw_emu_presynth.pdi" src_db="temp.hdf">
	</File>
	<File Type="AIE_PRIMITIVE" Name="aie_primitive.json" src_db="temp.hdf">
	</File>
	<USEDRESOURCES/>
	<WDIATTRS>
		<WDIATTR ATTRNAME="FPD_CDO_STAGE" ATTRVAL="2"/>
		<WDIATTR ATTRNAME="FPD_PL_IF" ATTRVAL="1"/>
		<WDIATTR ATTRNAME="LPD_CDO_STAGE" ATTRVAL="1"/>
		<WDIATTR ATTRNAME="LPD_PL_IF" ATTRVAL="1"/>
		<WDIATTR ATTRNAME="PL_CLK0" ATTRVAL="1"/>
		<WDIATTR ATTRNAME="PL_CLK1" ATTRVAL="0"/>
		<WDIATTR ATTRNAME="PL_CLK2" ATTRVAL="0"/>
		<WDIATTR ATTRNAME="PL_CLK3" ATTRVAL="0"/>
		<WDIATTR ATTRNAME="PL_RESET" ATTRVAL="1"/>
		<WDIATTR ATTRNAME="PMC_CDO_STAGE" ATTRVAL="1"/>
		<WDIATTR ATTRNAME="PMC_PL_IF" ATTRVAL="1"/>
		<WDIATTR ATTRNAME="PMC_SEM_NPI_GOLDEN_CHECKSUM_SW" ATTRVAL=""/>
	</WDIATTRS>
</Project>

