8:47:53 AM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DividerFPGA_syn.prj" -log "DividerFPGA_Implmnt/DividerFPGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DividerFPGA_Implmnt/DividerFPGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: TK-FRAMEWERK

# Sun Jun 25 08:48:27 2023

#Implementation: DividerFPGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Icecube\DividerFPGA\top.v" (library work)
@I::"D:\Icecube\DividerFPGA\counter16.v" (library work)
@I::"D:\Icecube\DividerFPGA\sr16.v" (library work)
@E: CS179 :"D:\Icecube\DividerFPGA\sr16.v":27:7:27:18|Assignment target parallel_out must be a net type
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 25 08:48:28 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 25 08:48:28 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DividerFPGA_syn.prj" -log "DividerFPGA_Implmnt/DividerFPGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DividerFPGA_Implmnt/DividerFPGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: TK-FRAMEWERK

# Sun Jun 25 08:49:11 2023

#Implementation: DividerFPGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Icecube\DividerFPGA\top.v" (library work)
@I::"D:\Icecube\DividerFPGA\counter16.v" (library work)
@I::"D:\Icecube\DividerFPGA\sr16.v" (library work)
Verilog syntax check successful!
Selecting top level module sr16
@N: CG364 :"D:\Icecube\DividerFPGA\sr16.v":3:7:3:10|Synthesizing module sr16 in library work.

@W: CL169 :"D:\Icecube\DividerFPGA\sr16.v":14:0:14:5|Pruning unused register shifted_data[15:0]. Make sure that there are no unused intermediate registers.
@W: CL279 :"D:\Icecube\DividerFPGA\sr16.v":23:0:23:5|Pruning register bits 15 to 1 of shifted_data[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\Icecube\DividerFPGA\sr16.v":23:0:23:5|Register bit shifted_data[0] is always 0.
@E: CL172 :"D:\Icecube\DividerFPGA\sr16.v":12:11:12:22|Only one always block can assign a given variable shifted_data[15:0]
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 25 08:49:12 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 25 08:49:12 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DividerFPGA_syn.prj" -log "DividerFPGA_Implmnt/DividerFPGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DividerFPGA_Implmnt/DividerFPGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: TK-FRAMEWERK

# Sun Jun 25 08:50:52 2023

#Implementation: DividerFPGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Icecube\DividerFPGA\top.v" (library work)
@I::"D:\Icecube\DividerFPGA\counter16.v" (library work)
@I::"D:\Icecube\DividerFPGA\sr16.v" (library work)
Verilog syntax check successful!
Selecting top level module sr16
@N: CG364 :"D:\Icecube\DividerFPGA\sr16.v":3:7:3:10|Synthesizing module sr16 in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 25 08:50:53 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\Icecube\DividerFPGA\sr16.v":3:7:3:10|Selected library: work cell: sr16 view verilog as top level
@N: NF107 :"D:\Icecube\DividerFPGA\sr16.v":3:7:3:10|Selected library: work cell: sr16 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 25 08:50:54 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 25 08:50:54 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\synwork\DividerFPGA_comp.srs changed - recompiling
@N: NF107 :"D:\Icecube\DividerFPGA\sr16.v":3:7:3:10|Selected library: work cell: sr16 view verilog as top level
@N: NF107 :"D:\Icecube\DividerFPGA\sr16.v":3:7:3:10|Selected library: work cell: sr16 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 25 08:50:55 2023

###########################################################]
Pre-mapping Report

# Sun Jun 25 08:50:56 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA_scck.rpt 
Printing clock  summary report in "D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist sr16

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
sr16|serdata_clock     754.8 MHz     1.325         inferred     Autoconstr_clkgroup_0     16   
===============================================================================================

@W: MT529 :"d:\icecube\dividerfpga\sr16.v":14:0:14:5|Found inferred clock sr16|serdata_clock which controls 16 sequential elements including shifted_data[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 25 08:50:57 2023

###########################################################]
Map & Optimize Report

# Sun Jun 25 08:50:58 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\icecube\dividerfpga\sr16.v":14:0:14:5|User-specified initial value defined for instance shifted_data[15:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		  18 /        16


@N: FX1016 :"d:\icecube\dividerfpga\sr16.v":5:10:5:22|SB_GB_IO inserted on the port serdata_clock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 16 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element              Drive Element Type     Fanout     Sample Instance     
-----------------------------------------------------------------------------------------------------
@K:CKID0001       serdata_clock_ibuf_gb_io     SB_GB_IO               16         shifted_data_esr[10]
=====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\synwork\DividerFPGA_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock sr16|serdata_clock with period 2.73ns. Please declare a user-defined clock on object "p:serdata_clock"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jun 25 08:51:00 2023
#


Top view:               sr16
Requested Frequency:    366.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.482

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
sr16|serdata_clock     366.1 MHz     311.2 MHz     2.731         3.213         -0.482     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
sr16|serdata_clock  sr16|serdata_clock  |  2.731       -0.482  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: sr16|serdata_clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                         Arrival           
Instance                Reference              Type          Pin     Net                 Time        Slack 
                        Clock                                                                              
-----------------------------------------------------------------------------------------------------------
shifted_data_esr[0]     sr16|serdata_clock     SB_DFFESR     Q       shifted_data[0]     0.540       -0.482
shifted_data_esr[1]     sr16|serdata_clock     SB_DFFESR     Q       shifted_data[1]     0.540       -0.482
shifted_data_esr[2]     sr16|serdata_clock     SB_DFFESR     Q       shifted_data[2]     0.540       -0.482
shifted_data_esr[3]     sr16|serdata_clock     SB_DFFESR     Q       shifted_data[3]     0.540       -0.482
shifted_data_esr[4]     sr16|serdata_clock     SB_DFFESR     Q       shifted_data[4]     0.540       -0.482
shifted_data_esr[5]     sr16|serdata_clock     SB_DFFESR     Q       shifted_data[5]     0.540       -0.482
shifted_data_esr[6]     sr16|serdata_clock     SB_DFFESR     Q       shifted_data[6]     0.540       -0.482
shifted_data_esr[7]     sr16|serdata_clock     SB_DFFESR     Q       shifted_data[7]     0.540       -0.482
shifted_data_esr[8]     sr16|serdata_clock     SB_DFFESR     Q       shifted_data[8]     0.540       -0.482
shifted_data_esr[9]     sr16|serdata_clock     SB_DFFESR     Q       shifted_data[9]     0.540       -0.482
===========================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                         Required           
Instance                 Reference              Type          Pin     Net                 Time         Slack 
                         Clock                                                                               
-------------------------------------------------------------------------------------------------------------
shifted_data_esr[1]      sr16|serdata_clock     SB_DFFESR     D       shifted_data[0]     2.626        -0.482
shifted_data_esr[2]      sr16|serdata_clock     SB_DFFESR     D       shifted_data[1]     2.626        -0.482
shifted_data_esr[3]      sr16|serdata_clock     SB_DFFESR     D       shifted_data[2]     2.626        -0.482
shifted_data_esr[4]      sr16|serdata_clock     SB_DFFESR     D       shifted_data[3]     2.626        -0.482
shifted_data_esr[5]      sr16|serdata_clock     SB_DFFESR     D       shifted_data[4]     2.626        -0.482
shifted_data_esr[6]      sr16|serdata_clock     SB_DFFESR     D       shifted_data[5]     2.626        -0.482
shifted_data_esr[7]      sr16|serdata_clock     SB_DFFESR     D       shifted_data[6]     2.626        -0.482
shifted_data_esr[8]      sr16|serdata_clock     SB_DFFESR     D       shifted_data[7]     2.626        -0.482
shifted_data_esr[9]      sr16|serdata_clock     SB_DFFESR     D       shifted_data[8]     2.626        -0.482
shifted_data_esr[10]     sr16|serdata_clock     SB_DFFESR     D       shifted_data[9]     2.626        -0.482
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.731
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.626

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.482

    Number of logic level(s):                0
    Starting point:                          shifted_data_esr[0] / Q
    Ending point:                            shifted_data_esr[1] / D
    The start point is clocked by            sr16|serdata_clock [rising] on pin C
    The end   point is clocked by            sr16|serdata_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
shifted_data_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
shifted_data[0]         Net           -        -       2.568     -           2         
shifted_data_esr[1]     SB_DFFESR     D        In      -         3.108       -         
=======================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.731
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.626

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.482

    Number of logic level(s):                0
    Starting point:                          shifted_data_esr[1] / Q
    Ending point:                            shifted_data_esr[2] / D
    The start point is clocked by            sr16|serdata_clock [rising] on pin C
    The end   point is clocked by            sr16|serdata_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
shifted_data_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
shifted_data[1]         Net           -        -       2.568     -           2         
shifted_data_esr[2]     SB_DFFESR     D        In      -         3.108       -         
=======================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.731
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.626

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.482

    Number of logic level(s):                0
    Starting point:                          shifted_data_esr[2] / Q
    Ending point:                            shifted_data_esr[3] / D
    The start point is clocked by            sr16|serdata_clock [rising] on pin C
    The end   point is clocked by            sr16|serdata_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
shifted_data_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
shifted_data[2]         Net           -        -       2.568     -           2         
shifted_data_esr[3]     SB_DFFESR     D        In      -         3.108       -         
=======================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.731
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.626

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.482

    Number of logic level(s):                0
    Starting point:                          shifted_data_esr[3] / Q
    Ending point:                            shifted_data_esr[4] / D
    The start point is clocked by            sr16|serdata_clock [rising] on pin C
    The end   point is clocked by            sr16|serdata_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
shifted_data_esr[3]     SB_DFFESR     Q        Out     0.540     0.540       -         
shifted_data[3]         Net           -        -       2.568     -           2         
shifted_data_esr[4]     SB_DFFESR     D        In      -         3.108       -         
=======================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.731
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.626

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.482

    Number of logic level(s):                0
    Starting point:                          shifted_data_esr[4] / Q
    Ending point:                            shifted_data_esr[5] / D
    The start point is clocked by            sr16|serdata_clock [rising] on pin C
    The end   point is clocked by            sr16|serdata_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
shifted_data_esr[4]     SB_DFFESR     Q        Out     0.540     0.540       -         
shifted_data[4]         Net           -        -       2.568     -           2         
shifted_data_esr[5]     SB_DFFESR     D        In      -         3.108       -         
=======================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for sr16 

Mapping to part: ice40hx4kcb132
Cell usage:
SB_DFFESR       16 uses
SB_LUT4         18 uses

I/O ports: 21
I/O primitives: 21
SB_GB_IO       1 use
SB_IO          20 uses

I/O Register bits:                  0
Register bits not including I/Os:   16 (0%)
Total load per clock:
   sr16|serdata_clock: 1

@S |Mapping Summary:
Total  LUTs: 18 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 18 = 18 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Sun Jun 25 08:51:01 2023

###########################################################]


Synthesis exit by 0.
Current Implementation DividerFPGA_Implmnt its sbt path: D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt
DividerFPGA_Implmnt: newer file D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt/DividerFPGA.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds
Current Implementation DividerFPGA_Implmnt its sbt path: D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt
DividerFPGA_Implmnt: newer file D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt/DividerFPGA.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt/DividerFPGA.edf " "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist" "-pBG121" -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt/DividerFPGA.edf...
start to read sdc/scf file D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt/DividerFPGA.scf
sdc_reader OK D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt/DividerFPGA.scf
Stored edif netlist at D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-sr16...

write Timing Constraint to D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: sr16

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-sr16" --outdir "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package BG121 --deviceMarketName iCE40HX4K --sdc-file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\placer\sr16_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-sr16 --outdir D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package BG121 --deviceMarketName iCE40HX4K --sdc-file D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\placer\sr16_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - BG121
Design database      - D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-sr16
SDC file             - D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-sr16/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	18
    Number of DFFs      	:	16
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	16
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	16
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	34
    Number of DFFs      	:	16
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	34/3520
    PLBs                        :	5/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	21/93
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.1 (sec)

Final Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	16
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	34/3520
    PLBs                        :	9/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	21/93
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: sr16|serdata_clock | Frequency: 626.00 MHz | Target: 366.30 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-sr16" --package BG121 --outdir "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\placer\sr16_pl.sdc" --dst_sdc_file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\packer\sr16_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 104
used logic cells: 34
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-sr16" --package BG121 --outdir "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\placer\sr16_pl.sdc" --dst_sdc_file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\packer\sr16_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 104
used logic cells: 34
Translating sdc file D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\placer\sr16_pl.sdc...
Translated sdc file is D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\packer\sr16_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\sbt\netlist\oadb-sr16" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\sbt\outputs\packer\sr16_pk.sdc" --outdir "D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\sbt\outputs\router" --sdf_file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\simulation_netlist\sr16_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\sbt\netlist\oadb-sr16 C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\sbt\outputs\packer\sr16_pk.sdc --outdir D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\sbt\outputs\router --sdf_file D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\simulation_netlist\sr16_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design sr16
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 40 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design sr16
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\simulation_netlist\sr16_sbt.v" --vhdl "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt/sbt/outputs/simulation_netlist\sr16_sbt.vhd" --lib "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-sr16" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\packer\sr16_pk.sdc" --out-sdc-file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\netlister\sr16_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\simulation_netlist\sr16_sbt.v
Writing D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt/sbt/outputs/simulation_netlist\sr16_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-sr16" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\netlister\sr16_sbt.sdc" --sdf-file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\simulation_netlist\sr16_sbt.sdf" --report-file "D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\sbt\outputs\timer\sr16_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-sr16 --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\netlister\sr16_sbt.sdc --sdf-file D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\simulation_netlist\sr16_sbt.sdf --report-file D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\sbt\outputs\timer\sr16_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-sr16" --device_name iCE40HX4K --package BG121 --outdir "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name sr16
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DividerFPGA_syn.prj" -log "DividerFPGA_Implmnt/DividerFPGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DividerFPGA_Implmnt/DividerFPGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: TK-FRAMEWERK

# Sun Jun 25 08:53:30 2023

#Implementation: DividerFPGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Icecube\DividerFPGA\top.v" (library work)
@I::"D:\Icecube\DividerFPGA\counter16.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"D:\Icecube\DividerFPGA\counter16.v":3:7:3:15|Synthesizing module counter16 in library work.

@W: CL169 :"D:\Icecube\DividerFPGA\counter16.v":26:0:26:5|Pruning unused register internal_count[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Icecube\DividerFPGA\counter16.v":14:0:14:5|Pruning unused register internal_count[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Icecube\DividerFPGA\counter16.v":14:0:14:5|Pruning unused register internal_count_reached. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\Icecube\DividerFPGA\top.v":1:7:1:9|Synthesizing module top in library work.

@N: CL189 :"D:\Icecube\DividerFPGA\counter16.v":26:0:26:5|Register bit internal_count_reached is always 0.
@E: CL172 :"D:\Icecube\DividerFPGA\counter16.v":12:4:12:25|Only one always block can assign a given variable internal_count_reached
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 25 08:53:31 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 25 08:53:31 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DividerFPGA_syn.prj" -log "DividerFPGA_Implmnt/DividerFPGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DividerFPGA_Implmnt/DividerFPGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: TK-FRAMEWERK

# Sun Jun 25 08:54:53 2023

#Implementation: DividerFPGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Icecube\DividerFPGA\top.v" (library work)
@I::"D:\Icecube\DividerFPGA\counter16.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\Icecube\DividerFPGA\counter16.v":3:7:3:15|Synthesizing module counter16 in library work.

@N: CG364 :"D:\Icecube\DividerFPGA\top.v":1:7:1:9|Synthesizing module top in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 25 08:54:53 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\Icecube\DividerFPGA\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\Icecube\DividerFPGA\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 25 08:54:54 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 25 08:54:54 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\synwork\DividerFPGA_comp.srs changed - recompiling
@N: NF107 :"D:\Icecube\DividerFPGA\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\Icecube\DividerFPGA\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 25 08:54:56 2023

###########################################################]
Pre-mapping Report

# Sun Jun 25 08:54:56 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA_scck.rpt 
Printing clock  summary report in "D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|laser_pulse     266.8 MHz     3.748         inferred     Autoconstr_clkgroup_0     19   
============================================================================================

@W: MT529 :"d:\icecube\dividerfpga\counter16.v":14:0:14:5|Found inferred clock top|laser_pulse which controls 19 sequential elements including pulse_counter.internal_count_reached. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 25 08:54:57 2023

###########################################################]
Map & Optimize Report

# Sun Jun 25 08:54:58 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\icecube\dividerfpga\counter16.v":14:0:14:5|User-specified initial value defined for instance pulse_counter.internal_count_reached is being ignored. 
@W: FX1039 :"d:\icecube\dividerfpga\counter16.v":14:0:14:5|User-specified initial value defined for instance pulse_counter.internal_count[15:0] is being ignored. 
@W: FX1039 :"d:\icecube\dividerfpga\top.v":17:0:17:5|User-specified initial value defined for instance output_state is being ignored. 
@W: FX1039 :"d:\icecube\dividerfpga\top.v":17:0:17:5|User-specified initial value defined for instance reset_signal is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.71ns		  25 /        19
   2		0h:00m:00s		    -1.71ns		  25 /        19

   3		0h:00m:00s		    -1.71ns		  25 /        19


   4		0h:00m:00s		    -1.71ns		  25 /        19
@N: FX1016 :"d:\icecube\dividerfpga\top.v":2:10:2:20|SB_GB_IO inserted on the port laser_pulse.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------------
@K:CKID0001       laser_pulse_ibuf_gb_io     SB_GB_IO               19         reset_signal   
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\synwork\DividerFPGA_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|laser_pulse with period 6.71ns. Please declare a user-defined clock on object "p:laser_pulse"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jun 25 08:55:00 2023
#


Top view:               top
Requested Frequency:    149.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.184

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|laser_pulse     149.0 MHz     126.7 MHz     6.711         7.896         -1.184     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
top|laser_pulse  top|laser_pulse  |  6.711       -1.184  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|laser_pulse
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                        Arrival           
Instance                                 Reference           Type         Pin     Net                    Time        Slack 
                                         Clock                                                                             
---------------------------------------------------------------------------------------------------------------------------
pulse_counter.internal_count_reached     top|laser_pulse     SB_DFFSS     Q       count_done             0.540       -1.184
pulse_counter.internal_count[1]          top|laser_pulse     SB_DFFSR     Q       internal_count[1]      0.540       0.692 
pulse_counter.internal_count[2]          top|laser_pulse     SB_DFFSR     Q       internal_count[2]      0.540       0.741 
pulse_counter.internal_count[5]          top|laser_pulse     SB_DFFSR     Q       internal_count[5]      0.540       0.741 
pulse_counter.internal_count[3]          top|laser_pulse     SB_DFFSR     Q       internal_count[3]      0.540       0.762 
pulse_counter.internal_count[9]          top|laser_pulse     SB_DFFSR     Q       internal_count[9]      0.540       0.762 
pulse_counter.internal_count[6]          top|laser_pulse     SB_DFFSR     Q       internal_count[6]      0.540       0.790 
pulse_counter.internal_count[0]          top|laser_pulse     SB_DFFSR     Q       internal_count[0]      0.540       0.803 
pulse_counter.internal_count[7]          top|laser_pulse     SB_DFFSR     Q       internal_count[7]      0.540       0.811 
pulse_counter.internal_count[10]         top|laser_pulse     SB_DFFSR     Q       internal_count[10]     0.540       0.811 
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                            Required           
Instance                             Reference           Type         Pin     Net                        Time         Slack 
                                     Clock                                                                                  
----------------------------------------------------------------------------------------------------------------------------
pulse_counter.internal_count[15]     top|laser_pulse     SB_DFFSR     D       internal_count_RNO[15]     6.606        -1.184
pulse_counter.internal_count[14]     top|laser_pulse     SB_DFFSR     D       internal_count_RNO[14]     6.606        -1.044
pulse_counter.internal_count[13]     top|laser_pulse     SB_DFFSR     D       internal_count_RNO[13]     6.606        -0.904
pulse_counter.internal_count[12]     top|laser_pulse     SB_DFFSR     D       internal_count_RNO[12]     6.606        -0.764
pulse_counter.internal_count[11]     top|laser_pulse     SB_DFFSR     D       internal_count_RNO[11]     6.606        -0.624
pulse_counter.internal_count[10]     top|laser_pulse     SB_DFFSR     D       internal_count_RNO[10]     6.606        -0.483
pulse_counter.internal_count[9]      top|laser_pulse     SB_DFFSR     D       internal_count_RNO[9]      6.606        -0.343
pulse_counter.internal_count[8]      top|laser_pulse     SB_DFFSR     D       internal_count_RNO[8]      6.606        -0.203
pulse_counter.internal_count[7]      top|laser_pulse     SB_DFFSR     D       internal_count_RNO[7]      6.606        -0.063
pulse_counter.internal_count[6]      top|laser_pulse     SB_DFFSR     D       internal_count_RNO[6]      6.606        0.077 
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.711
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.606

    - Propagation time:                      7.790
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.184

    Number of logic level(s):                17
    Starting point:                          pulse_counter.internal_count_reached / Q
    Ending point:                            pulse_counter.internal_count[15] / D
    The start point is clocked by            top|laser_pulse [rising] on pin C
    The end   point is clocked by            top|laser_pulse [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
pulse_counter.internal_count_reached             SB_DFFSS     Q        Out     0.540     0.540       -         
count_done                                       Net          -        -       1.599     -           5         
pulse_counter.internal_count_reached_RNI6795     SB_LUT4      I0       In      -         2.139       -         
pulse_counter.internal_count_reached_RNI6795     SB_LUT4      O        Out     0.449     2.588       -         
internal_count13                                 Net          -        -       0.905     -           2         
pulse_counter.un1_internal_count_cry_0_c         SB_CARRY     CI       In      -         3.493       -         
pulse_counter.un1_internal_count_cry_0_c         SB_CARRY     CO       Out     0.126     3.619       -         
un1_internal_count_cry_0                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_1_c         SB_CARRY     CI       In      -         3.633       -         
pulse_counter.un1_internal_count_cry_1_c         SB_CARRY     CO       Out     0.126     3.759       -         
un1_internal_count_cry_1                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_2_c         SB_CARRY     CI       In      -         3.773       -         
pulse_counter.un1_internal_count_cry_2_c         SB_CARRY     CO       Out     0.126     3.899       -         
un1_internal_count_cry_2                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_3_c         SB_CARRY     CI       In      -         3.913       -         
pulse_counter.un1_internal_count_cry_3_c         SB_CARRY     CO       Out     0.126     4.040       -         
un1_internal_count_cry_3                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_4_c         SB_CARRY     CI       In      -         4.054       -         
pulse_counter.un1_internal_count_cry_4_c         SB_CARRY     CO       Out     0.126     4.180       -         
un1_internal_count_cry_4                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_5_c         SB_CARRY     CI       In      -         4.194       -         
pulse_counter.un1_internal_count_cry_5_c         SB_CARRY     CO       Out     0.126     4.320       -         
un1_internal_count_cry_5                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_6_c         SB_CARRY     CI       In      -         4.334       -         
pulse_counter.un1_internal_count_cry_6_c         SB_CARRY     CO       Out     0.126     4.460       -         
un1_internal_count_cry_6                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_7_c         SB_CARRY     CI       In      -         4.474       -         
pulse_counter.un1_internal_count_cry_7_c         SB_CARRY     CO       Out     0.126     4.600       -         
un1_internal_count_cry_7                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_8_c         SB_CARRY     CI       In      -         4.614       -         
pulse_counter.un1_internal_count_cry_8_c         SB_CARRY     CO       Out     0.126     4.741       -         
un1_internal_count_cry_8                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_9_c         SB_CARRY     CI       In      -         4.755       -         
pulse_counter.un1_internal_count_cry_9_c         SB_CARRY     CO       Out     0.126     4.881       -         
un1_internal_count_cry_9                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_10_c        SB_CARRY     CI       In      -         4.895       -         
pulse_counter.un1_internal_count_cry_10_c        SB_CARRY     CO       Out     0.126     5.021       -         
un1_internal_count_cry_10                        Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_11_c        SB_CARRY     CI       In      -         5.035       -         
pulse_counter.un1_internal_count_cry_11_c        SB_CARRY     CO       Out     0.126     5.161       -         
un1_internal_count_cry_11                        Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_12_c        SB_CARRY     CI       In      -         5.175       -         
pulse_counter.un1_internal_count_cry_12_c        SB_CARRY     CO       Out     0.126     5.301       -         
un1_internal_count_cry_12                        Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_13_c        SB_CARRY     CI       In      -         5.315       -         
pulse_counter.un1_internal_count_cry_13_c        SB_CARRY     CO       Out     0.126     5.442       -         
un1_internal_count_cry_13                        Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_14_c        SB_CARRY     CI       In      -         5.456       -         
pulse_counter.un1_internal_count_cry_14_c        SB_CARRY     CO       Out     0.126     5.582       -         
un1_internal_count_cry_14                        Net          -        -       0.386     -           1         
pulse_counter.internal_count_RNO[15]             SB_LUT4      I3       In      -         5.968       -         
pulse_counter.internal_count_RNO[15]             SB_LUT4      O        Out     0.316     6.283       -         
internal_count_RNO[15]                           Net          -        -       1.507     -           1         
pulse_counter.internal_count[15]                 SB_DFFSR     D        In      -         7.790       -         
===============================================================================================================
Total path delay (propagation time + setup) of 7.896 is 3.303(41.8%) logic and 4.593(58.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.711
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.606

    - Propagation time:                      7.650
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.044

    Number of logic level(s):                16
    Starting point:                          pulse_counter.internal_count_reached / Q
    Ending point:                            pulse_counter.internal_count[14] / D
    The start point is clocked by            top|laser_pulse [rising] on pin C
    The end   point is clocked by            top|laser_pulse [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
pulse_counter.internal_count_reached             SB_DFFSS     Q        Out     0.540     0.540       -         
count_done                                       Net          -        -       1.599     -           5         
pulse_counter.internal_count_reached_RNI6795     SB_LUT4      I0       In      -         2.139       -         
pulse_counter.internal_count_reached_RNI6795     SB_LUT4      O        Out     0.449     2.588       -         
internal_count13                                 Net          -        -       0.905     -           2         
pulse_counter.un1_internal_count_cry_0_c         SB_CARRY     CI       In      -         3.493       -         
pulse_counter.un1_internal_count_cry_0_c         SB_CARRY     CO       Out     0.126     3.619       -         
un1_internal_count_cry_0                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_1_c         SB_CARRY     CI       In      -         3.633       -         
pulse_counter.un1_internal_count_cry_1_c         SB_CARRY     CO       Out     0.126     3.759       -         
un1_internal_count_cry_1                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_2_c         SB_CARRY     CI       In      -         3.773       -         
pulse_counter.un1_internal_count_cry_2_c         SB_CARRY     CO       Out     0.126     3.899       -         
un1_internal_count_cry_2                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_3_c         SB_CARRY     CI       In      -         3.913       -         
pulse_counter.un1_internal_count_cry_3_c         SB_CARRY     CO       Out     0.126     4.040       -         
un1_internal_count_cry_3                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_4_c         SB_CARRY     CI       In      -         4.054       -         
pulse_counter.un1_internal_count_cry_4_c         SB_CARRY     CO       Out     0.126     4.180       -         
un1_internal_count_cry_4                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_5_c         SB_CARRY     CI       In      -         4.194       -         
pulse_counter.un1_internal_count_cry_5_c         SB_CARRY     CO       Out     0.126     4.320       -         
un1_internal_count_cry_5                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_6_c         SB_CARRY     CI       In      -         4.334       -         
pulse_counter.un1_internal_count_cry_6_c         SB_CARRY     CO       Out     0.126     4.460       -         
un1_internal_count_cry_6                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_7_c         SB_CARRY     CI       In      -         4.474       -         
pulse_counter.un1_internal_count_cry_7_c         SB_CARRY     CO       Out     0.126     4.600       -         
un1_internal_count_cry_7                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_8_c         SB_CARRY     CI       In      -         4.614       -         
pulse_counter.un1_internal_count_cry_8_c         SB_CARRY     CO       Out     0.126     4.741       -         
un1_internal_count_cry_8                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_9_c         SB_CARRY     CI       In      -         4.755       -         
pulse_counter.un1_internal_count_cry_9_c         SB_CARRY     CO       Out     0.126     4.881       -         
un1_internal_count_cry_9                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_10_c        SB_CARRY     CI       In      -         4.895       -         
pulse_counter.un1_internal_count_cry_10_c        SB_CARRY     CO       Out     0.126     5.021       -         
un1_internal_count_cry_10                        Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_11_c        SB_CARRY     CI       In      -         5.035       -         
pulse_counter.un1_internal_count_cry_11_c        SB_CARRY     CO       Out     0.126     5.161       -         
un1_internal_count_cry_11                        Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_12_c        SB_CARRY     CI       In      -         5.175       -         
pulse_counter.un1_internal_count_cry_12_c        SB_CARRY     CO       Out     0.126     5.301       -         
un1_internal_count_cry_12                        Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_13_c        SB_CARRY     CI       In      -         5.315       -         
pulse_counter.un1_internal_count_cry_13_c        SB_CARRY     CO       Out     0.126     5.442       -         
un1_internal_count_cry_13                        Net          -        -       0.386     -           2         
pulse_counter.internal_count_RNO[14]             SB_LUT4      I3       In      -         5.828       -         
pulse_counter.internal_count_RNO[14]             SB_LUT4      O        Out     0.316     6.143       -         
internal_count_RNO[14]                           Net          -        -       1.507     -           1         
pulse_counter.internal_count[14]                 SB_DFFSR     D        In      -         7.650       -         
===============================================================================================================
Total path delay (propagation time + setup) of 7.755 is 3.176(41.0%) logic and 4.579(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.711
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.606

    - Propagation time:                      7.510
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.904

    Number of logic level(s):                15
    Starting point:                          pulse_counter.internal_count_reached / Q
    Ending point:                            pulse_counter.internal_count[13] / D
    The start point is clocked by            top|laser_pulse [rising] on pin C
    The end   point is clocked by            top|laser_pulse [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
pulse_counter.internal_count_reached             SB_DFFSS     Q        Out     0.540     0.540       -         
count_done                                       Net          -        -       1.599     -           5         
pulse_counter.internal_count_reached_RNI6795     SB_LUT4      I0       In      -         2.139       -         
pulse_counter.internal_count_reached_RNI6795     SB_LUT4      O        Out     0.449     2.588       -         
internal_count13                                 Net          -        -       0.905     -           2         
pulse_counter.un1_internal_count_cry_0_c         SB_CARRY     CI       In      -         3.493       -         
pulse_counter.un1_internal_count_cry_0_c         SB_CARRY     CO       Out     0.126     3.619       -         
un1_internal_count_cry_0                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_1_c         SB_CARRY     CI       In      -         3.633       -         
pulse_counter.un1_internal_count_cry_1_c         SB_CARRY     CO       Out     0.126     3.759       -         
un1_internal_count_cry_1                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_2_c         SB_CARRY     CI       In      -         3.773       -         
pulse_counter.un1_internal_count_cry_2_c         SB_CARRY     CO       Out     0.126     3.899       -         
un1_internal_count_cry_2                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_3_c         SB_CARRY     CI       In      -         3.913       -         
pulse_counter.un1_internal_count_cry_3_c         SB_CARRY     CO       Out     0.126     4.040       -         
un1_internal_count_cry_3                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_4_c         SB_CARRY     CI       In      -         4.054       -         
pulse_counter.un1_internal_count_cry_4_c         SB_CARRY     CO       Out     0.126     4.180       -         
un1_internal_count_cry_4                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_5_c         SB_CARRY     CI       In      -         4.194       -         
pulse_counter.un1_internal_count_cry_5_c         SB_CARRY     CO       Out     0.126     4.320       -         
un1_internal_count_cry_5                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_6_c         SB_CARRY     CI       In      -         4.334       -         
pulse_counter.un1_internal_count_cry_6_c         SB_CARRY     CO       Out     0.126     4.460       -         
un1_internal_count_cry_6                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_7_c         SB_CARRY     CI       In      -         4.474       -         
pulse_counter.un1_internal_count_cry_7_c         SB_CARRY     CO       Out     0.126     4.600       -         
un1_internal_count_cry_7                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_8_c         SB_CARRY     CI       In      -         4.614       -         
pulse_counter.un1_internal_count_cry_8_c         SB_CARRY     CO       Out     0.126     4.741       -         
un1_internal_count_cry_8                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_9_c         SB_CARRY     CI       In      -         4.755       -         
pulse_counter.un1_internal_count_cry_9_c         SB_CARRY     CO       Out     0.126     4.881       -         
un1_internal_count_cry_9                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_10_c        SB_CARRY     CI       In      -         4.895       -         
pulse_counter.un1_internal_count_cry_10_c        SB_CARRY     CO       Out     0.126     5.021       -         
un1_internal_count_cry_10                        Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_11_c        SB_CARRY     CI       In      -         5.035       -         
pulse_counter.un1_internal_count_cry_11_c        SB_CARRY     CO       Out     0.126     5.161       -         
un1_internal_count_cry_11                        Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_12_c        SB_CARRY     CI       In      -         5.175       -         
pulse_counter.un1_internal_count_cry_12_c        SB_CARRY     CO       Out     0.126     5.301       -         
un1_internal_count_cry_12                        Net          -        -       0.386     -           2         
pulse_counter.internal_count_RNO[13]             SB_LUT4      I3       In      -         5.687       -         
pulse_counter.internal_count_RNO[13]             SB_LUT4      O        Out     0.316     6.003       -         
internal_count_RNO[13]                           Net          -        -       1.507     -           1         
pulse_counter.internal_count[13]                 SB_DFFSR     D        In      -         7.510       -         
===============================================================================================================
Total path delay (propagation time + setup) of 7.615 is 3.050(40.1%) logic and 4.565(59.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.711
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.606

    - Propagation time:                      7.370
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.764

    Number of logic level(s):                14
    Starting point:                          pulse_counter.internal_count_reached / Q
    Ending point:                            pulse_counter.internal_count[12] / D
    The start point is clocked by            top|laser_pulse [rising] on pin C
    The end   point is clocked by            top|laser_pulse [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
pulse_counter.internal_count_reached             SB_DFFSS     Q        Out     0.540     0.540       -         
count_done                                       Net          -        -       1.599     -           5         
pulse_counter.internal_count_reached_RNI6795     SB_LUT4      I0       In      -         2.139       -         
pulse_counter.internal_count_reached_RNI6795     SB_LUT4      O        Out     0.449     2.588       -         
internal_count13                                 Net          -        -       0.905     -           2         
pulse_counter.un1_internal_count_cry_0_c         SB_CARRY     CI       In      -         3.493       -         
pulse_counter.un1_internal_count_cry_0_c         SB_CARRY     CO       Out     0.126     3.619       -         
un1_internal_count_cry_0                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_1_c         SB_CARRY     CI       In      -         3.633       -         
pulse_counter.un1_internal_count_cry_1_c         SB_CARRY     CO       Out     0.126     3.759       -         
un1_internal_count_cry_1                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_2_c         SB_CARRY     CI       In      -         3.773       -         
pulse_counter.un1_internal_count_cry_2_c         SB_CARRY     CO       Out     0.126     3.899       -         
un1_internal_count_cry_2                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_3_c         SB_CARRY     CI       In      -         3.913       -         
pulse_counter.un1_internal_count_cry_3_c         SB_CARRY     CO       Out     0.126     4.040       -         
un1_internal_count_cry_3                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_4_c         SB_CARRY     CI       In      -         4.054       -         
pulse_counter.un1_internal_count_cry_4_c         SB_CARRY     CO       Out     0.126     4.180       -         
un1_internal_count_cry_4                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_5_c         SB_CARRY     CI       In      -         4.194       -         
pulse_counter.un1_internal_count_cry_5_c         SB_CARRY     CO       Out     0.126     4.320       -         
un1_internal_count_cry_5                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_6_c         SB_CARRY     CI       In      -         4.334       -         
pulse_counter.un1_internal_count_cry_6_c         SB_CARRY     CO       Out     0.126     4.460       -         
un1_internal_count_cry_6                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_7_c         SB_CARRY     CI       In      -         4.474       -         
pulse_counter.un1_internal_count_cry_7_c         SB_CARRY     CO       Out     0.126     4.600       -         
un1_internal_count_cry_7                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_8_c         SB_CARRY     CI       In      -         4.614       -         
pulse_counter.un1_internal_count_cry_8_c         SB_CARRY     CO       Out     0.126     4.741       -         
un1_internal_count_cry_8                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_9_c         SB_CARRY     CI       In      -         4.755       -         
pulse_counter.un1_internal_count_cry_9_c         SB_CARRY     CO       Out     0.126     4.881       -         
un1_internal_count_cry_9                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_10_c        SB_CARRY     CI       In      -         4.895       -         
pulse_counter.un1_internal_count_cry_10_c        SB_CARRY     CO       Out     0.126     5.021       -         
un1_internal_count_cry_10                        Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_11_c        SB_CARRY     CI       In      -         5.035       -         
pulse_counter.un1_internal_count_cry_11_c        SB_CARRY     CO       Out     0.126     5.161       -         
un1_internal_count_cry_11                        Net          -        -       0.386     -           2         
pulse_counter.internal_count_RNO[12]             SB_LUT4      I3       In      -         5.547       -         
pulse_counter.internal_count_RNO[12]             SB_LUT4      O        Out     0.316     5.863       -         
internal_count_RNO[12]                           Net          -        -       1.507     -           1         
pulse_counter.internal_count[12]                 SB_DFFSR     D        In      -         7.370       -         
===============================================================================================================
Total path delay (propagation time + setup) of 7.475 is 2.924(39.1%) logic and 4.551(60.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.711
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.606

    - Propagation time:                      7.230
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                13
    Starting point:                          pulse_counter.internal_count_reached / Q
    Ending point:                            pulse_counter.internal_count[11] / D
    The start point is clocked by            top|laser_pulse [rising] on pin C
    The end   point is clocked by            top|laser_pulse [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
pulse_counter.internal_count_reached             SB_DFFSS     Q        Out     0.540     0.540       -         
count_done                                       Net          -        -       1.599     -           5         
pulse_counter.internal_count_reached_RNI6795     SB_LUT4      I0       In      -         2.139       -         
pulse_counter.internal_count_reached_RNI6795     SB_LUT4      O        Out     0.449     2.588       -         
internal_count13                                 Net          -        -       0.905     -           2         
pulse_counter.un1_internal_count_cry_0_c         SB_CARRY     CI       In      -         3.493       -         
pulse_counter.un1_internal_count_cry_0_c         SB_CARRY     CO       Out     0.126     3.619       -         
un1_internal_count_cry_0                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_1_c         SB_CARRY     CI       In      -         3.633       -         
pulse_counter.un1_internal_count_cry_1_c         SB_CARRY     CO       Out     0.126     3.759       -         
un1_internal_count_cry_1                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_2_c         SB_CARRY     CI       In      -         3.773       -         
pulse_counter.un1_internal_count_cry_2_c         SB_CARRY     CO       Out     0.126     3.899       -         
un1_internal_count_cry_2                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_3_c         SB_CARRY     CI       In      -         3.913       -         
pulse_counter.un1_internal_count_cry_3_c         SB_CARRY     CO       Out     0.126     4.040       -         
un1_internal_count_cry_3                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_4_c         SB_CARRY     CI       In      -         4.054       -         
pulse_counter.un1_internal_count_cry_4_c         SB_CARRY     CO       Out     0.126     4.180       -         
un1_internal_count_cry_4                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_5_c         SB_CARRY     CI       In      -         4.194       -         
pulse_counter.un1_internal_count_cry_5_c         SB_CARRY     CO       Out     0.126     4.320       -         
un1_internal_count_cry_5                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_6_c         SB_CARRY     CI       In      -         4.334       -         
pulse_counter.un1_internal_count_cry_6_c         SB_CARRY     CO       Out     0.126     4.460       -         
un1_internal_count_cry_6                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_7_c         SB_CARRY     CI       In      -         4.474       -         
pulse_counter.un1_internal_count_cry_7_c         SB_CARRY     CO       Out     0.126     4.600       -         
un1_internal_count_cry_7                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_8_c         SB_CARRY     CI       In      -         4.614       -         
pulse_counter.un1_internal_count_cry_8_c         SB_CARRY     CO       Out     0.126     4.741       -         
un1_internal_count_cry_8                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_9_c         SB_CARRY     CI       In      -         4.755       -         
pulse_counter.un1_internal_count_cry_9_c         SB_CARRY     CO       Out     0.126     4.881       -         
un1_internal_count_cry_9                         Net          -        -       0.014     -           2         
pulse_counter.un1_internal_count_cry_10_c        SB_CARRY     CI       In      -         4.895       -         
pulse_counter.un1_internal_count_cry_10_c        SB_CARRY     CO       Out     0.126     5.021       -         
un1_internal_count_cry_10                        Net          -        -       0.386     -           2         
pulse_counter.internal_count_RNO[11]             SB_LUT4      I3       In      -         5.407       -         
pulse_counter.internal_count_RNO[11]             SB_LUT4      O        Out     0.316     5.723       -         
internal_count_RNO[11]                           Net          -        -       1.507     -           1         
pulse_counter.internal_count[11]                 SB_DFFSR     D        In      -         7.230       -         
===============================================================================================================
Total path delay (propagation time + setup) of 7.335 is 2.798(38.1%) logic and 4.537(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx4kcb132
Cell usage:
GND             1 use
SB_CARRY        15 uses
SB_DFF          2 uses
SB_DFFSR        16 uses
SB_DFFSS        1 use
VCC             1 use
SB_LUT4         25 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|laser_pulse: 1

@S |Mapping Summary:
Total  LUTs: 25 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 25 = 25 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Jun 25 08:55:00 2023

###########################################################]


Synthesis exit by 0.
Current Implementation DividerFPGA_Implmnt its sbt path: D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt
DividerFPGA_Implmnt: newer file D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt/DividerFPGA.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt/DividerFPGA.edf " "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist" "-pBG121" -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt/DividerFPGA.edf...
start to read sdc/scf file D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt/DividerFPGA.scf
sdc_reader OK D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt/DividerFPGA.scf
Stored edif netlist at D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-top" --outdir "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package BG121 --deviceMarketName iCE40HX4K --sdc-file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-top --outdir D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package BG121 --deviceMarketName iCE40HX4K --sdc-file D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - BG121
Design database      - D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	25
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	26/3520
    PLBs                        :	4/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	3/93
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.3 (sec)

Final Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	26/3520
    PLBs                        :	6/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	3/93
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|laser_pulse | Frequency: 195.65 MHz | Target: 149.03 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-top" --package BG121 --outdir "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 38
used logic cells: 26
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-top" --package BG121 --outdir "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 38
used logic cells: 26
Translating sdc file D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\sbt\outputs\router" --sdf_file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\sbt\outputs\router --sdf_file D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 43 
I1212: Iteration  1 :    20 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX4K --package BG121 --outdir "D:/Icecube/DividerFPGA/DividerFPGA/DividerFPGA_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top
12:07:12 PM
