<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsLegalizerInfo.cpp source code [llvm/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="TypesAndMemOps "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsLegalizerInfo.cpp.html'>MipsLegalizerInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MipsLegalizerInfo.cpp ------------------------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the targeting of the Machinelegalizer class for Mips.</i></td></tr>
<tr><th id="10">10</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="MipsLegalizerInfo.h.html">"MipsLegalizerInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MipsTargetMachine.h.html">"MipsTargetMachine.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html">"llvm/CodeGen/GlobalISel/LegalizerHelper.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html">"llvm/IR/IntrinsicsMips.h"</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><b>struct</b> <dfn class="type def" id="TypesAndMemOps" title='TypesAndMemOps' data-ref="TypesAndMemOps" data-ref-filename="TypesAndMemOps">TypesAndMemOps</dfn> {</td></tr>
<tr><th id="21">21</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="tu decl field" id="TypesAndMemOps::ValTy" title='TypesAndMemOps::ValTy' data-type='llvm::LLT' data-ref="TypesAndMemOps::ValTy" data-ref-filename="TypesAndMemOps..ValTy">ValTy</dfn>;</td></tr>
<tr><th id="22">22</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="tu decl field" id="TypesAndMemOps::PtrTy" title='TypesAndMemOps::PtrTy' data-type='llvm::LLT' data-ref="TypesAndMemOps::PtrTy" data-ref-filename="TypesAndMemOps..PtrTy">PtrTy</dfn>;</td></tr>
<tr><th id="23">23</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="TypesAndMemOps::MemSize" title='TypesAndMemOps::MemSize' data-type='unsigned int' data-ref="TypesAndMemOps::MemSize" data-ref-filename="TypesAndMemOps..MemSize">MemSize</dfn>;</td></tr>
<tr><th id="24">24</th><td>  <em>bool</em> <dfn class="tu decl field" id="TypesAndMemOps::SystemSupportsUnalignedAccess" title='TypesAndMemOps::SystemSupportsUnalignedAccess' data-type='bool' data-ref="TypesAndMemOps::SystemSupportsUnalignedAccess" data-ref-filename="TypesAndMemOps..SystemSupportsUnalignedAccess">SystemSupportsUnalignedAccess</dfn>;</td></tr>
<tr><th id="25">25</th><td>};</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i  data-doc="_ZL24isUnalignedMemmoryAccessmm">// Assumes power of 2 memory size. Subtargets that have only naturally-aligned</i></td></tr>
<tr><th id="28">28</th><td><i  data-doc="_ZL24isUnalignedMemmoryAccessmm">// memory access need to perform additional legalization here.</i></td></tr>
<tr><th id="29">29</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL24isUnalignedMemmoryAccessmm" title='isUnalignedMemmoryAccess' data-type='bool isUnalignedMemmoryAccess(uint64_t MemSize, uint64_t AlignInBits)' data-ref="_ZL24isUnalignedMemmoryAccessmm" data-ref-filename="_ZL24isUnalignedMemmoryAccessmm">isUnalignedMemmoryAccess</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="6MemSize" title='MemSize' data-type='uint64_t' data-ref="6MemSize" data-ref-filename="6MemSize">MemSize</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="7AlignInBits" title='AlignInBits' data-type='uint64_t' data-ref="7AlignInBits" data-ref-filename="7AlignInBits">AlignInBits</dfn>) {</td></tr>
<tr><th id="30">30</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isPowerOf2_64(MemSize) &amp;&amp; <q>"Expected power of 2 memory size"</q>);</td></tr>
<tr><th id="31">31</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isPowerOf2_64(AlignInBits) &amp;&amp; <q>"Expected power of 2 align"</q>);</td></tr>
<tr><th id="32">32</th><td>  <b>if</b> (<a class="local col6 ref" href="#6MemSize" title='MemSize' data-ref="6MemSize" data-ref-filename="6MemSize">MemSize</a> &gt; <a class="local col7 ref" href="#7AlignInBits" title='AlignInBits' data-ref="7AlignInBits" data-ref-filename="7AlignInBits">AlignInBits</a>)</td></tr>
<tr><th id="33">33</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="34">34</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="35">35</th><td>}</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><em>static</em> <em>bool</em></td></tr>
<tr><th id="38">38</th><td><dfn class="tu decl def fn" id="_ZL23CheckTy0Ty1MemSizeAlignRKN4llvm13LegalityQueryESt16initializer_listI14TypesAndMemOpsE" title='CheckTy0Ty1MemSizeAlign' data-type='bool CheckTy0Ty1MemSizeAlign(const llvm::LegalityQuery &amp; Query, std::initializer_list&lt;TypesAndMemOps&gt; SupportedValues)' data-ref="_ZL23CheckTy0Ty1MemSizeAlignRKN4llvm13LegalityQueryESt16initializer_listI14TypesAndMemOpsE" data-ref-filename="_ZL23CheckTy0Ty1MemSizeAlignRKN4llvm13LegalityQueryESt16initializer_listI14TypesAndMemOpsE">CheckTy0Ty1MemSizeAlign</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col8 decl" id="8Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="8Query" data-ref-filename="8Query">Query</dfn>,</td></tr>
<tr><th id="39">39</th><td>                        <span class="namespace">std::</span><span class='type' title='std::initializer_list' data-ref="std::initializer_list" data-ref-filename="std..initializer_list">initializer_list</span>&lt;<a class="type" href="#TypesAndMemOps" title='TypesAndMemOps' data-ref="TypesAndMemOps" data-ref-filename="TypesAndMemOps">TypesAndMemOps</a>&gt; <dfn class="local col9 decl" id="9SupportedValues" title='SupportedValues' data-type='std::initializer_list&lt;TypesAndMemOps&gt;' data-ref="9SupportedValues" data-ref-filename="9SupportedValues">SupportedValues</dfn>) {</td></tr>
<tr><th id="40">40</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="10QueryMemSize" title='QueryMemSize' data-type='unsigned int' data-ref="10QueryMemSize" data-ref-filename="10QueryMemSize">QueryMemSize</dfn> = <a class="local col8 ref" href="#8Query" title='Query' data-ref="8Query" data-ref-filename="8Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::SizeInBits" title='llvm::LegalityQuery::MemDesc::SizeInBits' data-ref="llvm::LegalityQuery::MemDesc::SizeInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..SizeInBits">SizeInBits</a>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <i>// Non power of two memory access is never legal.</i></td></tr>
<tr><th id="43">43</th><td>  <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_64Em" title='llvm::isPowerOf2_64' data-ref="_ZN4llvm13isPowerOf2_64Em" data-ref-filename="_ZN4llvm13isPowerOf2_64Em">isPowerOf2_64</a>(<a class="local col0 ref" href="#10QueryMemSize" title='QueryMemSize' data-ref="10QueryMemSize" data-ref-filename="10QueryMemSize">QueryMemSize</a>))</td></tr>
<tr><th id="44">44</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="11Val" title='Val' data-type='const TypesAndMemOps &amp;' data-ref="11Val" data-ref-filename="11Val">Val</dfn> : <a class="local col9 ref" href="#9SupportedValues" title='SupportedValues' data-ref="9SupportedValues" data-ref-filename="9SupportedValues">SupportedValues</a>) {</td></tr>
<tr><th id="47">47</th><td>    <b>if</b> (<a class="local col1 ref" href="#11Val" title='Val' data-ref="11Val" data-ref-filename="11Val">Val</a>.<a class="tu ref field" href="#TypesAndMemOps::ValTy" title='TypesAndMemOps::ValTy' data-use='m' data-ref="TypesAndMemOps::ValTy" data-ref-filename="TypesAndMemOps..ValTy">ValTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col8 ref" href="#8Query" title='Query' data-ref="8Query" data-ref-filename="8Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>)</td></tr>
<tr><th id="48">48</th><td>      <b>continue</b>;</td></tr>
<tr><th id="49">49</th><td>    <b>if</b> (<a class="local col1 ref" href="#11Val" title='Val' data-ref="11Val" data-ref-filename="11Val">Val</a>.<a class="tu ref field" href="#TypesAndMemOps::PtrTy" title='TypesAndMemOps::PtrTy' data-use='m' data-ref="TypesAndMemOps::PtrTy" data-ref-filename="TypesAndMemOps..PtrTy">PtrTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col8 ref" href="#8Query" title='Query' data-ref="8Query" data-ref-filename="8Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>)</td></tr>
<tr><th id="50">50</th><td>      <b>continue</b>;</td></tr>
<tr><th id="51">51</th><td>    <b>if</b> (<a class="local col1 ref" href="#11Val" title='Val' data-ref="11Val" data-ref-filename="11Val">Val</a>.<a class="tu ref field" href="#TypesAndMemOps::MemSize" title='TypesAndMemOps::MemSize' data-use='r' data-ref="TypesAndMemOps::MemSize" data-ref-filename="TypesAndMemOps..MemSize">MemSize</a> != <a class="local col0 ref" href="#10QueryMemSize" title='QueryMemSize' data-ref="10QueryMemSize" data-ref-filename="10QueryMemSize">QueryMemSize</a>)</td></tr>
<tr><th id="52">52</th><td>      <b>continue</b>;</td></tr>
<tr><th id="53">53</th><td>    <b>if</b> (!<a class="local col1 ref" href="#11Val" title='Val' data-ref="11Val" data-ref-filename="11Val">Val</a>.<a class="tu ref field" href="#TypesAndMemOps::SystemSupportsUnalignedAccess" title='TypesAndMemOps::SystemSupportsUnalignedAccess' data-use='r' data-ref="TypesAndMemOps::SystemSupportsUnalignedAccess" data-ref-filename="TypesAndMemOps..SystemSupportsUnalignedAccess">SystemSupportsUnalignedAccess</a> &amp;&amp;</td></tr>
<tr><th id="54">54</th><td>        <a class="tu ref fn" href="#_ZL24isUnalignedMemmoryAccessmm" title='isUnalignedMemmoryAccess' data-use='c' data-ref="_ZL24isUnalignedMemmoryAccessmm" data-ref-filename="_ZL24isUnalignedMemmoryAccessmm">isUnalignedMemmoryAccess</a>(<a class="local col0 ref" href="#10QueryMemSize" title='QueryMemSize' data-ref="10QueryMemSize" data-ref-filename="10QueryMemSize">QueryMemSize</a>, <a class="local col8 ref" href="#8Query" title='Query' data-ref="8Query" data-ref-filename="8Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::AlignInBits" title='llvm::LegalityQuery::MemDesc::AlignInBits' data-ref="llvm::LegalityQuery::MemDesc::AlignInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..AlignInBits">AlignInBits</a>))</td></tr>
<tr><th id="55">55</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="56">56</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="57">57</th><td>  }</td></tr>
<tr><th id="58">58</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="59">59</th><td>}</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" title='CheckTyN' data-type='bool CheckTyN(unsigned int N, const llvm::LegalityQuery &amp; Query, std::initializer_list&lt;LLT&gt; SupportedValues)' data-ref="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" data-ref-filename="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE">CheckTyN</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="12N" title='N' data-type='unsigned int' data-ref="12N" data-ref-filename="12N">N</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col3 decl" id="13Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="13Query" data-ref-filename="13Query">Query</dfn>,</td></tr>
<tr><th id="62">62</th><td>                     <span class="namespace">std::</span><span class='type' title='std::initializer_list' data-ref="std::initializer_list" data-ref-filename="std..initializer_list">initializer_list</span>&lt;<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>&gt; <dfn class="local col4 decl" id="14SupportedValues" title='SupportedValues' data-type='std::initializer_list&lt;LLT&gt;' data-ref="14SupportedValues" data-ref-filename="14SupportedValues">SupportedValues</dfn>) {</td></tr>
<tr><th id="63">63</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="15Val" title='Val' data-type='const llvm::LLT &amp;' data-ref="15Val" data-ref-filename="15Val">Val</dfn> : <a class="local col4 ref" href="#14SupportedValues" title='SupportedValues' data-ref="14SupportedValues" data-ref-filename="14SupportedValues">SupportedValues</a>)</td></tr>
<tr><th id="64">64</th><td>    <b>if</b> (<a class="local col5 ref" href="#15Val" title='Val' data-ref="15Val" data-ref-filename="15Val">Val</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col3 ref" href="#13Query" title='Query' data-ref="13Query" data-ref-filename="13Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#12N" title='N' data-ref="12N" data-ref-filename="12N">N</a>]</a>)</td></tr>
<tr><th id="65">65</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="66">66</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="67">67</th><td>}</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><a class="type" href="MipsLegalizerInfo.h.html#llvm::MipsLegalizerInfo" title='llvm::MipsLegalizerInfo' data-ref="llvm::MipsLegalizerInfo" data-ref-filename="llvm..MipsLegalizerInfo">MipsLegalizerInfo</a>::<dfn class="decl def fn" id="_ZN4llvm17MipsLegalizerInfoC1ERKNS_13MipsSubtargetE" title='llvm::MipsLegalizerInfo::MipsLegalizerInfo' data-ref="_ZN4llvm17MipsLegalizerInfoC1ERKNS_13MipsSubtargetE" data-ref-filename="_ZN4llvm17MipsLegalizerInfoC1ERKNS_13MipsSubtargetE">MipsLegalizerInfo</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col6 decl" id="16ST" title='ST' data-type='const llvm::MipsSubtarget &amp;' data-ref="16ST" data-ref-filename="16ST">ST</dfn>) {</td></tr>
<tr><th id="70">70</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">TargetOpcode</span>;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="17s1" title='s1' data-type='const llvm::LLT' data-ref="17s1" data-ref-filename="17s1">s1</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>);</td></tr>
<tr><th id="73">73</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="18s32" title='s32' data-type='const llvm::LLT' data-ref="18s32" data-ref-filename="18s32">s32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="74">74</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="19s64" title='s64' data-type='const llvm::LLT' data-ref="19s64" data-ref-filename="19s64">s64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="75">75</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="20v16s8" title='v16s8' data-type='const llvm::LLT' data-ref="20v16s8" data-ref-filename="20v16s8">v16s8</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>16</var>, <var>8</var>);</td></tr>
<tr><th id="76">76</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="21v8s16" title='v8s16' data-type='const llvm::LLT' data-ref="21v8s16" data-ref-filename="21v8s16">v8s16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>8</var>, <var>16</var>);</td></tr>
<tr><th id="77">77</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="22v4s32" title='v4s32' data-type='const llvm::LLT' data-ref="22v4s32" data-ref-filename="22v4s32">v4s32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>4</var>, <var>32</var>);</td></tr>
<tr><th id="78">78</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="23v2s64" title='v2s64' data-type='const llvm::LLT' data-ref="23v2s64" data-ref-filename="23v2s64">v2s64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>64</var>);</td></tr>
<tr><th id="79">79</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="24p0" title='p0' data-type='const llvm::LLT' data-ref="24p0" data-ref-filename="24p0">p0</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <var>32</var>);</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD" data-ref-filename="llvm..TargetOpcode..G_ADD">G_ADD</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#221" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB" data-ref-filename="llvm..TargetOpcode..G_SUB">G_SUB</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#224" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL" data-ref-filename="llvm..TargetOpcode..G_MUL">G_MUL</a>})</td></tr>
<tr><th id="82">82</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=, &amp;<a class="local col6 ref" href="#16ST" title='ST' data-ref="16ST" data-ref-filename="16ST">ST</a>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col5 decl" id="25Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="25Query" data-ref-filename="25Query">Query</dfn>) {</td></tr>
<tr><th id="83">83</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" title='CheckTyN' data-use='c' data-ref="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" data-ref-filename="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE">CheckTyN</a>(<var>0</var>, <a class="local col5 ref" href="#25Query" title='Query' data-ref="25Query" data-ref-filename="25Query">Query</a>, {<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}))</td></tr>
<tr><th id="84">84</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="85">85</th><td>        <b>if</b> (<a class="local col6 ref" href="#16ST" title='ST' data-ref="16ST" data-ref-filename="16ST">ST</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasMSAEv" title='llvm::MipsSubtarget::hasMSA' data-ref="_ZNK4llvm13MipsSubtarget6hasMSAEv" data-ref-filename="_ZNK4llvm13MipsSubtarget6hasMSAEv">hasMSA</a>() &amp;&amp; <a class="tu ref fn" href="#_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" title='CheckTyN' data-use='c' data-ref="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" data-ref-filename="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE">CheckTyN</a>(<var>0</var>, <a class="local col5 ref" href="#25Query" title='Query' data-ref="25Query" data-ref-filename="25Query">Query</a>, {<a class="local col0 ref" href="#20v16s8" title='v16s8' data-ref="20v16s8" data-ref-filename="20v16s8">v16s8</a>, <a class="local col1 ref" href="#21v8s16" title='v8s16' data-ref="21v8s16" data-ref-filename="21v8s16">v8s16</a>, <a class="local col2 ref" href="#22v4s32" title='v4s32' data-ref="22v4s32" data-ref-filename="22v4s32">v4s32</a>, <a class="local col3 ref" href="#23v2s64" title='v2s64' data-ref="23v2s64" data-ref-filename="23v2s64">v2s64</a>}))</td></tr>
<tr><th id="86">86</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="87">87</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="88">88</th><td>      })</td></tr>
<tr><th id="89">89</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#427" title='llvm::TargetOpcode::G_UADDO' data-ref="llvm::TargetOpcode::G_UADDO" data-ref-filename="llvm..TargetOpcode..G_UADDO">G_UADDO</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#431" title='llvm::TargetOpcode::G_UADDE' data-ref="llvm::TargetOpcode::G_UADDE" data-ref-filename="llvm..TargetOpcode..G_UADDE">G_UADDE</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#435" title='llvm::TargetOpcode::G_USUBO' data-ref="llvm::TargetOpcode::G_USUBO" data-ref-filename="llvm..TargetOpcode..G_USUBO">G_USUBO</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#439" title='llvm::TargetOpcode::G_USUBE' data-ref="llvm::TargetOpcode::G_USUBE" data-ref-filename="llvm..TargetOpcode..G_USUBE">G_USUBE</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#459" title='llvm::TargetOpcode::G_UMULO' data-ref="llvm::TargetOpcode::G_UMULO" data-ref-filename="llvm..TargetOpcode..G_UMULO">G_UMULO</a>})</td></tr>
<tr><th id="92">92</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::lowerFor' data-ref="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE">lowerFor</a>({{<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col7 ref" href="#17s1" title='s1' data-ref="17s1" data-ref-filename="17s1">s1</a>}});</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#467" title='llvm::TargetOpcode::G_UMULH' data-ref="llvm::TargetOpcode::G_UMULH" data-ref-filename="llvm..TargetOpcode..G_UMULH">G_UMULH</a>)</td></tr>
<tr><th id="95">95</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>})</td></tr>
<tr><th id="96">96</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::maxScalar' data-ref="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE">maxScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i>// MIPS32r6 does not have alignment restrictions for memory access.</i></td></tr>
<tr><th id="99">99</th><td><i>  // For MIPS32r5 and older memory access must be naturally-aligned i.e. aligned</i></td></tr>
<tr><th id="100">100</th><td><i>  // to at least a multiple of its own size. There is however a two instruction</i></td></tr>
<tr><th id="101">101</th><td><i>  // combination that performs 4 byte unaligned access (lwr/lwl and swl/swr)</i></td></tr>
<tr><th id="102">102</th><td><i>  // therefore 4 byte load and store are legal and will use NoAlignRequirements.</i></td></tr>
<tr><th id="103">103</th><td>  <em>bool</em> <dfn class="local col6 decl" id="26NoAlignRequirements" title='NoAlignRequirements' data-type='bool' data-ref="26NoAlignRequirements" data-ref-filename="26NoAlignRequirements">NoAlignRequirements</dfn> = <b>true</b>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a>})</td></tr>
<tr><th id="106">106</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=, &amp;<a class="local col6 ref" href="#16ST" title='ST' data-ref="16ST" data-ref-filename="16ST">ST</a>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col7 decl" id="27Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="27Query" data-ref-filename="27Query">Query</dfn>) {</td></tr>
<tr><th id="107">107</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL23CheckTy0Ty1MemSizeAlignRKN4llvm13LegalityQueryESt16initializer_listI14TypesAndMemOpsE" title='CheckTy0Ty1MemSizeAlign' data-use='c' data-ref="_ZL23CheckTy0Ty1MemSizeAlignRKN4llvm13LegalityQueryESt16initializer_listI14TypesAndMemOpsE" data-ref-filename="_ZL23CheckTy0Ty1MemSizeAlignRKN4llvm13LegalityQueryESt16initializer_listI14TypesAndMemOpsE">CheckTy0Ty1MemSizeAlign</a>(</td></tr>
<tr><th id="108">108</th><td>                <a class="local col7 ref" href="#27Query" title='Query' data-ref="27Query" data-ref-filename="27Query">Query</a>, {{<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>, <var>8</var>, <a class="local col6 ref" href="#26NoAlignRequirements" title='NoAlignRequirements' data-ref="26NoAlignRequirements" data-ref-filename="26NoAlignRequirements">NoAlignRequirements</a>},</td></tr>
<tr><th id="109">109</th><td>                        {<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>, <var>16</var>, <a class="local col6 ref" href="#16ST" title='ST' data-ref="16ST" data-ref-filename="16ST">ST</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget29systemSupportsUnalignedAccessEv" title='llvm::MipsSubtarget::systemSupportsUnalignedAccess' data-ref="_ZNK4llvm13MipsSubtarget29systemSupportsUnalignedAccessEv" data-ref-filename="_ZNK4llvm13MipsSubtarget29systemSupportsUnalignedAccessEv">systemSupportsUnalignedAccess</a>()},</td></tr>
<tr><th id="110">110</th><td>                        {<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>, <var>32</var>, <a class="local col6 ref" href="#26NoAlignRequirements" title='NoAlignRequirements' data-ref="26NoAlignRequirements" data-ref-filename="26NoAlignRequirements">NoAlignRequirements</a>},</td></tr>
<tr><th id="111">111</th><td>                        {<a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>, <a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>, <var>32</var>, <a class="local col6 ref" href="#26NoAlignRequirements" title='NoAlignRequirements' data-ref="26NoAlignRequirements" data-ref-filename="26NoAlignRequirements">NoAlignRequirements</a>},</td></tr>
<tr><th id="112">112</th><td>                        {<a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>, <a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>, <var>64</var>, <a class="local col6 ref" href="#16ST" title='ST' data-ref="16ST" data-ref-filename="16ST">ST</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget29systemSupportsUnalignedAccessEv" title='llvm::MipsSubtarget::systemSupportsUnalignedAccess' data-ref="_ZNK4llvm13MipsSubtarget29systemSupportsUnalignedAccessEv" data-ref-filename="_ZNK4llvm13MipsSubtarget29systemSupportsUnalignedAccessEv">systemSupportsUnalignedAccess</a>()}}))</td></tr>
<tr><th id="113">113</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="114">114</th><td>        <b>if</b> (<a class="local col6 ref" href="#16ST" title='ST' data-ref="16ST" data-ref-filename="16ST">ST</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasMSAEv" title='llvm::MipsSubtarget::hasMSA' data-ref="_ZNK4llvm13MipsSubtarget6hasMSAEv" data-ref-filename="_ZNK4llvm13MipsSubtarget6hasMSAEv">hasMSA</a>() &amp;&amp; <a class="tu ref fn" href="#_ZL23CheckTy0Ty1MemSizeAlignRKN4llvm13LegalityQueryESt16initializer_listI14TypesAndMemOpsE" title='CheckTy0Ty1MemSizeAlign' data-use='c' data-ref="_ZL23CheckTy0Ty1MemSizeAlignRKN4llvm13LegalityQueryESt16initializer_listI14TypesAndMemOpsE" data-ref-filename="_ZL23CheckTy0Ty1MemSizeAlignRKN4llvm13LegalityQueryESt16initializer_listI14TypesAndMemOpsE">CheckTy0Ty1MemSizeAlign</a>(</td></tr>
<tr><th id="115">115</th><td>                               <a class="local col7 ref" href="#27Query" title='Query' data-ref="27Query" data-ref-filename="27Query">Query</a>, {{<a class="local col0 ref" href="#20v16s8" title='v16s8' data-ref="20v16s8" data-ref-filename="20v16s8">v16s8</a>, <a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>, <var>128</var>, <a class="local col6 ref" href="#26NoAlignRequirements" title='NoAlignRequirements' data-ref="26NoAlignRequirements" data-ref-filename="26NoAlignRequirements">NoAlignRequirements</a>},</td></tr>
<tr><th id="116">116</th><td>                                       {<a class="local col1 ref" href="#21v8s16" title='v8s16' data-ref="21v8s16" data-ref-filename="21v8s16">v8s16</a>, <a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>, <var>128</var>, <a class="local col6 ref" href="#26NoAlignRequirements" title='NoAlignRequirements' data-ref="26NoAlignRequirements" data-ref-filename="26NoAlignRequirements">NoAlignRequirements</a>},</td></tr>
<tr><th id="117">117</th><td>                                       {<a class="local col2 ref" href="#22v4s32" title='v4s32' data-ref="22v4s32" data-ref-filename="22v4s32">v4s32</a>, <a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>, <var>128</var>, <a class="local col6 ref" href="#26NoAlignRequirements" title='NoAlignRequirements' data-ref="26NoAlignRequirements" data-ref-filename="26NoAlignRequirements">NoAlignRequirements</a>},</td></tr>
<tr><th id="118">118</th><td>                                       {<a class="local col3 ref" href="#23v2s64" title='v2s64' data-ref="23v2s64" data-ref-filename="23v2s64">v2s64</a>, <a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>, <var>128</var>, <a class="local col6 ref" href="#26NoAlignRequirements" title='NoAlignRequirements' data-ref="26NoAlignRequirements" data-ref-filename="26NoAlignRequirements">NoAlignRequirements</a>}}))</td></tr>
<tr><th id="119">119</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="120">120</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="121">121</th><td>      })</td></tr>
<tr><th id="122">122</th><td>      <i>// Custom lower scalar memory access, up to 8 bytes, for:</i></td></tr>
<tr><th id="123">123</th><td><i>      // - non-power-of-2 MemSizes</i></td></tr>
<tr><th id="124">124</th><td><i>      // - unaligned 2 or 8 byte MemSizes for MIPS32r5 and older</i></td></tr>
<tr><th id="125">125</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8customIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::customIf' data-ref="_ZN4llvm15LegalizeRuleSet8customIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8customIfESt8functionIFbRKNS_13LegalityQueryEEE">customIf</a>(<span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=, &amp;<a class="local col6 ref" href="#16ST" title='ST' data-ref="16ST" data-ref-filename="16ST">ST</a>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col8 decl" id="28Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="28Query" data-ref-filename="28Query">Query</dfn>) {</td></tr>
<tr><th id="126">126</th><td>        <b>if</b> (!<a class="local col8 ref" href="#28Query" title='Query' data-ref="28Query" data-ref-filename="28Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv" data-ref-filename="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() || <a class="local col8 ref" href="#28Query" title='Query' data-ref="28Query" data-ref-filename="28Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a> ||</td></tr>
<tr><th id="127">127</th><td>            <a class="local col8 ref" href="#28Query" title='Query' data-ref="28Query" data-ref-filename="28Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col7 ref" href="#17s1" title='s1' data-ref="17s1" data-ref-filename="17s1">s1</a>)</td></tr>
<tr><th id="128">128</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="29Size" title='Size' data-type='unsigned int' data-ref="29Size" data-ref-filename="29Size">Size</dfn> = <a class="local col8 ref" href="#28Query" title='Query' data-ref="28Query" data-ref-filename="28Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="131">131</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="30QueryMemSize" title='QueryMemSize' data-type='unsigned int' data-ref="30QueryMemSize" data-ref-filename="30QueryMemSize">QueryMemSize</dfn> = <a class="local col8 ref" href="#28Query" title='Query' data-ref="28Query" data-ref-filename="28Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::SizeInBits" title='llvm::LegalityQuery::MemDesc::SizeInBits' data-ref="llvm::LegalityQuery::MemDesc::SizeInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..SizeInBits">SizeInBits</a>;</td></tr>
<tr><th id="132">132</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(QueryMemSize &lt;= Size &amp;&amp; <q>"Scalar can't hold MemSize"</q>);</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>        <b>if</b> (<a class="local col9 ref" href="#29Size" title='Size' data-ref="29Size" data-ref-filename="29Size">Size</a> &gt; <var>64</var> || <a class="local col0 ref" href="#30QueryMemSize" title='QueryMemSize' data-ref="30QueryMemSize" data-ref-filename="30QueryMemSize">QueryMemSize</a> &gt; <var>64</var>)</td></tr>
<tr><th id="135">135</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>        <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_64Em" title='llvm::isPowerOf2_64' data-ref="_ZN4llvm13isPowerOf2_64Em" data-ref-filename="_ZN4llvm13isPowerOf2_64Em">isPowerOf2_64</a>(<a class="local col8 ref" href="#28Query" title='Query' data-ref="28Query" data-ref-filename="28Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::SizeInBits" title='llvm::LegalityQuery::MemDesc::SizeInBits' data-ref="llvm::LegalityQuery::MemDesc::SizeInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..SizeInBits">SizeInBits</a>))</td></tr>
<tr><th id="138">138</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>        <b>if</b> (!<a class="local col6 ref" href="#16ST" title='ST' data-ref="16ST" data-ref-filename="16ST">ST</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget29systemSupportsUnalignedAccessEv" title='llvm::MipsSubtarget::systemSupportsUnalignedAccess' data-ref="_ZNK4llvm13MipsSubtarget29systemSupportsUnalignedAccessEv" data-ref-filename="_ZNK4llvm13MipsSubtarget29systemSupportsUnalignedAccessEv">systemSupportsUnalignedAccess</a>() &amp;&amp;</td></tr>
<tr><th id="141">141</th><td>            <a class="tu ref fn" href="#_ZL24isUnalignedMemmoryAccessmm" title='isUnalignedMemmoryAccess' data-use='c' data-ref="_ZL24isUnalignedMemmoryAccessmm" data-ref-filename="_ZL24isUnalignedMemmoryAccessmm">isUnalignedMemmoryAccess</a>(<a class="local col0 ref" href="#30QueryMemSize" title='QueryMemSize' data-ref="30QueryMemSize" data-ref-filename="30QueryMemSize">QueryMemSize</a>,</td></tr>
<tr><th id="142">142</th><td>                                     <a class="local col8 ref" href="#28Query" title='Query' data-ref="28Query" data-ref-filename="28Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::AlignInBits" title='llvm::LegalityQuery::MemDesc::AlignInBits' data-ref="llvm::LegalityQuery::MemDesc::AlignInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..AlignInBits">AlignInBits</a>)) {</td></tr>
<tr><th id="143">143</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(QueryMemSize != <var>32</var> &amp;&amp; <q>"4 byte load and store are legal"</q>);</td></tr>
<tr><th id="144">144</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="145">145</th><td>        }</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="148">148</th><td>      })</td></tr>
<tr><th id="149">149</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#248" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>)</td></tr>
<tr><th id="152">152</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>});</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#264" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>)</td></tr>
<tr><th id="155">155</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>}});</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#272" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_MERGE_VALUES">G_MERGE_VALUES</a>)</td></tr>
<tr><th id="158">158</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}});</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#320" title='llvm::TargetOpcode::G_ZEXTLOAD' data-ref="llvm::TargetOpcode::G_ZEXTLOAD" data-ref-filename="llvm..TargetOpcode..G_ZEXTLOAD">G_ZEXTLOAD</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#317" title='llvm::TargetOpcode::G_SEXTLOAD' data-ref="llvm::TargetOpcode::G_SEXTLOAD" data-ref-filename="llvm..TargetOpcode..G_SEXTLOAD">G_SEXTLOAD</a>})</td></tr>
<tr><th id="161">161</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForTypesWithMemDescESt16initializer_listINS_18LegalityPredicates18TypePairAndMemDescEE" title='llvm::LegalizeRuleSet::legalForTypesWithMemDesc' data-ref="_ZN4llvm15LegalizeRuleSet24legalForTypesWithMemDescESt16initializer_listINS_18LegalityPredicates18TypePairAndMemDescEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForTypesWithMemDescESt16initializer_listINS_18LegalityPredicates18TypePairAndMemDescEE">legalForTypesWithMemDesc</a>({{<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>, <var>8</var>, <var>8</var>},</td></tr>
<tr><th id="162">162</th><td>                                 {<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>, <var>16</var>, <var>8</var>}})</td></tr>
<tr><th id="163">163</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#399" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT" data-ref-filename="llvm..TargetOpcode..G_ZEXT">G_ZEXT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#395" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT" data-ref-filename="llvm..TargetOpcode..G_SEXT">G_SEXT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#374" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT" data-ref-filename="llvm..TargetOpcode..G_ANYEXT">G_ANYEXT</a>})</td></tr>
<tr><th id="166">166</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col1 decl" id="31Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="31Query" data-ref-filename="31Query">Query</dfn>) { <b>return</b> <b>false</b>; })</td></tr>
<tr><th id="167">167</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::maxScalar' data-ref="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE">maxScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#380" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC" data-ref-filename="llvm..TargetOpcode..G_TRUNC">G_TRUNC</a>)</td></tr>
<tr><th id="170">170</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col2 decl" id="32Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="32Query" data-ref-filename="32Query">Query</dfn>) { <b>return</b> <b>false</b>; })</td></tr>
<tr><th id="171">171</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::maxScalar' data-ref="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE">maxScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#423" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT" data-ref-filename="llvm..TargetOpcode..G_SELECT">G_SELECT</a>)</td></tr>
<tr><th id="174">174</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::legalForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_">legalForCartesianProduct</a>({<a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>}, {<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>})</td></tr>
<tr><th id="175">175</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>)</td></tr>
<tr><th id="176">176</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#362" title='llvm::TargetOpcode::G_BRCOND' data-ref="llvm::TargetOpcode::G_BRCOND" data-ref-filename="llvm..TargetOpcode..G_BRCOND">G_BRCOND</a>)</td></tr>
<tr><th id="179">179</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>})</td></tr>
<tr><th id="180">180</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#627" title='llvm::TargetOpcode::G_BRJT' data-ref="llvm::TargetOpcode::G_BRJT" data-ref-filename="llvm..TargetOpcode..G_BRJT">G_BRJT</a>)</td></tr>
<tr><th id="183">183</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}});</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#365" title='llvm::TargetOpcode::G_BRINDIRECT' data-ref="llvm::TargetOpcode::G_BRINDIRECT" data-ref-filename="llvm..TargetOpcode..G_BRINDIRECT">G_BRINDIRECT</a>)</td></tr>
<tr><th id="186">186</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>});</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI" data-ref-filename="llvm..TargetOpcode..G_PHI">G_PHI</a>)</td></tr>
<tr><th id="189">189</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>})</td></tr>
<tr><th id="190">190</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#239" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND" data-ref-filename="llvm..TargetOpcode..G_AND">G_AND</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR" data-ref-filename="llvm..TargetOpcode..G_OR">G_OR</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#245" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR" data-ref-filename="llvm..TargetOpcode..G_XOR">G_XOR</a>})</td></tr>
<tr><th id="193">193</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>})</td></tr>
<tr><th id="194">194</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#227" title='llvm::TargetOpcode::G_SDIV' data-ref="llvm::TargetOpcode::G_SDIV" data-ref-filename="llvm..TargetOpcode..G_SDIV">G_SDIV</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#233" title='llvm::TargetOpcode::G_SREM' data-ref="llvm::TargetOpcode::G_SREM" data-ref-filename="llvm..TargetOpcode..G_SREM">G_SREM</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#230" title='llvm::TargetOpcode::G_UDIV' data-ref="llvm::TargetOpcode::G_UDIV" data-ref-filename="llvm..TargetOpcode..G_UDIV">G_UDIV</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#236" title='llvm::TargetOpcode::G_UREM' data-ref="llvm::TargetOpcode::G_UREM" data-ref-filename="llvm..TargetOpcode..G_UREM">G_UREM</a>})</td></tr>
<tr><th id="197">197</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=, &amp;<a class="local col6 ref" href="#16ST" title='ST' data-ref="16ST" data-ref-filename="16ST">ST</a>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col3 decl" id="33Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="33Query" data-ref-filename="33Query">Query</dfn>) {</td></tr>
<tr><th id="198">198</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" title='CheckTyN' data-use='c' data-ref="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" data-ref-filename="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE">CheckTyN</a>(<var>0</var>, <a class="local col3 ref" href="#33Query" title='Query' data-ref="33Query" data-ref-filename="33Query">Query</a>, {<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}))</td></tr>
<tr><th id="199">199</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="200">200</th><td>        <b>if</b> (<a class="local col6 ref" href="#16ST" title='ST' data-ref="16ST" data-ref-filename="16ST">ST</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasMSAEv" title='llvm::MipsSubtarget::hasMSA' data-ref="_ZNK4llvm13MipsSubtarget6hasMSAEv" data-ref-filename="_ZNK4llvm13MipsSubtarget6hasMSAEv">hasMSA</a>() &amp;&amp; <a class="tu ref fn" href="#_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" title='CheckTyN' data-use='c' data-ref="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" data-ref-filename="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE">CheckTyN</a>(<var>0</var>, <a class="local col3 ref" href="#33Query" title='Query' data-ref="33Query" data-ref-filename="33Query">Query</a>, {<a class="local col0 ref" href="#20v16s8" title='v16s8' data-ref="20v16s8" data-ref-filename="20v16s8">v16s8</a>, <a class="local col1 ref" href="#21v8s16" title='v8s16' data-ref="21v8s16" data-ref-filename="21v8s16">v8s16</a>, <a class="local col2 ref" href="#22v4s32" title='v4s32' data-ref="22v4s32" data-ref-filename="22v4s32">v4s32</a>, <a class="local col3 ref" href="#23v2s64" title='v2s64' data-ref="23v2s64" data-ref-filename="23v2s64">v2s64</a>}))</td></tr>
<tr><th id="201">201</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="202">202</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="203">203</th><td>      })</td></tr>
<tr><th id="204">204</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>)</td></tr>
<tr><th id="205">205</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet10libcallForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::libcallFor' data-ref="_ZN4llvm15LegalizeRuleSet10libcallForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet10libcallForESt16initializer_listINS_3LLTEE">libcallFor</a>({<a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>});</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#408" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR" data-ref-filename="llvm..TargetOpcode..G_ASHR">G_ASHR</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#405" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR" data-ref-filename="llvm..TargetOpcode..G_LSHR">G_LSHR</a>})</td></tr>
<tr><th id="208">208</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}})</td></tr>
<tr><th id="209">209</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>)</td></tr>
<tr><th id="210">210</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#417" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP" data-ref-filename="llvm..TargetOpcode..G_ICMP">G_ICMP</a>)</td></tr>
<tr><th id="213">213</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::legalForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_">legalForCartesianProduct</a>({<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}, {<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>})</td></tr>
<tr><th id="214">214</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>)</td></tr>
<tr><th id="215">215</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#383" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT" data-ref-filename="llvm..TargetOpcode..G_CONSTANT">G_CONSTANT</a>)</td></tr>
<tr><th id="218">218</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>})</td></tr>
<tr><th id="219">219</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#603" title='llvm::TargetOpcode::G_PTR_ADD' data-ref="llvm::TargetOpcode::G_PTR_ADD" data-ref-filename="llvm..TargetOpcode..G_PTR_ADD">G_PTR_ADD</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_INTTOPTR' data-ref="llvm::TargetOpcode::G_INTTOPTR" data-ref-filename="llvm..TargetOpcode..G_INTTOPTR">G_INTTOPTR</a>})</td></tr>
<tr><th id="222">222</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}});</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#286" title='llvm::TargetOpcode::G_PTRTOINT' data-ref="llvm::TargetOpcode::G_PTRTOINT" data-ref-filename="llvm..TargetOpcode..G_PTRTOINT">G_PTRTOINT</a>)</td></tr>
<tr><th id="225">225</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>}});</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#255" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX" data-ref-filename="llvm..TargetOpcode..G_FRAME_INDEX">G_FRAME_INDEX</a>)</td></tr>
<tr><th id="228">228</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>});</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#258" title='llvm::TargetOpcode::G_GLOBAL_VALUE' data-ref="llvm::TargetOpcode::G_GLOBAL_VALUE" data-ref-filename="llvm..TargetOpcode..G_GLOBAL_VALUE">G_GLOBAL_VALUE</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#687" title='llvm::TargetOpcode::G_JUMP_TABLE' data-ref="llvm::TargetOpcode::G_JUMP_TABLE" data-ref-filename="llvm..TargetOpcode..G_JUMP_TABLE">G_JUMP_TABLE</a>})</td></tr>
<tr><th id="231">231</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>});</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#690" title='llvm::TargetOpcode::G_DYN_STACKALLOC' data-ref="llvm::TargetOpcode::G_DYN_STACKALLOC" data-ref-filename="llvm..TargetOpcode..G_DYN_STACKALLOC">G_DYN_STACKALLOC</a>)</td></tr>
<tr><th id="234">234</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::lowerFor' data-ref="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE">lowerFor</a>({{<a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}});</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#389" title='llvm::TargetOpcode::G_VASTART' data-ref="llvm::TargetOpcode::G_VASTART" data-ref-filename="llvm..TargetOpcode..G_VASTART">G_VASTART</a>)</td></tr>
<tr><th id="237">237</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col4 ref" href="#24p0" title='p0' data-ref="24p0" data-ref-filename="24p0">p0</a>});</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#654" title='llvm::TargetOpcode::G_BSWAP' data-ref="llvm::TargetOpcode::G_BSWAP" data-ref-filename="llvm..TargetOpcode..G_BSWAP">G_BSWAP</a>)</td></tr>
<tr><th id="240">240</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=, &amp;<a class="local col6 ref" href="#16ST" title='ST' data-ref="16ST" data-ref-filename="16ST">ST</a>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col4 decl" id="34Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="34Query" data-ref-filename="34Query">Query</dfn>) {</td></tr>
<tr><th id="241">241</th><td>        <b>if</b> (<a class="local col6 ref" href="#16ST" title='ST' data-ref="16ST" data-ref-filename="16ST">ST</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r2Ev" title='llvm::MipsSubtarget::hasMips32r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev" data-ref-filename="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev">hasMips32r2</a>() &amp;&amp; <a class="tu ref fn" href="#_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" title='CheckTyN' data-use='c' data-ref="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" data-ref-filename="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE">CheckTyN</a>(<var>0</var>, <a class="local col4 ref" href="#34Query" title='Query' data-ref="34Query" data-ref-filename="34Query">Query</a>, {<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}))</td></tr>
<tr><th id="242">242</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="243">243</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="244">244</th><td>      })</td></tr>
<tr><th id="245">245</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7lowerIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::lowerIf' data-ref="_ZN4llvm15LegalizeRuleSet7lowerIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7lowerIfESt8functionIFbRKNS_13LegalityQueryEEE">lowerIf</a>(<span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=, &amp;<a class="local col6 ref" href="#16ST" title='ST' data-ref="16ST" data-ref-filename="16ST">ST</a>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col5 decl" id="35Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="35Query" data-ref-filename="35Query">Query</dfn>) {</td></tr>
<tr><th id="246">246</th><td>        <b>if</b> (!<a class="local col6 ref" href="#16ST" title='ST' data-ref="16ST" data-ref-filename="16ST">ST</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r2Ev" title='llvm::MipsSubtarget::hasMips32r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev" data-ref-filename="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev">hasMips32r2</a>() &amp;&amp; <a class="tu ref fn" href="#_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" title='CheckTyN' data-use='c' data-ref="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" data-ref-filename="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE">CheckTyN</a>(<var>0</var>, <a class="local col5 ref" href="#35Query" title='Query' data-ref="35Query" data-ref-filename="35Query">Query</a>, {<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}))</td></tr>
<tr><th id="247">247</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="248">248</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="249">249</th><td>      })</td></tr>
<tr><th id="250">250</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::maxScalar' data-ref="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE">maxScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#657" title='llvm::TargetOpcode::G_BITREVERSE' data-ref="llvm::TargetOpcode::G_BITREVERSE" data-ref-filename="llvm..TargetOpcode..G_BITREVERSE">G_BITREVERSE</a>)</td></tr>
<tr><th id="253">253</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::lowerFor' data-ref="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE">lowerFor</a>({<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>})</td></tr>
<tr><th id="254">254</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::maxScalar' data-ref="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE">maxScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#645" title='llvm::TargetOpcode::G_CTLZ' data-ref="llvm::TargetOpcode::G_CTLZ" data-ref-filename="llvm..TargetOpcode..G_CTLZ">G_CTLZ</a>)</td></tr>
<tr><th id="257">257</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}})</td></tr>
<tr><th id="258">258</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::maxScalar' data-ref="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE">maxScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>)</td></tr>
<tr><th id="259">259</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::maxScalar' data-ref="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE">maxScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="260">260</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#648" title='llvm::TargetOpcode::G_CTLZ_ZERO_UNDEF' data-ref="llvm::TargetOpcode::G_CTLZ_ZERO_UNDEF" data-ref-filename="llvm..TargetOpcode..G_CTLZ_ZERO_UNDEF">G_CTLZ_ZERO_UNDEF</a>)</td></tr>
<tr><th id="261">261</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::lowerFor' data-ref="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE">lowerFor</a>({{<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}});</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#639" title='llvm::TargetOpcode::G_CTTZ' data-ref="llvm::TargetOpcode::G_CTTZ" data-ref-filename="llvm..TargetOpcode..G_CTTZ">G_CTTZ</a>)</td></tr>
<tr><th id="264">264</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::lowerFor' data-ref="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE">lowerFor</a>({{<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}})</td></tr>
<tr><th id="265">265</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::maxScalar' data-ref="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE">maxScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>)</td></tr>
<tr><th id="266">266</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::maxScalar' data-ref="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE">maxScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="267">267</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#642" title='llvm::TargetOpcode::G_CTTZ_ZERO_UNDEF' data-ref="llvm::TargetOpcode::G_CTTZ_ZERO_UNDEF" data-ref-filename="llvm..TargetOpcode..G_CTTZ_ZERO_UNDEF">G_CTTZ_ZERO_UNDEF</a>)</td></tr>
<tr><th id="268">268</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::lowerFor' data-ref="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE">lowerFor</a>({{<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}, {<a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>, <a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>}});</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#651" title='llvm::TargetOpcode::G_CTPOP' data-ref="llvm::TargetOpcode::G_CTPOP" data-ref-filename="llvm..TargetOpcode..G_CTPOP">G_CTPOP</a>)</td></tr>
<tr><th id="271">271</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::lowerFor' data-ref="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE">lowerFor</a>({{<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}})</td></tr>
<tr><th id="272">272</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>)</td></tr>
<tr><th id="273">273</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <i>// FP instructions</i></td></tr>
<tr><th id="276">276</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#386" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT" data-ref-filename="llvm..TargetOpcode..G_FCONSTANT">G_FCONSTANT</a>)</td></tr>
<tr><th id="277">277</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>});</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD" data-ref-filename="llvm..TargetOpcode..G_FADD">G_FADD</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#519" title='llvm::TargetOpcode::G_FSUB' data-ref="llvm::TargetOpcode::G_FSUB" data-ref-filename="llvm..TargetOpcode..G_FSUB">G_FSUB</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#522" title='llvm::TargetOpcode::G_FMUL' data-ref="llvm::TargetOpcode::G_FMUL" data-ref-filename="llvm..TargetOpcode..G_FMUL">G_FMUL</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#531" title='llvm::TargetOpcode::G_FDIV' data-ref="llvm::TargetOpcode::G_FDIV" data-ref-filename="llvm..TargetOpcode..G_FDIV">G_FDIV</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#579" title='llvm::TargetOpcode::G_FABS' data-ref="llvm::TargetOpcode::G_FABS" data-ref-filename="llvm..TargetOpcode..G_FABS">G_FABS</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#669" title='llvm::TargetOpcode::G_FSQRT' data-ref="llvm::TargetOpcode::G_FSQRT" data-ref-filename="llvm..TargetOpcode..G_FSQRT">G_FSQRT</a>})</td></tr>
<tr><th id="280">280</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=, &amp;<a class="local col6 ref" href="#16ST" title='ST' data-ref="16ST" data-ref-filename="16ST">ST</a>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col6 decl" id="36Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="36Query" data-ref-filename="36Query">Query</dfn>) {</td></tr>
<tr><th id="281">281</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" title='CheckTyN' data-use='c' data-ref="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" data-ref-filename="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE">CheckTyN</a>(<var>0</var>, <a class="local col6 ref" href="#36Query" title='Query' data-ref="36Query" data-ref-filename="36Query">Query</a>, {<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>}))</td></tr>
<tr><th id="282">282</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="283">283</th><td>        <b>if</b> (<a class="local col6 ref" href="#16ST" title='ST' data-ref="16ST" data-ref-filename="16ST">ST</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasMSAEv" title='llvm::MipsSubtarget::hasMSA' data-ref="_ZNK4llvm13MipsSubtarget6hasMSAEv" data-ref-filename="_ZNK4llvm13MipsSubtarget6hasMSAEv">hasMSA</a>() &amp;&amp; <a class="tu ref fn" href="#_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" title='CheckTyN' data-use='c' data-ref="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE" data-ref-filename="_ZL8CheckTyNjRKN4llvm13LegalityQueryESt16initializer_listINS_3LLTEE">CheckTyN</a>(<var>0</var>, <a class="local col6 ref" href="#36Query" title='Query' data-ref="36Query" data-ref-filename="36Query">Query</a>, {<a class="local col0 ref" href="#20v16s8" title='v16s8' data-ref="20v16s8" data-ref-filename="20v16s8">v16s8</a>, <a class="local col1 ref" href="#21v8s16" title='v8s16' data-ref="21v8s16" data-ref-filename="21v8s16">v8s16</a>, <a class="local col2 ref" href="#22v4s32" title='v4s32' data-ref="22v4s32" data-ref-filename="22v4s32">v4s32</a>, <a class="local col3 ref" href="#23v2s64" title='v2s64' data-ref="23v2s64" data-ref-filename="23v2s64">v2s64</a>}))</td></tr>
<tr><th id="284">284</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="285">285</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="286">286</th><td>      });</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#420" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP" data-ref-filename="llvm..TargetOpcode..G_FCMP">G_FCMP</a>)</td></tr>
<tr><th id="289">289</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}, {<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>}})</td></tr>
<tr><th id="290">290</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#660" title='llvm::TargetOpcode::G_FCEIL' data-ref="llvm::TargetOpcode::G_FCEIL" data-ref-filename="llvm..TargetOpcode..G_FCEIL">G_FCEIL</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#672" title='llvm::TargetOpcode::G_FFLOOR' data-ref="llvm::TargetOpcode::G_FFLOOR" data-ref-filename="llvm..TargetOpcode..G_FFLOOR">G_FFLOOR</a>})</td></tr>
<tr><th id="293">293</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet10libcallForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::libcallFor' data-ref="_ZN4llvm15LegalizeRuleSet10libcallForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet10libcallForESt16initializer_listINS_3LLTEE">libcallFor</a>({<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>});</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#561" title='llvm::TargetOpcode::G_FPEXT' data-ref="llvm::TargetOpcode::G_FPEXT" data-ref-filename="llvm..TargetOpcode..G_FPEXT">G_FPEXT</a>)</td></tr>
<tr><th id="296">296</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}});</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#564" title='llvm::TargetOpcode::G_FPTRUNC' data-ref="llvm::TargetOpcode::G_FPTRUNC" data-ref-filename="llvm..TargetOpcode..G_FPTRUNC">G_FPTRUNC</a>)</td></tr>
<tr><th id="299">299</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>, <a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>}});</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <i>// FP to int conversion instructions</i></td></tr>
<tr><th id="302">302</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#567" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI" data-ref-filename="llvm..TargetOpcode..G_FPTOSI">G_FPTOSI</a>)</td></tr>
<tr><th id="303">303</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::legalForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_">legalForCartesianProduct</a>({<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}, {<a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>})</td></tr>
<tr><th id="304">304</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet26libcallForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::libcallForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet26libcallForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet26libcallForCartesianProductESt16initializer_listINS_3LLTEES3_">libcallForCartesianProduct</a>({<a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>}, {<a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>})</td></tr>
<tr><th id="305">305</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#570" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI" data-ref-filename="llvm..TargetOpcode..G_FPTOUI">G_FPTOUI</a>)</td></tr>
<tr><th id="308">308</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet26libcallForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::libcallForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet26libcallForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet26libcallForCartesianProductESt16initializer_listINS_3LLTEES3_">libcallForCartesianProduct</a>({<a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>}, {<a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>})</td></tr>
<tr><th id="309">309</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24lowerForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::lowerForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet24lowerForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet24lowerForCartesianProductESt16initializer_listINS_3LLTEES3_">lowerForCartesianProduct</a>({<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}, {<a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>})</td></tr>
<tr><th id="310">310</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <i>// Int to FP conversion instructions</i></td></tr>
<tr><th id="313">313</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#573" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP" data-ref-filename="llvm..TargetOpcode..G_SITOFP">G_SITOFP</a>)</td></tr>
<tr><th id="314">314</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::legalForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_">legalForCartesianProduct</a>({<a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}, {<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>})</td></tr>
<tr><th id="315">315</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet26libcallForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::libcallForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet26libcallForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet26libcallForCartesianProductESt16initializer_listINS_3LLTEES3_">libcallForCartesianProduct</a>({<a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}, {<a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>})</td></tr>
<tr><th id="316">316</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#576" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP" data-ref-filename="llvm..TargetOpcode..G_UITOFP">G_UITOFP</a>)</td></tr>
<tr><th id="319">319</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet26libcallForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::libcallForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet26libcallForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet26libcallForCartesianProductESt16initializer_listINS_3LLTEES3_">libcallForCartesianProduct</a>({<a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}, {<a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>})</td></tr>
<tr><th id="320">320</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet25customForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::customForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet25customForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet25customForCartesianProductESt16initializer_listINS_3LLTEES3_">customForCartesianProduct</a>({<a class="local col9 ref" href="#19s64" title='s64' data-ref="19s64" data-ref-filename="19s64">s64</a>, <a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>}, {<a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>})</td></tr>
<tr><th id="321">321</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#18s32" title='s32' data-ref="18s32" data-ref-filename="18s32">s32</a>);</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#396" title='llvm::TargetOpcode::G_SEXT_INREG' data-ref="llvm::TargetOpcode::G_SEXT_INREG" data-ref-filename="llvm..TargetOpcode..G_SEXT_INREG">G_SEXT_INREG</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#708" title='llvm::TargetOpcode::G_MEMCPY' data-ref="llvm::TargetOpcode::G_MEMCPY" data-ref-filename="llvm..TargetOpcode..G_MEMCPY">G_MEMCPY</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#711" title='llvm::TargetOpcode::G_MEMMOVE' data-ref="llvm::TargetOpcode::G_MEMMOVE" data-ref-filename="llvm..TargetOpcode..G_MEMMOVE">G_MEMMOVE</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#714" title='llvm::TargetOpcode::G_MEMSET' data-ref="llvm::TargetOpcode::G_MEMSET" data-ref-filename="llvm..TargetOpcode..G_MEMSET">G_MEMSET</a>}).<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7libcallEv" title='llvm::LegalizeRuleSet::libcall' data-ref="_ZN4llvm15LegalizeRuleSet7libcallEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet7libcallEv">libcall</a>();</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo13computeTablesEv" title='llvm::LegalizerInfo::computeTables' data-ref="_ZN4llvm13LegalizerInfo13computeTablesEv" data-ref-filename="_ZN4llvm13LegalizerInfo13computeTablesEv">computeTables</a>();</td></tr>
<tr><th id="328">328</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZNK4llvm13LegalizerInfo6verifyERKNS_11MCInstrInfoE" title='llvm::LegalizerInfo::verify' data-ref="_ZNK4llvm13LegalizerInfo6verifyERKNS_11MCInstrInfoE" data-ref-filename="_ZNK4llvm13LegalizerInfo6verifyERKNS_11MCInstrInfoE">verify</a>(*<a class="local col6 ref" href="#16ST" title='ST' data-ref="16ST" data-ref-filename="16ST">ST</a>.<a class="virtual ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12getInstrInfoEv" title='llvm::MipsSubtarget::getInstrInfo' data-ref="_ZNK4llvm13MipsSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm13MipsSubtarget12getInstrInfoEv">getInstrInfo</a>());</td></tr>
<tr><th id="329">329</th><td>}</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><em>bool</em> <a class="type" href="MipsLegalizerInfo.h.html#llvm::MipsLegalizerInfo" title='llvm::MipsLegalizerInfo' data-ref="llvm::MipsLegalizerInfo" data-ref-filename="llvm..MipsLegalizerInfo">MipsLegalizerInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17MipsLegalizerInfo14legalizeCustomERNS_15LegalizerHelperERNS_12MachineInstrE" title='llvm::MipsLegalizerInfo::legalizeCustom' data-ref="_ZNK4llvm17MipsLegalizerInfo14legalizeCustomERNS_15LegalizerHelperERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm17MipsLegalizerInfo14legalizeCustomERNS_15LegalizerHelperERNS_12MachineInstrE">legalizeCustom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> &amp;<dfn class="local col7 decl" id="37Helper" title='Helper' data-type='llvm::LegalizerHelper &amp;' data-ref="37Helper" data-ref-filename="37Helper">Helper</dfn>,</td></tr>
<tr><th id="332">332</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="38MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="38MI" data-ref-filename="38MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="333">333</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">TargetOpcode</span>;</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="39MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</dfn> = <a class="local col7 ref" href="#37Helper" title='Helper' data-ref="37Helper" data-ref-filename="37Helper">Helper</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::MIRBuilder" title='llvm::LegalizerHelper::MIRBuilder' data-ref="llvm::LegalizerHelper::MIRBuilder" data-ref-filename="llvm..LegalizerHelper..MIRBuilder">MIRBuilder</a>;</td></tr>
<tr><th id="336">336</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="40MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="40MRI" data-ref-filename="40MRI">MRI</dfn> = *<a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="41s32" title='s32' data-type='const llvm::LLT' data-ref="41s32" data-ref-filename="41s32">s32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="339">339</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="42s64" title='s64' data-type='const llvm::LLT' data-ref="42s64" data-ref-filename="42s64">s64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <b>switch</b> (<a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI" data-ref-filename="38MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="342">342</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="343">343</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a>: {</td></tr>
<tr><th id="344">344</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="43MemSize" title='MemSize' data-type='unsigned int' data-ref="43MemSize" data-ref-filename="43MemSize">MemSize</dfn> = (**<a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI" data-ref-filename="38MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>()).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="345">345</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="44Val" title='Val' data-type='llvm::Register' data-ref="44Val" data-ref-filename="44Val">Val</dfn> = <a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI" data-ref-filename="38MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="346">346</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="45Size" title='Size' data-type='unsigned int' data-ref="45Size" data-ref-filename="45Size">Size</dfn> = <a class="local col0 ref" href="#40MRI" title='MRI' data-ref="40MRI" data-ref-filename="40MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#44Val" title='Val' data-ref="44Val" data-ref-filename="44Val">Val</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="46MMOBase" title='MMOBase' data-type='llvm::MachineMemOperand *' data-ref="46MMOBase" data-ref-filename="46MMOBase">MMOBase</dfn> = *<a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI" data-ref-filename="38MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MemSize &lt;= <var>8</var> &amp;&amp; <q>"MemSize is too large"</q>);</td></tr>
<tr><th id="351">351</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Size &lt;= <var>64</var> &amp;&amp; <q>"Scalar size is too large"</q>);</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>    <i>// Split MemSize into two, P2HalfMemSize is largest power of two smaller</i></td></tr>
<tr><th id="354">354</th><td><i>    // then MemSize. e.g. 8 = 4 + 4 , 6 = 4 + 2, 3 = 2 + 1.</i></td></tr>
<tr><th id="355">355</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="47P2HalfMemSize" title='P2HalfMemSize' data-type='unsigned int' data-ref="47P2HalfMemSize" data-ref-filename="47P2HalfMemSize">P2HalfMemSize</dfn>, <dfn class="local col8 decl" id="48RemMemSize" title='RemMemSize' data-type='unsigned int' data-ref="48RemMemSize" data-ref-filename="48RemMemSize">RemMemSize</dfn>;</td></tr>
<tr><th id="356">356</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_64Em" title='llvm::isPowerOf2_64' data-ref="_ZN4llvm13isPowerOf2_64Em" data-ref-filename="_ZN4llvm13isPowerOf2_64Em">isPowerOf2_64</a>(<a class="local col3 ref" href="#43MemSize" title='MemSize' data-ref="43MemSize" data-ref-filename="43MemSize">MemSize</a>)) {</td></tr>
<tr><th id="357">357</th><td>      <a class="local col7 ref" href="#47P2HalfMemSize" title='P2HalfMemSize' data-ref="47P2HalfMemSize" data-ref-filename="47P2HalfMemSize">P2HalfMemSize</a> = <a class="local col8 ref" href="#48RemMemSize" title='RemMemSize' data-ref="48RemMemSize" data-ref-filename="48RemMemSize">RemMemSize</a> = <a class="local col3 ref" href="#43MemSize" title='MemSize' data-ref="43MemSize" data-ref-filename="43MemSize">MemSize</a> / <var>2</var>;</td></tr>
<tr><th id="358">358</th><td>    } <b>else</b> {</td></tr>
<tr><th id="359">359</th><td>      <a class="local col7 ref" href="#47P2HalfMemSize" title='P2HalfMemSize' data-ref="47P2HalfMemSize" data-ref-filename="47P2HalfMemSize">P2HalfMemSize</a> = <var>1</var> &lt;&lt; <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej" data-ref-filename="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col3 ref" href="#43MemSize" title='MemSize' data-ref="43MemSize" data-ref-filename="43MemSize">MemSize</a>);</td></tr>
<tr><th id="360">360</th><td>      <a class="local col8 ref" href="#48RemMemSize" title='RemMemSize' data-ref="48RemMemSize" data-ref-filename="48RemMemSize">RemMemSize</a> = <a class="local col3 ref" href="#43MemSize" title='MemSize' data-ref="43MemSize" data-ref-filename="43MemSize">MemSize</a> - <a class="local col7 ref" href="#47P2HalfMemSize" title='P2HalfMemSize' data-ref="47P2HalfMemSize" data-ref-filename="47P2HalfMemSize">P2HalfMemSize</a>;</td></tr>
<tr><th id="361">361</th><td>    }</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="49BaseAddr" title='BaseAddr' data-type='llvm::Register' data-ref="49BaseAddr" data-ref-filename="49BaseAddr">BaseAddr</dfn> = <a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI" data-ref-filename="38MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="364">364</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="50PtrTy" title='PtrTy' data-type='llvm::LLT' data-ref="50PtrTy" data-ref-filename="50PtrTy">PtrTy</dfn> = <a class="local col0 ref" href="#40MRI" title='MRI' data-ref="40MRI" data-ref-filename="40MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#49BaseAddr" title='BaseAddr' data-ref="49BaseAddr" data-ref-filename="49BaseAddr">BaseAddr</a>);</td></tr>
<tr><th id="365">365</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="51MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="51MF" data-ref-filename="51MF">MF</dfn> = <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>    <em>auto</em> <dfn class="local col2 decl" id="52P2HalfMemOp" title='P2HalfMemOp' data-type='llvm::MachineMemOperand *' data-ref="52P2HalfMemOp" data-ref-filename="52P2HalfMemOp">P2HalfMemOp</dfn> = <a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF" data-ref-filename="51MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm">getMachineMemOperand</a>(<a class="local col6 ref" href="#46MMOBase" title='MMOBase' data-ref="46MMOBase" data-ref-filename="46MMOBase">MMOBase</a>, <var>0</var>, <a class="local col7 ref" href="#47P2HalfMemSize" title='P2HalfMemSize' data-ref="47P2HalfMemSize" data-ref-filename="47P2HalfMemSize">P2HalfMemSize</a>);</td></tr>
<tr><th id="368">368</th><td>    <em>auto</em> <dfn class="local col3 decl" id="53RemMemOp" title='RemMemOp' data-type='llvm::MachineMemOperand *' data-ref="53RemMemOp" data-ref-filename="53RemMemOp">RemMemOp</dfn> = <a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF" data-ref-filename="51MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm">getMachineMemOperand</a>(<a class="local col6 ref" href="#46MMOBase" title='MMOBase' data-ref="46MMOBase" data-ref-filename="46MMOBase">MMOBase</a>, <a class="local col7 ref" href="#47P2HalfMemSize" title='P2HalfMemSize' data-ref="47P2HalfMemSize" data-ref-filename="47P2HalfMemSize">P2HalfMemSize</a>, <a class="local col8 ref" href="#48RemMemSize" title='RemMemSize' data-ref="48RemMemSize" data-ref-filename="48RemMemSize">RemMemSize</a>);</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>    <b>if</b> (<a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI" data-ref-filename="38MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a>) {</td></tr>
<tr><th id="371">371</th><td>      <i>// Widen Val to s32 or s64 in order to create legal G_LSHR or G_UNMERGE.</i></td></tr>
<tr><th id="372">372</th><td>      <b>if</b> (<a class="local col5 ref" href="#45Size" title='Size' data-ref="45Size" data-ref-filename="45Size">Size</a> &lt; <var>32</var>)</td></tr>
<tr><th id="373">373</th><td>        <a class="local col4 ref" href="#44Val" title='Val' data-ref="44Val" data-ref-filename="44Val">Val</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExt' data-ref="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE">buildAnyExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#41s32" title='s32' data-ref="41s32" data-ref-filename="41s32">s32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#44Val" title='Val' data-ref="44Val" data-ref-filename="44Val">Val</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="374">374</th><td>      <b>if</b> (<a class="local col5 ref" href="#45Size" title='Size' data-ref="45Size" data-ref-filename="45Size">Size</a> &gt; <var>32</var> &amp;&amp; <a class="local col5 ref" href="#45Size" title='Size' data-ref="45Size" data-ref-filename="45Size">Size</a> &lt; <var>64</var>)</td></tr>
<tr><th id="375">375</th><td>        <a class="local col4 ref" href="#44Val" title='Val' data-ref="44Val" data-ref-filename="44Val">Val</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExt' data-ref="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE">buildAnyExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#42s64" title='s64' data-ref="42s64" data-ref-filename="42s64">s64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#44Val" title='Val' data-ref="44Val" data-ref-filename="44Val">Val</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>      <em>auto</em> <dfn class="local col4 decl" id="54C_P2HalfMemSize" title='C_P2HalfMemSize' data-type='llvm::MachineInstrBuilder' data-ref="54C_P2HalfMemSize" data-ref-filename="54C_P2HalfMemSize">C_P2HalfMemSize</dfn> = <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#41s32" title='s32' data-ref="41s32" data-ref-filename="41s32">s32</a>, <a class="local col7 ref" href="#47P2HalfMemSize" title='P2HalfMemSize' data-ref="47P2HalfMemSize" data-ref-filename="47P2HalfMemSize">P2HalfMemSize</a>);</td></tr>
<tr><th id="378">378</th><td>      <em>auto</em> <dfn class="local col5 decl" id="55Addr" title='Addr' data-type='llvm::MachineInstrBuilder' data-ref="55Addr" data-ref-filename="55Addr">Addr</dfn> = <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildPtrAdd' data-ref="_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_">buildPtrAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#50PtrTy" title='PtrTy' data-ref="50PtrTy" data-ref-filename="50PtrTy">PtrTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#49BaseAddr" title='BaseAddr' data-ref="49BaseAddr" data-ref-filename="49BaseAddr">BaseAddr</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#54C_P2HalfMemSize" title='C_P2HalfMemSize' data-ref="54C_P2HalfMemSize" data-ref-filename="54C_P2HalfMemSize">C_P2HalfMemSize</a>);</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>      <b>if</b> (<a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI" data-ref-filename="38MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a> &amp;&amp; <a class="local col3 ref" href="#43MemSize" title='MemSize' data-ref="43MemSize" data-ref-filename="43MemSize">MemSize</a> &lt;= <var>4</var>) {</td></tr>
<tr><th id="381">381</th><td>        <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildStore' data-ref="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE">buildStore</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#44Val" title='Val' data-ref="44Val" data-ref-filename="44Val">Val</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#49BaseAddr" title='BaseAddr' data-ref="49BaseAddr" data-ref-filename="49BaseAddr">BaseAddr</a>, <span class='refarg'>*<a class="local col2 ref" href="#52P2HalfMemOp" title='P2HalfMemOp' data-ref="52P2HalfMemOp" data-ref-filename="52P2HalfMemOp">P2HalfMemOp</a></span>);</td></tr>
<tr><th id="382">382</th><td>        <em>auto</em> <dfn class="local col6 decl" id="56C_P2Half_InBits" title='C_P2Half_InBits' data-type='llvm::MachineInstrBuilder' data-ref="56C_P2Half_InBits" data-ref-filename="56C_P2Half_InBits">C_P2Half_InBits</dfn> = <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#41s32" title='s32' data-ref="41s32" data-ref-filename="41s32">s32</a>, <a class="local col7 ref" href="#47P2HalfMemSize" title='P2HalfMemSize' data-ref="47P2HalfMemSize" data-ref-filename="47P2HalfMemSize">P2HalfMemSize</a> * <var>8</var>);</td></tr>
<tr><th id="383">383</th><td>        <em>auto</em> <dfn class="local col7 decl" id="57Shift" title='Shift' data-type='llvm::MachineInstrBuilder' data-ref="57Shift" data-ref-filename="57Shift">Shift</dfn> = <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildLShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildLShr' data-ref="_ZN4llvm16MachineIRBuilder9buildLShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildLShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildLShr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#41s32" title='s32' data-ref="41s32" data-ref-filename="41s32">s32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#44Val" title='Val' data-ref="44Val" data-ref-filename="44Val">Val</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#56C_P2Half_InBits" title='C_P2Half_InBits' data-ref="56C_P2Half_InBits" data-ref-filename="56C_P2Half_InBits">C_P2Half_InBits</a>);</td></tr>
<tr><th id="384">384</th><td>        <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildStore' data-ref="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE">buildStore</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#57Shift" title='Shift' data-ref="57Shift" data-ref-filename="57Shift">Shift</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#55Addr" title='Addr' data-ref="55Addr" data-ref-filename="55Addr">Addr</a>, <span class='refarg'>*<a class="local col3 ref" href="#53RemMemOp" title='RemMemOp' data-ref="53RemMemOp" data-ref-filename="53RemMemOp">RemMemOp</a></span>);</td></tr>
<tr><th id="385">385</th><td>      } <b>else</b> {</td></tr>
<tr><th id="386">386</th><td>        <em>auto</em> <dfn class="local col8 decl" id="58Unmerge" title='Unmerge' data-type='llvm::MachineInstrBuilder' data-ref="58Unmerge" data-ref-filename="58Unmerge">Unmerge</dfn> = <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#41s32" title='s32' data-ref="41s32" data-ref-filename="41s32">s32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#44Val" title='Val' data-ref="44Val" data-ref-filename="44Val">Val</a>);</td></tr>
<tr><th id="387">387</th><td>        <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildStore' data-ref="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE">buildStore</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#58Unmerge" title='Unmerge' data-ref="58Unmerge" data-ref-filename="58Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#49BaseAddr" title='BaseAddr' data-ref="49BaseAddr" data-ref-filename="49BaseAddr">BaseAddr</a>, <span class='refarg'>*<a class="local col2 ref" href="#52P2HalfMemOp" title='P2HalfMemOp' data-ref="52P2HalfMemOp" data-ref-filename="52P2HalfMemOp">P2HalfMemOp</a></span>);</td></tr>
<tr><th id="388">388</th><td>        <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildStore' data-ref="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE">buildStore</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#58Unmerge" title='Unmerge' data-ref="58Unmerge" data-ref-filename="58Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#55Addr" title='Addr' data-ref="55Addr" data-ref-filename="55Addr">Addr</a>, <span class='refarg'>*<a class="local col3 ref" href="#53RemMemOp" title='RemMemOp' data-ref="53RemMemOp" data-ref-filename="53RemMemOp">RemMemOp</a></span>);</td></tr>
<tr><th id="389">389</th><td>      }</td></tr>
<tr><th id="390">390</th><td>    }</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>    <b>if</b> (<a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI" data-ref-filename="38MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>) {</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>      <b>if</b> (<a class="local col3 ref" href="#43MemSize" title='MemSize' data-ref="43MemSize" data-ref-filename="43MemSize">MemSize</a> &lt;= <var>4</var>) {</td></tr>
<tr><th id="395">395</th><td>        <i>// This is anyextending load, use 4 byte lwr/lwl.</i></td></tr>
<tr><th id="396">396</th><td>        <em>auto</em> *<dfn class="local col9 decl" id="59Load4MMO" title='Load4MMO' data-type='llvm::MachineMemOperand *' data-ref="59Load4MMO" data-ref-filename="59Load4MMO">Load4MMO</dfn> = <a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF" data-ref-filename="51MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm">getMachineMemOperand</a>(<a class="local col6 ref" href="#46MMOBase" title='MMOBase' data-ref="46MMOBase" data-ref-filename="46MMOBase">MMOBase</a>, <var>0</var>, <var>4</var>);</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>        <b>if</b> (<a class="local col5 ref" href="#45Size" title='Size' data-ref="45Size" data-ref-filename="45Size">Size</a> == <var>32</var>)</td></tr>
<tr><th id="399">399</th><td>          <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoad' data-ref="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE">buildLoad</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#44Val" title='Val' data-ref="44Val" data-ref-filename="44Val">Val</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#49BaseAddr" title='BaseAddr' data-ref="49BaseAddr" data-ref-filename="49BaseAddr">BaseAddr</a>, <span class='refarg'>*<a class="local col9 ref" href="#59Load4MMO" title='Load4MMO' data-ref="59Load4MMO" data-ref-filename="59Load4MMO">Load4MMO</a></span>);</td></tr>
<tr><th id="400">400</th><td>        <b>else</b> {</td></tr>
<tr><th id="401">401</th><td>          <em>auto</em> <dfn class="local col0 decl" id="60Load" title='Load' data-type='llvm::MachineInstrBuilder' data-ref="60Load" data-ref-filename="60Load">Load</dfn> = <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoad' data-ref="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE">buildLoad</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#41s32" title='s32' data-ref="41s32" data-ref-filename="41s32">s32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#49BaseAddr" title='BaseAddr' data-ref="49BaseAddr" data-ref-filename="49BaseAddr">BaseAddr</a>, <span class='refarg'>*<a class="local col9 ref" href="#59Load4MMO" title='Load4MMO' data-ref="59Load4MMO" data-ref-filename="59Load4MMO">Load4MMO</a></span>);</td></tr>
<tr><th id="402">402</th><td>          <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#44Val" title='Val' data-ref="44Val" data-ref-filename="44Val">Val</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#60Load" title='Load' data-ref="60Load" data-ref-filename="60Load">Load</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="403">403</th><td>        }</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>      } <b>else</b> {</td></tr>
<tr><th id="406">406</th><td>        <em>auto</em> <dfn class="local col1 decl" id="61C_P2HalfMemSize" title='C_P2HalfMemSize' data-type='llvm::MachineInstrBuilder' data-ref="61C_P2HalfMemSize" data-ref-filename="61C_P2HalfMemSize">C_P2HalfMemSize</dfn> = <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#41s32" title='s32' data-ref="41s32" data-ref-filename="41s32">s32</a>, <a class="local col7 ref" href="#47P2HalfMemSize" title='P2HalfMemSize' data-ref="47P2HalfMemSize" data-ref-filename="47P2HalfMemSize">P2HalfMemSize</a>);</td></tr>
<tr><th id="407">407</th><td>        <em>auto</em> <dfn class="local col2 decl" id="62Addr" title='Addr' data-type='llvm::MachineInstrBuilder' data-ref="62Addr" data-ref-filename="62Addr">Addr</dfn> = <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildPtrAdd' data-ref="_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_">buildPtrAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#50PtrTy" title='PtrTy' data-ref="50PtrTy" data-ref-filename="50PtrTy">PtrTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#49BaseAddr" title='BaseAddr' data-ref="49BaseAddr" data-ref-filename="49BaseAddr">BaseAddr</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#61C_P2HalfMemSize" title='C_P2HalfMemSize' data-ref="61C_P2HalfMemSize" data-ref-filename="61C_P2HalfMemSize">C_P2HalfMemSize</a>);</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>        <em>auto</em> <dfn class="local col3 decl" id="63Load_P2Half" title='Load_P2Half' data-type='llvm::MachineInstrBuilder' data-ref="63Load_P2Half" data-ref-filename="63Load_P2Half">Load_P2Half</dfn> = <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoad' data-ref="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE">buildLoad</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#41s32" title='s32' data-ref="41s32" data-ref-filename="41s32">s32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#49BaseAddr" title='BaseAddr' data-ref="49BaseAddr" data-ref-filename="49BaseAddr">BaseAddr</a>, <span class='refarg'>*<a class="local col2 ref" href="#52P2HalfMemOp" title='P2HalfMemOp' data-ref="52P2HalfMemOp" data-ref-filename="52P2HalfMemOp">P2HalfMemOp</a></span>);</td></tr>
<tr><th id="410">410</th><td>        <em>auto</em> <dfn class="local col4 decl" id="64Load_Rem" title='Load_Rem' data-type='llvm::MachineInstrBuilder' data-ref="64Load_Rem" data-ref-filename="64Load_Rem">Load_Rem</dfn> = <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoad' data-ref="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE">buildLoad</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#41s32" title='s32' data-ref="41s32" data-ref-filename="41s32">s32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#62Addr" title='Addr' data-ref="62Addr" data-ref-filename="62Addr">Addr</a>, <span class='refarg'>*<a class="local col3 ref" href="#53RemMemOp" title='RemMemOp' data-ref="53RemMemOp" data-ref-filename="53RemMemOp">RemMemOp</a></span>);</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>        <b>if</b> (<a class="local col5 ref" href="#45Size" title='Size' data-ref="45Size" data-ref-filename="45Size">Size</a> == <var>64</var>)</td></tr>
<tr><th id="413">413</th><td>          <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#44Val" title='Val' data-ref="44Val" data-ref-filename="44Val">Val</a>, {<a class="local col3 ref" href="#63Load_P2Half" title='Load_P2Half' data-ref="63Load_P2Half" data-ref-filename="63Load_P2Half">Load_P2Half</a>, <a class="local col4 ref" href="#64Load_Rem" title='Load_Rem' data-ref="64Load_Rem" data-ref-filename="64Load_Rem">Load_Rem</a>});</td></tr>
<tr><th id="414">414</th><td>        <b>else</b> {</td></tr>
<tr><th id="415">415</th><td>          <em>auto</em> <dfn class="local col5 decl" id="65Merge" title='Merge' data-type='llvm::MachineInstrBuilder' data-ref="65Merge" data-ref-filename="65Merge">Merge</dfn> = <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#42s64" title='s64' data-ref="42s64" data-ref-filename="42s64">s64</a>, {<a class="local col3 ref" href="#63Load_P2Half" title='Load_P2Half' data-ref="63Load_P2Half" data-ref-filename="63Load_P2Half">Load_P2Half</a>, <a class="local col4 ref" href="#64Load_Rem" title='Load_Rem' data-ref="64Load_Rem" data-ref-filename="64Load_Rem">Load_Rem</a>});</td></tr>
<tr><th id="416">416</th><td>          <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#44Val" title='Val' data-ref="44Val" data-ref-filename="44Val">Val</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#65Merge" title='Merge' data-ref="65Merge" data-ref-filename="65Merge">Merge</a>);</td></tr>
<tr><th id="417">417</th><td>        }</td></tr>
<tr><th id="418">418</th><td>      }</td></tr>
<tr><th id="419">419</th><td>    }</td></tr>
<tr><th id="420">420</th><td>    <a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI" data-ref-filename="38MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="421">421</th><td>    <b>break</b>;</td></tr>
<tr><th id="422">422</th><td>  }</td></tr>
<tr><th id="423">423</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#576" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP" data-ref-filename="llvm..TargetOpcode..G_UITOFP">G_UITOFP</a>: {</td></tr>
<tr><th id="424">424</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="66Dst" title='Dst' data-type='llvm::Register' data-ref="66Dst" data-ref-filename="66Dst">Dst</dfn> = <a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI" data-ref-filename="38MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="425">425</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="67Src" title='Src' data-type='llvm::Register' data-ref="67Src" data-ref-filename="67Src">Src</dfn> = <a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI" data-ref-filename="38MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="426">426</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="68DstTy" title='DstTy' data-type='llvm::LLT' data-ref="68DstTy" data-ref-filename="68DstTy">DstTy</dfn> = <a class="local col0 ref" href="#40MRI" title='MRI' data-ref="40MRI" data-ref-filename="40MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#66Dst" title='Dst' data-ref="66Dst" data-ref-filename="66Dst">Dst</a>);</td></tr>
<tr><th id="427">427</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="69SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="69SrcTy" data-ref-filename="69SrcTy">SrcTy</dfn> = <a class="local col0 ref" href="#40MRI" title='MRI' data-ref="40MRI" data-ref-filename="40MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#67Src" title='Src' data-ref="67Src" data-ref-filename="67Src">Src</a>);</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>    <b>if</b> (<a class="local col9 ref" href="#69SrcTy" title='SrcTy' data-ref="69SrcTy" data-ref-filename="69SrcTy">SrcTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col1 ref" href="#41s32" title='s32' data-ref="41s32" data-ref-filename="41s32">s32</a>)</td></tr>
<tr><th id="430">430</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="431">431</th><td>    <b>if</b> (<a class="local col8 ref" href="#68DstTy" title='DstTy' data-ref="68DstTy" data-ref-filename="68DstTy">DstTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col1 ref" href="#41s32" title='s32' data-ref="41s32" data-ref-filename="41s32">s32</a> &amp;&amp; <a class="local col8 ref" href="#68DstTy" title='DstTy' data-ref="68DstTy" data-ref-filename="68DstTy">DstTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col2 ref" href="#42s64" title='s64' data-ref="42s64" data-ref-filename="42s64">s64</a>)</td></tr>
<tr><th id="432">432</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>    <i>// Let 0xABCDEFGH be given unsigned in MI.getOperand(1). First let's convert</i></td></tr>
<tr><th id="435">435</th><td><i>    // unsigned to double. Mantissa has 52 bits so we use following trick:</i></td></tr>
<tr><th id="436">436</th><td><i>    // First make floating point bit mask 0x43300000ABCDEFGH.</i></td></tr>
<tr><th id="437">437</th><td><i>    // Mask represents 2^52 * 0x1.00000ABCDEFGH i.e. 0x100000ABCDEFGH.0 .</i></td></tr>
<tr><th id="438">438</th><td><i>    // Next, subtract  2^52 * 0x1.0000000000000 i.e. 0x10000000000000.0 from it.</i></td></tr>
<tr><th id="439">439</th><td><i>    // Done. Trunc double to float if needed.</i></td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>    <em>auto</em> <dfn class="local col0 decl" id="70C_HiMask" title='C_HiMask' data-type='llvm::MachineInstrBuilder' data-ref="70C_HiMask" data-ref-filename="70C_HiMask">C_HiMask</dfn> = <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#41s32" title='s32' data-ref="41s32" data-ref-filename="41s32">s32</a>, <a class="macro" href="../../../../../include/stdint.h.html#260" title="0x43300000U" data-ref="_M/UINT32_C">UINT32_C</a>(<var>0x43300000</var>));</td></tr>
<tr><th id="442">442</th><td>    <em>auto</em> <dfn class="local col1 decl" id="71Bitcast" title='Bitcast' data-type='llvm::MachineInstrBuilder' data-ref="71Bitcast" data-ref-filename="71Bitcast">Bitcast</dfn> = <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#42s64" title='s64' data-ref="42s64" data-ref-filename="42s64">s64</a>, {<a class="local col7 ref" href="#67Src" title='Src' data-ref="67Src" data-ref-filename="67Src">Src</a>, <a class="local col0 ref" href="#70C_HiMask" title='C_HiMask' data-ref="70C_HiMask" data-ref-filename="70C_HiMask">C_HiMask</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>)});</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="72TwoP52FP" title='TwoP52FP' data-type='llvm::MachineInstrBuilder' data-ref="72TwoP52FP" data-ref-filename="72TwoP52FP">TwoP52FP</dfn> = <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</a>(</td></tr>
<tr><th id="445">445</th><td>        <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#42s64" title='s64' data-ref="42s64" data-ref-filename="42s64">s64</a>, <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12BitsToDoubleEm" title='llvm::BitsToDouble' data-ref="_ZN4llvm12BitsToDoubleEm" data-ref-filename="_ZN4llvm12BitsToDoubleEm">BitsToDouble</a>(<a class="macro" href="../../../../../include/stdint.h.html#262" title="0x4330000000000000UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0x4330000000000000</var>)));</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>    <b>if</b> (<a class="local col8 ref" href="#68DstTy" title='DstTy' data-ref="68DstTy" data-ref-filename="68DstTy">DstTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col2 ref" href="#42s64" title='s64' data-ref="42s64" data-ref-filename="42s64">s64</a>)</td></tr>
<tr><th id="448">448</th><td>      <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFSub' data-ref="_ZN4llvm16MachineIRBuilder9buildFSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFSub</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#66Dst" title='Dst' data-ref="66Dst" data-ref-filename="66Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#71Bitcast" title='Bitcast' data-ref="71Bitcast" data-ref-filename="71Bitcast">Bitcast</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#72TwoP52FP" title='TwoP52FP' data-ref="72TwoP52FP" data-ref-filename="72TwoP52FP">TwoP52FP</a>);</td></tr>
<tr><th id="449">449</th><td>    <b>else</b> {</td></tr>
<tr><th id="450">450</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="73ResF64" title='ResF64' data-type='llvm::MachineInstrBuilder' data-ref="73ResF64" data-ref-filename="73ResF64">ResF64</dfn> = <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFSub' data-ref="_ZN4llvm16MachineIRBuilder9buildFSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFSub</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#42s64" title='s64' data-ref="42s64" data-ref-filename="42s64">s64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#71Bitcast" title='Bitcast' data-ref="71Bitcast" data-ref-filename="71Bitcast">Bitcast</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#72TwoP52FP" title='TwoP52FP' data-ref="72TwoP52FP" data-ref-filename="72TwoP52FP">TwoP52FP</a>);</td></tr>
<tr><th id="451">451</th><td>      <a class="local col9 ref" href="#39MIRBuilder" title='MIRBuilder' data-ref="39MIRBuilder" data-ref-filename="39MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFPTrunc' data-ref="_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFPTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#66Dst" title='Dst' data-ref="66Dst" data-ref-filename="66Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#73ResF64" title='ResF64' data-ref="73ResF64" data-ref-filename="73ResF64">ResF64</a>);</td></tr>
<tr><th id="452">452</th><td>    }</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>    <a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI" data-ref-filename="38MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="455">455</th><td>    <b>break</b>;</td></tr>
<tr><th id="456">456</th><td>  }</td></tr>
<tr><th id="457">457</th><td>  <b>default</b>:</td></tr>
<tr><th id="458">458</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="459">459</th><td>  }</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="462">462</th><td>}</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='SelectMSA3OpIntrinsic' data-type='bool SelectMSA3OpIntrinsic(llvm::MachineInstr &amp; MI, unsigned int Opcode, llvm::MachineIRBuilder &amp; MIRBuilder, const llvm::MipsSubtarget &amp; ST)' data-ref="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">SelectMSA3OpIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="74MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="74MI" data-ref-filename="74MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="75Opcode" title='Opcode' data-type='unsigned int' data-ref="75Opcode" data-ref-filename="75Opcode">Opcode</dfn>,</td></tr>
<tr><th id="465">465</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="76MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="76MIRBuilder" data-ref-filename="76MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="466">466</th><td>                                  <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col7 decl" id="77ST" title='ST' data-type='const llvm::MipsSubtarget &amp;' data-ref="77ST" data-ref-filename="77ST">ST</dfn>) {</td></tr>
<tr><th id="467">467</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ST.hasMSA() &amp;&amp; <q>"MSA intrinsic not supported on target without MSA."</q>);</td></tr>
<tr><th id="468">468</th><td>  <b>if</b> (!<a class="local col6 ref" href="#76MIRBuilder" title='MIRBuilder' data-ref="76MIRBuilder" data-ref-filename="76MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col5 ref" href="#75Opcode" title='Opcode' data-ref="75Opcode" data-ref-filename="75Opcode">Opcode</a>)</td></tr>
<tr><th id="469">469</th><td>           .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="470">470</th><td>           .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="471">471</th><td>           .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>))</td></tr>
<tr><th id="472">472</th><td>           .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16constrainAllUsesERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::MachineInstrBuilder::constrainAllUses' data-ref="_ZNK4llvm19MachineInstrBuilder16constrainAllUsesERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16constrainAllUsesERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainAllUses</a>(<a class="local col6 ref" href="#76MIRBuilder" title='MIRBuilder' data-ref="76MIRBuilder" data-ref-filename="76MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getTIIEv" title='llvm::MachineIRBuilder::getTII' data-ref="_ZN4llvm16MachineIRBuilder6getTIIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getTIIEv">getTII</a>(), *<a class="local col7 ref" href="#77ST" title='ST' data-ref="77ST" data-ref-filename="77ST">ST</a>.<a class="virtual ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15getRegisterInfoEv" title='llvm::MipsSubtarget::getRegisterInfo' data-ref="_ZNK4llvm13MipsSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm13MipsSubtarget15getRegisterInfoEv">getRegisterInfo</a>(),</td></tr>
<tr><th id="473">473</th><td>                             *<a class="local col7 ref" href="#77ST" title='ST' data-ref="77ST" data-ref-filename="77ST">ST</a>.<a class="virtual ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget14getRegBankInfoEv" title='llvm::MipsSubtarget::getRegBankInfo' data-ref="_ZNK4llvm13MipsSubtarget14getRegBankInfoEv" data-ref-filename="_ZNK4llvm13MipsSubtarget14getRegBankInfoEv">getRegBankInfo</a>()))</td></tr>
<tr><th id="474">474</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="475">475</th><td>  <a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="476">476</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="477">477</th><td>}</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='MSA3OpIntrinsicToGeneric' data-type='bool MSA3OpIntrinsicToGeneric(llvm::MachineInstr &amp; MI, unsigned int Opcode, llvm::MachineIRBuilder &amp; MIRBuilder, const llvm::MipsSubtarget &amp; ST)' data-ref="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">MSA3OpIntrinsicToGeneric</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="78MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="78MI" data-ref-filename="78MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="79Opcode" title='Opcode' data-type='unsigned int' data-ref="79Opcode" data-ref-filename="79Opcode">Opcode</dfn>,</td></tr>
<tr><th id="480">480</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="80MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="80MIRBuilder" data-ref-filename="80MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="481">481</th><td>                                     <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col1 decl" id="81ST" title='ST' data-type='const llvm::MipsSubtarget &amp;' data-ref="81ST" data-ref-filename="81ST">ST</dfn>) {</td></tr>
<tr><th id="482">482</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ST.hasMSA() &amp;&amp; <q>"MSA intrinsic not supported on target without MSA."</q>);</td></tr>
<tr><th id="483">483</th><td>  <a class="local col0 ref" href="#80MIRBuilder" title='MIRBuilder' data-ref="80MIRBuilder" data-ref-filename="80MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col9 ref" href="#79Opcode" title='Opcode' data-ref="79Opcode" data-ref-filename="79Opcode">Opcode</a>)</td></tr>
<tr><th id="484">484</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="485">485</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="486">486</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="487">487</th><td>  <a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="488">488</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="489">489</th><td>}</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL24MSA2OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='MSA2OpIntrinsicToGeneric' data-type='bool MSA2OpIntrinsicToGeneric(llvm::MachineInstr &amp; MI, unsigned int Opcode, llvm::MachineIRBuilder &amp; MIRBuilder, const llvm::MipsSubtarget &amp; ST)' data-ref="_ZL24MSA2OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL24MSA2OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">MSA2OpIntrinsicToGeneric</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="82MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="82MI" data-ref-filename="82MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="83Opcode" title='Opcode' data-type='unsigned int' data-ref="83Opcode" data-ref-filename="83Opcode">Opcode</dfn>,</td></tr>
<tr><th id="492">492</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="84MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="84MIRBuilder" data-ref-filename="84MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="493">493</th><td>                                     <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col5 decl" id="85ST" title='ST' data-type='const llvm::MipsSubtarget &amp;' data-ref="85ST" data-ref-filename="85ST">ST</dfn>) {</td></tr>
<tr><th id="494">494</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ST.hasMSA() &amp;&amp; <q>"MSA intrinsic not supported on target without MSA."</q>);</td></tr>
<tr><th id="495">495</th><td>  <a class="local col4 ref" href="#84MIRBuilder" title='MIRBuilder' data-ref="84MIRBuilder" data-ref-filename="84MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col3 ref" href="#83Opcode" title='Opcode' data-ref="83Opcode" data-ref-filename="83Opcode">Opcode</a>)</td></tr>
<tr><th id="496">496</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI" data-ref-filename="82MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="497">497</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI" data-ref-filename="82MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="498">498</th><td>  <a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI" data-ref-filename="82MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="499">499</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="500">500</th><td>}</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td><em>bool</em> <a class="type" href="MipsLegalizerInfo.h.html#llvm::MipsLegalizerInfo" title='llvm::MipsLegalizerInfo' data-ref="llvm::MipsLegalizerInfo" data-ref-filename="llvm..MipsLegalizerInfo">MipsLegalizerInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm17MipsLegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE" title='llvm::MipsLegalizerInfo::legalizeIntrinsic' data-ref="_ZNK4llvm17MipsLegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm17MipsLegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE">legalizeIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> &amp;<dfn class="local col6 decl" id="86Helper" title='Helper' data-type='llvm::LegalizerHelper &amp;' data-ref="86Helper" data-ref-filename="86Helper">Helper</dfn>,</td></tr>
<tr><th id="503">503</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="87MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="87MI" data-ref-filename="87MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="504">504</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="88MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</dfn> = <a class="local col6 ref" href="#86Helper" title='Helper' data-ref="86Helper" data-ref-filename="86Helper">Helper</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::MIRBuilder" title='llvm::LegalizerHelper::MIRBuilder' data-ref="llvm::LegalizerHelper::MIRBuilder" data-ref-filename="llvm..LegalizerHelper..MIRBuilder">MIRBuilder</a>;</td></tr>
<tr><th id="505">505</th><td>  <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col9 decl" id="89ST" title='ST' data-type='const llvm::MipsSubtarget &amp;' data-ref="89ST" data-ref-filename="89ST">ST</dfn> =</td></tr>
<tr><th id="506">506</th><td>      <b>static_cast</b>&lt;<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;&gt;(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="507">507</th><td>  <em>const</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a> &amp;<dfn class="local col0 decl" id="90TII" title='TII' data-type='const llvm::MipsInstrInfo &amp;' data-ref="90TII" data-ref-filename="90TII">TII</dfn> = *<a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>.<a class="virtual ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12getInstrInfoEv" title='llvm::MipsSubtarget::getInstrInfo' data-ref="_ZNK4llvm13MipsSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm13MipsSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="508">508</th><td>  <em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo" data-ref-filename="llvm..MipsRegisterInfo">MipsRegisterInfo</a> &amp;<dfn class="local col1 decl" id="91TRI" title='TRI' data-type='const llvm::MipsRegisterInfo &amp;' data-ref="91TRI" data-ref-filename="91TRI">TRI</dfn> = *<a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>.<a class="virtual ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15getRegisterInfoEv" title='llvm::MipsSubtarget::getRegisterInfo' data-ref="_ZNK4llvm13MipsSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm13MipsSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="509">509</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col2 decl" id="92RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="92RBI" data-ref-filename="92RBI">RBI</dfn> = *<a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>.<a class="virtual ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget14getRegBankInfoEv" title='llvm::MipsSubtarget::getRegBankInfo' data-ref="_ZNK4llvm13MipsSubtarget14getRegBankInfoEv" data-ref-filename="_ZNK4llvm13MipsSubtarget14getRegBankInfoEv">getRegBankInfo</a>();</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>  <b>switch</b> (<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getIntrinsicIDEv" title='llvm::MachineInstr::getIntrinsicID' data-ref="_ZNK4llvm12MachineInstr14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm12MachineInstr14getIntrinsicIDEv">getIntrinsicID</a>()) {</td></tr>
<tr><th id="512">512</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::trap" title='llvm::Intrinsic::trap' data-ref="llvm::Intrinsic::trap" data-ref-filename="llvm..Intrinsic..trap">trap</a>: {</td></tr>
<tr><th id="513">513</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="93Trap" title='Trap' data-type='llvm::MachineInstr *' data-ref="93Trap" data-ref-filename="93Trap">Trap</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::TRAP" title='llvm::Mips::TRAP' data-ref="llvm::Mips::TRAP" data-ref-filename="llvm..Mips..TRAP">TRAP</a>);</td></tr>
<tr><th id="514">514</th><td>    <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="515">515</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="local col3 ref" href="#93Trap" title='Trap' data-ref="93Trap" data-ref-filename="93Trap">Trap</a></span>, <a class="local col0 ref" href="#90TII" title='TII' data-ref="90TII" data-ref-filename="90TII">TII</a>, <a class="local col1 ref" href="#91TRI" title='TRI' data-ref="91TRI" data-ref-filename="91TRI">TRI</a>, <a class="local col2 ref" href="#92RBI" title='RBI' data-ref="92RBI" data-ref-filename="92RBI">RBI</a>);</td></tr>
<tr><th id="516">516</th><td>  }</td></tr>
<tr><th id="517">517</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::vacopy" title='llvm::Intrinsic::vacopy' data-ref="llvm::Intrinsic::vacopy" data-ref-filename="llvm..Intrinsic..vacopy">vacopy</a>: {</td></tr>
<tr><th id="518">518</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1Ejl" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1Ejl" data-ref-filename="_ZN4llvm18MachinePointerInfoC1Ejl"></a><dfn class="local col4 decl" id="94MPO" title='MPO' data-type='llvm::MachinePointerInfo' data-ref="94MPO" data-ref-filename="94MPO">MPO</dfn>;</td></tr>
<tr><th id="519">519</th><td>    <em>auto</em> <dfn class="local col5 decl" id="95Tmp" title='Tmp' data-type='llvm::MachineInstrBuilder' data-ref="95Tmp" data-ref-filename="95Tmp">Tmp</dfn> =</td></tr>
<tr><th id="520">520</th><td>        <a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoad' data-ref="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE">buildLoad</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <var>32</var>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE"></a><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>),</td></tr>
<tr><th id="521">521</th><td>                             <span class='refarg'>*<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</span></td></tr>
<tr><th id="522">522</th><td><span class='refarg'>                                 <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#37" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_" data-ref-filename="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col4 ref" href="#94MPO" title='MPO' data-ref="94MPO" data-ref-filename="94MPO">MPO</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a>, <var>4</var>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>))</span>);</td></tr>
<tr><th id="523">523</th><td>    <a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildStore' data-ref="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildStoreERKNS_5SrcOpES3_RNS_17MachineMemOperandE">buildStore</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#95Tmp" title='Tmp' data-ref="95Tmp" data-ref-filename="95Tmp">Tmp</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_14MachineOperandE"></a><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>),</td></tr>
<tr><th id="524">524</th><td>                          <span class='refarg'>*<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</span></td></tr>
<tr><th id="525">525</th><td><span class='refarg'>                              <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#37" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_" data-ref-filename="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col4 ref" href="#94MPO" title='MPO' data-ref="94MPO" data-ref-filename="94MPO">MPO</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOStore" title='llvm::MachineMemOperand::MOStore' data-ref="llvm::MachineMemOperand::MOStore" data-ref-filename="llvm..MachineMemOperand..MOStore">MOStore</a>, <var>4</var>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>))</span>);</td></tr>
<tr><th id="526">526</th><td>    <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="527">527</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="528">528</th><td>  }</td></tr>
<tr><th id="529">529</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_addv_b" title='llvm::Intrinsic::mips_addv_b' data-ref="llvm::Intrinsic::mips_addv_b" data-ref-filename="llvm..Intrinsic..mips_addv_b">mips_addv_b</a>:</td></tr>
<tr><th id="530">530</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_addv_h" title='llvm::Intrinsic::mips_addv_h' data-ref="llvm::Intrinsic::mips_addv_h" data-ref-filename="llvm..Intrinsic..mips_addv_h">mips_addv_h</a>:</td></tr>
<tr><th id="531">531</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_addv_w" title='llvm::Intrinsic::mips_addv_w' data-ref="llvm::Intrinsic::mips_addv_w" data-ref-filename="llvm..Intrinsic..mips_addv_w">mips_addv_w</a>:</td></tr>
<tr><th id="532">532</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_addv_d" title='llvm::Intrinsic::mips_addv_d' data-ref="llvm::Intrinsic::mips_addv_d" data-ref-filename="llvm..Intrinsic..mips_addv_d">mips_addv_d</a>:</td></tr>
<tr><th id="533">533</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='MSA3OpIntrinsicToGeneric' data-use='c' data-ref="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">MSA3OpIntrinsicToGeneric</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD" data-ref-filename="llvm..TargetOpcode..G_ADD">G_ADD</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="534">534</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_addvi_b" title='llvm::Intrinsic::mips_addvi_b' data-ref="llvm::Intrinsic::mips_addvi_b" data-ref-filename="llvm..Intrinsic..mips_addvi_b">mips_addvi_b</a>:</td></tr>
<tr><th id="535">535</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='SelectMSA3OpIntrinsic' data-use='c' data-ref="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">SelectMSA3OpIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::ADDVI_B" title='llvm::Mips::ADDVI_B' data-ref="llvm::Mips::ADDVI_B" data-ref-filename="llvm..Mips..ADDVI_B">ADDVI_B</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="536">536</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_addvi_h" title='llvm::Intrinsic::mips_addvi_h' data-ref="llvm::Intrinsic::mips_addvi_h" data-ref-filename="llvm..Intrinsic..mips_addvi_h">mips_addvi_h</a>:</td></tr>
<tr><th id="537">537</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='SelectMSA3OpIntrinsic' data-use='c' data-ref="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">SelectMSA3OpIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::ADDVI_H" title='llvm::Mips::ADDVI_H' data-ref="llvm::Mips::ADDVI_H" data-ref-filename="llvm..Mips..ADDVI_H">ADDVI_H</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="538">538</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_addvi_w" title='llvm::Intrinsic::mips_addvi_w' data-ref="llvm::Intrinsic::mips_addvi_w" data-ref-filename="llvm..Intrinsic..mips_addvi_w">mips_addvi_w</a>:</td></tr>
<tr><th id="539">539</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='SelectMSA3OpIntrinsic' data-use='c' data-ref="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">SelectMSA3OpIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::ADDVI_W" title='llvm::Mips::ADDVI_W' data-ref="llvm::Mips::ADDVI_W" data-ref-filename="llvm..Mips..ADDVI_W">ADDVI_W</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="540">540</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_addvi_d" title='llvm::Intrinsic::mips_addvi_d' data-ref="llvm::Intrinsic::mips_addvi_d" data-ref-filename="llvm..Intrinsic..mips_addvi_d">mips_addvi_d</a>:</td></tr>
<tr><th id="541">541</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='SelectMSA3OpIntrinsic' data-use='c' data-ref="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">SelectMSA3OpIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::ADDVI_D" title='llvm::Mips::ADDVI_D' data-ref="llvm::Mips::ADDVI_D" data-ref-filename="llvm..Mips..ADDVI_D">ADDVI_D</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="542">542</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_subv_b" title='llvm::Intrinsic::mips_subv_b' data-ref="llvm::Intrinsic::mips_subv_b" data-ref-filename="llvm..Intrinsic..mips_subv_b">mips_subv_b</a>:</td></tr>
<tr><th id="543">543</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_subv_h" title='llvm::Intrinsic::mips_subv_h' data-ref="llvm::Intrinsic::mips_subv_h" data-ref-filename="llvm..Intrinsic..mips_subv_h">mips_subv_h</a>:</td></tr>
<tr><th id="544">544</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_subv_w" title='llvm::Intrinsic::mips_subv_w' data-ref="llvm::Intrinsic::mips_subv_w" data-ref-filename="llvm..Intrinsic..mips_subv_w">mips_subv_w</a>:</td></tr>
<tr><th id="545">545</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_subv_d" title='llvm::Intrinsic::mips_subv_d' data-ref="llvm::Intrinsic::mips_subv_d" data-ref-filename="llvm..Intrinsic..mips_subv_d">mips_subv_d</a>:</td></tr>
<tr><th id="546">546</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='MSA3OpIntrinsicToGeneric' data-use='c' data-ref="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">MSA3OpIntrinsicToGeneric</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#221" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB" data-ref-filename="llvm..TargetOpcode..G_SUB">G_SUB</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="547">547</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_subvi_b" title='llvm::Intrinsic::mips_subvi_b' data-ref="llvm::Intrinsic::mips_subvi_b" data-ref-filename="llvm..Intrinsic..mips_subvi_b">mips_subvi_b</a>:</td></tr>
<tr><th id="548">548</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='SelectMSA3OpIntrinsic' data-use='c' data-ref="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">SelectMSA3OpIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SUBVI_B" title='llvm::Mips::SUBVI_B' data-ref="llvm::Mips::SUBVI_B" data-ref-filename="llvm..Mips..SUBVI_B">SUBVI_B</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="549">549</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_subvi_h" title='llvm::Intrinsic::mips_subvi_h' data-ref="llvm::Intrinsic::mips_subvi_h" data-ref-filename="llvm..Intrinsic..mips_subvi_h">mips_subvi_h</a>:</td></tr>
<tr><th id="550">550</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='SelectMSA3OpIntrinsic' data-use='c' data-ref="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">SelectMSA3OpIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SUBVI_H" title='llvm::Mips::SUBVI_H' data-ref="llvm::Mips::SUBVI_H" data-ref-filename="llvm..Mips..SUBVI_H">SUBVI_H</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="551">551</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_subvi_w" title='llvm::Intrinsic::mips_subvi_w' data-ref="llvm::Intrinsic::mips_subvi_w" data-ref-filename="llvm..Intrinsic..mips_subvi_w">mips_subvi_w</a>:</td></tr>
<tr><th id="552">552</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='SelectMSA3OpIntrinsic' data-use='c' data-ref="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">SelectMSA3OpIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SUBVI_W" title='llvm::Mips::SUBVI_W' data-ref="llvm::Mips::SUBVI_W" data-ref-filename="llvm..Mips..SUBVI_W">SUBVI_W</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="553">553</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_subvi_d" title='llvm::Intrinsic::mips_subvi_d' data-ref="llvm::Intrinsic::mips_subvi_d" data-ref-filename="llvm..Intrinsic..mips_subvi_d">mips_subvi_d</a>:</td></tr>
<tr><th id="554">554</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='SelectMSA3OpIntrinsic' data-use='c' data-ref="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">SelectMSA3OpIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SUBVI_D" title='llvm::Mips::SUBVI_D' data-ref="llvm::Mips::SUBVI_D" data-ref-filename="llvm..Mips..SUBVI_D">SUBVI_D</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="555">555</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_mulv_b" title='llvm::Intrinsic::mips_mulv_b' data-ref="llvm::Intrinsic::mips_mulv_b" data-ref-filename="llvm..Intrinsic..mips_mulv_b">mips_mulv_b</a>:</td></tr>
<tr><th id="556">556</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_mulv_h" title='llvm::Intrinsic::mips_mulv_h' data-ref="llvm::Intrinsic::mips_mulv_h" data-ref-filename="llvm..Intrinsic..mips_mulv_h">mips_mulv_h</a>:</td></tr>
<tr><th id="557">557</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_mulv_w" title='llvm::Intrinsic::mips_mulv_w' data-ref="llvm::Intrinsic::mips_mulv_w" data-ref-filename="llvm..Intrinsic..mips_mulv_w">mips_mulv_w</a>:</td></tr>
<tr><th id="558">558</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_mulv_d" title='llvm::Intrinsic::mips_mulv_d' data-ref="llvm::Intrinsic::mips_mulv_d" data-ref-filename="llvm..Intrinsic..mips_mulv_d">mips_mulv_d</a>:</td></tr>
<tr><th id="559">559</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='MSA3OpIntrinsicToGeneric' data-use='c' data-ref="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">MSA3OpIntrinsicToGeneric</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#224" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL" data-ref-filename="llvm..TargetOpcode..G_MUL">G_MUL</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="560">560</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_div_s_b" title='llvm::Intrinsic::mips_div_s_b' data-ref="llvm::Intrinsic::mips_div_s_b" data-ref-filename="llvm..Intrinsic..mips_div_s_b">mips_div_s_b</a>:</td></tr>
<tr><th id="561">561</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_div_s_h" title='llvm::Intrinsic::mips_div_s_h' data-ref="llvm::Intrinsic::mips_div_s_h" data-ref-filename="llvm..Intrinsic..mips_div_s_h">mips_div_s_h</a>:</td></tr>
<tr><th id="562">562</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_div_s_w" title='llvm::Intrinsic::mips_div_s_w' data-ref="llvm::Intrinsic::mips_div_s_w" data-ref-filename="llvm..Intrinsic..mips_div_s_w">mips_div_s_w</a>:</td></tr>
<tr><th id="563">563</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_div_s_d" title='llvm::Intrinsic::mips_div_s_d' data-ref="llvm::Intrinsic::mips_div_s_d" data-ref-filename="llvm..Intrinsic..mips_div_s_d">mips_div_s_d</a>:</td></tr>
<tr><th id="564">564</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='MSA3OpIntrinsicToGeneric' data-use='c' data-ref="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">MSA3OpIntrinsicToGeneric</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#227" title='llvm::TargetOpcode::G_SDIV' data-ref="llvm::TargetOpcode::G_SDIV" data-ref-filename="llvm..TargetOpcode..G_SDIV">G_SDIV</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="565">565</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_mod_s_b" title='llvm::Intrinsic::mips_mod_s_b' data-ref="llvm::Intrinsic::mips_mod_s_b" data-ref-filename="llvm..Intrinsic..mips_mod_s_b">mips_mod_s_b</a>:</td></tr>
<tr><th id="566">566</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_mod_s_h" title='llvm::Intrinsic::mips_mod_s_h' data-ref="llvm::Intrinsic::mips_mod_s_h" data-ref-filename="llvm..Intrinsic..mips_mod_s_h">mips_mod_s_h</a>:</td></tr>
<tr><th id="567">567</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_mod_s_w" title='llvm::Intrinsic::mips_mod_s_w' data-ref="llvm::Intrinsic::mips_mod_s_w" data-ref-filename="llvm..Intrinsic..mips_mod_s_w">mips_mod_s_w</a>:</td></tr>
<tr><th id="568">568</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_mod_s_d" title='llvm::Intrinsic::mips_mod_s_d' data-ref="llvm::Intrinsic::mips_mod_s_d" data-ref-filename="llvm..Intrinsic..mips_mod_s_d">mips_mod_s_d</a>:</td></tr>
<tr><th id="569">569</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='MSA3OpIntrinsicToGeneric' data-use='c' data-ref="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">MSA3OpIntrinsicToGeneric</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#233" title='llvm::TargetOpcode::G_SREM' data-ref="llvm::TargetOpcode::G_SREM" data-ref-filename="llvm..TargetOpcode..G_SREM">G_SREM</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="570">570</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_div_u_b" title='llvm::Intrinsic::mips_div_u_b' data-ref="llvm::Intrinsic::mips_div_u_b" data-ref-filename="llvm..Intrinsic..mips_div_u_b">mips_div_u_b</a>:</td></tr>
<tr><th id="571">571</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_div_u_h" title='llvm::Intrinsic::mips_div_u_h' data-ref="llvm::Intrinsic::mips_div_u_h" data-ref-filename="llvm..Intrinsic..mips_div_u_h">mips_div_u_h</a>:</td></tr>
<tr><th id="572">572</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_div_u_w" title='llvm::Intrinsic::mips_div_u_w' data-ref="llvm::Intrinsic::mips_div_u_w" data-ref-filename="llvm..Intrinsic..mips_div_u_w">mips_div_u_w</a>:</td></tr>
<tr><th id="573">573</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_div_u_d" title='llvm::Intrinsic::mips_div_u_d' data-ref="llvm::Intrinsic::mips_div_u_d" data-ref-filename="llvm..Intrinsic..mips_div_u_d">mips_div_u_d</a>:</td></tr>
<tr><th id="574">574</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='MSA3OpIntrinsicToGeneric' data-use='c' data-ref="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">MSA3OpIntrinsicToGeneric</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#230" title='llvm::TargetOpcode::G_UDIV' data-ref="llvm::TargetOpcode::G_UDIV" data-ref-filename="llvm..TargetOpcode..G_UDIV">G_UDIV</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="575">575</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_mod_u_b" title='llvm::Intrinsic::mips_mod_u_b' data-ref="llvm::Intrinsic::mips_mod_u_b" data-ref-filename="llvm..Intrinsic..mips_mod_u_b">mips_mod_u_b</a>:</td></tr>
<tr><th id="576">576</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_mod_u_h" title='llvm::Intrinsic::mips_mod_u_h' data-ref="llvm::Intrinsic::mips_mod_u_h" data-ref-filename="llvm..Intrinsic..mips_mod_u_h">mips_mod_u_h</a>:</td></tr>
<tr><th id="577">577</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_mod_u_w" title='llvm::Intrinsic::mips_mod_u_w' data-ref="llvm::Intrinsic::mips_mod_u_w" data-ref-filename="llvm..Intrinsic..mips_mod_u_w">mips_mod_u_w</a>:</td></tr>
<tr><th id="578">578</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_mod_u_d" title='llvm::Intrinsic::mips_mod_u_d' data-ref="llvm::Intrinsic::mips_mod_u_d" data-ref-filename="llvm..Intrinsic..mips_mod_u_d">mips_mod_u_d</a>:</td></tr>
<tr><th id="579">579</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='MSA3OpIntrinsicToGeneric' data-use='c' data-ref="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">MSA3OpIntrinsicToGeneric</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#236" title='llvm::TargetOpcode::G_UREM' data-ref="llvm::TargetOpcode::G_UREM" data-ref-filename="llvm..TargetOpcode..G_UREM">G_UREM</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="580">580</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_fadd_w" title='llvm::Intrinsic::mips_fadd_w' data-ref="llvm::Intrinsic::mips_fadd_w" data-ref-filename="llvm..Intrinsic..mips_fadd_w">mips_fadd_w</a>:</td></tr>
<tr><th id="581">581</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_fadd_d" title='llvm::Intrinsic::mips_fadd_d' data-ref="llvm::Intrinsic::mips_fadd_d" data-ref-filename="llvm..Intrinsic..mips_fadd_d">mips_fadd_d</a>:</td></tr>
<tr><th id="582">582</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='MSA3OpIntrinsicToGeneric' data-use='c' data-ref="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">MSA3OpIntrinsicToGeneric</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD" data-ref-filename="llvm..TargetOpcode..G_FADD">G_FADD</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="583">583</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_fsub_w" title='llvm::Intrinsic::mips_fsub_w' data-ref="llvm::Intrinsic::mips_fsub_w" data-ref-filename="llvm..Intrinsic..mips_fsub_w">mips_fsub_w</a>:</td></tr>
<tr><th id="584">584</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_fsub_d" title='llvm::Intrinsic::mips_fsub_d' data-ref="llvm::Intrinsic::mips_fsub_d" data-ref-filename="llvm..Intrinsic..mips_fsub_d">mips_fsub_d</a>:</td></tr>
<tr><th id="585">585</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='MSA3OpIntrinsicToGeneric' data-use='c' data-ref="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">MSA3OpIntrinsicToGeneric</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#519" title='llvm::TargetOpcode::G_FSUB' data-ref="llvm::TargetOpcode::G_FSUB" data-ref-filename="llvm..TargetOpcode..G_FSUB">G_FSUB</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="586">586</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_fmul_w" title='llvm::Intrinsic::mips_fmul_w' data-ref="llvm::Intrinsic::mips_fmul_w" data-ref-filename="llvm..Intrinsic..mips_fmul_w">mips_fmul_w</a>:</td></tr>
<tr><th id="587">587</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_fmul_d" title='llvm::Intrinsic::mips_fmul_d' data-ref="llvm::Intrinsic::mips_fmul_d" data-ref-filename="llvm..Intrinsic..mips_fmul_d">mips_fmul_d</a>:</td></tr>
<tr><th id="588">588</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='MSA3OpIntrinsicToGeneric' data-use='c' data-ref="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">MSA3OpIntrinsicToGeneric</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#522" title='llvm::TargetOpcode::G_FMUL' data-ref="llvm::TargetOpcode::G_FMUL" data-ref-filename="llvm..TargetOpcode..G_FMUL">G_FMUL</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="589">589</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_fdiv_w" title='llvm::Intrinsic::mips_fdiv_w' data-ref="llvm::Intrinsic::mips_fdiv_w" data-ref-filename="llvm..Intrinsic..mips_fdiv_w">mips_fdiv_w</a>:</td></tr>
<tr><th id="590">590</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_fdiv_d" title='llvm::Intrinsic::mips_fdiv_d' data-ref="llvm::Intrinsic::mips_fdiv_d" data-ref-filename="llvm..Intrinsic..mips_fdiv_d">mips_fdiv_d</a>:</td></tr>
<tr><th id="591">591</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='MSA3OpIntrinsicToGeneric' data-use='c' data-ref="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL24MSA3OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">MSA3OpIntrinsicToGeneric</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#531" title='llvm::TargetOpcode::G_FDIV' data-ref="llvm::TargetOpcode::G_FDIV" data-ref-filename="llvm..TargetOpcode..G_FDIV">G_FDIV</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="592">592</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_fmax_a_w" title='llvm::Intrinsic::mips_fmax_a_w' data-ref="llvm::Intrinsic::mips_fmax_a_w" data-ref-filename="llvm..Intrinsic..mips_fmax_a_w">mips_fmax_a_w</a>:</td></tr>
<tr><th id="593">593</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='SelectMSA3OpIntrinsic' data-use='c' data-ref="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">SelectMSA3OpIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::FMAX_A_W" title='llvm::Mips::FMAX_A_W' data-ref="llvm::Mips::FMAX_A_W" data-ref-filename="llvm..Mips..FMAX_A_W">FMAX_A_W</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="594">594</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_fmax_a_d" title='llvm::Intrinsic::mips_fmax_a_d' data-ref="llvm::Intrinsic::mips_fmax_a_d" data-ref-filename="llvm..Intrinsic..mips_fmax_a_d">mips_fmax_a_d</a>:</td></tr>
<tr><th id="595">595</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='SelectMSA3OpIntrinsic' data-use='c' data-ref="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL21SelectMSA3OpIntrinsicRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">SelectMSA3OpIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::FMAX_A_D" title='llvm::Mips::FMAX_A_D' data-ref="llvm::Mips::FMAX_A_D" data-ref-filename="llvm..Mips..FMAX_A_D">FMAX_A_D</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="596">596</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_fsqrt_w" title='llvm::Intrinsic::mips_fsqrt_w' data-ref="llvm::Intrinsic::mips_fsqrt_w" data-ref-filename="llvm..Intrinsic..mips_fsqrt_w">mips_fsqrt_w</a>:</td></tr>
<tr><th id="597">597</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL24MSA2OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='MSA2OpIntrinsicToGeneric' data-use='c' data-ref="_ZL24MSA2OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL24MSA2OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">MSA2OpIntrinsicToGeneric</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#669" title='llvm::TargetOpcode::G_FSQRT' data-ref="llvm::TargetOpcode::G_FSQRT" data-ref-filename="llvm..TargetOpcode..G_FSQRT">G_FSQRT</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="598">598</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsMips.h.html#llvm::Intrinsic::mips_fsqrt_d" title='llvm::Intrinsic::mips_fsqrt_d' data-ref="llvm::Intrinsic::mips_fsqrt_d" data-ref-filename="llvm..Intrinsic..mips_fsqrt_d">mips_fsqrt_d</a>:</td></tr>
<tr><th id="599">599</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL24MSA2OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" title='MSA2OpIntrinsicToGeneric' data-use='c' data-ref="_ZL24MSA2OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE" data-ref-filename="_ZL24MSA2OpIntrinsicToGenericRN4llvm12MachineInstrEjRNS_16MachineIRBuilderERKNS_13MipsSubtargetE">MSA2OpIntrinsicToGeneric</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#669" title='llvm::TargetOpcode::G_FSQRT' data-ref="llvm::TargetOpcode::G_FSQRT" data-ref-filename="llvm..TargetOpcode..G_FSQRT">G_FSQRT</a>, <span class='refarg'><a class="local col8 ref" href="#88MIRBuilder" title='MIRBuilder' data-ref="88MIRBuilder" data-ref-filename="88MIRBuilder">MIRBuilder</a></span>, <a class="local col9 ref" href="#89ST" title='ST' data-ref="89ST" data-ref-filename="89ST">ST</a>);</td></tr>
<tr><th id="600">600</th><td>  <b>default</b>:</td></tr>
<tr><th id="601">601</th><td>    <b>break</b>;</td></tr>
<tr><th id="602">602</th><td>  }</td></tr>
<tr><th id="603">603</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="604">604</th><td>}</td></tr>
<tr><th id="605">605</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>