

================================================================
== Vitis HLS Report for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16'
================================================================
* Date:           Wed Jan  3 23:38:47 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.032 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_577_16  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln577_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln577"   --->   Operation 6 'read' 'zext_ln577_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%existLen_2_reload_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %existLen_2_reload"   --->   Operation 7 'read' 'existLen_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln577_cast = zext i4 %zext_ln577_read"   --->   Operation 8 'zext' 'zext_ln577_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.29ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph60"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_4 = load i7 %j" [DynMap/DynMap_4HLS.cpp:577]   --->   Operation 11 'load' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.06ns)   --->   "%icmp_ln577 = icmp_ult  i7 %j_4, i7 %existLen_2_reload_read" [DynMap/DynMap_4HLS.cpp:577]   --->   Operation 13 'icmp' 'icmp_ln577' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.31ns)   --->   "%j_5 = add i7 %j_4, i7 1" [DynMap/DynMap_4HLS.cpp:577]   --->   Operation 14 'add' 'j_5' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%br_ln577 = br i1 %icmp_ln577, void %.critedge106.loopexit.exitStub, void %.split18" [DynMap/DynMap_4HLS.cpp:577]   --->   Operation 15 'br' 'br_ln577' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i7 %j_4" [DynMap/DynMap_4HLS.cpp:578]   --->   Operation 16 'zext' 'zext_ln578' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_addr = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %zext_ln578" [DynMap/DynMap_4HLS.cpp:578]   --->   Operation 17 'getelementptr' 'curOptPotentialPlacement_addr' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.75ns)   --->   "%curOptPotentialPlacement_load_2 = load i4 %curOptPotentialPlacement_addr" [DynMap/DynMap_4HLS.cpp:578]   --->   Operation 18 'load' 'curOptPotentialPlacement_load_2' <Predicate = (icmp_ln577)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 4.03>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln575 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [DynMap/DynMap_4HLS.cpp:575]   --->   Operation 19 'specloopname' 'specloopname_ln575' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (1.75ns)   --->   "%curOptPotentialPlacement_load_2 = load i4 %curOptPotentialPlacement_addr" [DynMap/DynMap_4HLS.cpp:578]   --->   Operation 20 'load' 'curOptPotentialPlacement_load_2' <Predicate = (icmp_ln577)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>
ST_2 : Operation 21 [1/1] (0.97ns)   --->   "%icmp_ln578 = icmp_eq  i5 %zext_ln577_cast, i5 %curOptPotentialPlacement_load_2" [DynMap/DynMap_4HLS.cpp:578]   --->   Operation 21 'icmp' 'icmp_ln578' <Predicate = (icmp_ln577)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.29ns)   --->   "%br_ln578 = br i1 %icmp_ln578, void, void %.critedge106.loopexit.exitStub" [DynMap/DynMap_4HLS.cpp:578]   --->   Operation 22 'br' 'br_ln578' <Predicate = (icmp_ln577)> <Delay = 1.29>
ST_2 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln577 = store i7 %j_5, i7 %j" [DynMap/DynMap_4HLS.cpp:577]   --->   Operation 23 'store' 'store_ln577' <Predicate = (icmp_ln577 & !icmp_ln578)> <Delay = 1.29>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph60"   --->   Operation 24 'br' 'br_ln0' <Predicate = (icmp_ln577 & !icmp_ln578)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void %.lr.ph60, i1 0, void %.split18"   --->   Operation 25 'phi' 'merge' <Predicate = (icmp_ln578) | (!icmp_ln577)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln578) | (!icmp_ln577)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.36ns
The critical path consists of the following:
	'alloca' operation ('j') [4]  (0 ns)
	'load' operation ('j', DynMap/DynMap_4HLS.cpp:577) on local variable 'j' [11]  (0 ns)
	'icmp' operation ('icmp_ln577', DynMap/DynMap_4HLS.cpp:577) [13]  (1.06 ns)
	multiplexor before 'phi' operation ('merge') [27]  (1.3 ns)

 <State 2>: 4.03ns
The critical path consists of the following:
	'load' operation ('curOptPotentialPlacement_load_2', DynMap/DynMap_4HLS.cpp:578) on array 'curOptPotentialPlacement' [20]  (1.75 ns)
	'icmp' operation ('icmp_ln578', DynMap/DynMap_4HLS.cpp:578) [21]  (0.979 ns)
	multiplexor before 'phi' operation ('merge') [27]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
