WARNING: [vitis-run 60-2507] Dispatch failed to load the system diagram library librdi_system_diagram. Diagrams will not be produced.
  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers/run_head_group 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers/run_head_group/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers/run_head_group'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Scheduler_head_helpers.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/C_testbenches/Scheduler_head_helpers_tb.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/C_testbenches/Scheduler_head_helpers_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=run_head_group' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xck26-sfvc784-2LV-c' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers/hls_config.cfg(10)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers/run_head_group/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
make: 'csim.exe' is up to date.
cycle |reset|rsrc_reset |comp_rdy|comp_done |cmp_start |cmp_op  |group_done|comp_busy   |req       |grant     |granting|head0_phase |head1_phase 
0     |1    |1          |1       |-         |-         |        |-         |-           |[1, 1]      |[-, -]      |-       |Q           |Q           
1     |-    |-          |1       |-         |1         |Q       |-         |1           |[-, 1]      |[1, -]      |1       |Q           |Q           
2     |-    |-          |-       |-         |-         |        |-         |1           |[-, 1]      |[1, -]      |1       |Q           |Q           
3     |-    |-          |-       |-         |-         |        |-         |1           |[-, 1]      |[1, -]      |1       |Q           |Q           
4     |-    |-          |-       |1         |-         |        |-         |-           |[-, 1]      |[-, -]      |-       |K           |Q           
5     |-    |-          |1       |-         |1         |Q       |-         |1           |[1, -]      |[-, 1]      |1       |K           |Q           
6     |-    |-          |-       |-         |-         |        |-         |1           |[1, -]      |[-, 1]      |1       |K           |Q           
7     |-    |-          |-       |-         |-         |        |-         |1           |[1, -]      |[-, 1]      |1       |K           |Q           
8     |-    |-          |-       |1         |-         |        |-         |-           |[1, -]      |[-, -]      |-       |K           |K           
9     |-    |-          |1       |-         |1         |K       |-         |1           |[-, 1]      |[1, -]      |1       |K           |K           
10    |-    |-          |-       |-         |-         |        |-         |1           |[-, 1]      |[1, -]      |1       |K           |K           
11    |-    |-          |-       |-         |-         |        |-         |1           |[-, 1]      |[1, -]      |1       |K           |K           
12    |-    |-          |-       |1         |-         |        |-         |-           |[-, 1]      |[-, -]      |-       |K_RQ        |K           
13    |-    |-          |1       |-         |1         |K       |-         |1           |[-, -]      |[-, 1]      |1       |K_WB        |K           
14    |-    |-          |-       |-         |-         |        |-         |1           |[-, -]      |[-, 1]      |1       |V           |K           
15    |-    |-          |-       |-         |-         |        |-         |1           |[1, -]      |[-, 1]      |1       |V           |K           
16    |-    |-          |-       |1         |-         |        |-         |-           |[1, -]      |[-, -]      |-       |V           |K_RQ        
17    |-    |-          |1       |-         |1         |V       |-         |1           |[-, -]      |[1, -]      |1       |V           |K_WB        
18    |-    |-          |-       |-         |-         |        |-         |1           |[-, -]      |[1, -]      |1       |V           |V           
19    |-    |-          |-       |-         |-         |        |-         |1           |[-, 1]      |[1, -]      |1       |V           |V           
20    |-    |-          |-       |1         |-         |        |-         |-           |[-, 1]      |[-, -]      |-       |V_RQ        |V           
21    |-    |-          |1       |-         |1         |V       |-         |1           |[-, -]      |[-, 1]      |1       |V_WB        |V           
22    |-    |-          |-       |-         |-         |        |-         |1           |[-, -]      |[-, 1]      |1       |RQ_Q        |V           
23    |-    |-          |-       |-         |-         |        |-         |1           |[-, -]      |[-, 1]      |1       |ATT_S       |V           
24    |-    |-          |-       |1         |-         |        |-         |-           |[1, -]      |[-, -]      |-       |ATT_S       |V_RQ        
25    |-    |-          |1       |-         |1         |ATT_S   |-         |1           |[-, -]      |[1, -]      |1       |ATT_S       |V_WB        
26    |-    |-          |-       |-         |-         |        |-         |1           |[-, -]      |[1, -]      |1       |ATT_S       |RQ_Q        
27    |-    |-          |-       |-         |-         |        |-         |1           |[-, -]      |[1, -]      |1       |ATT_S       |ATT_S       
28    |-    |-          |-       |1         |-         |        |-         |-           |[-, 1]      |[-, -]      |-       |SCALE       |ATT_S       
29    |-    |-          |1       |-         |1         |ATT_S   |-         |1           |[1, -]      |[-, 1]      |1       |SCALE       |ATT_S       
30    |-    |-          |-       |-         |-         |        |-         |1           |[1, -]      |[-, 1]      |1       |SCALE       |ATT_S       
31    |-    |-          |-       |-         |-         |        |-         |1           |[1, -]      |[-, 1]      |1       |SCALE       |ATT_S       
32    |-    |-          |-       |1         |-         |        |-         |-           |[1, -]      |[-, -]      |-       |SCALE       |SCALE       
33    |-    |-          |1       |-         |1         |SCALE   |-         |1           |[-, 1]      |[1, -]      |1       |SCALE       |SCALE       
34    |-    |-          |-       |-         |-         |        |-         |1           |[-, 1]      |[1, -]      |1       |SCALE       |SCALE       
35    |-    |-          |-       |-         |-         |        |-         |1           |[-, 1]      |[1, -]      |1       |SCALE       |SCALE       
36    |-    |-          |-       |1         |-         |        |-         |-           |[-, 1]      |[-, -]      |-       |SOFT        |SCALE       
37    |-    |-          |1       |-         |1         |SCALE   |-         |1           |[1, -]      |[-, 1]      |1       |SOFT        |SCALE       
38    |-    |-          |-       |-         |-         |        |-         |1           |[1, -]      |[-, 1]      |1       |SOFT        |SCALE       
39    |-    |-          |-       |-         |-         |        |-         |1           |[1, -]      |[-, 1]      |1       |SOFT        |SCALE       
40    |-    |-          |-       |1         |-         |        |-         |-           |[1, -]      |[-, -]      |-       |SOFT        |SOFT        
41    |-    |-          |1       |-         |1         |SOFT    |-         |1           |[-, 1]      |[1, -]      |1       |SOFT        |SOFT        
42    |-    |-          |-       |-         |-         |        |-         |1           |[-, 1]      |[1, -]      |1       |SOFT        |SOFT        
43    |-    |-          |-       |-         |-         |        |-         |1           |[-, 1]      |[1, -]      |1       |SOFT        |SOFT        
44    |-    |-          |-       |1         |-         |        |-         |-           |[-, 1]      |[-, -]      |-       |ATT_V       |SOFT        
45    |-    |-          |1       |-         |1         |SOFT    |-         |1           |[1, -]      |[-, 1]      |1       |ATT_V       |SOFT        
46    |-    |-          |-       |-         |-         |        |-         |1           |[1, -]      |[-, 1]      |1       |ATT_V       |SOFT        
47    |-    |-          |-       |-         |-         |        |-         |1           |[1, -]      |[-, 1]      |1       |ATT_V       |SOFT        
48    |-    |-          |-       |1         |-         |        |-         |-           |[1, -]      |[-, -]      |-       |ATT_V       |ATT_V       
49    |-    |-          |1       |-         |1         |ATT_V   |-         |1           |[-, 1]      |[1, -]      |1       |ATT_V       |ATT_V       
50    |-    |-          |-       |-         |-         |        |-         |1           |[-, 1]      |[1, -]      |1       |ATT_V       |ATT_V       
51    |-    |-          |-       |-         |-         |        |-         |1           |[-, 1]      |[1, -]      |1       |ATT_V       |ATT_V       
52    |-    |-          |-       |1         |-         |        |-         |-           |[-, 1]      |[-, -]      |-       |RQ2         |ATT_V       
53    |-    |-          |1       |-         |1         |ATT_V   |-         |1           |[-, -]      |[-, 1]      |1       |DONE        |ATT_V       
54    |-    |-          |-       |-         |-         |        |-         |1           |[-, -]      |[-, 1]      |1       |DONE        |ATT_V       
55    |-    |-          |-       |-         |-         |        |-         |1           |[-, -]      |[-, 1]      |1       |DONE        |ATT_V       
56    |-    |-          |-       |1         |-         |        |-         |-           |[-, -]      |[-, -]      |-       |DONE        |RQ2         
57    |-    |-          |1       |-         |-         |        |-         |-           |[-, -]      |[-, -]      |-       |DONE        |DONE        
58    |-    |-          |1       |-         |-         |        |1         |-           |[-, -]      |[-, -]      |-       |DONE        |DONE        
run_head_group logging complete.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 2.25 seconds. Total CPU system time: 0.71 seconds. Total elapsed time: 2.96 seconds; peak allocated memory: 445.117 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 6s
