[
    {
        "type":"TOP",
        "channels":[
            {
                 "interface":"sc_clock",
                 "type":"bool",
                 "name":"clk",
                 "to":[
                     "DRI_TB.clk",
                     "CONV_2D_1.clk",
                     "CONV_2"
                 ]   
            }
        ]
    }
]