add_input_file {"C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_behave.vhd"} -format {VHDL_2008} -work CAD_lib
add_input_file {"C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_tb_tb_rtl.vhd"} -format {VHDL} -work CAD_lib
setup_design -design lab3_fetch_tb
setup_design -architecture rtl
