ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"init.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/init.c"
  19              		.section	.text.NVIC_EncodePriority,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	NVIC_EncodePriority:
  26              	.LVL0:
  27              	.LFB113:
  28              		.file 2 "CMSIS/Include/core_cm7.h"
   1:CMSIS/Include/core_cm7.h **** /**************************************************************************//**
   2:CMSIS/Include/core_cm7.h ****  * @file     core_cm7.h
   3:CMSIS/Include/core_cm7.h ****  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
   4:CMSIS/Include/core_cm7.h ****  * @version  V5.0.8
   5:CMSIS/Include/core_cm7.h ****  * @date     04. June 2018
   6:CMSIS/Include/core_cm7.h ****  ******************************************************************************/
   7:CMSIS/Include/core_cm7.h **** /*
   8:CMSIS/Include/core_cm7.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:CMSIS/Include/core_cm7.h ****  *
  10:CMSIS/Include/core_cm7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:CMSIS/Include/core_cm7.h ****  *
  12:CMSIS/Include/core_cm7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:CMSIS/Include/core_cm7.h ****  * not use this file except in compliance with the License.
  14:CMSIS/Include/core_cm7.h ****  * You may obtain a copy of the License at
  15:CMSIS/Include/core_cm7.h ****  *
  16:CMSIS/Include/core_cm7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:CMSIS/Include/core_cm7.h ****  *
  18:CMSIS/Include/core_cm7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:CMSIS/Include/core_cm7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:CMSIS/Include/core_cm7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:CMSIS/Include/core_cm7.h ****  * See the License for the specific language governing permissions and
  22:CMSIS/Include/core_cm7.h ****  * limitations under the License.
  23:CMSIS/Include/core_cm7.h ****  */
  24:CMSIS/Include/core_cm7.h **** 
  25:CMSIS/Include/core_cm7.h **** #if   defined ( __ICCARM__ )
  26:CMSIS/Include/core_cm7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:CMSIS/Include/core_cm7.h **** #elif defined (__clang__)
  28:CMSIS/Include/core_cm7.h ****   #pragma clang system_header   /* treat file as system include file */
  29:CMSIS/Include/core_cm7.h **** #endif
  30:CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 2


  31:CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_GENERIC
  32:CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_GENERIC
  33:CMSIS/Include/core_cm7.h **** 
  34:CMSIS/Include/core_cm7.h **** #include <stdint.h>
  35:CMSIS/Include/core_cm7.h **** 
  36:CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
  37:CMSIS/Include/core_cm7.h ****  extern "C" {
  38:CMSIS/Include/core_cm7.h **** #endif
  39:CMSIS/Include/core_cm7.h **** 
  40:CMSIS/Include/core_cm7.h **** /**
  41:CMSIS/Include/core_cm7.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:CMSIS/Include/core_cm7.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:CMSIS/Include/core_cm7.h **** 
  44:CMSIS/Include/core_cm7.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:CMSIS/Include/core_cm7.h ****      Function definitions in header files are used to allow 'inlining'.
  46:CMSIS/Include/core_cm7.h **** 
  47:CMSIS/Include/core_cm7.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:CMSIS/Include/core_cm7.h ****      Unions are used for effective representation of core registers.
  49:CMSIS/Include/core_cm7.h **** 
  50:CMSIS/Include/core_cm7.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:CMSIS/Include/core_cm7.h ****      Function-like macros are used to allow more efficient code.
  52:CMSIS/Include/core_cm7.h ****  */
  53:CMSIS/Include/core_cm7.h **** 
  54:CMSIS/Include/core_cm7.h **** 
  55:CMSIS/Include/core_cm7.h **** /*******************************************************************************
  56:CMSIS/Include/core_cm7.h ****  *                 CMSIS definitions
  57:CMSIS/Include/core_cm7.h ****  ******************************************************************************/
  58:CMSIS/Include/core_cm7.h **** /**
  59:CMSIS/Include/core_cm7.h ****   \ingroup Cortex_M7
  60:CMSIS/Include/core_cm7.h ****   @{
  61:CMSIS/Include/core_cm7.h ****  */
  62:CMSIS/Include/core_cm7.h **** 
  63:CMSIS/Include/core_cm7.h **** #include "cmsis_version.h"
  64:CMSIS/Include/core_cm7.h **** 
  65:CMSIS/Include/core_cm7.h **** /* CMSIS CM7 definitions */
  66:CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:1
  67:CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0
  68:CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
  69:CMSIS/Include/core_cm7.h ****                                     __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS
  70:CMSIS/Include/core_cm7.h **** 
  71:CMSIS/Include/core_cm7.h **** #define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
  72:CMSIS/Include/core_cm7.h **** 
  73:CMSIS/Include/core_cm7.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:CMSIS/Include/core_cm7.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:CMSIS/Include/core_cm7.h **** */
  76:CMSIS/Include/core_cm7.h **** #if defined ( __CC_ARM )
  77:CMSIS/Include/core_cm7.h ****   #if defined __TARGET_FPU_VFP
  78:CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
  80:CMSIS/Include/core_cm7.h ****     #else
  81:CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  83:CMSIS/Include/core_cm7.h ****     #endif
  84:CMSIS/Include/core_cm7.h ****   #else
  85:CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
  86:CMSIS/Include/core_cm7.h ****   #endif
  87:CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 3


  88:CMSIS/Include/core_cm7.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:CMSIS/Include/core_cm7.h ****   #if defined __ARM_PCS_VFP
  90:CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
  92:CMSIS/Include/core_cm7.h ****     #else
  93:CMSIS/Include/core_cm7.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  95:CMSIS/Include/core_cm7.h ****     #endif
  96:CMSIS/Include/core_cm7.h ****   #else
  97:CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
  98:CMSIS/Include/core_cm7.h ****   #endif
  99:CMSIS/Include/core_cm7.h **** 
 100:CMSIS/Include/core_cm7.h **** #elif defined ( __GNUC__ )
 101:CMSIS/Include/core_cm7.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 104:CMSIS/Include/core_cm7.h ****     #else
 105:CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 107:CMSIS/Include/core_cm7.h ****     #endif
 108:CMSIS/Include/core_cm7.h ****   #else
 109:CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 110:CMSIS/Include/core_cm7.h ****   #endif
 111:CMSIS/Include/core_cm7.h **** 
 112:CMSIS/Include/core_cm7.h **** #elif defined ( __ICCARM__ )
 113:CMSIS/Include/core_cm7.h ****   #if defined __ARMVFP__
 114:CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 116:CMSIS/Include/core_cm7.h ****     #else
 117:CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 119:CMSIS/Include/core_cm7.h ****     #endif
 120:CMSIS/Include/core_cm7.h ****   #else
 121:CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 122:CMSIS/Include/core_cm7.h ****   #endif
 123:CMSIS/Include/core_cm7.h **** 
 124:CMSIS/Include/core_cm7.h **** #elif defined ( __TI_ARM__ )
 125:CMSIS/Include/core_cm7.h ****   #if defined __TI_VFP_SUPPORT__
 126:CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 128:CMSIS/Include/core_cm7.h ****     #else
 129:CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 131:CMSIS/Include/core_cm7.h ****     #endif
 132:CMSIS/Include/core_cm7.h ****   #else
 133:CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 134:CMSIS/Include/core_cm7.h ****   #endif
 135:CMSIS/Include/core_cm7.h **** 
 136:CMSIS/Include/core_cm7.h **** #elif defined ( __TASKING__ )
 137:CMSIS/Include/core_cm7.h ****   #if defined __FPU_VFP__
 138:CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 140:CMSIS/Include/core_cm7.h ****     #else
 141:CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 143:CMSIS/Include/core_cm7.h ****     #endif
 144:CMSIS/Include/core_cm7.h ****   #else
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 4


 145:CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 146:CMSIS/Include/core_cm7.h ****   #endif
 147:CMSIS/Include/core_cm7.h **** 
 148:CMSIS/Include/core_cm7.h **** #elif defined ( __CSMC__ )
 149:CMSIS/Include/core_cm7.h ****   #if ( __CSMC__ & 0x400U)
 150:CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 152:CMSIS/Include/core_cm7.h ****     #else
 153:CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 155:CMSIS/Include/core_cm7.h ****     #endif
 156:CMSIS/Include/core_cm7.h ****   #else
 157:CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 158:CMSIS/Include/core_cm7.h ****   #endif
 159:CMSIS/Include/core_cm7.h **** 
 160:CMSIS/Include/core_cm7.h **** #endif
 161:CMSIS/Include/core_cm7.h **** 
 162:CMSIS/Include/core_cm7.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:CMSIS/Include/core_cm7.h **** 
 164:CMSIS/Include/core_cm7.h **** 
 165:CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 166:CMSIS/Include/core_cm7.h **** }
 167:CMSIS/Include/core_cm7.h **** #endif
 168:CMSIS/Include/core_cm7.h **** 
 169:CMSIS/Include/core_cm7.h **** #endif /* __CORE_CM7_H_GENERIC */
 170:CMSIS/Include/core_cm7.h **** 
 171:CMSIS/Include/core_cm7.h **** #ifndef __CMSIS_GENERIC
 172:CMSIS/Include/core_cm7.h **** 
 173:CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_DEPENDANT
 174:CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_DEPENDANT
 175:CMSIS/Include/core_cm7.h **** 
 176:CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 177:CMSIS/Include/core_cm7.h ****  extern "C" {
 178:CMSIS/Include/core_cm7.h **** #endif
 179:CMSIS/Include/core_cm7.h **** 
 180:CMSIS/Include/core_cm7.h **** /* check device defines and use defaults */
 181:CMSIS/Include/core_cm7.h **** #if defined __CHECK_DEVICE_DEFINES
 182:CMSIS/Include/core_cm7.h ****   #ifndef __CM7_REV
 183:CMSIS/Include/core_cm7.h ****     #define __CM7_REV               0x0000U
 184:CMSIS/Include/core_cm7.h ****     #warning "__CM7_REV not defined in device header file; using default!"
 185:CMSIS/Include/core_cm7.h ****   #endif
 186:CMSIS/Include/core_cm7.h **** 
 187:CMSIS/Include/core_cm7.h ****   #ifndef __FPU_PRESENT
 188:CMSIS/Include/core_cm7.h ****     #define __FPU_PRESENT             0U
 189:CMSIS/Include/core_cm7.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:CMSIS/Include/core_cm7.h ****   #endif
 191:CMSIS/Include/core_cm7.h **** 
 192:CMSIS/Include/core_cm7.h ****   #ifndef __MPU_PRESENT
 193:CMSIS/Include/core_cm7.h ****     #define __MPU_PRESENT             0U
 194:CMSIS/Include/core_cm7.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:CMSIS/Include/core_cm7.h ****   #endif
 196:CMSIS/Include/core_cm7.h **** 
 197:CMSIS/Include/core_cm7.h ****   #ifndef __ICACHE_PRESENT
 198:CMSIS/Include/core_cm7.h ****     #define __ICACHE_PRESENT          0U
 199:CMSIS/Include/core_cm7.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 200:CMSIS/Include/core_cm7.h ****   #endif
 201:CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 5


 202:CMSIS/Include/core_cm7.h ****   #ifndef __DCACHE_PRESENT
 203:CMSIS/Include/core_cm7.h ****     #define __DCACHE_PRESENT          0U
 204:CMSIS/Include/core_cm7.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 205:CMSIS/Include/core_cm7.h ****   #endif
 206:CMSIS/Include/core_cm7.h **** 
 207:CMSIS/Include/core_cm7.h ****   #ifndef __DTCM_PRESENT
 208:CMSIS/Include/core_cm7.h ****     #define __DTCM_PRESENT            0U
 209:CMSIS/Include/core_cm7.h ****     #warning "__DTCM_PRESENT        not defined in device header file; using default!"
 210:CMSIS/Include/core_cm7.h ****   #endif
 211:CMSIS/Include/core_cm7.h **** 
 212:CMSIS/Include/core_cm7.h ****   #ifndef __NVIC_PRIO_BITS
 213:CMSIS/Include/core_cm7.h ****     #define __NVIC_PRIO_BITS          3U
 214:CMSIS/Include/core_cm7.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 215:CMSIS/Include/core_cm7.h ****   #endif
 216:CMSIS/Include/core_cm7.h **** 
 217:CMSIS/Include/core_cm7.h ****   #ifndef __Vendor_SysTickConfig
 218:CMSIS/Include/core_cm7.h ****     #define __Vendor_SysTickConfig    0U
 219:CMSIS/Include/core_cm7.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 220:CMSIS/Include/core_cm7.h ****   #endif
 221:CMSIS/Include/core_cm7.h **** #endif
 222:CMSIS/Include/core_cm7.h **** 
 223:CMSIS/Include/core_cm7.h **** /* IO definitions (access restrictions to peripheral registers) */
 224:CMSIS/Include/core_cm7.h **** /**
 225:CMSIS/Include/core_cm7.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 226:CMSIS/Include/core_cm7.h **** 
 227:CMSIS/Include/core_cm7.h ****     <strong>IO Type Qualifiers</strong> are used
 228:CMSIS/Include/core_cm7.h ****     \li to specify the access to peripheral variables.
 229:CMSIS/Include/core_cm7.h ****     \li for automatic generation of peripheral register debug information.
 230:CMSIS/Include/core_cm7.h **** */
 231:CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 232:CMSIS/Include/core_cm7.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 233:CMSIS/Include/core_cm7.h **** #else
 234:CMSIS/Include/core_cm7.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 235:CMSIS/Include/core_cm7.h **** #endif
 236:CMSIS/Include/core_cm7.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 237:CMSIS/Include/core_cm7.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 238:CMSIS/Include/core_cm7.h **** 
 239:CMSIS/Include/core_cm7.h **** /* following defines should be used for structure members */
 240:CMSIS/Include/core_cm7.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 241:CMSIS/Include/core_cm7.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 242:CMSIS/Include/core_cm7.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 243:CMSIS/Include/core_cm7.h **** 
 244:CMSIS/Include/core_cm7.h **** /*@} end of group Cortex_M7 */
 245:CMSIS/Include/core_cm7.h **** 
 246:CMSIS/Include/core_cm7.h **** 
 247:CMSIS/Include/core_cm7.h **** 
 248:CMSIS/Include/core_cm7.h **** /*******************************************************************************
 249:CMSIS/Include/core_cm7.h ****  *                 Register Abstraction
 250:CMSIS/Include/core_cm7.h ****   Core Register contain:
 251:CMSIS/Include/core_cm7.h ****   - Core Register
 252:CMSIS/Include/core_cm7.h ****   - Core NVIC Register
 253:CMSIS/Include/core_cm7.h ****   - Core SCB Register
 254:CMSIS/Include/core_cm7.h ****   - Core SysTick Register
 255:CMSIS/Include/core_cm7.h ****   - Core Debug Register
 256:CMSIS/Include/core_cm7.h ****   - Core MPU Register
 257:CMSIS/Include/core_cm7.h ****   - Core FPU Register
 258:CMSIS/Include/core_cm7.h ****  ******************************************************************************/
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 6


 259:CMSIS/Include/core_cm7.h **** /**
 260:CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 261:CMSIS/Include/core_cm7.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 262:CMSIS/Include/core_cm7.h **** */
 263:CMSIS/Include/core_cm7.h **** 
 264:CMSIS/Include/core_cm7.h **** /**
 265:CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 266:CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 267:CMSIS/Include/core_cm7.h ****   \brief      Core Register type definitions.
 268:CMSIS/Include/core_cm7.h ****   @{
 269:CMSIS/Include/core_cm7.h ****  */
 270:CMSIS/Include/core_cm7.h **** 
 271:CMSIS/Include/core_cm7.h **** /**
 272:CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 273:CMSIS/Include/core_cm7.h ****  */
 274:CMSIS/Include/core_cm7.h **** typedef union
 275:CMSIS/Include/core_cm7.h **** {
 276:CMSIS/Include/core_cm7.h ****   struct
 277:CMSIS/Include/core_cm7.h ****   {
 278:CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 279:CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 280:CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 281:CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 282:CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 283:CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 284:CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 285:CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 286:CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 287:CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 288:CMSIS/Include/core_cm7.h **** } APSR_Type;
 289:CMSIS/Include/core_cm7.h **** 
 290:CMSIS/Include/core_cm7.h **** /* APSR Register Definitions */
 291:CMSIS/Include/core_cm7.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 292:CMSIS/Include/core_cm7.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 293:CMSIS/Include/core_cm7.h **** 
 294:CMSIS/Include/core_cm7.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 295:CMSIS/Include/core_cm7.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 296:CMSIS/Include/core_cm7.h **** 
 297:CMSIS/Include/core_cm7.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 298:CMSIS/Include/core_cm7.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 299:CMSIS/Include/core_cm7.h **** 
 300:CMSIS/Include/core_cm7.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 301:CMSIS/Include/core_cm7.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 302:CMSIS/Include/core_cm7.h **** 
 303:CMSIS/Include/core_cm7.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 304:CMSIS/Include/core_cm7.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 305:CMSIS/Include/core_cm7.h **** 
 306:CMSIS/Include/core_cm7.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 307:CMSIS/Include/core_cm7.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 308:CMSIS/Include/core_cm7.h **** 
 309:CMSIS/Include/core_cm7.h **** 
 310:CMSIS/Include/core_cm7.h **** /**
 311:CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 312:CMSIS/Include/core_cm7.h ****  */
 313:CMSIS/Include/core_cm7.h **** typedef union
 314:CMSIS/Include/core_cm7.h **** {
 315:CMSIS/Include/core_cm7.h ****   struct
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 7


 316:CMSIS/Include/core_cm7.h ****   {
 317:CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 318:CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 319:CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 320:CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:CMSIS/Include/core_cm7.h **** } IPSR_Type;
 322:CMSIS/Include/core_cm7.h **** 
 323:CMSIS/Include/core_cm7.h **** /* IPSR Register Definitions */
 324:CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 325:CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 326:CMSIS/Include/core_cm7.h **** 
 327:CMSIS/Include/core_cm7.h **** 
 328:CMSIS/Include/core_cm7.h **** /**
 329:CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 330:CMSIS/Include/core_cm7.h ****  */
 331:CMSIS/Include/core_cm7.h **** typedef union
 332:CMSIS/Include/core_cm7.h **** {
 333:CMSIS/Include/core_cm7.h ****   struct
 334:CMSIS/Include/core_cm7.h ****   {
 335:CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 336:CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 337:CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 338:CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 339:CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 340:CMSIS/Include/core_cm7.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 341:CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 342:CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 343:CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 344:CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 345:CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 346:CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 347:CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 348:CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 349:CMSIS/Include/core_cm7.h **** } xPSR_Type;
 350:CMSIS/Include/core_cm7.h **** 
 351:CMSIS/Include/core_cm7.h **** /* xPSR Register Definitions */
 352:CMSIS/Include/core_cm7.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 353:CMSIS/Include/core_cm7.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 354:CMSIS/Include/core_cm7.h **** 
 355:CMSIS/Include/core_cm7.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 356:CMSIS/Include/core_cm7.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 357:CMSIS/Include/core_cm7.h **** 
 358:CMSIS/Include/core_cm7.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 359:CMSIS/Include/core_cm7.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 360:CMSIS/Include/core_cm7.h **** 
 361:CMSIS/Include/core_cm7.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 362:CMSIS/Include/core_cm7.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 363:CMSIS/Include/core_cm7.h **** 
 364:CMSIS/Include/core_cm7.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 365:CMSIS/Include/core_cm7.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 366:CMSIS/Include/core_cm7.h **** 
 367:CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 368:CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 369:CMSIS/Include/core_cm7.h **** 
 370:CMSIS/Include/core_cm7.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 371:CMSIS/Include/core_cm7.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 372:CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 8


 373:CMSIS/Include/core_cm7.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 374:CMSIS/Include/core_cm7.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 375:CMSIS/Include/core_cm7.h **** 
 376:CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 377:CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 378:CMSIS/Include/core_cm7.h **** 
 379:CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 380:CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 381:CMSIS/Include/core_cm7.h **** 
 382:CMSIS/Include/core_cm7.h **** 
 383:CMSIS/Include/core_cm7.h **** /**
 384:CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Control Registers (CONTROL).
 385:CMSIS/Include/core_cm7.h ****  */
 386:CMSIS/Include/core_cm7.h **** typedef union
 387:CMSIS/Include/core_cm7.h **** {
 388:CMSIS/Include/core_cm7.h ****   struct
 389:CMSIS/Include/core_cm7.h ****   {
 390:CMSIS/Include/core_cm7.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 391:CMSIS/Include/core_cm7.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 392:CMSIS/Include/core_cm7.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 393:CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 394:CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 395:CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 396:CMSIS/Include/core_cm7.h **** } CONTROL_Type;
 397:CMSIS/Include/core_cm7.h **** 
 398:CMSIS/Include/core_cm7.h **** /* CONTROL Register Definitions */
 399:CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 400:CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 401:CMSIS/Include/core_cm7.h **** 
 402:CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 403:CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 404:CMSIS/Include/core_cm7.h **** 
 405:CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 406:CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 407:CMSIS/Include/core_cm7.h **** 
 408:CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CORE */
 409:CMSIS/Include/core_cm7.h **** 
 410:CMSIS/Include/core_cm7.h **** 
 411:CMSIS/Include/core_cm7.h **** /**
 412:CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 413:CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 414:CMSIS/Include/core_cm7.h ****   \brief      Type definitions for the NVIC Registers
 415:CMSIS/Include/core_cm7.h ****   @{
 416:CMSIS/Include/core_cm7.h ****  */
 417:CMSIS/Include/core_cm7.h **** 
 418:CMSIS/Include/core_cm7.h **** /**
 419:CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 420:CMSIS/Include/core_cm7.h ****  */
 421:CMSIS/Include/core_cm7.h **** typedef struct
 422:CMSIS/Include/core_cm7.h **** {
 423:CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 424:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[24U];
 425:CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 426:CMSIS/Include/core_cm7.h ****         uint32_t RSERVED1[24U];
 427:CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 428:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[24U];
 429:CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 9


 430:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[24U];
 431:CMSIS/Include/core_cm7.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 432:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[56U];
 433:CMSIS/Include/core_cm7.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 434:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[644U];
 435:CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 436:CMSIS/Include/core_cm7.h **** }  NVIC_Type;
 437:CMSIS/Include/core_cm7.h **** 
 438:CMSIS/Include/core_cm7.h **** /* Software Triggered Interrupt Register Definitions */
 439:CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 440:CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 441:CMSIS/Include/core_cm7.h **** 
 442:CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_NVIC */
 443:CMSIS/Include/core_cm7.h **** 
 444:CMSIS/Include/core_cm7.h **** 
 445:CMSIS/Include/core_cm7.h **** /**
 446:CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 447:CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 448:CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control Block Registers
 449:CMSIS/Include/core_cm7.h ****   @{
 450:CMSIS/Include/core_cm7.h ****  */
 451:CMSIS/Include/core_cm7.h **** 
 452:CMSIS/Include/core_cm7.h **** /**
 453:CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control Block (SCB).
 454:CMSIS/Include/core_cm7.h ****  */
 455:CMSIS/Include/core_cm7.h **** typedef struct
 456:CMSIS/Include/core_cm7.h **** {
 457:CMSIS/Include/core_cm7.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 458:CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 459:CMSIS/Include/core_cm7.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 460:CMSIS/Include/core_cm7.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 461:CMSIS/Include/core_cm7.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 462:CMSIS/Include/core_cm7.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 463:CMSIS/Include/core_cm7.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 464:CMSIS/Include/core_cm7.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 465:CMSIS/Include/core_cm7.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 466:CMSIS/Include/core_cm7.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 467:CMSIS/Include/core_cm7.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 468:CMSIS/Include/core_cm7.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 469:CMSIS/Include/core_cm7.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 470:CMSIS/Include/core_cm7.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 471:CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 472:CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 473:CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 474:CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 475:CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 476:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 477:CMSIS/Include/core_cm7.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 478:CMSIS/Include/core_cm7.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 479:CMSIS/Include/core_cm7.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 480:CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 481:CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 482:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[93U];
 483:CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 484:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[15U];
 485:CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 486:CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 10


 487:CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 488:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[1U];
 489:CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 490:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED6[1U];
 491:CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 492:CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 493:CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 494:CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 495:CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 496:CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 497:CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 498:CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 499:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[6U];
 500:CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memo
 501:CMSIS/Include/core_cm7.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Cont
 502:CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
 503:CMSIS/Include/core_cm7.h ****   __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
 504:CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
 505:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED8[1U];
 506:CMSIS/Include/core_cm7.h ****   __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Regis
 507:CMSIS/Include/core_cm7.h **** } SCB_Type;
 508:CMSIS/Include/core_cm7.h **** 
 509:CMSIS/Include/core_cm7.h **** /* SCB CPUID Register Definitions */
 510:CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 511:CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 512:CMSIS/Include/core_cm7.h **** 
 513:CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 514:CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 515:CMSIS/Include/core_cm7.h **** 
 516:CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 517:CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 518:CMSIS/Include/core_cm7.h **** 
 519:CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 520:CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 521:CMSIS/Include/core_cm7.h **** 
 522:CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 523:CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 524:CMSIS/Include/core_cm7.h **** 
 525:CMSIS/Include/core_cm7.h **** /* SCB Interrupt Control State Register Definitions */
 526:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 527:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 528:CMSIS/Include/core_cm7.h **** 
 529:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 530:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 531:CMSIS/Include/core_cm7.h **** 
 532:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 533:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 534:CMSIS/Include/core_cm7.h **** 
 535:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 536:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 537:CMSIS/Include/core_cm7.h **** 
 538:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 539:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 540:CMSIS/Include/core_cm7.h **** 
 541:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 542:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 543:CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 11


 544:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 545:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 546:CMSIS/Include/core_cm7.h **** 
 547:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 548:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 549:CMSIS/Include/core_cm7.h **** 
 550:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 551:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 552:CMSIS/Include/core_cm7.h **** 
 553:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 554:CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 555:CMSIS/Include/core_cm7.h **** 
 556:CMSIS/Include/core_cm7.h **** /* SCB Vector Table Offset Register Definitions */
 557:CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 558:CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 559:CMSIS/Include/core_cm7.h **** 
 560:CMSIS/Include/core_cm7.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 561:CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 562:CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 563:CMSIS/Include/core_cm7.h **** 
 564:CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 565:CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 566:CMSIS/Include/core_cm7.h **** 
 567:CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 568:CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 569:CMSIS/Include/core_cm7.h **** 
 570:CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 571:CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 572:CMSIS/Include/core_cm7.h **** 
 573:CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 574:CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 575:CMSIS/Include/core_cm7.h **** 
 576:CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 577:CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 578:CMSIS/Include/core_cm7.h **** 
 579:CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 580:CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 581:CMSIS/Include/core_cm7.h **** 
 582:CMSIS/Include/core_cm7.h **** /* SCB System Control Register Definitions */
 583:CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 584:CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 585:CMSIS/Include/core_cm7.h **** 
 586:CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 587:CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 588:CMSIS/Include/core_cm7.h **** 
 589:CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 590:CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 591:CMSIS/Include/core_cm7.h **** 
 592:CMSIS/Include/core_cm7.h **** /* SCB Configuration Control Register Definitions */
 593:CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Pos                      18U                                           /*!< SCB 
 594:CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 595:CMSIS/Include/core_cm7.h **** 
 596:CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Pos                      17U                                           /*!< SCB 
 597:CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 598:CMSIS/Include/core_cm7.h **** 
 599:CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Pos                      16U                                           /*!< SCB 
 600:CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 12


 601:CMSIS/Include/core_cm7.h **** 
 602:CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 603:CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 604:CMSIS/Include/core_cm7.h **** 
 605:CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 606:CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 607:CMSIS/Include/core_cm7.h **** 
 608:CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 609:CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 610:CMSIS/Include/core_cm7.h **** 
 611:CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 612:CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 613:CMSIS/Include/core_cm7.h **** 
 614:CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 615:CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 616:CMSIS/Include/core_cm7.h **** 
 617:CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 618:CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 619:CMSIS/Include/core_cm7.h **** 
 620:CMSIS/Include/core_cm7.h **** /* SCB System Handler Control and State Register Definitions */
 621:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 622:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 623:CMSIS/Include/core_cm7.h **** 
 624:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 625:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 626:CMSIS/Include/core_cm7.h **** 
 627:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 628:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 629:CMSIS/Include/core_cm7.h **** 
 630:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 631:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 632:CMSIS/Include/core_cm7.h **** 
 633:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 634:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 635:CMSIS/Include/core_cm7.h **** 
 636:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 637:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 638:CMSIS/Include/core_cm7.h **** 
 639:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 640:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 641:CMSIS/Include/core_cm7.h **** 
 642:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 643:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 644:CMSIS/Include/core_cm7.h **** 
 645:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 646:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 647:CMSIS/Include/core_cm7.h **** 
 648:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 649:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 650:CMSIS/Include/core_cm7.h **** 
 651:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 652:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 653:CMSIS/Include/core_cm7.h **** 
 654:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 655:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 656:CMSIS/Include/core_cm7.h **** 
 657:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 13


 658:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 659:CMSIS/Include/core_cm7.h **** 
 660:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 661:CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 662:CMSIS/Include/core_cm7.h **** 
 663:CMSIS/Include/core_cm7.h **** /* SCB Configurable Fault Status Register Definitions */
 664:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 665:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 666:CMSIS/Include/core_cm7.h **** 
 667:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 668:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 669:CMSIS/Include/core_cm7.h **** 
 670:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 671:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 672:CMSIS/Include/core_cm7.h **** 
 673:CMSIS/Include/core_cm7.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 674:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 675:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 676:CMSIS/Include/core_cm7.h **** 
 677:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 678:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 679:CMSIS/Include/core_cm7.h **** 
 680:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 681:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 682:CMSIS/Include/core_cm7.h **** 
 683:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 684:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 685:CMSIS/Include/core_cm7.h **** 
 686:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 687:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 688:CMSIS/Include/core_cm7.h **** 
 689:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 690:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 691:CMSIS/Include/core_cm7.h **** 
 692:CMSIS/Include/core_cm7.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 693:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 694:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 695:CMSIS/Include/core_cm7.h **** 
 696:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 697:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 698:CMSIS/Include/core_cm7.h **** 
 699:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 700:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 701:CMSIS/Include/core_cm7.h **** 
 702:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 703:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 704:CMSIS/Include/core_cm7.h **** 
 705:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 706:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 707:CMSIS/Include/core_cm7.h **** 
 708:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 709:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 710:CMSIS/Include/core_cm7.h **** 
 711:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 712:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 713:CMSIS/Include/core_cm7.h **** 
 714:CMSIS/Include/core_cm7.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 14


 715:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 716:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 717:CMSIS/Include/core_cm7.h **** 
 718:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 719:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 720:CMSIS/Include/core_cm7.h **** 
 721:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 722:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 723:CMSIS/Include/core_cm7.h **** 
 724:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 725:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 726:CMSIS/Include/core_cm7.h **** 
 727:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 728:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 729:CMSIS/Include/core_cm7.h **** 
 730:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 731:CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 732:CMSIS/Include/core_cm7.h **** 
 733:CMSIS/Include/core_cm7.h **** /* SCB Hard Fault Status Register Definitions */
 734:CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 735:CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 736:CMSIS/Include/core_cm7.h **** 
 737:CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 738:CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 739:CMSIS/Include/core_cm7.h **** 
 740:CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 741:CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 742:CMSIS/Include/core_cm7.h **** 
 743:CMSIS/Include/core_cm7.h **** /* SCB Debug Fault Status Register Definitions */
 744:CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 745:CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 746:CMSIS/Include/core_cm7.h **** 
 747:CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 748:CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 749:CMSIS/Include/core_cm7.h **** 
 750:CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 751:CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 752:CMSIS/Include/core_cm7.h **** 
 753:CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 754:CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 755:CMSIS/Include/core_cm7.h **** 
 756:CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 757:CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 758:CMSIS/Include/core_cm7.h **** 
 759:CMSIS/Include/core_cm7.h **** /* SCB Cache Level ID Register Definitions */
 760:CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 761:CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 762:CMSIS/Include/core_cm7.h **** 
 763:CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 764:CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 765:CMSIS/Include/core_cm7.h **** 
 766:CMSIS/Include/core_cm7.h **** /* SCB Cache Type Register Definitions */
 767:CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 768:CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 769:CMSIS/Include/core_cm7.h **** 
 770:CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 771:CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 15


 772:CMSIS/Include/core_cm7.h **** 
 773:CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 774:CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 775:CMSIS/Include/core_cm7.h **** 
 776:CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 777:CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 778:CMSIS/Include/core_cm7.h **** 
 779:CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 780:CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 781:CMSIS/Include/core_cm7.h **** 
 782:CMSIS/Include/core_cm7.h **** /* SCB Cache Size ID Register Definitions */
 783:CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 784:CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 785:CMSIS/Include/core_cm7.h **** 
 786:CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 787:CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 788:CMSIS/Include/core_cm7.h **** 
 789:CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 790:CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 791:CMSIS/Include/core_cm7.h **** 
 792:CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 793:CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 794:CMSIS/Include/core_cm7.h **** 
 795:CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 796:CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 797:CMSIS/Include/core_cm7.h **** 
 798:CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 799:CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 800:CMSIS/Include/core_cm7.h **** 
 801:CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 802:CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 803:CMSIS/Include/core_cm7.h **** 
 804:CMSIS/Include/core_cm7.h **** /* SCB Cache Size Selection Register Definitions */
 805:CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 806:CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 807:CMSIS/Include/core_cm7.h **** 
 808:CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 809:CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 810:CMSIS/Include/core_cm7.h **** 
 811:CMSIS/Include/core_cm7.h **** /* SCB Software Triggered Interrupt Register Definitions */
 812:CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 813:CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 814:CMSIS/Include/core_cm7.h **** 
 815:CMSIS/Include/core_cm7.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 816:CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 817:CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 818:CMSIS/Include/core_cm7.h **** 
 819:CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 820:CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 821:CMSIS/Include/core_cm7.h **** 
 822:CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 823:CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 824:CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 825:CMSIS/Include/core_cm7.h **** 
 826:CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 827:CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 828:CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 16


 829:CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 830:CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 831:CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 832:CMSIS/Include/core_cm7.h **** 
 833:CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 834:CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 835:CMSIS/Include/core_cm7.h **** 
 836:CMSIS/Include/core_cm7.h **** /* Instruction Tightly-Coupled Memory Control Register Definitions */
 837:CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB 
 838:CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB 
 839:CMSIS/Include/core_cm7.h **** 
 840:CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB 
 841:CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB 
 842:CMSIS/Include/core_cm7.h **** 
 843:CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB 
 844:CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB 
 845:CMSIS/Include/core_cm7.h **** 
 846:CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB 
 847:CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB 
 848:CMSIS/Include/core_cm7.h **** 
 849:CMSIS/Include/core_cm7.h **** /* Data Tightly-Coupled Memory Control Register Definitions */
 850:CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB 
 851:CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB 
 852:CMSIS/Include/core_cm7.h **** 
 853:CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB 
 854:CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB
 855:CMSIS/Include/core_cm7.h **** 
 856:CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB 
 857:CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB 
 858:CMSIS/Include/core_cm7.h **** 
 859:CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB 
 860:CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB 
 861:CMSIS/Include/core_cm7.h **** 
 862:CMSIS/Include/core_cm7.h **** /* AHBP Control Register Definitions */
 863:CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB 
 864:CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB 
 865:CMSIS/Include/core_cm7.h **** 
 866:CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB 
 867:CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB 
 868:CMSIS/Include/core_cm7.h **** 
 869:CMSIS/Include/core_cm7.h **** /* L1 Cache Control Register Definitions */
 870:CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB 
 871:CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB 
 872:CMSIS/Include/core_cm7.h **** 
 873:CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB 
 874:CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB 
 875:CMSIS/Include/core_cm7.h **** 
 876:CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB 
 877:CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB 
 878:CMSIS/Include/core_cm7.h **** 
 879:CMSIS/Include/core_cm7.h **** /* AHBS Control Register Definitions */
 880:CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB 
 881:CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB 
 882:CMSIS/Include/core_cm7.h **** 
 883:CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB 
 884:CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB 
 885:CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 17


 886:CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB 
 887:CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB 
 888:CMSIS/Include/core_cm7.h **** 
 889:CMSIS/Include/core_cm7.h **** /* Auxiliary Bus Fault Status Register Definitions */
 890:CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB 
 891:CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB 
 892:CMSIS/Include/core_cm7.h **** 
 893:CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB 
 894:CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB 
 895:CMSIS/Include/core_cm7.h **** 
 896:CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB 
 897:CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB 
 898:CMSIS/Include/core_cm7.h **** 
 899:CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB 
 900:CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB 
 901:CMSIS/Include/core_cm7.h **** 
 902:CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB 
 903:CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB 
 904:CMSIS/Include/core_cm7.h **** 
 905:CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB 
 906:CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB 
 907:CMSIS/Include/core_cm7.h **** 
 908:CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCB */
 909:CMSIS/Include/core_cm7.h **** 
 910:CMSIS/Include/core_cm7.h **** 
 911:CMSIS/Include/core_cm7.h **** /**
 912:CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 913:CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 914:CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 915:CMSIS/Include/core_cm7.h ****   @{
 916:CMSIS/Include/core_cm7.h ****  */
 917:CMSIS/Include/core_cm7.h **** 
 918:CMSIS/Include/core_cm7.h **** /**
 919:CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 920:CMSIS/Include/core_cm7.h ****  */
 921:CMSIS/Include/core_cm7.h **** typedef struct
 922:CMSIS/Include/core_cm7.h **** {
 923:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 924:CMSIS/Include/core_cm7.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 925:CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 926:CMSIS/Include/core_cm7.h **** } SCnSCB_Type;
 927:CMSIS/Include/core_cm7.h **** 
 928:CMSIS/Include/core_cm7.h **** /* Interrupt Controller Type Register Definitions */
 929:CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 930:CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 931:CMSIS/Include/core_cm7.h **** 
 932:CMSIS/Include/core_cm7.h **** /* Auxiliary Control Register Definitions */
 933:CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: 
 934:CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: 
 935:CMSIS/Include/core_cm7.h **** 
 936:CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: 
 937:CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: 
 938:CMSIS/Include/core_cm7.h **** 
 939:CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: 
 940:CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: 
 941:CMSIS/Include/core_cm7.h **** 
 942:CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 18


 943:CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 944:CMSIS/Include/core_cm7.h **** 
 945:CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 946:CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 947:CMSIS/Include/core_cm7.h **** 
 948:CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCnotSCB */
 949:CMSIS/Include/core_cm7.h **** 
 950:CMSIS/Include/core_cm7.h **** 
 951:CMSIS/Include/core_cm7.h **** /**
 952:CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 953:CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 954:CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Timer Registers.
 955:CMSIS/Include/core_cm7.h ****   @{
 956:CMSIS/Include/core_cm7.h ****  */
 957:CMSIS/Include/core_cm7.h **** 
 958:CMSIS/Include/core_cm7.h **** /**
 959:CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Timer (SysTick).
 960:CMSIS/Include/core_cm7.h ****  */
 961:CMSIS/Include/core_cm7.h **** typedef struct
 962:CMSIS/Include/core_cm7.h **** {
 963:CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 964:CMSIS/Include/core_cm7.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 965:CMSIS/Include/core_cm7.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 966:CMSIS/Include/core_cm7.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 967:CMSIS/Include/core_cm7.h **** } SysTick_Type;
 968:CMSIS/Include/core_cm7.h **** 
 969:CMSIS/Include/core_cm7.h **** /* SysTick Control / Status Register Definitions */
 970:CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 971:CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 972:CMSIS/Include/core_cm7.h **** 
 973:CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 974:CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 975:CMSIS/Include/core_cm7.h **** 
 976:CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 977:CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 978:CMSIS/Include/core_cm7.h **** 
 979:CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 980:CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 981:CMSIS/Include/core_cm7.h **** 
 982:CMSIS/Include/core_cm7.h **** /* SysTick Reload Register Definitions */
 983:CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 984:CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 985:CMSIS/Include/core_cm7.h **** 
 986:CMSIS/Include/core_cm7.h **** /* SysTick Current Register Definitions */
 987:CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 988:CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 989:CMSIS/Include/core_cm7.h **** 
 990:CMSIS/Include/core_cm7.h **** /* SysTick Calibration Register Definitions */
 991:CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 992:CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 993:CMSIS/Include/core_cm7.h **** 
 994:CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 995:CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 996:CMSIS/Include/core_cm7.h **** 
 997:CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 998:CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 999:CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 19


1000:CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SysTick */
1001:CMSIS/Include/core_cm7.h **** 
1002:CMSIS/Include/core_cm7.h **** 
1003:CMSIS/Include/core_cm7.h **** /**
1004:CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1005:CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1006:CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1007:CMSIS/Include/core_cm7.h ****   @{
1008:CMSIS/Include/core_cm7.h ****  */
1009:CMSIS/Include/core_cm7.h **** 
1010:CMSIS/Include/core_cm7.h **** /**
1011:CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1012:CMSIS/Include/core_cm7.h ****  */
1013:CMSIS/Include/core_cm7.h **** typedef struct
1014:CMSIS/Include/core_cm7.h **** {
1015:CMSIS/Include/core_cm7.h ****   __OM  union
1016:CMSIS/Include/core_cm7.h ****   {
1017:CMSIS/Include/core_cm7.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1018:CMSIS/Include/core_cm7.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1019:CMSIS/Include/core_cm7.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1020:CMSIS/Include/core_cm7.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1021:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[864U];
1022:CMSIS/Include/core_cm7.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1023:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[15U];
1024:CMSIS/Include/core_cm7.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1025:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[15U];
1026:CMSIS/Include/core_cm7.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1027:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[29U];
1028:CMSIS/Include/core_cm7.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
1029:CMSIS/Include/core_cm7.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
1030:CMSIS/Include/core_cm7.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
1031:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[43U];
1032:CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1033:CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1034:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[6U];
1035:CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1036:CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1037:CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1038:CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1039:CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1040:CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1041:CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1042:CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1043:CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1044:CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1045:CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1046:CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1047:CMSIS/Include/core_cm7.h **** } ITM_Type;
1048:CMSIS/Include/core_cm7.h **** 
1049:CMSIS/Include/core_cm7.h **** /* ITM Trace Privilege Register Definitions */
1050:CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1051:CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1052:CMSIS/Include/core_cm7.h **** 
1053:CMSIS/Include/core_cm7.h **** /* ITM Trace Control Register Definitions */
1054:CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1055:CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1056:CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 20


1057:CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
1058:CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
1059:CMSIS/Include/core_cm7.h **** 
1060:CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1061:CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1062:CMSIS/Include/core_cm7.h **** 
1063:CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
1064:CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
1065:CMSIS/Include/core_cm7.h **** 
1066:CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1067:CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1068:CMSIS/Include/core_cm7.h **** 
1069:CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1070:CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1071:CMSIS/Include/core_cm7.h **** 
1072:CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1073:CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1074:CMSIS/Include/core_cm7.h **** 
1075:CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1076:CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1077:CMSIS/Include/core_cm7.h **** 
1078:CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1079:CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1080:CMSIS/Include/core_cm7.h **** 
1081:CMSIS/Include/core_cm7.h **** /* ITM Integration Write Register Definitions */
1082:CMSIS/Include/core_cm7.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
1083:CMSIS/Include/core_cm7.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
1084:CMSIS/Include/core_cm7.h **** 
1085:CMSIS/Include/core_cm7.h **** /* ITM Integration Read Register Definitions */
1086:CMSIS/Include/core_cm7.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
1087:CMSIS/Include/core_cm7.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
1088:CMSIS/Include/core_cm7.h **** 
1089:CMSIS/Include/core_cm7.h **** /* ITM Integration Mode Control Register Definitions */
1090:CMSIS/Include/core_cm7.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
1091:CMSIS/Include/core_cm7.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
1092:CMSIS/Include/core_cm7.h **** 
1093:CMSIS/Include/core_cm7.h **** /* ITM Lock Status Register Definitions */
1094:CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1095:CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1096:CMSIS/Include/core_cm7.h **** 
1097:CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1098:CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1099:CMSIS/Include/core_cm7.h **** 
1100:CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1101:CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1102:CMSIS/Include/core_cm7.h **** 
1103:CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_ITM */
1104:CMSIS/Include/core_cm7.h **** 
1105:CMSIS/Include/core_cm7.h **** 
1106:CMSIS/Include/core_cm7.h **** /**
1107:CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1108:CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1109:CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1110:CMSIS/Include/core_cm7.h ****   @{
1111:CMSIS/Include/core_cm7.h ****  */
1112:CMSIS/Include/core_cm7.h **** 
1113:CMSIS/Include/core_cm7.h **** /**
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 21


1114:CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1115:CMSIS/Include/core_cm7.h ****  */
1116:CMSIS/Include/core_cm7.h **** typedef struct
1117:CMSIS/Include/core_cm7.h **** {
1118:CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1119:CMSIS/Include/core_cm7.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1120:CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1121:CMSIS/Include/core_cm7.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1122:CMSIS/Include/core_cm7.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1123:CMSIS/Include/core_cm7.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1124:CMSIS/Include/core_cm7.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1125:CMSIS/Include/core_cm7.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1126:CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1127:CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
1128:CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1129:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1130:CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1131:CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
1132:CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1133:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[1U];
1134:CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1135:CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
1136:CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1137:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[1U];
1138:CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1139:CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
1140:CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1141:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[981U];
1142:CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
1143:CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1144:CMSIS/Include/core_cm7.h **** } DWT_Type;
1145:CMSIS/Include/core_cm7.h **** 
1146:CMSIS/Include/core_cm7.h **** /* DWT Control Register Definitions */
1147:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1148:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1149:CMSIS/Include/core_cm7.h **** 
1150:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1151:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1152:CMSIS/Include/core_cm7.h **** 
1153:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1154:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1155:CMSIS/Include/core_cm7.h **** 
1156:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1157:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1158:CMSIS/Include/core_cm7.h **** 
1159:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1160:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1161:CMSIS/Include/core_cm7.h **** 
1162:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1163:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1164:CMSIS/Include/core_cm7.h **** 
1165:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1166:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1167:CMSIS/Include/core_cm7.h **** 
1168:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1169:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1170:CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 22


1171:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1172:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1173:CMSIS/Include/core_cm7.h **** 
1174:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1175:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1176:CMSIS/Include/core_cm7.h **** 
1177:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1178:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1179:CMSIS/Include/core_cm7.h **** 
1180:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1181:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1182:CMSIS/Include/core_cm7.h **** 
1183:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1184:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1185:CMSIS/Include/core_cm7.h **** 
1186:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1187:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1188:CMSIS/Include/core_cm7.h **** 
1189:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1190:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1191:CMSIS/Include/core_cm7.h **** 
1192:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1193:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1194:CMSIS/Include/core_cm7.h **** 
1195:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1196:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1197:CMSIS/Include/core_cm7.h **** 
1198:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1199:CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1200:CMSIS/Include/core_cm7.h **** 
1201:CMSIS/Include/core_cm7.h **** /* DWT CPI Count Register Definitions */
1202:CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1203:CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1204:CMSIS/Include/core_cm7.h **** 
1205:CMSIS/Include/core_cm7.h **** /* DWT Exception Overhead Count Register Definitions */
1206:CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1207:CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1208:CMSIS/Include/core_cm7.h **** 
1209:CMSIS/Include/core_cm7.h **** /* DWT Sleep Count Register Definitions */
1210:CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1211:CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1212:CMSIS/Include/core_cm7.h **** 
1213:CMSIS/Include/core_cm7.h **** /* DWT LSU Count Register Definitions */
1214:CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1215:CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1216:CMSIS/Include/core_cm7.h **** 
1217:CMSIS/Include/core_cm7.h **** /* DWT Folded-instruction Count Register Definitions */
1218:CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1219:CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1220:CMSIS/Include/core_cm7.h **** 
1221:CMSIS/Include/core_cm7.h **** /* DWT Comparator Mask Register Definitions */
1222:CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1223:CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1224:CMSIS/Include/core_cm7.h **** 
1225:CMSIS/Include/core_cm7.h **** /* DWT Comparator Function Register Definitions */
1226:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1227:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 23


1228:CMSIS/Include/core_cm7.h **** 
1229:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1230:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1231:CMSIS/Include/core_cm7.h **** 
1232:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1233:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1234:CMSIS/Include/core_cm7.h **** 
1235:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1236:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1237:CMSIS/Include/core_cm7.h **** 
1238:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1239:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1240:CMSIS/Include/core_cm7.h **** 
1241:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1242:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1243:CMSIS/Include/core_cm7.h **** 
1244:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1245:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1246:CMSIS/Include/core_cm7.h **** 
1247:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1248:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1249:CMSIS/Include/core_cm7.h **** 
1250:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1251:CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1252:CMSIS/Include/core_cm7.h **** 
1253:CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_DWT */
1254:CMSIS/Include/core_cm7.h **** 
1255:CMSIS/Include/core_cm7.h **** 
1256:CMSIS/Include/core_cm7.h **** /**
1257:CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1258:CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1259:CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1260:CMSIS/Include/core_cm7.h ****   @{
1261:CMSIS/Include/core_cm7.h ****  */
1262:CMSIS/Include/core_cm7.h **** 
1263:CMSIS/Include/core_cm7.h **** /**
1264:CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1265:CMSIS/Include/core_cm7.h ****  */
1266:CMSIS/Include/core_cm7.h **** typedef struct
1267:CMSIS/Include/core_cm7.h **** {
1268:CMSIS/Include/core_cm7.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1269:CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1270:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[2U];
1271:CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1272:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[55U];
1273:CMSIS/Include/core_cm7.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1274:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[131U];
1275:CMSIS/Include/core_cm7.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1276:CMSIS/Include/core_cm7.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1277:CMSIS/Include/core_cm7.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1278:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[759U];
1279:CMSIS/Include/core_cm7.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1280:CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1281:CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1282:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[1U];
1283:CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1284:CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 24


1285:CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1286:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[39U];
1287:CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1288:CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1289:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[8U];
1290:CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1291:CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1292:CMSIS/Include/core_cm7.h **** } TPI_Type;
1293:CMSIS/Include/core_cm7.h **** 
1294:CMSIS/Include/core_cm7.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1295:CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1296:CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1297:CMSIS/Include/core_cm7.h **** 
1298:CMSIS/Include/core_cm7.h **** /* TPI Selected Pin Protocol Register Definitions */
1299:CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1300:CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1301:CMSIS/Include/core_cm7.h **** 
1302:CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Status Register Definitions */
1303:CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1304:CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1305:CMSIS/Include/core_cm7.h **** 
1306:CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1307:CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1308:CMSIS/Include/core_cm7.h **** 
1309:CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1310:CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1311:CMSIS/Include/core_cm7.h **** 
1312:CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1313:CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1314:CMSIS/Include/core_cm7.h **** 
1315:CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Control Register Definitions */
1316:CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1317:CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1318:CMSIS/Include/core_cm7.h **** 
1319:CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1320:CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1321:CMSIS/Include/core_cm7.h **** 
1322:CMSIS/Include/core_cm7.h **** /* TPI TRIGGER Register Definitions */
1323:CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1324:CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1325:CMSIS/Include/core_cm7.h **** 
1326:CMSIS/Include/core_cm7.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1327:CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1328:CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1329:CMSIS/Include/core_cm7.h **** 
1330:CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1331:CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1332:CMSIS/Include/core_cm7.h **** 
1333:CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1334:CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1335:CMSIS/Include/core_cm7.h **** 
1336:CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1337:CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1338:CMSIS/Include/core_cm7.h **** 
1339:CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1340:CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1341:CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 25


1342:CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1343:CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1344:CMSIS/Include/core_cm7.h **** 
1345:CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1346:CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1347:CMSIS/Include/core_cm7.h **** 
1348:CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR2 Register Definitions */
1349:CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1350:CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1351:CMSIS/Include/core_cm7.h **** 
1352:CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1353:CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1354:CMSIS/Include/core_cm7.h **** 
1355:CMSIS/Include/core_cm7.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1356:CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1357:CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1358:CMSIS/Include/core_cm7.h **** 
1359:CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1360:CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1361:CMSIS/Include/core_cm7.h **** 
1362:CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1363:CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1364:CMSIS/Include/core_cm7.h **** 
1365:CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1366:CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1367:CMSIS/Include/core_cm7.h **** 
1368:CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1369:CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1370:CMSIS/Include/core_cm7.h **** 
1371:CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1372:CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1373:CMSIS/Include/core_cm7.h **** 
1374:CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1375:CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1376:CMSIS/Include/core_cm7.h **** 
1377:CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR0 Register Definitions */
1378:CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1379:CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1380:CMSIS/Include/core_cm7.h **** 
1381:CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1382:CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1383:CMSIS/Include/core_cm7.h **** 
1384:CMSIS/Include/core_cm7.h **** /* TPI Integration Mode Control Register Definitions */
1385:CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1386:CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1387:CMSIS/Include/core_cm7.h **** 
1388:CMSIS/Include/core_cm7.h **** /* TPI DEVID Register Definitions */
1389:CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1390:CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1391:CMSIS/Include/core_cm7.h **** 
1392:CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1393:CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1394:CMSIS/Include/core_cm7.h **** 
1395:CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1396:CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1397:CMSIS/Include/core_cm7.h **** 
1398:CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 26


1399:CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1400:CMSIS/Include/core_cm7.h **** 
1401:CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1402:CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1403:CMSIS/Include/core_cm7.h **** 
1404:CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1405:CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1406:CMSIS/Include/core_cm7.h **** 
1407:CMSIS/Include/core_cm7.h **** /* TPI DEVTYPE Register Definitions */
1408:CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1409:CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1410:CMSIS/Include/core_cm7.h **** 
1411:CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1412:CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1413:CMSIS/Include/core_cm7.h **** 
1414:CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_TPI */
1415:CMSIS/Include/core_cm7.h **** 
1416:CMSIS/Include/core_cm7.h **** 
1417:CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1418:CMSIS/Include/core_cm7.h **** /**
1419:CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1420:CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1421:CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1422:CMSIS/Include/core_cm7.h ****   @{
1423:CMSIS/Include/core_cm7.h ****  */
1424:CMSIS/Include/core_cm7.h **** 
1425:CMSIS/Include/core_cm7.h **** /**
1426:CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1427:CMSIS/Include/core_cm7.h ****  */
1428:CMSIS/Include/core_cm7.h **** typedef struct
1429:CMSIS/Include/core_cm7.h **** {
1430:CMSIS/Include/core_cm7.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1431:CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1432:CMSIS/Include/core_cm7.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1433:CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1434:CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1435:CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1436:CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1437:CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1438:CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1439:CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1440:CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1441:CMSIS/Include/core_cm7.h **** } MPU_Type;
1442:CMSIS/Include/core_cm7.h **** 
1443:CMSIS/Include/core_cm7.h **** #define MPU_TYPE_RALIASES                  4U
1444:CMSIS/Include/core_cm7.h **** 
1445:CMSIS/Include/core_cm7.h **** /* MPU Type Register Definitions */
1446:CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1447:CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1448:CMSIS/Include/core_cm7.h **** 
1449:CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1450:CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1451:CMSIS/Include/core_cm7.h **** 
1452:CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1453:CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1454:CMSIS/Include/core_cm7.h **** 
1455:CMSIS/Include/core_cm7.h **** /* MPU Control Register Definitions */
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 27


1456:CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1457:CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1458:CMSIS/Include/core_cm7.h **** 
1459:CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1460:CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1461:CMSIS/Include/core_cm7.h **** 
1462:CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1463:CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1464:CMSIS/Include/core_cm7.h **** 
1465:CMSIS/Include/core_cm7.h **** /* MPU Region Number Register Definitions */
1466:CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1467:CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1468:CMSIS/Include/core_cm7.h **** 
1469:CMSIS/Include/core_cm7.h **** /* MPU Region Base Address Register Definitions */
1470:CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1471:CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1472:CMSIS/Include/core_cm7.h **** 
1473:CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1474:CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1475:CMSIS/Include/core_cm7.h **** 
1476:CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1477:CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1478:CMSIS/Include/core_cm7.h **** 
1479:CMSIS/Include/core_cm7.h **** /* MPU Region Attribute and Size Register Definitions */
1480:CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1481:CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1482:CMSIS/Include/core_cm7.h **** 
1483:CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1484:CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1485:CMSIS/Include/core_cm7.h **** 
1486:CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1487:CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1488:CMSIS/Include/core_cm7.h **** 
1489:CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1490:CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1491:CMSIS/Include/core_cm7.h **** 
1492:CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1493:CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1494:CMSIS/Include/core_cm7.h **** 
1495:CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1496:CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1497:CMSIS/Include/core_cm7.h **** 
1498:CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1499:CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1500:CMSIS/Include/core_cm7.h **** 
1501:CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1502:CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1503:CMSIS/Include/core_cm7.h **** 
1504:CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1505:CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1506:CMSIS/Include/core_cm7.h **** 
1507:CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1508:CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1509:CMSIS/Include/core_cm7.h **** 
1510:CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_MPU */
1511:CMSIS/Include/core_cm7.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1512:CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 28


1513:CMSIS/Include/core_cm7.h **** 
1514:CMSIS/Include/core_cm7.h **** /**
1515:CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1516:CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1517:CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1518:CMSIS/Include/core_cm7.h ****   @{
1519:CMSIS/Include/core_cm7.h ****  */
1520:CMSIS/Include/core_cm7.h **** 
1521:CMSIS/Include/core_cm7.h **** /**
1522:CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1523:CMSIS/Include/core_cm7.h ****  */
1524:CMSIS/Include/core_cm7.h **** typedef struct
1525:CMSIS/Include/core_cm7.h **** {
1526:CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1527:CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1528:CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1529:CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1530:CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1531:CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1532:CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1533:CMSIS/Include/core_cm7.h **** } FPU_Type;
1534:CMSIS/Include/core_cm7.h **** 
1535:CMSIS/Include/core_cm7.h **** /* Floating-Point Context Control Register Definitions */
1536:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1537:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1538:CMSIS/Include/core_cm7.h **** 
1539:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1540:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1541:CMSIS/Include/core_cm7.h **** 
1542:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1543:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1544:CMSIS/Include/core_cm7.h **** 
1545:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1546:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1547:CMSIS/Include/core_cm7.h **** 
1548:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1549:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1550:CMSIS/Include/core_cm7.h **** 
1551:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1552:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1553:CMSIS/Include/core_cm7.h **** 
1554:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1555:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1556:CMSIS/Include/core_cm7.h **** 
1557:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1558:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1559:CMSIS/Include/core_cm7.h **** 
1560:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1561:CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1562:CMSIS/Include/core_cm7.h **** 
1563:CMSIS/Include/core_cm7.h **** /* Floating-Point Context Address Register Definitions */
1564:CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1565:CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1566:CMSIS/Include/core_cm7.h **** 
1567:CMSIS/Include/core_cm7.h **** /* Floating-Point Default Status Control Register Definitions */
1568:CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1569:CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 29


1570:CMSIS/Include/core_cm7.h **** 
1571:CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1572:CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1573:CMSIS/Include/core_cm7.h **** 
1574:CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1575:CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1576:CMSIS/Include/core_cm7.h **** 
1577:CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1578:CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1579:CMSIS/Include/core_cm7.h **** 
1580:CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 0 Definitions */
1581:CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1582:CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1583:CMSIS/Include/core_cm7.h **** 
1584:CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1585:CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1586:CMSIS/Include/core_cm7.h **** 
1587:CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1588:CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1589:CMSIS/Include/core_cm7.h **** 
1590:CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1591:CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1592:CMSIS/Include/core_cm7.h **** 
1593:CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1594:CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1595:CMSIS/Include/core_cm7.h **** 
1596:CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1597:CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1598:CMSIS/Include/core_cm7.h **** 
1599:CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1600:CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1601:CMSIS/Include/core_cm7.h **** 
1602:CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1603:CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1604:CMSIS/Include/core_cm7.h **** 
1605:CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 1 Definitions */
1606:CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1607:CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1608:CMSIS/Include/core_cm7.h **** 
1609:CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1610:CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1611:CMSIS/Include/core_cm7.h **** 
1612:CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1613:CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1614:CMSIS/Include/core_cm7.h **** 
1615:CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1616:CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1617:CMSIS/Include/core_cm7.h **** 
1618:CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 2 Definitions */
1619:CMSIS/Include/core_cm7.h **** 
1620:CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_FPU */
1621:CMSIS/Include/core_cm7.h **** 
1622:CMSIS/Include/core_cm7.h **** 
1623:CMSIS/Include/core_cm7.h **** /**
1624:CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1625:CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1626:CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Core Debug Registers
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 30


1627:CMSIS/Include/core_cm7.h ****   @{
1628:CMSIS/Include/core_cm7.h ****  */
1629:CMSIS/Include/core_cm7.h **** 
1630:CMSIS/Include/core_cm7.h **** /**
1631:CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1632:CMSIS/Include/core_cm7.h ****  */
1633:CMSIS/Include/core_cm7.h **** typedef struct
1634:CMSIS/Include/core_cm7.h **** {
1635:CMSIS/Include/core_cm7.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1636:CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1637:CMSIS/Include/core_cm7.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1638:CMSIS/Include/core_cm7.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1639:CMSIS/Include/core_cm7.h **** } CoreDebug_Type;
1640:CMSIS/Include/core_cm7.h **** 
1641:CMSIS/Include/core_cm7.h **** /* Debug Halting Control and Status Register Definitions */
1642:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1643:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1644:CMSIS/Include/core_cm7.h **** 
1645:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1646:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1647:CMSIS/Include/core_cm7.h **** 
1648:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1649:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1650:CMSIS/Include/core_cm7.h **** 
1651:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1652:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1653:CMSIS/Include/core_cm7.h **** 
1654:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1655:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1656:CMSIS/Include/core_cm7.h **** 
1657:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1658:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1659:CMSIS/Include/core_cm7.h **** 
1660:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1661:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1662:CMSIS/Include/core_cm7.h **** 
1663:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1664:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1665:CMSIS/Include/core_cm7.h **** 
1666:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1667:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1668:CMSIS/Include/core_cm7.h **** 
1669:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1670:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1671:CMSIS/Include/core_cm7.h **** 
1672:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1673:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1674:CMSIS/Include/core_cm7.h **** 
1675:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1676:CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1677:CMSIS/Include/core_cm7.h **** 
1678:CMSIS/Include/core_cm7.h **** /* Debug Core Register Selector Register Definitions */
1679:CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1680:CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1681:CMSIS/Include/core_cm7.h **** 
1682:CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1683:CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 31


1684:CMSIS/Include/core_cm7.h **** 
1685:CMSIS/Include/core_cm7.h **** /* Debug Exception and Monitor Control Register Definitions */
1686:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1687:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1688:CMSIS/Include/core_cm7.h **** 
1689:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1690:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1691:CMSIS/Include/core_cm7.h **** 
1692:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1693:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1694:CMSIS/Include/core_cm7.h **** 
1695:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1696:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1697:CMSIS/Include/core_cm7.h **** 
1698:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1699:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1700:CMSIS/Include/core_cm7.h **** 
1701:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1702:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1703:CMSIS/Include/core_cm7.h **** 
1704:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1705:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1706:CMSIS/Include/core_cm7.h **** 
1707:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1708:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1709:CMSIS/Include/core_cm7.h **** 
1710:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1711:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1712:CMSIS/Include/core_cm7.h **** 
1713:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1714:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1715:CMSIS/Include/core_cm7.h **** 
1716:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1717:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1718:CMSIS/Include/core_cm7.h **** 
1719:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1720:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1721:CMSIS/Include/core_cm7.h **** 
1722:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1723:CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1724:CMSIS/Include/core_cm7.h **** 
1725:CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CoreDebug */
1726:CMSIS/Include/core_cm7.h **** 
1727:CMSIS/Include/core_cm7.h **** 
1728:CMSIS/Include/core_cm7.h **** /**
1729:CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1730:CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1731:CMSIS/Include/core_cm7.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1732:CMSIS/Include/core_cm7.h ****   @{
1733:CMSIS/Include/core_cm7.h ****  */
1734:CMSIS/Include/core_cm7.h **** 
1735:CMSIS/Include/core_cm7.h **** /**
1736:CMSIS/Include/core_cm7.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1737:CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1738:CMSIS/Include/core_cm7.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1739:CMSIS/Include/core_cm7.h ****   \return           Masked and shifted value.
1740:CMSIS/Include/core_cm7.h **** */
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 32


1741:CMSIS/Include/core_cm7.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1742:CMSIS/Include/core_cm7.h **** 
1743:CMSIS/Include/core_cm7.h **** /**
1744:CMSIS/Include/core_cm7.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1745:CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1746:CMSIS/Include/core_cm7.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1747:CMSIS/Include/core_cm7.h ****   \return           Masked and shifted bit field value.
1748:CMSIS/Include/core_cm7.h **** */
1749:CMSIS/Include/core_cm7.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1750:CMSIS/Include/core_cm7.h **** 
1751:CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_core_bitfield */
1752:CMSIS/Include/core_cm7.h **** 
1753:CMSIS/Include/core_cm7.h **** 
1754:CMSIS/Include/core_cm7.h **** /**
1755:CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1756:CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_base     Core Definitions
1757:CMSIS/Include/core_cm7.h ****   \brief      Definitions for base addresses, unions, and structures.
1758:CMSIS/Include/core_cm7.h ****   @{
1759:CMSIS/Include/core_cm7.h ****  */
1760:CMSIS/Include/core_cm7.h **** 
1761:CMSIS/Include/core_cm7.h **** /* Memory mapping of Core Hardware */
1762:CMSIS/Include/core_cm7.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1763:CMSIS/Include/core_cm7.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1764:CMSIS/Include/core_cm7.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1765:CMSIS/Include/core_cm7.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1766:CMSIS/Include/core_cm7.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1767:CMSIS/Include/core_cm7.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1768:CMSIS/Include/core_cm7.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1769:CMSIS/Include/core_cm7.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1770:CMSIS/Include/core_cm7.h **** 
1771:CMSIS/Include/core_cm7.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1772:CMSIS/Include/core_cm7.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1773:CMSIS/Include/core_cm7.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1774:CMSIS/Include/core_cm7.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1775:CMSIS/Include/core_cm7.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1776:CMSIS/Include/core_cm7.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1777:CMSIS/Include/core_cm7.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1778:CMSIS/Include/core_cm7.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1779:CMSIS/Include/core_cm7.h **** 
1780:CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1781:CMSIS/Include/core_cm7.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1782:CMSIS/Include/core_cm7.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1783:CMSIS/Include/core_cm7.h **** #endif
1784:CMSIS/Include/core_cm7.h **** 
1785:CMSIS/Include/core_cm7.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1786:CMSIS/Include/core_cm7.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1787:CMSIS/Include/core_cm7.h **** 
1788:CMSIS/Include/core_cm7.h **** /*@} */
1789:CMSIS/Include/core_cm7.h **** 
1790:CMSIS/Include/core_cm7.h **** 
1791:CMSIS/Include/core_cm7.h **** 
1792:CMSIS/Include/core_cm7.h **** /*******************************************************************************
1793:CMSIS/Include/core_cm7.h ****  *                Hardware Abstraction Layer
1794:CMSIS/Include/core_cm7.h ****   Core Function Interface contains:
1795:CMSIS/Include/core_cm7.h ****   - Core NVIC Functions
1796:CMSIS/Include/core_cm7.h ****   - Core SysTick Functions
1797:CMSIS/Include/core_cm7.h ****   - Core Debug Functions
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 33


1798:CMSIS/Include/core_cm7.h ****   - Core Register Access Functions
1799:CMSIS/Include/core_cm7.h ****  ******************************************************************************/
1800:CMSIS/Include/core_cm7.h **** /**
1801:CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1802:CMSIS/Include/core_cm7.h **** */
1803:CMSIS/Include/core_cm7.h **** 
1804:CMSIS/Include/core_cm7.h **** 
1805:CMSIS/Include/core_cm7.h **** 
1806:CMSIS/Include/core_cm7.h **** /* ##########################   NVIC functions  #################################### */
1807:CMSIS/Include/core_cm7.h **** /**
1808:CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
1809:CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1810:CMSIS/Include/core_cm7.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1811:CMSIS/Include/core_cm7.h ****   @{
1812:CMSIS/Include/core_cm7.h ****  */
1813:CMSIS/Include/core_cm7.h **** 
1814:CMSIS/Include/core_cm7.h **** #ifdef CMSIS_NVIC_VIRTUAL
1815:CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1816:CMSIS/Include/core_cm7.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1817:CMSIS/Include/core_cm7.h ****   #endif
1818:CMSIS/Include/core_cm7.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1819:CMSIS/Include/core_cm7.h **** #else
1820:CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1821:CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1822:CMSIS/Include/core_cm7.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1823:CMSIS/Include/core_cm7.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1824:CMSIS/Include/core_cm7.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1825:CMSIS/Include/core_cm7.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1826:CMSIS/Include/core_cm7.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1827:CMSIS/Include/core_cm7.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1828:CMSIS/Include/core_cm7.h ****   #define NVIC_GetActive              __NVIC_GetActive
1829:CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1830:CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1831:CMSIS/Include/core_cm7.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1832:CMSIS/Include/core_cm7.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1833:CMSIS/Include/core_cm7.h **** 
1834:CMSIS/Include/core_cm7.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1835:CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1836:CMSIS/Include/core_cm7.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1837:CMSIS/Include/core_cm7.h ****   #endif
1838:CMSIS/Include/core_cm7.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1839:CMSIS/Include/core_cm7.h **** #else
1840:CMSIS/Include/core_cm7.h ****   #define NVIC_SetVector              __NVIC_SetVector
1841:CMSIS/Include/core_cm7.h ****   #define NVIC_GetVector              __NVIC_GetVector
1842:CMSIS/Include/core_cm7.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1843:CMSIS/Include/core_cm7.h **** 
1844:CMSIS/Include/core_cm7.h **** #define NVIC_USER_IRQ_OFFSET          16
1845:CMSIS/Include/core_cm7.h **** 
1846:CMSIS/Include/core_cm7.h **** 
1847:CMSIS/Include/core_cm7.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1848:CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1849:CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1850:CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1851:CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1852:CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1853:CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1854:CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 34


1855:CMSIS/Include/core_cm7.h **** 
1856:CMSIS/Include/core_cm7.h **** /**
1857:CMSIS/Include/core_cm7.h ****   \brief   Set Priority Grouping
1858:CMSIS/Include/core_cm7.h ****   \details Sets the priority grouping field using the required unlock sequence.
1859:CMSIS/Include/core_cm7.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1860:CMSIS/Include/core_cm7.h ****            Only values from 0..7 are used.
1861:CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
1862:CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1863:CMSIS/Include/core_cm7.h ****   \param [in]      PriorityGroup  Priority grouping field.
1864:CMSIS/Include/core_cm7.h ****  */
1865:CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1866:CMSIS/Include/core_cm7.h **** {
1867:CMSIS/Include/core_cm7.h ****   uint32_t reg_value;
1868:CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1869:CMSIS/Include/core_cm7.h **** 
1870:CMSIS/Include/core_cm7.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1871:CMSIS/Include/core_cm7.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1872:CMSIS/Include/core_cm7.h ****   reg_value  =  (reg_value                                   |
1873:CMSIS/Include/core_cm7.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1874:CMSIS/Include/core_cm7.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1875:CMSIS/Include/core_cm7.h ****   SCB->AIRCR =  reg_value;
1876:CMSIS/Include/core_cm7.h **** }
1877:CMSIS/Include/core_cm7.h **** 
1878:CMSIS/Include/core_cm7.h **** 
1879:CMSIS/Include/core_cm7.h **** /**
1880:CMSIS/Include/core_cm7.h ****   \brief   Get Priority Grouping
1881:CMSIS/Include/core_cm7.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1882:CMSIS/Include/core_cm7.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1883:CMSIS/Include/core_cm7.h ****  */
1884:CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1885:CMSIS/Include/core_cm7.h **** {
1886:CMSIS/Include/core_cm7.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1887:CMSIS/Include/core_cm7.h **** }
1888:CMSIS/Include/core_cm7.h **** 
1889:CMSIS/Include/core_cm7.h **** 
1890:CMSIS/Include/core_cm7.h **** /**
1891:CMSIS/Include/core_cm7.h ****   \brief   Enable Interrupt
1892:CMSIS/Include/core_cm7.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1893:CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1894:CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1895:CMSIS/Include/core_cm7.h ****  */
1896:CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1897:CMSIS/Include/core_cm7.h **** {
1898:CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1899:CMSIS/Include/core_cm7.h ****   {
1900:CMSIS/Include/core_cm7.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1901:CMSIS/Include/core_cm7.h ****   }
1902:CMSIS/Include/core_cm7.h **** }
1903:CMSIS/Include/core_cm7.h **** 
1904:CMSIS/Include/core_cm7.h **** 
1905:CMSIS/Include/core_cm7.h **** /**
1906:CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Enable status
1907:CMSIS/Include/core_cm7.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1908:CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1909:CMSIS/Include/core_cm7.h ****   \return             0  Interrupt is not enabled.
1910:CMSIS/Include/core_cm7.h ****   \return             1  Interrupt is enabled.
1911:CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 35


1912:CMSIS/Include/core_cm7.h ****  */
1913:CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1914:CMSIS/Include/core_cm7.h **** {
1915:CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1916:CMSIS/Include/core_cm7.h ****   {
1917:CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1918:CMSIS/Include/core_cm7.h ****   }
1919:CMSIS/Include/core_cm7.h ****   else
1920:CMSIS/Include/core_cm7.h ****   {
1921:CMSIS/Include/core_cm7.h ****     return(0U);
1922:CMSIS/Include/core_cm7.h ****   }
1923:CMSIS/Include/core_cm7.h **** }
1924:CMSIS/Include/core_cm7.h **** 
1925:CMSIS/Include/core_cm7.h **** 
1926:CMSIS/Include/core_cm7.h **** /**
1927:CMSIS/Include/core_cm7.h ****   \brief   Disable Interrupt
1928:CMSIS/Include/core_cm7.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1929:CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1930:CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1931:CMSIS/Include/core_cm7.h ****  */
1932:CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1933:CMSIS/Include/core_cm7.h **** {
1934:CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1935:CMSIS/Include/core_cm7.h ****   {
1936:CMSIS/Include/core_cm7.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1937:CMSIS/Include/core_cm7.h ****     __DSB();
1938:CMSIS/Include/core_cm7.h ****     __ISB();
1939:CMSIS/Include/core_cm7.h ****   }
1940:CMSIS/Include/core_cm7.h **** }
1941:CMSIS/Include/core_cm7.h **** 
1942:CMSIS/Include/core_cm7.h **** 
1943:CMSIS/Include/core_cm7.h **** /**
1944:CMSIS/Include/core_cm7.h ****   \brief   Get Pending Interrupt
1945:CMSIS/Include/core_cm7.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1946:CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1947:CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not pending.
1948:CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is pending.
1949:CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1950:CMSIS/Include/core_cm7.h ****  */
1951:CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1952:CMSIS/Include/core_cm7.h **** {
1953:CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1954:CMSIS/Include/core_cm7.h ****   {
1955:CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1956:CMSIS/Include/core_cm7.h ****   }
1957:CMSIS/Include/core_cm7.h ****   else
1958:CMSIS/Include/core_cm7.h ****   {
1959:CMSIS/Include/core_cm7.h ****     return(0U);
1960:CMSIS/Include/core_cm7.h ****   }
1961:CMSIS/Include/core_cm7.h **** }
1962:CMSIS/Include/core_cm7.h **** 
1963:CMSIS/Include/core_cm7.h **** 
1964:CMSIS/Include/core_cm7.h **** /**
1965:CMSIS/Include/core_cm7.h ****   \brief   Set Pending Interrupt
1966:CMSIS/Include/core_cm7.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1967:CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1968:CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 36


1969:CMSIS/Include/core_cm7.h ****  */
1970:CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1971:CMSIS/Include/core_cm7.h **** {
1972:CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1973:CMSIS/Include/core_cm7.h ****   {
1974:CMSIS/Include/core_cm7.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1975:CMSIS/Include/core_cm7.h ****   }
1976:CMSIS/Include/core_cm7.h **** }
1977:CMSIS/Include/core_cm7.h **** 
1978:CMSIS/Include/core_cm7.h **** 
1979:CMSIS/Include/core_cm7.h **** /**
1980:CMSIS/Include/core_cm7.h ****   \brief   Clear Pending Interrupt
1981:CMSIS/Include/core_cm7.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1982:CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1983:CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1984:CMSIS/Include/core_cm7.h ****  */
1985:CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1986:CMSIS/Include/core_cm7.h **** {
1987:CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1988:CMSIS/Include/core_cm7.h ****   {
1989:CMSIS/Include/core_cm7.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1990:CMSIS/Include/core_cm7.h ****   }
1991:CMSIS/Include/core_cm7.h **** }
1992:CMSIS/Include/core_cm7.h **** 
1993:CMSIS/Include/core_cm7.h **** 
1994:CMSIS/Include/core_cm7.h **** /**
1995:CMSIS/Include/core_cm7.h ****   \brief   Get Active Interrupt
1996:CMSIS/Include/core_cm7.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1997:CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1998:CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not active.
1999:CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is active.
2000:CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
2001:CMSIS/Include/core_cm7.h ****  */
2002:CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
2003:CMSIS/Include/core_cm7.h **** {
2004:CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2005:CMSIS/Include/core_cm7.h ****   {
2006:CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2007:CMSIS/Include/core_cm7.h ****   }
2008:CMSIS/Include/core_cm7.h ****   else
2009:CMSIS/Include/core_cm7.h ****   {
2010:CMSIS/Include/core_cm7.h ****     return(0U);
2011:CMSIS/Include/core_cm7.h ****   }
2012:CMSIS/Include/core_cm7.h **** }
2013:CMSIS/Include/core_cm7.h **** 
2014:CMSIS/Include/core_cm7.h **** 
2015:CMSIS/Include/core_cm7.h **** /**
2016:CMSIS/Include/core_cm7.h ****   \brief   Set Interrupt Priority
2017:CMSIS/Include/core_cm7.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
2018:CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2019:CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2020:CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Interrupt number.
2021:CMSIS/Include/core_cm7.h ****   \param [in]  priority  Priority to set.
2022:CMSIS/Include/core_cm7.h ****   \note    The priority cannot be set for every processor exception.
2023:CMSIS/Include/core_cm7.h ****  */
2024:CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
2025:CMSIS/Include/core_cm7.h **** {
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 37


2026:CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2027:CMSIS/Include/core_cm7.h ****   {
2028:CMSIS/Include/core_cm7.h ****     NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2029:CMSIS/Include/core_cm7.h ****   }
2030:CMSIS/Include/core_cm7.h ****   else
2031:CMSIS/Include/core_cm7.h ****   {
2032:CMSIS/Include/core_cm7.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2033:CMSIS/Include/core_cm7.h ****   }
2034:CMSIS/Include/core_cm7.h **** }
2035:CMSIS/Include/core_cm7.h **** 
2036:CMSIS/Include/core_cm7.h **** 
2037:CMSIS/Include/core_cm7.h **** /**
2038:CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Priority
2039:CMSIS/Include/core_cm7.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
2040:CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2041:CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2042:CMSIS/Include/core_cm7.h ****   \param [in]   IRQn  Interrupt number.
2043:CMSIS/Include/core_cm7.h ****   \return             Interrupt Priority.
2044:CMSIS/Include/core_cm7.h ****                       Value is aligned automatically to the implemented priority bits of the microc
2045:CMSIS/Include/core_cm7.h ****  */
2046:CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
2047:CMSIS/Include/core_cm7.h **** {
2048:CMSIS/Include/core_cm7.h **** 
2049:CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2050:CMSIS/Include/core_cm7.h ****   {
2051:CMSIS/Include/core_cm7.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
2052:CMSIS/Include/core_cm7.h ****   }
2053:CMSIS/Include/core_cm7.h ****   else
2054:CMSIS/Include/core_cm7.h ****   {
2055:CMSIS/Include/core_cm7.h ****     return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
2056:CMSIS/Include/core_cm7.h ****   }
2057:CMSIS/Include/core_cm7.h **** }
2058:CMSIS/Include/core_cm7.h **** 
2059:CMSIS/Include/core_cm7.h **** 
2060:CMSIS/Include/core_cm7.h **** /**
2061:CMSIS/Include/core_cm7.h ****   \brief   Encode Priority
2062:CMSIS/Include/core_cm7.h ****   \details Encodes the priority for an interrupt with the given priority group,
2063:CMSIS/Include/core_cm7.h ****            preemptive priority value, and subpriority value.
2064:CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
2065:CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2066:CMSIS/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2067:CMSIS/Include/core_cm7.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
2068:CMSIS/Include/core_cm7.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
2069:CMSIS/Include/core_cm7.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
2070:CMSIS/Include/core_cm7.h ****  */
2071:CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
2072:CMSIS/Include/core_cm7.h **** {
  29              		.loc 2 2072 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 2 2072 1 is_stmt 0 view .LVU1
  34 0000 00B5     		push	{lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 14, -4
2073:CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 38


  38              		.loc 2 2073 3 is_stmt 1 view .LVU2
  39              		.loc 2 2073 12 is_stmt 0 view .LVU3
  40 0002 00F00700 		and	r0, r0, #7
  41              	.LVL1:
2074:CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
  42              		.loc 2 2074 3 is_stmt 1 view .LVU4
2075:CMSIS/Include/core_cm7.h ****   uint32_t SubPriorityBits;
  43              		.loc 2 2075 3 view .LVU5
2076:CMSIS/Include/core_cm7.h **** 
2077:CMSIS/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
  44              		.loc 2 2077 3 view .LVU6
  45              		.loc 2 2077 31 is_stmt 0 view .LVU7
  46 0006 C0F1070C 		rsb	ip, r0, #7
  47              		.loc 2 2077 23 view .LVU8
  48 000a BCF1040F 		cmp	ip, #4
  49 000e 28BF     		it	cs
  50 0010 4FF0040C 		movcs	ip, #4
  51              	.LVL2:
2078:CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
  52              		.loc 2 2078 3 is_stmt 1 view .LVU9
  53              		.loc 2 2078 44 is_stmt 0 view .LVU10
  54 0014 031D     		adds	r3, r0, #4
  55              		.loc 2 2078 109 view .LVU11
  56 0016 062B     		cmp	r3, #6
  57 0018 0FD9     		bls	.L3
  58              		.loc 2 2078 109 discriminator 1 view .LVU12
  59 001a C31E     		subs	r3, r0, #3
  60              	.L2:
  61              	.LVL3:
2079:CMSIS/Include/core_cm7.h **** 
2080:CMSIS/Include/core_cm7.h ****   return (
  62              		.loc 2 2080 3 is_stmt 1 discriminator 4 view .LVU13
2081:CMSIS/Include/core_cm7.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
  63              		.loc 2 2081 30 is_stmt 0 discriminator 4 view .LVU14
  64 001c 4FF0FF3E 		mov	lr, #-1
  65 0020 0EFA0CF0 		lsl	r0, lr, ip
  66              	.LVL4:
  67              		.loc 2 2081 30 discriminator 4 view .LVU15
  68 0024 21EA0001 		bic	r1, r1, r0
  69              	.LVL5:
  70              		.loc 2 2081 82 discriminator 4 view .LVU16
  71 0028 9940     		lsls	r1, r1, r3
2082:CMSIS/Include/core_cm7.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
  72              		.loc 2 2082 30 discriminator 4 view .LVU17
  73 002a 0EFA03FE 		lsl	lr, lr, r3
  74 002e 22EA0E02 		bic	r2, r2, lr
  75              	.LVL6:
2083:CMSIS/Include/core_cm7.h ****          );
2084:CMSIS/Include/core_cm7.h **** }
  76              		.loc 2 2084 1 discriminator 4 view .LVU18
  77 0032 41EA0200 		orr	r0, r1, r2
  78 0036 5DF804FB 		ldr	pc, [sp], #4
  79              	.LVL7:
  80              	.L3:
2078:CMSIS/Include/core_cm7.h **** 
  81              		.loc 2 2078 109 view .LVU19
  82 003a 0023     		movs	r3, #0
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 39


  83 003c EEE7     		b	.L2
  84              		.cfi_endproc
  85              	.LFE113:
  87              		.section	.text.RCC_Ini,"ax",%progbits
  88              		.align	1
  89              		.global	RCC_Ini
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  94              	RCC_Ini:
  95              	.LFB141:
   1:Core/Src/init.c **** #include "init.h"
   2:Core/Src/init.c **** 
   3:Core/Src/init.c **** void RCC_Ini(void)
   4:Core/Src/init.c **** {
  96              		.loc 1 4 1 is_stmt 1 view -0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
   5:Core/Src/init.c ****         /*    RCC */
   6:Core/Src/init.c ****         MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, 0x80U);
 101              		.loc 1 6 9 view .LVU21
 102 0000 3F4A     		ldr	r2, .L11
 103 0002 1368     		ldr	r3, [r2]
 104 0004 23F0F803 		bic	r3, r3, #248
 105 0008 43F08003 		orr	r3, r3, #128
 106 000c 1360     		str	r3, [r2]
   7:Core/Src/init.c ****         CLEAR_REG(RCC->CFGR);
 107              		.loc 1 7 9 view .LVU22
 108 000e 0023     		movs	r3, #0
 109 0010 9360     		str	r3, [r2, #8]
   8:Core/Src/init.c ****         while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 110              		.loc 1 8 9 view .LVU23
 111              	.L6:
 112              		.loc 1 8 50 discriminator 1 view .LVU24
 113              		.loc 1 8 16 is_stmt 0 discriminator 1 view .LVU25
 114 0012 3B4B     		ldr	r3, .L11
 115 0014 9B68     		ldr	r3, [r3, #8]
 116              		.loc 1 8 50 discriminator 1 view .LVU26
 117 0016 13F00C0F 		tst	r3, #12
 118 001a FAD1     		bne	.L6
   9:Core/Src/init.c ****                 ;
  10:Core/Src/init.c ****         CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 119              		.loc 1 10 9 is_stmt 1 view .LVU27
 120 001c 384A     		ldr	r2, .L11
 121 001e 1368     		ldr	r3, [r2]
 122 0020 23F08073 		bic	r3, r3, #16777216
 123 0024 1360     		str	r3, [r2]
  11:Core/Src/init.c ****         while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 124              		.loc 1 11 9 view .LVU28
 125              	.L7:
 126              		.loc 1 11 49 discriminator 1 view .LVU29
 127              		.loc 1 11 16 is_stmt 0 discriminator 1 view .LVU30
 128 0026 364B     		ldr	r3, .L11
 129 0028 1B68     		ldr	r3, [r3]
 130              		.loc 1 11 49 discriminator 1 view .LVU31
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 40


 131 002a 13F0007F 		tst	r3, #33554432
 132 002e FAD1     		bne	.L7
  12:Core/Src/init.c ****                 ;
  13:Core/Src/init.c ****         CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 133              		.loc 1 13 9 is_stmt 1 view .LVU32
 134 0030 334A     		ldr	r2, .L11
 135 0032 1368     		ldr	r3, [r2]
 136 0034 23F41023 		bic	r3, r3, #589824
 137 0038 1360     		str	r3, [r2]
  14:Core/Src/init.c ****         while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 138              		.loc 1 14 9 view .LVU33
 139              	.L8:
 140              		.loc 1 14 49 discriminator 1 view .LVU34
 141              		.loc 1 14 16 is_stmt 0 discriminator 1 view .LVU35
 142 003a 314B     		ldr	r3, .L11
 143 003c 1B68     		ldr	r3, [r3]
 144              		.loc 1 14 49 discriminator 1 view .LVU36
 145 003e 13F4003F 		tst	r3, #131072
 146 0042 FAD1     		bne	.L8
  15:Core/Src/init.c ****                 ;
  16:Core/Src/init.c ****         CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 147              		.loc 1 16 9 is_stmt 1 view .LVU37
 148 0044 2E4B     		ldr	r3, .L11
 149 0046 1A68     		ldr	r2, [r3]
 150 0048 22F48022 		bic	r2, r2, #262144
 151 004c 1A60     		str	r2, [r3]
  17:Core/Src/init.c ****         /*    RCC */
  18:Core/Src/init.c ****         SET_BIT(RCC->CR, RCC_CR_HSEON); //    
 152              		.loc 1 18 9 view .LVU38
 153 004e 1A68     		ldr	r2, [r3]
 154 0050 42F48032 		orr	r2, r2, #65536
 155 0054 1A60     		str	r2, [r3]
  19:Core/Src/init.c ****         while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 156              		.loc 1 19 9 view .LVU39
 157              	.L9:
 158              		.loc 1 19 49 discriminator 1 view .LVU40
 159              		.loc 1 19 16 is_stmt 0 discriminator 1 view .LVU41
 160 0056 2A4B     		ldr	r3, .L11
 161 0058 1B68     		ldr	r3, [r3]
 162              		.loc 1 19 49 discriminator 1 view .LVU42
 163 005a 13F4003F 		tst	r3, #131072
 164 005e FAD0     		beq	.L9
  20:Core/Src/init.c ****                 ;                          //    
  21:Core/Src/init.c ****         CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); //     0,  
 165              		.loc 1 21 9 is_stmt 1 view .LVU43
 166 0060 274B     		ldr	r3, .L11
 167 0062 1A68     		ldr	r2, [r3]
 168 0064 22F48022 		bic	r2, r2, #262144
 169 0068 1A60     		str	r2, [r3]
  22:Core/Src/init.c ****         SET_BIT(RCC->CR, RCC_CR_CSSON);    //  Clock detector
 170              		.loc 1 22 9 view .LVU44
 171 006a 1A68     		ldr	r2, [r3]
 172 006c 42F40022 		orr	r2, r2, #524288
 173 0070 1A60     		str	r2, [r3]
  23:Core/Src/init.c ****         /*   PLL
  24:Core/Src/init.c ****         *   
  25:Core/Src/init.c ****         *      PLL 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 41


  26:Core/Src/init.c ****         *      (HSE)  4 (
  27:Core/Src/init.c ****            180     2,  
  28:Core/Src/init.c ****         *   PLL
  29:Core/Src/init.c ****         */
  30:Core/Src/init.c ****         CLEAR_REG(RCC->PLLCFGR);
 174              		.loc 1 30 9 view .LVU45
 175 0072 0022     		movs	r2, #0
 176 0074 5A60     		str	r2, [r3, #4]
  31:Core/Src/init.c ****         SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC_HSE);
 177              		.loc 1 31 9 view .LVU46
 178 0076 5A68     		ldr	r2, [r3, #4]
 179 0078 42F48002 		orr	r2, r2, #4194304
 180 007c 5A60     		str	r2, [r3, #4]
  32:Core/Src/init.c ****         MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, RCC_PLLCFGR_PLLM_2);
 181              		.loc 1 32 9 view .LVU47
 182 007e 5A68     		ldr	r2, [r3, #4]
 183 0080 22F03F02 		bic	r2, r2, #63
 184 0084 42F00402 		orr	r2, r2, #4
 185 0088 5A60     		str	r2, [r3, #4]
  33:Core/Src/init.c ****         //     PLL  4
  34:Core/Src/init.c ****         MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_Msk, RCC_PLLCFGR_PLLN_2 | RCC_PLLCFGR_PLLN_4 | RC
 186              		.loc 1 34 9 view .LVU48
 187 008a 5968     		ldr	r1, [r3, #4]
 188 008c 1D4A     		ldr	r2, .L11+4
 189 008e 0A40     		ands	r2, r2, r1
 190 0090 42F43452 		orr	r2, r2, #11520
 191 0094 5A60     		str	r2, [r3, #4]
  35:Core/Src/init.c ****         CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP_Msk); //  
 192              		.loc 1 35 9 view .LVU49
 193 0096 5A68     		ldr	r2, [r3, #4]
 194 0098 22F44032 		bic	r2, r2, #196608
 195 009c 5A60     		str	r2, [r3, #4]
  36:Core/Src/init.c ****         SET_BIT(RCC->CR, RCC_CR_PLLON);                //  PLL
 196              		.loc 1 36 9 view .LVU50
 197 009e 1A68     		ldr	r2, [r3]
 198 00a0 42F08072 		orr	r2, r2, #16777216
 199 00a4 1A60     		str	r2, [r3]
  37:Core/Src/init.c ****         while (READ_BIT(RCC->CR, RCC_CR_PLLRDY))
 200              		.loc 1 37 9 view .LVU51
 201              	.L10:
 202              		.loc 1 37 16 discriminator 1 view .LVU52
 203 00a6 164B     		ldr	r3, .L11
 204 00a8 1B68     		ldr	r3, [r3]
 205 00aa 13F0007F 		tst	r3, #33554432
 206 00ae FAD1     		bne	.L10
  38:Core/Src/init.c ****                 ; //   PLL
  39:Core/Src/init.c **** 
  40:Core/Src/init.c ****         /*    RCC
  41:Core/Src/init.c ****         *       PLL
  42:Core/Src/init.c ****         *    AHB  APB
  43:Core/Src/init.c ****         *   MCO1  MCO2    
  44:Core/Src/init.c ****          
  45:Core/Src/init.c ****         */
  46:Core/Src/init.c ****         MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL); //  PLL  
 207              		.loc 1 46 9 view .LVU53
 208 00b0 134B     		ldr	r3, .L11
 209 00b2 9A68     		ldr	r2, [r3, #8]
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 42


 210 00b4 22F00302 		bic	r2, r2, #3
 211 00b8 42F00202 		orr	r2, r2, #2
 212 00bc 9A60     		str	r2, [r3, #8]
  47:Core/Src/init.c ****         MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_CFGR_HPRE_DIV1);
 213              		.loc 1 47 9 view .LVU54
 214 00be 9A68     		ldr	r2, [r3, #8]
 215 00c0 22F0F002 		bic	r2, r2, #240
 216 00c4 9A60     		str	r2, [r3, #8]
  48:Core/Src/init.c ****         //  AHB,  
  49:Core/Src/init.c ****         MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_CFGR_PPRE1_DIV4);
 217              		.loc 1 49 9 view .LVU55
 218 00c6 9A68     		ldr	r2, [r3, #8]
 219 00c8 22F4E052 		bic	r2, r2, #7168
 220 00cc 42F4A052 		orr	r2, r2, #5120
 221 00d0 9A60     		str	r2, [r3, #8]
  50:Core/Src/init.c ****         //  AP1,   4
  51:Core/Src/init.c ****         MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_CFGR_PPRE2_DIV2);
 222              		.loc 1 51 9 view .LVU56
 223 00d2 9A68     		ldr	r2, [r3, #8]
 224 00d4 22F46042 		bic	r2, r2, #57344
 225 00d8 42F40042 		orr	r2, r2, #32768
 226 00dc 9A60     		str	r2, [r3, #8]
  52:Core/Src/init.c ****         //  AP2,   2
  53:Core/Src/init.c ****         MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO2PRE, RCC_CFGR_MCO2PRE_Msk);
 227              		.loc 1 53 9 view .LVU57
 228 00de 9A68     		ldr	r2, [r3, #8]
 229 00e0 42F06052 		orr	r2, r2, #939524096
 230 00e4 9A60     		str	r2, [r3, #8]
  54:Core/Src/init.c ****         //    MCO2 (PC9) = 5
  55:Core/Src/init.c ****         CLEAR_BIT(RCC->CFGR, RCC_CFGR_MCO2); //    MCO2 - Syste
 231              		.loc 1 55 9 view .LVU58
 232 00e6 9A68     		ldr	r2, [r3, #8]
 233 00e8 22F04042 		bic	r2, r2, #-1073741824
 234 00ec 9A60     		str	r2, [r3, #8]
  56:Core/Src/init.c ****         /*    
  57:Core/Src/init.c ****         *   LATENCY  FLASH_ACR   5S
  58:Core/Src/init.c ****         cycles).
  59:Core/Src/init.c ****         *      
  60:Core/Src/init.c ****           20 .  12 RM0090
  61:Core/Src/init.c ****         */
  62:Core/Src/init.c ****         MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_ACR_LATENCY_5WS);
 235              		.loc 1 62 9 view .LVU59
 236 00ee 064A     		ldr	r2, .L11+8
 237 00f0 1368     		ldr	r3, [r2]
 238 00f2 23F00F03 		bic	r3, r3, #15
 239 00f6 43F00503 		orr	r3, r3, #5
 240 00fa 1360     		str	r3, [r2]
  63:Core/Src/init.c **** }
 241              		.loc 1 63 1 is_stmt 0 view .LVU60
 242 00fc 7047     		bx	lr
 243              	.L12:
 244 00fe 00BF     		.align	2
 245              	.L11:
 246 0100 00380240 		.word	1073887232
 247 0104 3F80FFFF 		.word	-32705
 248 0108 003C0240 		.word	1073888256
 249              		.cfi_endproc
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 43


 250              	.LFE141:
 252              		.section	.text.GPIO_Ini,"ax",%progbits
 253              		.align	1
 254              		.global	GPIO_Ini
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
 259              	GPIO_Ini:
 260              	.LFB142:
  64:Core/Src/init.c **** void GPIO_Ini(void)
  65:Core/Src/init.c **** {
 261              		.loc 1 65 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		@ link register save eliminated.
  66:Core/Src/init.c ****         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIOCEN); //  
 266              		.loc 1 66 9 view .LVU62
 267 0000 224A     		ldr	r2, .L14
 268 0002 136B     		ldr	r3, [r2, #48]
 269 0004 43F00603 		orr	r3, r3, #6
 270 0008 1363     		str	r3, [r2, #48]
  67:Core/Src/init.c **** 
  68:Core/Src/init.c ****         SET_BIT(GPIOB->MODER, GPIO_MODER_MODER8_0);
 271              		.loc 1 68 9 view .LVU63
 272 000a 214B     		ldr	r3, .L14+4
 273 000c 1A68     		ldr	r2, [r3]
 274 000e 42F48032 		orr	r2, r2, #65536
 275 0012 1A60     		str	r2, [r3]
  69:Core/Src/init.c ****         SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDER_OSPEEDR8_0);
 276              		.loc 1 69 9 view .LVU64
 277 0014 9A68     		ldr	r2, [r3, #8]
 278 0016 42F48032 		orr	r2, r2, #65536
 279 001a 9A60     		str	r2, [r3, #8]
  70:Core/Src/init.c **** 
  71:Core/Src/init.c ****         SET_BIT(GPIOB->MODER, GPIO_MODER_MODER9_0);
 280              		.loc 1 71 9 view .LVU65
 281 001c 1A68     		ldr	r2, [r3]
 282 001e 42F48022 		orr	r2, r2, #262144
 283 0022 1A60     		str	r2, [r3]
  72:Core/Src/init.c ****         SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDER_OSPEEDR9_0);
 284              		.loc 1 72 9 view .LVU66
 285 0024 9A68     		ldr	r2, [r3, #8]
 286 0026 42F48022 		orr	r2, r2, #262144
 287 002a 9A60     		str	r2, [r3, #8]
  73:Core/Src/init.c **** 
  74:Core/Src/init.c ****         SET_BIT(GPIOB->MODER, GPIO_MODER_MODER5_0);
 288              		.loc 1 74 9 view .LVU67
 289 002c 1A68     		ldr	r2, [r3]
 290 002e 42F48062 		orr	r2, r2, #1024
 291 0032 1A60     		str	r2, [r3]
  75:Core/Src/init.c ****         SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDER_OSPEEDR5_0);
 292              		.loc 1 75 9 view .LVU68
 293 0034 9A68     		ldr	r2, [r3, #8]
 294 0036 42F48062 		orr	r2, r2, #1024
 295 003a 9A60     		str	r2, [r3, #8]
  76:Core/Src/init.c **** 
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 44


  77:Core/Src/init.c ****         SET_BIT(GPIOB->MODER, GPIO_MODER_MODER12_0);
 296              		.loc 1 77 9 view .LVU69
 297 003c 1A68     		ldr	r2, [r3]
 298 003e 42F08072 		orr	r2, r2, #16777216
 299 0042 1A60     		str	r2, [r3]
  78:Core/Src/init.c ****         SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDER_OSPEEDR12_0);
 300              		.loc 1 78 9 view .LVU70
 301 0044 9A68     		ldr	r2, [r3, #8]
 302 0046 42F08072 		orr	r2, r2, #16777216
 303 004a 9A60     		str	r2, [r3, #8]
  79:Core/Src/init.c **** 
  80:Core/Src/init.c ****         SET_BIT(GPIOB->MODER, GPIO_MODER_MODER13_0);
 304              		.loc 1 80 9 view .LVU71
 305 004c 1A68     		ldr	r2, [r3]
 306 004e 42F08062 		orr	r2, r2, #67108864
 307 0052 1A60     		str	r2, [r3]
  81:Core/Src/init.c ****         SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDER_OSPEEDR13_0);
 308              		.loc 1 81 9 view .LVU72
 309 0054 9A68     		ldr	r2, [r3, #8]
 310 0056 42F08062 		orr	r2, r2, #67108864
 311 005a 9A60     		str	r2, [r3, #8]
  82:Core/Src/init.c **** 
  83:Core/Src/init.c ****         SET_BIT(GPIOB->MODER, GPIO_MODER_MODER15_0);
 312              		.loc 1 83 9 view .LVU73
 313 005c 1A68     		ldr	r2, [r3]
 314 005e 42F08042 		orr	r2, r2, #1073741824
 315 0062 1A60     		str	r2, [r3]
  84:Core/Src/init.c ****         SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDER_OSPEEDR15_0);
 316              		.loc 1 84 9 view .LVU74
 317 0064 9A68     		ldr	r2, [r3, #8]
 318 0066 42F08042 		orr	r2, r2, #1073741824
 319 006a 9A60     		str	r2, [r3, #8]
  85:Core/Src/init.c **** 
  86:Core/Src/init.c ****         SET_BIT(GPIOC->PUPDR, GPIO_PUPDR_PUPDR0_1);
 320              		.loc 1 86 9 view .LVU75
 321 006c 03F58063 		add	r3, r3, #1024
 322 0070 DA68     		ldr	r2, [r3, #12]
 323 0072 42F00202 		orr	r2, r2, #2
 324 0076 DA60     		str	r2, [r3, #12]
  87:Core/Src/init.c ****         SET_BIT(GPIOC->PUPDR, GPIO_PUPDR_PUPDR9_1);
 325              		.loc 1 87 9 view .LVU76
 326 0078 DA68     		ldr	r2, [r3, #12]
 327 007a 42F40022 		orr	r2, r2, #524288
 328 007e DA60     		str	r2, [r3, #12]
  88:Core/Src/init.c ****         SET_BIT(GPIOC->PUPDR, GPIO_PUPDR_PUPDR12_1);
 329              		.loc 1 88 9 view .LVU77
 330 0080 DA68     		ldr	r2, [r3, #12]
 331 0082 42F00072 		orr	r2, r2, #33554432
 332 0086 DA60     		str	r2, [r3, #12]
  89:Core/Src/init.c **** }
 333              		.loc 1 89 1 is_stmt 0 view .LVU78
 334 0088 7047     		bx	lr
 335              	.L15:
 336 008a 00BF     		.align	2
 337              	.L14:
 338 008c 00380240 		.word	1073887232
 339 0090 00040240 		.word	1073873920
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 45


 340              		.cfi_endproc
 341              	.LFE142:
 343              		.section	.text.ITR_Ini,"ax",%progbits
 344              		.align	1
 345              		.global	ITR_Ini
 346              		.syntax unified
 347              		.thumb
 348              		.thumb_func
 350              	ITR_Ini:
 351              	.LFB143:
  90:Core/Src/init.c **** void ITR_Ini(void)
  91:Core/Src/init.c **** {
 352              		.loc 1 91 1 is_stmt 1 view -0
 353              		.cfi_startproc
 354              		@ args = 0, pretend = 0, frame = 0
 355              		@ frame_needed = 0, uses_anonymous_args = 0
 356 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 357              	.LCFI1:
 358              		.cfi_def_cfa_offset 24
 359              		.cfi_offset 3, -24
 360              		.cfi_offset 4, -20
 361              		.cfi_offset 5, -16
 362              		.cfi_offset 6, -12
 363              		.cfi_offset 7, -8
 364              		.cfi_offset 14, -4
  92:Core/Src/init.c ****         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN);
 365              		.loc 1 92 9 view .LVU80
 366 0002 344A     		ldr	r2, .L18
 367 0004 536C     		ldr	r3, [r2, #68]
 368 0006 43F48043 		orr	r3, r3, #16384
 369 000a 5364     		str	r3, [r2, #68]
  93:Core/Src/init.c **** 
  94:Core/Src/init.c ****         MODIFY_REG(SYSCFG->EXTICR[0], SYSCFG_EXTICR1_EXTI0_Msk, SYSCFG_EXTICR1_EXTI0_PC);        //
 370              		.loc 1 94 9 view .LVU81
 371 000c 324E     		ldr	r6, .L18+4
 372 000e B368     		ldr	r3, [r6, #8]
 373 0010 23F00F03 		bic	r3, r3, #15
 374 0014 43F00203 		orr	r3, r3, #2
 375 0018 B360     		str	r3, [r6, #8]
  95:Core/Src/init.c ****         SET_BIT(EXTI->IMR, EXTI_IMR_MR0);                                                        //
 376              		.loc 1 95 9 view .LVU82
 377 001a 304C     		ldr	r4, .L18+8
 378 001c 2368     		ldr	r3, [r4]
 379 001e 43F00103 		orr	r3, r3, #1
 380 0022 2360     		str	r3, [r4]
  96:Core/Src/init.c ****         SET_BIT(EXTI->RTSR, EXTI_RTSR_TR0);                                                      //
 381              		.loc 1 96 9 view .LVU83
 382 0024 A368     		ldr	r3, [r4, #8]
 383 0026 43F00103 		orr	r3, r3, #1
 384 002a A360     		str	r3, [r4, #8]
  97:Core/Src/init.c ****         SET_BIT(EXTI->FTSR, EXTI_FTSR_TR0);                                                      //
 385              		.loc 1 97 9 view .LVU84
 386 002c E368     		ldr	r3, [r4, #12]
 387 002e 43F00103 		orr	r3, r3, #1
 388 0032 E360     		str	r3, [r4, #12]
  98:Core/Src/init.c ****         NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0)); // 
 389              		.loc 1 98 9 view .LVU85
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 46


 390              	.LBB20:
 391              	.LBI20:
1884:CMSIS/Include/core_cm7.h **** {
 392              		.loc 2 1884 26 view .LVU86
 393              	.LBB21:
1886:CMSIS/Include/core_cm7.h **** }
 394              		.loc 2 1886 3 view .LVU87
1886:CMSIS/Include/core_cm7.h **** }
 395              		.loc 2 1886 26 is_stmt 0 view .LVU88
 396 0034 2A4F     		ldr	r7, .L18+12
 397 0036 F868     		ldr	r0, [r7, #12]
 398              	.LBE21:
 399              	.LBE20:
 400              		.loc 1 98 9 view .LVU89
 401 0038 0022     		movs	r2, #0
 402 003a 1146     		mov	r1, r2
 403 003c C0F30220 		ubfx	r0, r0, #8, #3
 404 0040 FFF7FEFF 		bl	NVIC_EncodePriority
 405              	.LVL8:
 406              	.LBB22:
 407              	.LBI22:
2024:CMSIS/Include/core_cm7.h **** {
 408              		.loc 2 2024 22 is_stmt 1 view .LVU90
 409              	.LBB23:
2026:CMSIS/Include/core_cm7.h ****   {
 410              		.loc 2 2026 3 view .LVU91
2028:CMSIS/Include/core_cm7.h ****   }
 411              		.loc 2 2028 5 view .LVU92
2028:CMSIS/Include/core_cm7.h ****   }
 412              		.loc 2 2028 49 is_stmt 0 view .LVU93
 413 0044 0001     		lsls	r0, r0, #4
 414              	.LVL9:
2028:CMSIS/Include/core_cm7.h ****   }
 415              		.loc 2 2028 49 view .LVU94
 416 0046 C0B2     		uxtb	r0, r0
2028:CMSIS/Include/core_cm7.h ****   }
 417              		.loc 2 2028 47 view .LVU95
 418 0048 264D     		ldr	r5, .L18+16
 419 004a 85F80603 		strb	r0, [r5, #774]
 420              	.LVL10:
2028:CMSIS/Include/core_cm7.h ****   }
 421              		.loc 2 2028 47 view .LVU96
 422              	.LBE23:
 423              	.LBE22:
  99:Core/Src/init.c ****         NVIC_EnableIRQ(EXTI0_IRQn);
 424              		.loc 1 99 9 is_stmt 1 view .LVU97
 425              	.LBB24:
 426              	.LBI24:
1896:CMSIS/Include/core_cm7.h **** {
 427              		.loc 2 1896 22 view .LVU98
 428              	.LBB25:
1898:CMSIS/Include/core_cm7.h ****   {
 429              		.loc 2 1898 3 view .LVU99
1900:CMSIS/Include/core_cm7.h ****   }
 430              		.loc 2 1900 5 view .LVU100
1900:CMSIS/Include/core_cm7.h ****   }
 431              		.loc 2 1900 43 is_stmt 0 view .LVU101
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 47


 432 004e 4023     		movs	r3, #64
 433 0050 2B60     		str	r3, [r5]
 434              	.LVL11:
1900:CMSIS/Include/core_cm7.h ****   }
 435              		.loc 2 1900 43 view .LVU102
 436              	.LBE25:
 437              	.LBE24:
 100:Core/Src/init.c **** 
 101:Core/Src/init.c ****         MODIFY_REG(SYSCFG->EXTICR[2], SYSCFG_EXTICR3_EXTI9_Msk, SYSCFG_EXTICR3_EXTI9_PC);
 438              		.loc 1 101 9 is_stmt 1 view .LVU103
 439 0052 3369     		ldr	r3, [r6, #16]
 440 0054 23F0F003 		bic	r3, r3, #240
 441 0058 43F02003 		orr	r3, r3, #32
 442 005c 3361     		str	r3, [r6, #16]
 102:Core/Src/init.c ****         SET_BIT(EXTI->IMR, EXTI_IMR_MR9);
 443              		.loc 1 102 9 view .LVU104
 444 005e 2368     		ldr	r3, [r4]
 445 0060 43F40073 		orr	r3, r3, #512
 446 0064 2360     		str	r3, [r4]
 103:Core/Src/init.c ****         SET_BIT(EXTI->RTSR, EXTI_RTSR_TR9);
 447              		.loc 1 103 9 view .LVU105
 448 0066 A368     		ldr	r3, [r4, #8]
 449 0068 43F40073 		orr	r3, r3, #512
 450 006c A360     		str	r3, [r4, #8]
 104:Core/Src/init.c ****         SET_BIT(EXTI->FTSR, EXTI_FTSR_TR9);
 451              		.loc 1 104 9 view .LVU106
 452 006e E368     		ldr	r3, [r4, #12]
 453 0070 43F40073 		orr	r3, r3, #512
 454 0074 E360     		str	r3, [r4, #12]
 105:Core/Src/init.c ****         NVIC_SetPriority(EXTI9_5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
 455              		.loc 1 105 9 view .LVU107
 456              	.LBB26:
 457              	.LBI26:
1884:CMSIS/Include/core_cm7.h **** {
 458              		.loc 2 1884 26 view .LVU108
 459              	.LBB27:
1886:CMSIS/Include/core_cm7.h **** }
 460              		.loc 2 1886 3 view .LVU109
1886:CMSIS/Include/core_cm7.h **** }
 461              		.loc 2 1886 26 is_stmt 0 view .LVU110
 462 0076 F868     		ldr	r0, [r7, #12]
 463              	.LBE27:
 464              	.LBE26:
 465              		.loc 1 105 9 view .LVU111
 466 0078 0022     		movs	r2, #0
 467 007a 1146     		mov	r1, r2
 468 007c C0F30220 		ubfx	r0, r0, #8, #3
 469 0080 FFF7FEFF 		bl	NVIC_EncodePriority
 470              	.LVL12:
 471              	.LBB28:
 472              	.LBI28:
2024:CMSIS/Include/core_cm7.h **** {
 473              		.loc 2 2024 22 is_stmt 1 view .LVU112
 474              	.LBB29:
2026:CMSIS/Include/core_cm7.h ****   {
 475              		.loc 2 2026 3 view .LVU113
2028:CMSIS/Include/core_cm7.h ****   }
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 48


 476              		.loc 2 2028 5 view .LVU114
2028:CMSIS/Include/core_cm7.h ****   }
 477              		.loc 2 2028 49 is_stmt 0 view .LVU115
 478 0084 0001     		lsls	r0, r0, #4
 479              	.LVL13:
2028:CMSIS/Include/core_cm7.h ****   }
 480              		.loc 2 2028 49 view .LVU116
 481 0086 C0B2     		uxtb	r0, r0
2028:CMSIS/Include/core_cm7.h ****   }
 482              		.loc 2 2028 47 view .LVU117
 483 0088 85F81703 		strb	r0, [r5, #791]
 484              	.LVL14:
2028:CMSIS/Include/core_cm7.h ****   }
 485              		.loc 2 2028 47 view .LVU118
 486              	.LBE29:
 487              	.LBE28:
 106:Core/Src/init.c ****         NVIC_EnableIRQ(EXTI9_5_IRQn);
 488              		.loc 1 106 9 is_stmt 1 view .LVU119
 489              	.LBB30:
 490              	.LBI30:
1896:CMSIS/Include/core_cm7.h **** {
 491              		.loc 2 1896 22 view .LVU120
 492              	.LBB31:
1898:CMSIS/Include/core_cm7.h ****   {
 493              		.loc 2 1898 3 view .LVU121
1900:CMSIS/Include/core_cm7.h ****   }
 494              		.loc 2 1900 5 view .LVU122
1900:CMSIS/Include/core_cm7.h ****   }
 495              		.loc 2 1900 43 is_stmt 0 view .LVU123
 496 008c 4FF40003 		mov	r3, #8388608
 497 0090 2B60     		str	r3, [r5]
 498              	.LVL15:
1900:CMSIS/Include/core_cm7.h ****   }
 499              		.loc 2 1900 43 view .LVU124
 500              	.LBE31:
 501              	.LBE30:
 107:Core/Src/init.c **** 
 108:Core/Src/init.c ****         MODIFY_REG(SYSCFG->EXTICR[3], SYSCFG_EXTICR4_EXTI12_Msk, SYSCFG_EXTICR4_EXTI12_PC);
 502              		.loc 1 108 9 is_stmt 1 view .LVU125
 503 0092 7369     		ldr	r3, [r6, #20]
 504 0094 23F00F03 		bic	r3, r3, #15
 505 0098 43F00203 		orr	r3, r3, #2
 506 009c 7361     		str	r3, [r6, #20]
 109:Core/Src/init.c ****         SET_BIT(EXTI->IMR, EXTI_IMR_MR12);
 507              		.loc 1 109 9 view .LVU126
 508 009e 2368     		ldr	r3, [r4]
 509 00a0 43F48053 		orr	r3, r3, #4096
 510 00a4 2360     		str	r3, [r4]
 110:Core/Src/init.c ****         SET_BIT(EXTI->RTSR, EXTI_RTSR_TR12);
 511              		.loc 1 110 9 view .LVU127
 512 00a6 A368     		ldr	r3, [r4, #8]
 513 00a8 43F48053 		orr	r3, r3, #4096
 514 00ac A360     		str	r3, [r4, #8]
 111:Core/Src/init.c ****         SET_BIT(EXTI->FTSR, EXTI_FTSR_TR12);
 515              		.loc 1 111 9 view .LVU128
 516 00ae E368     		ldr	r3, [r4, #12]
 517 00b0 43F48053 		orr	r3, r3, #4096
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 49


 518 00b4 E360     		str	r3, [r4, #12]
 112:Core/Src/init.c ****         NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
 519              		.loc 1 112 9 view .LVU129
 520              	.LBB32:
 521              	.LBI32:
1884:CMSIS/Include/core_cm7.h **** {
 522              		.loc 2 1884 26 view .LVU130
 523              	.LBB33:
1886:CMSIS/Include/core_cm7.h **** }
 524              		.loc 2 1886 3 view .LVU131
1886:CMSIS/Include/core_cm7.h **** }
 525              		.loc 2 1886 26 is_stmt 0 view .LVU132
 526 00b6 F868     		ldr	r0, [r7, #12]
 527              	.LBE33:
 528              	.LBE32:
 529              		.loc 1 112 9 view .LVU133
 530 00b8 0022     		movs	r2, #0
 531 00ba 1146     		mov	r1, r2
 532 00bc C0F30220 		ubfx	r0, r0, #8, #3
 533 00c0 FFF7FEFF 		bl	NVIC_EncodePriority
 534              	.LVL16:
 535              	.LBB34:
 536              	.LBI34:
2024:CMSIS/Include/core_cm7.h **** {
 537              		.loc 2 2024 22 is_stmt 1 view .LVU134
 538              	.LBB35:
2026:CMSIS/Include/core_cm7.h ****   {
 539              		.loc 2 2026 3 view .LVU135
2028:CMSIS/Include/core_cm7.h ****   }
 540              		.loc 2 2028 5 view .LVU136
2028:CMSIS/Include/core_cm7.h ****   }
 541              		.loc 2 2028 49 is_stmt 0 view .LVU137
 542 00c4 0001     		lsls	r0, r0, #4
 543              	.LVL17:
2028:CMSIS/Include/core_cm7.h ****   }
 544              		.loc 2 2028 49 view .LVU138
 545 00c6 C0B2     		uxtb	r0, r0
2028:CMSIS/Include/core_cm7.h ****   }
 546              		.loc 2 2028 47 view .LVU139
 547 00c8 85F82803 		strb	r0, [r5, #808]
 548              	.LVL18:
2028:CMSIS/Include/core_cm7.h ****   }
 549              		.loc 2 2028 47 view .LVU140
 550              	.LBE35:
 551              	.LBE34:
 113:Core/Src/init.c ****         NVIC_EnableIRQ(EXTI15_10_IRQn);
 552              		.loc 1 113 9 is_stmt 1 view .LVU141
 553              	.LBB36:
 554              	.LBI36:
1896:CMSIS/Include/core_cm7.h **** {
 555              		.loc 2 1896 22 view .LVU142
 556              	.LBB37:
1898:CMSIS/Include/core_cm7.h ****   {
 557              		.loc 2 1898 3 view .LVU143
1900:CMSIS/Include/core_cm7.h ****   }
 558              		.loc 2 1900 5 view .LVU144
1900:CMSIS/Include/core_cm7.h ****   }
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 50


 559              		.loc 2 1900 43 is_stmt 0 view .LVU145
 560 00cc 4FF48073 		mov	r3, #256
 561 00d0 6B60     		str	r3, [r5, #4]
 562              	.LVL19:
1900:CMSIS/Include/core_cm7.h ****   }
 563              		.loc 2 1900 43 view .LVU146
 564              	.LBE37:
 565              	.LBE36:
 114:Core/Src/init.c **** }
 566              		.loc 1 114 1 view .LVU147
 567 00d2 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 568              	.L19:
 569              		.align	2
 570              	.L18:
 571 00d4 00380240 		.word	1073887232
 572 00d8 00380140 		.word	1073821696
 573 00dc 003C0140 		.word	1073822720
 574 00e0 00ED00E0 		.word	-536810240
 575 00e4 00E100E0 		.word	-536813312
 576              		.cfi_endproc
 577              	.LFE143:
 579              		.section	.text.SysTick_Init,"ax",%progbits
 580              		.align	1
 581              		.global	SysTick_Init
 582              		.syntax unified
 583              		.thumb
 584              		.thumb_func
 586              	SysTick_Init:
 587              	.LFB144:
 115:Core/Src/init.c **** void SysTick_Init(void)
 116:Core/Src/init.c **** {
 588              		.loc 1 116 1 is_stmt 1 view -0
 589              		.cfi_startproc
 590              		@ args = 0, pretend = 0, frame = 0
 591              		@ frame_needed = 0, uses_anonymous_args = 0
 592              		@ link register save eliminated.
 117:Core/Src/init.c ****         CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk);                                     // 
 593              		.loc 1 117 9 view .LVU149
 594 0000 4FF0E023 		mov	r3, #-536813568
 595 0004 1A69     		ldr	r2, [r3, #16]
 596 0006 22F00102 		bic	r2, r2, #1
 597 000a 1A61     		str	r2, [r3, #16]
 118:Core/Src/init.c ****         SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);                                      // 
 598              		.loc 1 118 9 view .LVU150
 599 000c 1A69     		ldr	r2, [r3, #16]
 600 000e 42F00202 		orr	r2, r2, #2
 601 0012 1A61     		str	r2, [r3, #16]
 119:Core/Src/init.c ****         SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);                                    // 
 602              		.loc 1 119 9 view .LVU151
 603 0014 1A69     		ldr	r2, [r3, #16]
 604 0016 42F00402 		orr	r2, r2, #4
 605 001a 1A61     		str	r2, [r3, #16]
 120:Core/Src/init.c ****         MODIFY_REG(SysTick->LOAD, SysTick_LOAD_RELOAD_Msk, 179999 << SysTick_LOAD_RELOAD_Pos); // 
 606              		.loc 1 120 9 view .LVU152
 607 001c 5A69     		ldr	r2, [r3, #20]
 608 001e 02F07F42 		and	r2, r2, #-16777216
 609 0022 0649     		ldr	r1, .L21
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 51


 610 0024 0A43     		orrs	r2, r2, r1
 611 0026 5A61     		str	r2, [r3, #20]
 121:Core/Src/init.c ****         MODIFY_REG(SysTick->VAL, SysTick_VAL_CURRENT_Msk, 179999 << SysTick_VAL_CURRENT_Pos);  // 
 612              		.loc 1 121 9 view .LVU153
 613 0028 9A69     		ldr	r2, [r3, #24]
 614 002a 02F07F42 		and	r2, r2, #-16777216
 615 002e 0A43     		orrs	r2, r2, r1
 616 0030 9A61     		str	r2, [r3, #24]
 122:Core/Src/init.c ****         SET_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk);                                       // 
 617              		.loc 1 122 9 view .LVU154
 618 0032 1A69     		ldr	r2, [r3, #16]
 619 0034 42F00102 		orr	r2, r2, #1
 620 0038 1A61     		str	r2, [r3, #16]
 123:Core/Src/init.c **** }...
 621              		.loc 1 123 1 is_stmt 0 view .LVU155
 622 003a 7047     		bx	lr
 623              	.L22:
 624              		.align	2
 625              	.L21:
 626 003c 1FBF0200 		.word	179999
 627              		.cfi_endproc
 628              	.LFE144:
 630              		.text
 631              	.Letext0:
 632              		.file 3 "CMSIS/Devices/.\\stm32f767xx.h"
 633              		.file 4 "C:\\ST\\STM32CubeCLT_1.17.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 634              		.file 5 "C:\\ST\\STM32CubeCLT_1.17.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 635              		.file 6 "CMSIS/Devices/.\\stm32f7xx.h"
ARM GAS  C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s 			page 52


DEFINED SYMBOLS
                            *ABS*:00000000 init.c
C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s:20     .text.NVIC_EncodePriority:00000000 $t
C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s:25     .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s:88     .text.RCC_Ini:00000000 $t
C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s:94     .text.RCC_Ini:00000000 RCC_Ini
C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s:246    .text.RCC_Ini:00000100 $d
C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s:253    .text.GPIO_Ini:00000000 $t
C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s:259    .text.GPIO_Ini:00000000 GPIO_Ini
C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s:338    .text.GPIO_Ini:0000008c $d
C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s:344    .text.ITR_Ini:00000000 $t
C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s:350    .text.ITR_Ini:00000000 ITR_Ini
C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s:571    .text.ITR_Ini:000000d4 $d
C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s:580    .text.SysTick_Init:00000000 $t
C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s:586    .text.SysTick_Init:00000000 SysTick_Init
C:\Users\mns94\AppData\Local\Temp\ccmbR5Cp.s:626    .text.SysTick_Init:0000003c $d

NO UNDEFINED SYMBOLS
