// Seed: 2254532405
module module_0 (
    input  tri0  id_0,
    input  wor   id_1,
    input  wand  id_2,
    input  tri   id_3,
    output tri0  id_4,
    input  tri0  id_5,
    output uwire id_6,
    input  tri   id_7,
    input  tri0  id_8,
    output tri   id_9,
    input  uwire id_10,
    input  uwire id_11,
    output tri   id_12
);
  wire id_14;
  wire id_15, id_16, id_17, id_18;
endmodule
module module_1 (
    output tri  id_0,
    input  wire id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    input  tri  id_4
);
  logic id_6, id_7, id_8, id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_0,
      id_3,
      id_0,
      id_1,
      id_3,
      id_0,
      id_4,
      id_4,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
