# ECE462-FinalProject
L1 cache implementation for MIPS processor.

Original processor created in ECE369A by Andre Schreiber (Lab Partner: Emiliano Mendez).
Modified to incorporate LRU L1 cache by Andre Schreiber, Erin Ok, Ian Bell, Ramon Driesen, and William Hentig.
