# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3 \
    name w_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename w_0 \
    op interface \
    ports { w_0_address0 { O 4 vector } w_0_ce0 { O 1 bit } w_0_we0 { O 1 bit } w_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'w_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4 \
    name w_01 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename w_01 \
    op interface \
    ports { w_01_address0 { O 4 vector } w_01_ce0 { O 1 bit } w_01_we0 { O 1 bit } w_01_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'w_01'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name w_02 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename w_02 \
    op interface \
    ports { w_02_address0 { O 4 vector } w_02_ce0 { O 1 bit } w_02_we0 { O 1 bit } w_02_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'w_02'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name w_03 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename w_03 \
    op interface \
    ports { w_03_address0 { O 4 vector } w_03_ce0 { O 1 bit } w_03_we0 { O 1 bit } w_03_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'w_03'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name w_014 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename w_014 \
    op interface \
    ports { w_014_address0 { O 4 vector } w_014_ce0 { O 1 bit } w_014_we0 { O 1 bit } w_014_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'w_014'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name w_015 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename w_015 \
    op interface \
    ports { w_015_address0 { O 4 vector } w_015_ce0 { O 1 bit } w_015_we0 { O 1 bit } w_015_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'w_015'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name w_016 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename w_016 \
    op interface \
    ports { w_016_address0 { O 4 vector } w_016_ce0 { O 1 bit } w_016_we0 { O 1 bit } w_016_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'w_016'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name w_017 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename w_017 \
    op interface \
    ports { w_017_address0 { O 4 vector } w_017_ce0 { O 1 bit } w_017_we0 { O 1 bit } w_017_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'w_017'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name w_028 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename w_028 \
    op interface \
    ports { w_028_address0 { O 4 vector } w_028_ce0 { O 1 bit } w_028_we0 { O 1 bit } w_028_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'w_028'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name w_029 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename w_029 \
    op interface \
    ports { w_029_address0 { O 4 vector } w_029_ce0 { O 1 bit } w_029_we0 { O 1 bit } w_029_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'w_029'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name w_0210 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename w_0210 \
    op interface \
    ports { w_0210_address0 { O 4 vector } w_0210_ce0 { O 1 bit } w_0210_we0 { O 1 bit } w_0210_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'w_0210'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name w_0211 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename w_0211 \
    op interface \
    ports { w_0211_address0 { O 4 vector } w_0211_ce0 { O 1 bit } w_0211_we0 { O 1 bit } w_0211_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'w_0211'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name w_0312 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename w_0312 \
    op interface \
    ports { w_0312_address0 { O 4 vector } w_0312_ce0 { O 1 bit } w_0312_we0 { O 1 bit } w_0312_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'w_0312'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name w_0313 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename w_0313 \
    op interface \
    ports { w_0313_address0 { O 4 vector } w_0313_ce0 { O 1 bit } w_0313_we0 { O 1 bit } w_0313_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'w_0313'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name w_0314 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename w_0314 \
    op interface \
    ports { w_0314_address0 { O 4 vector } w_0314_ce0 { O 1 bit } w_0314_we0 { O 1 bit } w_0314_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'w_0314'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name w_0315 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename w_0315 \
    op interface \
    ports { w_0315_address0 { O 4 vector } w_0315_ce0 { O 1 bit } w_0315_we0 { O 1 bit } w_0315_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'w_0315'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name In_ddr \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_In_ddr \
    op interface \
    ports { m_axi_In_ddr_AWVALID { O 1 bit } m_axi_In_ddr_AWREADY { I 1 bit } m_axi_In_ddr_AWADDR { O 64 vector } m_axi_In_ddr_AWID { O 1 vector } m_axi_In_ddr_AWLEN { O 32 vector } m_axi_In_ddr_AWSIZE { O 3 vector } m_axi_In_ddr_AWBURST { O 2 vector } m_axi_In_ddr_AWLOCK { O 2 vector } m_axi_In_ddr_AWCACHE { O 4 vector } m_axi_In_ddr_AWPROT { O 3 vector } m_axi_In_ddr_AWQOS { O 4 vector } m_axi_In_ddr_AWREGION { O 4 vector } m_axi_In_ddr_AWUSER { O 1 vector } m_axi_In_ddr_WVALID { O 1 bit } m_axi_In_ddr_WREADY { I 1 bit } m_axi_In_ddr_WDATA { O 32 vector } m_axi_In_ddr_WSTRB { O 4 vector } m_axi_In_ddr_WLAST { O 1 bit } m_axi_In_ddr_WID { O 1 vector } m_axi_In_ddr_WUSER { O 1 vector } m_axi_In_ddr_ARVALID { O 1 bit } m_axi_In_ddr_ARREADY { I 1 bit } m_axi_In_ddr_ARADDR { O 64 vector } m_axi_In_ddr_ARID { O 1 vector } m_axi_In_ddr_ARLEN { O 32 vector } m_axi_In_ddr_ARSIZE { O 3 vector } m_axi_In_ddr_ARBURST { O 2 vector } m_axi_In_ddr_ARLOCK { O 2 vector } m_axi_In_ddr_ARCACHE { O 4 vector } m_axi_In_ddr_ARPROT { O 3 vector } m_axi_In_ddr_ARQOS { O 4 vector } m_axi_In_ddr_ARREGION { O 4 vector } m_axi_In_ddr_ARUSER { O 1 vector } m_axi_In_ddr_RVALID { I 1 bit } m_axi_In_ddr_RREADY { O 1 bit } m_axi_In_ddr_RDATA { I 32 vector } m_axi_In_ddr_RLAST { I 1 bit } m_axi_In_ddr_RID { I 1 vector } m_axi_In_ddr_RUSER { I 1 vector } m_axi_In_ddr_RRESP { I 2 vector } m_axi_In_ddr_BVALID { I 1 bit } m_axi_In_ddr_BREADY { O 1 bit } m_axi_In_ddr_BRESP { I 2 vector } m_axi_In_ddr_BID { I 1 vector } m_axi_In_ddr_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name W_ddr \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_W_ddr \
    op interface \
    ports { m_axi_W_ddr_AWVALID { O 1 bit } m_axi_W_ddr_AWREADY { I 1 bit } m_axi_W_ddr_AWADDR { O 64 vector } m_axi_W_ddr_AWID { O 1 vector } m_axi_W_ddr_AWLEN { O 32 vector } m_axi_W_ddr_AWSIZE { O 3 vector } m_axi_W_ddr_AWBURST { O 2 vector } m_axi_W_ddr_AWLOCK { O 2 vector } m_axi_W_ddr_AWCACHE { O 4 vector } m_axi_W_ddr_AWPROT { O 3 vector } m_axi_W_ddr_AWQOS { O 4 vector } m_axi_W_ddr_AWREGION { O 4 vector } m_axi_W_ddr_AWUSER { O 1 vector } m_axi_W_ddr_WVALID { O 1 bit } m_axi_W_ddr_WREADY { I 1 bit } m_axi_W_ddr_WDATA { O 32 vector } m_axi_W_ddr_WSTRB { O 4 vector } m_axi_W_ddr_WLAST { O 1 bit } m_axi_W_ddr_WID { O 1 vector } m_axi_W_ddr_WUSER { O 1 vector } m_axi_W_ddr_ARVALID { O 1 bit } m_axi_W_ddr_ARREADY { I 1 bit } m_axi_W_ddr_ARADDR { O 64 vector } m_axi_W_ddr_ARID { O 1 vector } m_axi_W_ddr_ARLEN { O 32 vector } m_axi_W_ddr_ARSIZE { O 3 vector } m_axi_W_ddr_ARBURST { O 2 vector } m_axi_W_ddr_ARLOCK { O 2 vector } m_axi_W_ddr_ARCACHE { O 4 vector } m_axi_W_ddr_ARPROT { O 3 vector } m_axi_W_ddr_ARQOS { O 4 vector } m_axi_W_ddr_ARREGION { O 4 vector } m_axi_W_ddr_ARUSER { O 1 vector } m_axi_W_ddr_RVALID { I 1 bit } m_axi_W_ddr_RREADY { O 1 bit } m_axi_W_ddr_RDATA { I 32 vector } m_axi_W_ddr_RLAST { I 1 bit } m_axi_W_ddr_RID { I 1 vector } m_axi_W_ddr_RUSER { I 1 vector } m_axi_W_ddr_RRESP { I 2 vector } m_axi_W_ddr_BVALID { I 1 bit } m_axi_W_ddr_BREADY { O 1 bit } m_axi_W_ddr_BRESP { I 2 vector } m_axi_W_ddr_BID { I 1 vector } m_axi_W_ddr_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


