// Seed: 1544435906
module module_0;
  assign id_1 = 1;
  assign id_1 = 1'd0;
endmodule
module module_1 (
    input wor id_0
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0();
  always
    if (1 == id_2) begin
      id_2 <= #1 id_3 !== id_2;
      id_5[1] <= 1;
    end else @(1 or posedge id_2) if (1) id_2 = 1;
  wire id_6;
  wire id_7;
endmodule
