module top
#(parameter param258 = (-((8'hb5) ? ((|(7'h42)) ? (8'hb2) : (((7'h43) ? (8'hbb) : (7'h40)) | {(8'hb9), (8'hb1)})) : (((^~(8'h9e)) - (~(8'ha1))) && (((8'haf) ? (8'h9c) : (8'ha8)) ? ((8'ha6) ? (8'h9d) : (8'ha7)) : ((8'hb1) ? (8'h9e) : (8'hb7)))))), 
parameter param259 = param258)
(y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h31e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h6):(1'h0)] wire0;
  input wire signed [(4'hc):(1'h0)] wire1;
  input wire [(5'h10):(1'h0)] wire2;
  input wire signed [(5'h13):(1'h0)] wire3;
  wire [(2'h3):(1'h0)] wire257;
  wire [(2'h2):(1'h0)] wire256;
  wire signed [(4'h8):(1'h0)] wire239;
  wire [(5'h12):(1'h0)] wire238;
  wire signed [(5'h11):(1'h0)] wire237;
  wire [(5'h15):(1'h0)] wire233;
  wire signed [(5'h12):(1'h0)] wire4;
  wire signed [(5'h11):(1'h0)] wire24;
  wire signed [(5'h15):(1'h0)] wire25;
  wire [(5'h12):(1'h0)] wire213;
  reg signed [(4'hf):(1'h0)] reg255 = (1'h0);
  reg [(4'h9):(1'h0)] reg254 = (1'h0);
  reg [(4'hd):(1'h0)] reg253 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg252 = (1'h0);
  reg signed [(4'he):(1'h0)] reg251 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg250 = (1'h0);
  reg [(4'he):(1'h0)] reg249 = (1'h0);
  reg [(5'h15):(1'h0)] reg248 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg247 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg246 = (1'h0);
  reg [(4'hf):(1'h0)] reg245 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg244 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg243 = (1'h0);
  reg [(4'hf):(1'h0)] reg242 = (1'h0);
  reg [(3'h4):(1'h0)] reg241 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg240 = (1'h0);
  reg [(3'h7):(1'h0)] reg236 = (1'h0);
  reg [(3'h4):(1'h0)] reg235 = (1'h0);
  reg signed [(4'he):(1'h0)] reg234 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg232 = (1'h0);
  reg [(3'h7):(1'h0)] reg231 = (1'h0);
  reg [(4'hc):(1'h0)] reg230 = (1'h0);
  reg [(5'h10):(1'h0)] reg229 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg228 = (1'h0);
  reg [(4'h9):(1'h0)] reg227 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg226 = (1'h0);
  reg [(3'h5):(1'h0)] reg225 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg224 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg223 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg222 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg221 = (1'h0);
  reg [(4'h9):(1'h0)] reg220 = (1'h0);
  reg [(4'he):(1'h0)] reg219 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg218 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg217 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg216 = (1'h0);
  reg [(3'h6):(1'h0)] reg215 = (1'h0);
  reg [(5'h15):(1'h0)] reg23 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg22 = (1'h0);
  reg [(3'h6):(1'h0)] reg21 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg20 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg19 = (1'h0);
  reg [(5'h10):(1'h0)] reg18 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg17 = (1'h0);
  reg [(5'h10):(1'h0)] reg16 = (1'h0);
  reg [(4'h9):(1'h0)] reg15 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg14 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg13 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg12 = (1'h0);
  reg [(5'h13):(1'h0)] reg11 = (1'h0);
  reg [(4'hc):(1'h0)] reg10 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg9 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg8 = (1'h0);
  reg [(4'hb):(1'h0)] reg7 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg6 = (1'h0);
  reg signed [(4'he):(1'h0)] reg5 = (1'h0);
  assign y = {wire257,
                 wire256,
                 wire239,
                 wire238,
                 wire237,
                 wire233,
                 wire4,
                 wire24,
                 wire25,
                 wire213,
                 reg255,
                 reg254,
                 reg253,
                 reg252,
                 reg251,
                 reg250,
                 reg249,
                 reg248,
                 reg247,
                 reg246,
                 reg245,
                 reg244,
                 reg243,
                 reg242,
                 reg241,
                 reg240,
                 reg236,
                 reg235,
                 reg234,
                 reg232,
                 reg231,
                 reg230,
                 reg229,
                 reg228,
                 reg227,
                 reg226,
                 reg225,
                 reg224,
                 reg223,
                 reg222,
                 reg221,
                 reg220,
                 reg219,
                 reg218,
                 reg217,
                 reg216,
                 reg215,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 (1'h0)};
  assign wire4 = wire3[(4'hc):(2'h2)];
  always
    @(posedge clk) begin
      reg5 <= (+wire0);
      if (($signed($unsigned((~&wire1[(1'h0):(1'h0)]))) >>> $unsigned(({$unsigned((8'hb1))} <= $signed((-wire4))))))
        begin
          reg6 <= wire1;
          reg7 <= ((^~(&reg5)) + reg6[(4'hf):(3'h7)]);
          reg8 <= {wire3[(5'h10):(3'h5)],
              ($unsigned((&(~|wire0))) | {(wire0 ?
                      wire0[(3'h4):(1'h1)] : ((8'hbe) ? wire4 : wire0)),
                  (+(wire0 | wire3))})};
          reg9 <= ((reg8 & (~|{(&reg6)})) ?
              $signed((8'hb3)) : ({wire3} + reg8));
          reg10 <= reg8;
        end
      else
        begin
          reg6 <= $signed(reg8);
          if ($signed(reg7))
            begin
              reg7 <= (($unsigned($unsigned((reg6 ?
                  reg7 : (7'h40)))) ~^ wire3) < (~&{(|$unsigned(reg7)),
                  $signed({reg8})}));
              reg8 <= ((^~$signed($unsigned(wire3[(2'h2):(1'h0)]))) - (reg6 + (~$signed((wire4 ?
                  reg6 : reg6)))));
              reg9 <= $unsigned(reg8[(4'hd):(2'h3)]);
            end
          else
            begin
              reg7 <= $unsigned(reg9[(3'h5):(2'h2)]);
              reg8 <= wire3[(5'h10):(3'h7)];
            end
          reg10 <= (wire3[(1'h0):(1'h0)] < reg10);
          if ((^(~{$unsigned($unsigned(wire2))})))
            begin
              reg11 <= $signed(reg7);
              reg12 <= ((reg10[(4'hb):(1'h0)] | (~&(!(wire4 ?
                  wire1 : wire4)))) > reg9[(3'h4):(1'h1)]);
            end
          else
            begin
              reg11 <= $signed(reg7);
              reg12 <= ($signed({reg9[(1'h0):(1'h0)]}) + $signed($unsigned($signed(((8'haa) && reg9)))));
              reg13 <= (reg7[(4'h8):(3'h5)] ?
                  ((^~((&reg8) && (-reg7))) >>> reg9) : (($unsigned($signed((8'hb4))) ?
                          (((8'hb2) <= reg6) ?
                              wire1 : ((7'h40) ?
                                  reg5 : wire4)) : $unsigned($unsigned(reg12))) ?
                      ($signed(((8'h9c) ^~ reg9)) ?
                          $unsigned($signed(reg5)) : (!reg10)) : wire0[(2'h2):(2'h2)]));
              reg14 <= $signed(wire0[(1'h1):(1'h0)]);
            end
        end
      reg15 <= (reg7 - {({$unsigned(reg6),
              reg8} || $unsigned(wire4[(4'h8):(4'h8)])),
          ((&reg8[(2'h2):(1'h0)]) * ((+(8'h9e)) ?
              (reg13 ? wire1 : (8'hbc)) : ((8'ha6) ? wire4 : reg9)))});
      reg16 <= $signed(reg9[(3'h6):(1'h0)]);
      if ($signed(reg6))
        begin
          reg17 <= {reg13, wire2};
        end
      else
        begin
          reg17 <= wire3[(4'h8):(4'h8)];
          if (((reg8[(2'h2):(1'h0)] == {reg13[(2'h2):(2'h2)],
              {(&wire0)}}) >> (reg15[(3'h7):(1'h1)] == (~&(reg12 != reg16)))))
            begin
              reg18 <= ({wire3[(3'h4):(1'h1)],
                  $unsigned($signed(reg9))} << reg6[(1'h1):(1'h0)]);
              reg19 <= (|reg15);
              reg20 <= $unsigned(reg19);
            end
          else
            begin
              reg18 <= (~^$unsigned($unsigned((-$signed(wire3)))));
              reg19 <= wire0[(2'h3):(1'h0)];
              reg20 <= $unsigned($signed(reg9));
              reg21 <= $unsigned((reg11 ?
                  (($signed(reg9) != $signed((8'ha5))) + (((8'h9c) ?
                          reg17 : wire4) ?
                      (!reg10) : $unsigned(reg9))) : wire3));
              reg22 <= {reg11};
            end
          reg23 <= (reg21 <<< ($signed((~|{wire2, reg8})) - ($signed((wire4 ?
                  reg20 : reg16)) ?
              $signed(((8'hb2) >>> wire4)) : reg9[(1'h0):(1'h0)])));
        end
    end
  assign wire24 = {$signed((!(8'h9d)))};
  assign wire25 = wire1[(1'h1):(1'h1)];
  module26 #() modinst214 (wire213, clk, reg13, reg11, reg19, reg23, wire4);
  always
    @(posedge clk) begin
      reg215 <= ((reg7[(2'h3):(2'h3)] ?
          (reg11[(4'hc):(4'h8)] ?
              reg14[(2'h3):(2'h2)] : {((8'had) >= reg9)}) : {(8'hac)}) <= {({(reg20 ~^ reg9),
                  $unsigned(reg8)} ?
              ((reg21 ?
                  wire3 : (8'h9d)) ^~ wire25[(5'h10):(4'hb)]) : $unsigned(reg15))});
      if ((reg12 <<< ((reg23[(4'hf):(4'hf)] < wire3[(5'h13):(5'h10)]) ?
          $signed(wire1[(3'h6):(3'h4)]) : {reg8, reg5})))
        begin
          if (wire2)
            begin
              reg216 <= wire1;
              reg217 <= reg9[(3'h4):(1'h1)];
              reg218 <= (reg23 | (!reg21[(2'h2):(2'h2)]));
              reg219 <= reg9;
            end
          else
            begin
              reg216 <= (7'h43);
            end
          reg220 <= (~^reg5);
          if ($unsigned(reg20))
            begin
              reg221 <= reg13;
              reg222 <= {$unsigned({{(reg215 >>> wire2), $unsigned(reg22)},
                      ((wire4 ^~ wire0) ?
                          $signed(reg18) : wire3[(4'he):(4'ha)])})};
              reg223 <= (+(|({$signed(reg15)} ?
                  ({reg14} ?
                      (-reg216) : reg11[(3'h6):(2'h3)]) : reg221[(4'hf):(3'h6)])));
            end
          else
            begin
              reg221 <= reg10[(3'h5):(1'h1)];
              reg222 <= (~^($signed(reg21[(2'h2):(1'h0)]) ^ $unsigned(((reg220 && reg21) - (reg23 * reg219)))));
            end
        end
      else
        begin
          reg216 <= (~reg9[(1'h1):(1'h0)]);
          reg217 <= wire0;
          if (($signed(wire213[(4'h9):(2'h2)]) <= ($signed((^(&reg216))) && wire1[(3'h5):(1'h0)])))
            begin
              reg218 <= wire4[(3'h4):(1'h0)];
            end
          else
            begin
              reg218 <= (((((reg217 ? (8'h9d) : wire213) ?
                      (+reg21) : reg19[(3'h4):(1'h0)]) - (reg18 - (reg217 & (8'hbf)))) & ((wire25 <<< $signed(reg19)) ?
                      $signed($unsigned(reg215)) : reg23[(4'hb):(1'h0)])) ?
                  $signed((!$signed((reg220 & reg216)))) : wire1);
            end
          reg219 <= reg221[(4'he):(4'ha)];
          if (reg13[(4'hb):(1'h0)])
            begin
              reg220 <= $signed((wire3[(1'h1):(1'h1)] >>> ($unsigned($signed(reg220)) >> (^(^reg17)))));
              reg221 <= $signed($signed(($unsigned((reg6 ?
                  wire4 : (8'h9d))) ^ {{(8'hb0), reg219}, $unsigned(wire4)})));
              reg222 <= (reg11[(4'ha):(1'h0)] >= $signed(((reg23[(3'h4):(3'h4)] >= reg6[(4'ha):(3'h7)]) ?
                  $signed((reg219 && wire2)) : wire4[(4'hc):(4'hc)])));
              reg223 <= (~&(^~(~reg21)));
              reg224 <= (($signed(((|reg216) == (!reg217))) < (-wire0[(2'h2):(1'h0)])) ^~ ((wire25[(2'h2):(1'h0)] ?
                      ($unsigned(wire3) ?
                          reg223[(1'h0):(1'h0)] : $signed(reg16)) : $signed((!reg16))) ?
                  ((reg17 ? {reg13, wire2} : (reg22 ? wire213 : wire25)) ?
                      (((8'ha5) != reg218) < (reg216 > reg20)) : $signed((^~reg17))) : (((8'hb7) >> $unsigned(wire25)) != $signed($unsigned((8'hb8))))));
            end
          else
            begin
              reg220 <= reg13;
              reg221 <= (&(($signed($unsigned(reg18)) >> $unsigned((~^reg223))) ?
                  $signed(reg22[(1'h1):(1'h1)]) : reg6));
              reg222 <= (((!((~&wire213) ? (&reg12) : reg14)) ?
                      (~^reg22) : (wire2 ?
                          {{reg224, wire25}, reg23} : reg22[(2'h2):(1'h1)])) ?
                  $signed((8'h9c)) : ($signed(wire25) << $signed(reg9[(1'h1):(1'h1)])));
            end
        end
      if ((($unsigned($unsigned(reg20[(2'h2):(1'h1)])) || ((7'h42) << wire3[(3'h5):(3'h4)])) ?
          $signed($signed(reg17)) : (((^(^~reg215)) ?
                  ({reg216} ? $unsigned(reg12) : (~&wire1)) : (^(wire2 ?
                      reg15 : (8'ha6)))) ?
              {(8'haa)} : $unsigned(reg7[(1'h0):(1'h0)]))))
        begin
          reg225 <= (8'ha5);
          reg226 <= $unsigned((!((+{reg216}) - $signed((reg20 > reg7)))));
          if (($unsigned(($signed($unsigned(reg15)) ?
                  {{wire4}, $unsigned(reg7)} : $signed($unsigned(reg7)))) ?
              ($signed({reg18[(4'hf):(3'h5)]}) <= $signed(reg216)) : $signed({{((8'hb1) ?
                          wire0 : reg17),
                      reg23[(4'hd):(3'h6)]}})))
            begin
              reg227 <= ($signed((reg220[(3'h7):(3'h7)] ?
                      (~(reg7 ? reg12 : reg6)) : wire24)) ?
                  $unsigned($unsigned($unsigned($signed((8'ha8))))) : $unsigned({$signed($unsigned(reg216))}));
              reg228 <= ((+$unsigned($signed(reg220))) ?
                  (~&($unsigned((+reg18)) ?
                      (reg12[(1'h0):(1'h0)] ~^ (8'hab)) : reg9[(1'h0):(1'h0)])) : $signed((~$unsigned((reg16 ?
                      reg221 : reg7)))));
              reg229 <= $unsigned(reg222[(2'h3):(2'h3)]);
            end
          else
            begin
              reg227 <= (^~(!(!(-(8'hb3)))));
              reg228 <= reg216[(4'hd):(3'h7)];
              reg229 <= {(!$signed({(-reg20), (~&reg21)}))};
              reg230 <= reg19;
            end
          reg231 <= reg8[(3'h4):(2'h2)];
        end
      else
        begin
          reg225 <= $signed(reg220);
          reg226 <= (!{($signed({reg19}) >= $unsigned($unsigned((8'hb4))))});
          if (reg8[(4'hb):(3'h7)])
            begin
              reg227 <= {$unsigned($signed($signed(reg5)))};
              reg228 <= reg220;
              reg229 <= reg14[(4'ha):(2'h2)];
              reg230 <= ((($signed((8'hb3)) >> $signed((reg227 ?
                          reg13 : (8'ha3)))) ?
                      reg14 : $unsigned(reg215)) ?
                  reg15[(1'h1):(1'h1)] : reg15[(2'h2):(1'h0)]);
            end
          else
            begin
              reg227 <= {((reg5 ?
                      (reg228[(1'h1):(1'h1)] ?
                          wire3[(5'h12):(3'h7)] : reg13[(4'hb):(3'h7)]) : (wire3[(4'hd):(3'h6)] ?
                          {reg13, (8'ha0)} : (reg15 ?
                              reg15 : (8'hab)))) > $unsigned({wire0[(1'h1):(1'h1)]})),
                  reg230[(3'h4):(2'h2)]};
              reg228 <= $signed(wire24);
              reg229 <= {(($signed($unsigned(wire3)) ?
                          reg12[(2'h2):(1'h1)] : (+(wire1 ?
                              (7'h41) : (8'h9d)))) ?
                      reg227[(3'h6):(1'h1)] : ($unsigned(reg20) * (!$unsigned(reg16))))};
              reg230 <= ((reg12[(1'h0):(1'h0)] != {$unsigned(reg222),
                      (8'ha8)}) ?
                  (|$signed($signed({reg19}))) : (reg18 ?
                      reg227 : reg15[(3'h6):(3'h5)]));
              reg231 <= (8'ha3);
            end
        end
      reg232 <= $signed($unsigned((|reg10)));
    end
  assign wire233 = $signed((((-(reg223 | reg5)) << reg22[(2'h2):(1'h1)]) ?
                       ((!reg15[(3'h4):(3'h4)]) ?
                           $signed($signed(reg232)) : (reg16 ?
                               (^~reg229) : (~reg219))) : ($signed(reg20[(4'ha):(2'h3)]) ?
                           $signed((^~reg228)) : reg218)));
  always
    @(posedge clk) begin
      reg234 <= (!(7'h41));
      reg235 <= (+(({(+(8'hb2)), {reg16, wire4}} <<< reg216[(4'he):(2'h3)]) ?
          {reg226[(1'h1):(1'h1)]} : $unsigned((reg222[(2'h2):(1'h1)] ^~ reg222[(3'h4):(1'h1)]))));
      reg236 <= (~|$signed((reg20 ?
          (+$signed((8'haf))) : reg19[(4'h8):(3'h4)])));
    end
  assign wire237 = reg232;
  assign wire238 = $signed($signed(reg6));
  assign wire239 = reg218;
  always
    @(posedge clk) begin
      if ($signed(((((^reg12) & $signed((8'haa))) ?
              $signed(reg21[(3'h4):(3'h4)]) : $signed((!wire25))) ?
          ((7'h42) ?
              {reg17, reg235} : $unsigned((reg22 ?
                  reg11 : wire213))) : $signed((reg225 ?
              reg223[(2'h3):(2'h3)] : reg11[(3'h5):(1'h1)])))))
        begin
          reg240 <= (({(wire0 ?
                      (wire213 ?
                          reg227 : wire24) : $unsigned(reg215))} || reg7[(3'h6):(1'h0)]) ?
              $signed($signed($signed((~^reg13)))) : (reg6 << $unsigned((wire4 <<< $unsigned((8'hbb))))));
          if ({$unsigned((reg223[(2'h3):(1'h1)] >> $signed(reg235))),
              $unsigned((8'ha3))})
            begin
              reg241 <= {{((8'hbe) ? (^{(8'hb6)}) : (~(~reg232))),
                      {$signed($signed(reg7)),
                          ({reg225, (8'h9f)} ?
                              (reg236 == reg12) : $unsigned(reg236))}}};
              reg242 <= (((!((reg224 >> wire1) ?
                      (reg220 | (8'haa)) : $signed(reg230))) ?
                  (^(^reg232[(3'h4):(2'h3)])) : $signed((reg225[(2'h3):(2'h2)] & (reg225 ?
                      (8'hae) : reg235)))) ^~ $signed(wire25));
            end
          else
            begin
              reg241 <= reg23[(4'ha):(1'h0)];
              reg242 <= reg17;
            end
        end
      else
        begin
          reg240 <= reg11;
          if ({$signed((((reg20 ? reg242 : reg13) <= (reg228 * wire25)) ?
                  (~$unsigned(reg218)) : ((wire233 & wire213) >>> $unsigned(reg215)))),
              {reg19, reg11[(1'h0):(1'h0)]}})
            begin
              reg241 <= (~^$signed((((reg217 == reg231) || reg17[(3'h5):(1'h1)]) ?
                  {reg221,
                      (wire238 >>> (8'hb4))} : ($signed(wire24) >= (~^reg6)))));
              reg242 <= wire3;
            end
          else
            begin
              reg241 <= reg230;
              reg242 <= $unsigned(reg232[(2'h2):(1'h0)]);
              reg243 <= $signed(reg216[(3'h5):(3'h5)]);
            end
          if ($signed((&reg234[(4'ha):(4'ha)])))
            begin
              reg244 <= (^reg234[(1'h0):(1'h0)]);
              reg245 <= $unsigned({{reg17, (~(wire238 == wire237))},
                  (~&(~&{(8'haa)}))});
              reg246 <= ((($unsigned((reg21 ?
                      reg6 : reg234)) ^ (&(wire24 << (8'hb1)))) || reg241[(1'h1):(1'h0)]) ?
                  $unsigned((&reg7)) : ((($unsigned((8'ha6)) | $signed((8'hb8))) ?
                      ((8'hb4) >>> (wire0 ~^ reg17)) : (reg236[(2'h2):(1'h1)] * ((8'h9c) ?
                          reg21 : (8'h9d)))) | $unsigned((8'hb0))));
            end
          else
            begin
              reg244 <= (reg13[(4'h8):(3'h5)] ?
                  ((~|$signed((~&reg232))) & ({$signed(reg5),
                      reg215[(3'h4):(2'h3)]} || (8'ha1))) : reg242);
              reg245 <= $unsigned(reg244[(2'h2):(1'h1)]);
              reg246 <= ($unsigned(wire239) <<< reg243);
              reg247 <= reg6[(4'h9):(3'h6)];
            end
          reg248 <= reg230;
        end
      reg249 <= (+$signed((~&$unsigned($unsigned(reg241)))));
      reg250 <= (reg223 << reg11[(5'h11):(2'h3)]);
      if ($signed(($signed({$unsigned((8'hbe)),
          {(8'ha5)}}) | $signed($signed((reg8 ? wire24 : reg247))))))
        begin
          reg251 <= ({$unsigned($unsigned($signed(wire25)))} | reg234[(1'h0):(1'h0)]);
          if ((-$unsigned(((+$signed(reg232)) ?
              ((reg18 <= reg16) ?
                  {reg242} : reg251[(2'h2):(1'h1)]) : {reg219[(3'h7):(2'h3)]}))))
            begin
              reg252 <= reg228;
              reg253 <= $unsigned((($unsigned(reg248[(1'h1):(1'h0)]) || {(reg17 ?
                          reg6 : reg252),
                      wire233[(2'h2):(1'h0)]}) ?
                  reg16[(4'h9):(1'h1)] : reg18));
              reg254 <= reg242[(4'h9):(1'h0)];
              reg255 <= (($signed(reg14) ? (8'ha7) : reg228) ?
                  $unsigned($signed(reg215[(2'h3):(2'h3)])) : reg16);
            end
          else
            begin
              reg252 <= $signed((((~(reg227 <<< reg17)) ?
                  reg244[(3'h4):(2'h2)] : ($signed((8'hb3)) ?
                      $unsigned((8'hb2)) : {reg18,
                          reg243})) < (reg14[(1'h1):(1'h0)] + (~((8'h9d) >>> reg17)))));
              reg253 <= reg10[(3'h7):(2'h2)];
            end
        end
      else
        begin
          reg251 <= reg248[(5'h13):(4'he)];
          reg252 <= $unsigned($unsigned(wire237[(2'h3):(2'h3)]));
          reg253 <= $unsigned({reg220[(4'h9):(1'h1)], ({(&reg246)} ^ reg22)});
          reg254 <= {(8'hbb)};
          reg255 <= reg246[(3'h7):(1'h0)];
        end
    end
  assign wire256 = (7'h41);
  assign wire257 = wire3;
endmodule

module module26
#(parameter param211 = (+(8'hbb)), 
parameter param212 = (param211 ? (~|(param211 >>> param211)) : (({(param211 ? (7'h41) : param211)} ? ((param211 >= param211) >> (param211 ? param211 : param211)) : param211) ? (-(^((8'ha0) | param211))) : param211)))
(y, clk, wire27, wire28, wire29, wire30, wire31);
  output wire [(32'h184):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hc):(1'h0)] wire27;
  input wire signed [(5'h13):(1'h0)] wire28;
  input wire signed [(4'hb):(1'h0)] wire29;
  input wire [(5'h15):(1'h0)] wire30;
  input wire [(4'he):(1'h0)] wire31;
  wire signed [(3'h6):(1'h0)] wire210;
  wire [(3'h7):(1'h0)] wire207;
  wire signed [(5'h10):(1'h0)] wire206;
  wire signed [(5'h14):(1'h0)] wire204;
  wire [(5'h15):(1'h0)] wire154;
  wire signed [(4'h9):(1'h0)] wire153;
  wire signed [(4'hc):(1'h0)] wire152;
  wire signed [(5'h10):(1'h0)] wire149;
  wire signed [(5'h10):(1'h0)] wire100;
  wire signed [(5'h12):(1'h0)] wire99;
  wire signed [(5'h10):(1'h0)] wire98;
  wire signed [(2'h2):(1'h0)] wire97;
  wire [(5'h11):(1'h0)] wire96;
  wire [(4'hc):(1'h0)] wire32;
  wire [(5'h13):(1'h0)] wire33;
  wire signed [(5'h13):(1'h0)] wire73;
  wire signed [(4'hf):(1'h0)] wire75;
  wire [(4'hc):(1'h0)] wire76;
  wire signed [(5'h15):(1'h0)] wire77;
  wire [(5'h14):(1'h0)] wire94;
  reg signed [(4'hd):(1'h0)] reg209 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg208 = (1'h0);
  reg signed [(4'he):(1'h0)] reg158 = (1'h0);
  reg [(3'h7):(1'h0)] reg157 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg156 = (1'h0);
  reg [(5'h10):(1'h0)] reg155 = (1'h0);
  reg [(5'h12):(1'h0)] reg151 = (1'h0);
  assign y = {wire210,
                 wire207,
                 wire206,
                 wire204,
                 wire154,
                 wire153,
                 wire152,
                 wire149,
                 wire100,
                 wire99,
                 wire98,
                 wire97,
                 wire96,
                 wire32,
                 wire33,
                 wire73,
                 wire75,
                 wire76,
                 wire77,
                 wire94,
                 reg209,
                 reg208,
                 reg158,
                 reg157,
                 reg156,
                 reg155,
                 reg151,
                 (1'h0)};
  assign wire32 = $unsigned((((^~$signed(wire27)) ? $signed(wire29) : wire28) ?
                      wire27[(3'h7):(2'h3)] : wire30));
  assign wire33 = {(wire32[(1'h1):(1'h1)] ?
                          wire32[(2'h2):(1'h1)] : {$signed($unsigned(wire31)),
                              $signed(wire30[(2'h2):(2'h2)])}),
                      (wire32 < (wire30[(1'h0):(1'h0)] ?
                          $signed($signed(wire27)) : wire30[(2'h2):(1'h1)]))};
  module34 #() modinst74 (.wire37(wire27), .y(wire73), .clk(clk), .wire35(wire32), .wire36(wire30), .wire38(wire29));
  assign wire75 = $signed(wire32[(3'h7):(3'h5)]);
  assign wire76 = $signed(wire27);
  assign wire77 = wire27;
  module78 #() modinst95 (.wire81(wire31), .y(wire94), .wire80(wire30), .wire83(wire28), .wire82(wire76), .clk(clk), .wire79(wire77));
  assign wire96 = $unsigned(($signed(wire31[(2'h2):(1'h1)]) == $signed(($signed(wire75) ?
                      {(8'hbd)} : (^wire33)))));
  assign wire97 = (~&$unsigned(((^{(7'h40), wire27}) ?
                      wire30 : (^~((8'hae) <= wire33)))));
  assign wire98 = wire31[(4'hc):(4'hb)];
  assign wire99 = (^wire30);
  assign wire100 = $signed($signed((8'hbe)));
  module101 #() modinst150 (wire149, clk, wire99, wire100, wire76, wire94);
  always
    @(posedge clk) begin
      reg151 <= wire29;
    end
  assign wire152 = (wire30 * ($unsigned(wire30[(3'h7):(3'h6)]) - $unsigned((+$signed(wire94)))));
  assign wire153 = wire75;
  assign wire154 = ((8'hb2) ?
                       wire97 : $signed((($signed(reg151) ?
                               {(8'h9f), (8'h9d)} : $signed(wire99)) ?
                           reg151[(3'h4):(2'h2)] : wire73)));
  always
    @(posedge clk) begin
      reg155 <= wire30[(5'h14):(1'h1)];
      reg156 <= wire33;
      reg157 <= {(|(($unsigned(wire100) <<< $unsigned(wire153)) >> {(wire30 ?
                  wire96 : wire30),
              (8'ha4)}))};
      reg158 <= ($unsigned(wire149) + $unsigned($signed($signed($unsigned(wire99)))));
    end
  module159 #() modinst205 (.y(wire204), .wire160(reg151), .wire161(reg155), .wire163(wire75), .clk(clk), .wire162(wire32));
  assign wire206 = ((!$signed($unsigned(wire76[(1'h0):(1'h0)]))) ?
                       $signed((^~$unsigned($signed((8'ha9))))) : reg155[(4'hc):(2'h3)]);
  assign wire207 = {wire99};
  always
    @(posedge clk) begin
      reg208 <= wire94;
      reg209 <= $unsigned((~|(~|$signed($signed((8'hb1))))));
    end
  assign wire210 = $signed({$unsigned((8'ha2)),
                       $signed(($unsigned(wire100) ?
                           $unsigned(reg155) : wire154[(4'hc):(3'h6)]))});
endmodule

module module159
#(parameter param203 = (({(((8'hb9) || (8'h9f)) ^ (&(8'had))), (((8'haf) ? (8'hbd) : (7'h44)) == (^(8'ha4)))} ? (!(((8'hae) >>> (8'hae)) + ((8'hbc) < (8'ha1)))) : {(+((8'h9d) ? (8'hbd) : (8'hb3))), (~|((8'hb4) ? (8'hbe) : (8'hb2)))}) ? ({(((7'h41) ? (8'ha1) : (7'h44)) >= ((8'ha5) ? (8'ha2) : (8'h9d))), ((8'ha2) ? (&(8'hae)) : (~|(8'h9c)))} >>> ((((8'h9c) >> (8'h9d)) <= {(8'hb2), (8'hac)}) ? (~^(+(7'h41))) : (((8'h9e) ^ (8'hae)) - ((8'ha2) ? (8'hb8) : (8'ha9))))) : (|(~^(8'ha3)))))
(y, clk, wire163, wire162, wire161, wire160);
  output wire [(32'h1a1):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hf):(1'h0)] wire163;
  input wire signed [(4'h8):(1'h0)] wire162;
  input wire [(5'h10):(1'h0)] wire161;
  input wire [(5'h12):(1'h0)] wire160;
  wire signed [(2'h2):(1'h0)] wire202;
  wire signed [(4'hd):(1'h0)] wire201;
  wire signed [(5'h13):(1'h0)] wire200;
  wire [(3'h4):(1'h0)] wire199;
  wire [(2'h2):(1'h0)] wire197;
  wire signed [(4'hc):(1'h0)] wire196;
  wire [(3'h7):(1'h0)] wire195;
  wire signed [(3'h7):(1'h0)] wire194;
  wire [(4'he):(1'h0)] wire184;
  wire [(4'hf):(1'h0)] wire183;
  wire signed [(4'h9):(1'h0)] wire182;
  wire [(2'h2):(1'h0)] wire165;
  reg [(3'h7):(1'h0)] reg198 = (1'h0);
  reg [(5'h10):(1'h0)] reg193 = (1'h0);
  reg [(2'h2):(1'h0)] reg192 = (1'h0);
  reg [(3'h5):(1'h0)] reg191 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg190 = (1'h0);
  reg [(5'h11):(1'h0)] reg189 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg188 = (1'h0);
  reg [(4'hd):(1'h0)] reg187 = (1'h0);
  reg [(3'h6):(1'h0)] reg186 = (1'h0);
  reg [(3'h7):(1'h0)] reg185 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg181 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg180 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg179 = (1'h0);
  reg [(5'h14):(1'h0)] reg178 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg177 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg176 = (1'h0);
  reg [(5'h14):(1'h0)] reg175 = (1'h0);
  reg [(2'h2):(1'h0)] reg174 = (1'h0);
  reg [(5'h13):(1'h0)] reg173 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg172 = (1'h0);
  reg [(5'h15):(1'h0)] reg171 = (1'h0);
  reg [(4'ha):(1'h0)] reg170 = (1'h0);
  reg [(4'h8):(1'h0)] reg169 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg168 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg167 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg166 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg164 = (1'h0);
  assign y = {wire202,
                 wire201,
                 wire200,
                 wire199,
                 wire197,
                 wire196,
                 wire195,
                 wire194,
                 wire184,
                 wire183,
                 wire182,
                 wire165,
                 reg198,
                 reg193,
                 reg192,
                 reg191,
                 reg190,
                 reg189,
                 reg188,
                 reg187,
                 reg186,
                 reg185,
                 reg181,
                 reg180,
                 reg179,
                 reg178,
                 reg177,
                 reg176,
                 reg175,
                 reg174,
                 reg173,
                 reg172,
                 reg171,
                 reg170,
                 reg169,
                 reg168,
                 reg167,
                 reg166,
                 reg164,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg164 <= $unsigned((~(8'hb3)));
    end
  assign wire165 = $unsigned((~$unsigned(wire160[(3'h5):(3'h5)])));
  always
    @(posedge clk) begin
      if (wire160)
        begin
          reg166 <= ($signed($signed((reg164[(1'h0):(1'h0)] ?
                  ((7'h41) ^ wire163) : reg164[(1'h0):(1'h0)]))) ?
              (~|$unsigned({wire162[(2'h3):(1'h0)],
                  wire161[(3'h7):(2'h2)]})) : reg164);
          reg167 <= {wire161[(4'hf):(2'h2)]};
          reg168 <= ((wire163 ?
              $signed($unsigned($signed(wire163))) : reg164[(3'h4):(1'h0)]) ^ ((8'had) ?
              (^$signed(reg164)) : $unsigned(((wire160 ? reg164 : reg167) ?
                  (reg167 >= wire161) : $signed(reg164)))));
          reg169 <= {wire162[(3'h5):(2'h3)]};
          reg170 <= reg169[(3'h4):(3'h4)];
        end
      else
        begin
          reg166 <= $unsigned((wire162 == wire163[(3'h5):(3'h4)]));
          reg167 <= reg164;
          reg168 <= $signed(((~&((wire162 == (8'hb8)) ^ (reg170 ?
                  (8'ha8) : (8'hb0)))) ?
              reg169 : ((reg164[(2'h3):(1'h0)] || reg169[(3'h6):(1'h1)]) <<< {(reg168 ?
                      wire165 : wire162)})));
        end
      reg171 <= (^(wire161 << ((reg167 ?
          (+wire163) : $signed(wire163)) ^~ (wire162[(2'h2):(1'h1)] ~^ wire165))));
      if ($unsigned((8'haf)))
        begin
          reg172 <= reg167[(5'h12):(5'h12)];
          if ((+((((-reg172) ?
                  $unsigned((8'ha6)) : {wire163}) + ($unsigned(reg167) ?
                  reg166[(3'h6):(1'h1)] : ((8'hb0) ? reg167 : reg168))) ?
              ((reg164[(2'h3):(2'h2)] ?
                  wire165 : wire161) | (^(+reg164))) : (((!(8'hb5)) ?
                      (+reg167) : $unsigned(wire160)) ?
                  (wire162[(3'h6):(3'h4)] ^ $unsigned(reg166)) : wire165))))
            begin
              reg173 <= ($unsigned((~|reg168)) >= wire162[(3'h7):(2'h2)]);
              reg174 <= (^(~|(($unsigned(reg170) ?
                  reg170[(3'h6):(3'h4)] : reg166[(3'h4):(3'h4)]) < reg169)));
              reg175 <= (((^(+{reg168, reg164})) ?
                  reg174 : $signed(((8'had) ? reg168 : reg169))) >> reg164);
            end
          else
            begin
              reg173 <= reg172;
              reg174 <= $signed($unsigned($unsigned((~&(~^reg173)))));
              reg175 <= (^(!(~|$signed({reg169}))));
              reg176 <= wire161[(3'h5):(3'h5)];
              reg177 <= {reg170[(4'ha):(3'h5)],
                  $unsigned(($signed(reg171) ?
                      (wire165 ?
                          ((8'hbf) >= reg172) : $signed((8'hbd))) : $signed(reg164)))};
            end
          reg178 <= {($signed(((reg175 ?
                  reg168 : wire161) <= reg164[(2'h2):(1'h1)])) - reg166[(3'h7):(3'h7)])};
          reg179 <= (reg171[(5'h14):(2'h2)] == $signed((($unsigned(reg177) ~^ (8'hab)) < reg174)));
          reg180 <= (&reg177[(3'h5):(1'h0)]);
        end
      else
        begin
          if (reg173[(4'hd):(4'hc)])
            begin
              reg172 <= (+reg168[(3'h4):(1'h1)]);
              reg173 <= ((wire165[(1'h1):(1'h0)] ?
                      ((-reg174[(1'h1):(1'h0)]) == wire162[(3'h7):(2'h2)]) : (|reg178[(3'h4):(2'h3)])) ?
                  $signed((((wire160 >> reg177) && reg167) ?
                      ((8'hbc) ?
                          $unsigned(reg167) : ((8'ha3) ?
                              reg175 : reg174)) : $unsigned((reg180 ?
                          (8'hb2) : reg167)))) : {($signed($unsigned((8'hb7))) != $unsigned(reg168[(4'h8):(3'h4)])),
                      reg176[(2'h2):(2'h2)]});
              reg174 <= $unsigned({reg166, wire162[(2'h3):(1'h0)]});
              reg175 <= wire161[(4'he):(3'h4)];
              reg176 <= ((~reg168[(3'h7):(1'h0)]) ?
                  ($signed(($unsigned(reg164) ?
                      (wire162 >> reg164) : $unsigned(wire160))) ~^ $unsigned(reg171)) : reg173[(4'hc):(4'hb)]);
            end
          else
            begin
              reg172 <= {{reg172[(4'ha):(4'h9)], $unsigned((~|reg173))}};
              reg173 <= $unsigned($signed(reg176));
            end
          reg177 <= (~&(($unsigned($signed(reg175)) ?
                  wire161 : (reg164 * {wire165})) ?
              (wire160 ?
                  reg178 : ({reg180,
                      reg167} >> $unsigned(wire162))) : $signed({reg167,
                  reg177})));
          if ((reg175[(1'h1):(1'h1)] ?
              (reg173 - {$unsigned((~&wire161))}) : $signed(((reg179[(2'h2):(2'h2)] ?
                  $signed(reg166) : ((8'ha5) ?
                      wire160 : reg166)) ^ $signed(reg172)))))
            begin
              reg178 <= wire161[(4'h8):(1'h0)];
              reg179 <= (^~$signed(reg170[(3'h6):(2'h3)]));
              reg180 <= (~|reg178[(4'hc):(4'hc)]);
              reg181 <= {$unsigned(wire163[(3'h4):(3'h4)])};
            end
          else
            begin
              reg178 <= (-reg179[(2'h2):(1'h0)]);
              reg179 <= reg177[(1'h1):(1'h0)];
              reg180 <= (reg175 && wire162);
              reg181 <= wire161[(4'ha):(4'h9)];
            end
        end
    end
  assign wire182 = $signed(((~&$signed($signed(reg179))) ?
                       (((wire162 ? (8'hb9) : reg169) + {(7'h40),
                           reg176}) + $unsigned($signed((8'had)))) : ({(reg175 ?
                                   (8'hb5) : reg176)} ?
                           (~^(8'hbb)) : ((reg173 >> reg173) << {reg178,
                               wire162}))));
  assign wire183 = reg168;
  assign wire184 = $signed((^~reg171));
  always
    @(posedge clk) begin
      reg185 <= $signed(($unsigned((^(reg178 >>> (8'ha0)))) ^ $unsigned({(&reg170)})));
      if ((((~|$signed((^wire163))) ?
              ($unsigned((^~reg175)) ?
                  ((reg181 ?
                      (8'haa) : (8'hbf)) <<< reg185[(3'h4):(2'h3)]) : reg167[(4'h9):(1'h1)]) : $unsigned(($unsigned(wire165) < reg169[(1'h0):(1'h0)]))) ?
          $unsigned($unsigned((reg179 + $unsigned(wire184)))) : (8'ha6)))
        begin
          reg186 <= reg170[(4'ha):(3'h6)];
          reg187 <= (~reg180);
          reg188 <= reg178;
          if ($unsigned((({$signed(reg164), (reg170 ? wire163 : (7'h40))} ?
              wire165[(1'h1):(1'h1)] : reg172[(4'h9):(3'h4)]) ^ reg188)))
            begin
              reg189 <= wire162;
              reg190 <= $signed(($signed(reg164[(1'h0):(1'h0)]) ?
                  $signed(((wire182 ? reg166 : reg166) ?
                      reg170 : reg189[(3'h4):(1'h1)])) : reg189[(4'hb):(4'h8)]));
            end
          else
            begin
              reg189 <= ($unsigned($unsigned($unsigned($signed(reg170)))) ?
                  $unsigned((!$signed((~reg166)))) : (wire183[(2'h2):(2'h2)] ?
                      $unsigned({reg181}) : wire163));
              reg190 <= $unsigned((~|(((wire162 > wire161) ?
                      ((8'hbb) < reg186) : reg169[(2'h2):(1'h1)]) ?
                  ($unsigned(reg178) <<< $unsigned(wire183)) : {(&reg166),
                      reg166[(3'h5):(3'h4)]})));
            end
        end
      else
        begin
          reg186 <= wire162;
        end
      reg191 <= (wire163[(2'h3):(2'h3)] ?
          reg174 : $signed((^$unsigned(reg188))));
      reg192 <= (8'hb8);
      reg193 <= (reg189[(4'h8):(1'h1)] == (^(wire162[(1'h0):(1'h0)] ?
          ((^reg188) ?
              reg180[(3'h6):(1'h1)] : (~&reg180)) : $unsigned(reg181))));
    end
  assign wire194 = (reg193 == (8'haa));
  assign wire195 = (^(^(wire161[(4'hf):(4'h8)] ^~ reg175)));
  assign wire196 = reg177[(4'h9):(4'h8)];
  assign wire197 = ((($signed(wire196[(4'hc):(2'h2)]) | reg192[(1'h0):(1'h0)]) ?
                           $signed({$signed(reg190),
                               (reg170 ^~ (8'hb6))}) : (((reg174 ?
                                   wire161 : (8'hae)) ?
                               reg190 : $unsigned(reg191)) & {(reg167 <= reg179)})) ?
                       (-(reg191[(1'h0):(1'h0)] + $unsigned($unsigned(reg179)))) : $signed((!wire160[(4'hb):(4'h9)])));
  always
    @(posedge clk) begin
      reg198 <= (wire162[(3'h7):(3'h4)] ^~ ((|(^(reg178 << reg185))) ?
          ($signed(wire160) ?
              (~&(wire194 ?
                  wire195 : wire196)) : (wire195 << $signed(reg168))) : (|$unsigned(wire194[(3'h5):(1'h0)]))));
    end
  assign wire199 = reg198;
  assign wire200 = $signed(($unsigned(($unsigned(reg191) ~^ wire161[(4'hb):(3'h6)])) ?
                       (((reg170 ? reg177 : reg172) << $unsigned(reg189)) ?
                           wire183[(2'h2):(1'h0)] : reg172) : (reg170[(3'h5):(1'h0)] <= (wire163 ?
                           (wire196 ? reg187 : reg166) : (reg190 ?
                               (7'h40) : reg176)))));
  assign wire201 = {(wire165 ?
                           (reg192 || wire194[(1'h0):(1'h0)]) : $signed($signed($signed((8'hb4)))))};
  assign wire202 = $signed($signed(reg172[(4'hc):(4'ha)]));
endmodule

module module101
#(parameter param147 = ((~|(8'ha6)) << {((((8'hb2) != (8'ha0)) < ((8'h9f) ? (8'h9f) : (8'hab))) ? {((8'ha7) ? (8'h9d) : (8'hb3))} : ((^(8'haf)) <<< ((8'had) | (8'hb7))))}), 
parameter param148 = (({param147} ? ((param147 ? (param147 <<< param147) : param147) ? {param147} : (param147 >> (param147 * param147))) : param147) ^ param147))
(y, clk, wire105, wire104, wire103, wire102);
  output wire [(32'h1f0):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire105;
  input wire [(2'h2):(1'h0)] wire104;
  input wire [(2'h3):(1'h0)] wire103;
  input wire signed [(5'h14):(1'h0)] wire102;
  wire signed [(5'h14):(1'h0)] wire146;
  wire signed [(3'h6):(1'h0)] wire145;
  wire [(3'h6):(1'h0)] wire144;
  wire [(5'h11):(1'h0)] wire143;
  wire [(4'hc):(1'h0)] wire142;
  wire signed [(4'hc):(1'h0)] wire128;
  wire signed [(4'h9):(1'h0)] wire127;
  wire [(5'h11):(1'h0)] wire126;
  wire signed [(5'h14):(1'h0)] wire111;
  wire [(4'hd):(1'h0)] wire108;
  wire [(5'h10):(1'h0)] wire107;
  wire signed [(5'h12):(1'h0)] wire106;
  reg [(2'h3):(1'h0)] reg141 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg140 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg139 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg138 = (1'h0);
  reg [(5'h10):(1'h0)] reg137 = (1'h0);
  reg signed [(4'he):(1'h0)] reg136 = (1'h0);
  reg [(3'h7):(1'h0)] reg135 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg134 = (1'h0);
  reg [(2'h3):(1'h0)] reg133 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg132 = (1'h0);
  reg [(5'h12):(1'h0)] reg131 = (1'h0);
  reg [(5'h11):(1'h0)] reg130 = (1'h0);
  reg [(4'h8):(1'h0)] reg129 = (1'h0);
  reg [(2'h2):(1'h0)] reg125 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg124 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg123 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg122 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg121 = (1'h0);
  reg [(5'h12):(1'h0)] reg120 = (1'h0);
  reg signed [(4'he):(1'h0)] reg119 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg118 = (1'h0);
  reg [(5'h11):(1'h0)] reg117 = (1'h0);
  reg [(3'h6):(1'h0)] reg116 = (1'h0);
  reg [(2'h3):(1'h0)] reg115 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg114 = (1'h0);
  reg [(4'hc):(1'h0)] reg113 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg112 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg110 = (1'h0);
  reg [(4'hb):(1'h0)] reg109 = (1'h0);
  assign y = {wire146,
                 wire145,
                 wire144,
                 wire143,
                 wire142,
                 wire128,
                 wire127,
                 wire126,
                 wire111,
                 wire108,
                 wire107,
                 wire106,
                 reg141,
                 reg140,
                 reg139,
                 reg138,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 reg129,
                 reg125,
                 reg124,
                 reg123,
                 reg122,
                 reg121,
                 reg120,
                 reg119,
                 reg118,
                 reg117,
                 reg116,
                 reg115,
                 reg114,
                 reg113,
                 reg112,
                 reg110,
                 reg109,
                 (1'h0)};
  assign wire106 = wire104;
  assign wire107 = $unsigned(wire106);
  assign wire108 = $signed(($unsigned($signed($unsigned(wire103))) == wire107[(3'h5):(3'h4)]));
  always
    @(posedge clk) begin
      reg109 <= ((((^~wire104[(2'h2):(2'h2)]) ?
          (+(wire108 ? wire106 : wire105)) : (|wire106)) << (wire107 ?
          $unsigned($signed(wire106)) : wire108)) != wire108[(4'h9):(3'h7)]);
      reg110 <= wire108[(4'h9):(4'h8)];
    end
  assign wire111 = ({((wire104[(2'h2):(1'h0)] == wire102[(4'he):(4'he)]) | wire106[(4'h8):(1'h0)]),
                           $unsigned((((8'ha2) ?
                               wire105 : reg110) - wire105))} ?
                       reg110[(2'h2):(1'h0)] : (~$signed($signed($unsigned(wire102)))));
  always
    @(posedge clk) begin
      if ((($signed((wire102[(4'he):(2'h2)] != $unsigned(wire107))) + (~|((wire102 ?
              wire105 : wire106) ?
          $unsigned(wire105) : (wire102 ?
              wire107 : (8'ha3))))) ~^ $unsigned((~^reg109[(3'h7):(1'h0)]))))
        begin
          reg112 <= (wire107 & $unsigned(wire102[(4'hc):(3'h6)]));
        end
      else
        begin
          reg112 <= reg110;
          if (reg110[(4'h8):(3'h6)])
            begin
              reg113 <= wire104[(1'h0):(1'h0)];
              reg114 <= $signed($signed(($unsigned((reg109 < wire111)) <= (^~wire102[(5'h11):(2'h3)]))));
              reg115 <= (($unsigned($unsigned((wire106 ?
                      (8'hba) : wire108))) && (^~((&reg114) == $signed(wire102)))) ?
                  $unsigned(((wire104 && wire106[(4'hf):(4'hd)]) || $unsigned((wire111 >= wire105)))) : $unsigned({wire107[(2'h2):(1'h0)],
                      $unsigned((wire107 ? wire104 : wire105))}));
            end
          else
            begin
              reg113 <= {wire111};
            end
          reg116 <= ((((8'hae) && reg112[(3'h4):(1'h0)]) ?
              (^~reg115) : wire107[(2'h2):(1'h0)]) >= ((reg110 == ($signed(wire106) ?
                  wire108[(2'h3):(1'h1)] : (wire102 & wire111))) ?
              $unsigned($unsigned($signed(wire102))) : wire107));
          reg117 <= (^reg112[(1'h0):(1'h0)]);
          if ($signed($signed(($signed((^~wire102)) ^~ ((~&reg116) ~^ wire107)))))
            begin
              reg118 <= $unsigned(wire108);
              reg119 <= (8'hb4);
              reg120 <= ((reg115[(1'h1):(1'h0)] ~^ ({$unsigned(wire102)} <<< ({(8'ha3),
                      reg119} ?
                  $signed((8'ha9)) : wire102))) >> $unsigned($signed(reg112)));
            end
          else
            begin
              reg118 <= reg116[(1'h1):(1'h1)];
              reg119 <= (~(|wire103));
              reg120 <= (8'ha8);
              reg121 <= $unsigned(reg110);
            end
        end
      reg122 <= {$signed($signed(reg119)),
          (~|((~^$unsigned(reg121)) ?
              $signed((~^wire107)) : reg116[(2'h3):(2'h2)]))};
      reg123 <= $unsigned({{(reg116[(3'h5):(3'h4)] ^~ (^~reg117))}});
      reg124 <= (~|(reg112[(1'h1):(1'h0)] ?
          $unsigned(($signed(wire102) ?
              (8'hb2) : $unsigned(wire102))) : wire106));
      reg125 <= reg109;
    end
  assign wire126 = ((({((8'hba) * wire104), $signed(reg112)} ?
                           $unsigned((wire107 <<< reg124)) : ((reg124 <= reg117) ^ (-reg110))) + reg119) ?
                       reg124[(5'h10):(3'h6)] : reg114);
  assign wire127 = (^(((reg119 ?
                           ((8'hb4) ?
                               wire126 : reg115) : $unsigned(wire111)) != $unsigned($signed((8'ha5)))) ?
                       wire126 : ($unsigned($unsigned(reg109)) ?
                           reg112 : ({wire106} || reg114))));
  assign wire128 = ({(~&(8'hb6))} ? (wire111 ~^ (~|(8'hba))) : reg118);
  always
    @(posedge clk) begin
      if ($signed(reg121[(2'h3):(2'h3)]))
        begin
          reg129 <= (reg122 + $unsigned((&$unsigned(reg124[(4'he):(1'h1)]))));
          reg130 <= reg123[(4'hd):(4'hc)];
          reg131 <= ((8'hb4) ?
              ((^$unsigned(reg123)) ?
                  (reg116 == ($signed(wire102) ^ (&wire102))) : reg123[(2'h3):(2'h3)]) : (^wire127));
          if (($unsigned((~$unsigned(reg114))) ?
              {(-$unsigned((reg116 ?
                      reg120 : wire102)))} : $signed($unsigned(wire108))))
            begin
              reg132 <= reg116;
              reg133 <= ((wire126 ?
                  wire127 : ($signed($unsigned(wire111)) & reg123[(4'hc):(3'h6)])) && reg122[(3'h4):(3'h4)]);
            end
          else
            begin
              reg132 <= ($unsigned((^((reg114 ?
                      reg131 : reg120) >> $unsigned(reg122)))) ?
                  reg120[(3'h5):(3'h4)] : reg117[(5'h11):(1'h0)]);
              reg133 <= $signed({$signed((^~(reg112 >> wire127)))});
              reg134 <= {(reg130[(3'h4):(1'h0)] != (reg116 >> (8'hb7))),
                  (reg114 ?
                      ({(reg114 ? (8'ha3) : (8'h9f))} ?
                          {(reg112 <<< wire128),
                              $unsigned(wire128)} : reg116[(3'h4):(3'h4)]) : ((-wire111[(4'hc):(4'hc)]) <<< ((+wire104) ?
                          (reg133 ? reg132 : (8'h9d)) : ((8'hb0) ?
                              (8'hb4) : wire102))))};
            end
          reg135 <= (^~$signed(reg125));
        end
      else
        begin
          reg129 <= $signed({(((reg114 != reg121) * $signed(reg124)) ?
                  ((-reg121) ?
                      $signed(reg117) : (wire128 ?
                          wire107 : reg124)) : (8'hb5)),
              ((^$signed((8'hbc))) < $signed((wire102 ? reg131 : reg131)))});
          reg130 <= ($signed({($unsigned((8'ha3)) ?
                  (reg131 ?
                      (8'hb0) : (8'hbd)) : (reg119 + (8'ha6)))}) ~^ $unsigned($signed((wire126[(3'h5):(2'h2)] ?
              $unsigned((8'had)) : reg118[(3'h4):(1'h0)]))));
          if ((~|reg124))
            begin
              reg131 <= (|$signed(reg118[(4'h9):(2'h2)]));
              reg132 <= $signed($signed((reg118 ?
                  $signed($signed(reg134)) : (~&(^~wire126)))));
              reg133 <= {(-$unsigned((((8'hbf) ?
                      reg116 : reg120) == (reg116 * reg129))))};
              reg134 <= $unsigned(reg129[(1'h0):(1'h0)]);
              reg135 <= {$signed($unsigned(reg110))};
            end
          else
            begin
              reg131 <= ($signed($unsigned(reg119)) | ((((&reg112) != (wire105 ?
                      wire128 : reg130)) >>> ((reg125 ?
                      (8'had) : reg109) == reg134[(4'h9):(1'h1)])) ?
                  wire107 : (|wire106[(4'he):(4'he)])));
              reg132 <= (-(reg132[(1'h1):(1'h1)] ?
                  ({((8'hbb) > (8'hbb)), $unsigned(reg122)} ?
                      (~(^reg114)) : {wire107[(3'h6):(1'h0)],
                          reg112[(1'h0):(1'h0)]}) : {$unsigned(wire126),
                      $unsigned((wire106 || reg130))}));
            end
          reg136 <= wire108;
        end
      if ((~^wire126))
        begin
          reg137 <= ($unsigned(((reg117[(3'h5):(3'h4)] ?
                  wire106 : $signed(reg110)) ?
              $unsigned((reg123 ? (8'hbd) : (8'hb2))) : (reg120 <<< ((8'hb3) ?
                  (8'hb4) : (8'ha9))))) != (|(~($signed(wire128) ?
              wire105 : $unsigned(reg119)))));
          reg138 <= ({$unsigned((reg121[(1'h0):(1'h0)] ?
                  {wire128, reg133} : ((8'h9c) ?
                      (8'hbe) : wire108)))} ~^ {(wire128 != $signed(wire106[(4'hf):(4'hd)])),
              (wire111[(3'h7):(3'h7)] ?
                  ((7'h41) <= (wire105 ~^ reg131)) : (~&reg119[(3'h6):(1'h1)]))});
        end
      else
        begin
          reg137 <= $signed(($signed({(|reg120)}) ?
              $unsigned(($unsigned(reg119) ?
                  wire127[(4'h9):(2'h2)] : (~&reg120))) : wire107));
          if (reg132[(1'h1):(1'h1)])
            begin
              reg138 <= {(reg118 ? (~wire104[(1'h0):(1'h0)]) : reg132),
                  {(8'h9c), ($signed({wire108}) & reg135[(1'h1):(1'h0)])}};
              reg139 <= (wire108 & reg113);
            end
          else
            begin
              reg138 <= wire105[(4'hd):(3'h4)];
              reg139 <= {reg110[(4'hb):(1'h1)]};
            end
          reg140 <= (^{(({wire103} ?
                  $signed(wire126) : (reg139 <<< reg112)) > ((~|wire108) ?
                  $unsigned(reg131) : {reg132}))});
          reg141 <= $unsigned({{$signed((reg110 ? reg112 : (8'haf))),
                  ((reg137 > reg118) >= $unsigned((8'hbd)))},
              {(^(wire126 ? (8'ha4) : reg136)), reg110[(4'hc):(4'h9)]}});
        end
    end
  assign wire142 = reg112;
  assign wire143 = (wire111[(5'h14):(3'h5)] ?
                       $unsigned($unsigned(({reg112,
                           wire127} >= wire102))) : {((8'h9e) && $signed(reg125[(1'h0):(1'h0)]))});
  assign wire144 = $signed(wire143);
  assign wire145 = (!(reg119 ?
                       (reg125[(1'h0):(1'h0)] && (reg131[(4'he):(4'hb)] ?
                           $signed(reg130) : (~^(8'hbb)))) : (~^reg119)));
  assign wire146 = reg140;
endmodule

module module78  (y, clk, wire83, wire82, wire81, wire80, wire79);
  output wire [(32'h6d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h13):(1'h0)] wire83;
  input wire signed [(4'ha):(1'h0)] wire82;
  input wire [(4'he):(1'h0)] wire81;
  input wire [(5'h15):(1'h0)] wire80;
  input wire signed [(5'h15):(1'h0)] wire79;
  wire [(2'h3):(1'h0)] wire93;
  wire signed [(4'ha):(1'h0)] wire92;
  wire [(4'hf):(1'h0)] wire91;
  wire signed [(5'h15):(1'h0)] wire85;
  wire signed [(4'h8):(1'h0)] wire84;
  reg signed [(5'h11):(1'h0)] reg90 = (1'h0);
  reg [(4'hc):(1'h0)] reg89 = (1'h0);
  reg [(3'h5):(1'h0)] reg88 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg87 = (1'h0);
  reg [(2'h2):(1'h0)] reg86 = (1'h0);
  assign y = {wire93,
                 wire92,
                 wire91,
                 wire85,
                 wire84,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 reg86,
                 (1'h0)};
  assign wire84 = ($signed(wire82[(1'h1):(1'h0)]) ?
                      $signed(wire80[(4'hc):(3'h6)]) : $unsigned((({wire79,
                                  (8'ha8)} ?
                              wire82[(2'h3):(1'h0)] : (!wire83)) ?
                          $unsigned((wire83 || wire80)) : ($unsigned(wire82) ?
                              (8'hbe) : $signed(wire79)))));
  assign wire85 = ((~&$signed(((+wire81) ?
                          $unsigned(wire83) : $signed((8'hb2))))) ?
                      (8'hb3) : $signed($unsigned(wire82)));
  always
    @(posedge clk) begin
      reg86 <= wire85;
      reg87 <= $signed((!$signed((|(wire84 - wire79)))));
      reg88 <= $signed((wire83[(4'ha):(1'h0)] < {$unsigned({(8'hb0),
              wire81})}));
      reg89 <= (~wire85[(4'hf):(3'h7)]);
      reg90 <= wire83[(4'hb):(4'ha)];
    end
  assign wire91 = $signed($unsigned((|(~(^~wire82)))));
  assign wire92 = (((~^(|$signed(reg90))) ?
                      {reg87, $unsigned((+reg90))} : wire79) + reg87);
  assign wire93 = $unsigned(wire91);
endmodule

module module34
#(parameter param71 = ((~^(-(~((8'haa) ? (8'ha3) : (7'h41))))) || (!((((8'ha8) ? (8'hbc) : (8'h9d)) ~^ (^~(8'h9c))) * ((~^(8'hb9)) != ((8'had) ^~ (8'hb0)))))), 
parameter param72 = (8'hbd))
(y, clk, wire38, wire37, wire36, wire35);
  output wire [(32'h13f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire38;
  input wire signed [(4'hc):(1'h0)] wire37;
  input wire signed [(5'h12):(1'h0)] wire36;
  input wire signed [(4'hc):(1'h0)] wire35;
  wire [(4'hc):(1'h0)] wire70;
  wire [(3'h4):(1'h0)] wire69;
  wire signed [(3'h6):(1'h0)] wire68;
  wire signed [(2'h3):(1'h0)] wire67;
  wire [(4'hd):(1'h0)] wire65;
  wire [(4'h8):(1'h0)] wire64;
  wire [(3'h7):(1'h0)] wire63;
  wire [(4'hd):(1'h0)] wire62;
  wire signed [(3'h7):(1'h0)] wire61;
  wire [(4'hb):(1'h0)] wire60;
  wire signed [(3'h5):(1'h0)] wire59;
  wire signed [(4'hd):(1'h0)] wire44;
  wire signed [(5'h10):(1'h0)] wire43;
  wire signed [(4'hf):(1'h0)] wire42;
  wire [(4'h9):(1'h0)] wire41;
  wire [(3'h7):(1'h0)] wire40;
  wire [(4'h9):(1'h0)] wire39;
  reg [(5'h11):(1'h0)] reg66 = (1'h0);
  reg [(4'hc):(1'h0)] reg58 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg57 = (1'h0);
  reg [(3'h5):(1'h0)] reg56 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg55 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg54 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg53 = (1'h0);
  reg [(4'hb):(1'h0)] reg52 = (1'h0);
  reg [(3'h5):(1'h0)] reg51 = (1'h0);
  reg [(4'hd):(1'h0)] reg50 = (1'h0);
  reg signed [(4'he):(1'h0)] reg49 = (1'h0);
  reg [(4'hf):(1'h0)] reg48 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg47 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg46 = (1'h0);
  reg [(5'h15):(1'h0)] reg45 = (1'h0);
  assign y = {wire70,
                 wire69,
                 wire68,
                 wire67,
                 wire65,
                 wire64,
                 wire63,
                 wire62,
                 wire61,
                 wire60,
                 wire59,
                 wire44,
                 wire43,
                 wire42,
                 wire41,
                 wire40,
                 wire39,
                 reg66,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 (1'h0)};
  assign wire39 = (+(($unsigned(wire37[(4'h8):(3'h7)]) & ($signed(wire36) < ((8'hbe) >> (8'ha1)))) ?
                      {{(wire38 <<< wire36), wire36}} : wire36[(1'h1):(1'h1)]));
  assign wire40 = (8'ha6);
  assign wire41 = ($signed(wire35[(3'h6):(2'h3)]) >= $unsigned($unsigned($unsigned({wire37}))));
  assign wire42 = ($signed((~|($signed((8'hba)) ?
                      {(8'hbb),
                          wire38} : $unsigned(wire37)))) >= $signed($signed(wire40[(3'h4):(2'h2)])));
  assign wire43 = ($signed({(~|wire36[(4'h8):(3'h6)]),
                          $unsigned($signed((8'hab)))}) ?
                      (!(^(wire38 ?
                          wire38 : {wire35}))) : ($signed(($signed(wire41) >>> $signed((8'ha7)))) ?
                          wire37[(3'h5):(2'h3)] : wire36));
  assign wire44 = {((~^((wire35 != (8'h9f)) ?
                          wire38[(3'h5):(1'h1)] : $signed(wire36))) + wire35),
                      wire41[(3'h4):(2'h2)]};
  always
    @(posedge clk) begin
      reg45 <= $signed($unsigned(wire35[(4'hc):(2'h2)]));
      reg46 <= ($unsigned((wire36[(4'hd):(1'h0)] ?
          $signed($unsigned(wire38)) : (|(wire43 >= wire42)))) == wire35[(4'hc):(3'h6)]);
      if (wire43[(4'he):(4'h9)])
        begin
          reg47 <= wire38;
          reg48 <= $signed(wire41[(4'h9):(3'h7)]);
          reg49 <= (~&{wire39, reg46[(3'h7):(3'h7)]});
          reg50 <= (-reg49);
          reg51 <= $signed((reg49[(1'h0):(1'h0)] ?
              reg45[(4'h8):(3'h6)] : wire44));
        end
      else
        begin
          reg47 <= wire41;
          reg48 <= (reg50 ? wire36 : wire42);
          reg49 <= ((((wire36 <= $unsigned(reg47)) + (reg46[(3'h6):(1'h1)] << wire37[(4'h9):(3'h6)])) ?
                  $unsigned(wire36[(4'hb):(3'h7)]) : wire39[(1'h0):(1'h0)]) ?
              reg50 : wire41);
        end
      if ((~reg47[(3'h4):(2'h2)]))
        begin
          reg52 <= $signed((wire40 ?
              {((wire40 ? wire42 : (8'hbf)) ? ((8'ha0) & wire39) : wire40),
                  ($unsigned(wire44) + (wire41 ?
                      wire40 : wire40))} : {$unsigned((wire43 >= wire37))}));
          reg53 <= $unsigned(wire40[(3'h5):(2'h2)]);
          if (((((^(~^(8'ha1))) == ((wire36 + wire39) ?
                      (wire37 ? reg45 : (8'hbf)) : wire42)) ?
                  reg46[(4'h8):(3'h5)] : $unsigned((8'hb4))) ?
              (wire39 ?
                  (({wire44, wire39} && {reg45, wire38}) ?
                      (+(7'h44)) : $unsigned((wire38 ?
                          wire36 : reg52))) : $unsigned($signed((reg52 ?
                      reg49 : wire35)))) : (((7'h41) | ($unsigned(wire36) < (~^reg51))) <<< (((!wire38) ?
                  wire38[(3'h7):(1'h1)] : $signed(wire40)) && $signed(((8'hb2) <= wire36))))))
            begin
              reg54 <= wire44[(3'h5):(1'h0)];
              reg55 <= reg46;
              reg56 <= $signed(wire35);
            end
          else
            begin
              reg54 <= wire35;
              reg55 <= $unsigned({(reg56[(3'h5):(2'h2)] ?
                      $unsigned(reg53[(2'h3):(2'h2)]) : ((reg46 + wire44) ^ (&reg49))),
                  wire37[(3'h6):(2'h3)]});
              reg56 <= $signed((8'hb5));
              reg57 <= reg48;
              reg58 <= $unsigned(((|((reg54 | wire35) > (wire42 ?
                      reg54 : (7'h41)))) ?
                  ({$unsigned(reg52),
                      (reg50 < wire43)} & reg49[(3'h5):(3'h5)]) : wire43));
            end
        end
      else
        begin
          reg52 <= reg52[(4'hb):(3'h6)];
        end
    end
  assign wire59 = (reg47 >= reg50);
  assign wire60 = (!(wire59[(3'h5):(2'h3)] ? $unsigned(reg58) : reg56));
  assign wire61 = (^$unsigned(((~&$unsigned(wire37)) ?
                      $unsigned((wire43 ?
                          reg45 : wire43)) : $unsigned(wire43))));
  assign wire62 = $unsigned((($signed($signed(wire43)) ?
                      {$signed(wire37), (reg52 & wire59)} : wire41) || wire42));
  assign wire63 = (wire37[(1'h1):(1'h0)] ?
                      ($signed(($unsigned(wire43) & $signed(wire59))) ?
                          (!$unsigned((+reg46))) : (^$signed(reg45[(4'hc):(4'h9)]))) : $signed(wire60[(3'h4):(2'h2)]));
  assign wire64 = (~reg58[(4'h9):(3'h6)]);
  assign wire65 = wire40;
  always
    @(posedge clk) begin
      reg66 <= ($unsigned(wire62) ?
          (({{wire35, (8'hb8)}, reg51[(1'h1):(1'h1)]} >> (|(wire44 ?
              reg58 : wire39))) * ($unsigned(reg51[(1'h0):(1'h0)]) > ((reg48 == wire37) ?
              ((8'ha5) ? reg57 : wire40) : (wire65 ?
                  reg49 : wire42)))) : $signed(wire37));
    end
  assign wire67 = ($unsigned($unsigned((^$unsigned(reg51)))) ?
                      $signed((reg66[(4'hf):(3'h6)] ?
                          reg52[(3'h4):(3'h4)] : ($signed(wire63) ?
                              wire60[(3'h6):(1'h1)] : (wire38 ?
                                  wire36 : reg53)))) : $signed((~|wire36[(4'hd):(3'h6)])));
  assign wire68 = {((|((wire35 ? wire59 : (7'h40)) ?
                          $unsigned(wire36) : $unsigned(reg56))) != ($unsigned($signed(wire65)) & (+wire64[(1'h1):(1'h0)]))),
                      wire43[(3'h6):(2'h2)]};
  assign wire69 = (~|((($signed(wire65) ? (wire61 ? wire59 : reg66) : (8'hb1)) ?
                      $unsigned((^wire42)) : reg49) + ((8'hab) ?
                      reg66[(1'h0):(1'h0)] : (^wire44[(4'hd):(3'h4)]))));
  assign wire70 = (($unsigned({reg53,
                      {wire68, (8'hb1)}}) ~^ (+reg54)) >= ((^~{(reg50 ?
                          (8'hae) : reg54)}) ~^ ($signed(((8'hb2) & reg58)) ?
                      $unsigned((wire39 != wire69)) : ((reg55 ^~ wire40) ?
                          (~&wire63) : reg46[(3'h6):(3'h5)]))));
endmodule
