|SCPFPGA
PCSRC <= SCP:inst3.PCSRC
SYSRST => synchronizer:inst2.SYRST
CLK => synchronizer:inst2.CLK
CLK => SCP:inst3.CLK
CLK => reg10:inst.CLK
CLK => dmem:inst8.CLK
CLK => LED:inst5.CLK
CLK => SEG7:inst6.CLK
MEMRD <= SCP:inst3.MEMRD
MEMWR <= SCP:inst3.MEMWR
SLIDERS[0] => reg10:inst.D[0]
SLIDERS[1] => reg10:inst.D[1]
SLIDERS[2] => reg10:inst.D[2]
SLIDERS[3] => reg10:inst.D[3]
SLIDERS[4] => reg10:inst.D[4]
SLIDERS[5] => reg10:inst.D[5]
SLIDERS[6] => reg10:inst.D[6]
SLIDERS[7] => reg10:inst.D[7]
SLIDERS[8] => reg10:inst.D[8]
SLIDERS[9] => reg10:inst.D[9]
PCWR <= SCP:inst3.PCWR
REGWR <= SCP:inst3.REGWR
ALUSRCB <= SCP:inst3.ALUSRCB
ALUFLAGWR <= SCP:inst3.ALUFLAGWR
REGSRC <= SCP:inst3.REGSRC
C <= SCP:inst3.C
V <= SCP:inst3.V
N <= SCP:inst3.N
Z <= SCP:inst3.Z
ALUS[0] <= SCP:inst3.ALUS[0]
ALUS[1] <= SCP:inst3.ALUS[1]
ALUS[2] <= SCP:inst3.ALUS[2]
BRADDR[0] <= SCP:inst3.BRADDR[0]
BRADDR[1] <= SCP:inst3.BRADDR[1]
BRADDR[2] <= SCP:inst3.BRADDR[2]
BRADDR[3] <= SCP:inst3.BRADDR[3]
BRADDR[4] <= SCP:inst3.BRADDR[4]
BRADDR[5] <= SCP:inst3.BRADDR[5]
BRADDR[6] <= SCP:inst3.BRADDR[6]
BRADDR[7] <= SCP:inst3.BRADDR[7]
BRADDR[8] <= SCP:inst3.BRADDR[8]
BRADDR[9] <= SCP:inst3.BRADDR[9]
BRADDR[10] <= SCP:inst3.BRADDR[10]
BRADDR[11] <= SCP:inst3.BRADDR[11]
BRADDR[12] <= SCP:inst3.BRADDR[12]
BRADDR[13] <= SCP:inst3.BRADDR[13]
BRADDR[14] <= SCP:inst3.BRADDR[14]
BRADDR[15] <= SCP:inst3.BRADDR[15]
BRADDR[16] <= SCP:inst3.BRADDR[16]
BRADDR[17] <= SCP:inst3.BRADDR[17]
BRADDR[18] <= SCP:inst3.BRADDR[18]
BRADDR[19] <= SCP:inst3.BRADDR[19]
BRADDR[20] <= SCP:inst3.BRADDR[20]
BRADDR[21] <= SCP:inst3.BRADDR[21]
BRADDR[22] <= SCP:inst3.BRADDR[22]
BRADDR[23] <= SCP:inst3.BRADDR[23]
BRADDR[24] <= SCP:inst3.BRADDR[24]
BRADDR[25] <= SCP:inst3.BRADDR[25]
BRADDR[26] <= SCP:inst3.BRADDR[26]
BRADDR[27] <= SCP:inst3.BRADDR[27]
BRADDR[28] <= SCP:inst3.BRADDR[28]
BRADDR[29] <= SCP:inst3.BRADDR[29]
BRADDR[30] <= SCP:inst3.BRADDR[30]
BRADDR[31] <= SCP:inst3.BRADDR[31]
EXTS[0] <= SCP:inst3.EXTS[0]
EXTS[1] <= SCP:inst3.EXTS[1]
INSTR[0] <= SCP:inst3.INSTR[0]
INSTR[1] <= SCP:inst3.INSTR[1]
INSTR[2] <= SCP:inst3.INSTR[2]
INSTR[3] <= SCP:inst3.INSTR[3]
INSTR[4] <= SCP:inst3.INSTR[4]
INSTR[5] <= SCP:inst3.INSTR[5]
INSTR[6] <= SCP:inst3.INSTR[6]
INSTR[7] <= SCP:inst3.INSTR[7]
INSTR[8] <= SCP:inst3.INSTR[8]
INSTR[9] <= SCP:inst3.INSTR[9]
INSTR[10] <= SCP:inst3.INSTR[10]
INSTR[11] <= SCP:inst3.INSTR[11]
INSTR[12] <= SCP:inst3.INSTR[12]
INSTR[13] <= SCP:inst3.INSTR[13]
INSTR[14] <= SCP:inst3.INSTR[14]
INSTR[15] <= SCP:inst3.INSTR[15]
INSTR[16] <= SCP:inst3.INSTR[16]
INSTR[17] <= SCP:inst3.INSTR[17]
INSTR[18] <= SCP:inst3.INSTR[18]
INSTR[19] <= SCP:inst3.INSTR[19]
INSTR[20] <= SCP:inst3.INSTR[20]
INSTR[21] <= SCP:inst3.INSTR[21]
INSTR[22] <= SCP:inst3.INSTR[22]
INSTR[23] <= SCP:inst3.INSTR[23]
INSTR[24] <= SCP:inst3.INSTR[24]
INSTR[25] <= SCP:inst3.INSTR[25]
INSTR[26] <= SCP:inst3.INSTR[26]
INSTR[27] <= SCP:inst3.INSTR[27]
INSTR[28] <= SCP:inst3.INSTR[28]
INSTR[29] <= SCP:inst3.INSTR[29]
INSTR[30] <= SCP:inst3.INSTR[30]
INSTR[31] <= SCP:inst3.INSTR[31]
LEDS[0] <= LED:inst5.LEDS[0]
LEDS[1] <= LED:inst5.LEDS[1]
LEDS[2] <= LED:inst5.LEDS[2]
LEDS[3] <= LED:inst5.LEDS[3]
LEDS[4] <= LED:inst5.LEDS[4]
LEDS[5] <= LED:inst5.LEDS[5]
LEDS[6] <= LED:inst5.LEDS[6]
LEDS[7] <= LED:inst5.LEDS[7]
LEDS[8] <= LED:inst5.LEDS[8]
LEDS[9] <= LED:inst5.LEDS[9]
PC4[0] <= SCP:inst3.PC4[0]
PC4[1] <= SCP:inst3.PC4[1]
PC4[2] <= SCP:inst3.PC4[2]
PC4[3] <= SCP:inst3.PC4[3]
PC4[4] <= SCP:inst3.PC4[4]
PC4[5] <= SCP:inst3.PC4[5]
PC4[6] <= SCP:inst3.PC4[6]
PC4[7] <= SCP:inst3.PC4[7]
PC4[8] <= SCP:inst3.PC4[8]
PC4[9] <= SCP:inst3.PC4[9]
PC4[10] <= SCP:inst3.PC4[10]
PC4[11] <= SCP:inst3.PC4[11]
PC4[12] <= SCP:inst3.PC4[12]
PC4[13] <= SCP:inst3.PC4[13]
PC4[14] <= SCP:inst3.PC4[14]
PC4[15] <= SCP:inst3.PC4[15]
PC4[16] <= SCP:inst3.PC4[16]
PC4[17] <= SCP:inst3.PC4[17]
PC4[18] <= SCP:inst3.PC4[18]
PC4[19] <= SCP:inst3.PC4[19]
PC4[20] <= SCP:inst3.PC4[20]
PC4[21] <= SCP:inst3.PC4[21]
PC4[22] <= SCP:inst3.PC4[22]
PC4[23] <= SCP:inst3.PC4[23]
PC4[24] <= SCP:inst3.PC4[24]
PC4[25] <= SCP:inst3.PC4[25]
PC4[26] <= SCP:inst3.PC4[26]
PC4[27] <= SCP:inst3.PC4[27]
PC4[28] <= SCP:inst3.PC4[28]
PC4[29] <= SCP:inst3.PC4[29]
PC4[30] <= SCP:inst3.PC4[30]
PC4[31] <= SCP:inst3.PC4[31]
SEG0[0] <= SEG7:inst6.SEG0[0]
SEG0[1] <= SEG7:inst6.SEG0[1]
SEG0[2] <= SEG7:inst6.SEG0[2]
SEG0[3] <= SEG7:inst6.SEG0[3]
SEG0[4] <= SEG7:inst6.SEG0[4]
SEG0[5] <= SEG7:inst6.SEG0[5]
SEG0[6] <= SEG7:inst6.SEG0[6]
SEG0[7] <= SEG7:inst6.SEG0[7]
SEG1[0] <= SEG7:inst6.SEG1[0]
SEG1[1] <= SEG7:inst6.SEG1[1]
SEG1[2] <= SEG7:inst6.SEG1[2]
SEG1[3] <= SEG7:inst6.SEG1[3]
SEG1[4] <= SEG7:inst6.SEG1[4]
SEG1[5] <= SEG7:inst6.SEG1[5]
SEG1[6] <= SEG7:inst6.SEG1[6]
SEG1[7] <= SEG7:inst6.SEG1[7]
SEG2[0] <= SEG7:inst6.SEG2[0]
SEG2[1] <= SEG7:inst6.SEG2[1]
SEG2[2] <= SEG7:inst6.SEG2[2]
SEG2[3] <= SEG7:inst6.SEG2[3]
SEG2[4] <= SEG7:inst6.SEG2[4]
SEG2[5] <= SEG7:inst6.SEG2[5]
SEG2[6] <= SEG7:inst6.SEG2[6]
SEG2[7] <= SEG7:inst6.SEG2[7]
SEG3[0] <= SEG7:inst6.SEG3[0]
SEG3[1] <= SEG7:inst6.SEG3[1]
SEG3[2] <= SEG7:inst6.SEG3[2]
SEG3[3] <= SEG7:inst6.SEG3[3]
SEG3[4] <= SEG7:inst6.SEG3[4]
SEG3[5] <= SEG7:inst6.SEG3[5]
SEG3[6] <= SEG7:inst6.SEG3[6]
SEG3[7] <= SEG7:inst6.SEG3[7]
SEG4[0] <= SEG7:inst6.SEG4[0]
SEG4[1] <= SEG7:inst6.SEG4[1]
SEG4[2] <= SEG7:inst6.SEG4[2]
SEG4[3] <= SEG7:inst6.SEG4[3]
SEG4[4] <= SEG7:inst6.SEG4[4]
SEG4[5] <= SEG7:inst6.SEG4[5]
SEG4[6] <= SEG7:inst6.SEG4[6]
SEG4[7] <= SEG7:inst6.SEG4[7]
SEG5[0] <= SEG7:inst6.SEG5[0]
SEG5[1] <= SEG7:inst6.SEG5[1]
SEG5[2] <= SEG7:inst6.SEG5[2]
SEG5[3] <= SEG7:inst6.SEG5[3]
SEG5[4] <= SEG7:inst6.SEG5[4]
SEG5[5] <= SEG7:inst6.SEG5[5]
SEG5[6] <= SEG7:inst6.SEG5[6]
SEG5[7] <= SEG7:inst6.SEG5[7]
WD3[0] <= SCP:inst3.WD3[0]
WD3[1] <= SCP:inst3.WD3[1]
WD3[2] <= SCP:inst3.WD3[2]
WD3[3] <= SCP:inst3.WD3[3]
WD3[4] <= SCP:inst3.WD3[4]
WD3[5] <= SCP:inst3.WD3[5]
WD3[6] <= SCP:inst3.WD3[6]
WD3[7] <= SCP:inst3.WD3[7]
WD3[8] <= SCP:inst3.WD3[8]
WD3[9] <= SCP:inst3.WD3[9]
WD3[10] <= SCP:inst3.WD3[10]
WD3[11] <= SCP:inst3.WD3[11]
WD3[12] <= SCP:inst3.WD3[12]
WD3[13] <= SCP:inst3.WD3[13]
WD3[14] <= SCP:inst3.WD3[14]
WD3[15] <= SCP:inst3.WD3[15]
WD3[16] <= SCP:inst3.WD3[16]
WD3[17] <= SCP:inst3.WD3[17]
WD3[18] <= SCP:inst3.WD3[18]
WD3[19] <= SCP:inst3.WD3[19]
WD3[20] <= SCP:inst3.WD3[20]
WD3[21] <= SCP:inst3.WD3[21]
WD3[22] <= SCP:inst3.WD3[22]
WD3[23] <= SCP:inst3.WD3[23]
WD3[24] <= SCP:inst3.WD3[24]
WD3[25] <= SCP:inst3.WD3[25]
WD3[26] <= SCP:inst3.WD3[26]
WD3[27] <= SCP:inst3.WD3[27]
WD3[28] <= SCP:inst3.WD3[28]
WD3[29] <= SCP:inst3.WD3[29]
WD3[30] <= SCP:inst3.WD3[30]
WD3[31] <= SCP:inst3.WD3[31]


|SCPFPGA|SCP:inst3
Z <= execute:inst.Z
ALUSRCB <= controller:inst7.ALUSRCB
C <= execute:inst.C
V <= execute:inst.V
N <= execute:inst.N
INSTR[0] <= fetch:inst2.INSTR[0]
INSTR[1] <= fetch:inst2.INSTR[1]
INSTR[2] <= fetch:inst2.INSTR[2]
INSTR[3] <= fetch:inst2.INSTR[3]
INSTR[4] <= fetch:inst2.INSTR[4]
INSTR[5] <= fetch:inst2.INSTR[5]
INSTR[6] <= fetch:inst2.INSTR[6]
INSTR[7] <= fetch:inst2.INSTR[7]
INSTR[8] <= fetch:inst2.INSTR[8]
INSTR[9] <= fetch:inst2.INSTR[9]
INSTR[10] <= fetch:inst2.INSTR[10]
INSTR[11] <= fetch:inst2.INSTR[11]
INSTR[12] <= fetch:inst2.INSTR[12]
INSTR[13] <= fetch:inst2.INSTR[13]
INSTR[14] <= fetch:inst2.INSTR[14]
INSTR[15] <= fetch:inst2.INSTR[15]
INSTR[16] <= fetch:inst2.INSTR[16]
INSTR[17] <= fetch:inst2.INSTR[17]
INSTR[18] <= fetch:inst2.INSTR[18]
INSTR[19] <= fetch:inst2.INSTR[19]
INSTR[20] <= fetch:inst2.INSTR[20]
INSTR[21] <= fetch:inst2.INSTR[21]
INSTR[22] <= fetch:inst2.INSTR[22]
INSTR[23] <= fetch:inst2.INSTR[23]
INSTR[24] <= fetch:inst2.INSTR[24]
INSTR[25] <= fetch:inst2.INSTR[25]
INSTR[26] <= fetch:inst2.INSTR[26]
INSTR[27] <= fetch:inst2.INSTR[27]
INSTR[28] <= fetch:inst2.INSTR[28]
INSTR[29] <= fetch:inst2.INSTR[29]
INSTR[30] <= fetch:inst2.INSTR[30]
INSTR[31] <= fetch:inst2.INSTR[31]
PCWR <= controller:inst7.PCWR
RST => fetch:inst2.RST
RST => decode:inst16.RST
RST => execute:inst.RST
CLK => fetch:inst2.CLK
CLK => decode:inst16.CLK
CLK => execute:inst.CLK
PCSRC <= controller:inst7.PCSRC
BRADDR[0] <= decode:inst16.BRADDR[0]
BRADDR[1] <= decode:inst16.BRADDR[1]
BRADDR[2] <= decode:inst16.BRADDR[2]
BRADDR[3] <= decode:inst16.BRADDR[3]
BRADDR[4] <= decode:inst16.BRADDR[4]
BRADDR[5] <= decode:inst16.BRADDR[5]
BRADDR[6] <= decode:inst16.BRADDR[6]
BRADDR[7] <= decode:inst16.BRADDR[7]
BRADDR[8] <= decode:inst16.BRADDR[8]
BRADDR[9] <= decode:inst16.BRADDR[9]
BRADDR[10] <= decode:inst16.BRADDR[10]
BRADDR[11] <= decode:inst16.BRADDR[11]
BRADDR[12] <= decode:inst16.BRADDR[12]
BRADDR[13] <= decode:inst16.BRADDR[13]
BRADDR[14] <= decode:inst16.BRADDR[14]
BRADDR[15] <= decode:inst16.BRADDR[15]
BRADDR[16] <= decode:inst16.BRADDR[16]
BRADDR[17] <= decode:inst16.BRADDR[17]
BRADDR[18] <= decode:inst16.BRADDR[18]
BRADDR[19] <= decode:inst16.BRADDR[19]
BRADDR[20] <= decode:inst16.BRADDR[20]
BRADDR[21] <= decode:inst16.BRADDR[21]
BRADDR[22] <= decode:inst16.BRADDR[22]
BRADDR[23] <= decode:inst16.BRADDR[23]
BRADDR[24] <= decode:inst16.BRADDR[24]
BRADDR[25] <= decode:inst16.BRADDR[25]
BRADDR[26] <= decode:inst16.BRADDR[26]
BRADDR[27] <= decode:inst16.BRADDR[27]
BRADDR[28] <= decode:inst16.BRADDR[28]
BRADDR[29] <= decode:inst16.BRADDR[29]
BRADDR[30] <= decode:inst16.BRADDR[30]
BRADDR[31] <= decode:inst16.BRADDR[31]
REGWR <= controller:inst7.REGWR
EXTS[0] <= controller:inst7.EXTS[0]
EXTS[1] <= controller:inst7.EXTS[1]
REGSRC <= controller:inst7.REGSRC
DATA_IN[0] => bmux2to1:inst4.D0[0]
DATA_IN[1] => bmux2to1:inst4.D0[1]
DATA_IN[2] => bmux2to1:inst4.D0[2]
DATA_IN[3] => bmux2to1:inst4.D0[3]
DATA_IN[4] => bmux2to1:inst4.D0[4]
DATA_IN[5] => bmux2to1:inst4.D0[5]
DATA_IN[6] => bmux2to1:inst4.D0[6]
DATA_IN[7] => bmux2to1:inst4.D0[7]
DATA_IN[8] => bmux2to1:inst4.D0[8]
DATA_IN[9] => bmux2to1:inst4.D0[9]
DATA_IN[10] => bmux2to1:inst4.D0[10]
DATA_IN[11] => bmux2to1:inst4.D0[11]
DATA_IN[12] => bmux2to1:inst4.D0[12]
DATA_IN[13] => bmux2to1:inst4.D0[13]
DATA_IN[14] => bmux2to1:inst4.D0[14]
DATA_IN[15] => bmux2to1:inst4.D0[15]
DATA_IN[16] => bmux2to1:inst4.D0[16]
DATA_IN[17] => bmux2to1:inst4.D0[17]
DATA_IN[18] => bmux2to1:inst4.D0[18]
DATA_IN[19] => bmux2to1:inst4.D0[19]
DATA_IN[20] => bmux2to1:inst4.D0[20]
DATA_IN[21] => bmux2to1:inst4.D0[21]
DATA_IN[22] => bmux2to1:inst4.D0[22]
DATA_IN[23] => bmux2to1:inst4.D0[23]
DATA_IN[24] => bmux2to1:inst4.D0[24]
DATA_IN[25] => bmux2to1:inst4.D0[25]
DATA_IN[26] => bmux2to1:inst4.D0[26]
DATA_IN[27] => bmux2to1:inst4.D0[27]
DATA_IN[28] => bmux2to1:inst4.D0[28]
DATA_IN[29] => bmux2to1:inst4.D0[29]
DATA_IN[30] => bmux2to1:inst4.D0[30]
DATA_IN[31] => bmux2to1:inst4.D0[31]
PC4[0] <= fetch:inst2.PC4[0]
PC4[1] <= fetch:inst2.PC4[1]
PC4[2] <= fetch:inst2.PC4[2]
PC4[3] <= fetch:inst2.PC4[3]
PC4[4] <= fetch:inst2.PC4[4]
PC4[5] <= fetch:inst2.PC4[5]
PC4[6] <= fetch:inst2.PC4[6]
PC4[7] <= fetch:inst2.PC4[7]
PC4[8] <= fetch:inst2.PC4[8]
PC4[9] <= fetch:inst2.PC4[9]
PC4[10] <= fetch:inst2.PC4[10]
PC4[11] <= fetch:inst2.PC4[11]
PC4[12] <= fetch:inst2.PC4[12]
PC4[13] <= fetch:inst2.PC4[13]
PC4[14] <= fetch:inst2.PC4[14]
PC4[15] <= fetch:inst2.PC4[15]
PC4[16] <= fetch:inst2.PC4[16]
PC4[17] <= fetch:inst2.PC4[17]
PC4[18] <= fetch:inst2.PC4[18]
PC4[19] <= fetch:inst2.PC4[19]
PC4[20] <= fetch:inst2.PC4[20]
PC4[21] <= fetch:inst2.PC4[21]
PC4[22] <= fetch:inst2.PC4[22]
PC4[23] <= fetch:inst2.PC4[23]
PC4[24] <= fetch:inst2.PC4[24]
PC4[25] <= fetch:inst2.PC4[25]
PC4[26] <= fetch:inst2.PC4[26]
PC4[27] <= fetch:inst2.PC4[27]
PC4[28] <= fetch:inst2.PC4[28]
PC4[29] <= fetch:inst2.PC4[29]
PC4[30] <= fetch:inst2.PC4[30]
PC4[31] <= fetch:inst2.PC4[31]
ALUFLAGWR <= controller:inst7.ALUFLAGWR
ALUS[0] <= controller:inst7.ALUS[0]
ALUS[1] <= controller:inst7.ALUS[1]
ALUS[2] <= controller:inst7.ALUS[2]
MEMWR <= controller:inst7.MEMWR
MEMRD <= controller:inst7.MEMRD
ADDR[0] <= execute:inst.F[0]
ADDR[1] <= execute:inst.F[1]
ADDR[2] <= execute:inst.F[2]
ADDR[3] <= execute:inst.F[3]
ADDR[4] <= execute:inst.F[4]
ADDR[5] <= execute:inst.F[5]
ADDR[6] <= execute:inst.F[6]
ADDR[7] <= execute:inst.F[7]
ADDR[8] <= execute:inst.F[8]
ADDR[9] <= execute:inst.F[9]
ADDR[10] <= execute:inst.F[10]
ADDR[11] <= execute:inst.F[11]
ADDR[12] <= execute:inst.F[12]
ADDR[13] <= execute:inst.F[13]
ADDR[14] <= execute:inst.F[14]
ADDR[15] <= execute:inst.F[15]
ADDR[16] <= execute:inst.F[16]
ADDR[17] <= execute:inst.F[17]
ADDR[18] <= execute:inst.F[18]
ADDR[19] <= execute:inst.F[19]
ADDR[20] <= execute:inst.F[20]
ADDR[21] <= execute:inst.F[21]
ADDR[22] <= execute:inst.F[22]
ADDR[23] <= execute:inst.F[23]
ADDR[24] <= execute:inst.F[24]
ADDR[25] <= execute:inst.F[25]
ADDR[26] <= execute:inst.F[26]
ADDR[27] <= execute:inst.F[27]
ADDR[28] <= execute:inst.F[28]
ADDR[29] <= execute:inst.F[29]
ADDR[30] <= execute:inst.F[30]
ADDR[31] <= execute:inst.F[31]
DATA_OUT[0] <= RD2[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= RD2[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= RD2[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= RD2[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= RD2[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= RD2[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= RD2[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= RD2[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= RD2[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= RD2[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= RD2[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= RD2[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= RD2[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= RD2[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= RD2[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= RD2[15].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= RD2[16].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= RD2[17].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= RD2[18].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[19] <= RD2[19].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[20] <= RD2[20].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[21] <= RD2[21].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[22] <= RD2[22].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[23] <= RD2[23].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[24] <= RD2[24].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[25] <= RD2[25].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[26] <= RD2[26].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[27] <= RD2[27].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[28] <= RD2[28].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[29] <= RD2[29].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[30] <= RD2[30].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[31] <= RD2[31].DB_MAX_OUTPUT_PORT_TYPE
WD3[0] <= bmux2to1:inst4.Y[0]
WD3[1] <= bmux2to1:inst4.Y[1]
WD3[2] <= bmux2to1:inst4.Y[2]
WD3[3] <= bmux2to1:inst4.Y[3]
WD3[4] <= bmux2to1:inst4.Y[4]
WD3[5] <= bmux2to1:inst4.Y[5]
WD3[6] <= bmux2to1:inst4.Y[6]
WD3[7] <= bmux2to1:inst4.Y[7]
WD3[8] <= bmux2to1:inst4.Y[8]
WD3[9] <= bmux2to1:inst4.Y[9]
WD3[10] <= bmux2to1:inst4.Y[10]
WD3[11] <= bmux2to1:inst4.Y[11]
WD3[12] <= bmux2to1:inst4.Y[12]
WD3[13] <= bmux2to1:inst4.Y[13]
WD3[14] <= bmux2to1:inst4.Y[14]
WD3[15] <= bmux2to1:inst4.Y[15]
WD3[16] <= bmux2to1:inst4.Y[16]
WD3[17] <= bmux2to1:inst4.Y[17]
WD3[18] <= bmux2to1:inst4.Y[18]
WD3[19] <= bmux2to1:inst4.Y[19]
WD3[20] <= bmux2to1:inst4.Y[20]
WD3[21] <= bmux2to1:inst4.Y[21]
WD3[22] <= bmux2to1:inst4.Y[22]
WD3[23] <= bmux2to1:inst4.Y[23]
WD3[24] <= bmux2to1:inst4.Y[24]
WD3[25] <= bmux2to1:inst4.Y[25]
WD3[26] <= bmux2to1:inst4.Y[26]
WD3[27] <= bmux2to1:inst4.Y[27]
WD3[28] <= bmux2to1:inst4.Y[28]
WD3[29] <= bmux2to1:inst4.Y[29]
WD3[30] <= bmux2to1:inst4.Y[30]
WD3[31] <= bmux2to1:inst4.Y[31]


|SCPFPGA|SCP:inst3|execute:inst
C <= reg4:inst2.Q3
RD1[0] => alu:inst1.A[0]
RD1[1] => alu:inst1.A[1]
RD1[2] => alu:inst1.A[2]
RD1[3] => alu:inst1.A[3]
RD1[4] => alu:inst1.A[4]
RD1[5] => alu:inst1.A[5]
RD1[6] => alu:inst1.A[6]
RD1[7] => alu:inst1.A[7]
RD1[8] => alu:inst1.A[8]
RD1[9] => alu:inst1.A[9]
RD1[10] => alu:inst1.A[10]
RD1[11] => alu:inst1.A[11]
RD1[12] => alu:inst1.A[12]
RD1[13] => alu:inst1.A[13]
RD1[14] => alu:inst1.A[14]
RD1[15] => alu:inst1.A[15]
RD1[16] => alu:inst1.A[16]
RD1[17] => alu:inst1.A[17]
RD1[18] => alu:inst1.A[18]
RD1[19] => alu:inst1.A[19]
RD1[20] => alu:inst1.A[20]
RD1[21] => alu:inst1.A[21]
RD1[22] => alu:inst1.A[22]
RD1[23] => alu:inst1.A[23]
RD1[24] => alu:inst1.A[24]
RD1[25] => alu:inst1.A[25]
RD1[26] => alu:inst1.A[26]
RD1[27] => alu:inst1.A[27]
RD1[28] => alu:inst1.A[28]
RD1[29] => alu:inst1.A[29]
RD1[30] => alu:inst1.A[30]
RD1[31] => alu:inst1.A[31]
ALUS[0] => alu:inst1.ALUS[0]
ALUS[1] => alu:inst1.ALUS[1]
ALUS[2] => alu:inst1.ALUS[2]
ALUSRCB => bmux2to1:inst.S
IMM32[0] => bmux2to1:inst.D0[0]
IMM32[1] => bmux2to1:inst.D0[1]
IMM32[2] => bmux2to1:inst.D0[2]
IMM32[3] => bmux2to1:inst.D0[3]
IMM32[4] => bmux2to1:inst.D0[4]
IMM32[5] => bmux2to1:inst.D0[5]
IMM32[6] => bmux2to1:inst.D0[6]
IMM32[7] => bmux2to1:inst.D0[7]
IMM32[8] => bmux2to1:inst.D0[8]
IMM32[9] => bmux2to1:inst.D0[9]
IMM32[10] => bmux2to1:inst.D0[10]
IMM32[11] => bmux2to1:inst.D0[11]
IMM32[12] => bmux2to1:inst.D0[12]
IMM32[13] => bmux2to1:inst.D0[13]
IMM32[14] => bmux2to1:inst.D0[14]
IMM32[15] => bmux2to1:inst.D0[15]
IMM32[16] => bmux2to1:inst.D0[16]
IMM32[17] => bmux2to1:inst.D0[17]
IMM32[18] => bmux2to1:inst.D0[18]
IMM32[19] => bmux2to1:inst.D0[19]
IMM32[20] => bmux2to1:inst.D0[20]
IMM32[21] => bmux2to1:inst.D0[21]
IMM32[22] => bmux2to1:inst.D0[22]
IMM32[23] => bmux2to1:inst.D0[23]
IMM32[24] => bmux2to1:inst.D0[24]
IMM32[25] => bmux2to1:inst.D0[25]
IMM32[26] => bmux2to1:inst.D0[26]
IMM32[27] => bmux2to1:inst.D0[27]
IMM32[28] => bmux2to1:inst.D0[28]
IMM32[29] => bmux2to1:inst.D0[29]
IMM32[30] => bmux2to1:inst.D0[30]
IMM32[31] => bmux2to1:inst.D0[31]
RD2[0] => bmux2to1:inst.D1[0]
RD2[1] => bmux2to1:inst.D1[1]
RD2[2] => bmux2to1:inst.D1[2]
RD2[3] => bmux2to1:inst.D1[3]
RD2[4] => bmux2to1:inst.D1[4]
RD2[5] => bmux2to1:inst.D1[5]
RD2[6] => bmux2to1:inst.D1[6]
RD2[7] => bmux2to1:inst.D1[7]
RD2[8] => bmux2to1:inst.D1[8]
RD2[9] => bmux2to1:inst.D1[9]
RD2[10] => bmux2to1:inst.D1[10]
RD2[11] => bmux2to1:inst.D1[11]
RD2[12] => bmux2to1:inst.D1[12]
RD2[13] => bmux2to1:inst.D1[13]
RD2[14] => bmux2to1:inst.D1[14]
RD2[15] => bmux2to1:inst.D1[15]
RD2[16] => bmux2to1:inst.D1[16]
RD2[17] => bmux2to1:inst.D1[17]
RD2[18] => bmux2to1:inst.D1[18]
RD2[19] => bmux2to1:inst.D1[19]
RD2[20] => bmux2to1:inst.D1[20]
RD2[21] => bmux2to1:inst.D1[21]
RD2[22] => bmux2to1:inst.D1[22]
RD2[23] => bmux2to1:inst.D1[23]
RD2[24] => bmux2to1:inst.D1[24]
RD2[25] => bmux2to1:inst.D1[25]
RD2[26] => bmux2to1:inst.D1[26]
RD2[27] => bmux2to1:inst.D1[27]
RD2[28] => bmux2to1:inst.D1[28]
RD2[29] => bmux2to1:inst.D1[29]
RD2[30] => bmux2to1:inst.D1[30]
RD2[31] => bmux2to1:inst.D1[31]
ALUFLAGWR => reg4:inst2.LD
RST => reg4:inst2.RST
CLK => reg4:inst2.CLK
V <= reg4:inst2.Q2
N <= reg4:inst2.Q1
Z <= reg4:inst2.Q0
F[0] <= alu:inst1.F[0]
F[1] <= alu:inst1.F[1]
F[2] <= alu:inst1.F[2]
F[3] <= alu:inst1.F[3]
F[4] <= alu:inst1.F[4]
F[5] <= alu:inst1.F[5]
F[6] <= alu:inst1.F[6]
F[7] <= alu:inst1.F[7]
F[8] <= alu:inst1.F[8]
F[9] <= alu:inst1.F[9]
F[10] <= alu:inst1.F[10]
F[11] <= alu:inst1.F[11]
F[12] <= alu:inst1.F[12]
F[13] <= alu:inst1.F[13]
F[14] <= alu:inst1.F[14]
F[15] <= alu:inst1.F[15]
F[16] <= alu:inst1.F[16]
F[17] <= alu:inst1.F[17]
F[18] <= alu:inst1.F[18]
F[19] <= alu:inst1.F[19]
F[20] <= alu:inst1.F[20]
F[21] <= alu:inst1.F[21]
F[22] <= alu:inst1.F[22]
F[23] <= alu:inst1.F[23]
F[24] <= alu:inst1.F[24]
F[25] <= alu:inst1.F[25]
F[26] <= alu:inst1.F[26]
F[27] <= alu:inst1.F[27]
F[28] <= alu:inst1.F[28]
F[29] <= alu:inst1.F[29]
F[30] <= alu:inst1.F[30]
F[31] <= alu:inst1.F[31]


|SCPFPGA|SCP:inst3|execute:inst|reg4:inst2
D3 => Q3~reg0.DATAIN
D2 => Q2~reg0.DATAIN
D1 => Q1~reg0.DATAIN
D0 => Q0~reg0.DATAIN
Q3 <= Q3~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= Q0~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q3~reg0.ENA
LD => Q2~reg0.ENA
LD => Q1~reg0.ENA
LD => Q0~reg0.ENA
RST => Q0~reg0.ACLR
RST => Q1~reg0.ACLR
RST => Q2~reg0.ACLR
RST => Q3~reg0.ACLR
CLK => Q0~reg0.CLK
CLK => Q1~reg0.CLK
CLK => Q2~reg0.CLK
CLK => Q3~reg0.CLK


|SCPFPGA|SCP:inst3|execute:inst|alu:inst1
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => F.IN0
A[0] => F.IN0
A[0] => F.IN0
A[0] => Mux31.IN6
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => F.IN0
A[1] => F.IN0
A[1] => F.IN0
A[1] => Mux30.IN6
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => F.IN0
A[2] => F.IN0
A[2] => F.IN0
A[2] => Mux29.IN6
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => F.IN0
A[3] => F.IN0
A[3] => F.IN0
A[3] => Mux28.IN6
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => F.IN0
A[4] => F.IN0
A[4] => F.IN0
A[4] => Mux27.IN6
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => F.IN0
A[5] => F.IN0
A[5] => F.IN0
A[5] => Mux26.IN6
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => F.IN0
A[6] => F.IN0
A[6] => F.IN0
A[6] => Mux25.IN6
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => F.IN0
A[7] => F.IN0
A[7] => F.IN0
A[7] => Mux24.IN6
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => F.IN0
A[8] => F.IN0
A[8] => F.IN0
A[8] => Mux23.IN6
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => F.IN0
A[9] => F.IN0
A[9] => F.IN0
A[9] => Mux22.IN6
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => F.IN0
A[10] => F.IN0
A[10] => F.IN0
A[10] => Mux21.IN6
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => F.IN0
A[11] => F.IN0
A[11] => F.IN0
A[11] => Mux20.IN6
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => F.IN0
A[12] => F.IN0
A[12] => F.IN0
A[12] => Mux19.IN6
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => F.IN0
A[13] => F.IN0
A[13] => F.IN0
A[13] => Mux18.IN6
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => F.IN0
A[14] => F.IN0
A[14] => F.IN0
A[14] => Mux17.IN6
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => F.IN0
A[15] => F.IN0
A[15] => F.IN0
A[15] => Mux16.IN6
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => F.IN0
A[16] => F.IN0
A[16] => F.IN0
A[16] => Mux15.IN6
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => F.IN0
A[17] => F.IN0
A[17] => F.IN0
A[17] => Mux14.IN6
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => F.IN0
A[18] => F.IN0
A[18] => F.IN0
A[18] => Mux13.IN6
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => F.IN0
A[19] => F.IN0
A[19] => F.IN0
A[19] => Mux12.IN6
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => F.IN0
A[20] => F.IN0
A[20] => F.IN0
A[20] => Mux11.IN6
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => F.IN0
A[21] => F.IN0
A[21] => F.IN0
A[21] => Mux10.IN6
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => F.IN0
A[22] => F.IN0
A[22] => F.IN0
A[22] => Mux9.IN6
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => F.IN0
A[23] => F.IN0
A[23] => F.IN0
A[23] => Mux8.IN6
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => F.IN0
A[24] => F.IN0
A[24] => F.IN0
A[24] => Mux7.IN6
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => F.IN0
A[25] => F.IN0
A[25] => F.IN0
A[25] => Mux6.IN6
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => F.IN0
A[26] => F.IN0
A[26] => F.IN0
A[26] => Mux5.IN6
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => F.IN0
A[27] => F.IN0
A[27] => F.IN0
A[27] => Mux4.IN6
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => F.IN0
A[28] => F.IN0
A[28] => F.IN0
A[28] => Mux3.IN6
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => F.IN0
A[29] => F.IN0
A[29] => F.IN0
A[29] => Mux2.IN6
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => F.IN0
A[30] => F.IN0
A[30] => F.IN0
A[30] => Mux1.IN6
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => F.IN0
A[31] => F.IN0
A[31] => F.IN0
A[31] => Mux0.IN6
B[0] => Add0.IN64
B[0] => F.IN1
B[0] => F.IN1
B[0] => F.IN1
B[0] => Mux31.IN7
B[0] => Add1.IN32
B[1] => Add0.IN63
B[1] => F.IN1
B[1] => F.IN1
B[1] => F.IN1
B[1] => Mux30.IN7
B[1] => Add1.IN31
B[2] => Add0.IN62
B[2] => F.IN1
B[2] => F.IN1
B[2] => F.IN1
B[2] => Mux29.IN7
B[2] => Add1.IN30
B[3] => Add0.IN61
B[3] => F.IN1
B[3] => F.IN1
B[3] => F.IN1
B[3] => Mux28.IN7
B[3] => Add1.IN29
B[4] => Add0.IN60
B[4] => F.IN1
B[4] => F.IN1
B[4] => F.IN1
B[4] => Mux27.IN7
B[4] => Add1.IN28
B[5] => Add0.IN59
B[5] => F.IN1
B[5] => F.IN1
B[5] => F.IN1
B[5] => Mux26.IN7
B[5] => Add1.IN27
B[6] => Add0.IN58
B[6] => F.IN1
B[6] => F.IN1
B[6] => F.IN1
B[6] => Mux25.IN7
B[6] => Add1.IN26
B[7] => Add0.IN57
B[7] => F.IN1
B[7] => F.IN1
B[7] => F.IN1
B[7] => Mux24.IN7
B[7] => Add1.IN25
B[8] => Add0.IN56
B[8] => F.IN1
B[8] => F.IN1
B[8] => F.IN1
B[8] => Mux23.IN7
B[8] => Add1.IN24
B[9] => Add0.IN55
B[9] => F.IN1
B[9] => F.IN1
B[9] => F.IN1
B[9] => Mux22.IN7
B[9] => Add1.IN23
B[10] => Add0.IN54
B[10] => F.IN1
B[10] => F.IN1
B[10] => F.IN1
B[10] => Mux21.IN7
B[10] => Add1.IN22
B[11] => Add0.IN53
B[11] => F.IN1
B[11] => F.IN1
B[11] => F.IN1
B[11] => Mux20.IN7
B[11] => Add1.IN21
B[12] => Add0.IN52
B[12] => F.IN1
B[12] => F.IN1
B[12] => F.IN1
B[12] => Mux19.IN7
B[12] => Add1.IN20
B[13] => Add0.IN51
B[13] => F.IN1
B[13] => F.IN1
B[13] => F.IN1
B[13] => Mux18.IN7
B[13] => Add1.IN19
B[14] => Add0.IN50
B[14] => F.IN1
B[14] => F.IN1
B[14] => F.IN1
B[14] => Mux17.IN7
B[14] => Add1.IN18
B[15] => Add0.IN49
B[15] => F.IN1
B[15] => F.IN1
B[15] => F.IN1
B[15] => Mux16.IN7
B[15] => Add1.IN17
B[16] => Add0.IN48
B[16] => F.IN1
B[16] => F.IN1
B[16] => F.IN1
B[16] => Mux15.IN7
B[16] => Add1.IN16
B[17] => Add0.IN47
B[17] => F.IN1
B[17] => F.IN1
B[17] => F.IN1
B[17] => Mux14.IN7
B[17] => Add1.IN15
B[18] => Add0.IN46
B[18] => F.IN1
B[18] => F.IN1
B[18] => F.IN1
B[18] => Mux13.IN7
B[18] => Add1.IN14
B[19] => Add0.IN45
B[19] => F.IN1
B[19] => F.IN1
B[19] => F.IN1
B[19] => Mux12.IN7
B[19] => Add1.IN13
B[20] => Add0.IN44
B[20] => F.IN1
B[20] => F.IN1
B[20] => F.IN1
B[20] => Mux11.IN7
B[20] => Add1.IN12
B[21] => Add0.IN43
B[21] => F.IN1
B[21] => F.IN1
B[21] => F.IN1
B[21] => Mux10.IN7
B[21] => Add1.IN11
B[22] => Add0.IN42
B[22] => F.IN1
B[22] => F.IN1
B[22] => F.IN1
B[22] => Mux9.IN7
B[22] => Add1.IN10
B[23] => Add0.IN41
B[23] => F.IN1
B[23] => F.IN1
B[23] => F.IN1
B[23] => Mux8.IN7
B[23] => Add1.IN9
B[24] => Add0.IN40
B[24] => F.IN1
B[24] => F.IN1
B[24] => F.IN1
B[24] => Mux7.IN7
B[24] => Add1.IN8
B[25] => Add0.IN39
B[25] => F.IN1
B[25] => F.IN1
B[25] => F.IN1
B[25] => Mux6.IN7
B[25] => Add1.IN7
B[26] => Add0.IN38
B[26] => F.IN1
B[26] => F.IN1
B[26] => F.IN1
B[26] => Mux5.IN7
B[26] => Add1.IN6
B[27] => Add0.IN37
B[27] => F.IN1
B[27] => F.IN1
B[27] => F.IN1
B[27] => Mux4.IN7
B[27] => Add1.IN5
B[28] => Add0.IN36
B[28] => F.IN1
B[28] => F.IN1
B[28] => F.IN1
B[28] => Mux3.IN7
B[28] => Add1.IN4
B[29] => Add0.IN35
B[29] => F.IN1
B[29] => F.IN1
B[29] => F.IN1
B[29] => Mux2.IN7
B[29] => Add1.IN3
B[30] => Add0.IN34
B[30] => F.IN1
B[30] => F.IN1
B[30] => F.IN1
B[30] => Mux1.IN7
B[30] => Add1.IN2
B[31] => Add0.IN33
B[31] => F.IN1
B[31] => F.IN1
B[31] => F.IN1
B[31] => Mux0.IN7
B[31] => Add1.IN1
ALUS[0] => Mux0.IN10
ALUS[0] => Mux1.IN10
ALUS[0] => Mux2.IN10
ALUS[0] => Mux3.IN10
ALUS[0] => Mux4.IN10
ALUS[0] => Mux5.IN10
ALUS[0] => Mux6.IN10
ALUS[0] => Mux7.IN10
ALUS[0] => Mux8.IN10
ALUS[0] => Mux9.IN10
ALUS[0] => Mux10.IN10
ALUS[0] => Mux11.IN10
ALUS[0] => Mux12.IN10
ALUS[0] => Mux13.IN10
ALUS[0] => Mux14.IN10
ALUS[0] => Mux15.IN10
ALUS[0] => Mux16.IN10
ALUS[0] => Mux17.IN10
ALUS[0] => Mux18.IN10
ALUS[0] => Mux19.IN10
ALUS[0] => Mux20.IN10
ALUS[0] => Mux21.IN10
ALUS[0] => Mux22.IN10
ALUS[0] => Mux23.IN10
ALUS[0] => Mux24.IN10
ALUS[0] => Mux25.IN10
ALUS[0] => Mux26.IN10
ALUS[0] => Mux27.IN10
ALUS[0] => Mux28.IN10
ALUS[0] => Mux29.IN10
ALUS[0] => Mux30.IN10
ALUS[0] => Mux31.IN10
ALUS[1] => Mux0.IN9
ALUS[1] => Mux1.IN9
ALUS[1] => Mux2.IN9
ALUS[1] => Mux3.IN9
ALUS[1] => Mux4.IN9
ALUS[1] => Mux5.IN9
ALUS[1] => Mux6.IN9
ALUS[1] => Mux7.IN9
ALUS[1] => Mux8.IN9
ALUS[1] => Mux9.IN9
ALUS[1] => Mux10.IN9
ALUS[1] => Mux11.IN9
ALUS[1] => Mux12.IN9
ALUS[1] => Mux13.IN9
ALUS[1] => Mux14.IN9
ALUS[1] => Mux15.IN9
ALUS[1] => Mux16.IN9
ALUS[1] => Mux17.IN9
ALUS[1] => Mux18.IN9
ALUS[1] => Mux19.IN9
ALUS[1] => Mux20.IN9
ALUS[1] => Mux21.IN9
ALUS[1] => Mux22.IN9
ALUS[1] => Mux23.IN9
ALUS[1] => Mux24.IN9
ALUS[1] => Mux25.IN9
ALUS[1] => Mux26.IN9
ALUS[1] => Mux27.IN9
ALUS[1] => Mux28.IN9
ALUS[1] => Mux29.IN9
ALUS[1] => Mux30.IN9
ALUS[1] => Mux31.IN9
ALUS[2] => Mux0.IN8
ALUS[2] => Mux1.IN8
ALUS[2] => Mux2.IN8
ALUS[2] => Mux3.IN8
ALUS[2] => Mux4.IN8
ALUS[2] => Mux5.IN8
ALUS[2] => Mux6.IN8
ALUS[2] => Mux7.IN8
ALUS[2] => Mux8.IN8
ALUS[2] => Mux9.IN8
ALUS[2] => Mux10.IN8
ALUS[2] => Mux11.IN8
ALUS[2] => Mux12.IN8
ALUS[2] => Mux13.IN8
ALUS[2] => Mux14.IN8
ALUS[2] => Mux15.IN8
ALUS[2] => Mux16.IN8
ALUS[2] => Mux17.IN8
ALUS[2] => Mux18.IN8
ALUS[2] => Mux19.IN8
ALUS[2] => Mux20.IN8
ALUS[2] => Mux21.IN8
ALUS[2] => Mux22.IN8
ALUS[2] => Mux23.IN8
ALUS[2] => Mux24.IN8
ALUS[2] => Mux25.IN8
ALUS[2] => Mux26.IN8
ALUS[2] => Mux27.IN8
ALUS[2] => Mux28.IN8
ALUS[2] => Mux29.IN8
ALUS[2] => Mux30.IN8
ALUS[2] => Mux31.IN8
F[0] <> F[0]
F[1] <> F[1]
F[2] <> F[2]
F[3] <> F[3]
F[4] <> F[4]
F[5] <> F[5]
F[6] <> F[6]
F[7] <> F[7]
F[8] <> F[8]
F[9] <> F[9]
F[10] <> F[10]
F[11] <> F[11]
F[12] <> F[12]
F[13] <> F[13]
F[14] <> F[14]
F[15] <> F[15]
F[16] <> F[16]
F[17] <> F[17]
F[18] <> F[18]
F[19] <> F[19]
F[20] <> F[20]
F[21] <> F[21]
F[22] <> F[22]
F[23] <> F[23]
F[24] <> F[24]
F[25] <> F[25]
F[26] <> F[26]
F[27] <> F[27]
F[28] <> F[28]
F[29] <> F[29]
F[30] <> F[30]
F[31] <> F[31]
C <= <GND>
V <= <GND>
N <= N.DB_MAX_OUTPUT_PORT_TYPE
Z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|SCP:inst3|execute:inst|bmux2to1:inst
D0[0] => Y.DATAA
D0[1] => Y.DATAA
D0[2] => Y.DATAA
D0[3] => Y.DATAA
D0[4] => Y.DATAA
D0[5] => Y.DATAA
D0[6] => Y.DATAA
D0[7] => Y.DATAA
D0[8] => Y.DATAA
D0[9] => Y.DATAA
D0[10] => Y.DATAA
D0[11] => Y.DATAA
D0[12] => Y.DATAA
D0[13] => Y.DATAA
D0[14] => Y.DATAA
D0[15] => Y.DATAA
D0[16] => Y.DATAA
D0[17] => Y.DATAA
D0[18] => Y.DATAA
D0[19] => Y.DATAA
D0[20] => Y.DATAA
D0[21] => Y.DATAA
D0[22] => Y.DATAA
D0[23] => Y.DATAA
D0[24] => Y.DATAA
D0[25] => Y.DATAA
D0[26] => Y.DATAA
D0[27] => Y.DATAA
D0[28] => Y.DATAA
D0[29] => Y.DATAA
D0[30] => Y.DATAA
D0[31] => Y.DATAA
D1[0] => Y.DATAB
D1[1] => Y.DATAB
D1[2] => Y.DATAB
D1[3] => Y.DATAB
D1[4] => Y.DATAB
D1[5] => Y.DATAB
D1[6] => Y.DATAB
D1[7] => Y.DATAB
D1[8] => Y.DATAB
D1[9] => Y.DATAB
D1[10] => Y.DATAB
D1[11] => Y.DATAB
D1[12] => Y.DATAB
D1[13] => Y.DATAB
D1[14] => Y.DATAB
D1[15] => Y.DATAB
D1[16] => Y.DATAB
D1[17] => Y.DATAB
D1[18] => Y.DATAB
D1[19] => Y.DATAB
D1[20] => Y.DATAB
D1[21] => Y.DATAB
D1[22] => Y.DATAB
D1[23] => Y.DATAB
D1[24] => Y.DATAB
D1[25] => Y.DATAB
D1[26] => Y.DATAB
D1[27] => Y.DATAB
D1[28] => Y.DATAB
D1[29] => Y.DATAB
D1[30] => Y.DATAB
D1[31] => Y.DATAB
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|SCP:inst3|controller:inst7
COND[0] => Equal14.IN3
COND[0] => Equal15.IN3
COND[0] => Equal16.IN0
COND[1] => Equal14.IN2
COND[1] => Equal15.IN2
COND[1] => Equal16.IN3
COND[2] => Equal14.IN1
COND[2] => Equal15.IN1
COND[2] => Equal16.IN2
COND[3] => Equal14.IN0
COND[3] => Equal15.IN0
COND[3] => Equal16.IN1
OP[0] => EXTS[0].DATAIN
OP[0] => Equal12.IN0
OP[0] => Equal17.IN1
OP[0] => Equal21.IN1
OP[1] => EXTS[1].DATAIN
OP[1] => Equal12.IN1
OP[1] => Equal17.IN0
OP[1] => Equal21.IN0
FUNCT[0] => ALUFLAGWR.IN1
FUNCT[0] => Equal10.IN5
FUNCT[0] => Equal11.IN5
FUNCT[0] => Equal19.IN3
FUNCT[0] => Equal22.IN3
FUNCT[0] => Equal23.IN4
FUNCT[0] => Equal24.IN5
FUNCT[0] => Equal25.IN4
FUNCT[0] => Equal26.IN2
FUNCT[0] => Equal27.IN4
FUNCT[0] => Equal28.IN5
FUNCT[1] => Equal0.IN4
FUNCT[1] => Equal1.IN4
FUNCT[1] => Equal2.IN4
FUNCT[1] => Equal3.IN4
FUNCT[1] => Equal4.IN1
FUNCT[1] => Equal5.IN2
FUNCT[1] => Equal6.IN4
FUNCT[1] => Equal7.IN3
FUNCT[1] => Equal8.IN2
FUNCT[1] => Equal9.IN3
FUNCT[1] => Equal10.IN2
FUNCT[1] => Equal11.IN1
FUNCT[1] => Equal19.IN2
FUNCT[1] => Equal22.IN2
FUNCT[1] => Equal23.IN3
FUNCT[1] => Equal24.IN4
FUNCT[1] => Equal25.IN5
FUNCT[1] => Equal26.IN5
FUNCT[1] => Equal27.IN3
FUNCT[1] => Equal28.IN2
FUNCT[2] => Equal0.IN0
FUNCT[2] => Equal1.IN1
FUNCT[2] => Equal2.IN2
FUNCT[2] => Equal3.IN3
FUNCT[2] => Equal4.IN0
FUNCT[2] => Equal5.IN1
FUNCT[2] => Equal6.IN3
FUNCT[2] => Equal7.IN2
FUNCT[2] => Equal8.IN4
FUNCT[2] => Equal9.IN4
FUNCT[2] => Equal10.IN4
FUNCT[2] => Equal11.IN4
FUNCT[2] => Equal19.IN1
FUNCT[2] => Equal22.IN1
FUNCT[2] => Equal23.IN2
FUNCT[2] => Equal24.IN3
FUNCT[2] => Equal25.IN3
FUNCT[2] => Equal26.IN1
FUNCT[2] => Equal27.IN5
FUNCT[2] => Equal28.IN1
FUNCT[3] => Equal0.IN3
FUNCT[3] => Equal1.IN3
FUNCT[3] => Equal2.IN1
FUNCT[3] => Equal3.IN2
FUNCT[3] => Equal4.IN4
FUNCT[3] => Equal5.IN4
FUNCT[3] => Equal6.IN2
FUNCT[3] => Equal7.IN1
FUNCT[3] => Equal8.IN1
FUNCT[3] => Equal9.IN2
FUNCT[3] => Equal10.IN1
FUNCT[3] => Equal11.IN0
FUNCT[3] => Equal19.IN0
FUNCT[3] => Equal22.IN5
FUNCT[3] => Equal23.IN5
FUNCT[3] => Equal24.IN2
FUNCT[3] => Equal25.IN2
FUNCT[3] => Equal26.IN4
FUNCT[3] => Equal27.IN2
FUNCT[3] => Equal28.IN4
FUNCT[4] => Equal0.IN2
FUNCT[4] => Equal1.IN2
FUNCT[4] => Equal2.IN0
FUNCT[4] => Equal3.IN1
FUNCT[4] => Equal4.IN3
FUNCT[4] => Equal5.IN3
FUNCT[4] => Equal6.IN1
FUNCT[4] => Equal7.IN0
FUNCT[4] => Equal8.IN0
FUNCT[4] => Equal9.IN1
FUNCT[4] => Equal10.IN3
FUNCT[4] => Equal11.IN3
FUNCT[4] => Equal13.IN0
FUNCT[4] => Equal18.IN1
FUNCT[4] => Equal22.IN4
FUNCT[4] => Equal23.IN1
FUNCT[4] => Equal24.IN1
FUNCT[4] => Equal25.IN1
FUNCT[4] => Equal26.IN3
FUNCT[4] => Equal27.IN1
FUNCT[4] => Equal28.IN3
FUNCT[5] => Equal0.IN1
FUNCT[5] => Equal1.IN0
FUNCT[5] => Equal2.IN3
FUNCT[5] => Equal3.IN0
FUNCT[5] => Equal4.IN2
FUNCT[5] => Equal5.IN0
FUNCT[5] => Equal6.IN0
FUNCT[5] => Equal7.IN4
FUNCT[5] => Equal8.IN3
FUNCT[5] => Equal9.IN0
FUNCT[5] => Equal10.IN0
FUNCT[5] => Equal11.IN2
FUNCT[5] => Equal13.IN1
FUNCT[5] => Equal18.IN0
FUNCT[5] => Equal22.IN0
FUNCT[5] => Equal23.IN0
FUNCT[5] => Equal24.IN0
FUNCT[5] => Equal25.IN0
FUNCT[5] => Equal26.IN0
FUNCT[5] => Equal27.IN0
FUNCT[5] => Equal28.IN0
C => ~NO_FANOUT~
V => ~NO_FANOUT~
N => ~NO_FANOUT~
Z => PCSRC.IN1
Z => PCSRC.IN1
MULINSTR[0] => ALUS.IN1
MULINSTR[0] => Equal20.IN3
MULINSTR[1] => Equal20.IN1
MULINSTR[2] => Equal20.IN0
MULINSTR[3] => Equal20.IN2
EXTS[0] <= OP[0].DB_MAX_OUTPUT_PORT_TYPE
EXTS[1] <= OP[1].DB_MAX_OUTPUT_PORT_TYPE
REGDST[0] <= REGDST.DB_MAX_OUTPUT_PORT_TYPE
REGDST[1] <= REGDST.DB_MAX_OUTPUT_PORT_TYPE
ALUS[0] <= ALUS.DB_MAX_OUTPUT_PORT_TYPE
ALUS[1] <= ALUS.DB_MAX_OUTPUT_PORT_TYPE
ALUS[2] <= ALUS.DB_MAX_OUTPUT_PORT_TYPE
PCSRC <= PCSRC.DB_MAX_OUTPUT_PORT_TYPE
PCWR <= <VCC>
REGWR <= REGWR.DB_MAX_OUTPUT_PORT_TYPE
ALUSRCB <= ALUSRCB.DB_MAX_OUTPUT_PORT_TYPE
ALUFLAGWR <= ALUFLAGWR.DB_MAX_OUTPUT_PORT_TYPE
MEMWR <= MEMWR.DB_MAX_OUTPUT_PORT_TYPE
REGSRC <= REGSRC.DB_MAX_OUTPUT_PORT_TYPE
MULSEL <= REGDST.DB_MAX_OUTPUT_PORT_TYPE
MEMRD <= REGSRC.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|SCP:inst3|fetch:inst2
INSTR[0] <= iromv5:inst4.RD[0]
INSTR[1] <= iromv5:inst4.RD[1]
INSTR[2] <= iromv5:inst4.RD[2]
INSTR[3] <= iromv5:inst4.RD[3]
INSTR[4] <= iromv5:inst4.RD[4]
INSTR[5] <= iromv5:inst4.RD[5]
INSTR[6] <= iromv5:inst4.RD[6]
INSTR[7] <= iromv5:inst4.RD[7]
INSTR[8] <= iromv5:inst4.RD[8]
INSTR[9] <= iromv5:inst4.RD[9]
INSTR[10] <= iromv5:inst4.RD[10]
INSTR[11] <= iromv5:inst4.RD[11]
INSTR[12] <= iromv5:inst4.RD[12]
INSTR[13] <= iromv5:inst4.RD[13]
INSTR[14] <= iromv5:inst4.RD[14]
INSTR[15] <= iromv5:inst4.RD[15]
INSTR[16] <= iromv5:inst4.RD[16]
INSTR[17] <= iromv5:inst4.RD[17]
INSTR[18] <= iromv5:inst4.RD[18]
INSTR[19] <= iromv5:inst4.RD[19]
INSTR[20] <= iromv5:inst4.RD[20]
INSTR[21] <= iromv5:inst4.RD[21]
INSTR[22] <= iromv5:inst4.RD[22]
INSTR[23] <= iromv5:inst4.RD[23]
INSTR[24] <= iromv5:inst4.RD[24]
INSTR[25] <= iromv5:inst4.RD[25]
INSTR[26] <= iromv5:inst4.RD[26]
INSTR[27] <= iromv5:inst4.RD[27]
INSTR[28] <= iromv5:inst4.RD[28]
INSTR[29] <= iromv5:inst4.RD[29]
INSTR[30] <= iromv5:inst4.RD[30]
INSTR[31] <= iromv5:inst4.RD[31]
PCWE => pc:inst2.LD
RST => pc:inst2.RST
CLK => pc:inst2.CLK
PCWD[0] => pc:inst2.D[0]
PCWD[1] => pc:inst2.D[1]
PCWD[2] => pc:inst2.D[2]
PCWD[3] => pc:inst2.D[3]
PCWD[4] => pc:inst2.D[4]
PCWD[5] => pc:inst2.D[5]
PCWD[6] => pc:inst2.D[6]
PCWD[7] => pc:inst2.D[7]
PCWD[8] => pc:inst2.D[8]
PCWD[9] => pc:inst2.D[9]
PCWD[10] => pc:inst2.D[10]
PCWD[11] => pc:inst2.D[11]
PCWD[12] => pc:inst2.D[12]
PCWD[13] => pc:inst2.D[13]
PCWD[14] => pc:inst2.D[14]
PCWD[15] => pc:inst2.D[15]
PCWD[16] => pc:inst2.D[16]
PCWD[17] => pc:inst2.D[17]
PCWD[18] => pc:inst2.D[18]
PCWD[19] => pc:inst2.D[19]
PCWD[20] => pc:inst2.D[20]
PCWD[21] => pc:inst2.D[21]
PCWD[22] => pc:inst2.D[22]
PCWD[23] => pc:inst2.D[23]
PCWD[24] => pc:inst2.D[24]
PCWD[25] => pc:inst2.D[25]
PCWD[26] => pc:inst2.D[26]
PCWD[27] => pc:inst2.D[27]
PCWD[28] => pc:inst2.D[28]
PCWD[29] => pc:inst2.D[29]
PCWD[30] => pc:inst2.D[30]
PCWD[31] => pc:inst2.D[31]
PC4[0] <= adder:inst.S[0]
PC4[1] <= adder:inst.S[1]
PC4[2] <= adder:inst.S[2]
PC4[3] <= adder:inst.S[3]
PC4[4] <= adder:inst.S[4]
PC4[5] <= adder:inst.S[5]
PC4[6] <= adder:inst.S[6]
PC4[7] <= adder:inst.S[7]
PC4[8] <= adder:inst.S[8]
PC4[9] <= adder:inst.S[9]
PC4[10] <= adder:inst.S[10]
PC4[11] <= adder:inst.S[11]
PC4[12] <= adder:inst.S[12]
PC4[13] <= adder:inst.S[13]
PC4[14] <= adder:inst.S[14]
PC4[15] <= adder:inst.S[15]
PC4[16] <= adder:inst.S[16]
PC4[17] <= adder:inst.S[17]
PC4[18] <= adder:inst.S[18]
PC4[19] <= adder:inst.S[19]
PC4[20] <= adder:inst.S[20]
PC4[21] <= adder:inst.S[21]
PC4[22] <= adder:inst.S[22]
PC4[23] <= adder:inst.S[23]
PC4[24] <= adder:inst.S[24]
PC4[25] <= adder:inst.S[25]
PC4[26] <= adder:inst.S[26]
PC4[27] <= adder:inst.S[27]
PC4[28] <= adder:inst.S[28]
PC4[29] <= adder:inst.S[29]
PC4[30] <= adder:inst.S[30]
PC4[31] <= adder:inst.S[31]
PC8[0] <= adder:inst3.S[0]
PC8[1] <= adder:inst3.S[1]
PC8[2] <= adder:inst3.S[2]
PC8[3] <= adder:inst3.S[3]
PC8[4] <= adder:inst3.S[4]
PC8[5] <= adder:inst3.S[5]
PC8[6] <= adder:inst3.S[6]
PC8[7] <= adder:inst3.S[7]
PC8[8] <= adder:inst3.S[8]
PC8[9] <= adder:inst3.S[9]
PC8[10] <= adder:inst3.S[10]
PC8[11] <= adder:inst3.S[11]
PC8[12] <= adder:inst3.S[12]
PC8[13] <= adder:inst3.S[13]
PC8[14] <= adder:inst3.S[14]
PC8[15] <= adder:inst3.S[15]
PC8[16] <= adder:inst3.S[16]
PC8[17] <= adder:inst3.S[17]
PC8[18] <= adder:inst3.S[18]
PC8[19] <= adder:inst3.S[19]
PC8[20] <= adder:inst3.S[20]
PC8[21] <= adder:inst3.S[21]
PC8[22] <= adder:inst3.S[22]
PC8[23] <= adder:inst3.S[23]
PC8[24] <= adder:inst3.S[24]
PC8[25] <= adder:inst3.S[25]
PC8[26] <= adder:inst3.S[26]
PC8[27] <= adder:inst3.S[27]
PC8[28] <= adder:inst3.S[28]
PC8[29] <= adder:inst3.S[29]
PC8[30] <= adder:inst3.S[30]
PC8[31] <= adder:inst3.S[31]


|SCPFPGA|SCP:inst3|fetch:inst2|iromv5:inst4
A[0] => Equal0.IN31
A[0] => Equal1.IN30
A[0] => Equal2.IN30
A[0] => Equal3.IN29
A[0] => Equal4.IN30
A[0] => Equal5.IN29
A[0] => Equal6.IN29
A[0] => Equal7.IN28
A[0] => Equal8.IN30
A[0] => Equal9.IN29
A[0] => Equal10.IN29
A[0] => Equal11.IN28
A[0] => Equal12.IN29
A[0] => Equal13.IN28
A[0] => Equal14.IN28
A[0] => Equal15.IN27
A[0] => Equal16.IN30
A[0] => Equal17.IN29
A[0] => Equal18.IN29
A[0] => Equal19.IN28
A[0] => Equal20.IN29
A[0] => Equal21.IN28
A[0] => Equal22.IN28
A[0] => Equal23.IN27
A[1] => Equal0.IN30
A[1] => Equal1.IN29
A[1] => Equal2.IN29
A[1] => Equal3.IN28
A[1] => Equal4.IN29
A[1] => Equal5.IN28
A[1] => Equal6.IN28
A[1] => Equal7.IN27
A[1] => Equal8.IN29
A[1] => Equal9.IN28
A[1] => Equal10.IN28
A[1] => Equal11.IN27
A[1] => Equal12.IN28
A[1] => Equal13.IN27
A[1] => Equal14.IN27
A[1] => Equal15.IN26
A[1] => Equal16.IN29
A[1] => Equal17.IN28
A[1] => Equal18.IN28
A[1] => Equal19.IN27
A[1] => Equal20.IN28
A[1] => Equal21.IN27
A[1] => Equal22.IN27
A[1] => Equal23.IN26
A[2] => Equal0.IN29
A[2] => Equal1.IN31
A[2] => Equal2.IN28
A[2] => Equal3.IN31
A[2] => Equal4.IN28
A[2] => Equal5.IN31
A[2] => Equal6.IN27
A[2] => Equal7.IN31
A[2] => Equal8.IN28
A[2] => Equal9.IN31
A[2] => Equal10.IN27
A[2] => Equal11.IN31
A[2] => Equal12.IN27
A[2] => Equal13.IN31
A[2] => Equal14.IN26
A[2] => Equal15.IN31
A[2] => Equal16.IN28
A[2] => Equal17.IN31
A[2] => Equal18.IN27
A[2] => Equal19.IN31
A[2] => Equal20.IN27
A[2] => Equal21.IN31
A[2] => Equal22.IN26
A[2] => Equal23.IN31
A[3] => Equal0.IN28
A[3] => Equal1.IN28
A[3] => Equal2.IN31
A[3] => Equal3.IN30
A[3] => Equal4.IN27
A[3] => Equal5.IN27
A[3] => Equal6.IN31
A[3] => Equal7.IN30
A[3] => Equal8.IN27
A[3] => Equal9.IN27
A[3] => Equal10.IN31
A[3] => Equal11.IN30
A[3] => Equal12.IN26
A[3] => Equal13.IN26
A[3] => Equal14.IN31
A[3] => Equal15.IN30
A[3] => Equal16.IN27
A[3] => Equal17.IN27
A[3] => Equal18.IN31
A[3] => Equal19.IN30
A[3] => Equal20.IN26
A[3] => Equal21.IN26
A[3] => Equal22.IN31
A[3] => Equal23.IN30
A[4] => Equal0.IN27
A[4] => Equal1.IN27
A[4] => Equal2.IN27
A[4] => Equal3.IN27
A[4] => Equal4.IN31
A[4] => Equal5.IN30
A[4] => Equal6.IN30
A[4] => Equal7.IN29
A[4] => Equal8.IN26
A[4] => Equal9.IN26
A[4] => Equal10.IN26
A[4] => Equal11.IN26
A[4] => Equal12.IN31
A[4] => Equal13.IN30
A[4] => Equal14.IN30
A[4] => Equal15.IN29
A[4] => Equal16.IN26
A[4] => Equal17.IN26
A[4] => Equal18.IN26
A[4] => Equal19.IN26
A[4] => Equal20.IN31
A[4] => Equal21.IN30
A[4] => Equal22.IN30
A[4] => Equal23.IN29
A[5] => Equal0.IN26
A[5] => Equal1.IN26
A[5] => Equal2.IN26
A[5] => Equal3.IN26
A[5] => Equal4.IN26
A[5] => Equal5.IN26
A[5] => Equal6.IN26
A[5] => Equal7.IN26
A[5] => Equal8.IN31
A[5] => Equal9.IN30
A[5] => Equal10.IN30
A[5] => Equal11.IN29
A[5] => Equal12.IN30
A[5] => Equal13.IN29
A[5] => Equal14.IN29
A[5] => Equal15.IN28
A[5] => Equal16.IN25
A[5] => Equal17.IN25
A[5] => Equal18.IN25
A[5] => Equal19.IN25
A[5] => Equal20.IN25
A[5] => Equal21.IN25
A[5] => Equal22.IN25
A[5] => Equal23.IN25
A[6] => Equal0.IN25
A[6] => Equal1.IN25
A[6] => Equal2.IN25
A[6] => Equal3.IN25
A[6] => Equal4.IN25
A[6] => Equal5.IN25
A[6] => Equal6.IN25
A[6] => Equal7.IN25
A[6] => Equal8.IN25
A[6] => Equal9.IN25
A[6] => Equal10.IN25
A[6] => Equal11.IN25
A[6] => Equal12.IN25
A[6] => Equal13.IN25
A[6] => Equal14.IN25
A[6] => Equal15.IN25
A[6] => Equal16.IN31
A[6] => Equal17.IN30
A[6] => Equal18.IN30
A[6] => Equal19.IN29
A[6] => Equal20.IN30
A[6] => Equal21.IN29
A[6] => Equal22.IN29
A[6] => Equal23.IN28
A[7] => Equal0.IN24
A[7] => Equal1.IN24
A[7] => Equal2.IN24
A[7] => Equal3.IN24
A[7] => Equal4.IN24
A[7] => Equal5.IN24
A[7] => Equal6.IN24
A[7] => Equal7.IN24
A[7] => Equal8.IN24
A[7] => Equal9.IN24
A[7] => Equal10.IN24
A[7] => Equal11.IN24
A[7] => Equal12.IN24
A[7] => Equal13.IN24
A[7] => Equal14.IN24
A[7] => Equal15.IN24
A[7] => Equal16.IN24
A[7] => Equal17.IN24
A[7] => Equal18.IN24
A[7] => Equal19.IN24
A[7] => Equal20.IN24
A[7] => Equal21.IN24
A[7] => Equal22.IN24
A[7] => Equal23.IN24
A[8] => Equal0.IN23
A[8] => Equal1.IN23
A[8] => Equal2.IN23
A[8] => Equal3.IN23
A[8] => Equal4.IN23
A[8] => Equal5.IN23
A[8] => Equal6.IN23
A[8] => Equal7.IN23
A[8] => Equal8.IN23
A[8] => Equal9.IN23
A[8] => Equal10.IN23
A[8] => Equal11.IN23
A[8] => Equal12.IN23
A[8] => Equal13.IN23
A[8] => Equal14.IN23
A[8] => Equal15.IN23
A[8] => Equal16.IN23
A[8] => Equal17.IN23
A[8] => Equal18.IN23
A[8] => Equal19.IN23
A[8] => Equal20.IN23
A[8] => Equal21.IN23
A[8] => Equal22.IN23
A[8] => Equal23.IN23
A[9] => Equal0.IN22
A[9] => Equal1.IN22
A[9] => Equal2.IN22
A[9] => Equal3.IN22
A[9] => Equal4.IN22
A[9] => Equal5.IN22
A[9] => Equal6.IN22
A[9] => Equal7.IN22
A[9] => Equal8.IN22
A[9] => Equal9.IN22
A[9] => Equal10.IN22
A[9] => Equal11.IN22
A[9] => Equal12.IN22
A[9] => Equal13.IN22
A[9] => Equal14.IN22
A[9] => Equal15.IN22
A[9] => Equal16.IN22
A[9] => Equal17.IN22
A[9] => Equal18.IN22
A[9] => Equal19.IN22
A[9] => Equal20.IN22
A[9] => Equal21.IN22
A[9] => Equal22.IN22
A[9] => Equal23.IN22
A[10] => Equal0.IN21
A[10] => Equal1.IN21
A[10] => Equal2.IN21
A[10] => Equal3.IN21
A[10] => Equal4.IN21
A[10] => Equal5.IN21
A[10] => Equal6.IN21
A[10] => Equal7.IN21
A[10] => Equal8.IN21
A[10] => Equal9.IN21
A[10] => Equal10.IN21
A[10] => Equal11.IN21
A[10] => Equal12.IN21
A[10] => Equal13.IN21
A[10] => Equal14.IN21
A[10] => Equal15.IN21
A[10] => Equal16.IN21
A[10] => Equal17.IN21
A[10] => Equal18.IN21
A[10] => Equal19.IN21
A[10] => Equal20.IN21
A[10] => Equal21.IN21
A[10] => Equal22.IN21
A[10] => Equal23.IN21
A[11] => Equal0.IN20
A[11] => Equal1.IN20
A[11] => Equal2.IN20
A[11] => Equal3.IN20
A[11] => Equal4.IN20
A[11] => Equal5.IN20
A[11] => Equal6.IN20
A[11] => Equal7.IN20
A[11] => Equal8.IN20
A[11] => Equal9.IN20
A[11] => Equal10.IN20
A[11] => Equal11.IN20
A[11] => Equal12.IN20
A[11] => Equal13.IN20
A[11] => Equal14.IN20
A[11] => Equal15.IN20
A[11] => Equal16.IN20
A[11] => Equal17.IN20
A[11] => Equal18.IN20
A[11] => Equal19.IN20
A[11] => Equal20.IN20
A[11] => Equal21.IN20
A[11] => Equal22.IN20
A[11] => Equal23.IN20
A[12] => Equal0.IN19
A[12] => Equal1.IN19
A[12] => Equal2.IN19
A[12] => Equal3.IN19
A[12] => Equal4.IN19
A[12] => Equal5.IN19
A[12] => Equal6.IN19
A[12] => Equal7.IN19
A[12] => Equal8.IN19
A[12] => Equal9.IN19
A[12] => Equal10.IN19
A[12] => Equal11.IN19
A[12] => Equal12.IN19
A[12] => Equal13.IN19
A[12] => Equal14.IN19
A[12] => Equal15.IN19
A[12] => Equal16.IN19
A[12] => Equal17.IN19
A[12] => Equal18.IN19
A[12] => Equal19.IN19
A[12] => Equal20.IN19
A[12] => Equal21.IN19
A[12] => Equal22.IN19
A[12] => Equal23.IN19
A[13] => Equal0.IN18
A[13] => Equal1.IN18
A[13] => Equal2.IN18
A[13] => Equal3.IN18
A[13] => Equal4.IN18
A[13] => Equal5.IN18
A[13] => Equal6.IN18
A[13] => Equal7.IN18
A[13] => Equal8.IN18
A[13] => Equal9.IN18
A[13] => Equal10.IN18
A[13] => Equal11.IN18
A[13] => Equal12.IN18
A[13] => Equal13.IN18
A[13] => Equal14.IN18
A[13] => Equal15.IN18
A[13] => Equal16.IN18
A[13] => Equal17.IN18
A[13] => Equal18.IN18
A[13] => Equal19.IN18
A[13] => Equal20.IN18
A[13] => Equal21.IN18
A[13] => Equal22.IN18
A[13] => Equal23.IN18
A[14] => Equal0.IN17
A[14] => Equal1.IN17
A[14] => Equal2.IN17
A[14] => Equal3.IN17
A[14] => Equal4.IN17
A[14] => Equal5.IN17
A[14] => Equal6.IN17
A[14] => Equal7.IN17
A[14] => Equal8.IN17
A[14] => Equal9.IN17
A[14] => Equal10.IN17
A[14] => Equal11.IN17
A[14] => Equal12.IN17
A[14] => Equal13.IN17
A[14] => Equal14.IN17
A[14] => Equal15.IN17
A[14] => Equal16.IN17
A[14] => Equal17.IN17
A[14] => Equal18.IN17
A[14] => Equal19.IN17
A[14] => Equal20.IN17
A[14] => Equal21.IN17
A[14] => Equal22.IN17
A[14] => Equal23.IN17
A[15] => Equal0.IN16
A[15] => Equal1.IN16
A[15] => Equal2.IN16
A[15] => Equal3.IN16
A[15] => Equal4.IN16
A[15] => Equal5.IN16
A[15] => Equal6.IN16
A[15] => Equal7.IN16
A[15] => Equal8.IN16
A[15] => Equal9.IN16
A[15] => Equal10.IN16
A[15] => Equal11.IN16
A[15] => Equal12.IN16
A[15] => Equal13.IN16
A[15] => Equal14.IN16
A[15] => Equal15.IN16
A[15] => Equal16.IN16
A[15] => Equal17.IN16
A[15] => Equal18.IN16
A[15] => Equal19.IN16
A[15] => Equal20.IN16
A[15] => Equal21.IN16
A[15] => Equal22.IN16
A[15] => Equal23.IN16
A[16] => Equal0.IN15
A[16] => Equal1.IN15
A[16] => Equal2.IN15
A[16] => Equal3.IN15
A[16] => Equal4.IN15
A[16] => Equal5.IN15
A[16] => Equal6.IN15
A[16] => Equal7.IN15
A[16] => Equal8.IN15
A[16] => Equal9.IN15
A[16] => Equal10.IN15
A[16] => Equal11.IN15
A[16] => Equal12.IN15
A[16] => Equal13.IN15
A[16] => Equal14.IN15
A[16] => Equal15.IN15
A[16] => Equal16.IN15
A[16] => Equal17.IN15
A[16] => Equal18.IN15
A[16] => Equal19.IN15
A[16] => Equal20.IN15
A[16] => Equal21.IN15
A[16] => Equal22.IN15
A[16] => Equal23.IN15
A[17] => Equal0.IN14
A[17] => Equal1.IN14
A[17] => Equal2.IN14
A[17] => Equal3.IN14
A[17] => Equal4.IN14
A[17] => Equal5.IN14
A[17] => Equal6.IN14
A[17] => Equal7.IN14
A[17] => Equal8.IN14
A[17] => Equal9.IN14
A[17] => Equal10.IN14
A[17] => Equal11.IN14
A[17] => Equal12.IN14
A[17] => Equal13.IN14
A[17] => Equal14.IN14
A[17] => Equal15.IN14
A[17] => Equal16.IN14
A[17] => Equal17.IN14
A[17] => Equal18.IN14
A[17] => Equal19.IN14
A[17] => Equal20.IN14
A[17] => Equal21.IN14
A[17] => Equal22.IN14
A[17] => Equal23.IN14
A[18] => Equal0.IN13
A[18] => Equal1.IN13
A[18] => Equal2.IN13
A[18] => Equal3.IN13
A[18] => Equal4.IN13
A[18] => Equal5.IN13
A[18] => Equal6.IN13
A[18] => Equal7.IN13
A[18] => Equal8.IN13
A[18] => Equal9.IN13
A[18] => Equal10.IN13
A[18] => Equal11.IN13
A[18] => Equal12.IN13
A[18] => Equal13.IN13
A[18] => Equal14.IN13
A[18] => Equal15.IN13
A[18] => Equal16.IN13
A[18] => Equal17.IN13
A[18] => Equal18.IN13
A[18] => Equal19.IN13
A[18] => Equal20.IN13
A[18] => Equal21.IN13
A[18] => Equal22.IN13
A[18] => Equal23.IN13
A[19] => Equal0.IN12
A[19] => Equal1.IN12
A[19] => Equal2.IN12
A[19] => Equal3.IN12
A[19] => Equal4.IN12
A[19] => Equal5.IN12
A[19] => Equal6.IN12
A[19] => Equal7.IN12
A[19] => Equal8.IN12
A[19] => Equal9.IN12
A[19] => Equal10.IN12
A[19] => Equal11.IN12
A[19] => Equal12.IN12
A[19] => Equal13.IN12
A[19] => Equal14.IN12
A[19] => Equal15.IN12
A[19] => Equal16.IN12
A[19] => Equal17.IN12
A[19] => Equal18.IN12
A[19] => Equal19.IN12
A[19] => Equal20.IN12
A[19] => Equal21.IN12
A[19] => Equal22.IN12
A[19] => Equal23.IN12
A[20] => Equal0.IN11
A[20] => Equal1.IN11
A[20] => Equal2.IN11
A[20] => Equal3.IN11
A[20] => Equal4.IN11
A[20] => Equal5.IN11
A[20] => Equal6.IN11
A[20] => Equal7.IN11
A[20] => Equal8.IN11
A[20] => Equal9.IN11
A[20] => Equal10.IN11
A[20] => Equal11.IN11
A[20] => Equal12.IN11
A[20] => Equal13.IN11
A[20] => Equal14.IN11
A[20] => Equal15.IN11
A[20] => Equal16.IN11
A[20] => Equal17.IN11
A[20] => Equal18.IN11
A[20] => Equal19.IN11
A[20] => Equal20.IN11
A[20] => Equal21.IN11
A[20] => Equal22.IN11
A[20] => Equal23.IN11
A[21] => Equal0.IN10
A[21] => Equal1.IN10
A[21] => Equal2.IN10
A[21] => Equal3.IN10
A[21] => Equal4.IN10
A[21] => Equal5.IN10
A[21] => Equal6.IN10
A[21] => Equal7.IN10
A[21] => Equal8.IN10
A[21] => Equal9.IN10
A[21] => Equal10.IN10
A[21] => Equal11.IN10
A[21] => Equal12.IN10
A[21] => Equal13.IN10
A[21] => Equal14.IN10
A[21] => Equal15.IN10
A[21] => Equal16.IN10
A[21] => Equal17.IN10
A[21] => Equal18.IN10
A[21] => Equal19.IN10
A[21] => Equal20.IN10
A[21] => Equal21.IN10
A[21] => Equal22.IN10
A[21] => Equal23.IN10
A[22] => Equal0.IN9
A[22] => Equal1.IN9
A[22] => Equal2.IN9
A[22] => Equal3.IN9
A[22] => Equal4.IN9
A[22] => Equal5.IN9
A[22] => Equal6.IN9
A[22] => Equal7.IN9
A[22] => Equal8.IN9
A[22] => Equal9.IN9
A[22] => Equal10.IN9
A[22] => Equal11.IN9
A[22] => Equal12.IN9
A[22] => Equal13.IN9
A[22] => Equal14.IN9
A[22] => Equal15.IN9
A[22] => Equal16.IN9
A[22] => Equal17.IN9
A[22] => Equal18.IN9
A[22] => Equal19.IN9
A[22] => Equal20.IN9
A[22] => Equal21.IN9
A[22] => Equal22.IN9
A[22] => Equal23.IN9
A[23] => Equal0.IN8
A[23] => Equal1.IN8
A[23] => Equal2.IN8
A[23] => Equal3.IN8
A[23] => Equal4.IN8
A[23] => Equal5.IN8
A[23] => Equal6.IN8
A[23] => Equal7.IN8
A[23] => Equal8.IN8
A[23] => Equal9.IN8
A[23] => Equal10.IN8
A[23] => Equal11.IN8
A[23] => Equal12.IN8
A[23] => Equal13.IN8
A[23] => Equal14.IN8
A[23] => Equal15.IN8
A[23] => Equal16.IN8
A[23] => Equal17.IN8
A[23] => Equal18.IN8
A[23] => Equal19.IN8
A[23] => Equal20.IN8
A[23] => Equal21.IN8
A[23] => Equal22.IN8
A[23] => Equal23.IN8
A[24] => Equal0.IN7
A[24] => Equal1.IN7
A[24] => Equal2.IN7
A[24] => Equal3.IN7
A[24] => Equal4.IN7
A[24] => Equal5.IN7
A[24] => Equal6.IN7
A[24] => Equal7.IN7
A[24] => Equal8.IN7
A[24] => Equal9.IN7
A[24] => Equal10.IN7
A[24] => Equal11.IN7
A[24] => Equal12.IN7
A[24] => Equal13.IN7
A[24] => Equal14.IN7
A[24] => Equal15.IN7
A[24] => Equal16.IN7
A[24] => Equal17.IN7
A[24] => Equal18.IN7
A[24] => Equal19.IN7
A[24] => Equal20.IN7
A[24] => Equal21.IN7
A[24] => Equal22.IN7
A[24] => Equal23.IN7
A[25] => Equal0.IN6
A[25] => Equal1.IN6
A[25] => Equal2.IN6
A[25] => Equal3.IN6
A[25] => Equal4.IN6
A[25] => Equal5.IN6
A[25] => Equal6.IN6
A[25] => Equal7.IN6
A[25] => Equal8.IN6
A[25] => Equal9.IN6
A[25] => Equal10.IN6
A[25] => Equal11.IN6
A[25] => Equal12.IN6
A[25] => Equal13.IN6
A[25] => Equal14.IN6
A[25] => Equal15.IN6
A[25] => Equal16.IN6
A[25] => Equal17.IN6
A[25] => Equal18.IN6
A[25] => Equal19.IN6
A[25] => Equal20.IN6
A[25] => Equal21.IN6
A[25] => Equal22.IN6
A[25] => Equal23.IN6
A[26] => Equal0.IN5
A[26] => Equal1.IN5
A[26] => Equal2.IN5
A[26] => Equal3.IN5
A[26] => Equal4.IN5
A[26] => Equal5.IN5
A[26] => Equal6.IN5
A[26] => Equal7.IN5
A[26] => Equal8.IN5
A[26] => Equal9.IN5
A[26] => Equal10.IN5
A[26] => Equal11.IN5
A[26] => Equal12.IN5
A[26] => Equal13.IN5
A[26] => Equal14.IN5
A[26] => Equal15.IN5
A[26] => Equal16.IN5
A[26] => Equal17.IN5
A[26] => Equal18.IN5
A[26] => Equal19.IN5
A[26] => Equal20.IN5
A[26] => Equal21.IN5
A[26] => Equal22.IN5
A[26] => Equal23.IN5
A[27] => Equal0.IN4
A[27] => Equal1.IN4
A[27] => Equal2.IN4
A[27] => Equal3.IN4
A[27] => Equal4.IN4
A[27] => Equal5.IN4
A[27] => Equal6.IN4
A[27] => Equal7.IN4
A[27] => Equal8.IN4
A[27] => Equal9.IN4
A[27] => Equal10.IN4
A[27] => Equal11.IN4
A[27] => Equal12.IN4
A[27] => Equal13.IN4
A[27] => Equal14.IN4
A[27] => Equal15.IN4
A[27] => Equal16.IN4
A[27] => Equal17.IN4
A[27] => Equal18.IN4
A[27] => Equal19.IN4
A[27] => Equal20.IN4
A[27] => Equal21.IN4
A[27] => Equal22.IN4
A[27] => Equal23.IN4
A[28] => Equal0.IN3
A[28] => Equal1.IN3
A[28] => Equal2.IN3
A[28] => Equal3.IN3
A[28] => Equal4.IN3
A[28] => Equal5.IN3
A[28] => Equal6.IN3
A[28] => Equal7.IN3
A[28] => Equal8.IN3
A[28] => Equal9.IN3
A[28] => Equal10.IN3
A[28] => Equal11.IN3
A[28] => Equal12.IN3
A[28] => Equal13.IN3
A[28] => Equal14.IN3
A[28] => Equal15.IN3
A[28] => Equal16.IN3
A[28] => Equal17.IN3
A[28] => Equal18.IN3
A[28] => Equal19.IN3
A[28] => Equal20.IN3
A[28] => Equal21.IN3
A[28] => Equal22.IN3
A[28] => Equal23.IN3
A[29] => Equal0.IN2
A[29] => Equal1.IN2
A[29] => Equal2.IN2
A[29] => Equal3.IN2
A[29] => Equal4.IN2
A[29] => Equal5.IN2
A[29] => Equal6.IN2
A[29] => Equal7.IN2
A[29] => Equal8.IN2
A[29] => Equal9.IN2
A[29] => Equal10.IN2
A[29] => Equal11.IN2
A[29] => Equal12.IN2
A[29] => Equal13.IN2
A[29] => Equal14.IN2
A[29] => Equal15.IN2
A[29] => Equal16.IN2
A[29] => Equal17.IN2
A[29] => Equal18.IN2
A[29] => Equal19.IN2
A[29] => Equal20.IN2
A[29] => Equal21.IN2
A[29] => Equal22.IN2
A[29] => Equal23.IN2
A[30] => Equal0.IN1
A[30] => Equal1.IN1
A[30] => Equal2.IN1
A[30] => Equal3.IN1
A[30] => Equal4.IN1
A[30] => Equal5.IN1
A[30] => Equal6.IN1
A[30] => Equal7.IN1
A[30] => Equal8.IN1
A[30] => Equal9.IN1
A[30] => Equal10.IN1
A[30] => Equal11.IN1
A[30] => Equal12.IN1
A[30] => Equal13.IN1
A[30] => Equal14.IN1
A[30] => Equal15.IN1
A[30] => Equal16.IN1
A[30] => Equal17.IN1
A[30] => Equal18.IN1
A[30] => Equal19.IN1
A[30] => Equal20.IN1
A[30] => Equal21.IN1
A[30] => Equal22.IN1
A[30] => Equal23.IN1
A[31] => Equal0.IN0
A[31] => Equal1.IN0
A[31] => Equal2.IN0
A[31] => Equal3.IN0
A[31] => Equal4.IN0
A[31] => Equal5.IN0
A[31] => Equal6.IN0
A[31] => Equal7.IN0
A[31] => Equal8.IN0
A[31] => Equal9.IN0
A[31] => Equal10.IN0
A[31] => Equal11.IN0
A[31] => Equal12.IN0
A[31] => Equal13.IN0
A[31] => Equal14.IN0
A[31] => Equal15.IN0
A[31] => Equal16.IN0
A[31] => Equal17.IN0
A[31] => Equal18.IN0
A[31] => Equal19.IN0
A[31] => Equal20.IN0
A[31] => Equal21.IN0
A[31] => Equal22.IN0
A[31] => Equal23.IN0
RD[0] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
RD[1] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
RD[2] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
RD[3] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
RD[4] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
RD[5] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
RD[6] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
RD[7] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
RD[8] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[9] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[10] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[11] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[12] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
RD[13] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
RD[14] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
RD[15] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
RD[16] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
RD[17] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
RD[18] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
RD[19] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
RD[20] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
RD[21] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
RD[22] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
RD[23] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
RD[24] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
RD[25] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
RD[26] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
RD[27] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
RD[28] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
RD[29] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
RD[30] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
RD[31] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|SCP:inst3|fetch:inst2|pc:inst2
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|SCP:inst3|fetch:inst2|adder:inst
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|SCP:inst3|fetch:inst2|constant4:inst80
Y[0] <= <GND>
Y[1] <= <GND>
Y[2] <= <VCC>
Y[3] <= <GND>
Y[4] <= <GND>
Y[5] <= <GND>
Y[6] <= <GND>
Y[7] <= <GND>
Y[8] <= <GND>
Y[9] <= <GND>
Y[10] <= <GND>
Y[11] <= <GND>
Y[12] <= <GND>
Y[13] <= <GND>
Y[14] <= <GND>
Y[15] <= <GND>
Y[16] <= <GND>
Y[17] <= <GND>
Y[18] <= <GND>
Y[19] <= <GND>
Y[20] <= <GND>
Y[21] <= <GND>
Y[22] <= <GND>
Y[23] <= <GND>
Y[24] <= <GND>
Y[25] <= <GND>
Y[26] <= <GND>
Y[27] <= <GND>
Y[28] <= <GND>
Y[29] <= <GND>
Y[30] <= <GND>
Y[31] <= <GND>


|SCPFPGA|SCP:inst3|fetch:inst2|adder:inst3
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|SCP:inst3|fetch:inst2|constant8:inst1
Y[0] <= <GND>
Y[1] <= <GND>
Y[2] <= <GND>
Y[3] <= <VCC>
Y[4] <= <GND>
Y[5] <= <GND>
Y[6] <= <GND>
Y[7] <= <GND>
Y[8] <= <GND>
Y[9] <= <GND>
Y[10] <= <GND>
Y[11] <= <GND>
Y[12] <= <GND>
Y[13] <= <GND>
Y[14] <= <GND>
Y[15] <= <GND>
Y[16] <= <GND>
Y[17] <= <GND>
Y[18] <= <GND>
Y[19] <= <GND>
Y[20] <= <GND>
Y[21] <= <GND>
Y[22] <= <GND>
Y[23] <= <GND>
Y[24] <= <GND>
Y[25] <= <GND>
Y[26] <= <GND>
Y[27] <= <GND>
Y[28] <= <GND>
Y[29] <= <GND>
Y[30] <= <GND>
Y[31] <= <GND>


|SCPFPGA|SCP:inst3|bmux2to1:inst1
D0[0] => Y.DATAA
D0[1] => Y.DATAA
D0[2] => Y.DATAA
D0[3] => Y.DATAA
D0[4] => Y.DATAA
D0[5] => Y.DATAA
D0[6] => Y.DATAA
D0[7] => Y.DATAA
D0[8] => Y.DATAA
D0[9] => Y.DATAA
D0[10] => Y.DATAA
D0[11] => Y.DATAA
D0[12] => Y.DATAA
D0[13] => Y.DATAA
D0[14] => Y.DATAA
D0[15] => Y.DATAA
D0[16] => Y.DATAA
D0[17] => Y.DATAA
D0[18] => Y.DATAA
D0[19] => Y.DATAA
D0[20] => Y.DATAA
D0[21] => Y.DATAA
D0[22] => Y.DATAA
D0[23] => Y.DATAA
D0[24] => Y.DATAA
D0[25] => Y.DATAA
D0[26] => Y.DATAA
D0[27] => Y.DATAA
D0[28] => Y.DATAA
D0[29] => Y.DATAA
D0[30] => Y.DATAA
D0[31] => Y.DATAA
D1[0] => Y.DATAB
D1[1] => Y.DATAB
D1[2] => Y.DATAB
D1[3] => Y.DATAB
D1[4] => Y.DATAB
D1[5] => Y.DATAB
D1[6] => Y.DATAB
D1[7] => Y.DATAB
D1[8] => Y.DATAB
D1[9] => Y.DATAB
D1[10] => Y.DATAB
D1[11] => Y.DATAB
D1[12] => Y.DATAB
D1[13] => Y.DATAB
D1[14] => Y.DATAB
D1[15] => Y.DATAB
D1[16] => Y.DATAB
D1[17] => Y.DATAB
D1[18] => Y.DATAB
D1[19] => Y.DATAB
D1[20] => Y.DATAB
D1[21] => Y.DATAB
D1[22] => Y.DATAB
D1[23] => Y.DATAB
D1[24] => Y.DATAB
D1[25] => Y.DATAB
D1[26] => Y.DATAB
D1[27] => Y.DATAB
D1[28] => Y.DATAB
D1[29] => Y.DATAB
D1[30] => Y.DATAB
D1[31] => Y.DATAB
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|SCP:inst3|decode:inst16
A1[0] <= INSTR[16].DB_MAX_OUTPUT_PORT_TYPE
A1[1] <= INSTR[17].DB_MAX_OUTPUT_PORT_TYPE
A1[2] <= INSTR[18].DB_MAX_OUTPUT_PORT_TYPE
A1[3] <= INSTR[19].DB_MAX_OUTPUT_PORT_TYPE
INSTR[0] => regsrcbmux:inst3.D0[0]
INSTR[0] => extimm:inst2.imm[0]
INSTR[0] => bmux2:inst30.D1[0]
INSTR[1] => regsrcbmux:inst3.D0[1]
INSTR[1] => extimm:inst2.imm[1]
INSTR[1] => bmux2:inst30.D1[1]
INSTR[2] => regsrcbmux:inst3.D0[2]
INSTR[2] => extimm:inst2.imm[2]
INSTR[2] => bmux2:inst30.D1[2]
INSTR[3] => regsrcbmux:inst3.D0[3]
INSTR[3] => extimm:inst2.imm[3]
INSTR[3] => bmux2:inst30.D1[3]
INSTR[4] => extimm:inst2.imm[4]
INSTR[5] => extimm:inst2.imm[5]
INSTR[6] => extimm:inst2.imm[6]
INSTR[7] => extimm:inst2.imm[7]
INSTR[8] => regsrcbmux:inst3.D2[0]
INSTR[8] => extimm:inst2.imm[8]
INSTR[9] => regsrcbmux:inst3.D2[1]
INSTR[9] => extimm:inst2.imm[9]
INSTR[10] => regsrcbmux:inst3.D2[2]
INSTR[10] => extimm:inst2.imm[10]
INSTR[11] => regsrcbmux:inst3.D2[3]
INSTR[11] => extimm:inst2.imm[11]
INSTR[12] => regsrcbmux:inst3.D1[0]
INSTR[12] => A3[0].DATAIN
INSTR[12] => extimm:inst2.imm[12]
INSTR[12] => regfile:inst1.A3[0]
INSTR[13] => regsrcbmux:inst3.D1[1]
INSTR[13] => A3[1].DATAIN
INSTR[13] => extimm:inst2.imm[13]
INSTR[13] => regfile:inst1.A3[1]
INSTR[14] => regsrcbmux:inst3.D1[2]
INSTR[14] => A3[2].DATAIN
INSTR[14] => extimm:inst2.imm[14]
INSTR[14] => regfile:inst1.A3[2]
INSTR[15] => regsrcbmux:inst3.D1[3]
INSTR[15] => A3[3].DATAIN
INSTR[15] => extimm:inst2.imm[15]
INSTR[15] => regfile:inst1.A3[3]
INSTR[16] => A1[0].DATAIN
INSTR[16] => extimm:inst2.imm[16]
INSTR[16] => bmux2:inst30.D0[0]
INSTR[17] => A1[1].DATAIN
INSTR[17] => extimm:inst2.imm[17]
INSTR[17] => bmux2:inst30.D0[1]
INSTR[18] => A1[2].DATAIN
INSTR[18] => extimm:inst2.imm[18]
INSTR[18] => bmux2:inst30.D0[2]
INSTR[19] => A1[3].DATAIN
INSTR[19] => extimm:inst2.imm[19]
INSTR[19] => bmux2:inst30.D0[3]
INSTR[20] => extimm:inst2.imm[20]
INSTR[21] => extimm:inst2.imm[21]
INSTR[22] => extimm:inst2.imm[22]
INSTR[23] => extimm:inst2.imm[23]
INSTR[24] => ~NO_FANOUT~
INSTR[25] => ~NO_FANOUT~
INSTR[26] => ~NO_FANOUT~
INSTR[27] => ~NO_FANOUT~
INSTR[28] => ~NO_FANOUT~
INSTR[29] => ~NO_FANOUT~
INSTR[30] => ~NO_FANOUT~
INSTR[31] => ~NO_FANOUT~
A2[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
A2[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
A2[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
A2[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
REGDST[0] => regsrcbmux:inst3.S[0]
REGDST[1] => regsrcbmux:inst3.S[1]
A3[0] <= INSTR[12].DB_MAX_OUTPUT_PORT_TYPE
A3[1] <= INSTR[13].DB_MAX_OUTPUT_PORT_TYPE
A3[2] <= INSTR[14].DB_MAX_OUTPUT_PORT_TYPE
A3[3] <= INSTR[15].DB_MAX_OUTPUT_PORT_TYPE
BRADDR[0] <= adder:inst.S[0]
BRADDR[1] <= adder:inst.S[1]
BRADDR[2] <= adder:inst.S[2]
BRADDR[3] <= adder:inst.S[3]
BRADDR[4] <= adder:inst.S[4]
BRADDR[5] <= adder:inst.S[5]
BRADDR[6] <= adder:inst.S[6]
BRADDR[7] <= adder:inst.S[7]
BRADDR[8] <= adder:inst.S[8]
BRADDR[9] <= adder:inst.S[9]
BRADDR[10] <= adder:inst.S[10]
BRADDR[11] <= adder:inst.S[11]
BRADDR[12] <= adder:inst.S[12]
BRADDR[13] <= adder:inst.S[13]
BRADDR[14] <= adder:inst.S[14]
BRADDR[15] <= adder:inst.S[15]
BRADDR[16] <= adder:inst.S[16]
BRADDR[17] <= adder:inst.S[17]
BRADDR[18] <= adder:inst.S[18]
BRADDR[19] <= adder:inst.S[19]
BRADDR[20] <= adder:inst.S[20]
BRADDR[21] <= adder:inst.S[21]
BRADDR[22] <= adder:inst.S[22]
BRADDR[23] <= adder:inst.S[23]
BRADDR[24] <= adder:inst.S[24]
BRADDR[25] <= adder:inst.S[25]
BRADDR[26] <= adder:inst.S[26]
BRADDR[27] <= adder:inst.S[27]
BRADDR[28] <= adder:inst.S[28]
BRADDR[29] <= adder:inst.S[29]
BRADDR[30] <= adder:inst.S[30]
BRADDR[31] <= adder:inst.S[31]
PC8[0] => adder:inst.A[0]
PC8[1] => adder:inst.A[1]
PC8[2] => adder:inst.A[2]
PC8[3] => adder:inst.A[3]
PC8[4] => adder:inst.A[4]
PC8[5] => adder:inst.A[5]
PC8[6] => adder:inst.A[6]
PC8[7] => adder:inst.A[7]
PC8[8] => adder:inst.A[8]
PC8[9] => adder:inst.A[9]
PC8[10] => adder:inst.A[10]
PC8[11] => adder:inst.A[11]
PC8[12] => adder:inst.A[12]
PC8[13] => adder:inst.A[13]
PC8[14] => adder:inst.A[14]
PC8[15] => adder:inst.A[15]
PC8[16] => adder:inst.A[16]
PC8[17] => adder:inst.A[17]
PC8[18] => adder:inst.A[18]
PC8[19] => adder:inst.A[19]
PC8[20] => adder:inst.A[20]
PC8[21] => adder:inst.A[21]
PC8[22] => adder:inst.A[22]
PC8[23] => adder:inst.A[23]
PC8[24] => adder:inst.A[24]
PC8[25] => adder:inst.A[25]
PC8[26] => adder:inst.A[26]
PC8[27] => adder:inst.A[27]
PC8[28] => adder:inst.A[28]
PC8[29] => adder:inst.A[29]
PC8[30] => adder:inst.A[30]
PC8[31] => adder:inst.A[31]
IMM32[0] <= extimm:inst2.imm32[0]
IMM32[1] <= extimm:inst2.imm32[1]
IMM32[2] <= extimm:inst2.imm32[2]
IMM32[3] <= extimm:inst2.imm32[3]
IMM32[4] <= extimm:inst2.imm32[4]
IMM32[5] <= extimm:inst2.imm32[5]
IMM32[6] <= extimm:inst2.imm32[6]
IMM32[7] <= extimm:inst2.imm32[7]
IMM32[8] <= extimm:inst2.imm32[8]
IMM32[9] <= extimm:inst2.imm32[9]
IMM32[10] <= extimm:inst2.imm32[10]
IMM32[11] <= extimm:inst2.imm32[11]
IMM32[12] <= extimm:inst2.imm32[12]
IMM32[13] <= extimm:inst2.imm32[13]
IMM32[14] <= extimm:inst2.imm32[14]
IMM32[15] <= extimm:inst2.imm32[15]
IMM32[16] <= extimm:inst2.imm32[16]
IMM32[17] <= extimm:inst2.imm32[17]
IMM32[18] <= extimm:inst2.imm32[18]
IMM32[19] <= extimm:inst2.imm32[19]
IMM32[20] <= extimm:inst2.imm32[20]
IMM32[21] <= extimm:inst2.imm32[21]
IMM32[22] <= extimm:inst2.imm32[22]
IMM32[23] <= extimm:inst2.imm32[23]
IMM32[24] <= extimm:inst2.imm32[24]
IMM32[25] <= extimm:inst2.imm32[25]
IMM32[26] <= extimm:inst2.imm32[26]
IMM32[27] <= extimm:inst2.imm32[27]
IMM32[28] <= extimm:inst2.imm32[28]
IMM32[29] <= extimm:inst2.imm32[29]
IMM32[30] <= extimm:inst2.imm32[30]
IMM32[31] <= extimm:inst2.imm32[31]
EXTS[0] => extimm:inst2.exts[0]
EXTS[1] => extimm:inst2.exts[1]
RD1[0] <= regfile:inst1.RD1[0]
RD1[1] <= regfile:inst1.RD1[1]
RD1[2] <= regfile:inst1.RD1[2]
RD1[3] <= regfile:inst1.RD1[3]
RD1[4] <= regfile:inst1.RD1[4]
RD1[5] <= regfile:inst1.RD1[5]
RD1[6] <= regfile:inst1.RD1[6]
RD1[7] <= regfile:inst1.RD1[7]
RD1[8] <= regfile:inst1.RD1[8]
RD1[9] <= regfile:inst1.RD1[9]
RD1[10] <= regfile:inst1.RD1[10]
RD1[11] <= regfile:inst1.RD1[11]
RD1[12] <= regfile:inst1.RD1[12]
RD1[13] <= regfile:inst1.RD1[13]
RD1[14] <= regfile:inst1.RD1[14]
RD1[15] <= regfile:inst1.RD1[15]
RD1[16] <= regfile:inst1.RD1[16]
RD1[17] <= regfile:inst1.RD1[17]
RD1[18] <= regfile:inst1.RD1[18]
RD1[19] <= regfile:inst1.RD1[19]
RD1[20] <= regfile:inst1.RD1[20]
RD1[21] <= regfile:inst1.RD1[21]
RD1[22] <= regfile:inst1.RD1[22]
RD1[23] <= regfile:inst1.RD1[23]
RD1[24] <= regfile:inst1.RD1[24]
RD1[25] <= regfile:inst1.RD1[25]
RD1[26] <= regfile:inst1.RD1[26]
RD1[27] <= regfile:inst1.RD1[27]
RD1[28] <= regfile:inst1.RD1[28]
RD1[29] <= regfile:inst1.RD1[29]
RD1[30] <= regfile:inst1.RD1[30]
RD1[31] <= regfile:inst1.RD1[31]
REGWR => regfile:inst1.WE3
RST => regfile:inst1.RST
CLK => regfile:inst1.CLK
MULSEL => bmux2:inst30.S
WD3[0] => regfile:inst1.WD3[0]
WD3[1] => regfile:inst1.WD3[1]
WD3[2] => regfile:inst1.WD3[2]
WD3[3] => regfile:inst1.WD3[3]
WD3[4] => regfile:inst1.WD3[4]
WD3[5] => regfile:inst1.WD3[5]
WD3[6] => regfile:inst1.WD3[6]
WD3[7] => regfile:inst1.WD3[7]
WD3[8] => regfile:inst1.WD3[8]
WD3[9] => regfile:inst1.WD3[9]
WD3[10] => regfile:inst1.WD3[10]
WD3[11] => regfile:inst1.WD3[11]
WD3[12] => regfile:inst1.WD3[12]
WD3[13] => regfile:inst1.WD3[13]
WD3[14] => regfile:inst1.WD3[14]
WD3[15] => regfile:inst1.WD3[15]
WD3[16] => regfile:inst1.WD3[16]
WD3[17] => regfile:inst1.WD3[17]
WD3[18] => regfile:inst1.WD3[18]
WD3[19] => regfile:inst1.WD3[19]
WD3[20] => regfile:inst1.WD3[20]
WD3[21] => regfile:inst1.WD3[21]
WD3[22] => regfile:inst1.WD3[22]
WD3[23] => regfile:inst1.WD3[23]
WD3[24] => regfile:inst1.WD3[24]
WD3[25] => regfile:inst1.WD3[25]
WD3[26] => regfile:inst1.WD3[26]
WD3[27] => regfile:inst1.WD3[27]
WD3[28] => regfile:inst1.WD3[28]
WD3[29] => regfile:inst1.WD3[29]
WD3[30] => regfile:inst1.WD3[30]
WD3[31] => regfile:inst1.WD3[31]
RD2[0] <= regfile:inst1.RD2[0]
RD2[1] <= regfile:inst1.RD2[1]
RD2[2] <= regfile:inst1.RD2[2]
RD2[3] <= regfile:inst1.RD2[3]
RD2[4] <= regfile:inst1.RD2[4]
RD2[5] <= regfile:inst1.RD2[5]
RD2[6] <= regfile:inst1.RD2[6]
RD2[7] <= regfile:inst1.RD2[7]
RD2[8] <= regfile:inst1.RD2[8]
RD2[9] <= regfile:inst1.RD2[9]
RD2[10] <= regfile:inst1.RD2[10]
RD2[11] <= regfile:inst1.RD2[11]
RD2[12] <= regfile:inst1.RD2[12]
RD2[13] <= regfile:inst1.RD2[13]
RD2[14] <= regfile:inst1.RD2[14]
RD2[15] <= regfile:inst1.RD2[15]
RD2[16] <= regfile:inst1.RD2[16]
RD2[17] <= regfile:inst1.RD2[17]
RD2[18] <= regfile:inst1.RD2[18]
RD2[19] <= regfile:inst1.RD2[19]
RD2[20] <= regfile:inst1.RD2[20]
RD2[21] <= regfile:inst1.RD2[21]
RD2[22] <= regfile:inst1.RD2[22]
RD2[23] <= regfile:inst1.RD2[23]
RD2[24] <= regfile:inst1.RD2[24]
RD2[25] <= regfile:inst1.RD2[25]
RD2[26] <= regfile:inst1.RD2[26]
RD2[27] <= regfile:inst1.RD2[27]
RD2[28] <= regfile:inst1.RD2[28]
RD2[29] <= regfile:inst1.RD2[29]
RD2[30] <= regfile:inst1.RD2[30]
RD2[31] <= regfile:inst1.RD2[31]


|SCPFPGA|SCP:inst3|decode:inst16|regsrcbmux:inst3
D0[0] => Y[0].DATAB
D0[1] => Y[1].DATAB
D0[2] => Y[2].DATAB
D0[3] => Y[3].DATAB
D1[0] => Y[0].DATAB
D1[1] => Y[1].DATAB
D1[2] => Y[2].DATAB
D1[3] => Y[3].DATAB
D2[0] => Y[0].DATAA
D2[1] => Y[1].DATAA
D2[2] => Y[2].DATAA
D2[3] => Y[3].DATAA
S[0] => Equal0.IN0
S[0] => Equal1.IN1
S[0] => Equal2.IN1
S[1] => Equal0.IN1
S[1] => Equal1.IN0
S[1] => Equal2.IN0
Y[0] <= Y[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|SCP:inst3|decode:inst16|adder:inst
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|SCP:inst3|decode:inst16|extimm:inst2
imm[0] => imm32[0].DATAB
imm[0] => imm32[0].DATAB
imm[0] => imm32[2].DATAA
imm[1] => imm32[1].DATAB
imm[1] => imm32[1].DATAB
imm[1] => imm32[3].DATAA
imm[2] => imm32[2].DATAB
imm[2] => imm32[2].DATAB
imm[2] => imm32[4].DATAA
imm[3] => imm32[3].DATAB
imm[3] => imm32[3].DATAB
imm[3] => imm32[5].DATAA
imm[4] => imm32[4].DATAB
imm[4] => imm32[4].DATAB
imm[4] => imm32[6].DATAA
imm[5] => imm32[5].DATAB
imm[5] => imm32[5].DATAB
imm[5] => imm32[7].DATAA
imm[6] => imm32[6].DATAB
imm[6] => imm32[6].DATAB
imm[6] => imm32[8].DATAA
imm[7] => imm32[7].DATAB
imm[7] => imm32[7].DATAB
imm[7] => imm32[9].DATAA
imm[8] => imm32[8].DATAB
imm[8] => imm32[10].DATAA
imm[9] => imm32[9].DATAB
imm[9] => imm32[11].DATAA
imm[10] => imm32[10].DATAB
imm[10] => imm32[12]$latch.DATAIN
imm[11] => imm32[11].DATAB
imm[11] => imm32[13]$latch.DATAIN
imm[12] => imm32[14]$latch.DATAIN
imm[13] => imm32[15]$latch.DATAIN
imm[14] => imm32[16]$latch.DATAIN
imm[15] => imm32[17]$latch.DATAIN
imm[16] => imm32[18]$latch.DATAIN
imm[17] => imm32[19]$latch.DATAIN
imm[18] => imm32[20]$latch.DATAIN
imm[19] => imm32[21]$latch.DATAIN
imm[20] => imm32[22]$latch.DATAIN
imm[21] => imm32[23]$latch.DATAIN
imm[22] => imm32[24]$latch.DATAIN
imm[23] => imm32[25]$latch.DATAIN
imm[23] => imm32[31]$latch.DATAIN
imm[23] => imm32[30]$latch.DATAIN
imm[23] => imm32[29]$latch.DATAIN
imm[23] => imm32[28]$latch.DATAIN
imm[23] => imm32[27]$latch.DATAIN
imm[23] => imm32[26]$latch.DATAIN
exts[0] => Equal0.IN0
exts[0] => Equal1.IN1
exts[0] => Equal2.IN1
exts[1] => Equal0.IN1
exts[1] => Equal1.IN0
exts[1] => Equal2.IN0
imm32[0] <= imm32[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[1] <= imm32[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[2] <= imm32[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[3] <= imm32[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[4] <= imm32[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[5] <= imm32[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[6] <= imm32[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[7] <= imm32[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[8] <= imm32[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[9] <= imm32[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[10] <= imm32[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[11] <= imm32[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[12] <= imm32[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[13] <= imm32[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[14] <= imm32[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[15] <= imm32[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[16] <= imm32[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[17] <= imm32[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[18] <= imm32[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[19] <= imm32[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[20] <= imm32[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[21] <= imm32[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[22] <= imm32[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[23] <= imm32[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[24] <= imm32[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[25] <= imm32[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[26] <= imm32[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[27] <= imm32[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[28] <= imm32[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[29] <= imm32[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[30] <= imm32[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
imm32[31] <= imm32[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1
RD1[0] <= bmux16to1:inst32.Y[0]
RD1[1] <= bmux16to1:inst32.Y[1]
RD1[2] <= bmux16to1:inst32.Y[2]
RD1[3] <= bmux16to1:inst32.Y[3]
RD1[4] <= bmux16to1:inst32.Y[4]
RD1[5] <= bmux16to1:inst32.Y[5]
RD1[6] <= bmux16to1:inst32.Y[6]
RD1[7] <= bmux16to1:inst32.Y[7]
RD1[8] <= bmux16to1:inst32.Y[8]
RD1[9] <= bmux16to1:inst32.Y[9]
RD1[10] <= bmux16to1:inst32.Y[10]
RD1[11] <= bmux16to1:inst32.Y[11]
RD1[12] <= bmux16to1:inst32.Y[12]
RD1[13] <= bmux16to1:inst32.Y[13]
RD1[14] <= bmux16to1:inst32.Y[14]
RD1[15] <= bmux16to1:inst32.Y[15]
RD1[16] <= bmux16to1:inst32.Y[16]
RD1[17] <= bmux16to1:inst32.Y[17]
RD1[18] <= bmux16to1:inst32.Y[18]
RD1[19] <= bmux16to1:inst32.Y[19]
RD1[20] <= bmux16to1:inst32.Y[20]
RD1[21] <= bmux16to1:inst32.Y[21]
RD1[22] <= bmux16to1:inst32.Y[22]
RD1[23] <= bmux16to1:inst32.Y[23]
RD1[24] <= bmux16to1:inst32.Y[24]
RD1[25] <= bmux16to1:inst32.Y[25]
RD1[26] <= bmux16to1:inst32.Y[26]
RD1[27] <= bmux16to1:inst32.Y[27]
RD1[28] <= bmux16to1:inst32.Y[28]
RD1[29] <= bmux16to1:inst32.Y[29]
RD1[30] <= bmux16to1:inst32.Y[30]
RD1[31] <= bmux16to1:inst32.Y[31]
WE3 => decode4to16:inst.EN
A3[0] => decode4to16:inst.ADDR[0]
A3[1] => decode4to16:inst.ADDR[1]
A3[2] => decode4to16:inst.ADDR[2]
A3[3] => decode4to16:inst.ADDR[3]
RST => reg32:inst15.RST
RST => reg32:inst14.RST
RST => reg32:inst13.RST
RST => reg32:inst12.RST
RST => reg32:inst11.RST
RST => reg32:inst10.RST
RST => reg32:inst9.RST
RST => reg32:inst8.RST
RST => reg32:inst7.RST
RST => reg32:inst6.RST
RST => reg32:inst5.RST
RST => reg32:inst4.RST
RST => reg32:inst3.RST
RST => reg32:inst2.RST
RST => reg32:inst1.RST
RST => reg32:inst30.RST
CLK => reg32:inst15.CLK
CLK => reg32:inst14.CLK
CLK => reg32:inst13.CLK
CLK => reg32:inst12.CLK
CLK => reg32:inst11.CLK
CLK => reg32:inst10.CLK
CLK => reg32:inst9.CLK
CLK => reg32:inst8.CLK
CLK => reg32:inst7.CLK
CLK => reg32:inst6.CLK
CLK => reg32:inst5.CLK
CLK => reg32:inst4.CLK
CLK => reg32:inst3.CLK
CLK => reg32:inst2.CLK
CLK => reg32:inst1.CLK
CLK => reg32:inst30.CLK
WD3[0] => reg32:inst15.D[0]
WD3[0] => reg32:inst14.D[0]
WD3[0] => reg32:inst13.D[0]
WD3[0] => reg32:inst12.D[0]
WD3[0] => reg32:inst11.D[0]
WD3[0] => reg32:inst10.D[0]
WD3[0] => reg32:inst9.D[0]
WD3[0] => reg32:inst8.D[0]
WD3[0] => reg32:inst7.D[0]
WD3[0] => reg32:inst6.D[0]
WD3[0] => reg32:inst5.D[0]
WD3[0] => reg32:inst4.D[0]
WD3[0] => reg32:inst3.D[0]
WD3[0] => reg32:inst2.D[0]
WD3[0] => reg32:inst1.D[0]
WD3[0] => reg32:inst30.D[0]
WD3[1] => reg32:inst15.D[1]
WD3[1] => reg32:inst14.D[1]
WD3[1] => reg32:inst13.D[1]
WD3[1] => reg32:inst12.D[1]
WD3[1] => reg32:inst11.D[1]
WD3[1] => reg32:inst10.D[1]
WD3[1] => reg32:inst9.D[1]
WD3[1] => reg32:inst8.D[1]
WD3[1] => reg32:inst7.D[1]
WD3[1] => reg32:inst6.D[1]
WD3[1] => reg32:inst5.D[1]
WD3[1] => reg32:inst4.D[1]
WD3[1] => reg32:inst3.D[1]
WD3[1] => reg32:inst2.D[1]
WD3[1] => reg32:inst1.D[1]
WD3[1] => reg32:inst30.D[1]
WD3[2] => reg32:inst15.D[2]
WD3[2] => reg32:inst14.D[2]
WD3[2] => reg32:inst13.D[2]
WD3[2] => reg32:inst12.D[2]
WD3[2] => reg32:inst11.D[2]
WD3[2] => reg32:inst10.D[2]
WD3[2] => reg32:inst9.D[2]
WD3[2] => reg32:inst8.D[2]
WD3[2] => reg32:inst7.D[2]
WD3[2] => reg32:inst6.D[2]
WD3[2] => reg32:inst5.D[2]
WD3[2] => reg32:inst4.D[2]
WD3[2] => reg32:inst3.D[2]
WD3[2] => reg32:inst2.D[2]
WD3[2] => reg32:inst1.D[2]
WD3[2] => reg32:inst30.D[2]
WD3[3] => reg32:inst15.D[3]
WD3[3] => reg32:inst14.D[3]
WD3[3] => reg32:inst13.D[3]
WD3[3] => reg32:inst12.D[3]
WD3[3] => reg32:inst11.D[3]
WD3[3] => reg32:inst10.D[3]
WD3[3] => reg32:inst9.D[3]
WD3[3] => reg32:inst8.D[3]
WD3[3] => reg32:inst7.D[3]
WD3[3] => reg32:inst6.D[3]
WD3[3] => reg32:inst5.D[3]
WD3[3] => reg32:inst4.D[3]
WD3[3] => reg32:inst3.D[3]
WD3[3] => reg32:inst2.D[3]
WD3[3] => reg32:inst1.D[3]
WD3[3] => reg32:inst30.D[3]
WD3[4] => reg32:inst15.D[4]
WD3[4] => reg32:inst14.D[4]
WD3[4] => reg32:inst13.D[4]
WD3[4] => reg32:inst12.D[4]
WD3[4] => reg32:inst11.D[4]
WD3[4] => reg32:inst10.D[4]
WD3[4] => reg32:inst9.D[4]
WD3[4] => reg32:inst8.D[4]
WD3[4] => reg32:inst7.D[4]
WD3[4] => reg32:inst6.D[4]
WD3[4] => reg32:inst5.D[4]
WD3[4] => reg32:inst4.D[4]
WD3[4] => reg32:inst3.D[4]
WD3[4] => reg32:inst2.D[4]
WD3[4] => reg32:inst1.D[4]
WD3[4] => reg32:inst30.D[4]
WD3[5] => reg32:inst15.D[5]
WD3[5] => reg32:inst14.D[5]
WD3[5] => reg32:inst13.D[5]
WD3[5] => reg32:inst12.D[5]
WD3[5] => reg32:inst11.D[5]
WD3[5] => reg32:inst10.D[5]
WD3[5] => reg32:inst9.D[5]
WD3[5] => reg32:inst8.D[5]
WD3[5] => reg32:inst7.D[5]
WD3[5] => reg32:inst6.D[5]
WD3[5] => reg32:inst5.D[5]
WD3[5] => reg32:inst4.D[5]
WD3[5] => reg32:inst3.D[5]
WD3[5] => reg32:inst2.D[5]
WD3[5] => reg32:inst1.D[5]
WD3[5] => reg32:inst30.D[5]
WD3[6] => reg32:inst15.D[6]
WD3[6] => reg32:inst14.D[6]
WD3[6] => reg32:inst13.D[6]
WD3[6] => reg32:inst12.D[6]
WD3[6] => reg32:inst11.D[6]
WD3[6] => reg32:inst10.D[6]
WD3[6] => reg32:inst9.D[6]
WD3[6] => reg32:inst8.D[6]
WD3[6] => reg32:inst7.D[6]
WD3[6] => reg32:inst6.D[6]
WD3[6] => reg32:inst5.D[6]
WD3[6] => reg32:inst4.D[6]
WD3[6] => reg32:inst3.D[6]
WD3[6] => reg32:inst2.D[6]
WD3[6] => reg32:inst1.D[6]
WD3[6] => reg32:inst30.D[6]
WD3[7] => reg32:inst15.D[7]
WD3[7] => reg32:inst14.D[7]
WD3[7] => reg32:inst13.D[7]
WD3[7] => reg32:inst12.D[7]
WD3[7] => reg32:inst11.D[7]
WD3[7] => reg32:inst10.D[7]
WD3[7] => reg32:inst9.D[7]
WD3[7] => reg32:inst8.D[7]
WD3[7] => reg32:inst7.D[7]
WD3[7] => reg32:inst6.D[7]
WD3[7] => reg32:inst5.D[7]
WD3[7] => reg32:inst4.D[7]
WD3[7] => reg32:inst3.D[7]
WD3[7] => reg32:inst2.D[7]
WD3[7] => reg32:inst1.D[7]
WD3[7] => reg32:inst30.D[7]
WD3[8] => reg32:inst15.D[8]
WD3[8] => reg32:inst14.D[8]
WD3[8] => reg32:inst13.D[8]
WD3[8] => reg32:inst12.D[8]
WD3[8] => reg32:inst11.D[8]
WD3[8] => reg32:inst10.D[8]
WD3[8] => reg32:inst9.D[8]
WD3[8] => reg32:inst8.D[8]
WD3[8] => reg32:inst7.D[8]
WD3[8] => reg32:inst6.D[8]
WD3[8] => reg32:inst5.D[8]
WD3[8] => reg32:inst4.D[8]
WD3[8] => reg32:inst3.D[8]
WD3[8] => reg32:inst2.D[8]
WD3[8] => reg32:inst1.D[8]
WD3[8] => reg32:inst30.D[8]
WD3[9] => reg32:inst15.D[9]
WD3[9] => reg32:inst14.D[9]
WD3[9] => reg32:inst13.D[9]
WD3[9] => reg32:inst12.D[9]
WD3[9] => reg32:inst11.D[9]
WD3[9] => reg32:inst10.D[9]
WD3[9] => reg32:inst9.D[9]
WD3[9] => reg32:inst8.D[9]
WD3[9] => reg32:inst7.D[9]
WD3[9] => reg32:inst6.D[9]
WD3[9] => reg32:inst5.D[9]
WD3[9] => reg32:inst4.D[9]
WD3[9] => reg32:inst3.D[9]
WD3[9] => reg32:inst2.D[9]
WD3[9] => reg32:inst1.D[9]
WD3[9] => reg32:inst30.D[9]
WD3[10] => reg32:inst15.D[10]
WD3[10] => reg32:inst14.D[10]
WD3[10] => reg32:inst13.D[10]
WD3[10] => reg32:inst12.D[10]
WD3[10] => reg32:inst11.D[10]
WD3[10] => reg32:inst10.D[10]
WD3[10] => reg32:inst9.D[10]
WD3[10] => reg32:inst8.D[10]
WD3[10] => reg32:inst7.D[10]
WD3[10] => reg32:inst6.D[10]
WD3[10] => reg32:inst5.D[10]
WD3[10] => reg32:inst4.D[10]
WD3[10] => reg32:inst3.D[10]
WD3[10] => reg32:inst2.D[10]
WD3[10] => reg32:inst1.D[10]
WD3[10] => reg32:inst30.D[10]
WD3[11] => reg32:inst15.D[11]
WD3[11] => reg32:inst14.D[11]
WD3[11] => reg32:inst13.D[11]
WD3[11] => reg32:inst12.D[11]
WD3[11] => reg32:inst11.D[11]
WD3[11] => reg32:inst10.D[11]
WD3[11] => reg32:inst9.D[11]
WD3[11] => reg32:inst8.D[11]
WD3[11] => reg32:inst7.D[11]
WD3[11] => reg32:inst6.D[11]
WD3[11] => reg32:inst5.D[11]
WD3[11] => reg32:inst4.D[11]
WD3[11] => reg32:inst3.D[11]
WD3[11] => reg32:inst2.D[11]
WD3[11] => reg32:inst1.D[11]
WD3[11] => reg32:inst30.D[11]
WD3[12] => reg32:inst15.D[12]
WD3[12] => reg32:inst14.D[12]
WD3[12] => reg32:inst13.D[12]
WD3[12] => reg32:inst12.D[12]
WD3[12] => reg32:inst11.D[12]
WD3[12] => reg32:inst10.D[12]
WD3[12] => reg32:inst9.D[12]
WD3[12] => reg32:inst8.D[12]
WD3[12] => reg32:inst7.D[12]
WD3[12] => reg32:inst6.D[12]
WD3[12] => reg32:inst5.D[12]
WD3[12] => reg32:inst4.D[12]
WD3[12] => reg32:inst3.D[12]
WD3[12] => reg32:inst2.D[12]
WD3[12] => reg32:inst1.D[12]
WD3[12] => reg32:inst30.D[12]
WD3[13] => reg32:inst15.D[13]
WD3[13] => reg32:inst14.D[13]
WD3[13] => reg32:inst13.D[13]
WD3[13] => reg32:inst12.D[13]
WD3[13] => reg32:inst11.D[13]
WD3[13] => reg32:inst10.D[13]
WD3[13] => reg32:inst9.D[13]
WD3[13] => reg32:inst8.D[13]
WD3[13] => reg32:inst7.D[13]
WD3[13] => reg32:inst6.D[13]
WD3[13] => reg32:inst5.D[13]
WD3[13] => reg32:inst4.D[13]
WD3[13] => reg32:inst3.D[13]
WD3[13] => reg32:inst2.D[13]
WD3[13] => reg32:inst1.D[13]
WD3[13] => reg32:inst30.D[13]
WD3[14] => reg32:inst15.D[14]
WD3[14] => reg32:inst14.D[14]
WD3[14] => reg32:inst13.D[14]
WD3[14] => reg32:inst12.D[14]
WD3[14] => reg32:inst11.D[14]
WD3[14] => reg32:inst10.D[14]
WD3[14] => reg32:inst9.D[14]
WD3[14] => reg32:inst8.D[14]
WD3[14] => reg32:inst7.D[14]
WD3[14] => reg32:inst6.D[14]
WD3[14] => reg32:inst5.D[14]
WD3[14] => reg32:inst4.D[14]
WD3[14] => reg32:inst3.D[14]
WD3[14] => reg32:inst2.D[14]
WD3[14] => reg32:inst1.D[14]
WD3[14] => reg32:inst30.D[14]
WD3[15] => reg32:inst15.D[15]
WD3[15] => reg32:inst14.D[15]
WD3[15] => reg32:inst13.D[15]
WD3[15] => reg32:inst12.D[15]
WD3[15] => reg32:inst11.D[15]
WD3[15] => reg32:inst10.D[15]
WD3[15] => reg32:inst9.D[15]
WD3[15] => reg32:inst8.D[15]
WD3[15] => reg32:inst7.D[15]
WD3[15] => reg32:inst6.D[15]
WD3[15] => reg32:inst5.D[15]
WD3[15] => reg32:inst4.D[15]
WD3[15] => reg32:inst3.D[15]
WD3[15] => reg32:inst2.D[15]
WD3[15] => reg32:inst1.D[15]
WD3[15] => reg32:inst30.D[15]
WD3[16] => reg32:inst15.D[16]
WD3[16] => reg32:inst14.D[16]
WD3[16] => reg32:inst13.D[16]
WD3[16] => reg32:inst12.D[16]
WD3[16] => reg32:inst11.D[16]
WD3[16] => reg32:inst10.D[16]
WD3[16] => reg32:inst9.D[16]
WD3[16] => reg32:inst8.D[16]
WD3[16] => reg32:inst7.D[16]
WD3[16] => reg32:inst6.D[16]
WD3[16] => reg32:inst5.D[16]
WD3[16] => reg32:inst4.D[16]
WD3[16] => reg32:inst3.D[16]
WD3[16] => reg32:inst2.D[16]
WD3[16] => reg32:inst1.D[16]
WD3[16] => reg32:inst30.D[16]
WD3[17] => reg32:inst15.D[17]
WD3[17] => reg32:inst14.D[17]
WD3[17] => reg32:inst13.D[17]
WD3[17] => reg32:inst12.D[17]
WD3[17] => reg32:inst11.D[17]
WD3[17] => reg32:inst10.D[17]
WD3[17] => reg32:inst9.D[17]
WD3[17] => reg32:inst8.D[17]
WD3[17] => reg32:inst7.D[17]
WD3[17] => reg32:inst6.D[17]
WD3[17] => reg32:inst5.D[17]
WD3[17] => reg32:inst4.D[17]
WD3[17] => reg32:inst3.D[17]
WD3[17] => reg32:inst2.D[17]
WD3[17] => reg32:inst1.D[17]
WD3[17] => reg32:inst30.D[17]
WD3[18] => reg32:inst15.D[18]
WD3[18] => reg32:inst14.D[18]
WD3[18] => reg32:inst13.D[18]
WD3[18] => reg32:inst12.D[18]
WD3[18] => reg32:inst11.D[18]
WD3[18] => reg32:inst10.D[18]
WD3[18] => reg32:inst9.D[18]
WD3[18] => reg32:inst8.D[18]
WD3[18] => reg32:inst7.D[18]
WD3[18] => reg32:inst6.D[18]
WD3[18] => reg32:inst5.D[18]
WD3[18] => reg32:inst4.D[18]
WD3[18] => reg32:inst3.D[18]
WD3[18] => reg32:inst2.D[18]
WD3[18] => reg32:inst1.D[18]
WD3[18] => reg32:inst30.D[18]
WD3[19] => reg32:inst15.D[19]
WD3[19] => reg32:inst14.D[19]
WD3[19] => reg32:inst13.D[19]
WD3[19] => reg32:inst12.D[19]
WD3[19] => reg32:inst11.D[19]
WD3[19] => reg32:inst10.D[19]
WD3[19] => reg32:inst9.D[19]
WD3[19] => reg32:inst8.D[19]
WD3[19] => reg32:inst7.D[19]
WD3[19] => reg32:inst6.D[19]
WD3[19] => reg32:inst5.D[19]
WD3[19] => reg32:inst4.D[19]
WD3[19] => reg32:inst3.D[19]
WD3[19] => reg32:inst2.D[19]
WD3[19] => reg32:inst1.D[19]
WD3[19] => reg32:inst30.D[19]
WD3[20] => reg32:inst15.D[20]
WD3[20] => reg32:inst14.D[20]
WD3[20] => reg32:inst13.D[20]
WD3[20] => reg32:inst12.D[20]
WD3[20] => reg32:inst11.D[20]
WD3[20] => reg32:inst10.D[20]
WD3[20] => reg32:inst9.D[20]
WD3[20] => reg32:inst8.D[20]
WD3[20] => reg32:inst7.D[20]
WD3[20] => reg32:inst6.D[20]
WD3[20] => reg32:inst5.D[20]
WD3[20] => reg32:inst4.D[20]
WD3[20] => reg32:inst3.D[20]
WD3[20] => reg32:inst2.D[20]
WD3[20] => reg32:inst1.D[20]
WD3[20] => reg32:inst30.D[20]
WD3[21] => reg32:inst15.D[21]
WD3[21] => reg32:inst14.D[21]
WD3[21] => reg32:inst13.D[21]
WD3[21] => reg32:inst12.D[21]
WD3[21] => reg32:inst11.D[21]
WD3[21] => reg32:inst10.D[21]
WD3[21] => reg32:inst9.D[21]
WD3[21] => reg32:inst8.D[21]
WD3[21] => reg32:inst7.D[21]
WD3[21] => reg32:inst6.D[21]
WD3[21] => reg32:inst5.D[21]
WD3[21] => reg32:inst4.D[21]
WD3[21] => reg32:inst3.D[21]
WD3[21] => reg32:inst2.D[21]
WD3[21] => reg32:inst1.D[21]
WD3[21] => reg32:inst30.D[21]
WD3[22] => reg32:inst15.D[22]
WD3[22] => reg32:inst14.D[22]
WD3[22] => reg32:inst13.D[22]
WD3[22] => reg32:inst12.D[22]
WD3[22] => reg32:inst11.D[22]
WD3[22] => reg32:inst10.D[22]
WD3[22] => reg32:inst9.D[22]
WD3[22] => reg32:inst8.D[22]
WD3[22] => reg32:inst7.D[22]
WD3[22] => reg32:inst6.D[22]
WD3[22] => reg32:inst5.D[22]
WD3[22] => reg32:inst4.D[22]
WD3[22] => reg32:inst3.D[22]
WD3[22] => reg32:inst2.D[22]
WD3[22] => reg32:inst1.D[22]
WD3[22] => reg32:inst30.D[22]
WD3[23] => reg32:inst15.D[23]
WD3[23] => reg32:inst14.D[23]
WD3[23] => reg32:inst13.D[23]
WD3[23] => reg32:inst12.D[23]
WD3[23] => reg32:inst11.D[23]
WD3[23] => reg32:inst10.D[23]
WD3[23] => reg32:inst9.D[23]
WD3[23] => reg32:inst8.D[23]
WD3[23] => reg32:inst7.D[23]
WD3[23] => reg32:inst6.D[23]
WD3[23] => reg32:inst5.D[23]
WD3[23] => reg32:inst4.D[23]
WD3[23] => reg32:inst3.D[23]
WD3[23] => reg32:inst2.D[23]
WD3[23] => reg32:inst1.D[23]
WD3[23] => reg32:inst30.D[23]
WD3[24] => reg32:inst15.D[24]
WD3[24] => reg32:inst14.D[24]
WD3[24] => reg32:inst13.D[24]
WD3[24] => reg32:inst12.D[24]
WD3[24] => reg32:inst11.D[24]
WD3[24] => reg32:inst10.D[24]
WD3[24] => reg32:inst9.D[24]
WD3[24] => reg32:inst8.D[24]
WD3[24] => reg32:inst7.D[24]
WD3[24] => reg32:inst6.D[24]
WD3[24] => reg32:inst5.D[24]
WD3[24] => reg32:inst4.D[24]
WD3[24] => reg32:inst3.D[24]
WD3[24] => reg32:inst2.D[24]
WD3[24] => reg32:inst1.D[24]
WD3[24] => reg32:inst30.D[24]
WD3[25] => reg32:inst15.D[25]
WD3[25] => reg32:inst14.D[25]
WD3[25] => reg32:inst13.D[25]
WD3[25] => reg32:inst12.D[25]
WD3[25] => reg32:inst11.D[25]
WD3[25] => reg32:inst10.D[25]
WD3[25] => reg32:inst9.D[25]
WD3[25] => reg32:inst8.D[25]
WD3[25] => reg32:inst7.D[25]
WD3[25] => reg32:inst6.D[25]
WD3[25] => reg32:inst5.D[25]
WD3[25] => reg32:inst4.D[25]
WD3[25] => reg32:inst3.D[25]
WD3[25] => reg32:inst2.D[25]
WD3[25] => reg32:inst1.D[25]
WD3[25] => reg32:inst30.D[25]
WD3[26] => reg32:inst15.D[26]
WD3[26] => reg32:inst14.D[26]
WD3[26] => reg32:inst13.D[26]
WD3[26] => reg32:inst12.D[26]
WD3[26] => reg32:inst11.D[26]
WD3[26] => reg32:inst10.D[26]
WD3[26] => reg32:inst9.D[26]
WD3[26] => reg32:inst8.D[26]
WD3[26] => reg32:inst7.D[26]
WD3[26] => reg32:inst6.D[26]
WD3[26] => reg32:inst5.D[26]
WD3[26] => reg32:inst4.D[26]
WD3[26] => reg32:inst3.D[26]
WD3[26] => reg32:inst2.D[26]
WD3[26] => reg32:inst1.D[26]
WD3[26] => reg32:inst30.D[26]
WD3[27] => reg32:inst15.D[27]
WD3[27] => reg32:inst14.D[27]
WD3[27] => reg32:inst13.D[27]
WD3[27] => reg32:inst12.D[27]
WD3[27] => reg32:inst11.D[27]
WD3[27] => reg32:inst10.D[27]
WD3[27] => reg32:inst9.D[27]
WD3[27] => reg32:inst8.D[27]
WD3[27] => reg32:inst7.D[27]
WD3[27] => reg32:inst6.D[27]
WD3[27] => reg32:inst5.D[27]
WD3[27] => reg32:inst4.D[27]
WD3[27] => reg32:inst3.D[27]
WD3[27] => reg32:inst2.D[27]
WD3[27] => reg32:inst1.D[27]
WD3[27] => reg32:inst30.D[27]
WD3[28] => reg32:inst15.D[28]
WD3[28] => reg32:inst14.D[28]
WD3[28] => reg32:inst13.D[28]
WD3[28] => reg32:inst12.D[28]
WD3[28] => reg32:inst11.D[28]
WD3[28] => reg32:inst10.D[28]
WD3[28] => reg32:inst9.D[28]
WD3[28] => reg32:inst8.D[28]
WD3[28] => reg32:inst7.D[28]
WD3[28] => reg32:inst6.D[28]
WD3[28] => reg32:inst5.D[28]
WD3[28] => reg32:inst4.D[28]
WD3[28] => reg32:inst3.D[28]
WD3[28] => reg32:inst2.D[28]
WD3[28] => reg32:inst1.D[28]
WD3[28] => reg32:inst30.D[28]
WD3[29] => reg32:inst15.D[29]
WD3[29] => reg32:inst14.D[29]
WD3[29] => reg32:inst13.D[29]
WD3[29] => reg32:inst12.D[29]
WD3[29] => reg32:inst11.D[29]
WD3[29] => reg32:inst10.D[29]
WD3[29] => reg32:inst9.D[29]
WD3[29] => reg32:inst8.D[29]
WD3[29] => reg32:inst7.D[29]
WD3[29] => reg32:inst6.D[29]
WD3[29] => reg32:inst5.D[29]
WD3[29] => reg32:inst4.D[29]
WD3[29] => reg32:inst3.D[29]
WD3[29] => reg32:inst2.D[29]
WD3[29] => reg32:inst1.D[29]
WD3[29] => reg32:inst30.D[29]
WD3[30] => reg32:inst15.D[30]
WD3[30] => reg32:inst14.D[30]
WD3[30] => reg32:inst13.D[30]
WD3[30] => reg32:inst12.D[30]
WD3[30] => reg32:inst11.D[30]
WD3[30] => reg32:inst10.D[30]
WD3[30] => reg32:inst9.D[30]
WD3[30] => reg32:inst8.D[30]
WD3[30] => reg32:inst7.D[30]
WD3[30] => reg32:inst6.D[30]
WD3[30] => reg32:inst5.D[30]
WD3[30] => reg32:inst4.D[30]
WD3[30] => reg32:inst3.D[30]
WD3[30] => reg32:inst2.D[30]
WD3[30] => reg32:inst1.D[30]
WD3[30] => reg32:inst30.D[30]
WD3[31] => reg32:inst15.D[31]
WD3[31] => reg32:inst14.D[31]
WD3[31] => reg32:inst13.D[31]
WD3[31] => reg32:inst12.D[31]
WD3[31] => reg32:inst11.D[31]
WD3[31] => reg32:inst10.D[31]
WD3[31] => reg32:inst9.D[31]
WD3[31] => reg32:inst8.D[31]
WD3[31] => reg32:inst7.D[31]
WD3[31] => reg32:inst6.D[31]
WD3[31] => reg32:inst5.D[31]
WD3[31] => reg32:inst4.D[31]
WD3[31] => reg32:inst3.D[31]
WD3[31] => reg32:inst2.D[31]
WD3[31] => reg32:inst1.D[31]
WD3[31] => reg32:inst30.D[31]
A1[0] => bmux16to1:inst32.S[0]
A1[1] => bmux16to1:inst32.S[1]
A1[2] => bmux16to1:inst32.S[2]
A1[3] => bmux16to1:inst32.S[3]
RD2[0] <= bmux16to1:inst34.Y[0]
RD2[1] <= bmux16to1:inst34.Y[1]
RD2[2] <= bmux16to1:inst34.Y[2]
RD2[3] <= bmux16to1:inst34.Y[3]
RD2[4] <= bmux16to1:inst34.Y[4]
RD2[5] <= bmux16to1:inst34.Y[5]
RD2[6] <= bmux16to1:inst34.Y[6]
RD2[7] <= bmux16to1:inst34.Y[7]
RD2[8] <= bmux16to1:inst34.Y[8]
RD2[9] <= bmux16to1:inst34.Y[9]
RD2[10] <= bmux16to1:inst34.Y[10]
RD2[11] <= bmux16to1:inst34.Y[11]
RD2[12] <= bmux16to1:inst34.Y[12]
RD2[13] <= bmux16to1:inst34.Y[13]
RD2[14] <= bmux16to1:inst34.Y[14]
RD2[15] <= bmux16to1:inst34.Y[15]
RD2[16] <= bmux16to1:inst34.Y[16]
RD2[17] <= bmux16to1:inst34.Y[17]
RD2[18] <= bmux16to1:inst34.Y[18]
RD2[19] <= bmux16to1:inst34.Y[19]
RD2[20] <= bmux16to1:inst34.Y[20]
RD2[21] <= bmux16to1:inst34.Y[21]
RD2[22] <= bmux16to1:inst34.Y[22]
RD2[23] <= bmux16to1:inst34.Y[23]
RD2[24] <= bmux16to1:inst34.Y[24]
RD2[25] <= bmux16to1:inst34.Y[25]
RD2[26] <= bmux16to1:inst34.Y[26]
RD2[27] <= bmux16to1:inst34.Y[27]
RD2[28] <= bmux16to1:inst34.Y[28]
RD2[29] <= bmux16to1:inst34.Y[29]
RD2[30] <= bmux16to1:inst34.Y[30]
RD2[31] <= bmux16to1:inst34.Y[31]
A2[0] => bmux16to1:inst34.S[0]
A2[1] => bmux16to1:inst34.S[1]
A2[2] => bmux16to1:inst34.S[2]
A2[3] => bmux16to1:inst34.S[3]


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|bmux16to1:inst32
DF[0] => Mux31.IN0
DF[1] => Mux30.IN0
DF[2] => Mux29.IN0
DF[3] => Mux28.IN0
DF[4] => Mux27.IN0
DF[5] => Mux26.IN0
DF[6] => Mux25.IN0
DF[7] => Mux24.IN0
DF[8] => Mux23.IN0
DF[9] => Mux22.IN0
DF[10] => Mux21.IN0
DF[11] => Mux20.IN0
DF[12] => Mux19.IN0
DF[13] => Mux18.IN0
DF[14] => Mux17.IN0
DF[15] => Mux16.IN0
DF[16] => Mux15.IN0
DF[17] => Mux14.IN0
DF[18] => Mux13.IN0
DF[19] => Mux12.IN0
DF[20] => Mux11.IN0
DF[21] => Mux10.IN0
DF[22] => Mux9.IN0
DF[23] => Mux8.IN0
DF[24] => Mux7.IN0
DF[25] => Mux6.IN0
DF[26] => Mux5.IN0
DF[27] => Mux4.IN0
DF[28] => Mux3.IN0
DF[29] => Mux2.IN0
DF[30] => Mux1.IN0
DF[31] => Mux0.IN0
DE[0] => Mux31.IN1
DE[1] => Mux30.IN1
DE[2] => Mux29.IN1
DE[3] => Mux28.IN1
DE[4] => Mux27.IN1
DE[5] => Mux26.IN1
DE[6] => Mux25.IN1
DE[7] => Mux24.IN1
DE[8] => Mux23.IN1
DE[9] => Mux22.IN1
DE[10] => Mux21.IN1
DE[11] => Mux20.IN1
DE[12] => Mux19.IN1
DE[13] => Mux18.IN1
DE[14] => Mux17.IN1
DE[15] => Mux16.IN1
DE[16] => Mux15.IN1
DE[17] => Mux14.IN1
DE[18] => Mux13.IN1
DE[19] => Mux12.IN1
DE[20] => Mux11.IN1
DE[21] => Mux10.IN1
DE[22] => Mux9.IN1
DE[23] => Mux8.IN1
DE[24] => Mux7.IN1
DE[25] => Mux6.IN1
DE[26] => Mux5.IN1
DE[27] => Mux4.IN1
DE[28] => Mux3.IN1
DE[29] => Mux2.IN1
DE[30] => Mux1.IN1
DE[31] => Mux0.IN1
DD[0] => Mux31.IN2
DD[1] => Mux30.IN2
DD[2] => Mux29.IN2
DD[3] => Mux28.IN2
DD[4] => Mux27.IN2
DD[5] => Mux26.IN2
DD[6] => Mux25.IN2
DD[7] => Mux24.IN2
DD[8] => Mux23.IN2
DD[9] => Mux22.IN2
DD[10] => Mux21.IN2
DD[11] => Mux20.IN2
DD[12] => Mux19.IN2
DD[13] => Mux18.IN2
DD[14] => Mux17.IN2
DD[15] => Mux16.IN2
DD[16] => Mux15.IN2
DD[17] => Mux14.IN2
DD[18] => Mux13.IN2
DD[19] => Mux12.IN2
DD[20] => Mux11.IN2
DD[21] => Mux10.IN2
DD[22] => Mux9.IN2
DD[23] => Mux8.IN2
DD[24] => Mux7.IN2
DD[25] => Mux6.IN2
DD[26] => Mux5.IN2
DD[27] => Mux4.IN2
DD[28] => Mux3.IN2
DD[29] => Mux2.IN2
DD[30] => Mux1.IN2
DD[31] => Mux0.IN2
DC[0] => Mux31.IN3
DC[1] => Mux30.IN3
DC[2] => Mux29.IN3
DC[3] => Mux28.IN3
DC[4] => Mux27.IN3
DC[5] => Mux26.IN3
DC[6] => Mux25.IN3
DC[7] => Mux24.IN3
DC[8] => Mux23.IN3
DC[9] => Mux22.IN3
DC[10] => Mux21.IN3
DC[11] => Mux20.IN3
DC[12] => Mux19.IN3
DC[13] => Mux18.IN3
DC[14] => Mux17.IN3
DC[15] => Mux16.IN3
DC[16] => Mux15.IN3
DC[17] => Mux14.IN3
DC[18] => Mux13.IN3
DC[19] => Mux12.IN3
DC[20] => Mux11.IN3
DC[21] => Mux10.IN3
DC[22] => Mux9.IN3
DC[23] => Mux8.IN3
DC[24] => Mux7.IN3
DC[25] => Mux6.IN3
DC[26] => Mux5.IN3
DC[27] => Mux4.IN3
DC[28] => Mux3.IN3
DC[29] => Mux2.IN3
DC[30] => Mux1.IN3
DC[31] => Mux0.IN3
DB[0] => Mux31.IN4
DB[1] => Mux30.IN4
DB[2] => Mux29.IN4
DB[3] => Mux28.IN4
DB[4] => Mux27.IN4
DB[5] => Mux26.IN4
DB[6] => Mux25.IN4
DB[7] => Mux24.IN4
DB[8] => Mux23.IN4
DB[9] => Mux22.IN4
DB[10] => Mux21.IN4
DB[11] => Mux20.IN4
DB[12] => Mux19.IN4
DB[13] => Mux18.IN4
DB[14] => Mux17.IN4
DB[15] => Mux16.IN4
DB[16] => Mux15.IN4
DB[17] => Mux14.IN4
DB[18] => Mux13.IN4
DB[19] => Mux12.IN4
DB[20] => Mux11.IN4
DB[21] => Mux10.IN4
DB[22] => Mux9.IN4
DB[23] => Mux8.IN4
DB[24] => Mux7.IN4
DB[25] => Mux6.IN4
DB[26] => Mux5.IN4
DB[27] => Mux4.IN4
DB[28] => Mux3.IN4
DB[29] => Mux2.IN4
DB[30] => Mux1.IN4
DB[31] => Mux0.IN4
DA[0] => Mux31.IN5
DA[1] => Mux30.IN5
DA[2] => Mux29.IN5
DA[3] => Mux28.IN5
DA[4] => Mux27.IN5
DA[5] => Mux26.IN5
DA[6] => Mux25.IN5
DA[7] => Mux24.IN5
DA[8] => Mux23.IN5
DA[9] => Mux22.IN5
DA[10] => Mux21.IN5
DA[11] => Mux20.IN5
DA[12] => Mux19.IN5
DA[13] => Mux18.IN5
DA[14] => Mux17.IN5
DA[15] => Mux16.IN5
DA[16] => Mux15.IN5
DA[17] => Mux14.IN5
DA[18] => Mux13.IN5
DA[19] => Mux12.IN5
DA[20] => Mux11.IN5
DA[21] => Mux10.IN5
DA[22] => Mux9.IN5
DA[23] => Mux8.IN5
DA[24] => Mux7.IN5
DA[25] => Mux6.IN5
DA[26] => Mux5.IN5
DA[27] => Mux4.IN5
DA[28] => Mux3.IN5
DA[29] => Mux2.IN5
DA[30] => Mux1.IN5
DA[31] => Mux0.IN5
D9[0] => Mux31.IN6
D9[1] => Mux30.IN6
D9[2] => Mux29.IN6
D9[3] => Mux28.IN6
D9[4] => Mux27.IN6
D9[5] => Mux26.IN6
D9[6] => Mux25.IN6
D9[7] => Mux24.IN6
D9[8] => Mux23.IN6
D9[9] => Mux22.IN6
D9[10] => Mux21.IN6
D9[11] => Mux20.IN6
D9[12] => Mux19.IN6
D9[13] => Mux18.IN6
D9[14] => Mux17.IN6
D9[15] => Mux16.IN6
D9[16] => Mux15.IN6
D9[17] => Mux14.IN6
D9[18] => Mux13.IN6
D9[19] => Mux12.IN6
D9[20] => Mux11.IN6
D9[21] => Mux10.IN6
D9[22] => Mux9.IN6
D9[23] => Mux8.IN6
D9[24] => Mux7.IN6
D9[25] => Mux6.IN6
D9[26] => Mux5.IN6
D9[27] => Mux4.IN6
D9[28] => Mux3.IN6
D9[29] => Mux2.IN6
D9[30] => Mux1.IN6
D9[31] => Mux0.IN6
D8[0] => Mux31.IN7
D8[1] => Mux30.IN7
D8[2] => Mux29.IN7
D8[3] => Mux28.IN7
D8[4] => Mux27.IN7
D8[5] => Mux26.IN7
D8[6] => Mux25.IN7
D8[7] => Mux24.IN7
D8[8] => Mux23.IN7
D8[9] => Mux22.IN7
D8[10] => Mux21.IN7
D8[11] => Mux20.IN7
D8[12] => Mux19.IN7
D8[13] => Mux18.IN7
D8[14] => Mux17.IN7
D8[15] => Mux16.IN7
D8[16] => Mux15.IN7
D8[17] => Mux14.IN7
D8[18] => Mux13.IN7
D8[19] => Mux12.IN7
D8[20] => Mux11.IN7
D8[21] => Mux10.IN7
D8[22] => Mux9.IN7
D8[23] => Mux8.IN7
D8[24] => Mux7.IN7
D8[25] => Mux6.IN7
D8[26] => Mux5.IN7
D8[27] => Mux4.IN7
D8[28] => Mux3.IN7
D8[29] => Mux2.IN7
D8[30] => Mux1.IN7
D8[31] => Mux0.IN7
D7[0] => Mux31.IN8
D7[1] => Mux30.IN8
D7[2] => Mux29.IN8
D7[3] => Mux28.IN8
D7[4] => Mux27.IN8
D7[5] => Mux26.IN8
D7[6] => Mux25.IN8
D7[7] => Mux24.IN8
D7[8] => Mux23.IN8
D7[9] => Mux22.IN8
D7[10] => Mux21.IN8
D7[11] => Mux20.IN8
D7[12] => Mux19.IN8
D7[13] => Mux18.IN8
D7[14] => Mux17.IN8
D7[15] => Mux16.IN8
D7[16] => Mux15.IN8
D7[17] => Mux14.IN8
D7[18] => Mux13.IN8
D7[19] => Mux12.IN8
D7[20] => Mux11.IN8
D7[21] => Mux10.IN8
D7[22] => Mux9.IN8
D7[23] => Mux8.IN8
D7[24] => Mux7.IN8
D7[25] => Mux6.IN8
D7[26] => Mux5.IN8
D7[27] => Mux4.IN8
D7[28] => Mux3.IN8
D7[29] => Mux2.IN8
D7[30] => Mux1.IN8
D7[31] => Mux0.IN8
D6[0] => Mux31.IN9
D6[1] => Mux30.IN9
D6[2] => Mux29.IN9
D6[3] => Mux28.IN9
D6[4] => Mux27.IN9
D6[5] => Mux26.IN9
D6[6] => Mux25.IN9
D6[7] => Mux24.IN9
D6[8] => Mux23.IN9
D6[9] => Mux22.IN9
D6[10] => Mux21.IN9
D6[11] => Mux20.IN9
D6[12] => Mux19.IN9
D6[13] => Mux18.IN9
D6[14] => Mux17.IN9
D6[15] => Mux16.IN9
D6[16] => Mux15.IN9
D6[17] => Mux14.IN9
D6[18] => Mux13.IN9
D6[19] => Mux12.IN9
D6[20] => Mux11.IN9
D6[21] => Mux10.IN9
D6[22] => Mux9.IN9
D6[23] => Mux8.IN9
D6[24] => Mux7.IN9
D6[25] => Mux6.IN9
D6[26] => Mux5.IN9
D6[27] => Mux4.IN9
D6[28] => Mux3.IN9
D6[29] => Mux2.IN9
D6[30] => Mux1.IN9
D6[31] => Mux0.IN9
D5[0] => Mux31.IN10
D5[1] => Mux30.IN10
D5[2] => Mux29.IN10
D5[3] => Mux28.IN10
D5[4] => Mux27.IN10
D5[5] => Mux26.IN10
D5[6] => Mux25.IN10
D5[7] => Mux24.IN10
D5[8] => Mux23.IN10
D5[9] => Mux22.IN10
D5[10] => Mux21.IN10
D5[11] => Mux20.IN10
D5[12] => Mux19.IN10
D5[13] => Mux18.IN10
D5[14] => Mux17.IN10
D5[15] => Mux16.IN10
D5[16] => Mux15.IN10
D5[17] => Mux14.IN10
D5[18] => Mux13.IN10
D5[19] => Mux12.IN10
D5[20] => Mux11.IN10
D5[21] => Mux10.IN10
D5[22] => Mux9.IN10
D5[23] => Mux8.IN10
D5[24] => Mux7.IN10
D5[25] => Mux6.IN10
D5[26] => Mux5.IN10
D5[27] => Mux4.IN10
D5[28] => Mux3.IN10
D5[29] => Mux2.IN10
D5[30] => Mux1.IN10
D5[31] => Mux0.IN10
D4[0] => Mux31.IN11
D4[1] => Mux30.IN11
D4[2] => Mux29.IN11
D4[3] => Mux28.IN11
D4[4] => Mux27.IN11
D4[5] => Mux26.IN11
D4[6] => Mux25.IN11
D4[7] => Mux24.IN11
D4[8] => Mux23.IN11
D4[9] => Mux22.IN11
D4[10] => Mux21.IN11
D4[11] => Mux20.IN11
D4[12] => Mux19.IN11
D4[13] => Mux18.IN11
D4[14] => Mux17.IN11
D4[15] => Mux16.IN11
D4[16] => Mux15.IN11
D4[17] => Mux14.IN11
D4[18] => Mux13.IN11
D4[19] => Mux12.IN11
D4[20] => Mux11.IN11
D4[21] => Mux10.IN11
D4[22] => Mux9.IN11
D4[23] => Mux8.IN11
D4[24] => Mux7.IN11
D4[25] => Mux6.IN11
D4[26] => Mux5.IN11
D4[27] => Mux4.IN11
D4[28] => Mux3.IN11
D4[29] => Mux2.IN11
D4[30] => Mux1.IN11
D4[31] => Mux0.IN11
D3[0] => Mux31.IN12
D3[1] => Mux30.IN12
D3[2] => Mux29.IN12
D3[3] => Mux28.IN12
D3[4] => Mux27.IN12
D3[5] => Mux26.IN12
D3[6] => Mux25.IN12
D3[7] => Mux24.IN12
D3[8] => Mux23.IN12
D3[9] => Mux22.IN12
D3[10] => Mux21.IN12
D3[11] => Mux20.IN12
D3[12] => Mux19.IN12
D3[13] => Mux18.IN12
D3[14] => Mux17.IN12
D3[15] => Mux16.IN12
D3[16] => Mux15.IN12
D3[17] => Mux14.IN12
D3[18] => Mux13.IN12
D3[19] => Mux12.IN12
D3[20] => Mux11.IN12
D3[21] => Mux10.IN12
D3[22] => Mux9.IN12
D3[23] => Mux8.IN12
D3[24] => Mux7.IN12
D3[25] => Mux6.IN12
D3[26] => Mux5.IN12
D3[27] => Mux4.IN12
D3[28] => Mux3.IN12
D3[29] => Mux2.IN12
D3[30] => Mux1.IN12
D3[31] => Mux0.IN12
D2[0] => Mux31.IN13
D2[1] => Mux30.IN13
D2[2] => Mux29.IN13
D2[3] => Mux28.IN13
D2[4] => Mux27.IN13
D2[5] => Mux26.IN13
D2[6] => Mux25.IN13
D2[7] => Mux24.IN13
D2[8] => Mux23.IN13
D2[9] => Mux22.IN13
D2[10] => Mux21.IN13
D2[11] => Mux20.IN13
D2[12] => Mux19.IN13
D2[13] => Mux18.IN13
D2[14] => Mux17.IN13
D2[15] => Mux16.IN13
D2[16] => Mux15.IN13
D2[17] => Mux14.IN13
D2[18] => Mux13.IN13
D2[19] => Mux12.IN13
D2[20] => Mux11.IN13
D2[21] => Mux10.IN13
D2[22] => Mux9.IN13
D2[23] => Mux8.IN13
D2[24] => Mux7.IN13
D2[25] => Mux6.IN13
D2[26] => Mux5.IN13
D2[27] => Mux4.IN13
D2[28] => Mux3.IN13
D2[29] => Mux2.IN13
D2[30] => Mux1.IN13
D2[31] => Mux0.IN13
D1[0] => Mux31.IN14
D1[1] => Mux30.IN14
D1[2] => Mux29.IN14
D1[3] => Mux28.IN14
D1[4] => Mux27.IN14
D1[5] => Mux26.IN14
D1[6] => Mux25.IN14
D1[7] => Mux24.IN14
D1[8] => Mux23.IN14
D1[9] => Mux22.IN14
D1[10] => Mux21.IN14
D1[11] => Mux20.IN14
D1[12] => Mux19.IN14
D1[13] => Mux18.IN14
D1[14] => Mux17.IN14
D1[15] => Mux16.IN14
D1[16] => Mux15.IN14
D1[17] => Mux14.IN14
D1[18] => Mux13.IN14
D1[19] => Mux12.IN14
D1[20] => Mux11.IN14
D1[21] => Mux10.IN14
D1[22] => Mux9.IN14
D1[23] => Mux8.IN14
D1[24] => Mux7.IN14
D1[25] => Mux6.IN14
D1[26] => Mux5.IN14
D1[27] => Mux4.IN14
D1[28] => Mux3.IN14
D1[29] => Mux2.IN14
D1[30] => Mux1.IN14
D1[31] => Mux0.IN14
D0[0] => Mux31.IN15
D0[1] => Mux30.IN15
D0[2] => Mux29.IN15
D0[3] => Mux28.IN15
D0[4] => Mux27.IN15
D0[5] => Mux26.IN15
D0[6] => Mux25.IN15
D0[7] => Mux24.IN15
D0[8] => Mux23.IN15
D0[9] => Mux22.IN15
D0[10] => Mux21.IN15
D0[11] => Mux20.IN15
D0[12] => Mux19.IN15
D0[13] => Mux18.IN15
D0[14] => Mux17.IN15
D0[15] => Mux16.IN15
D0[16] => Mux15.IN15
D0[17] => Mux14.IN15
D0[18] => Mux13.IN15
D0[19] => Mux12.IN15
D0[20] => Mux11.IN15
D0[21] => Mux10.IN15
D0[22] => Mux9.IN15
D0[23] => Mux8.IN15
D0[24] => Mux7.IN15
D0[25] => Mux6.IN15
D0[26] => Mux5.IN15
D0[27] => Mux4.IN15
D0[28] => Mux3.IN15
D0[29] => Mux2.IN15
D0[30] => Mux1.IN15
D0[31] => Mux0.IN15
S[0] => Mux0.IN19
S[0] => Mux1.IN19
S[0] => Mux2.IN19
S[0] => Mux3.IN19
S[0] => Mux4.IN19
S[0] => Mux5.IN19
S[0] => Mux6.IN19
S[0] => Mux7.IN19
S[0] => Mux8.IN19
S[0] => Mux9.IN19
S[0] => Mux10.IN19
S[0] => Mux11.IN19
S[0] => Mux12.IN19
S[0] => Mux13.IN19
S[0] => Mux14.IN19
S[0] => Mux15.IN19
S[0] => Mux16.IN19
S[0] => Mux17.IN19
S[0] => Mux18.IN19
S[0] => Mux19.IN19
S[0] => Mux20.IN19
S[0] => Mux21.IN19
S[0] => Mux22.IN19
S[0] => Mux23.IN19
S[0] => Mux24.IN19
S[0] => Mux25.IN19
S[0] => Mux26.IN19
S[0] => Mux27.IN19
S[0] => Mux28.IN19
S[0] => Mux29.IN19
S[0] => Mux30.IN19
S[0] => Mux31.IN19
S[1] => Mux0.IN18
S[1] => Mux1.IN18
S[1] => Mux2.IN18
S[1] => Mux3.IN18
S[1] => Mux4.IN18
S[1] => Mux5.IN18
S[1] => Mux6.IN18
S[1] => Mux7.IN18
S[1] => Mux8.IN18
S[1] => Mux9.IN18
S[1] => Mux10.IN18
S[1] => Mux11.IN18
S[1] => Mux12.IN18
S[1] => Mux13.IN18
S[1] => Mux14.IN18
S[1] => Mux15.IN18
S[1] => Mux16.IN18
S[1] => Mux17.IN18
S[1] => Mux18.IN18
S[1] => Mux19.IN18
S[1] => Mux20.IN18
S[1] => Mux21.IN18
S[1] => Mux22.IN18
S[1] => Mux23.IN18
S[1] => Mux24.IN18
S[1] => Mux25.IN18
S[1] => Mux26.IN18
S[1] => Mux27.IN18
S[1] => Mux28.IN18
S[1] => Mux29.IN18
S[1] => Mux30.IN18
S[1] => Mux31.IN18
S[2] => Mux0.IN17
S[2] => Mux1.IN17
S[2] => Mux2.IN17
S[2] => Mux3.IN17
S[2] => Mux4.IN17
S[2] => Mux5.IN17
S[2] => Mux6.IN17
S[2] => Mux7.IN17
S[2] => Mux8.IN17
S[2] => Mux9.IN17
S[2] => Mux10.IN17
S[2] => Mux11.IN17
S[2] => Mux12.IN17
S[2] => Mux13.IN17
S[2] => Mux14.IN17
S[2] => Mux15.IN17
S[2] => Mux16.IN17
S[2] => Mux17.IN17
S[2] => Mux18.IN17
S[2] => Mux19.IN17
S[2] => Mux20.IN17
S[2] => Mux21.IN17
S[2] => Mux22.IN17
S[2] => Mux23.IN17
S[2] => Mux24.IN17
S[2] => Mux25.IN17
S[2] => Mux26.IN17
S[2] => Mux27.IN17
S[2] => Mux28.IN17
S[2] => Mux29.IN17
S[2] => Mux30.IN17
S[2] => Mux31.IN17
S[3] => Mux0.IN16
S[3] => Mux1.IN16
S[3] => Mux2.IN16
S[3] => Mux3.IN16
S[3] => Mux4.IN16
S[3] => Mux5.IN16
S[3] => Mux6.IN16
S[3] => Mux7.IN16
S[3] => Mux8.IN16
S[3] => Mux9.IN16
S[3] => Mux10.IN16
S[3] => Mux11.IN16
S[3] => Mux12.IN16
S[3] => Mux13.IN16
S[3] => Mux14.IN16
S[3] => Mux15.IN16
S[3] => Mux16.IN16
S[3] => Mux17.IN16
S[3] => Mux18.IN16
S[3] => Mux19.IN16
S[3] => Mux20.IN16
S[3] => Mux21.IN16
S[3] => Mux22.IN16
S[3] => Mux23.IN16
S[3] => Mux24.IN16
S[3] => Mux25.IN16
S[3] => Mux26.IN16
S[3] => Mux27.IN16
S[3] => Mux28.IN16
S[3] => Mux29.IN16
S[3] => Mux30.IN16
S[3] => Mux31.IN16
Y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|reg32:inst15
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|decode4to16:inst
EN => YF.IN1
EN => YE.IN1
EN => YD.IN1
EN => YC.IN1
EN => YB.IN1
EN => YA.IN1
EN => Y9.IN1
EN => Y8.IN1
EN => Y7.IN1
EN => Y6.IN1
EN => Y5.IN1
EN => Y4.IN1
EN => Y3.IN1
EN => Y2.IN1
EN => Y1.IN1
EN => Y0.IN1
ADDR[0] => Equal0.IN3
ADDR[0] => Equal1.IN0
ADDR[0] => Equal2.IN3
ADDR[0] => Equal3.IN1
ADDR[0] => Equal4.IN3
ADDR[0] => Equal5.IN1
ADDR[0] => Equal6.IN3
ADDR[0] => Equal7.IN2
ADDR[0] => Equal8.IN3
ADDR[0] => Equal9.IN1
ADDR[0] => Equal10.IN3
ADDR[0] => Equal11.IN2
ADDR[0] => Equal12.IN3
ADDR[0] => Equal13.IN2
ADDR[0] => Equal14.IN3
ADDR[0] => Equal15.IN3
ADDR[1] => Equal0.IN2
ADDR[1] => Equal1.IN3
ADDR[1] => Equal2.IN0
ADDR[1] => Equal3.IN0
ADDR[1] => Equal4.IN2
ADDR[1] => Equal5.IN3
ADDR[1] => Equal6.IN1
ADDR[1] => Equal7.IN1
ADDR[1] => Equal8.IN2
ADDR[1] => Equal9.IN3
ADDR[1] => Equal10.IN1
ADDR[1] => Equal11.IN1
ADDR[1] => Equal12.IN2
ADDR[1] => Equal13.IN3
ADDR[1] => Equal14.IN2
ADDR[1] => Equal15.IN2
ADDR[2] => Equal0.IN1
ADDR[2] => Equal1.IN2
ADDR[2] => Equal2.IN2
ADDR[2] => Equal3.IN3
ADDR[2] => Equal4.IN0
ADDR[2] => Equal5.IN0
ADDR[2] => Equal6.IN0
ADDR[2] => Equal7.IN0
ADDR[2] => Equal8.IN1
ADDR[2] => Equal9.IN2
ADDR[2] => Equal10.IN2
ADDR[2] => Equal11.IN3
ADDR[2] => Equal12.IN1
ADDR[2] => Equal13.IN1
ADDR[2] => Equal14.IN1
ADDR[2] => Equal15.IN1
ADDR[3] => Equal0.IN0
ADDR[3] => Equal1.IN1
ADDR[3] => Equal2.IN1
ADDR[3] => Equal3.IN2
ADDR[3] => Equal4.IN1
ADDR[3] => Equal5.IN2
ADDR[3] => Equal6.IN2
ADDR[3] => Equal7.IN3
ADDR[3] => Equal8.IN0
ADDR[3] => Equal9.IN0
ADDR[3] => Equal10.IN0
ADDR[3] => Equal11.IN0
ADDR[3] => Equal12.IN0
ADDR[3] => Equal13.IN0
ADDR[3] => Equal14.IN0
ADDR[3] => Equal15.IN0
YF <= YF.DB_MAX_OUTPUT_PORT_TYPE
YE <= YE.DB_MAX_OUTPUT_PORT_TYPE
YD <= YD.DB_MAX_OUTPUT_PORT_TYPE
YC <= YC.DB_MAX_OUTPUT_PORT_TYPE
YB <= YB.DB_MAX_OUTPUT_PORT_TYPE
YA <= YA.DB_MAX_OUTPUT_PORT_TYPE
Y9 <= Y9.DB_MAX_OUTPUT_PORT_TYPE
Y8 <= Y8.DB_MAX_OUTPUT_PORT_TYPE
Y7 <= Y7.DB_MAX_OUTPUT_PORT_TYPE
Y6 <= Y6.DB_MAX_OUTPUT_PORT_TYPE
Y5 <= Y5.DB_MAX_OUTPUT_PORT_TYPE
Y4 <= Y4.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= Y3.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= Y2.DB_MAX_OUTPUT_PORT_TYPE
Y1 <= Y1.DB_MAX_OUTPUT_PORT_TYPE
Y0 <= Y0.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|reg32:inst14
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|reg32:inst13
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|reg32:inst12
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|reg32:inst11
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|reg32:inst10
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|reg32:inst9
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|reg32:inst8
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|reg32:inst7
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|reg32:inst6
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|reg32:inst5
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|reg32:inst4
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|reg32:inst3
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|reg32:inst2
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|reg32:inst1
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|reg32:inst30
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


|SCPFPGA|SCP:inst3|decode:inst16|regfile:inst1|bmux16to1:inst34
DF[0] => Mux31.IN0
DF[1] => Mux30.IN0
DF[2] => Mux29.IN0
DF[3] => Mux28.IN0
DF[4] => Mux27.IN0
DF[5] => Mux26.IN0
DF[6] => Mux25.IN0
DF[7] => Mux24.IN0
DF[8] => Mux23.IN0
DF[9] => Mux22.IN0
DF[10] => Mux21.IN0
DF[11] => Mux20.IN0
DF[12] => Mux19.IN0
DF[13] => Mux18.IN0
DF[14] => Mux17.IN0
DF[15] => Mux16.IN0
DF[16] => Mux15.IN0
DF[17] => Mux14.IN0
DF[18] => Mux13.IN0
DF[19] => Mux12.IN0
DF[20] => Mux11.IN0
DF[21] => Mux10.IN0
DF[22] => Mux9.IN0
DF[23] => Mux8.IN0
DF[24] => Mux7.IN0
DF[25] => Mux6.IN0
DF[26] => Mux5.IN0
DF[27] => Mux4.IN0
DF[28] => Mux3.IN0
DF[29] => Mux2.IN0
DF[30] => Mux1.IN0
DF[31] => Mux0.IN0
DE[0] => Mux31.IN1
DE[1] => Mux30.IN1
DE[2] => Mux29.IN1
DE[3] => Mux28.IN1
DE[4] => Mux27.IN1
DE[5] => Mux26.IN1
DE[6] => Mux25.IN1
DE[7] => Mux24.IN1
DE[8] => Mux23.IN1
DE[9] => Mux22.IN1
DE[10] => Mux21.IN1
DE[11] => Mux20.IN1
DE[12] => Mux19.IN1
DE[13] => Mux18.IN1
DE[14] => Mux17.IN1
DE[15] => Mux16.IN1
DE[16] => Mux15.IN1
DE[17] => Mux14.IN1
DE[18] => Mux13.IN1
DE[19] => Mux12.IN1
DE[20] => Mux11.IN1
DE[21] => Mux10.IN1
DE[22] => Mux9.IN1
DE[23] => Mux8.IN1
DE[24] => Mux7.IN1
DE[25] => Mux6.IN1
DE[26] => Mux5.IN1
DE[27] => Mux4.IN1
DE[28] => Mux3.IN1
DE[29] => Mux2.IN1
DE[30] => Mux1.IN1
DE[31] => Mux0.IN1
DD[0] => Mux31.IN2
DD[1] => Mux30.IN2
DD[2] => Mux29.IN2
DD[3] => Mux28.IN2
DD[4] => Mux27.IN2
DD[5] => Mux26.IN2
DD[6] => Mux25.IN2
DD[7] => Mux24.IN2
DD[8] => Mux23.IN2
DD[9] => Mux22.IN2
DD[10] => Mux21.IN2
DD[11] => Mux20.IN2
DD[12] => Mux19.IN2
DD[13] => Mux18.IN2
DD[14] => Mux17.IN2
DD[15] => Mux16.IN2
DD[16] => Mux15.IN2
DD[17] => Mux14.IN2
DD[18] => Mux13.IN2
DD[19] => Mux12.IN2
DD[20] => Mux11.IN2
DD[21] => Mux10.IN2
DD[22] => Mux9.IN2
DD[23] => Mux8.IN2
DD[24] => Mux7.IN2
DD[25] => Mux6.IN2
DD[26] => Mux5.IN2
DD[27] => Mux4.IN2
DD[28] => Mux3.IN2
DD[29] => Mux2.IN2
DD[30] => Mux1.IN2
DD[31] => Mux0.IN2
DC[0] => Mux31.IN3
DC[1] => Mux30.IN3
DC[2] => Mux29.IN3
DC[3] => Mux28.IN3
DC[4] => Mux27.IN3
DC[5] => Mux26.IN3
DC[6] => Mux25.IN3
DC[7] => Mux24.IN3
DC[8] => Mux23.IN3
DC[9] => Mux22.IN3
DC[10] => Mux21.IN3
DC[11] => Mux20.IN3
DC[12] => Mux19.IN3
DC[13] => Mux18.IN3
DC[14] => Mux17.IN3
DC[15] => Mux16.IN3
DC[16] => Mux15.IN3
DC[17] => Mux14.IN3
DC[18] => Mux13.IN3
DC[19] => Mux12.IN3
DC[20] => Mux11.IN3
DC[21] => Mux10.IN3
DC[22] => Mux9.IN3
DC[23] => Mux8.IN3
DC[24] => Mux7.IN3
DC[25] => Mux6.IN3
DC[26] => Mux5.IN3
DC[27] => Mux4.IN3
DC[28] => Mux3.IN3
DC[29] => Mux2.IN3
DC[30] => Mux1.IN3
DC[31] => Mux0.IN3
DB[0] => Mux31.IN4
DB[1] => Mux30.IN4
DB[2] => Mux29.IN4
DB[3] => Mux28.IN4
DB[4] => Mux27.IN4
DB[5] => Mux26.IN4
DB[6] => Mux25.IN4
DB[7] => Mux24.IN4
DB[8] => Mux23.IN4
DB[9] => Mux22.IN4
DB[10] => Mux21.IN4
DB[11] => Mux20.IN4
DB[12] => Mux19.IN4
DB[13] => Mux18.IN4
DB[14] => Mux17.IN4
DB[15] => Mux16.IN4
DB[16] => Mux15.IN4
DB[17] => Mux14.IN4
DB[18] => Mux13.IN4
DB[19] => Mux12.IN4
DB[20] => Mux11.IN4
DB[21] => Mux10.IN4
DB[22] => Mux9.IN4
DB[23] => Mux8.IN4
DB[24] => Mux7.IN4
DB[25] => Mux6.IN4
DB[26] => Mux5.IN4
DB[27] => Mux4.IN4
DB[28] => Mux3.IN4
DB[29] => Mux2.IN4
DB[30] => Mux1.IN4
DB[31] => Mux0.IN4
DA[0] => Mux31.IN5
DA[1] => Mux30.IN5
DA[2] => Mux29.IN5
DA[3] => Mux28.IN5
DA[4] => Mux27.IN5
DA[5] => Mux26.IN5
DA[6] => Mux25.IN5
DA[7] => Mux24.IN5
DA[8] => Mux23.IN5
DA[9] => Mux22.IN5
DA[10] => Mux21.IN5
DA[11] => Mux20.IN5
DA[12] => Mux19.IN5
DA[13] => Mux18.IN5
DA[14] => Mux17.IN5
DA[15] => Mux16.IN5
DA[16] => Mux15.IN5
DA[17] => Mux14.IN5
DA[18] => Mux13.IN5
DA[19] => Mux12.IN5
DA[20] => Mux11.IN5
DA[21] => Mux10.IN5
DA[22] => Mux9.IN5
DA[23] => Mux8.IN5
DA[24] => Mux7.IN5
DA[25] => Mux6.IN5
DA[26] => Mux5.IN5
DA[27] => Mux4.IN5
DA[28] => Mux3.IN5
DA[29] => Mux2.IN5
DA[30] => Mux1.IN5
DA[31] => Mux0.IN5
D9[0] => Mux31.IN6
D9[1] => Mux30.IN6
D9[2] => Mux29.IN6
D9[3] => Mux28.IN6
D9[4] => Mux27.IN6
D9[5] => Mux26.IN6
D9[6] => Mux25.IN6
D9[7] => Mux24.IN6
D9[8] => Mux23.IN6
D9[9] => Mux22.IN6
D9[10] => Mux21.IN6
D9[11] => Mux20.IN6
D9[12] => Mux19.IN6
D9[13] => Mux18.IN6
D9[14] => Mux17.IN6
D9[15] => Mux16.IN6
D9[16] => Mux15.IN6
D9[17] => Mux14.IN6
D9[18] => Mux13.IN6
D9[19] => Mux12.IN6
D9[20] => Mux11.IN6
D9[21] => Mux10.IN6
D9[22] => Mux9.IN6
D9[23] => Mux8.IN6
D9[24] => Mux7.IN6
D9[25] => Mux6.IN6
D9[26] => Mux5.IN6
D9[27] => Mux4.IN6
D9[28] => Mux3.IN6
D9[29] => Mux2.IN6
D9[30] => Mux1.IN6
D9[31] => Mux0.IN6
D8[0] => Mux31.IN7
D8[1] => Mux30.IN7
D8[2] => Mux29.IN7
D8[3] => Mux28.IN7
D8[4] => Mux27.IN7
D8[5] => Mux26.IN7
D8[6] => Mux25.IN7
D8[7] => Mux24.IN7
D8[8] => Mux23.IN7
D8[9] => Mux22.IN7
D8[10] => Mux21.IN7
D8[11] => Mux20.IN7
D8[12] => Mux19.IN7
D8[13] => Mux18.IN7
D8[14] => Mux17.IN7
D8[15] => Mux16.IN7
D8[16] => Mux15.IN7
D8[17] => Mux14.IN7
D8[18] => Mux13.IN7
D8[19] => Mux12.IN7
D8[20] => Mux11.IN7
D8[21] => Mux10.IN7
D8[22] => Mux9.IN7
D8[23] => Mux8.IN7
D8[24] => Mux7.IN7
D8[25] => Mux6.IN7
D8[26] => Mux5.IN7
D8[27] => Mux4.IN7
D8[28] => Mux3.IN7
D8[29] => Mux2.IN7
D8[30] => Mux1.IN7
D8[31] => Mux0.IN7
D7[0] => Mux31.IN8
D7[1] => Mux30.IN8
D7[2] => Mux29.IN8
D7[3] => Mux28.IN8
D7[4] => Mux27.IN8
D7[5] => Mux26.IN8
D7[6] => Mux25.IN8
D7[7] => Mux24.IN8
D7[8] => Mux23.IN8
D7[9] => Mux22.IN8
D7[10] => Mux21.IN8
D7[11] => Mux20.IN8
D7[12] => Mux19.IN8
D7[13] => Mux18.IN8
D7[14] => Mux17.IN8
D7[15] => Mux16.IN8
D7[16] => Mux15.IN8
D7[17] => Mux14.IN8
D7[18] => Mux13.IN8
D7[19] => Mux12.IN8
D7[20] => Mux11.IN8
D7[21] => Mux10.IN8
D7[22] => Mux9.IN8
D7[23] => Mux8.IN8
D7[24] => Mux7.IN8
D7[25] => Mux6.IN8
D7[26] => Mux5.IN8
D7[27] => Mux4.IN8
D7[28] => Mux3.IN8
D7[29] => Mux2.IN8
D7[30] => Mux1.IN8
D7[31] => Mux0.IN8
D6[0] => Mux31.IN9
D6[1] => Mux30.IN9
D6[2] => Mux29.IN9
D6[3] => Mux28.IN9
D6[4] => Mux27.IN9
D6[5] => Mux26.IN9
D6[6] => Mux25.IN9
D6[7] => Mux24.IN9
D6[8] => Mux23.IN9
D6[9] => Mux22.IN9
D6[10] => Mux21.IN9
D6[11] => Mux20.IN9
D6[12] => Mux19.IN9
D6[13] => Mux18.IN9
D6[14] => Mux17.IN9
D6[15] => Mux16.IN9
D6[16] => Mux15.IN9
D6[17] => Mux14.IN9
D6[18] => Mux13.IN9
D6[19] => Mux12.IN9
D6[20] => Mux11.IN9
D6[21] => Mux10.IN9
D6[22] => Mux9.IN9
D6[23] => Mux8.IN9
D6[24] => Mux7.IN9
D6[25] => Mux6.IN9
D6[26] => Mux5.IN9
D6[27] => Mux4.IN9
D6[28] => Mux3.IN9
D6[29] => Mux2.IN9
D6[30] => Mux1.IN9
D6[31] => Mux0.IN9
D5[0] => Mux31.IN10
D5[1] => Mux30.IN10
D5[2] => Mux29.IN10
D5[3] => Mux28.IN10
D5[4] => Mux27.IN10
D5[5] => Mux26.IN10
D5[6] => Mux25.IN10
D5[7] => Mux24.IN10
D5[8] => Mux23.IN10
D5[9] => Mux22.IN10
D5[10] => Mux21.IN10
D5[11] => Mux20.IN10
D5[12] => Mux19.IN10
D5[13] => Mux18.IN10
D5[14] => Mux17.IN10
D5[15] => Mux16.IN10
D5[16] => Mux15.IN10
D5[17] => Mux14.IN10
D5[18] => Mux13.IN10
D5[19] => Mux12.IN10
D5[20] => Mux11.IN10
D5[21] => Mux10.IN10
D5[22] => Mux9.IN10
D5[23] => Mux8.IN10
D5[24] => Mux7.IN10
D5[25] => Mux6.IN10
D5[26] => Mux5.IN10
D5[27] => Mux4.IN10
D5[28] => Mux3.IN10
D5[29] => Mux2.IN10
D5[30] => Mux1.IN10
D5[31] => Mux0.IN10
D4[0] => Mux31.IN11
D4[1] => Mux30.IN11
D4[2] => Mux29.IN11
D4[3] => Mux28.IN11
D4[4] => Mux27.IN11
D4[5] => Mux26.IN11
D4[6] => Mux25.IN11
D4[7] => Mux24.IN11
D4[8] => Mux23.IN11
D4[9] => Mux22.IN11
D4[10] => Mux21.IN11
D4[11] => Mux20.IN11
D4[12] => Mux19.IN11
D4[13] => Mux18.IN11
D4[14] => Mux17.IN11
D4[15] => Mux16.IN11
D4[16] => Mux15.IN11
D4[17] => Mux14.IN11
D4[18] => Mux13.IN11
D4[19] => Mux12.IN11
D4[20] => Mux11.IN11
D4[21] => Mux10.IN11
D4[22] => Mux9.IN11
D4[23] => Mux8.IN11
D4[24] => Mux7.IN11
D4[25] => Mux6.IN11
D4[26] => Mux5.IN11
D4[27] => Mux4.IN11
D4[28] => Mux3.IN11
D4[29] => Mux2.IN11
D4[30] => Mux1.IN11
D4[31] => Mux0.IN11
D3[0] => Mux31.IN12
D3[1] => Mux30.IN12
D3[2] => Mux29.IN12
D3[3] => Mux28.IN12
D3[4] => Mux27.IN12
D3[5] => Mux26.IN12
D3[6] => Mux25.IN12
D3[7] => Mux24.IN12
D3[8] => Mux23.IN12
D3[9] => Mux22.IN12
D3[10] => Mux21.IN12
D3[11] => Mux20.IN12
D3[12] => Mux19.IN12
D3[13] => Mux18.IN12
D3[14] => Mux17.IN12
D3[15] => Mux16.IN12
D3[16] => Mux15.IN12
D3[17] => Mux14.IN12
D3[18] => Mux13.IN12
D3[19] => Mux12.IN12
D3[20] => Mux11.IN12
D3[21] => Mux10.IN12
D3[22] => Mux9.IN12
D3[23] => Mux8.IN12
D3[24] => Mux7.IN12
D3[25] => Mux6.IN12
D3[26] => Mux5.IN12
D3[27] => Mux4.IN12
D3[28] => Mux3.IN12
D3[29] => Mux2.IN12
D3[30] => Mux1.IN12
D3[31] => Mux0.IN12
D2[0] => Mux31.IN13
D2[1] => Mux30.IN13
D2[2] => Mux29.IN13
D2[3] => Mux28.IN13
D2[4] => Mux27.IN13
D2[5] => Mux26.IN13
D2[6] => Mux25.IN13
D2[7] => Mux24.IN13
D2[8] => Mux23.IN13
D2[9] => Mux22.IN13
D2[10] => Mux21.IN13
D2[11] => Mux20.IN13
D2[12] => Mux19.IN13
D2[13] => Mux18.IN13
D2[14] => Mux17.IN13
D2[15] => Mux16.IN13
D2[16] => Mux15.IN13
D2[17] => Mux14.IN13
D2[18] => Mux13.IN13
D2[19] => Mux12.IN13
D2[20] => Mux11.IN13
D2[21] => Mux10.IN13
D2[22] => Mux9.IN13
D2[23] => Mux8.IN13
D2[24] => Mux7.IN13
D2[25] => Mux6.IN13
D2[26] => Mux5.IN13
D2[27] => Mux4.IN13
D2[28] => Mux3.IN13
D2[29] => Mux2.IN13
D2[30] => Mux1.IN13
D2[31] => Mux0.IN13
D1[0] => Mux31.IN14
D1[1] => Mux30.IN14
D1[2] => Mux29.IN14
D1[3] => Mux28.IN14
D1[4] => Mux27.IN14
D1[5] => Mux26.IN14
D1[6] => Mux25.IN14
D1[7] => Mux24.IN14
D1[8] => Mux23.IN14
D1[9] => Mux22.IN14
D1[10] => Mux21.IN14
D1[11] => Mux20.IN14
D1[12] => Mux19.IN14
D1[13] => Mux18.IN14
D1[14] => Mux17.IN14
D1[15] => Mux16.IN14
D1[16] => Mux15.IN14
D1[17] => Mux14.IN14
D1[18] => Mux13.IN14
D1[19] => Mux12.IN14
D1[20] => Mux11.IN14
D1[21] => Mux10.IN14
D1[22] => Mux9.IN14
D1[23] => Mux8.IN14
D1[24] => Mux7.IN14
D1[25] => Mux6.IN14
D1[26] => Mux5.IN14
D1[27] => Mux4.IN14
D1[28] => Mux3.IN14
D1[29] => Mux2.IN14
D1[30] => Mux1.IN14
D1[31] => Mux0.IN14
D0[0] => Mux31.IN15
D0[1] => Mux30.IN15
D0[2] => Mux29.IN15
D0[3] => Mux28.IN15
D0[4] => Mux27.IN15
D0[5] => Mux26.IN15
D0[6] => Mux25.IN15
D0[7] => Mux24.IN15
D0[8] => Mux23.IN15
D0[9] => Mux22.IN15
D0[10] => Mux21.IN15
D0[11] => Mux20.IN15
D0[12] => Mux19.IN15
D0[13] => Mux18.IN15
D0[14] => Mux17.IN15
D0[15] => Mux16.IN15
D0[16] => Mux15.IN15
D0[17] => Mux14.IN15
D0[18] => Mux13.IN15
D0[19] => Mux12.IN15
D0[20] => Mux11.IN15
D0[21] => Mux10.IN15
D0[22] => Mux9.IN15
D0[23] => Mux8.IN15
D0[24] => Mux7.IN15
D0[25] => Mux6.IN15
D0[26] => Mux5.IN15
D0[27] => Mux4.IN15
D0[28] => Mux3.IN15
D0[29] => Mux2.IN15
D0[30] => Mux1.IN15
D0[31] => Mux0.IN15
S[0] => Mux0.IN19
S[0] => Mux1.IN19
S[0] => Mux2.IN19
S[0] => Mux3.IN19
S[0] => Mux4.IN19
S[0] => Mux5.IN19
S[0] => Mux6.IN19
S[0] => Mux7.IN19
S[0] => Mux8.IN19
S[0] => Mux9.IN19
S[0] => Mux10.IN19
S[0] => Mux11.IN19
S[0] => Mux12.IN19
S[0] => Mux13.IN19
S[0] => Mux14.IN19
S[0] => Mux15.IN19
S[0] => Mux16.IN19
S[0] => Mux17.IN19
S[0] => Mux18.IN19
S[0] => Mux19.IN19
S[0] => Mux20.IN19
S[0] => Mux21.IN19
S[0] => Mux22.IN19
S[0] => Mux23.IN19
S[0] => Mux24.IN19
S[0] => Mux25.IN19
S[0] => Mux26.IN19
S[0] => Mux27.IN19
S[0] => Mux28.IN19
S[0] => Mux29.IN19
S[0] => Mux30.IN19
S[0] => Mux31.IN19
S[1] => Mux0.IN18
S[1] => Mux1.IN18
S[1] => Mux2.IN18
S[1] => Mux3.IN18
S[1] => Mux4.IN18
S[1] => Mux5.IN18
S[1] => Mux6.IN18
S[1] => Mux7.IN18
S[1] => Mux8.IN18
S[1] => Mux9.IN18
S[1] => Mux10.IN18
S[1] => Mux11.IN18
S[1] => Mux12.IN18
S[1] => Mux13.IN18
S[1] => Mux14.IN18
S[1] => Mux15.IN18
S[1] => Mux16.IN18
S[1] => Mux17.IN18
S[1] => Mux18.IN18
S[1] => Mux19.IN18
S[1] => Mux20.IN18
S[1] => Mux21.IN18
S[1] => Mux22.IN18
S[1] => Mux23.IN18
S[1] => Mux24.IN18
S[1] => Mux25.IN18
S[1] => Mux26.IN18
S[1] => Mux27.IN18
S[1] => Mux28.IN18
S[1] => Mux29.IN18
S[1] => Mux30.IN18
S[1] => Mux31.IN18
S[2] => Mux0.IN17
S[2] => Mux1.IN17
S[2] => Mux2.IN17
S[2] => Mux3.IN17
S[2] => Mux4.IN17
S[2] => Mux5.IN17
S[2] => Mux6.IN17
S[2] => Mux7.IN17
S[2] => Mux8.IN17
S[2] => Mux9.IN17
S[2] => Mux10.IN17
S[2] => Mux11.IN17
S[2] => Mux12.IN17
S[2] => Mux13.IN17
S[2] => Mux14.IN17
S[2] => Mux15.IN17
S[2] => Mux16.IN17
S[2] => Mux17.IN17
S[2] => Mux18.IN17
S[2] => Mux19.IN17
S[2] => Mux20.IN17
S[2] => Mux21.IN17
S[2] => Mux22.IN17
S[2] => Mux23.IN17
S[2] => Mux24.IN17
S[2] => Mux25.IN17
S[2] => Mux26.IN17
S[2] => Mux27.IN17
S[2] => Mux28.IN17
S[2] => Mux29.IN17
S[2] => Mux30.IN17
S[2] => Mux31.IN17
S[3] => Mux0.IN16
S[3] => Mux1.IN16
S[3] => Mux2.IN16
S[3] => Mux3.IN16
S[3] => Mux4.IN16
S[3] => Mux5.IN16
S[3] => Mux6.IN16
S[3] => Mux7.IN16
S[3] => Mux8.IN16
S[3] => Mux9.IN16
S[3] => Mux10.IN16
S[3] => Mux11.IN16
S[3] => Mux12.IN16
S[3] => Mux13.IN16
S[3] => Mux14.IN16
S[3] => Mux15.IN16
S[3] => Mux16.IN16
S[3] => Mux17.IN16
S[3] => Mux18.IN16
S[3] => Mux19.IN16
S[3] => Mux20.IN16
S[3] => Mux21.IN16
S[3] => Mux22.IN16
S[3] => Mux23.IN16
S[3] => Mux24.IN16
S[3] => Mux25.IN16
S[3] => Mux26.IN16
S[3] => Mux27.IN16
S[3] => Mux28.IN16
S[3] => Mux29.IN16
S[3] => Mux30.IN16
S[3] => Mux31.IN16
Y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|SCP:inst3|decode:inst16|bmux2:inst30
D0[0] => Y.DATAB
D0[1] => Y.DATAB
D0[2] => Y.DATAB
D0[3] => Y.DATAB
D1[0] => Y.DATAA
D1[1] => Y.DATAA
D1[2] => Y.DATAA
D1[3] => Y.DATAA
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|SCP:inst3|bmux2to1:inst4
D0[0] => Y.DATAA
D0[1] => Y.DATAA
D0[2] => Y.DATAA
D0[3] => Y.DATAA
D0[4] => Y.DATAA
D0[5] => Y.DATAA
D0[6] => Y.DATAA
D0[7] => Y.DATAA
D0[8] => Y.DATAA
D0[9] => Y.DATAA
D0[10] => Y.DATAA
D0[11] => Y.DATAA
D0[12] => Y.DATAA
D0[13] => Y.DATAA
D0[14] => Y.DATAA
D0[15] => Y.DATAA
D0[16] => Y.DATAA
D0[17] => Y.DATAA
D0[18] => Y.DATAA
D0[19] => Y.DATAA
D0[20] => Y.DATAA
D0[21] => Y.DATAA
D0[22] => Y.DATAA
D0[23] => Y.DATAA
D0[24] => Y.DATAA
D0[25] => Y.DATAA
D0[26] => Y.DATAA
D0[27] => Y.DATAA
D0[28] => Y.DATAA
D0[29] => Y.DATAA
D0[30] => Y.DATAA
D0[31] => Y.DATAA
D1[0] => Y.DATAB
D1[1] => Y.DATAB
D1[2] => Y.DATAB
D1[3] => Y.DATAB
D1[4] => Y.DATAB
D1[5] => Y.DATAB
D1[6] => Y.DATAB
D1[7] => Y.DATAB
D1[8] => Y.DATAB
D1[9] => Y.DATAB
D1[10] => Y.DATAB
D1[11] => Y.DATAB
D1[12] => Y.DATAB
D1[13] => Y.DATAB
D1[14] => Y.DATAB
D1[15] => Y.DATAB
D1[16] => Y.DATAB
D1[17] => Y.DATAB
D1[18] => Y.DATAB
D1[19] => Y.DATAB
D1[20] => Y.DATAB
D1[21] => Y.DATAB
D1[22] => Y.DATAB
D1[23] => Y.DATAB
D1[24] => Y.DATAB
D1[25] => Y.DATAB
D1[26] => Y.DATAB
D1[27] => Y.DATAB
D1[28] => Y.DATAB
D1[29] => Y.DATAB
D1[30] => Y.DATAB
D1[31] => Y.DATAB
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|SCP:inst3|mulFunc:inst12
A[0] => Mult0.IN31
A[0] => product.DATAA
A[1] => Mult0.IN30
A[1] => product.DATAA
A[2] => Mult0.IN29
A[2] => product.DATAA
A[3] => Mult0.IN28
A[3] => product.DATAA
A[4] => Mult0.IN27
A[4] => product.DATAA
A[5] => Mult0.IN26
A[5] => product.DATAA
A[6] => Mult0.IN25
A[6] => product.DATAA
A[7] => Mult0.IN24
A[7] => product.DATAA
A[8] => Mult0.IN23
A[8] => product.DATAA
A[9] => Mult0.IN22
A[9] => product.DATAA
A[10] => Mult0.IN21
A[10] => product.DATAA
A[11] => Mult0.IN20
A[11] => product.DATAA
A[12] => Mult0.IN19
A[12] => product.DATAA
A[13] => Mult0.IN18
A[13] => product.DATAA
A[14] => Mult0.IN17
A[14] => product.DATAA
A[15] => Mult0.IN16
A[15] => product.DATAA
A[16] => Mult0.IN15
A[16] => product.DATAA
A[17] => Mult0.IN14
A[17] => product.DATAA
A[18] => Mult0.IN13
A[18] => product.DATAA
A[19] => Mult0.IN12
A[19] => product.DATAA
A[20] => Mult0.IN11
A[20] => product.DATAA
A[21] => Mult0.IN10
A[21] => product.DATAA
A[22] => Mult0.IN9
A[22] => product.DATAA
A[23] => Mult0.IN8
A[23] => product.DATAA
A[24] => Mult0.IN7
A[24] => product.DATAA
A[25] => Mult0.IN6
A[25] => product.DATAA
A[26] => Mult0.IN5
A[26] => product.DATAA
A[27] => Mult0.IN4
A[27] => product.DATAA
A[28] => Mult0.IN3
A[28] => product.DATAA
A[29] => Mult0.IN2
A[29] => product.DATAA
A[30] => Mult0.IN1
A[30] => product.DATAA
A[31] => Mult0.IN0
A[31] => product.DATAA
B[0] => Mult0.IN63
B[1] => Mult0.IN62
B[2] => Mult0.IN61
B[3] => Mult0.IN60
B[4] => Mult0.IN59
B[5] => Mult0.IN58
B[6] => Mult0.IN57
B[7] => Mult0.IN56
B[8] => Mult0.IN55
B[9] => Mult0.IN54
B[10] => Mult0.IN53
B[11] => Mult0.IN52
B[12] => Mult0.IN51
B[13] => Mult0.IN50
B[14] => Mult0.IN49
B[15] => Mult0.IN48
B[16] => Mult0.IN47
B[17] => Mult0.IN46
B[18] => Mult0.IN45
B[19] => Mult0.IN44
B[20] => Mult0.IN43
B[21] => Mult0.IN42
B[22] => Mult0.IN41
B[23] => Mult0.IN40
B[24] => Mult0.IN39
B[25] => Mult0.IN38
B[26] => Mult0.IN37
B[27] => Mult0.IN36
B[28] => Mult0.IN35
B[29] => Mult0.IN34
B[30] => Mult0.IN33
B[31] => Mult0.IN32
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
S => product.OUTPUTSELECT
Y[0] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= product.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= product.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|synchronizer:inst2
RST <= inst3.DB_MAX_OUTPUT_PORT_TYPE
SYRST => inst3.ACLR
SYRST => inst1.ACLR
CLK => inst3.CLK
CLK => inst1.CLK


|SCPFPGA|bmux2to1:inst1
D0[0] => Y.DATAA
D0[1] => Y.DATAA
D0[2] => Y.DATAA
D0[3] => Y.DATAA
D0[4] => Y.DATAA
D0[5] => Y.DATAA
D0[6] => Y.DATAA
D0[7] => Y.DATAA
D0[8] => Y.DATAA
D0[9] => Y.DATAA
D0[10] => Y.DATAA
D0[11] => Y.DATAA
D0[12] => Y.DATAA
D0[13] => Y.DATAA
D0[14] => Y.DATAA
D0[15] => Y.DATAA
D0[16] => Y.DATAA
D0[17] => Y.DATAA
D0[18] => Y.DATAA
D0[19] => Y.DATAA
D0[20] => Y.DATAA
D0[21] => Y.DATAA
D0[22] => Y.DATAA
D0[23] => Y.DATAA
D0[24] => Y.DATAA
D0[25] => Y.DATAA
D0[26] => Y.DATAA
D0[27] => Y.DATAA
D0[28] => Y.DATAA
D0[29] => Y.DATAA
D0[30] => Y.DATAA
D0[31] => Y.DATAA
D1[0] => Y.DATAB
D1[1] => Y.DATAB
D1[2] => Y.DATAB
D1[3] => Y.DATAB
D1[4] => Y.DATAB
D1[5] => Y.DATAB
D1[6] => Y.DATAB
D1[7] => Y.DATAB
D1[8] => Y.DATAB
D1[9] => Y.DATAB
D1[10] => Y.DATAB
D1[11] => Y.DATAB
D1[12] => Y.DATAB
D1[13] => Y.DATAB
D1[14] => Y.DATAB
D1[15] => Y.DATAB
D1[16] => Y.DATAB
D1[17] => Y.DATAB
D1[18] => Y.DATAB
D1[19] => Y.DATAB
D1[20] => Y.DATAB
D1[21] => Y.DATAB
D1[22] => Y.DATAB
D1[23] => Y.DATAB
D1[24] => Y.DATAB
D1[25] => Y.DATAB
D1[26] => Y.DATAB
D1[27] => Y.DATAB
D1[28] => Y.DATAB
D1[29] => Y.DATAB
D1[30] => Y.DATAB
D1[31] => Y.DATAB
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|addrDecoder:inst4
ADDR[0] => LessThan0.IN64
ADDR[0] => Equal0.IN63
ADDR[0] => Equal1.IN63
ADDR[1] => LessThan0.IN63
ADDR[1] => Equal0.IN62
ADDR[1] => Equal1.IN62
ADDR[2] => LessThan0.IN62
ADDR[2] => Equal0.IN61
ADDR[2] => Equal1.IN61
ADDR[3] => LessThan0.IN61
ADDR[3] => Equal0.IN60
ADDR[3] => Equal1.IN60
ADDR[4] => LessThan0.IN60
ADDR[4] => Equal0.IN59
ADDR[4] => Equal1.IN59
ADDR[5] => LessThan0.IN59
ADDR[5] => Equal0.IN58
ADDR[5] => Equal1.IN58
ADDR[6] => LessThan0.IN58
ADDR[6] => Equal0.IN57
ADDR[6] => Equal1.IN57
ADDR[7] => LessThan0.IN57
ADDR[7] => Equal0.IN56
ADDR[7] => Equal1.IN56
ADDR[8] => LessThan0.IN56
ADDR[8] => Equal0.IN55
ADDR[8] => Equal1.IN55
ADDR[9] => LessThan0.IN55
ADDR[9] => Equal0.IN54
ADDR[9] => Equal1.IN54
ADDR[10] => LessThan0.IN54
ADDR[10] => Equal0.IN53
ADDR[10] => Equal1.IN53
ADDR[11] => LessThan0.IN53
ADDR[11] => Equal0.IN52
ADDR[11] => Equal1.IN52
ADDR[12] => LessThan0.IN52
ADDR[12] => Equal0.IN51
ADDR[12] => Equal1.IN51
ADDR[13] => LessThan0.IN51
ADDR[13] => Equal0.IN50
ADDR[13] => Equal1.IN50
ADDR[14] => LessThan0.IN50
ADDR[14] => Equal0.IN49
ADDR[14] => Equal1.IN49
ADDR[15] => LessThan0.IN49
ADDR[15] => Equal0.IN48
ADDR[15] => Equal1.IN48
ADDR[16] => LessThan0.IN48
ADDR[16] => Equal0.IN47
ADDR[16] => Equal1.IN47
ADDR[17] => LessThan0.IN47
ADDR[17] => Equal0.IN46
ADDR[17] => Equal1.IN46
ADDR[18] => LessThan0.IN46
ADDR[18] => Equal0.IN45
ADDR[18] => Equal1.IN45
ADDR[19] => LessThan0.IN45
ADDR[19] => Equal0.IN44
ADDR[19] => Equal1.IN44
ADDR[20] => LessThan0.IN44
ADDR[20] => Equal0.IN43
ADDR[20] => Equal1.IN43
ADDR[21] => LessThan0.IN43
ADDR[21] => Equal0.IN42
ADDR[21] => Equal1.IN42
ADDR[22] => LessThan0.IN42
ADDR[22] => Equal0.IN41
ADDR[22] => Equal1.IN41
ADDR[23] => LessThan0.IN41
ADDR[23] => Equal0.IN40
ADDR[23] => Equal1.IN40
ADDR[24] => LessThan0.IN40
ADDR[24] => Equal0.IN39
ADDR[24] => Equal1.IN39
ADDR[25] => LessThan0.IN39
ADDR[25] => Equal0.IN38
ADDR[25] => Equal1.IN38
ADDR[26] => LessThan0.IN38
ADDR[26] => Equal0.IN37
ADDR[26] => Equal1.IN37
ADDR[27] => LessThan0.IN37
ADDR[27] => Equal0.IN36
ADDR[27] => Equal1.IN36
ADDR[28] => LessThan0.IN36
ADDR[28] => Equal0.IN35
ADDR[28] => Equal1.IN35
ADDR[29] => LessThan0.IN35
ADDR[29] => Equal0.IN34
ADDR[29] => Equal1.IN34
ADDR[30] => LessThan0.IN34
ADDR[30] => Equal0.IN33
ADDR[30] => Equal1.IN33
ADDR[31] => LessThan0.IN33
ADDR[31] => Equal0.IN32
ADDR[31] => Equal1.IN32
MEMRD => DATAS.IN0
MEMRD => LD2.IN0
MEMWR => LD2.IN1
MEMWR => DATAS.IN1
LD2 <= LD2.DB_MAX_OUTPUT_PORT_TYPE
LD1 <= LD1.DB_MAX_OUTPUT_PORT_TYPE
LD0 <= LD0.DB_MAX_OUTPUT_PORT_TYPE
DATAS <= DATAS.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|reg10:inst
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SCPFPGA|dmem:inst8
A[0] => MEMARRAY~4.DATAIN
A[0] => MEMARRAY.WADDR
A[0] => MEMARRAY.RADDR
A[1] => MEMARRAY~3.DATAIN
A[1] => MEMARRAY.WADDR1
A[1] => MEMARRAY.RADDR1
A[2] => MEMARRAY~2.DATAIN
A[2] => MEMARRAY.WADDR2
A[2] => MEMARRAY.RADDR2
A[3] => MEMARRAY~1.DATAIN
A[3] => MEMARRAY.WADDR3
A[3] => MEMARRAY.RADDR3
A[4] => MEMARRAY~0.DATAIN
A[4] => MEMARRAY.WADDR4
A[4] => MEMARRAY.RADDR4
A[5] => ~NO_FANOUT~
A[6] => ~NO_FANOUT~
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~
WD[0] => MEMARRAY~36.DATAIN
WD[0] => MEMARRAY.DATAIN
WD[1] => MEMARRAY~35.DATAIN
WD[1] => MEMARRAY.DATAIN1
WD[2] => MEMARRAY~34.DATAIN
WD[2] => MEMARRAY.DATAIN2
WD[3] => MEMARRAY~33.DATAIN
WD[3] => MEMARRAY.DATAIN3
WD[4] => MEMARRAY~32.DATAIN
WD[4] => MEMARRAY.DATAIN4
WD[5] => MEMARRAY~31.DATAIN
WD[5] => MEMARRAY.DATAIN5
WD[6] => MEMARRAY~30.DATAIN
WD[6] => MEMARRAY.DATAIN6
WD[7] => MEMARRAY~29.DATAIN
WD[7] => MEMARRAY.DATAIN7
WD[8] => MEMARRAY~28.DATAIN
WD[8] => MEMARRAY.DATAIN8
WD[9] => MEMARRAY~27.DATAIN
WD[9] => MEMARRAY.DATAIN9
WD[10] => MEMARRAY~26.DATAIN
WD[10] => MEMARRAY.DATAIN10
WD[11] => MEMARRAY~25.DATAIN
WD[11] => MEMARRAY.DATAIN11
WD[12] => MEMARRAY~24.DATAIN
WD[12] => MEMARRAY.DATAIN12
WD[13] => MEMARRAY~23.DATAIN
WD[13] => MEMARRAY.DATAIN13
WD[14] => MEMARRAY~22.DATAIN
WD[14] => MEMARRAY.DATAIN14
WD[15] => MEMARRAY~21.DATAIN
WD[15] => MEMARRAY.DATAIN15
WD[16] => MEMARRAY~20.DATAIN
WD[16] => MEMARRAY.DATAIN16
WD[17] => MEMARRAY~19.DATAIN
WD[17] => MEMARRAY.DATAIN17
WD[18] => MEMARRAY~18.DATAIN
WD[18] => MEMARRAY.DATAIN18
WD[19] => MEMARRAY~17.DATAIN
WD[19] => MEMARRAY.DATAIN19
WD[20] => MEMARRAY~16.DATAIN
WD[20] => MEMARRAY.DATAIN20
WD[21] => MEMARRAY~15.DATAIN
WD[21] => MEMARRAY.DATAIN21
WD[22] => MEMARRAY~14.DATAIN
WD[22] => MEMARRAY.DATAIN22
WD[23] => MEMARRAY~13.DATAIN
WD[23] => MEMARRAY.DATAIN23
WD[24] => MEMARRAY~12.DATAIN
WD[24] => MEMARRAY.DATAIN24
WD[25] => MEMARRAY~11.DATAIN
WD[25] => MEMARRAY.DATAIN25
WD[26] => MEMARRAY~10.DATAIN
WD[26] => MEMARRAY.DATAIN26
WD[27] => MEMARRAY~9.DATAIN
WD[27] => MEMARRAY.DATAIN27
WD[28] => MEMARRAY~8.DATAIN
WD[28] => MEMARRAY.DATAIN28
WD[29] => MEMARRAY~7.DATAIN
WD[29] => MEMARRAY.DATAIN29
WD[30] => MEMARRAY~6.DATAIN
WD[30] => MEMARRAY.DATAIN30
WD[31] => MEMARRAY~5.DATAIN
WD[31] => MEMARRAY.DATAIN31
MEMWR => MEMARRAY~37.DATAIN
MEMWR => MEMARRAY.WE
RST => ~NO_FANOUT~
CLK => MEMARRAY~37.CLK
CLK => MEMARRAY~0.CLK
CLK => MEMARRAY~1.CLK
CLK => MEMARRAY~2.CLK
CLK => MEMARRAY~3.CLK
CLK => MEMARRAY~4.CLK
CLK => MEMARRAY~5.CLK
CLK => MEMARRAY~6.CLK
CLK => MEMARRAY~7.CLK
CLK => MEMARRAY~8.CLK
CLK => MEMARRAY~9.CLK
CLK => MEMARRAY~10.CLK
CLK => MEMARRAY~11.CLK
CLK => MEMARRAY~12.CLK
CLK => MEMARRAY~13.CLK
CLK => MEMARRAY~14.CLK
CLK => MEMARRAY~15.CLK
CLK => MEMARRAY~16.CLK
CLK => MEMARRAY~17.CLK
CLK => MEMARRAY~18.CLK
CLK => MEMARRAY~19.CLK
CLK => MEMARRAY~20.CLK
CLK => MEMARRAY~21.CLK
CLK => MEMARRAY~22.CLK
CLK => MEMARRAY~23.CLK
CLK => MEMARRAY~24.CLK
CLK => MEMARRAY~25.CLK
CLK => MEMARRAY~26.CLK
CLK => MEMARRAY~27.CLK
CLK => MEMARRAY~28.CLK
CLK => MEMARRAY~29.CLK
CLK => MEMARRAY~30.CLK
CLK => MEMARRAY~31.CLK
CLK => MEMARRAY~32.CLK
CLK => MEMARRAY~33.CLK
CLK => MEMARRAY~34.CLK
CLK => MEMARRAY~35.CLK
CLK => MEMARRAY~36.CLK
CLK => MEMARRAY.CLK0
RD[0] <= MEMARRAY.DATAOUT
RD[1] <= MEMARRAY.DATAOUT1
RD[2] <= MEMARRAY.DATAOUT2
RD[3] <= MEMARRAY.DATAOUT3
RD[4] <= MEMARRAY.DATAOUT4
RD[5] <= MEMARRAY.DATAOUT5
RD[6] <= MEMARRAY.DATAOUT6
RD[7] <= MEMARRAY.DATAOUT7
RD[8] <= MEMARRAY.DATAOUT8
RD[9] <= MEMARRAY.DATAOUT9
RD[10] <= MEMARRAY.DATAOUT10
RD[11] <= MEMARRAY.DATAOUT11
RD[12] <= MEMARRAY.DATAOUT12
RD[13] <= MEMARRAY.DATAOUT13
RD[14] <= MEMARRAY.DATAOUT14
RD[15] <= MEMARRAY.DATAOUT15
RD[16] <= MEMARRAY.DATAOUT16
RD[17] <= MEMARRAY.DATAOUT17
RD[18] <= MEMARRAY.DATAOUT18
RD[19] <= MEMARRAY.DATAOUT19
RD[20] <= MEMARRAY.DATAOUT20
RD[21] <= MEMARRAY.DATAOUT21
RD[22] <= MEMARRAY.DATAOUT22
RD[23] <= MEMARRAY.DATAOUT23
RD[24] <= MEMARRAY.DATAOUT24
RD[25] <= MEMARRAY.DATAOUT25
RD[26] <= MEMARRAY.DATAOUT26
RD[27] <= MEMARRAY.DATAOUT27
RD[28] <= MEMARRAY.DATAOUT28
RD[29] <= MEMARRAY.DATAOUT29
RD[30] <= MEMARRAY.DATAOUT30
RD[31] <= MEMARRAY.DATAOUT31


|SCPFPGA|LED:inst5
LEDS[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
LEDS[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
LEDS[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
LEDS[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
LEDS[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
LEDS[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
LEDS[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
LEDS[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
LEDS[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
LEDS[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
LD => reg32:inst.LD
RST => reg32:inst.RST
CLK => reg32:inst.CLK
D[0] => reg32:inst.D[0]
D[1] => reg32:inst.D[1]
D[2] => reg32:inst.D[2]
D[3] => reg32:inst.D[3]
D[4] => reg32:inst.D[4]
D[5] => reg32:inst.D[5]
D[6] => reg32:inst.D[6]
D[7] => reg32:inst.D[7]
D[8] => reg32:inst.D[8]
D[9] => reg32:inst.D[9]
D[10] => reg32:inst.D[10]
D[11] => reg32:inst.D[11]
D[12] => reg32:inst.D[12]
D[13] => reg32:inst.D[13]
D[14] => reg32:inst.D[14]
D[15] => reg32:inst.D[15]
D[16] => reg32:inst.D[16]
D[17] => reg32:inst.D[17]
D[18] => reg32:inst.D[18]
D[19] => reg32:inst.D[19]
D[20] => reg32:inst.D[20]
D[21] => reg32:inst.D[21]
D[22] => reg32:inst.D[22]
D[23] => reg32:inst.D[23]
D[24] => reg32:inst.D[24]
D[25] => reg32:inst.D[25]
D[26] => reg32:inst.D[26]
D[27] => reg32:inst.D[27]
D[28] => reg32:inst.D[28]
D[29] => reg32:inst.D[29]
D[30] => reg32:inst.D[30]
D[31] => reg32:inst.D[31]


|SCPFPGA|LED:inst5|reg32:inst
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


|SCPFPGA|SEG7:inst6
SEG0[0] <= seg7decode:inst.SEG0[0]
SEG0[1] <= seg7decode:inst.SEG0[1]
SEG0[2] <= seg7decode:inst.SEG0[2]
SEG0[3] <= seg7decode:inst.SEG0[3]
SEG0[4] <= seg7decode:inst.SEG0[4]
SEG0[5] <= seg7decode:inst.SEG0[5]
SEG0[6] <= seg7decode:inst.SEG0[6]
SEG0[7] <= seg7decode:inst.SEG0[7]
LD => reg32:inst1.LD
RST => reg32:inst1.RST
CLK => reg32:inst1.CLK
D[0] => reg32:inst1.D[0]
D[1] => reg32:inst1.D[1]
D[2] => reg32:inst1.D[2]
D[3] => reg32:inst1.D[3]
D[4] => reg32:inst1.D[4]
D[5] => reg32:inst1.D[5]
D[6] => reg32:inst1.D[6]
D[7] => reg32:inst1.D[7]
D[8] => reg32:inst1.D[8]
D[9] => reg32:inst1.D[9]
D[10] => reg32:inst1.D[10]
D[11] => reg32:inst1.D[11]
D[12] => reg32:inst1.D[12]
D[13] => reg32:inst1.D[13]
D[14] => reg32:inst1.D[14]
D[15] => reg32:inst1.D[15]
D[16] => reg32:inst1.D[16]
D[17] => reg32:inst1.D[17]
D[18] => reg32:inst1.D[18]
D[19] => reg32:inst1.D[19]
D[20] => reg32:inst1.D[20]
D[21] => reg32:inst1.D[21]
D[22] => reg32:inst1.D[22]
D[23] => reg32:inst1.D[23]
D[24] => reg32:inst1.D[24]
D[25] => reg32:inst1.D[25]
D[26] => reg32:inst1.D[26]
D[27] => reg32:inst1.D[27]
D[28] => reg32:inst1.D[28]
D[29] => reg32:inst1.D[29]
D[30] => reg32:inst1.D[30]
D[31] => reg32:inst1.D[31]
SEG1[0] <= seg7decode:inst.SEG1[0]
SEG1[1] <= seg7decode:inst.SEG1[1]
SEG1[2] <= seg7decode:inst.SEG1[2]
SEG1[3] <= seg7decode:inst.SEG1[3]
SEG1[4] <= seg7decode:inst.SEG1[4]
SEG1[5] <= seg7decode:inst.SEG1[5]
SEG1[6] <= seg7decode:inst.SEG1[6]
SEG1[7] <= seg7decode:inst.SEG1[7]
SEG2[0] <= seg7decode:inst.SEG2[0]
SEG2[1] <= seg7decode:inst.SEG2[1]
SEG2[2] <= seg7decode:inst.SEG2[2]
SEG2[3] <= seg7decode:inst.SEG2[3]
SEG2[4] <= seg7decode:inst.SEG2[4]
SEG2[5] <= seg7decode:inst.SEG2[5]
SEG2[6] <= seg7decode:inst.SEG2[6]
SEG2[7] <= seg7decode:inst.SEG2[7]
SEG3[0] <= seg7decode:inst.SEG3[0]
SEG3[1] <= seg7decode:inst.SEG3[1]
SEG3[2] <= seg7decode:inst.SEG3[2]
SEG3[3] <= seg7decode:inst.SEG3[3]
SEG3[4] <= seg7decode:inst.SEG3[4]
SEG3[5] <= seg7decode:inst.SEG3[5]
SEG3[6] <= seg7decode:inst.SEG3[6]
SEG3[7] <= seg7decode:inst.SEG3[7]
SEG4[0] <= seg7decode:inst.SEG4[0]
SEG4[1] <= seg7decode:inst.SEG4[1]
SEG4[2] <= seg7decode:inst.SEG4[2]
SEG4[3] <= seg7decode:inst.SEG4[3]
SEG4[4] <= seg7decode:inst.SEG4[4]
SEG4[5] <= seg7decode:inst.SEG4[5]
SEG4[6] <= seg7decode:inst.SEG4[6]
SEG4[7] <= seg7decode:inst.SEG4[7]
SEG5[0] <= seg7decode:inst.SEG5[0]
SEG5[1] <= seg7decode:inst.SEG5[1]
SEG5[2] <= seg7decode:inst.SEG5[2]
SEG5[3] <= seg7decode:inst.SEG5[3]
SEG5[4] <= seg7decode:inst.SEG5[4]
SEG5[5] <= seg7decode:inst.SEG5[5]
SEG5[6] <= seg7decode:inst.SEG5[6]
SEG5[7] <= seg7decode:inst.SEG5[7]


|SCPFPGA|SEG7:inst6|seg7decode:inst
A[0] => Mux35.IN19
A[0] => Mux36.IN19
A[0] => Mux37.IN19
A[0] => Mux38.IN19
A[0] => Mux39.IN19
A[0] => Mux40.IN19
A[0] => Mux41.IN19
A[1] => Mux35.IN18
A[1] => Mux36.IN18
A[1] => Mux37.IN18
A[1] => Mux38.IN18
A[1] => Mux39.IN18
A[1] => Mux40.IN18
A[1] => Mux41.IN18
A[2] => Mux35.IN17
A[2] => Mux36.IN17
A[2] => Mux37.IN17
A[2] => Mux38.IN17
A[2] => Mux39.IN17
A[2] => Mux40.IN17
A[2] => Mux41.IN17
A[3] => Mux35.IN16
A[3] => Mux36.IN16
A[3] => Mux37.IN16
A[3] => Mux38.IN16
A[3] => Mux39.IN16
A[3] => Mux40.IN16
A[3] => Mux41.IN16
A[4] => Mux28.IN19
A[4] => Mux29.IN19
A[4] => Mux30.IN19
A[4] => Mux31.IN19
A[4] => Mux32.IN19
A[4] => Mux33.IN19
A[4] => Mux34.IN19
A[5] => Mux28.IN18
A[5] => Mux29.IN18
A[5] => Mux30.IN18
A[5] => Mux31.IN18
A[5] => Mux32.IN18
A[5] => Mux33.IN18
A[5] => Mux34.IN18
A[6] => Mux28.IN17
A[6] => Mux29.IN17
A[6] => Mux30.IN17
A[6] => Mux31.IN17
A[6] => Mux32.IN17
A[6] => Mux33.IN17
A[6] => Mux34.IN17
A[7] => Mux28.IN16
A[7] => Mux29.IN16
A[7] => Mux30.IN16
A[7] => Mux31.IN16
A[7] => Mux32.IN16
A[7] => Mux33.IN16
A[7] => Mux34.IN16
A[8] => Mux21.IN19
A[8] => Mux22.IN19
A[8] => Mux23.IN19
A[8] => Mux24.IN19
A[8] => Mux25.IN19
A[8] => Mux26.IN19
A[8] => Mux27.IN19
A[9] => Mux21.IN18
A[9] => Mux22.IN18
A[9] => Mux23.IN18
A[9] => Mux24.IN18
A[9] => Mux25.IN18
A[9] => Mux26.IN18
A[9] => Mux27.IN18
A[10] => Mux21.IN17
A[10] => Mux22.IN17
A[10] => Mux23.IN17
A[10] => Mux24.IN17
A[10] => Mux25.IN17
A[10] => Mux26.IN17
A[10] => Mux27.IN17
A[11] => Mux21.IN16
A[11] => Mux22.IN16
A[11] => Mux23.IN16
A[11] => Mux24.IN16
A[11] => Mux25.IN16
A[11] => Mux26.IN16
A[11] => Mux27.IN16
A[12] => Mux14.IN19
A[12] => Mux15.IN19
A[12] => Mux16.IN19
A[12] => Mux17.IN19
A[12] => Mux18.IN19
A[12] => Mux19.IN19
A[12] => Mux20.IN19
A[13] => Mux14.IN18
A[13] => Mux15.IN18
A[13] => Mux16.IN18
A[13] => Mux17.IN18
A[13] => Mux18.IN18
A[13] => Mux19.IN18
A[13] => Mux20.IN18
A[14] => Mux14.IN17
A[14] => Mux15.IN17
A[14] => Mux16.IN17
A[14] => Mux17.IN17
A[14] => Mux18.IN17
A[14] => Mux19.IN17
A[14] => Mux20.IN17
A[15] => Mux14.IN16
A[15] => Mux15.IN16
A[15] => Mux16.IN16
A[15] => Mux17.IN16
A[15] => Mux18.IN16
A[15] => Mux19.IN16
A[15] => Mux20.IN16
A[16] => Mux7.IN19
A[16] => Mux8.IN19
A[16] => Mux9.IN19
A[16] => Mux10.IN19
A[16] => Mux11.IN19
A[16] => Mux12.IN19
A[16] => Mux13.IN19
A[17] => Mux7.IN18
A[17] => Mux8.IN18
A[17] => Mux9.IN18
A[17] => Mux10.IN18
A[17] => Mux11.IN18
A[17] => Mux12.IN18
A[17] => Mux13.IN18
A[18] => Mux7.IN17
A[18] => Mux8.IN17
A[18] => Mux9.IN17
A[18] => Mux10.IN17
A[18] => Mux11.IN17
A[18] => Mux12.IN17
A[18] => Mux13.IN17
A[19] => Mux7.IN16
A[19] => Mux8.IN16
A[19] => Mux9.IN16
A[19] => Mux10.IN16
A[19] => Mux11.IN16
A[19] => Mux12.IN16
A[19] => Mux13.IN16
A[20] => Mux0.IN19
A[20] => Mux1.IN19
A[20] => Mux2.IN19
A[20] => Mux3.IN19
A[20] => Mux4.IN19
A[20] => Mux5.IN19
A[20] => Mux6.IN19
A[21] => Mux0.IN18
A[21] => Mux1.IN18
A[21] => Mux2.IN18
A[21] => Mux3.IN18
A[21] => Mux4.IN18
A[21] => Mux5.IN18
A[21] => Mux6.IN18
A[22] => Mux0.IN17
A[22] => Mux1.IN17
A[22] => Mux2.IN17
A[22] => Mux3.IN17
A[22] => Mux4.IN17
A[22] => Mux5.IN17
A[22] => Mux6.IN17
A[23] => Mux0.IN16
A[23] => Mux1.IN16
A[23] => Mux2.IN16
A[23] => Mux3.IN16
A[23] => Mux4.IN16
A[23] => Mux5.IN16
A[23] => Mux6.IN16
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~
SEG5[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
SEG5[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
SEG5[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
SEG5[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
SEG5[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
SEG5[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
SEG5[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
SEG5[7] <= <VCC>
SEG4[0] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
SEG4[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
SEG4[2] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
SEG4[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
SEG4[4] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
SEG4[5] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
SEG4[6] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
SEG4[7] <= <VCC>
SEG3[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
SEG3[1] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
SEG3[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
SEG3[3] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
SEG3[4] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
SEG3[5] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
SEG3[6] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
SEG3[7] <= <VCC>
SEG2[0] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
SEG2[1] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
SEG2[2] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
SEG2[3] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
SEG2[4] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
SEG2[5] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
SEG2[6] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
SEG2[7] <= <VCC>
SEG1[0] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
SEG1[1] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
SEG1[2] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
SEG1[3] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
SEG1[4] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
SEG1[5] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
SEG1[6] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
SEG1[7] <= <VCC>
SEG0[0] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
SEG0[1] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
SEG0[2] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
SEG0[3] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
SEG0[4] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
SEG0[5] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
SEG0[6] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
SEG0[7] <= <VCC>


|SCPFPGA|SEG7:inst6|reg32:inst1
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD => Q[31]~reg0.ENA
LD => Q[30]~reg0.ENA
LD => Q[29]~reg0.ENA
LD => Q[28]~reg0.ENA
LD => Q[27]~reg0.ENA
LD => Q[26]~reg0.ENA
LD => Q[25]~reg0.ENA
LD => Q[24]~reg0.ENA
LD => Q[23]~reg0.ENA
LD => Q[22]~reg0.ENA
LD => Q[21]~reg0.ENA
LD => Q[20]~reg0.ENA
LD => Q[19]~reg0.ENA
LD => Q[18]~reg0.ENA
LD => Q[17]~reg0.ENA
LD => Q[16]~reg0.ENA
LD => Q[15]~reg0.ENA
LD => Q[14]~reg0.ENA
LD => Q[13]~reg0.ENA
LD => Q[12]~reg0.ENA
LD => Q[11]~reg0.ENA
LD => Q[10]~reg0.ENA
LD => Q[9]~reg0.ENA
LD => Q[8]~reg0.ENA
LD => Q[7]~reg0.ENA
LD => Q[6]~reg0.ENA
LD => Q[5]~reg0.ENA
LD => Q[4]~reg0.ENA
LD => Q[3]~reg0.ENA
LD => Q[2]~reg0.ENA
LD => Q[1]~reg0.ENA
LD => Q[0]~reg0.ENA
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK


