// Seed: 919969442
module module_0 (
    id_1,
    id_2
);
  output logic [7:0] id_2;
  inout wire id_1;
  assign id_2[-1] = 1;
  parameter id_3 = 1'b0;
endmodule
module module_1 #(
    parameter id_12 = 32'd9,
    parameter id_5  = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5[id_5 :-1],
    id_6,
    id_7[(-1) : id_5],
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12
);
  input wire _id_12;
  output wire id_11;
  input wire id_10;
  module_0 modCall_1 (
      id_2,
      id_7
  );
  input wire id_9;
  output wire id_8;
  output logic [7:0] id_7;
  input wire id_6;
  input logic [7:0] _id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_13[id_12 : 1 'b0], id_14;
endmodule
