<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-pxa › include › plat › dma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>dma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __PLAT_DMA_H</span>
<span class="cp">#define __PLAT_DMA_H</span>

<span class="cp">#define DMAC_REG(x)	(*((volatile u32 *)(DMAC_REGS_VIRT + (x))))</span>

<span class="cp">#define DCSR(n)		DMAC_REG((n) &lt;&lt; 2)</span>
<span class="cp">#define DALGN		DMAC_REG(0x00a0)  </span><span class="cm">/* DMA Alignment Register */</span><span class="cp"></span>
<span class="cp">#define DINT		DMAC_REG(0x00f0)  </span><span class="cm">/* DMA Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define DDADR(n)	DMAC_REG(0x0200 + ((n) &lt;&lt; 4))</span>
<span class="cp">#define DSADR(n)	DMAC_REG(0x0204 + ((n) &lt;&lt; 4))</span>
<span class="cp">#define DTADR(n)	DMAC_REG(0x0208 + ((n) &lt;&lt; 4))</span>
<span class="cp">#define DCMD(n)		DMAC_REG(0x020c + ((n) &lt;&lt; 4))</span>
<span class="cp">#define DRCMR(n)	DMAC_REG((((n) &lt; 64) ? 0x0100 : 0x1100) + \</span>
<span class="cp">				 (((n) &amp; 0x3f) &lt;&lt; 2))</span>

<span class="cp">#define DCSR_RUN	(1 &lt;&lt; 31)	</span><span class="cm">/* Run Bit (read / write) */</span><span class="cp"></span>
<span class="cp">#define DCSR_NODESC	(1 &lt;&lt; 30)	</span><span class="cm">/* No-Descriptor Fetch (read / write) */</span><span class="cp"></span>
<span class="cp">#define DCSR_STOPIRQEN	(1 &lt;&lt; 29)	</span><span class="cm">/* Stop Interrupt Enable (read / write) */</span><span class="cp"></span>
<span class="cp">#define DCSR_REQPEND	(1 &lt;&lt; 8)	</span><span class="cm">/* Request Pending (read-only) */</span><span class="cp"></span>
<span class="cp">#define DCSR_STOPSTATE	(1 &lt;&lt; 3)	</span><span class="cm">/* Stop State (read-only) */</span><span class="cp"></span>
<span class="cp">#define DCSR_ENDINTR	(1 &lt;&lt; 2)	</span><span class="cm">/* End Interrupt (read / write) */</span><span class="cp"></span>
<span class="cp">#define DCSR_STARTINTR	(1 &lt;&lt; 1)	</span><span class="cm">/* Start Interrupt (read / write) */</span><span class="cp"></span>
<span class="cp">#define DCSR_BUSERR	(1 &lt;&lt; 0)	</span><span class="cm">/* Bus Error Interrupt (read / write) */</span><span class="cp"></span>

<span class="cp">#define DCSR_EORIRQEN	(1 &lt;&lt; 28)       </span><span class="cm">/* End of Receive Interrupt Enable (R/W) */</span><span class="cp"></span>
<span class="cp">#define DCSR_EORJMPEN	(1 &lt;&lt; 27)       </span><span class="cm">/* Jump to next descriptor on EOR */</span><span class="cp"></span>
<span class="cp">#define DCSR_EORSTOPEN	(1 &lt;&lt; 26)       </span><span class="cm">/* STOP on an EOR */</span><span class="cp"></span>
<span class="cp">#define DCSR_SETCMPST	(1 &lt;&lt; 25)       </span><span class="cm">/* Set Descriptor Compare Status */</span><span class="cp"></span>
<span class="cp">#define DCSR_CLRCMPST	(1 &lt;&lt; 24)       </span><span class="cm">/* Clear Descriptor Compare Status */</span><span class="cp"></span>
<span class="cp">#define DCSR_CMPST	(1 &lt;&lt; 10)       </span><span class="cm">/* The Descriptor Compare Status */</span><span class="cp"></span>
<span class="cp">#define DCSR_EORINTR	(1 &lt;&lt; 9)        </span><span class="cm">/* The end of Receive */</span><span class="cp"></span>

<span class="cp">#define DRCMR_MAPVLD	(1 &lt;&lt; 7)	</span><span class="cm">/* Map Valid (read / write) */</span><span class="cp"></span>
<span class="cp">#define DRCMR_CHLNUM	0x1f		</span><span class="cm">/* mask for Channel Number (read / write) */</span><span class="cp"></span>

<span class="cp">#define DDADR_DESCADDR	0xfffffff0	</span><span class="cm">/* Address of next descriptor (mask) */</span><span class="cp"></span>
<span class="cp">#define DDADR_STOP	(1 &lt;&lt; 0)	</span><span class="cm">/* Stop (read / write) */</span><span class="cp"></span>

<span class="cp">#define DCMD_INCSRCADDR	(1 &lt;&lt; 31)	</span><span class="cm">/* Source Address Increment Setting. */</span><span class="cp"></span>
<span class="cp">#define DCMD_INCTRGADDR	(1 &lt;&lt; 30)	</span><span class="cm">/* Target Address Increment Setting. */</span><span class="cp"></span>
<span class="cp">#define DCMD_FLOWSRC	(1 &lt;&lt; 29)	</span><span class="cm">/* Flow Control by the source. */</span><span class="cp"></span>
<span class="cp">#define DCMD_FLOWTRG	(1 &lt;&lt; 28)	</span><span class="cm">/* Flow Control by the target. */</span><span class="cp"></span>
<span class="cp">#define DCMD_STARTIRQEN	(1 &lt;&lt; 22)	</span><span class="cm">/* Start Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define DCMD_ENDIRQEN	(1 &lt;&lt; 21)	</span><span class="cm">/* End Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define DCMD_ENDIAN	(1 &lt;&lt; 18)	</span><span class="cm">/* Device Endian-ness. */</span><span class="cp"></span>
<span class="cp">#define DCMD_BURST8	(1 &lt;&lt; 16)	</span><span class="cm">/* 8 byte burst */</span><span class="cp"></span>
<span class="cp">#define DCMD_BURST16	(2 &lt;&lt; 16)	</span><span class="cm">/* 16 byte burst */</span><span class="cp"></span>
<span class="cp">#define DCMD_BURST32	(3 &lt;&lt; 16)	</span><span class="cm">/* 32 byte burst */</span><span class="cp"></span>
<span class="cp">#define DCMD_WIDTH1	(1 &lt;&lt; 14)	</span><span class="cm">/* 1 byte width */</span><span class="cp"></span>
<span class="cp">#define DCMD_WIDTH2	(2 &lt;&lt; 14)	</span><span class="cm">/* 2 byte width (HalfWord) */</span><span class="cp"></span>
<span class="cp">#define DCMD_WIDTH4	(3 &lt;&lt; 14)	</span><span class="cm">/* 4 byte width (Word) */</span><span class="cp"></span>
<span class="cp">#define DCMD_LENGTH	0x01fff		</span><span class="cm">/* length mask (max = 8K - 1) */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Descriptor structure for PXA&#39;s DMA engine</span>
<span class="cm"> * Note: this structure must always be aligned to a 16-byte boundary.</span>
<span class="cm"> */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">pxa_dma_desc</span> <span class="p">{</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">ddadr</span><span class="p">;</span>	<span class="cm">/* Points to the next descriptor + flags */</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">dsadr</span><span class="p">;</span>	<span class="cm">/* DSADR value for the current transfer */</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">dtadr</span><span class="p">;</span>	<span class="cm">/* DTADR value for the current transfer */</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">dcmd</span><span class="p">;</span>	<span class="cm">/* DCMD value for the current transfer */</span>
<span class="p">}</span> <span class="n">pxa_dma_desc</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">DMA_PRIO_HIGH</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">DMA_PRIO_MEDIUM</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">DMA_PRIO_LOW</span> <span class="o">=</span> <span class="mi">2</span>
<span class="p">}</span> <span class="n">pxa_dma_prio</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * DMA registration</span>
<span class="cm"> */</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="n">pxa_init_dma</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">num_ch</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">pxa_request_dma</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">,</span>
			 <span class="n">pxa_dma_prio</span> <span class="n">prio</span><span class="p">,</span>
			 <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">irq_handler</span><span class="p">)(</span><span class="kt">int</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="p">),</span>
			 <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">pxa_free_dma</span> <span class="p">(</span><span class="kt">int</span> <span class="n">dma_ch</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __PLAT_DMA_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
