* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Dec 13 2017 23:42:56

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX4K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  130
    LUTs:                 226
    RAMs:                 0
    IOBs:                 19
    GBs:                  3
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 230/3520
        Combinational Logic Cells: 100      out of   3520      2.84091%
        Sequential Logic Cells:    130      out of   3520      3.69318%
        Logic Tiles:               43       out of   440       9.77273%
    Registers: 
        Logic Registers:           130      out of   3520      3.69318%
        IO Registers:              0        out of   880       0
    Block RAMs:                    0        out of   20        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                3        out of   107       2.80374%
        Output Pins:               16       out of   107       14.9533%
        InOut Pins:                0        out of   107       0%
    Global Buffers:                3        out of   8         37.5%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 8        out of   28        28.5714%
    Bank 1: 8        out of   29        27.5862%
    Bank 0: 1        out of   27        3.7037%
    Bank 2: 2        out of   23        8.69565%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name   
    ----------  ---------  -----------  -------  -------  -----------    -----------   
    63          Input      SB_LVCMOS    No       2        Simple Input   switch_clear  
    64          Input      SB_LVCMOS    No       2        Simple Input   switch_up     
    129         Input      SB_LVCMOS    No       0        Simple Input   CLK           

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name   
    ----------  ---------  -----------  -------  -------  -----------    -----------   
    1           Output     SB_LVCMOS    No       3        Simple Output  DIGIT[0]      
    2           Output     SB_LVCMOS    No       3        Simple Output  SEG1[0]       
    9           Output     SB_LVCMOS    No       3        Simple Output  SEG1[1]       
    10          Output     SB_LVCMOS    No       3        Simple Output  SEG1[2]       
    15          Output     SB_LVCMOS    No       3        Simple Output  SEG1[3]       
    16          Output     SB_LVCMOS    No       3        Simple Output  SEG1[4]       
    19          Output     SB_LVCMOS    No       3        Simple Output  SEG1[5]       
    20          Output     SB_LVCMOS    No       3        Simple Output  SEG1[6]       
    85          Output     SB_LVCMOS    No       1        Simple Output  DIGIT[1]      
    88          Output     SB_LVCMOS    No       1        Simple Output  SEG2[0]       
    91          Output     SB_LVCMOS    No       1        Simple Output  SEG2[1]       
    94          Output     SB_LVCMOS    No       1        Simple Output  SEG2[2]       
    97          Output     SB_LVCMOS    No       1        Simple Output  SEG2[3]       
    99          Output     SB_LVCMOS    No       1        Simple Output  SEG2[4]       
    102         Output     SB_LVCMOS    No       1        Simple Output  SEG2[5]       
    105         Output     SB_LVCMOS    No       1        Simple Output  SEG2[6]       

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name  
    -------------  -------  ---------  ------  -----------  
    7              0        IO         130     CLK_c_g      
    4              0                   17      d2.idle_i_g  
    6              3                   17      d1.N_53_g    


Router Summary:
---------------
    Status:  Successful
    Runtime: 10 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     1632 out of 146184      1.1164%
                          Span 4      163 out of  29696      0.548895%
                         Span 12       43 out of   5632      0.763494%
                  Global network        3 out of      8      37.5%
      Vertical Inter-LUT Connect       30 out of   6720      0.446429%

