// $Id: $
// File name:   round10.sv
// Created:     4/11/2015
// Author:      Jinyi Zhang
// Lab Section: 337-05
// Version:     1.0  Initial Design Entry
// Description: round 10


module round10
(
  input wire clk,
  input wire n_rst,
  input wire [7:0] data_in[0:15],
  input wire [31:0] round_key[0:3],
  output reg [7:0] data_out[0:15]
);

reg [7:0] subByte_out[0:15];

reg [7:0] addRoundKey_in[0:15];


sub_byte ROUND_SUB_BYTE
(
  .state_array_in(data_in),
  .state_array_out(subByte_out)
);

// combine sub byte with shift row

add_roundkey ROUND_ADDKEY
(
  .state_array_in(addRoundKey_in),
  .round_key(round_key),
  .state_array_out(data_out)
);


always_ff @ (posedge clk, negedge n_rst)
begin
  if(n_rst == 1'b0)
  begin
    addRoundKey_in <= '{'{ 0, 0, 0, 0, 0, 0, 0, 0}, '{ 0, 0, 0, 0, 0, 0, 0, 0}, '{ 0, 0, 0, 0, 0, 0, 0, 0}, '{ 0, 0, 0, 0, 0, 0, 0, 0}, '{ 0, 0, 0, 0, 0, 0, 0, 0}, '{ 0, 0, 0, 0, 0, 0, 0, 0}, '{ 0, 0, 0, 0, 0, 0, 0, 0}, '{ 0, 0, 0, 0, 0, 0, 0, 0}, '{ 0, 0, 0, 0, 0, 0, 0, 0}, '{ 0, 0, 0, 0, 0, 0, 0, 0}, '{ 0, 0, 0, 0, 0, 0, 0, 0}, '{ 0, 0, 0, 0, 0, 0, 0, 0}, '{ 0, 0, 0, 0, 0, 0, 0, 0}, '{ 0, 0, 0, 0, 0, 0, 0, 0}, '{ 0, 0, 0, 0, 0, 0, 0, 0}, '{ 0, 0, 0, 0, 0, 0, 0, 0}};
  end
  else
  begin
    addRoundKey_in <= subByte_out;
  end
end


endmodule
