[12/07 06:25:20      0s] 
[12/07 06:25:20      0s] Cadence Innovus(TM) Implementation System.
[12/07 06:25:20      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/07 06:25:20      0s] 
[12/07 06:25:20      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[12/07 06:25:20      0s] Options:	-files inn.cmd 
[12/07 06:25:20      0s] Date:		Sun Dec  7 06:25:20 2025
[12/07 06:25:20      0s] Host:		vlsicsl-s1.iitrpr.ac.in (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (128cores*256cpus*AMD EPYC 9754 128-Core Processor 1024KB)
[12/07 06:25:20      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[12/07 06:25:20      0s] 
[12/07 06:25:20      0s] License:
[12/07 06:25:20      0s] 		[06:25:20.275833] Configured Lic search path (21.01-s002): 5280@14.139.1.126

[12/07 06:25:21      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/07 06:25:21      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/07 06:25:32     10s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[12/07 06:25:34     12s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[12/07 06:25:34     12s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[12/07 06:25:34     12s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[12/07 06:25:34     12s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[12/07 06:25:34     12s] @(#)CDS: CPE v21.15-s076
[12/07 06:25:34     12s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[12/07 06:25:34     12s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[12/07 06:25:34     12s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/07 06:25:34     12s] @(#)CDS: RCDB 11.15.0
[12/07 06:25:34     12s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[12/07 06:25:34     12s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[12/07 06:25:34     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1158684_vlsicsl-s1.iitrpr.ac.in_ISDL_UG_92_MLLRoR.

[12/07 06:25:34     12s] Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.
[12/07 06:25:36     14s] 
[12/07 06:25:36     14s] **INFO:  MMMC transition support version v31-84 
[12/07 06:25:36     14s] 
[12/07 06:25:36     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/07 06:25:36     14s] <CMD> suppressMessage ENCEXT-2799
[12/07 06:25:36     14s] <CMD> getVersion
[12/07 06:25:37     14s] [INFO] Loading PVS 22.20 fill procedures
[12/07 06:25:37     14s] Sourcing file "inn.cmd" ...
[12/07 06:25:37     14s] <CMD> set init_lef_file {  /cad/FOUNDRY/digital/180nm/RC_Libs/libraries/lef/STDCELL/all.lef  }
[12/07 06:25:37     14s] <CMD> set init_verilog mapped_decim_filter.v
[12/07 06:25:37     14s] <CMD> set init_top_cell integrator_chain_with_downsampler_comb_nohold_with_fir128
[12/07 06:25:37     14s] <CMD> set init_design_settop 1
[12/07 06:25:37     14s] <CMD> set init_pwr_net VDD
[12/07 06:25:37     14s] <CMD> set init_gnd_net VSS
[12/07 06:25:37     14s] <CMD> set init_mmmc_file mmmc.tcl
[12/07 06:25:37     14s] <CMD> init_design
[12/07 06:25:37     14s] #% Begin Load MMMC data ... (date=12/07 06:25:37, mem=991.3M)
[12/07 06:25:37     14s] #% End Load MMMC data ... (date=12/07 06:25:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=992.1M, current mem=992.1M)
[12/07 06:25:37     14s] 
[12/07 06:25:37     14s] Loading LEF file /cad/FOUNDRY/digital/180nm/RC_Libs/libraries/lef/STDCELL/all.lef ...
[12/07 06:25:37     14s] Set DBUPerIGU to M2 pitch 1320.
[12/07 06:25:37     14s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-200' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-201' for more detail.
[12/07 06:25:37     14s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/07 06:25:37     14s] To increase the message display limit, refer to the product command reference manual.
[12/07 06:25:37     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-200' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-200' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 06:25:37     14s] Type 'man IMPLF-200' for more detail.
[12/07 06:25:37     14s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/07 06:25:37     14s] Loading view definition file from mmmc.tcl
[12/07 06:25:37     14s] Reading libset_slow timing library '/cad/FOUNDRY/digital/180nm/dig/lib/typical.lib' ...
[12/07 06:25:37     14s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /cad/FOUNDRY/digital/180nm/dig/lib/typical.lib)
[12/07 06:25:37     14s] Read 470 cells in library 'typical' 
[12/07 06:25:37     14s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1067.3M, current mem=1015.1M)
[12/07 06:25:37     14s] *** End library_loading (cpu=0.01min, real=0.00min, mem=39.5M, fe_cpu=0.25min, fe_real=0.28min, fe_mem=1037.1M) ***
[12/07 06:25:37     14s] #% Begin Load netlist data ... (date=12/07 06:25:37, mem=1015.1M)
[12/07 06:25:37     14s] *** Begin netlist parsing (mem=1037.1M) ***
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[12/07 06:25:37     14s] Type 'man IMPVL-159' for more detail.
[12/07 06:25:37     14s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/07 06:25:37     14s] To increase the message display limit, refer to the product command reference manual.
[12/07 06:25:37     14s] Created 470 new cells from 1 timing libraries.
[12/07 06:25:37     14s] Reading netlist ...
[12/07 06:25:37     14s] Backslashed names will retain backslash and a trailing blank character.
[12/07 06:25:37     14s] Reading verilog netlist 'mapped_decim_filter.v'
[12/07 06:25:37     15s] 
[12/07 06:25:37     15s] *** Memory Usage v#1 (Current mem = 1039.148M, initial mem = 483.863M) ***
[12/07 06:25:37     15s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1039.1M) ***
[12/07 06:25:37     15s] #% End Load netlist data ... (date=12/07 06:25:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1030.3M, current mem=1030.3M)
[12/07 06:25:37     15s] Set top cell to integrator_chain_with_downsampler_comb_nohold_with_fir128.
[12/07 06:25:37     15s] Hooked 470 DB cells to tlib cells.
[12/07 06:25:37     15s] ** Removed 8 unused lib cells.
[12/07 06:25:38     15s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1033.6M, current mem=1033.6M)
[12/07 06:25:38     15s] Starting recursive module instantiation check.
[12/07 06:25:38     15s] No recursion found.
[12/07 06:25:38     15s] Building hierarchical netlist for Cell integrator_chain_with_downsampler_comb_nohold_with_fir128 ...
[12/07 06:25:38     15s] *** Netlist is unique.
[12/07 06:25:38     15s] Setting Std. cell height to 10080 DBU (smallest netlist inst).
[12/07 06:25:38     15s] ** info: there are 490 modules.
[12/07 06:25:38     15s] ** info: there are 15969 stdCell insts.
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] *** Memory Usage v#1 (Current mem = 1097.062M, initial mem = 483.863M) ***
[12/07 06:25:38     15s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 06:25:38     15s] Type 'man IMPFP-3961' for more detail.
[12/07 06:25:38     15s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 06:25:38     15s] Type 'man IMPFP-3961' for more detail.
[12/07 06:25:38     15s] Horizontal Layer M1 offset = 560 (derived)
[12/07 06:25:38     15s] Vertical Layer M2 offset = 660 (derived)
[12/07 06:25:38     15s] Start create_tracks
[12/07 06:25:38     15s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[12/07 06:25:38     15s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[12/07 06:25:38     15s] Extraction setup Started 
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] Trim Metal Layers:
[12/07 06:25:38     15s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/07 06:25:38     15s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/07 06:25:38     15s] Type 'man IMPEXT-2773' for more detail.
[12/07 06:25:38     15s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/07 06:25:38     15s] Type 'man IMPEXT-2776' for more detail.
[12/07 06:25:38     15s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/07 06:25:38     15s] Type 'man IMPEXT-2776' for more detail.
[12/07 06:25:38     15s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/07 06:25:38     15s] Type 'man IMPEXT-2776' for more detail.
[12/07 06:25:38     15s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/07 06:25:38     15s] Type 'man IMPEXT-2776' for more detail.
[12/07 06:25:38     15s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2.54 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/07 06:25:38     15s] Type 'man IMPEXT-2776' for more detail.
[12/07 06:25:38     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/07 06:25:38     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/07 06:25:38     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/07 06:25:38     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/07 06:25:38     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/07 06:25:38     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.045 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/07 06:25:38     15s] Summary of Active RC-Corners : 
[12/07 06:25:38     15s]  
[12/07 06:25:38     15s]  Analysis View: view_slow
[12/07 06:25:38     15s]     RC-Corner Name        : rc_typ
[12/07 06:25:38     15s]     RC-Corner Index       : 0
[12/07 06:25:38     15s]     RC-Corner Temperature : 25 Celsius
[12/07 06:25:38     15s]     RC-Corner Cap Table   : ''
[12/07 06:25:38     15s]     RC-Corner PreRoute Res Factor         : 1
[12/07 06:25:38     15s]     RC-Corner PreRoute Cap Factor         : 1
[12/07 06:25:38     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/07 06:25:38     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/07 06:25:38     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/07 06:25:38     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/07 06:25:38     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/07 06:25:38     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/07 06:25:38     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/07 06:25:38     15s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] Trim Metal Layers:
[12/07 06:25:38     15s] LayerId::1 widthSet size::1
[12/07 06:25:38     15s] LayerId::2 widthSet size::1
[12/07 06:25:38     15s] LayerId::3 widthSet size::1
[12/07 06:25:38     15s] LayerId::4 widthSet size::1
[12/07 06:25:38     15s] LayerId::5 widthSet size::1
[12/07 06:25:38     15s] LayerId::6 widthSet size::1
[12/07 06:25:38     15s] Updating RC grid for preRoute extraction ...
[12/07 06:25:38     15s] eee: pegSigSF::1.070000
[12/07 06:25:38     15s] Initializing multi-corner resistance tables ...
[12/07 06:25:38     15s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 06:25:38     15s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 06:25:38     15s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 06:25:38     15s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 06:25:38     15s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 06:25:38     15s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 06:25:38     15s] {RT rc_typ 0 6 6 {5 0} 1}
[12/07 06:25:38     15s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.566400 newSi=0.000000 wHLS=1.416000 siPrev=0 viaL=0.000000
[12/07 06:25:38     15s] *Info: initialize multi-corner CTS.
[12/07 06:25:38     15s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1307.9M, current mem=1073.0M)
[12/07 06:25:38     15s] Reading timing constraints file 'mapped_decim_filter.sdc' ...
[12/07 06:25:38     15s] Current (total cpu=0:00:15.4, real=0:00:18.0, peak res=1316.4M, current mem=1316.4M)
[12/07 06:25:38     15s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File mapped_decim_filter.sdc, Line 9).
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File mapped_decim_filter.sdc, Line 10).
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] INFO (CTE): Reading of timing constraints file mapped_decim_filter.sdc completed, with 2 WARNING
[12/07 06:25:38     15s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1335.0M, current mem=1335.0M)
[12/07 06:25:38     15s] Current (total cpu=0:00:15.5, real=0:00:18.0, peak res=1335.0M, current mem=1335.0M)
[12/07 06:25:38     15s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/07 06:25:38     15s] Summary for sequential cells identification: 
[12/07 06:25:38     15s]   Identified SBFF number: 116
[12/07 06:25:38     15s]   Identified MBFF number: 0
[12/07 06:25:38     15s]   Identified SB Latch number: 0
[12/07 06:25:38     15s]   Identified MB Latch number: 0
[12/07 06:25:38     15s]   Not identified SBFF number: 24
[12/07 06:25:38     15s]   Not identified MBFF number: 0
[12/07 06:25:38     15s]   Not identified SB Latch number: 0
[12/07 06:25:38     15s]   Not identified MB Latch number: 0
[12/07 06:25:38     15s]   Number of sequential cells which are not FFs: 38
[12/07 06:25:38     15s] Total number of combinational cells: 266
[12/07 06:25:38     15s] Total number of sequential cells: 178
[12/07 06:25:38     15s] Total number of tristate cells: 18
[12/07 06:25:38     15s] Total number of level shifter cells: 0
[12/07 06:25:38     15s] Total number of power gating cells: 0
[12/07 06:25:38     15s] Total number of isolation cells: 0
[12/07 06:25:38     15s] Total number of power switch cells: 0
[12/07 06:25:38     15s] Total number of pulse generator cells: 0
[12/07 06:25:38     15s] Total number of always on buffers: 0
[12/07 06:25:38     15s] Total number of retention cells: 0
[12/07 06:25:38     15s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[12/07 06:25:38     15s] Total number of usable buffers: 18
[12/07 06:25:38     15s] List of unusable buffers:
[12/07 06:25:38     15s] Total number of unusable buffers: 0
[12/07 06:25:38     15s] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[12/07 06:25:38     15s] Total number of usable inverters: 18
[12/07 06:25:38     15s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[12/07 06:25:38     15s] Total number of unusable inverters: 3
[12/07 06:25:38     15s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[12/07 06:25:38     15s] Total number of identified usable delay cells: 4
[12/07 06:25:38     15s] List of identified unusable delay cells:
[12/07 06:25:38     15s] Total number of identified unusable delay cells: 0
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] TimeStamp Deleting Cell Server Begin ...
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] TimeStamp Deleting Cell Server End ...
[12/07 06:25:38     15s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1356.4M, current mem=1356.4M)
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 06:25:38     15s] Summary for sequential cells identification: 
[12/07 06:25:38     15s]   Identified SBFF number: 116
[12/07 06:25:38     15s]   Identified MBFF number: 0
[12/07 06:25:38     15s]   Identified SB Latch number: 0
[12/07 06:25:38     15s]   Identified MB Latch number: 0
[12/07 06:25:38     15s]   Not identified SBFF number: 24
[12/07 06:25:38     15s]   Not identified MBFF number: 0
[12/07 06:25:38     15s]   Not identified SB Latch number: 0
[12/07 06:25:38     15s]   Not identified MB Latch number: 0
[12/07 06:25:38     15s]   Number of sequential cells which are not FFs: 38
[12/07 06:25:38     15s]  Visiting view : view_slow
[12/07 06:25:38     15s]    : PowerDomain = none : Weighted F : unweighted  = 33.60 (1.000) with rcCorner = 0
[12/07 06:25:38     15s]    : PowerDomain = none : Weighted F : unweighted  = 29.90 (1.000) with rcCorner = -1
[12/07 06:25:38     15s]  Visiting view : view_slow
[12/07 06:25:38     15s]    : PowerDomain = none : Weighted F : unweighted  = 33.60 (1.000) with rcCorner = 0
[12/07 06:25:38     15s]    : PowerDomain = none : Weighted F : unweighted  = 29.90 (1.000) with rcCorner = -1
[12/07 06:25:38     15s] TLC MultiMap info (StdDelay):
[12/07 06:25:38     15s]   : delay_slow + libset_slow + 1 + no RcCorner := 29.9ps
[12/07 06:25:38     15s]   : delay_slow + libset_slow + 1 + rc_typ := 33.6ps
[12/07 06:25:38     15s]  Setting StdDelay to: 33.6ps
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] TimeStamp Deleting Cell Server Begin ...
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] TimeStamp Deleting Cell Server End ...
[12/07 06:25:38     15s] #% Begin Load MMMC data post ... (date=12/07 06:25:38, mem=1357.1M)
[12/07 06:25:38     15s] #% End Load MMMC data post ... (date=12/07 06:25:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1357.1M, current mem=1357.1M)
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] *** Summary of all messages that are not suppressed in this session:
[12/07 06:25:38     15s] Severity  ID               Count  Summary                                  
[12/07 06:25:38     15s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/07 06:25:38     15s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/07 06:25:38     15s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/07 06:25:38     15s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[12/07 06:25:38     15s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/07 06:25:38     15s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[12/07 06:25:38     15s] WARNING   IMPVL-159          924  Pin '%s' of cell '%s' is defined in LEF ...
[12/07 06:25:38     15s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[12/07 06:25:38     15s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[12/07 06:25:38     15s] *** Message Summary: 995 warning(s), 0 error(s)
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] <CMD> floorPlan -r 1.0 0.7 20 20 20 20
[12/07 06:25:38     15s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 06:25:38     15s] Type 'man IMPFP-3961' for more detail.
[12/07 06:25:38     15s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 06:25:38     15s] Type 'man IMPFP-3961' for more detail.
[12/07 06:25:38     15s] Horizontal Layer M1 offset = 560 (derived)
[12/07 06:25:38     15s] Vertical Layer M2 offset = 660 (derived)
[12/07 06:25:38     15s] Start create_tracks
[12/07 06:25:38     15s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[12/07 06:25:38     15s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[12/07 06:25:38     15s] <CMD> addRing -type core_rings -nets {VDD VSS} -layer {top M4 bottom M4 left M3 right M3} -width 3 -spacing 3 -offset 5
[12/07 06:25:38     15s] #% Begin addRing (date=12/07 06:25:38, mem=1359.9M)
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] viaInitial starts at Sun Dec  7 06:25:38 2025
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[12/07 06:25:38     15s] Type 'man IMPPP-557' for more detail.
[12/07 06:25:38     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[12/07 06:25:38     15s] Type 'man IMPPP-557' for more detail.
[12/07 06:25:38     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[12/07 06:25:38     15s] Type 'man IMPPP-557' for more detail.
[12/07 06:25:38     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[12/07 06:25:38     15s] Type 'man IMPPP-557' for more detail.
[12/07 06:25:38     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[12/07 06:25:38     15s] Type 'man IMPPP-557' for more detail.
[12/07 06:25:38     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[12/07 06:25:38     15s] Type 'man IMPPP-557' for more detail.
[12/07 06:25:38     15s] viaInitial ends at Sun Dec  7 06:25:38 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1389.5M)
[12/07 06:25:38     15s] Ring generation is complete.
[12/07 06:25:38     15s] vias are now being generated.
[12/07 06:25:38     15s] addRing created 8 wires.
[12/07 06:25:38     15s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/07 06:25:38     15s] +--------+----------------+----------------+
[12/07 06:25:38     15s] |  Layer |     Created    |     Deleted    |
[12/07 06:25:38     15s] +--------+----------------+----------------+
[12/07 06:25:38     15s] | Metal3 |        4       |       NA       |
[12/07 06:25:38     15s] |  Via34 |        8       |        0       |
[12/07 06:25:38     15s] | Metal4 |        4       |       NA       |
[12/07 06:25:38     15s] +--------+----------------+----------------+
[12/07 06:25:38     15s] #% End addRing (date=12/07 06:25:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1363.5M, current mem=1363.5M)
[12/07 06:25:38     15s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M3 -width 3 -spacing 3 -set_to_set_distance 40
[12/07 06:25:38     15s] #% Begin addStripe (date=12/07 06:25:38, mem=1363.5M)
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] Initialize fgc environment(mem: 1390.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Starting stripe generation ...
[12/07 06:25:38     15s] Non-Default Mode Option Settings :
[12/07 06:25:38     15s]   NONE
[12/07 06:25:38     15s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Stripe generation is complete.
[12/07 06:25:38     15s] vias are now being generated.
[12/07 06:25:38     15s] addStripe created 40 wires.
[12/07 06:25:38     15s] ViaGen created 80 vias, deleted 0 via to avoid violation.
[12/07 06:25:38     15s] +--------+----------------+----------------+
[12/07 06:25:38     15s] |  Layer |     Created    |     Deleted    |
[12/07 06:25:38     15s] +--------+----------------+----------------+
[12/07 06:25:38     15s] | Metal3 |       40       |       NA       |
[12/07 06:25:38     15s] |  Via34 |       80       |        0       |
[12/07 06:25:38     15s] +--------+----------------+----------------+
[12/07 06:25:38     15s] #% End addStripe (date=12/07 06:25:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1364.7M, current mem=1364.7M)
[12/07 06:25:38     15s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M4 -width 3 -spacing 3 -set_to_set_distance 40
[12/07 06:25:38     15s] #% Begin addStripe (date=12/07 06:25:38, mem=1364.7M)
[12/07 06:25:38     15s] 
[12/07 06:25:38     15s] Initialize fgc environment(mem: 1390.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Starting stripe generation ...
[12/07 06:25:38     15s] Non-Default Mode Option Settings :
[12/07 06:25:38     15s]   NONE
[12/07 06:25:38     15s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1390.5M)
[12/07 06:25:38     15s] Stripe generation is complete.
[12/07 06:25:38     15s] vias are now being generated.
[12/07 06:25:38     15s] addStripe created 39 wires.
[12/07 06:25:38     15s] ViaGen created 858 vias, deleted 0 via to avoid violation.
[12/07 06:25:38     15s] +--------+----------------+----------------+
[12/07 06:25:38     15s] |  Layer |     Created    |     Deleted    |
[12/07 06:25:38     15s] +--------+----------------+----------------+
[12/07 06:25:38     15s] |  Via34 |       858      |        0       |
[12/07 06:25:38     15s] | Metal4 |       39       |       NA       |
[12/07 06:25:38     15s] +--------+----------------+----------------+
[12/07 06:25:38     15s] #% End addStripe (date=12/07 06:25:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1364.9M, current mem=1364.9M)
[12/07 06:25:38     15s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[12/07 06:25:38     15s] <CMD> report_message -start_cmd
[12/07 06:25:38     15s] <CMD> getRouteMode -maxRouteLayer -quiet
[12/07 06:25:38     15s] <CMD> getRouteMode -user -maxRouteLayer
[12/07 06:25:38     15s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -user -maxRouteLayer
[12/07 06:25:38     15s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/07 06:25:38     15s] <CMD> getPlaceMode -timingDriven -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -adaptive -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/07 06:25:38     15s] <CMD> getPlaceMode -ignoreScan -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -user -ignoreScan
[12/07 06:25:38     15s] <CMD> getPlaceMode -repairPlace -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -user -repairPlace
[12/07 06:25:38     15s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/07 06:25:38     15s] <CMD> getDesignMode -quiet -siPrevention
[12/07 06:25:38     15s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[12/07 06:25:38     15s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:15.7/0:00:16.2 (1.0), mem = 1390.5M
[12/07 06:25:38     15s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 06:25:38     15s] <CMD> um::push_snapshot_stack
[12/07 06:25:38     15s] <CMD> getDesignMode -quiet -flowEffort
[12/07 06:25:38     15s] <CMD> getDesignMode -highSpeedCore -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -quiet -adaptive
[12/07 06:25:38     15s] <CMD> set spgFlowInInitialPlace 1
[12/07 06:25:38     15s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -softGuide -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/07 06:25:38     15s] <CMD> getPlaceMode -sdpPlace -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -sdpPlace -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/07 06:25:38     15s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/07 06:25:38     15s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/07 06:25:38     15s] [check_scan_connected]: number of scan connected with missing definition = 2, number of scan = 2, number of sequential = 4421, percentage of missing scan cell = 0.05% (2 / 4421)
[12/07 06:25:38     15s] <CMD> getPlaceMode -place_check_library -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -trimView -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/07 06:25:38     15s] <CMD> getPlaceMode -congEffort -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/07 06:25:38     15s] <CMD> getPlaceMode -ignoreScan -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -user -ignoreScan
[12/07 06:25:38     15s] <CMD> getPlaceMode -repairPlace -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -user -repairPlace
[12/07 06:25:38     15s] <CMD> getPlaceMode -congEffort -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -fp -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -timingDriven -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -user -timingDriven
[12/07 06:25:38     15s] <CMD> getPlaceMode -fastFp -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -clusterMode -quiet
[12/07 06:25:38     15s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/07 06:25:38     15s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/07 06:25:38     15s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -forceTiming -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -fp -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -fastfp -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -timingDriven -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -fp -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -fastfp -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -powerDriven -quiet
[12/07 06:25:38     15s] <CMD> getExtractRCMode -quiet -engine
[12/07 06:25:38     15s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/07 06:25:38     15s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/07 06:25:38     15s] <CMD> getAnalysisMode -quiet -cppr
[12/07 06:25:38     15s] <CMD> setExtractRCMode -engine preRoute
[12/07 06:25:38     15s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/07 06:25:38     15s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 06:25:38     15s] <CMD_INTERNAL> isAnalysisModeSetup
[12/07 06:25:38     15s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/07 06:25:38     15s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/07 06:25:38     15s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[12/07 06:25:38     15s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[12/07 06:25:38     15s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -quiet -clusterMode
[12/07 06:25:38     15s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/07 06:25:38     15s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[12/07 06:25:38     15s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/07 06:25:38     15s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[12/07 06:25:38     15s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -user -resetCombineRFLevel
[12/07 06:25:38     15s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[12/07 06:25:38     15s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[12/07 06:25:38     15s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[12/07 06:25:38     15s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/07 06:25:38     15s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/07 06:25:38     15s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/07 06:25:38     15s] <CMD> setPlaceMode -reset -ignoreScan
[12/07 06:25:38     15s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/07 06:25:38     15s] <CMD_INTERNAL> colorizeGeometry
[12/07 06:25:38     15s] #Start colorize_geometry on Sun Dec  7 06:25:38 2025
[12/07 06:25:38     15s] #
[12/07 06:25:38     15s] ### Time Record (colorize_geometry) is installed.
[12/07 06:25:38     15s] ### Time Record (Pre Callback) is installed.
[12/07 06:25:38     15s] ### Time Record (Pre Callback) is uninstalled.
[12/07 06:25:38     15s] ### Time Record (DB Import) is installed.
[12/07 06:25:38     15s] #create default rule from bind_ndr_rule rule=0x7f9741de8060 0x7f9728a9a558
[12/07 06:25:39     16s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=27069257 placement=984943660 pin_access=1 inst_pattern=1
[12/07 06:25:39     16s] ### Time Record (DB Import) is uninstalled.
[12/07 06:25:39     16s] ### Time Record (DB Export) is installed.
[12/07 06:25:39     16s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=27069257 placement=984943660 pin_access=1 inst_pattern=1
[12/07 06:25:39     16s] ### Time Record (DB Export) is uninstalled.
[12/07 06:25:39     16s] ### Time Record (Post Callback) is installed.
[12/07 06:25:39     16s] ### Time Record (Post Callback) is uninstalled.
[12/07 06:25:39     16s] #
[12/07 06:25:39     16s] #colorize_geometry statistics:
[12/07 06:25:39     16s] #Cpu time = 00:00:00
[12/07 06:25:39     16s] #Elapsed time = 00:00:00
[12/07 06:25:39     16s] #Increased memory = 38.74 (MB)
[12/07 06:25:39     16s] #Total memory = 1406.93 (MB)
[12/07 06:25:39     16s] #Peak memory = 1409.85 (MB)
[12/07 06:25:39     16s] #Number of warnings = 0
[12/07 06:25:39     16s] #Total number of warnings = 0
[12/07 06:25:39     16s] #Number of fails = 0
[12/07 06:25:39     16s] #Total number of fails = 0
[12/07 06:25:39     16s] #Complete colorize_geometry on Sun Dec  7 06:25:39 2025
[12/07 06:25:39     16s] #
[12/07 06:25:39     16s] ### Time Record (colorize_geometry) is uninstalled.
[12/07 06:25:39     16s] ### 
[12/07 06:25:39     16s] ###   Scalability Statistics
[12/07 06:25:39     16s] ### 
[12/07 06:25:39     16s] ### ------------------------+----------------+----------------+----------------+
[12/07 06:25:39     16s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/07 06:25:39     16s] ### ------------------------+----------------+----------------+----------------+
[12/07 06:25:39     16s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/07 06:25:39     16s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/07 06:25:39     16s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/07 06:25:39     16s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/07 06:25:39     16s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/07 06:25:39     16s] ### ------------------------+----------------+----------------+----------------+
[12/07 06:25:39     16s] ### 
[12/07 06:25:39     16s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/07 06:25:39     16s] *** Starting placeDesign default flow ***
[12/07 06:25:39     16s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/07 06:25:39     16s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[12/07 06:25:39     16s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/07 06:25:39     16s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/07 06:25:39     16s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/07 06:25:39     16s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/07 06:25:39     16s] <CMD> deleteBufferTree -decloneInv
[12/07 06:25:39     16s] ### Creating LA Mngr. totSessionCpu=0:00:16.2 mem=1429.5M
[12/07 06:25:39     16s] ### Creating LA Mngr, finished. totSessionCpu=0:00:16.2 mem=1429.5M
[12/07 06:25:39     16s] *** Start deleteBufferTree ***
[12/07 06:25:39     16s] Info: Detect buffers to remove automatically.
[12/07 06:25:39     16s] Analyzing netlist ...
[12/07 06:25:39     16s] Updating netlist
[12/07 06:25:39     16s] 
[12/07 06:25:39     16s] *summary: 39 instances (buffers/inverters) removed
[12/07 06:25:39     16s] *** Finish deleteBufferTree (0:00:00.6) ***
[12/07 06:25:39     16s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/07 06:25:39     16s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[12/07 06:25:39     16s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/07 06:25:39     16s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[12/07 06:25:39     16s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/07 06:25:39     16s] **INFO: Enable pre-place timing setting for timing analysis
[12/07 06:25:39     16s] Set Using Default Delay Limit as 101.
[12/07 06:25:39     16s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/07 06:25:39     16s] <CMD> set delaycal_use_default_delay_limit 101
[12/07 06:25:39     16s] Set Default Net Delay as 0 ps.
[12/07 06:25:39     16s] <CMD> set delaycal_default_net_delay 0
[12/07 06:25:39     16s] Set Default Net Load as 0 pF. 
[12/07 06:25:39     16s] <CMD> set delaycal_default_net_load 0
[12/07 06:25:39     16s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/07 06:25:39     16s] Set Default Input Pin Transition as 1 ps.
[12/07 06:25:39     16s] <CMD> set delaycal_input_transition_delay 1ps
[12/07 06:25:39     16s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/07 06:25:39     16s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/07 06:25:39     16s] <CMD> getAnalysisMode -checkType -quiet
[12/07 06:25:39     16s] <CMD> buildTimingGraph
[12/07 06:25:39     16s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/07 06:25:39     16s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/07 06:25:39     16s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/07 06:25:39     16s] **INFO: Analyzing IO path groups for slack adjustment
[12/07 06:25:39     16s] <CMD> get_global timing_enable_path_group_priority
[12/07 06:25:39     16s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/07 06:25:39     16s] <CMD> set_global timing_enable_path_group_priority false
[12/07 06:25:39     16s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/07 06:25:39     16s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/07 06:25:39     16s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/07 06:25:39     16s] <CMD> group_path -name in2reg_tmp.1158684 -from {0x7 0xa} -to 0xb -ignore_source_of_trigger_arc
[12/07 06:25:39     16s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/07 06:25:39     16s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/07 06:25:39     16s] <CMD> group_path -name in2out_tmp.1158684 -from {0xe 0x11} -to 0x12 -ignore_source_of_trigger_arc
[12/07 06:25:39     16s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/07 06:25:39     16s] <CMD> group_path -name reg2reg_tmp.1158684 -from 0x14 -to 0x15
[12/07 06:25:39     16s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/07 06:25:39     16s] <CMD> group_path -name reg2out_tmp.1158684 -from 0x18 -to 0x19
[12/07 06:25:40     17s] <CMD> setPathGroupOptions reg2reg_tmp.1158684 -effortLevel high
[12/07 06:25:40     17s] Effort level <high> specified for reg2reg_tmp.1158684 path_group
[12/07 06:25:40     17s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 06:25:40     17s] AAE DB initialization (MEM=1516 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/07 06:25:40     17s] #################################################################################
[12/07 06:25:40     17s] # Design Stage: PreRoute
[12/07 06:25:40     17s] # Design Name: integrator_chain_with_downsampler_comb_nohold_with_fir128
[12/07 06:25:40     17s] # Design Mode: 90nm
[12/07 06:25:40     17s] # Analysis Mode: MMMC Non-OCV 
[12/07 06:25:40     17s] # Parasitics Mode: No SPEF/RCDB 
[12/07 06:25:40     17s] # Signoff Settings: SI Off 
[12/07 06:25:40     17s] #################################################################################
[12/07 06:25:40     17s] Calculate delays in Single mode...
[12/07 06:25:40     17s] <CMD> get_capacitance_unit
[12/07 06:25:40     17s] Topological Sorting (REAL = 0:00:00.0, MEM = 1519.0M, InitMEM = 1518.0M)
[12/07 06:25:40     17s] Start delay calculation (fullDC) (1 T). (MEM=1519.01)
[12/07 06:25:40     17s] <CMD_INTERNAL> isAnalysisModeSetup
[12/07 06:25:40     17s] <CMD> getAnalysisMode -analysisType -quiet
[12/07 06:25:40     17s] siFlow : Timing analysis mode is single, using late cdB files
[12/07 06:25:40     17s] <CMD_INTERNAL> isAnalysisModeSetup
[12/07 06:25:40     17s] <CMD> all_setup_analysis_views
[12/07 06:25:40     17s] <CMD> all_hold_analysis_views
[12/07 06:25:40     17s] <CMD> get_analysis_view $view -delay_corner
[12/07 06:25:40     17s] <CMD> get_delay_corner $dcCorner -power_domain_list
[12/07 06:25:40     17s] <CMD> get_delay_corner $dcCorner -library_set
[12/07 06:25:40     17s] <CMD> get_library_set $libSetName -si
[12/07 06:25:40     17s] <CMD> get_delay_corner $dcCorner -late_library_set
[12/07 06:25:40     17s] <CMD> get_delay_corner $dcCorner -early_library_set
[12/07 06:25:40     17s] Start AAE Lib Loading. (MEM=1530.52)
[12/07 06:25:40     17s] End AAE Lib Loading. (MEM=1568.68 CPU=0:00:00.0 Real=0:00:00.0)
[12/07 06:25:40     17s] End AAE Lib Interpolated Model. (MEM=1568.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 06:25:41     18s] Total number of fetched objects 16314
[12/07 06:25:41     18s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 06:25:41     18s] End delay calculation. (MEM=1662.62 CPU=0:00:01.1 REAL=0:00:01.0)
[12/07 06:25:41     18s] End delay calculation (fullDC). (MEM=1662.62 CPU=0:00:01.3 REAL=0:00:01.0)
[12/07 06:25:41     18s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1662.6M) ***
[12/07 06:25:42     19s] <CMD> reset_path_group -name reg2out_tmp.1158684
[12/07 06:25:42     19s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/07 06:25:42     19s] <CMD> reset_path_group -name in2reg_tmp.1158684
[12/07 06:25:42     19s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/07 06:25:42     19s] <CMD> reset_path_group -name in2out_tmp.1158684
[12/07 06:25:42     19s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/07 06:25:42     19s] <CMD> reset_path_group -name reg2reg_tmp.1158684
[12/07 06:25:42     19s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/07 06:25:42     19s] **INFO: Disable pre-place timing setting for timing analysis
[12/07 06:25:42     19s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/07 06:25:42     19s] Set Using Default Delay Limit as 1000.
[12/07 06:25:42     19s] <CMD> set delaycal_use_default_delay_limit 1000
[12/07 06:25:42     19s] Set Default Net Delay as 1000 ps.
[12/07 06:25:42     19s] <CMD> set delaycal_default_net_delay 1000ps
[12/07 06:25:42     19s] Set Default Input Pin Transition as 0.1 ps.
[12/07 06:25:42     19s] <CMD> set delaycal_input_transition_delay 0ps
[12/07 06:25:42     19s] Set Default Net Load as 0.5 pF. 
[12/07 06:25:42     19s] <CMD> set delaycal_default_net_load 0.5pf
[12/07 06:25:42     19s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/07 06:25:42     19s] <CMD> all_setup_analysis_views
[12/07 06:25:42     19s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/07 06:25:42     19s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 06:25:42     19s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/07 06:25:42     19s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/07 06:25:42     19s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[12/07 06:25:42     19s] <CMD> getPlaceMode -quiet -expSkipGP
[12/07 06:25:42     19s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1645.1M, EPOCH TIME: 1765068942.189763
[12/07 06:25:42     19s] Deleted 0 physical inst  (cell - / prefix -).
[12/07 06:25:42     19s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1645.1M, EPOCH TIME: 1765068942.190015
[12/07 06:25:42     19s] INFO: #ExclusiveGroups=0
[12/07 06:25:42     19s] INFO: There are no Exclusive Groups.
[12/07 06:25:42     19s] Extracting standard cell pins and blockage ...... 
[12/07 06:25:42     19s] Pin and blockage extraction finished
[12/07 06:25:42     19s] Extracting macro/IO cell pins and blockage ...... 
[12/07 06:25:42     19s] Pin and blockage extraction finished
[12/07 06:25:42     19s] *** Starting "NanoPlace(TM) placement v#6 (mem=1645.1M)" ...
[12/07 06:25:42     19s] <CMD> setDelayCalMode -engine feDc
[12/07 06:25:42     19s] Wait...
[12/07 06:25:42     19s] *** Build Buffered Sizing Timing Model
[12/07 06:25:42     19s] (cpu=0:00:00.7 mem=1653.1M) ***
[12/07 06:25:42     20s] *** Build Virtual Sizing Timing Model
[12/07 06:25:42     20s] (cpu=0:00:00.8 mem=1653.1M) ***
[12/07 06:25:42     20s] No user-set net weight.
[12/07 06:25:42     20s] Net fanout histogram:
[12/07 06:25:42     20s] 2		: 11297 (69.7%) nets
[12/07 06:25:42     20s] 3		: 3975 (24.5%) nets
[12/07 06:25:42     20s] 4     -	14	: 564 (3.5%) nets
[12/07 06:25:42     20s] 15    -	39	: 271 (1.7%) nets
[12/07 06:25:42     20s] 40    -	79	: 49 (0.3%) nets
[12/07 06:25:42     20s] 80    -	159	: 34 (0.2%) nets
[12/07 06:25:42     20s] 160   -	319	: 4 (0.0%) nets
[12/07 06:25:42     20s] 320   -	639	: 1 (0.0%) nets
[12/07 06:25:42     20s] 640   -	1279	: 4 (0.0%) nets
[12/07 06:25:42     20s] 1280  -	2559	: 0 (0.0%) nets
[12/07 06:25:42     20s] 2560  -	5119	: 1 (0.0%) nets
[12/07 06:25:42     20s] 5120+		: 0 (0.0%) nets
[12/07 06:25:42     20s] no activity file in design. spp won't run.
[12/07 06:25:42     20s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/07 06:25:42     20s] Scan chains were not defined.
[12/07 06:25:42     20s] Processing tracks to init pin-track alignment.
[12/07 06:25:42     20s] z: 2, totalTracks: 1
[12/07 06:25:42     20s] z: 4, totalTracks: 1
[12/07 06:25:42     20s] z: 6, totalTracks: 1
[12/07 06:25:43     20s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 06:25:43     20s] All LLGs are deleted
[12/07 06:25:43     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:25:43     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:25:43     20s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1653.1M, EPOCH TIME: 1765068943.044379
[12/07 06:25:43     20s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1653.1M, EPOCH TIME: 1765068943.044551
[12/07 06:25:43     20s] # Building integrator_chain_with_downsampler_comb_nohold_with_fir128 llgBox search-tree.
[12/07 06:25:43     20s] #std cell=15934 (0 fixed + 15934 movable) #buf cell=0 #inv cell=2872 #block=0 (0 floating + 0 preplaced)
[12/07 06:25:43     20s] #ioInst=0 #net=16200 #term=60654 #term/net=3.74, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=206
[12/07 06:25:43     20s] stdCell: 15934 single + 0 double + 0 multi
[12/07 06:25:43     20s] Total standard cell length = 82.2789 (mm), area = 0.4147 (mm^2)
[12/07 06:25:43     20s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1653.1M, EPOCH TIME: 1765068943.047953
[12/07 06:25:43     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:25:43     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:25:43     20s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1653.1M, EPOCH TIME: 1765068943.048094
[12/07 06:25:43     20s] Max number of tech site patterns supported in site array is 256.
[12/07 06:25:43     20s] Core basic site is tsm3site
[12/07 06:25:43     20s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1653.1M, EPOCH TIME: 1765068943.054568
[12/07 06:25:43     20s] After signature check, allow fast init is false, keep pre-filter is false.
[12/07 06:25:43     20s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 06:25:43     20s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1653.1M, EPOCH TIME: 1765068943.054840
[12/07 06:25:43     20s] Use non-trimmed site array because memory saving is not enough.
[12/07 06:25:43     20s] SiteArray: non-trimmed site array dimensions = 152 x 1173
[12/07 06:25:43     20s] SiteArray: use 974,848 bytes
[12/07 06:25:43     20s] SiteArray: current memory after site array memory allocation 1654.0M
[12/07 06:25:43     20s] SiteArray: FP blocked sites are writable
[12/07 06:25:43     20s] Estimated cell power/ground rail width = 0.630 um
[12/07 06:25:43     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 06:25:43     20s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1654.0M, EPOCH TIME: 1765068943.057120
[12/07 06:25:43     20s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1654.0M, EPOCH TIME: 1765068943.057899
[12/07 06:25:43     20s] SiteArray: number of non floorplan blocked sites for llg default is 178296
[12/07 06:25:43     20s] Atter site array init, number of instance map data is 0.
[12/07 06:25:43     20s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:1654.0M, EPOCH TIME: 1765068943.059148
[12/07 06:25:43     20s] 
[12/07 06:25:43     20s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[12/07 06:25:43     20s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:1654.0M, EPOCH TIME: 1765068943.060772
[12/07 06:25:43     20s] 
[12/07 06:25:43     20s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[12/07 06:25:43     20s] Average module density = 0.699.
[12/07 06:25:43     20s] Density for the design = 0.699.
[12/07 06:25:43     20s]        = stdcell_area 124665 sites (414686 um^2) / alloc_area 178296 sites (593084 um^2).
[12/07 06:25:43     20s] Pin Density = 0.3402.
[12/07 06:25:43     20s]             = total # of pins 60654 / total area 178296.
[12/07 06:25:43     20s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1654.0M, EPOCH TIME: 1765068943.063685
[12/07 06:25:43     20s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.002, REAL:0.002, MEM:1654.0M, EPOCH TIME: 1765068943.065401
[12/07 06:25:43     20s] OPERPROF: Starting pre-place ADS at level 1, MEM:1654.0M, EPOCH TIME: 1765068943.065850
[12/07 06:25:43     20s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1654.0M, EPOCH TIME: 1765068943.069930
[12/07 06:25:43     20s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1654.0M, EPOCH TIME: 1765068943.069958
[12/07 06:25:43     20s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1654.0M, EPOCH TIME: 1765068943.070002
[12/07 06:25:43     20s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1654.0M, EPOCH TIME: 1765068943.070025
[12/07 06:25:43     20s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1654.0M, EPOCH TIME: 1765068943.070042
[12/07 06:25:43     20s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1654.0M, EPOCH TIME: 1765068943.070409
[12/07 06:25:43     20s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1654.0M, EPOCH TIME: 1765068943.070432
[12/07 06:25:43     20s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1654.0M, EPOCH TIME: 1765068943.070561
[12/07 06:25:43     20s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:1654.0M, EPOCH TIME: 1765068943.070586
[12/07 06:25:43     20s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:1654.0M, EPOCH TIME: 1765068943.070667
[12/07 06:25:43     20s] ADSU 0.699 -> 0.699. site 178296.000 -> 178296.000. GS 40.320
[12/07 06:25:43     20s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.013, REAL:0.013, MEM:1654.0M, EPOCH TIME: 1765068943.078505
[12/07 06:25:43     20s] OPERPROF: Starting spMPad at level 1, MEM:1637.0M, EPOCH TIME: 1765068943.078878
[12/07 06:25:43     20s] OPERPROF:   Starting spContextMPad at level 2, MEM:1637.0M, EPOCH TIME: 1765068943.079335
[12/07 06:25:43     20s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1637.0M, EPOCH TIME: 1765068943.079357
[12/07 06:25:43     20s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1637.0M, EPOCH TIME: 1765068943.079375
[12/07 06:25:43     20s] Initial padding reaches pin density 0.700 for top
[12/07 06:25:43     20s] InitPadU 0.699 -> 0.825 for top
[12/07 06:25:43     20s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1637.0M, EPOCH TIME: 1765068943.096988
[12/07 06:25:43     20s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.002, REAL:0.002, MEM:1637.0M, EPOCH TIME: 1765068943.098546
[12/07 06:25:43     20s] === lastAutoLevel = 8 
[12/07 06:25:43     20s] OPERPROF: Starting spInitNetWt at level 1, MEM:1637.0M, EPOCH TIME: 1765068943.101519
[12/07 06:25:43     20s] no activity file in design. spp won't run.
[12/07 06:25:43     20s] [spp] 0
[12/07 06:25:43     20s] [adp] 0:1:1:3
[12/07 06:25:44     21s] OPERPROF: Finished spInitNetWt at level 1, CPU:1.060, REAL:1.062, MEM:1666.3M, EPOCH TIME: 1765068944.163466
[12/07 06:25:44     21s] Clock gating cells determined by native netlist tracing.
[12/07 06:25:44     21s] no activity file in design. spp won't run.
[12/07 06:25:44     21s] no activity file in design. spp won't run.
[12/07 06:25:44     21s] <CMD> createBasicPathGroups -quiet
[12/07 06:25:44     21s] Effort level <high> specified for reg2reg path_group
[12/07 06:25:44     21s] OPERPROF: Starting npMain at level 1, MEM:1669.3M, EPOCH TIME: 1765068944.660566
[12/07 06:25:45     21s] OPERPROF:   Starting npPlace at level 2, MEM:1692.4M, EPOCH TIME: 1765068945.690067
[12/07 06:25:45     21s] Iteration  1: Total net bbox = 1.413e-07 (5.38e-09 1.36e-07)
[12/07 06:25:45     21s]               Est.  stn bbox = 1.444e-07 (5.62e-09 1.39e-07)
[12/07 06:25:45     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1727.4M
[12/07 06:25:45     21s] Iteration  2: Total net bbox = 1.413e-07 (5.38e-09 1.36e-07)
[12/07 06:25:45     21s]               Est.  stn bbox = 1.444e-07 (5.62e-09 1.39e-07)
[12/07 06:25:45     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1727.4M
[12/07 06:25:45     21s] exp_mt_sequential is set from setPlaceMode option to 1
[12/07 06:25:45     21s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/07 06:25:45     21s] place_exp_mt_interval set to default 32
[12/07 06:25:45     21s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/07 06:25:47     23s] Iteration  3: Total net bbox = 2.017e+03 (7.77e+02 1.24e+03)
[12/07 06:25:47     23s]               Est.  stn bbox = 2.904e+03 (1.10e+03 1.80e+03)
[12/07 06:25:47     23s]               cpu = 0:00:01.4 real = 0:00:02.0 mem = 1759.2M
[12/07 06:25:47     23s] Total number of setup views is 1.
[12/07 06:25:47     23s] Total number of active setup views is 1.
[12/07 06:25:47     23s] Active setup views:
[12/07 06:25:47     23s]     view_slow
[12/07 06:25:51     27s] Iteration  4: Total net bbox = 4.392e+05 (2.31e+05 2.08e+05)
[12/07 06:25:51     28s]               Est.  stn bbox = 6.290e+05 (3.27e+05 3.02e+05)
[12/07 06:25:51     28s]               cpu = 0:00:04.7 real = 0:00:04.0 mem = 1759.2M
[12/07 06:25:57     33s] Iteration  5: Total net bbox = 4.336e+05 (2.16e+05 2.17e+05)
[12/07 06:25:57     33s]               Est.  stn bbox = 6.826e+05 (3.33e+05 3.49e+05)
[12/07 06:25:57     33s]               cpu = 0:00:05.1 real = 0:00:06.0 mem = 1759.2M
[12/07 06:25:57     33s] OPERPROF:   Finished npPlace at level 2, CPU:11.283, REAL:11.334, MEM:1759.2M, EPOCH TIME: 1765068957.024041
[12/07 06:25:57     33s] OPERPROF: Finished npMain at level 1, CPU:11.322, REAL:12.373, MEM:1759.2M, EPOCH TIME: 1765068957.033918
[12/07 06:25:57     33s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1759.2M, EPOCH TIME: 1765068957.038373
[12/07 06:25:57     33s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 06:25:57     33s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:1759.2M, EPOCH TIME: 1765068957.040614
[12/07 06:25:57     33s] OPERPROF: Starting npMain at level 1, MEM:1759.2M, EPOCH TIME: 1765068957.041553
[12/07 06:25:57     33s] OPERPROF:   Starting npPlace at level 2, MEM:1759.2M, EPOCH TIME: 1765068957.113954
[12/07 06:26:03     39s] Iteration  6: Total net bbox = 4.394e+05 (2.15e+05 2.24e+05)
[12/07 06:26:03     39s]               Est.  stn bbox = 7.126e+05 (3.40e+05 3.73e+05)
[12/07 06:26:03     39s]               cpu = 0:00:06.6 real = 0:00:06.0 mem = 1769.5M
[12/07 06:26:03     39s] OPERPROF:   Finished npPlace at level 2, CPU:6.660, REAL:6.696, MEM:1769.5M, EPOCH TIME: 1765068963.810214
[12/07 06:26:03     39s] OPERPROF: Finished npMain at level 1, CPU:6.743, REAL:6.780, MEM:1769.5M, EPOCH TIME: 1765068963.821161
[12/07 06:26:03     39s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1769.5M, EPOCH TIME: 1765068963.822109
[12/07 06:26:03     39s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 06:26:03     39s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1769.5M, EPOCH TIME: 1765068963.822951
[12/07 06:26:03     39s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1769.5M, EPOCH TIME: 1765068963.823138
[12/07 06:26:03     39s] Starting Early Global Route rough congestion estimation: mem = 1769.5M
[12/07 06:26:03     39s] <CMD> psp::embedded_egr_init_
[12/07 06:26:03     39s] (I)      ==================== Layers =====================
[12/07 06:26:03     39s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 06:26:03     39s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 06:26:03     39s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 06:26:03     39s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 06:26:03     39s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[12/07 06:26:03     39s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 06:26:03     39s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[12/07 06:26:03     39s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 06:26:03     39s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[12/07 06:26:03     39s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 06:26:03     39s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[12/07 06:26:03     39s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 06:26:03     39s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[12/07 06:26:03     39s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 06:26:03     39s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 06:26:03     39s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 06:26:03     39s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 06:26:03     39s] (I)      Started Import and model ( Curr Mem: 1769.55 MB )
[12/07 06:26:03     39s] (I)      Default pattern map key = integrator_chain_with_downsampler_comb_nohold_with_fir128_default.
[12/07 06:26:03     39s] (I)      == Non-default Options ==
[12/07 06:26:03     39s] (I)      Print mode                                         : 2
[12/07 06:26:03     39s] (I)      Stop if highly congested                           : false
[12/07 06:26:03     39s] (I)      Maximum routing layer                              : 6
[12/07 06:26:03     39s] (I)      Assign partition pins                              : false
[12/07 06:26:03     39s] (I)      Support large GCell                                : true
[12/07 06:26:03     39s] (I)      Number of threads                                  : 1
[12/07 06:26:03     39s] (I)      Number of rows per GCell                           : 10
[12/07 06:26:03     39s] (I)      Max num rows per GCell                             : 32
[12/07 06:26:03     39s] (I)      Method to set GCell size                           : row
[12/07 06:26:03     39s] (I)      Counted 1033 PG shapes. We will not process PG shapes layer by layer.
[12/07 06:26:03     39s] (I)      Use row-based GCell size
[12/07 06:26:03     39s] (I)      Use row-based GCell align
[12/07 06:26:03     39s] (I)      layer 0 area = 0
[12/07 06:26:03     39s] (I)      layer 1 area = 0
[12/07 06:26:03     39s] (I)      layer 2 area = 0
[12/07 06:26:03     39s] (I)      layer 3 area = 0
[12/07 06:26:03     39s] (I)      layer 4 area = 0
[12/07 06:26:03     39s] (I)      layer 5 area = 0
[12/07 06:26:03     39s] (I)      GCell unit size   : 10080
[12/07 06:26:03     39s] (I)      GCell multiplier  : 10
[12/07 06:26:03     39s] (I)      GCell row height  : 10080
[12/07 06:26:03     39s] (I)      Actual row height : 10080
[12/07 06:26:03     39s] (I)      GCell align ref   : 40920 40320
[12/07 06:26:03     39s] [NR-eGR] Track table information for default rule: 
[12/07 06:26:03     39s] [NR-eGR] Metal1 has single uniform track structure
[12/07 06:26:03     39s] [NR-eGR] Metal2 has single uniform track structure
[12/07 06:26:03     39s] [NR-eGR] Metal3 has single uniform track structure
[12/07 06:26:03     39s] [NR-eGR] Metal4 has single uniform track structure
[12/07 06:26:03     39s] [NR-eGR] Metal5 has single uniform track structure
[12/07 06:26:03     39s] [NR-eGR] Metal6 has single uniform track structure
[12/07 06:26:03     39s] (I)      ============== Default via ===============
[12/07 06:26:03     39s] (I)      +---+------------------+-----------------+
[12/07 06:26:03     39s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/07 06:26:03     39s] (I)      +---+------------------+-----------------+
[12/07 06:26:03     39s] (I)      | 1 |    1  via1       |    1  via1      |
[12/07 06:26:03     39s] (I)      | 2 |    2  via2       |    2  via2      |
[12/07 06:26:03     39s] (I)      | 3 |    3  via3       |    3  via3      |
[12/07 06:26:03     39s] (I)      | 4 |    4  via4       |    4  via4      |
[12/07 06:26:03     39s] (I)      | 5 |    5  via5       |    5  via5      |
[12/07 06:26:03     39s] (I)      +---+------------------+-----------------+
[12/07 06:26:03     39s] [NR-eGR] Read 1979 PG shapes
[12/07 06:26:03     39s] [NR-eGR] Read 0 clock shapes
[12/07 06:26:03     39s] [NR-eGR] Read 0 other shapes
[12/07 06:26:03     39s] [NR-eGR] #Routing Blockages  : 0
[12/07 06:26:03     39s] [NR-eGR] #Instance Blockages : 0
[12/07 06:26:03     39s] [NR-eGR] #PG Blockages       : 1979
[12/07 06:26:03     39s] [NR-eGR] #Halo Blockages     : 0
[12/07 06:26:03     39s] [NR-eGR] #Boundary Blockages : 0
[12/07 06:26:03     39s] [NR-eGR] #Clock Blockages    : 0
[12/07 06:26:03     39s] [NR-eGR] #Other Blockages    : 0
[12/07 06:26:03     39s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 06:26:03     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 06:26:03     39s] [NR-eGR] Read 16199 nets ( ignored 0 )
[12/07 06:26:03     39s] (I)      early_global_route_priority property id does not exist.
[12/07 06:26:03     39s] (I)      Read Num Blocks=1979  Num Prerouted Wires=0  Num CS=0
[12/07 06:26:03     39s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[12/07 06:26:03     39s] (I)      Layer 2 (H) : #blockages 990 : #preroutes 0
[12/07 06:26:03     39s] (I)      Layer 3 (V) : #blockages 989 : #preroutes 0
[12/07 06:26:03     39s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[12/07 06:26:03     39s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/07 06:26:03     39s] (I)      Number of ignored nets                =      0
[12/07 06:26:03     39s] (I)      Number of connected nets              =      0
[12/07 06:26:03     39s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 06:26:03     39s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 06:26:03     39s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 06:26:03     39s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 06:26:03     39s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 06:26:03     39s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 06:26:03     39s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 06:26:03     39s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 06:26:03     39s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 06:26:03     39s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 06:26:03     39s] (I)      Ndr track 0 does not exist
[12/07 06:26:03     39s] (I)      ---------------------Grid Graph Info--------------------
[12/07 06:26:03     39s] (I)      Routing area        : (0, 0) - (1630200, 1612800)
[12/07 06:26:03     39s] (I)      Core area           : (40920, 40320) - (1589280, 1572480)
[12/07 06:26:03     39s] (I)      Site width          :  1320  (dbu)
[12/07 06:26:03     39s] (I)      Row height          : 10080  (dbu)
[12/07 06:26:03     39s] (I)      GCell row height    : 10080  (dbu)
[12/07 06:26:03     39s] (I)      GCell width         : 100800  (dbu)
[12/07 06:26:03     39s] (I)      GCell height        : 100800  (dbu)
[12/07 06:26:03     39s] (I)      Grid                :    17    16     6
[12/07 06:26:03     39s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/07 06:26:03     39s] (I)      Vertical capacity   :     0 100800     0 100800     0 100800
[12/07 06:26:03     39s] (I)      Horizontal capacity :     0     0 100800     0 100800     0
[12/07 06:26:03     39s] (I)      Default wire width  :   460   560   560   560   560   880
[12/07 06:26:03     39s] (I)      Default wire space  :   460   560   560   560   560   920
[12/07 06:26:03     39s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/07 06:26:03     39s] (I)      Default pitch size  :   920  1320  1120  1320  1120  1980
[12/07 06:26:03     39s] (I)      First track coord   :   560   660   560   660   560  1980
[12/07 06:26:03     39s] (I)      Num tracks per GCell: 109.57 76.36 90.00 76.36 90.00 50.91
[12/07 06:26:03     39s] (I)      Total num of tracks :  1440  1235  1440  1235  1440   823
[12/07 06:26:03     39s] (I)      Num of masks        :     1     1     1     1     1     1
[12/07 06:26:03     39s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/07 06:26:03     39s] (I)      --------------------------------------------------------
[12/07 06:26:03     39s] 
[12/07 06:26:03     39s] [NR-eGR] ============ Routing rule table ============
[12/07 06:26:03     39s] [NR-eGR] Rule id: 0  Nets: 16199
[12/07 06:26:03     39s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 06:26:03     39s] (I)                    Layer     2     3     4     5     6 
[12/07 06:26:03     39s] (I)                    Pitch  1320  1120  1320  1120  1980 
[12/07 06:26:03     39s] (I)             #Used tracks     1     1     1     1     1 
[12/07 06:26:03     39s] (I)       #Fully used tracks     1     1     1     1     1 
[12/07 06:26:03     39s] [NR-eGR] ========================================
[12/07 06:26:03     39s] [NR-eGR] 
[12/07 06:26:03     39s] (I)      =============== Blocked Tracks ===============
[12/07 06:26:03     39s] (I)      +-------+---------+----------+---------------+
[12/07 06:26:03     39s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 06:26:03     39s] (I)      +-------+---------+----------+---------------+
[12/07 06:26:03     39s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 06:26:03     39s] (I)      |     2 |   19760 |        0 |         0.00% |
[12/07 06:26:03     39s] (I)      |     3 |   24480 |    24140 |        98.61% |
[12/07 06:26:03     39s] (I)      |     4 |   19760 |    19472 |        98.54% |
[12/07 06:26:03     39s] (I)      |     5 |   24480 |        0 |         0.00% |
[12/07 06:26:03     39s] (I)      |     6 |   13168 |        0 |         0.00% |
[12/07 06:26:03     39s] (I)      +-------+---------+----------+---------------+
[12/07 06:26:03     39s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1769.55 MB )
[12/07 06:26:03     39s] (I)      Reset routing kernel
[12/07 06:26:03     39s] (I)      numLocalWires=68349  numGlobalNetBranches=18532  numLocalNetBranches=15665
[12/07 06:26:03     39s] (I)      totalPins=60447  totalGlobalPin=13907 (23.01%)
[12/07 06:26:03     39s] (I)      total 2D Cap : 92153 = (43810 H, 48343 V)
[12/07 06:26:03     39s] (I)      
[12/07 06:26:03     39s] (I)      ============  Phase 1a Route ============
[12/07 06:26:03     39s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 06:26:03     39s] (I)      Usage: 13602 = (7279 H, 6323 V) = (16.61% H, 13.08% V) = (3.669e+05um H, 3.187e+05um V)
[12/07 06:26:03     39s] (I)      
[12/07 06:26:03     39s] (I)      ============  Phase 1b Route ============
[12/07 06:26:03     39s] (I)      Usage: 13602 = (7279 H, 6323 V) = (16.61% H, 13.08% V) = (3.669e+05um H, 3.187e+05um V)
[12/07 06:26:03     39s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 06:26:03     39s] 
[12/07 06:26:03     39s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 06:26:03     39s] <CMD> psp::embedded_egr_term_
[12/07 06:26:03     39s] Finished Early Global Route rough congestion estimation: mem = 1769.5M
[12/07 06:26:03     39s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.062, REAL:0.062, MEM:1769.5M, EPOCH TIME: 1765068963.885311
[12/07 06:26:03     39s] earlyGlobalRoute rough estimation gcell size 10 row height
[12/07 06:26:03     39s] OPERPROF: Starting CDPad at level 1, MEM:1769.5M, EPOCH TIME: 1765068963.885605
[12/07 06:26:03     39s] CDPadU 0.825 -> 0.825. R=0.699, N=15934, GS=50.400
[12/07 06:26:03     39s] OPERPROF: Finished CDPad at level 1, CPU:0.026, REAL:0.026, MEM:1769.5M, EPOCH TIME: 1765068963.911469
[12/07 06:26:03     39s] OPERPROF: Starting npMain at level 1, MEM:1769.5M, EPOCH TIME: 1765068963.912496
[12/07 06:26:03     39s] OPERPROF:   Starting npPlace at level 2, MEM:1769.5M, EPOCH TIME: 1765068963.985847
[12/07 06:26:04     40s] OPERPROF:   Finished npPlace at level 2, CPU:0.017, REAL:0.017, MEM:1769.5M, EPOCH TIME: 1765068964.003086
[12/07 06:26:04     40s] OPERPROF: Finished npMain at level 1, CPU:0.101, REAL:0.101, MEM:1769.5M, EPOCH TIME: 1765068964.013891
[12/07 06:26:04     40s] Global placement CDP skipped at cutLevel 7.
[12/07 06:26:04     40s] Iteration  7: Total net bbox = 5.973e+05 (2.63e+05 3.35e+05)
[12/07 06:26:04     40s]               Est.  stn bbox = 8.824e+05 (3.89e+05 4.93e+05)
[12/07 06:26:04     40s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1769.5M
[12/07 06:26:05     41s] 
[12/07 06:26:05     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 06:26:05     41s] TLC MultiMap info (StdDelay):
[12/07 06:26:05     41s]   : delay_slow + libset_slow + 1 + no RcCorner := 29.9ps
[12/07 06:26:05     41s]   : delay_slow + libset_slow + 1 + rc_typ := 33.6ps
[12/07 06:26:05     41s]  Setting StdDelay to: 33.6ps
[12/07 06:26:05     41s] 
[12/07 06:26:05     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 06:26:05     41s] nrCritNet: 0.00% ( 0 / 16200 ) cutoffSlk: 214748364.7ps stdDelay: 33.6ps
[12/07 06:26:06     42s] nrCritNet: 0.00% ( 0 / 16200 ) cutoffSlk: 214748364.7ps stdDelay: 33.6ps
[12/07 06:26:06     42s] Iteration  8: Total net bbox = 5.973e+05 (2.63e+05 3.35e+05)
[12/07 06:26:06     42s]               Est.  stn bbox = 8.824e+05 (3.89e+05 4.93e+05)
[12/07 06:26:06     42s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 1769.5M
[12/07 06:26:06     42s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1769.5M, EPOCH TIME: 1765068966.462556
[12/07 06:26:06     42s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 06:26:06     42s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1769.5M, EPOCH TIME: 1765068966.463427
[12/07 06:26:06     42s] OPERPROF: Starting npMain at level 1, MEM:1769.5M, EPOCH TIME: 1765068966.464363
[12/07 06:26:06     42s] OPERPROF:   Starting npPlace at level 2, MEM:1769.5M, EPOCH TIME: 1765068966.538023
[12/07 06:26:13     49s] OPERPROF:   Finished npPlace at level 2, CPU:6.589, REAL:6.624, MEM:1769.5M, EPOCH TIME: 1765068973.162143
[12/07 06:26:13     49s] OPERPROF: Finished npMain at level 1, CPU:6.674, REAL:6.709, MEM:1769.5M, EPOCH TIME: 1765068973.173382
[12/07 06:26:13     49s] Legalizing MH Cells... 0 / 0 (level 5)
[12/07 06:26:13     49s] No instances found in the vector
[12/07 06:26:13     49s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1769.5M, DRC: 0)
[12/07 06:26:13     49s] 0 (out of 0) MH cells were successfully legalized.
[12/07 06:26:13     49s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1769.5M, EPOCH TIME: 1765068973.174713
[12/07 06:26:13     49s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 06:26:13     49s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1769.5M, EPOCH TIME: 1765068973.175538
[12/07 06:26:13     49s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1769.5M, EPOCH TIME: 1765068973.175728
[12/07 06:26:13     49s] Starting Early Global Route rough congestion estimation: mem = 1769.5M
[12/07 06:26:13     49s] <CMD> psp::embedded_egr_init_
[12/07 06:26:13     49s] (I)      ==================== Layers =====================
[12/07 06:26:13     49s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 06:26:13     49s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 06:26:13     49s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 06:26:13     49s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 06:26:13     49s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[12/07 06:26:13     49s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 06:26:13     49s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[12/07 06:26:13     49s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 06:26:13     49s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[12/07 06:26:13     49s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 06:26:13     49s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[12/07 06:26:13     49s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 06:26:13     49s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[12/07 06:26:13     49s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 06:26:13     49s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 06:26:13     49s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 06:26:13     49s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 06:26:13     49s] (I)      Started Import and model ( Curr Mem: 1769.55 MB )
[12/07 06:26:13     49s] (I)      Default pattern map key = integrator_chain_with_downsampler_comb_nohold_with_fir128_default.
[12/07 06:26:13     49s] (I)      == Non-default Options ==
[12/07 06:26:13     49s] (I)      Print mode                                         : 2
[12/07 06:26:13     49s] (I)      Stop if highly congested                           : false
[12/07 06:26:13     49s] (I)      Maximum routing layer                              : 6
[12/07 06:26:13     49s] (I)      Assign partition pins                              : false
[12/07 06:26:13     49s] (I)      Support large GCell                                : true
[12/07 06:26:13     49s] (I)      Number of threads                                  : 1
[12/07 06:26:13     49s] (I)      Number of rows per GCell                           : 5
[12/07 06:26:13     49s] (I)      Max num rows per GCell                             : 32
[12/07 06:26:13     49s] (I)      Method to set GCell size                           : row
[12/07 06:26:13     49s] (I)      Counted 1033 PG shapes. We will not process PG shapes layer by layer.
[12/07 06:26:13     49s] (I)      Use row-based GCell size
[12/07 06:26:13     49s] (I)      Use row-based GCell align
[12/07 06:26:13     49s] (I)      layer 0 area = 0
[12/07 06:26:13     49s] (I)      layer 1 area = 0
[12/07 06:26:13     49s] (I)      layer 2 area = 0
[12/07 06:26:13     49s] (I)      layer 3 area = 0
[12/07 06:26:13     49s] (I)      layer 4 area = 0
[12/07 06:26:13     49s] (I)      layer 5 area = 0
[12/07 06:26:13     49s] (I)      GCell unit size   : 10080
[12/07 06:26:13     49s] (I)      GCell multiplier  : 5
[12/07 06:26:13     49s] (I)      GCell row height  : 10080
[12/07 06:26:13     49s] (I)      Actual row height : 10080
[12/07 06:26:13     49s] (I)      GCell align ref   : 40920 40320
[12/07 06:26:13     49s] [NR-eGR] Track table information for default rule: 
[12/07 06:26:13     49s] [NR-eGR] Metal1 has single uniform track structure
[12/07 06:26:13     49s] [NR-eGR] Metal2 has single uniform track structure
[12/07 06:26:13     49s] [NR-eGR] Metal3 has single uniform track structure
[12/07 06:26:13     49s] [NR-eGR] Metal4 has single uniform track structure
[12/07 06:26:13     49s] [NR-eGR] Metal5 has single uniform track structure
[12/07 06:26:13     49s] [NR-eGR] Metal6 has single uniform track structure
[12/07 06:26:13     49s] (I)      ============== Default via ===============
[12/07 06:26:13     49s] (I)      +---+------------------+-----------------+
[12/07 06:26:13     49s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/07 06:26:13     49s] (I)      +---+------------------+-----------------+
[12/07 06:26:13     49s] (I)      | 1 |    1  via1       |    1  via1      |
[12/07 06:26:13     49s] (I)      | 2 |    2  via2       |    2  via2      |
[12/07 06:26:13     49s] (I)      | 3 |    3  via3       |    3  via3      |
[12/07 06:26:13     49s] (I)      | 4 |    4  via4       |    4  via4      |
[12/07 06:26:13     49s] (I)      | 5 |    5  via5       |    5  via5      |
[12/07 06:26:13     49s] (I)      +---+------------------+-----------------+
[12/07 06:26:13     49s] [NR-eGR] Read 1979 PG shapes
[12/07 06:26:13     49s] [NR-eGR] Read 0 clock shapes
[12/07 06:26:13     49s] [NR-eGR] Read 0 other shapes
[12/07 06:26:13     49s] [NR-eGR] #Routing Blockages  : 0
[12/07 06:26:13     49s] [NR-eGR] #Instance Blockages : 0
[12/07 06:26:13     49s] [NR-eGR] #PG Blockages       : 1979
[12/07 06:26:13     49s] [NR-eGR] #Halo Blockages     : 0
[12/07 06:26:13     49s] [NR-eGR] #Boundary Blockages : 0
[12/07 06:26:13     49s] [NR-eGR] #Clock Blockages    : 0
[12/07 06:26:13     49s] [NR-eGR] #Other Blockages    : 0
[12/07 06:26:13     49s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 06:26:13     49s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 06:26:13     49s] [NR-eGR] Read 16199 nets ( ignored 0 )
[12/07 06:26:13     49s] (I)      early_global_route_priority property id does not exist.
[12/07 06:26:13     49s] (I)      Read Num Blocks=1979  Num Prerouted Wires=0  Num CS=0
[12/07 06:26:13     49s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[12/07 06:26:13     49s] (I)      Layer 2 (H) : #blockages 990 : #preroutes 0
[12/07 06:26:13     49s] (I)      Layer 3 (V) : #blockages 989 : #preroutes 0
[12/07 06:26:13     49s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[12/07 06:26:13     49s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/07 06:26:13     49s] (I)      Number of ignored nets                =      0
[12/07 06:26:13     49s] (I)      Number of connected nets              =      0
[12/07 06:26:13     49s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 06:26:13     49s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 06:26:13     49s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 06:26:13     49s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 06:26:13     49s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 06:26:13     49s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 06:26:13     49s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 06:26:13     49s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 06:26:13     49s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 06:26:13     49s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 06:26:13     49s] (I)      Ndr track 0 does not exist
[12/07 06:26:13     49s] (I)      ---------------------Grid Graph Info--------------------
[12/07 06:26:13     49s] (I)      Routing area        : (0, 0) - (1630200, 1612800)
[12/07 06:26:13     49s] (I)      Core area           : (40920, 40320) - (1589280, 1572480)
[12/07 06:26:13     49s] (I)      Site width          :  1320  (dbu)
[12/07 06:26:13     49s] (I)      Row height          : 10080  (dbu)
[12/07 06:26:13     49s] (I)      GCell row height    : 10080  (dbu)
[12/07 06:26:13     49s] (I)      GCell width         : 50400  (dbu)
[12/07 06:26:13     49s] (I)      GCell height        : 50400  (dbu)
[12/07 06:26:13     49s] (I)      Grid                :    33    32     6
[12/07 06:26:13     49s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/07 06:26:13     49s] (I)      Vertical capacity   :     0 50400     0 50400     0 50400
[12/07 06:26:13     49s] (I)      Horizontal capacity :     0     0 50400     0 50400     0
[12/07 06:26:13     49s] (I)      Default wire width  :   460   560   560   560   560   880
[12/07 06:26:13     49s] (I)      Default wire space  :   460   560   560   560   560   920
[12/07 06:26:13     49s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/07 06:26:13     49s] (I)      Default pitch size  :   920  1320  1120  1320  1120  1980
[12/07 06:26:13     49s] (I)      First track coord   :   560   660   560   660   560  1980
[12/07 06:26:13     49s] (I)      Num tracks per GCell: 54.78 38.18 45.00 38.18 45.00 25.45
[12/07 06:26:13     49s] (I)      Total num of tracks :  1440  1235  1440  1235  1440   823
[12/07 06:26:13     49s] (I)      Num of masks        :     1     1     1     1     1     1
[12/07 06:26:13     49s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/07 06:26:13     49s] (I)      --------------------------------------------------------
[12/07 06:26:13     49s] 
[12/07 06:26:13     49s] [NR-eGR] ============ Routing rule table ============
[12/07 06:26:13     49s] [NR-eGR] Rule id: 0  Nets: 16199
[12/07 06:26:13     49s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 06:26:13     49s] (I)                    Layer     2     3     4     5     6 
[12/07 06:26:13     49s] (I)                    Pitch  1320  1120  1320  1120  1980 
[12/07 06:26:13     49s] (I)             #Used tracks     1     1     1     1     1 
[12/07 06:26:13     49s] (I)       #Fully used tracks     1     1     1     1     1 
[12/07 06:26:13     49s] [NR-eGR] ========================================
[12/07 06:26:13     49s] [NR-eGR] 
[12/07 06:26:13     49s] (I)      =============== Blocked Tracks ===============
[12/07 06:26:13     49s] (I)      +-------+---------+----------+---------------+
[12/07 06:26:13     49s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 06:26:13     49s] (I)      +-------+---------+----------+---------------+
[12/07 06:26:13     49s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 06:26:13     49s] (I)      |     2 |   39520 |        0 |         0.00% |
[12/07 06:26:13     49s] (I)      |     3 |   47520 |    41070 |        86.43% |
[12/07 06:26:13     49s] (I)      |     4 |   39520 |    33986 |        86.00% |
[12/07 06:26:13     49s] (I)      |     5 |   47520 |        0 |         0.00% |
[12/07 06:26:13     49s] (I)      |     6 |   26336 |        0 |         0.00% |
[12/07 06:26:13     49s] (I)      +-------+---------+----------+---------------+
[12/07 06:26:13     49s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1769.55 MB )
[12/07 06:26:13     49s] (I)      Reset routing kernel
[12/07 06:26:13     49s] (I)      numLocalWires=52088  numGlobalNetBranches=13553  numLocalNetBranches=12506
[12/07 06:26:13     49s] (I)      totalPins=60447  totalGlobalPin=24275 (40.16%)
[12/07 06:26:13     49s] (I)      total 2D Cap : 181057 = (84474 H, 96583 V)
[12/07 06:26:13     49s] (I)      
[12/07 06:26:13     49s] (I)      ============  Phase 1a Route ============
[12/07 06:26:13     49s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 06:26:13     49s] (I)      Usage: 29119 = (15637 H, 13482 V) = (18.51% H, 13.96% V) = (3.941e+05um H, 3.397e+05um V)
[12/07 06:26:13     49s] (I)      
[12/07 06:26:13     49s] (I)      ============  Phase 1b Route ============
[12/07 06:26:13     49s] (I)      Usage: 29119 = (15637 H, 13482 V) = (18.51% H, 13.96% V) = (3.941e+05um H, 3.397e+05um V)
[12/07 06:26:13     49s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 06:26:13     49s] 
[12/07 06:26:13     49s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 06:26:13     49s] <CMD> psp::embedded_egr_term_
[12/07 06:26:13     49s] Finished Early Global Route rough congestion estimation: mem = 1769.5M
[12/07 06:26:13     49s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.068, REAL:0.068, MEM:1769.5M, EPOCH TIME: 1765068973.243856
[12/07 06:26:13     49s] earlyGlobalRoute rough estimation gcell size 5 row height
[12/07 06:26:13     49s] OPERPROF: Starting CDPad at level 1, MEM:1769.5M, EPOCH TIME: 1765068973.244142
[12/07 06:26:13     49s] CDPadU 0.825 -> 0.825. R=0.699, N=15934, GS=25.200
[12/07 06:26:13     49s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.030, MEM:1769.5M, EPOCH TIME: 1765068973.273729
[12/07 06:26:13     49s] OPERPROF: Starting npMain at level 1, MEM:1769.5M, EPOCH TIME: 1765068973.274734
[12/07 06:26:13     49s] OPERPROF:   Starting npPlace at level 2, MEM:1769.5M, EPOCH TIME: 1765068973.350156
[12/07 06:26:13     49s] OPERPROF:   Finished npPlace at level 2, CPU:0.018, REAL:0.018, MEM:1769.5M, EPOCH TIME: 1765068973.367997
[12/07 06:26:13     49s] OPERPROF: Finished npMain at level 1, CPU:0.104, REAL:0.104, MEM:1769.5M, EPOCH TIME: 1765068973.379045
[12/07 06:26:13     49s] Global placement CDP skipped at cutLevel 9.
[12/07 06:26:13     49s] Iteration  9: Total net bbox = 6.050e+05 (2.69e+05 3.36e+05)
[12/07 06:26:13     49s]               Est.  stn bbox = 8.904e+05 (3.95e+05 4.95e+05)
[12/07 06:26:13     49s]               cpu = 0:00:06.9 real = 0:00:07.0 mem = 1769.5M
[12/07 06:26:14     50s] nrCritNet: 0.00% ( 0 / 16200 ) cutoffSlk: 214748364.7ps stdDelay: 33.6ps
[12/07 06:26:15     51s] nrCritNet: 0.00% ( 0 / 16200 ) cutoffSlk: 214748364.7ps stdDelay: 33.6ps
[12/07 06:26:15     51s] Iteration 10: Total net bbox = 6.050e+05 (2.69e+05 3.36e+05)
[12/07 06:26:15     51s]               Est.  stn bbox = 8.904e+05 (3.95e+05 4.95e+05)
[12/07 06:26:15     51s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 1769.5M
[12/07 06:26:15     51s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1769.5M, EPOCH TIME: 1765068975.822687
[12/07 06:26:15     51s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 06:26:15     51s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1769.5M, EPOCH TIME: 1765068975.823549
[12/07 06:26:15     51s] OPERPROF: Starting npMain at level 1, MEM:1769.5M, EPOCH TIME: 1765068975.824489
[12/07 06:26:15     51s] OPERPROF:   Starting npPlace at level 2, MEM:1769.5M, EPOCH TIME: 1765068975.898573
[12/07 06:26:22     58s] OPERPROF:   Finished npPlace at level 2, CPU:6.424, REAL:6.440, MEM:1769.5M, EPOCH TIME: 1765068982.338830
[12/07 06:26:22     58s] OPERPROF: Finished npMain at level 1, CPU:6.509, REAL:6.526, MEM:1769.5M, EPOCH TIME: 1765068982.350075
[12/07 06:26:22     58s] Legalizing MH Cells... 0 / 0 (level 6)
[12/07 06:26:22     58s] No instances found in the vector
[12/07 06:26:22     58s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1769.5M, DRC: 0)
[12/07 06:26:22     58s] 0 (out of 0) MH cells were successfully legalized.
[12/07 06:26:22     58s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1769.5M, EPOCH TIME: 1765068982.351545
[12/07 06:26:22     58s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 06:26:22     58s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1769.5M, EPOCH TIME: 1765068982.352380
[12/07 06:26:22     58s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1769.5M, EPOCH TIME: 1765068982.352569
[12/07 06:26:22     58s] Starting Early Global Route rough congestion estimation: mem = 1769.5M
[12/07 06:26:22     58s] <CMD> psp::embedded_egr_init_
[12/07 06:26:22     58s] (I)      ==================== Layers =====================
[12/07 06:26:22     58s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 06:26:22     58s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 06:26:22     58s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 06:26:22     58s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 06:26:22     58s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[12/07 06:26:22     58s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 06:26:22     58s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[12/07 06:26:22     58s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 06:26:22     58s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[12/07 06:26:22     58s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 06:26:22     58s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[12/07 06:26:22     58s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 06:26:22     58s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[12/07 06:26:22     58s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 06:26:22     58s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 06:26:22     58s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 06:26:22     58s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 06:26:22     58s] (I)      Started Import and model ( Curr Mem: 1769.55 MB )
[12/07 06:26:22     58s] (I)      Default pattern map key = integrator_chain_with_downsampler_comb_nohold_with_fir128_default.
[12/07 06:26:22     58s] (I)      == Non-default Options ==
[12/07 06:26:22     58s] (I)      Print mode                                         : 2
[12/07 06:26:22     58s] (I)      Stop if highly congested                           : false
[12/07 06:26:22     58s] (I)      Maximum routing layer                              : 6
[12/07 06:26:22     58s] (I)      Assign partition pins                              : false
[12/07 06:26:22     58s] (I)      Support large GCell                                : true
[12/07 06:26:22     58s] (I)      Number of threads                                  : 1
[12/07 06:26:22     58s] (I)      Number of rows per GCell                           : 3
[12/07 06:26:22     58s] (I)      Max num rows per GCell                             : 32
[12/07 06:26:22     58s] (I)      Method to set GCell size                           : row
[12/07 06:26:22     58s] (I)      Counted 1033 PG shapes. We will not process PG shapes layer by layer.
[12/07 06:26:22     58s] (I)      Use row-based GCell size
[12/07 06:26:22     58s] (I)      Use row-based GCell align
[12/07 06:26:22     58s] (I)      layer 0 area = 0
[12/07 06:26:22     58s] (I)      layer 1 area = 0
[12/07 06:26:22     58s] (I)      layer 2 area = 0
[12/07 06:26:22     58s] (I)      layer 3 area = 0
[12/07 06:26:22     58s] (I)      layer 4 area = 0
[12/07 06:26:22     58s] (I)      layer 5 area = 0
[12/07 06:26:22     58s] (I)      GCell unit size   : 10080
[12/07 06:26:22     58s] (I)      GCell multiplier  : 3
[12/07 06:26:22     58s] (I)      GCell row height  : 10080
[12/07 06:26:22     58s] (I)      Actual row height : 10080
[12/07 06:26:22     58s] (I)      GCell align ref   : 40920 40320
[12/07 06:26:22     58s] [NR-eGR] Track table information for default rule: 
[12/07 06:26:22     58s] [NR-eGR] Metal1 has single uniform track structure
[12/07 06:26:22     58s] [NR-eGR] Metal2 has single uniform track structure
[12/07 06:26:22     58s] [NR-eGR] Metal3 has single uniform track structure
[12/07 06:26:22     58s] [NR-eGR] Metal4 has single uniform track structure
[12/07 06:26:22     58s] [NR-eGR] Metal5 has single uniform track structure
[12/07 06:26:22     58s] [NR-eGR] Metal6 has single uniform track structure
[12/07 06:26:22     58s] (I)      ============== Default via ===============
[12/07 06:26:22     58s] (I)      +---+------------------+-----------------+
[12/07 06:26:22     58s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/07 06:26:22     58s] (I)      +---+------------------+-----------------+
[12/07 06:26:22     58s] (I)      | 1 |    1  via1       |    1  via1      |
[12/07 06:26:22     58s] (I)      | 2 |    2  via2       |    2  via2      |
[12/07 06:26:22     58s] (I)      | 3 |    3  via3       |    3  via3      |
[12/07 06:26:22     58s] (I)      | 4 |    4  via4       |    4  via4      |
[12/07 06:26:22     58s] (I)      | 5 |    5  via5       |    5  via5      |
[12/07 06:26:22     58s] (I)      +---+------------------+-----------------+
[12/07 06:26:22     58s] [NR-eGR] Read 1979 PG shapes
[12/07 06:26:22     58s] [NR-eGR] Read 0 clock shapes
[12/07 06:26:22     58s] [NR-eGR] Read 0 other shapes
[12/07 06:26:22     58s] [NR-eGR] #Routing Blockages  : 0
[12/07 06:26:22     58s] [NR-eGR] #Instance Blockages : 0
[12/07 06:26:22     58s] [NR-eGR] #PG Blockages       : 1979
[12/07 06:26:22     58s] [NR-eGR] #Halo Blockages     : 0
[12/07 06:26:22     58s] [NR-eGR] #Boundary Blockages : 0
[12/07 06:26:22     58s] [NR-eGR] #Clock Blockages    : 0
[12/07 06:26:22     58s] [NR-eGR] #Other Blockages    : 0
[12/07 06:26:22     58s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 06:26:22     58s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 06:26:22     58s] [NR-eGR] Read 16199 nets ( ignored 0 )
[12/07 06:26:22     58s] (I)      early_global_route_priority property id does not exist.
[12/07 06:26:22     58s] (I)      Read Num Blocks=1979  Num Prerouted Wires=0  Num CS=0
[12/07 06:26:22     58s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[12/07 06:26:22     58s] (I)      Layer 2 (H) : #blockages 990 : #preroutes 0
[12/07 06:26:22     58s] (I)      Layer 3 (V) : #blockages 989 : #preroutes 0
[12/07 06:26:22     58s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[12/07 06:26:22     58s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/07 06:26:22     58s] (I)      Number of ignored nets                =      0
[12/07 06:26:22     58s] (I)      Number of connected nets              =      0
[12/07 06:26:22     58s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 06:26:22     58s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 06:26:22     58s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 06:26:22     58s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 06:26:22     58s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 06:26:22     58s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 06:26:22     58s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 06:26:22     58s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 06:26:22     58s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 06:26:22     58s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 06:26:22     58s] (I)      Ndr track 0 does not exist
[12/07 06:26:22     58s] (I)      ---------------------Grid Graph Info--------------------
[12/07 06:26:22     58s] (I)      Routing area        : (0, 0) - (1630200, 1612800)
[12/07 06:26:22     58s] (I)      Core area           : (40920, 40320) - (1589280, 1572480)
[12/07 06:26:22     58s] (I)      Site width          :  1320  (dbu)
[12/07 06:26:22     58s] (I)      Row height          : 10080  (dbu)
[12/07 06:26:22     58s] (I)      GCell row height    : 10080  (dbu)
[12/07 06:26:22     58s] (I)      GCell width         : 30240  (dbu)
[12/07 06:26:22     58s] (I)      GCell height        : 30240  (dbu)
[12/07 06:26:22     58s] (I)      Grid                :    54    54     6
[12/07 06:26:22     58s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/07 06:26:22     58s] (I)      Vertical capacity   :     0 30240     0 30240     0 30240
[12/07 06:26:22     58s] (I)      Horizontal capacity :     0     0 30240     0 30240     0
[12/07 06:26:22     58s] (I)      Default wire width  :   460   560   560   560   560   880
[12/07 06:26:22     58s] (I)      Default wire space  :   460   560   560   560   560   920
[12/07 06:26:22     58s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/07 06:26:22     58s] (I)      Default pitch size  :   920  1320  1120  1320  1120  1980
[12/07 06:26:22     58s] (I)      First track coord   :   560   660   560   660   560  1980
[12/07 06:26:22     58s] (I)      Num tracks per GCell: 32.87 22.91 27.00 22.91 27.00 15.27
[12/07 06:26:22     58s] (I)      Total num of tracks :  1440  1235  1440  1235  1440   823
[12/07 06:26:22     58s] (I)      Num of masks        :     1     1     1     1     1     1
[12/07 06:26:22     58s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/07 06:26:22     58s] (I)      --------------------------------------------------------
[12/07 06:26:22     58s] 
[12/07 06:26:22     58s] [NR-eGR] ============ Routing rule table ============
[12/07 06:26:22     58s] [NR-eGR] Rule id: 0  Nets: 16199
[12/07 06:26:22     58s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 06:26:22     58s] (I)                    Layer     2     3     4     5     6 
[12/07 06:26:22     58s] (I)                    Pitch  1320  1120  1320  1120  1980 
[12/07 06:26:22     58s] (I)             #Used tracks     1     1     1     1     1 
[12/07 06:26:22     58s] (I)       #Fully used tracks     1     1     1     1     1 
[12/07 06:26:22     58s] [NR-eGR] ========================================
[12/07 06:26:22     58s] [NR-eGR] 
[12/07 06:26:22     58s] (I)      =============== Blocked Tracks ===============
[12/07 06:26:22     58s] (I)      +-------+---------+----------+---------------+
[12/07 06:26:22     58s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 06:26:22     58s] (I)      +-------+---------+----------+---------------+
[12/07 06:26:22     58s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 06:26:22     58s] (I)      |     2 |   66690 |        0 |         0.00% |
[12/07 06:26:22     58s] (I)      |     3 |   77760 |    49502 |        63.66% |
[12/07 06:26:22     58s] (I)      |     4 |   66690 |    41198 |        61.78% |
[12/07 06:26:22     58s] (I)      |     5 |   77760 |        0 |         0.00% |
[12/07 06:26:22     58s] (I)      |     6 |   44442 |        0 |         0.00% |
[12/07 06:26:22     58s] (I)      +-------+---------+----------+---------------+
[12/07 06:26:22     58s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1769.55 MB )
[12/07 06:26:22     58s] (I)      Reset routing kernel
[12/07 06:26:22     58s] (I)      numLocalWires=34632  numGlobalNetBranches=8791  numLocalNetBranches=8546
[12/07 06:26:22     58s] (I)      totalPins=60447  totalGlobalPin=35735 (59.12%)
[12/07 06:26:22     58s] (I)      total 2D Cap : 300612 = (137758 H, 162854 V)
[12/07 06:26:22     58s] (I)      
[12/07 06:26:22     58s] (I)      ============  Phase 1a Route ============
[12/07 06:26:22     58s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 06:26:22     58s] (I)      Usage: 51071 = (27537 H, 23534 V) = (19.99% H, 14.45% V) = (4.164e+05um H, 3.558e+05um V)
[12/07 06:26:22     58s] (I)      
[12/07 06:26:22     58s] (I)      ============  Phase 1b Route ============
[12/07 06:26:22     58s] (I)      Usage: 51071 = (27537 H, 23534 V) = (19.99% H, 14.45% V) = (4.164e+05um H, 3.558e+05um V)
[12/07 06:26:22     58s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 06:26:22     58s] 
[12/07 06:26:22     58s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 06:26:22     58s] <CMD> psp::embedded_egr_term_
[12/07 06:26:22     58s] Finished Early Global Route rough congestion estimation: mem = 1769.5M
[12/07 06:26:22     58s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.077, REAL:0.077, MEM:1769.5M, EPOCH TIME: 1765068982.429563
[12/07 06:26:22     58s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/07 06:26:22     58s] OPERPROF: Starting CDPad at level 1, MEM:1769.5M, EPOCH TIME: 1765068982.429862
[12/07 06:26:22     58s] CDPadU 0.824 -> 0.825. R=0.699, N=15934, GS=15.120
[12/07 06:26:22     58s] OPERPROF: Finished CDPad at level 1, CPU:0.035, REAL:0.035, MEM:1769.5M, EPOCH TIME: 1765068982.464880
[12/07 06:26:22     58s] OPERPROF: Starting npMain at level 1, MEM:1769.5M, EPOCH TIME: 1765068982.465903
[12/07 06:26:22     58s] OPERPROF:   Starting npPlace at level 2, MEM:1769.5M, EPOCH TIME: 1765068982.544220
[12/07 06:26:22     58s] OPERPROF:   Finished npPlace at level 2, CPU:0.029, REAL:0.029, MEM:1769.5M, EPOCH TIME: 1765068982.573283
[12/07 06:26:22     58s] OPERPROF: Finished npMain at level 1, CPU:0.118, REAL:0.118, MEM:1769.5M, EPOCH TIME: 1765068982.584365
[12/07 06:26:22     58s] Global placement CDP skipped at cutLevel 11.
[12/07 06:26:22     58s] Iteration 11: Total net bbox = 6.127e+05 (2.74e+05 3.39e+05)
[12/07 06:26:22     58s]               Est.  stn bbox = 8.988e+05 (4.01e+05 4.98e+05)
[12/07 06:26:22     58s]               cpu = 0:00:06.8 real = 0:00:07.0 mem = 1769.5M
[12/07 06:26:23     59s] nrCritNet: 0.00% ( 0 / 16200 ) cutoffSlk: 214748364.7ps stdDelay: 33.6ps
[12/07 06:26:25     60s] nrCritNet: 0.00% ( 0 / 16200 ) cutoffSlk: 214748364.7ps stdDelay: 33.6ps
[12/07 06:26:25     60s] Iteration 12: Total net bbox = 6.127e+05 (2.74e+05 3.39e+05)
[12/07 06:26:25     60s]               Est.  stn bbox = 8.988e+05 (4.01e+05 4.98e+05)
[12/07 06:26:25     60s]               cpu = 0:00:02.4 real = 0:00:03.0 mem = 1769.5M
[12/07 06:26:25     60s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1769.5M, EPOCH TIME: 1765068985.026627
[12/07 06:26:25     60s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 06:26:25     60s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1769.5M, EPOCH TIME: 1765068985.027500
[12/07 06:26:25     60s] Legalizing MH Cells... 0 / 0 (level 8)
[12/07 06:26:25     60s] No instances found in the vector
[12/07 06:26:25     60s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1769.5M, DRC: 0)
[12/07 06:26:25     60s] 0 (out of 0) MH cells were successfully legalized.
[12/07 06:26:25     60s] OPERPROF: Starting npMain at level 1, MEM:1769.5M, EPOCH TIME: 1765068985.028366
[12/07 06:26:25     61s] OPERPROF:   Starting npPlace at level 2, MEM:1769.5M, EPOCH TIME: 1765068985.103037
[12/07 06:26:34     70s] GP RA stats: MHOnly 0 nrInst 15934 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/07 06:26:39     75s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1769.5M, EPOCH TIME: 1765068999.477537
[12/07 06:26:39     75s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1769.5M, EPOCH TIME: 1765068999.477662
[12/07 06:26:39     75s] OPERPROF:   Finished npPlace at level 2, CPU:14.318, REAL:14.375, MEM:1769.5M, EPOCH TIME: 1765068999.478445
[12/07 06:26:39     75s] OPERPROF: Finished npMain at level 1, CPU:14.403, REAL:14.461, MEM:1769.5M, EPOCH TIME: 1765068999.489616
[12/07 06:26:39     75s] Iteration 13: Total net bbox = 6.409e+05 (2.79e+05 3.62e+05)
[12/07 06:26:39     75s]               Est.  stn bbox = 9.158e+05 (3.97e+05 5.19e+05)
[12/07 06:26:39     75s]               cpu = 0:00:14.4 real = 0:00:14.0 mem = 1769.5M
[12/07 06:26:39     75s] [adp] clock
[12/07 06:26:39     75s] [adp] weight, nr nets, wire length
[12/07 06:26:39     75s] [adp]      0        1  1555.918500
[12/07 06:26:39     75s] [adp] data
[12/07 06:26:39     75s] [adp] weight, nr nets, wire length
[12/07 06:26:39     75s] [adp]      0    16199  639342.569500
[12/07 06:26:39     75s] [adp] 0.000000|0.000000|0.000000
[12/07 06:26:39     75s] Iteration 14: Total net bbox = 6.409e+05 (2.79e+05 3.62e+05)
[12/07 06:26:39     75s]               Est.  stn bbox = 9.158e+05 (3.97e+05 5.19e+05)
[12/07 06:26:39     75s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1769.5M
[12/07 06:26:39     75s] *** cost = 6.409e+05 (2.79e+05 3.62e+05) (cpu for global=0:00:54.1) real=0:00:55.0***
[12/07 06:26:39     75s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[12/07 06:26:39     75s] <CMD> reset_path_group
[12/07 06:26:39     75s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/07 06:26:39     75s] Saved padding area to DB
[12/07 06:26:39     75s] All LLGs are deleted
[12/07 06:26:39     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:39     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:39     75s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1769.5M, EPOCH TIME: 1765068999.546461
[12/07 06:26:39     75s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1769.5M, EPOCH TIME: 1765068999.546629
[12/07 06:26:39     75s] Solver runtime cpu: 0:00:44.8 real: 0:00:45.0
[12/07 06:26:39     75s] Core Placement runtime cpu: 0:00:46.0 real: 0:00:48.0
[12/07 06:26:39     75s] <CMD> scanReorder
[12/07 06:26:39     75s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/07 06:26:39     75s] Type 'man IMPSP-9025' for more detail.
[12/07 06:26:39     75s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1769.5M, EPOCH TIME: 1765068999.547725
[12/07 06:26:39     75s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1769.5M, EPOCH TIME: 1765068999.547783
[12/07 06:26:39     75s] Processing tracks to init pin-track alignment.
[12/07 06:26:39     75s] z: 2, totalTracks: 1
[12/07 06:26:39     75s] z: 4, totalTracks: 1
[12/07 06:26:39     75s] z: 6, totalTracks: 1
[12/07 06:26:39     75s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 06:26:39     75s] All LLGs are deleted
[12/07 06:26:39     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:39     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:39     75s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1769.5M, EPOCH TIME: 1765068999.552609
[12/07 06:26:39     75s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1769.5M, EPOCH TIME: 1765068999.552723
[12/07 06:26:39     75s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1769.5M, EPOCH TIME: 1765068999.555253
[12/07 06:26:39     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:39     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:39     75s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1769.5M, EPOCH TIME: 1765068999.555612
[12/07 06:26:39     75s] Max number of tech site patterns supported in site array is 256.
[12/07 06:26:39     75s] Core basic site is tsm3site
[12/07 06:26:39     75s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1769.5M, EPOCH TIME: 1765068999.562083
[12/07 06:26:39     75s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 06:26:39     75s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 06:26:39     75s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.001, REAL:0.001, MEM:1769.5M, EPOCH TIME: 1765068999.563400
[12/07 06:26:39     75s] Fast DP-INIT is on for default
[12/07 06:26:39     75s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 06:26:39     75s] Atter site array init, number of instance map data is 0.
[12/07 06:26:39     75s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1769.5M, EPOCH TIME: 1765068999.565796
[12/07 06:26:39     75s] 
[12/07 06:26:39     75s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[12/07 06:26:39     75s] OPERPROF:       Starting CMU at level 4, MEM:1769.5M, EPOCH TIME: 1765068999.566922
[12/07 06:26:39     75s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1769.5M, EPOCH TIME: 1765068999.567557
[12/07 06:26:39     75s] 
[12/07 06:26:39     75s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 06:26:39     75s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:1769.5M, EPOCH TIME: 1765068999.568572
[12/07 06:26:39     75s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1769.5M, EPOCH TIME: 1765068999.568603
[12/07 06:26:39     75s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1769.5M, EPOCH TIME: 1765068999.568625
[12/07 06:26:39     75s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1769.5MB).
[12/07 06:26:39     75s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.024, REAL:0.024, MEM:1769.5M, EPOCH TIME: 1765068999.572038
[12/07 06:26:39     75s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.024, REAL:0.024, MEM:1769.5M, EPOCH TIME: 1765068999.572062
[12/07 06:26:39     75s] TDRefine: refinePlace mode is spiral
[12/07 06:26:39     75s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1158684.1
[12/07 06:26:39     75s] OPERPROF: Starting RefinePlace at level 1, MEM:1769.5M, EPOCH TIME: 1765068999.572102
[12/07 06:26:39     75s] *** Starting refinePlace (0:01:15 mem=1769.5M) ***
[12/07 06:26:39     75s] Total net bbox length = 6.409e+05 (2.790e+05 3.619e+05) (ext = 1.167e+05)
[12/07 06:26:39     75s] 
[12/07 06:26:39     75s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[12/07 06:26:39     75s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 06:26:39     75s] (I)      Default pattern map key = integrator_chain_with_downsampler_comb_nohold_with_fir128_default.
[12/07 06:26:39     75s] (I)      Default pattern map key = integrator_chain_with_downsampler_comb_nohold_with_fir128_default.
[12/07 06:26:39     75s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1769.5M, EPOCH TIME: 1765068999.587108
[12/07 06:26:39     75s] Starting refinePlace ...
[12/07 06:26:39     75s] (I)      Default pattern map key = integrator_chain_with_downsampler_comb_nohold_with_fir128_default.
[12/07 06:26:39     75s] (I)      Default pattern map key = integrator_chain_with_downsampler_comb_nohold_with_fir128_default.
[12/07 06:26:39     75s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1769.5M, EPOCH TIME: 1765068999.607108
[12/07 06:26:39     75s] DDP initSite1 nrRow 152 nrJob 152
[12/07 06:26:39     75s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1769.5M, EPOCH TIME: 1765068999.607164
[12/07 06:26:39     75s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1769.5M, EPOCH TIME: 1765068999.607290
[12/07 06:26:39     75s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1769.5M, EPOCH TIME: 1765068999.607311
[12/07 06:26:39     75s] DDP markSite nrRow 152 nrJob 152
[12/07 06:26:39     75s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1769.5M, EPOCH TIME: 1765068999.607584
[12/07 06:26:39     75s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:1769.5M, EPOCH TIME: 1765068999.607617
[12/07 06:26:39     75s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1769.5M, EPOCH TIME: 1765068999.609631
[12/07 06:26:39     75s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1769.5M, EPOCH TIME: 1765068999.609656
[12/07 06:26:39     75s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:1769.5M, EPOCH TIME: 1765068999.611370
[12/07 06:26:39     75s] ** Cut row section cpu time 0:00:00.0.
[12/07 06:26:39     75s]  ** Cut row section real time 0:00:00.0.
[12/07 06:26:39     75s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:1769.5M, EPOCH TIME: 1765068999.611411
[12/07 06:26:39     75s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 06:26:39     75s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1769.5MB) @(0:01:15 - 0:01:16).
[12/07 06:26:39     75s] Move report: preRPlace moves 15934 insts, mean move: 0.60 um, max move: 9.43 um 
[12/07 06:26:39     75s] 	Max move on inst (FIR/csa_tree_add_232_50_groupi_g2118): (135.76, 584.68) --> (131.34, 589.68)
[12/07 06:26:39     75s] 	Length: 2 sites, height: 1 rows, site name: tsm3site, cell type: INVX1
[12/07 06:26:39     75s] wireLenOptFixPriorityInst 0 inst fixed
[12/07 06:26:39     75s] Placement tweakage begins.
[12/07 06:26:39     75s] wire length = 8.164e+05
[12/07 06:26:40     76s] wire length = 7.860e+05
[12/07 06:26:40     76s] Placement tweakage ends.
[12/07 06:26:40     76s] Move report: tweak moves 2883 insts, mean move: 5.52 um, max move: 40.56 um 
[12/07 06:26:40     76s] 	Max move on inst (BASE_CHAIN_DS_valid_out_reg): (50.16, 685.44) --> (55.44, 720.72)
[12/07 06:26:40     76s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:01.0, mem=1777.5MB) @(0:01:16 - 0:01:16).
[12/07 06:26:40     76s] 
[12/07 06:26:40     76s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[12/07 06:26:40     76s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/07 06:26:40     76s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/07 06:26:40     76s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 06:26:40     76s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1793.5MB) @(0:01:16 - 0:01:17).
[12/07 06:26:40     76s] Move report: Detail placement moves 15934 insts, mean move: 1.48 um, max move: 40.86 um 
[12/07 06:26:40     76s] 	Max move on inst (BASE_CHAIN_DS_valid_out_reg): (49.89, 685.42) --> (55.44, 720.72)
[12/07 06:26:40     76s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1793.5MB
[12/07 06:26:40     76s] Statistics of distance of Instance movement in refine placement:
[12/07 06:26:40     76s]   maximum (X+Y) =        40.86 um
[12/07 06:26:40     76s]   inst (BASE_CHAIN_DS_valid_out_reg) with max move: (49.886, 685.416) -> (55.44, 720.72)
[12/07 06:26:40     76s]   mean    (X+Y) =         1.48 um
[12/07 06:26:40     76s] Summary Report:
[12/07 06:26:40     76s] Instances move: 15934 (out of 15934 movable)
[12/07 06:26:40     76s] Instances flipped: 0
[12/07 06:26:40     76s] Mean displacement: 1.48 um
[12/07 06:26:40     76s] Max displacement: 40.86 um (Instance: BASE_CHAIN_DS_valid_out_reg) (49.886, 685.416) -> (55.44, 720.72)
[12/07 06:26:40     76s] 	Length: 17 sites, height: 1 rows, site name: tsm3site, cell type: DFFTRX1
[12/07 06:26:40     76s] Total instances moved : 15934
[12/07 06:26:40     76s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.177, REAL:1.181, MEM:1793.5M, EPOCH TIME: 1765069000.768121
[12/07 06:26:40     76s] Total net bbox length = 6.176e+05 (2.557e+05 3.620e+05) (ext = 1.166e+05)
[12/07 06:26:40     76s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1793.5MB
[12/07 06:26:40     76s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=1793.5MB) @(0:01:15 - 0:01:17).
[12/07 06:26:40     76s] *** Finished refinePlace (0:01:17 mem=1793.5M) ***
[12/07 06:26:40     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1158684.1
[12/07 06:26:40     76s] OPERPROF: Finished RefinePlace at level 1, CPU:1.195, REAL:1.200, MEM:1793.5M, EPOCH TIME: 1765069000.772067
[12/07 06:26:40     76s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1793.5M, EPOCH TIME: 1765069000.772089
[12/07 06:26:40     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15934).
[12/07 06:26:40     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:40     76s] All LLGs are deleted
[12/07 06:26:40     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:40     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:40     76s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1793.5M, EPOCH TIME: 1765069000.780508
[12/07 06:26:40     76s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1793.5M, EPOCH TIME: 1765069000.780645
[12/07 06:26:40     76s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.013, MEM:1745.5M, EPOCH TIME: 1765069000.784624
[12/07 06:26:40     76s] *** End of Placement (cpu=0:00:57.4, real=0:00:58.0, mem=1745.5M) ***
[12/07 06:26:40     76s] Processing tracks to init pin-track alignment.
[12/07 06:26:40     76s] z: 2, totalTracks: 1
[12/07 06:26:40     76s] z: 4, totalTracks: 1
[12/07 06:26:40     76s] z: 6, totalTracks: 1
[12/07 06:26:40     76s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 06:26:40     76s] All LLGs are deleted
[12/07 06:26:40     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:40     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:40     76s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1745.5M, EPOCH TIME: 1765069000.789730
[12/07 06:26:40     76s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1745.5M, EPOCH TIME: 1765069000.789846
[12/07 06:26:40     76s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1745.5M, EPOCH TIME: 1765069000.792096
[12/07 06:26:40     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:40     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:40     76s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1745.5M, EPOCH TIME: 1765069000.792221
[12/07 06:26:40     76s] Max number of tech site patterns supported in site array is 256.
[12/07 06:26:40     76s] Core basic site is tsm3site
[12/07 06:26:40     76s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1745.5M, EPOCH TIME: 1765069000.798751
[12/07 06:26:40     76s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 06:26:40     76s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 06:26:40     76s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.002, REAL:0.002, MEM:1745.5M, EPOCH TIME: 1765069000.800560
[12/07 06:26:40     76s] Fast DP-INIT is on for default
[12/07 06:26:40     76s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 06:26:40     76s] Atter site array init, number of instance map data is 0.
[12/07 06:26:40     76s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:1745.5M, EPOCH TIME: 1765069000.803019
[12/07 06:26:40     76s] 
[12/07 06:26:40     76s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[12/07 06:26:40     76s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:1745.5M, EPOCH TIME: 1765069000.804696
[12/07 06:26:40     76s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1745.5M, EPOCH TIME: 1765069000.806160
[12/07 06:26:40     76s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1745.5M, EPOCH TIME: 1765069000.807652
[12/07 06:26:40     76s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.003, REAL:0.003, MEM:1745.5M, EPOCH TIME: 1765069000.810773
[12/07 06:26:40     76s] default core: bins with density > 0.750 = 32.42 % ( 83 / 256 )
[12/07 06:26:40     76s] Density distribution unevenness ratio = 5.707%
[12/07 06:26:40     76s] Density distribution unevenness ratio (U70) = 5.628%
[12/07 06:26:40     76s] Density distribution unevenness ratio (U80) = 0.365%
[12/07 06:26:40     76s] Density distribution unevenness ratio (U90) = 0.000%
[12/07 06:26:40     76s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.005, REAL:0.005, MEM:1745.5M, EPOCH TIME: 1765069000.810848
[12/07 06:26:40     76s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1745.5M, EPOCH TIME: 1765069000.810868
[12/07 06:26:40     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:40     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:40     76s] All LLGs are deleted
[12/07 06:26:40     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:40     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:40     76s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1745.5M, EPOCH TIME: 1765069000.816284
[12/07 06:26:40     76s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1745.5M, EPOCH TIME: 1765069000.816392
[12/07 06:26:40     76s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.006, MEM:1745.5M, EPOCH TIME: 1765069000.817080
[12/07 06:26:40     76s] *** Free Virtual Timing Model ...(mem=1745.5M)
[12/07 06:26:40     76s] <CMD> setDelayCalMode -engine aae
[12/07 06:26:40     76s] <CMD> all_setup_analysis_views
[12/07 06:26:40     76s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 06:26:40     76s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/07 06:26:40     76s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/07 06:26:40     76s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/07 06:26:40     76s] <CMD> get_ccopt_clock_trees *
[12/07 06:26:40     76s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/07 06:26:40     76s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/07 06:26:40     76s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/07 06:26:40     76s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/07 06:26:40     76s] <CMD> getPlaceMode -quiet -timingEffort
[12/07 06:26:40     76s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/07 06:26:40     76s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[12/07 06:26:40     76s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/07 06:26:40     76s] **INFO: Enable pre-place timing setting for timing analysis
[12/07 06:26:40     76s] Set Using Default Delay Limit as 101.
[12/07 06:26:40     76s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/07 06:26:40     76s] <CMD> set delaycal_use_default_delay_limit 101
[12/07 06:26:40     76s] Set Default Net Delay as 0 ps.
[12/07 06:26:40     76s] <CMD> set delaycal_default_net_delay 0
[12/07 06:26:40     76s] Set Default Net Load as 0 pF. 
[12/07 06:26:40     76s] <CMD> set delaycal_default_net_load 0
[12/07 06:26:40     76s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/07 06:26:40     76s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/07 06:26:40     76s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/07 06:26:40     76s] <CMD> getAnalysisMode -checkType -quiet
[12/07 06:26:40     76s] <CMD> buildTimingGraph
[12/07 06:26:40     76s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/07 06:26:40     76s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/07 06:26:40     76s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/07 06:26:40     76s] **INFO: Analyzing IO path groups for slack adjustment
[12/07 06:26:40     76s] <CMD> get_global timing_enable_path_group_priority
[12/07 06:26:40     76s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/07 06:26:40     76s] <CMD> set_global timing_enable_path_group_priority false
[12/07 06:26:40     76s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/07 06:26:40     76s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/07 06:26:40     76s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/07 06:26:40     76s] <CMD> group_path -name in2reg_tmp.1158684 -from {0x22 0x25} -to 0x26 -ignore_source_of_trigger_arc
[12/07 06:26:40     76s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/07 06:26:40     76s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/07 06:26:40     76s] <CMD> group_path -name in2out_tmp.1158684 -from {0x29 0x2c} -to 0x2d -ignore_source_of_trigger_arc
[12/07 06:26:40     76s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/07 06:26:40     76s] <CMD> group_path -name reg2reg_tmp.1158684 -from 0x2f -to 0x30
[12/07 06:26:40     76s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/07 06:26:40     76s] <CMD> group_path -name reg2out_tmp.1158684 -from 0x33 -to 0x34
[12/07 06:26:41     77s] <CMD> setPathGroupOptions reg2reg_tmp.1158684 -effortLevel high
[12/07 06:26:41     77s] Effort level <high> specified for reg2reg_tmp.1158684 path_group
[12/07 06:26:41     77s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 06:26:41     77s] #################################################################################
[12/07 06:26:41     77s] # Design Stage: PreRoute
[12/07 06:26:41     77s] # Design Name: integrator_chain_with_downsampler_comb_nohold_with_fir128
[12/07 06:26:41     77s] # Design Mode: 90nm
[12/07 06:26:41     77s] # Analysis Mode: MMMC Non-OCV 
[12/07 06:26:41     77s] # Parasitics Mode: No SPEF/RCDB 
[12/07 06:26:41     77s] # Signoff Settings: SI Off 
[12/07 06:26:41     77s] #################################################################################
[12/07 06:26:41     77s] Calculate delays in Single mode...
[12/07 06:26:41     77s] Topological Sorting (REAL = 0:00:00.0, MEM = 1735.8M, InitMEM = 1735.8M)
[12/07 06:26:41     77s] Start delay calculation (fullDC) (1 T). (MEM=1735.79)
[12/07 06:26:41     77s] End AAE Lib Interpolated Model. (MEM=1747.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 06:26:42     78s] Total number of fetched objects 16314
[12/07 06:26:42     78s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 06:26:42     78s] End delay calculation. (MEM=1771 CPU=0:00:01.0 REAL=0:00:01.0)
[12/07 06:26:42     78s] End delay calculation (fullDC). (MEM=1771 CPU=0:00:01.2 REAL=0:00:01.0)
[12/07 06:26:42     78s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1771.0M) ***
[12/07 06:26:42     78s] <CMD> reset_path_group -name reg2out_tmp.1158684
[12/07 06:26:42     78s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/07 06:26:42     78s] <CMD> reset_path_group -name in2reg_tmp.1158684
[12/07 06:26:42     78s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/07 06:26:42     78s] <CMD> reset_path_group -name in2out_tmp.1158684
[12/07 06:26:42     78s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/07 06:26:42     78s] <CMD> reset_path_group -name reg2reg_tmp.1158684
[12/07 06:26:42     78s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/07 06:26:42     78s] **INFO: Disable pre-place timing setting for timing analysis
[12/07 06:26:42     78s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/07 06:26:42     78s] Set Using Default Delay Limit as 1000.
[12/07 06:26:42     78s] <CMD> set delaycal_use_default_delay_limit 1000
[12/07 06:26:42     78s] Set Default Net Delay as 1000 ps.
[12/07 06:26:42     78s] <CMD> set delaycal_default_net_delay 1000ps
[12/07 06:26:42     78s] Set Default Net Load as 0.5 pF. 
[12/07 06:26:42     78s] <CMD> set delaycal_default_net_load 0.5pf
[12/07 06:26:42     78s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/07 06:26:42     78s] <CMD> all_setup_analysis_views
[12/07 06:26:42     78s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/07 06:26:42     78s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 06:26:42     78s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/07 06:26:42     78s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/07 06:26:42     78s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/07 06:26:42     78s] <CMD> setPlaceMode -reset -improveWithPsp
[12/07 06:26:42     78s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/07 06:26:42     78s] <CMD> getPlaceMode -congRepair -quiet
[12/07 06:26:42     78s] <CMD> getPlaceMode -fp -quiet
[12/07 06:26:42     78s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/07 06:26:42     78s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/07 06:26:42     78s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/07 06:26:42     78s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/07 06:26:42     78s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[12/07 06:26:42     78s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/07 06:26:42     78s] <CMD> getPlaceMode -quickCTS -quiet
[12/07 06:26:42     78s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/07 06:26:42     78s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[12/07 06:26:42     78s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[12/07 06:26:42     78s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[12/07 06:26:42     78s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/07 06:26:42     78s] <CMD> congRepair
[12/07 06:26:42     78s] Info: Disable timing driven in postCTS congRepair.
[12/07 06:26:42     78s] 
[12/07 06:26:42     78s] Starting congRepair ...
[12/07 06:26:42     78s] User Input Parameters:
[12/07 06:26:42     78s] - Congestion Driven    : On
[12/07 06:26:42     78s] - Timing Driven        : Off
[12/07 06:26:42     78s] - Area-Violation Based : On
[12/07 06:26:42     78s] - Start Rollback Level : -5
[12/07 06:26:42     78s] - Legalized            : On
[12/07 06:26:42     78s] - Window Based         : Off
[12/07 06:26:42     78s] - eDen incr mode       : Off
[12/07 06:26:42     78s] - Small incr mode      : Off
[12/07 06:26:42     78s] 
[12/07 06:26:42     78s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1761.5M, EPOCH TIME: 1765069002.877935
[12/07 06:26:42     78s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.007, REAL:0.007, MEM:1761.5M, EPOCH TIME: 1765069002.884563
[12/07 06:26:42     78s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1761.5M, EPOCH TIME: 1765069002.884627
[12/07 06:26:42     78s] Starting Early Global Route congestion estimation: mem = 1761.5M
[12/07 06:26:42     78s] (I)      ==================== Layers =====================
[12/07 06:26:42     78s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 06:26:42     78s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 06:26:42     78s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 06:26:42     78s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 06:26:42     78s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[12/07 06:26:42     78s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 06:26:42     78s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[12/07 06:26:42     78s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 06:26:42     78s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[12/07 06:26:42     78s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 06:26:42     78s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[12/07 06:26:42     78s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 06:26:42     78s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[12/07 06:26:42     78s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 06:26:42     78s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 06:26:42     78s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 06:26:42     78s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 06:26:42     78s] (I)      Started Import and model ( Curr Mem: 1761.48 MB )
[12/07 06:26:42     78s] (I)      Default pattern map key = integrator_chain_with_downsampler_comb_nohold_with_fir128_default.
[12/07 06:26:42     78s] (I)      == Non-default Options ==
[12/07 06:26:42     78s] (I)      Maximum routing layer                              : 6
[12/07 06:26:42     78s] (I)      Number of threads                                  : 1
[12/07 06:26:42     78s] (I)      Use non-blocking free Dbs wires                    : false
[12/07 06:26:42     78s] (I)      Method to set GCell size                           : row
[12/07 06:26:42     78s] (I)      Counted 1033 PG shapes. We will not process PG shapes layer by layer.
[12/07 06:26:42     78s] (I)      Use row-based GCell size
[12/07 06:26:42     78s] (I)      Use row-based GCell align
[12/07 06:26:42     78s] (I)      layer 0 area = 0
[12/07 06:26:42     78s] (I)      layer 1 area = 0
[12/07 06:26:42     78s] (I)      layer 2 area = 0
[12/07 06:26:42     78s] (I)      layer 3 area = 0
[12/07 06:26:42     78s] (I)      layer 4 area = 0
[12/07 06:26:42     78s] (I)      layer 5 area = 0
[12/07 06:26:42     78s] (I)      GCell unit size   : 10080
[12/07 06:26:42     78s] (I)      GCell multiplier  : 1
[12/07 06:26:42     78s] (I)      GCell row height  : 10080
[12/07 06:26:42     78s] (I)      Actual row height : 10080
[12/07 06:26:42     78s] (I)      GCell align ref   : 40920 40320
[12/07 06:26:42     78s] [NR-eGR] Track table information for default rule: 
[12/07 06:26:42     78s] [NR-eGR] Metal1 has single uniform track structure
[12/07 06:26:42     78s] [NR-eGR] Metal2 has single uniform track structure
[12/07 06:26:42     78s] [NR-eGR] Metal3 has single uniform track structure
[12/07 06:26:42     78s] [NR-eGR] Metal4 has single uniform track structure
[12/07 06:26:42     78s] [NR-eGR] Metal5 has single uniform track structure
[12/07 06:26:42     78s] [NR-eGR] Metal6 has single uniform track structure
[12/07 06:26:42     78s] (I)      ============== Default via ===============
[12/07 06:26:42     78s] (I)      +---+------------------+-----------------+
[12/07 06:26:42     78s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/07 06:26:42     78s] (I)      +---+------------------+-----------------+
[12/07 06:26:42     78s] (I)      | 1 |    1  via1       |    1  via1      |
[12/07 06:26:42     78s] (I)      | 2 |    2  via2       |    2  via2      |
[12/07 06:26:42     78s] (I)      | 3 |    3  via3       |    3  via3      |
[12/07 06:26:42     78s] (I)      | 4 |    4  via4       |    4  via4      |
[12/07 06:26:42     78s] (I)      | 5 |    5  via5       |    5  via5      |
[12/07 06:26:42     78s] (I)      +---+------------------+-----------------+
[12/07 06:26:42     78s] [NR-eGR] Read 1979 PG shapes
[12/07 06:26:42     78s] [NR-eGR] Read 0 clock shapes
[12/07 06:26:42     78s] [NR-eGR] Read 0 other shapes
[12/07 06:26:42     78s] [NR-eGR] #Routing Blockages  : 0
[12/07 06:26:42     78s] [NR-eGR] #Instance Blockages : 0
[12/07 06:26:42     78s] [NR-eGR] #PG Blockages       : 1979
[12/07 06:26:42     78s] [NR-eGR] #Halo Blockages     : 0
[12/07 06:26:42     78s] [NR-eGR] #Boundary Blockages : 0
[12/07 06:26:42     78s] [NR-eGR] #Clock Blockages    : 0
[12/07 06:26:42     78s] [NR-eGR] #Other Blockages    : 0
[12/07 06:26:42     78s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 06:26:42     78s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 06:26:42     78s] [NR-eGR] Read 16199 nets ( ignored 0 )
[12/07 06:26:42     78s] (I)      early_global_route_priority property id does not exist.
[12/07 06:26:42     78s] (I)      Read Num Blocks=1979  Num Prerouted Wires=0  Num CS=0
[12/07 06:26:42     78s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[12/07 06:26:42     78s] (I)      Layer 2 (H) : #blockages 990 : #preroutes 0
[12/07 06:26:42     78s] (I)      Layer 3 (V) : #blockages 989 : #preroutes 0
[12/07 06:26:42     78s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[12/07 06:26:42     78s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/07 06:26:42     78s] (I)      Number of ignored nets                =      0
[12/07 06:26:42     78s] (I)      Number of connected nets              =      0
[12/07 06:26:42     78s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 06:26:42     78s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 06:26:42     78s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 06:26:42     78s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 06:26:42     78s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 06:26:42     78s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 06:26:42     78s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 06:26:42     78s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 06:26:42     78s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 06:26:42     78s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 06:26:42     78s] (I)      Ndr track 0 does not exist
[12/07 06:26:42     78s] (I)      ---------------------Grid Graph Info--------------------
[12/07 06:26:42     78s] (I)      Routing area        : (0, 0) - (1630200, 1612800)
[12/07 06:26:42     78s] (I)      Core area           : (40920, 40320) - (1589280, 1572480)
[12/07 06:26:42     78s] (I)      Site width          :  1320  (dbu)
[12/07 06:26:42     78s] (I)      Row height          : 10080  (dbu)
[12/07 06:26:42     78s] (I)      GCell row height    : 10080  (dbu)
[12/07 06:26:42     78s] (I)      GCell width         : 10080  (dbu)
[12/07 06:26:42     78s] (I)      GCell height        : 10080  (dbu)
[12/07 06:26:42     78s] (I)      Grid                :   162   160     6
[12/07 06:26:42     78s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/07 06:26:42     78s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[12/07 06:26:42     78s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[12/07 06:26:42     78s] (I)      Default wire width  :   460   560   560   560   560   880
[12/07 06:26:42     78s] (I)      Default wire space  :   460   560   560   560   560   920
[12/07 06:26:42     78s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/07 06:26:42     78s] (I)      Default pitch size  :   920  1320  1120  1320  1120  1980
[12/07 06:26:42     78s] (I)      First track coord   :   560   660   560   660   560  1980
[12/07 06:26:42     78s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[12/07 06:26:42     78s] (I)      Total num of tracks :  1440  1235  1440  1235  1440   823
[12/07 06:26:42     78s] (I)      Num of masks        :     1     1     1     1     1     1
[12/07 06:26:42     78s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/07 06:26:42     78s] (I)      --------------------------------------------------------
[12/07 06:26:42     78s] 
[12/07 06:26:42     78s] [NR-eGR] ============ Routing rule table ============
[12/07 06:26:42     78s] [NR-eGR] Rule id: 0  Nets: 16199
[12/07 06:26:42     78s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 06:26:42     78s] (I)                    Layer     2     3     4     5     6 
[12/07 06:26:42     78s] (I)                    Pitch  1320  1120  1320  1120  1980 
[12/07 06:26:42     78s] (I)             #Used tracks     1     1     1     1     1 
[12/07 06:26:42     78s] (I)       #Fully used tracks     1     1     1     1     1 
[12/07 06:26:42     78s] [NR-eGR] ========================================
[12/07 06:26:42     78s] [NR-eGR] 
[12/07 06:26:42     78s] (I)      =============== Blocked Tracks ===============
[12/07 06:26:42     78s] (I)      +-------+---------+----------+---------------+
[12/07 06:26:42     78s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 06:26:42     78s] (I)      +-------+---------+----------+---------------+
[12/07 06:26:42     78s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 06:26:42     78s] (I)      |     2 |  197600 |        0 |         0.00% |
[12/07 06:26:42     78s] (I)      |     3 |  233280 |    90264 |        38.69% |
[12/07 06:26:42     78s] (I)      |     4 |  197600 |    76131 |        38.53% |
[12/07 06:26:42     78s] (I)      |     5 |  233280 |        0 |         0.00% |
[12/07 06:26:42     78s] (I)      |     6 |  131680 |        0 |         0.00% |
[12/07 06:26:42     78s] (I)      +-------+---------+----------+---------------+
[12/07 06:26:42     78s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1761.48 MB )
[12/07 06:26:42     78s] (I)      Reset routing kernel
[12/07 06:26:42     78s] (I)      Started Global Routing ( Curr Mem: 1761.48 MB )
[12/07 06:26:42     78s] (I)      totalPins=60447  totalGlobalPin=56553 (93.56%)
[12/07 06:26:42     78s] (I)      total 2D Cap : 888968 = (409583 H, 479385 V)
[12/07 06:26:42     78s] [NR-eGR] Layer group 1: route 16199 net(s) in layer range [2, 6]
[12/07 06:26:42     78s] (I)      
[12/07 06:26:42     78s] (I)      ============  Phase 1a Route ============
[12/07 06:26:42     78s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 06:26:42     78s] (I)      Usage: 150932 = (75915 H, 75017 V) = (18.53% H, 15.65% V) = (3.826e+05um H, 3.781e+05um V)
[12/07 06:26:43     78s] (I)      
[12/07 06:26:43     78s] (I)      ============  Phase 1b Route ============
[12/07 06:26:43     78s] (I)      Usage: 150980 = (75936 H, 75044 V) = (18.54% H, 15.65% V) = (3.827e+05um H, 3.782e+05um V)
[12/07 06:26:43     78s] (I)      Overflow of layer group 1: 0.20% H + 0.07% V. EstWL: 7.609392e+05um
[12/07 06:26:43     78s] (I)      Congestion metric : 0.20%H 0.07%V, 0.27%HV
[12/07 06:26:43     78s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 06:26:43     78s] (I)      
[12/07 06:26:43     78s] (I)      ============  Phase 1c Route ============
[12/07 06:26:43     78s] (I)      Level2 Grid: 33 x 32
[12/07 06:26:43     78s] (I)      Usage: 150980 = (75936 H, 75044 V) = (18.54% H, 15.65% V) = (3.827e+05um H, 3.782e+05um V)
[12/07 06:26:43     78s] (I)      
[12/07 06:26:43     78s] (I)      ============  Phase 1d Route ============
[12/07 06:26:43     78s] (I)      Usage: 151064 = (75987 H, 75077 V) = (18.55% H, 15.66% V) = (3.830e+05um H, 3.784e+05um V)
[12/07 06:26:43     78s] (I)      
[12/07 06:26:43     78s] (I)      ============  Phase 1e Route ============
[12/07 06:26:43     78s] (I)      Usage: 151064 = (75987 H, 75077 V) = (18.55% H, 15.66% V) = (3.830e+05um H, 3.784e+05um V)
[12/07 06:26:43     78s] [NR-eGR] Early Global Route overflow of layer group 1: 0.16% H + 0.03% V. EstWL: 7.613626e+05um
[12/07 06:26:43     78s] (I)      
[12/07 06:26:43     78s] (I)      ============  Phase 1l Route ============
[12/07 06:26:43     78s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 06:26:43     78s] (I)      Layer  2:     196365     71852       106           0      196697    ( 0.00%) 
[12/07 06:26:43     78s] (I)      Layer  3:     180849     47137       801           0      231840    ( 0.00%) 
[12/07 06:26:43     78s] (I)      Layer  4:     153319     24122       406           0      196697    ( 0.00%) 
[12/07 06:26:43     78s] (I)      Layer  5:     231840     39916        43           0      231840    ( 0.00%) 
[12/07 06:26:43     78s] (I)      Layer  6:     130857     12769         5           0      131132    ( 0.00%) 
[12/07 06:26:43     78s] (I)      Total:        893230    195796      1361           0      988205    ( 0.00%) 
[12/07 06:26:43     78s] (I)      
[12/07 06:26:43     78s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 06:26:43     78s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/07 06:26:43     78s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/07 06:26:43     78s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[12/07 06:26:43     78s] [NR-eGR] --------------------------------------------------------------------------------
[12/07 06:26:43     78s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 06:26:43     78s] [NR-eGR]  Metal2 ( 2)        81( 0.31%)         3( 0.01%)         0( 0.00%)   ( 0.33%) 
[12/07 06:26:43     78s] [NR-eGR]  Metal3 ( 3)       551( 2.14%)        39( 0.15%)         1( 0.00%)   ( 2.29%) 
[12/07 06:26:43     78s] [NR-eGR]  Metal4 ( 4)       305( 1.18%)        12( 0.05%)         0( 0.00%)   ( 1.23%) 
[12/07 06:26:43     78s] [NR-eGR]  Metal5 ( 5)        25( 0.10%)         3( 0.01%)         0( 0.00%)   ( 0.11%) 
[12/07 06:26:43     78s] [NR-eGR]  Metal6 ( 6)         5( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[12/07 06:26:43     78s] [NR-eGR] --------------------------------------------------------------------------------
[12/07 06:26:43     78s] [NR-eGR]        Total       967( 0.75%)        57( 0.04%)         1( 0.00%)   ( 0.80%) 
[12/07 06:26:43     78s] [NR-eGR] 
[12/07 06:26:43     78s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1769.48 MB )
[12/07 06:26:43     78s] (I)      total 2D Cap : 899242 = (416133 H, 483109 V)
[12/07 06:26:43     78s] [NR-eGR] Overflow after Early Global Route 0.10% H + 0.02% V
[12/07 06:26:43     78s] Early Global Route congestion estimation runtime: 0.22 seconds, mem = 1769.5M
[12/07 06:26:43     78s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.223, REAL:0.223, MEM:1769.5M, EPOCH TIME: 1765069003.108080
[12/07 06:26:43     78s] OPERPROF: Starting HotSpotCal at level 1, MEM:1769.5M, EPOCH TIME: 1765069003.108106
[12/07 06:26:43     78s] [hotspot] +------------+---------------+---------------+
[12/07 06:26:43     78s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 06:26:43     78s] [hotspot] +------------+---------------+---------------+
[12/07 06:26:43     78s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 06:26:43     78s] [hotspot] +------------+---------------+---------------+
[12/07 06:26:43     78s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 06:26:43     78s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 06:26:43     78s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1769.5M, EPOCH TIME: 1765069003.109917
[12/07 06:26:43     78s] Skipped repairing congestion.
[12/07 06:26:43     78s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1769.5M, EPOCH TIME: 1765069003.109965
[12/07 06:26:43     78s] Starting Early Global Route wiring: mem = 1769.5M
[12/07 06:26:43     78s] (I)      ============= Track Assignment ============
[12/07 06:26:43     78s] (I)      Started Track Assignment (1T) ( Curr Mem: 1769.48 MB )
[12/07 06:26:43     78s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[12/07 06:26:43     78s] (I)      Run Multi-thread track assignment
[12/07 06:26:43     79s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1769.48 MB )
[12/07 06:26:43     79s] (I)      Started Export ( Curr Mem: 1769.48 MB )
[12/07 06:26:43     79s] [NR-eGR]                 Length (um)    Vias 
[12/07 06:26:43     79s] [NR-eGR] ------------------------------------
[12/07 06:26:43     79s] [NR-eGR]  Metal1  (1H)             0   60447 
[12/07 06:26:43     79s] [NR-eGR]  Metal2  (2V)        234251   81045 
[12/07 06:26:43     79s] [NR-eGR]  Metal3  (3H)        210424   13732 
[12/07 06:26:43     79s] [NR-eGR]  Metal4  (4V)         98387   10869 
[12/07 06:26:43     79s] [NR-eGR]  Metal5  (5H)        183337    2012 
[12/07 06:26:43     79s] [NR-eGR]  Metal6  (6V)         64991       0 
[12/07 06:26:43     79s] [NR-eGR] ------------------------------------
[12/07 06:26:43     79s] [NR-eGR]          Total       791390  168105 
[12/07 06:26:43     79s] [NR-eGR] --------------------------------------------------------------------------
[12/07 06:26:43     79s] [NR-eGR] Total half perimeter of net bounding box: 617632um
[12/07 06:26:43     79s] [NR-eGR] Total length: 791390um, number of vias: 168105
[12/07 06:26:43     79s] [NR-eGR] --------------------------------------------------------------------------
[12/07 06:26:43     79s] [NR-eGR] Total eGR-routed clock nets wire length: 40358um, number of vias: 12648
[12/07 06:26:43     79s] [NR-eGR] --------------------------------------------------------------------------
[12/07 06:26:43     79s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1769.48 MB )
[12/07 06:26:43     79s] Early Global Route wiring runtime: 0.25 seconds, mem = 1769.5M
[12/07 06:26:43     79s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.252, REAL:0.253, MEM:1769.5M, EPOCH TIME: 1765069003.363145
[12/07 06:26:43     79s] Tdgp not successfully inited but do clear! skip clearing
[12/07 06:26:43     79s] End of congRepair (cpu=0:00:00.5, real=0:00:01.0)
[12/07 06:26:43     79s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/07 06:26:43     79s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/07 06:26:43     79s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/07 06:26:43     79s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[12/07 06:26:43     79s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/07 06:26:43     79s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/07 06:26:43     79s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/07 06:26:43     79s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/07 06:26:43     79s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/07 06:26:43     79s] <CMD> all_setup_analysis_views
[12/07 06:26:43     79s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 06:26:43     79s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/07 06:26:43     79s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/07 06:26:43     79s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/07 06:26:43     79s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/07 06:26:43     79s] <CMD> getPlaceMode -quiet -timingEffort
[12/07 06:26:43     79s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/07 06:26:43     79s] *** Finishing placeDesign default flow ***
[12/07 06:26:43     79s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/07 06:26:43     79s] **placeDesign ... cpu = 0: 1: 4, real = 0: 1: 5, mem = 1712.5M **
[12/07 06:26:43     79s] <CMD> getPlaceMode -trimView -quiet
[12/07 06:26:43     79s] <CMD> getOptMode -quiet -viewOptPolishing
[12/07 06:26:43     79s] <CMD> getOptMode -quiet -fastViewOpt
[12/07 06:26:43     79s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/07 06:26:43     79s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[12/07 06:26:43     79s] Tdgp not successfully inited but do clear! skip clearing
[12/07 06:26:43     79s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/07 06:26:43     79s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 06:26:43     79s] <CMD> setExtractRCMode -engine preRoute
[12/07 06:26:43     79s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/07 06:26:43     79s] <CMD> setPlaceMode -reset -ignoreScan
[12/07 06:26:43     79s] <CMD> setPlaceMode -reset -repairPlace
[12/07 06:26:43     79s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/07 06:26:43     79s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[12/07 06:26:43     79s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/07 06:26:43     79s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/07 06:26:43     79s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/07 06:26:43     79s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 06:26:43     79s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/07 06:26:43     79s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/07 06:26:43     79s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/07 06:26:43     79s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[12/07 06:26:43     79s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/07 06:26:43     79s] <CMD> getPlaceMode -quiet -clusterMode
[12/07 06:26:43     79s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/07 06:26:43     79s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/07 06:26:43     79s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/07 06:26:43     79s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/07 06:26:43     79s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/07 06:26:43     79s] <CMD> getPlaceMode -fp -quiet
[12/07 06:26:43     79s] <CMD> getPlaceMode -fastfp -quiet
[12/07 06:26:43     79s] <CMD> getPlaceMode -doRPlace -quiet
[12/07 06:26:43     79s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/07 06:26:43     79s] <CMD> getPlaceMode -quickCTS -quiet
[12/07 06:26:43     79s] <CMD> set spgFlowInInitialPlace 0
[12/07 06:26:43     79s] <CMD> getPlaceMode -user -maxRouteLayer
[12/07 06:26:43     79s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/07 06:26:43     79s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/07 06:26:43     79s] <CMD> getDesignMode -quiet -flowEffort
[12/07 06:26:43     79s] <CMD> report_message -end_cmd
[12/07 06:26:43     79s] 
[12/07 06:26:43     79s] *** Summary of all messages that are not suppressed in this session:
[12/07 06:26:43     79s] Severity  ID               Count  Summary                                  
[12/07 06:26:43     79s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/07 06:26:43     79s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/07 06:26:43     79s] *** Message Summary: 3 warning(s), 0 error(s)
[12/07 06:26:43     79s] 
[12/07 06:26:43     79s] <CMD> um::create_snapshot -name final -auto min
[12/07 06:26:43     79s] <CMD> um::pop_snapshot_stack
[12/07 06:26:43     79s] <CMD> um::create_snapshot -name place_design
[12/07 06:26:43     79s] *** placeDesign #1 [finish] : cpu/real = 0:01:03.6/0:01:04.8 (1.0), totSession cpu/real = 0:01:19.3/0:01:20.9 (1.0), mem = 1712.5M
[12/07 06:26:43     79s] 
[12/07 06:26:43     79s] =============================================================================================
[12/07 06:26:43     79s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[12/07 06:26:43     79s] =============================================================================================
[12/07 06:26:43     79s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 06:26:43     79s] ---------------------------------------------------------------------------------------------
[12/07 06:26:43     79s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 06:26:43     79s] [ TimingUpdate           ]     12   0:00:02.0  (   3.1 % )     0:00:02.0 /  0:00:02.0    1.0
[12/07 06:26:43     79s] [ FullDelayCalc          ]      9   0:00:08.3  (  12.8 % )     0:00:08.3 /  0:00:08.3    1.0
[12/07 06:26:43     79s] [ MISC                   ]          0:00:54.4  (  84.0 % )     0:00:54.4 /  0:00:53.2    1.0
[12/07 06:26:43     79s] ---------------------------------------------------------------------------------------------
[12/07 06:26:43     79s]  placeDesign #1 TOTAL               0:01:04.8  ( 100.0 % )     0:01:04.8 /  0:01:03.6    1.0
[12/07 06:26:43     79s] ---------------------------------------------------------------------------------------------
[12/07 06:26:43     79s] 
[12/07 06:26:43     79s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 06:26:43     79s] <CMD> routeDesign
[12/07 06:26:43     79s] #% Begin routeDesign (date=12/07 06:26:43, mem=1580.1M)
[12/07 06:26:43     79s] ### Time Record (routeDesign) is installed.
[12/07 06:26:43     79s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1580.12 (MB), peak = 1674.20 (MB)
[12/07 06:26:43     79s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/07 06:26:43     79s] #**INFO: setDesignMode -flowEffort standard
[12/07 06:26:43     79s] #**INFO: setDesignMode -powerEffort none
[12/07 06:26:43     79s] **INFO: User settings:
[12/07 06:26:43     79s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/07 06:26:43     79s] setExtractRCMode -engine                       preRoute
[12/07 06:26:43     79s] setDelayCalMode -engine                        aae
[12/07 06:26:43     79s] setDelayCalMode -ignoreNetLoad                 false
[12/07 06:26:43     79s] 
[12/07 06:26:43     79s] #rc_typ has no qx tech file defined
[12/07 06:26:43     79s] #No active RC corner or QRC tech file is missing.
[12/07 06:26:43     79s] #**INFO: multi-cut via swapping will be performed after routing.
[12/07 06:26:43     79s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/07 06:26:43     79s] OPERPROF: Starting checkPlace at level 1, MEM:1712.5M, EPOCH TIME: 1765069003.442027
[12/07 06:26:43     79s] Processing tracks to init pin-track alignment.
[12/07 06:26:43     79s] z: 2, totalTracks: 1
[12/07 06:26:43     79s] z: 4, totalTracks: 1
[12/07 06:26:43     79s] z: 6, totalTracks: 1
[12/07 06:26:43     79s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 06:26:43     79s] All LLGs are deleted
[12/07 06:26:43     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:43     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:43     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1712.5M, EPOCH TIME: 1765069003.446814
[12/07 06:26:43     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1712.5M, EPOCH TIME: 1765069003.446965
[12/07 06:26:43     79s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1712.5M, EPOCH TIME: 1765069003.447260
[12/07 06:26:43     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:43     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:43     79s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1712.5M, EPOCH TIME: 1765069003.447620
[12/07 06:26:43     79s] Max number of tech site patterns supported in site array is 256.
[12/07 06:26:43     79s] Core basic site is tsm3site
[12/07 06:26:43     79s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1712.5M, EPOCH TIME: 1765069003.447932
[12/07 06:26:43     79s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 06:26:43     79s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 06:26:43     79s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.002, MEM:1712.5M, EPOCH TIME: 1765069003.449496
[12/07 06:26:43     79s] SiteArray: non-trimmed site array dimensions = 152 x 1173
[12/07 06:26:43     79s] SiteArray: use 974,848 bytes
[12/07 06:26:43     79s] SiteArray: current memory after site array memory allocation 1712.5M
[12/07 06:26:43     79s] SiteArray: FP blocked sites are writable
[12/07 06:26:43     79s] SiteArray: number of non floorplan blocked sites for llg default is 178296
[12/07 06:26:43     79s] Atter site array init, number of instance map data is 0.
[12/07 06:26:43     79s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:1712.5M, EPOCH TIME: 1765069003.452260
[12/07 06:26:43     79s] 
[12/07 06:26:43     79s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[12/07 06:26:43     79s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1712.5M, EPOCH TIME: 1765069003.452981
[12/07 06:26:43     79s] Begin checking placement ... (start mem=1712.5M, init mem=1712.5M)
[12/07 06:26:43     79s] Begin checking exclusive groups violation ...
[12/07 06:26:43     79s] There are 0 groups to check, max #box is 0, total #box is 0
[12/07 06:26:43     79s] Finished checking exclusive groups violations. Found 0 Vio.
[12/07 06:26:43     79s] 
[12/07 06:26:43     79s] Running CheckPlace using 1 thread in normal mode...
[12/07 06:26:43     79s] 
[12/07 06:26:43     79s] ...checkPlace normal is done!
[12/07 06:26:43     79s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1712.5M, EPOCH TIME: 1765069003.545313
[12/07 06:26:43     79s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:1712.5M, EPOCH TIME: 1765069003.551698
[12/07 06:26:43     79s] *info: Placed = 15934         
[12/07 06:26:43     79s] *info: Unplaced = 0           
[12/07 06:26:43     79s] Placement Density:69.92%(414686/593084)
[12/07 06:26:43     79s] Placement Density (including fixed std cells):69.92%(414686/593084)
[12/07 06:26:43     79s] All LLGs are deleted
[12/07 06:26:43     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15934).
[12/07 06:26:43     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:43     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1712.5M, EPOCH TIME: 1765069003.554729
[12/07 06:26:43     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1712.5M, EPOCH TIME: 1765069003.554873
[12/07 06:26:43     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:43     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 06:26:43     79s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1712.5M)
[12/07 06:26:43     79s] OPERPROF: Finished checkPlace at level 1, CPU:0.113, REAL:0.114, MEM:1712.5M, EPOCH TIME: 1765069003.555615
[12/07 06:26:43     79s] 
[12/07 06:26:43     79s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/07 06:26:43     79s] *** Changed status on (0) nets in Clock.
[12/07 06:26:43     79s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1712.5M) ***
[12/07 06:26:43     79s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[12/07 06:26:43     79s] % Begin globalDetailRoute (date=12/07 06:26:43, mem=1580.4M)
[12/07 06:26:43     79s] 
[12/07 06:26:43     79s] globalDetailRoute
[12/07 06:26:43     79s] 
[12/07 06:26:43     79s] #Start globalDetailRoute on Sun Dec  7 06:26:43 2025
[12/07 06:26:43     79s] #
[12/07 06:26:43     79s] ### Time Record (globalDetailRoute) is installed.
[12/07 06:26:43     79s] ### Time Record (Pre Callback) is installed.
[12/07 06:26:43     79s] ### Time Record (Pre Callback) is uninstalled.
[12/07 06:26:43     79s] ### Time Record (DB Import) is installed.
[12/07 06:26:43     79s] ### Time Record (Timing Data Generation) is installed.
[12/07 06:26:43     79s] #Generating timing data, please wait...
[12/07 06:26:43     79s] #16314 total nets, 16199 already routed, 16199 will ignore in trialRoute
[12/07 06:26:43     79s] ### run_trial_route starts on Sun Dec  7 06:26:43 2025 with memory = 1580.35 (MB), peak = 1674.20 (MB)
[12/07 06:26:43     79s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:43     79s] ### dump_timing_file starts on Sun Dec  7 06:26:43 2025 with memory = 1591.71 (MB), peak = 1674.20 (MB)
[12/07 06:26:43     79s] ### extractRC starts on Sun Dec  7 06:26:43 2025 with memory = 1591.71 (MB), peak = 1674.20 (MB)
[12/07 06:26:43     79s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 06:26:43     79s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/07 06:26:43     79s] {RT rc_typ 0 6 6 {5 0} 1}
[12/07 06:26:43     79s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:43     79s] #Dump tif for version 2.1
[12/07 06:26:44     80s] End AAE Lib Interpolated Model. (MEM=1728.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net comb2_valid. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ds_valid. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ds_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ds_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ds_out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ds_out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ds_out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ds_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ds_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ds_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ds_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ds_out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ds_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ds_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ds_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ds_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ds_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net ds_out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net y1_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:44     80s] **WARN: (IMPESI-3014):	The RC network is incomplete for net y1_out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 06:26:45     81s] Total number of fetched objects 16314
[12/07 06:26:45     81s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 06:26:45     81s] End delay calculation. (MEM=1767.83 CPU=0:00:01.4 REAL=0:00:01.0)
[12/07 06:26:47     83s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1587.41 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### dump_timing_file cpu:00:00:03, real:00:00:04, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] #Done generating timing data.
[12/07 06:26:47     83s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 06:26:47     83s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/07 06:26:47     83s] ### Net info: total nets: 17350
[12/07 06:26:47     83s] ### Net info: dirty nets: 0
[12/07 06:26:47     83s] ### Net info: marked as disconnected nets: 0
[12/07 06:26:47     83s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[12/07 06:26:47     83s] #num needed restored net=0
[12/07 06:26:47     83s] #need_extraction net=0 (total=17350)
[12/07 06:26:47     83s] ### Net info: fully routed nets: 0
[12/07 06:26:47     83s] ### Net info: trivial (< 2 pins) nets: 1151
[12/07 06:26:47     83s] ### Net info: unrouted nets: 16199
[12/07 06:26:47     83s] ### Net info: re-extraction nets: 0
[12/07 06:26:47     83s] ### Net info: ignored nets: 0
[12/07 06:26:47     83s] ### Net info: skip routing nets: 0
[12/07 06:26:47     83s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/07 06:26:47     83s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/07 06:26:47     83s] #Start reading timing information from file .timing_file_1158684.tif.gz ...
[12/07 06:26:47     83s] #Read in timing information for 207 ports, 15934 instances from timing file .timing_file_1158684.tif.gz.
[12/07 06:26:47     83s] ### import design signature (3): route=1005704453 fixed_route=1005704453 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1475585825 dirty_area=0 del_dirty_area=0 cell=27069257 placement=957380008 pin_access=1 inst_pattern=1
[12/07 06:26:47     83s] ### Time Record (DB Import) is uninstalled.
[12/07 06:26:47     83s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[12/07 06:26:47     83s] #RTESIG:78da95d24d4fc3300c0660cefc0a2bdba1481bc45ed326d721ae8026d8750a6bd6456a53
[12/07 06:26:47     83s] #       291f07fe3d91380d95763bfb89fddaca62b97fd901237c44b10e88fc80f0ba23e20a694d
[12/07 06:26:47     83s] #       9c974f84875cfadcb2fbc5f2edfd83948493ee8281e26b18ba1534df4ef7f6088d39e9d4
[12/07 06:26:47     83s] #       45082646ebda875f5e0a051c0aeba2698d5f410ac6ff2135df00ebf353fb9c228322449f
[12/07 06:26:47     83s] #       8ba31439a7cbe963084942f4e9ca8488e5e6262ef82d5ca86a3e71558b79542b0476b6ed
[12/07 06:26:47     83s] #       79e6465212b010b56bb46fb2352ef5ffc97c79373833a5287f8a8b85478d14c0a6736553
[12/07 06:26:47     83s] #       5dd1474d98bb1fd348d33b
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] ### Time Record (Data Preparation) is installed.
[12/07 06:26:47     83s] #RTESIG:78da95d23d4fc330100660667ec5c9ed10a4b6f8ae7162af45ac802a60ad0c71534b8923
[12/07 06:26:47     83s] #       f963e0df63c154149276bec7ef9d5e79b17c7fdc0323dca05807447e4078da137185b426
[12/07 06:26:47     83s] #       cecb7bc2431ebdedd8ed62f9fcf24a4ac25177c140f1310cdd0a9a2fa77bfb098d39ead4
[12/07 06:26:47     83s] #       45082646ebdabb5f5e0a051c0aeba2698d5f410ac6ff2135df02ebf353fb90228322449f
[12/07 06:26:47     83s] #       87a31439a7f3ed63084942f4e9c20b11cbed555cf06bb850d5fcc5552de651ad10d8c9b6
[12/07 06:26:47     83s] #       a7998ea42460216ad768df646b5ceaff93b979373833a91409603fd74d2fa6fc7bce9a19
[12/07 06:26:47     83s] #       353287cde5c8ea821c35616ebe01baf1dff0
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] ### Time Record (Data Preparation) is uninstalled.
[12/07 06:26:47     83s] ### Time Record (Global Routing) is installed.
[12/07 06:26:47     83s] ### Time Record (Global Routing) is uninstalled.
[12/07 06:26:47     83s] #Total number of trivial nets (e.g. < 2 pins) = 1151 (skipped).
[12/07 06:26:47     83s] #Total number of routable nets = 16199.
[12/07 06:26:47     83s] #Total number of nets in the design = 17350.
[12/07 06:26:47     83s] #16199 routable nets do not have any wires.
[12/07 06:26:47     83s] #16199 nets will be global routed.
[12/07 06:26:47     83s] ### Time Record (Data Preparation) is installed.
[12/07 06:26:47     83s] #Start routing data preparation on Sun Dec  7 06:26:47 2025
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] #Minimum voltage of a net in the design = 0.000.
[12/07 06:26:47     83s] #Maximum voltage of a net in the design = 1.800.
[12/07 06:26:47     83s] #Voltage range [0.000 - 1.800] has 17347 nets.
[12/07 06:26:47     83s] #Voltage range [0.000 - 0.000] has 2 nets.
[12/07 06:26:47     83s] #Voltage range [1.800 - 1.800] has 1 net.
[12/07 06:26:47     83s] #Build and mark too close pins for the same net.
[12/07 06:26:47     83s] ### Time Record (Cell Pin Access) is installed.
[12/07 06:26:47     83s] #Rebuild pin access data for design.
[12/07 06:26:47     83s] #Initial pin access analysis.
[12/07 06:26:47     83s] #Detail pin access analysis.
[12/07 06:26:47     83s] ### Time Record (Cell Pin Access) is uninstalled.
[12/07 06:26:47     83s] # Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[12/07 06:26:47     83s] # Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.61000
[12/07 06:26:47     83s] # Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/07 06:26:47     83s] # Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.61000
[12/07 06:26:47     83s] # Metal5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/07 06:26:47     83s] # Metal6       V   Track-Pitch = 0.99000    Line-2-Via Pitch = 0.95000
[12/07 06:26:47     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1605.20 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] #Regenerating Ggrids automatically.
[12/07 06:26:47     83s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
[12/07 06:26:47     83s] #Using automatically generated G-grids.
[12/07 06:26:47     83s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/07 06:26:47     83s] #Done routing data preparation.
[12/07 06:26:47     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1608.53 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] #Finished routing data preparation on Sun Dec  7 06:26:47 2025
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] #Cpu time = 00:00:00
[12/07 06:26:47     83s] #Elapsed time = 00:00:00
[12/07 06:26:47     83s] #Increased memory = 12.61 (MB)
[12/07 06:26:47     83s] #Total memory = 1608.53 (MB)
[12/07 06:26:47     83s] #Peak memory = 1674.20 (MB)
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] ### Time Record (Data Preparation) is uninstalled.
[12/07 06:26:47     83s] ### Time Record (Global Routing) is installed.
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] #Start global routing on Sun Dec  7 06:26:47 2025
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] #Start global routing initialization on Sun Dec  7 06:26:47 2025
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] #Number of eco nets is 0
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] #Start global routing data preparation on Sun Dec  7 06:26:47 2025
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] ### build_merged_routing_blockage_rect_list starts on Sun Dec  7 06:26:47 2025 with memory = 1608.53 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] #Start routing resource analysis on Sun Dec  7 06:26:47 2025
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] ### init_is_bin_blocked starts on Sun Dec  7 06:26:47 2025 with memory = 1608.53 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Dec  7 06:26:47 2025 with memory = 1609.61 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] ### adjust_flow_cap starts on Sun Dec  7 06:26:47 2025 with memory = 1609.97 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] ### adjust_flow_per_partial_route_obs starts on Sun Dec  7 06:26:47 2025 with memory = 1609.97 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] ### set_via_blocked starts on Sun Dec  7 06:26:47 2025 with memory = 1609.97 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] ### copy_flow starts on Sun Dec  7 06:26:47 2025 with memory = 1609.97 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] #Routing resource analysis is done on Sun Dec  7 06:26:47 2025
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] ### report_flow_cap starts on Sun Dec  7 06:26:47 2025 with memory = 1609.97 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] #  Resource Analysis:
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/07 06:26:47     83s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/07 06:26:47     83s] #  --------------------------------------------------------------
[12/07 06:26:47     83s] #  Metal1         H         222        1218        9312    77.08%
[12/07 06:26:47     83s] #  Metal2         V        1235           0        9312     0.00%
[12/07 06:26:47     83s] #  Metal3         H         784         656        9312    45.12%
[12/07 06:26:47     83s] #  Metal4         V         667         568        9312    45.59%
[12/07 06:26:47     83s] #  Metal5         H        1440           0        9312     0.00%
[12/07 06:26:47     83s] #  Metal6         V         823           0        9312     0.00%
[12/07 06:26:47     83s] #  --------------------------------------------------------------
[12/07 06:26:47     83s] #  Total                   5171      29.35%       55872    27.97%
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] ### analyze_m2_tracks starts on Sun Dec  7 06:26:47 2025 with memory = 1609.97 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] ### report_initial_resource starts on Sun Dec  7 06:26:47 2025 with memory = 1609.97 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] ### mark_pg_pins_accessibility starts on Sun Dec  7 06:26:47 2025 with memory = 1609.97 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] ### set_net_region starts on Sun Dec  7 06:26:47 2025 with memory = 1609.97 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] #Global routing data preparation is done on Sun Dec  7 06:26:47 2025
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1609.97 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] ### prepare_level starts on Sun Dec  7 06:26:47 2025 with memory = 1609.97 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### init level 1 starts on Sun Dec  7 06:26:47 2025 with memory = 1609.97 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] ### Level 1 hgrid = 97 X 96
[12/07 06:26:47     83s] ### init level 2 starts on Sun Dec  7 06:26:47 2025 with memory = 1609.97 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] ### Level 2 hgrid = 25 X 24  (large_net only)
[12/07 06:26:47     83s] ### prepare_level_flow starts on Sun Dec  7 06:26:47 2025 with memory = 1610.34 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### init_flow_edge starts on Sun Dec  7 06:26:47 2025 with memory = 1610.34 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] ### init_flow_edge starts on Sun Dec  7 06:26:47 2025 with memory = 1613.45 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] #Global routing initialization is done on Sun Dec  7 06:26:47 2025
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1613.45 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] #
[12/07 06:26:47     83s] ### routing large nets 
[12/07 06:26:47     83s] #start global routing iteration 1...
[12/07 06:26:47     83s] ### init_flow_edge starts on Sun Dec  7 06:26:47 2025 with memory = 1613.45 (MB), peak = 1674.20 (MB)
[12/07 06:26:47     83s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:47     83s] ### routing at level 2 (topmost level) iter 0
[12/07 06:26:48     84s] ### Uniform Hboxes (6x6)
[12/07 06:26:48     84s] ### routing at level 1 iter 0 for 0 hboxes
[12/07 06:26:48     84s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1633.76 (MB), peak = 1674.20 (MB)
[12/07 06:26:48     84s] #
[12/07 06:26:48     84s] #start global routing iteration 2...
[12/07 06:26:48     84s] ### init_flow_edge starts on Sun Dec  7 06:26:48 2025 with memory = 1633.76 (MB), peak = 1674.20 (MB)
[12/07 06:26:48     84s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:48     84s] ### cal_flow starts on Sun Dec  7 06:26:48 2025 with memory = 1633.76 (MB), peak = 1674.20 (MB)
[12/07 06:26:48     84s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:26:48     84s] ### routing at level 1 (topmost level) iter 0
[12/07 06:27:09    104s] ### measure_qor starts on Sun Dec  7 06:27:09 2025 with memory = 1676.81 (MB), peak = 1676.81 (MB)
[12/07 06:27:09    104s] ### measure_congestion starts on Sun Dec  7 06:27:09 2025 with memory = 1676.81 (MB), peak = 1676.81 (MB)
[12/07 06:27:09    104s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:09    104s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:09    104s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1660.86 (MB), peak = 1676.87 (MB)
[12/07 06:27:09    104s] #
[12/07 06:27:09    104s] #start global routing iteration 3...
[12/07 06:27:09    104s] ### routing at level 1 (topmost level) iter 1
[12/07 06:27:11    107s] ### measure_qor starts on Sun Dec  7 06:27:11 2025 with memory = 1671.68 (MB), peak = 1676.87 (MB)
[12/07 06:27:11    107s] ### measure_congestion starts on Sun Dec  7 06:27:11 2025 with memory = 1671.68 (MB), peak = 1676.87 (MB)
[12/07 06:27:11    107s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:11    107s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:11    107s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1653.36 (MB), peak = 1676.87 (MB)
[12/07 06:27:11    107s] #
[12/07 06:27:11    107s] ### route_end starts on Sun Dec  7 06:27:11 2025 with memory = 1653.36 (MB), peak = 1676.87 (MB)
[12/07 06:27:11    107s] #
[12/07 06:27:11    107s] #Total number of trivial nets (e.g. < 2 pins) = 1151 (skipped).
[12/07 06:27:11    107s] #Total number of routable nets = 16199.
[12/07 06:27:11    107s] #Total number of nets in the design = 17350.
[12/07 06:27:11    107s] #
[12/07 06:27:11    107s] #16199 routable nets have routed wires.
[12/07 06:27:11    107s] #
[12/07 06:27:11    107s] #Routed nets constraints summary:
[12/07 06:27:11    107s] #-----------------------------
[12/07 06:27:11    107s] #        Rules   Unconstrained  
[12/07 06:27:11    107s] #-----------------------------
[12/07 06:27:11    107s] #      Default           16199  
[12/07 06:27:11    107s] #-----------------------------
[12/07 06:27:11    107s] #        Total           16199  
[12/07 06:27:11    107s] #-----------------------------
[12/07 06:27:11    107s] #
[12/07 06:27:11    107s] #Routing constraints summary of the whole design:
[12/07 06:27:11    107s] #-----------------------------
[12/07 06:27:11    107s] #        Rules   Unconstrained  
[12/07 06:27:11    107s] #-----------------------------
[12/07 06:27:11    107s] #      Default           16199  
[12/07 06:27:11    107s] #-----------------------------
[12/07 06:27:11    107s] #        Total           16199  
[12/07 06:27:11    107s] #-----------------------------
[12/07 06:27:11    107s] #
[12/07 06:27:11    107s] ### adjust_flow_per_partial_route_obs starts on Sun Dec  7 06:27:11 2025 with memory = 1653.36 (MB), peak = 1676.87 (MB)
[12/07 06:27:11    107s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:11    107s] ### cal_base_flow starts on Sun Dec  7 06:27:11 2025 with memory = 1653.36 (MB), peak = 1676.87 (MB)
[12/07 06:27:11    107s] ### init_flow_edge starts on Sun Dec  7 06:27:11 2025 with memory = 1653.36 (MB), peak = 1676.87 (MB)
[12/07 06:27:11    107s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:11    107s] ### cal_flow starts on Sun Dec  7 06:27:11 2025 with memory = 1653.36 (MB), peak = 1676.87 (MB)
[12/07 06:27:11    107s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:11    107s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:11    107s] ### report_overcon starts on Sun Dec  7 06:27:11 2025 with memory = 1653.36 (MB), peak = 1676.87 (MB)
[12/07 06:27:11    107s] #
[12/07 06:27:11    107s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/07 06:27:11    107s] #
[12/07 06:27:11    107s] #                 OverCon       OverCon       OverCon       OverCon          
[12/07 06:27:11    107s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/07 06:27:11    107s] #     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon  Flow/Cap
[12/07 06:27:11    107s] #  ----------------------------------------------------------------------------------------
[12/07 06:27:11    107s] #  Metal1      189(5.02%)     54(1.43%)      5(0.13%)      0(0.00%)   (6.58%)     0.69  
[12/07 06:27:11    107s] #  Metal2      781(8.39%)    198(2.13%)     19(0.20%)      4(0.04%)   (10.8%)     0.73  
[12/07 06:27:11    107s] #  Metal3      398(4.96%)   1604(20.0%)    412(5.13%)     11(0.14%)   (30.2%)     0.70  
[12/07 06:27:11    107s] #  Metal4      774(9.55%)    124(1.53%)      7(0.09%)      0(0.00%)   (11.2%)     0.58  
[12/07 06:27:11    107s] #  Metal5       14(0.15%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.15%)     0.43  
[12/07 06:27:11    107s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.36  
[12/07 06:27:11    107s] #  ----------------------------------------------------------------------------------------
[12/07 06:27:11    107s] #     Total   2156(4.51%)   1980(4.14%)    443(0.93%)     15(0.03%)   (9.60%)
[12/07 06:27:11    107s] #
[12/07 06:27:11    107s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
[12/07 06:27:11    107s] #  Overflow after GR: 5.62% H + 3.99% V
[12/07 06:27:11    107s] #
[12/07 06:27:11    107s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:11    107s] ### cal_base_flow starts on Sun Dec  7 06:27:11 2025 with memory = 1653.36 (MB), peak = 1676.87 (MB)
[12/07 06:27:11    107s] ### init_flow_edge starts on Sun Dec  7 06:27:11 2025 with memory = 1653.36 (MB), peak = 1676.87 (MB)
[12/07 06:27:11    107s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:11    107s] ### cal_flow starts on Sun Dec  7 06:27:11 2025 with memory = 1653.36 (MB), peak = 1676.87 (MB)
[12/07 06:27:11    107s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:11    107s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:11    107s] ### generate_cong_map_content starts on Sun Dec  7 06:27:11 2025 with memory = 1653.36 (MB), peak = 1676.87 (MB)
[12/07 06:27:11    107s] ### Sync with Inovus CongMap starts on Sun Dec  7 06:27:11 2025 with memory = 1653.36 (MB), peak = 1676.87 (MB)
[12/07 06:27:11    107s] #Hotspot report including placement blocked areas
[12/07 06:27:11    107s] OPERPROF: Starting HotSpotCal at level 1, MEM:1772.9M, EPOCH TIME: 1765069031.975457
[12/07 06:27:11    107s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/07 06:27:11    107s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/07 06:27:11    107s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/07 06:27:11    107s] [hotspot] |   Metal1(H)    |              2.00 |             46.00 |   201.59   262.07   241.91   282.24 |
[12/07 06:27:11    107s] [hotspot] |   Metal2(V)    |              7.00 |            119.00 |   262.07   443.51   322.56   524.15 |
[12/07 06:27:11    107s] [hotspot] |   Metal3(H)    |            142.00 |            907.00 |   645.12    20.16   725.75   786.24 |
[12/07 06:27:11    107s] [hotspot] |   Metal4(V)    |             39.00 |             75.00 |    20.16   806.39   806.39   806.40 |
[12/07 06:27:11    107s] [hotspot] |   Metal5(H)    |              2.00 |              2.00 |   342.72   443.51   383.04   463.68 |
[12/07 06:27:11    107s] [hotspot] |   Metal6(V)    |              1.00 |              1.00 |   342.72   423.36   362.88   443.51 |
[12/07 06:27:11    107s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/07 06:27:11    107s] [hotspot] |      worst     | (Metal3)   142.00 | (Metal3)   907.00 |                                     |
[12/07 06:27:11    107s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/07 06:27:11    107s] [hotspot] |   all layers   |             44.00 |            144.00 |                                     |
[12/07 06:27:11    107s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/07 06:27:11    107s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 44.00, normalized total congestion hotspot area = 144.00 (area is in unit of 4 std-cell row bins)
[12/07 06:27:11    107s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 44.00/144.00 (area is in unit of 4 std-cell row bins)
[12/07 06:27:11    107s] [hotspot] max/total 44.00/144.00, big hotspot (>10) total 44.00
[12/07 06:27:11    107s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[12/07 06:27:11    107s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 06:27:11    107s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/07 06:27:11    107s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 06:27:11    107s] [hotspot] |  1  |   322.56   241.91   403.19   604.79 |       46.00   |
[12/07 06:27:11    107s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 06:27:11    107s] [hotspot] |  2  |   423.36    80.64   463.68   201.59 |        9.00   |
[12/07 06:27:11    107s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 06:27:11    107s] [hotspot] |  3  |   524.15   423.36   564.48   544.32 |        8.00   |
[12/07 06:27:11    107s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 06:27:11    107s] [hotspot] |  4  |   342.72    80.64   362.88   221.75 |        7.00   |
[12/07 06:27:11    107s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 06:27:11    107s] [hotspot] |  5  |   423.36   483.84   463.68   584.63 |        7.00   |
[12/07 06:27:11    107s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 06:27:11    107s] Top 5 hotspots total area: 77.00
[12/07 06:27:11    107s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.019, REAL:0.019, MEM:1772.9M, EPOCH TIME: 1765069031.994423
[12/07 06:27:11    107s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:11    107s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:11    107s] ### update starts on Sun Dec  7 06:27:11 2025 with memory = 1653.36 (MB), peak = 1676.87 (MB)
[12/07 06:27:12    107s] #Complete Global Routing.
[12/07 06:27:12    107s] #Total wire length = 1056082 um.
[12/07 06:27:12    107s] #Total half perimeter of net bounding box = 539219 um.
[12/07 06:27:12    107s] #Total wire length on LAYER Metal1 = 22705 um.
[12/07 06:27:12    107s] #Total wire length on LAYER Metal2 = 401386 um.
[12/07 06:27:12    107s] #Total wire length on LAYER Metal3 = 114568 um.
[12/07 06:27:12    107s] #Total wire length on LAYER Metal4 = 42244 um.
[12/07 06:27:12    107s] #Total wire length on LAYER Metal5 = 272488 um.
[12/07 06:27:12    107s] #Total wire length on LAYER Metal6 = 202692 um.
[12/07 06:27:12    107s] #Total number of vias = 132128
[12/07 06:27:12    107s] #Up-Via Summary (total 132128):
[12/07 06:27:12    107s] #           
[12/07 06:27:12    107s] #-----------------------
[12/07 06:27:12    107s] # Metal1          59110
[12/07 06:27:12    107s] # Metal2          32799
[12/07 06:27:12    107s] # Metal3          16550
[12/07 06:27:12    107s] # Metal4          15622
[12/07 06:27:12    107s] # Metal5           8047
[12/07 06:27:12    107s] #-----------------------
[12/07 06:27:12    107s] #                132128 
[12/07 06:27:12    107s] #
[12/07 06:27:12    107s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:12    107s] ### report_overcon starts on Sun Dec  7 06:27:12 2025 with memory = 1653.85 (MB), peak = 1676.87 (MB)
[12/07 06:27:12    107s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:12    107s] ### report_overcon starts on Sun Dec  7 06:27:12 2025 with memory = 1653.85 (MB), peak = 1676.87 (MB)
[12/07 06:27:12    107s] #Max overcon = 9 tracks.
[12/07 06:27:12    107s] #Total overcon = 9.60%.
[12/07 06:27:12    107s] #Worst layer Gcell overcon rate = 30.22%.
[12/07 06:27:12    107s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:12    107s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:12    107s] ### global_route design signature (6): route=1010732606 net_attr=1767429336
[12/07 06:27:12    107s] #
[12/07 06:27:12    107s] #Global routing statistics:
[12/07 06:27:12    107s] #Cpu time = 00:00:24
[12/07 06:27:12    107s] #Elapsed time = 00:00:24
[12/07 06:27:12    107s] #Increased memory = 44.96 (MB)
[12/07 06:27:12    107s] #Total memory = 1653.48 (MB)
[12/07 06:27:12    107s] #Peak memory = 1676.87 (MB)
[12/07 06:27:12    107s] #
[12/07 06:27:12    107s] #Finished global routing on Sun Dec  7 06:27:12 2025
[12/07 06:27:12    107s] #
[12/07 06:27:12    107s] #
[12/07 06:27:12    107s] ### Time Record (Global Routing) is uninstalled.
[12/07 06:27:12    107s] ### Time Record (Data Preparation) is installed.
[12/07 06:27:12    107s] ### Time Record (Data Preparation) is uninstalled.
[12/07 06:27:12    107s] ### track-assign external-init starts on Sun Dec  7 06:27:12 2025 with memory = 1652.57 (MB), peak = 1676.87 (MB)
[12/07 06:27:12    107s] ### Time Record (Track Assignment) is installed.
[12/07 06:27:12    107s] ### Time Record (Track Assignment) is uninstalled.
[12/07 06:27:12    107s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:12    107s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1652.57 (MB), peak = 1676.87 (MB)
[12/07 06:27:12    107s] ### track-assign engine-init starts on Sun Dec  7 06:27:12 2025 with memory = 1652.57 (MB), peak = 1676.87 (MB)
[12/07 06:27:12    107s] ### Time Record (Track Assignment) is installed.
[12/07 06:27:12    108s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:12    108s] ### track-assign core-engine starts on Sun Dec  7 06:27:12 2025 with memory = 1652.57 (MB), peak = 1676.87 (MB)
[12/07 06:27:12    108s] #Start Track Assignment.
[12/07 06:27:13    109s] #Done with 26842 horizontal wires in 3 hboxes and 39794 vertical wires in 3 hboxes.
[12/07 06:27:15    111s] #Done with 6813 horizontal wires in 3 hboxes and 10505 vertical wires in 3 hboxes.
[12/07 06:27:15    111s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[12/07 06:27:15    111s] #
[12/07 06:27:15    111s] #Track assignment summary:
[12/07 06:27:15    111s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/07 06:27:15    111s] #------------------------------------------------------------------------
[12/07 06:27:15    111s] # Metal1     20730.90 	  2.47%  	  0.00% 	  1.66%
[12/07 06:27:15    111s] # Metal2    389583.34 	  0.21%  	  0.00% 	  0.00%
[12/07 06:27:15    111s] # Metal3    105991.18 	  0.06%  	  0.00% 	  0.00%
[12/07 06:27:15    111s] # Metal4     38976.84 	  0.04%  	  0.00% 	  0.00%
[12/07 06:27:15    111s] # Metal5    265580.47 	  0.02%  	  0.00% 	  0.00%
[12/07 06:27:15    111s] # Metal6    201667.41 	  0.04%  	  0.00% 	  0.00%
[12/07 06:27:15    111s] #------------------------------------------------------------------------
[12/07 06:27:15    111s] # All     1022530.14  	  0.15% 	  0.00% 	  0.00%
[12/07 06:27:15    111s] #Complete Track Assignment.
[12/07 06:27:15    111s] #Total wire length = 1014773 um.
[12/07 06:27:15    111s] #Total half perimeter of net bounding box = 539219 um.
[12/07 06:27:15    111s] #Total wire length on LAYER Metal1 = 20632 um.
[12/07 06:27:15    111s] #Total wire length on LAYER Metal2 = 388157 um.
[12/07 06:27:15    111s] #Total wire length on LAYER Metal3 = 103062 um.
[12/07 06:27:15    111s] #Total wire length on LAYER Metal4 = 37847 um.
[12/07 06:27:15    111s] #Total wire length on LAYER Metal5 = 264619 um.
[12/07 06:27:15    111s] #Total wire length on LAYER Metal6 = 200456 um.
[12/07 06:27:15    111s] #Total number of vias = 132128
[12/07 06:27:15    111s] #Up-Via Summary (total 132128):
[12/07 06:27:15    111s] #           
[12/07 06:27:15    111s] #-----------------------
[12/07 06:27:15    111s] # Metal1          59110
[12/07 06:27:15    111s] # Metal2          32799
[12/07 06:27:15    111s] # Metal3          16550
[12/07 06:27:15    111s] # Metal4          15622
[12/07 06:27:15    111s] # Metal5           8047
[12/07 06:27:15    111s] #-----------------------
[12/07 06:27:15    111s] #                132128 
[12/07 06:27:15    111s] #
[12/07 06:27:15    111s] ### track_assign design signature (9): route=1597821693
[12/07 06:27:15    111s] ### track-assign core-engine cpu:00:00:04, real:00:00:04, mem:1.6 GB, peak:1.6 GB
[12/07 06:27:15    111s] ### Time Record (Track Assignment) is uninstalled.
[12/07 06:27:15    111s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1652.84 (MB), peak = 1676.87 (MB)
[12/07 06:27:15    111s] #
[12/07 06:27:15    111s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/07 06:27:15    111s] #Cpu time = 00:00:28
[12/07 06:27:15    111s] #Elapsed time = 00:00:29
[12/07 06:27:15    111s] #Increased memory = 57.25 (MB)
[12/07 06:27:15    111s] #Total memory = 1652.84 (MB)
[12/07 06:27:15    111s] #Peak memory = 1676.87 (MB)
[12/07 06:27:15    111s] ### Time Record (Detail Routing) is installed.
[12/07 06:27:16    111s] ### drc_pitch = 3160 ( 1.58000 um) drc_range = 1740 ( 0.87000 um) route_pitch = 2000 ( 1.00000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[12/07 06:27:16    111s] #
[12/07 06:27:16    111s] #Start Detail Routing..
[12/07 06:27:16    111s] #start initial detail routing ...
[12/07 06:27:16    111s] ### Design has 0 dirty nets, has valid drcs
[12/07 06:28:32    188s] ### Routing stats: routing = 100.00%
[12/07 06:28:32    188s] #   number of violations = 321
[12/07 06:28:32    188s] #
[12/07 06:28:32    188s] #    By Layer and Type :
[12/07 06:28:32    188s] #	         MetSpc    Short     Loop   Totals
[12/07 06:28:32    188s] #	Metal1        0        3        2        5
[12/07 06:28:32    188s] #	Metal2        0      286        0      286
[12/07 06:28:32    188s] #	Metal3        0       20        0       20
[12/07 06:28:32    188s] #	Metal4        0        2        0        2
[12/07 06:28:32    188s] #	Metal5        4        4        0        8
[12/07 06:28:32    188s] #	Totals        4      315        2      321
[12/07 06:28:32    188s] #cpu time = 00:01:16, elapsed time = 00:01:16, memory = 1673.83 (MB), peak = 1770.55 (MB)
[12/07 06:28:33    189s] #start 1st optimization iteration ...
[12/07 06:28:38    194s] ### Routing stats: routing = 100.00%
[12/07 06:28:38    194s] #   number of violations = 4
[12/07 06:28:38    194s] #
[12/07 06:28:38    194s] #    By Layer and Type :
[12/07 06:28:38    194s] #	          Short   Totals
[12/07 06:28:38    194s] #	Metal1        0        0
[12/07 06:28:38    194s] #	Metal2        3        3
[12/07 06:28:38    194s] #	Metal3        1        1
[12/07 06:28:38    194s] #	Totals        4        4
[12/07 06:28:38    194s] #    number of process antenna violations = 189
[12/07 06:28:38    194s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1689.09 (MB), peak = 1770.55 (MB)
[12/07 06:28:38    194s] #start 2nd optimization iteration ...
[12/07 06:28:38    194s] ### Routing stats: routing = 100.00%
[12/07 06:28:38    194s] #   number of violations = 0
[12/07 06:28:38    194s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1689.53 (MB), peak = 1770.55 (MB)
[12/07 06:28:38    194s] #Complete Detail Routing.
[12/07 06:28:39    194s] #Total wire length = 933182 um.
[12/07 06:28:39    194s] #Total half perimeter of net bounding box = 539219 um.
[12/07 06:28:39    194s] #Total wire length on LAYER Metal1 = 41527 um.
[12/07 06:28:39    194s] #Total wire length on LAYER Metal2 = 307875 um.
[12/07 06:28:39    194s] #Total wire length on LAYER Metal3 = 124137 um.
[12/07 06:28:39    194s] #Total wire length on LAYER Metal4 = 62915 um.
[12/07 06:28:39    194s] #Total wire length on LAYER Metal5 = 228622 um.
[12/07 06:28:39    194s] #Total wire length on LAYER Metal6 = 168105 um.
[12/07 06:28:39    194s] #Total number of vias = 133850
[12/07 06:28:39    194s] #Up-Via Summary (total 133850):
[12/07 06:28:39    194s] #           
[12/07 06:28:39    194s] #-----------------------
[12/07 06:28:39    194s] # Metal1          60931
[12/07 06:28:39    194s] # Metal2          37742
[12/07 06:28:39    194s] # Metal3          15899
[12/07 06:28:39    194s] # Metal4          13290
[12/07 06:28:39    194s] # Metal5           5988
[12/07 06:28:39    194s] #-----------------------
[12/07 06:28:39    194s] #                133850 
[12/07 06:28:39    194s] #
[12/07 06:28:39    194s] #Total number of DRC violations = 0
[12/07 06:28:39    194s] ### Time Record (Detail Routing) is uninstalled.
[12/07 06:28:39    194s] #Cpu time = 00:01:23
[12/07 06:28:39    194s] #Elapsed time = 00:01:23
[12/07 06:28:39    194s] #Increased memory = 36.69 (MB)
[12/07 06:28:39    194s] #Total memory = 1689.53 (MB)
[12/07 06:28:39    194s] #Peak memory = 1770.55 (MB)
[12/07 06:28:39    194s] ### Time Record (Antenna Fixing) is installed.
[12/07 06:28:39    194s] #
[12/07 06:28:39    194s] #start routing for process antenna violation fix ...
[12/07 06:28:39    194s] ### drc_pitch = 3160 ( 1.58000 um) drc_range = 1740 ( 0.87000 um) route_pitch = 2000 ( 1.00000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[12/07 06:28:42    197s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1696.04 (MB), peak = 1770.55 (MB)
[12/07 06:28:42    197s] #
[12/07 06:28:42    197s] #Total wire length = 933639 um.
[12/07 06:28:42    197s] #Total half perimeter of net bounding box = 539219 um.
[12/07 06:28:42    197s] #Total wire length on LAYER Metal1 = 41527 um.
[12/07 06:28:42    197s] #Total wire length on LAYER Metal2 = 307774 um.
[12/07 06:28:42    197s] #Total wire length on LAYER Metal3 = 124156 um.
[12/07 06:28:42    197s] #Total wire length on LAYER Metal4 = 63018 um.
[12/07 06:28:42    197s] #Total wire length on LAYER Metal5 = 228624 um.
[12/07 06:28:42    197s] #Total wire length on LAYER Metal6 = 168540 um.
[12/07 06:28:42    197s] #Total number of vias = 134226
[12/07 06:28:42    197s] #Up-Via Summary (total 134226):
[12/07 06:28:42    197s] #           
[12/07 06:28:42    197s] #-----------------------
[12/07 06:28:42    197s] # Metal1          60931
[12/07 06:28:42    197s] # Metal2          37800
[12/07 06:28:42    197s] # Metal3          15919
[12/07 06:28:42    197s] # Metal4          13290
[12/07 06:28:42    197s] # Metal5           6286
[12/07 06:28:42    197s] #-----------------------
[12/07 06:28:42    197s] #                134226 
[12/07 06:28:42    197s] #
[12/07 06:28:42    197s] #Total number of DRC violations = 0
[12/07 06:28:42    197s] #Total number of process antenna violations = 6
[12/07 06:28:42    197s] #Total number of net violated process antenna rule = 6
[12/07 06:28:42    197s] #
[12/07 06:28:42    197s] #
[12/07 06:28:42    197s] #start delete and reroute for process antenna violation fix ...
[12/07 06:28:47    203s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1697.20 (MB), peak = 1770.68 (MB)
[12/07 06:28:47    203s] #Total wire length = 934002 um.
[12/07 06:28:47    203s] #Total half perimeter of net bounding box = 539219 um.
[12/07 06:28:47    203s] #Total wire length on LAYER Metal1 = 41539 um.
[12/07 06:28:47    203s] #Total wire length on LAYER Metal2 = 308435 um.
[12/07 06:28:47    203s] #Total wire length on LAYER Metal3 = 124631 um.
[12/07 06:28:47    203s] #Total wire length on LAYER Metal4 = 63326 um.
[12/07 06:28:47    203s] #Total wire length on LAYER Metal5 = 228489 um.
[12/07 06:28:47    203s] #Total wire length on LAYER Metal6 = 167582 um.
[12/07 06:28:47    203s] #Total number of vias = 134301
[12/07 06:28:47    203s] #Up-Via Summary (total 134301):
[12/07 06:28:47    203s] #           
[12/07 06:28:47    203s] #-----------------------
[12/07 06:28:47    203s] # Metal1          60931
[12/07 06:28:47    203s] # Metal2          37842
[12/07 06:28:47    203s] # Metal3          15955
[12/07 06:28:47    203s] # Metal4          13333
[12/07 06:28:47    203s] # Metal5           6240
[12/07 06:28:47    203s] #-----------------------
[12/07 06:28:47    203s] #                134301 
[12/07 06:28:47    203s] #
[12/07 06:28:47    203s] #Total number of DRC violations = 0
[12/07 06:28:47    203s] #Total number of process antenna violations = 0
[12/07 06:28:47    203s] #Total number of net violated process antenna rule = 0
[12/07 06:28:47    203s] #
[12/07 06:28:48    204s] #
[12/07 06:28:48    204s] #Total wire length = 934002 um.
[12/07 06:28:48    204s] #Total half perimeter of net bounding box = 539219 um.
[12/07 06:28:48    204s] #Total wire length on LAYER Metal1 = 41539 um.
[12/07 06:28:48    204s] #Total wire length on LAYER Metal2 = 308435 um.
[12/07 06:28:48    204s] #Total wire length on LAYER Metal3 = 124631 um.
[12/07 06:28:48    204s] #Total wire length on LAYER Metal4 = 63326 um.
[12/07 06:28:48    204s] #Total wire length on LAYER Metal5 = 228489 um.
[12/07 06:28:48    204s] #Total wire length on LAYER Metal6 = 167582 um.
[12/07 06:28:48    204s] #Total number of vias = 134301
[12/07 06:28:48    204s] #Up-Via Summary (total 134301):
[12/07 06:28:48    204s] #           
[12/07 06:28:48    204s] #-----------------------
[12/07 06:28:48    204s] # Metal1          60931
[12/07 06:28:48    204s] # Metal2          37842
[12/07 06:28:48    204s] # Metal3          15955
[12/07 06:28:48    204s] # Metal4          13333
[12/07 06:28:48    204s] # Metal5           6240
[12/07 06:28:48    204s] #-----------------------
[12/07 06:28:48    204s] #                134301 
[12/07 06:28:48    204s] #
[12/07 06:28:48    204s] #Total number of DRC violations = 0
[12/07 06:28:48    204s] #Total number of process antenna violations = 0
[12/07 06:28:48    204s] #Total number of net violated process antenna rule = 0
[12/07 06:28:48    204s] #
[12/07 06:28:48    204s] ### Time Record (Antenna Fixing) is uninstalled.
[12/07 06:28:48    204s] ### Time Record (Post Route Via Swapping) is installed.
[12/07 06:28:48    204s] ### drc_pitch = 3160 ( 1.58000 um) drc_range = 1740 ( 0.87000 um) route_pitch = 2000 ( 1.00000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[12/07 06:28:48    204s] #
[12/07 06:28:48    204s] #Start Post Route via swapping...
[12/07 06:28:48    204s] #99.99% of area are rerouted by ECO routing.
[12/07 06:28:52    207s] #   number of violations = 0
[12/07 06:28:52    207s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1697.12 (MB), peak = 1770.68 (MB)
[12/07 06:28:52    207s] #CELL_VIEW integrator_chain_with_downsampler_comb_nohold_with_fir128,init has no DRC violation.
[12/07 06:28:52    207s] #Total number of DRC violations = 0
[12/07 06:28:52    207s] #Total number of process antenna violations = 0
[12/07 06:28:52    207s] #Total number of net violated process antenna rule = 0
[12/07 06:28:52    207s] #No via is swapped.
[12/07 06:28:52    207s] #Post Route via swapping is done.
[12/07 06:28:52    207s] ### Time Record (Post Route Via Swapping) is uninstalled.
[12/07 06:28:52    207s] #Total wire length = 934002 um.
[12/07 06:28:52    207s] #Total half perimeter of net bounding box = 539219 um.
[12/07 06:28:52    207s] #Total wire length on LAYER Metal1 = 41539 um.
[12/07 06:28:52    207s] #Total wire length on LAYER Metal2 = 308435 um.
[12/07 06:28:52    207s] #Total wire length on LAYER Metal3 = 124631 um.
[12/07 06:28:52    207s] #Total wire length on LAYER Metal4 = 63326 um.
[12/07 06:28:52    207s] #Total wire length on LAYER Metal5 = 228489 um.
[12/07 06:28:52    207s] #Total wire length on LAYER Metal6 = 167582 um.
[12/07 06:28:52    207s] #Total number of vias = 134301
[12/07 06:28:52    207s] #Up-Via Summary (total 134301):
[12/07 06:28:52    207s] #           
[12/07 06:28:52    207s] #-----------------------
[12/07 06:28:52    207s] # Metal1          60931
[12/07 06:28:52    207s] # Metal2          37842
[12/07 06:28:52    207s] # Metal3          15955
[12/07 06:28:52    207s] # Metal4          13333
[12/07 06:28:52    207s] # Metal5           6240
[12/07 06:28:52    207s] #-----------------------
[12/07 06:28:52    207s] #                134301 
[12/07 06:28:52    207s] #
[12/07 06:28:52    208s] ### Time Record (Post Route Wire Spreading) is installed.
[12/07 06:28:52    208s] ### drc_pitch = 3160 ( 1.58000 um) drc_range = 1740 ( 0.87000 um) route_pitch = 2000 ( 1.00000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[12/07 06:28:52    208s] #
[12/07 06:28:52    208s] #Start Post Route wire spreading..
[12/07 06:28:52    208s] ### drc_pitch = 3160 ( 1.58000 um) drc_range = 1740 ( 0.87000 um) route_pitch = 2000 ( 1.00000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[12/07 06:28:52    208s] #
[12/07 06:28:52    208s] #Start DRC checking..
[12/07 06:28:57    212s] #   number of violations = 0
[12/07 06:28:57    212s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1696.97 (MB), peak = 1770.68 (MB)
[12/07 06:28:57    212s] #CELL_VIEW integrator_chain_with_downsampler_comb_nohold_with_fir128,init has no DRC violation.
[12/07 06:28:57    212s] #Total number of DRC violations = 0
[12/07 06:28:57    212s] #Total number of process antenna violations = 0
[12/07 06:28:57    212s] #Total number of net violated process antenna rule = 0
[12/07 06:28:57    213s] #
[12/07 06:28:57    213s] #Start data preparation for wire spreading...
[12/07 06:28:57    213s] #
[12/07 06:28:57    213s] #Data preparation is done on Sun Dec  7 06:28:57 2025
[12/07 06:28:57    213s] #
[12/07 06:28:57    213s] ### track-assign engine-init starts on Sun Dec  7 06:28:57 2025 with memory = 1696.97 (MB), peak = 1770.68 (MB)
[12/07 06:28:57    213s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/07 06:28:57    213s] #
[12/07 06:28:57    213s] #Start Post Route Wire Spread.
[12/07 06:28:58    214s] #Done with 6010 horizontal wires in 6 hboxes and 7619 vertical wires in 7 hboxes.
[12/07 06:28:58    214s] #Complete Post Route Wire Spread.
[12/07 06:28:58    214s] #
[12/07 06:28:58    214s] #Total wire length = 949297 um.
[12/07 06:28:58    214s] #Total half perimeter of net bounding box = 539219 um.
[12/07 06:28:58    214s] #Total wire length on LAYER Metal1 = 41784 um.
[12/07 06:28:58    214s] #Total wire length on LAYER Metal2 = 312341 um.
[12/07 06:28:58    214s] #Total wire length on LAYER Metal3 = 126804 um.
[12/07 06:28:58    214s] #Total wire length on LAYER Metal4 = 65067 um.
[12/07 06:28:58    214s] #Total wire length on LAYER Metal5 = 232241 um.
[12/07 06:28:58    214s] #Total wire length on LAYER Metal6 = 171061 um.
[12/07 06:28:58    214s] #Total number of vias = 134301
[12/07 06:28:58    214s] #Up-Via Summary (total 134301):
[12/07 06:28:58    214s] #           
[12/07 06:28:58    214s] #-----------------------
[12/07 06:28:58    214s] # Metal1          60931
[12/07 06:28:58    214s] # Metal2          37842
[12/07 06:28:58    214s] # Metal3          15955
[12/07 06:28:58    214s] # Metal4          13333
[12/07 06:28:58    214s] # Metal5           6240
[12/07 06:28:58    214s] #-----------------------
[12/07 06:28:58    214s] #                134301 
[12/07 06:28:58    214s] #
[12/07 06:28:59    214s] ### drc_pitch = 3160 ( 1.58000 um) drc_range = 1740 ( 0.87000 um) route_pitch = 2000 ( 1.00000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[12/07 06:28:59    214s] #
[12/07 06:28:59    214s] #Start DRC checking..
[12/07 06:29:04    220s] #   number of violations = 0
[12/07 06:29:04    220s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1696.71 (MB), peak = 1770.68 (MB)
[12/07 06:29:04    220s] #CELL_VIEW integrator_chain_with_downsampler_comb_nohold_with_fir128,init has no DRC violation.
[12/07 06:29:04    220s] #Total number of DRC violations = 0
[12/07 06:29:04    220s] #Total number of process antenna violations = 0
[12/07 06:29:04    220s] #Total number of net violated process antenna rule = 0
[12/07 06:29:05    221s] #   number of violations = 0
[12/07 06:29:05    221s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1697.00 (MB), peak = 1770.68 (MB)
[12/07 06:29:05    221s] #CELL_VIEW integrator_chain_with_downsampler_comb_nohold_with_fir128,init has 0 DRC violations
[12/07 06:29:05    221s] #Total number of DRC violations = 0
[12/07 06:29:05    221s] #Total number of process antenna violations = 1
[12/07 06:29:05    221s] #Total number of net violated process antenna rule = 1
[12/07 06:29:05    221s] #Post Route wire spread is done.
[12/07 06:29:05    221s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/07 06:29:05    221s] #Total wire length = 949297 um.
[12/07 06:29:05    221s] #Total half perimeter of net bounding box = 539219 um.
[12/07 06:29:05    221s] #Total wire length on LAYER Metal1 = 41784 um.
[12/07 06:29:05    221s] #Total wire length on LAYER Metal2 = 312341 um.
[12/07 06:29:05    221s] #Total wire length on LAYER Metal3 = 126804 um.
[12/07 06:29:05    221s] #Total wire length on LAYER Metal4 = 65067 um.
[12/07 06:29:05    221s] #Total wire length on LAYER Metal5 = 232241 um.
[12/07 06:29:05    221s] #Total wire length on LAYER Metal6 = 171061 um.
[12/07 06:29:05    221s] #Total number of vias = 134301
[12/07 06:29:05    221s] #Up-Via Summary (total 134301):
[12/07 06:29:05    221s] #           
[12/07 06:29:05    221s] #-----------------------
[12/07 06:29:05    221s] # Metal1          60931
[12/07 06:29:05    221s] # Metal2          37842
[12/07 06:29:05    221s] # Metal3          15955
[12/07 06:29:05    221s] # Metal4          13333
[12/07 06:29:05    221s] # Metal5           6240
[12/07 06:29:05    221s] #-----------------------
[12/07 06:29:05    221s] #                134301 
[12/07 06:29:05    221s] #
[12/07 06:29:05    221s] #detailRoute Statistics:
[12/07 06:29:05    221s] #Cpu time = 00:01:50
[12/07 06:29:05    221s] #Elapsed time = 00:01:50
[12/07 06:29:05    221s] #Increased memory = 44.16 (MB)
[12/07 06:29:05    221s] #Total memory = 1697.00 (MB)
[12/07 06:29:05    221s] #Peak memory = 1770.68 (MB)
[12/07 06:29:05    221s] ### global_detail_route design signature (53): route=1416227818 flt_obj=0 vio=1997005924 shield_wire=1
[12/07 06:29:05    221s] ### Time Record (DB Export) is installed.
[12/07 06:29:06    221s] ### export design design signature (54): route=1416227818 fixed_route=1005704453 flt_obj=0 vio=1997005924 swire=282492057 shield_wire=1 net_attr=1732843846 dirty_area=0 del_dirty_area=0 cell=27069257 placement=957380008 pin_access=2025417637 inst_pattern=1
[12/07 06:29:06    221s] #	no debugging net set
[12/07 06:29:06    221s] ### Time Record (DB Export) is uninstalled.
[12/07 06:29:06    221s] ### Time Record (Post Callback) is installed.
[12/07 06:29:06    221s] ### Time Record (Post Callback) is uninstalled.
[12/07 06:29:06    221s] #
[12/07 06:29:06    221s] #globalDetailRoute statistics:
[12/07 06:29:06    221s] #Cpu time = 00:02:22
[12/07 06:29:06    221s] #Elapsed time = 00:02:23
[12/07 06:29:06    221s] #Increased memory = 118.75 (MB)
[12/07 06:29:06    221s] #Total memory = 1699.10 (MB)
[12/07 06:29:06    221s] #Peak memory = 1770.68 (MB)
[12/07 06:29:06    221s] #Number of warnings = 3
[12/07 06:29:06    221s] #Total number of warnings = 4
[12/07 06:29:06    221s] #Number of fails = 0
[12/07 06:29:06    221s] #Total number of fails = 0
[12/07 06:29:06    221s] #Complete globalDetailRoute on Sun Dec  7 06:29:06 2025
[12/07 06:29:06    221s] #
[12/07 06:29:06    221s] ### Time Record (globalDetailRoute) is uninstalled.
[12/07 06:29:06    221s] % End globalDetailRoute (date=12/07 06:29:06, total cpu=0:02:22, real=0:02:23, peak res=1770.7M, current mem=1698.2M)
[12/07 06:29:06    221s] #Default setup view is reset to view_slow.
[12/07 06:29:06    221s] #Default setup view is reset to view_slow.
[12/07 06:29:06    221s] AAE_INFO: Post Route call back at the end of routeDesign
[12/07 06:29:06    221s] #routeDesign: cpu time = 00:02:23, elapsed time = 00:02:23, memory = 1688.02 (MB), peak = 1770.68 (MB)
[12/07 06:29:06    221s] 
[12/07 06:29:06    221s] *** Summary of all messages that are not suppressed in this session:
[12/07 06:29:06    221s] Severity  ID               Count  Summary                                  
[12/07 06:29:06    221s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/07 06:29:06    221s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/07 06:29:06    221s] WARNING   IMPESI-3014         93  The RC network is incomplete for net %s....
[12/07 06:29:06    221s] *** Message Summary: 95 warning(s), 0 error(s)
[12/07 06:29:06    221s] 
[12/07 06:29:06    221s] ### Time Record (routeDesign) is uninstalled.
[12/07 06:29:06    221s] ### 
[12/07 06:29:06    221s] ###   Scalability Statistics
[12/07 06:29:06    221s] ### 
[12/07 06:29:06    221s] ### --------------------------------+----------------+----------------+----------------+
[12/07 06:29:06    221s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/07 06:29:06    221s] ### --------------------------------+----------------+----------------+----------------+
[12/07 06:29:06    221s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/07 06:29:06    221s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/07 06:29:06    221s] ###   Timing Data Generation        |        00:00:04|        00:00:04|             1.0|
[12/07 06:29:06    221s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/07 06:29:06    221s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/07 06:29:06    221s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/07 06:29:06    221s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/07 06:29:06    221s] ###   Global Routing                |        00:00:25|        00:00:25|             1.0|
[12/07 06:29:06    221s] ###   Track Assignment              |        00:00:04|        00:00:04|             1.0|
[12/07 06:29:06    221s] ###   Detail Routing                |        00:01:23|        00:01:23|             1.0|
[12/07 06:29:06    221s] ###   Antenna Fixing                |        00:00:08|        00:00:08|             1.0|
[12/07 06:29:06    221s] ###   Post Route Via Swapping       |        00:00:04|        00:00:04|             1.0|
[12/07 06:29:06    221s] ###   Post Route Wire Spreading     |        00:00:13|        00:00:13|             1.0|
[12/07 06:29:06    221s] ###   Entire Command                |        00:02:23|        00:02:23|             1.0|
[12/07 06:29:06    221s] ### --------------------------------+----------------+----------------+----------------+
[12/07 06:29:06    221s] ### 
[12/07 06:29:06    221s] #% End routeDesign (date=12/07 06:29:06, total cpu=0:02:23, real=0:02:23, peak res=1770.7M, current mem=1688.0M)
[12/07 06:29:06    221s] <CMD> saveDesign final.enc
[12/07 06:29:06    222s] #% Begin save design ... (date=12/07 06:29:06, mem=1691.1M)
[12/07 06:29:06    222s] % Begin Save ccopt configuration ... (date=12/07 06:29:06, mem=1691.1M)
[12/07 06:29:06    222s] % End Save ccopt configuration ... (date=12/07 06:29:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1691.8M, current mem=1691.8M)
[12/07 06:29:06    222s] % Begin Save netlist data ... (date=12/07 06:29:06, mem=1692.9M)
[12/07 06:29:06    222s] Writing Binary DB to final.enc.dat.tmp/integrator_chain_with_downsampler_comb_nohold_with_fir128.v.bin in single-threaded mode...
[12/07 06:29:06    222s] % End Save netlist data ... (date=12/07 06:29:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1693.0M, current mem=1693.0M)
[12/07 06:29:06    222s] Saving symbol-table file ...
[12/07 06:29:06    222s] Saving congestion map file final.enc.dat.tmp/integrator_chain_with_downsampler_comb_nohold_with_fir128.route.congmap.gz ...
[12/07 06:29:06    222s] % Begin Save AAE data ... (date=12/07 06:29:06, mem=1693.6M)
[12/07 06:29:06    222s] Saving AAE Data ...
[12/07 06:29:06    222s] AAE DB initialization (MEM=1805.16 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/07 06:29:06    222s] % End Save AAE data ... (date=12/07 06:29:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1695.8M, current mem=1695.8M)
[12/07 06:29:06    222s] Saving preference file final.enc.dat.tmp/gui.pref.tcl ...
[12/07 06:29:06    222s] Saving mode setting ...
[12/07 06:29:06    222s] Saving global file ...
[12/07 06:29:07    222s] % Begin Save floorplan data ... (date=12/07 06:29:07, mem=1697.7M)
[12/07 06:29:07    222s] Saving floorplan file ...
[12/07 06:29:07    222s] % End Save floorplan data ... (date=12/07 06:29:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1697.8M, current mem=1697.8M)
[12/07 06:29:07    222s] Saving Drc markers ...
[12/07 06:29:07    222s] ... 1 markers are saved ...
[12/07 06:29:07    222s] ... 0 geometry drc markers are saved ...
[12/07 06:29:07    222s] ... 1 antenna drc markers are saved ...
[12/07 06:29:07    222s] % Begin Save placement data ... (date=12/07 06:29:07, mem=1697.8M)
[12/07 06:29:07    222s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/07 06:29:07    222s] Save Adaptive View Pruning View Names to Binary file
[12/07 06:29:07    222s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1808.7M) ***
[12/07 06:29:07    222s] % End Save placement data ... (date=12/07 06:29:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1698.1M, current mem=1698.1M)
[12/07 06:29:07    222s] % Begin Save routing data ... (date=12/07 06:29:07, mem=1698.1M)
[12/07 06:29:07    222s] Saving route file ...
[12/07 06:29:07    222s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1805.7M) ***
[12/07 06:29:07    222s] % End Save routing data ... (date=12/07 06:29:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1698.7M, current mem=1698.7M)
[12/07 06:29:07    222s] Saving property file final.enc.dat.tmp/integrator_chain_with_downsampler_comb_nohold_with_fir128.prop
[12/07 06:29:07    222s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1808.7M) ***
[12/07 06:29:07    222s] #Saving pin access data to file final.enc.dat.tmp/integrator_chain_with_downsampler_comb_nohold_with_fir128.apa ...
[12/07 06:29:07    222s] #
[12/07 06:29:07    222s] % Begin Save power constraints data ... (date=12/07 06:29:07, mem=1699.7M)
[12/07 06:29:07    222s] % End Save power constraints data ... (date=12/07 06:29:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1699.7M, current mem=1699.7M)
[12/07 06:29:08    222s] Generated self-contained design final.enc.dat.tmp
[12/07 06:29:08    222s] #% End save design ... (date=12/07 06:29:08, total cpu=0:00:00.7, real=0:00:02.0, peak res=1702.2M, current mem=1702.2M)
[12/07 06:29:08    222s] *** Message Summary: 0 warning(s), 0 error(s)
[12/07 06:29:08    222s] 
[12/07 06:29:08    222s] <CMD> defOut final.def
[12/07 06:29:08    222s] Writing DEF file 'final.def', current time is Sun Dec  7 06:29:08 2025 ...
[12/07 06:29:08    222s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[12/07 06:29:08    222s] DEF file 'final.def' is written, current time is Sun Dec  7 06:29:08 2025 ...
[12/07 06:29:08    222s] <CMD> saveNetlist final_netlist.v
[12/07 06:29:08    222s] Writing Netlist "final_netlist.v" ...
[12/07 06:29:08    222s] 
[12/07 06:29:08    222s] *** Memory Usage v#1 (Current mem = 1825.859M, initial mem = 483.863M) ***
[12/07 06:29:08    222s] 
[12/07 06:29:08    222s] *** Summary of all messages that are not suppressed in this session:
[12/07 06:29:08    222s] Severity  ID               Count  Summary                                  
[12/07 06:29:08    222s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/07 06:29:08    222s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/07 06:29:08    222s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/07 06:29:08    222s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/07 06:29:08    222s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[12/07 06:29:08    222s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/07 06:29:08    222s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[12/07 06:29:08    222s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/07 06:29:08    222s] WARNING   IMPVL-159          924  Pin '%s' of cell '%s' is defined in LEF ...
[12/07 06:29:08    222s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/07 06:29:08    222s] WARNING   IMPESI-3014         93  The RC network is incomplete for net %s....
[12/07 06:29:08    222s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[12/07 06:29:08    222s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/07 06:29:08    222s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[12/07 06:29:08    222s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[12/07 06:29:08    222s] *** Message Summary: 1101 warning(s), 0 error(s)
[12/07 06:29:08    222s] 
[12/07 06:29:08    222s] --- Ending "Innovus" (totcpu=0:03:43, real=0:03:48, mem=1825.9M) ---
