Command: vcs -timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all \
-y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l \
vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a \
-v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src \
+define+GATE +neg_tchk +nowarnNTCDSN
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue Nov 12 17:36:50 2024

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TESTBED.v'
Parsing included file 'PATTERN.v'.
Back to file 'TESTBED.v'.
Parsing included file 'SA_SYN.v'.
Back to file 'TESTBED.v'.
Parsing library file '/RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src'
Top Level Modules:
       TESTBED
TimeScale is 10 ps / 1 ps

   ***   $sdf_annotate() version 1.2R
   ***    SDF file: "SA_SYN.sdf"
   ***    Annotation scope: TESTBED.I_SA
   ***    No MTM selection argument specified
   ***    No SCALE FACTORS argument specified
   ***    No SCALE TYPE argument specified
   ***    MTM selection defaulted to "TOOL_CONTROL":
               (+typdelays compiled, TYPICAL delays selected)
   ***    SCALE FACTORS defaulted to "1.0:1.0:1.0":
   ***    SCALE TYPE defaulted to: "FROM_MTM"
   ***    Turnoff delay: "FROM_FILE"
   ***    Approximation (mipd) policy: "MAXIMUM"

   ***    SDF annotation begin: Tue Nov 12 17:36:55 2024


SDF Info: +pulse_r/100, +pulse_e/100 in effect

Warning-[SDFCOM_CFTC] Cannot find timing check 
SA_SYN.sdf, 1886598
module: QDFFRBP, "instance: TESTBED.I_SA.in_cnt_reg_1_"
  SDF Warning: Cannot find timing check $hold(posedge CK,posedge RB,...)
      


Warning-[SDFCOM_CFTC] Cannot find timing check 
SA_SYN.sdf, 1886619
module: QDFFRBS, "instance: TESTBED.I_SA.A_cnt_reg_2_"
  SDF Warning: Cannot find timing check $hold(posedge CK,posedge RB,...)
      


Warning-[SDFCOM_CFTC] Cannot find timing check 
SA_SYN.sdf, 1886640
module: QDFFRBN, "instance: TESTBED.I_SA.A_cnt_reg_6_"
  SDF Warning: Cannot find timing check $hold(posedge CK,posedge RB,...)
      


Warning-[SDFCOM_CFTC] Cannot find timing check 
SA_SYN.sdf, 1886661
module: QDFFRBN, "instance: TESTBED.I_SA.A_cnt_reg_5_"
  SDF Warning: Cannot find timing check $hold(posedge CK,posedge RB,...)
      


Warning-[SDFCOM_CFTC] Cannot find timing check 
SA_SYN.sdf, 1886682
module: QDFFRBS, "instance: TESTBED.I_SA.A_cnt_reg_4_"
  SDF Warning: Cannot find timing check $hold(posedge CK,posedge RB,...)
      


Warning-[SDFCOM_CFTC] Cannot find timing check 
SA_SYN.sdf, 1886703
module: QDFFRBS, "instance: TESTBED.I_SA.A_cnt_reg_3_"
  SDF Warning: Cannot find timing check $hold(posedge CK,posedge RB,...)
      


Warning-[SDFCOM_CFTC] Cannot find timing check 
SA_SYN.sdf, 1886724
module: QDFFRBN, "instance: TESTBED.I_SA.A_cnt_reg_0_"
  SDF Warning: Cannot find timing check $hold(posedge CK,posedge RB,...)
      


Warning-[SDFCOM_CFTC] Cannot find timing check 
SA_SYN.sdf, 1886745
module: QDFFRBN, "instance: TESTBED.I_SA.A_cnt_reg_1_"
  SDF Warning: Cannot find timing check $hold(posedge CK,posedge RB,...)
      


Warning-[SDFCOM_CFTC] Cannot find timing check 
SA_SYN.sdf, 1886766
module: QDFFRBN, "instance: TESTBED.I_SA.state_reg_0_"
  SDF Warning: Cannot find timing check $hold(posedge CK,posedge RB,...)
      

All future warnings not reported; use +sdfverbose to report them.

Warning-[SDFCOM_CFTC] Cannot find timing check 
SA_SYN.sdf, 1886787
module: QDFFRBN, "instance: TESTBED.I_SA.out_valid_reg"
  SDF Warning: Cannot find timing check $hold(posedge CK,posedge RB,...)
      


          Total errors: 0
          Total warnings: 5029
   ***    SDF annotation completed: Tue Nov 12 17:36:58 2024


Starting vcs inline pass...

Note-[VCS_PARAL] Parallel code-gen enabled
  VCS is running with parallel code generation(-j)...

139 modules and 2 UDPs read.
recompiling module TESTBED
recompiling module PATTERN
Both modules done.
	However, due to incremental compilation, only 2 modules need to be compiled. 
make[1]: Entering directory `/RAID2/COURSE/iclab/iclab143/Lab08/EXERCISE_wocg/03_GATE_SIM/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/2022.06/linux64/lib -L/usr/cad/synopsys/vcs/2022.06/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _239405_archive_1.so _239481_archive_1.so \
_239482_archive_1.so _prev_archive_1.so _cuarc0.so objs/udps/qndjy.o objs/udps/Sbaqa.o \
SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a \
-lvcsnew -lsimprofile -luclinative /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/LINUX64/pli.a \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/RAID2/COURSE/iclab/iclab143/Lab08/EXERCISE_wocg/03_GATE_SIM/csrc' \

Command: /RAID2/COURSE/iclab/iclab143/Lab08/EXERCISE_wocg/03_GATE_SIM/./simv +v2k +libext+.v -a vcs.log +define+GATE +neg_tchk +nowarnNTCDSN
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Nov 12 17:37 2024
Doing SDF annotation ...... Done
[0;34mPASS PATTERN NO.   0,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.   1,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.   2,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.   3,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.   4,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.   5,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.   6,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.   7,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.   8,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.   9,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  10,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  11,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  12,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  13,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  14,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  15,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  16,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  17,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  18,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  19,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  20,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  21,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  22,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  23,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  24,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  25,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  26,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  27,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  28,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  29,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  30,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  31,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  32,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  33,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  34,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  35,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  36,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  37,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  38,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  39,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  40,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  41,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  42,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  43,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  44,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  45,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  46,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  47,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  48,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  49,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  50,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  51,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  52,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  53,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  54,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  55,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  56,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  57,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  58,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  59,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  60,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  61,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  62,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  63,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  64,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  65,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  66,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  67,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  68,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  69,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  70,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  71,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  72,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  73,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  74,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  75,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  76,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  77,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  78,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  79,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  80,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  81,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  82,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  83,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  84,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  85,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  86,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  87,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  88,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  89,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  90,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  91,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  92,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  93,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  94,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  95,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  96,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  97,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  98,[m [0;32mexecution cycle :   2[m
[0;34mPASS PATTERN NO.  99,[m [0;32mexecution cycle :   2[m
----------------------------------------------------------------------------------------------------------------------
                                                  Congratulations!                                                    
                                           You have passed all patterns!                                              
                                           Your execution cycles =   200 cycles                                         
                                           Your clock period = 50.0 ns                                                
                                           Your total latency = 10000.0 ns                                               
----------------------------------------------------------------------------------------------------------------------
$finish called from file "PATTERN.v", line 23.
$finish at simulation time           1143775000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1143775000 ps
CPU Time:     40.830 seconds;       Data structure size:  34.7Mb
Tue Nov 12 17:37:49 2024
CPU time: 12.252 seconds to compile + 2.248 seconds to elab + .709 seconds to link + 40.873 seconds in simulation
Parsing design file 'TESTBED.v'
Parsing included file 'PATTERN.v'.
Back to file 'TESTBED.v'.
Parsing included file 'SA_SYN.v'.
