
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -193.83

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.35

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.35

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3484.22    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.50    0.41    0.85 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.85   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.81    0.81   library removal time
                                  0.81   data required time
-----------------------------------------------------------------------------
                                  0.81   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.14    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.14    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.51    0.01    0.01    0.09 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3484.22    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.50    0.41    0.85 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.85   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.06    2.14   library recovery time
                                  2.14   data required time
-----------------------------------------------------------------------------
                                  2.14   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  1.29   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.06    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   25.50    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   36.37    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.02    0.00    0.17 ^ _16526_/A (BUF_X2)
    10   42.54    0.05    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.00    0.24 ^ _16527_/A (BUF_X2)
    19   58.03    0.07    0.09    0.33 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.01    0.34 ^ _18242_/A (BUF_X2)
    10   19.11    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   33.63    0.04    0.06    0.45 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.45 ^ _18344_/A (BUF_X2)
    10   29.51    0.03    0.06    0.51 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.51 ^ _18468_/S (MUX2_X1)
     1    1.28    0.01    0.06    0.57 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.57 v _18469_/B (MUX2_X1)
     1    1.74    0.01    0.06    0.63 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.63 v _18470_/B (MUX2_X1)
     1    2.78    0.01    0.06    0.69 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.69 v _18471_/B1 (AOI21_X1)
     8   39.30    0.18    0.21    0.90 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.19    0.02    0.92 ^ _20600_/A (MUX2_X1)
     7   18.77    0.04    0.10    1.02 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.02 ^ _20998_/A (BUF_X1)
    10   21.09    0.05    0.08    1.10 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.10 ^ _21067_/A2 (NAND2_X1)
     1    3.50    0.02    0.03    1.12 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.12 v _30197_/B (FA_X1)
     1    3.92    0.02    0.13    1.25 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.25 ^ _30199_/A (FA_X1)
     1    3.64    0.02    0.09    1.34 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.34 v _30202_/B (FA_X1)
     1    3.90    0.02    0.13    1.47 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.47 ^ _30207_/A (FA_X1)
     1    3.77    0.02    0.09    1.56 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.56 v _30211_/A (FA_X1)
     1    4.07    0.02    0.12    1.68 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.68 ^ _30212_/A (FA_X1)
     1    2.01    0.02    0.09    1.77 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.77 v _21502_/A (INV_X1)
     1    3.60    0.01    0.02    1.79 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.79 ^ _30538_/A (HA_X1)
     1    1.21    0.02    0.05    1.83 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.83 ^ _23588_/A (BUF_X1)
     5    8.69    0.02    0.04    1.88 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.88 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.90 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.90 v _23633_/A3 (NOR3_X1)
     2    3.81    0.04    0.07    1.97 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.97 ^ _23682_/A2 (NOR2_X1)
     1    3.40    0.01    0.02    1.99 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.99 v _23683_/B2 (AOI21_X2)
     5   10.94    0.04    0.05    2.04 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.04 ^ _23908_/A3 (AND4_X1)
     2    3.81    0.02    0.07    2.11 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.11 ^ _23966_/A1 (NOR2_X1)
     1    3.36    0.01    0.01    2.12 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.12 v _23969_/B2 (AOI221_X2)
     2    4.60    0.05    0.08    2.21 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.21 ^ _23970_/B (XNOR2_X1)
     1    3.96    0.03    0.05    2.26 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.26 ^ _23971_/B (MUX2_X1)
     2    6.23    0.02    0.05    2.31 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.31 ^ _23972_/B2 (AOI221_X2)
     1    6.25    0.03    0.03    2.34 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.34 v _23981_/A1 (NOR4_X2)
     4   10.48    0.07    0.09    2.43 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.07    0.00    2.43 ^ _23982_/A (BUF_X2)
    10   19.53    0.02    0.05    2.48 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.48 ^ _24408_/B2 (OAI21_X1)
     1    1.24    0.01    0.02    2.50 v _24408_/ZN (OAI21_X1)
                                         _01487_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3484.22    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.50    0.41    0.85 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.85   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.06    2.14   library recovery time
                                  2.14   data required time
-----------------------------------------------------------------------------
                                  2.14   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  1.29   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.06    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   25.50    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   36.37    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.02    0.00    0.17 ^ _16526_/A (BUF_X2)
    10   42.54    0.05    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.00    0.24 ^ _16527_/A (BUF_X2)
    19   58.03    0.07    0.09    0.33 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.01    0.34 ^ _18242_/A (BUF_X2)
    10   19.11    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   33.63    0.04    0.06    0.45 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.45 ^ _18344_/A (BUF_X2)
    10   29.51    0.03    0.06    0.51 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.51 ^ _18468_/S (MUX2_X1)
     1    1.28    0.01    0.06    0.57 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.57 v _18469_/B (MUX2_X1)
     1    1.74    0.01    0.06    0.63 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.63 v _18470_/B (MUX2_X1)
     1    2.78    0.01    0.06    0.69 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.69 v _18471_/B1 (AOI21_X1)
     8   39.30    0.18    0.21    0.90 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.19    0.02    0.92 ^ _20600_/A (MUX2_X1)
     7   18.77    0.04    0.10    1.02 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.02 ^ _20998_/A (BUF_X1)
    10   21.09    0.05    0.08    1.10 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.10 ^ _21067_/A2 (NAND2_X1)
     1    3.50    0.02    0.03    1.12 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.12 v _30197_/B (FA_X1)
     1    3.92    0.02    0.13    1.25 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.25 ^ _30199_/A (FA_X1)
     1    3.64    0.02    0.09    1.34 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.34 v _30202_/B (FA_X1)
     1    3.90    0.02    0.13    1.47 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.47 ^ _30207_/A (FA_X1)
     1    3.77    0.02    0.09    1.56 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.56 v _30211_/A (FA_X1)
     1    4.07    0.02    0.12    1.68 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.68 ^ _30212_/A (FA_X1)
     1    2.01    0.02    0.09    1.77 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.77 v _21502_/A (INV_X1)
     1    3.60    0.01    0.02    1.79 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.79 ^ _30538_/A (HA_X1)
     1    1.21    0.02    0.05    1.83 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.83 ^ _23588_/A (BUF_X1)
     5    8.69    0.02    0.04    1.88 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.88 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.90 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.90 v _23633_/A3 (NOR3_X1)
     2    3.81    0.04    0.07    1.97 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.97 ^ _23682_/A2 (NOR2_X1)
     1    3.40    0.01    0.02    1.99 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.99 v _23683_/B2 (AOI21_X2)
     5   10.94    0.04    0.05    2.04 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.04 ^ _23908_/A3 (AND4_X1)
     2    3.81    0.02    0.07    2.11 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.11 ^ _23966_/A1 (NOR2_X1)
     1    3.36    0.01    0.01    2.12 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.12 v _23969_/B2 (AOI221_X2)
     2    4.60    0.05    0.08    2.21 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.21 ^ _23970_/B (XNOR2_X1)
     1    3.96    0.03    0.05    2.26 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.26 ^ _23971_/B (MUX2_X1)
     2    6.23    0.02    0.05    2.31 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.31 ^ _23972_/B2 (AOI221_X2)
     1    6.25    0.03    0.03    2.34 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.34 v _23981_/A1 (NOR4_X2)
     4   10.48    0.07    0.09    2.43 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.07    0.00    2.43 ^ _23982_/A (BUF_X2)
    10   19.53    0.02    0.05    2.48 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.48 ^ _24408_/B2 (OAI21_X1)
     1    1.24    0.01    0.02    2.50 v _24408_/ZN (OAI21_X1)
                                         _01487_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.25   -0.05 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_22073_/ZN                             23.23   38.59  -15.36 (VIOLATED)
_22284_/ZN                             23.23   37.98  -14.75 (VIOLATED)
_22176_/ZN                             23.23   37.89  -14.66 (VIOLATED)
_20440_/ZN                             10.47   24.92  -14.45 (VIOLATED)
_17048_/Z                              25.33   39.50  -14.17 (VIOLATED)
_18471_/ZN                             25.33   39.30  -13.98 (VIOLATED)
_22344_/ZN                             23.23   36.99  -13.76 (VIOLATED)
_27512_/ZN                             23.23   36.86  -13.63 (VIOLATED)
_22217_/ZN                             23.23   36.22  -12.99 (VIOLATED)
_27504_/ZN                             23.23   35.12  -11.89 (VIOLATED)
_19731_/ZN                             26.02   37.30  -11.28 (VIOLATED)
_20328_/ZN                             16.02   26.88  -10.86 (VIOLATED)
_19553_/ZN                             26.02   36.78  -10.76 (VIOLATED)
_19370_/ZN                             26.02   36.74  -10.73 (VIOLATED)
_22052_/ZN                             23.23   33.87  -10.64 (VIOLATED)
_19924_/ZN                             25.33   35.93  -10.60 (VIOLATED)
_18303_/ZN                             25.33   35.91  -10.58 (VIOLATED)
_18977_/ZN                             26.02   36.44  -10.42 (VIOLATED)
_22089_/ZN                             23.23   33.57  -10.34 (VIOLATED)
_24776_/ZN                             16.02   26.08  -10.06 (VIOLATED)
_27522_/ZN                             23.23   33.11   -9.87 (VIOLATED)
_18358_/ZN                             25.33   35.15   -9.82 (VIOLATED)
_19863_/ZN                             25.33   35.01   -9.68 (VIOLATED)
_19183_/ZN                             26.70   36.18   -9.48 (VIOLATED)
_22133_/ZN                             23.23   32.52   -9.29 (VIOLATED)
_18225_/ZN                             26.02   34.88   -8.87 (VIOLATED)
_22911_/ZN                             10.47   19.26   -8.78 (VIOLATED)
_20319_/Z                              25.33   33.68   -8.35 (VIOLATED)
_18429_/ZN                             26.02   34.02   -8.00 (VIOLATED)
_22363_/ZN                             26.05   33.59   -7.53 (VIOLATED)
_18028_/ZN                             26.02   33.20   -7.19 (VIOLATED)
_18215_/ZN                             26.02   33.14   -7.12 (VIOLATED)
_20890_/ZN                             16.02   23.11   -7.08 (VIOLATED)
_20147_/ZN                             10.47   17.45   -6.98 (VIOLATED)
_20318_/Z                              25.33   32.23   -6.90 (VIOLATED)
_19965_/ZN                             25.33   32.23   -6.90 (VIOLATED)
_18055_/ZN                             28.99   35.71   -6.72 (VIOLATED)
_19681_/ZN                             25.33   32.01   -6.68 (VIOLATED)
_19781_/ZN                             25.33   31.57   -6.24 (VIOLATED)
_18417_/ZN                             26.02   32.23   -6.21 (VIOLATED)
_17534_/ZN                             13.81   19.68   -5.87 (VIOLATED)
_25831_/ZN                             10.47   16.20   -5.73 (VIOLATED)
_19421_/ZN                             25.33   30.89   -5.56 (VIOLATED)
_23322_/ZN                             10.47   15.78   -5.30 (VIOLATED)
_19384_/ZN                             26.70   31.73   -5.03 (VIOLATED)
_23513_/ZN                             13.81   17.85   -4.04 (VIOLATED)
_22868_/ZN                             10.47   14.28   -3.81 (VIOLATED)
_27336_/ZN                             25.33   28.97   -3.64 (VIOLATED)
_22360_/ZN                             10.47   13.60   -3.13 (VIOLATED)
_22301_/ZN                             10.47   13.48   -3.01 (VIOLATED)
_21844_/ZN                             10.47   13.07   -2.60 (VIOLATED)
_18603_/ZN                             26.02   28.32   -2.30 (VIOLATED)
_20352_/ZN                             16.02   18.21   -2.19 (VIOLATED)
_17229_/ZN                             16.02   18.09   -2.07 (VIOLATED)
_17872_/ZN                             25.33   26.85   -1.52 (VIOLATED)
_23367_/ZN                             16.02   17.33   -1.31 (VIOLATED)
_18615_/ZN                             28.99   30.26   -1.27 (VIOLATED)
_22831_/ZN                             10.47   11.70   -1.23 (VIOLATED)
_20148_/ZN                             10.47   11.06   -0.59 (VIOLATED)
_26292_/ZN                             26.70   26.89   -0.19 (VIOLATED)
_21836_/ZN                             10.47   10.59   -0.12 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.05402134358882904

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2721

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-15.355521202087402

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.6610

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 2

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 61

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1133

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.16 ^ _16525_/Z (BUF_X4)
   0.08    0.24 ^ _16526_/Z (BUF_X2)
   0.09    0.33 ^ _16527_/Z (BUF_X2)
   0.06    0.39 ^ _18242_/Z (BUF_X2)
   0.06    0.45 ^ _18263_/Z (BUF_X2)
   0.06    0.51 ^ _18344_/Z (BUF_X2)
   0.06    0.57 v _18468_/Z (MUX2_X1)
   0.06    0.63 v _18469_/Z (MUX2_X1)
   0.06    0.69 v _18470_/Z (MUX2_X1)
   0.21    0.90 ^ _18471_/ZN (AOI21_X1)
   0.12    1.02 ^ _20600_/Z (MUX2_X1)
   0.08    1.10 ^ _20998_/Z (BUF_X1)
   0.03    1.12 v _21067_/ZN (NAND2_X1)
   0.13    1.25 ^ _30197_/S (FA_X1)
   0.09    1.34 v _30199_/S (FA_X1)
   0.13    1.47 ^ _30202_/S (FA_X1)
   0.09    1.56 v _30207_/S (FA_X1)
   0.12    1.68 ^ _30211_/S (FA_X1)
   0.09    1.77 v _30212_/S (FA_X1)
   0.02    1.79 ^ _21502_/ZN (INV_X1)
   0.05    1.83 ^ _30538_/S (HA_X1)
   0.04    1.88 ^ _23588_/Z (BUF_X1)
   0.02    1.90 v _23632_/ZN (NAND3_X1)
   0.07    1.97 ^ _23633_/ZN (NOR3_X1)
   0.02    1.99 v _23682_/ZN (NOR2_X1)
   0.05    2.04 ^ _23683_/ZN (AOI21_X2)
   0.07    2.11 ^ _23908_/ZN (AND4_X1)
   0.01    2.12 v _23966_/ZN (NOR2_X1)
   0.08    2.21 ^ _23969_/ZN (AOI221_X2)
   0.05    2.26 ^ _23970_/ZN (XNOR2_X1)
   0.05    2.31 ^ _23971_/Z (MUX2_X1)
   0.03    2.34 v _23972_/ZN (AOI221_X2)
   0.09    2.43 ^ _23981_/ZN (NOR4_X2)
   0.05    2.48 ^ _23982_/Z (BUF_X2)
   0.02    2.50 v _24408_/ZN (OAI21_X1)
   0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_/D (DFFR_X1)
           2.50   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.50   data arrival time
---------------------------------------------------------
          -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.09 v _28337_/ZN (OAI22_X1)
   0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.09   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.09   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5037

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3452

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.787594

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.10e-02   1.45e-03   1.56e-04   1.26e-02  16.2%
Combinational          2.98e-02   3.48e-02   4.29e-04   6.50e-02  83.3%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.09e-02   3.66e-02   5.85e-04   7.80e-02 100.0%
                          52.4%      46.9%       0.8%
