-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
-- Date        : Wed Sep 15 10:43:56 2021
-- Host        : ugt-synth running 64-bit Ubuntu 16.04.7 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top rom_lut_muon_inv_dr_sq_6 -prefix
--               rom_lut_muon_inv_dr_sq_6_ rom_lut_muon_inv_dr_sq_6_sim_netlist.vhdl
-- Design      : rom_lut_muon_inv_dr_sq_6
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_6_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end rom_lut_muon_inv_dr_sq_6_blk_mem_gen_mux;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[10]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[11]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[8]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[9]_INST_0\ : label is "soft_lutpair2";
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(6),
      I1 => sel_pipe,
      I2 => \douta[11]\(6),
      O => douta(6)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(7),
      I1 => sel_pipe,
      I2 => \douta[11]\(7),
      O => douta(7)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => sel_pipe,
      I2 => \douta[12]\(0),
      O => douta(8)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe,
      I2 => \douta[11]\(0),
      O => douta(0)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(1),
      I1 => sel_pipe,
      I2 => \douta[11]\(1),
      O => douta(1)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(2),
      I1 => sel_pipe,
      I2 => \douta[11]\(2),
      O => douta(2)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(3),
      I1 => sel_pipe,
      I2 => \douta[11]\(3),
      O => douta(3)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(4),
      I1 => sel_pipe,
      I2 => \douta[11]\(4),
      O => douta(4)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(5),
      I1 => sel_pipe,
      I2 => \douta[11]\(5),
      O => douta(5)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"EB85310EDCCCCCDEF0257AD048D27C28F6D4C4D6F93E94FB841FDBA98889ABDF",
      INIT_01 => X"B741FDB986655556789BD0269D15AF4A06D4B3B4D6F93E940C9630EDCBAAABCD",
      INIT_02 => X"741DB86421FFEEEEEF02468BE159D16C17D4B2A2A2B5E93E940C9631FECCBBBC",
      INIT_03 => X"40DA641FDB9877666789ACE0359C049D38E4A1807F81A3D72D840C9631FDCBBB",
      INIT_04 => X"1D962FCA753210FEEEF012358AD037BF49E4A07E5D4D5E81B50B62EA742FECBA",
      INIT_05 => X"EA62EB7520DCA9876667789BDF147AE26AF4A06C3A19192B5E83D840C852FDBA",
      INIT_06 => X"B72EA630DA85320FEEEEEEF02358AD048C05AF5B17E5D5D5E71B5FA51C852FCA",
      INIT_07 => X"83FA62EB742FDB987655555678ACE036AD15AF49F5B2908081A3C60B61C840DA",
      INIT_08 => X"50B62EA62FC97421FEDCCBCCDDF02469CF26AF38D39F6C3B2A3B4E71B60C73FB",
      INIT_09 => X"3D83E951DA630EB9765332222334679CE147BF37C16C28F6D4C4C5E71B5FA51C",
      INIT_0A => X"0A5FA51C841DA7520ECBA9888889ABDE0358BF37BF49F5B18F6D5D5E70A4E83E",
      INIT_0B => X"D71C61C83FB741EB864210FEDDDEEF01357ACF36AE27C17C3906E5D5D6F82B50",
      INIT_0C => X"A4E83D83EA62EA741FCA875433222345679BD0369D159E38E4A07E5C4C4D6F82",
      INIT_0D => X"81B5F94FA50C840DA7420ECB988777789ABDE1368CF37BF49F4A06D4B3A2B3C5",
      INIT_0E => X"5E81B50A50B62EA630DA7531FEDCCBBBCCDE02368BE148C05AF4AF6C29080708",
      INIT_0F => X"3C5E82C60B61C83FC852FCA8643100FFFF0013468ADF269D15AE39E4A07E5C4B",
      INIT_10 => X"092B4E81C61B62D951DA741ECA875433222334568ACE036AD159E27D28E4B18F",
      INIT_11 => X"E6F81A4D71C61C72EA62EB8530ECA9876555556789BDF146AD048C15A05B17D4",
      INIT_12 => X"B4C5D6093D71B61C73EA63FC96420ECB9987777889ACDF1469CF36AF38C27C28",
      INIT_13 => X"9192A3C5E82C60B50C73EB730DA7531FDCBA999999ABCEF1358BE148C049E38D",
      INIT_14 => X"7F6F7F81A3D60A5FA50B72EA730DA85310EDCBAAAAABBCDF02469CF259C059E3",
      INIT_15 => X"5C4C4C4D6F81B5F93E94FA62EA630DA85320EDCBBAAABBCDEF13579CF258C048",
      INIT_16 => X"2A1919192A3D6F93D72D72E951D962FCA75310EDCBBAAAABCCEF02468BE147BE",
      INIT_17 => X"07F6E5D5E6F81A3D71B50B61C84FC851EB96420FDCBAA9999ABBCEF13579CF25",
      INIT_18 => X"E5C3B2A2A2A3C5E71A4E93E94FA62EA630DA7531FDCBA98888889AACDF02479C",
      INIT_19 => X"C3A18F6E6E6E7F81B4E71B60B61C84FB841EB8531FDBA9876655566789ABDF13",
      INIT_1A => X"B17E5C3B2A2A2A3C5E71A4E83D83EA51D952EB8530ECA976543322223345679A",
      INIT_1B => X"9F5C2907E6D5D5E6F81A3D70B5FA50B62E962EB8520DB9754210FFEEEEEFF012",
      INIT_1C => X"7D3906D4B291908192A3C6F92C71B61C73EA62EB741EC975310EDCBAA99999AA",
      INIT_1D => X"5B17D3A07E5D4C3B3C4D6F81A4E82C72D83EA62EA630DA7520ECB98765443333",
      INIT_1E => X"49F5B17D4A1807E6E6E6F8093C6F93D82D83E951D951EB852FDB975321FEEDCC",
      INIT_1F => X"27D28E4A07D4B29180808192B4D70A4E82D83E940B73FC852FC97520EDBA8765",
      INIT_20 => X"16B06B17D3A07E5C3B2A2A2B3C5E71A4E82D72D83EA51D962FB8530EB975320F",
      INIT_21 => X"F49E39E4A06C3907E5D4C4C4C4D6F81A4E82C61B61C83FA62FB841EB8631FDB9",
      INIT_22 => X"E37C16C17D28F5B2907E6D5D5D5E6F81A4D71B5FA4FA50C73FB730C9630DA853",
      INIT_23 => X"D16AF49E49F5B17D4B1807E6E5D6E6F81A3C60A3E82D82D94FB73FB730D9631E",
      INIT_24 => X"C049D27C16C17D39F5C3A18F6E6E6E6F7092B5E82C60A5FA50B72E951DA63FC9",
      INIT_25 => X"BF37B049E38E39E4A07D4B1807E6E6E6E7F81A3C6F93D71C61C72D940B73FB84",
      INIT_26 => X"AD159E27B05AF5A06C28E5B2907E6D5D5D6E7F81A3D60A4E82D72D83E950C840",
      INIT_27 => X"9C048C049D27C16C17D29F5C2907E5D4C4C4C5D6F81A3D60A4E82D72D83E950C",
      INIT_28 => X"8BE26AE26AF38D27D28D39F5C2907E5C3B3A2A3B4C5E7092C5F93D72C71C72D8",
      INIT_29 => X"7AD148CF48C05AE38D38E49F5C28F6D4B29190808192A3C5E71A4E71B60A5FA5",
      INIT_2A => X"69CF36AD159D26BF49E39E49F5B18E5C2908F6E6E6E6E7F81A3C5E81B5F93D72",
      INIT_2B => X"58BE148BF36AE37B05AE49E49F5B17D4A18F6D4B3B2A2A3B3C5D6F82B4E81B5F",
      INIT_2C => X"57AD0369D047BF38C05AF49E39E4A06C28F6C3A1907F7E6E6F7F8192B4D7093D",
      INIT_2D => X"479CF147AE158C048C15AE38D28D38E4A06D3A17E5C4B3A2A2A2A2B3C4D6F81A",
      INIT_2E => X"468BD0368CF259D048C15AE38D27C17D28E4A17E4B2907E6D5C4C4C4C5D6E709",
      INIT_2F => X"468ACF1479CF369D148C059E27C05B05B06C28E4A17E5C3A18F7E6E6D5E6E6F7",
      INIT_30 => X"3579BD0257AD036AD148C048D16AF49E39E39F5B17D3A07E5C3A1807F6E6E6E6",
      INIT_31 => X"3568ACE1358BD036AD048BF37C049D27C16B16C17D39F5C29F6D4B2908F6E6D5",
      INIT_32 => X"34689BDF1468BE0369D037BE26AE37C05AE39E38E39F5B17D3A07E4B2907E6D5",
      INIT_33 => X"34679ACE02469BE0369CF36AD159D159E27C05AF5AF5A06C28E4A17D4B18F6D4",
      INIT_34 => X"345689BDE02469BD0368BE258CF37BF37B049D27C16B06B16C28E4A06D3A07D4",
      INIT_35 => X"345678ABDF02468BD0258AD047AE159C048D15AE38D17C16B16C27D39F5B18E5",
      INIT_36 => X"3456789ACDF02468ACF1469CF258CF36AE159E26AF38D27C16B06B16C17D39F5",
      INIT_37 => X"34556789ACDF024579CE0358AD0369D037BE26AE26BF38D16B05AF49F4AF5B06",
      INIT_38 => X"445567789ACDE013579BDF1469BE147AD047BE26AE26AE37C05AE38D27C27C27",
      INIT_39 => X"4455667889ABDEF124679BD02479CF147AD147BE269D159D16AF38C16BF49E39",
      INIT_3A => X"55555667789ABCDE013468ACE02479CF147AD037AD158C048C048C15AE37C15A",
      INIT_3B => X"5555556677899ABCDF013568ACE02479CE1369CF259CF37AE259D159E26AF38C",
      INIT_3C => X"665555566677899ABCDF0134689BDF1468BD0258BE147AE148BF36AE26AE26AF",
      INIT_3D => X"76665555556677889ABCDE0124579BCE03579CE1469CF258BE158CF36AE259D1",
      INIT_3E => X"77665555555556677899ABCDF0134689BDF1358ACF1479CF258BE158BF269D04",
      INIT_3F => X"88766555444444555667889ABCEF0134689BDF1358ACF1469CE147AD037AD047",
      INIT_40 => X"98876554443333333445566789ABCDE0134679BDF13579CE0358AD0358BE147A",
      INIT_41 => X"A98766544332222222223344556789ABCDF023568ACDF1368ACF1368BE0368BE",
      INIT_42 => X"CA98765443221110000001112233456789ABCDF023568ACEF1368ACE1358ADF2",
      INIT_43 => X"DBA976543321100FFFEEEEEFFFF001223456789ABDEF124679BDF12579BDF146",
      INIT_44 => X"ECB9876532210FFEDDDCCCCCCCCCDDEEFF0112345679ABDEF124679BDF02468A",
      INIT_45 => X"FECA97654210FEEDCCBBAAA9999999AAABBCCDEEF012345689ACDF023568ABDF",
      INIT_46 => X"1FDBA8754210FEDCBAA988777666666666777889AABCCDEF01235678ABCEF124",
      INIT_47 => X"20ECB9764310FDCBA98776554433332222223334445567789ABBCDEF12345689",
      INIT_48 => X"420ECA864310EDCA9876543321100FFFEEEEEEEEFFFF001122344567889ABCDE",
      INIT_49 => X"631FDB975310EDBA876543210FEDDCCBBAAAA999999AAAAABBCCDDEEF0012234",
      INIT_4A => X"7520ECA75420ECB98653210FEDCBA9987766555444444444444555666778899A",
      INIT_4B => X"9742FDB86420ECA9754210EDCB98766543221100FFFEEEEEDDDDDEEEEEEFFF00",
      INIT_4C => X"B8630EC97520ECA875310EDBA976543210FEDCCBAA9988877776666666666666",
      INIT_4D => X"DA752FDA8531FCA86421FDBA8754210FDCBA9877654432211000FFFEEEEDDDDD",
      INIT_4E => X"FC9631EB9641FDA86420ECA875320FDCB9876432100FEDCCBAA9887766555444",
      INIT_4F => X"1EB852FCA742FDA8631FDB975310ECB9865321FEDCBA987654322100FEEDCCBB",
      INIT_50 => X"30DA741EB8520DB8631FCA86420ECA875320FDCA98654320FEDCBA9887654332",
      INIT_51 => X"62FC852FC9630EB8631EC97530ECA86421FDBA875321FECBA97654321FEDCBA9",
      INIT_52 => X"851EA740DA741EB9630EB9641FDB86420ECA86531FECB9765320FECBA8765421",
      INIT_53 => X"A730C952FB852FC9630EB8630EC97420EC97531FDCA86431FECB9764320FDCA9",
      INIT_54 => X"D952EB740D9630D9630DB8520DA8530EC97520ECA86420ECA975320ECB986431",
      INIT_55 => X"0C840D952EB741DA741DA752FC9741FC97520DB97420ECA86420ECA86431FDBA",
      INIT_56 => X"2EA62FB730C851EB741EA741EB8530DA8520DB8631FCA8531FDB86420ECA8642",
      INIT_57 => X"51D951D951DA63FB851EA741EB741EC9630EB8530EB9641FDA8631FCA8641FDB",
      INIT_58 => X"84FB73FB73FB740C952EB741DA740DA741EB9630DB8530DB8631EC97420DB964",
      INIT_59 => X"B62E951D951D951DA62FB740DA630C9630C9630DB852FCA741FC9742FCA7520D",
      INIT_5A => X"E950C83FB72EA62EA73FB840D962FB851EB841EB852FC9630DA852FCA741FC97",
      INIT_5B => X"1C73EA61D840C840B840C840D952EB740D963FC952FC963FC9630DA742FC9630",
      INIT_5C => X"4FA61C83FB62D951D840C841D951EA63FB841DA630C962FC962FC963FC9630DA",
      INIT_5D => X"72D94FA61D84FB62EA51D951D951D952EA73FC841DA63FC952FB851EB741EA74",
      INIT_5E => X"A50B72D84FA61D84FB62EA51D951D951D952EA63FB740D952EB740DA63FC852E",
      INIT_5F => X"E93E950B61C83EA51C83FA62D951D940C840C851D951EA63FB740D952EA730C9",
      INIT_60 => X"1C72C72D84FA50B72D940B72EA51D840C83FB73FB73FB740C840D951DA62EB73",
      INIT_61 => X"5FA5FA50B61C72D84FA61C83FA61D840B73EA62E951D951D951D951D951EA62E",
      INIT_62 => X"83D83D83E93E94FA51C72D94FB61D84FB62E951C84FB73FA62EA62E951D951D9",
      INIT_63 => X"C61B60B60B61C61C72D83EA50B62D84FB61D84FB72E951C84FB73EA62D951C84",
      INIT_64 => X"FA4F94E93E93E93E94FA50B61C72D94FA61C83EA51C83FA61D840B72EA51D84F",
      INIT_65 => X"3E82C71C61B60B60B61B61C72D83E94FA61C72E940B62D84FB61D84FB62D94FB",
      INIT_66 => X"71B60A4F94E83D83D82D83D83E94FA4FA61C72D83EA50B72D84FA51C73E950B7",
      INIT_67 => X"B5F93E82C61B60A5FA4FA4FA4FA4FA50B61B61C72D94FA50B61D83E94FB61C73",
      INIT_68 => X"F93D71B5FA4E83D72C61B60B60B50B60B61B61C72D82D83E94FA50B61C72E94F",
      INIT_69 => X"3D71B5F93D71B5FA4E93D82D71C71C61B61B61C61C71C72D83D83E94FA4FA50B",
      INIT_6A => X"71B5E82C60A4E82C61B5FA4E93D82D72C71C61B61B61B61B61C61C71C72C72D7",
      INIT_6B => X"B5F82C6F93D71B5F93D71C60A4F93E82D72C61B60B50A50A5FA5FA4FA4F94F94",
      INIT_6C => X"093C6093D70A4E82C6F94E82C60A5F93D82C71B60B5FA4F94E83D82D72C71C61",
      INIT_6D => X"4E70A4D70A4D71B4E82C60A4E82C60A4E93D71C60A5F94E82D71C61B50A4F93E",
      INIT_6E => X"92B5E71A4E71A4E71B5E82C60A3D71B5F94E82C60A4F93D72C60A5F93D82C60B",
      INIT_6F => X"D6092B5E81B4E71A4E71B4E82B5F93D71A4E82C60A4E83D71B5F93D71B60A4E8",
      INIT_70 => X"2B4D6092B5E81A4D70A4D70A4D71B4E82C5F93D71B4E82C60A4E82C60A4E81B5",
      INIT_71 => X"6F81B4D6F92B4E71A3D6093C6093C6093D70A4D71B5E82C6093D71B4E82C6F93",
      INIT_72 => X"B4D6F81A3C6F81B4D6093C5F82B5E81B5E81B5E82B5F82C5F93C6093D70A4D71",
      INIT_73 => X"081A3C5E7093C5E70A3C5F81B4D70A3D6093C6F92C5F92C5F82C5F82C5F82C5F",
      INIT_74 => X"4D6F81A2B4D6F81B4D6F82B4D6092C5E81A4D70A3C6F92C5F82B5E81B4D70A3D",
      INIT_75 => X"92B4C5E7081A3C5E7092B4E7092B5E70A3C5F81B4D7093C5F81B4E70A3C6F82B",
      INIT_76 => X"E7081A2B4D5E7092B4C5E7093C5E7092B5E7092C5E71A3C6F81B4D6092B4E709",
      INIT_77 => X"3C4D6E7F81A2B4D5E7092B3C5E7092B4D6F92B4D6F81B4D6F81A4D6F81A3D6F8",
      INIT_78 => X"8192A3B4D5E6F8092B3C5E7F81A3C5E6F81A3C5E7092B4D6F82B4D6F81A3C5E7",
      INIT_79 => X"E6E7F808192B3C4D6E7081A2B4D5E7092A3C5E7092A3C5E7092B4D5E7092B4D5",
      INIT_7A => X"3B3C4C5D6E6F708192B3C4D6E7081A2B4D5E7091A3C5D6F8192B4D5E7091A3C4",
      INIT_7B => X"809191A2A2B3C4C5D6E7F8091A3B4C5E6F8092A3C4D6E7091A3B4D6E7081A2B3",
      INIT_7C => X"D6E6E6E7F7F808191A2A3B4C5D6E7F8091A2B4C5D6F7081A2B3C5D6E7F8192A3",
      INIT_7D => X"3B3B3B3B4C4C4D5D5E6E7F708091A2A3B4C5D6E7F8091A2B3C4D5E6F708091A2",
      INIT_7E => X"808080808091919192A2A3B3B4C4D5D6E6F7F809192A3B3C4D5D6E7F70809192",
      INIT_7F => X"E6E6D5D5D5D5D5E6E6E6E6F7F7F80809191A2A2B3B4C4D5D6E6E7F7080819191",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addra(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => douta(3 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"03FFFFFFFFFFFFFF03FFFFFFFFFFFFFF07FFFFFFFFFFFFFF0FFFFFFFFFFFFFFF",
      INITP_01 => X"007FFFFFFFFFFFFF007FFFFFFFFFFFFF00FFFFFFFFFFFFFF01FFFFFFFFFFFFFF",
      INITP_02 => X"000FFFFFFFFFFFFF000FFFFFFFFFFFFF001FFFFFFFFFFFFF003FFFFFFFFFFFFF",
      INITP_03 => X"0000FFFFFFFFFFFF0001FFFFFFFFFFFF0003FFFFFFFFFFFF0007FFFFFFFFFFFF",
      INITP_04 => X"00001FFFFFFFFFFF00003FFFFFFFFFFF00007FFFFFFFFFFF0000FFFFFFFFFFFF",
      INITP_05 => X"000003FFFFFFFFFF000007FFFFFFFFFF000007FFFFFFFFFF00000FFFFFFFFFFF",
      INITP_06 => X"0000003FFFFFFFFF0000007FFFFFFFFF000000FFFFFFFFFF000001FFFFFFFFFF",
      INITP_07 => X"00000003FFFFFFFF00000007FFFFFFFF0000000FFFFFFFFF0000001FFFFFFFFF",
      INITP_08 => X"000000003FFFFFFF000000007FFFFFFF00000000FFFFFFFF00000001FFFFFFFF",
      INITP_09 => X"0000000003FFFFFF0000000007FFFFFF000000000FFFFFFF000000001FFFFFFF",
      INITP_0A => X"00000000003FFFFF00000000007FFFFF0000000000FFFFFF0000000001FFFFFF",
      INITP_0B => X"000000000001FFFF000000000003FFFF000000000007FFFF00000000000FFFFF",
      INITP_0C => X"0000000000000FFF0000000000001FFF0000000000003FFF000000000000FFFF",
      INITP_0D => X"000000000000007F00000000000000FF00000000000001FF00000000000007FF",
      INITP_0E => X"00000000000000010000000000000007000000000000000F000000000000001F",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3B3E404345484A4D4F5255575A5D5F6265686B6D707376797C7F8285888B8E91",
      INIT_01 => X"F8FAFCFE0002040507090B0D0F111315171A1C1E20222427292B2D3032343739",
      INIT_02 => X"3A3C3E414346484B4D505255585A5D606365686B6E717376797C7F8285888B8E",
      INIT_03 => X"F7F9FBFDFE00020406080A0C0E10121416181A1C1E21232527292C2E30323537",
      INIT_04 => X"383A3C3F414446494B4E505355585B5D606366686B6E717476797C7F8285888B",
      INIT_05 => X"F6F8FAFBFDFF01030507080A0C0E10121416191B1D1F212325282A2C2E313335",
      INIT_06 => X"36383A3D3F424447494B4E515356585B5E606366696B6E717477797C7F828588",
      INIT_07 => X"F5F7F8FAFCFE0001030507090B0D0F11131517191B1D1F222426282A2D2F3133",
      INIT_08 => X"3436383B3D40424447494C4E515356595B5E616366696B6E717477797C7F8285",
      INIT_09 => X"F4F5F7F9FBFCFE00020406080A0C0D0F111315181A1C1E20222426292B2D2F31",
      INIT_0A => X"323436393B3E404245474A4C4F515456595B5E616366696C6E717477797C7F82",
      INIT_0B => X"F2F4F6F8F9FBFDFF01030406080A0C0E10121416181A1C1E20222527292B2D30",
      INIT_0C => X"30323537393B3E404345474A4C4F515456595C5E616366696C6E717477797C7F",
      INIT_0D => X"F1F3F5F6F8FAFCFEFF01030507090B0C0E10121416181A1D1F21232527292C2E",
      INIT_0E => X"2E30333537393C3E404345484A4D4F525457595C5E616466696C6E717477797C",
      INIT_0F => X"F0F2F3F5F7F9FAFCFE0002030507090B0D0F11131517191B1D1F212325282A2C",
      INIT_10 => X"2C2E313335373A3C3E414345484A4D4F525457595C5E616466696C6E71747679",
      INIT_11 => X"EFF1F2F4F6F7F9FBFDFE00020406080A0B0D0F11131517191B1D1F222426282A",
      INIT_12 => X"2A2D2F313335383A3C3F414346484A4D4F525457595C5E616466696B6E717476",
      INIT_13 => X"EEEFF1F3F4F6F8FAFBFDFF01030406080A0C0E10121416181A1C1E2022242628",
      INIT_14 => X"292B2D2F313336383A3C3F414346484B4D4F525457595C5E616466696B6E7173",
      INIT_15 => X"EDEEF0F1F3F5F7F8FAFCFEFF01030507090A0C0E10121416181A1C1E20222426",
      INIT_16 => X"27292B2D2F313436383A3D3F414446484B4D50525457595C5E616366696B6E71",
      INIT_17 => X"EBEDEFF0F2F4F5F7F9FAFCFE0002030507090B0D0F11121416181A1C1E202325",
      INIT_18 => X"2527292B2D30323436383B3D3F414446484B4D50525457595C5E616366686B6E",
      INIT_19 => X"EAECEDEFF1F2F4F6F7F9FBFDFE0002040607090B0D0F11131517191B1D1F2123",
      INIT_1A => X"232527292B2E30323436383B3D3F414446484B4D50525457595C5E616366686B",
      INIT_1B => X"E9EBECEEEFF1F3F4F6F8FAFBFDFF01020406080A0C0D0F11131517191B1D1F21",
      INIT_1C => X"212325272A2C2E30323436393B3D3F424446484B4D4F525457595C5E61636668",
      INIT_1D => X"E8E9EBEDEEF0F2F3F5F7F8FAFCFDFF01030506080A0C0E1011131517191B1D1F",
      INIT_1E => X"1F212426282A2C2E30323436393B3D3F424446484B4D4F525457595B5E606365",
      INIT_1F => X"E7E8EAEBEDEFF0F2F4F5F7F9FAFCFEFF01030507080A0C0E10121416181A1B1D",
      INIT_20 => X"1E20222426282A2C2E30323437393B3D3F424446484B4D4F525456595B5E6062",
      INIT_21 => X"E6E7E9EAECEDEFF1F2F4F6F7F9FBFCFE0002030507090B0C0E10121416181A1C",
      INIT_22 => X"1C1E20222426282A2C2E30323437393B3D3F424446484B4D4F525456595B5D60",
      INIT_23 => X"E4E6E7E9EBECEEEFF1F3F4F6F8F9FBFDFE0002040507090B0D0F10121416181A",
      INIT_24 => X"1A1C1E20222426282A2C2E30323437393B3D3F414446484A4D4F515456585B5D",
      INIT_25 => X"E3E5E6E8E9EBEDEEF0F1F3F5F6F8FAFBFDFF0002040607090B0D0F1113141618",
      INIT_26 => X"181A1C1E20222426282A2C2E30323437393B3D3F414446484A4D4F515356585A",
      INIT_27 => X"E2E4E5E7E8EAEBEDEEF0F2F3F5F7F8FAFCFDFF01020406080A0B0D0F11131516",
      INIT_28 => X"17191A1C1E20222426282A2C2E30323437393B3D3F414346484A4C4F51535558",
      INIT_29 => X"E1E2E4E5E7E8EAECEDEFF0F2F4F5F7F8FAFCFEFF01030406080A0C0D0F111315",
      INIT_2A => X"1517191B1C1E20222426282A2C2E30323436393B3D3F414345484A4C4E515355",
      INIT_2B => X"E0E1E3E4E6E7E9EAECEDEFF1F2F4F5F7F9FAFCFEFF01030506080A0C0E0F1113",
      INIT_2C => X"131517191B1D1E20222426282A2C2E30323436383B3D3F414345474A4C4E5052",
      INIT_2D => X"DFE0E2E3E5E6E8E9EBECEEEFF1F2F4F6F7F9FBFCFE0001030507080A0C0E0F11",
      INIT_2E => X"11131517191B1D1E20222426282A2C2E30323436383A3C3F41434547494B4E50",
      INIT_2F => X"DEDFE0E2E3E5E6E8E9EBECEEF0F1F3F4F6F8F9FBFDFE0002030507080A0C0E10",
      INIT_30 => X"1012131517191B1D1E20222426282A2C2E30323436383A3C3E40434547494B4D",
      INIT_31 => X"DCDEDFE1E2E4E5E7E8EAEBEDEEF0F1F3F5F6F8F9FBFDFE0002030507090A0C0E",
      INIT_32 => X"0E1012131517191B1D1E20222426282A2C2E30323436383A3C3E40424446494B",
      INIT_33 => X"DBDDDEE0E1E2E4E5E7E8EAEBEDEEF0F2F3F5F6F8FAFBFDFF0002040507090A0C",
      INIT_34 => X"0C0E1012131517191B1D1E20222426282A2C2E30323436383A3C3E4042444648",
      INIT_35 => X"DADCDDDEE0E1E3E4E6E7E9EAECEDEFF0F2F3F5F7F8FAFBFDFF0002040507090B",
      INIT_36 => X"0B0C0E1012131517191B1D1E20222426282A2C2E2F31333537393B3D3F424446",
      INIT_37 => X"D9DADCDDDFE0E2E3E4E6E7E9EAECEDEFF0F2F4F5F7F8FAFCFDFF000204060709",
      INIT_38 => X"090B0C0E1012131517191B1C1E20222426282A2B2D2F31333537393B3D3F4143",
      INIT_39 => X"D8D9DBDCDEDFE0E2E3E5E6E8E9EBECEEEFF1F2F4F5F7F8FAFCFDFF0102040607",
      INIT_3A => X"07090B0C0E1012131517191B1C1E2022242627292B2D2F31333537393B3D3F41",
      INIT_3B => X"D7D8DADBDCDEDFE1E2E3E5E6E8E9EBECEEEFF1F2F4F5F7F9FAFCFDFF01020406",
      INIT_3C => X"0607090B0C0E1012131517191A1C1E2022232527292B2D2F31333436383A3C3E",
      INIT_3D => X"D6D7D8DADBDDDEDFE1E2E4E5E7E8E9EBECEEEFF1F2F4F6F7F9FAFCFDFF010204",
      INIT_3E => X"040607090B0C0E1012131517181A1C1E2021232527292B2D2E30323436383A3C",
      INIT_3F => X"D5D6D7D9DADBDDDEE0E1E2E4E5E7E8EAEBEDEEF0F1F3F4F6F7F9FAFCFEFF0102",
      INIT_40 => X"02040607090B0C0E1011131517181A1C1E1F21232527292A2C2E303234363839",
      INIT_41 => X"D4D5D6D8D9DADCDDDEE0E1E3E4E5E7E8EAEBEDEEF0F1F3F4F6F7F9FAFCFEFF01",
      INIT_42 => X"0102040607090B0C0E1011131516181A1C1D1F21232526282A2C2E3031333537",
      INIT_43 => X"D2D4D5D6D8D9DADCDDDFE0E1E3E4E6E7E8EAEBEDEEF0F1F3F4F6F7F9FAFCFEFF",
      INIT_44 => X"FF0102040607090A0C0E0F11131516181A1B1D1F21232426282A2C2D2F313335",
      INIT_45 => X"D1D3D4D5D7D8D9DBDCDDDFE0E1E3E4E6E7E9EAEBEDEEF0F1F3F4F6F7F9FAFCFE",
      INIT_46 => X"FEFF0102040607090A0C0E0F1113141618191B1D1F2022242628292B2D2F3132",
      INIT_47 => X"D0D2D3D4D5D7D8D9DBDCDDDFE0E2E3E4E6E7E9EAECEDEEF0F1F3F4F6F7F9FAFC",
      INIT_48 => X"FCFEFF0102040507090A0C0E0F1112141618191B1D1E2022242527292B2C2E30",
      INIT_49 => X"CFD1D2D3D4D6D7D8DADBDCDEDFE0E2E3E4E6E7E9EAECEDEEF0F1F3F4F6F7F9FA",
      INIT_4A => X"FAFCFDFF0102040507080A0C0D0F1112141617191B1C1E2022232527282A2C2E",
      INIT_4B => X"CECFD1D2D3D5D6D7D8DADBDCDEDFE0E2E3E5E6E7E9EAECEDEFF0F1F3F4F6F7F9",
      INIT_4C => X"F9FAFCFDFF0002040507080A0C0D0F1012141517191A1C1E1F21232526282A2C",
      INIT_4D => X"CDCED0D1D2D3D5D6D7D9DADBDCDEDFE1E2E3E5E6E7E9EAECEDEFF0F1F3F4F6F7",
      INIT_4E => X"F7F9FAFCFDFF0002030507080A0B0D0F1012131517181A1C1D1F212224262829",
      INIT_4F => X"CCCDCFD0D1D2D4D5D6D7D9DADBDDDEDFE1E2E3E5E6E7E9EAECEDEFF0F1F3F4F6",
      INIT_50 => X"F6F7F9FAFCFDFF0002030506080A0B0D0E1011131516181A1B1D1F2022242527",
      INIT_51 => X"CBCCCDCFD0D1D2D4D5D6D7D9DADBDDDEDFE1E2E3E5E6E7E9EAECEDEFF0F1F3F4",
      INIT_52 => X"F4F6F7F9FAFCFDFF000203050608090B0C0E101113141618191B1D1E20212325",
      INIT_53 => X"CACBCCCECFD0D1D2D4D5D6D8D9DADBDDDEDFE1E2E3E5E6E7E9EAECEDEEF0F1F3",
      INIT_54 => X"F3F4F6F7F8FAFBFDFE000103040607090B0C0E0F1112141617191A1C1E1F2123",
      INIT_55 => X"C9CACBCCCECFD0D1D3D4D5D6D8D9DADBDDDEDFE1E2E3E5E6E7E9EAECEDEEF0F1",
      INIT_56 => X"F1F3F4F5F7F8FAFBFDFE000103040607090A0C0D0F1012141517181A1C1D1F20",
      INIT_57 => X"C8C9CACBCDCECFD0D1D3D4D5D6D8D9DADCDDDEDFE1E2E3E5E6E7E9EAECEDEEF0",
      INIT_58 => X"F0F1F2F4F5F7F8FAFBFDFEFF0102040507080A0B0D0F1012131516181A1B1D1E",
      INIT_59 => X"C7C8C9CACCCDCECFD0D2D3D4D5D6D8D9DADCDDDEDFE1E2E3E5E6E7E9EAECEDEE",
      INIT_5A => X"EEF0F1F2F4F5F7F8F9FBFCFEFF0102040507080A0B0D0E101113141617191B1C",
      INIT_5B => X"C6C7C8C9CACCCDCECFD0D2D3D4D5D7D8D9DADCDDDEDFE1E2E3E5E6E7E9EAEBED",
      INIT_5C => X"EDEEEFF1F2F4F5F6F8F9FBFCFEFF000203050608090B0C0E0F1112141517191A",
      INIT_5D => X"C5C6C7C8C9CBCCCDCECFD0D2D3D4D5D7D8D9DADCDDDEDFE1E2E3E5E6E7E9EAEB",
      INIT_5E => X"EBEDEEEFF1F2F3F5F6F8F9FAFCFDFF000203040607090A0C0D0F101213151618",
      INIT_5F => X"C4C5C6C7C8C9CBCCCDCECFD0D2D3D4D5D7D8D9DADCDDDEDFE1E2E3E5E6E7E9EA",
      INIT_60 => X"EAEBECEEEFF0F2F3F5F6F7F9FAFCFDFE000103040607090A0B0D0E1011131416",
      INIT_61 => X"C3C4C5C6C7C8CACBCCCDCECFD1D2D3D4D5D7D8D9DADCDDDEDFE1E2E3E4E6E7E8",
      INIT_62 => X"E8EAEBECEEEFF0F2F3F4F6F7F8FAFBFDFEFF0102040507080A0B0C0E0F111214",
      INIT_63 => X"C2C3C4C5C6C7C8CACBCCCDCECFD1D2D3D4D5D7D8D9DADBDDDEDFE1E2E3E4E6E7",
      INIT_64 => X"E7E8E9EBECEDEFF0F1F3F4F5F7F8FAFBFCFEFF010203050608090B0C0D0F1012",
      INIT_65 => X"C1C2C3C4C5C6C7C8CACBCCCDCECFD1D2D3D4D5D7D8D9DADBDDDEDFE0E2E3E4E6",
      INIT_66 => X"E5E7E8E9EBECEDEEF0F1F2F4F5F7F8F9FBFCFDFF000203040607090A0B0D0E10",
      INIT_67 => X"C0C1C2C3C4C5C6C7C9CACBCCCDCECFD1D2D3D4D5D6D8D9DADBDDDEDFE0E2E3E4",
      INIT_68 => X"E4E5E7E8E9EAECEDEEF0F1F2F4F5F6F8F9FAFCFDFE000103040507080A0B0C0E",
      INIT_69 => X"BFC0C1C2C3C4C5C6C7C9CACBCCCDCECFD1D2D3D4D5D6D8D9DADBDCDEDFE0E1E3",
      INIT_6A => X"E3E4E5E6E8E9EAEBEDEEEFF1F2F3F5F6F7F9FAFBFDFEFF010203050608090A0C",
      INIT_6B => X"BEBFC0C1C2C3C4C5C6C7C9CACBCCCDCECFD1D2D3D4D5D6D8D9DADBDCDEDFE0E1",
      INIT_6C => X"E1E2E4E5E6E7E9EAEBECEEEFF0F2F3F4F6F7F8FAFBFCFEFF000203040607080A",
      INIT_6D => X"BDBEBFC0C1C2C3C4C5C6C7C9CACBCCCDCECFD0D2D3D4D5D6D7D9DADBDCDDDFE0",
      INIT_6E => X"E0E1E2E3E5E6E7E8EAEBECEDEFF0F1F3F4F5F7F8F9FAFCFDFE00010204050708",
      INIT_6F => X"BCBDBEBFC0C1C2C3C4C5C6C7C9CACBCCCDCECFD0D2D3D4D5D6D7D9DADBDCDDDF",
      INIT_70 => X"DEE0E1E2E3E4E6E7E8E9EBECEDEEF0F1F2F4F5F6F7F9FAFBFDFEFF0102030506",
      INIT_71 => X"BBBCBDBEBFC0C1C2C3C4C5C6C7C9CACBCCCDCECFD0D1D3D4D5D6D7D8DADBDCDD",
      INIT_72 => X"DDDEDFE1E2E3E4E5E7E8E9EAECEDEEEFF1F2F3F4F6F7F8FAFBFCFDFF00010304",
      INIT_73 => X"BABBBCBDBEBFC0C1C2C3C4C5C6C7C8CACBCCCDCECFD0D1D3D4D5D6D7D8D9DBDC",
      INIT_74 => X"DCDDDEDFE0E2E3E4E5E6E8E9EAEBEDEEEFF0F2F3F4F5F7F8F9FAFCFDFE000102",
      INIT_75 => X"B9BABBBCBDBEBFC0C1C2C3C4C5C6C7C8CACBCCCDCECFD0D1D2D4D5D6D7D8D9DA",
      INIT_76 => X"DADBDDDEDFE0E1E2E4E5E6E7E8EAEBECEDEFF0F1F2F4F5F6F7F9FAFBFCFEFF00",
      INIT_77 => X"B8B9BABBBCBDBEBFC0C1C2C3C4C5C6C7C8C9CBCCCDCECFD0D1D2D3D5D6D7D8D9",
      INIT_78 => X"D9DADBDCDEDFE0E1E2E3E5E6E7E8E9EBECEDEEEFF1F2F3F4F6F7F8F9FBFCFDFE",
      INIT_79 => X"B7B8B9BABBBCBDBEBFC0C1C2C3C4C5C6C7C8C9CACCCDCECFD0D1D2D3D4D5D7D8",
      INIT_7A => X"D8D9DADBDCDDDEE0E1E2E3E4E5E7E8E9EAEBEDEEEFF0F1F3F4F5F6F8F9FAFBFD",
      INIT_7B => X"B6B7B8B9BABBBCBDBEBFC0C1C2C3C4C5C6C7C8C9CACBCDCECFD0D1D2D3D4D5D6",
      INIT_7C => X"D6D7D8DADBDCDDDEDFE0E2E3E4E5E6E7E9EAEBECEDEFF0F1F2F3F5F6F7F8FAFB",
      INIT_7D => X"B5B6B7B8B9BABBBCBDBEBFC0C1C2C3C4C5C6C7C8C9CACBCCCDCFD0D1D2D3D4D5",
      INIT_7E => X"D5D6D7D8D9DADCDDDEDFE0E1E2E4E5E6E7E8E9EBECEDEEEFF1F2F3F4F5F7F8F9",
      INIT_7F => X"B4B5B6B7B8B9BABBBCBDBEBFC0C1C2C3C4C5C6C7C8C9CACBCCCDCECFD1D2D3D4",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D4D5D6D7D8D9DADBDCDEDFE0E1E2E3E4E6E7E8E9EAEBEDEEEFF0F1F2F4F5F6F7",
      INIT_01 => X"B3B4B5B6B7B8B9BABBBCBDBEBFC0C1C2C3C4C5C6C7C8C9CACBCCCDCECFD0D1D3",
      INIT_02 => X"D2D3D4D6D7D8D9DADBDCDDDEDFE1E2E3E4E5E6E7E9EAEBECEDEEF0F1F2F3F4F5",
      INIT_03 => X"B2B3B4B5B6B7B8B9BABBBCBDBEBFC0C1C2C3C4C5C6C7C8C9CACBCCCDCECFD0D1",
      INIT_04 => X"D1D2D3D4D5D6D7D9DADBDCDDDEDFE0E1E2E4E5E6E7E8E9EAECEDEEEFF0F1F2F4",
      INIT_05 => X"B1B2B3B4B5B6B7B8B9BABBBCBDBEBFC0C1C2C3C4C5C6C7C8C9CACBCCCDCECFD0",
      INIT_06 => X"D0D1D2D3D4D5D6D7D8D9DADBDDDEDFE0E1E2E3E4E5E7E8E9EAEBECEDEEF0F1F2",
      INIT_07 => X"B0B1B2B3B4B5B6B7B8B9BABBBCBDBEBEBFC0C1C2C3C4C5C6C7C8C9CBCCCDCECF",
      INIT_08 => X"CECFD1D2D3D4D5D6D7D8D9DADBDCDDDEDFE1E2E3E4E5E6E7E8E9EBECEDEEEFF0",
      INIT_09 => X"AFB0B1B2B3B4B5B6B7B8B9BABBBBBCBDBEBFC0C1C2C3C4C5C6C7C8C9CACBCCCD",
      INIT_0A => X"CDCECFD0D1D2D3D4D5D7D8D9DADBDCDDDEDFE0E1E2E3E5E6E7E8E9EAEBECEDEE",
      INIT_0B => X"AEAFB0B1B2B3B4B5B6B7B8B9B9BABBBCBDBEBFC0C1C2C3C4C5C6C7C8C9CACBCC",
      INIT_0C => X"CCCDCECFD0D1D2D3D4D5D6D7D8D9DADBDDDEDFE0E1E2E3E4E5E6E7E8E9EBECED",
      INIT_0D => X"AEAEAFB0B1B2B3B4B5B6B7B8B8B9BABBBCBDBEBFC0C1C2C3C4C5C6C7C8C9CACB",
      INIT_0E => X"CBCCCDCECFD0D1D2D3D4D5D6D7D8D9DADBDCDDDEDFE0E1E2E4E5E6E7E8E9EAEB",
      INIT_0F => X"ADAEAEAFB0B1B2B3B4B5B6B7B7B8B9BABBBCBDBEBFC0C1C2C3C4C5C6C7C8C9CA",
      INIT_10 => X"C9CACBCCCDCECFD0D1D2D3D4D6D7D8D9DADBDCDDDEDFE0E1E2E3E4E5E6E7E8E9",
      INIT_11 => X"ACADAEAEAFB0B1B2B3B4B5B6B6B7B8B9BABBBCBDBEBFC0C1C2C3C4C5C6C6C7C8",
      INIT_12 => X"C8C9CACBCCCDCECFD0D1D2D3D4D5D6D7D8D9DADBDCDDDEDFE0E2E3E4E5E6E7E8",
      INIT_13 => X"ABACADADAEAFB0B1B2B3B4B5B5B6B7B8B9BABBBCBDBEBFC0C1C1C2C3C4C5C6C7",
      INIT_14 => X"C7C8C9CACBCCCDCECFD0D1D2D3D4D5D6D7D8D9DADBDCDDDEDFE0E1E2E3E4E5E6",
      INIT_15 => X"AAABACADADAEAFB0B1B2B3B4B4B5B6B7B8B9BABBBCBDBEBEBFC0C1C2C3C4C5C6",
      INIT_16 => X"C6C7C8C9CACBCCCDCDCECFD0D1D2D3D4D5D6D7D8D9DADBDCDDDEDFE0E1E2E4E5",
      INIT_17 => X"A9AAABACACADAEAFB0B1B2B3B3B4B5B6B7B8B9BABBBCBCBDBEBFC0C1C2C3C4C5",
      INIT_18 => X"C5C6C6C7C8C9CACBCCCDCECFD0D1D2D3D4D5D6D7D8D9DADBDCDDDEDFE0E1E2E3",
      INIT_19 => X"A8A9AAABACACADAEAFB0B1B2B2B3B4B5B6B7B8B9BABABBBCBDBEBFC0C1C2C3C4",
      INIT_1A => X"C3C4C5C6C7C8C9CACBCCCDCECFD0D1D2D3D4D5D6D6D7D8D9DADBDCDDDEDFE0E1",
      INIT_1B => X"A7A8A9AAABABACADAEAFB0B1B1B2B3B4B5B6B7B8B8B9BABBBCBDBEBFC0C1C2C2",
      INIT_1C => X"C2C3C4C5C6C7C8C9CACBCCCCCDCECFD0D1D2D3D4D5D6D7D8D9DADBDCDDDEDFE0",
      INIT_1D => X"A6A7A8A9AAABABACADAEAFB0B0B1B2B3B4B5B6B7B7B8B9BABBBCBDBEBFBFC0C1",
      INIT_1E => X"C1C2C3C4C5C6C6C7C8C9CACBCCCDCECFD0D1D2D3D4D5D6D7D7D8D9DADBDCDDDE",
      INIT_1F => X"A6A6A7A8A9AAAAABACADAEAFAFB0B1B2B3B4B5B5B6B7B8B9BABBBCBDBDBEBFC0",
      INIT_20 => X"C0C1C2C3C3C4C5C6C7C8C9CACBCCCDCECECFD0D1D2D3D4D5D6D7D8D9DADBDCDD",
      INIT_21 => X"A5A6A6A7A8A9AAAAABACADAEAFAFB0B1B2B3B4B4B5B6B7B8B9BABBBBBCBDBEBF",
      INIT_22 => X"BFC0C0C1C2C3C4C5C6C7C8C9C9CACBCCCDCECFD0D1D2D3D4D5D5D6D7D8D9DADB",
      INIT_23 => X"A4A5A5A6A7A8A9A9AAABACADAEAEAFB0B1B2B3B3B4B5B6B7B8B9B9BABBBCBDBE",
      INIT_24 => X"BEBEBFC0C1C2C3C4C5C5C6C7C8C9CACBCCCDCECFCFD0D1D2D3D4D5D6D7D8D9DA",
      INIT_25 => X"A3A4A5A5A6A7A8A9A9AAABACADADAEAFB0B1B2B2B3B4B5B6B7B7B8B9BABBBCBD",
      INIT_26 => X"BCBDBEBFC0C1C2C2C3C4C5C6C7C8C9CACACBCCCDCECFD0D1D2D3D4D4D5D6D7D8",
      INIT_27 => X"A2A3A4A5A5A6A7A8A8A9AAABACACADAEAFB0B1B1B2B3B4B5B6B6B7B8B9BABBBC",
      INIT_28 => X"BBBCBDBEBFC0C0C1C2C3C4C5C6C7C7C8C9CACBCCCDCECFCFD0D1D2D3D4D5D6D7",
      INIT_29 => X"A1A2A3A4A4A5A6A7A8A8A9AAABACACADAEAFB0B0B1B2B3B4B5B5B6B7B8B9BABA",
      INIT_2A => X"BABBBCBDBEBEBFC0C1C2C3C4C4C5C6C7C8C9CACBCBCCCDCECFD0D1D2D2D3D4D5",
      INIT_2B => X"A1A1A2A3A4A4A5A6A7A7A8A9AAABABACADAEAFAFB0B1B2B3B3B4B5B6B7B8B8B9",
      INIT_2C => X"B9BABBBCBCBDBEBFC0C1C1C2C3C4C5C6C7C7C8C9CACBCCCDCECECFD0D1D2D3D4",
      INIT_2D => X"A0A0A1A2A3A3A4A5A6A7A7A8A9AAAAABACADAEAEAFB0B1B2B2B3B4B5B6B7B7B8",
      INIT_2E => X"B8B9BABABBBCBDBEBFBFC0C1C2C3C4C4C5C6C7C8C9CACACBCCCDCECFD0D0D1D2",
      INIT_2F => X"9FA0A0A1A2A3A3A4A5A6A6A7A8A9A9AAABACADADAEAFB0B1B1B2B3B4B5B5B6B7",
      INIT_30 => X"B7B8B8B9BABBBCBDBDBEBFC0C1C2C2C3C4C5C6C7C7C8C9CACBCCCDCDCECFD0D1",
      INIT_31 => X"9E9F9FA0A1A2A2A3A4A5A5A6A7A8A9A9AAABACACADAEAFB0B0B1B2B3B4B4B5B6",
      INIT_32 => X"B6B7B7B8B9BABBBBBCBDBEBFBFC0C1C2C3C4C4C5C6C7C8C9C9CACBCCCDCECFCF",
      INIT_33 => X"9D9E9F9FA0A1A2A2A3A4A5A5A6A7A8A8A9AAABABACADAEAFAFB0B1B2B3B3B4B5",
      INIT_34 => X"B5B5B6B7B8B9B9BABBBCBDBDBEBFC0C1C2C2C3C4C5C6C6C7C8C9CACBCBCCCDCE",
      INIT_35 => X"9C9D9E9F9FA0A1A1A2A3A4A4A5A6A7A7A8A9AAAAABACADAEAEAFB0B1B1B2B3B4",
      INIT_36 => X"B4B4B5B6B7B7B8B9BABBBBBCBDBEBFBFC0C1C2C3C4C4C5C6C7C8C8C9CACBCCCD",
      INIT_37 => X"9C9C9D9E9E9FA0A1A1A2A3A4A4A5A6A7A7A8A9AAAAABACADADAEAFB0B0B1B2B3",
      INIT_38 => X"B2B3B4B5B6B6B7B8B9BABABBBCBDBDBEBFC0C1C1C2C3C4C5C5C6C7C8C9CACACB",
      INIT_39 => X"9B9B9C9D9E9E9FA0A0A1A2A3A3A4A5A6A6A7A8A9A9AAABACACADAEAFAFB0B1B2",
      INIT_3A => X"B1B2B3B4B4B5B6B7B8B8B9BABBBBBCBDBEBFBFC0C1C2C3C3C4C5C6C7C7C8C9CA",
      INIT_3B => X"9A9B9B9C9D9D9E9FA0A0A1A2A2A3A4A5A5A6A7A8A8A9AAABABACADAEAEAFB0B1",
      INIT_3C => X"B0B1B2B3B3B4B5B6B6B7B8B9BABABBBCBDBDBEBFC0C1C1C2C3C4C4C5C6C7C8C8",
      INIT_3D => X"999A9B9B9C9D9D9E9F9FA0A1A2A2A3A4A4A5A6A7A7A8A9AAAAABACADADAEAFB0",
      INIT_3E => X"AFB0B1B2B2B3B4B5B5B6B7B8B8B9BABBBBBCBDBEBFBFC0C1C2C2C3C4C5C6C6C7",
      INIT_3F => X"98999A9A9B9C9D9D9E9F9FA0A1A1A2A3A4A4A5A6A6A7A8A9A9AAABACACADAEAF",
      INIT_40 => X"AEAFB0B0B1B2B3B3B4B5B6B6B7B8B9BABABBBCBDBDBEBFC0C0C1C2C3C3C4C5C6",
      INIT_41 => X"9898999A9A9B9C9C9D9E9E9FA0A1A1A2A3A3A4A5A6A6A7A8A8A9AAABABACADAE",
      INIT_42 => X"ADAEAFAFB0B1B2B2B3B4B5B5B6B7B8B8B9BABBBBBCBDBEBEBFC0C1C1C2C3C4C4",
      INIT_43 => X"97979899999A9B9C9C9D9E9E9FA0A0A1A2A2A3A4A5A5A6A7A7A8A9AAAAABACAD",
      INIT_44 => X"ACADAEAEAFB0B1B1B2B3B3B4B5B6B6B7B8B9B9BABBBCBCBDBEBFBFC0C1C2C2C3",
      INIT_45 => X"9697979899999A9B9B9C9D9D9E9F9FA0A1A2A2A3A4A4A5A6A6A7A8A9A9AAABAB",
      INIT_46 => X"ABACADADAEAFAFB0B1B2B2B3B4B5B5B6B7B7B8B9BABABBBCBDBDBEBFC0C0C1C2",
      INIT_47 => X"959697979899999A9B9B9C9D9D9E9F9FA0A1A1A2A3A3A4A5A6A6A7A8A8A9AAAA",
      INIT_48 => X"AAABACACADAEAEAFB0B1B1B2B3B3B4B5B6B6B7B8B9B9BABBBBBCBDBEBEBFC0C0",
      INIT_49 => X"94959696979898999A9A9B9C9C9D9E9E9FA0A0A1A2A3A3A4A5A5A6A7A7A8A9A9",
      INIT_4A => X"A9AAABABACADADAEAFB0B0B1B2B2B3B4B4B5B6B7B7B8B9B9BABBBCBCBDBEBEBF",
      INIT_4B => X"9494959696979898999A9A9B9C9C9D9E9E9FA0A0A1A2A2A3A4A4A5A6A6A7A8A8",
      INIT_4C => X"A8A9AAAAABACACADAEAEAFB0B1B1B2B3B3B4B5B5B6B7B8B8B9BABABBBCBDBDBE",
      INIT_4D => X"93949495969697979899999A9B9B9C9D9D9E9F9FA0A1A1A2A3A3A4A5A5A6A7A7",
      INIT_4E => X"A7A8A9A9AAABABACADADAEAFAFB0B1B2B2B3B4B4B5B6B6B7B8B8B9BABBBBBCBD",
      INIT_4F => X"9293939495959697979899999A9B9B9C9C9D9E9E9FA0A0A1A2A2A3A4A4A5A6A7",
      INIT_50 => X"A6A7A8A8A9AAAAABACACADAEAEAFB0B0B1B2B2B3B4B5B5B6B7B7B8B9B9BABBBB",
      INIT_51 => X"919293939495959696979898999A9A9B9C9C9D9E9E9FA0A0A1A2A2A3A4A4A5A6",
      INIT_52 => X"A5A6A7A7A8A9A9AAABABACADADAEAFAFB0B1B1B2B3B3B4B5B5B6B7B7B8B9BABA",
      INIT_53 => X"9191929393949495969697989899999A9B9B9C9D9D9E9F9FA0A1A1A2A3A3A4A5",
      INIT_54 => X"A4A5A6A6A7A8A8A9AAAAABACACADAEAEAFB0B0B1B2B2B3B4B4B5B6B6B7B8B8B9",
      INIT_55 => X"909191929293949495969697979899999A9B9B9C9C9D9E9E9FA0A0A1A2A2A3A4",
      INIT_56 => X"A3A4A5A5A6A7A7A8A9A9AAABABACADADAEAEAFB0B0B1B2B2B3B4B4B5B6B6B7B8",
      INIT_57 => X"8F909091929293939495959697979898999A9A9B9C9C9D9E9E9F9FA0A1A1A2A3",
      INIT_58 => X"A2A3A4A4A5A6A6A7A8A8A9A9AAABABACADADAEAFAFB0B1B1B2B3B3B4B5B5B6B7",
      INIT_59 => X"8F8F90909192929393949595969697989899999A9B9B9C9D9D9E9F9FA0A0A1A2",
      INIT_5A => X"A1A2A3A3A4A5A5A6A7A7A8A8A9AAAAABACACADAEAEAFB0B0B1B2B2B3B3B4B5B5",
      INIT_5B => X"8E8E8F90909191929393949495969697979899999A9B9B9C9C9D9E9E9FA0A0A1",
      INIT_5C => X"A0A1A2A2A3A4A4A5A6A6A7A7A8A9A9AAABABACADADAEAEAFB0B0B1B2B2B3B4B4",
      INIT_5D => X"8D8E8E8F8F909191929293949495959697979898999A9A9B9C9C9D9D9E9F9FA0",
      INIT_5E => X"A0A0A1A1A2A3A3A4A5A5A6A6A7A8A8A9AAAAABABACADADAEAFAFB0B1B1B2B2B3",
      INIT_5F => X"8C8D8E8E8F8F90909192929393949595969697989899999A9B9B9C9C9D9E9E9F",
      INIT_60 => X"9F9FA0A0A1A2A2A3A4A4A5A5A6A7A7A8A9A9AAAAABACACADAEAEAFAFB0B1B1B2",
      INIT_61 => X"8C8C8D8D8E8F8F90909191929393949495969697979899999A9A9B9C9C9D9D9E",
      INIT_62 => X"9E9E9FA0A0A1A1A2A3A3A4A4A5A6A6A7A8A8A9A9AAABABACACADAEAEAFAFB0B1",
      INIT_63 => X"8B8B8C8D8D8E8E8F8F909191929293949495959697979898999A9A9B9B9C9D9D",
      INIT_64 => X"9D9D9E9F9FA0A0A1A2A2A3A3A4A5A5A6A6A7A8A8A9AAAAABABACADADAEAEAFB0",
      INIT_65 => X"8A8B8B8C8C8D8E8E8F8F90909192929393949595969697979899999A9A9B9C9C",
      INIT_66 => X"9C9D9D9E9E9F9FA0A1A1A2A2A3A4A4A5A5A6A7A7A8A8A9AAAAABABACADADAEAE",
      INIT_67 => X"8A8A8B8B8C8C8D8D8E8F8F90909191929393949495959697979898999A9A9B9B",
      INIT_68 => X"9B9C9C9D9D9E9F9FA0A0A1A1A2A3A3A4A4A5A6A6A7A7A8A9A9AAAAABACACADAD",
      INIT_69 => X"89898A8A8B8C8C8D8D8E8E8F8F90919192929393949595969697989899999A9A",
      INIT_6A => X"9A9B9B9C9C9D9E9E9F9FA0A1A1A2A2A3A3A4A5A5A6A6A7A8A8A9A9AAAAABACAC",
      INIT_6B => X"8889898A8A8B8B8C8D8D8E8E8F8F90909192929393949495969697979898999A",
      INIT_6C => X"999A9A9B9C9C9D9D9E9E9FA0A0A1A1A2A2A3A4A4A5A5A6A7A7A8A8A9A9AAABAB",
      INIT_6D => X"878889898A8A8B8B8C8C8D8D8E8F8F9090919192929394949595969697989899",
      INIT_6E => X"9899999A9B9B9C9C9D9D9E9F9FA0A0A1A1A2A3A3A4A4A5A5A6A7A7A8A8A9A9AA",
      INIT_6F => X"8787888889898A8A8B8C8C8D8D8E8E8F8F909191929293939494959696979798",
      INIT_70 => X"979899999A9A9B9B9C9D9D9E9E9F9FA0A0A1A2A2A3A3A4A4A5A6A6A7A7A8A8A9",
      INIT_71 => X"868787888889898A8A8B8B8C8C8D8E8E8F8F9090919192929394949595969697",
      INIT_72 => X"9797989899999A9B9B9C9C9D9D9E9E9FA0A0A1A1A2A2A3A3A4A5A5A6A6A7A7A8",
      INIT_73 => X"85868687878889898A8A8B8B8C8C8D8D8E8E8F90909191929293939494959696",
      INIT_74 => X"969697979899999A9A9B9B9C9C9D9D9E9F9FA0A0A1A1A2A2A3A4A4A5A5A6A6A7",
      INIT_75 => X"858586868787888889898A8A8B8C8C8D8D8E8E8F8F9090919192939394949595",
      INIT_76 => X"9595969797989899999A9A9B9B9C9D9D9E9E9F9FA0A0A1A1A2A3A3A4A4A5A5A6",
      INIT_77 => X"84858586868787888889898A8A8B8B8C8C8D8D8E8E8F90909191929293939494",
      INIT_78 => X"94959596969797989899999A9B9B9C9C9D9D9E9E9F9FA0A0A1A1A2A3A3A4A4A5",
      INIT_79 => X"8384848585868687878888898A8A8B8B8C8C8D8D8E8E8F8F9090919192929394",
      INIT_7A => X"9394949595969697979899999A9A9B9B9C9C9D9D9E9E9F9FA0A1A1A2A2A3A3A4",
      INIT_7B => X"83838484858586868787888889898A8A8B8B8C8C8D8D8E8F8F90909191929293",
      INIT_7C => X"92939394949596969797989899999A9A9B9B9C9C9D9D9E9E9FA0A0A1A1A2A2A3",
      INIT_7D => X"8283838484858586868787888889898A8A8B8B8C8C8D8D8E8E8F8F9090919192",
      INIT_7E => X"929293939494959596969797989899999A9A9B9B9C9C9D9E9E9F9FA0A0A1A1A2",
      INIT_7F => X"81828283838484858586868787888889898A8A8B8B8C8C8D8D8E8E8F90909191",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_6_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_6_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_generic_cstr is
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.rom_lut_muon_inv_dr_sq_6_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(0) => addra(12),
      clka => clka,
      douta(8 downto 0) => douta(12 downto 4),
      \douta[11]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[11]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[11]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[11]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[11]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[11]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[11]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[11]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[12]\(0) => \ramloop[1].ram.r_n_8\
    );
\ramloop[0].ram.r\: entity work.rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
\ramloop[1].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_6_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_6_blk_mem_gen_top;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_lut_muon_inv_dr_sq_6_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(12 downto 0) => douta(12 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_lut_muon_inv_dr_sq_6_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(12 downto 0) => douta(12 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 12 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 12 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     4.654149 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_6.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_6.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(12 downto 0) => douta(12 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_6 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_lut_muon_inv_dr_sq_6 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_lut_muon_inv_dr_sq_6 : entity is "rom_lut_muon_inv_dr_sq_6,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_6 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_lut_muon_inv_dr_sq_6 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_lut_muon_inv_dr_sq_6;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_6 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.654149 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_muon_inv_dr_sq_6.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_muon_inv_dr_sq_6.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 13;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 13;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 13;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 13;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_lut_muon_inv_dr_sq_6_blk_mem_gen_v8_4_4
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(12 downto 0) => B"0000000000000",
      dinb(12 downto 0) => B"0000000000000",
      douta(12 downto 0) => douta(12 downto 0),
      doutb(12 downto 0) => NLW_U0_doutb_UNCONNECTED(12 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(12 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(12 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(12 downto 0) => B"0000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
