/* Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP2C20F484) Path("/home/jeff/src/VectorProc/verilog/altera/") File("fpga_target.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
