<h1 align="center">MIPS-Processor</h1>

* 32-bit Pipelined MIPS Processor Hardware Using Verilog HDL and Xilinx ISE Design Suite

![media_ed1_ed199597-6c9d-4c30-9d63-f67fb926ec12_phpGVLAj9](https://user-images.githubusercontent.com/89901590/214980971-05a08a44-bdc3-4a15-8d3c-68170eb0cba6.png)
