{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 22:18:37 2019 " "Info: Processing started: Sat Nov 02 22:18:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder_3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_3_8-behavioral " "Info: Found design unit 1: Decoder_3_8-behavioral" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3_8 " "Info: Found entity 1: Decoder_3_8" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_8_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8_8-behavioral " "Info: Found design unit 1: MUX_8_8-behavioral" {  } { { "MUX_8_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/MUX_8_8.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8_8 " "Info: Found entity 1: MUX_8_8" {  } { { "MUX_8_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/MUX_8_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_8_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file demux_8_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX_8_8-behavioral " "Info: Found design unit 1: DEMUX_8_8-behavioral" {  } { { "DEMUX_8_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DEMUX_8_8.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_8_8 " "Info: Found entity 1: DEMUX_8_8" {  } { { "DEMUX_8_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DEMUX_8_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_8-Behavioral " "Info: Found design unit 1: DFF_8-Behavioral" {  } { { "DFF_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DFF_8.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DFF_8 " "Info: Found entity 1: DFF_8" {  } { { "DFF_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DFF_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfiletoplevel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registerfiletoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFileTopLevel-behavioral " "Info: Found design unit 1: RegisterFileTopLevel-behavioral" {  } { { "RegisterFileTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileTopLevel " "Info: Found entity 1: RegisterFileTopLevel" {  } { { "RegisterFileTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFileTopLevel " "Info: Elaborating entity \"RegisterFileTopLevel\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_8 DFF_8:\\RegistersGeneration:0:REGn " "Info: Elaborating entity \"DFF_8\" for hierarchy \"DFF_8:\\RegistersGeneration:0:REGn\"" {  } { { "RegisterFileTopLevel.vhd" "\\RegistersGeneration:0:REGn" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST DFF_8.vhd(18) " "Warning (10492): VHDL Process Statement warning at DFF_8.vhd(18): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DFF_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/DFF_8.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8_8 MUX_8_8:OutputMux1 " "Info: Elaborating entity \"MUX_8_8\" for hierarchy \"MUX_8_8:OutputMux1\"" {  } { { "RegisterFileTopLevel.vhd" "OutputMux1" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3_8 Decoder_3_8:Decoder " "Info: Elaborating entity \"Decoder_3_8\" for hierarchy \"Decoder_3_8:Decoder\"" {  } { { "RegisterFileTopLevel.vhd" "Decoder" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_8_8 DEMUX_8_8:InputDemux " "Info: Elaborating entity \"DEMUX_8_8\" for hierarchy \"DEMUX_8_8:InputDemux\"" {  } { { "RegisterFileTopLevel.vhd" "InputDemux" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux0 " "Warning: Found clock multiplexer Decoder_3_8:Decoder\|Mux0" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux1 " "Warning: Found clock multiplexer Decoder_3_8:Decoder\|Mux1" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux2 " "Warning: Found clock multiplexer Decoder_3_8:Decoder\|Mux2" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux3 " "Warning: Found clock multiplexer Decoder_3_8:Decoder\|Mux3" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux4 " "Warning: Found clock multiplexer Decoder_3_8:Decoder\|Mux4" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux5 " "Warning: Found clock multiplexer Decoder_3_8:Decoder\|Mux5" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux6 " "Warning: Found clock multiplexer Decoder_3_8:Decoder\|Mux6" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux7 " "Warning: Found clock multiplexer Decoder_3_8:Decoder\|Mux7" {  } { { "Decoder_3_8.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RegisterFile " "Warning: Ignored assignments for entity \"RegisterFile\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity RegisterFile -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity RegisterFile -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RegisterFile -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RegisterFile -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Info: Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Info: Implemented 128 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 22:18:40 2019 " "Info: Processing ended: Sat Nov 02 22:18:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
