#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jun 25 17:50:46 2024
# Process ID: 165091
# Current directory: /home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.runs/design_with_dvb_s2_axi_ad9361_dac_fifo_0_synth_1
# Command line: vivado -log design_with_dvb_s2_axi_ad9361_dac_fifo_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_with_dvb_s2_axi_ad9361_dac_fifo_0.tcl
# Log file: /home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.runs/design_with_dvb_s2_axi_ad9361_dac_fifo_0_synth_1/design_with_dvb_s2_axi_ad9361_dac_fifo_0.vds
# Journal file: /home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.runs/design_with_dvb_s2_axi_ad9361_dac_fifo_0_synth_1/vivado.jou
# Running On: krisemi-satcom-Vostro-3520, OS: Linux, CPU Frequency: 3862.374 MHz, CPU Physical cores: 2, Host memory: 8034 MB
#-----------------------------------------------------------
source design_with_dvb_s2_axi_ad9361_dac_fifo_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/krisemi_satcom/adi/hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/krisemi_satcom/dvb_fpga'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_with_dvb_s2_axi_ad9361_dac_fifo_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 165186
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2860.773 ; gain = 0.000 ; free physical = 1312 ; free virtual = 3464
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_with_dvb_s2_axi_ad9361_dac_fifo_0' [/home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ip/design_with_dvb_s2_axi_ad9361_dac_fifo_0/synth/design_with_dvb_s2_axi_ad9361_dac_fifo_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_rfifo' [/home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ipshared/dbd0/util_rfifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mem' [/home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_mem' (1#1) [/home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_rfifo' (2#1) [/home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ipshared/dbd0/util_rfifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'design_with_dvb_s2_axi_ad9361_dac_fifo_0' (3#1) [/home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ip/design_with_dvb_s2_axi_ad9361_dac_fifo_0/synth/design_with_dvb_s2_axi_ad9361_dac_fifo_0.v:57]
WARNING: [Synth 8-7129] Port din_valid_in_1 in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_valid_in_2 in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_2[15] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_2[14] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_2[13] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_2[12] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_2[11] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_2[10] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_2[9] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_2[8] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_2[7] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_2[6] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_2[5] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_2[4] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_2[3] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_2[2] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_2[1] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_2[0] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_valid_in_3 in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_3[15] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_3[14] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_3[13] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_3[12] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_3[11] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_3[10] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_3[9] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_3[8] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_3[7] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_3[6] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_3[5] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_3[4] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_3[3] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_3[2] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_3[1] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_3[0] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_valid_in_4 in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[15] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[14] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[13] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[12] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[11] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[10] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[9] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[8] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[7] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[6] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[5] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[4] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[3] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[2] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[1] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_4[0] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_valid_in_5 in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[15] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[14] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[13] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[12] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[11] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[10] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[9] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[8] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[7] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[6] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[5] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[4] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[3] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[2] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[1] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_5[0] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_valid_in_6 in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[15] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[14] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[13] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[12] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[11] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[10] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[9] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[8] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[7] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[6] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[5] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[4] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[3] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[2] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[1] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_6[0] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_valid_in_7 in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[15] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[14] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[13] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[12] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[11] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[10] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[9] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[8] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[7] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[6] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[5] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[4] in module util_rfifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din_data_7[3] in module util_rfifo is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2860.773 ; gain = 0.000 ; free physical = 983 ; free virtual = 3136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2860.773 ; gain = 0.000 ; free physical = 1837 ; free virtual = 3989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2860.773 ; gain = 0.000 ; free physical = 1837 ; free virtual = 3989
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.773 ; gain = 0.000 ; free physical = 1808 ; free virtual = 3961
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ip/design_with_dvb_s2_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'inst'
Finished Parsing XDC File [/home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ip/design_with_dvb_s2_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'inst'
Parsing XDC File [/home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.runs/design_with_dvb_s2_axi_ad9361_dac_fifo_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.runs/design_with_dvb_s2_axi_ad9361_dac_fifo_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2892.684 ; gain = 0.000 ; free physical = 1411 ; free virtual = 3564
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2892.684 ; gain = 0.000 ; free physical = 1356 ; free virtual = 3509
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2892.684 ; gain = 31.910 ; free physical = 1534 ; free virtual = 3704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2892.684 ; gain = 31.910 ; free physical = 1534 ; free virtual = 3704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for inst/din_enable_m1_reg. (constraint file  /home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ip/design_with_dvb_s2_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/din_enable_m1_reg. (constraint file  /home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ip/design_with_dvb_s2_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/din_enable_m1_reg. (constraint file  /home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ip/design_with_dvb_s2_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/din_enable_m1_reg. (constraint file  /home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ip/design_with_dvb_s2_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/din_enable_m1_reg. (constraint file  /home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ip/design_with_dvb_s2_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/din_enable_m1_reg. (constraint file  /home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ip/design_with_dvb_s2_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/din_enable_m1_reg. (constraint file  /home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ip/design_with_dvb_s2_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/din_enable_m1_reg. (constraint file  /home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ip/design_with_dvb_s2_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for inst/din_req_t_m1_reg. (constraint file  /home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ip/design_with_dvb_s2_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/din_req_t_m2_reg. (constraint file  /home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ip/design_with_dvb_s2_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/din_req_t_m3_reg. (constraint file  /home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ip/design_with_dvb_s2_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for inst/dout_unf_m1_reg. (constraint file  /home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.gen/sources_1/bd/design_with_dvb_s2/ip/design_with_dvb_s2_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.runs/design_with_dvb_s2_axi_ad9361_dac_fifo_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2892.684 ; gain = 31.910 ; free physical = 1536 ; free virtual = 3706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2892.684 ; gain = 31.910 ; free physical = 1522 ; free virtual = 3693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2892.684 ; gain = 31.910 ; free physical = 1665 ; free virtual = 3840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | i_mem/m_ram_reg | 32 x 32(NO_CHANGE)     | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2892.684 ; gain = 31.910 ; free physical = 1481 ; free virtual = 3655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2892.684 ; gain = 31.910 ; free physical = 1481 ; free virtual = 3655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | i_mem/m_ram_reg | 32 x 32(NO_CHANGE)     | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2892.684 ; gain = 31.910 ; free physical = 1465 ; free virtual = 3640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2892.684 ; gain = 31.910 ; free physical = 1507 ; free virtual = 3687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2892.684 ; gain = 31.910 ; free physical = 1507 ; free virtual = 3687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2892.684 ; gain = 31.910 ; free physical = 1507 ; free virtual = 3687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2892.684 ; gain = 31.910 ; free physical = 1507 ; free virtual = 3687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2892.684 ; gain = 31.910 ; free physical = 1507 ; free virtual = 3687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2892.684 ; gain = 31.910 ; free physical = 1507 ; free virtual = 3687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |     3|
|3     |LUT3     |     5|
|4     |LUT4     |     6|
|5     |LUT5     |     6|
|6     |LUT6     |     6|
|7     |RAMB18E1 |     1|
|8     |FDCE     |    22|
|9     |FDPE     |     2|
|10    |FDRE     |    77|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2892.684 ; gain = 31.910 ; free physical = 1507 ; free virtual = 3687
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 104 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2892.684 ; gain = 0.000 ; free physical = 1564 ; free virtual = 3744
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2892.691 ; gain = 31.910 ; free physical = 1564 ; free virtual = 3744
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2892.691 ; gain = 0.000 ; free physical = 1619 ; free virtual = 3798
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2892.691 ; gain = 0.000 ; free physical = 1581 ; free virtual = 3761
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b5604460
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2892.691 ; gain = 32.023 ; free physical = 1752 ; free virtual = 3932
INFO: [Common 17-1381] The checkpoint '/home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.runs/design_with_dvb_s2_axi_ad9361_dac_fifo_0_synth_1/design_with_dvb_s2_axi_ad9361_dac_fifo_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_with_dvb_s2_axi_ad9361_dac_fifo_0, cache-ID = 2b4e26044b336dbe
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/krisemi_satcom/adi/hdl/projects/fmcomms2/zc702/fmcomms2_zc702.runs/design_with_dvb_s2_axi_ad9361_dac_fifo_0_synth_1/design_with_dvb_s2_axi_ad9361_dac_fifo_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_with_dvb_s2_axi_ad9361_dac_fifo_0_utilization_synth.rpt -pb design_with_dvb_s2_axi_ad9361_dac_fifo_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 25 17:51:25 2024...
