NDFramePage.OnPageTitleLoaded("File:system_ps_wrapper.v","system_ps_wrapper.v");NDSummary.OnSummaryLoaded("File:system_ps_wrapper.v",[["SystemVerilog","SystemVerilog"]],[["Authors","Author"],["Dates","Date"],["Files","File"],["Groups","Group"],["Information","Information"],["Modules","Module"]],[[22,0,2,"system_ps_wrapper.v","system_ps_wrapper.v"],[23,0,3,"Authors","Authors"],[24,0,0,"JAY CONVERTINO","JAY_CONVERTINO"],[25,0,3,"Dates","Dates"],[26,0,1,"2024/11/25","2024/11/25"],[27,0,3,"Information","Information"],[28,0,4,"Brief","Brief"],[29,0,4,"License MIT","License_MIT"],[30,0,5,"system_ps_wrapper","system_ps_wrapper"],[31,0,3,"Instantianted Modules","system_ps_wrapper.Instantianted_Modules"],[32,0,5,"MDIO_mdio_iobuf","MDIO_mdio_iobuf"],[33,0,5,"QSPI_0_io0_iobuf","QSPI_0_io0_iobuf"],[34,0,5,"QSPI_0_io1_iobuf","QSPI_0_io1_iobuf"],[35,0,5,"QSPI_0_io2_iobuf","QSPI_0_io2_iobuf"],[36,0,5,"QSPI_0_io3_iobuf","QSPI_0_io3_iobuf"],[37,0,5,"QSPI_0_ss_iobuf_0","QSPI_0_ss_iobuf_0"],[38,0,5,"inst_axi_ddr_ctrl","inst_axi_ddr_ctrl"],[39,0,5,"inst_axi_ethernet","inst_axi_ethernet"],[40,0,5,"inst_axi_gpio32","inst_axi_gpio32"],[41,0,5,"inst_axi_spix4","inst_axi_spix4"],[42,0,5,"inst_axi_spix1","inst_axi_spix1"],[43,0,5,"inst_axi_uart","inst_axi_uart"],[44,0,5,"inst_axi_double_timer","inst_axi_double_timer"],[45,0,5,"inst_axi_tft_vga","inst_axi_tft_vga"],[46,0,5,"inst_sdio_top","inst_sdio_top"],[47,0,5,"inst_clk_wiz_1","inst_clk_wiz_1"],[48,0,5,"inst_ddr_rstgen","inst_ddr_rstgen"],[49,0,5,"inst_axixclk","inst_axixclk"],[50,0,5,"inst_axilite_perf_xbar","inst_axilite_perf_xbar"],[51,0,5,"inst_axi_mem_xbar","inst_axi_mem_xbar"],[52,0,5,"inst_veronica","inst_veronica"],[53,0,5,"inst_sys_rstgen","inst_sys_rstgen"]]);