Microsemi Libero Software
Version: 11.9.0.4
Release: v11.9

Info: The design Verilog1.adb was last modified by software version 11.9.0.4.
Opened an existing Libero design Verilog1.adb.
'BA_NAME' set to 'Verilog1_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'D:\project\program\QUARTUS\eda\Verilog1\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...

Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Thu Nov 10 12:08:09 2022

Placer Finished: Thu Nov 10 12:08:10 2022
Total Placer CPU Time:     00:00:01

                        o - o - o - o - o - o


Timing-driven Router 
Design: Verilog1                        Started: Thu Nov 10 12:08:11 2022

 

Timing-driven Router completed successfully.

Design: Verilog1                        
Finished: Thu Nov 10 12:08:13 2022
Total CPU Time:     00:00:01            Total Elapsed Time: 00:00:02
Total Memory Usage: 105.8 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:08 )
Wrote status report to file: Verilog1_place_and_route_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalnet report to file: Verilog1_globalnet_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalusage report to file: Verilog1_globalusage_report.txt

The Report command succeeded ( 00:00:00 )
Wrote iobank report to file: Verilog1_iobank_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: Verilog1_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: Verilog1_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )
Design saved to file D:\project\program\QUARTUS\eda\Verilog1\designer\impl1\Verilog1.adb.

The Execute Script command succeeded ( 00:00:11 )
Design closed.

