# Approximateadder_verilog
Verilog code for an approximate adder
This project is about creating approximate adders based on different approximation methods using Verilog HDL.
The basic modules required to build this adders are created first and then the adders are implemented using these modules.
