
ET024006DHU_EXAMPLE2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00008a38  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  8000ac00  8000ac00  0000b000  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000011f0  8000ae00  8000ae00  0000b200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         0000054c  00000008  8000bff0  0000c408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .balign       00000004  00000554  8000c53c  0000c954  2**0
                  ALLOC
  8 .bss          000003b8  00000558  00000558  00000000  2**2
                  ALLOC
  9 .heap         0000e6f0  00000910  00000910  00000000  2**0
                  ALLOC
 10 .comment      00000030  00000000  00000000  0000c954  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 00001050  00000000  00000000  0000c988  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 0000219a  00000000  00000000  0000d9d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   000263c5  00000000  00000000  0000fb72  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00005d2b  00000000  00000000  00035f37  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000ff7c  00000000  00000000  0003bc62  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002a30  00000000  00000000  0004bbe0  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005254  00000000  00000000  0004e610  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    0000cbf7  00000000  00000000  00053864  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 00b13a0d  00000000  00000000  0006045b  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 21 .debug_ranges 00001810  00000000  00000000  00b73e68  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf bf 38 	sub	pc,pc,-16584

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf df 3c 	sub	pc,pc,-8388

Disassembly of section .text:

80002008 <et024006_SetLimits>:
80002008:	eb cd 40 80 	pushm	r7,lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000200c:	fc 1e c0 00 	movh	lr,0xc000
80002010:	30 28       	mov	r8,2
80002012:	bc 08       	st.h	lr[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002014:	ef dc c1 08 	bfextu	r7,r12,0x8,0x8
80002018:	fc 18 c0 20 	movh	r8,0xc020
8000201c:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000201e:	30 37       	mov	r7,3
80002020:	bc 07       	st.h	lr[0x0],r7
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002022:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002024:	30 4c       	mov	r12,4
80002026:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002028:	f9 da c1 08 	bfextu	r12,r10,0x8,0x8
8000202c:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000202e:	30 5c       	mov	r12,5
80002030:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002032:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002034:	30 6a       	mov	r10,6
80002036:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002038:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
8000203c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000203e:	30 7a       	mov	r10,7
80002040:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002042:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002044:	30 8a       	mov	r10,8
80002046:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002048:	f5 d9 c1 08 	bfextu	r10,r9,0x8,0x8
8000204c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000204e:	30 9a       	mov	r10,9
80002050:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002052:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_COL_ADDR_END1, (x2 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y1 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y1 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END2, (y2 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y2 & 0xff) );
}
80002054:	e3 cd 80 80 	ldm	sp++,r7,pc

80002058 <et024006_DrawPixel>:
  return color;
}


void et024006_DrawPixel( uint16_t x, uint16_t y, et024006_color_t color )
{
80002058:	eb cd 40 80 	pushm	r7,lr
8000205c:	14 97       	mov	r7,r10
  // Sanity check on parameters.
  Assert( x < ET024006_WIDTH );
  Assert( y < ET024006_HEIGHT );

  // Set up draw area and write the two bytes of pixel data.
  et024006_SetLimits( x, y, x, y );
8000205e:	5c 7b       	castu.h	r11
80002060:	5c 7c       	castu.h	r12
80002062:	16 99       	mov	r9,r11
80002064:	18 9a       	mov	r10,r12
80002066:	f0 1f 00 06 	mcall	8000207c <et024006_DrawPixel+0x24>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000206a:	32 29       	mov	r9,34
8000206c:	fc 18 c0 00 	movh	r8,0xc000
80002070:	b0 09       	st.h	r8[0x0],r9
  et024006_SendSPI( ET024006_ID | ET024006_BS0 | ET024006_RS );
  et024006_SendSPI( color & 0xff );
  et024006_SendSPI( color >> 8 );
  et024006_DeselectSPI();
#else
  *ET024006_PARAM_ADDR = color;
80002072:	fc 18 c0 20 	movh	r8,0xc020
80002076:	b0 07       	st.h	r8[0x0],r7
#endif
}
80002078:	e3 cd 80 80 	ldm	sp++,r7,pc
8000207c:	80 00       	ld.sh	r0,r0[0x0]
8000207e:	20 08       	sub	r8,0

80002080 <et024006_SetQuickLimits>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002080:	fc 19 c0 00 	movh	r9,0xc000
80002084:	30 28       	mov	r8,2
80002086:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002088:	f5 dc c1 08 	bfextu	r10,r12,0x8,0x8
8000208c:	fc 18 c0 20 	movh	r8,0xc020
80002090:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002092:	30 3a       	mov	r10,3
80002094:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002096:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002098:	30 6a       	mov	r10,6
8000209a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000209c:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
800020a0:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800020a2:	30 7a       	mov	r10,7
800020a4:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800020a6:	b0 0b       	st.h	r8[0x0],r11
{
  et024006_WriteRegister( HIMAX_COL_ADDR_START2, (x >> 8) );
  et024006_WriteRegister( HIMAX_COL_ADDR_START1, (x & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y & 0xff) );
}
800020a8:	5e fc       	retal	r12
800020aa:	d7 03       	nop

800020ac <et024006_DrawQuickPixel>:
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y & 0xff) );
}


void et024006_DrawQuickPixel( uint16_t x, uint16_t y, et024006_color_t color )
{
800020ac:	eb cd 40 80 	pushm	r7,lr
800020b0:	14 97       	mov	r7,r10
  // Sanity check on parameters.
  Assert( x < ET024006_WIDTH );
  Assert( y < ET024006_HEIGHT );

  // Set up draw area and write the two bytes of pixel data.
  et024006_SetQuickLimits( x, y );
800020b2:	5c 7b       	castu.h	r11
800020b4:	5c 7c       	castu.h	r12
800020b6:	f0 1f 00 06 	mcall	800020cc <et024006_DrawQuickPixel+0x20>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800020ba:	32 29       	mov	r9,34
800020bc:	fc 18 c0 00 	movh	r8,0xc000
800020c0:	b0 09       	st.h	r8[0x0],r9
  et024006_SendSPI( color & 0xff );
  et024006_SendSPI( color >> 8 );
  et024006_DeselectSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  *ET024006_PARAM_ADDR = color;
800020c2:	fc 18 c0 20 	movh	r8,0xc020
800020c6:	b0 07       	st.h	r8[0x0],r7
#endif

}
800020c8:	e3 cd 80 80 	ldm	sp++,r7,pc
800020cc:	80 00       	ld.sh	r0,r0[0x0]
800020ce:	20 80       	sub	r0,8

800020d0 <et024006_PrintString>:
void et024006_PrintString(char *lcd_string, const unsigned char *font_style,
                          uint16_t x,
                          uint16_t y,
                          uint16_t fcolor,
                          int bcolor)
{
800020d0:	d4 31       	pushm	r0-r7,lr
800020d2:	20 dd       	sub	sp,52
800020d4:	18 97       	mov	r7,r12
800020d6:	50 6b       	stdsp	sp[0x18],r11
800020d8:	50 8a       	stdsp	sp[0x20],r10
800020da:	50 29       	stdsp	sp[0x8],r9
800020dc:	10 94       	mov	r4,r8
800020de:	41 63       	lddsp	r3,sp[0x58]
  unsigned char mask = 0, xfont, yfont, font_size;
  const unsigned char *data;
  uint16_t saved_x = x;

  // if string is empty there is nothing to do
  if( *lcd_string == '\0')
800020e0:	19 89       	ld.ub	r9,r12[0x0]
800020e2:	30 08       	mov	r8,0
800020e4:	f0 09 18 00 	cp.b	r9,r8
800020e8:	e0 80 01 0c 	breq	80002300 <et024006_PrintString+0x230>
    return;

  data = font_style;  // point to the start of the font table
  xfont = *data;  // get font x width
800020ec:	16 98       	mov	r8,r11
800020ee:	11 3a       	ld.ub	r10,r8++
800020f0:	50 4a       	stdsp	sp[0x10],r10
  data++;
  yfont = *data;  // get font y length
800020f2:	11 89       	ld.ub	r9,r8[0x0]
800020f4:	50 39       	stdsp	sp[0xc],r9
  data++;
  font_size = *data;  // get data bytes per font
800020f6:	11 98       	ld.ub	r8,r8[0x1]
800020f8:	50 58       	stdsp	sp[0x14],r8

  // If transparent mode
  if(bcolor == -1)
800020fa:	5b f3       	cp.w	r3,-1
800020fc:	e0 81 00 8d 	brne	80002216 <et024006_PrintString+0x146>
  {
    // set window to display size
    et024006_SetLimits( 0, 0, ET024006_WIDTH - 1, ET024006_HEIGHT - 1 );
80002100:	e0 69 00 ef 	mov	r9,239
80002104:	e0 6a 01 3f 	mov	r10,319
80002108:	30 0b       	mov	r11,0
8000210a:	16 9c       	mov	r12,r11
8000210c:	f0 1f 00 7e 	mcall	80002304 <et024006_PrintString+0x234>
        data =  (font_style + font_size) +  // header offset
          (font_size * (int)(*lcd_string - 32)); // character select
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;
80002110:	40 58       	lddsp	r8,sp[0x14]
80002112:	50 c8       	stdsp	sp[0x30],r8
80002114:	f0 08 00 18 	add	r8,r8,r8<<0x1
80002118:	a5 78       	lsl	r8,0x5
8000211a:	40 69       	lddsp	r9,sp[0x18]
8000211c:	10 09       	add	r9,r8
8000211e:	50 b9       	stdsp	sp[0x2c],r9
80002120:	ee c8 ff ff 	sub	r8,r7,-1
80002124:	50 98       	stdsp	sp[0x24],r8
80002126:	40 8a       	lddsp	r10,sp[0x20]
80002128:	5c 8a       	casts.h	r10
8000212a:	50 aa       	stdsp	sp[0x28],r10
      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
        {
          if (*data & mask) // if pixel data then put dot
8000212c:	30 03       	mov	r3,0
          {
            et024006_DrawQuickPixel( col, row, fcolor );
8000212e:	08 90       	mov	r0,r4
80002130:	5c 70       	castu.h	r0
    // set window to display size
    et024006_SetLimits( 0, 0, ET024006_WIDTH - 1, ET024006_HEIGHT - 1 );

    do
    {
      if(*lcd_string =='\n') {
80002132:	40 99       	lddsp	r9,sp[0x24]
80002134:	f3 38 ff ff 	ld.ub	r8,r9[-1]
80002138:	30 aa       	mov	r10,10
8000213a:	f4 08 18 00 	cp.b	r8,r10
8000213e:	c0 b1       	brne	80002154 <et024006_PrintString+0x84>
        x = saved_x;
        y += yfont;
80002140:	40 28       	lddsp	r8,sp[0x8]
80002142:	40 39       	lddsp	r9,sp[0xc]
80002144:	12 08       	add	r8,r9
80002146:	5c 88       	casts.h	r8
80002148:	50 28       	stdsp	sp[0x8],r8
8000214a:	40 98       	lddsp	r8,sp[0x24]
8000214c:	40 8a       	lddsp	r10,sp[0x20]
8000214e:	5c 8a       	casts.h	r10
80002150:	50 aa       	stdsp	sp[0x28],r10
        lcd_string++;  // next character in string
        continue;
80002152:	c5 a8       	rjmp	80002206 <et024006_PrintString+0x136>
      } else if(*lcd_string =='\t') {
80002154:	30 99       	mov	r9,9
80002156:	f2 08 18 00 	cp.b	r8,r9
8000215a:	c0 81       	brne	8000216a <et024006_PrintString+0x9a>
        x += xfont;
8000215c:	40 a8       	lddsp	r8,sp[0x28]
8000215e:	40 49       	lddsp	r9,sp[0x10]
80002160:	12 08       	add	r8,r9
80002162:	5c 88       	casts.h	r8
80002164:	50 a8       	stdsp	sp[0x28],r8
80002166:	40 98       	lddsp	r8,sp[0x24]
        lcd_string++;  // next character in string
        continue;
80002168:	c4 f8       	rjmp	80002206 <et024006_PrintString+0x136>
      }
      // Checks if the character can be printed
      if (*lcd_string >= 32 && *lcd_string < (32 + 96))
8000216a:	f0 ca 00 20 	sub	r10,r8,32
8000216e:	35 f9       	mov	r9,95
80002170:	f2 0a 18 00 	cp.b	r10,r9
80002174:	e0 88 00 04 	brls	8000217c <et024006_PrintString+0xac>
80002178:	40 b5       	lddsp	r5,sp[0x2c]
8000217a:	c0 a8       	rjmp	8000218e <et024006_PrintString+0xbe>
      {
        // point to character data in font table
        data =  (font_style + font_size) +  // header offset
8000217c:	22 08       	sub	r8,32
8000217e:	40 ca       	lddsp	r10,sp[0x30]
80002180:	f0 0a 02 45 	mul	r5,r8,r10
80002184:	40 59       	lddsp	r9,sp[0x14]
80002186:	12 05       	add	r5,r9
80002188:	40 68       	lddsp	r8,sp[0x18]
8000218a:	f0 05 00 05 	add	r5,r8,r5
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
8000218e:	40 22       	lddsp	r2,sp[0x8]
80002190:	5c 72       	castu.h	r2
80002192:	40 3a       	lddsp	r10,sp[0xc]
80002194:	e4 0a 00 0a 	add	r10,r2,r10
80002198:	50 1a       	stdsp	sp[0x4],r10
8000219a:	04 3a       	cp.w	r10,r2
8000219c:	e0 8a 00 2f 	brle	800021fa <et024006_PrintString+0x12a>
800021a0:	40 21       	lddsp	r1,sp[0x8]
800021a2:	5c 81       	casts.h	r1
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800021a4:	40 a9       	lddsp	r9,sp[0x28]
800021a6:	5c 79       	castu.h	r9
800021a8:	50 09       	stdsp	sp[0x0],r9
800021aa:	12 94       	mov	r4,r9
800021ac:	40 48       	lddsp	r8,sp[0x10]
800021ae:	10 04       	add	r4,r8
800021b0:	40 aa       	lddsp	r10,sp[0x28]
800021b2:	5c 8a       	casts.h	r10
800021b4:	50 7a       	stdsp	sp[0x1c],r10
800021b6:	c1 b8       	rjmp	800021ec <et024006_PrintString+0x11c>
        {
          if (*data & mask) // if pixel data then put dot
          {
            et024006_DrawQuickPixel( col, row, fcolor );
          }
          mask >>= 1;
800021b8:	a1 96       	lsr	r6,0x1
      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
        {
          if (*data & mask) // if pixel data then put dot
800021ba:	0b 88       	ld.ub	r8,r5[0x0]
800021bc:	ed e8 00 08 	and	r8,r6,r8
800021c0:	e6 08 18 00 	cp.b	r8,r3
800021c4:	c0 50       	breq	800021ce <et024006_PrintString+0xfe>
          {
            et024006_DrawQuickPixel( col, row, fcolor );
800021c6:	00 9a       	mov	r10,r0
800021c8:	04 9b       	mov	r11,r2
800021ca:	f0 1f 00 50 	mcall	80002308 <et024006_PrintString+0x238>
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800021ce:	2f f7       	sub	r7,-1
800021d0:	5c 87       	casts.h	r7
800021d2:	0e 9c       	mov	r12,r7
800021d4:	5c 7c       	castu.h	r12
800021d6:	08 3c       	cp.w	r12,r4
800021d8:	cf 05       	brlt	800021b8 <et024006_PrintString+0xe8>
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
800021da:	2f f1       	sub	r1,-1
800021dc:	5c 81       	casts.h	r1
800021de:	e5 d1 c0 10 	bfextu	r2,r1,0x0,0x10
800021e2:	40 19       	lddsp	r9,sp[0x4]
800021e4:	04 39       	cp.w	r9,r2
800021e6:	e0 8a 00 0a 	brle	800021fa <et024006_PrintString+0x12a>
            et024006_DrawQuickPixel( col, row, fcolor );
          }
          mask >>= 1;
        }
        // Next row data
        data++;
800021ea:	2f f5       	sub	r5,-1
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800021ec:	40 0c       	lddsp	r12,sp[0x0]
800021ee:	08 3c       	cp.w	r12,r4
800021f0:	cf 54       	brge	800021da <et024006_PrintString+0x10a>
800021f2:	40 77       	lddsp	r7,sp[0x1c]
800021f4:	e0 66 00 80 	mov	r6,128
800021f8:	ce 1b       	rjmp	800021ba <et024006_PrintString+0xea>
        }
        // Next row data
        data++;
      }
      // move to next character start pixel
      x += xfont;
800021fa:	40 a8       	lddsp	r8,sp[0x28]
800021fc:	40 4a       	lddsp	r10,sp[0x10]
800021fe:	14 08       	add	r8,r10
80002200:	5c 88       	casts.h	r8
80002202:	50 a8       	stdsp	sp[0x28],r8
80002204:	40 98       	lddsp	r8,sp[0x24]
80002206:	40 99       	lddsp	r9,sp[0x24]
80002208:	2f f9       	sub	r9,-1
8000220a:	50 99       	stdsp	sp[0x24],r9
      lcd_string++;  // next character in string

    }while(*lcd_string !='\0');  // keep spitting chars out until end of string
8000220c:	11 88       	ld.ub	r8,r8[0x0]
8000220e:	e6 08 18 00 	cp.b	r8,r3
80002212:	c9 01       	brne	80002132 <et024006_PrintString+0x62>
80002214:	c7 68       	rjmp	80002300 <et024006_PrintString+0x230>
80002216:	f8 c8 ff ff 	sub	r8,r12,-1
8000221a:	50 08       	stdsp	sp[0x0],r8
8000221c:	40 8c       	lddsp	r12,sp[0x20]
8000221e:	5c 8c       	casts.h	r12
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
80002220:	30 06       	mov	r6,0
          {
            *ET024006_PARAM_ADDR = fcolor;
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
80002222:	5c 83       	casts.h	r3
80002224:	fc 15 c0 20 	movh	r5,0xc020
  }
  else
  {
    do
    {
      if(*lcd_string =='\n') {
80002228:	40 0a       	lddsp	r10,sp[0x0]
8000222a:	f5 31 ff ff 	ld.ub	r1,r10[-1]
8000222e:	30 a8       	mov	r8,10
80002230:	f0 01 18 00 	cp.b	r1,r8
80002234:	c0 b1       	brne	8000224a <et024006_PrintString+0x17a>
        x = saved_x;
        y += yfont;
80002236:	40 28       	lddsp	r8,sp[0x8]
80002238:	40 39       	lddsp	r9,sp[0xc]
8000223a:	12 08       	add	r8,r9
8000223c:	5c 88       	casts.h	r8
8000223e:	50 28       	stdsp	sp[0x8],r8
80002240:	14 98       	mov	r8,r10
80002242:	40 8a       	lddsp	r10,sp[0x20]
80002244:	5c 8a       	casts.h	r10
80002246:	50 1a       	stdsp	sp[0x4],r10
        lcd_string++;  // next character in string
        continue;
80002248:	c5 28       	rjmp	800022ec <et024006_PrintString+0x21c>
      } else if(*lcd_string =='\t') {
8000224a:	30 98       	mov	r8,9
8000224c:	f0 01 18 00 	cp.b	r1,r8
80002250:	c0 71       	brne	8000225e <et024006_PrintString+0x18e>
        x += xfont;
80002252:	40 49       	lddsp	r9,sp[0x10]
80002254:	12 0c       	add	r12,r9
80002256:	5c 8c       	casts.h	r12
80002258:	50 1c       	stdsp	sp[0x4],r12
8000225a:	40 08       	lddsp	r8,sp[0x0]
        lcd_string++;  // next character in string
        continue;
8000225c:	c4 88       	rjmp	800022ec <et024006_PrintString+0x21c>
      // point to character data in font table
      data =  (font_style + font_size) +  // header offset
        (font_size * (int)(*lcd_string - 32)); // character select

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
8000225e:	40 32       	lddsp	r2,sp[0xc]
80002260:	40 47       	lddsp	r7,sp[0x10]
80002262:	f8 07 00 08 	add	r8,r12,r7
80002266:	5c 88       	casts.h	r8
80002268:	50 18       	stdsp	sp[0x4],r8
8000226a:	04 99       	mov	r9,r2
8000226c:	20 19       	sub	r9,1
8000226e:	40 28       	lddsp	r8,sp[0x8]
80002270:	10 09       	add	r9,r8
80002272:	40 1a       	lddsp	r10,sp[0x4]
80002274:	20 1a       	sub	r10,1
80002276:	5c 79       	castu.h	r9
80002278:	5c 7a       	castu.h	r10
8000227a:	10 9b       	mov	r11,r8
8000227c:	5c 7b       	castu.h	r11
8000227e:	5c 7c       	castu.h	r12
80002280:	f0 1f 00 21 	mcall	80002304 <et024006_PrintString+0x234>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002284:	32 29       	mov	r9,34
80002286:	fc 18 c0 00 	movh	r8,0xc000
8000228a:	b0 09       	st.h	r8[0x0],r9

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
8000228c:	40 3a       	lddsp	r10,sp[0xc]
8000228e:	58 0a       	cp.w	r10,0
80002290:	c2 d0       	breq	800022ea <et024006_PrintString+0x21a>
        x += xfont;
        lcd_string++;  // next character in string
        continue;
      }
      // point to character data in font table
      data =  (font_style + font_size) +  // header offset
80002292:	e2 ce 00 20 	sub	lr,r1,32
80002296:	40 59       	lddsp	r9,sp[0x14]
80002298:	f2 0e 02 4e 	mul	lr,r9,lr
8000229c:	12 0e       	add	lr,r9
8000229e:	40 68       	lddsp	r8,sp[0x18]
800022a0:	f0 0e 00 0e 	add	lr,r8,lr
800022a4:	30 0c       	mov	r12,0
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
800022a6:	e0 60 00 80 	mov	r0,128
800022aa:	18 91       	mov	r1,r12
800022ac:	c1 98       	rjmp	800022de <et024006_PrintString+0x20e>
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
          }
          mask >>= 1;
800022ae:	a1 99       	lsr	r9,0x1
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
800022b0:	f3 eb 00 0a 	and	r10,r9,r11
          {
            *ET024006_PARAM_ADDR = fcolor;
800022b4:	ec 0a 18 00 	cp.b	r10,r6
800022b8:	e8 0a 17 10 	movne	r10,r4
800022bc:	eb fa 1c 00 	st.hne	r5[0x0],r10
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
800022c0:	eb f3 0c 00 	st.heq	r5[0x0],r3
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
800022c4:	2f f8       	sub	r8,-1
800022c6:	5c 88       	casts.h	r8
800022c8:	f0 07 19 00 	cp.h	r7,r8
800022cc:	fe 9b ff f1 	brhi	800022ae <et024006_PrintString+0x1de>

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
800022d0:	2f fc       	sub	r12,-1
800022d2:	5c 8c       	casts.h	r12
800022d4:	f8 02 19 00 	cp.h	r2,r12
800022d8:	e0 88 00 09 	brls	800022ea <et024006_PrintString+0x21a>
          }
          mask >>= 1;
        }

        // Next row data
        data++;
800022dc:	2f fe       	sub	lr,-1
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
800022de:	58 07       	cp.w	r7,0
800022e0:	cf 80       	breq	800022d0 <et024006_PrintString+0x200>
        {
          if (*data & mask) // if pixel data then put dot
800022e2:	1d 8b       	ld.ub	r11,lr[0x0]
800022e4:	00 99       	mov	r9,r0
800022e6:	02 98       	mov	r8,r1
800022e8:	ce 4b       	rjmp	800022b0 <et024006_PrintString+0x1e0>
800022ea:	40 08       	lddsp	r8,sp[0x0]
800022ec:	40 09       	lddsp	r9,sp[0x0]
800022ee:	2f f9       	sub	r9,-1
800022f0:	50 09       	stdsp	sp[0x0],r9
      }
      // move to next character start pixel
      x += xfont;
      lcd_string++;  // next character in string

    }while(*lcd_string !='\0');  // keep spitting chars out until end of string
800022f2:	11 88       	ld.ub	r8,r8[0x0]
800022f4:	ec 08 18 00 	cp.b	r8,r6
800022f8:	c0 40       	breq	80002300 <et024006_PrintString+0x230>
800022fa:	40 1c       	lddsp	r12,sp[0x4]
800022fc:	5c 8c       	casts.h	r12
800022fe:	c9 5b       	rjmp	80002228 <et024006_PrintString+0x158>
  }
}
80002300:	2f 3d       	sub	sp,-52
80002302:	d8 32       	popm	r0-r7,pc
80002304:	80 00       	ld.sh	r0,r0[0x0]
80002306:	20 08       	sub	r8,0
80002308:	80 00       	ld.sh	r0,r0[0x0]
8000230a:	20 ac       	sub	r12,10

8000230c <et024006_DuplicatePixel>:
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000230c:	32 29       	mov	r9,34
8000230e:	fc 18 c0 00 	movh	r8,0xc000
80002312:	b0 09       	st.h	r8[0x0],r9
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
80002314:	58 7b       	cp.w	r11,7
80002316:	e0 88 00 13 	brls	8000233c <et024006_DuplicatePixel+0x30>
8000231a:	16 99       	mov	r9,r11
    *ET024006_PARAM_ADDR = color;
8000231c:	fc 18 c0 20 	movh	r8,0xc020
80002320:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002322:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002324:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002326:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002328:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000232a:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000232c:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000232e:	b0 0c       	st.h	r8[0x0],r12
    count-=8;
80002330:	20 89       	sub	r9,8
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
80002332:	58 79       	cp.w	r9,7
80002334:	fe 9b ff f6 	brhi	80002320 <et024006_DuplicatePixel+0x14>



/* --- Pixel block operations --- */

void et024006_DuplicatePixel( et024006_color_t color, uint32_t count )
80002338:	f7 db c0 03 	bfextu	r11,r11,0x0,0x3
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
8000233c:	58 0b       	cp.w	r11,0
8000233e:	5e 0c       	reteq	r12
    *ET024006_PARAM_ADDR = color;
80002340:	fc 18 c0 20 	movh	r8,0xc020
80002344:	b0 0c       	st.h	r8[0x0],r12
    --count;
80002346:	20 1b       	sub	r11,1
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
80002348:	cf e1       	brne	80002344 <et024006_DuplicatePixel+0x38>
8000234a:	5e fc       	retal	r12

8000234c <et024006_DrawFilledRect>:
  }
}


void et024006_DrawFilledRect( uint16_t x, uint16_t y, uint16_t width, uint16_t height, et024006_color_t color )
{
8000234c:	eb cd 40 e0 	pushm	r5-r7,lr
80002350:	14 97       	mov	r7,r10
80002352:	12 96       	mov	r6,r9
80002354:	10 95       	mov	r5,r8
  // More sanity check.
  Assert( x2 < ET024006_WIDTH );
  Assert( y2 < ET024006_HEIGHT );

  // Set up draw area and copy pixel color until area is full.
  et024006_SetLimits( x, y, x2, y2 );
80002356:	f6 c9 00 01 	sub	r9,r11,1
8000235a:	0c 09       	add	r9,r6
8000235c:	f8 ca 00 01 	sub	r10,r12,1
80002360:	0e 0a       	add	r10,r7
80002362:	5c 79       	castu.h	r9
80002364:	5c 7a       	castu.h	r10
80002366:	5c 7b       	castu.h	r11
80002368:	5c 7c       	castu.h	r12
8000236a:	f0 1f 00 07 	mcall	80002384 <et024006_DrawFilledRect+0x38>
  uint32_t count = (uint32_t) width * height;
  et024006_DuplicatePixel( color, count );
8000236e:	f7 d6 c0 10 	bfextu	r11,r6,0x0,0x10
80002372:	5c 77       	castu.h	r7
80002374:	af 3b       	mul	r11,r7
80002376:	f9 d5 c0 10 	bfextu	r12,r5,0x0,0x10
8000237a:	f0 1f 00 04 	mcall	80002388 <et024006_DrawFilledRect+0x3c>
}
8000237e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002382:	00 00       	add	r0,r0
80002384:	80 00       	ld.sh	r0,r0[0x0]
80002386:	20 08       	sub	r8,0
80002388:	80 00       	ld.sh	r0,r0[0x0]
8000238a:	23 0c       	sub	r12,48

8000238c <et024006_DrawVertLine>:
  et024006_DrawFilledRect( x, y, length, 1, color );
}


void et024006_DrawVertLine( uint16_t x, uint16_t y, uint16_t length, et024006_color_t color )
{
8000238c:	d4 01       	pushm	lr
  et024006_DrawFilledRect( x, y, 1, length, color );
8000238e:	f1 d9 c0 10 	bfextu	r8,r9,0x0,0x10
80002392:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80002396:	30 1a       	mov	r10,1
80002398:	5c 7b       	castu.h	r11
8000239a:	5c 7c       	castu.h	r12
8000239c:	f0 1f 00 02 	mcall	800023a4 <et024006_DrawVertLine+0x18>
}
800023a0:	d8 02       	popm	pc
800023a2:	00 00       	add	r0,r0
800023a4:	80 00       	ld.sh	r0,r0[0x0]
800023a6:	23 4c       	sub	r12,52

800023a8 <et024006_DrawFilledCircle>:
	uint16_t x,
	uint16_t y,
	uint16_t radius,
	uint16_t color,
	uint8_t quadrantMask )
{
800023a8:	d4 31       	pushm	r0-r7,lr
800023aa:	20 5d       	sub	sp,20
800023ac:	18 92       	mov	r2,r12
800023ae:	16 90       	mov	r0,r11
	// Draw only a pixel if radius is zero.
	if (radius == 0) {
800023b0:	58 0a       	cp.w	r10,0
800023b2:	c0 81       	brne	800023c2 <et024006_DrawFilledCircle+0x1a>
		et024006_DrawPixel( x, y, color );
800023b4:	f5 d9 c0 10 	bfextu	r10,r9,0x0,0x10
800023b8:	5c 7b       	castu.h	r11
800023ba:	5c 7c       	castu.h	r12
800023bc:	f0 1f 00 4f 	mcall	800024f8 <et024006_DrawFilledCircle+0x150>
		return;
800023c0:	c9 98       	rjmp	800024f2 <et024006_DrawFilledCircle+0x14a>
	}

	// Set up start iterators.
	uint16_t offsetX = 0;
	uint16_t offsetY = radius;
	int16_t error = 3 - 2 * radius;
800023c2:	f4 04 10 fe 	mul	r4,r10,-2
800023c6:	2f d4       	sub	r4,-3
800023c8:	5c 84       	casts.h	r4
800023ca:	e7 dc b0 10 	bfexts	r3,r12,0x0,0x10
800023ce:	ef da b0 10 	bfexts	r7,r10,0x0,0x10
800023d2:	30 15       	mov	r5,1
800023d4:	30 06       	mov	r6,0

	// Iterate offsetX from 0 to radius.
	while (offsetX <= offsetY) {
		// Draw vertical lines tracking each quadrant.
		if (quadrantMask & TFT_QUADRANT0) {
800023d6:	10 9a       	mov	r10,r8
800023d8:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
800023dc:	50 18       	stdsp	sp[0x4],r8
			et024006_DrawVertLine( x + offsetY, y - offsetX,
800023de:	e3 d9 c0 10 	bfextu	r1,r9,0x0,0x10
				offsetX + 1, color );
			et024006_DrawVertLine( x + offsetX, y - offsetY,
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT1) {
800023e2:	14 99       	mov	r9,r10
800023e4:	e2 19 00 0c 	andl	r9,0xc,COH
800023e8:	50 29       	stdsp	sp[0x8],r9
			et024006_DrawVertLine( x - offsetY, y - offsetX,
				offsetX + 1, color );
			et024006_DrawVertLine( x - offsetX, y - offsetY,
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT2) {
800023ea:	14 98       	mov	r8,r10
800023ec:	e2 18 00 30 	andl	r8,0x30,COH
800023f0:	50 38       	stdsp	sp[0xc],r8
			et024006_DrawVertLine( x - offsetY, y, offsetX + 1,
800023f2:	f3 db c0 10 	bfextu	r9,r11,0x0,0x10
800023f6:	50 09       	stdsp	sp[0x0],r9
				color );
			et024006_DrawVertLine( x - offsetX, y, offsetY + 1,
				color );
		}
		if (quadrantMask & TFT_QUADRANT3) {
800023f8:	e2 1a 00 c0 	andl	r10,0xc0,COH
800023fc:	50 4a       	stdsp	sp[0x10],r10
	int16_t error = 3 - 2 * radius;

	// Iterate offsetX from 0 to radius.
	while (offsetX <= offsetY) {
		// Draw vertical lines tracking each quadrant.
		if (quadrantMask & TFT_QUADRANT0) {
800023fe:	40 18       	lddsp	r8,sp[0x4]
80002400:	58 08       	cp.w	r8,0
80002402:	c1 70       	breq	80002430 <et024006_DrawFilledCircle+0x88>
			et024006_DrawVertLine( x + offsetY, y - offsetX,
80002404:	e0 06 01 0b 	sub	r11,r0,r6
80002408:	0e 9c       	mov	r12,r7
8000240a:	04 0c       	add	r12,r2
8000240c:	02 99       	mov	r9,r1
8000240e:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
80002412:	5c 7b       	castu.h	r11
80002414:	5c 7c       	castu.h	r12
80002416:	f0 1f 00 3a 	mcall	800024fc <et024006_DrawFilledCircle+0x154>
				offsetX + 1, color );
			et024006_DrawVertLine( x + offsetX, y - offsetY,
8000241a:	0e 9a       	mov	r10,r7
8000241c:	2f fa       	sub	r10,-1
8000241e:	e0 07 01 0b 	sub	r11,r0,r7
80002422:	02 99       	mov	r9,r1
80002424:	5c 7a       	castu.h	r10
80002426:	5c 7b       	castu.h	r11
80002428:	f9 d3 c0 10 	bfextu	r12,r3,0x0,0x10
8000242c:	f0 1f 00 34 	mcall	800024fc <et024006_DrawFilledCircle+0x154>
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT1) {
80002430:	40 28       	lddsp	r8,sp[0x8]
80002432:	58 08       	cp.w	r8,0
80002434:	c1 80       	breq	80002464 <et024006_DrawFilledCircle+0xbc>
			et024006_DrawVertLine( x - offsetY, y - offsetX,
80002436:	e0 06 01 0b 	sub	r11,r0,r6
8000243a:	e4 07 01 0c 	sub	r12,r2,r7
8000243e:	02 99       	mov	r9,r1
80002440:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
80002444:	5c 7b       	castu.h	r11
80002446:	5c 7c       	castu.h	r12
80002448:	f0 1f 00 2d 	mcall	800024fc <et024006_DrawFilledCircle+0x154>
				offsetX + 1, color );
			et024006_DrawVertLine( x - offsetX, y - offsetY,
8000244c:	0e 9a       	mov	r10,r7
8000244e:	2f fa       	sub	r10,-1
80002450:	e0 07 01 0b 	sub	r11,r0,r7
80002454:	e4 06 01 0c 	sub	r12,r2,r6
80002458:	02 99       	mov	r9,r1
8000245a:	5c 7a       	castu.h	r10
8000245c:	5c 7b       	castu.h	r11
8000245e:	5c 7c       	castu.h	r12
80002460:	f0 1f 00 27 	mcall	800024fc <et024006_DrawFilledCircle+0x154>
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT2) {
80002464:	40 39       	lddsp	r9,sp[0xc]
80002466:	58 09       	cp.w	r9,0
80002468:	c1 40       	breq	80002490 <et024006_DrawFilledCircle+0xe8>
			et024006_DrawVertLine( x - offsetY, y, offsetX + 1,
8000246a:	e4 07 01 0c 	sub	r12,r2,r7
8000246e:	02 99       	mov	r9,r1
80002470:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
80002474:	40 0b       	lddsp	r11,sp[0x0]
80002476:	5c 7c       	castu.h	r12
80002478:	f0 1f 00 21 	mcall	800024fc <et024006_DrawFilledCircle+0x154>
				color );
			et024006_DrawVertLine( x - offsetX, y, offsetY + 1,
8000247c:	0e 9a       	mov	r10,r7
8000247e:	2f fa       	sub	r10,-1
80002480:	e4 06 01 0c 	sub	r12,r2,r6
80002484:	02 99       	mov	r9,r1
80002486:	5c 7a       	castu.h	r10
80002488:	40 0b       	lddsp	r11,sp[0x0]
8000248a:	5c 7c       	castu.h	r12
8000248c:	f0 1f 00 1c 	mcall	800024fc <et024006_DrawFilledCircle+0x154>
				color );
		}
		if (quadrantMask & TFT_QUADRANT3) {
80002490:	40 49       	lddsp	r9,sp[0x10]
80002492:	58 09       	cp.w	r9,0
80002494:	c1 30       	breq	800024ba <et024006_DrawFilledCircle+0x112>
			et024006_DrawVertLine( x + offsetY, y, offsetX + 1,
80002496:	0e 9c       	mov	r12,r7
80002498:	04 0c       	add	r12,r2
8000249a:	02 99       	mov	r9,r1
8000249c:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
800024a0:	40 0b       	lddsp	r11,sp[0x0]
800024a2:	5c 7c       	castu.h	r12
800024a4:	f0 1f 00 16 	mcall	800024fc <et024006_DrawFilledCircle+0x154>
				color );
			et024006_DrawVertLine( x + offsetX, y, offsetY + 1,
800024a8:	0e 9a       	mov	r10,r7
800024aa:	2f fa       	sub	r10,-1
800024ac:	02 99       	mov	r9,r1
800024ae:	5c 7a       	castu.h	r10
800024b0:	40 0b       	lddsp	r11,sp[0x0]
800024b2:	f9 d3 c0 10 	bfextu	r12,r3,0x0,0x10
800024b6:	f0 1f 00 12 	mcall	800024fc <et024006_DrawFilledCircle+0x154>
				color );
		}

		// Update error value and step offsetY when required.
		if (error < 0) {
800024ba:	30 09       	mov	r9,0
800024bc:	f2 04 19 00 	cp.h	r4,r9
800024c0:	c0 84       	brge	800024d0 <et024006_DrawFilledCircle+0x128>
			error += ((offsetX << 2) + 6);
800024c2:	ec 08 15 02 	lsl	r8,r6,0x2
800024c6:	f0 04 00 04 	add	r4,r8,r4
800024ca:	2f a4       	sub	r4,-6
800024cc:	5c 84       	casts.h	r4
800024ce:	c0 98       	rjmp	800024e0 <et024006_DrawFilledCircle+0x138>
		} else {
			error += (((offsetX - offsetY) << 2) + 10);
800024d0:	2f 64       	sub	r4,-10
800024d2:	ec 07 01 08 	sub	r8,r6,r7
800024d6:	a3 68       	lsl	r8,0x2
800024d8:	10 04       	add	r4,r8
800024da:	5c 84       	casts.h	r4
			--offsetY;
800024dc:	20 17       	sub	r7,1
800024de:	5c 87       	casts.h	r7
		}

		// Next X.
		++offsetX;
800024e0:	2f f6       	sub	r6,-1
800024e2:	5c 86       	casts.h	r6
800024e4:	2f f5       	sub	r5,-1
800024e6:	5c 85       	casts.h	r5
800024e8:	2f f3       	sub	r3,-1
800024ea:	5c 83       	casts.h	r3
	uint16_t offsetX = 0;
	uint16_t offsetY = radius;
	int16_t error = 3 - 2 * radius;

	// Iterate offsetX from 0 to radius.
	while (offsetX <= offsetY) {
800024ec:	ec 07 19 00 	cp.h	r7,r6
800024f0:	c8 72       	brcc	800023fe <et024006_DrawFilledCircle+0x56>
		}

		// Next X.
		++offsetX;
	}
}
800024f2:	2f bd       	sub	sp,-20
800024f4:	d8 32       	popm	r0-r7,pc
800024f6:	00 00       	add	r0,r0
800024f8:	80 00       	ld.sh	r0,r0[0x0]
800024fa:	20 58       	sub	r8,5
800024fc:	80 00       	ld.sh	r0,r0[0x0]
800024fe:	23 8c       	sub	r12,56

80002500 <et024006_AdjustGamma>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002500:	fc 19 c0 00 	movh	r9,0xc000
80002504:	34 6a       	mov	r10,70
80002506:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002508:	fc 18 c0 20 	movh	r8,0xc020
8000250c:	e0 6b 00 94 	mov	r11,148
80002510:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002512:	34 7b       	mov	r11,71
80002514:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002516:	34 1b       	mov	r11,65
80002518:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000251a:	34 8b       	mov	r11,72
8000251c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000251e:	30 0b       	mov	r11,0
80002520:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002522:	34 9b       	mov	r11,73
80002524:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002526:	33 3b       	mov	r11,51
80002528:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000252a:	34 ab       	mov	r11,74
8000252c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000252e:	32 5b       	mov	r11,37
80002530:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002532:	34 bb       	mov	r11,75
80002534:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002536:	34 5b       	mov	r11,69
80002538:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000253a:	34 cb       	mov	r11,76
8000253c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000253e:	34 4b       	mov	r11,68
80002540:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002542:	34 db       	mov	r11,77
80002544:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002546:	37 7b       	mov	r11,119
80002548:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000254a:	34 eb       	mov	r11,78
8000254c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000254e:	31 2b       	mov	r11,18
80002550:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002552:	34 fb       	mov	r11,79
80002554:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002556:	e0 6b 00 cc 	mov	r11,204
8000255a:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000255c:	35 0b       	mov	r11,80
8000255e:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002560:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002562:	35 1a       	mov	r10,81
80002564:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002566:	e0 69 00 82 	mov	r9,130
8000256a:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_GAMMACTRL8, 0x77 );
  et024006_WriteRegister( HIMAX_GAMMACTRL9, 0x12 );
  et024006_WriteRegister( HIMAX_GAMMACTRL10, 0xCC );
  et024006_WriteRegister( HIMAX_GAMMACTRL11, 0x46 );
  et024006_WriteRegister( HIMAX_GAMMACTRL12, 0x82 );
}
8000256c:	5e fc       	retal	r12
8000256e:	d7 03       	nop

80002570 <et024006_Init>:
 *  @param cpu_hz CPU speed in Hz. This is needed for power up timings.
 *  @param hsb_hz HSB bus speed in Hz. This parameter is needed to set up the SMC.
 *  If SPI mode is used then this parameter is ignored.
 */
void et024006_Init( unsigned long cpu_hz, unsigned long hsb_hz )
{
80002570:	eb cd 40 c0 	pushm	r6-r7,lr
  tft_data.cpu_hz = cpu_hz;
80002574:	fe f7 04 80 	ld.w	r7,pc[1152]
80002578:	8f 0c       	st.w	r7[0x0],r12
  tft_data.hsb_hz = hsb_hz;
8000257a:	8f 1b       	st.w	r7[0x4],r11

#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_SPI)
  et024006_InitSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
8000257c:	16 9c       	mov	r12,r11
8000257e:	f0 1f 01 1f 	mcall	800029f8 <et024006_Init+0x488>
static void et024006_SetupInterface( void )
{

  // et024006_TE (tearing sync) signal from display is input
  // without any pull resistors
  gpio_enable_gpio_pin(ET024006DHU_TE_PIN);
80002582:	35 5c       	mov	r12,85
80002584:	f0 1f 01 1e 	mcall	800029fc <et024006_Init+0x48c>

  // Backlight pin (PWM) for display is output
  gpio_enable_module_pin(ET024006DHU_BL_PIN, ET024006DHU_BL_FUNCTION);
80002588:	30 2b       	mov	r11,2
8000258a:	33 2c       	mov	r12,50
8000258c:	f0 1f 01 1d 	mcall	80002a00 <et024006_Init+0x490>
  // Turns backlight ON
  /*TODO Add backlight driver */

  // Reset pin for display is output
  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
80002590:	35 2c       	mov	r12,82
80002592:	f0 1f 01 1d 	mcall	80002a04 <et024006_Init+0x494>
/*! \brief Does a hard reset of the display.
 */
static void et024006_ResetDisplay( void )
{
  // clear reset line
  gpio_clr_gpio_pin(ET024006DHU_RESET_PIN);
80002596:	35 2c       	mov	r12,82
80002598:	f0 1f 01 1c 	mcall	80002a08 <et024006_Init+0x498>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
8000259c:	6e 07       	ld.w	r7,r7[0x0]
8000259e:	33 28       	mov	r8,50
800025a0:	ee 08 06 46 	mulu.d	r6,r7,r8
800025a4:	ee 78 42 40 	mov	r8,1000000
800025a8:	30 09       	mov	r9,0
800025aa:	ee 7a 42 3f 	mov	r10,999999
800025ae:	30 0b       	mov	r11,0
800025b0:	ec 0a 00 0a 	add	r10,r6,r10
800025b4:	ee 0b 00 4b 	adc	r11,r7,r11
800025b8:	f0 1f 01 15 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800025bc:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800025c0:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800025c4:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800025c8:	14 38       	cp.w	r8,r10
800025ca:	e0 88 00 09 	brls	800025dc <et024006_Init+0x6c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800025ce:	12 38       	cp.w	r8,r9
800025d0:	fe 98 ff fa 	brls	800025c4 <et024006_Init+0x54>
800025d4:	12 3a       	cp.w	r10,r9
800025d6:	e0 83 00 a2 	brlo	8000271a <et024006_Init+0x1aa>
800025da:	cf 5b       	rjmp	800025c4 <et024006_Init+0x54>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800025dc:	12 38       	cp.w	r8,r9
800025de:	e0 8b 00 9e 	brhi	8000271a <et024006_Init+0x1aa>
800025e2:	12 3a       	cp.w	r10,r9
800025e4:	e0 83 00 9b 	brlo	8000271a <et024006_Init+0x1aa>
800025e8:	ce eb       	rjmp	800025c4 <et024006_Init+0x54>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800025ea:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800025ee:	14 38       	cp.w	r8,r10
800025f0:	e0 88 00 09 	brls	80002602 <et024006_Init+0x92>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800025f4:	12 38       	cp.w	r8,r9
800025f6:	fe 98 ff fa 	brls	800025ea <et024006_Init+0x7a>
800025fa:	12 3a       	cp.w	r10,r9
800025fc:	e0 83 00 a9 	brlo	8000274e <et024006_Init+0x1de>
80002600:	cf 5b       	rjmp	800025ea <et024006_Init+0x7a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002602:	12 38       	cp.w	r8,r9
80002604:	e0 8b 00 a5 	brhi	8000274e <et024006_Init+0x1de>
80002608:	12 3a       	cp.w	r10,r9
8000260a:	e0 83 00 a2 	brlo	8000274e <et024006_Init+0x1de>
8000260e:	ce eb       	rjmp	800025ea <et024006_Init+0x7a>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002610:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002614:	14 38       	cp.w	r8,r10
80002616:	e0 88 00 09 	brls	80002628 <et024006_Init+0xb8>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000261a:	12 38       	cp.w	r8,r9
8000261c:	fe 98 ff fa 	brls	80002610 <et024006_Init+0xa0>
80002620:	12 3a       	cp.w	r10,r9
80002622:	e0 83 01 1e 	brlo	8000285e <et024006_Init+0x2ee>
80002626:	cf 5b       	rjmp	80002610 <et024006_Init+0xa0>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002628:	12 38       	cp.w	r8,r9
8000262a:	e0 8b 01 1a 	brhi	8000285e <et024006_Init+0x2ee>
8000262e:	12 3a       	cp.w	r10,r9
80002630:	e0 83 01 17 	brlo	8000285e <et024006_Init+0x2ee>
80002634:	ce eb       	rjmp	80002610 <et024006_Init+0xa0>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002636:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000263a:	14 38       	cp.w	r8,r10
8000263c:	e0 88 00 09 	brls	8000264e <et024006_Init+0xde>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002640:	12 38       	cp.w	r8,r9
80002642:	fe 98 ff fa 	brls	80002636 <et024006_Init+0xc6>
80002646:	12 3a       	cp.w	r10,r9
80002648:	e0 83 01 29 	brlo	8000289a <et024006_Init+0x32a>
8000264c:	cf 5b       	rjmp	80002636 <et024006_Init+0xc6>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000264e:	12 38       	cp.w	r8,r9
80002650:	e0 8b 01 25 	brhi	8000289a <et024006_Init+0x32a>
80002654:	12 3a       	cp.w	r10,r9
80002656:	e0 83 01 22 	brlo	8000289a <et024006_Init+0x32a>
8000265a:	ce eb       	rjmp	80002636 <et024006_Init+0xc6>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000265c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002660:	14 38       	cp.w	r8,r10
80002662:	e0 88 00 09 	brls	80002674 <et024006_Init+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002666:	12 38       	cp.w	r8,r9
80002668:	fe 98 ff fa 	brls	8000265c <et024006_Init+0xec>
8000266c:	12 3a       	cp.w	r10,r9
8000266e:	e0 83 01 35 	brlo	800028d8 <et024006_Init+0x368>
80002672:	cf 5b       	rjmp	8000265c <et024006_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002674:	12 38       	cp.w	r8,r9
80002676:	e0 8b 01 31 	brhi	800028d8 <et024006_Init+0x368>
8000267a:	12 3a       	cp.w	r10,r9
8000267c:	e0 83 01 2e 	brlo	800028d8 <et024006_Init+0x368>
80002680:	ce eb       	rjmp	8000265c <et024006_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002682:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002686:	14 38       	cp.w	r8,r10
80002688:	e0 88 00 09 	brls	8000269a <et024006_Init+0x12a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000268c:	12 38       	cp.w	r8,r9
8000268e:	fe 98 ff fa 	brls	80002682 <et024006_Init+0x112>
80002692:	12 3a       	cp.w	r10,r9
80002694:	e0 83 01 40 	brlo	80002914 <et024006_Init+0x3a4>
80002698:	cf 5b       	rjmp	80002682 <et024006_Init+0x112>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000269a:	12 38       	cp.w	r8,r9
8000269c:	e0 8b 01 3c 	brhi	80002914 <et024006_Init+0x3a4>
800026a0:	12 3a       	cp.w	r10,r9
800026a2:	e0 83 01 39 	brlo	80002914 <et024006_Init+0x3a4>
800026a6:	ce eb       	rjmp	80002682 <et024006_Init+0x112>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800026a8:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800026ac:	14 38       	cp.w	r8,r10
800026ae:	e0 88 00 09 	brls	800026c0 <et024006_Init+0x150>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800026b2:	12 38       	cp.w	r8,r9
800026b4:	fe 98 ff fa 	brls	800026a8 <et024006_Init+0x138>
800026b8:	12 3a       	cp.w	r10,r9
800026ba:	e0 83 01 4b 	brlo	80002950 <et024006_Init+0x3e0>
800026be:	cf 5b       	rjmp	800026a8 <et024006_Init+0x138>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800026c0:	12 38       	cp.w	r8,r9
800026c2:	e0 8b 01 47 	brhi	80002950 <et024006_Init+0x3e0>
800026c6:	12 3a       	cp.w	r10,r9
800026c8:	e0 83 01 44 	brlo	80002950 <et024006_Init+0x3e0>
800026cc:	ce eb       	rjmp	800026a8 <et024006_Init+0x138>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800026ce:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800026d2:	14 38       	cp.w	r8,r10
800026d4:	e0 88 00 09 	brls	800026e6 <et024006_Init+0x176>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800026d8:	12 38       	cp.w	r8,r9
800026da:	fe 98 ff fa 	brls	800026ce <et024006_Init+0x15e>
800026de:	12 3a       	cp.w	r10,r9
800026e0:	e0 83 01 56 	brlo	8000298c <et024006_Init+0x41c>
800026e4:	cf 5b       	rjmp	800026ce <et024006_Init+0x15e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800026e6:	12 38       	cp.w	r8,r9
800026e8:	e0 8b 01 52 	brhi	8000298c <et024006_Init+0x41c>
800026ec:	12 3a       	cp.w	r10,r9
800026ee:	e0 83 01 4f 	brlo	8000298c <et024006_Init+0x41c>
800026f2:	ce eb       	rjmp	800026ce <et024006_Init+0x15e>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800026f4:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800026f8:	14 38       	cp.w	r8,r10
800026fa:	e0 88 00 09 	brls	8000270c <et024006_Init+0x19c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800026fe:	12 38       	cp.w	r8,r9
80002700:	fe 98 ff fa 	brls	800026f4 <et024006_Init+0x184>
80002704:	12 3a       	cp.w	r10,r9
80002706:	e0 83 01 64 	brlo	800029ce <et024006_Init+0x45e>
8000270a:	cf 5b       	rjmp	800026f4 <et024006_Init+0x184>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000270c:	12 38       	cp.w	r8,r9
8000270e:	e0 8b 01 60 	brhi	800029ce <et024006_Init+0x45e>
80002712:	12 3a       	cp.w	r10,r9
80002714:	e0 83 01 5d 	brlo	800029ce <et024006_Init+0x45e>
80002718:	ce eb       	rjmp	800026f4 <et024006_Init+0x184>
  // 50us delay
  cpu_delay_us( 50, tft_data.cpu_hz );

  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
8000271a:	35 2c       	mov	r12,82
8000271c:	f0 1f 00 ba 	mcall	80002a04 <et024006_Init+0x494>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002720:	fe f8 02 d4 	ld.w	r8,pc[724]
80002724:	70 07       	ld.w	r7,r8[0x0]
80002726:	30 58       	mov	r8,5
80002728:	ee 08 06 46 	mulu.d	r6,r7,r8
8000272c:	e0 68 03 e8 	mov	r8,1000
80002730:	30 09       	mov	r9,0
80002732:	e0 6a 03 e7 	mov	r10,999
80002736:	30 0b       	mov	r11,0
80002738:	ec 0a 00 0a 	add	r10,r6,r10
8000273c:	ee 0b 00 4b 	adc	r11,r7,r11
80002740:	f0 1f 00 b3 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002744:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002748:	f0 0a 00 0a 	add	r10,r8,r10
8000274c:	c4 fb       	rjmp	800025ea <et024006_Init+0x7a>
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
#endif
  et024006_SetupInterface();
  et024006_ResetDisplay();
  et024006_AdjustGamma();
8000274e:	f0 1f 00 b1 	mcall	80002a10 <et024006_Init+0x4a0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002752:	fc 19 c0 00 	movh	r9,0xc000
80002756:	30 1a       	mov	r10,1
80002758:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000275a:	fc 18 c0 20 	movh	r8,0xc020
8000275e:	30 6b       	mov	r11,6
80002760:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002762:	33 ab       	mov	r11,58
80002764:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002766:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002768:	33 bb       	mov	r11,59
8000276a:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000276c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000276e:	33 ca       	mov	r10,60
80002770:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002772:	e0 6a 00 f0 	mov	r10,240
80002776:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002778:	33 db       	mov	r11,61
8000277a:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000277c:	30 07       	mov	r7,0
8000277e:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002780:	33 eb       	mov	r11,62
80002782:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002784:	33 8b       	mov	r11,56
80002786:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002788:	34 0c       	mov	r12,64
8000278a:	b2 0c       	st.h	r9[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000278c:	30 fe       	mov	lr,15
8000278e:	b0 0e       	st.h	r8[0x0],lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002790:	34 1e       	mov	lr,65
80002792:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002794:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002796:	32 7a       	mov	r10,39
80002798:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000279a:	30 2a       	mov	r10,2
8000279c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000279e:	32 8e       	mov	lr,40
800027a0:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027a2:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027a4:	32 9e       	mov	lr,41
800027a6:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027a8:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027aa:	32 ae       	mov	lr,42
800027ac:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027ae:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027b0:	32 ce       	mov	lr,44
800027b2:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027b4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027b6:	32 de       	mov	lr,45
800027b8:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027ba:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027bc:	31 9a       	mov	r10,25
800027be:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027c0:	34 9a       	mov	r10,73
800027c2:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027c4:	e0 6a 00 93 	mov	r10,147
800027c8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027ca:	30 8a       	mov	r10,8
800027cc:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027ce:	31 6a       	mov	r10,22
800027d0:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027d2:	36 8a       	mov	r10,104
800027d4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027d6:	32 3a       	mov	r10,35
800027d8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027da:	e0 6a 00 95 	mov	r10,149
800027de:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027e0:	32 4e       	mov	lr,36
800027e2:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027e4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027e6:	32 5a       	mov	r10,37
800027e8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027ea:	e0 6a 00 ff 	mov	r10,255
800027ee:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027f0:	e0 6a 00 90 	mov	r10,144
800027f4:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027f6:	37 fa       	mov	r10,127
800027f8:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027fa:	33 5a       	mov	r10,53
800027fc:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027fe:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002800:	33 6a       	mov	r10,54
80002802:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002804:	37 8a       	mov	r10,120
80002806:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002808:	31 da       	mov	r10,29
8000280a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000280c:	30 7a       	mov	r10,7
8000280e:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002810:	31 ea       	mov	r10,30
80002812:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002814:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002816:	31 fa       	mov	r10,31
80002818:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000281a:	30 4a       	mov	r10,4
8000281c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000281e:	32 0a       	mov	r10,32
80002820:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002822:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002824:	34 4a       	mov	r10,68
80002826:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002828:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000282a:	34 5a       	mov	r10,69
8000282c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000282e:	31 29       	mov	r9,18
80002830:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002832:	4f 18       	lddpc	r8,800029f4 <et024006_Init+0x484>
80002834:	70 07       	ld.w	r7,r8[0x0]
80002836:	30 a8       	mov	r8,10
80002838:	ee 08 06 46 	mulu.d	r6,r7,r8
8000283c:	e0 68 03 e8 	mov	r8,1000
80002840:	30 09       	mov	r9,0
80002842:	e0 6a 03 e7 	mov	r10,999
80002846:	30 0b       	mov	r11,0
80002848:	ec 0a 00 0a 	add	r10,r6,r10
8000284c:	ee 0b 00 4b 	adc	r11,r7,r11
80002850:	f0 1f 00 6f 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002854:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002858:	f0 0a 00 0a 	add	r10,r8,r10
8000285c:	cd aa       	rjmp	80002610 <et024006_Init+0xa0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000285e:	31 c9       	mov	r9,28
80002860:	fc 18 c0 00 	movh	r8,0xc000
80002864:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002866:	30 49       	mov	r9,4
80002868:	fc 18 c0 20 	movh	r8,0xc020
8000286c:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000286e:	4e 28       	lddpc	r8,800029f4 <et024006_Init+0x484>
80002870:	70 07       	ld.w	r7,r8[0x0]
80002872:	31 48       	mov	r8,20
80002874:	ee 08 06 46 	mulu.d	r6,r7,r8
80002878:	e0 68 03 e8 	mov	r8,1000
8000287c:	30 09       	mov	r9,0
8000287e:	e0 6a 03 e7 	mov	r10,999
80002882:	30 0b       	mov	r11,0
80002884:	ec 0a 00 0a 	add	r10,r6,r10
80002888:	ee 0b 00 4b 	adc	r11,r7,r11
8000288c:	f0 1f 00 60 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002890:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002894:	f0 0a 00 0a 	add	r10,r8,r10
80002898:	cc fa       	rjmp	80002636 <et024006_Init+0xc6>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000289a:	34 39       	mov	r9,67
8000289c:	fc 18 c0 00 	movh	r8,0xc000
800028a0:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
800028a2:	e0 69 00 80 	mov	r9,128
800028a6:	fc 18 c0 20 	movh	r8,0xc020
800028aa:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800028ac:	4d 28       	lddpc	r8,800029f4 <et024006_Init+0x484>
800028ae:	70 07       	ld.w	r7,r8[0x0]
800028b0:	30 58       	mov	r8,5
800028b2:	ee 08 06 46 	mulu.d	r6,r7,r8
800028b6:	e0 68 03 e8 	mov	r8,1000
800028ba:	30 09       	mov	r9,0
800028bc:	e0 6a 03 e7 	mov	r10,999
800028c0:	30 0b       	mov	r11,0
800028c2:	ec 0a 00 0a 	add	r10,r6,r10
800028c6:	ee 0b 00 4b 	adc	r11,r7,r11
800028ca:	f0 1f 00 51 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800028ce:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800028d2:	f0 0a 00 0a 	add	r10,r8,r10
800028d6:	cc 3a       	rjmp	8000265c <et024006_Init+0xec>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800028d8:	31 b9       	mov	r9,27
800028da:	fc 18 c0 00 	movh	r8,0xc000
800028de:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
800028e0:	30 89       	mov	r9,8
800028e2:	fc 18 c0 20 	movh	r8,0xc020
800028e6:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800028e8:	4c 38       	lddpc	r8,800029f4 <et024006_Init+0x484>
800028ea:	70 07       	ld.w	r7,r8[0x0]
800028ec:	32 88       	mov	r8,40
800028ee:	ee 08 06 46 	mulu.d	r6,r7,r8
800028f2:	e0 68 03 e8 	mov	r8,1000
800028f6:	30 09       	mov	r9,0
800028f8:	e0 6a 03 e7 	mov	r10,999
800028fc:	30 0b       	mov	r11,0
800028fe:	ec 0a 00 0a 	add	r10,r6,r10
80002902:	ee 0b 00 4b 	adc	r11,r7,r11
80002906:	f0 1f 00 42 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000290a:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000290e:	f0 0a 00 0a 	add	r10,r8,r10
80002912:	cb 8a       	rjmp	80002682 <et024006_Init+0x112>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002914:	31 b9       	mov	r9,27
80002916:	fc 18 c0 00 	movh	r8,0xc000
8000291a:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000291c:	31 09       	mov	r9,16
8000291e:	fc 18 c0 20 	movh	r8,0xc020
80002922:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002924:	4b 48       	lddpc	r8,800029f4 <et024006_Init+0x484>
80002926:	70 07       	ld.w	r7,r8[0x0]
80002928:	32 88       	mov	r8,40
8000292a:	ee 08 06 46 	mulu.d	r6,r7,r8
8000292e:	e0 68 03 e8 	mov	r8,1000
80002932:	30 09       	mov	r9,0
80002934:	e0 6a 03 e7 	mov	r10,999
80002938:	30 0b       	mov	r11,0
8000293a:	ec 0a 00 0a 	add	r10,r6,r10
8000293e:	ee 0b 00 4b 	adc	r11,r7,r11
80002942:	f0 1f 00 33 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002946:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000294a:	f0 0a 00 0a 	add	r10,r8,r10
8000294e:	ca da       	rjmp	800026a8 <et024006_Init+0x138>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002950:	32 69       	mov	r9,38
80002952:	fc 18 c0 00 	movh	r8,0xc000
80002956:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002958:	30 49       	mov	r9,4
8000295a:	fc 18 c0 20 	movh	r8,0xc020
8000295e:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002960:	4a 58       	lddpc	r8,800029f4 <et024006_Init+0x484>
80002962:	70 07       	ld.w	r7,r8[0x0]
80002964:	32 88       	mov	r8,40
80002966:	ee 08 06 46 	mulu.d	r6,r7,r8
8000296a:	e0 68 03 e8 	mov	r8,1000
8000296e:	30 09       	mov	r9,0
80002970:	e0 6a 03 e7 	mov	r10,999
80002974:	30 0b       	mov	r11,0
80002976:	ec 0a 00 0a 	add	r10,r6,r10
8000297a:	ee 0b 00 4b 	adc	r11,r7,r11
8000297e:	f0 1f 00 24 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002982:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002986:	f0 0a 00 0a 	add	r10,r8,r10
8000298a:	ca 2a       	rjmp	800026ce <et024006_Init+0x15e>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000298c:	fc 19 c0 00 	movh	r9,0xc000
80002990:	32 6a       	mov	r10,38
80002992:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002994:	fc 18 c0 20 	movh	r8,0xc020
80002998:	32 4b       	mov	r11,36
8000299a:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000299c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000299e:	32 c9       	mov	r9,44
800029a0:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800029a2:	49 58       	lddpc	r8,800029f4 <et024006_Init+0x484>
800029a4:	70 07       	ld.w	r7,r8[0x0]
800029a6:	32 88       	mov	r8,40
800029a8:	ee 08 06 46 	mulu.d	r6,r7,r8
800029ac:	e0 68 03 e8 	mov	r8,1000
800029b0:	30 09       	mov	r9,0
800029b2:	e0 6a 03 e7 	mov	r10,999
800029b6:	30 0b       	mov	r11,0
800029b8:	ec 0a 00 0a 	add	r10,r6,r10
800029bc:	ee 0b 00 4b 	adc	r11,r7,r11
800029c0:	f0 1f 00 13 	mcall	80002a0c <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800029c4:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800029c8:	f0 0a 00 0a 	add	r10,r8,r10
800029cc:	c9 4a       	rjmp	800026f4 <et024006_Init+0x184>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800029ce:	fc 19 c0 00 	movh	r9,0xc000
800029d2:	32 68       	mov	r8,38
800029d4:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
800029d6:	fc 18 c0 20 	movh	r8,0xc020
800029da:	33 ca       	mov	r10,60
800029dc:	b0 0a       	st.h	r8[0x0],r10
}

__always_inline static uint8_t et024006_ReadRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800029de:	37 0a       	mov	r10,112
800029e0:	b2 0a       	st.h	r9[0x0],r10
  return *ET024006_PARAM_ADDR;
800029e2:	90 0b       	ld.sh	r11,r8[0x0]
800029e4:	5c 5b       	castu.b	r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800029e6:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800029e8:	16 99       	mov	r9,r11
800029ea:	a3 b9       	sbr	r9,0x3
800029ec:	b0 09       	st.h	r8[0x0],r9
  et024006_GeneralSettings();
  et024006_InterfaceSettings();
  et024006_PowerSettings();
  et024006_PowerUp();
  et024006_PowerOn();
}
800029ee:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800029f2:	00 00       	add	r0,r0
800029f4:	00 00       	add	r0,r0
800029f6:	05 58       	ld.sh	r8,--r2
800029f8:	80 00       	ld.sh	r0,r0[0x0]
800029fa:	35 3c       	mov	r12,83
800029fc:	80 00       	ld.sh	r0,r0[0x0]
800029fe:	36 dc       	mov	r12,109
80002a00:	80 00       	ld.sh	r0,r0[0x0]
80002a02:	36 58       	mov	r8,101
80002a04:	80 00       	ld.sh	r0,r0[0x0]
80002a06:	37 0a       	mov	r10,112
80002a08:	80 00       	ld.sh	r0,r0[0x0]
80002a0a:	37 26       	mov	r6,114
80002a0c:	80 00       	ld.sh	r0,r0[0x0]
80002a0e:	55 be       	stdsp	sp[0x16c],lr
80002a10:	80 00       	ld.sh	r0,r0[0x0]
80002a12:	25 00       	sub	r0,80

80002a14 <sd_mmc_spi_get_capacity>:
//!         [39]    == data[11] && 0x80
//!
//! @return bit
//!         true
void sd_mmc_spi_get_capacity(void)
{
80002a14:	d4 01       	pushm	lr
  uint8_t  read_bl_len;
  uint8_t  erase_grp_size;
  uint8_t  erase_grp_mult;

  // extract variables from CSD array
  read_bl_len = csd[5] & 0x0F;
80002a16:	4c 18       	lddpc	r8,80002b18 <sd_mmc_spi_get_capacity+0x104>
80002a18:	11 db       	ld.ub	r11,r8[0x5]
  if (card_type == SD_CARD_2_SDHC) {
80002a1a:	4c 18       	lddpc	r8,80002b1c <sd_mmc_spi_get_capacity+0x108>
80002a1c:	11 8a       	ld.ub	r10,r8[0x0]
80002a1e:	30 38       	mov	r8,3
80002a20:	f0 0a 18 00 	cp.b	r10,r8
80002a24:	c2 71       	brne	80002a72 <sd_mmc_spi_get_capacity+0x5e>
    c_size = ((csd[7] & 0x3F) << 16) | (csd[8] << 8) | csd[9];
80002a26:	4b d8       	lddpc	r8,80002b18 <sd_mmc_spi_get_capacity+0x104>
80002a28:	f1 3a 00 08 	ld.ub	r10,r8[8]
80002a2c:	f1 39 00 09 	ld.ub	r9,r8[9]
80002a30:	f3 ea 10 89 	or	r9,r9,r10<<0x8
80002a34:	11 fa       	ld.ub	r10,r8[0x7]
80002a36:	f5 da c0 06 	bfextu	r10,r10,0x0,0x6
80002a3a:	f3 ea 11 0a 	or	r10,r9,r10<<0x10
    ++c_size;
80002a3e:	2f fa       	sub	r10,-1
    capacity = (uint64_t)c_size << 19;
80002a40:	f4 0b 16 0d 	lsr	r11,r10,0xd
80002a44:	16 99       	mov	r9,r11
80002a46:	f4 08 15 13 	lsl	r8,r10,0x13
80002a4a:	4b 6a       	lddpc	r10,80002b20 <sd_mmc_spi_get_capacity+0x10c>
80002a4c:	f4 e9 00 00 	st.d	r10[0],r8
    capacity_mult = (c_size >> 13) & 0x01FF;
80002a50:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002a54:	4b 48       	lddpc	r8,80002b24 <sd_mmc_spi_get_capacity+0x110>
80002a56:	b0 0b       	st.h	r8[0x0],r11
    sd_mmc_spi_last_block_address = (capacity >> 9) + (capacity_mult << 23) - 1;
80002a58:	f4 ea 00 00 	ld.d	r10,r10[0]
80002a5c:	90 09       	ld.sh	r9,r8[0x0]
80002a5e:	f4 08 16 09 	lsr	r8,r10,0x9
80002a62:	f1 eb 11 78 	or	r8,r8,r11<<0x17
80002a66:	20 18       	sub	r8,1
80002a68:	b7 79       	lsl	r9,0x17
80002a6a:	12 08       	add	r8,r9
80002a6c:	4a f9       	lddpc	r9,80002b28 <sd_mmc_spi_get_capacity+0x114>
80002a6e:	93 08       	st.w	r9[0x0],r8
80002a70:	c4 28       	rjmp	80002af4 <sd_mmc_spi_get_capacity+0xe0>
  } else {
    c_size      = ((csd[6] & 0x03) << 10) + (csd[7] << 2) + ((csd[8] & 0xC0) >> 6);
    c_size_mult = ((csd[9] & 0x03) << 1) + ((csd[10] & 0x80) >> 7);
80002a72:	4a a8       	lddpc	r8,80002b18 <sd_mmc_spi_get_capacity+0x104>
80002a74:	f1 3c 00 0a 	ld.ub	r12,r8[10]
    sd_mmc_spi_last_block_address = ((uint32_t)(c_size + 1) * (uint32_t)((1 << (c_size_mult + 2)))) - 1;
80002a78:	f1 39 00 08 	ld.ub	r9,r8[8]
80002a7c:	a7 89       	lsr	r9,0x6
80002a7e:	11 fe       	ld.ub	lr,r8[0x7]
80002a80:	f2 0e 00 29 	add	r9,r9,lr<<0x2
80002a84:	11 ee       	ld.ub	lr,r8[0x6]
80002a86:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
80002a8a:	ab 6e       	lsl	lr,0xa
80002a8c:	1c 09       	add	r9,lr
80002a8e:	2f f9       	sub	r9,-1
80002a90:	f1 38 00 09 	ld.ub	r8,r8[9]
80002a94:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80002a98:	f8 0e 16 07 	lsr	lr,r12,0x7
80002a9c:	fc 08 00 18 	add	r8,lr,r8<<0x1
80002aa0:	2f e8       	sub	r8,-2
80002aa2:	f2 08 09 49 	lsl	r9,r9,r8
80002aa6:	20 19       	sub	r9,1
80002aa8:	4a 08       	lddpc	r8,80002b28 <sd_mmc_spi_get_capacity+0x114>
80002aaa:	91 09       	st.w	r8[0x0],r9
    capacity = (1 << read_bl_len) * (sd_mmc_spi_last_block_address + 1);
80002aac:	70 0e       	ld.w	lr,r8[0x0]
80002aae:	f7 db c0 04 	bfextu	r11,r11,0x0,0x4
80002ab2:	2f fe       	sub	lr,-1
80002ab4:	fc 0b 09 48 	lsl	r8,lr,r11
80002ab8:	30 09       	mov	r9,0
80002aba:	49 ae       	lddpc	lr,80002b20 <sd_mmc_spi_get_capacity+0x10c>
80002abc:	fc e9 00 00 	st.d	lr[0],r8
    capacity_mult = 0;
80002ac0:	49 98       	lddpc	r8,80002b24 <sd_mmc_spi_get_capacity+0x110>
80002ac2:	b0 09       	st.h	r8[0x0],r9
    if (read_bl_len > 9) {  // 9 means 2^9 = 512b
80002ac4:	30 98       	mov	r8,9
80002ac6:	f0 0b 18 00 	cp.b	r11,r8
80002aca:	e0 88 00 08 	brls	80002ada <sd_mmc_spi_get_capacity+0xc6>
      sd_mmc_spi_last_block_address <<= (read_bl_len - 9);
80002ace:	49 78       	lddpc	r8,80002b28 <sd_mmc_spi_get_capacity+0x114>
80002ad0:	70 09       	ld.w	r9,r8[0x0]
80002ad2:	20 9b       	sub	r11,9
80002ad4:	f2 0b 09 4b 	lsl	r11,r9,r11
80002ad8:	91 0b       	st.w	r8[0x0],r11
    }
  }
  if (card_type == MMC_CARD)
80002ada:	58 0a       	cp.w	r10,0
80002adc:	c0 c1       	brne	80002af4 <sd_mmc_spi_get_capacity+0xe0>
  {
    erase_grp_size = ((csd[10] & 0x7C) >> 2);
80002ade:	f1 dc c0 45 	bfextu	r8,r12,0x2,0x5
    erase_grp_mult = ((csd[10] & 0x03) << 3) | ((csd[11] & 0xE0) >> 5);
80002ae2:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
80002ae6:	48 d9       	lddpc	r9,80002b18 <sd_mmc_spi_get_capacity+0x104>
80002ae8:	f3 39 00 0b 	ld.ub	r9,r9[11]
80002aec:	a3 7c       	lsl	r12,0x3
80002aee:	f9 e9 12 59 	or	r9,r12,r9>>0x5
80002af2:	c0 c8       	rjmp	80002b0a <sd_mmc_spi_get_capacity+0xf6>
  }
  else
  {
    erase_grp_size = ((csd[10] & 0x3F) << 1) + ((csd[11] & 0x80) >> 7);
80002af4:	48 9a       	lddpc	r10,80002b18 <sd_mmc_spi_get_capacity+0x104>
80002af6:	f5 39 00 0a 	ld.ub	r9,r10[10]
80002afa:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
80002afe:	f5 38 00 0b 	ld.ub	r8,r10[11]
80002b02:	a7 98       	lsr	r8,0x7
80002b04:	f0 09 00 18 	add	r8,r8,r9<<0x1
80002b08:	30 09       	mov	r9,0
    erase_grp_mult = 0;
  }
  erase_group_size = (erase_grp_size + 1) * (erase_grp_mult + 1);
80002b0a:	2f f9       	sub	r9,-1
80002b0c:	2f f8       	sub	r8,-1
80002b0e:	b1 39       	mul	r9,r8
80002b10:	48 78       	lddpc	r8,80002b2c <sd_mmc_spi_get_capacity+0x118>
80002b12:	b0 09       	st.h	r8[0x0],r9
}
80002b14:	d8 02       	popm	pc
80002b16:	00 00       	add	r0,r0
80002b18:	00 00       	add	r0,r0
80002b1a:	08 f8       	st.b	--r4,r8
80002b1c:	00 00       	add	r0,r0
80002b1e:	08 f6       	st.b	--r4,r6
80002b20:	00 00       	add	r0,r0
80002b22:	08 e4       	st.h	--r4,r4
80002b24:	00 00       	add	r0,r0
80002b26:	08 ec       	st.h	--r4,r12
80002b28:	00 00       	add	r0,r0
80002b2a:	08 f0       	st.b	--r4,r0
80002b2c:	00 00       	add	r0,r0
80002b2e:	08 ee       	st.h	--r4,lr

80002b30 <sd_mmc_spi_write_close>:
//! page programming.
//!
void sd_mmc_spi_write_close (void)
{

}
80002b30:	5e fc       	retal	r12
80002b32:	d7 03       	nop

80002b34 <sd_mmc_spi_send_and_read>:
//! @param  data_to_send   byte to send over SPI
//!
//! @return uint8_t
//!   Byte read from the slave
uint8_t sd_mmc_spi_send_and_read(uint8_t data_to_send)
{
80002b34:	d4 01       	pushm	lr
80002b36:	20 1d       	sub	sp,4
   unsigned short data_read;
   spi_write(SD_MMC_SPI, data_to_send);
80002b38:	18 9b       	mov	r11,r12
80002b3a:	fe 7c 24 00 	mov	r12,-56320
80002b3e:	f0 1f 00 09 	mcall	80002b60 <sd_mmc_spi_send_and_read+0x2c>
   if( SPI_ERROR_TIMEOUT == spi_read(SD_MMC_SPI, &data_read) )
80002b42:	fa cb ff fe 	sub	r11,sp,-2
80002b46:	fe 7c 24 00 	mov	r12,-56320
80002b4a:	f0 1f 00 07 	mcall	80002b64 <sd_mmc_spi_send_and_read+0x30>
80002b4e:	58 1c       	cp.w	r12,1
80002b50:	c0 41       	brne	80002b58 <sd_mmc_spi_send_and_read+0x24>
80002b52:	e0 6c 00 ff 	mov	r12,255
80002b56:	c0 28       	rjmp	80002b5a <sd_mmc_spi_send_and_read+0x26>
     return 0xFF;
   return data_read;
80002b58:	1b bc       	ld.ub	r12,sp[0x3]
}
80002b5a:	2f fd       	sub	sp,-4
80002b5c:	d8 02       	popm	pc
80002b5e:	00 00       	add	r0,r0
80002b60:	80 00       	ld.sh	r0,r0[0x0]
80002b62:	3c 36       	mov	r6,-61
80002b64:	80 00       	ld.sh	r0,r0[0x0]
80002b66:	3c 52       	mov	r2,-59

80002b68 <sd_mmc_spi_wait_not_busy>:
//! @brief This function waits until the SD/MMC is not busy.
//!
//! @return bit
//!          true when card is not busy
bool sd_mmc_spi_wait_not_busy(void)
{
80002b68:	d4 21       	pushm	r4-r7,lr
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002b6a:	30 1b       	mov	r11,1
80002b6c:	fe 7c 24 00 	mov	r12,-56320
80002b70:	f0 1f 00 10 	mcall	80002bb0 <sd_mmc_spi_wait_not_busy+0x48>
80002b74:	30 07       	mov	r7,0
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
80002b76:	e0 65 00 ff 	mov	r5,255
80002b7a:	48 f4       	lddpc	r4,80002bb4 <sd_mmc_spi_wait_not_busy+0x4c>
80002b7c:	3f f6       	mov	r6,-1
80002b7e:	c0 b8       	rjmp	80002b94 <sd_mmc_spi_wait_not_busy+0x2c>
  {
    retry++;
80002b80:	2f f7       	sub	r7,-1
    if (retry == 200000)
80002b82:	e2 57 0d 40 	cp.w	r7,200000
80002b86:	c0 71       	brne	80002b94 <sd_mmc_spi_wait_not_busy+0x2c>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002b88:	30 1b       	mov	r11,1
80002b8a:	fe 7c 24 00 	mov	r12,-56320
80002b8e:	f0 1f 00 0b 	mcall	80002bb8 <sd_mmc_spi_wait_not_busy+0x50>
80002b92:	d8 2a       	popm	r4-r7,pc,r12=0
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
80002b94:	0a 9c       	mov	r12,r5
80002b96:	f0 1f 00 0a 	mcall	80002bbc <sd_mmc_spi_wait_not_busy+0x54>
80002b9a:	a8 8c       	st.b	r4[0x0],r12
80002b9c:	ec 0c 18 00 	cp.b	r12,r6
80002ba0:	cf 01       	brne	80002b80 <sd_mmc_spi_wait_not_busy+0x18>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
      return false;
    }
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002ba2:	30 1b       	mov	r11,1
80002ba4:	fe 7c 24 00 	mov	r12,-56320
80002ba8:	f0 1f 00 04 	mcall	80002bb8 <sd_mmc_spi_wait_not_busy+0x50>
80002bac:	da 2a       	popm	r4-r7,pc,r12=1
80002bae:	00 00       	add	r0,r0
80002bb0:	80 00       	ld.sh	r0,r0[0x0]
80002bb2:	3b 06       	mov	r6,-80
80002bb4:	00 00       	add	r0,r0
80002bb6:	09 08       	ld.w	r8,r4++
80002bb8:	80 00       	ld.sh	r0,r0[0x0]
80002bba:	3b 52       	mov	r2,-75
80002bbc:	80 00       	ld.sh	r0,r0[0x0]
80002bbe:	2b 34       	sub	r4,-77

80002bc0 <sd_mmc_spi_write_open>:
//! @param  pos   Sector address
//!
//! @return bit
//!   The open succeeded      -> true
bool sd_mmc_spi_write_open (uint32_t pos)
{
80002bc0:	d4 01       	pushm	lr
  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = pos << 9; // gl_ptr_mem = pos * 512
80002bc2:	a9 7c       	lsl	r12,0x9
80002bc4:	48 38       	lddpc	r8,80002bd0 <sd_mmc_spi_write_open+0x10>
80002bc6:	91 0c       	st.w	r8[0x0],r12

  // wait for MMC not busy
  return sd_mmc_spi_wait_not_busy();
80002bc8:	f0 1f 00 03 	mcall	80002bd4 <sd_mmc_spi_write_open+0x14>
}
80002bcc:	d8 02       	popm	pc
80002bce:	00 00       	add	r0,r0
80002bd0:	00 00       	add	r0,r0
80002bd2:	05 60       	ld.uh	r0,--r2
80002bd4:	80 00       	ld.sh	r0,r0[0x0]
80002bd6:	2b 68       	sub	r8,-74

80002bd8 <sd_mmc_spi_read_close>:

//!
//! @brief This function unselects the current SD_MMC memory.
//!
bool sd_mmc_spi_read_close (void)
{
80002bd8:	d4 01       	pushm	lr
  if (false == sd_mmc_spi_wait_not_busy())
80002bda:	f0 1f 00 02 	mcall	80002be0 <sd_mmc_spi_read_close+0x8>
    return false;
  return true;
}
80002bde:	d8 02       	popm	pc
80002be0:	80 00       	ld.sh	r0,r0[0x0]
80002be2:	2b 68       	sub	r8,-74

80002be4 <sd_mmc_spi_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF time out error)
uint8_t sd_mmc_spi_command(uint8_t command, uint32_t arg)
{
80002be4:	eb cd 40 f8 	pushm	r3-r7,lr
80002be8:	18 96       	mov	r6,r12
80002bea:	16 97       	mov	r7,r11
  uint8_t retry;

  spi_write(SD_MMC_SPI, 0xFF);            // write dummy byte
80002bec:	e0 6b 00 ff 	mov	r11,255
80002bf0:	fe 7c 24 00 	mov	r12,-56320
80002bf4:	f0 1f 00 2b 	mcall	80002ca0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, command | 0x40);  // send command
80002bf8:	0c 9b       	mov	r11,r6
80002bfa:	a7 ab       	sbr	r11,0x6
80002bfc:	5c 5b       	castu.b	r11
80002bfe:	fe 7c 24 00 	mov	r12,-56320
80002c02:	f0 1f 00 28 	mcall	80002ca0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>24);         // send parameter
80002c06:	ee 0b 16 18 	lsr	r11,r7,0x18
80002c0a:	fe 7c 24 00 	mov	r12,-56320
80002c0e:	f0 1f 00 25 	mcall	80002ca0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>16);
80002c12:	ee 0b 16 10 	lsr	r11,r7,0x10
80002c16:	fe 7c 24 00 	mov	r12,-56320
80002c1a:	f0 1f 00 22 	mcall	80002ca0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>8 );
80002c1e:	f7 d7 c1 10 	bfextu	r11,r7,0x8,0x10
80002c22:	fe 7c 24 00 	mov	r12,-56320
80002c26:	f0 1f 00 1f 	mcall	80002ca0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg    );
80002c2a:	0e 9b       	mov	r11,r7
80002c2c:	5c 7b       	castu.h	r11
80002c2e:	fe 7c 24 00 	mov	r12,-56320
80002c32:	f0 1f 00 1c 	mcall	80002ca0 <sd_mmc_spi_command+0xbc>
  switch(command)
80002c36:	30 08       	mov	r8,0
80002c38:	f0 06 18 00 	cp.b	r6,r8
80002c3c:	c0 60       	breq	80002c48 <sd_mmc_spi_command+0x64>
80002c3e:	30 88       	mov	r8,8
80002c40:	f0 06 18 00 	cp.b	r6,r8
80002c44:	c1 01       	brne	80002c64 <sd_mmc_spi_command+0x80>
80002c46:	c0 88       	rjmp	80002c56 <sd_mmc_spi_command+0x72>
  {
      case MMC_GO_IDLE_STATE:
         spi_write(SD_MMC_SPI, 0x95);
80002c48:	e0 6b 00 95 	mov	r11,149
80002c4c:	fe 7c 24 00 	mov	r12,-56320
80002c50:	f0 1f 00 14 	mcall	80002ca0 <sd_mmc_spi_command+0xbc>
         break;
80002c54:	c0 e8       	rjmp	80002c70 <sd_mmc_spi_command+0x8c>
      case MMC_SEND_IF_COND:
         spi_write(SD_MMC_SPI, 0x87);
80002c56:	e0 6b 00 87 	mov	r11,135
80002c5a:	fe 7c 24 00 	mov	r12,-56320
80002c5e:	f0 1f 00 11 	mcall	80002ca0 <sd_mmc_spi_command+0xbc>
         break;
80002c62:	c0 78       	rjmp	80002c70 <sd_mmc_spi_command+0x8c>
      default:
         spi_write(SD_MMC_SPI, 0xff);
80002c64:	e0 6b 00 ff 	mov	r11,255
80002c68:	fe 7c 24 00 	mov	r12,-56320
80002c6c:	f0 1f 00 0d 	mcall	80002ca0 <sd_mmc_spi_command+0xbc>

  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
80002c70:	3f f9       	mov	r9,-1
80002c72:	48 d8       	lddpc	r8,80002ca4 <sd_mmc_spi_command+0xc0>
80002c74:	b0 89       	st.b	r8[0x0],r9
80002c76:	30 07       	mov	r7,0
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002c78:	e0 64 00 ff 	mov	r4,255
80002c7c:	10 93       	mov	r3,r8
80002c7e:	12 96       	mov	r6,r9
  {
    retry++;
    if(retry > 10) break;
80002c80:	30 b5       	mov	r5,11
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002c82:	c0 68       	rjmp	80002c8e <sd_mmc_spi_command+0xaa>
  {
    retry++;
80002c84:	2f f7       	sub	r7,-1
80002c86:	5c 57       	castu.b	r7
    if(retry > 10) break;
80002c88:	ea 07 18 00 	cp.b	r7,r5
80002c8c:	c0 80       	breq	80002c9c <sd_mmc_spi_command+0xb8>
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002c8e:	08 9c       	mov	r12,r4
80002c90:	f0 1f 00 06 	mcall	80002ca8 <sd_mmc_spi_command+0xc4>
80002c94:	a6 8c       	st.b	r3[0x0],r12
80002c96:	ec 0c 18 00 	cp.b	r12,r6
80002c9a:	cf 50       	breq	80002c84 <sd_mmc_spi_command+0xa0>
  {
    retry++;
    if(retry > 10) break;
  }
  return r1;
}
80002c9c:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002ca0:	80 00       	ld.sh	r0,r0[0x0]
80002ca2:	3c 36       	mov	r6,-61
80002ca4:	00 00       	add	r0,r0
80002ca6:	09 08       	ld.w	r8,r4++
80002ca8:	80 00       	ld.sh	r0,r0[0x0]
80002caa:	2b 34       	sub	r4,-77

80002cac <sd_mmc_spi_send_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF if time out error)
uint8_t sd_mmc_spi_send_command(uint8_t command, uint32_t arg)
{
80002cac:	eb cd 40 c0 	pushm	r6-r7,lr
80002cb0:	18 97       	mov	r7,r12
80002cb2:	16 96       	mov	r6,r11
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002cb4:	30 1b       	mov	r11,1
80002cb6:	fe 7c 24 00 	mov	r12,-56320
80002cba:	f0 1f 00 09 	mcall	80002cdc <sd_mmc_spi_send_command+0x30>
  r1 = sd_mmc_spi_command(command, arg);
80002cbe:	0c 9b       	mov	r11,r6
80002cc0:	0e 9c       	mov	r12,r7
80002cc2:	f0 1f 00 08 	mcall	80002ce0 <sd_mmc_spi_send_command+0x34>
80002cc6:	48 87       	lddpc	r7,80002ce4 <sd_mmc_spi_send_command+0x38>
80002cc8:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002cca:	30 1b       	mov	r11,1
80002ccc:	fe 7c 24 00 	mov	r12,-56320
80002cd0:	f0 1f 00 06 	mcall	80002ce8 <sd_mmc_spi_send_command+0x3c>
  return r1;
}
80002cd4:	0f 8c       	ld.ub	r12,r7[0x0]
80002cd6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002cda:	00 00       	add	r0,r0
80002cdc:	80 00       	ld.sh	r0,r0[0x0]
80002cde:	3b 06       	mov	r6,-80
80002ce0:	80 00       	ld.sh	r0,r0[0x0]
80002ce2:	2b e4       	sub	r4,-66
80002ce4:	00 00       	add	r0,r0
80002ce6:	09 08       	ld.w	r8,r4++
80002ce8:	80 00       	ld.sh	r0,r0[0x0]
80002cea:	3b 52       	mov	r2,-75

80002cec <sd_mmc_spi_check_presence>:
//!
//! @return bit
//!   The memory is present (true)
//!   The memory does not respond (disconnected) (false)
bool sd_mmc_spi_check_presence(void)
{
80002cec:	eb cd 40 fe 	pushm	r1-r7,lr
  uint16_t retry;

  retry = 0;
  if (sd_mmc_spi_init_done == false)
80002cf0:	49 a8       	lddpc	r8,80002d58 <sd_mmc_spi_check_presence+0x6c>
80002cf2:	11 89       	ld.ub	r9,r8[0x0]
80002cf4:	30 08       	mov	r8,0
80002cf6:	f0 09 18 00 	cp.b	r9,r8
80002cfa:	c1 f1       	brne	80002d38 <sd_mmc_spi_check_presence+0x4c>
80002cfc:	30 07       	mov	r7,0
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
80002cfe:	0e 94       	mov	r4,r7
80002d00:	49 73       	lddpc	r3,80002d5c <sd_mmc_spi_check_presence+0x70>
80002d02:	30 16       	mov	r6,1
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002d04:	e0 62 00 ff 	mov	r2,255
80002d08:	fe 71 24 00 	mov	r1,-56320
      retry++;
      if (retry > 10)
80002d0c:	30 b5       	mov	r5,11
80002d0e:	c0 c8       	rjmp	80002d26 <sd_mmc_spi_check_presence+0x3a>
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002d10:	04 9b       	mov	r11,r2
80002d12:	02 9c       	mov	r12,r1
80002d14:	f0 1f 00 13 	mcall	80002d60 <sd_mmc_spi_check_presence+0x74>
      retry++;
80002d18:	2f f7       	sub	r7,-1
80002d1a:	5c 87       	casts.h	r7
      if (retry > 10)
80002d1c:	ea 07 19 00 	cp.h	r7,r5
80002d20:	c0 31       	brne	80002d26 <sd_mmc_spi_check_presence+0x3a>
80002d22:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
  retry = 0;
  if (sd_mmc_spi_init_done == false)
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
80002d26:	08 9b       	mov	r11,r4
80002d28:	08 9c       	mov	r12,r4
80002d2a:	f0 1f 00 0f 	mcall	80002d64 <sd_mmc_spi_check_presence+0x78>
80002d2e:	a6 8c       	st.b	r3[0x0],r12
80002d30:	ec 0c 18 00 	cp.b	r12,r6
80002d34:	ce e1       	brne	80002d10 <sd_mmc_spi_check_presence+0x24>
80002d36:	c0 e8       	rjmp	80002d52 <sd_mmc_spi_check_presence+0x66>
    return true;
  }
  else
  {
    // If memory already initialized, send a CRC command (CMD59) (supported only if card is initialized)
    if ((r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0)) == 0x00)
80002d38:	30 0b       	mov	r11,0
80002d3a:	33 bc       	mov	r12,59
80002d3c:	f0 1f 00 0a 	mcall	80002d64 <sd_mmc_spi_check_presence+0x78>
80002d40:	48 78       	lddpc	r8,80002d5c <sd_mmc_spi_check_presence+0x70>
80002d42:	b0 8c       	st.b	r8[0x0],r12
80002d44:	58 0c       	cp.w	r12,0
80002d46:	c0 60       	breq	80002d52 <sd_mmc_spi_check_presence+0x66>
      return true;
    sd_mmc_spi_init_done = false;
80002d48:	30 09       	mov	r9,0
80002d4a:	48 48       	lddpc	r8,80002d58 <sd_mmc_spi_check_presence+0x6c>
80002d4c:	b0 89       	st.b	r8[0x0],r9
80002d4e:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
    return false;
80002d52:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
80002d56:	00 00       	add	r0,r0
80002d58:	00 00       	add	r0,r0
80002d5a:	05 78       	ld.ub	r8,--r2
80002d5c:	00 00       	add	r0,r0
80002d5e:	09 08       	ld.w	r8,r4++
80002d60:	80 00       	ld.sh	r0,r0[0x0]
80002d62:	3c 36       	mov	r6,-61
80002d64:	80 00       	ld.sh	r0,r0[0x0]
80002d66:	2c ac       	sub	r12,-54

80002d68 <sd_mmc_spi_write_sector_from_ram>:
//! @return bit
//!   The write succeeded   -> true
//!   The write failed      -> false
//!
bool sd_mmc_spi_write_sector_from_ram(const void *ram)
{
80002d68:	eb cd 40 e0 	pushm	r5-r7,lr
80002d6c:	18 97       	mov	r7,r12
  const uint8_t *_ram = ram;
  uint16_t i;

  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002d6e:	f0 1f 00 49 	mcall	80002e90 <sd_mmc_spi_write_sector_from_ram+0x128>
80002d72:	e0 80 00 8c 	breq	80002e8a <sd_mmc_spi_write_sector_from_ram+0x122>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002d76:	30 1b       	mov	r11,1
80002d78:	fe 7c 24 00 	mov	r12,-56320
80002d7c:	f0 1f 00 46 	mcall	80002e94 <sd_mmc_spi_write_sector_from_ram+0x12c>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
80002d80:	4c 68       	lddpc	r8,80002e98 <sd_mmc_spi_write_sector_from_ram+0x130>
80002d82:	11 89       	ld.ub	r9,r8[0x0]
80002d84:	30 38       	mov	r8,3
80002d86:	f0 09 18 00 	cp.b	r9,r8
80002d8a:	c0 a1       	brne	80002d9e <sd_mmc_spi_write_sector_from_ram+0x36>
    r1 = sd_mmc_spi_command(MMC_WRITE_BLOCK, gl_ptr_mem>>9);
80002d8c:	4c 48       	lddpc	r8,80002e9c <sd_mmc_spi_write_sector_from_ram+0x134>
80002d8e:	70 0b       	ld.w	r11,r8[0x0]
80002d90:	a9 9b       	lsr	r11,0x9
80002d92:	31 8c       	mov	r12,24
80002d94:	f0 1f 00 43 	mcall	80002ea0 <sd_mmc_spi_write_sector_from_ram+0x138>
80002d98:	4c 38       	lddpc	r8,80002ea4 <sd_mmc_spi_write_sector_from_ram+0x13c>
80002d9a:	b0 8c       	st.b	r8[0x0],r12
80002d9c:	c0 88       	rjmp	80002dac <sd_mmc_spi_write_sector_from_ram+0x44>
  } else {
    r1 = sd_mmc_spi_command(MMC_WRITE_BLOCK, gl_ptr_mem);
80002d9e:	4c 08       	lddpc	r8,80002e9c <sd_mmc_spi_write_sector_from_ram+0x134>
80002da0:	70 0b       	ld.w	r11,r8[0x0]
80002da2:	31 8c       	mov	r12,24
80002da4:	f0 1f 00 3f 	mcall	80002ea0 <sd_mmc_spi_write_sector_from_ram+0x138>
80002da8:	4b f8       	lddpc	r8,80002ea4 <sd_mmc_spi_write_sector_from_ram+0x13c>
80002daa:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if(r1 != 0x00)
80002dac:	4b e8       	lddpc	r8,80002ea4 <sd_mmc_spi_write_sector_from_ram+0x13c>
80002dae:	11 89       	ld.ub	r9,r8[0x0]
80002db0:	30 08       	mov	r8,0
80002db2:	f0 09 18 00 	cp.b	r9,r8
80002db6:	c0 80       	breq	80002dc6 <sd_mmc_spi_write_sector_from_ram+0x5e>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002db8:	30 1b       	mov	r11,1
80002dba:	fe 7c 24 00 	mov	r12,-56320
80002dbe:	f0 1f 00 3b 	mcall	80002ea8 <sd_mmc_spi_write_sector_from_ram+0x140>
80002dc2:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
    return false;
  }
  // send dummy
  spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
80002dc6:	e0 6b 00 ff 	mov	r11,255
80002dca:	fe 7c 24 00 	mov	r12,-56320
80002dce:	f0 1f 00 38 	mcall	80002eac <sd_mmc_spi_write_sector_from_ram+0x144>

  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
80002dd2:	e0 6b 00 fe 	mov	r11,254
80002dd6:	fe 7c 24 00 	mov	r12,-56320
80002dda:	f0 1f 00 35 	mcall	80002eac <sd_mmc_spi_write_sector_from_ram+0x144>
//!
//! @return bit
//!   The write succeeded   -> true
//!   The write failed      -> false
//!
bool sd_mmc_spi_write_sector_from_ram(const void *ram)
80002dde:	ee c6 fe 00 	sub	r6,r7,-512
  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
  // write data
  for(i=0;i<MMC_SECTOR_SIZE;i++)
  {
    spi_write(SD_MMC_SPI,*_ram++);
80002de2:	fe 75 24 00 	mov	r5,-56320
80002de6:	0f 3b       	ld.ub	r11,r7++
80002de8:	0a 9c       	mov	r12,r5
80002dea:	f0 1f 00 31 	mcall	80002eac <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction

  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
  // write data
  for(i=0;i<MMC_SECTOR_SIZE;i++)
80002dee:	0c 37       	cp.w	r7,r6
80002df0:	cf b1       	brne	80002de6 <sd_mmc_spi_write_sector_from_ram+0x7e>
  {
    spi_write(SD_MMC_SPI,*_ram++);
  }

  spi_write(SD_MMC_SPI,0xFF);    // send CRC (field required but value ignored)
80002df2:	e0 6b 00 ff 	mov	r11,255
80002df6:	fe 7c 24 00 	mov	r12,-56320
80002dfa:	f0 1f 00 2d 	mcall	80002eac <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);
80002dfe:	e0 6b 00 ff 	mov	r11,255
80002e02:	fe 7c 24 00 	mov	r12,-56320
80002e06:	f0 1f 00 2a 	mcall	80002eac <sd_mmc_spi_write_sector_from_ram+0x144>

  // read data response token
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002e0a:	e0 6c 00 ff 	mov	r12,255
80002e0e:	f0 1f 00 29 	mcall	80002eb0 <sd_mmc_spi_write_sector_from_ram+0x148>
80002e12:	4a 58       	lddpc	r8,80002ea4 <sd_mmc_spi_write_sector_from_ram+0x13c>
80002e14:	b0 8c       	st.b	r8[0x0],r12
  if( (r1&MMC_DR_MASK) != MMC_DR_ACCEPT)
80002e16:	f9 dc c0 05 	bfextu	r12,r12,0x0,0x5
80002e1a:	58 5c       	cp.w	r12,5
80002e1c:	c1 40       	breq	80002e44 <sd_mmc_spi_write_sector_from_ram+0xdc>
  {
    spi_write(SD_MMC_SPI,0xFF);    // send dummy bytes
80002e1e:	e0 6b 00 ff 	mov	r11,255
80002e22:	fe 7c 24 00 	mov	r12,-56320
80002e26:	f0 1f 00 22 	mcall	80002eac <sd_mmc_spi_write_sector_from_ram+0x144>
    spi_write(SD_MMC_SPI,0xFF);
80002e2a:	e0 6b 00 ff 	mov	r11,255
80002e2e:	fe 7c 24 00 	mov	r12,-56320
80002e32:	f0 1f 00 1f 	mcall	80002eac <sd_mmc_spi_write_sector_from_ram+0x144>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002e36:	30 1b       	mov	r11,1
80002e38:	fe 7c 24 00 	mov	r12,-56320
80002e3c:	f0 1f 00 1b 	mcall	80002ea8 <sd_mmc_spi_write_sector_from_ram+0x140>
80002e40:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
    return false;         // return ERROR byte
  }

  spi_write(SD_MMC_SPI,0xFF);    // send dummy bytes
80002e44:	e0 6b 00 ff 	mov	r11,255
80002e48:	fe 7c 24 00 	mov	r12,-56320
80002e4c:	f0 1f 00 18 	mcall	80002eac <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);
80002e50:	e0 6b 00 ff 	mov	r11,255
80002e54:	fe 7c 24 00 	mov	r12,-56320
80002e58:	f0 1f 00 15 	mcall	80002eac <sd_mmc_spi_write_sector_from_ram+0x144>

  // release chip select
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002e5c:	30 1b       	mov	r11,1
80002e5e:	fe 7c 24 00 	mov	r12,-56320
80002e62:	f0 1f 00 12 	mcall	80002ea8 <sd_mmc_spi_write_sector_from_ram+0x140>
  gl_ptr_mem += 512;        // Update the memory pointer.
80002e66:	48 e8       	lddpc	r8,80002e9c <sd_mmc_spi_write_sector_from_ram+0x134>
80002e68:	70 09       	ld.w	r9,r8[0x0]
80002e6a:	f2 c9 fe 00 	sub	r9,r9,-512
80002e6e:	91 09       	st.w	r8[0x0],r9
80002e70:	30 07       	mov	r7,0
  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
  {
    i++;
    if (i == 10)
80002e72:	30 a6       	mov	r6,10
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
  gl_ptr_mem += 512;        // Update the memory pointer.

  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
80002e74:	c0 68       	rjmp	80002e80 <sd_mmc_spi_write_sector_from_ram+0x118>
  {
    i++;
80002e76:	2f f7       	sub	r7,-1
80002e78:	5c 87       	casts.h	r7
    if (i == 10)
80002e7a:	ec 07 19 00 	cp.h	r7,r6
80002e7e:	c0 60       	breq	80002e8a <sd_mmc_spi_write_sector_from_ram+0x122>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
  gl_ptr_mem += 512;        // Update the memory pointer.

  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
80002e80:	f0 1f 00 04 	mcall	80002e90 <sd_mmc_spi_write_sector_from_ram+0x128>
80002e84:	cf 90       	breq	80002e76 <sd_mmc_spi_write_sector_from_ram+0x10e>
80002e86:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002e8a:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80002e8e:	00 00       	add	r0,r0
80002e90:	80 00       	ld.sh	r0,r0[0x0]
80002e92:	2b 68       	sub	r8,-74
80002e94:	80 00       	ld.sh	r0,r0[0x0]
80002e96:	3b 06       	mov	r6,-80
80002e98:	00 00       	add	r0,r0
80002e9a:	08 f6       	st.b	--r4,r6
80002e9c:	00 00       	add	r0,r0
80002e9e:	05 60       	ld.uh	r0,--r2
80002ea0:	80 00       	ld.sh	r0,r0[0x0]
80002ea2:	2b e4       	sub	r4,-66
80002ea4:	00 00       	add	r0,r0
80002ea6:	09 08       	ld.w	r8,r4++
80002ea8:	80 00       	ld.sh	r0,r0[0x0]
80002eaa:	3b 52       	mov	r2,-75
80002eac:	80 00       	ld.sh	r0,r0[0x0]
80002eae:	3c 36       	mov	r6,-61
80002eb0:	80 00       	ld.sh	r0,r0[0x0]
80002eb2:	2b 34       	sub	r4,-77

80002eb4 <sd_mmc_spi_check_hc>:
//!           SD_CARD      Detected card is SD
//!           ERROR


int sd_mmc_spi_check_hc(void)
{
80002eb4:	eb cd 40 c0 	pushm	r6-r7,lr
  unsigned char hc_bit;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002eb8:	f0 1f 00 1c 	mcall	80002f28 <sd_mmc_spi_check_hc+0x74>
80002ebc:	c0 31       	brne	80002ec2 <sd_mmc_spi_check_hc+0xe>
80002ebe:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002ec2:	30 1b       	mov	r11,1
80002ec4:	fe 7c 24 00 	mov	r12,-56320
80002ec8:	f0 1f 00 19 	mcall	80002f2c <sd_mmc_spi_check_hc+0x78>
  r1 = sd_mmc_spi_command(SD_READ_OCR, 0);
80002ecc:	30 0b       	mov	r11,0
80002ece:	33 ac       	mov	r12,58
80002ed0:	f0 1f 00 18 	mcall	80002f30 <sd_mmc_spi_check_hc+0x7c>
80002ed4:	49 88       	lddpc	r8,80002f34 <sd_mmc_spi_check_hc+0x80>
80002ed6:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0) {
80002ed8:	58 0c       	cp.w	r12,0
80002eda:	c0 80       	breq	80002eea <sd_mmc_spi_check_hc+0x36>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002edc:	30 1b       	mov	r11,1
80002ede:	fe 7c 24 00 	mov	r12,-56320
80002ee2:	f0 1f 00 16 	mcall	80002f38 <sd_mmc_spi_check_hc+0x84>
80002ee6:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;
  }
  hc_bit = sd_mmc_spi_send_and_read(0xFF);
80002eea:	e0 6c 00 ff 	mov	r12,255
80002eee:	f0 1f 00 14 	mcall	80002f3c <sd_mmc_spi_check_hc+0x88>
80002ef2:	18 96       	mov	r6,r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002ef4:	e0 6c 00 ff 	mov	r12,255
80002ef8:	f0 1f 00 11 	mcall	80002f3c <sd_mmc_spi_check_hc+0x88>
80002efc:	48 e7       	lddpc	r7,80002f34 <sd_mmc_spi_check_hc+0x80>
80002efe:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002f00:	e0 6c 00 ff 	mov	r12,255
80002f04:	f0 1f 00 0e 	mcall	80002f3c <sd_mmc_spi_check_hc+0x88>
80002f08:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002f0a:	e0 6c 00 ff 	mov	r12,255
80002f0e:	f0 1f 00 0c 	mcall	80002f3c <sd_mmc_spi_check_hc+0x88>
80002f12:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002f14:	30 1b       	mov	r11,1
80002f16:	fe 7c 24 00 	mov	r12,-56320
80002f1a:	f0 1f 00 08 	mcall	80002f38 <sd_mmc_spi_check_hc+0x84>
80002f1e:	f9 d6 c0 c1 	bfextu	r12,r6,0x6,0x1
  if(hc_bit & 0x40) {
      return SDHC_CARD;
  }
  return 0;
}
80002f22:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002f26:	00 00       	add	r0,r0
80002f28:	80 00       	ld.sh	r0,r0[0x0]
80002f2a:	2b 68       	sub	r8,-74
80002f2c:	80 00       	ld.sh	r0,r0[0x0]
80002f2e:	3b 06       	mov	r6,-80
80002f30:	80 00       	ld.sh	r0,r0[0x0]
80002f32:	2b e4       	sub	r4,-66
80002f34:	00 00       	add	r0,r0
80002f36:	09 08       	ld.w	r8,r4++
80002f38:	80 00       	ld.sh	r0,r0[0x0]
80002f3a:	3b 52       	mov	r2,-75
80002f3c:	80 00       	ld.sh	r0,r0[0x0]
80002f3e:	2b 34       	sub	r4,-77

80002f40 <sd_mmc_spi_get_if>:
//!                true
//!                SD_MMC


int sd_mmc_spi_get_if(void)
{
80002f40:	eb cd 40 80 	pushm	r7,lr
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002f44:	f0 1f 00 27 	mcall	80002fe0 <sd_mmc_spi_get_if+0xa0>
80002f48:	c0 31       	brne	80002f4e <sd_mmc_spi_get_if+0xe>
80002f4a:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002f4e:	30 1b       	mov	r11,1
80002f50:	fe 7c 24 00 	mov	r12,-56320
80002f54:	f0 1f 00 24 	mcall	80002fe4 <sd_mmc_spi_get_if+0xa4>
  r1 = sd_mmc_spi_command(MMC_SEND_IF_COND, 0x000001AA);
80002f58:	e0 6b 01 aa 	mov	r11,426
80002f5c:	30 8c       	mov	r12,8
80002f5e:	f0 1f 00 23 	mcall	80002fe8 <sd_mmc_spi_get_if+0xa8>
80002f62:	4a 38       	lddpc	r8,80002fec <sd_mmc_spi_get_if+0xac>
80002f64:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if((r1 & MMC_R1_ILLEGAL_COM) != 0) {
80002f66:	e2 1c 00 04 	andl	r12,0x4,COH
80002f6a:	c0 80       	breq	80002f7a <sd_mmc_spi_get_if+0x3a>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002f6c:	30 1b       	mov	r11,1
80002f6e:	fe 7c 24 00 	mov	r12,-56320
80002f72:	f0 1f 00 20 	mcall	80002ff0 <sd_mmc_spi_get_if+0xb0>
80002f76:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
    return SD_MMC;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002f7a:	e0 6c 00 ff 	mov	r12,255
80002f7e:	f0 1f 00 1e 	mcall	80002ff4 <sd_mmc_spi_get_if+0xb4>
80002f82:	49 b7       	lddpc	r7,80002fec <sd_mmc_spi_get_if+0xac>
80002f84:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002f86:	e0 6c 00 ff 	mov	r12,255
80002f8a:	f0 1f 00 1b 	mcall	80002ff4 <sd_mmc_spi_get_if+0xb4>
80002f8e:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002f90:	e0 6c 00 ff 	mov	r12,255
80002f94:	f0 1f 00 18 	mcall	80002ff4 <sd_mmc_spi_get_if+0xb4>
80002f98:	ae 8c       	st.b	r7[0x0],r12
  if((r1 & 0x01) == 0) {
80002f9a:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002f9e:	c0 81       	brne	80002fae <sd_mmc_spi_get_if+0x6e>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002fa0:	30 1b       	mov	r11,1
80002fa2:	fe 7c 24 00 	mov	r12,-56320
80002fa6:	f0 1f 00 13 	mcall	80002ff0 <sd_mmc_spi_get_if+0xb0>
80002faa:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002fae:	e0 6c 00 ff 	mov	r12,255
80002fb2:	f0 1f 00 11 	mcall	80002ff4 <sd_mmc_spi_get_if+0xb4>
80002fb6:	48 e8       	lddpc	r8,80002fec <sd_mmc_spi_get_if+0xac>
80002fb8:	b0 8c       	st.b	r8[0x0],r12
  if(r1 != 0xaa) {
80002fba:	3a a8       	mov	r8,-86
80002fbc:	f0 0c 18 00 	cp.b	r12,r8
80002fc0:	c0 80       	breq	80002fd0 <sd_mmc_spi_get_if+0x90>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002fc2:	30 1b       	mov	r11,1
80002fc4:	fe 7c 24 00 	mov	r12,-56320
80002fc8:	f0 1f 00 0a 	mcall	80002ff0 <sd_mmc_spi_get_if+0xb0>
80002fcc:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE; /* wrong test pattern */
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002fd0:	30 1b       	mov	r11,1
80002fd2:	fe 7c 24 00 	mov	r12,-56320
80002fd6:	f0 1f 00 07 	mcall	80002ff0 <sd_mmc_spi_get_if+0xb0>
80002fda:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80002fde:	00 00       	add	r0,r0
80002fe0:	80 00       	ld.sh	r0,r0[0x0]
80002fe2:	2b 68       	sub	r8,-74
80002fe4:	80 00       	ld.sh	r0,r0[0x0]
80002fe6:	3b 06       	mov	r6,-80
80002fe8:	80 00       	ld.sh	r0,r0[0x0]
80002fea:	2b e4       	sub	r4,-66
80002fec:	00 00       	add	r0,r0
80002fee:	09 08       	ld.w	r8,r4++
80002ff0:	80 00       	ld.sh	r0,r0[0x0]
80002ff2:	3b 52       	mov	r2,-75
80002ff4:	80 00       	ld.sh	r0,r0[0x0]
80002ff6:	2b 34       	sub	r4,-77

80002ff8 <sd_mmc_spi_read_sector_to_ram>:
//! @return bit
//!   The read succeeded   -> true
//!   The read failed (bad address, etc.)  -> false
//!/
bool sd_mmc_spi_read_sector_to_ram(void *ram)
{
80002ff8:	eb cd 40 f8 	pushm	r3-r7,lr
80002ffc:	20 1d       	sub	sp,4
80002ffe:	18 93       	mov	r3,r12
  uint8_t *_ram = ram;
  uint16_t  i;
  uint16_t  read_time_out;
  unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80003000:	f0 1f 00 48 	mcall	80003120 <sd_mmc_spi_read_sector_to_ram+0x128>
80003004:	e0 80 00 8a 	breq	80003118 <sd_mmc_spi_read_sector_to_ram+0x120>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80003008:	30 1b       	mov	r11,1
8000300a:	fe 7c 24 00 	mov	r12,-56320
8000300e:	f0 1f 00 46 	mcall	80003124 <sd_mmc_spi_read_sector_to_ram+0x12c>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
80003012:	4c 68       	lddpc	r8,80003128 <sd_mmc_spi_read_sector_to_ram+0x130>
80003014:	11 89       	ld.ub	r9,r8[0x0]
80003016:	30 38       	mov	r8,3
80003018:	f0 09 18 00 	cp.b	r9,r8
8000301c:	c0 a1       	brne	80003030 <sd_mmc_spi_read_sector_to_ram+0x38>
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem>>9);
8000301e:	4c 48       	lddpc	r8,8000312c <sd_mmc_spi_read_sector_to_ram+0x134>
80003020:	70 0b       	ld.w	r11,r8[0x0]
80003022:	a9 9b       	lsr	r11,0x9
80003024:	31 1c       	mov	r12,17
80003026:	f0 1f 00 43 	mcall	80003130 <sd_mmc_spi_read_sector_to_ram+0x138>
8000302a:	4c 38       	lddpc	r8,80003134 <sd_mmc_spi_read_sector_to_ram+0x13c>
8000302c:	b0 8c       	st.b	r8[0x0],r12
8000302e:	c0 88       	rjmp	8000303e <sd_mmc_spi_read_sector_to_ram+0x46>
  } else {
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem);
80003030:	4b f8       	lddpc	r8,8000312c <sd_mmc_spi_read_sector_to_ram+0x134>
80003032:	70 0b       	ld.w	r11,r8[0x0]
80003034:	31 1c       	mov	r12,17
80003036:	f0 1f 00 3f 	mcall	80003130 <sd_mmc_spi_read_sector_to_ram+0x138>
8000303a:	4b f8       	lddpc	r8,80003134 <sd_mmc_spi_read_sector_to_ram+0x13c>
8000303c:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if (r1 != 0x00)
8000303e:	4b e8       	lddpc	r8,80003134 <sd_mmc_spi_read_sector_to_ram+0x13c>
80003040:	11 89       	ld.ub	r9,r8[0x0]
80003042:	30 08       	mov	r8,0
80003044:	f0 09 18 00 	cp.b	r9,r8
80003048:	c1 20       	breq	8000306c <sd_mmc_spi_read_sector_to_ram+0x74>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000304a:	30 1b       	mov	r11,1
8000304c:	fe 7c 24 00 	mov	r12,-56320
80003050:	f0 1f 00 3a 	mcall	80003138 <sd_mmc_spi_read_sector_to_ram+0x140>
80003054:	30 0c       	mov	r12,0
    return false;
80003056:	c6 18       	rjmp	80003118 <sd_mmc_spi_read_sector_to_ram+0x120>

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
  {
     read_time_out--;
80003058:	20 17       	sub	r7,1
8000305a:	5c 87       	casts.h	r7
     if (read_time_out == 0)   // TIME-OUT
8000305c:	c0 e1       	brne	80003078 <sd_mmc_spi_read_sector_to_ram+0x80>
     {
       spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
8000305e:	30 1b       	mov	r11,1
80003060:	fe 7c 24 00 	mov	r12,-56320
80003064:	f0 1f 00 35 	mcall	80003138 <sd_mmc_spi_read_sector_to_ram+0x140>
80003068:	30 0c       	mov	r12,0
       return false;
8000306a:	c5 78       	rjmp	80003118 <sd_mmc_spi_read_sector_to_ram+0x120>
8000306c:	e0 67 75 30 	mov	r7,30000
    return false;
  }

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80003070:	e0 65 00 ff 	mov	r5,255
80003074:	4b 04       	lddpc	r4,80003134 <sd_mmc_spi_read_sector_to_ram+0x13c>
80003076:	3f f6       	mov	r6,-1
80003078:	0a 9c       	mov	r12,r5
8000307a:	f0 1f 00 31 	mcall	8000313c <sd_mmc_spi_read_sector_to_ram+0x144>
8000307e:	a8 8c       	st.b	r4[0x0],r12
80003080:	ec 0c 18 00 	cp.b	r12,r6
80003084:	ce a0       	breq	80003058 <sd_mmc_spi_read_sector_to_ram+0x60>
       return false;
     }
  }

  // check token
  if (r1 != MMC_STARTBLOCK_READ)
80003086:	3f e8       	mov	r8,-2
80003088:	f0 0c 18 00 	cp.b	r12,r8
8000308c:	c0 e0       	breq	800030a8 <sd_mmc_spi_read_sector_to_ram+0xb0>
  {
    spi_write(SD_MMC_SPI,0xFF);
8000308e:	e0 6b 00 ff 	mov	r11,255
80003092:	fe 7c 24 00 	mov	r12,-56320
80003096:	f0 1f 00 2b 	mcall	80003140 <sd_mmc_spi_read_sector_to_ram+0x148>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000309a:	30 1b       	mov	r11,1
8000309c:	fe 7c 24 00 	mov	r12,-56320
800030a0:	f0 1f 00 26 	mcall	80003138 <sd_mmc_spi_read_sector_to_ram+0x140>
800030a4:	30 0c       	mov	r12,0
    return false;
800030a6:	c3 98       	rjmp	80003118 <sd_mmc_spi_read_sector_to_ram+0x120>
//!   The read succeeded   -> true
//!   The read failed (bad address, etc.)  -> false
//!/
bool sd_mmc_spi_read_sector_to_ram(void *ram)
{
  uint8_t *_ram = ram;
800030a8:	06 97       	mov	r7,r3
//!
//! @return bit
//!   The read succeeded   -> true
//!   The read failed (bad address, etc.)  -> false
//!/
bool sd_mmc_spi_read_sector_to_ram(void *ram)
800030aa:	e6 c5 fe 00 	sub	r5,r3,-512
  }

  // store datablock
  for(i=0;i<MMC_SECTOR_SIZE;i++)
  {
    spi_write(SD_MMC_SPI,0xFF);
800030ae:	e0 64 00 ff 	mov	r4,255
800030b2:	fe 76 24 00 	mov	r6,-56320
    spi_read(SD_MMC_SPI,&data_read);
800030b6:	fa c3 ff fe 	sub	r3,sp,-2
  }

  // store datablock
  for(i=0;i<MMC_SECTOR_SIZE;i++)
  {
    spi_write(SD_MMC_SPI,0xFF);
800030ba:	08 9b       	mov	r11,r4
800030bc:	0c 9c       	mov	r12,r6
800030be:	f0 1f 00 21 	mcall	80003140 <sd_mmc_spi_read_sector_to_ram+0x148>
    spi_read(SD_MMC_SPI,&data_read);
800030c2:	06 9b       	mov	r11,r3
800030c4:	0c 9c       	mov	r12,r6
800030c6:	f0 1f 00 20 	mcall	80003144 <sd_mmc_spi_read_sector_to_ram+0x14c>
    *_ram++=data_read;
800030ca:	9a 18       	ld.sh	r8,sp[0x2]
800030cc:	0e c8       	st.b	r7++,r8
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
    return false;
  }

  // store datablock
  for(i=0;i<MMC_SECTOR_SIZE;i++)
800030ce:	0a 37       	cp.w	r7,r5
800030d0:	cf 51       	brne	800030ba <sd_mmc_spi_read_sector_to_ram+0xc2>
  {
    spi_write(SD_MMC_SPI,0xFF);
    spi_read(SD_MMC_SPI,&data_read);
    *_ram++=data_read;
  }
  gl_ptr_mem += 512;     // Update the memory pointer.
800030d2:	49 78       	lddpc	r8,8000312c <sd_mmc_spi_read_sector_to_ram+0x134>
800030d4:	70 09       	ld.w	r9,r8[0x0]
800030d6:	f2 c9 fe 00 	sub	r9,r9,-512
800030da:	91 09       	st.w	r8[0x0],r9

  // load 16-bit CRC (ignored)
  spi_write(SD_MMC_SPI,0xFF);
800030dc:	e0 6b 00 ff 	mov	r11,255
800030e0:	fe 7c 24 00 	mov	r12,-56320
800030e4:	f0 1f 00 17 	mcall	80003140 <sd_mmc_spi_read_sector_to_ram+0x148>
  spi_write(SD_MMC_SPI,0xFF);
800030e8:	e0 6b 00 ff 	mov	r11,255
800030ec:	fe 7c 24 00 	mov	r12,-56320
800030f0:	f0 1f 00 14 	mcall	80003140 <sd_mmc_spi_read_sector_to_ram+0x148>

  // continue delivering some clock cycles
  spi_write(SD_MMC_SPI,0xFF);
800030f4:	e0 6b 00 ff 	mov	r11,255
800030f8:	fe 7c 24 00 	mov	r12,-56320
800030fc:	f0 1f 00 11 	mcall	80003140 <sd_mmc_spi_read_sector_to_ram+0x148>
  spi_write(SD_MMC_SPI,0xFF);
80003100:	e0 6b 00 ff 	mov	r11,255
80003104:	fe 7c 24 00 	mov	r12,-56320
80003108:	f0 1f 00 0e 	mcall	80003140 <sd_mmc_spi_read_sector_to_ram+0x148>

  // release chip select
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000310c:	30 1b       	mov	r11,1
8000310e:	fe 7c 24 00 	mov	r12,-56320
80003112:	f0 1f 00 0a 	mcall	80003138 <sd_mmc_spi_read_sector_to_ram+0x140>
80003116:	30 1c       	mov	r12,1

  return true;   // Read done.
}
80003118:	2f fd       	sub	sp,-4
8000311a:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
8000311e:	00 00       	add	r0,r0
80003120:	80 00       	ld.sh	r0,r0[0x0]
80003122:	2b 68       	sub	r8,-74
80003124:	80 00       	ld.sh	r0,r0[0x0]
80003126:	3b 06       	mov	r6,-80
80003128:	00 00       	add	r0,r0
8000312a:	08 f6       	st.b	--r4,r6
8000312c:	00 00       	add	r0,r0
8000312e:	05 60       	ld.uh	r0,--r2
80003130:	80 00       	ld.sh	r0,r0[0x0]
80003132:	2b e4       	sub	r4,-66
80003134:	00 00       	add	r0,r0
80003136:	09 08       	ld.w	r8,r4++
80003138:	80 00       	ld.sh	r0,r0[0x0]
8000313a:	3b 52       	mov	r2,-75
8000313c:	80 00       	ld.sh	r0,r0[0x0]
8000313e:	2b 34       	sub	r4,-77
80003140:	80 00       	ld.sh	r0,r0[0x0]
80003142:	3c 36       	mov	r6,-61
80003144:	80 00       	ld.sh	r0,r0[0x0]
80003146:	3c 52       	mov	r2,-59

80003148 <sd_mmc_spi_get_csd>:
//! @param  buffer to fill
//!
//! @return bit
//!         true / false
bool sd_mmc_spi_get_csd(uint8_t *buffer)
{
80003148:	eb cd 40 fc 	pushm	r2-r7,lr
8000314c:	20 1d       	sub	sp,4
8000314e:	18 92       	mov	r2,r12
uint8_t retry;
unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80003150:	f0 1f 00 32 	mcall	80003218 <sd_mmc_spi_get_csd+0xd0>
80003154:	c5 f0       	breq	80003212 <sd_mmc_spi_get_csd+0xca>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80003156:	30 1b       	mov	r11,1
80003158:	fe 7c 24 00 	mov	r12,-56320
8000315c:	f0 1f 00 30 	mcall	8000321c <sd_mmc_spi_get_csd+0xd4>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
80003160:	30 0b       	mov	r11,0
80003162:	30 9c       	mov	r12,9
80003164:	f0 1f 00 2f 	mcall	80003220 <sd_mmc_spi_get_csd+0xd8>
80003168:	4a f8       	lddpc	r8,80003224 <sd_mmc_spi_get_csd+0xdc>
8000316a:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0x00)
8000316c:	58 0c       	cp.w	r12,0
8000316e:	c0 81       	brne	8000317e <sd_mmc_spi_get_csd+0x36>
80003170:	30 07       	mov	r7,0
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
80003172:	e0 64 00 ff 	mov	r4,255
80003176:	10 93       	mov	r3,r8
80003178:	3f e6       	mov	r6,-2
  {
    if (retry > 8)
8000317a:	30 95       	mov	r5,9
8000317c:	c1 78       	rjmp	800031aa <sd_mmc_spi_get_csd+0x62>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
  // check for valid response
  if(r1 != 0x00)
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000317e:	30 1b       	mov	r11,1
80003180:	fe 7c 24 00 	mov	r12,-56320
80003184:	f0 1f 00 29 	mcall	80003228 <sd_mmc_spi_get_csd+0xe0>
    sd_mmc_spi_init_done = false;
80003188:	30 09       	mov	r9,0
8000318a:	4a 98       	lddpc	r8,8000322c <sd_mmc_spi_get_csd+0xe4>
8000318c:	b0 89       	st.b	r8[0x0],r9
8000318e:	30 0c       	mov	r12,0
    return false;
80003190:	c4 18       	rjmp	80003212 <sd_mmc_spi_get_csd+0xca>
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
  {
    if (retry > 8)
80003192:	ea 07 18 00 	cp.b	r7,r5
80003196:	c0 81       	brne	800031a6 <sd_mmc_spi_get_csd+0x5e>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80003198:	30 1b       	mov	r11,1
8000319a:	fe 7c 24 00 	mov	r12,-56320
8000319e:	f0 1f 00 23 	mcall	80003228 <sd_mmc_spi_get_csd+0xe0>
800031a2:	30 0c       	mov	r12,0
      return false;
800031a4:	c3 78       	rjmp	80003212 <sd_mmc_spi_get_csd+0xca>
    }
    retry++;
800031a6:	2f f7       	sub	r7,-1
800031a8:	5c 57       	castu.b	r7
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
800031aa:	08 9c       	mov	r12,r4
800031ac:	f0 1f 00 21 	mcall	80003230 <sd_mmc_spi_get_csd+0xe8>
800031b0:	a6 8c       	st.b	r3[0x0],r12
800031b2:	ec 0c 18 00 	cp.b	r12,r6
800031b6:	ce e1       	brne	80003192 <sd_mmc_spi_get_csd+0x4a>
800031b8:	30 07       	mov	r7,0
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
800031ba:	e0 65 00 ff 	mov	r5,255
800031be:	fe 76 24 00 	mov	r6,-56320
   spi_read(SD_MMC_SPI,&data_read);
800031c2:	fa c4 ff fe 	sub	r4,sp,-2
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
800031c6:	0a 9b       	mov	r11,r5
800031c8:	0c 9c       	mov	r12,r6
800031ca:	f0 1f 00 1b 	mcall	80003234 <sd_mmc_spi_get_csd+0xec>
   spi_read(SD_MMC_SPI,&data_read);
800031ce:	08 9b       	mov	r11,r4
800031d0:	0c 9c       	mov	r12,r6
800031d2:	f0 1f 00 1a 	mcall	80003238 <sd_mmc_spi_get_csd+0xf0>
    buffer[retry] = data_read;
800031d6:	9a 18       	ld.sh	r8,sp[0x2]
800031d8:	e4 07 0b 08 	st.b	r2[r7],r8
800031dc:	2f f7       	sub	r7,-1
      return false;
    }
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
800031de:	59 07       	cp.w	r7,16
800031e0:	cf 31       	brne	800031c6 <sd_mmc_spi_get_csd+0x7e>
  {
   spi_write(SD_MMC_SPI,0xFF);
   spi_read(SD_MMC_SPI,&data_read);
    buffer[retry] = data_read;
  }
   spi_write(SD_MMC_SPI,0xFF);   // load CRC (not used)
800031e2:	e0 6b 00 ff 	mov	r11,255
800031e6:	fe 7c 24 00 	mov	r12,-56320
800031ea:	f0 1f 00 13 	mcall	80003234 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);
800031ee:	e0 6b 00 ff 	mov	r11,255
800031f2:	fe 7c 24 00 	mov	r12,-56320
800031f6:	f0 1f 00 10 	mcall	80003234 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
800031fa:	e0 6b 00 ff 	mov	r11,255
800031fe:	fe 7c 24 00 	mov	r12,-56320
80003202:	f0 1f 00 0d 	mcall	80003234 <sd_mmc_spi_get_csd+0xec>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80003206:	30 1b       	mov	r11,1
80003208:	fe 7c 24 00 	mov	r12,-56320
8000320c:	f0 1f 00 07 	mcall	80003228 <sd_mmc_spi_get_csd+0xe0>
80003210:	30 1c       	mov	r12,1
  return true;
}
80003212:	2f fd       	sub	sp,-4
80003214:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80003218:	80 00       	ld.sh	r0,r0[0x0]
8000321a:	2b 68       	sub	r8,-74
8000321c:	80 00       	ld.sh	r0,r0[0x0]
8000321e:	3b 06       	mov	r6,-80
80003220:	80 00       	ld.sh	r0,r0[0x0]
80003222:	2b e4       	sub	r4,-66
80003224:	00 00       	add	r0,r0
80003226:	09 08       	ld.w	r8,r4++
80003228:	80 00       	ld.sh	r0,r0[0x0]
8000322a:	3b 52       	mov	r2,-75
8000322c:	00 00       	add	r0,r0
8000322e:	05 78       	ld.ub	r8,--r2
80003230:	80 00       	ld.sh	r0,r0[0x0]
80003232:	2b 34       	sub	r4,-77
80003234:	80 00       	ld.sh	r0,r0[0x0]
80003236:	3c 36       	mov	r6,-61
80003238:	80 00       	ld.sh	r0,r0[0x0]
8000323a:	3c 52       	mov	r2,-59

8000323c <sd_mmc_spi_internal_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_internal_init(void)
{
8000323c:	d4 31       	pushm	r0-r7,lr
  uint16_t retry;
  int i;
  int if_cond;

  // Start at low frequency
  sd_mmc_opt.baudrate = 400000;
8000323e:	fe fb 02 66 	ld.w	r11,pc[614]
80003242:	e6 68 1a 80 	mov	r8,400000
80003246:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80003248:	fe f8 02 60 	ld.w	r8,pc[608]
8000324c:	70 0a       	ld.w	r10,r8[0x0]
8000324e:	fe 7c 24 00 	mov	r12,-56320
80003252:	f0 1f 00 97 	mcall	800034ac <sd_mmc_spi_internal_init+0x270>

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80003256:	30 1b       	mov	r11,1
80003258:	fe 7c 24 00 	mov	r12,-56320
8000325c:	f0 1f 00 95 	mcall	800034b0 <sd_mmc_spi_internal_init+0x274>
80003260:	30 07       	mov	r7,0
  for(i = 0; i < 10; ++i) {
    spi_write(SD_MMC_SPI,0xFF);
80003262:	e0 66 00 ff 	mov	r6,255
80003266:	fe 75 24 00 	mov	r5,-56320
8000326a:	0c 9b       	mov	r11,r6
8000326c:	0a 9c       	mov	r12,r5
8000326e:	f0 1f 00 92 	mcall	800034b4 <sd_mmc_spi_internal_init+0x278>
  sd_mmc_opt.baudrate = 400000;
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
  for(i = 0; i < 10; ++i) {
80003272:	2f f7       	sub	r7,-1
80003274:	58 a7       	cp.w	r7,10
80003276:	cf a1       	brne	8000326a <sd_mmc_spi_internal_init+0x2e>
    spi_write(SD_MMC_SPI,0xFF);
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80003278:	30 1b       	mov	r11,1
8000327a:	fe 7c 24 00 	mov	r12,-56320
8000327e:	f0 1f 00 8f 	mcall	800034b8 <sd_mmc_spi_internal_init+0x27c>

  // RESET THE MEMORY CARD
  sd_mmc_spi_init_done = false;
80003282:	30 08       	mov	r8,0
80003284:	fe f9 02 38 	ld.w	r9,pc[568]
80003288:	b2 88       	st.b	r9[0x0],r8
  card_type = MMC_CARD;
8000328a:	fe f9 02 36 	ld.w	r9,pc[566]
8000328e:	b2 88       	st.b	r9[0x0],r8
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80003290:	30 0b       	mov	r11,0
80003292:	16 9c       	mov	r12,r11
80003294:	f0 1f 00 8c 	mcall	800034c4 <sd_mmc_spi_internal_init+0x288>
80003298:	fe f8 02 30 	ld.w	r8,pc[560]
8000329c:	b0 8c       	st.b	r8[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000329e:	e0 6b 00 ff 	mov	r11,255
800032a2:	fe 7c 24 00 	mov	r12,-56320
800032a6:	f0 1f 00 84 	mcall	800034b4 <sd_mmc_spi_internal_init+0x278>
800032aa:	30 17       	mov	r7,1
    // do retry counter
    retry++;
    if(retry > 100)
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
800032ac:	fe f6 02 1c 	ld.w	r6,pc[540]
800032b0:	30 15       	mov	r5,1
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800032b2:	30 03       	mov	r3,0
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800032b4:	e0 62 00 ff 	mov	r2,255
800032b8:	fe 71 24 00 	mov	r1,-56320
    // do retry counter
    retry++;
    if(retry > 100)
800032bc:	36 54       	mov	r4,101
800032be:	c1 08       	rjmp	800032de <sd_mmc_spi_internal_init+0xa2>
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800032c0:	06 9b       	mov	r11,r3
800032c2:	06 9c       	mov	r12,r3
800032c4:	f0 1f 00 80 	mcall	800034c4 <sd_mmc_spi_internal_init+0x288>
800032c8:	ac 8c       	st.b	r6[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800032ca:	04 9b       	mov	r11,r2
800032cc:	02 9c       	mov	r12,r1
800032ce:	f0 1f 00 7a 	mcall	800034b4 <sd_mmc_spi_internal_init+0x278>
    // do retry counter
    retry++;
800032d2:	2f f7       	sub	r7,-1
800032d4:	5c 87       	casts.h	r7
    if(retry > 100)
800032d6:	e8 07 19 00 	cp.h	r7,r4
800032da:	e0 80 00 e4 	breq	800034a2 <sd_mmc_spi_internal_init+0x266>
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
800032de:	0d 88       	ld.ub	r8,r6[0x0]
800032e0:	ea 08 18 00 	cp.b	r8,r5
800032e4:	ce e1       	brne	800032c0 <sd_mmc_spi_internal_init+0x84>

  if_cond = sd_mmc_spi_get_if();
800032e6:	f0 1f 00 7a 	mcall	800034cc <sd_mmc_spi_internal_init+0x290>
  if(if_cond == -1) {
800032ea:	5b fc       	cp.w	r12,-1
800032ec:	e0 80 00 db 	breq	800034a2 <sd_mmc_spi_internal_init+0x266>
      return false; // card is bad
  } else if (if_cond == 1) {
800032f0:	58 1c       	cp.w	r12,1
800032f2:	c0 51       	brne	800032fc <sd_mmc_spi_internal_init+0xc0>
      card_type = SD_CARD_2;
800032f4:	30 29       	mov	r9,2
800032f6:	4f 38       	lddpc	r8,800034c0 <sd_mmc_spi_internal_init+0x284>
800032f8:	b0 89       	st.b	r8[0x0],r9
800032fa:	c4 c8       	rjmp	80003392 <sd_mmc_spi_internal_init+0x156>
  } else {
    // IDENTIFICATION OF THE CARD TYPE (SD or MMC)
    // Both cards will accept CMD55 command but only the SD card will respond to ACMD41
    r1 = sd_mmc_spi_send_command(SD_APP_CMD55,0);
800032fc:	30 0b       	mov	r11,0
800032fe:	33 7c       	mov	r12,55
80003300:	f0 1f 00 71 	mcall	800034c4 <sd_mmc_spi_internal_init+0x288>
80003304:	4f 17       	lddpc	r7,800034c8 <sd_mmc_spi_internal_init+0x28c>
80003306:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80003308:	e0 6b 00 ff 	mov	r11,255
8000330c:	fe 7c 24 00 	mov	r12,-56320
80003310:	f0 1f 00 69 	mcall	800034b4 <sd_mmc_spi_internal_init+0x278>

    r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80003314:	30 0b       	mov	r11,0
80003316:	32 9c       	mov	r12,41
80003318:	f0 1f 00 6b 	mcall	800034c4 <sd_mmc_spi_internal_init+0x288>
8000331c:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
8000331e:	e0 6b 00 ff 	mov	r11,255
80003322:	fe 7c 24 00 	mov	r12,-56320
80003326:	f0 1f 00 64 	mcall	800034b4 <sd_mmc_spi_internal_init+0x278>

    if ((r1&0xFE) == 0) {   // ignore "in_idle_state" flag bit
8000332a:	0f 88       	ld.ub	r8,r7[0x0]
8000332c:	e2 18 00 fe 	andl	r8,0xfe,COH
80003330:	c0 51       	brne	8000333a <sd_mmc_spi_internal_init+0xfe>
      card_type = SD_CARD;    // card has accepted the command, this is a SD card
80003332:	30 19       	mov	r9,1
80003334:	4e 38       	lddpc	r8,800034c0 <sd_mmc_spi_internal_init+0x284>
80003336:	b0 89       	st.b	r8[0x0],r9
80003338:	c2 d8       	rjmp	80003392 <sd_mmc_spi_internal_init+0x156>
    } else {
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
8000333a:	30 09       	mov	r9,0
8000333c:	4e 18       	lddpc	r8,800034c0 <sd_mmc_spi_internal_init+0x284>
8000333e:	b0 89       	st.b	r8[0x0],r9
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80003340:	30 0b       	mov	r11,0
80003342:	16 9c       	mov	r12,r11
80003344:	f0 1f 00 60 	mcall	800034c4 <sd_mmc_spi_internal_init+0x288>
80003348:	4e 08       	lddpc	r8,800034c8 <sd_mmc_spi_internal_init+0x28c>
8000334a:	b0 8c       	st.b	r8[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000334c:	e0 6b 00 ff 	mov	r11,255
80003350:	fe 7c 24 00 	mov	r12,-56320
80003354:	f0 1f 00 58 	mcall	800034b4 <sd_mmc_spi_internal_init+0x278>
80003358:	30 17       	mov	r7,1
        // do retry counter
        retry++;
        if(retry > 100)
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
8000335a:	4d c6       	lddpc	r6,800034c8 <sd_mmc_spi_internal_init+0x28c>
8000335c:	30 15       	mov	r5,1
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
8000335e:	30 03       	mov	r3,0
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80003360:	e0 62 00 ff 	mov	r2,255
80003364:	fe 71 24 00 	mov	r1,-56320
        // do retry counter
        retry++;
        if(retry > 100)
80003368:	36 54       	mov	r4,101
8000336a:	c1 08       	rjmp	8000338a <sd_mmc_spi_internal_init+0x14e>
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
8000336c:	06 9b       	mov	r11,r3
8000336e:	06 9c       	mov	r12,r3
80003370:	f0 1f 00 55 	mcall	800034c4 <sd_mmc_spi_internal_init+0x288>
80003374:	ac 8c       	st.b	r6[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80003376:	04 9b       	mov	r11,r2
80003378:	02 9c       	mov	r12,r1
8000337a:	f0 1f 00 4f 	mcall	800034b4 <sd_mmc_spi_internal_init+0x278>
        // do retry counter
        retry++;
8000337e:	2f f7       	sub	r7,-1
80003380:	5c 87       	casts.h	r7
        if(retry > 100)
80003382:	e8 07 19 00 	cp.h	r7,r4
80003386:	e0 80 00 8e 	breq	800034a2 <sd_mmc_spi_internal_init+0x266>
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
8000338a:	0d 88       	ld.ub	r8,r6[0x0]
8000338c:	ea 08 18 00 	cp.b	r8,r5
80003390:	ce e1       	brne	8000336c <sd_mmc_spi_internal_init+0x130>
80003392:	30 07       	mov	r7,0

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
80003394:	4c b4       	lddpc	r4,800034c0 <sd_mmc_spi_internal_init+0x284>
80003396:	30 15       	mov	r5,1
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
      break;
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80003398:	0e 93       	mov	r3,r7
8000339a:	33 70       	mov	r0,55
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
8000339c:	4c b6       	lddpc	r6,800034c8 <sd_mmc_spi_internal_init+0x28c>
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000339e:	e0 62 00 ff 	mov	r2,255
800033a2:	fe 71 24 00 	mov	r1,-56320

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
800033a6:	09 88       	ld.ub	r8,r4[0x0]
800033a8:	ea 08 18 00 	cp.b	r8,r5
800033ac:	c1 10       	breq	800033ce <sd_mmc_spi_internal_init+0x192>
800033ae:	c0 63       	brcs	800033ba <sd_mmc_spi_internal_init+0x17e>
800033b0:	30 29       	mov	r9,2
800033b2:	f2 08 18 00 	cp.b	r8,r9
800033b6:	c2 81       	brne	80003406 <sd_mmc_spi_internal_init+0x1ca>
800033b8:	c1 98       	rjmp	800033ea <sd_mmc_spi_internal_init+0x1ae>
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
800033ba:	06 9b       	mov	r11,r3
800033bc:	30 1c       	mov	r12,1
800033be:	f0 1f 00 42 	mcall	800034c4 <sd_mmc_spi_internal_init+0x288>
800033c2:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800033c4:	04 9b       	mov	r11,r2
800033c6:	02 9c       	mov	r12,r1
800033c8:	f0 1f 00 3b 	mcall	800034b4 <sd_mmc_spi_internal_init+0x278>
      break;
800033cc:	c1 d8       	rjmp	80003406 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
800033ce:	06 9b       	mov	r11,r3
800033d0:	00 9c       	mov	r12,r0
800033d2:	f0 1f 00 3d 	mcall	800034c4 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
800033d6:	06 9b       	mov	r11,r3
800033d8:	32 9c       	mov	r12,41
800033da:	f0 1f 00 3b 	mcall	800034c4 <sd_mmc_spi_internal_init+0x288>
800033de:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800033e0:	04 9b       	mov	r11,r2
800033e2:	02 9c       	mov	r12,r1
800033e4:	f0 1f 00 34 	mcall	800034b4 <sd_mmc_spi_internal_init+0x278>
      break;
800033e8:	c0 f8       	rjmp	80003406 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD_2:
      // set high capacity bit mask
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
800033ea:	06 9b       	mov	r11,r3
800033ec:	00 9c       	mov	r12,r0
800033ee:	f0 1f 00 36 	mcall	800034c4 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0x40000000);
800033f2:	fc 1b 40 00 	movh	r11,0x4000
800033f6:	32 9c       	mov	r12,41
800033f8:	f0 1f 00 33 	mcall	800034c4 <sd_mmc_spi_internal_init+0x288>
800033fc:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800033fe:	04 9b       	mov	r11,r2
80003400:	02 9c       	mov	r12,r1
80003402:	f0 1f 00 2d 	mcall	800034b4 <sd_mmc_spi_internal_init+0x278>
      break;
    }
     // do retry counter
     retry++;
80003406:	2f f7       	sub	r7,-1
80003408:	5c 87       	casts.h	r7
     if(retry == 50000)    // measured approx. 500 on several cards
8000340a:	fe 78 c3 50 	mov	r8,-15536
8000340e:	f0 07 19 00 	cp.h	r7,r8
80003412:	c4 80       	breq	800034a2 <sd_mmc_spi_internal_init+0x266>
        return false;
  } while (r1);
80003414:	0d 89       	ld.ub	r9,r6[0x0]
80003416:	30 08       	mov	r8,0
80003418:	f0 09 18 00 	cp.b	r9,r8
8000341c:	cc 51       	brne	800033a6 <sd_mmc_spi_internal_init+0x16a>

  // CHECK FOR SDHC
  if(card_type == SD_CARD_2) {
8000341e:	4a 98       	lddpc	r8,800034c0 <sd_mmc_spi_internal_init+0x284>
80003420:	11 89       	ld.ub	r9,r8[0x0]
80003422:	30 28       	mov	r8,2
80003424:	f0 09 18 00 	cp.b	r9,r8
80003428:	c0 a1       	brne	8000343c <sd_mmc_spi_internal_init+0x200>
    if_cond = sd_mmc_spi_check_hc();
8000342a:	f0 1f 00 2a 	mcall	800034d0 <sd_mmc_spi_internal_init+0x294>
    if (if_cond == -1) {
8000342e:	5b fc       	cp.w	r12,-1
80003430:	c3 90       	breq	800034a2 <sd_mmc_spi_internal_init+0x266>
      return false;
    } else if (if_cond == 1){
80003432:	58 1c       	cp.w	r12,1
80003434:	c0 41       	brne	8000343c <sd_mmc_spi_internal_init+0x200>
          card_type = SD_CARD_2_SDHC;
80003436:	30 39       	mov	r9,3
80003438:	4a 28       	lddpc	r8,800034c0 <sd_mmc_spi_internal_init+0x284>
8000343a:	b0 89       	st.b	r8[0x0],r9
      }
  }

  // DISABLE CRC TO SIMPLIFY AND SPEED UP COMMUNICATIONS
  r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0);  // disable CRC (should be already initialized on SPI init)
8000343c:	30 0b       	mov	r11,0
8000343e:	33 bc       	mov	r12,59
80003440:	f0 1f 00 21 	mcall	800034c4 <sd_mmc_spi_internal_init+0x288>
80003444:	4a 17       	lddpc	r7,800034c8 <sd_mmc_spi_internal_init+0x28c>
80003446:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80003448:	e0 6b 00 ff 	mov	r11,255
8000344c:	fe 7c 24 00 	mov	r12,-56320
80003450:	f0 1f 00 19 	mcall	800034b4 <sd_mmc_spi_internal_init+0x278>

  // SET BLOCK LENGTH TO 512 BYTES
  r1 = sd_mmc_spi_send_command(MMC_SET_BLOCKLEN, 512);
80003454:	e0 6b 02 00 	mov	r11,512
80003458:	31 0c       	mov	r12,16
8000345a:	f0 1f 00 1b 	mcall	800034c4 <sd_mmc_spi_internal_init+0x288>
8000345e:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80003460:	e0 6b 00 ff 	mov	r11,255
80003464:	fe 7c 24 00 	mov	r12,-56320
80003468:	f0 1f 00 13 	mcall	800034b4 <sd_mmc_spi_internal_init+0x278>
  if (r1 != 0x00)
8000346c:	0f 89       	ld.ub	r9,r7[0x0]
8000346e:	30 08       	mov	r8,0
80003470:	f0 09 18 00 	cp.b	r9,r8
80003474:	c1 71       	brne	800034a2 <sd_mmc_spi_internal_init+0x266>
    return false;    // card unsupported if block length of 512b is not accepted

  // GET CARD SPECIFIC DATA
  if (false ==  sd_mmc_spi_get_csd(csd))
80003476:	49 8c       	lddpc	r12,800034d4 <sd_mmc_spi_internal_init+0x298>
80003478:	f0 1f 00 18 	mcall	800034d8 <sd_mmc_spi_internal_init+0x29c>
8000347c:	c1 30       	breq	800034a2 <sd_mmc_spi_internal_init+0x266>
    return false;

  // GET CARD CAPACITY and NUMBER OF SECTORS
  sd_mmc_spi_get_capacity();
8000347e:	f0 1f 00 18 	mcall	800034dc <sd_mmc_spi_internal_init+0x2a0>
#if (defined SD_MMC_READ_CID) && (SD_MMC_READ_CID == true)
  if (false ==  sd_mmc_spi_get_cid(cid))
    return false;
#endif

  sd_mmc_spi_init_done = true;
80003482:	30 19       	mov	r9,1
80003484:	48 e8       	lddpc	r8,800034bc <sd_mmc_spi_internal_init+0x280>
80003486:	b0 89       	st.b	r8[0x0],r9

  // Set SPI Speed to MAX
  sd_mmc_opt.baudrate = SD_MMC_SPI_MASTER_SPEED;
80003488:	48 7b       	lddpc	r11,800034a4 <sd_mmc_spi_internal_init+0x268>
8000348a:	e0 68 1b 00 	mov	r8,6912
8000348e:	ea 18 00 b7 	orh	r8,0xb7
80003492:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80003494:	48 58       	lddpc	r8,800034a8 <sd_mmc_spi_internal_init+0x26c>
80003496:	70 0a       	ld.w	r10,r8[0x0]
80003498:	fe 7c 24 00 	mov	r12,-56320
8000349c:	f0 1f 00 04 	mcall	800034ac <sd_mmc_spi_internal_init+0x270>
800034a0:	da 3a       	popm	r0-r7,pc,r12=1
  return true;
800034a2:	d8 3a       	popm	r0-r7,pc,r12=0
800034a4:	00 00       	add	r0,r0
800034a6:	05 64       	ld.uh	r4,--r2
800034a8:	00 00       	add	r0,r0
800034aa:	05 74       	ld.ub	r4,--r2
800034ac:	80 00       	ld.sh	r0,r0[0x0]
800034ae:	3b 78       	mov	r8,-73
800034b0:	80 00       	ld.sh	r0,r0[0x0]
800034b2:	3b 06       	mov	r6,-80
800034b4:	80 00       	ld.sh	r0,r0[0x0]
800034b6:	3c 36       	mov	r6,-61
800034b8:	80 00       	ld.sh	r0,r0[0x0]
800034ba:	3b 52       	mov	r2,-75
800034bc:	00 00       	add	r0,r0
800034be:	05 78       	ld.ub	r8,--r2
800034c0:	00 00       	add	r0,r0
800034c2:	08 f6       	st.b	--r4,r6
800034c4:	80 00       	ld.sh	r0,r0[0x0]
800034c6:	2c ac       	sub	r12,-54
800034c8:	00 00       	add	r0,r0
800034ca:	09 08       	ld.w	r8,r4++
800034cc:	80 00       	ld.sh	r0,r0[0x0]
800034ce:	2f 40       	sub	r0,-12
800034d0:	80 00       	ld.sh	r0,r0[0x0]
800034d2:	2e b4       	sub	r4,-21
800034d4:	00 00       	add	r0,r0
800034d6:	08 f8       	st.b	--r4,r8
800034d8:	80 00       	ld.sh	r0,r0[0x0]
800034da:	31 48       	mov	r8,20
800034dc:	80 00       	ld.sh	r0,r0[0x0]
800034de:	2a 14       	sub	r4,-95

800034e0 <sd_mmc_spi_mem_check>:
//!
//! @return bit
//!   The memory is ready     -> true
//!   The memory check failed -> false
bool sd_mmc_spi_mem_check(void)
{
800034e0:	d4 01       	pushm	lr
  if (sd_mmc_spi_check_presence())
800034e2:	f0 1f 00 07 	mcall	800034fc <sd_mmc_spi_mem_check+0x1c>
800034e6:	c0 a0       	breq	800034fa <sd_mmc_spi_mem_check+0x1a>
  {
    if (sd_mmc_spi_init_done == false)
800034e8:	48 68       	lddpc	r8,80003500 <sd_mmc_spi_mem_check+0x20>
800034ea:	11 89       	ld.ub	r9,r8[0x0]
800034ec:	30 08       	mov	r8,0
800034ee:	f0 09 18 00 	cp.b	r9,r8
800034f2:	c0 20       	breq	800034f6 <sd_mmc_spi_mem_check+0x16>
800034f4:	da 0a       	popm	pc,r12=1
    {
      return sd_mmc_spi_internal_init();
800034f6:	f0 1f 00 04 	mcall	80003504 <sd_mmc_spi_mem_check+0x24>
    }
    else
      return true;
  }
  return false;
}
800034fa:	d8 02       	popm	pc
800034fc:	80 00       	ld.sh	r0,r0[0x0]
800034fe:	2c ec       	sub	r12,-50
80003500:	00 00       	add	r0,r0
80003502:	05 78       	ld.ub	r8,--r2
80003504:	80 00       	ld.sh	r0,r0[0x0]
80003506:	32 3c       	mov	r12,35

80003508 <sd_mmc_spi_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_init(spi_options_t spiOptions, unsigned int pba_hz)
{
80003508:	eb cd 40 10 	pushm	r4,lr
8000350c:	fa c4 ff f8 	sub	r4,sp,-8
  // Keep SPI options internally
  sd_mmc_pba_hz = pba_hz;
80003510:	48 88       	lddpc	r8,80003530 <sd_mmc_spi_init+0x28>
80003512:	91 0c       	st.w	r8[0x0],r12
  memcpy( &sd_mmc_opt, &spiOptions, sizeof(spi_options_t) );
80003514:	48 88       	lddpc	r8,80003534 <sd_mmc_spi_init+0x2c>
80003516:	e8 ea 00 00 	ld.d	r10,r4[0]
8000351a:	f0 eb 00 00 	st.d	r8[0],r10
8000351e:	e8 ea 00 08 	ld.d	r10,r4[8]
80003522:	f0 eb 00 08 	st.d	r8[8],r10

  // Initialize the SD/MMC controller.
  return sd_mmc_spi_internal_init();
80003526:	f0 1f 00 05 	mcall	80003538 <sd_mmc_spi_init+0x30>
}
8000352a:	e3 cd 80 10 	ldm	sp++,r4,pc
8000352e:	00 00       	add	r0,r0
80003530:	00 00       	add	r0,r0
80003532:	05 74       	ld.ub	r4,--r2
80003534:	00 00       	add	r0,r0
80003536:	05 64       	ld.uh	r4,--r2
80003538:	80 00       	ld.sh	r0,r0[0x0]
8000353a:	32 3c       	mov	r12,35

8000353c <smc_init>:

static void smc_enable_muxed_pins(void);


void smc_init(unsigned long hsb_hz)
{
8000353c:	eb cd 40 fc 	pushm	r2-r7,lr
  unsigned long hsb_mhz_up = (hsb_hz + 999999) / 1000000;
80003540:	ee 78 42 3f 	mov	r8,999999
80003544:	f8 08 00 09 	add	r9,r12,r8
80003548:	e0 68 de 83 	mov	r8,56963
8000354c:	ea 18 43 1b 	orh	r8,0x431b
80003550:	f2 08 06 48 	mulu.d	r8,r9,r8
80003554:	f2 08 16 12 	lsr	r8,r9,0x12
//! Whether to use the NCS0 pin
#ifdef SMC_USE_NCS0
  #include SMC_COMPONENT_CS0

  // Setup SMC for NCS0
  SMC_CS_SETUP(0)
80003558:	f0 08 00 25 	add	r5,r8,r8<<0x2
8000355c:	a3 65       	lsl	r5,0x2
8000355e:	ea c5 fc 19 	sub	r5,r5,-999
80003562:	e0 69 4d d3 	mov	r9,19923
80003566:	ea 19 10 62 	orh	r9,0x1062
8000356a:	ea 09 06 44 	mulu.d	r4,r5,r9
8000356e:	a7 85       	lsr	r5,0x6
80003570:	f0 0a 15 04 	lsl	r10,r8,0x4
80003574:	f4 08 01 07 	sub	r7,r10,r8
80003578:	a1 77       	lsl	r7,0x1
8000357a:	ee c7 fc 19 	sub	r7,r7,-999
8000357e:	ee 09 06 46 	mulu.d	r6,r7,r9
80003582:	0e 94       	mov	r4,r7
80003584:	a7 84       	lsr	r4,0x6
80003586:	f4 08 01 07 	sub	r7,r10,r8
8000358a:	a3 67       	lsl	r7,0x2
8000358c:	ee c7 fc 19 	sub	r7,r7,-999
80003590:	ee 09 06 46 	mulu.d	r6,r7,r9
80003594:	a7 87       	lsr	r7,0x6
80003596:	f0 03 10 5a 	mul	r3,r8,90
8000359a:	e6 c3 fc 19 	sub	r3,r3,-999
8000359e:	e6 09 06 42 	mulu.d	r2,r3,r9
800035a2:	e6 0c 16 06 	lsr	r12,r3,0x6
800035a6:	e0 63 00 d2 	mov	r3,210
800035aa:	f0 03 02 43 	mul	r3,r8,r3
800035ae:	e6 c3 fc 19 	sub	r3,r3,-999
800035b2:	e6 09 06 42 	mulu.d	r2,r3,r9
800035b6:	e6 06 16 06 	lsr	r6,r3,0x6
800035ba:	f4 08 01 0b 	sub	r11,r10,r8
800035be:	a5 6b       	lsl	r11,0x4
800035c0:	f6 cb fc 19 	sub	r11,r11,-999
800035c4:	f6 09 06 4a 	mulu.d	r10,r11,r9
800035c8:	f6 0e 16 06 	lsr	lr,r11,0x6
800035cc:	f0 03 10 64 	mul	r3,r8,100
800035d0:	e6 c3 fc 19 	sub	r3,r3,-999
800035d4:	e6 09 06 42 	mulu.d	r2,r3,r9
800035d8:	a7 83       	lsr	r3,0x6
800035da:	e0 6a 01 0e 	mov	r10,270
800035de:	b5 38       	mul	r8,r10
800035e0:	f0 c8 fc 19 	sub	r8,r8,-999
800035e4:	f0 09 06 48 	mulu.d	r8,r8,r9
800035e8:	a7 89       	lsr	r9,0x6
800035ea:	ec 04 00 0a 	add	r10,r6,r4
800035ee:	1c 3a       	cp.w	r10,lr
800035f0:	f4 0e 17 20 	movhs	lr,r10
800035f4:	ee 05 00 0b 	add	r11,r7,r5
800035f8:	18 3b       	cp.w	r11,r12
800035fa:	f6 0c 17 20 	movhs	r12,r11
800035fe:	06 3b       	cp.w	r11,r3
80003600:	e6 0b 17 30 	movlo	r11,r3
80003604:	12 3a       	cp.w	r10,r9
80003606:	f4 09 17 20 	movhs	r9,r10
8000360a:	eb e4 11 05 	or	r5,r5,r4<<0x10
8000360e:	fe 6a 1c 00 	mov	r10,-123904
80003612:	95 05       	st.w	r10[0x0],r5
80003614:	ef e6 11 07 	or	r7,r7,r6<<0x10
80003618:	ef ec 10 87 	or	r7,r7,r12<<0x8
8000361c:	ef ee 11 87 	or	r7,r7,lr<<0x18
80003620:	95 17       	st.w	r10[0x4],r7
80003622:	1c 39       	cp.w	r9,lr
80003624:	f2 0e 17 20 	movhs	lr,r9
80003628:	18 3b       	cp.w	r11,r12
8000362a:	f8 0b 17 30 	movlo	r11,r12
8000362e:	f7 ee 11 0b 	or	r11,r11,lr<<0x10
80003632:	95 2b       	st.w	r10[0x8],r11
80003634:	e0 68 10 03 	mov	r8,4099
80003638:	95 38       	st.w	r10[0xc],r8
8000363a:	30 19       	mov	r9,1
8000363c:	48 48       	lddpc	r8,8000364c <smc_init+0x110>
8000363e:	b0 89       	st.b	r8[0x0],r9
        {ATPASTE2(EBI_NCS_5,_PIN),ATPASTE2(EBI_NCS_5,_FUNCTION)},
    #endif
#endif
 };

  gpio_enable_module(SMC_EBI_GPIO_MAP, sizeof(SMC_EBI_GPIO_MAP) / sizeof(SMC_EBI_GPIO_MAP[0]));
80003640:	31 4b       	mov	r11,20
80003642:	48 4c       	lddpc	r12,80003650 <smc_init+0x114>
80003644:	f0 1f 00 04 	mcall	80003654 <smc_init+0x118>
  #undef NCS_CONTROLLED_WRITE
  #undef NWAIT_MODE
#endif
  // Put the multiplexed MCU pins used for the SM under control of the SMC.
  smc_enable_muxed_pins();
}
80003648:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
8000364c:	00 00       	add	r0,r0
8000364e:	05 7c       	ld.ub	r12,--r2
80003650:	80 00       	ld.sh	r0,r0[0x0]
80003652:	b7 18       	ld.d	r8,--r11
80003654:	80 00       	ld.sh	r0,r0[0x0]
80003656:	36 ac       	mov	r12,106

80003658 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003658:	f8 08 16 05 	lsr	r8,r12,0x5
8000365c:	a9 68       	lsl	r8,0x8
8000365e:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
80003662:	58 1b       	cp.w	r11,1
80003664:	c0 d0       	breq	8000367e <gpio_enable_module_pin+0x26>
80003666:	c0 63       	brcs	80003672 <gpio_enable_module_pin+0x1a>
80003668:	58 2b       	cp.w	r11,2
8000366a:	c1 00       	breq	8000368a <gpio_enable_module_pin+0x32>
8000366c:	58 3b       	cp.w	r11,3
8000366e:	c1 40       	breq	80003696 <gpio_enable_module_pin+0x3e>
80003670:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80003672:	30 19       	mov	r9,1
80003674:	f2 0c 09 49 	lsl	r9,r9,r12
80003678:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000367a:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
8000367c:	c1 28       	rjmp	800036a0 <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000367e:	30 19       	mov	r9,1
80003680:	f2 0c 09 49 	lsl	r9,r9,r12
80003684:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80003686:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80003688:	c0 c8       	rjmp	800036a0 <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000368a:	30 19       	mov	r9,1
8000368c:	f2 0c 09 49 	lsl	r9,r9,r12
80003690:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80003692:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80003694:	c0 68       	rjmp	800036a0 <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80003696:	30 19       	mov	r9,1
80003698:	f2 0c 09 49 	lsl	r9,r9,r12
8000369c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000369e:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
800036a0:	30 19       	mov	r9,1
800036a2:	f2 0c 09 4c 	lsl	r12,r9,r12
800036a6:	91 2c       	st.w	r8[0x8],r12
800036a8:	5e fd       	retal	0
800036aa:	d7 03       	nop

800036ac <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
800036ac:	d4 21       	pushm	r4-r7,lr
800036ae:	18 97       	mov	r7,r12
800036b0:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800036b2:	58 0b       	cp.w	r11,0
800036b4:	c0 31       	brne	800036ba <gpio_enable_module+0xe>
800036b6:	30 05       	mov	r5,0
800036b8:	c0 d8       	rjmp	800036d2 <gpio_enable_module+0x26>
800036ba:	30 06       	mov	r6,0
800036bc:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800036be:	6e 1b       	ld.w	r11,r7[0x4]
800036c0:	6e 0c       	ld.w	r12,r7[0x0]
800036c2:	f0 1f 00 06 	mcall	800036d8 <gpio_enable_module+0x2c>
800036c6:	18 45       	or	r5,r12
		gpiomap++;
800036c8:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800036ca:	2f f6       	sub	r6,-1
800036cc:	0c 34       	cp.w	r4,r6
800036ce:	fe 9b ff f8 	brhi	800036be <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800036d2:	0a 9c       	mov	r12,r5
800036d4:	d8 22       	popm	r4-r7,pc
800036d6:	00 00       	add	r0,r0
800036d8:	80 00       	ld.sh	r0,r0[0x0]
800036da:	36 58       	mov	r8,101

800036dc <gpio_enable_gpio_pin>:
 *            AVR32_PWM_3_PIN for PWM channel 3 can also be used to release
 *            module pins for GPIO.
 */
void gpio_enable_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800036dc:	f8 08 16 05 	lsr	r8,r12,0x5
800036e0:	a9 68       	lsl	r8,0x8
800036e2:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->oderc = 1 << (pin & 0x1F);
800036e6:	30 19       	mov	r9,1
800036e8:	f2 0c 09 4c 	lsl	r12,r9,r12
800036ec:	f1 4c 00 48 	st.w	r8[72],r12
	gpio_port->gpers = 1 << (pin & 0x1F);
800036f0:	91 1c       	st.w	r8[0x4],r12
}
800036f2:	5e fc       	retal	r12

800036f4 <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800036f4:	f8 08 16 05 	lsr	r8,r12,0x5
800036f8:	a9 68       	lsl	r8,0x8
800036fa:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
800036fe:	71 88       	ld.w	r8,r8[0x60]
80003700:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80003704:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80003708:	5e fc       	retal	r12

8000370a <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000370a:	f8 08 16 05 	lsr	r8,r12,0x5
8000370e:	a9 68       	lsl	r8,0x8
80003710:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80003714:	30 19       	mov	r9,1
80003716:	f2 0c 09 4c 	lsl	r12,r9,r12
8000371a:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
8000371e:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80003722:	91 1c       	st.w	r8[0x4],r12
}
80003724:	5e fc       	retal	r12

80003726 <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003726:	f8 08 16 05 	lsr	r8,r12,0x5
8000372a:	a9 68       	lsl	r8,0x8
8000372c:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80003730:	30 19       	mov	r9,1
80003732:	f2 0c 09 4c 	lsl	r12,r9,r12
80003736:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
8000373a:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000373e:	91 1c       	st.w	r8[0x4],r12
}
80003740:	5e fc       	retal	r12

80003742 <gpio_tgl_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_tgl_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003742:	f8 08 16 05 	lsr	r8,r12,0x5
80003746:	a9 68       	lsl	r8,0x8
80003748:	e0 28 f0 00 	sub	r8,61440
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
8000374c:	30 19       	mov	r9,1
8000374e:	f2 0c 09 4c 	lsl	r12,r9,r12
80003752:	f1 4c 00 5c 	st.w	r8[92],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80003756:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000375a:	91 1c       	st.w	r8[0x4],r12
}
8000375c:	5e fc       	retal	r12

8000375e <gpio_enable_pin_interrupt>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000375e:	f8 08 16 05 	lsr	r8,r12,0x5
80003762:	a9 68       	lsl	r8,0x8
80003764:	e0 28 f0 00 	sub	r8,61440

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
80003768:	30 19       	mov	r9,1
8000376a:	f2 0c 09 4c 	lsl	r12,r9,r12
8000376e:	f1 4c 00 c4 	st.w	r8[196],r12
static uint32_t gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];

	/* Configure the edge detector. */
	switch (mode) {
80003772:	12 3b       	cp.w	r11,r9
80003774:	c0 a0       	breq	80003788 <gpio_enable_pin_interrupt+0x2a>
80003776:	c0 43       	brcs	8000377e <gpio_enable_pin_interrupt+0x20>
80003778:	58 2b       	cp.w	r11,2
8000377a:	c1 11       	brne	8000379c <gpio_enable_pin_interrupt+0x3e>
8000377c:	c0 b8       	rjmp	80003792 <gpio_enable_pin_interrupt+0x34>
	case GPIO_PIN_CHANGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
8000377e:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
80003782:	f1 4c 00 b8 	st.w	r8[184],r12
80003786:	c0 c8       	rjmp	8000379e <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_RISING_EDGE:
		gpio_port->imr0s = 1 << (pin & 0x1F);
80003788:	f1 4c 00 a4 	st.w	r8[164],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
8000378c:	f1 4c 00 b8 	st.w	r8[184],r12
80003790:	c0 78       	rjmp	8000379e <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_FALLING_EDGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
80003792:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1s = 1 << (pin & 0x1F);
80003796:	f1 4c 00 b4 	st.w	r8[180],r12
8000379a:	c0 28       	rjmp	8000379e <gpio_enable_pin_interrupt+0x40>
8000379c:	5e ff       	retal	1
	if (GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode)) {
		return(GPIO_INVALID_ARGUMENT);
	}

	/* Enable interrupt. */
	gpio_port->iers = 1 << (pin & 0x1F);
8000379e:	f1 4c 00 94 	st.w	r8[148],r12
800037a2:	5e fd       	retal	0

800037a4 <gpio_disable_pin_interrupt>:
 *
 * \param pin The pin number.
 */
void gpio_disable_pin_interrupt(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800037a4:	f8 08 16 05 	lsr	r8,r12,0x5
800037a8:	a9 68       	lsl	r8,0x8
800037aa:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->ierc = 1 << (pin & 0x1F);
800037ae:	30 19       	mov	r9,1
800037b0:	f2 0c 09 4c 	lsl	r12,r9,r12
800037b4:	f1 4c 00 98 	st.w	r8[152],r12
}
800037b8:	5e fc       	retal	r12

800037ba <gpio_get_pin_interrupt_flag>:
 *
 * \return The pin interrupt flag.
 */
bool gpio_get_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800037ba:	f8 08 16 05 	lsr	r8,r12,0x5
800037be:	a9 68       	lsl	r8,0x8
800037c0:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->ifr >> (pin & 0x1F)) & 1;
800037c4:	f0 f8 00 d0 	ld.w	r8,r8[208]
800037c8:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
800037cc:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
800037d0:	5e fc       	retal	r12

800037d2 <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800037d2:	f8 08 16 05 	lsr	r8,r12,0x5
800037d6:	a9 68       	lsl	r8,0x8
800037d8:	e0 28 f0 00 	sub	r8,61440
	gpio_port->ifrc = 1 << (pin & 0x1F);

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
800037dc:	30 19       	mov	r9,1
800037de:	f2 0c 09 4c 	lsl	r12,r9,r12
800037e2:	f1 4c 00 d8 	st.w	r8[216],r12
#endif
}
800037e6:	5e fc       	retal	r12

800037e8 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
800037e8:	c0 08       	rjmp	800037e8 <_unhandled_interrupt>
800037ea:	d7 03       	nop

800037ec <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
800037ec:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
800037f0:	49 99       	lddpc	r9,80003854 <INTC_register_interrupt+0x68>
800037f2:	f2 08 00 39 	add	r9,r9,r8<<0x3
800037f6:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
800037fa:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
800037fc:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80003800:	58 0a       	cp.w	r10,0
80003802:	c0 91       	brne	80003814 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003804:	49 59       	lddpc	r9,80003858 <INTC_register_interrupt+0x6c>
80003806:	49 6a       	lddpc	r10,8000385c <INTC_register_interrupt+0x70>
80003808:	12 1a       	sub	r10,r9
8000380a:	fe 79 08 00 	mov	r9,-63488
8000380e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003812:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80003814:	58 1a       	cp.w	r10,1
80003816:	c0 a1       	brne	8000382a <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80003818:	49 09       	lddpc	r9,80003858 <INTC_register_interrupt+0x6c>
8000381a:	49 2a       	lddpc	r10,80003860 <INTC_register_interrupt+0x74>
8000381c:	12 1a       	sub	r10,r9
8000381e:	bf aa       	sbr	r10,0x1e
80003820:	fe 79 08 00 	mov	r9,-63488
80003824:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003828:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
8000382a:	58 2a       	cp.w	r10,2
8000382c:	c0 a1       	brne	80003840 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
8000382e:	48 b9       	lddpc	r9,80003858 <INTC_register_interrupt+0x6c>
80003830:	48 da       	lddpc	r10,80003864 <INTC_register_interrupt+0x78>
80003832:	12 1a       	sub	r10,r9
80003834:	bf ba       	sbr	r10,0x1f
80003836:	fe 79 08 00 	mov	r9,-63488
8000383a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000383e:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80003840:	48 69       	lddpc	r9,80003858 <INTC_register_interrupt+0x6c>
80003842:	48 aa       	lddpc	r10,80003868 <INTC_register_interrupt+0x7c>
80003844:	12 1a       	sub	r10,r9
80003846:	ea 1a c0 00 	orh	r10,0xc000
8000384a:	fe 79 08 00 	mov	r9,-63488
8000384e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003852:	5e fc       	retal	r12
80003854:	80 00       	ld.sh	r0,r0[0x0]
80003856:	b7 b8       	sbr	r8,0x17
80003858:	80 00       	ld.sh	r0,r0[0x0]
8000385a:	ac 00       	st.h	r6[0x0],r0
8000385c:	80 00       	ld.sh	r0,r0[0x0]
8000385e:	ad 04       	ld.d	r4,r6
80003860:	80 00       	ld.sh	r0,r0[0x0]
80003862:	ad 12       	ld.d	r2,--r6
80003864:	80 00       	ld.sh	r0,r0[0x0]
80003866:	ad 20       	st.d	r6++,r0
80003868:	80 00       	ld.sh	r0,r0[0x0]
8000386a:	ad 2e       	st.d	r6++,lr

8000386c <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
8000386c:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000386e:	49 18       	lddpc	r8,800038b0 <INTC_init_interrupts+0x44>
80003870:	e3 b8 00 01 	mtsr	0x4,r8
80003874:	49 0e       	lddpc	lr,800038b4 <INTC_init_interrupts+0x48>
80003876:	30 07       	mov	r7,0
80003878:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000387a:	49 0c       	lddpc	r12,800038b8 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000387c:	49 05       	lddpc	r5,800038bc <INTC_init_interrupts+0x50>
8000387e:	10 15       	sub	r5,r8
80003880:	fe 76 08 00 	mov	r6,-63488
80003884:	c1 08       	rjmp	800038a4 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80003886:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80003888:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000388a:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000388c:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80003890:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80003892:	10 3a       	cp.w	r10,r8
80003894:	fe 9b ff fc 	brhi	8000388c <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003898:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
8000389c:	2f f7       	sub	r7,-1
8000389e:	2f 8e       	sub	lr,-8
800038a0:	59 47       	cp.w	r7,20
800038a2:	c0 50       	breq	800038ac <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800038a4:	7c 08       	ld.w	r8,lr[0x0]
800038a6:	58 08       	cp.w	r8,0
800038a8:	ce f1       	brne	80003886 <INTC_init_interrupts+0x1a>
800038aa:	cf 7b       	rjmp	80003898 <INTC_init_interrupts+0x2c>
800038ac:	d8 22       	popm	r4-r7,pc
800038ae:	00 00       	add	r0,r0
800038b0:	80 00       	ld.sh	r0,r0[0x0]
800038b2:	ac 00       	st.h	r6[0x0],r0
800038b4:	80 00       	ld.sh	r0,r0[0x0]
800038b6:	b7 b8       	sbr	r8,0x17
800038b8:	80 00       	ld.sh	r0,r0[0x0]
800038ba:	37 e8       	mov	r8,126
800038bc:	80 00       	ld.sh	r0,r0[0x0]
800038be:	ad 04       	ld.d	r4,r6

800038c0 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
800038c0:	fe 78 08 00 	mov	r8,-63488
800038c4:	e0 69 00 83 	mov	r9,131
800038c8:	f2 0c 01 0c 	sub	r12,r9,r12
800038cc:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
800038d0:	f2 ca ff c0 	sub	r10,r9,-64
800038d4:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800038d8:	58 08       	cp.w	r8,0
800038da:	c0 21       	brne	800038de <_get_interrupt_handler+0x1e>
800038dc:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
800038de:	f0 08 12 00 	clz	r8,r8
800038e2:	48 5a       	lddpc	r10,800038f4 <_get_interrupt_handler+0x34>
800038e4:	f4 09 00 39 	add	r9,r10,r9<<0x3
800038e8:	f0 08 11 1f 	rsub	r8,r8,31
800038ec:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800038ee:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
800038f2:	5e fc       	retal	r12
800038f4:	80 00       	ld.sh	r0,r0[0x0]
800038f6:	b7 b8       	sbr	r8,0x17

800038f8 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
800038f8:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
800038fa:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
800038fe:	99 a8       	st.w	r12[0x28],r8
}
80003900:	5e fc       	retal	r12
80003902:	d7 03       	nop

80003904 <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
80003904:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
80003906:	ec 5b bb 9f 	cp.w	r11,899999
8000390a:	e0 8b 00 04 	brhi	80003912 <pm_enable_osc0_crystal+0xe>
8000390e:	30 4b       	mov	r11,4
80003910:	c1 38       	rjmp	80003936 <pm_enable_osc0_crystal+0x32>
80003912:	e0 68 c6 bf 	mov	r8,50879
80003916:	ea 18 00 2d 	orh	r8,0x2d
8000391a:	10 3b       	cp.w	r11,r8
8000391c:	e0 8b 00 04 	brhi	80003924 <pm_enable_osc0_crystal+0x20>
80003920:	30 5b       	mov	r11,5
80003922:	c0 a8       	rjmp	80003936 <pm_enable_osc0_crystal+0x32>
80003924:	e0 68 12 00 	mov	r8,4608
80003928:	ea 18 00 7a 	orh	r8,0x7a
8000392c:	10 3b       	cp.w	r11,r8
8000392e:	f9 bb 03 06 	movlo	r11,6
80003932:	f9 bb 02 07 	movhs	r11,7
80003936:	f0 1f 00 02 	mcall	8000393c <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
8000393a:	d8 02       	popm	pc
8000393c:	80 00       	ld.sh	r0,r0[0x0]
8000393e:	38 f8       	mov	r8,-113

80003940 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80003940:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
80003942:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80003946:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
80003948:	78 08       	ld.w	r8,r12[0x0]
8000394a:	a3 a8       	sbr	r8,0x2
8000394c:	99 08       	st.w	r12[0x0],r8
}
8000394e:	5e fc       	retal	r12

80003950 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
80003950:	79 58       	ld.w	r8,r12[0x54]
80003952:	e2 18 00 80 	andl	r8,0x80,COH
80003956:	cf d0       	breq	80003950 <pm_wait_for_clk0_ready>
}
80003958:	5e fc       	retal	r12
8000395a:	d7 03       	nop

8000395c <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
8000395c:	eb cd 40 80 	pushm	r7,lr
80003960:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
80003962:	f0 1f 00 04 	mcall	80003970 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
80003966:	0e 9c       	mov	r12,r7
80003968:	f0 1f 00 03 	mcall	80003974 <pm_enable_clk0+0x18>
}
8000396c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003970:	80 00       	ld.sh	r0,r0[0x0]
80003972:	39 40       	mov	r0,-108
80003974:	80 00       	ld.sh	r0,r0[0x0]
80003976:	39 50       	mov	r0,-107

80003978 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80003978:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
8000397a:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
8000397e:	99 08       	st.w	r12[0x0],r8
}
80003980:	5e fc       	retal	r12
80003982:	d7 03       	nop

80003984 <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80003984:	eb cd 40 c0 	pushm	r6-r7,lr
80003988:	18 97       	mov	r7,r12
8000398a:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
8000398c:	f0 1f 00 06 	mcall	800039a4 <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80003990:	0c 9b       	mov	r11,r6
80003992:	0e 9c       	mov	r12,r7
80003994:	f0 1f 00 05 	mcall	800039a8 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80003998:	30 1b       	mov	r11,1
8000399a:	0e 9c       	mov	r12,r7
8000399c:	f0 1f 00 04 	mcall	800039ac <pm_switch_to_osc0+0x28>
}
800039a0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800039a4:	80 00       	ld.sh	r0,r0[0x0]
800039a6:	39 04       	mov	r4,-112
800039a8:	80 00       	ld.sh	r0,r0[0x0]
800039aa:	39 5c       	mov	r12,-107
800039ac:	80 00       	ld.sh	r0,r0[0x0]
800039ae:	39 78       	mov	r8,-105

800039b0 <pcl_switch_to_osc>:
        return PASS;
}
#endif // UC3D device-specific implementation

long int pcl_switch_to_osc(pcl_osc_t osc, unsigned int fcrystal, unsigned int startup)
{
800039b0:	d4 01       	pushm	lr
#ifndef AVR32_PM_VERSION_RESETVALUE
// Implementation for UC3A, UC3A3, UC3B parts.
  if(PCL_OSC0 == osc)
800039b2:	58 0c       	cp.w	r12,0
800039b4:	c0 40       	breq	800039bc <pcl_switch_to_osc+0xc>
800039b6:	fe 7c d8 f0 	mov	r12,-10000
800039ba:	d8 02       	popm	pc
  {
    // Configure OSC0 in crystal mode, external crystal with a FOSC0 Hz frequency,
    // enable the OSC0, set the main clock source as being OSC0.
    pm_switch_to_osc0(&AVR32_PM, fcrystal, startup);
800039bc:	fe 7c 0c 00 	mov	r12,-62464
800039c0:	f0 1f 00 02 	mcall	800039c8 <pcl_switch_to_osc+0x18>
800039c4:	d8 0a       	popm	pc,r12=0
800039c6:	00 00       	add	r0,r0
800039c8:	80 00       	ld.sh	r0,r0[0x0]
800039ca:	39 84       	mov	r4,-104

800039cc <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
800039cc:	58 0b       	cp.w	r11,0
800039ce:	c1 90       	breq	80003a00 <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
800039d0:	58 6c       	cp.w	r12,6
800039d2:	e0 8b 00 17 	brhi	80003a00 <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
800039d6:	76 0a       	ld.w	r10,r11[0x0]
800039d8:	fe 78 30 00 	mov	r8,-53248
800039dc:	f8 c9 ff f0 	sub	r9,r12,-16
800039e0:	a5 79       	lsl	r9,0x5
800039e2:	f0 09 00 09 	add	r9,r8,r9
800039e6:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
800039e8:	76 19       	ld.w	r9,r11[0x4]
800039ea:	a5 7c       	lsl	r12,0x5
800039ec:	f0 0c 00 0c 	add	r12,r8,r12
800039f0:	f8 c8 fd fc 	sub	r8,r12,-516
800039f4:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
800039f6:	76 28       	ld.w	r8,r11[0x8]
800039f8:	f8 cc fd f8 	sub	r12,r12,-520
800039fc:	99 08       	st.w	r12[0x0],r8
800039fe:	5e fd       	retal	0

  return PWM_SUCCESS;
80003a00:	5e ff       	retal	1

80003a02 <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
80003a02:	18 98       	mov	r8,r12
80003a04:	e0 18 ff 80 	andl	r8,0xff80
80003a08:	c0 20       	breq	80003a0c <pwm_start_channels+0xa>
80003a0a:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
80003a0c:	fe 78 30 00 	mov	r8,-53248
80003a10:	91 1c       	st.w	r8[0x4],r12
80003a12:	5e fd       	retal	0

80003a14 <pwm_async_update_channel>:

int pwm_async_update_channel(unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (channel_id > AVR32_PWM_LINES_MSB)
80003a14:	58 6c       	cp.w	r12,6
80003a16:	e0 88 00 03 	brls	80003a1c <pwm_async_update_channel+0x8>
80003a1a:	5e ff       	retal	1
     return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode register: update of the period or duty cycle.
80003a1c:	76 0a       	ld.w	r10,r11[0x0]
80003a1e:	fe 78 30 00 	mov	r8,-53248
80003a22:	f8 c9 ff f0 	sub	r9,r12,-16
80003a26:	a5 79       	lsl	r9,0x5
80003a28:	f0 09 00 09 	add	r9,r8,r9
80003a2c:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cupd= pwm_channel->cupd; // Channel update CPRDx or CDTYx according to CPD value in CMRx.
80003a2e:	76 49       	ld.w	r9,r11[0x10]
80003a30:	a5 7c       	lsl	r12,0x5
80003a32:	18 08       	add	r8,r12
80003a34:	f0 c8 fd f0 	sub	r8,r8,-528
80003a38:	91 09       	st.w	r8[0x0],r9
80003a3a:	5e fd       	retal	0

80003a3c <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80003a3c:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
80003a40:	58 0c       	cp.w	r12,0
80003a42:	c0 21       	brne	80003a46 <pwm_init+0xa>
80003a44:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
80003a46:	e6 18 00 01 	andh	r8,0x1,COH
80003a4a:	c0 91       	brne	80003a5c <pwm_init+0x20>
80003a4c:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80003a4e:	fe 78 30 00 	mov	r8,-53248
80003a52:	37 f9       	mov	r9,127
80003a54:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80003a56:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
80003a58:	d5 03       	csrf	0x10
80003a5a:	c0 68       	rjmp	80003a66 <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80003a5c:	fe 78 30 00 	mov	r8,-53248
80003a60:	37 f9       	mov	r9,127
80003a62:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80003a64:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
80003a66:	78 08       	ld.w	r8,r12[0x0]
80003a68:	78 39       	ld.w	r9,r12[0xc]
80003a6a:	a9 69       	lsl	r9,0x8
80003a6c:	f3 e8 11 09 	or	r9,r9,r8<<0x10
80003a70:	78 18       	ld.w	r8,r12[0x4]
80003a72:	10 49       	or	r9,r8
80003a74:	78 28       	ld.w	r8,r12[0x8]
80003a76:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
80003a7a:	fe 78 30 00 	mov	r8,-53248
80003a7e:	91 09       	st.w	r8[0x0],r9
80003a80:	5e fd       	retal	0

80003a82 <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80003a82:	f8 c8 00 01 	sub	r8,r12,1
80003a86:	f0 0b 00 0b 	add	r11,r8,r11
80003a8a:	f6 0c 0d 0a 	divu	r10,r11,r12
80003a8e:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80003a90:	f4 c8 00 01 	sub	r8,r10,1
80003a94:	e0 48 00 fe 	cp.w	r8,254
80003a98:	e0 88 00 03 	brls	80003a9e <getBaudDiv+0x1c>
80003a9c:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80003a9e:	5c 8c       	casts.h	r12
}
80003aa0:	5e fc       	retal	r12

80003aa2 <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
80003aa2:	f7 39 00 0d 	ld.ub	r9,r11[13]
80003aa6:	30 18       	mov	r8,1
80003aa8:	f0 09 18 00 	cp.b	r9,r8
80003aac:	e0 88 00 04 	brls	80003ab4 <spi_initMaster+0x12>
80003ab0:	30 2c       	mov	r12,2
80003ab2:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80003ab4:	e0 68 00 80 	mov	r8,128
80003ab8:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
80003aba:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
80003abc:	30 19       	mov	r9,1
80003abe:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
80003ac2:	f7 39 00 0d 	ld.ub	r9,r11[13]
80003ac6:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
80003aca:	30 09       	mov	r9,0
80003acc:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
80003ad0:	30 fa       	mov	r10,15
80003ad2:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
80003ad6:	99 18       	st.w	r12[0x4],r8
80003ad8:	5e f9       	retal	r9

80003ada <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80003ada:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
80003adc:	30 18       	mov	r8,1
80003ade:	f0 0b 18 00 	cp.b	r11,r8
80003ae2:	5f be       	srhi	lr
80003ae4:	f0 0a 18 00 	cp.b	r10,r8
80003ae8:	5f b8       	srhi	r8
80003aea:	fd e8 10 08 	or	r8,lr,r8
80003aee:	c0 30       	breq	80003af4 <spi_selectionMode+0x1a>
80003af0:	30 2c       	mov	r12,2
80003af2:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
80003af4:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
80003af6:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
80003afa:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
80003afe:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80003b02:	99 18       	st.w	r12[0x4],r8
80003b04:	d8 0a       	popm	pc,r12=0

80003b06 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80003b06:	78 18       	ld.w	r8,r12[0x4]
80003b08:	ea 18 00 0f 	orh	r8,0xf
80003b0c:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80003b0e:	78 18       	ld.w	r8,r12[0x4]
80003b10:	e2 18 00 04 	andl	r8,0x4,COH
80003b14:	c0 f0       	breq	80003b32 <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80003b16:	30 e8       	mov	r8,14
80003b18:	f0 0b 18 00 	cp.b	r11,r8
80003b1c:	e0 8b 00 19 	brhi	80003b4e <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
80003b20:	78 18       	ld.w	r8,r12[0x4]
80003b22:	b1 6b       	lsl	r11,0x10
80003b24:	ea 1b ff f0 	orh	r11,0xfff0
80003b28:	e8 1b ff ff 	orl	r11,0xffff
80003b2c:	10 6b       	and	r11,r8
80003b2e:	99 1b       	st.w	r12[0x4],r11
80003b30:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
80003b32:	30 38       	mov	r8,3
80003b34:	f0 0b 18 00 	cp.b	r11,r8
80003b38:	e0 8b 00 0b 	brhi	80003b4e <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
80003b3c:	78 18       	ld.w	r8,r12[0x4]
80003b3e:	2f 0b       	sub	r11,-16
80003b40:	30 19       	mov	r9,1
80003b42:	f2 0b 09 4b 	lsl	r11,r9,r11
80003b46:	5c db       	com	r11
80003b48:	10 6b       	and	r11,r8
80003b4a:	99 1b       	st.w	r12[0x4],r11
80003b4c:	5e fd       	retal	0
80003b4e:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
80003b50:	5e fc       	retal	r12

80003b52 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80003b52:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80003b56:	c0 58       	rjmp	80003b60 <spi_unselectChip+0xe>
		if (!timeout--) {
80003b58:	58 08       	cp.w	r8,0
80003b5a:	c0 21       	brne	80003b5e <spi_unselectChip+0xc>
80003b5c:	5e ff       	retal	1
80003b5e:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80003b60:	78 49       	ld.w	r9,r12[0x10]
80003b62:	e2 19 02 00 	andl	r9,0x200,COH
80003b66:	cf 90       	breq	80003b58 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80003b68:	78 18       	ld.w	r8,r12[0x4]
80003b6a:	ea 18 00 0f 	orh	r8,0xf
80003b6e:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80003b70:	fc 18 01 00 	movh	r8,0x100
80003b74:	99 08       	st.w	r12[0x0],r8
80003b76:	5e fd       	retal	0

80003b78 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80003b78:	eb cd 40 f8 	pushm	r3-r7,lr
80003b7c:	18 95       	mov	r5,r12
80003b7e:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80003b80:	f7 36 00 0c 	ld.ub	r6,r11[12]
80003b84:	30 38       	mov	r8,3
80003b86:	f0 06 18 00 	cp.b	r6,r8
80003b8a:	e0 8b 00 4d 	brhi	80003c24 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
80003b8e:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80003b92:	30 18       	mov	r8,1
80003b94:	f0 04 18 00 	cp.b	r4,r8
80003b98:	e0 8b 00 46 	brhi	80003c24 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80003b9c:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80003ba0:	30 78       	mov	r8,7
80003ba2:	f0 03 18 00 	cp.b	r3,r8
80003ba6:	e0 88 00 3f 	brls	80003c24 <spi_setupChipReg+0xac>
80003baa:	31 08       	mov	r8,16
80003bac:	f0 03 18 00 	cp.b	r3,r8
80003bb0:	e0 8b 00 3a 	brhi	80003c24 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
80003bb4:	14 9b       	mov	r11,r10
80003bb6:	6e 1c       	ld.w	r12,r7[0x4]
80003bb8:	f0 1f 00 1d 	mcall	80003c2c <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
80003bbc:	c3 45       	brlt	80003c24 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
80003bbe:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
80003bc0:	ec 09 16 01 	lsr	r9,r6,0x1
80003bc4:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80003bc8:	ec 16 00 01 	eorl	r6,0x1
80003bcc:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80003bd0:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80003bd4:	20 83       	sub	r3,8
80003bd6:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
80003bda:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
80003bde:	ef 39 00 09 	ld.ub	r9,r7[9]
80003be2:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
80003be6:	ef 39 00 0a 	ld.ub	r9,r7[10]
80003bea:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
80003bee:	0f 89       	ld.ub	r9,r7[0x0]
80003bf0:	30 1a       	mov	r10,1
80003bf2:	f4 09 18 00 	cp.b	r9,r10
80003bf6:	c0 e0       	breq	80003c12 <spi_setupChipReg+0x9a>
80003bf8:	c0 a3       	brcs	80003c0c <spi_setupChipReg+0x94>
80003bfa:	30 2a       	mov	r10,2
80003bfc:	f4 09 18 00 	cp.b	r9,r10
80003c00:	c0 c0       	breq	80003c18 <spi_setupChipReg+0xa0>
80003c02:	30 3a       	mov	r10,3
80003c04:	f4 09 18 00 	cp.b	r9,r10
80003c08:	c0 e1       	brne	80003c24 <spi_setupChipReg+0xac>
80003c0a:	c0 a8       	rjmp	80003c1e <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80003c0c:	8b c8       	st.w	r5[0x30],r8
80003c0e:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80003c12:	8b d8       	st.w	r5[0x34],r8
80003c14:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80003c18:	8b e8       	st.w	r5[0x38],r8
80003c1a:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80003c1e:	8b f8       	st.w	r5[0x3c],r8
80003c20:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80003c24:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
80003c26:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003c2a:	00 00       	add	r0,r0
80003c2c:	80 00       	ld.sh	r0,r0[0x0]
80003c2e:	3a 82       	mov	r2,-88

80003c30 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80003c30:	30 18       	mov	r8,1
80003c32:	99 08       	st.w	r12[0x0],r8
}
80003c34:	5e fc       	retal	r12

80003c36 <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
80003c36:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003c3a:	c0 58       	rjmp	80003c44 <spi_write+0xe>
		if (!timeout--) {
80003c3c:	58 08       	cp.w	r8,0
80003c3e:	c0 21       	brne	80003c42 <spi_write+0xc>
80003c40:	5e ff       	retal	1
80003c42:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003c44:	78 49       	ld.w	r9,r12[0x10]
80003c46:	e2 19 00 02 	andl	r9,0x2,COH
80003c4a:	cf 90       	breq	80003c3c <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003c4c:	5c 7b       	castu.h	r11
80003c4e:	99 3b       	st.w	r12[0xc],r11
80003c50:	5e fd       	retal	0

80003c52 <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
80003c52:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80003c56:	c0 58       	rjmp	80003c60 <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
80003c58:	58 08       	cp.w	r8,0
80003c5a:	c0 21       	brne	80003c5e <spi_read+0xc>
80003c5c:	5e ff       	retal	1
80003c5e:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80003c60:	78 49       	ld.w	r9,r12[0x10]
80003c62:	e2 19 02 01 	andl	r9,0x201,COH
80003c66:	e0 49 02 01 	cp.w	r9,513
80003c6a:	cf 71       	brne	80003c58 <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
80003c6c:	78 28       	ld.w	r8,r12[0x8]
80003c6e:	b6 08       	st.h	r11[0x0],r8
80003c70:	5e fd       	retal	0

80003c72 <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80003c72:	76 09       	ld.w	r9,r11[0x0]
80003c74:	58 29       	cp.w	r9,2
80003c76:	e0 88 00 03 	brls	80003c7c <tc_init_waveform+0xa>
80003c7a:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80003c7c:	76 18       	ld.w	r8,r11[0x4]
80003c7e:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80003c82:	af ba       	sbr	r10,0xf
80003c84:	10 9b       	mov	r11,r8
80003c86:	e6 1b c0 00 	andh	r11,0xc000,COH
80003c8a:	16 4a       	or	r10,r11
80003c8c:	10 9b       	mov	r11,r8
80003c8e:	e6 1b 30 00 	andh	r11,0x3000,COH
80003c92:	16 4a       	or	r10,r11
80003c94:	10 9b       	mov	r11,r8
80003c96:	e6 1b 0c 00 	andh	r11,0xc00,COH
80003c9a:	16 4a       	or	r10,r11
80003c9c:	10 9b       	mov	r11,r8
80003c9e:	e6 1b 03 00 	andh	r11,0x300,COH
80003ca2:	16 4a       	or	r10,r11
80003ca4:	10 9b       	mov	r11,r8
80003ca6:	e6 1b 00 c0 	andh	r11,0xc0,COH
80003caa:	16 4a       	or	r10,r11
80003cac:	10 9b       	mov	r11,r8
80003cae:	e6 1b 00 30 	andh	r11,0x30,COH
80003cb2:	16 4a       	or	r10,r11
80003cb4:	10 9b       	mov	r11,r8
80003cb6:	e6 1b 00 0c 	andh	r11,0xc,COH
80003cba:	16 4a       	or	r10,r11
80003cbc:	10 9b       	mov	r11,r8
80003cbe:	e6 1b 00 03 	andh	r11,0x3,COH
80003cc2:	16 4a       	or	r10,r11
80003cc4:	10 9b       	mov	r11,r8
80003cc6:	e2 1b 60 00 	andl	r11,0x6000,COH
80003cca:	16 4a       	or	r10,r11
80003ccc:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80003cd0:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
80003cd4:	10 9b       	mov	r11,r8
80003cd6:	e2 1b 0c 00 	andl	r11,0xc00,COH
80003cda:	16 4a       	or	r10,r11
80003cdc:	10 9b       	mov	r11,r8
80003cde:	e2 1b 03 00 	andl	r11,0x300,COH
80003ce2:	16 4a       	or	r10,r11
80003ce4:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
80003ce8:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
80003cec:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
80003cf0:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
80003cf4:	10 9b       	mov	r11,r8
80003cf6:	e2 1b 00 30 	andl	r11,0x30,COH
80003cfa:	16 4a       	or	r10,r11
80003cfc:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80003d00:	f5 e8 10 38 	or	r8,r10,r8<<0x3
80003d04:	a5 69       	lsl	r9,0x4
80003d06:	2f f9       	sub	r9,-1
80003d08:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80003d0c:	5e fd       	retal	0

80003d0e <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003d0e:	58 2b       	cp.w	r11,2
80003d10:	e0 88 00 03 	brls	80003d16 <tc_start+0x8>
80003d14:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80003d16:	a7 6b       	lsl	r11,0x6
80003d18:	16 0c       	add	r12,r11
80003d1a:	30 58       	mov	r8,5
80003d1c:	99 08       	st.w	r12[0x0],r8
80003d1e:	5e fd       	retal	0

80003d20 <tc_stop>:


int tc_stop(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003d20:	58 2b       	cp.w	r11,2
80003d22:	e0 88 00 03 	brls	80003d28 <tc_stop+0x8>
80003d26:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Disable the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_CLKDIS_MASK;
80003d28:	a7 6b       	lsl	r11,0x6
80003d2a:	16 0c       	add	r12,r11
80003d2c:	30 28       	mov	r8,2
80003d2e:	99 08       	st.w	r12[0x0],r8
80003d30:	5e fd       	retal	0

80003d32 <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003d32:	58 2b       	cp.w	r11,2
80003d34:	e0 88 00 03 	brls	80003d3a <tc_read_sr+0x8>
80003d38:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80003d3a:	a7 6b       	lsl	r11,0x6
80003d3c:	2e 0b       	sub	r11,-32
80003d3e:	16 0c       	add	r12,r11
80003d40:	78 0c       	ld.w	r12,r12[0x0]
}
80003d42:	5e fc       	retal	r12

80003d44 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003d44:	58 2b       	cp.w	r11,2
80003d46:	e0 88 00 03 	brls	80003d4c <tc_write_rc+0x8>
80003d4a:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80003d4c:	f6 08 15 04 	lsl	r8,r11,0x4
80003d50:	2f f8       	sub	r8,-1
80003d52:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80003d56:	e2 18 80 00 	andl	r8,0x8000,COH
80003d5a:	c0 c0       	breq	80003d72 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80003d5c:	a7 6b       	lsl	r11,0x6
80003d5e:	16 0c       	add	r12,r11
80003d60:	2e 4c       	sub	r12,-28
80003d62:	78 08       	ld.w	r8,r12[0x0]
80003d64:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80003d68:	e0 18 00 00 	andl	r8,0x0
80003d6c:	f3 e8 10 08 	or	r8,r9,r8
80003d70:	99 08       	st.w	r12[0x0],r8

  return value;
80003d72:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80003d76:	5e fc       	retal	r12

80003d78 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80003d78:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80003d7c:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003d80:	58 2b       	cp.w	r11,2
80003d82:	e0 88 00 04 	brls	80003d8a <tc_configure_interrupts+0x12>
80003d86:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80003d8a:	ee 19 00 01 	eorh	r9,0x1
80003d8e:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80003d92:	74 08       	ld.w	r8,r10[0x0]
80003d94:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
80003d98:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80003d9c:	a7 6e       	lsl	lr,0x6
80003d9e:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80003da2:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
80003da6:	0e 4e       	or	lr,r7
80003da8:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80003dac:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80003db0:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80003db4:	fd e7 10 4e 	or	lr,lr,r7<<0x4
80003db8:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80003dbc:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80003dc0:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80003dc4:	fd e7 10 2e 	or	lr,lr,r7<<0x2
80003dc8:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80003dcc:	fd e8 10 18 	or	r8,lr,r8<<0x1
80003dd0:	f6 0e 15 06 	lsl	lr,r11,0x6
80003dd4:	f8 0e 00 0e 	add	lr,r12,lr
80003dd8:	2d ce       	sub	lr,-36
80003dda:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80003ddc:	58 09       	cp.w	r9,0
80003dde:	c0 20       	breq	80003de2 <tc_configure_interrupts+0x6a>
80003de0:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80003de2:	74 08       	ld.w	r8,r10[0x0]
80003de4:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80003de8:	e0 65 00 80 	mov	r5,128
80003dec:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80003df0:	74 08       	ld.w	r8,r10[0x0]
80003df2:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80003df6:	f9 b4 00 40 	moveq	r4,64
80003dfa:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80003dfe:	74 08       	ld.w	r8,r10[0x0]
80003e00:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80003e04:	f9 b3 00 20 	moveq	r3,32
80003e08:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80003e0c:	74 08       	ld.w	r8,r10[0x0]
80003e0e:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80003e12:	f9 b2 00 10 	moveq	r2,16
80003e16:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80003e1a:	74 08       	ld.w	r8,r10[0x0]
80003e1c:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80003e20:	f9 b6 00 08 	moveq	r6,8
80003e24:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80003e28:	74 08       	ld.w	r8,r10[0x0]
80003e2a:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80003e2e:	f9 b7 00 04 	moveq	r7,4
80003e32:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80003e36:	74 08       	ld.w	r8,r10[0x0]
80003e38:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80003e3c:	f9 be 00 02 	moveq	lr,2
80003e40:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80003e44:	74 08       	ld.w	r8,r10[0x0]
80003e46:	ec 18 00 01 	eorl	r8,0x1
80003e4a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003e4e:	eb e8 10 08 	or	r8,r5,r8
80003e52:	08 48       	or	r8,r4
80003e54:	06 48       	or	r8,r3
80003e56:	04 48       	or	r8,r2
80003e58:	0c 48       	or	r8,r6
80003e5a:	0e 48       	or	r8,r7
80003e5c:	1c 48       	or	r8,lr
80003e5e:	f6 0a 15 06 	lsl	r10,r11,0x6
80003e62:	f8 0a 00 0a 	add	r10,r12,r10
80003e66:	2d 8a       	sub	r10,-40
80003e68:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80003e6a:	a7 6b       	lsl	r11,0x6
80003e6c:	2e 0b       	sub	r11,-32
80003e6e:	16 0c       	add	r12,r11
80003e70:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80003e72:	58 09       	cp.w	r9,0
80003e74:	c0 31       	brne	80003e7a <tc_configure_interrupts+0x102>
80003e76:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80003e7a:	d5 03       	csrf	0x10
80003e7c:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80003e80 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80003e80:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80003e82:	f6 08 15 04 	lsl	r8,r11,0x4
80003e86:	14 38       	cp.w	r8,r10
80003e88:	f9 b8 08 10 	movls	r8,16
80003e8c:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80003e90:	f0 0b 02 4b 	mul	r11,r8,r11
80003e94:	f6 09 16 01 	lsr	r9,r11,0x1
80003e98:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80003e9c:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80003ea0:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80003ea4:	f2 cb 00 01 	sub	r11,r9,1
80003ea8:	e0 4b ff fe 	cp.w	r11,65534
80003eac:	e0 88 00 03 	brls	80003eb2 <usart_set_async_baudrate+0x32>
80003eb0:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80003eb2:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80003eb4:	e8 6e 00 00 	mov	lr,524288
80003eb8:	59 08       	cp.w	r8,16
80003eba:	fc 08 17 10 	movne	r8,lr
80003ebe:	f9 b8 00 00 	moveq	r8,0
80003ec2:	e4 1b ff f7 	andh	r11,0xfff7
80003ec6:	e0 1b fe cf 	andl	r11,0xfecf
80003eca:	16 48       	or	r8,r11
80003ecc:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80003ece:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80003ed2:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80003ed6:	99 89       	st.w	r12[0x20],r9
80003ed8:	d8 0a       	popm	pc,r12=0

80003eda <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80003eda:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80003edc:	e2 18 00 02 	andl	r8,0x2,COH
80003ee0:	c0 31       	brne	80003ee6 <usart_write_char+0xc>
80003ee2:	30 2c       	mov	r12,2
80003ee4:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80003ee6:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80003eea:	99 7b       	st.w	r12[0x1c],r11
80003eec:	5e fd       	retal	0
80003eee:	d7 03       	nop

80003ef0 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80003ef0:	eb cd 40 e0 	pushm	r5-r7,lr
80003ef4:	18 96       	mov	r6,r12
80003ef6:	16 95       	mov	r5,r11
80003ef8:	e0 67 27 0f 	mov	r7,9999
80003efc:	c0 68       	rjmp	80003f08 <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80003efe:	58 07       	cp.w	r7,0
80003f00:	c0 31       	brne	80003f06 <usart_putchar+0x16>
80003f02:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80003f06:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80003f08:	0a 9b       	mov	r11,r5
80003f0a:	0c 9c       	mov	r12,r6
80003f0c:	f0 1f 00 03 	mcall	80003f18 <usart_putchar+0x28>
80003f10:	cf 71       	brne	80003efe <usart_putchar+0xe>

  return USART_SUCCESS;
}
80003f12:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003f16:	00 00       	add	r0,r0
80003f18:	80 00       	ld.sh	r0,r0[0x0]
80003f1a:	3e da       	mov	r10,-19

80003f1c <usart_read_char>:

int usart_read_char(volatile avr32_usart_t *usart, int *c)
{
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
80003f1c:	78 58       	ld.w	r8,r12[0x14]
80003f1e:	e2 18 00 e0 	andl	r8,0xe0,COH
80003f22:	c0 30       	breq	80003f28 <usart_read_char+0xc>
80003f24:	30 4c       	mov	r12,4
80003f26:	5e fc       	retal	r12
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
80003f28:	78 58       	ld.w	r8,r12[0x14]
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
80003f2a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003f2e:	c0 31       	brne	80003f34 <usart_read_char+0x18>
80003f30:	30 3c       	mov	r12,3
80003f32:	5e fc       	retal	r12
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
80003f34:	78 68       	ld.w	r8,r12[0x18]
80003f36:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
80003f3a:	97 08       	st.w	r11[0x0],r8
80003f3c:	5e fd       	retal	0
80003f3e:	d7 03       	nop

80003f40 <usart_getchar>:
    return USART_RX_EMPTY;
}


int usart_getchar(volatile avr32_usart_t *usart)
{
80003f40:	eb cd 40 c0 	pushm	r6-r7,lr
80003f44:	20 1d       	sub	sp,4
80003f46:	18 96       	mov	r6,r12
  int c, ret;

  while ((ret = usart_read_char(usart, &c)) == USART_RX_EMPTY);
80003f48:	1a 97       	mov	r7,sp
80003f4a:	1a 9b       	mov	r11,sp
80003f4c:	0c 9c       	mov	r12,r6
80003f4e:	f0 1f 00 07 	mcall	80003f68 <usart_getchar+0x28>
80003f52:	58 3c       	cp.w	r12,3
80003f54:	cf b0       	breq	80003f4a <usart_getchar+0xa>

  if (ret == USART_RX_ERROR)
80003f56:	58 4c       	cp.w	r12,4
80003f58:	f9 bc 00 ff 	moveq	r12,-1
    return USART_FAILURE;

  return c;
80003f5c:	fb fc 10 00 	ld.wne	r12,sp[0x0]
}
80003f60:	2f fd       	sub	sp,-4
80003f62:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003f66:	00 00       	add	r0,r0
80003f68:	80 00       	ld.sh	r0,r0[0x0]
80003f6a:	3f 1c       	mov	r12,-15

80003f6c <usart_write_line>:


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80003f6c:	eb cd 40 c0 	pushm	r6-r7,lr
80003f70:	18 96       	mov	r6,r12
80003f72:	16 97       	mov	r7,r11
  while (*string != '\0')
80003f74:	17 8b       	ld.ub	r11,r11[0x0]
80003f76:	58 0b       	cp.w	r11,0
80003f78:	c0 80       	breq	80003f88 <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80003f7a:	2f f7       	sub	r7,-1
80003f7c:	0c 9c       	mov	r12,r6
80003f7e:	f0 1f 00 04 	mcall	80003f8c <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80003f82:	0f 8b       	ld.ub	r11,r7[0x0]
80003f84:	58 0b       	cp.w	r11,0
80003f86:	cf a1       	brne	80003f7a <usart_write_line+0xe>
80003f88:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003f8c:	80 00       	ld.sh	r0,r0[0x0]
80003f8e:	3e f0       	mov	r0,-17

80003f90 <usart_get_line>:
    usart_putchar(usart, *string++);
}


int usart_get_line(volatile avr32_usart_t *usart, char* string)
{
80003f90:	eb cd 40 c0 	pushm	r6-r7,lr
80003f94:	18 96       	mov	r6,r12
80003f96:	16 97       	mov	r7,r11
	 int rx_char;
	 int retval = USART_SUCCESS;

	 while (1)
	 {
		 rx_char = usart_getchar(usart);
80003f98:	0c 9c       	mov	r12,r6
80003f9a:	f0 1f 00 0b 	mcall	80003fc4 <usart_get_line+0x34>
		 if (rx_char == USART_FAILURE)
80003f9e:	5b fc       	cp.w	r12,-1
80003fa0:	c0 71       	brne	80003fae <usart_get_line+0x1e>
		 {
			 usart_write_line(usart, "Error!!!\r\n");
80003fa2:	48 ab       	lddpc	r11,80003fc8 <usart_get_line+0x38>
80003fa4:	0c 9c       	mov	r12,r6
80003fa6:	f0 1f 00 0a 	mcall	80003fcc <usart_get_line+0x3c>
80003faa:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
			 retval = USART_FAILURE;
			 break;
		 }
		 if (rx_char == '\x03')
80003fae:	58 3c       	cp.w	r12,3
80003fb0:	c0 80       	breq	80003fc0 <usart_get_line+0x30>
		 {
			 retval = USART_FAILURE;
			 break;
		 }
		 
		 *(string++)=rx_char;
80003fb2:	ae 8c       	st.b	r7[0x0],r12
		 //usart_putchar(usart, rx_char);
		 if (rx_char == '\n')
80003fb4:	58 ac       	cp.w	r12,10
80003fb6:	c0 31       	brne	80003fbc <usart_get_line+0x2c>
80003fb8:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
		 {
			 retval = USART_FAILURE;
			 break;
		 }
		 
		 *(string++)=rx_char;
80003fbc:	2f f7       	sub	r7,-1
80003fbe:	ce db       	rjmp	80003f98 <usart_get_line+0x8>
80003fc0:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
80003fc4:	80 00       	ld.sh	r0,r0[0x0]
80003fc6:	3f 40       	mov	r0,-12
80003fc8:	80 00       	ld.sh	r0,r0[0x0]
80003fca:	b8 58       	st.h	r12[0xa],r8
80003fcc:	80 00       	ld.sh	r0,r0[0x0]
80003fce:	3f 6c       	mov	r12,-10

80003fd0 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80003fd0:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80003fd4:	e6 18 00 01 	andh	r8,0x1,COH
80003fd8:	c0 71       	brne	80003fe6 <usart_reset+0x16>
80003fda:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80003fdc:	3f f8       	mov	r8,-1
80003fde:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003fe0:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80003fe2:	d5 03       	csrf	0x10
80003fe4:	c0 48       	rjmp	80003fec <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80003fe6:	3f f8       	mov	r8,-1
80003fe8:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003fea:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80003fec:	30 08       	mov	r8,0
80003fee:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80003ff0:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80003ff2:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80003ff4:	ea 68 61 0c 	mov	r8,680204
80003ff8:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80003ffa:	5e fc       	retal	r12

80003ffc <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80003ffc:	eb cd 40 e0 	pushm	r5-r7,lr
80004000:	18 96       	mov	r6,r12
80004002:	16 97       	mov	r7,r11
80004004:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80004006:	f0 1f 00 2f 	mcall	800040c0 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
8000400a:	58 07       	cp.w	r7,0
8000400c:	c5 80       	breq	800040bc <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
8000400e:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80004010:	30 49       	mov	r9,4
80004012:	f2 08 18 00 	cp.b	r8,r9
80004016:	e0 88 00 53 	brls	800040bc <usart_init_rs232+0xc0>
8000401a:	30 99       	mov	r9,9
8000401c:	f2 08 18 00 	cp.b	r8,r9
80004020:	e0 8b 00 4e 	brhi	800040bc <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80004024:	0f d9       	ld.ub	r9,r7[0x5]
80004026:	30 78       	mov	r8,7
80004028:	f0 09 18 00 	cp.b	r9,r8
8000402c:	e0 8b 00 48 	brhi	800040bc <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80004030:	8e 39       	ld.sh	r9,r7[0x6]
80004032:	e0 68 01 01 	mov	r8,257
80004036:	f0 09 19 00 	cp.h	r9,r8
8000403a:	e0 8b 00 41 	brhi	800040bc <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
8000403e:	ef 39 00 08 	ld.ub	r9,r7[8]
80004042:	30 38       	mov	r8,3
80004044:	f0 09 18 00 	cp.b	r9,r8
80004048:	e0 8b 00 3a 	brhi	800040bc <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
8000404c:	0a 9a       	mov	r10,r5
8000404e:	6e 0b       	ld.w	r11,r7[0x0]
80004050:	0c 9c       	mov	r12,r6
80004052:	f0 1f 00 1d 	mcall	800040c4 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80004056:	58 1c       	cp.w	r12,1
80004058:	c3 20       	breq	800040bc <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
8000405a:	0f c8       	ld.ub	r8,r7[0x4]
8000405c:	30 99       	mov	r9,9
8000405e:	f2 08 18 00 	cp.b	r8,r9
80004062:	c0 51       	brne	8000406c <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80004064:	6c 18       	ld.w	r8,r6[0x4]
80004066:	b1 b8       	sbr	r8,0x11
80004068:	8d 18       	st.w	r6[0x4],r8
8000406a:	c0 68       	rjmp	80004076 <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
8000406c:	6c 19       	ld.w	r9,r6[0x4]
8000406e:	20 58       	sub	r8,5
80004070:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80004074:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80004076:	6c 19       	ld.w	r9,r6[0x4]
80004078:	ef 3a 00 08 	ld.ub	r10,r7[8]
8000407c:	0f d8       	ld.ub	r8,r7[0x5]
8000407e:	a9 78       	lsl	r8,0x9
80004080:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80004084:	12 48       	or	r8,r9
80004086:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80004088:	8e 38       	ld.sh	r8,r7[0x6]
8000408a:	30 29       	mov	r9,2
8000408c:	f2 08 19 00 	cp.h	r8,r9
80004090:	e0 88 00 09 	brls	800040a2 <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80004094:	6c 18       	ld.w	r8,r6[0x4]
80004096:	ad b8       	sbr	r8,0xd
80004098:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
8000409a:	8e b8       	ld.uh	r8,r7[0x6]
8000409c:	20 28       	sub	r8,2
8000409e:	8d a8       	st.w	r6[0x28],r8
800040a0:	c0 68       	rjmp	800040ac <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
800040a2:	6c 19       	ld.w	r9,r6[0x4]
800040a4:	5c 78       	castu.h	r8
800040a6:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
800040aa:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
800040ac:	6c 18       	ld.w	r8,r6[0x4]
800040ae:	e0 18 ff f0 	andl	r8,0xfff0
800040b2:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
800040b4:	35 08       	mov	r8,80
800040b6:	8d 08       	st.w	r6[0x0],r8
800040b8:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
800040bc:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
800040c0:	80 00       	ld.sh	r0,r0[0x0]
800040c2:	3f d0       	mov	r0,-3
800040c4:	80 00       	ld.sh	r0,r0[0x0]
800040c6:	3e 80       	mov	r0,-24

800040c8 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
800040c8:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
800040cc:	fe c0 94 cc 	sub	r0,pc,-27444

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
800040d0:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
800040d4:	d5 53       	csrf	0x15
  cp      r0, r1
800040d6:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
800040d8:	e0 61 05 58 	mov	r1,1368
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
800040dc:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
800040de:	c0 72       	brcc	800040ec <idata_load_loop_end>
  cp      r0, r1
800040e0:	fe c2 80 f0 	sub	r2,pc,-32528

800040e4 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
800040e4:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
800040e6:	a1 24       	st.d	r0++,r4
  cp      r0, r1
800040e8:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
800040ea:	cf d3       	brcs	800040e4 <idata_load_loop>

800040ec <idata_load_loop_end>:
  mov     r2, 0
800040ec:	e0 60 05 58 	mov	r0,1368
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
800040f0:	e0 61 09 10 	mov	r1,2320
  cp      r0, r1
  brlo    udata_clear_loop
800040f4:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
800040f6:	c0 62       	brcc	80004102 <udata_clear_loop_end>
800040f8:	30 02       	mov	r2,0
800040fa:	30 03       	mov	r3,0

800040fc <udata_clear_loop>:
800040fc:	a1 22       	st.d	r0++,r2
800040fe:	02 30       	cp.w	r0,r1
80004100:	cf e3       	brcs	800040fc <udata_clear_loop>

80004102 <udata_clear_loop_end>:
80004102:	fe cf f5 be 	sub	pc,pc,-2626
80004106:	d7 03       	nop

80004108 <saveImage>:

	
}


void saveImage(uint16_t* buffer,uint32_t sector){
80004108:	eb cd 40 f8 	pushm	r3-r7,lr
8000410c:	fa cd 02 00 	sub	sp,sp,512
80004110:	16 96       	mov	r6,r11
	uint8_t buffer2[512];
	uint32_t inicio = sector +25;
80004112:	f6 c3 ff e7 	sub	r3,r11,-25
	uint32_t j=0;
	for (;sector<inicio;sector++)
80004116:	06 3b       	cp.w	r11,r3
80004118:	c1 e2       	brcc	80004154 <saveImage+0x4c>
8000411a:	18 95       	mov	r5,r12
8000411c:	1a 94       	mov	r4,sp

	
}


void saveImage(uint16_t* buffer,uint32_t sector){
8000411e:	fa c7 fe 00 	sub	r7,sp,-512
80004122:	c1 68       	rjmp	8000414e <saveImage+0x46>
	{
		
		
		for (int i=0; i<512;)
		{
			buffer2[i++]=(uint8_t)buffer[j];
80004124:	92 0a       	ld.sh	r10,r9[0x0]
80004126:	b0 8a       	st.b	r8[0x0],r10
			buffer2[i++]=(uint8_t)(buffer[j]>>8);
80004128:	13 2a       	ld.uh	r10,r9++
8000412a:	a9 8a       	lsr	r10,0x8
8000412c:	b0 9a       	st.b	r8[0x1],r10
8000412e:	2f e8       	sub	r8,-2
	uint32_t j=0;
	for (;sector<inicio;sector++)
	{
		
		
		for (int i=0; i<512;)
80004130:	0e 38       	cp.w	r8,r7
80004132:	cf 91       	brne	80004124 <saveImage+0x1c>
			buffer2[i++]=(uint8_t)(buffer[j]>>8);
			j++;
		}
		
		
		sd_mmc_spi_write_open(sector);
80004134:	0c 9c       	mov	r12,r6
80004136:	f0 1f 00 0a 	mcall	8000415c <saveImage+0x54>
		sd_mmc_spi_write_sector_from_ram(&buffer2[0]);
8000413a:	1a 9c       	mov	r12,sp
8000413c:	f0 1f 00 09 	mcall	80004160 <saveImage+0x58>
		sd_mmc_spi_write_close();
80004140:	f0 1f 00 09 	mcall	80004164 <saveImage+0x5c>

void saveImage(uint16_t* buffer,uint32_t sector){
	uint8_t buffer2[512];
	uint32_t inicio = sector +25;
	uint32_t j=0;
	for (;sector<inicio;sector++)
80004144:	2f f6       	sub	r6,-1
80004146:	ea c5 fe 00 	sub	r5,r5,-512
8000414a:	0c 33       	cp.w	r3,r6
8000414c:	c0 40       	breq	80004154 <saveImage+0x4c>
8000414e:	08 98       	mov	r8,r4

	
}


void saveImage(uint16_t* buffer,uint32_t sector){
80004150:	0a 99       	mov	r9,r5
80004152:	ce 9b       	rjmp	80004124 <saveImage+0x1c>
		sd_mmc_spi_write_sector_from_ram(&buffer2[0]);
		sd_mmc_spi_write_close();
	}

	
}
80004154:	28 0d       	sub	sp,-512
80004156:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
8000415a:	00 00       	add	r0,r0
8000415c:	80 00       	ld.sh	r0,r0[0x0]
8000415e:	2b c0       	sub	r0,-68
80004160:	80 00       	ld.sh	r0,r0[0x0]
80004162:	2d 68       	sub	r8,-42
80004164:	80 00       	ld.sh	r0,r0[0x0]
80004166:	2b 30       	sub	r0,-77

80004168 <deleteImage>:
			
		}
}


void deleteImage(uint32_t sector){
80004168:	eb cd 40 e0 	pushm	r5-r7,lr
8000416c:	fa cd 02 00 	sub	sp,sp,512
80004170:	18 97       	mov	r7,r12
	uint8_t buffer2[512];
	uint32_t inicio = sector +25;
80004172:	f8 c6 ff e7 	sub	r6,r12,-25
	
	
	memset(&buffer2[0],0xFF,512);
80004176:	e0 6a 02 00 	mov	r10,512
8000417a:	e0 6b 00 ff 	mov	r11,255
8000417e:	1a 9c       	mov	r12,sp
80004180:	f0 1f 00 0a 	mcall	800041a8 <deleteImage+0x40>
	
	for (;sector<inicio;sector++)
80004184:	0c 37       	cp.w	r7,r6
80004186:	c0 d2       	brcc	800041a0 <deleteImage+0x38>
	{
			
		sd_mmc_spi_write_open(sector);
		sd_mmc_spi_write_sector_from_ram(&buffer2[0]);
80004188:	1a 95       	mov	r5,sp
	memset(&buffer2[0],0xFF,512);
	
	for (;sector<inicio;sector++)
	{
			
		sd_mmc_spi_write_open(sector);
8000418a:	0e 9c       	mov	r12,r7
8000418c:	f0 1f 00 08 	mcall	800041ac <deleteImage+0x44>
		sd_mmc_spi_write_sector_from_ram(&buffer2[0]);
80004190:	1a 9c       	mov	r12,sp
80004192:	f0 1f 00 08 	mcall	800041b0 <deleteImage+0x48>
		sd_mmc_spi_write_close();
80004196:	f0 1f 00 08 	mcall	800041b4 <deleteImage+0x4c>
	uint32_t inicio = sector +25;
	
	
	memset(&buffer2[0],0xFF,512);
	
	for (;sector<inicio;sector++)
8000419a:	2f f7       	sub	r7,-1
8000419c:	0e 36       	cp.w	r6,r7
8000419e:	cf 61       	brne	8000418a <deleteImage+0x22>
		sd_mmc_spi_write_sector_from_ram(&buffer2[0]);
		sd_mmc_spi_write_close();
	}

	
}
800041a0:	28 0d       	sub	sp,-512
800041a2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800041a6:	00 00       	add	r0,r0
800041a8:	80 00       	ld.sh	r0,r0[0x0]
800041aa:	5d a8       	*unknown*
800041ac:	80 00       	ld.sh	r0,r0[0x0]
800041ae:	2b c0       	sub	r0,-68
800041b0:	80 00       	ld.sh	r0,r0[0x0]
800041b2:	2d 68       	sub	r8,-42
800041b4:	80 00       	ld.sh	r0,r0[0x0]
800041b6:	2b 30       	sub	r0,-77

800041b8 <loadImage>:
}




void loadImage(uint8_t* buffer,uint32_t sector){
800041b8:	eb cd 40 e0 	pushm	r5-r7,lr
800041bc:	16 95       	mov	r5,r11
800041be:	18 96       	mov	r6,r12
800041c0:	30 07       	mov	r7,0
	
	
	
	for(int i =0;i<25;i++){
	sd_mmc_spi_write_open(sector+i);
800041c2:	ee 05 00 0c 	add	r12,r7,r5
800041c6:	f0 1f 00 08 	mcall	800041e4 <loadImage+0x2c>
	sd_mmc_spi_read_sector_to_ram(buffer+512*i);
800041ca:	0c 9c       	mov	r12,r6
800041cc:	f0 1f 00 07 	mcall	800041e8 <loadImage+0x30>
	sd_mmc_spi_read_close();
800041d0:	f0 1f 00 07 	mcall	800041ec <loadImage+0x34>

void loadImage(uint8_t* buffer,uint32_t sector){
	
	
	
	for(int i =0;i<25;i++){
800041d4:	2f f7       	sub	r7,-1
800041d6:	ec c6 fe 00 	sub	r6,r6,-512
800041da:	59 97       	cp.w	r7,25
800041dc:	cf 31       	brne	800041c2 <loadImage+0xa>
	sd_mmc_spi_write_open(sector+i);
	sd_mmc_spi_read_sector_to_ram(buffer+512*i);
	sd_mmc_spi_read_close();
	}
	
}
800041de:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800041e2:	00 00       	add	r0,r0
800041e4:	80 00       	ld.sh	r0,r0[0x0]
800041e6:	2b c0       	sub	r0,-68
800041e8:	80 00       	ld.sh	r0,r0[0x0]
800041ea:	2f f8       	sub	r8,-1
800041ec:	80 00       	ld.sh	r0,r0[0x0]
800041ee:	2b d8       	sub	r8,-67

800041f0 <displayImage>:

void displayImage(uint32_t sector){
800041f0:	d4 31       	pushm	r0-r7,lr
800041f2:	fa cd 32 04 	sub	sp,sp,12804
		uint16_t color;
		
		uint8_t imagen[12800];
		uint16_t d=0;
		
		loadImage(&imagen[0],sector);
800041f6:	18 9b       	mov	r11,r12
800041f8:	fa cc ff fc 	sub	r12,sp,-4
800041fc:	f0 1f 00 32 	mcall	800042c4 <displayImage+0xd4>
80004200:	30 01       	mov	r1,0
80004202:	02 97       	mov	r7,r1
80004204:	c5 38       	rjmp	800042aa <displayImage+0xba>

		for(i=0; i<image_Y; i++)
		{
			for(j=0; j<image_X;j++)
			{
				color=imagen[d++];
80004206:	0e 98       	mov	r8,r7
80004208:	5c 78       	castu.h	r8
8000420a:	fa ca cd fc 	sub	r10,sp,-12804
8000420e:	f4 08 00 08 	add	r8,r10,r8
80004212:	f1 38 ce 00 	ld.ub	r8,r8[-12800]
				color+=imagen[d++]<<8;
80004216:	0e 99       	mov	r9,r7
80004218:	2f f9       	sub	r9,-1
8000421a:	5c 79       	castu.h	r9
8000421c:	f4 09 00 09 	add	r9,r10,r9
80004220:	f3 34 ce 00 	ld.ub	r4,r9[-12800]
80004224:	a9 64       	lsl	r4,0x8
80004226:	10 04       	add	r4,r8
80004228:	5c 84       	casts.h	r4
8000422a:	2f e7       	sub	r7,-2
8000422c:	5c 87       	casts.h	r7
8000422e:	0c 93       	mov	r3,r6
				
				
		
				
				
				et024006_DrawPixel(j,i,color);
80004230:	08 95       	mov	r5,r4
80004232:	5c 75       	castu.h	r5
80004234:	0a 9a       	mov	r10,r5
80004236:	02 9b       	mov	r11,r1
80004238:	0c 9c       	mov	r12,r6
8000423a:	f0 1f 00 24 	mcall	800042c8 <displayImage+0xd8>
				
				r=color & 0x001F;
				g=(color>>6) & 0x001F;
				b=(color>>11) & 0x001F;
				color_gray=(   (((r+g+b)/3)<<11) + (((r+g+b)/3)<<6) + ((r+g+b)/3));
8000423e:	ea 08 16 0b 	lsr	r8,r5,0xb
80004242:	e9 d4 c0 05 	bfextu	r4,r4,0x0,0x5
80004246:	f0 04 00 04 	add	r4,r8,r4
8000424a:	eb d5 c0 c5 	bfextu	r5,r5,0x6,0x5
8000424e:	e8 05 00 05 	add	r5,r4,r5
80004252:	e0 6a 55 56 	mov	r10,21846
80004256:	ea 1a 55 55 	orh	r10,0x5555
8000425a:	ea 0a 04 48 	muls.d	r8,r5,r10
8000425e:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
				et024006_DrawPixel(j,i+image_Y,color_gray);
80004262:	10 99       	mov	r9,r8
80004264:	f2 0a 15 0b 	lsl	r10,r9,0xb
80004268:	a7 69       	lsl	r9,0x6
8000426a:	f4 09 00 09 	add	r9,r10,r9
8000426e:	f2 08 00 08 	add	r8,r9,r8
80004272:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80004276:	00 9b       	mov	r11,r0
80004278:	0c 9c       	mov	r12,r6
8000427a:	f0 1f 00 14 	mcall	800042c8 <displayImage+0xd8>
				if(((r+g+b)/3)>15)
8000427e:	e0 45 00 2f 	cp.w	r5,47
80004282:	f9 b5 09 ff 	movgt	r5,-1
80004286:	f9 b5 0a 00 	movle	r5,0
				}
				else
				{
					color_bw=BLACK;
				}
				et024006_DrawPixel(j,i+2*image_Y,color_bw);
8000428a:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
8000428e:	40 0b       	lddsp	r11,sp[0x0]
80004290:	0c 9c       	mov	r12,r6
80004292:	f0 1f 00 0e 	mcall	800042c8 <displayImage+0xd8>
		
		loadImage(&imagen[0],sector);

		for(i=0; i<image_Y; i++)
		{
			for(j=0; j<image_X;j++)
80004296:	2f f6       	sub	r6,-1
80004298:	ee 02 19 00 	cp.h	r2,r7
8000429c:	cb 51       	brne	80004206 <displayImage+0x16>
		uint8_t imagen[12800];
		uint16_t d=0;
		
		loadImage(&imagen[0],sector);

		for(i=0; i<image_Y; i++)
8000429e:	2f f1       	sub	r1,-1
800042a0:	e0 41 00 50 	cp.w	r1,80
800042a4:	c0 d0       	breq	800042be <displayImage+0xce>
800042a6:	ef d2 b0 10 	bfexts	r7,r2,0x0,0x10
800042aa:	ee c2 ff 60 	sub	r2,r7,-160
800042ae:	5c 82       	casts.h	r2
800042b0:	30 06       	mov	r6,0
				
				r=color & 0x001F;
				g=(color>>6) & 0x001F;
				b=(color>>11) & 0x001F;
				color_gray=(   (((r+g+b)/3)<<11) + (((r+g+b)/3)<<6) + ((r+g+b)/3));
				et024006_DrawPixel(j,i+image_Y,color_gray);
800042b2:	e2 c0 ff b0 	sub	r0,r1,-80
				}
				else
				{
					color_bw=BLACK;
				}
				et024006_DrawPixel(j,i+2*image_Y,color_bw);
800042b6:	e2 ca ff 60 	sub	r10,r1,-160
800042ba:	50 0a       	stdsp	sp[0x0],r10
800042bc:	ca 5b       	rjmp	80004206 <displayImage+0x16>
				
			}
		
			
		}
}
800042be:	fe 3d cd fc 	sub	sp,-12804
800042c2:	d8 32       	popm	r0-r7,pc
800042c4:	80 00       	ld.sh	r0,r0[0x0]
800042c6:	41 b8       	lddsp	r8,sp[0x6c]
800042c8:	80 00       	ld.sh	r0,r0[0x0]
800042ca:	20 58       	sub	r8,5

800042cc <recibirImagen>:
	et024006_DrawFilledRect(POSX_COUNTER1,POSY_COUNTER1,10,10, BLACK);
	et024006_PrintString(disp,(const unsigned char *)&FONT8x16, POSX_COUNTER1, POSY_COUNTER1, WHITE, BLACK);
}


void recibirImagen(uint32_t sector){
800042cc:	d4 31       	pushm	r0-r7,lr
800042ce:	fa cd 32 08 	sub	sp,sp,12808
800042d2:	50 1c       	stdsp	sp[0x4],r12
800042d4:	30 01       	mov	r1,0
800042d6:	02 92       	mov	r2,r1

		for(i=0; i<image_Y; i++)
		{
			for(j=0; j<image_X;j++)
			{
				color=usart_getchar(EXAMPLE_USART)<<8;
800042d8:	fe 73 14 00 	mov	r3,-60416
800042dc:	c5 38       	rjmp	80004382 <recibirImagen+0xb6>
800042de:	06 9c       	mov	r12,r3
800042e0:	f0 1f 00 35 	mcall	800043b4 <recibirImagen+0xe8>
800042e4:	a9 6c       	lsl	r12,0x8
800042e6:	ef dc b0 10 	bfexts	r7,r12,0x0,0x10
				color+=usart_getchar(EXAMPLE_USART);
800042ea:	06 9c       	mov	r12,r3
800042ec:	f0 1f 00 32 	mcall	800043b4 <recibirImagen+0xe8>
800042f0:	f8 07 00 07 	add	r7,r12,r7
800042f4:	5c 87       	casts.h	r7
800042f6:	0c 94       	mov	r4,r6
				et024006_DrawPixel(j,i,color);
800042f8:	0e 95       	mov	r5,r7
800042fa:	5c 75       	castu.h	r5
800042fc:	0a 9a       	mov	r10,r5
800042fe:	02 9b       	mov	r11,r1
80004300:	0c 9c       	mov	r12,r6
80004302:	f0 1f 00 2e 	mcall	800043b8 <recibirImagen+0xec>
				imagen[d++]=color;
80004306:	ec 02 00 08 	add	r8,r6,r2
8000430a:	5c 78       	castu.h	r8
8000430c:	fa ca cd f8 	sub	r10,sp,-12808
80004310:	f4 08 00 18 	add	r8,r10,r8<<0x1
80004314:	f1 57 ce 00 	st.h	r8[-12800],r7
				r=color & 0x001F;
				g=(color>>6) & 0x001F;
				b=(color>>11) & 0x001F;
				color_gray=(   (((r+g+b)/3)<<11) + (((r+g+b)/3)<<6) + ((r+g+b)/3));
80004318:	ea 08 16 0b 	lsr	r8,r5,0xb
8000431c:	ef d7 c0 05 	bfextu	r7,r7,0x0,0x5
80004320:	f0 07 00 07 	add	r7,r8,r7
80004324:	eb d5 c0 c5 	bfextu	r5,r5,0x6,0x5
80004328:	0a 07       	add	r7,r5
8000432a:	e0 6a 55 56 	mov	r10,21846
8000432e:	ea 1a 55 55 	orh	r10,0x5555
80004332:	ee 0a 04 48 	muls.d	r8,r7,r10
80004336:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
				et024006_DrawPixel(j,i+image_Y,color_gray);
8000433a:	10 99       	mov	r9,r8
8000433c:	f2 0a 15 0b 	lsl	r10,r9,0xb
80004340:	a7 69       	lsl	r9,0x6
80004342:	f4 09 00 09 	add	r9,r10,r9
80004346:	f2 08 00 08 	add	r8,r9,r8
8000434a:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
8000434e:	00 9b       	mov	r11,r0
80004350:	0c 9c       	mov	r12,r6
80004352:	f0 1f 00 1a 	mcall	800043b8 <recibirImagen+0xec>
				if(((r+g+b)/3)>15)
80004356:	e0 47 00 2f 	cp.w	r7,47
8000435a:	f9 b7 09 ff 	movgt	r7,-1
8000435e:	f9 b7 0a 00 	movle	r7,0
				}
				else
				{
					color_bw=BLACK;
				}
				et024006_DrawPixel(j,i+2*image_Y,color_bw);
80004362:	0e 9a       	mov	r10,r7
80004364:	5c 7a       	castu.h	r10
80004366:	40 0b       	lddsp	r11,sp[0x0]
80004368:	0c 9c       	mov	r12,r6
8000436a:	f0 1f 00 14 	mcall	800043b8 <recibirImagen+0xec>
		uint16_t color;
		uint16_t d=0;

		for(i=0; i<image_Y; i++)
		{
			for(j=0; j<image_X;j++)
8000436e:	2f f6       	sub	r6,-1
80004370:	e0 46 00 50 	cp.w	r6,80
80004374:	cb 51       	brne	800042de <recibirImagen+0x12>
80004376:	2b 02       	sub	r2,-80
80004378:	5c 82       	casts.h	r2
		uint16_t color_bw;
		uint16_t color_gray;
		uint16_t color;
		uint16_t d=0;

		for(i=0; i<image_Y; i++)
8000437a:	2f f1       	sub	r1,-1
8000437c:	e0 41 00 50 	cp.w	r1,80
80004380:	c0 80       	breq	80004390 <recibirImagen+0xc4>
80004382:	30 06       	mov	r6,0
				imagen[d++]=color;
				r=color & 0x001F;
				g=(color>>6) & 0x001F;
				b=(color>>11) & 0x001F;
				color_gray=(   (((r+g+b)/3)<<11) + (((r+g+b)/3)<<6) + ((r+g+b)/3));
				et024006_DrawPixel(j,i+image_Y,color_gray);
80004384:	e2 c0 ff b0 	sub	r0,r1,-80
				}
				else
				{
					color_bw=BLACK;
				}
				et024006_DrawPixel(j,i+2*image_Y,color_bw);
80004388:	e2 c9 ff 60 	sub	r9,r1,-160
8000438c:	50 09       	stdsp	sp[0x0],r9
8000438e:	ca 8b       	rjmp	800042de <recibirImagen+0x12>
				
			}
		
			
		}
		usart_write_line(EXAMPLE_USART, "Escribiendo a SD\n");
80004390:	48 bb       	lddpc	r11,800043bc <recibirImagen+0xf0>
80004392:	fe 7c 14 00 	mov	r12,-60416
80004396:	f0 1f 00 0b 	mcall	800043c0 <recibirImagen+0xf4>
		saveImage(&imagen[0],sector);
8000439a:	40 1b       	lddsp	r11,sp[0x4]
8000439c:	fa cc ff f8 	sub	r12,sp,-8
800043a0:	f0 1f 00 09 	mcall	800043c4 <recibirImagen+0xf8>
		usart_write_line(EXAMPLE_USART, "Imagen recibida\n");
800043a4:	48 9b       	lddpc	r11,800043c8 <recibirImagen+0xfc>
800043a6:	fe 7c 14 00 	mov	r12,-60416
800043aa:	f0 1f 00 06 	mcall	800043c0 <recibirImagen+0xf4>
}
800043ae:	fe 3d cd f8 	sub	sp,-12808
800043b2:	d8 32       	popm	r0-r7,pc
800043b4:	80 00       	ld.sh	r0,r0[0x0]
800043b6:	3f 40       	mov	r0,-12
800043b8:	80 00       	ld.sh	r0,r0[0x0]
800043ba:	20 58       	sub	r8,5
800043bc:	80 00       	ld.sh	r0,r0[0x0]
800043be:	b8 bc       	st.b	r12[0x3],r12
800043c0:	80 00       	ld.sh	r0,r0[0x0]
800043c2:	3f 6c       	mov	r12,-10
800043c4:	80 00       	ld.sh	r0,r0[0x0]
800043c6:	41 08       	lddsp	r8,sp[0x40]
800043c8:	80 00       	ld.sh	r0,r0[0x0]
800043ca:	b8 d0       	st.b	r12[0x5],r0

800043cc <CLR_disp>:




void CLR_disp(void)
{
800043cc:	d4 01       	pushm	lr
	// Clear the display i.e. make it black
	et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
800043ce:	30 08       	mov	r8,0
800043d0:	e0 69 00 f0 	mov	r9,240
800043d4:	e0 6a 01 40 	mov	r10,320
800043d8:	10 9b       	mov	r11,r8
800043da:	10 9c       	mov	r12,r8
800043dc:	f0 1f 00 02 	mcall	800043e4 <CLR_disp+0x18>
}
800043e0:	d8 02       	popm	pc
800043e2:	00 00       	add	r0,r0
800043e4:	80 00       	ld.sh	r0,r0[0x0]
800043e6:	23 4c       	sub	r12,52

800043e8 <cronometro>:
	
	
}


void cronometro(void){
800043e8:	d4 31       	pushm	r0-r7,lr
800043ea:	20 5d       	sub	sp,20
	
	#define POSX_CRON 120
	#define POSY_CRON 80
	
	char disp[20];
	sprintf(disp,"%d: %d: %d: %d",hor,minu,seg,mil);
800043ec:	4e 28       	lddpc	r8,80004574 <cronometro+0x18c>
800043ee:	70 08       	ld.w	r8,r8[0x0]
800043f0:	1a d8       	st.w	--sp,r8
800043f2:	4e 28       	lddpc	r8,80004578 <cronometro+0x190>
800043f4:	70 08       	ld.w	r8,r8[0x0]
800043f6:	1a d8       	st.w	--sp,r8
800043f8:	4e 18       	lddpc	r8,8000457c <cronometro+0x194>
800043fa:	70 08       	ld.w	r8,r8[0x0]
800043fc:	1a d8       	st.w	--sp,r8
800043fe:	4e 18       	lddpc	r8,80004580 <cronometro+0x198>
80004400:	70 08       	ld.w	r8,r8[0x0]
80004402:	1a d8       	st.w	--sp,r8
80004404:	4e 0b       	lddpc	r11,80004584 <cronometro+0x19c>
80004406:	fa cc ff f0 	sub	r12,sp,-16
8000440a:	f0 1f 00 60 	mcall	80004588 <cronometro+0x1a0>
	
	et024006_PrintString("C R O N O M E T R O \n\n     Press Enter \n       to Start", (const unsigned char *)&FONT8x16, 80, 5, BLUE, -1);
8000440e:	3f f7       	mov	r7,-1
80004410:	1a d7       	st.w	--sp,r7
80004412:	31 f8       	mov	r8,31
80004414:	30 59       	mov	r9,5
80004416:	35 0a       	mov	r10,80
80004418:	4d db       	lddpc	r11,8000458c <cronometro+0x1a4>
8000441a:	4d ec       	lddpc	r12,80004590 <cronometro+0x1a8>
8000441c:	f0 1f 00 5e 	mcall	80004594 <cronometro+0x1ac>
	
	et024006_PrintString("Press Enter \n to Stop \n\n Press Up \n to Reset", (const unsigned char *)&FONT8x16, 120, 120, BLUE, -1);
80004420:	1a d7       	st.w	--sp,r7
80004422:	31 f8       	mov	r8,31
80004424:	37 89       	mov	r9,120
80004426:	12 9a       	mov	r10,r9
80004428:	4d 9b       	lddpc	r11,8000458c <cronometro+0x1a4>
8000442a:	4d cc       	lddpc	r12,80004598 <cronometro+0x1b0>
8000442c:	f0 1f 00 5a 	mcall	80004594 <cronometro+0x1ac>
	
	if (resetTimer)
80004430:	4d b8       	lddpc	r8,8000459c <cronometro+0x1b4>
80004432:	70 08       	ld.w	r8,r8[0x0]
80004434:	2f ad       	sub	sp,-24
80004436:	58 08       	cp.w	r8,0
80004438:	c2 90       	breq	8000448a <cronometro+0xa2>
	{
		mil=0;
8000443a:	4c f6       	lddpc	r6,80004574 <cronometro+0x18c>
8000443c:	30 07       	mov	r7,0
8000443e:	8d 07       	st.w	r6[0x0],r7
		seg=0;
80004440:	4c e5       	lddpc	r5,80004578 <cronometro+0x190>
80004442:	8b 07       	st.w	r5[0x0],r7
		minu=0;
80004444:	4c e4       	lddpc	r4,8000457c <cronometro+0x194>
80004446:	89 07       	st.w	r4[0x0],r7
		hor=0;
80004448:	4c e3       	lddpc	r3,80004580 <cronometro+0x198>
8000444a:	87 07       	st.w	r3[0x0],r7
		resetTimer=0;
8000444c:	4d 48       	lddpc	r8,8000459c <cronometro+0x1b4>
8000444e:	91 07       	st.w	r8[0x0],r7
		et024006_DrawFilledRect(POSX_CRON,POSY_CRON,120,40, BLACK);
80004450:	0e 98       	mov	r8,r7
80004452:	32 89       	mov	r9,40
80004454:	37 8a       	mov	r10,120
80004456:	35 0b       	mov	r11,80
80004458:	14 9c       	mov	r12,r10
8000445a:	f0 1f 00 52 	mcall	800045a0 <cronometro+0x1b8>
		sprintf(disp,"%d: %d: %d: %d",hor,minu,seg,mil);
8000445e:	1a 92       	mov	r2,sp
80004460:	6c 08       	ld.w	r8,r6[0x0]
80004462:	1a d8       	st.w	--sp,r8
80004464:	6a 08       	ld.w	r8,r5[0x0]
80004466:	1a d8       	st.w	--sp,r8
80004468:	68 08       	ld.w	r8,r4[0x0]
8000446a:	1a d8       	st.w	--sp,r8
8000446c:	66 08       	ld.w	r8,r3[0x0]
8000446e:	1a d8       	st.w	--sp,r8
80004470:	4c 5b       	lddpc	r11,80004584 <cronometro+0x19c>
80004472:	04 9c       	mov	r12,r2
80004474:	f0 1f 00 45 	mcall	80004588 <cronometro+0x1a0>
		et024006_PrintString(disp, (const unsigned char *)&FONT8x16, POSX_CRON, POSY_CRON, BLUE, BLACK);
80004478:	1a d7       	st.w	--sp,r7
8000447a:	31 f8       	mov	r8,31
8000447c:	35 09       	mov	r9,80
8000447e:	37 8a       	mov	r10,120
80004480:	4c 3b       	lddpc	r11,8000458c <cronometro+0x1a4>
80004482:	04 9c       	mov	r12,r2
80004484:	f0 1f 00 44 	mcall	80004594 <cronometro+0x1ac>
80004488:	2f bd       	sub	sp,-20
	}
	
	
	
	if (tc_tick == 500)
8000448a:	4c 78       	lddpc	r8,800045a4 <cronometro+0x1bc>
8000448c:	70 08       	ld.w	r8,r8[0x0]
8000448e:	e0 48 01 f4 	cp.w	r8,500
80004492:	c6 21       	brne	80004556 <cronometro+0x16e>
	{
		et024006_DrawFilledRect(80,80,120,40, BLACK);
80004494:	30 08       	mov	r8,0
80004496:	32 89       	mov	r9,40
80004498:	37 8a       	mov	r10,120
8000449a:	35 0b       	mov	r11,80
8000449c:	16 9c       	mov	r12,r11
8000449e:	f0 1f 00 41 	mcall	800045a0 <cronometro+0x1b8>
		et024006_PrintString(disp, (const unsigned char *)&FONT8x16, POSX_CRON, POSY_CRON, BLUE, -1);
800044a2:	3f f8       	mov	r8,-1
800044a4:	1a d8       	st.w	--sp,r8
800044a6:	31 f8       	mov	r8,31
800044a8:	35 09       	mov	r9,80
800044aa:	37 8a       	mov	r10,120
800044ac:	4b 8b       	lddpc	r11,8000458c <cronometro+0x1a4>
800044ae:	fa cc ff fc 	sub	r12,sp,-4
800044b2:	f0 1f 00 39 	mcall	80004594 <cronometro+0x1ac>
800044b6:	2f fd       	sub	sp,-4
800044b8:	c4 f8       	rjmp	80004556 <cronometro+0x16e>
	}
		

	while (go)
	{
		if ( tc_tick % 10 ==0 )//cada 10
800044ba:	6c 08       	ld.w	r8,r6[0x0]
800044bc:	f0 05 06 4a 	mulu.d	r10,r8,r5
800044c0:	f6 09 16 03 	lsr	r9,r11,0x3
800044c4:	f2 09 00 29 	add	r9,r9,r9<<0x2
800044c8:	f0 09 01 18 	sub	r8,r8,r9<<0x1
800044cc:	c4 f1       	brne	8000456a <cronometro+0x182>
		{
			mil++;
800044ce:	68 08       	ld.w	r8,r4[0x0]
800044d0:	2f f8       	sub	r8,-1
800044d2:	89 08       	st.w	r4[0x0],r8
			if (mil>=100)
800044d4:	e0 48 00 63 	cp.w	r8,99
800044d8:	e0 8a 00 1e 	brle	80004514 <cronometro+0x12c>
			{
				mil=0;
800044dc:	89 03       	st.w	r4[0x0],r3
				seg++;
800044de:	4a 79       	lddpc	r9,80004578 <cronometro+0x190>
800044e0:	72 08       	ld.w	r8,r9[0x0]
800044e2:	2f f8       	sub	r8,-1
800044e4:	93 08       	st.w	r9[0x0],r8
				if (seg>=60)
800044e6:	e0 48 00 3b 	cp.w	r8,59
800044ea:	e0 8a 00 15 	brle	80004514 <cronometro+0x12c>
				{
					seg=0;
800044ee:	93 03       	st.w	r9[0x0],r3
					minu++;
800044f0:	4a 39       	lddpc	r9,8000457c <cronometro+0x194>
800044f2:	72 08       	ld.w	r8,r9[0x0]
800044f4:	2f f8       	sub	r8,-1
800044f6:	93 08       	st.w	r9[0x0],r8
					if (minu>=60)
800044f8:	e0 48 00 3b 	cp.w	r8,59
800044fc:	e0 8a 00 0c 	brle	80004514 <cronometro+0x12c>
					{
						minu=0;
80004500:	93 03       	st.w	r9[0x0],r3
						hor++;
80004502:	4a 09       	lddpc	r9,80004580 <cronometro+0x198>
80004504:	72 08       	ld.w	r8,r9[0x0]
80004506:	2f f8       	sub	r8,-1
80004508:	93 08       	st.w	r9[0x0],r8
						if (hor>=24)
						{
							hor=0;
8000450a:	59 78       	cp.w	r8,23
8000450c:	f2 08 17 90 	movgt	r8,r9
80004510:	f1 f3 9a 00 	st.wgt	r8[0x0],r3
						}
					}
				}
			}
			et024006_DrawFilledRect(POSX_CRON,POSY_CRON,110,20, BLACK);
80004514:	06 98       	mov	r8,r3
80004516:	31 49       	mov	r9,20
80004518:	36 ea       	mov	r10,110
8000451a:	02 9b       	mov	r11,r1
8000451c:	00 9c       	mov	r12,r0
8000451e:	f0 1f 00 21 	mcall	800045a0 <cronometro+0x1b8>
			sprintf(disp,"%d: %d: %d: %d",hor,minu,seg,mil);
80004522:	1a 92       	mov	r2,sp
80004524:	68 08       	ld.w	r8,r4[0x0]
80004526:	1a d8       	st.w	--sp,r8
80004528:	49 48       	lddpc	r8,80004578 <cronometro+0x190>
8000452a:	70 08       	ld.w	r8,r8[0x0]
8000452c:	1a d8       	st.w	--sp,r8
8000452e:	49 48       	lddpc	r8,8000457c <cronometro+0x194>
80004530:	70 08       	ld.w	r8,r8[0x0]
80004532:	1a d8       	st.w	--sp,r8
80004534:	49 38       	lddpc	r8,80004580 <cronometro+0x198>
80004536:	70 08       	ld.w	r8,r8[0x0]
80004538:	1a d8       	st.w	--sp,r8
8000453a:	49 3b       	lddpc	r11,80004584 <cronometro+0x19c>
8000453c:	04 9c       	mov	r12,r2
8000453e:	f0 1f 00 13 	mcall	80004588 <cronometro+0x1a0>
			et024006_PrintString(disp, (const unsigned char *)&FONT8x16, POSX_CRON, POSY_CRON, BLUE, BLACK);
80004542:	1a d3       	st.w	--sp,r3
80004544:	31 f8       	mov	r8,31
80004546:	02 99       	mov	r9,r1
80004548:	00 9a       	mov	r10,r0
8000454a:	49 1b       	lddpc	r11,8000458c <cronometro+0x1a4>
8000454c:	04 9c       	mov	r12,r2
8000454e:	f0 1f 00 12 	mcall	80004594 <cronometro+0x1ac>
80004552:	2f bd       	sub	sp,-20
80004554:	c0 b8       	rjmp	8000456a <cronometro+0x182>
		et024006_DrawFilledRect(80,80,120,40, BLACK);
		et024006_PrintString(disp, (const unsigned char *)&FONT8x16, POSX_CRON, POSY_CRON, BLUE, -1);
	}
		

	while (go)
80004556:	49 57       	lddpc	r7,800045a8 <cronometro+0x1c0>
	{
		if ( tc_tick % 10 ==0 )//cada 10
80004558:	49 36       	lddpc	r6,800045a4 <cronometro+0x1bc>
8000455a:	e0 65 cc cd 	mov	r5,52429
8000455e:	ea 15 cc cc 	orh	r5,0xcccc
		{
			mil++;
80004562:	48 54       	lddpc	r4,80004574 <cronometro+0x18c>
							hor=0;
						}
					}
				}
			}
			et024006_DrawFilledRect(POSX_CRON,POSY_CRON,110,20, BLACK);
80004564:	30 03       	mov	r3,0
80004566:	35 01       	mov	r1,80
80004568:	37 80       	mov	r0,120
		et024006_DrawFilledRect(80,80,120,40, BLACK);
		et024006_PrintString(disp, (const unsigned char *)&FONT8x16, POSX_CRON, POSY_CRON, BLUE, -1);
	}
		

	while (go)
8000456a:	6e 08       	ld.w	r8,r7[0x0]
8000456c:	58 08       	cp.w	r8,0
8000456e:	ca 61       	brne	800044ba <cronometro+0xd2>
	}
	
	
	
	
}
80004570:	2f bd       	sub	sp,-20
80004572:	d8 32       	popm	r0-r7,pc
80004574:	00 00       	add	r0,r0
80004576:	06 84       	andn	r4,r3
80004578:	00 00       	add	r0,r0
8000457a:	06 98       	mov	r8,r3
8000457c:	00 00       	add	r0,r0
8000457e:	06 a0       	st.w	r3++,r0
80004580:	00 00       	add	r0,r0
80004582:	06 74       	tst	r4,r3
80004584:	80 00       	ld.sh	r0,r0[0x0]
80004586:	b8 e4       	st.b	r12[0x6],r4
80004588:	80 00       	ld.sh	r0,r0[0x0]
8000458a:	5d dc       	*unknown*
8000458c:	80 00       	ld.sh	r0,r0[0x0]
8000458e:	ae 00       	st.h	r7[0x0],r0
80004590:	80 00       	ld.sh	r0,r0[0x0]
80004592:	b8 f4       	st.b	r12[0x7],r4
80004594:	80 00       	ld.sh	r0,r0[0x0]
80004596:	20 d0       	sub	r0,13
80004598:	80 00       	ld.sh	r0,r0[0x0]
8000459a:	b9 2c       	st.d	r12++,r12
8000459c:	00 00       	add	r0,r0
8000459e:	06 a4       	st.w	r3++,r4
800045a0:	80 00       	ld.sh	r0,r0[0x0]
800045a2:	23 4c       	sub	r12,52
800045a4:	00 00       	add	r0,r0
800045a6:	06 90       	mov	r0,r3
800045a8:	00 00       	add	r0,r0
800045aa:	06 9c       	mov	r12,r3

800045ac <verticalPrint>:





void verticalPrint(char *str,size_t size, uint16_t x, et024006_color_t color){
800045ac:	d4 31       	pushm	r0-r7,lr
800045ae:	20 1d       	sub	sp,4
800045b0:	18 96       	mov	r6,r12
800045b2:	16 95       	mov	r5,r11
	//imprime una string en vertical
	char str2[]={' ','\0'};
800045b4:	30 08       	mov	r8,0
800045b6:	ba 98       	st.b	sp[0x1],r8
800045b8:	30 07       	mov	r7,0
	uint16_t i=0;
	
	for (uint16_t y=0;y<230;y+=10)
	{
		str2[0]=str[i++];
		et024006_PrintString(str2, (const unsigned char *)&FONT8x8, x, y, color, -1);
800045ba:	e9 d9 c0 10 	bfextu	r4,r9,0x0,0x10
800045be:	e7 da c0 10 	bfextu	r3,r10,0x0,0x10
800045c2:	48 d2       	lddpc	r2,800045f4 <verticalPrint+0x48>
800045c4:	1a 91       	mov	r1,sp
800045c6:	3f f0       	mov	r0,-1
	char str2[]={' ','\0'};
	uint16_t i=0;
	
	for (uint16_t y=0;y<230;y+=10)
	{
		str2[0]=str[i++];
800045c8:	ec 07 07 08 	ld.ub	r8,r6[r7]
800045cc:	ba 88       	st.b	sp[0x0],r8
		et024006_PrintString(str2, (const unsigned char *)&FONT8x8, x, y, color, -1);
800045ce:	ee 07 00 29 	add	r9,r7,r7<<0x2
800045d2:	1a d0       	st.w	--sp,r0
800045d4:	08 98       	mov	r8,r4
800045d6:	a1 79       	lsl	r9,0x1
800045d8:	06 9a       	mov	r10,r3
800045da:	04 9b       	mov	r11,r2
800045dc:	02 9c       	mov	r12,r1
800045de:	f0 1f 00 07 	mcall	800045f8 <verticalPrint+0x4c>
800045e2:	2f f7       	sub	r7,-1
		if (i>=size)
800045e4:	2f fd       	sub	sp,-4
800045e6:	0e 35       	cp.w	r5,r7
800045e8:	e0 88 00 04 	brls	800045f0 <verticalPrint+0x44>
void verticalPrint(char *str,size_t size, uint16_t x, et024006_color_t color){
	//imprime una string en vertical
	char str2[]={' ','\0'};
	uint16_t i=0;
	
	for (uint16_t y=0;y<230;y+=10)
800045ec:	59 77       	cp.w	r7,23
800045ee:	ce d1       	brne	800045c8 <verticalPrint+0x1c>
		if (i>=size)
		{
			break;
		}
	}
}
800045f0:	2f fd       	sub	sp,-4
800045f2:	d8 32       	popm	r0-r7,pc
800045f4:	80 00       	ld.sh	r0,r0[0x0]
800045f6:	b4 10       	st.h	r10[0x2],r0
800045f8:	80 00       	ld.sh	r0,r0[0x0]
800045fa:	20 d0       	sub	r0,13

800045fc <PONG>:
	
}

int puntuacionMin = 0;
int puntuacionHor = 0;
void PONG(void){
800045fc:	d4 21       	pushm	r4-r7,lr
800045fe:	20 3d       	sub	sp,12
	int r=1;
	char disp[10];
	
	if (r==1)
	{
		puntuacionHor=horas;
80004600:	fe f8 02 e8 	ld.w	r8,pc[744]
80004604:	70 09       	ld.w	r9,r8[0x0]
80004606:	fe f8 02 e6 	ld.w	r8,pc[742]
8000460a:	91 09       	st.w	r8[0x0],r9
		puntuacionMin=minutos;
8000460c:	fe f8 02 e4 	ld.w	r8,pc[740]
80004610:	70 09       	ld.w	r9,r8[0x0]
80004612:	fe f8 02 e2 	ld.w	r8,pc[738]
80004616:	91 09       	st.w	r8[0x0],r9
		r=0;
	}
	
	
	et024006_DrawFilledCircle(BolitaX,BolitaY,5,BLACK,WHOLE);
80004618:	fe f7 02 e0 	ld.w	r7,pc[736]
8000461c:	fe f6 02 e0 	ld.w	r6,pc[736]
80004620:	e0 68 00 ff 	mov	r8,255
80004624:	30 09       	mov	r9,0
80004626:	30 5a       	mov	r10,5
80004628:	8e 9b       	ld.uh	r11,r7[0x2]
8000462a:	8c 9c       	ld.uh	r12,r6[0x2]
8000462c:	f0 1f 00 b5 	mcall	80004900 <PONG+0x304>
	BolitaX+=VelX;
80004630:	fe f8 02 d4 	ld.w	r8,pc[724]
80004634:	70 0c       	ld.w	r12,r8[0x0]
80004636:	6c 08       	ld.w	r8,r6[0x0]
80004638:	10 0c       	add	r12,r8
8000463a:	8d 0c       	st.w	r6[0x0],r12
	BolitaY+=VelY;
8000463c:	fe f8 02 cc 	ld.w	r8,pc[716]
80004640:	70 0b       	ld.w	r11,r8[0x0]
80004642:	6e 08       	ld.w	r8,r7[0x0]
80004644:	10 0b       	add	r11,r8
80004646:	8f 0b       	st.w	r7[0x0],r11
	et024006_DrawFilledCircle(BolitaX,BolitaY,5,WHITE,WHOLE);
80004648:	e0 68 00 ff 	mov	r8,255
8000464c:	e0 69 ff ff 	mov	r9,65535
80004650:	30 5a       	mov	r10,5
80004652:	5c 7b       	castu.h	r11
80004654:	5c 7c       	castu.h	r12
80004656:	f0 1f 00 ab 	mcall	80004900 <PONG+0x304>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000465a:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000465e:	e0 69 8c a0 	mov	r9,36000
80004662:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004666:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000466a:	14 38       	cp.w	r8,r10
8000466c:	e0 88 00 09 	brls	8000467e <PONG+0x82>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004670:	12 38       	cp.w	r8,r9
80004672:	fe 98 ff fa 	brls	80004666 <PONG+0x6a>
80004676:	12 3a       	cp.w	r10,r9
80004678:	e0 83 01 17 	brlo	800048a6 <PONG+0x2aa>
8000467c:	cf 5b       	rjmp	80004666 <PONG+0x6a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000467e:	12 38       	cp.w	r8,r9
80004680:	e0 8b 01 13 	brhi	800048a6 <PONG+0x2aa>
80004684:	12 3a       	cp.w	r10,r9
80004686:	e0 83 01 10 	brlo	800048a6 <PONG+0x2aa>
8000468a:	ce eb       	rjmp	80004666 <PONG+0x6a>
	delay_ms(3);
	
	et024006_DrawFilledRect(0,Barra1,10,40,BLACK);
	if ((BolitaX<160) & gana2)
	{
		Barra1 = BolitaY-20;
8000468c:	fe f8 02 6c 	ld.w	r8,pc[620]
80004690:	70 09       	ld.w	r9,r8[0x0]
80004692:	21 49       	sub	r9,20
80004694:	fe f8 02 78 	ld.w	r8,pc[632]
80004698:	91 09       	st.w	r8[0x0],r9
	}
	
	if (gana2==0)
8000469a:	fe f8 02 76 	ld.w	r8,pc[630]
8000469e:	70 08       	ld.w	r8,r8[0x0]
800046a0:	58 08       	cp.w	r8,0
800046a2:	c0 71       	brne	800046b0 <PONG+0xb4>
	{
		Barra1 = Barra2;
800046a4:	fe f8 02 70 	ld.w	r8,pc[624]
800046a8:	70 09       	ld.w	r9,r8[0x0]
800046aa:	fe f8 02 62 	ld.w	r8,pc[610]
800046ae:	91 09       	st.w	r8[0x0],r9
	}
	
	et024006_DrawFilledRect(0,Barra1,10,40,WHITE);
800046b0:	e0 68 ff ff 	mov	r8,65535
800046b4:	32 89       	mov	r9,40
800046b6:	30 aa       	mov	r10,10
800046b8:	fe fb 02 54 	ld.w	r11,pc[596]
800046bc:	96 9b       	ld.uh	r11,r11[0x2]
800046be:	30 0c       	mov	r12,0
800046c0:	f0 1f 00 96 	mcall	80004918 <PONG+0x31c>
	
	
	et024006_DrawFilledRect(310,Barra2,10,40,BLACK);
800046c4:	30 08       	mov	r8,0
800046c6:	32 89       	mov	r9,40
800046c8:	30 aa       	mov	r10,10
800046ca:	fe fb 02 4a 	ld.w	r11,pc[586]
800046ce:	96 9b       	ld.uh	r11,r11[0x2]
800046d0:	e0 6c 01 36 	mov	r12,310
800046d4:	f0 1f 00 91 	mcall	80004918 <PONG+0x31c>
	if ((BolitaX>160) & (gana1))
800046d8:	fe f8 02 44 	ld.w	r8,pc[580]
800046dc:	70 08       	ld.w	r8,r8[0x0]
800046de:	fe f9 02 1e 	ld.w	r9,pc[542]
800046e2:	72 09       	ld.w	r9,r9[0x0]
800046e4:	e0 49 00 a0 	cp.w	r9,160
800046e8:	5f b9       	srhi	r9
800046ea:	f3 e8 00 08 	and	r8,r9,r8
800046ee:	c0 80       	breq	800046fe <PONG+0x102>
	{
		Barra2 = BolitaY-20;
800046f0:	fe f8 02 08 	ld.w	r8,pc[520]
800046f4:	70 09       	ld.w	r9,r8[0x0]
800046f6:	21 49       	sub	r9,20
800046f8:	fe f8 02 1c 	ld.w	r8,pc[540]
800046fc:	91 09       	st.w	r8[0x0],r9
	}
	
	if (gana1==0)
800046fe:	fe f8 02 1e 	ld.w	r8,pc[542]
80004702:	70 08       	ld.w	r8,r8[0x0]
80004704:	58 08       	cp.w	r8,0
80004706:	c0 71       	brne	80004714 <PONG+0x118>
	{
		Barra2= Barra1;
80004708:	fe f8 02 04 	ld.w	r8,pc[516]
8000470c:	70 09       	ld.w	r9,r8[0x0]
8000470e:	fe f8 02 06 	ld.w	r8,pc[518]
80004712:	91 09       	st.w	r8[0x0],r9
	}
	
	
	et024006_DrawFilledRect(310,Barra2,10,40,WHITE);
80004714:	e0 68 ff ff 	mov	r8,65535
80004718:	32 89       	mov	r9,40
8000471a:	30 aa       	mov	r10,10
8000471c:	4f eb       	lddpc	r11,80004914 <PONG+0x318>
8000471e:	96 9b       	ld.uh	r11,r11[0x2]
80004720:	e0 6c 01 36 	mov	r12,310
80004724:	f0 1f 00 7d 	mcall	80004918 <PONG+0x31c>
	
	
	
	if ((BolitaX==320-13) &&   (Barra2>= BolitaY-20) && (Barra2+20<=BolitaY) )
80004728:	4f 58       	lddpc	r8,800048fc <PONG+0x300>
8000472a:	70 08       	ld.w	r8,r8[0x0]
8000472c:	e0 48 01 33 	cp.w	r8,307
80004730:	c1 01       	brne	80004750 <PONG+0x154>
80004732:	4f 28       	lddpc	r8,800048f8 <PONG+0x2fc>
80004734:	70 08       	ld.w	r8,r8[0x0]
80004736:	4f 89       	lddpc	r9,80004914 <PONG+0x318>
80004738:	72 09       	ld.w	r9,r9[0x0]
8000473a:	f0 ca 00 14 	sub	r10,r8,20
8000473e:	12 3a       	cp.w	r10,r9
80004740:	e0 8b 00 08 	brhi	80004750 <PONG+0x154>
80004744:	2e c9       	sub	r9,-20
80004746:	12 38       	cp.w	r8,r9
80004748:	c0 43       	brcs	80004750 <PONG+0x154>
	{
		VelX=-1;
8000474a:	3f f9       	mov	r9,-1
8000474c:	4e e8       	lddpc	r8,80004904 <PONG+0x308>
8000474e:	91 09       	st.w	r8[0x0],r9
		
	}
	
	
	
	if (BolitaY==240-13)
80004750:	4e a8       	lddpc	r8,800048f8 <PONG+0x2fc>
80004752:	70 08       	ld.w	r8,r8[0x0]
80004754:	e0 48 00 e3 	cp.w	r8,227
80004758:	c0 41       	brne	80004760 <PONG+0x164>
	{
		
		VelY=-1;
8000475a:	3f f9       	mov	r9,-1
8000475c:	4e b8       	lddpc	r8,80004908 <PONG+0x30c>
8000475e:	91 09       	st.w	r8[0x0],r9
		
		
		
	}
	
	if ((BolitaX==13) && (  (Barra1>=BolitaY-20) && (Barra1+20 <= BolitaY) ))
80004760:	4e 78       	lddpc	r8,800048fc <PONG+0x300>
80004762:	70 08       	ld.w	r8,r8[0x0]
80004764:	58 d8       	cp.w	r8,13
80004766:	c1 01       	brne	80004786 <PONG+0x18a>
80004768:	4e 48       	lddpc	r8,800048f8 <PONG+0x2fc>
8000476a:	70 08       	ld.w	r8,r8[0x0]
8000476c:	4e 89       	lddpc	r9,8000490c <PONG+0x310>
8000476e:	72 09       	ld.w	r9,r9[0x0]
80004770:	f0 ca 00 14 	sub	r10,r8,20
80004774:	12 3a       	cp.w	r10,r9
80004776:	e0 8b 00 08 	brhi	80004786 <PONG+0x18a>
8000477a:	2e c9       	sub	r9,-20
8000477c:	12 38       	cp.w	r8,r9
8000477e:	c0 43       	brcs	80004786 <PONG+0x18a>
	{
		VelX=1;
80004780:	30 19       	mov	r9,1
80004782:	4e 18       	lddpc	r8,80004904 <PONG+0x308>
80004784:	91 09       	st.w	r8[0x0],r9
	}
	
	if (BolitaY==5)
80004786:	4d d8       	lddpc	r8,800048f8 <PONG+0x2fc>
80004788:	70 08       	ld.w	r8,r8[0x0]
8000478a:	58 58       	cp.w	r8,5
8000478c:	c0 41       	brne	80004794 <PONG+0x198>
	{
		VelY=1;
8000478e:	30 19       	mov	r9,1
80004790:	4d e8       	lddpc	r8,80004908 <PONG+0x30c>
80004792:	91 09       	st.w	r8[0x0],r9
	}
	
	if (BolitaX >= 310)
80004794:	4d a8       	lddpc	r8,800048fc <PONG+0x300>
80004796:	70 0c       	ld.w	r12,r8[0x0]
80004798:	e0 4c 01 35 	cp.w	r12,309
8000479c:	e0 88 00 32 	brls	80004800 <PONG+0x204>
	{//si llega aqui, perdio el de minutos
		et024006_DrawFilledCircle(BolitaX,BolitaY,5,BLACK,WHOLE);
800047a0:	e0 68 00 ff 	mov	r8,255
800047a4:	30 09       	mov	r9,0
800047a6:	30 5a       	mov	r10,5
800047a8:	4d 4b       	lddpc	r11,800048f8 <PONG+0x2fc>
800047aa:	96 9b       	ld.uh	r11,r11[0x2]
800047ac:	5c 7c       	castu.h	r12
800047ae:	f0 1f 00 55 	mcall	80004900 <PONG+0x304>
		BolitaX=16;
800047b2:	31 09       	mov	r9,16
800047b4:	4d 28       	lddpc	r8,800048fc <PONG+0x300>
800047b6:	91 09       	st.w	r8[0x0],r9
		gana1=1;
800047b8:	30 19       	mov	r9,1
800047ba:	4d 98       	lddpc	r8,8000491c <PONG+0x320>
800047bc:	91 09       	st.w	r8[0x0],r9
		verticalPrint("SCORE",5,160,WHITE);
800047be:	e0 69 ff ff 	mov	r9,65535
800047c2:	e0 6a 00 a0 	mov	r10,160
800047c6:	30 5b       	mov	r11,5
800047c8:	4d 6c       	lddpc	r12,80004920 <PONG+0x324>
800047ca:	f0 1f 00 57 	mcall	80004924 <PONG+0x328>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800047ce:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800047d2:	e0 6a 8d 80 	mov	r10,36224
800047d6:	ea 1a 00 5b 	orh	r10,0x5b
800047da:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800047de:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800047e2:	14 38       	cp.w	r8,r10
800047e4:	e0 88 00 08 	brls	800047f4 <PONG+0x1f8>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800047e8:	12 38       	cp.w	r8,r9
800047ea:	fe 98 ff fa 	brls	800047de <PONG+0x1e2>
800047ee:	12 3a       	cp.w	r10,r9
800047f0:	c6 f3       	brcs	800048ce <PONG+0x2d2>
800047f2:	cf 6b       	rjmp	800047de <PONG+0x1e2>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800047f4:	12 38       	cp.w	r8,r9
800047f6:	e0 8b 00 6c 	brhi	800048ce <PONG+0x2d2>
800047fa:	12 3a       	cp.w	r10,r9
800047fc:	c6 93       	brcs	800048ce <PONG+0x2d2>
800047fe:	cf 0b       	rjmp	800047de <PONG+0x1e2>
		sprintf(disp,"%d",puntuacionMin);
		et024006_DrawFilledRect(POSX_COUNTER1,POSY_COUNTER1,10,10, BLACK);
		et024006_PrintString(disp,(const unsigned char *)&FONT8x16, POSX_COUNTER1, POSY_COUNTER1, WHITE, BLACK);*/
	}
	
	if (BolitaX <= 12)
80004800:	4b f8       	lddpc	r8,800048fc <PONG+0x300>
80004802:	70 0c       	ld.w	r12,r8[0x0]
80004804:	58 cc       	cp.w	r12,12
80004806:	e0 8b 00 19 	brhi	80004838 <PONG+0x23c>
	{//si llega aqui, perdio el de horas
		et024006_DrawFilledCircle(BolitaX,BolitaY,5,BLACK,WHOLE);
8000480a:	e0 68 00 ff 	mov	r8,255
8000480e:	30 09       	mov	r9,0
80004810:	30 5a       	mov	r10,5
80004812:	4b ab       	lddpc	r11,800048f8 <PONG+0x2fc>
80004814:	96 9b       	ld.uh	r11,r11[0x2]
80004816:	5c 7c       	castu.h	r12
80004818:	f0 1f 00 3a 	mcall	80004900 <PONG+0x304>
		BolitaX=310;
8000481c:	e0 69 01 36 	mov	r9,310
80004820:	4b 78       	lddpc	r8,800048fc <PONG+0x300>
80004822:	91 09       	st.w	r8[0x0],r9
		VelX = -1;
80004824:	3f f9       	mov	r9,-1
80004826:	4b 88       	lddpc	r8,80004904 <PONG+0x308>
80004828:	91 09       	st.w	r8[0x0],r9
		gana2=1;
8000482a:	30 19       	mov	r9,1
8000482c:	4b 98       	lddpc	r8,80004910 <PONG+0x314>
8000482e:	91 09       	st.w	r8[0x0],r9
		puntuacionHor++;
80004830:	4a f8       	lddpc	r8,800048ec <PONG+0x2f0>
80004832:	70 09       	ld.w	r9,r8[0x0]
80004834:	2f f9       	sub	r9,-1
80004836:	91 09       	st.w	r8[0x0],r9
	
	
	
	//puntuacionHor = horas;
	//puntuacionMin = minutos;
	sprintf(disp,"%d",puntuacionHor);
80004838:	4b c5       	lddpc	r5,80004928 <PONG+0x32c>
8000483a:	1a 97       	mov	r7,sp
8000483c:	4a c8       	lddpc	r8,800048ec <PONG+0x2f0>
8000483e:	70 08       	ld.w	r8,r8[0x0]
80004840:	1a d8       	st.w	--sp,r8
80004842:	0a 9b       	mov	r11,r5
80004844:	0e 9c       	mov	r12,r7
80004846:	f0 1f 00 3a 	mcall	8000492c <PONG+0x330>
	et024006_DrawFilledRect(POSX_COUNTER2,POSY_COUNTER2,10,10, BLACK);
8000484a:	30 08       	mov	r8,0
8000484c:	30 a9       	mov	r9,10
8000484e:	12 9a       	mov	r10,r9
80004850:	31 4b       	mov	r11,20
80004852:	32 8c       	mov	r12,40
80004854:	f0 1f 00 31 	mcall	80004918 <PONG+0x31c>
	et024006_PrintString(disp,(const unsigned char *)&FONT8x16, POSX_COUNTER2, POSY_COUNTER2, WHITE, BLACK);
80004858:	4b 64       	lddpc	r4,80004930 <PONG+0x334>
8000485a:	30 06       	mov	r6,0
8000485c:	1a d6       	st.w	--sp,r6
8000485e:	e0 68 ff ff 	mov	r8,65535
80004862:	31 49       	mov	r9,20
80004864:	32 8a       	mov	r10,40
80004866:	08 9b       	mov	r11,r4
80004868:	0e 9c       	mov	r12,r7
8000486a:	f0 1f 00 33 	mcall	80004934 <PONG+0x338>
	
	
	
	sprintf(disp,"%d",puntuacionMin);
8000486e:	4a 28       	lddpc	r8,800048f4 <PONG+0x2f8>
80004870:	70 08       	ld.w	r8,r8[0x0]
80004872:	1a d8       	st.w	--sp,r8
80004874:	0a 9b       	mov	r11,r5
80004876:	0e 9c       	mov	r12,r7
80004878:	f0 1f 00 2d 	mcall	8000492c <PONG+0x330>
	et024006_DrawFilledRect(POSX_COUNTER1,POSY_COUNTER1,10,10, BLACK);
8000487c:	0c 98       	mov	r8,r6
8000487e:	30 a9       	mov	r9,10
80004880:	12 9a       	mov	r10,r9
80004882:	31 4b       	mov	r11,20
80004884:	e0 6c 01 18 	mov	r12,280
80004888:	f0 1f 00 24 	mcall	80004918 <PONG+0x31c>
	et024006_PrintString(disp,(const unsigned char *)&FONT8x16, POSX_COUNTER1, POSY_COUNTER1, WHITE, BLACK);
8000488c:	1a d6       	st.w	--sp,r6
8000488e:	e0 68 ff ff 	mov	r8,65535
80004892:	31 49       	mov	r9,20
80004894:	e0 6a 01 18 	mov	r10,280
80004898:	08 9b       	mov	r11,r4
8000489a:	0e 9c       	mov	r12,r7
8000489c:	f0 1f 00 26 	mcall	80004934 <PONG+0x338>
}
800048a0:	2f cd       	sub	sp,-16
800048a2:	2f dd       	sub	sp,-12
800048a4:	d8 22       	popm	r4-r7,pc
	BolitaX+=VelX;
	BolitaY+=VelY;
	et024006_DrawFilledCircle(BolitaX,BolitaY,5,WHITE,WHOLE);
	delay_ms(3);
	
	et024006_DrawFilledRect(0,Barra1,10,40,BLACK);
800048a6:	30 08       	mov	r8,0
800048a8:	32 89       	mov	r9,40
800048aa:	30 aa       	mov	r10,10
800048ac:	49 8b       	lddpc	r11,8000490c <PONG+0x310>
800048ae:	96 9b       	ld.uh	r11,r11[0x2]
800048b0:	10 9c       	mov	r12,r8
800048b2:	f0 1f 00 1a 	mcall	80004918 <PONG+0x31c>
	if ((BolitaX<160) & gana2)
800048b6:	49 78       	lddpc	r8,80004910 <PONG+0x314>
800048b8:	70 08       	ld.w	r8,r8[0x0]
800048ba:	49 19       	lddpc	r9,800048fc <PONG+0x300>
800048bc:	72 09       	ld.w	r9,r9[0x0]
800048be:	e0 49 00 9f 	cp.w	r9,159
800048c2:	5f 89       	srls	r9
800048c4:	f3 e8 00 08 	and	r8,r9,r8
800048c8:	fe 91 fe e2 	brne	8000468c <PONG+0x90>
800048cc:	ce 7a       	rjmp	8000469a <PONG+0x9e>
		et024006_DrawFilledCircle(BolitaX,BolitaY,5,BLACK,WHOLE);
		BolitaX=16;
		gana1=1;
		verticalPrint("SCORE",5,160,WHITE);
		delay_ms(500);
		et024006_DrawFilledRect(160,0,10,50,BLACK);
800048ce:	30 08       	mov	r8,0
800048d0:	33 29       	mov	r9,50
800048d2:	30 aa       	mov	r10,10
800048d4:	10 9b       	mov	r11,r8
800048d6:	e0 6c 00 a0 	mov	r12,160
800048da:	f0 1f 00 10 	mcall	80004918 <PONG+0x31c>
		puntuacionMin++;
800048de:	48 68       	lddpc	r8,800048f4 <PONG+0x2f8>
800048e0:	70 09       	ld.w	r9,r8[0x0]
800048e2:	2f f9       	sub	r9,-1
800048e4:	91 09       	st.w	r8[0x0],r9
800048e6:	c8 db       	rjmp	80004800 <PONG+0x204>
800048e8:	00 00       	add	r0,r0
800048ea:	06 80       	andn	r0,r3
800048ec:	00 00       	add	r0,r0
800048ee:	06 78       	tst	r8,r3
800048f0:	00 00       	add	r0,r0
800048f2:	06 70       	tst	r0,r3
800048f4:	00 00       	add	r0,r0
800048f6:	06 7c       	tst	r12,r3
800048f8:	00 00       	add	r0,r0
800048fa:	00 24       	rsub	r4,r0
800048fc:	00 00       	add	r0,r0
800048fe:	00 18       	sub	r8,r0
80004900:	80 00       	ld.sh	r0,r0[0x0]
80004902:	23 a8       	sub	r8,58
80004904:	00 00       	add	r0,r0
80004906:	00 08       	add	r8,r0
80004908:	00 00       	add	r0,r0
8000490a:	00 14       	sub	r4,r0
8000490c:	00 00       	add	r0,r0
8000490e:	00 1c       	sub	r12,r0
80004910:	00 00       	add	r0,r0
80004912:	00 10       	sub	r0,r0
80004914:	00 00       	add	r0,r0
80004916:	00 48       	or	r8,r0
80004918:	80 00       	ld.sh	r0,r0[0x0]
8000491a:	23 4c       	sub	r12,52
8000491c:	00 00       	add	r0,r0
8000491e:	00 20       	rsub	r0,r0
80004920:	80 00       	ld.sh	r0,r0[0x0]
80004922:	b9 5c       	asr	r12,0x19
80004924:	80 00       	ld.sh	r0,r0[0x0]
80004926:	45 ac       	lddsp	r12,sp[0x168]
80004928:	80 00       	ld.sh	r0,r0[0x0]
8000492a:	b8 f0       	st.b	r12[0x7],r0
8000492c:	80 00       	ld.sh	r0,r0[0x0]
8000492e:	5d dc       	*unknown*
80004930:	80 00       	ld.sh	r0,r0[0x0]
80004932:	ae 00       	st.h	r7[0x0],r0
80004934:	80 00       	ld.sh	r0,r0[0x0]
80004936:	20 d0       	sub	r0,13

80004938 <debounce2>:
	}
}



uint32_t debounce2( uint32_t GPIO_PIN ){//regresar se presiono el boton o no
80004938:	eb cd 40 80 	pushm	r7,lr
8000493c:	18 97       	mov	r7,r12
	if(gpio_get_pin_value(GPIO_PIN)==1){// se presiono el boton?, sino salir de la funcion
8000493e:	f0 1f 00 22 	mcall	800049c4 <debounce2+0x8c>
80004942:	c3 50       	breq	800049ac <debounce2+0x74>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004944:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004948:	e0 79 d4 c0 	mov	r9,120000
8000494c:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004950:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004954:	14 38       	cp.w	r8,r10
80004956:	e0 88 00 08 	brls	80004966 <debounce2+0x2e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000495a:	12 38       	cp.w	r8,r9
8000495c:	fe 98 ff fa 	brls	80004950 <debounce2+0x18>
80004960:	12 3a       	cp.w	r10,r9
80004962:	c2 73       	brcs	800049b0 <debounce2+0x78>
80004964:	cf 6b       	rjmp	80004950 <debounce2+0x18>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004966:	12 38       	cp.w	r8,r9
80004968:	e0 8b 00 24 	brhi	800049b0 <debounce2+0x78>
8000496c:	12 3a       	cp.w	r10,r9
8000496e:	c2 13       	brcs	800049b0 <debounce2+0x78>
80004970:	cf 0b       	rjmp	80004950 <debounce2+0x18>
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==0){//Si ya se libero, es ruido, salir sin hacer nada
			goto salir;
		}
		espera://espera a que suelte el botn
		while (gpio_get_pin_value(GPIO_PIN)==1){}
80004972:	0e 9c       	mov	r12,r7
80004974:	f0 1f 00 14 	mcall	800049c4 <debounce2+0x8c>
80004978:	cf d1       	brne	80004972 <debounce2+0x3a>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000497a:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000497e:	e0 79 d4 c0 	mov	r9,120000
80004982:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004986:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000498a:	14 38       	cp.w	r8,r10
8000498c:	e0 88 00 08 	brls	8000499c <debounce2+0x64>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004990:	12 38       	cp.w	r8,r9
80004992:	fe 98 ff fa 	brls	80004986 <debounce2+0x4e>
80004996:	12 3a       	cp.w	r10,r9
80004998:	c1 13       	brcs	800049ba <debounce2+0x82>
8000499a:	cf 6b       	rjmp	80004986 <debounce2+0x4e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000499c:	12 38       	cp.w	r8,r9
8000499e:	e0 8b 00 0e 	brhi	800049ba <debounce2+0x82>
800049a2:	12 3a       	cp.w	r10,r9
800049a4:	c0 b3       	brcs	800049ba <debounce2+0x82>
800049a6:	cf 0b       	rjmp	80004986 <debounce2+0x4e>
800049a8:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
800049ac:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0


uint32_t debounce2( uint32_t GPIO_PIN ){//regresar se presiono el boton o no
	if(gpio_get_pin_value(GPIO_PIN)==1){// se presiono el boton?, sino salir de la funcion
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==0){//Si ya se libero, es ruido, salir sin hacer nada
800049b0:	0e 9c       	mov	r12,r7
800049b2:	f0 1f 00 05 	mcall	800049c4 <debounce2+0x8c>
800049b6:	cd e1       	brne	80004972 <debounce2+0x3a>
800049b8:	cf ab       	rjmp	800049ac <debounce2+0x74>
			goto salir;
		}
		espera://espera a que suelte el botn
		while (gpio_get_pin_value(GPIO_PIN)==1){}
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==1) {//si ya lo presiono otra vez , es ruido, regresa a esperar
800049ba:	0e 9c       	mov	r12,r7
800049bc:	f0 1f 00 02 	mcall	800049c4 <debounce2+0x8c>
800049c0:	cd 91       	brne	80004972 <debounce2+0x3a>
800049c2:	cf 3b       	rjmp	800049a8 <debounce2+0x70>
800049c4:	80 00       	ld.sh	r0,r0[0x0]
800049c6:	36 f4       	mov	r4,111

800049c8 <reloj>:
	}
	salir:
	return 0;
}

void reloj(void){
800049c8:	d4 31       	pushm	r0-r7,lr
800049ca:	20 5d       	sub	sp,20
	//static int lastSegundos;
	char disp[20];
	sprintf(disp,"%d: %d: %d",horas,minutos,segundos);
800049cc:	4c e8       	lddpc	r8,80004b04 <reloj+0x13c>
800049ce:	70 0a       	ld.w	r10,r8[0x0]
800049d0:	4c e8       	lddpc	r8,80004b08 <reloj+0x140>
800049d2:	70 09       	ld.w	r9,r8[0x0]
800049d4:	4c e8       	lddpc	r8,80004b0c <reloj+0x144>
800049d6:	70 08       	ld.w	r8,r8[0x0]
800049d8:	1a da       	st.w	--sp,r10
800049da:	1a d9       	st.w	--sp,r9
800049dc:	1a d8       	st.w	--sp,r8
800049de:	4c db       	lddpc	r11,80004b10 <reloj+0x148>
800049e0:	fa cc ff f4 	sub	r12,sp,-12
800049e4:	f0 1f 00 4c 	mcall	80004b14 <reloj+0x14c>
	
	
	
	if (tc_tick == 500)//cada 500ms refresca la pantall
800049e8:	4c c8       	lddpc	r8,80004b18 <reloj+0x150>
800049ea:	70 08       	ld.w	r8,r8[0x0]
800049ec:	2f dd       	sub	sp,-12
800049ee:	e0 48 01 f4 	cp.w	r8,500
800049f2:	c7 01       	brne	80004ad2 <reloj+0x10a>
	{
		et024006_DrawFilledRect(80,50,80,40, BLACK);
800049f4:	30 08       	mov	r8,0
800049f6:	32 89       	mov	r9,40
800049f8:	35 0a       	mov	r10,80
800049fa:	33 2b       	mov	r11,50
800049fc:	14 9c       	mov	r12,r10
800049fe:	f0 1f 00 48 	mcall	80004b1c <reloj+0x154>
		et024006_PrintString(disp, (const unsigned char *)&FONT8x16, 80, 50, BLUE, -1);
80004a02:	3f f8       	mov	r8,-1
80004a04:	1a d8       	st.w	--sp,r8
80004a06:	31 f8       	mov	r8,31
80004a08:	33 29       	mov	r9,50
80004a0a:	35 0a       	mov	r10,80
80004a0c:	4c 5b       	lddpc	r11,80004b20 <reloj+0x158>
80004a0e:	fa cc ff fc 	sub	r12,sp,-4
80004a12:	f0 1f 00 45 	mcall	80004b24 <reloj+0x15c>
80004a16:	2f fd       	sub	sp,-4
80004a18:	c5 d8       	rjmp	80004ad2 <reloj+0x10a>
	}
	while(enter)
	{
		
		//gpio_disable_pin_interrupt(QT1081_TOUCH_SENSOR_ENTER);
		gpio_disable_pin_interrupt(QT1081_TOUCH_SENSOR_UP);
80004a1a:	0c 9c       	mov	r12,r6
80004a1c:	f0 1f 00 43 	mcall	80004b28 <reloj+0x160>
		gpio_disable_pin_interrupt(QT1081_TOUCH_SENSOR_DOWN);
80004a20:	0a 9c       	mov	r12,r5
80004a22:	f0 1f 00 42 	mcall	80004b28 <reloj+0x160>
		tc_stop(tc, TC_CHANNEL);  
80004a26:	08 9b       	mov	r11,r4
80004a28:	60 0c       	ld.w	r12,r0[0x0]
80004a2a:	f0 1f 00 41 	mcall	80004b2c <reloj+0x164>
		//Disable_global_interrupt();
		//delay_ms(100);
		
		
			
			if (debounce2(QT1081_TOUCH_SENSOR_UP))
80004a2e:	0c 9c       	mov	r12,r6
80004a30:	f0 1f 00 40 	mcall	80004b30 <reloj+0x168>
80004a34:	c2 50       	breq	80004a7e <reloj+0xb6>
			{
				horas++;
80004a36:	6e 08       	ld.w	r8,r7[0x0]
80004a38:	2f f8       	sub	r8,-1
80004a3a:	8f 08       	st.w	r7[0x0],r8
				if (horas>23)
80004a3c:	6e 08       	ld.w	r8,r7[0x0]
				{
					horas=0;
80004a3e:	59 78       	cp.w	r8,23
80004a40:	ef f4 9a 00 	st.wgt	r7[0x0],r4
				}
				sprintf(disp,"%d: %d: %d",horas,minutos,segundos);
80004a44:	4b 08       	lddpc	r8,80004b04 <reloj+0x13c>
80004a46:	70 0a       	ld.w	r10,r8[0x0]
80004a48:	64 09       	ld.w	r9,r2[0x0]
80004a4a:	6e 08       	ld.w	r8,r7[0x0]
80004a4c:	1a 93       	mov	r3,sp
80004a4e:	1a da       	st.w	--sp,r10
80004a50:	1a d9       	st.w	--sp,r9
80004a52:	1a d8       	st.w	--sp,r8
80004a54:	4a fb       	lddpc	r11,80004b10 <reloj+0x148>
80004a56:	06 9c       	mov	r12,r3
80004a58:	f0 1f 00 2f 	mcall	80004b14 <reloj+0x14c>
				et024006_DrawFilledRect(80,50,80,40, BLACK);
80004a5c:	08 98       	mov	r8,r4
80004a5e:	32 89       	mov	r9,40
80004a60:	35 0a       	mov	r10,80
80004a62:	33 2b       	mov	r11,50
80004a64:	14 9c       	mov	r12,r10
80004a66:	f0 1f 00 2e 	mcall	80004b1c <reloj+0x154>
				et024006_PrintString(disp, (const unsigned char *)&FONT8x16, 80, 50, BLUE, -1);
80004a6a:	3f f8       	mov	r8,-1
80004a6c:	1a d8       	st.w	--sp,r8
80004a6e:	31 f8       	mov	r8,31
80004a70:	33 29       	mov	r9,50
80004a72:	35 0a       	mov	r10,80
80004a74:	4a bb       	lddpc	r11,80004b20 <reloj+0x158>
80004a76:	06 9c       	mov	r12,r3
80004a78:	f0 1f 00 2b 	mcall	80004b24 <reloj+0x15c>
80004a7c:	2f cd       	sub	sp,-16
			}
			if (debounce2(QT1081_TOUCH_SENSOR_DOWN))
80004a7e:	0a 9c       	mov	r12,r5
80004a80:	f0 1f 00 2c 	mcall	80004b30 <reloj+0x168>
80004a84:	c2 e0       	breq	80004ae0 <reloj+0x118>
			{
				minutos++;
80004a86:	64 08       	ld.w	r8,r2[0x0]
80004a88:	2f f8       	sub	r8,-1
80004a8a:	85 08       	st.w	r2[0x0],r8
				if (minutos>59)
80004a8c:	64 08       	ld.w	r8,r2[0x0]
				{
					minutos=0;
80004a8e:	e0 48 00 3b 	cp.w	r8,59
80004a92:	e5 f4 9a 00 	st.wgt	r2[0x0],r4
				}
				sprintf(disp,"%d: %d: %d",horas,minutos,segundos);
80004a96:	49 c8       	lddpc	r8,80004b04 <reloj+0x13c>
80004a98:	70 0a       	ld.w	r10,r8[0x0]
80004a9a:	64 09       	ld.w	r9,r2[0x0]
80004a9c:	6e 08       	ld.w	r8,r7[0x0]
80004a9e:	1a 93       	mov	r3,sp
80004aa0:	1a da       	st.w	--sp,r10
80004aa2:	1a d9       	st.w	--sp,r9
80004aa4:	1a d8       	st.w	--sp,r8
80004aa6:	49 bb       	lddpc	r11,80004b10 <reloj+0x148>
80004aa8:	06 9c       	mov	r12,r3
80004aaa:	f0 1f 00 1b 	mcall	80004b14 <reloj+0x14c>
				et024006_DrawFilledRect(80,50,80,40, BLACK);
80004aae:	08 98       	mov	r8,r4
80004ab0:	32 89       	mov	r9,40
80004ab2:	35 0a       	mov	r10,80
80004ab4:	33 2b       	mov	r11,50
80004ab6:	14 9c       	mov	r12,r10
80004ab8:	f0 1f 00 19 	mcall	80004b1c <reloj+0x154>
				et024006_PrintString(disp, (const unsigned char *)&FONT8x16, 80, 50, BLUE, -1);
80004abc:	3f f8       	mov	r8,-1
80004abe:	1a d8       	st.w	--sp,r8
80004ac0:	31 f8       	mov	r8,31
80004ac2:	33 29       	mov	r9,50
80004ac4:	35 0a       	mov	r10,80
80004ac6:	49 7b       	lddpc	r11,80004b20 <reloj+0x158>
80004ac8:	06 9c       	mov	r12,r3
80004aca:	f0 1f 00 17 	mcall	80004b24 <reloj+0x15c>
80004ace:	2f cd       	sub	sp,-16
80004ad0:	c0 88       	rjmp	80004ae0 <reloj+0x118>
	if (tc_tick == 500)//cada 500ms refresca la pantall
	{
		et024006_DrawFilledRect(80,50,80,40, BLACK);
		et024006_PrintString(disp, (const unsigned char *)&FONT8x16, 80, 50, BLUE, -1);
	}
	while(enter)
80004ad2:	49 91       	lddpc	r1,80004b34 <reloj+0x16c>
	{
		
		//gpio_disable_pin_interrupt(QT1081_TOUCH_SENSOR_ENTER);
		gpio_disable_pin_interrupt(QT1081_TOUCH_SENSOR_UP);
80004ad4:	33 66       	mov	r6,54
		gpio_disable_pin_interrupt(QT1081_TOUCH_SENSOR_DOWN);
80004ad6:	33 75       	mov	r5,55
		tc_stop(tc, TC_CHANNEL);  
80004ad8:	49 80       	lddpc	r0,80004b38 <reloj+0x170>
80004ada:	30 04       	mov	r4,0
		
		
			
			if (debounce2(QT1081_TOUCH_SENSOR_UP))
			{
				horas++;
80004adc:	48 c7       	lddpc	r7,80004b0c <reloj+0x144>
				if (horas>23)
				{
					horas=0;
				}
				sprintf(disp,"%d: %d: %d",horas,minutos,segundos);
80004ade:	48 b2       	lddpc	r2,80004b08 <reloj+0x140>
	if (tc_tick == 500)//cada 500ms refresca la pantall
	{
		et024006_DrawFilledRect(80,50,80,40, BLACK);
		et024006_PrintString(disp, (const unsigned char *)&FONT8x16, 80, 50, BLUE, -1);
	}
	while(enter)
80004ae0:	62 08       	ld.w	r8,r1[0x0]
80004ae2:	58 08       	cp.w	r8,0
80004ae4:	c9 b1       	brne	80004a1a <reloj+0x52>
		
		//Enable_global_interrupt();
		//enter=1;
		//enter ^= (1<<0);
	}
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_UP,GPIO_RISING_EDGE);
80004ae6:	30 1b       	mov	r11,1
80004ae8:	33 6c       	mov	r12,54
80004aea:	f0 1f 00 15 	mcall	80004b3c <reloj+0x174>
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_DOWN,GPIO_RISING_EDGE);
80004aee:	30 1b       	mov	r11,1
80004af0:	33 7c       	mov	r12,55
80004af2:	f0 1f 00 13 	mcall	80004b3c <reloj+0x174>
	tc_start(tc, TC_CHANNEL);  
80004af6:	30 0b       	mov	r11,0
80004af8:	49 08       	lddpc	r8,80004b38 <reloj+0x170>
80004afa:	70 0c       	ld.w	r12,r8[0x0]
80004afc:	f0 1f 00 11 	mcall	80004b40 <reloj+0x178>
	
	
	
}
80004b00:	2f bd       	sub	sp,-20
80004b02:	d8 32       	popm	r0-r7,pc
80004b04:	00 00       	add	r0,r0
80004b06:	06 94       	mov	r4,r3
80004b08:	00 00       	add	r0,r0
80004b0a:	06 70       	tst	r0,r3
80004b0c:	00 00       	add	r0,r0
80004b0e:	06 80       	andn	r0,r3
80004b10:	80 00       	ld.sh	r0,r0[0x0]
80004b12:	b8 e8       	st.b	r12[0x6],r8
80004b14:	80 00       	ld.sh	r0,r0[0x0]
80004b16:	5d dc       	*unknown*
80004b18:	00 00       	add	r0,r0
80004b1a:	06 90       	mov	r0,r3
80004b1c:	80 00       	ld.sh	r0,r0[0x0]
80004b1e:	23 4c       	sub	r12,52
80004b20:	80 00       	ld.sh	r0,r0[0x0]
80004b22:	ae 00       	st.h	r7[0x0],r0
80004b24:	80 00       	ld.sh	r0,r0[0x0]
80004b26:	20 d0       	sub	r0,13
80004b28:	80 00       	ld.sh	r0,r0[0x0]
80004b2a:	37 a4       	mov	r4,122
80004b2c:	80 00       	ld.sh	r0,r0[0x0]
80004b2e:	3d 20       	mov	r0,-46
80004b30:	80 00       	ld.sh	r0,r0[0x0]
80004b32:	49 38       	lddpc	r8,80004b7c <main+0x38>
80004b34:	00 00       	add	r0,r0
80004b36:	06 88       	andn	r8,r3
80004b38:	00 00       	add	r0,r0
80004b3a:	00 0c       	add	r12,r0
80004b3c:	80 00       	ld.sh	r0,r0[0x0]
80004b3e:	37 5e       	mov	lr,117
80004b40:	80 00       	ld.sh	r0,r0[0x0]
80004b42:	3d 0e       	mov	lr,-48

80004b44 <main>:
}

 volatile avr32_tc_t *tc =  (&AVR32_TC);
// Main function
int main(void)
{
80004b44:	eb cd 40 e0 	pushm	r5-r7,lr
80004b48:	20 4d       	sub	sp,16
  U32 i;
  
    // Set CPU and PBA clock
    pcl_switch_to_osc(PCL_OSC0, FOSC0, OSC0_STARTUP);
80004b4a:	30 3a       	mov	r10,3
80004b4c:	e0 6b 1b 00 	mov	r11,6912
80004b50:	ea 1b 00 b7 	orh	r11,0xb7
80004b54:	30 0c       	mov	r12,0
80004b56:	f0 1f 00 7a 	mcall	80004d3c <main+0x1f8>
	  .stopbits     = USART_1_STOPBIT,
	  .channelmode  = USART_NORMAL_CHMODE
  };

  // Assign GPIO to USART.
  gpio_enable_module(USART_GPIO_MAP,
80004b5a:	30 2b       	mov	r11,2
80004b5c:	4f 9c       	lddpc	r12,80004d40 <main+0x1fc>
80004b5e:	f0 1f 00 7a 	mcall	80004d44 <main+0x200>
  sizeof(USART_GPIO_MAP) / sizeof(USART_GPIO_MAP[0]));

  // Initialize USART in RS232 mode.
  usart_init_rs232(EXAMPLE_USART, &USART_OPTIONS, FOSC0);
80004b62:	e0 6a 1b 00 	mov	r10,6912
80004b66:	ea 1a 00 b7 	orh	r10,0xb7
80004b6a:	4f 8b       	lddpc	r11,80004d48 <main+0x204>
80004b6c:	fe 7c 14 00 	mov	r12,-60416
80004b70:	f0 1f 00 77 	mcall	80004d4c <main+0x208>
  };




  gpio_enable_gpio_pin(LED0_GPIO);
80004b74:	33 bc       	mov	r12,59
80004b76:	f0 1f 00 77 	mcall	80004d50 <main+0x20c>
  gpio_enable_gpio_pin(LED1_GPIO);
80004b7a:	33 cc       	mov	r12,60
80004b7c:	f0 1f 00 75 	mcall	80004d50 <main+0x20c>
  gpio_enable_gpio_pin(LED2_GPIO);
80004b80:	30 5c       	mov	r12,5
80004b82:	f0 1f 00 74 	mcall	80004d50 <main+0x20c>
  gpio_enable_gpio_pin(LED3_GPIO);
80004b86:	30 6c       	mov	r12,6
80004b88:	f0 1f 00 72 	mcall	80004d50 <main+0x20c>

  et024006_Init( FOSC0, FOSC0 );
80004b8c:	e0 6b 1b 00 	mov	r11,6912
80004b90:	ea 1b 00 b7 	orh	r11,0xb7
80004b94:	16 9c       	mov	r12,r11
80004b96:	f0 1f 00 70 	mcall	80004d54 <main+0x210>
  pwm_opt_t opt = {
    .diva = 0,
    .divb = 0,
    .prea = 0,
    .preb = 0
  };
80004b9a:	30 07       	mov	r7,0
80004b9c:	50 07       	stdsp	sp[0x0],r7
80004b9e:	50 17       	stdsp	sp[0x4],r7
80004ba0:	50 27       	stdsp	sp[0x8],r7
80004ba2:	50 37       	stdsp	sp[0xc],r7
   * Chosen MCK_DIV_2
   * CPRD = 12MHz / (60kHz * 2) = 100
   *
   * The duty cycle is 100% (CPRD = CDTY)
   * */
  pwm_init(&opt);
80004ba4:	1a 9c       	mov	r12,sp
80004ba6:	f0 1f 00 6d 	mcall	80004d58 <main+0x214>
  pwm_channel6.CMR.calg = PWM_MODE_LEFT_ALIGNED;
80004baa:	4e db       	lddpc	r11,80004d5c <main+0x218>
80004bac:	76 08       	ld.w	r8,r11[0x0]
  pwm_channel6.CMR.cpol = PWM_POLARITY_HIGH; //PWM_POLARITY_LOW;//PWM_POLARITY_HIGH;
80004bae:	30 16       	mov	r6,1
  pwm_channel6.CMR.cpd = PWM_UPDATE_DUTY;
80004bb0:	e0 18 f8 ff 	andl	r8,0xf8ff
  pwm_channel6.CMR.cpre = AVR32_PWM_CMR_CPRE_MCK_DIV_2;
80004bb4:	a9 b8       	sbr	r8,0x9
80004bb6:	f1 d6 d0 04 	bfins	r8,r6,0x0,0x4
80004bba:	97 08       	st.w	r11[0x0],r8

  pwm_channel_init(6, &pwm_channel6);
80004bbc:	30 6c       	mov	r12,6
80004bbe:	f0 1f 00 69 	mcall	80004d60 <main+0x21c>
  pwm_start_channels(AVR32_PWM_ENA_CHID6_MASK);
80004bc2:	34 0c       	mov	r12,64
80004bc4:	f0 1f 00 68 	mcall	80004d64 <main+0x220>
#elif BOARD == EVK1104 || BOARD == UC3C_EK
  gpio_set_gpio_pin(ET024006DHU_BL_PIN);
#endif

  // Clear the display i.e. make it black
  et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
80004bc8:	0e 98       	mov	r8,r7
80004bca:	e0 69 00 f0 	mov	r9,240
80004bce:	e0 6a 01 40 	mov	r10,320
80004bd2:	0e 9b       	mov	r11,r7
80004bd4:	0e 9c       	mov	r12,r7
80004bd6:	f0 1f 00 65 	mcall	80004d68 <main+0x224>
  
  //Interrupciones
  
  Disable_global_interrupt();
80004bda:	d3 03       	ssrf	0x10

  INTC_init_interrupts();
80004bdc:	f0 1f 00 64 	mcall	80004d6c <main+0x228>
  
//  INTC_register_interrupt(&tc_irq, EXAMPLE_TC_IRQ, AVR32_INTC_INT0);
  INTC_register_interrupt(&tc_irq, AVR32_TC_IRQ0, AVR32_INTC_INT0);
80004be0:	0e 9a       	mov	r10,r7
80004be2:	e0 6b 01 c0 	mov	r11,448
80004be6:	4e 3c       	lddpc	r12,80004d70 <main+0x22c>
80004be8:	f0 1f 00 63 	mcall	80004d74 <main+0x230>

  INTC_register_interrupt(&tecla_lrc_isr, 71, 0);
80004bec:	4e 35       	lddpc	r5,80004d78 <main+0x234>
80004bee:	0e 9a       	mov	r10,r7
80004bf0:	34 7b       	mov	r11,71
80004bf2:	0a 9c       	mov	r12,r5
80004bf4:	f0 1f 00 60 	mcall	80004d74 <main+0x230>
  INTC_register_interrupt(&tecla_lrc_isr, 70,0);
80004bf8:	0e 9a       	mov	r10,r7
80004bfa:	34 6b       	mov	r11,70
80004bfc:	0a 9c       	mov	r12,r5
80004bfe:	f0 1f 00 5e 	mcall	80004d74 <main+0x230>
  
  
  
  INTC_register_interrupt(&uart_interrupt,AVR32_USART0_IRQ,AVR32_INTC_INT0);
80004c02:	0e 9a       	mov	r10,r7
80004c04:	e0 6b 00 a0 	mov	r11,160
80004c08:	4d dc       	lddpc	r12,80004d7c <main+0x238>
80004c0a:	f0 1f 00 5b 	mcall	80004d74 <main+0x230>
  
  gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_LEFT,GPIO_RISING_EDGE);
80004c0e:	0c 9b       	mov	r11,r6
80004c10:	33 9c       	mov	r12,57
80004c12:	f0 1f 00 5c 	mcall	80004d80 <main+0x23c>
  gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_RIGHT,GPIO_RISING_EDGE);
80004c16:	0c 9b       	mov	r11,r6
80004c18:	33 8c       	mov	r12,56
80004c1a:	f0 1f 00 5a 	mcall	80004d80 <main+0x23c>
  gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_ENTER,GPIO_RISING_EDGE);
80004c1e:	0c 9b       	mov	r11,r6
80004c20:	33 ac       	mov	r12,58
80004c22:	f0 1f 00 58 	mcall	80004d80 <main+0x23c>
  gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_UP,GPIO_RISING_EDGE);
80004c26:	0c 9b       	mov	r11,r6
80004c28:	33 6c       	mov	r12,54
80004c2a:	f0 1f 00 56 	mcall	80004d80 <main+0x23c>
  gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_DOWN,GPIO_RISING_EDGE);
80004c2e:	0c 9b       	mov	r11,r6
80004c30:	33 7c       	mov	r12,55
80004c32:	f0 1f 00 54 	mcall	80004d80 <main+0x23c>

  EXAMPLE_USART->ier = AVR32_USART_IER_RXRDY_MASK;
80004c36:	fe 78 14 00 	mov	r8,-60416
80004c3a:	91 26       	st.w	r8[0x8],r6
  Enable_global_interrupt();
80004c3c:	d5 03       	csrf	0x10
  
  tc_init_waveform(tc, &WAVEFORM_OPT);         // Initialize the timer/counter waveform.
80004c3e:	4d 26       	lddpc	r6,80004d84 <main+0x240>
80004c40:	4d 2b       	lddpc	r11,80004d88 <main+0x244>
80004c42:	6c 0c       	ld.w	r12,r6[0x0]
80004c44:	f0 1f 00 52 	mcall	80004d8c <main+0x248>

  // Set the compare triggers.
  // Remember TC counter is 16-bits, so counting second is not possible with fPBA = 12 MHz.
  // We configure it to count ms.
  // We want: (1/(fPBA/8)) * RC = 0.001 s, hence RC = (fPBA/8) / 1000 = 1500 to get an interrupt every 1 ms.
  tc_write_rc(tc, TC_CHANNEL, 1500);            // Set RC value.
80004c48:	e0 6a 05 dc 	mov	r10,1500
80004c4c:	0e 9b       	mov	r11,r7
80004c4e:	6c 0c       	ld.w	r12,r6[0x0]
80004c50:	f0 1f 00 50 	mcall	80004d90 <main+0x24c>

  tc_configure_interrupts(tc, TC_CHANNEL, &TC_INTERRUPT);
80004c54:	4d 0a       	lddpc	r10,80004d94 <main+0x250>
80004c56:	0e 9b       	mov	r11,r7
80004c58:	6c 0c       	ld.w	r12,r6[0x0]
80004c5a:	f0 1f 00 50 	mcall	80004d98 <main+0x254>

  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
80004c5e:	0e 9b       	mov	r11,r7
80004c60:	6c 0c       	ld.w	r12,r6[0x0]
80004c62:	f0 1f 00 4f 	mcall	80004d9c <main+0x258>
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
80004c66:	4b e7       	lddpc	r7,80004d5c <main+0x218>
  {
	  pwm_channel6.cdty++;
	  pwm_channel6.cupd = pwm_channel6.cdty;
	  //pwm_channel6.cdty--;
	  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
80004c68:	30 66       	mov	r6,6
  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
80004c6a:	c1 e8       	rjmp	80004ca6 <main+0x162>
  {
	  pwm_channel6.cdty++;
80004c6c:	2f f8       	sub	r8,-1
80004c6e:	8f 18       	st.w	r7[0x4],r8
	  pwm_channel6.cupd = pwm_channel6.cdty;
80004c70:	8f 48       	st.w	r7[0x10],r8
	  //pwm_channel6.cdty--;
	  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
80004c72:	0e 9b       	mov	r11,r7
80004c74:	0c 9c       	mov	r12,r6
80004c76:	f0 1f 00 4b 	mcall	80004da0 <main+0x25c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004c7a:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004c7e:	e0 79 d4 c0 	mov	r9,120000
80004c82:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004c86:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004c8a:	14 38       	cp.w	r8,r10
80004c8c:	e0 88 00 08 	brls	80004c9c <main+0x158>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004c90:	12 38       	cp.w	r8,r9
80004c92:	fe 98 ff fa 	brls	80004c86 <main+0x142>
80004c96:	12 3a       	cp.w	r10,r9
80004c98:	c0 73       	brcs	80004ca6 <main+0x162>
80004c9a:	cf 6b       	rjmp	80004c86 <main+0x142>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004c9c:	12 38       	cp.w	r8,r9
80004c9e:	e0 8b 00 04 	brhi	80004ca6 <main+0x162>
80004ca2:	12 3a       	cp.w	r10,r9
80004ca4:	cf 12       	brcc	80004c86 <main+0x142>
  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
80004ca6:	6e 18       	ld.w	r8,r7[0x4]
80004ca8:	6e 29       	ld.w	r9,r7[0x8]
80004caa:	12 38       	cp.w	r8,r9
80004cac:	ce 03       	brcs	80004c6c <main+0x128>
		.spck_delay   = 0,
		.trans_delay  = 0,
		.stay_act     = 1,
		.spi_mode     = 0,
		.modfdis      = 1
	};
80004cae:	4b e8       	lddpc	r8,80004da4 <main+0x260>
80004cb0:	1a 97       	mov	r7,sp
80004cb2:	f0 ea 00 00 	ld.d	r10,r8[0]
80004cb6:	fa eb 00 00 	st.d	sp[0],r10
80004cba:	f0 e8 00 08 	ld.d	r8,r8[8]
80004cbe:	fa e9 00 08 	st.d	sp[8],r8

	// Assign I/Os to SPI.
	gpio_enable_module(SD_MMC_SPI_GPIO_MAP,
80004cc2:	30 4b       	mov	r11,4
80004cc4:	4b 9c       	lddpc	r12,80004da8 <main+0x264>
80004cc6:	f0 1f 00 20 	mcall	80004d44 <main+0x200>
	sizeof(SD_MMC_SPI_GPIO_MAP) / sizeof(SD_MMC_SPI_GPIO_MAP[0]));

	// Initialize as master.
	spi_initMaster(SD_MMC_SPI, &spiOptions);
80004cca:	1a 9b       	mov	r11,sp
80004ccc:	fe 7c 24 00 	mov	r12,-56320
80004cd0:	f0 1f 00 37 	mcall	80004dac <main+0x268>

	// Set SPI selection mode: variable_ps, pcs_decode, delay.
	spi_selectionMode(SD_MMC_SPI, 0, 0, 0);
80004cd4:	30 09       	mov	r9,0
80004cd6:	12 9a       	mov	r10,r9
80004cd8:	12 9b       	mov	r11,r9
80004cda:	fe 7c 24 00 	mov	r12,-56320
80004cde:	f0 1f 00 35 	mcall	80004db0 <main+0x26c>

	// Enable SPI module.
	spi_enable(SD_MMC_SPI);
80004ce2:	fe 7c 24 00 	mov	r12,-56320
80004ce6:	f0 1f 00 34 	mcall	80004db4 <main+0x270>

	// Initialize SD/MMC driver with SPI clock (PBA).
	sd_mmc_spi_init(spiOptions, PBA_HZ);
80004cea:	20 4d       	sub	sp,16
80004cec:	ee e8 00 00 	ld.d	r8,r7[0]
80004cf0:	fa e9 00 00 	st.d	sp[0],r8
80004cf4:	ee e8 00 08 	ld.d	r8,r7[8]
80004cf8:	fa e9 00 08 	st.d	sp[8],r8
80004cfc:	e0 6c 1b 00 	mov	r12,6912
80004d00:	ea 1c 00 b7 	orh	r12,0xb7
80004d04:	f0 1f 00 2d 	mcall	80004db8 <main+0x274>
80004d08:	2f cd       	sub	sp,-16
  
  // Initialize SD/MMC driver resources: GPIO, SPI and SD/MMC.
  sd_mmc_resources_init();

  // Wait for a card to be inserted
  while (!sd_mmc_spi_mem_check());
80004d0a:	f0 1f 00 2d 	mcall	80004dbc <main+0x278>
80004d0e:	cf e0       	breq	80004d0a <main+0x1c6>
  while(1){
	  //PONG();
	  //cronometro();
	  //reloj();
	  
	  switch (actividad){
80004d10:	4a c6       	lddpc	r6,80004dc0 <main+0x27c>
80004d12:	30 17       	mov	r7,1
80004d14:	30 25       	mov	r5,2
80004d16:	8c 08       	ld.sh	r8,r6[0x0]
80004d18:	ee 08 19 00 	cp.h	r8,r7
80004d1c:	c0 90       	breq	80004d2e <main+0x1ea>
80004d1e:	c0 53       	brcs	80004d28 <main+0x1e4>
80004d20:	ea 08 19 00 	cp.h	r8,r5
80004d24:	cf 91       	brne	80004d16 <main+0x1d2>
80004d26:	c0 78       	rjmp	80004d34 <main+0x1f0>
		  
	    case 0:
			PONG();
80004d28:	f0 1f 00 27 	mcall	80004dc4 <main+0x280>
			break;
80004d2c:	cf 5b       	rjmp	80004d16 <main+0x1d2>
		case 1:
			reloj();
80004d2e:	f0 1f 00 27 	mcall	80004dc8 <main+0x284>
			break;
80004d32:	cf 2b       	rjmp	80004d16 <main+0x1d2>
		case 2:
			cronometro();
80004d34:	f0 1f 00 26 	mcall	80004dcc <main+0x288>
80004d38:	ce fb       	rjmp	80004d16 <main+0x1d2>
80004d3a:	00 00       	add	r0,r0
80004d3c:	80 00       	ld.sh	r0,r0[0x0]
80004d3e:	39 b0       	mov	r0,-101
80004d40:	80 00       	ld.sh	r0,r0[0x0]
80004d42:	b8 68       	st.h	r12[0xc],r8
80004d44:	80 00       	ld.sh	r0,r0[0x0]
80004d46:	36 ac       	mov	r12,106
80004d48:	80 00       	ld.sh	r0,r0[0x0]
80004d4a:	b8 88       	st.b	r12[0x0],r8
80004d4c:	80 00       	ld.sh	r0,r0[0x0]
80004d4e:	3f fc       	mov	r12,-1
80004d50:	80 00       	ld.sh	r0,r0[0x0]
80004d52:	36 dc       	mov	r12,109
80004d54:	80 00       	ld.sh	r0,r0[0x0]
80004d56:	25 70       	sub	r0,87
80004d58:	80 00       	ld.sh	r0,r0[0x0]
80004d5a:	3a 3c       	mov	r12,-93
80004d5c:	00 00       	add	r0,r0
80004d5e:	00 28       	rsub	r8,r0
80004d60:	80 00       	ld.sh	r0,r0[0x0]
80004d62:	39 cc       	mov	r12,-100
80004d64:	80 00       	ld.sh	r0,r0[0x0]
80004d66:	3a 02       	mov	r2,-96
80004d68:	80 00       	ld.sh	r0,r0[0x0]
80004d6a:	23 4c       	sub	r12,52
80004d6c:	80 00       	ld.sh	r0,r0[0x0]
80004d6e:	38 6c       	mov	r12,-122
80004d70:	80 00       	ld.sh	r0,r0[0x0]
80004d72:	4e a8       	lddpc	r8,80004f18 <tc_irq+0x70>
80004d74:	80 00       	ld.sh	r0,r0[0x0]
80004d76:	37 ec       	mov	r12,126
80004d78:	80 00       	ld.sh	r0,r0[0x0]
80004d7a:	4f 44       	lddpc	r4,80004f48 <tecla_lrc_isr+0x4>
80004d7c:	80 00       	ld.sh	r0,r0[0x0]
80004d7e:	4d d0       	lddpc	r0,80004ef0 <tc_irq+0x48>
80004d80:	80 00       	ld.sh	r0,r0[0x0]
80004d82:	37 5e       	mov	lr,117
80004d84:	00 00       	add	r0,r0
80004d86:	00 0c       	add	r12,r0
80004d88:	80 00       	ld.sh	r0,r0[0x0]
80004d8a:	b8 b4       	st.b	r12[0x3],r4
80004d8c:	80 00       	ld.sh	r0,r0[0x0]
80004d8e:	3c 72       	mov	r2,-57
80004d90:	80 00       	ld.sh	r0,r0[0x0]
80004d92:	3d 44       	mov	r4,-44
80004d94:	80 00       	ld.sh	r0,r0[0x0]
80004d96:	b8 64       	st.h	r12[0xc],r4
80004d98:	80 00       	ld.sh	r0,r0[0x0]
80004d9a:	3d 78       	mov	r8,-41
80004d9c:	80 00       	ld.sh	r0,r0[0x0]
80004d9e:	3d 0e       	mov	lr,-48
80004da0:	80 00       	ld.sh	r0,r0[0x0]
80004da2:	3a 14       	mov	r4,-95
80004da4:	80 00       	ld.sh	r0,r0[0x0]
80004da6:	b8 78       	st.h	r12[0xe],r8
80004da8:	80 00       	ld.sh	r0,r0[0x0]
80004daa:	b8 94       	st.b	r12[0x1],r4
80004dac:	80 00       	ld.sh	r0,r0[0x0]
80004dae:	3a a2       	mov	r2,-86
80004db0:	80 00       	ld.sh	r0,r0[0x0]
80004db2:	3a da       	mov	r10,-83
80004db4:	80 00       	ld.sh	r0,r0[0x0]
80004db6:	3c 30       	mov	r0,-61
80004db8:	80 00       	ld.sh	r0,r0[0x0]
80004dba:	35 08       	mov	r8,80
80004dbc:	80 00       	ld.sh	r0,r0[0x0]
80004dbe:	34 e0       	mov	r0,78
80004dc0:	00 00       	add	r0,r0
80004dc2:	06 8c       	andn	r12,r3
80004dc4:	80 00       	ld.sh	r0,r0[0x0]
80004dc6:	45 fc       	lddsp	r12,sp[0x17c]
80004dc8:	80 00       	ld.sh	r0,r0[0x0]
80004dca:	49 c8       	lddpc	r8,80004e38 <uart_interrupt+0x68>
80004dcc:	80 00       	ld.sh	r0,r0[0x0]
80004dce:	43 e8       	lddsp	r8,sp[0xf8]

80004dd0 <uart_interrupt>:

volatile int gana2=1;


__attribute__((__interrupt__))
static void uart_interrupt(void){
80004dd0:	eb cd 40 80 	pushm	r7,lr
80004dd4:	20 6d       	sub	sp,24
	#define imagen2 80100
	int c;
	char cadena[20];
	//Disable_global_interrupt();
	
	usart_read_char((&AVR32_USART0),&c);
80004dd6:	fa cb ff ec 	sub	r11,sp,-20
80004dda:	fe 7c 14 00 	mov	r12,-60416
80004dde:	f0 1f 00 2b 	mcall	80004e88 <uart_interrupt+0xb8>
	
	if (c=='1')
80004de2:	40 58       	lddsp	r8,sp[0x14]
80004de4:	e0 48 00 31 	cp.w	r8,49
80004de8:	c0 c1       	brne	80004e00 <uart_interrupt+0x30>
	{
		usart_get_line((&AVR32_USART0),&cadena[0]);
80004dea:	1a 97       	mov	r7,sp
80004dec:	1a 9b       	mov	r11,sp
80004dee:	fe 7c 14 00 	mov	r12,-60416
80004df2:	f0 1f 00 27 	mcall	80004e8c <uart_interrupt+0xbc>
		horas=atoi(cadena);
80004df6:	1a 9c       	mov	r12,sp
80004df8:	f0 1f 00 26 	mcall	80004e90 <uart_interrupt+0xc0>
80004dfc:	4a 68       	lddpc	r8,80004e94 <uart_interrupt+0xc4>
80004dfe:	91 0c       	st.w	r8[0x0],r12
	}
	
	
	if (c=='2')
80004e00:	40 58       	lddsp	r8,sp[0x14]
80004e02:	e0 48 00 32 	cp.w	r8,50
80004e06:	c0 c1       	brne	80004e1e <uart_interrupt+0x4e>
	{
		usart_get_line((&AVR32_USART0),&cadena[0]);
80004e08:	1a 97       	mov	r7,sp
80004e0a:	1a 9b       	mov	r11,sp
80004e0c:	fe 7c 14 00 	mov	r12,-60416
80004e10:	f0 1f 00 1f 	mcall	80004e8c <uart_interrupt+0xbc>
		minutos=atoi(cadena);
80004e14:	1a 9c       	mov	r12,sp
80004e16:	f0 1f 00 1f 	mcall	80004e90 <uart_interrupt+0xc0>
80004e1a:	4a 08       	lddpc	r8,80004e98 <uart_interrupt+0xc8>
80004e1c:	91 0c       	st.w	r8[0x0],r12
	}
	
	if (c=='3')
80004e1e:	40 58       	lddsp	r8,sp[0x14]
80004e20:	e0 48 00 33 	cp.w	r8,51
80004e24:	c0 51       	brne	80004e2e <uart_interrupt+0x5e>
	{
		recibirImagen(imagen1);
80004e26:	e0 7c 38 80 	mov	r12,80000
80004e2a:	f0 1f 00 1d 	mcall	80004e9c <uart_interrupt+0xcc>
	}
	
	if (c=='4')
80004e2e:	40 58       	lddsp	r8,sp[0x14]
80004e30:	e0 48 00 34 	cp.w	r8,52
80004e34:	c0 51       	brne	80004e3e <uart_interrupt+0x6e>
	{
		displayImage(imagen1);
80004e36:	e0 7c 38 80 	mov	r12,80000
80004e3a:	f0 1f 00 1a 	mcall	80004ea0 <uart_interrupt+0xd0>
	}
	
	if (c=='5')
80004e3e:	40 58       	lddsp	r8,sp[0x14]
80004e40:	e0 48 00 35 	cp.w	r8,53
80004e44:	c0 51       	brne	80004e4e <uart_interrupt+0x7e>
	{
		deleteImage(imagen1);
80004e46:	e0 7c 38 80 	mov	r12,80000
80004e4a:	f0 1f 00 17 	mcall	80004ea4 <uart_interrupt+0xd4>
	}
	
	
	if (c=='6')
80004e4e:	40 58       	lddsp	r8,sp[0x14]
80004e50:	e0 48 00 36 	cp.w	r8,54
80004e54:	c0 51       	brne	80004e5e <uart_interrupt+0x8e>
	{
		recibirImagen(imagen2);
80004e56:	e0 7c 38 e4 	mov	r12,80100
80004e5a:	f0 1f 00 11 	mcall	80004e9c <uart_interrupt+0xcc>
	}
	
	if (c=='7')
80004e5e:	40 58       	lddsp	r8,sp[0x14]
80004e60:	e0 48 00 37 	cp.w	r8,55
80004e64:	c0 51       	brne	80004e6e <uart_interrupt+0x9e>
	{
		displayImage(imagen2);
80004e66:	e0 7c 38 e4 	mov	r12,80100
80004e6a:	f0 1f 00 0e 	mcall	80004ea0 <uart_interrupt+0xd0>
	}
	
	if (c=='8')
80004e6e:	40 58       	lddsp	r8,sp[0x14]
80004e70:	e0 48 00 38 	cp.w	r8,56
80004e74:	c0 51       	brne	80004e7e <uart_interrupt+0xae>
	{
		deleteImage(imagen2);
80004e76:	e0 7c 38 e4 	mov	r12,80100
80004e7a:	f0 1f 00 0b 	mcall	80004ea4 <uart_interrupt+0xd4>
	//usart_write_line((&AVR32_USART0),cadena);
	
	
	//Enable_global_interrupt();
	
} 
80004e7e:	2f ad       	sub	sp,-24
80004e80:	e3 cd 40 80 	ldm	sp++,r7,lr
80004e84:	d6 03       	rete
80004e86:	00 00       	add	r0,r0
80004e88:	80 00       	ld.sh	r0,r0[0x0]
80004e8a:	3f 1c       	mov	r12,-15
80004e8c:	80 00       	ld.sh	r0,r0[0x0]
80004e8e:	3f 90       	mov	r0,-7
80004e90:	80 00       	ld.sh	r0,r0[0x0]
80004e92:	58 24       	cp.w	r4,2
80004e94:	00 00       	add	r0,r0
80004e96:	06 80       	andn	r0,r3
80004e98:	00 00       	add	r0,r0
80004e9a:	06 70       	tst	r0,r3
80004e9c:	80 00       	ld.sh	r0,r0[0x0]
80004e9e:	42 cc       	lddsp	r12,sp[0xb0]
80004ea0:	80 00       	ld.sh	r0,r0[0x0]
80004ea2:	41 f0       	lddsp	r0,sp[0x7c]
80004ea4:	80 00       	ld.sh	r0,r0[0x0]
80004ea6:	41 68       	lddsp	r8,sp[0x58]

80004ea8 <tc_irq>:
__attribute__((__interrupt__))
static void tc_irq(void)
{
80004ea8:	eb cd 40 80 	pushm	r7,lr
  // Increment the ms seconds counter
  tc_tick++;
80004eac:	49 e7       	lddpc	r7,80004f24 <tc_irq+0x7c>
80004eae:	6e 08       	ld.w	r8,r7[0x0]
80004eb0:	2f f8       	sub	r8,-1
80004eb2:	8f 08       	st.w	r7[0x0],r8

  // Clear the interrupt flag. This is a side effect of reading the TC SR.
  tc_read_sr(EXAMPLE_TC, TC_CHANNEL);
80004eb4:	30 0b       	mov	r11,0
80004eb6:	fe 7c 38 00 	mov	r12,-51200
80004eba:	f0 1f 00 1c 	mcall	80004f28 <tc_irq+0x80>

  // Toggle a GPIO pin (this pin is used as a regular GPIO pin).
  if (tc_tick>=1000)
80004ebe:	6e 08       	ld.w	r8,r7[0x0]
80004ec0:	e0 48 03 e7 	cp.w	r8,999
80004ec4:	e0 88 00 2c 	brls	80004f1c <tc_irq+0x74>
  {		
	   gpio_tgl_gpio_pin(LED0_GPIO);
80004ec8:	33 bc       	mov	r12,59
80004eca:	f0 1f 00 19 	mcall	80004f2c <tc_irq+0x84>
		  tc_tick =0;
80004ece:	30 09       	mov	r9,0
80004ed0:	8f 09       	st.w	r7[0x0],r9
		  segundos++;
80004ed2:	49 88       	lddpc	r8,80004f30 <tc_irq+0x88>
80004ed4:	70 09       	ld.w	r9,r8[0x0]
80004ed6:	2f f9       	sub	r9,-1
80004ed8:	91 09       	st.w	r8[0x0],r9
		  if (segundos>=60)
80004eda:	70 08       	ld.w	r8,r8[0x0]
80004edc:	e0 48 00 3b 	cp.w	r8,59
80004ee0:	e0 8a 00 1e 	brle	80004f1c <tc_irq+0x74>
		  {
			  segundos=0;
80004ee4:	30 09       	mov	r9,0
80004ee6:	49 38       	lddpc	r8,80004f30 <tc_irq+0x88>
80004ee8:	91 09       	st.w	r8[0x0],r9
			  minutos++;
80004eea:	49 38       	lddpc	r8,80004f34 <tc_irq+0x8c>
80004eec:	70 0a       	ld.w	r10,r8[0x0]
80004eee:	2f fa       	sub	r10,-1
80004ef0:	91 0a       	st.w	r8[0x0],r10
			  gana1=0;
80004ef2:	49 2a       	lddpc	r10,80004f38 <tc_irq+0x90>
80004ef4:	95 09       	st.w	r10[0x0],r9
			  if (minutos>=60)
80004ef6:	70 08       	ld.w	r8,r8[0x0]
80004ef8:	e0 48 00 3b 	cp.w	r8,59
80004efc:	e0 8a 00 10 	brle	80004f1c <tc_irq+0x74>
			  {
				  minutos=0;
80004f00:	48 d8       	lddpc	r8,80004f34 <tc_irq+0x8c>
80004f02:	91 09       	st.w	r8[0x0],r9
				  horas++;
80004f04:	48 e8       	lddpc	r8,80004f3c <tc_irq+0x94>
80004f06:	70 0a       	ld.w	r10,r8[0x0]
80004f08:	2f fa       	sub	r10,-1
80004f0a:	91 0a       	st.w	r8[0x0],r10
				  gana2=0;
80004f0c:	48 da       	lddpc	r10,80004f40 <tc_irq+0x98>
80004f0e:	95 09       	st.w	r10[0x0],r9
				  if (horas>=24)
80004f10:	70 08       	ld.w	r8,r8[0x0]
80004f12:	59 78       	cp.w	r8,23
80004f14:	e0 8a 00 04 	brle	80004f1c <tc_irq+0x74>
				  {
					  horas=0;
80004f18:	48 98       	lddpc	r8,80004f3c <tc_irq+0x94>
80004f1a:	91 09       	st.w	r8[0x0],r9
		  }  
	 
  }
  

}
80004f1c:	e3 cd 40 80 	ldm	sp++,r7,lr
80004f20:	d6 03       	rete
80004f22:	00 00       	add	r0,r0
80004f24:	00 00       	add	r0,r0
80004f26:	06 90       	mov	r0,r3
80004f28:	80 00       	ld.sh	r0,r0[0x0]
80004f2a:	3d 32       	mov	r2,-45
80004f2c:	80 00       	ld.sh	r0,r0[0x0]
80004f2e:	37 42       	mov	r2,116
80004f30:	00 00       	add	r0,r0
80004f32:	06 94       	mov	r4,r3
80004f34:	00 00       	add	r0,r0
80004f36:	06 70       	tst	r0,r3
80004f38:	00 00       	add	r0,r0
80004f3a:	00 20       	rsub	r0,r0
80004f3c:	00 00       	add	r0,r0
80004f3e:	06 80       	andn	r0,r3
80004f40:	00 00       	add	r0,r0
80004f42:	00 10       	sub	r0,r0

80004f44 <tecla_lrc_isr>:
  //.cdty = 0,
  .cdty = 0,
  .cprd = 100
};

__attribute__ ((__interrupt__)) void tecla_lrc_isr(void){//handler teclas left, right o center
80004f44:	d4 01       	pushm	lr
	
	
	

	if (gpio_get_pin_interrupt_flag (QT1081_TOUCH_SENSOR_LEFT))
80004f46:	33 9c       	mov	r12,57
80004f48:	f0 1f 00 31 	mcall	8000500c <tecla_lrc_isr+0xc8>
80004f4c:	c0 40       	breq	80004f54 <tecla_lrc_isr+0x10>
	{
		
		gpio_clear_pin_interrupt_flag(QT1081_TOUCH_SENSOR_LEFT);
80004f4e:	33 9c       	mov	r12,57
80004f50:	f0 1f 00 30 	mcall	80005010 <tecla_lrc_isr+0xcc>
		
		
		
	}

	if (gpio_get_pin_interrupt_flag (QT1081_TOUCH_SENSOR_RIGHT))
80004f54:	33 8c       	mov	r12,56
80004f56:	f0 1f 00 2e 	mcall	8000500c <tecla_lrc_isr+0xc8>
80004f5a:	c0 f0       	breq	80004f78 <tecla_lrc_isr+0x34>
	{
		
		gpio_clear_pin_interrupt_flag(QT1081_TOUCH_SENSOR_RIGHT);
80004f5c:	33 8c       	mov	r12,56
80004f5e:	f0 1f 00 2d 	mcall	80005010 <tecla_lrc_isr+0xcc>
		//LastRectX=RectX;
		if (actividad != 1)
80004f62:	4a d8       	lddpc	r8,80005014 <tecla_lrc_isr+0xd0>
80004f64:	90 09       	ld.sh	r9,r8[0x0]
80004f66:	30 18       	mov	r8,1
80004f68:	f0 09 19 00 	cp.h	r9,r8
80004f6c:	c0 60       	breq	80004f78 <tecla_lrc_isr+0x34>
		{
			actividad = 1; //te lleva al reloj
80004f6e:	10 99       	mov	r9,r8
80004f70:	4a 98       	lddpc	r8,80005014 <tecla_lrc_isr+0xd0>
80004f72:	b0 09       	st.h	r8[0x0],r9
			CLR_disp();
80004f74:	f0 1f 00 29 	mcall	80005018 <tecla_lrc_isr+0xd4>
			
		}
		
		#endif
	}
	if (gpio_get_pin_interrupt_flag(QT1081_TOUCH_SENSOR_UP))
80004f78:	33 6c       	mov	r12,54
80004f7a:	f0 1f 00 25 	mcall	8000500c <tecla_lrc_isr+0xc8>
80004f7e:	c1 80       	breq	80004fae <tecla_lrc_isr+0x6a>
	{
				gpio_clear_pin_interrupt_flag(QT1081_TOUCH_SENSOR_UP);
80004f80:	33 6c       	mov	r12,54
80004f82:	f0 1f 00 24 	mcall	80005010 <tecla_lrc_isr+0xcc>
				
				
				if (actividad==2)//cronometro
80004f86:	4a 48       	lddpc	r8,80005014 <tecla_lrc_isr+0xd0>
80004f88:	90 09       	ld.sh	r9,r8[0x0]
80004f8a:	30 28       	mov	r8,2
80004f8c:	f0 09 19 00 	cp.h	r9,r8
80004f90:	c0 41       	brne	80004f98 <tecla_lrc_isr+0x54>
				{
					resetTimer=1;
80004f92:	30 19       	mov	r9,1
80004f94:	4a 28       	lddpc	r8,8000501c <tecla_lrc_isr+0xd8>
80004f96:	91 09       	st.w	r8[0x0],r9
				}
				
				if (actividad != 2)
80004f98:	49 f8       	lddpc	r8,80005014 <tecla_lrc_isr+0xd0>
80004f9a:	90 09       	ld.sh	r9,r8[0x0]
80004f9c:	30 28       	mov	r8,2
80004f9e:	f0 09 19 00 	cp.h	r9,r8
80004fa2:	c0 60       	breq	80004fae <tecla_lrc_isr+0x6a>
				{
					actividad = 2; //te lleva al cronometro
80004fa4:	10 99       	mov	r9,r8
80004fa6:	49 c8       	lddpc	r8,80005014 <tecla_lrc_isr+0xd0>
80004fa8:	b0 09       	st.h	r8[0x0],r9
					CLR_disp();
80004faa:	f0 1f 00 1c 	mcall	80005018 <tecla_lrc_isr+0xd4>
				#endif
		     
			  
	}
	
	if (gpio_get_pin_interrupt_flag(QT1081_TOUCH_SENSOR_DOWN))
80004fae:	33 7c       	mov	r12,55
80004fb0:	f0 1f 00 17 	mcall	8000500c <tecla_lrc_isr+0xc8>
80004fb4:	c0 d0       	breq	80004fce <tecla_lrc_isr+0x8a>
	{
		gpio_clear_pin_interrupt_flag(QT1081_TOUCH_SENSOR_DOWN);
80004fb6:	33 7c       	mov	r12,55
80004fb8:	f0 1f 00 16 	mcall	80005010 <tecla_lrc_isr+0xcc>
		if (actividad !=0)
80004fbc:	49 68       	lddpc	r8,80005014 <tecla_lrc_isr+0xd0>
80004fbe:	90 08       	ld.sh	r8,r8[0x0]
80004fc0:	58 08       	cp.w	r8,0
80004fc2:	c0 60       	breq	80004fce <tecla_lrc_isr+0x8a>
		{
			actividad = 0; //te lleva al pong
80004fc4:	30 09       	mov	r9,0
80004fc6:	49 48       	lddpc	r8,80005014 <tecla_lrc_isr+0xd0>
80004fc8:	b0 09       	st.h	r8[0x0],r9
			CLR_disp();
80004fca:	f0 1f 00 14 	mcall	80005018 <tecla_lrc_isr+0xd4>
		}
		#endif
		
	}
	
	if (gpio_get_pin_interrupt_flag (QT1081_TOUCH_SENSOR_ENTER))
80004fce:	33 ac       	mov	r12,58
80004fd0:	f0 1f 00 0f 	mcall	8000500c <tecla_lrc_isr+0xc8>
80004fd4:	c1 a0       	breq	80005008 <tecla_lrc_isr+0xc4>
	{
		
		gpio_clear_pin_interrupt_flag(QT1081_TOUCH_SENSOR_ENTER);
80004fd6:	33 ac       	mov	r12,58
80004fd8:	f0 1f 00 0e 	mcall	80005010 <tecla_lrc_isr+0xcc>
		//LastRectX=RectX;
		#if PRACTICA == 2
		enter=0;
		#endif
		if (actividad==2)
80004fdc:	48 e8       	lddpc	r8,80005014 <tecla_lrc_isr+0xd0>
80004fde:	90 09       	ld.sh	r9,r8[0x0]
80004fe0:	30 28       	mov	r8,2
80004fe2:	f0 09 19 00 	cp.h	r9,r8
80004fe6:	c0 61       	brne	80004ff2 <tecla_lrc_isr+0xae>
		{
			go^=(1<<0);//toggle al go del cronometro
80004fe8:	48 e8       	lddpc	r8,80005020 <tecla_lrc_isr+0xdc>
80004fea:	70 09       	ld.w	r9,r8[0x0]
80004fec:	ec 19 00 01 	eorl	r9,0x1
80004ff0:	91 09       	st.w	r8[0x0],r9
		}
		
		if (actividad==1)
80004ff2:	48 98       	lddpc	r8,80005014 <tecla_lrc_isr+0xd0>
80004ff4:	90 09       	ld.sh	r9,r8[0x0]
80004ff6:	30 18       	mov	r8,1
80004ff8:	f0 09 19 00 	cp.h	r9,r8
80004ffc:	c0 61       	brne	80005008 <tecla_lrc_isr+0xc4>
		{
			enter^=(1<<0);
80004ffe:	48 a8       	lddpc	r8,80005024 <tecla_lrc_isr+0xe0>
80005000:	70 09       	ld.w	r9,r8[0x0]
80005002:	ec 19 00 01 	eorl	r9,0x1
80005006:	91 09       	st.w	r8[0x0],r9
		
	}
	
	

}
80005008:	d4 02       	popm	lr
8000500a:	d6 03       	rete
8000500c:	80 00       	ld.sh	r0,r0[0x0]
8000500e:	37 ba       	mov	r10,123
80005010:	80 00       	ld.sh	r0,r0[0x0]
80005012:	37 d2       	mov	r2,125
80005014:	00 00       	add	r0,r0
80005016:	06 8c       	andn	r12,r3
80005018:	80 00       	ld.sh	r0,r0[0x0]
8000501a:	43 cc       	lddsp	r12,sp[0xf0]
8000501c:	00 00       	add	r0,r0
8000501e:	06 a4       	st.w	r3++,r4
80005020:	00 00       	add	r0,r0
80005022:	06 9c       	mov	r12,r3
80005024:	00 00       	add	r0,r0
80005026:	06 88       	andn	r8,r3

80005028 <__avr32_f64_mul>:
80005028:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
8000502c:	e0 80 00 dc 	breq	800051e4 <__avr32_f64_mul_op1_zero>
80005030:	d4 21       	pushm	r4-r7,lr
80005032:	f7 e9 20 0e 	eor	lr,r11,r9
80005036:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000503a:	30 15       	mov	r5,1
8000503c:	c4 30       	breq	800050c2 <__avr32_f64_mul_op1_subnormal>
8000503e:	ab 6b       	lsl	r11,0xa
80005040:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80005044:	ab 6a       	lsl	r10,0xa
80005046:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
8000504a:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000504e:	c5 c0       	breq	80005106 <__avr32_f64_mul_op2_subnormal>
80005050:	a1 78       	lsl	r8,0x1
80005052:	5c f9       	rol	r9
80005054:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
80005058:	e0 47 07 ff 	cp.w	r7,2047
8000505c:	c7 70       	breq	8000514a <__avr32_f64_mul_op_nan_or_inf>
8000505e:	e0 46 07 ff 	cp.w	r6,2047
80005062:	c7 40       	breq	8000514a <__avr32_f64_mul_op_nan_or_inf>
80005064:	ee 06 00 0c 	add	r12,r7,r6
80005068:	e0 2c 03 fe 	sub	r12,1022
8000506c:	f6 08 06 44 	mulu.d	r4,r11,r8
80005070:	f4 09 07 44 	macu.d	r4,r10,r9
80005074:	f4 08 06 46 	mulu.d	r6,r10,r8
80005078:	f6 09 06 4a 	mulu.d	r10,r11,r9
8000507c:	08 07       	add	r7,r4
8000507e:	f4 05 00 4a 	adc	r10,r10,r5
80005082:	5c 0b       	acr	r11
80005084:	ed bb 00 14 	bld	r11,0x14
80005088:	c0 50       	breq	80005092 <__avr32_f64_mul+0x6a>
8000508a:	a1 77       	lsl	r7,0x1
8000508c:	5c fa       	rol	r10
8000508e:	5c fb       	rol	r11
80005090:	20 1c       	sub	r12,1
80005092:	58 0c       	cp.w	r12,0
80005094:	e0 8a 00 6f 	brle	80005172 <__avr32_f64_mul_res_subnormal>
80005098:	e0 4c 07 ff 	cp.w	r12,2047
8000509c:	e0 84 00 9c 	brge	800051d4 <__avr32_f64_mul_res_inf>
800050a0:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
800050a4:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
800050a8:	ef e6 12 17 	or	r7,r7,r6>>0x1
800050ac:	ee 17 80 00 	eorh	r7,0x8000
800050b0:	f1 b7 04 20 	satu	r7,0x1
800050b4:	0e 0a       	add	r10,r7
800050b6:	5c 0b       	acr	r11
800050b8:	ed be 00 1f 	bld	lr,0x1f
800050bc:	ef bb 00 1f 	bst	r11,0x1f
800050c0:	d8 22       	popm	r4-r7,pc

800050c2 <__avr32_f64_mul_op1_subnormal>:
800050c2:	e4 1b 00 0f 	andh	r11,0xf
800050c6:	f4 0c 12 00 	clz	r12,r10
800050ca:	f6 06 12 00 	clz	r6,r11
800050ce:	f7 bc 03 e1 	sublo	r12,-31
800050d2:	f8 06 17 30 	movlo	r6,r12
800050d6:	f7 b6 02 01 	subhs	r6,1
800050da:	e0 46 00 20 	cp.w	r6,32
800050de:	c0 d4       	brge	800050f8 <__avr32_f64_mul_op1_subnormal+0x36>
800050e0:	ec 0c 11 20 	rsub	r12,r6,32
800050e4:	f6 06 09 4b 	lsl	r11,r11,r6
800050e8:	f4 0c 0a 4c 	lsr	r12,r10,r12
800050ec:	18 4b       	or	r11,r12
800050ee:	f4 06 09 4a 	lsl	r10,r10,r6
800050f2:	20 b6       	sub	r6,11
800050f4:	0c 17       	sub	r7,r6
800050f6:	ca ab       	rjmp	8000504a <__avr32_f64_mul+0x22>
800050f8:	f4 06 09 4b 	lsl	r11,r10,r6
800050fc:	c6 40       	breq	800051c4 <__avr32_f64_mul_res_zero>
800050fe:	30 0a       	mov	r10,0
80005100:	20 b6       	sub	r6,11
80005102:	0c 17       	sub	r7,r6
80005104:	ca 3b       	rjmp	8000504a <__avr32_f64_mul+0x22>

80005106 <__avr32_f64_mul_op2_subnormal>:
80005106:	e4 19 00 0f 	andh	r9,0xf
8000510a:	f0 0c 12 00 	clz	r12,r8
8000510e:	f2 05 12 00 	clz	r5,r9
80005112:	f7 bc 03 ea 	sublo	r12,-22
80005116:	f8 05 17 30 	movlo	r5,r12
8000511a:	f7 b5 02 0a 	subhs	r5,10
8000511e:	e0 45 00 20 	cp.w	r5,32
80005122:	c0 d4       	brge	8000513c <__avr32_f64_mul_op2_subnormal+0x36>
80005124:	ea 0c 11 20 	rsub	r12,r5,32
80005128:	f2 05 09 49 	lsl	r9,r9,r5
8000512c:	f0 0c 0a 4c 	lsr	r12,r8,r12
80005130:	18 49       	or	r9,r12
80005132:	f0 05 09 48 	lsl	r8,r8,r5
80005136:	20 25       	sub	r5,2
80005138:	0a 16       	sub	r6,r5
8000513a:	c8 fb       	rjmp	80005058 <__avr32_f64_mul+0x30>
8000513c:	f0 05 09 49 	lsl	r9,r8,r5
80005140:	c4 20       	breq	800051c4 <__avr32_f64_mul_res_zero>
80005142:	30 08       	mov	r8,0
80005144:	20 25       	sub	r5,2
80005146:	0a 16       	sub	r6,r5
80005148:	c8 8b       	rjmp	80005058 <__avr32_f64_mul+0x30>

8000514a <__avr32_f64_mul_op_nan_or_inf>:
8000514a:	e4 19 00 0f 	andh	r9,0xf
8000514e:	e4 1b 00 0f 	andh	r11,0xf
80005152:	14 4b       	or	r11,r10
80005154:	10 49       	or	r9,r8
80005156:	e0 47 07 ff 	cp.w	r7,2047
8000515a:	c0 91       	brne	8000516c <__avr32_f64_mul_op1_not_naninf>
8000515c:	58 0b       	cp.w	r11,0
8000515e:	c3 81       	brne	800051ce <__avr32_f64_mul_res_nan>
80005160:	e0 46 07 ff 	cp.w	r6,2047
80005164:	c3 81       	brne	800051d4 <__avr32_f64_mul_res_inf>
80005166:	58 09       	cp.w	r9,0
80005168:	c3 60       	breq	800051d4 <__avr32_f64_mul_res_inf>
8000516a:	c3 28       	rjmp	800051ce <__avr32_f64_mul_res_nan>

8000516c <__avr32_f64_mul_op1_not_naninf>:
8000516c:	58 09       	cp.w	r9,0
8000516e:	c3 30       	breq	800051d4 <__avr32_f64_mul_res_inf>
80005170:	c2 f8       	rjmp	800051ce <__avr32_f64_mul_res_nan>

80005172 <__avr32_f64_mul_res_subnormal>:
80005172:	5c 3c       	neg	r12
80005174:	2f fc       	sub	r12,-1
80005176:	f1 bc 04 c0 	satu	r12,0x6
8000517a:	e0 4c 00 20 	cp.w	r12,32
8000517e:	c1 14       	brge	800051a0 <__avr32_f64_mul_res_subnormal+0x2e>
80005180:	f8 08 11 20 	rsub	r8,r12,32
80005184:	0e 46       	or	r6,r7
80005186:	ee 0c 0a 47 	lsr	r7,r7,r12
8000518a:	f4 08 09 49 	lsl	r9,r10,r8
8000518e:	12 47       	or	r7,r9
80005190:	f4 0c 0a 4a 	lsr	r10,r10,r12
80005194:	f6 08 09 49 	lsl	r9,r11,r8
80005198:	12 4a       	or	r10,r9
8000519a:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000519e:	c8 3b       	rjmp	800050a4 <__avr32_f64_mul+0x7c>
800051a0:	f8 08 11 20 	rsub	r8,r12,32
800051a4:	f9 b9 00 00 	moveq	r9,0
800051a8:	c0 30       	breq	800051ae <__avr32_f64_mul_res_subnormal+0x3c>
800051aa:	f6 08 09 49 	lsl	r9,r11,r8
800051ae:	0e 46       	or	r6,r7
800051b0:	ed ea 10 16 	or	r6,r6,r10<<0x1
800051b4:	f4 0c 0a 4a 	lsr	r10,r10,r12
800051b8:	f3 ea 10 07 	or	r7,r9,r10
800051bc:	f6 0c 0a 4a 	lsr	r10,r11,r12
800051c0:	30 0b       	mov	r11,0
800051c2:	c7 1b       	rjmp	800050a4 <__avr32_f64_mul+0x7c>

800051c4 <__avr32_f64_mul_res_zero>:
800051c4:	1c 9b       	mov	r11,lr
800051c6:	e6 1b 80 00 	andh	r11,0x8000,COH
800051ca:	30 0a       	mov	r10,0
800051cc:	d8 22       	popm	r4-r7,pc

800051ce <__avr32_f64_mul_res_nan>:
800051ce:	3f fb       	mov	r11,-1
800051d0:	3f fa       	mov	r10,-1
800051d2:	d8 22       	popm	r4-r7,pc

800051d4 <__avr32_f64_mul_res_inf>:
800051d4:	f0 6b 00 00 	mov	r11,-1048576
800051d8:	ed be 00 1f 	bld	lr,0x1f
800051dc:	ef bb 00 1f 	bst	r11,0x1f
800051e0:	30 0a       	mov	r10,0
800051e2:	d8 22       	popm	r4-r7,pc

800051e4 <__avr32_f64_mul_op1_zero>:
800051e4:	f7 e9 20 0b 	eor	r11,r11,r9
800051e8:	e6 1b 80 00 	andh	r11,0x8000,COH
800051ec:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
800051f0:	e0 4c 07 ff 	cp.w	r12,2047
800051f4:	5e 1c       	retne	r12
800051f6:	3f fa       	mov	r10,-1
800051f8:	3f fb       	mov	r11,-1
800051fa:	5e fc       	retal	r12

800051fc <__avr32_f64_sub_from_add>:
800051fc:	ee 19 80 00 	eorh	r9,0x8000

80005200 <__avr32_f64_sub>:
80005200:	f7 e9 20 0c 	eor	r12,r11,r9
80005204:	e0 86 00 ca 	brmi	80005398 <__avr32_f64_add_from_sub>
80005208:	eb cd 40 e0 	pushm	r5-r7,lr
8000520c:	16 9c       	mov	r12,r11
8000520e:	e6 1c 80 00 	andh	r12,0x8000,COH
80005212:	bf db       	cbr	r11,0x1f
80005214:	bf d9       	cbr	r9,0x1f
80005216:	10 3a       	cp.w	r10,r8
80005218:	f2 0b 13 00 	cpc	r11,r9
8000521c:	c0 92       	brcc	8000522e <__avr32_f64_sub+0x2e>
8000521e:	16 97       	mov	r7,r11
80005220:	12 9b       	mov	r11,r9
80005222:	0e 99       	mov	r9,r7
80005224:	14 97       	mov	r7,r10
80005226:	10 9a       	mov	r10,r8
80005228:	0e 98       	mov	r8,r7
8000522a:	ee 1c 80 00 	eorh	r12,0x8000
8000522e:	f6 07 16 14 	lsr	r7,r11,0x14
80005232:	ab 7b       	lsl	r11,0xb
80005234:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80005238:	ab 7a       	lsl	r10,0xb
8000523a:	bf bb       	sbr	r11,0x1f
8000523c:	f2 06 16 14 	lsr	r6,r9,0x14
80005240:	c4 40       	breq	800052c8 <__avr32_f64_sub_opL_subnormal>
80005242:	ab 79       	lsl	r9,0xb
80005244:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80005248:	ab 78       	lsl	r8,0xb
8000524a:	bf b9       	sbr	r9,0x1f

8000524c <__avr32_f64_sub_opL_subnormal_done>:
8000524c:	e0 47 07 ff 	cp.w	r7,2047
80005250:	c4 f0       	breq	800052ee <__avr32_f64_sub_opH_nan_or_inf>
80005252:	0e 26       	rsub	r6,r7
80005254:	c1 20       	breq	80005278 <__avr32_f64_sub_shift_done>
80005256:	ec 05 11 20 	rsub	r5,r6,32
8000525a:	e0 46 00 20 	cp.w	r6,32
8000525e:	c7 c2       	brcc	80005356 <__avr32_f64_sub_longshift>
80005260:	f0 05 09 4e 	lsl	lr,r8,r5
80005264:	f2 05 09 45 	lsl	r5,r9,r5
80005268:	f0 06 0a 48 	lsr	r8,r8,r6
8000526c:	f2 06 0a 49 	lsr	r9,r9,r6
80005270:	0a 48       	or	r8,r5
80005272:	58 0e       	cp.w	lr,0
80005274:	5f 1e       	srne	lr
80005276:	1c 48       	or	r8,lr

80005278 <__avr32_f64_sub_shift_done>:
80005278:	10 1a       	sub	r10,r8
8000527a:	f6 09 01 4b 	sbc	r11,r11,r9
8000527e:	f6 06 12 00 	clz	r6,r11
80005282:	c0 e0       	breq	8000529e <__avr32_f64_sub_longnormalize_done>
80005284:	c7 83       	brcs	80005374 <__avr32_f64_sub_longnormalize>
80005286:	ec 0e 11 20 	rsub	lr,r6,32
8000528a:	f6 06 09 4b 	lsl	r11,r11,r6
8000528e:	f4 0e 0a 4e 	lsr	lr,r10,lr
80005292:	1c 4b       	or	r11,lr
80005294:	f4 06 09 4a 	lsl	r10,r10,r6
80005298:	0c 17       	sub	r7,r6
8000529a:	e0 8a 00 39 	brle	8000530c <__avr32_f64_sub_subnormal_result>

8000529e <__avr32_f64_sub_longnormalize_done>:
8000529e:	f4 09 15 15 	lsl	r9,r10,0x15
800052a2:	ab 9a       	lsr	r10,0xb
800052a4:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
800052a8:	ab 9b       	lsr	r11,0xb
800052aa:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
800052ae:	18 4b       	or	r11,r12

800052b0 <__avr32_f64_sub_round>:
800052b0:	fc 17 80 00 	movh	r7,0x8000
800052b4:	ed ba 00 00 	bld	r10,0x0
800052b8:	f7 b7 01 ff 	subne	r7,-1
800052bc:	0e 39       	cp.w	r9,r7
800052be:	5f 29       	srhs	r9
800052c0:	12 0a       	add	r10,r9
800052c2:	5c 0b       	acr	r11
800052c4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800052c8 <__avr32_f64_sub_opL_subnormal>:
800052c8:	ab 79       	lsl	r9,0xb
800052ca:	f3 e8 13 59 	or	r9,r9,r8>>0x15
800052ce:	ab 78       	lsl	r8,0xb
800052d0:	f3 e8 10 0e 	or	lr,r9,r8
800052d4:	f9 b6 01 01 	movne	r6,1
800052d8:	ee 0e 11 00 	rsub	lr,r7,0
800052dc:	f9 b7 00 01 	moveq	r7,1
800052e0:	ef bb 00 1f 	bst	r11,0x1f
800052e4:	f7 ea 10 0e 	or	lr,r11,r10
800052e8:	f9 b7 00 00 	moveq	r7,0
800052ec:	cb 0b       	rjmp	8000524c <__avr32_f64_sub_opL_subnormal_done>

800052ee <__avr32_f64_sub_opH_nan_or_inf>:
800052ee:	bf db       	cbr	r11,0x1f
800052f0:	f7 ea 10 0e 	or	lr,r11,r10
800052f4:	c0 81       	brne	80005304 <__avr32_f64_sub_return_nan>
800052f6:	e0 46 07 ff 	cp.w	r6,2047
800052fa:	c0 50       	breq	80005304 <__avr32_f64_sub_return_nan>
800052fc:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
80005300:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80005304 <__avr32_f64_sub_return_nan>:
80005304:	3f fa       	mov	r10,-1
80005306:	3f fb       	mov	r11,-1
80005308:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000530c <__avr32_f64_sub_subnormal_result>:
8000530c:	5c 37       	neg	r7
8000530e:	2f f7       	sub	r7,-1
80005310:	f1 b7 04 c0 	satu	r7,0x6
80005314:	e0 47 00 20 	cp.w	r7,32
80005318:	c1 14       	brge	8000533a <__avr32_f64_sub_subnormal_result+0x2e>
8000531a:	ee 08 11 20 	rsub	r8,r7,32
8000531e:	f4 08 09 49 	lsl	r9,r10,r8
80005322:	5f 16       	srne	r6
80005324:	f4 07 0a 4a 	lsr	r10,r10,r7
80005328:	0c 4a       	or	r10,r6
8000532a:	f6 08 09 49 	lsl	r9,r11,r8
8000532e:	f5 e9 10 0a 	or	r10,r10,r9
80005332:	f4 07 0a 4b 	lsr	r11,r10,r7
80005336:	30 07       	mov	r7,0
80005338:	cb 3b       	rjmp	8000529e <__avr32_f64_sub_longnormalize_done>
8000533a:	ee 08 11 40 	rsub	r8,r7,64
8000533e:	f6 08 09 49 	lsl	r9,r11,r8
80005342:	14 49       	or	r9,r10
80005344:	5f 16       	srne	r6
80005346:	f6 07 0a 4a 	lsr	r10,r11,r7
8000534a:	0c 4a       	or	r10,r6
8000534c:	30 0b       	mov	r11,0
8000534e:	30 07       	mov	r7,0
80005350:	ca 7b       	rjmp	8000529e <__avr32_f64_sub_longnormalize_done>
80005352:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80005356 <__avr32_f64_sub_longshift>:
80005356:	f1 b6 04 c0 	satu	r6,0x6
8000535a:	f0 0e 17 00 	moveq	lr,r8
8000535e:	c0 40       	breq	80005366 <__avr32_f64_sub_longshift+0x10>
80005360:	f2 05 09 4e 	lsl	lr,r9,r5
80005364:	10 4e       	or	lr,r8
80005366:	f2 06 0a 48 	lsr	r8,r9,r6
8000536a:	30 09       	mov	r9,0
8000536c:	58 0e       	cp.w	lr,0
8000536e:	5f 1e       	srne	lr
80005370:	1c 48       	or	r8,lr
80005372:	c8 3b       	rjmp	80005278 <__avr32_f64_sub_shift_done>

80005374 <__avr32_f64_sub_longnormalize>:
80005374:	f4 06 12 00 	clz	r6,r10
80005378:	f9 b7 03 00 	movlo	r7,0
8000537c:	f9 b6 03 00 	movlo	r6,0
80005380:	f9 bc 03 00 	movlo	r12,0
80005384:	f7 b6 02 e0 	subhs	r6,-32
80005388:	f4 06 09 4b 	lsl	r11,r10,r6
8000538c:	30 0a       	mov	r10,0
8000538e:	0c 17       	sub	r7,r6
80005390:	fe 9a ff be 	brle	8000530c <__avr32_f64_sub_subnormal_result>
80005394:	c8 5b       	rjmp	8000529e <__avr32_f64_sub_longnormalize_done>
80005396:	d7 03       	nop

80005398 <__avr32_f64_add_from_sub>:
80005398:	ee 19 80 00 	eorh	r9,0x8000

8000539c <__avr32_f64_add>:
8000539c:	f7 e9 20 0c 	eor	r12,r11,r9
800053a0:	fe 96 ff 2e 	brmi	800051fc <__avr32_f64_sub_from_add>
800053a4:	eb cd 40 e0 	pushm	r5-r7,lr
800053a8:	16 9c       	mov	r12,r11
800053aa:	e6 1c 80 00 	andh	r12,0x8000,COH
800053ae:	bf db       	cbr	r11,0x1f
800053b0:	bf d9       	cbr	r9,0x1f
800053b2:	12 3b       	cp.w	r11,r9
800053b4:	c0 72       	brcc	800053c2 <__avr32_f64_add+0x26>
800053b6:	16 97       	mov	r7,r11
800053b8:	12 9b       	mov	r11,r9
800053ba:	0e 99       	mov	r9,r7
800053bc:	14 97       	mov	r7,r10
800053be:	10 9a       	mov	r10,r8
800053c0:	0e 98       	mov	r8,r7
800053c2:	30 0e       	mov	lr,0
800053c4:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
800053c8:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
800053cc:	b5 ab       	sbr	r11,0x14
800053ce:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
800053d2:	c6 20       	breq	80005496 <__avr32_f64_add_op2_subnormal>
800053d4:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
800053d8:	b5 a9       	sbr	r9,0x14
800053da:	e0 47 07 ff 	cp.w	r7,2047
800053de:	c2 80       	breq	8000542e <__avr32_f64_add_opH_nan_or_inf>
800053e0:	0e 26       	rsub	r6,r7
800053e2:	c1 20       	breq	80005406 <__avr32_f64_add_shift_done>
800053e4:	e0 46 00 36 	cp.w	r6,54
800053e8:	c1 52       	brcc	80005412 <__avr32_f64_add_res_of_done>
800053ea:	ec 05 11 20 	rsub	r5,r6,32
800053ee:	e0 46 00 20 	cp.w	r6,32
800053f2:	c3 52       	brcc	8000545c <__avr32_f64_add_longshift>
800053f4:	f0 05 09 4e 	lsl	lr,r8,r5
800053f8:	f2 05 09 45 	lsl	r5,r9,r5
800053fc:	f0 06 0a 48 	lsr	r8,r8,r6
80005400:	f2 06 0a 49 	lsr	r9,r9,r6
80005404:	0a 48       	or	r8,r5

80005406 <__avr32_f64_add_shift_done>:
80005406:	10 0a       	add	r10,r8
80005408:	f6 09 00 4b 	adc	r11,r11,r9
8000540c:	ed bb 00 15 	bld	r11,0x15
80005410:	c3 40       	breq	80005478 <__avr32_f64_add_res_of>

80005412 <__avr32_f64_add_res_of_done>:
80005412:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80005416:	18 4b       	or	r11,r12

80005418 <__avr32_f64_add_round>:
80005418:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
8000541c:	18 4e       	or	lr,r12
8000541e:	ee 1e 80 00 	eorh	lr,0x8000
80005422:	f1 be 04 20 	satu	lr,0x1
80005426:	1c 0a       	add	r10,lr
80005428:	5c 0b       	acr	r11
8000542a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000542e <__avr32_f64_add_opH_nan_or_inf>:
8000542e:	b5 cb       	cbr	r11,0x14
80005430:	f7 ea 10 0e 	or	lr,r11,r10
80005434:	c1 01       	brne	80005454 <__avr32_f64_add_return_nan>
80005436:	e0 46 07 ff 	cp.w	r6,2047
8000543a:	c0 30       	breq	80005440 <__avr32_f64_add_opL_nan_or_inf>
8000543c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80005440 <__avr32_f64_add_opL_nan_or_inf>:
80005440:	b5 c9       	cbr	r9,0x14
80005442:	f3 e8 10 0e 	or	lr,r9,r8
80005446:	c0 71       	brne	80005454 <__avr32_f64_add_return_nan>
80005448:	30 0a       	mov	r10,0
8000544a:	fc 1b 7f f0 	movh	r11,0x7ff0
8000544e:	18 4b       	or	r11,r12
80005450:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80005454 <__avr32_f64_add_return_nan>:
80005454:	3f fa       	mov	r10,-1
80005456:	3f fb       	mov	r11,-1
80005458:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000545c <__avr32_f64_add_longshift>:
8000545c:	f1 b6 04 c0 	satu	r6,0x6
80005460:	f0 0e 17 00 	moveq	lr,r8
80005464:	c0 60       	breq	80005470 <__avr32_f64_add_longshift+0x14>
80005466:	f2 05 09 4e 	lsl	lr,r9,r5
8000546a:	58 08       	cp.w	r8,0
8000546c:	5f 18       	srne	r8
8000546e:	10 4e       	or	lr,r8
80005470:	f2 06 0a 48 	lsr	r8,r9,r6
80005474:	30 09       	mov	r9,0
80005476:	cc 8b       	rjmp	80005406 <__avr32_f64_add_shift_done>

80005478 <__avr32_f64_add_res_of>:
80005478:	fd ee 10 1e 	or	lr,lr,lr<<0x1
8000547c:	a1 9b       	lsr	r11,0x1
8000547e:	5d 0a       	ror	r10
80005480:	5d 0e       	ror	lr
80005482:	2f f7       	sub	r7,-1
80005484:	e0 47 07 ff 	cp.w	r7,2047
80005488:	f9 ba 00 00 	moveq	r10,0
8000548c:	f9 bb 00 00 	moveq	r11,0
80005490:	f9 be 00 00 	moveq	lr,0
80005494:	cb fb       	rjmp	80005412 <__avr32_f64_add_res_of_done>

80005496 <__avr32_f64_add_op2_subnormal>:
80005496:	30 16       	mov	r6,1
80005498:	58 07       	cp.w	r7,0
8000549a:	ca 01       	brne	800053da <__avr32_f64_add+0x3e>
8000549c:	b5 cb       	cbr	r11,0x14
8000549e:	10 0a       	add	r10,r8
800054a0:	f6 09 00 4b 	adc	r11,r11,r9
800054a4:	18 4b       	or	r11,r12
800054a6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800054aa:	d7 03       	nop

800054ac <__avr32_f64_to_u32>:
800054ac:	58 0b       	cp.w	r11,0
800054ae:	5e 6d       	retmi	0

800054b0 <__avr32_f64_to_s32>:
800054b0:	f6 0c 15 01 	lsl	r12,r11,0x1
800054b4:	b5 9c       	lsr	r12,0x15
800054b6:	e0 2c 03 ff 	sub	r12,1023
800054ba:	5e 3d       	retlo	0
800054bc:	f8 0c 11 1f 	rsub	r12,r12,31
800054c0:	16 99       	mov	r9,r11
800054c2:	ab 7b       	lsl	r11,0xb
800054c4:	bf bb       	sbr	r11,0x1f
800054c6:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
800054ca:	f6 0c 0a 4b 	lsr	r11,r11,r12
800054ce:	a1 79       	lsl	r9,0x1
800054d0:	5e 2b       	reths	r11
800054d2:	5c 3b       	neg	r11
800054d4:	5e fb       	retal	r11

800054d6 <__avr32_u32_to_f64>:
800054d6:	f8 cb 00 00 	sub	r11,r12,0
800054da:	30 0c       	mov	r12,0
800054dc:	c0 38       	rjmp	800054e2 <__avr32_s32_to_f64+0x4>

800054de <__avr32_s32_to_f64>:
800054de:	18 9b       	mov	r11,r12
800054e0:	5c 4b       	abs	r11
800054e2:	30 0a       	mov	r10,0
800054e4:	5e 0b       	reteq	r11
800054e6:	d4 01       	pushm	lr
800054e8:	e0 69 04 1e 	mov	r9,1054
800054ec:	f6 08 12 00 	clz	r8,r11
800054f0:	c1 70       	breq	8000551e <__avr32_s32_to_f64+0x40>
800054f2:	c0 c3       	brcs	8000550a <__avr32_s32_to_f64+0x2c>
800054f4:	f0 0e 11 20 	rsub	lr,r8,32
800054f8:	f6 08 09 4b 	lsl	r11,r11,r8
800054fc:	f4 0e 0a 4e 	lsr	lr,r10,lr
80005500:	1c 4b       	or	r11,lr
80005502:	f4 08 09 4a 	lsl	r10,r10,r8
80005506:	10 19       	sub	r9,r8
80005508:	c0 b8       	rjmp	8000551e <__avr32_s32_to_f64+0x40>
8000550a:	f4 08 12 00 	clz	r8,r10
8000550e:	f9 b8 03 00 	movlo	r8,0
80005512:	f7 b8 02 e0 	subhs	r8,-32
80005516:	f4 08 09 4b 	lsl	r11,r10,r8
8000551a:	30 0a       	mov	r10,0
8000551c:	10 19       	sub	r9,r8
8000551e:	58 09       	cp.w	r9,0
80005520:	e0 89 00 30 	brgt	80005580 <__avr32_s32_to_f64+0xa2>
80005524:	5c 39       	neg	r9
80005526:	2f f9       	sub	r9,-1
80005528:	e0 49 00 36 	cp.w	r9,54
8000552c:	c0 43       	brcs	80005534 <__avr32_s32_to_f64+0x56>
8000552e:	30 0b       	mov	r11,0
80005530:	30 0a       	mov	r10,0
80005532:	c2 68       	rjmp	8000557e <__avr32_s32_to_f64+0xa0>
80005534:	2f 69       	sub	r9,-10
80005536:	f2 08 11 20 	rsub	r8,r9,32
8000553a:	e0 49 00 20 	cp.w	r9,32
8000553e:	c0 b2       	brcc	80005554 <__avr32_s32_to_f64+0x76>
80005540:	f4 08 09 4e 	lsl	lr,r10,r8
80005544:	f6 08 09 48 	lsl	r8,r11,r8
80005548:	f4 09 0a 4a 	lsr	r10,r10,r9
8000554c:	f6 09 0a 4b 	lsr	r11,r11,r9
80005550:	10 4b       	or	r11,r8
80005552:	c0 88       	rjmp	80005562 <__avr32_s32_to_f64+0x84>
80005554:	f6 08 09 4e 	lsl	lr,r11,r8
80005558:	14 4e       	or	lr,r10
8000555a:	16 9a       	mov	r10,r11
8000555c:	30 0b       	mov	r11,0
8000555e:	f4 09 0a 4a 	lsr	r10,r10,r9
80005562:	ed ba 00 00 	bld	r10,0x0
80005566:	c0 92       	brcc	80005578 <__avr32_s32_to_f64+0x9a>
80005568:	1c 7e       	tst	lr,lr
8000556a:	c0 41       	brne	80005572 <__avr32_s32_to_f64+0x94>
8000556c:	ed ba 00 01 	bld	r10,0x1
80005570:	c0 42       	brcc	80005578 <__avr32_s32_to_f64+0x9a>
80005572:	2f fa       	sub	r10,-1
80005574:	f7 bb 02 ff 	subhs	r11,-1
80005578:	5c fc       	rol	r12
8000557a:	5d 0b       	ror	r11
8000557c:	5d 0a       	ror	r10
8000557e:	d8 02       	popm	pc
80005580:	e0 68 03 ff 	mov	r8,1023
80005584:	ed ba 00 0b 	bld	r10,0xb
80005588:	f7 b8 00 ff 	subeq	r8,-1
8000558c:	10 0a       	add	r10,r8
8000558e:	5c 0b       	acr	r11
80005590:	f7 b9 03 fe 	sublo	r9,-2
80005594:	e0 49 07 ff 	cp.w	r9,2047
80005598:	c0 55       	brlt	800055a2 <__avr32_s32_to_f64+0xc4>
8000559a:	30 0a       	mov	r10,0
8000559c:	fc 1b ff e0 	movh	r11,0xffe0
800055a0:	c0 c8       	rjmp	800055b8 <__floatsidf_return_op1>
800055a2:	ed bb 00 1f 	bld	r11,0x1f
800055a6:	f7 b9 01 01 	subne	r9,1
800055aa:	ab 9a       	lsr	r10,0xb
800055ac:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
800055b0:	a1 7b       	lsl	r11,0x1
800055b2:	ab 9b       	lsr	r11,0xb
800055b4:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

800055b8 <__floatsidf_return_op1>:
800055b8:	a1 7c       	lsl	r12,0x1
800055ba:	5d 0b       	ror	r11
800055bc:	d8 02       	popm	pc

800055be <__avr32_udiv64>:
800055be:	d4 31       	pushm	r0-r7,lr
800055c0:	1a 97       	mov	r7,sp
800055c2:	20 3d       	sub	sp,12
800055c4:	10 9c       	mov	r12,r8
800055c6:	12 9e       	mov	lr,r9
800055c8:	14 93       	mov	r3,r10
800055ca:	58 09       	cp.w	r9,0
800055cc:	e0 81 00 bd 	brne	80005746 <__avr32_udiv64+0x188>
800055d0:	16 38       	cp.w	r8,r11
800055d2:	e0 88 00 40 	brls	80005652 <__avr32_udiv64+0x94>
800055d6:	f0 08 12 00 	clz	r8,r8
800055da:	c0 d0       	breq	800055f4 <__avr32_udiv64+0x36>
800055dc:	f6 08 09 4b 	lsl	r11,r11,r8
800055e0:	f0 09 11 20 	rsub	r9,r8,32
800055e4:	f8 08 09 4c 	lsl	r12,r12,r8
800055e8:	f4 09 0a 49 	lsr	r9,r10,r9
800055ec:	f4 08 09 43 	lsl	r3,r10,r8
800055f0:	f3 eb 10 0b 	or	r11,r9,r11
800055f4:	f8 0e 16 10 	lsr	lr,r12,0x10
800055f8:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800055fc:	f6 0e 0d 00 	divu	r0,r11,lr
80005600:	e6 0b 16 10 	lsr	r11,r3,0x10
80005604:	00 99       	mov	r9,r0
80005606:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000560a:	e0 0a 02 48 	mul	r8,r0,r10
8000560e:	10 3b       	cp.w	r11,r8
80005610:	c0 a2       	brcc	80005624 <__avr32_udiv64+0x66>
80005612:	20 19       	sub	r9,1
80005614:	18 0b       	add	r11,r12
80005616:	18 3b       	cp.w	r11,r12
80005618:	c0 63       	brcs	80005624 <__avr32_udiv64+0x66>
8000561a:	10 3b       	cp.w	r11,r8
8000561c:	f7 b9 03 01 	sublo	r9,1
80005620:	f7 dc e3 0b 	addcs	r11,r11,r12
80005624:	f6 08 01 01 	sub	r1,r11,r8
80005628:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000562c:	e2 0e 0d 00 	divu	r0,r1,lr
80005630:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80005634:	00 98       	mov	r8,r0
80005636:	e0 0a 02 4a 	mul	r10,r0,r10
8000563a:	14 33       	cp.w	r3,r10
8000563c:	c0 82       	brcc	8000564c <__avr32_udiv64+0x8e>
8000563e:	20 18       	sub	r8,1
80005640:	18 03       	add	r3,r12
80005642:	18 33       	cp.w	r3,r12
80005644:	c0 43       	brcs	8000564c <__avr32_udiv64+0x8e>
80005646:	14 33       	cp.w	r3,r10
80005648:	f7 b8 03 01 	sublo	r8,1
8000564c:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80005650:	cd f8       	rjmp	8000580e <__avr32_udiv64+0x250>
80005652:	58 08       	cp.w	r8,0
80005654:	c0 51       	brne	8000565e <__avr32_udiv64+0xa0>
80005656:	30 19       	mov	r9,1
80005658:	f2 08 0d 08 	divu	r8,r9,r8
8000565c:	10 9c       	mov	r12,r8
8000565e:	f8 06 12 00 	clz	r6,r12
80005662:	c0 41       	brne	8000566a <__avr32_udiv64+0xac>
80005664:	18 1b       	sub	r11,r12
80005666:	30 19       	mov	r9,1
80005668:	c4 08       	rjmp	800056e8 <__avr32_udiv64+0x12a>
8000566a:	ec 01 11 20 	rsub	r1,r6,32
8000566e:	f4 01 0a 49 	lsr	r9,r10,r1
80005672:	f8 06 09 4c 	lsl	r12,r12,r6
80005676:	f6 06 09 48 	lsl	r8,r11,r6
8000567a:	f6 01 0a 41 	lsr	r1,r11,r1
8000567e:	f3 e8 10 08 	or	r8,r9,r8
80005682:	f8 03 16 10 	lsr	r3,r12,0x10
80005686:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000568a:	e2 03 0d 00 	divu	r0,r1,r3
8000568e:	f0 0b 16 10 	lsr	r11,r8,0x10
80005692:	00 9e       	mov	lr,r0
80005694:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005698:	e0 05 02 49 	mul	r9,r0,r5
8000569c:	12 3b       	cp.w	r11,r9
8000569e:	c0 a2       	brcc	800056b2 <__avr32_udiv64+0xf4>
800056a0:	20 1e       	sub	lr,1
800056a2:	18 0b       	add	r11,r12
800056a4:	18 3b       	cp.w	r11,r12
800056a6:	c0 63       	brcs	800056b2 <__avr32_udiv64+0xf4>
800056a8:	12 3b       	cp.w	r11,r9
800056aa:	f7 be 03 01 	sublo	lr,1
800056ae:	f7 dc e3 0b 	addcs	r11,r11,r12
800056b2:	12 1b       	sub	r11,r9
800056b4:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
800056b8:	f6 03 0d 02 	divu	r2,r11,r3
800056bc:	f1 e3 11 08 	or	r8,r8,r3<<0x10
800056c0:	04 99       	mov	r9,r2
800056c2:	e4 05 02 4b 	mul	r11,r2,r5
800056c6:	16 38       	cp.w	r8,r11
800056c8:	c0 a2       	brcc	800056dc <__avr32_udiv64+0x11e>
800056ca:	20 19       	sub	r9,1
800056cc:	18 08       	add	r8,r12
800056ce:	18 38       	cp.w	r8,r12
800056d0:	c0 63       	brcs	800056dc <__avr32_udiv64+0x11e>
800056d2:	16 38       	cp.w	r8,r11
800056d4:	f7 b9 03 01 	sublo	r9,1
800056d8:	f1 dc e3 08 	addcs	r8,r8,r12
800056dc:	f4 06 09 43 	lsl	r3,r10,r6
800056e0:	f0 0b 01 0b 	sub	r11,r8,r11
800056e4:	f3 ee 11 09 	or	r9,r9,lr<<0x10
800056e8:	f8 06 16 10 	lsr	r6,r12,0x10
800056ec:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
800056f0:	f6 06 0d 00 	divu	r0,r11,r6
800056f4:	e6 0b 16 10 	lsr	r11,r3,0x10
800056f8:	00 9a       	mov	r10,r0
800056fa:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800056fe:	e0 0e 02 48 	mul	r8,r0,lr
80005702:	10 3b       	cp.w	r11,r8
80005704:	c0 a2       	brcc	80005718 <__avr32_udiv64+0x15a>
80005706:	20 1a       	sub	r10,1
80005708:	18 0b       	add	r11,r12
8000570a:	18 3b       	cp.w	r11,r12
8000570c:	c0 63       	brcs	80005718 <__avr32_udiv64+0x15a>
8000570e:	10 3b       	cp.w	r11,r8
80005710:	f7 ba 03 01 	sublo	r10,1
80005714:	f7 dc e3 0b 	addcs	r11,r11,r12
80005718:	f6 08 01 01 	sub	r1,r11,r8
8000571c:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80005720:	e2 06 0d 00 	divu	r0,r1,r6
80005724:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80005728:	00 98       	mov	r8,r0
8000572a:	e0 0e 02 4b 	mul	r11,r0,lr
8000572e:	16 33       	cp.w	r3,r11
80005730:	c0 82       	brcc	80005740 <__avr32_udiv64+0x182>
80005732:	20 18       	sub	r8,1
80005734:	18 03       	add	r3,r12
80005736:	18 33       	cp.w	r3,r12
80005738:	c0 43       	brcs	80005740 <__avr32_udiv64+0x182>
8000573a:	16 33       	cp.w	r3,r11
8000573c:	f7 b8 03 01 	sublo	r8,1
80005740:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80005744:	c6 98       	rjmp	80005816 <__avr32_udiv64+0x258>
80005746:	16 39       	cp.w	r9,r11
80005748:	e0 8b 00 65 	brhi	80005812 <__avr32_udiv64+0x254>
8000574c:	f2 09 12 00 	clz	r9,r9
80005750:	c0 b1       	brne	80005766 <__avr32_udiv64+0x1a8>
80005752:	10 3a       	cp.w	r10,r8
80005754:	5f 2a       	srhs	r10
80005756:	1c 3b       	cp.w	r11,lr
80005758:	5f b8       	srhi	r8
8000575a:	10 4a       	or	r10,r8
8000575c:	f2 0a 18 00 	cp.b	r10,r9
80005760:	c5 90       	breq	80005812 <__avr32_udiv64+0x254>
80005762:	30 18       	mov	r8,1
80005764:	c5 98       	rjmp	80005816 <__avr32_udiv64+0x258>
80005766:	f0 09 09 46 	lsl	r6,r8,r9
8000576a:	f2 03 11 20 	rsub	r3,r9,32
8000576e:	fc 09 09 4e 	lsl	lr,lr,r9
80005772:	f0 03 0a 48 	lsr	r8,r8,r3
80005776:	f6 09 09 4c 	lsl	r12,r11,r9
8000577a:	f4 03 0a 42 	lsr	r2,r10,r3
8000577e:	ef 46 ff f4 	st.w	r7[-12],r6
80005782:	f6 03 0a 43 	lsr	r3,r11,r3
80005786:	18 42       	or	r2,r12
80005788:	f1 ee 10 0c 	or	r12,r8,lr
8000578c:	f8 01 16 10 	lsr	r1,r12,0x10
80005790:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80005794:	e6 01 0d 04 	divu	r4,r3,r1
80005798:	e4 03 16 10 	lsr	r3,r2,0x10
8000579c:	08 9e       	mov	lr,r4
8000579e:	e7 e5 11 03 	or	r3,r3,r5<<0x10
800057a2:	e8 06 02 48 	mul	r8,r4,r6
800057a6:	10 33       	cp.w	r3,r8
800057a8:	c0 a2       	brcc	800057bc <__avr32_udiv64+0x1fe>
800057aa:	20 1e       	sub	lr,1
800057ac:	18 03       	add	r3,r12
800057ae:	18 33       	cp.w	r3,r12
800057b0:	c0 63       	brcs	800057bc <__avr32_udiv64+0x1fe>
800057b2:	10 33       	cp.w	r3,r8
800057b4:	f7 be 03 01 	sublo	lr,1
800057b8:	e7 dc e3 03 	addcs	r3,r3,r12
800057bc:	10 13       	sub	r3,r8
800057be:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
800057c2:	e6 01 0d 00 	divu	r0,r3,r1
800057c6:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800057ca:	00 98       	mov	r8,r0
800057cc:	e0 06 02 46 	mul	r6,r0,r6
800057d0:	0c 3b       	cp.w	r11,r6
800057d2:	c0 a2       	brcc	800057e6 <__avr32_udiv64+0x228>
800057d4:	20 18       	sub	r8,1
800057d6:	18 0b       	add	r11,r12
800057d8:	18 3b       	cp.w	r11,r12
800057da:	c0 63       	brcs	800057e6 <__avr32_udiv64+0x228>
800057dc:	0c 3b       	cp.w	r11,r6
800057de:	f7 dc e3 0b 	addcs	r11,r11,r12
800057e2:	f7 b8 03 01 	sublo	r8,1
800057e6:	f1 ee 11 08 	or	r8,r8,lr<<0x10
800057ea:	ee f4 ff f4 	ld.w	r4,r7[-12]
800057ee:	0c 1b       	sub	r11,r6
800057f0:	f0 04 06 42 	mulu.d	r2,r8,r4
800057f4:	06 95       	mov	r5,r3
800057f6:	16 35       	cp.w	r5,r11
800057f8:	e0 8b 00 0a 	brhi	8000580c <__avr32_udiv64+0x24e>
800057fc:	5f 0b       	sreq	r11
800057fe:	f4 09 09 49 	lsl	r9,r10,r9
80005802:	12 32       	cp.w	r2,r9
80005804:	5f b9       	srhi	r9
80005806:	f7 e9 00 09 	and	r9,r11,r9
8000580a:	c0 60       	breq	80005816 <__avr32_udiv64+0x258>
8000580c:	20 18       	sub	r8,1
8000580e:	30 09       	mov	r9,0
80005810:	c0 38       	rjmp	80005816 <__avr32_udiv64+0x258>
80005812:	30 09       	mov	r9,0
80005814:	12 98       	mov	r8,r9
80005816:	10 9a       	mov	r10,r8
80005818:	12 93       	mov	r3,r9
8000581a:	10 92       	mov	r2,r8
8000581c:	12 9b       	mov	r11,r9
8000581e:	2f dd       	sub	sp,-12
80005820:	d8 32       	popm	r0-r7,pc
80005822:	d7 03       	nop

80005824 <atoi>:
80005824:	d4 01       	pushm	lr
80005826:	30 aa       	mov	r10,10
80005828:	30 0b       	mov	r11,0
8000582a:	e0 a0 03 91 	rcall	80005f4c <strtol>
8000582e:	d8 02       	popm	pc

80005830 <malloc>:
80005830:	d4 01       	pushm	lr
80005832:	e0 68 05 50 	mov	r8,1360
80005836:	18 9b       	mov	r11,r12
80005838:	70 0c       	ld.w	r12,r8[0x0]
8000583a:	c0 3c       	rcall	80005840 <_malloc_r>
8000583c:	d8 02       	popm	pc
8000583e:	d7 03       	nop

80005840 <_malloc_r>:
80005840:	d4 31       	pushm	r0-r7,lr
80005842:	f6 c8 ff f5 	sub	r8,r11,-11
80005846:	18 95       	mov	r5,r12
80005848:	10 97       	mov	r7,r8
8000584a:	e0 17 ff f8 	andl	r7,0xfff8
8000584e:	59 68       	cp.w	r8,22
80005850:	f9 b7 08 10 	movls	r7,16
80005854:	16 37       	cp.w	r7,r11
80005856:	5f 38       	srlo	r8
80005858:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
8000585c:	c0 50       	breq	80005866 <_malloc_r+0x26>
8000585e:	30 c8       	mov	r8,12
80005860:	99 38       	st.w	r12[0xc],r8
80005862:	e0 8f 01 ef 	bral	80005c40 <_malloc_r+0x400>
80005866:	e0 a0 02 a8 	rcall	80005db6 <__malloc_lock>
8000586a:	e0 47 01 f7 	cp.w	r7,503
8000586e:	e0 8b 00 1c 	brhi	800058a6 <_malloc_r+0x66>
80005872:	ee 03 16 03 	lsr	r3,r7,0x3
80005876:	34 c8       	mov	r8,76
80005878:	f0 03 00 38 	add	r8,r8,r3<<0x3
8000587c:	70 36       	ld.w	r6,r8[0xc]
8000587e:	10 36       	cp.w	r6,r8
80005880:	c0 61       	brne	8000588c <_malloc_r+0x4c>
80005882:	ec c8 ff f8 	sub	r8,r6,-8
80005886:	70 36       	ld.w	r6,r8[0xc]
80005888:	10 36       	cp.w	r6,r8
8000588a:	c0 c0       	breq	800058a2 <_malloc_r+0x62>
8000588c:	6c 18       	ld.w	r8,r6[0x4]
8000588e:	e0 18 ff fc 	andl	r8,0xfffc
80005892:	6c 3a       	ld.w	r10,r6[0xc]
80005894:	ec 08 00 09 	add	r9,r6,r8
80005898:	0a 9c       	mov	r12,r5
8000589a:	6c 28       	ld.w	r8,r6[0x8]
8000589c:	95 28       	st.w	r10[0x8],r8
8000589e:	91 3a       	st.w	r8[0xc],r10
800058a0:	c4 68       	rjmp	8000592c <_malloc_r+0xec>
800058a2:	2f e3       	sub	r3,-2
800058a4:	c4 c8       	rjmp	8000593c <_malloc_r+0xfc>
800058a6:	ee 03 16 09 	lsr	r3,r7,0x9
800058aa:	c0 41       	brne	800058b2 <_malloc_r+0x72>
800058ac:	ee 03 16 03 	lsr	r3,r7,0x3
800058b0:	c2 68       	rjmp	800058fc <_malloc_r+0xbc>
800058b2:	58 43       	cp.w	r3,4
800058b4:	e0 8b 00 06 	brhi	800058c0 <_malloc_r+0x80>
800058b8:	ee 03 16 06 	lsr	r3,r7,0x6
800058bc:	2c 83       	sub	r3,-56
800058be:	c1 f8       	rjmp	800058fc <_malloc_r+0xbc>
800058c0:	59 43       	cp.w	r3,20
800058c2:	e0 8b 00 04 	brhi	800058ca <_malloc_r+0x8a>
800058c6:	2a 53       	sub	r3,-91
800058c8:	c1 a8       	rjmp	800058fc <_malloc_r+0xbc>
800058ca:	e0 43 00 54 	cp.w	r3,84
800058ce:	e0 8b 00 06 	brhi	800058da <_malloc_r+0x9a>
800058d2:	ee 03 16 0c 	lsr	r3,r7,0xc
800058d6:	29 23       	sub	r3,-110
800058d8:	c1 28       	rjmp	800058fc <_malloc_r+0xbc>
800058da:	e0 43 01 54 	cp.w	r3,340
800058de:	e0 8b 00 06 	brhi	800058ea <_malloc_r+0xaa>
800058e2:	ee 03 16 0f 	lsr	r3,r7,0xf
800058e6:	28 93       	sub	r3,-119
800058e8:	c0 a8       	rjmp	800058fc <_malloc_r+0xbc>
800058ea:	e0 43 05 54 	cp.w	r3,1364
800058ee:	e0 88 00 04 	brls	800058f6 <_malloc_r+0xb6>
800058f2:	37 e3       	mov	r3,126
800058f4:	c0 48       	rjmp	800058fc <_malloc_r+0xbc>
800058f6:	ee 03 16 12 	lsr	r3,r7,0x12
800058fa:	28 43       	sub	r3,-124
800058fc:	34 ca       	mov	r10,76
800058fe:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80005902:	74 36       	ld.w	r6,r10[0xc]
80005904:	c1 98       	rjmp	80005936 <_malloc_r+0xf6>
80005906:	6c 19       	ld.w	r9,r6[0x4]
80005908:	e0 19 ff fc 	andl	r9,0xfffc
8000590c:	f2 07 01 0b 	sub	r11,r9,r7
80005910:	58 fb       	cp.w	r11,15
80005912:	e0 8a 00 04 	brle	8000591a <_malloc_r+0xda>
80005916:	20 13       	sub	r3,1
80005918:	c1 18       	rjmp	8000593a <_malloc_r+0xfa>
8000591a:	6c 38       	ld.w	r8,r6[0xc]
8000591c:	58 0b       	cp.w	r11,0
8000591e:	c0 b5       	brlt	80005934 <_malloc_r+0xf4>
80005920:	6c 2a       	ld.w	r10,r6[0x8]
80005922:	ec 09 00 09 	add	r9,r6,r9
80005926:	0a 9c       	mov	r12,r5
80005928:	91 2a       	st.w	r8[0x8],r10
8000592a:	95 38       	st.w	r10[0xc],r8
8000592c:	72 18       	ld.w	r8,r9[0x4]
8000592e:	a1 a8       	sbr	r8,0x0
80005930:	93 18       	st.w	r9[0x4],r8
80005932:	cb 88       	rjmp	80005aa2 <_malloc_r+0x262>
80005934:	10 96       	mov	r6,r8
80005936:	14 36       	cp.w	r6,r10
80005938:	ce 71       	brne	80005906 <_malloc_r+0xc6>
8000593a:	2f f3       	sub	r3,-1
8000593c:	34 ca       	mov	r10,76
8000593e:	f4 cc ff f8 	sub	r12,r10,-8
80005942:	78 26       	ld.w	r6,r12[0x8]
80005944:	18 36       	cp.w	r6,r12
80005946:	c6 a0       	breq	80005a1a <_malloc_r+0x1da>
80005948:	6c 19       	ld.w	r9,r6[0x4]
8000594a:	e0 19 ff fc 	andl	r9,0xfffc
8000594e:	f2 07 01 08 	sub	r8,r9,r7
80005952:	58 f8       	cp.w	r8,15
80005954:	e0 89 00 8c 	brgt	80005a6c <_malloc_r+0x22c>
80005958:	99 3c       	st.w	r12[0xc],r12
8000595a:	99 2c       	st.w	r12[0x8],r12
8000595c:	58 08       	cp.w	r8,0
8000595e:	c0 55       	brlt	80005968 <_malloc_r+0x128>
80005960:	ec 09 00 09 	add	r9,r6,r9
80005964:	0a 9c       	mov	r12,r5
80005966:	ce 3b       	rjmp	8000592c <_malloc_r+0xec>
80005968:	e0 49 01 ff 	cp.w	r9,511
8000596c:	e0 8b 00 13 	brhi	80005992 <_malloc_r+0x152>
80005970:	a3 99       	lsr	r9,0x3
80005972:	f4 09 00 38 	add	r8,r10,r9<<0x3
80005976:	70 2b       	ld.w	r11,r8[0x8]
80005978:	8d 38       	st.w	r6[0xc],r8
8000597a:	8d 2b       	st.w	r6[0x8],r11
8000597c:	97 36       	st.w	r11[0xc],r6
8000597e:	91 26       	st.w	r8[0x8],r6
80005980:	a3 49       	asr	r9,0x2
80005982:	74 18       	ld.w	r8,r10[0x4]
80005984:	30 1b       	mov	r11,1
80005986:	f6 09 09 49 	lsl	r9,r11,r9
8000598a:	f1 e9 10 09 	or	r9,r8,r9
8000598e:	95 19       	st.w	r10[0x4],r9
80005990:	c4 58       	rjmp	80005a1a <_malloc_r+0x1da>
80005992:	f2 0a 16 09 	lsr	r10,r9,0x9
80005996:	58 4a       	cp.w	r10,4
80005998:	e0 8b 00 06 	brhi	800059a4 <_malloc_r+0x164>
8000599c:	f2 0a 16 06 	lsr	r10,r9,0x6
800059a0:	2c 8a       	sub	r10,-56
800059a2:	c1 f8       	rjmp	800059e0 <_malloc_r+0x1a0>
800059a4:	59 4a       	cp.w	r10,20
800059a6:	e0 8b 00 04 	brhi	800059ae <_malloc_r+0x16e>
800059aa:	2a 5a       	sub	r10,-91
800059ac:	c1 a8       	rjmp	800059e0 <_malloc_r+0x1a0>
800059ae:	e0 4a 00 54 	cp.w	r10,84
800059b2:	e0 8b 00 06 	brhi	800059be <_malloc_r+0x17e>
800059b6:	f2 0a 16 0c 	lsr	r10,r9,0xc
800059ba:	29 2a       	sub	r10,-110
800059bc:	c1 28       	rjmp	800059e0 <_malloc_r+0x1a0>
800059be:	e0 4a 01 54 	cp.w	r10,340
800059c2:	e0 8b 00 06 	brhi	800059ce <_malloc_r+0x18e>
800059c6:	f2 0a 16 0f 	lsr	r10,r9,0xf
800059ca:	28 9a       	sub	r10,-119
800059cc:	c0 a8       	rjmp	800059e0 <_malloc_r+0x1a0>
800059ce:	e0 4a 05 54 	cp.w	r10,1364
800059d2:	e0 88 00 04 	brls	800059da <_malloc_r+0x19a>
800059d6:	37 ea       	mov	r10,126
800059d8:	c0 48       	rjmp	800059e0 <_malloc_r+0x1a0>
800059da:	f2 0a 16 12 	lsr	r10,r9,0x12
800059de:	28 4a       	sub	r10,-124
800059e0:	34 cb       	mov	r11,76
800059e2:	f6 0a 00 34 	add	r4,r11,r10<<0x3
800059e6:	68 28       	ld.w	r8,r4[0x8]
800059e8:	08 38       	cp.w	r8,r4
800059ea:	c0 e1       	brne	80005a06 <_malloc_r+0x1c6>
800059ec:	76 19       	ld.w	r9,r11[0x4]
800059ee:	a3 4a       	asr	r10,0x2
800059f0:	30 1e       	mov	lr,1
800059f2:	fc 0a 09 4a 	lsl	r10,lr,r10
800059f6:	f3 ea 10 0a 	or	r10,r9,r10
800059fa:	10 99       	mov	r9,r8
800059fc:	97 1a       	st.w	r11[0x4],r10
800059fe:	c0 a8       	rjmp	80005a12 <_malloc_r+0x1d2>
80005a00:	70 28       	ld.w	r8,r8[0x8]
80005a02:	08 38       	cp.w	r8,r4
80005a04:	c0 60       	breq	80005a10 <_malloc_r+0x1d0>
80005a06:	70 1a       	ld.w	r10,r8[0x4]
80005a08:	e0 1a ff fc 	andl	r10,0xfffc
80005a0c:	14 39       	cp.w	r9,r10
80005a0e:	cf 93       	brcs	80005a00 <_malloc_r+0x1c0>
80005a10:	70 39       	ld.w	r9,r8[0xc]
80005a12:	8d 39       	st.w	r6[0xc],r9
80005a14:	8d 28       	st.w	r6[0x8],r8
80005a16:	91 36       	st.w	r8[0xc],r6
80005a18:	93 26       	st.w	r9[0x8],r6
80005a1a:	e6 08 14 02 	asr	r8,r3,0x2
80005a1e:	30 1b       	mov	r11,1
80005a20:	34 c4       	mov	r4,76
80005a22:	f6 08 09 4b 	lsl	r11,r11,r8
80005a26:	68 18       	ld.w	r8,r4[0x4]
80005a28:	10 3b       	cp.w	r11,r8
80005a2a:	e0 8b 00 69 	brhi	80005afc <_malloc_r+0x2bc>
80005a2e:	f7 e8 00 09 	and	r9,r11,r8
80005a32:	c0 b1       	brne	80005a48 <_malloc_r+0x208>
80005a34:	e0 13 ff fc 	andl	r3,0xfffc
80005a38:	a1 7b       	lsl	r11,0x1
80005a3a:	2f c3       	sub	r3,-4
80005a3c:	c0 38       	rjmp	80005a42 <_malloc_r+0x202>
80005a3e:	2f c3       	sub	r3,-4
80005a40:	a1 7b       	lsl	r11,0x1
80005a42:	f7 e8 00 09 	and	r9,r11,r8
80005a46:	cf c0       	breq	80005a3e <_malloc_r+0x1fe>
80005a48:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80005a4c:	06 92       	mov	r2,r3
80005a4e:	1c 91       	mov	r1,lr
80005a50:	62 36       	ld.w	r6,r1[0xc]
80005a52:	c2 d8       	rjmp	80005aac <_malloc_r+0x26c>
80005a54:	6c 1a       	ld.w	r10,r6[0x4]
80005a56:	e0 1a ff fc 	andl	r10,0xfffc
80005a5a:	f4 07 01 08 	sub	r8,r10,r7
80005a5e:	58 f8       	cp.w	r8,15
80005a60:	e0 8a 00 15 	brle	80005a8a <_malloc_r+0x24a>
80005a64:	6c 3a       	ld.w	r10,r6[0xc]
80005a66:	6c 29       	ld.w	r9,r6[0x8]
80005a68:	95 29       	st.w	r10[0x8],r9
80005a6a:	93 3a       	st.w	r9[0xc],r10
80005a6c:	0e 99       	mov	r9,r7
80005a6e:	ec 07 00 07 	add	r7,r6,r7
80005a72:	a1 a9       	sbr	r9,0x0
80005a74:	99 37       	st.w	r12[0xc],r7
80005a76:	99 27       	st.w	r12[0x8],r7
80005a78:	8d 19       	st.w	r6[0x4],r9
80005a7a:	ee 08 09 08 	st.w	r7[r8],r8
80005a7e:	8f 2c       	st.w	r7[0x8],r12
80005a80:	8f 3c       	st.w	r7[0xc],r12
80005a82:	a1 a8       	sbr	r8,0x0
80005a84:	0a 9c       	mov	r12,r5
80005a86:	8f 18       	st.w	r7[0x4],r8
80005a88:	c0 d8       	rjmp	80005aa2 <_malloc_r+0x262>
80005a8a:	6c 39       	ld.w	r9,r6[0xc]
80005a8c:	58 08       	cp.w	r8,0
80005a8e:	c0 e5       	brlt	80005aaa <_malloc_r+0x26a>
80005a90:	ec 0a 00 0a 	add	r10,r6,r10
80005a94:	74 18       	ld.w	r8,r10[0x4]
80005a96:	a1 a8       	sbr	r8,0x0
80005a98:	0a 9c       	mov	r12,r5
80005a9a:	95 18       	st.w	r10[0x4],r8
80005a9c:	6c 28       	ld.w	r8,r6[0x8]
80005a9e:	93 28       	st.w	r9[0x8],r8
80005aa0:	91 39       	st.w	r8[0xc],r9
80005aa2:	c8 bd       	rcall	80005db8 <__malloc_unlock>
80005aa4:	ec cc ff f8 	sub	r12,r6,-8
80005aa8:	d8 32       	popm	r0-r7,pc
80005aaa:	12 96       	mov	r6,r9
80005aac:	02 36       	cp.w	r6,r1
80005aae:	cd 31       	brne	80005a54 <_malloc_r+0x214>
80005ab0:	2f f2       	sub	r2,-1
80005ab2:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80005ab6:	c0 30       	breq	80005abc <_malloc_r+0x27c>
80005ab8:	2f 81       	sub	r1,-8
80005aba:	cc bb       	rjmp	80005a50 <_malloc_r+0x210>
80005abc:	1c 98       	mov	r8,lr
80005abe:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
80005ac2:	c0 81       	brne	80005ad2 <_malloc_r+0x292>
80005ac4:	68 19       	ld.w	r9,r4[0x4]
80005ac6:	f6 08 11 ff 	rsub	r8,r11,-1
80005aca:	f3 e8 00 08 	and	r8,r9,r8
80005ace:	89 18       	st.w	r4[0x4],r8
80005ad0:	c0 78       	rjmp	80005ade <_malloc_r+0x29e>
80005ad2:	f0 c9 00 08 	sub	r9,r8,8
80005ad6:	20 13       	sub	r3,1
80005ad8:	70 08       	ld.w	r8,r8[0x0]
80005ada:	12 38       	cp.w	r8,r9
80005adc:	cf 10       	breq	80005abe <_malloc_r+0x27e>
80005ade:	a1 7b       	lsl	r11,0x1
80005ae0:	68 18       	ld.w	r8,r4[0x4]
80005ae2:	10 3b       	cp.w	r11,r8
80005ae4:	e0 8b 00 0c 	brhi	80005afc <_malloc_r+0x2bc>
80005ae8:	58 0b       	cp.w	r11,0
80005aea:	c0 90       	breq	80005afc <_malloc_r+0x2bc>
80005aec:	04 93       	mov	r3,r2
80005aee:	c0 38       	rjmp	80005af4 <_malloc_r+0x2b4>
80005af0:	2f c3       	sub	r3,-4
80005af2:	a1 7b       	lsl	r11,0x1
80005af4:	f7 e8 00 09 	and	r9,r11,r8
80005af8:	ca 81       	brne	80005a48 <_malloc_r+0x208>
80005afa:	cf bb       	rjmp	80005af0 <_malloc_r+0x2b0>
80005afc:	68 23       	ld.w	r3,r4[0x8]
80005afe:	66 12       	ld.w	r2,r3[0x4]
80005b00:	e0 12 ff fc 	andl	r2,0xfffc
80005b04:	0e 32       	cp.w	r2,r7
80005b06:	5f 39       	srlo	r9
80005b08:	e4 07 01 08 	sub	r8,r2,r7
80005b0c:	58 f8       	cp.w	r8,15
80005b0e:	5f aa       	srle	r10
80005b10:	f5 e9 10 09 	or	r9,r10,r9
80005b14:	e0 80 00 98 	breq	80005c44 <_malloc_r+0x404>
80005b18:	e0 68 06 b0 	mov	r8,1712
80005b1c:	70 01       	ld.w	r1,r8[0x0]
80005b1e:	e0 68 04 58 	mov	r8,1112
80005b22:	2f 01       	sub	r1,-16
80005b24:	70 08       	ld.w	r8,r8[0x0]
80005b26:	0e 01       	add	r1,r7
80005b28:	5b f8       	cp.w	r8,-1
80005b2a:	c0 40       	breq	80005b32 <_malloc_r+0x2f2>
80005b2c:	28 11       	sub	r1,-127
80005b2e:	e0 11 ff 80 	andl	r1,0xff80
80005b32:	02 9b       	mov	r11,r1
80005b34:	0a 9c       	mov	r12,r5
80005b36:	c4 3d       	rcall	80005dbc <_sbrk_r>
80005b38:	18 96       	mov	r6,r12
80005b3a:	5b fc       	cp.w	r12,-1
80005b3c:	c7 40       	breq	80005c24 <_malloc_r+0x3e4>
80005b3e:	e6 02 00 08 	add	r8,r3,r2
80005b42:	10 3c       	cp.w	r12,r8
80005b44:	c0 32       	brcc	80005b4a <_malloc_r+0x30a>
80005b46:	08 33       	cp.w	r3,r4
80005b48:	c6 e1       	brne	80005c24 <_malloc_r+0x3e4>
80005b4a:	e0 6a 06 b4 	mov	r10,1716
80005b4e:	74 09       	ld.w	r9,r10[0x0]
80005b50:	e2 09 00 09 	add	r9,r1,r9
80005b54:	95 09       	st.w	r10[0x0],r9
80005b56:	10 36       	cp.w	r6,r8
80005b58:	c0 a1       	brne	80005b6c <_malloc_r+0x32c>
80005b5a:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80005b5e:	c0 71       	brne	80005b6c <_malloc_r+0x32c>
80005b60:	e2 02 00 02 	add	r2,r1,r2
80005b64:	68 28       	ld.w	r8,r4[0x8]
80005b66:	a1 a2       	sbr	r2,0x0
80005b68:	91 12       	st.w	r8[0x4],r2
80005b6a:	c4 e8       	rjmp	80005c06 <_malloc_r+0x3c6>
80005b6c:	e0 6a 04 58 	mov	r10,1112
80005b70:	74 0b       	ld.w	r11,r10[0x0]
80005b72:	5b fb       	cp.w	r11,-1
80005b74:	c0 31       	brne	80005b7a <_malloc_r+0x33a>
80005b76:	95 06       	st.w	r10[0x0],r6
80005b78:	c0 78       	rjmp	80005b86 <_malloc_r+0x346>
80005b7a:	ec 09 00 09 	add	r9,r6,r9
80005b7e:	e0 6a 06 b4 	mov	r10,1716
80005b82:	10 19       	sub	r9,r8
80005b84:	95 09       	st.w	r10[0x0],r9
80005b86:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80005b8a:	f0 09 11 08 	rsub	r9,r8,8
80005b8e:	58 08       	cp.w	r8,0
80005b90:	f2 08 17 10 	movne	r8,r9
80005b94:	ed d8 e1 06 	addne	r6,r6,r8
80005b98:	28 08       	sub	r8,-128
80005b9a:	ec 01 00 01 	add	r1,r6,r1
80005b9e:	0a 9c       	mov	r12,r5
80005ba0:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80005ba4:	f0 01 01 01 	sub	r1,r8,r1
80005ba8:	02 9b       	mov	r11,r1
80005baa:	c0 9d       	rcall	80005dbc <_sbrk_r>
80005bac:	e0 68 06 b4 	mov	r8,1716
80005bb0:	5b fc       	cp.w	r12,-1
80005bb2:	ec 0c 17 00 	moveq	r12,r6
80005bb6:	f9 b1 00 00 	moveq	r1,0
80005bba:	70 09       	ld.w	r9,r8[0x0]
80005bbc:	0c 1c       	sub	r12,r6
80005bbe:	89 26       	st.w	r4[0x8],r6
80005bc0:	02 0c       	add	r12,r1
80005bc2:	12 01       	add	r1,r9
80005bc4:	a1 ac       	sbr	r12,0x0
80005bc6:	91 01       	st.w	r8[0x0],r1
80005bc8:	8d 1c       	st.w	r6[0x4],r12
80005bca:	08 33       	cp.w	r3,r4
80005bcc:	c1 d0       	breq	80005c06 <_malloc_r+0x3c6>
80005bce:	58 f2       	cp.w	r2,15
80005bd0:	e0 8b 00 05 	brhi	80005bda <_malloc_r+0x39a>
80005bd4:	30 18       	mov	r8,1
80005bd6:	8d 18       	st.w	r6[0x4],r8
80005bd8:	c2 68       	rjmp	80005c24 <_malloc_r+0x3e4>
80005bda:	30 59       	mov	r9,5
80005bdc:	20 c2       	sub	r2,12
80005bde:	e0 12 ff f8 	andl	r2,0xfff8
80005be2:	e6 02 00 08 	add	r8,r3,r2
80005be6:	91 29       	st.w	r8[0x8],r9
80005be8:	91 19       	st.w	r8[0x4],r9
80005bea:	66 18       	ld.w	r8,r3[0x4]
80005bec:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005bf0:	e5 e8 10 08 	or	r8,r2,r8
80005bf4:	87 18       	st.w	r3[0x4],r8
80005bf6:	58 f2       	cp.w	r2,15
80005bf8:	e0 88 00 07 	brls	80005c06 <_malloc_r+0x3c6>
80005bfc:	e6 cb ff f8 	sub	r11,r3,-8
80005c00:	0a 9c       	mov	r12,r5
80005c02:	e0 a0 1b b1 	rcall	80009364 <_free_r>
80005c06:	e0 69 06 ac 	mov	r9,1708
80005c0a:	72 0a       	ld.w	r10,r9[0x0]
80005c0c:	e0 68 06 b4 	mov	r8,1716
80005c10:	70 08       	ld.w	r8,r8[0x0]
80005c12:	14 38       	cp.w	r8,r10
80005c14:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80005c18:	e0 69 06 a8 	mov	r9,1704
80005c1c:	72 0a       	ld.w	r10,r9[0x0]
80005c1e:	14 38       	cp.w	r8,r10
80005c20:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80005c24:	68 28       	ld.w	r8,r4[0x8]
80005c26:	70 18       	ld.w	r8,r8[0x4]
80005c28:	e0 18 ff fc 	andl	r8,0xfffc
80005c2c:	0e 38       	cp.w	r8,r7
80005c2e:	5f 39       	srlo	r9
80005c30:	0e 18       	sub	r8,r7
80005c32:	58 f8       	cp.w	r8,15
80005c34:	5f aa       	srle	r10
80005c36:	f5 e9 10 09 	or	r9,r10,r9
80005c3a:	c0 50       	breq	80005c44 <_malloc_r+0x404>
80005c3c:	0a 9c       	mov	r12,r5
80005c3e:	cb dc       	rcall	80005db8 <__malloc_unlock>
80005c40:	d8 3a       	popm	r0-r7,pc,r12=0
80005c42:	d7 03       	nop
80005c44:	68 26       	ld.w	r6,r4[0x8]
80005c46:	a1 a8       	sbr	r8,0x0
80005c48:	0e 99       	mov	r9,r7
80005c4a:	a1 a9       	sbr	r9,0x0
80005c4c:	8d 19       	st.w	r6[0x4],r9
80005c4e:	ec 07 00 07 	add	r7,r6,r7
80005c52:	0a 9c       	mov	r12,r5
80005c54:	89 27       	st.w	r4[0x8],r7
80005c56:	8f 18       	st.w	r7[0x4],r8
80005c58:	cb 0c       	rcall	80005db8 <__malloc_unlock>
80005c5a:	ec cc ff f8 	sub	r12,r6,-8
80005c5e:	d8 32       	popm	r0-r7,pc

80005c60 <memcpy>:
80005c60:	58 8a       	cp.w	r10,8
80005c62:	c2 f5       	brlt	80005cc0 <memcpy+0x60>
80005c64:	f9 eb 10 09 	or	r9,r12,r11
80005c68:	e2 19 00 03 	andl	r9,0x3,COH
80005c6c:	e0 81 00 97 	brne	80005d9a <memcpy+0x13a>
80005c70:	e0 4a 00 20 	cp.w	r10,32
80005c74:	c3 b4       	brge	80005cea <memcpy+0x8a>
80005c76:	f4 08 14 02 	asr	r8,r10,0x2
80005c7a:	f0 09 11 08 	rsub	r9,r8,8
80005c7e:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80005c82:	76 69       	ld.w	r9,r11[0x18]
80005c84:	99 69       	st.w	r12[0x18],r9
80005c86:	76 59       	ld.w	r9,r11[0x14]
80005c88:	99 59       	st.w	r12[0x14],r9
80005c8a:	76 49       	ld.w	r9,r11[0x10]
80005c8c:	99 49       	st.w	r12[0x10],r9
80005c8e:	76 39       	ld.w	r9,r11[0xc]
80005c90:	99 39       	st.w	r12[0xc],r9
80005c92:	76 29       	ld.w	r9,r11[0x8]
80005c94:	99 29       	st.w	r12[0x8],r9
80005c96:	76 19       	ld.w	r9,r11[0x4]
80005c98:	99 19       	st.w	r12[0x4],r9
80005c9a:	76 09       	ld.w	r9,r11[0x0]
80005c9c:	99 09       	st.w	r12[0x0],r9
80005c9e:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80005ca2:	f8 08 00 28 	add	r8,r12,r8<<0x2
80005ca6:	e0 1a 00 03 	andl	r10,0x3
80005caa:	f4 0a 11 04 	rsub	r10,r10,4
80005cae:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80005cb2:	17 a9       	ld.ub	r9,r11[0x2]
80005cb4:	b0 a9       	st.b	r8[0x2],r9
80005cb6:	17 99       	ld.ub	r9,r11[0x1]
80005cb8:	b0 99       	st.b	r8[0x1],r9
80005cba:	17 89       	ld.ub	r9,r11[0x0]
80005cbc:	b0 89       	st.b	r8[0x0],r9
80005cbe:	5e fc       	retal	r12
80005cc0:	f4 0a 11 09 	rsub	r10,r10,9
80005cc4:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80005cc8:	17 f9       	ld.ub	r9,r11[0x7]
80005cca:	b8 f9       	st.b	r12[0x7],r9
80005ccc:	17 e9       	ld.ub	r9,r11[0x6]
80005cce:	b8 e9       	st.b	r12[0x6],r9
80005cd0:	17 d9       	ld.ub	r9,r11[0x5]
80005cd2:	b8 d9       	st.b	r12[0x5],r9
80005cd4:	17 c9       	ld.ub	r9,r11[0x4]
80005cd6:	b8 c9       	st.b	r12[0x4],r9
80005cd8:	17 b9       	ld.ub	r9,r11[0x3]
80005cda:	b8 b9       	st.b	r12[0x3],r9
80005cdc:	17 a9       	ld.ub	r9,r11[0x2]
80005cde:	b8 a9       	st.b	r12[0x2],r9
80005ce0:	17 99       	ld.ub	r9,r11[0x1]
80005ce2:	b8 99       	st.b	r12[0x1],r9
80005ce4:	17 89       	ld.ub	r9,r11[0x0]
80005ce6:	b8 89       	st.b	r12[0x0],r9
80005ce8:	5e fc       	retal	r12
80005cea:	eb cd 40 c0 	pushm	r6-r7,lr
80005cee:	18 99       	mov	r9,r12
80005cf0:	22 0a       	sub	r10,32
80005cf2:	b7 07       	ld.d	r6,r11++
80005cf4:	b3 26       	st.d	r9++,r6
80005cf6:	b7 07       	ld.d	r6,r11++
80005cf8:	b3 26       	st.d	r9++,r6
80005cfa:	b7 07       	ld.d	r6,r11++
80005cfc:	b3 26       	st.d	r9++,r6
80005cfe:	b7 07       	ld.d	r6,r11++
80005d00:	b3 26       	st.d	r9++,r6
80005d02:	22 0a       	sub	r10,32
80005d04:	cf 74       	brge	80005cf2 <memcpy+0x92>
80005d06:	2f 0a       	sub	r10,-16
80005d08:	c0 65       	brlt	80005d14 <memcpy+0xb4>
80005d0a:	b7 07       	ld.d	r6,r11++
80005d0c:	b3 26       	st.d	r9++,r6
80005d0e:	b7 07       	ld.d	r6,r11++
80005d10:	b3 26       	st.d	r9++,r6
80005d12:	21 0a       	sub	r10,16
80005d14:	5c 3a       	neg	r10
80005d16:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80005d1a:	d7 03       	nop
80005d1c:	d7 03       	nop
80005d1e:	f7 36 00 0e 	ld.ub	r6,r11[14]
80005d22:	f3 66 00 0e 	st.b	r9[14],r6
80005d26:	f7 36 00 0d 	ld.ub	r6,r11[13]
80005d2a:	f3 66 00 0d 	st.b	r9[13],r6
80005d2e:	f7 36 00 0c 	ld.ub	r6,r11[12]
80005d32:	f3 66 00 0c 	st.b	r9[12],r6
80005d36:	f7 36 00 0b 	ld.ub	r6,r11[11]
80005d3a:	f3 66 00 0b 	st.b	r9[11],r6
80005d3e:	f7 36 00 0a 	ld.ub	r6,r11[10]
80005d42:	f3 66 00 0a 	st.b	r9[10],r6
80005d46:	f7 36 00 09 	ld.ub	r6,r11[9]
80005d4a:	f3 66 00 09 	st.b	r9[9],r6
80005d4e:	f7 36 00 08 	ld.ub	r6,r11[8]
80005d52:	f3 66 00 08 	st.b	r9[8],r6
80005d56:	f7 36 00 07 	ld.ub	r6,r11[7]
80005d5a:	f3 66 00 07 	st.b	r9[7],r6
80005d5e:	f7 36 00 06 	ld.ub	r6,r11[6]
80005d62:	f3 66 00 06 	st.b	r9[6],r6
80005d66:	f7 36 00 05 	ld.ub	r6,r11[5]
80005d6a:	f3 66 00 05 	st.b	r9[5],r6
80005d6e:	f7 36 00 04 	ld.ub	r6,r11[4]
80005d72:	f3 66 00 04 	st.b	r9[4],r6
80005d76:	f7 36 00 03 	ld.ub	r6,r11[3]
80005d7a:	f3 66 00 03 	st.b	r9[3],r6
80005d7e:	f7 36 00 02 	ld.ub	r6,r11[2]
80005d82:	f3 66 00 02 	st.b	r9[2],r6
80005d86:	f7 36 00 01 	ld.ub	r6,r11[1]
80005d8a:	f3 66 00 01 	st.b	r9[1],r6
80005d8e:	f7 36 00 00 	ld.ub	r6,r11[0]
80005d92:	f3 66 00 00 	st.b	r9[0],r6
80005d96:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005d9a:	20 1a       	sub	r10,1
80005d9c:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80005da0:	f8 0a 0b 09 	st.b	r12[r10],r9
80005da4:	cf b1       	brne	80005d9a <memcpy+0x13a>
80005da6:	5e fc       	retal	r12

80005da8 <memset>:
80005da8:	18 98       	mov	r8,r12
80005daa:	c0 38       	rjmp	80005db0 <memset+0x8>
80005dac:	10 cb       	st.b	r8++,r11
80005dae:	20 1a       	sub	r10,1
80005db0:	58 0a       	cp.w	r10,0
80005db2:	cf d1       	brne	80005dac <memset+0x4>
80005db4:	5e fc       	retal	r12

80005db6 <__malloc_lock>:
80005db6:	5e fc       	retal	r12

80005db8 <__malloc_unlock>:
80005db8:	5e fc       	retal	r12
80005dba:	d7 03       	nop

80005dbc <_sbrk_r>:
80005dbc:	d4 21       	pushm	r4-r7,lr
80005dbe:	30 08       	mov	r8,0
80005dc0:	18 97       	mov	r7,r12
80005dc2:	e0 66 09 0c 	mov	r6,2316
80005dc6:	16 9c       	mov	r12,r11
80005dc8:	8d 08       	st.w	r6[0x0],r8
80005dca:	c2 dd       	rcall	80006024 <_sbrk>
80005dcc:	5b fc       	cp.w	r12,-1
80005dce:	c0 51       	brne	80005dd8 <_sbrk_r+0x1c>
80005dd0:	6c 08       	ld.w	r8,r6[0x0]
80005dd2:	58 08       	cp.w	r8,0
80005dd4:	ef f8 1a 03 	st.wne	r7[0xc],r8
80005dd8:	d8 22       	popm	r4-r7,pc
80005dda:	d7 03       	nop

80005ddc <sprintf>:
80005ddc:	d4 01       	pushm	lr
80005dde:	21 7d       	sub	sp,92
80005de0:	e0 68 ff ff 	mov	r8,65535
80005de4:	ea 18 7f ff 	orh	r8,0x7fff
80005de8:	50 58       	stdsp	sp[0x14],r8
80005dea:	50 28       	stdsp	sp[0x8],r8
80005dec:	e0 68 02 08 	mov	r8,520
80005df0:	ba 68       	st.h	sp[0xc],r8
80005df2:	3f f8       	mov	r8,-1
80005df4:	ba 78       	st.h	sp[0xe],r8
80005df6:	e0 68 05 50 	mov	r8,1360
80005dfa:	50 4c       	stdsp	sp[0x10],r12
80005dfc:	16 9a       	mov	r10,r11
80005dfe:	50 0c       	stdsp	sp[0x0],r12
80005e00:	fa c9 ff a0 	sub	r9,sp,-96
80005e04:	70 0c       	ld.w	r12,r8[0x0]
80005e06:	1a 9b       	mov	r11,sp
80005e08:	e0 a0 02 c2 	rcall	8000638c <_vfprintf_r>
80005e0c:	30 09       	mov	r9,0
80005e0e:	40 08       	lddsp	r8,sp[0x0]
80005e10:	b0 89       	st.b	r8[0x0],r9
80005e12:	2e 9d       	sub	sp,-92
80005e14:	d8 02       	popm	pc
80005e16:	d7 03       	nop

80005e18 <_strtol_r>:
80005e18:	d4 31       	pushm	r0-r7,lr
80005e1a:	20 3d       	sub	sp,12
80005e1c:	e0 68 04 5c 	mov	r8,1116
80005e20:	50 2c       	stdsp	sp[0x8],r12
80005e22:	70 01       	ld.w	r1,r8[0x0]
80005e24:	16 98       	mov	r8,r11
80005e26:	11 3e       	ld.ub	lr,r8++
80005e28:	e2 0e 07 06 	ld.ub	r6,r1[lr]
80005e2c:	e2 16 00 08 	andl	r6,0x8,COH
80005e30:	cf b1       	brne	80005e26 <_strtol_r+0xe>
80005e32:	e0 4e 00 2d 	cp.w	lr,45
80005e36:	c0 41       	brne	80005e3e <_strtol_r+0x26>
80005e38:	11 3e       	ld.ub	lr,r8++
80005e3a:	30 16       	mov	r6,1
80005e3c:	c0 58       	rjmp	80005e46 <_strtol_r+0x2e>
80005e3e:	e0 4e 00 2b 	cp.w	lr,43
80005e42:	c0 21       	brne	80005e46 <_strtol_r+0x2e>
80005e44:	11 3e       	ld.ub	lr,r8++
80005e46:	58 09       	cp.w	r9,0
80005e48:	5f 0c       	sreq	r12
80005e4a:	59 09       	cp.w	r9,16
80005e4c:	5f 05       	sreq	r5
80005e4e:	30 07       	mov	r7,0
80005e50:	f9 e5 10 05 	or	r5,r12,r5
80005e54:	ee 05 18 00 	cp.b	r5,r7
80005e58:	c1 e0       	breq	80005e94 <_strtol_r+0x7c>
80005e5a:	e0 4e 00 30 	cp.w	lr,48
80005e5e:	c1 31       	brne	80005e84 <_strtol_r+0x6c>
80005e60:	11 85       	ld.ub	r5,r8[0x0]
80005e62:	35 84       	mov	r4,88
80005e64:	37 83       	mov	r3,120
80005e66:	e8 05 18 00 	cp.b	r5,r4
80005e6a:	5f 04       	sreq	r4
80005e6c:	e6 05 18 00 	cp.b	r5,r3
80005e70:	5f 05       	sreq	r5
80005e72:	e9 e5 10 05 	or	r5,r4,r5
80005e76:	ee 05 18 00 	cp.b	r5,r7
80005e7a:	c0 50       	breq	80005e84 <_strtol_r+0x6c>
80005e7c:	11 9e       	ld.ub	lr,r8[0x1]
80005e7e:	31 09       	mov	r9,16
80005e80:	2f e8       	sub	r8,-2
80005e82:	c0 98       	rjmp	80005e94 <_strtol_r+0x7c>
80005e84:	58 0c       	cp.w	r12,0
80005e86:	c0 70       	breq	80005e94 <_strtol_r+0x7c>
80005e88:	e0 4e 00 30 	cp.w	lr,48
80005e8c:	f9 b9 00 08 	moveq	r9,8
80005e90:	f9 b9 01 0a 	movne	r9,10
80005e94:	e0 6c ff ff 	mov	r12,65535
80005e98:	ea 1c 7f ff 	orh	r12,0x7fff
80005e9c:	30 07       	mov	r7,0
80005e9e:	fc 15 80 00 	movh	r5,0x8000
80005ea2:	0e 93       	mov	r3,r7
80005ea4:	0e 36       	cp.w	r6,r7
80005ea6:	f8 05 17 00 	moveq	r5,r12
80005eaa:	0e 9c       	mov	r12,r7
80005eac:	ea 09 0d 04 	divu	r4,r5,r9
80005eb0:	08 92       	mov	r2,r4
80005eb2:	50 05       	stdsp	sp[0x0],r5
80005eb4:	e2 0e 07 04 	ld.ub	r4,r1[lr]
80005eb8:	e1 d4 c0 01 	bfextu	r0,r4,0x0,0x1
80005ebc:	f9 b0 01 37 	movne	r0,55
80005ec0:	f9 b0 00 57 	moveq	r0,87
80005ec4:	50 10       	stdsp	sp[0x4],r0
80005ec6:	fc c5 00 30 	sub	r5,lr,48
80005eca:	08 90       	mov	r0,r4
80005ecc:	e2 10 00 04 	andl	r0,0x4,COH
80005ed0:	c0 81       	brne	80005ee0 <_strtol_r+0xc8>
80005ed2:	40 10       	lddsp	r0,sp[0x4]
80005ed4:	e9 d4 c0 02 	bfextu	r4,r4,0x0,0x2
80005ed8:	fc 00 01 05 	sub	r5,lr,r0
80005edc:	58 04       	cp.w	r4,0
80005ede:	c1 c0       	breq	80005f16 <_strtol_r+0xfe>
80005ee0:	12 35       	cp.w	r5,r9
80005ee2:	c1 a4       	brge	80005f16 <_strtol_r+0xfe>
80005ee4:	04 3c       	cp.w	r12,r2
80005ee6:	5f be       	srhi	lr
80005ee8:	fd e7 13 fe 	or	lr,lr,r7>>0x1f
80005eec:	e6 0e 18 00 	cp.b	lr,r3
80005ef0:	c1 01       	brne	80005f10 <_strtol_r+0xf8>
80005ef2:	04 3c       	cp.w	r12,r2
80005ef4:	5f 0e       	sreq	lr
80005ef6:	40 07       	lddsp	r7,sp[0x0]
80005ef8:	0e 35       	cp.w	r5,r7
80005efa:	5f 97       	srgt	r7
80005efc:	ef ee 00 0e 	and	lr,r7,lr
80005f00:	e6 0e 18 00 	cp.b	lr,r3
80005f04:	c0 61       	brne	80005f10 <_strtol_r+0xf8>
80005f06:	b3 3c       	mul	r12,r9
80005f08:	30 17       	mov	r7,1
80005f0a:	ea 0c 00 0c 	add	r12,r5,r12
80005f0e:	c0 28       	rjmp	80005f12 <_strtol_r+0xfa>
80005f10:	3f f7       	mov	r7,-1
80005f12:	11 3e       	ld.ub	lr,r8++
80005f14:	cd 0b       	rjmp	80005eb4 <_strtol_r+0x9c>
80005f16:	5b f7       	cp.w	r7,-1
80005f18:	c0 e1       	brne	80005f34 <_strtol_r+0x11c>
80005f1a:	e0 69 ff ff 	mov	r9,65535
80005f1e:	ea 19 7f ff 	orh	r9,0x7fff
80005f22:	fc 1c 80 00 	movh	r12,0x8000
80005f26:	40 20       	lddsp	r0,sp[0x8]
80005f28:	58 06       	cp.w	r6,0
80005f2a:	f2 0c 17 00 	moveq	r12,r9
80005f2e:	32 29       	mov	r9,34
80005f30:	81 39       	st.w	r0[0xc],r9
80005f32:	c0 48       	rjmp	80005f3a <_strtol_r+0x122>
80005f34:	58 06       	cp.w	r6,0
80005f36:	fb bc 01 00 	rsubne	r12,0
80005f3a:	58 0a       	cp.w	r10,0
80005f3c:	c0 60       	breq	80005f48 <_strtol_r+0x130>
80005f3e:	20 18       	sub	r8,1
80005f40:	58 07       	cp.w	r7,0
80005f42:	f0 0b 17 10 	movne	r11,r8
80005f46:	95 0b       	st.w	r10[0x0],r11
80005f48:	2f dd       	sub	sp,-12
80005f4a:	d8 32       	popm	r0-r7,pc

80005f4c <strtol>:
80005f4c:	d4 01       	pushm	lr
80005f4e:	e0 68 05 50 	mov	r8,1360
80005f52:	14 99       	mov	r9,r10
80005f54:	16 9a       	mov	r10,r11
80005f56:	18 9b       	mov	r11,r12
80005f58:	70 0c       	ld.w	r12,r8[0x0]
80005f5a:	c5 ff       	rcall	80005e18 <_strtol_r>
80005f5c:	d8 02       	popm	pc
80005f5e:	d7 03       	nop

80005f60 <_close>:
80005f60:	30 28       	mov	r8,2
80005f62:	d6 73       	breakpoint
80005f64:	3f fc       	mov	r12,-1
80005f66:	35 8b       	mov	r11,88
80005f68:	58 0c       	cp.w	r12,0
80005f6a:	5e 4c       	retge	r12
80005f6c:	e0 6a 09 0c 	mov	r10,2316
80005f70:	95 0b       	st.w	r10[0x0],r11
80005f72:	5e fc       	retal	r12

80005f74 <_lseek>:
80005f74:	30 58       	mov	r8,5
80005f76:	d6 73       	breakpoint
80005f78:	3f fc       	mov	r12,-1
80005f7a:	35 8b       	mov	r11,88
80005f7c:	58 0c       	cp.w	r12,0
80005f7e:	5e 4c       	retge	r12
80005f80:	e0 6a 09 0c 	mov	r10,2316
80005f84:	95 0b       	st.w	r10[0x0],r11
80005f86:	5e fc       	retal	r12

80005f88 <_read>:
80005f88:	30 38       	mov	r8,3
80005f8a:	d6 73       	breakpoint
80005f8c:	3f fc       	mov	r12,-1
80005f8e:	35 8b       	mov	r11,88
80005f90:	58 0c       	cp.w	r12,0
80005f92:	5e 4c       	retge	r12
80005f94:	e0 6a 09 0c 	mov	r10,2316
80005f98:	95 0b       	st.w	r10[0x0],r11
80005f9a:	5e fc       	retal	r12

80005f9c <_write>:
80005f9c:	30 48       	mov	r8,4
80005f9e:	d6 73       	breakpoint
80005fa0:	3f fc       	mov	r12,-1
80005fa2:	35 8b       	mov	r11,88
80005fa4:	58 0c       	cp.w	r12,0
80005fa6:	5e 4c       	retge	r12
80005fa8:	e0 6a 09 0c 	mov	r10,2316
80005fac:	95 0b       	st.w	r10[0x0],r11
80005fae:	5e fc       	retal	r12

80005fb0 <isatty>:
80005fb0:	30 b8       	mov	r8,11
80005fb2:	d6 73       	breakpoint
80005fb4:	3f fc       	mov	r12,-1
80005fb6:	35 8b       	mov	r11,88
80005fb8:	58 0c       	cp.w	r12,0
80005fba:	5e 4c       	retge	r12
80005fbc:	e0 6a 09 0c 	mov	r10,2316
80005fc0:	95 0b       	st.w	r10[0x0],r11
80005fc2:	5e fc       	retal	r12

80005fc4 <_fstat_host>:
80005fc4:	30 98       	mov	r8,9
80005fc6:	d6 73       	breakpoint
80005fc8:	3f fc       	mov	r12,-1
80005fca:	35 8b       	mov	r11,88
80005fcc:	58 0c       	cp.w	r12,0
80005fce:	5e 4c       	retge	r12
80005fd0:	e0 6a 09 0c 	mov	r10,2316
80005fd4:	95 0b       	st.w	r10[0x0],r11
80005fd6:	5e fc       	retal	r12

80005fd8 <_fstat>:
80005fd8:	d4 21       	pushm	r4-r7,lr
80005fda:	21 0d       	sub	sp,64
80005fdc:	16 97       	mov	r7,r11
80005fde:	1a 9b       	mov	r11,sp
80005fe0:	cf 2f       	rcall	80005fc4 <_fstat_host>
80005fe2:	c0 34       	brge	80005fe8 <_fstat+0x10>
80005fe4:	3f fc       	mov	r12,-1
80005fe6:	c1 c8       	rjmp	8000601e <_fstat+0x46>
80005fe8:	40 08       	lddsp	r8,sp[0x0]
80005fea:	ae 08       	st.h	r7[0x0],r8
80005fec:	40 18       	lddsp	r8,sp[0x4]
80005fee:	ae 18       	st.h	r7[0x2],r8
80005ff0:	40 28       	lddsp	r8,sp[0x8]
80005ff2:	8f 18       	st.w	r7[0x4],r8
80005ff4:	40 38       	lddsp	r8,sp[0xc]
80005ff6:	ae 48       	st.h	r7[0x8],r8
80005ff8:	40 48       	lddsp	r8,sp[0x10]
80005ffa:	ae 58       	st.h	r7[0xa],r8
80005ffc:	40 58       	lddsp	r8,sp[0x14]
80005ffe:	ae 68       	st.h	r7[0xc],r8
80006000:	40 68       	lddsp	r8,sp[0x18]
80006002:	ae 78       	st.h	r7[0xe],r8
80006004:	40 88       	lddsp	r8,sp[0x20]
80006006:	8f 48       	st.w	r7[0x10],r8
80006008:	40 a8       	lddsp	r8,sp[0x28]
8000600a:	8f b8       	st.w	r7[0x2c],r8
8000600c:	40 c8       	lddsp	r8,sp[0x30]
8000600e:	8f c8       	st.w	r7[0x30],r8
80006010:	40 d8       	lddsp	r8,sp[0x34]
80006012:	8f 58       	st.w	r7[0x14],r8
80006014:	40 e8       	lddsp	r8,sp[0x38]
80006016:	30 0c       	mov	r12,0
80006018:	8f 78       	st.w	r7[0x1c],r8
8000601a:	40 f8       	lddsp	r8,sp[0x3c]
8000601c:	8f 98       	st.w	r7[0x24],r8
8000601e:	2f 0d       	sub	sp,-64
80006020:	d8 22       	popm	r4-r7,pc
80006022:	d7 03       	nop

80006024 <_sbrk>:
80006024:	d4 01       	pushm	lr
80006026:	e0 68 06 dc 	mov	r8,1756
8000602a:	70 09       	ld.w	r9,r8[0x0]
8000602c:	58 09       	cp.w	r9,0
8000602e:	c0 41       	brne	80006036 <_sbrk+0x12>
80006030:	e0 69 09 10 	mov	r9,2320
80006034:	91 09       	st.w	r8[0x0],r9
80006036:	e0 69 06 dc 	mov	r9,1756
8000603a:	e0 6a f0 00 	mov	r10,61440
8000603e:	72 08       	ld.w	r8,r9[0x0]
80006040:	f0 0c 00 0c 	add	r12,r8,r12
80006044:	14 3c       	cp.w	r12,r10
80006046:	e0 8b 00 04 	brhi	8000604e <_sbrk+0x2a>
8000604a:	93 0c       	st.w	r9[0x0],r12
8000604c:	c0 68       	rjmp	80006058 <_sbrk+0x34>
8000604e:	e0 a0 18 15 	rcall	80009078 <__errno>
80006052:	30 c8       	mov	r8,12
80006054:	99 08       	st.w	r12[0x0],r8
80006056:	3f f8       	mov	r8,-1
80006058:	10 9c       	mov	r12,r8
8000605a:	d8 02       	popm	pc

8000605c <get_arg>:
8000605c:	d4 31       	pushm	r0-r7,lr
8000605e:	20 8d       	sub	sp,32
80006060:	fa c4 ff bc 	sub	r4,sp,-68
80006064:	50 4b       	stdsp	sp[0x10],r11
80006066:	68 2e       	ld.w	lr,r4[0x8]
80006068:	50 58       	stdsp	sp[0x14],r8
8000606a:	12 96       	mov	r6,r9
8000606c:	7c 0b       	ld.w	r11,lr[0x0]
8000606e:	70 05       	ld.w	r5,r8[0x0]
80006070:	50 6e       	stdsp	sp[0x18],lr
80006072:	58 0b       	cp.w	r11,0
80006074:	f4 0b 17 00 	moveq	r11,r10
80006078:	68 03       	ld.w	r3,r4[0x0]
8000607a:	68 11       	ld.w	r1,r4[0x4]
8000607c:	40 49       	lddsp	r9,sp[0x10]
8000607e:	30 08       	mov	r8,0
80006080:	c2 89       	rjmp	800062d0 <get_arg+0x274>
80006082:	2f fb       	sub	r11,-1
80006084:	32 5c       	mov	r12,37
80006086:	17 8a       	ld.ub	r10,r11[0x0]
80006088:	f8 0a 18 00 	cp.b	r10,r12
8000608c:	5f 1e       	srne	lr
8000608e:	f0 0a 18 00 	cp.b	r10,r8
80006092:	5f 1c       	srne	r12
80006094:	fd ec 00 0c 	and	r12,lr,r12
80006098:	f0 0c 18 00 	cp.b	r12,r8
8000609c:	cf 31       	brne	80006082 <get_arg+0x26>
8000609e:	58 0a       	cp.w	r10,0
800060a0:	e0 80 01 25 	breq	800062ea <get_arg+0x28e>
800060a4:	30 0c       	mov	r12,0
800060a6:	3f fa       	mov	r10,-1
800060a8:	18 90       	mov	r0,r12
800060aa:	50 3a       	stdsp	sp[0xc],r10
800060ac:	18 94       	mov	r4,r12
800060ae:	18 92       	mov	r2,r12
800060b0:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
800060b4:	16 97       	mov	r7,r11
800060b6:	50 7c       	stdsp	sp[0x1c],r12
800060b8:	fe cc a4 80 	sub	r12,pc,-23424
800060bc:	0f 3a       	ld.ub	r10,r7++
800060be:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
800060c2:	40 7c       	lddsp	r12,sp[0x1c]
800060c4:	1c 0c       	add	r12,lr
800060c6:	fe ce a5 56 	sub	lr,pc,-23210
800060ca:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
800060ce:	20 1e       	sub	lr,1
800060d0:	50 0e       	stdsp	sp[0x0],lr
800060d2:	fe ce a5 ce 	sub	lr,pc,-23090
800060d6:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
800060da:	50 7c       	stdsp	sp[0x1c],r12
800060dc:	40 0c       	lddsp	r12,sp[0x0]
800060de:	58 7c       	cp.w	r12,7
800060e0:	e0 8b 00 f1 	brhi	800062c2 <get_arg+0x266>
800060e4:	fe ce a7 80 	sub	lr,pc,-22656
800060e8:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
800060ec:	36 8b       	mov	r11,104
800060ee:	f6 0a 18 00 	cp.b	r10,r11
800060f2:	e0 80 00 e8 	breq	800062c2 <get_arg+0x266>
800060f6:	37 1b       	mov	r11,113
800060f8:	f6 0a 18 00 	cp.b	r10,r11
800060fc:	c0 70       	breq	8000610a <get_arg+0xae>
800060fe:	34 cb       	mov	r11,76
80006100:	f6 0a 18 00 	cp.b	r10,r11
80006104:	c0 51       	brne	8000610e <get_arg+0xb2>
80006106:	a3 b4       	sbr	r4,0x3
80006108:	cd d8       	rjmp	800062c2 <get_arg+0x266>
8000610a:	a5 b4       	sbr	r4,0x5
8000610c:	cd b8       	rjmp	800062c2 <get_arg+0x266>
8000610e:	08 9a       	mov	r10,r4
80006110:	0e 9b       	mov	r11,r7
80006112:	a5 aa       	sbr	r10,0x4
80006114:	17 3c       	ld.ub	r12,r11++
80006116:	a5 b4       	sbr	r4,0x5
80006118:	36 ce       	mov	lr,108
8000611a:	fc 0c 18 00 	cp.b	r12,lr
8000611e:	e0 80 00 d3 	breq	800062c4 <get_arg+0x268>
80006122:	14 94       	mov	r4,r10
80006124:	cc f8       	rjmp	800062c2 <get_arg+0x266>
80006126:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
8000612a:	36 7c       	mov	r12,103
8000612c:	f8 0a 18 00 	cp.b	r10,r12
80006130:	e0 8b 00 27 	brhi	8000617e <get_arg+0x122>
80006134:	36 5b       	mov	r11,101
80006136:	f6 0a 18 00 	cp.b	r10,r11
8000613a:	c4 82       	brcc	800061ca <get_arg+0x16e>
8000613c:	34 fb       	mov	r11,79
8000613e:	f6 0a 18 00 	cp.b	r10,r11
80006142:	c4 80       	breq	800061d2 <get_arg+0x176>
80006144:	e0 8b 00 0c 	brhi	8000615c <get_arg+0x100>
80006148:	34 5b       	mov	r11,69
8000614a:	f6 0a 18 00 	cp.b	r10,r11
8000614e:	c3 e0       	breq	800061ca <get_arg+0x16e>
80006150:	34 7b       	mov	r11,71
80006152:	f6 0a 18 00 	cp.b	r10,r11
80006156:	c3 a0       	breq	800061ca <get_arg+0x16e>
80006158:	34 4b       	mov	r11,68
8000615a:	c0 88       	rjmp	8000616a <get_arg+0x10e>
8000615c:	35 8b       	mov	r11,88
8000615e:	f6 0a 18 00 	cp.b	r10,r11
80006162:	c2 c0       	breq	800061ba <get_arg+0x15e>
80006164:	e0 8b 00 07 	brhi	80006172 <get_arg+0x116>
80006168:	35 5b       	mov	r11,85
8000616a:	f6 0a 18 00 	cp.b	r10,r11
8000616e:	c3 51       	brne	800061d8 <get_arg+0x17c>
80006170:	c3 18       	rjmp	800061d2 <get_arg+0x176>
80006172:	36 3b       	mov	r11,99
80006174:	f6 0a 18 00 	cp.b	r10,r11
80006178:	c2 f0       	breq	800061d6 <get_arg+0x17a>
8000617a:	36 4b       	mov	r11,100
8000617c:	c0 e8       	rjmp	80006198 <get_arg+0x13c>
8000617e:	37 0b       	mov	r11,112
80006180:	f6 0a 18 00 	cp.b	r10,r11
80006184:	c2 50       	breq	800061ce <get_arg+0x172>
80006186:	e0 8b 00 0d 	brhi	800061a0 <get_arg+0x144>
8000618a:	36 eb       	mov	r11,110
8000618c:	f6 0a 18 00 	cp.b	r10,r11
80006190:	c1 f0       	breq	800061ce <get_arg+0x172>
80006192:	e0 8b 00 14 	brhi	800061ba <get_arg+0x15e>
80006196:	36 9b       	mov	r11,105
80006198:	f6 0a 18 00 	cp.b	r10,r11
8000619c:	c1 e1       	brne	800061d8 <get_arg+0x17c>
8000619e:	c0 e8       	rjmp	800061ba <get_arg+0x15e>
800061a0:	37 5b       	mov	r11,117
800061a2:	f6 0a 18 00 	cp.b	r10,r11
800061a6:	c0 a0       	breq	800061ba <get_arg+0x15e>
800061a8:	37 8b       	mov	r11,120
800061aa:	f6 0a 18 00 	cp.b	r10,r11
800061ae:	c0 60       	breq	800061ba <get_arg+0x15e>
800061b0:	37 3b       	mov	r11,115
800061b2:	f6 0a 18 00 	cp.b	r10,r11
800061b6:	c1 11       	brne	800061d8 <get_arg+0x17c>
800061b8:	c0 b8       	rjmp	800061ce <get_arg+0x172>
800061ba:	ed b4 00 04 	bld	r4,0x4
800061be:	c0 a0       	breq	800061d2 <get_arg+0x176>
800061c0:	ed b4 00 05 	bld	r4,0x5
800061c4:	c0 91       	brne	800061d6 <get_arg+0x17a>
800061c6:	30 20       	mov	r0,2
800061c8:	c0 88       	rjmp	800061d8 <get_arg+0x17c>
800061ca:	30 40       	mov	r0,4
800061cc:	c0 68       	rjmp	800061d8 <get_arg+0x17c>
800061ce:	30 30       	mov	r0,3
800061d0:	c0 48       	rjmp	800061d8 <get_arg+0x17c>
800061d2:	30 10       	mov	r0,1
800061d4:	c0 28       	rjmp	800061d8 <get_arg+0x17c>
800061d6:	30 00       	mov	r0,0
800061d8:	40 3b       	lddsp	r11,sp[0xc]
800061da:	5b fb       	cp.w	r11,-1
800061dc:	c0 40       	breq	800061e4 <get_arg+0x188>
800061de:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
800061e2:	c7 08       	rjmp	800062c2 <get_arg+0x266>
800061e4:	58 60       	cp.w	r0,6
800061e6:	e0 8b 00 6e 	brhi	800062c2 <get_arg+0x266>
800061ea:	6c 0a       	ld.w	r10,r6[0x0]
800061ec:	ea cc ff ff 	sub	r12,r5,-1
800061f0:	fe ce a8 6c 	sub	lr,pc,-22420
800061f4:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
800061f8:	f4 cb ff f8 	sub	r11,r10,-8
800061fc:	8d 0b       	st.w	r6[0x0],r11
800061fe:	f4 ea 00 00 	ld.d	r10,r10[0]
80006202:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80006206:	c0 f8       	rjmp	80006224 <get_arg+0x1c8>
80006208:	f4 cb ff fc 	sub	r11,r10,-4
8000620c:	8d 0b       	st.w	r6[0x0],r11
8000620e:	74 0a       	ld.w	r10,r10[0x0]
80006210:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80006214:	c0 88       	rjmp	80006224 <get_arg+0x1c8>
80006216:	f4 cb ff f8 	sub	r11,r10,-8
8000621a:	8d 0b       	st.w	r6[0x0],r11
8000621c:	f4 ea 00 00 	ld.d	r10,r10[0]
80006220:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80006224:	0e 9b       	mov	r11,r7
80006226:	18 95       	mov	r5,r12
80006228:	c4 e8       	rjmp	800062c4 <get_arg+0x268>
8000622a:	62 0a       	ld.w	r10,r1[0x0]
8000622c:	5b fa       	cp.w	r10,-1
8000622e:	c0 b1       	brne	80006244 <get_arg+0x1e8>
80006230:	50 19       	stdsp	sp[0x4],r9
80006232:	50 28       	stdsp	sp[0x8],r8
80006234:	e0 6a 00 80 	mov	r10,128
80006238:	30 0b       	mov	r11,0
8000623a:	02 9c       	mov	r12,r1
8000623c:	fe b0 fd b6 	rcall	80005da8 <memset>
80006240:	40 28       	lddsp	r8,sp[0x8]
80006242:	40 19       	lddsp	r9,sp[0x4]
80006244:	e4 cc 00 01 	sub	r12,r2,1
80006248:	0e 9b       	mov	r11,r7
8000624a:	50 3c       	stdsp	sp[0xc],r12
8000624c:	f2 0c 0c 49 	max	r9,r9,r12
80006250:	c3 a8       	rjmp	800062c4 <get_arg+0x268>
80006252:	62 0a       	ld.w	r10,r1[0x0]
80006254:	5b fa       	cp.w	r10,-1
80006256:	c0 b1       	brne	8000626c <get_arg+0x210>
80006258:	50 19       	stdsp	sp[0x4],r9
8000625a:	50 28       	stdsp	sp[0x8],r8
8000625c:	e0 6a 00 80 	mov	r10,128
80006260:	30 0b       	mov	r11,0
80006262:	02 9c       	mov	r12,r1
80006264:	fe b0 fd a2 	rcall	80005da8 <memset>
80006268:	40 28       	lddsp	r8,sp[0x8]
8000626a:	40 19       	lddsp	r9,sp[0x4]
8000626c:	20 12       	sub	r2,1
8000626e:	30 0a       	mov	r10,0
80006270:	0e 9b       	mov	r11,r7
80006272:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
80006276:	f2 02 0c 49 	max	r9,r9,r2
8000627a:	c2 58       	rjmp	800062c4 <get_arg+0x268>
8000627c:	16 97       	mov	r7,r11
8000627e:	6c 0a       	ld.w	r10,r6[0x0]
80006280:	f4 cb ff fc 	sub	r11,r10,-4
80006284:	8d 0b       	st.w	r6[0x0],r11
80006286:	74 0a       	ld.w	r10,r10[0x0]
80006288:	0e 9b       	mov	r11,r7
8000628a:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000628e:	2f f5       	sub	r5,-1
80006290:	c1 a8       	rjmp	800062c4 <get_arg+0x268>
80006292:	f4 c2 00 30 	sub	r2,r10,48
80006296:	c0 68       	rjmp	800062a2 <get_arg+0x246>
80006298:	e4 02 00 22 	add	r2,r2,r2<<0x2
8000629c:	2f f7       	sub	r7,-1
8000629e:	f4 02 00 12 	add	r2,r10,r2<<0x1
800062a2:	0f 8a       	ld.ub	r10,r7[0x0]
800062a4:	58 0a       	cp.w	r10,0
800062a6:	c0 e0       	breq	800062c2 <get_arg+0x266>
800062a8:	23 0a       	sub	r10,48
800062aa:	58 9a       	cp.w	r10,9
800062ac:	fe 98 ff f6 	brls	80006298 <get_arg+0x23c>
800062b0:	c0 98       	rjmp	800062c2 <get_arg+0x266>
800062b2:	2f f7       	sub	r7,-1
800062b4:	0f 8a       	ld.ub	r10,r7[0x0]
800062b6:	58 0a       	cp.w	r10,0
800062b8:	c0 50       	breq	800062c2 <get_arg+0x266>
800062ba:	23 0a       	sub	r10,48
800062bc:	58 9a       	cp.w	r10,9
800062be:	fe 98 ff fa 	brls	800062b2 <get_arg+0x256>
800062c2:	0e 9b       	mov	r11,r7
800062c4:	40 7c       	lddsp	r12,sp[0x1c]
800062c6:	30 ba       	mov	r10,11
800062c8:	f4 0c 18 00 	cp.b	r12,r10
800062cc:	fe 91 fe f2 	brne	800060b0 <get_arg+0x54>
800062d0:	40 42       	lddsp	r2,sp[0x10]
800062d2:	17 8c       	ld.ub	r12,r11[0x0]
800062d4:	0a 32       	cp.w	r2,r5
800062d6:	5f 4a       	srge	r10
800062d8:	f0 0c 18 00 	cp.b	r12,r8
800062dc:	5f 1c       	srne	r12
800062de:	f9 ea 00 0a 	and	r10,r12,r10
800062e2:	f0 0a 18 00 	cp.b	r10,r8
800062e6:	fe 91 fe cf 	brne	80006084 <get_arg+0x28>
800062ea:	30 08       	mov	r8,0
800062ec:	40 4e       	lddsp	lr,sp[0x10]
800062ee:	17 8a       	ld.ub	r10,r11[0x0]
800062f0:	e2 05 00 21 	add	r1,r1,r5<<0x2
800062f4:	f0 0a 18 00 	cp.b	r10,r8
800062f8:	fc 09 17 10 	movne	r9,lr
800062fc:	e6 05 00 38 	add	r8,r3,r5<<0x3
80006300:	06 9e       	mov	lr,r3
80006302:	c2 a8       	rjmp	80006356 <get_arg+0x2fa>
80006304:	62 0a       	ld.w	r10,r1[0x0]
80006306:	58 3a       	cp.w	r10,3
80006308:	c1 e0       	breq	80006344 <get_arg+0x2e8>
8000630a:	e0 89 00 07 	brgt	80006318 <get_arg+0x2bc>
8000630e:	58 1a       	cp.w	r10,1
80006310:	c1 a0       	breq	80006344 <get_arg+0x2e8>
80006312:	58 2a       	cp.w	r10,2
80006314:	c1 81       	brne	80006344 <get_arg+0x2e8>
80006316:	c0 58       	rjmp	80006320 <get_arg+0x2c4>
80006318:	58 5a       	cp.w	r10,5
8000631a:	c0 c0       	breq	80006332 <get_arg+0x2d6>
8000631c:	c0 b5       	brlt	80006332 <get_arg+0x2d6>
8000631e:	c1 38       	rjmp	80006344 <get_arg+0x2e8>
80006320:	6c 0a       	ld.w	r10,r6[0x0]
80006322:	f4 cc ff f8 	sub	r12,r10,-8
80006326:	8d 0c       	st.w	r6[0x0],r12
80006328:	f4 e2 00 00 	ld.d	r2,r10[0]
8000632c:	f0 e3 00 00 	st.d	r8[0],r2
80006330:	c1 08       	rjmp	80006350 <get_arg+0x2f4>
80006332:	6c 0a       	ld.w	r10,r6[0x0]
80006334:	f4 cc ff f8 	sub	r12,r10,-8
80006338:	8d 0c       	st.w	r6[0x0],r12
8000633a:	f4 e2 00 00 	ld.d	r2,r10[0]
8000633e:	f0 e3 00 00 	st.d	r8[0],r2
80006342:	c0 78       	rjmp	80006350 <get_arg+0x2f4>
80006344:	6c 0a       	ld.w	r10,r6[0x0]
80006346:	f4 cc ff fc 	sub	r12,r10,-4
8000634a:	8d 0c       	st.w	r6[0x0],r12
8000634c:	74 0a       	ld.w	r10,r10[0x0]
8000634e:	91 0a       	st.w	r8[0x0],r10
80006350:	2f f5       	sub	r5,-1
80006352:	2f 88       	sub	r8,-8
80006354:	2f c1       	sub	r1,-4
80006356:	12 35       	cp.w	r5,r9
80006358:	fe 9a ff d6 	brle	80006304 <get_arg+0x2a8>
8000635c:	1c 93       	mov	r3,lr
8000635e:	40 52       	lddsp	r2,sp[0x14]
80006360:	40 6e       	lddsp	lr,sp[0x18]
80006362:	85 05       	st.w	r2[0x0],r5
80006364:	9d 0b       	st.w	lr[0x0],r11
80006366:	40 4b       	lddsp	r11,sp[0x10]
80006368:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
8000636c:	2f 8d       	sub	sp,-32
8000636e:	d8 32       	popm	r0-r7,pc

80006370 <__sprint_r>:
80006370:	d4 21       	pushm	r4-r7,lr
80006372:	14 97       	mov	r7,r10
80006374:	74 28       	ld.w	r8,r10[0x8]
80006376:	58 08       	cp.w	r8,0
80006378:	c0 41       	brne	80006380 <__sprint_r+0x10>
8000637a:	95 18       	st.w	r10[0x4],r8
8000637c:	10 9c       	mov	r12,r8
8000637e:	d8 22       	popm	r4-r7,pc
80006380:	e0 a0 18 b6 	rcall	800094ec <__sfvwrite_r>
80006384:	30 08       	mov	r8,0
80006386:	8f 18       	st.w	r7[0x4],r8
80006388:	8f 28       	st.w	r7[0x8],r8
8000638a:	d8 22       	popm	r4-r7,pc

8000638c <_vfprintf_r>:
8000638c:	d4 31       	pushm	r0-r7,lr
8000638e:	fa cd 06 bc 	sub	sp,sp,1724
80006392:	51 09       	stdsp	sp[0x40],r9
80006394:	16 91       	mov	r1,r11
80006396:	14 97       	mov	r7,r10
80006398:	18 95       	mov	r5,r12
8000639a:	e0 a0 1a 19 	rcall	800097cc <_localeconv_r>
8000639e:	78 0c       	ld.w	r12,r12[0x0]
800063a0:	50 cc       	stdsp	sp[0x30],r12
800063a2:	58 05       	cp.w	r5,0
800063a4:	c0 70       	breq	800063b2 <_vfprintf_r+0x26>
800063a6:	6a 68       	ld.w	r8,r5[0x18]
800063a8:	58 08       	cp.w	r8,0
800063aa:	c0 41       	brne	800063b2 <_vfprintf_r+0x26>
800063ac:	0a 9c       	mov	r12,r5
800063ae:	e0 a0 17 43 	rcall	80009234 <__sinit>
800063b2:	fe c8 a5 66 	sub	r8,pc,-23194
800063b6:	10 31       	cp.w	r1,r8
800063b8:	c0 31       	brne	800063be <_vfprintf_r+0x32>
800063ba:	6a 01       	ld.w	r1,r5[0x0]
800063bc:	c0 c8       	rjmp	800063d4 <_vfprintf_r+0x48>
800063be:	fe c8 a5 52 	sub	r8,pc,-23214
800063c2:	10 31       	cp.w	r1,r8
800063c4:	c0 31       	brne	800063ca <_vfprintf_r+0x3e>
800063c6:	6a 11       	ld.w	r1,r5[0x4]
800063c8:	c0 68       	rjmp	800063d4 <_vfprintf_r+0x48>
800063ca:	fe c8 a5 3e 	sub	r8,pc,-23234
800063ce:	10 31       	cp.w	r1,r8
800063d0:	eb f1 00 02 	ld.weq	r1,r5[0x8]
800063d4:	82 68       	ld.sh	r8,r1[0xc]
800063d6:	ed b8 00 03 	bld	r8,0x3
800063da:	c0 41       	brne	800063e2 <_vfprintf_r+0x56>
800063dc:	62 48       	ld.w	r8,r1[0x10]
800063de:	58 08       	cp.w	r8,0
800063e0:	c0 71       	brne	800063ee <_vfprintf_r+0x62>
800063e2:	02 9b       	mov	r11,r1
800063e4:	0a 9c       	mov	r12,r5
800063e6:	e0 a0 0f 5d 	rcall	800082a0 <__swsetup_r>
800063ea:	e0 81 0f 54 	brne	80008292 <_vfprintf_r+0x1f06>
800063ee:	82 68       	ld.sh	r8,r1[0xc]
800063f0:	10 99       	mov	r9,r8
800063f2:	e2 19 00 1a 	andl	r9,0x1a,COH
800063f6:	58 a9       	cp.w	r9,10
800063f8:	c3 c1       	brne	80006470 <_vfprintf_r+0xe4>
800063fa:	82 79       	ld.sh	r9,r1[0xe]
800063fc:	30 0a       	mov	r10,0
800063fe:	f4 09 19 00 	cp.h	r9,r10
80006402:	c3 75       	brlt	80006470 <_vfprintf_r+0xe4>
80006404:	a1 d8       	cbr	r8,0x1
80006406:	fb 58 05 d0 	st.h	sp[1488],r8
8000640a:	62 88       	ld.w	r8,r1[0x20]
8000640c:	fb 48 05 e4 	st.w	sp[1508],r8
80006410:	62 a8       	ld.w	r8,r1[0x28]
80006412:	fb 48 05 ec 	st.w	sp[1516],r8
80006416:	fa c8 ff bc 	sub	r8,sp,-68
8000641a:	fb 48 05 d4 	st.w	sp[1492],r8
8000641e:	fb 48 05 c4 	st.w	sp[1476],r8
80006422:	e0 68 04 00 	mov	r8,1024
80006426:	fb 48 05 d8 	st.w	sp[1496],r8
8000642a:	fb 48 05 cc 	st.w	sp[1484],r8
8000642e:	30 08       	mov	r8,0
80006430:	fb 59 05 d2 	st.h	sp[1490],r9
80006434:	0e 9a       	mov	r10,r7
80006436:	41 09       	lddsp	r9,sp[0x40]
80006438:	fa c7 fa 3c 	sub	r7,sp,-1476
8000643c:	fb 48 05 dc 	st.w	sp[1500],r8
80006440:	0a 9c       	mov	r12,r5
80006442:	0e 9b       	mov	r11,r7
80006444:	ca 4f       	rcall	8000638c <_vfprintf_r>
80006446:	50 bc       	stdsp	sp[0x2c],r12
80006448:	c0 95       	brlt	8000645a <_vfprintf_r+0xce>
8000644a:	0e 9b       	mov	r11,r7
8000644c:	0a 9c       	mov	r12,r5
8000644e:	e0 a0 16 1b 	rcall	80009084 <_fflush_r>
80006452:	40 be       	lddsp	lr,sp[0x2c]
80006454:	f9 be 01 ff 	movne	lr,-1
80006458:	50 be       	stdsp	sp[0x2c],lr
8000645a:	fb 08 05 d0 	ld.sh	r8,sp[1488]
8000645e:	ed b8 00 06 	bld	r8,0x6
80006462:	e0 81 0f 1a 	brne	80008296 <_vfprintf_r+0x1f0a>
80006466:	82 68       	ld.sh	r8,r1[0xc]
80006468:	a7 a8       	sbr	r8,0x6
8000646a:	a2 68       	st.h	r1[0xc],r8
8000646c:	e0 8f 0f 15 	bral	80008296 <_vfprintf_r+0x1f0a>
80006470:	30 08       	mov	r8,0
80006472:	fb 48 06 b4 	st.w	sp[1716],r8
80006476:	fb 48 06 90 	st.w	sp[1680],r8
8000647a:	fb 48 06 8c 	st.w	sp[1676],r8
8000647e:	fb 48 06 b0 	st.w	sp[1712],r8
80006482:	30 08       	mov	r8,0
80006484:	30 09       	mov	r9,0
80006486:	50 a7       	stdsp	sp[0x28],r7
80006488:	50 78       	stdsp	sp[0x1c],r8
8000648a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000648e:	3f f8       	mov	r8,-1
80006490:	50 59       	stdsp	sp[0x14],r9
80006492:	fb 43 06 88 	st.w	sp[1672],r3
80006496:	fb 48 05 44 	st.w	sp[1348],r8
8000649a:	12 9c       	mov	r12,r9
8000649c:	50 69       	stdsp	sp[0x18],r9
8000649e:	50 d9       	stdsp	sp[0x34],r9
800064a0:	50 e9       	stdsp	sp[0x38],r9
800064a2:	50 b9       	stdsp	sp[0x2c],r9
800064a4:	12 97       	mov	r7,r9
800064a6:	0a 94       	mov	r4,r5
800064a8:	40 a2       	lddsp	r2,sp[0x28]
800064aa:	32 5a       	mov	r10,37
800064ac:	30 08       	mov	r8,0
800064ae:	c0 28       	rjmp	800064b2 <_vfprintf_r+0x126>
800064b0:	2f f2       	sub	r2,-1
800064b2:	05 89       	ld.ub	r9,r2[0x0]
800064b4:	f0 09 18 00 	cp.b	r9,r8
800064b8:	5f 1b       	srne	r11
800064ba:	f4 09 18 00 	cp.b	r9,r10
800064be:	5f 19       	srne	r9
800064c0:	f3 eb 00 0b 	and	r11,r9,r11
800064c4:	f0 0b 18 00 	cp.b	r11,r8
800064c8:	cf 41       	brne	800064b0 <_vfprintf_r+0x124>
800064ca:	40 ab       	lddsp	r11,sp[0x28]
800064cc:	e4 0b 01 06 	sub	r6,r2,r11
800064d0:	c1 e0       	breq	8000650c <_vfprintf_r+0x180>
800064d2:	fa f8 06 90 	ld.w	r8,sp[1680]
800064d6:	0c 08       	add	r8,r6
800064d8:	87 0b       	st.w	r3[0x0],r11
800064da:	fb 48 06 90 	st.w	sp[1680],r8
800064de:	87 16       	st.w	r3[0x4],r6
800064e0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800064e4:	2f f8       	sub	r8,-1
800064e6:	fb 48 06 8c 	st.w	sp[1676],r8
800064ea:	58 78       	cp.w	r8,7
800064ec:	e0 89 00 04 	brgt	800064f4 <_vfprintf_r+0x168>
800064f0:	2f 83       	sub	r3,-8
800064f2:	c0 a8       	rjmp	80006506 <_vfprintf_r+0x17a>
800064f4:	fa ca f9 78 	sub	r10,sp,-1672
800064f8:	02 9b       	mov	r11,r1
800064fa:	08 9c       	mov	r12,r4
800064fc:	c3 af       	rcall	80006370 <__sprint_r>
800064fe:	e0 81 0e c6 	brne	8000828a <_vfprintf_r+0x1efe>
80006502:	fa c3 f9 e0 	sub	r3,sp,-1568
80006506:	40 ba       	lddsp	r10,sp[0x2c]
80006508:	0c 0a       	add	r10,r6
8000650a:	50 ba       	stdsp	sp[0x2c],r10
8000650c:	05 89       	ld.ub	r9,r2[0x0]
8000650e:	30 08       	mov	r8,0
80006510:	f0 09 18 00 	cp.b	r9,r8
80006514:	e0 80 0e aa 	breq	80008268 <_vfprintf_r+0x1edc>
80006518:	30 09       	mov	r9,0
8000651a:	fb 68 06 bb 	st.b	sp[1723],r8
8000651e:	0e 96       	mov	r6,r7
80006520:	e4 c8 ff ff 	sub	r8,r2,-1
80006524:	3f fe       	mov	lr,-1
80006526:	50 93       	stdsp	sp[0x24],r3
80006528:	50 41       	stdsp	sp[0x10],r1
8000652a:	0e 93       	mov	r3,r7
8000652c:	04 91       	mov	r1,r2
8000652e:	50 89       	stdsp	sp[0x20],r9
80006530:	50 a8       	stdsp	sp[0x28],r8
80006532:	50 2e       	stdsp	sp[0x8],lr
80006534:	50 39       	stdsp	sp[0xc],r9
80006536:	12 95       	mov	r5,r9
80006538:	12 90       	mov	r0,r9
8000653a:	10 97       	mov	r7,r8
8000653c:	08 92       	mov	r2,r4
8000653e:	c0 78       	rjmp	8000654c <_vfprintf_r+0x1c0>
80006540:	3f fc       	mov	r12,-1
80006542:	08 97       	mov	r7,r4
80006544:	50 2c       	stdsp	sp[0x8],r12
80006546:	c0 38       	rjmp	8000654c <_vfprintf_r+0x1c0>
80006548:	30 0b       	mov	r11,0
8000654a:	50 3b       	stdsp	sp[0xc],r11
8000654c:	0f 38       	ld.ub	r8,r7++
8000654e:	c0 28       	rjmp	80006552 <_vfprintf_r+0x1c6>
80006550:	12 90       	mov	r0,r9
80006552:	f0 c9 00 20 	sub	r9,r8,32
80006556:	e0 49 00 58 	cp.w	r9,88
8000655a:	e0 8b 0a 30 	brhi	800079ba <_vfprintf_r+0x162e>
8000655e:	fe ca ab be 	sub	r10,pc,-21570
80006562:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
80006566:	50 a7       	stdsp	sp[0x28],r7
80006568:	50 80       	stdsp	sp[0x20],r0
8000656a:	0c 97       	mov	r7,r6
8000656c:	04 94       	mov	r4,r2
8000656e:	06 96       	mov	r6,r3
80006570:	02 92       	mov	r2,r1
80006572:	fe c9 a9 96 	sub	r9,pc,-22122
80006576:	40 93       	lddsp	r3,sp[0x24]
80006578:	10 90       	mov	r0,r8
8000657a:	40 41       	lddsp	r1,sp[0x10]
8000657c:	50 d9       	stdsp	sp[0x34],r9
8000657e:	e0 8f 08 8e 	bral	8000769a <_vfprintf_r+0x130e>
80006582:	30 08       	mov	r8,0
80006584:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80006588:	f0 09 18 00 	cp.b	r9,r8
8000658c:	ce 01       	brne	8000654c <_vfprintf_r+0x1c0>
8000658e:	32 08       	mov	r8,32
80006590:	c6 e8       	rjmp	8000666c <_vfprintf_r+0x2e0>
80006592:	a1 a5       	sbr	r5,0x0
80006594:	cd cb       	rjmp	8000654c <_vfprintf_r+0x1c0>
80006596:	0f 89       	ld.ub	r9,r7[0x0]
80006598:	f2 c8 00 30 	sub	r8,r9,48
8000659c:	58 98       	cp.w	r8,9
8000659e:	e0 8b 00 1d 	brhi	800065d8 <_vfprintf_r+0x24c>
800065a2:	ee c8 ff ff 	sub	r8,r7,-1
800065a6:	30 0b       	mov	r11,0
800065a8:	23 09       	sub	r9,48
800065aa:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
800065ae:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
800065b2:	11 39       	ld.ub	r9,r8++
800065b4:	f2 ca 00 30 	sub	r10,r9,48
800065b8:	58 9a       	cp.w	r10,9
800065ba:	fe 98 ff f7 	brls	800065a8 <_vfprintf_r+0x21c>
800065be:	e0 49 00 24 	cp.w	r9,36
800065c2:	cc 31       	brne	80006548 <_vfprintf_r+0x1bc>
800065c4:	e0 4b 00 20 	cp.w	r11,32
800065c8:	e0 89 0e 60 	brgt	80008288 <_vfprintf_r+0x1efc>
800065cc:	20 1b       	sub	r11,1
800065ce:	fa f9 06 b4 	ld.w	r9,sp[1716]
800065d2:	12 3b       	cp.w	r11,r9
800065d4:	c0 95       	brlt	800065e6 <_vfprintf_r+0x25a>
800065d6:	c1 08       	rjmp	800065f6 <_vfprintf_r+0x26a>
800065d8:	fa f9 06 b4 	ld.w	r9,sp[1716]
800065dc:	ec ca ff ff 	sub	r10,r6,-1
800065e0:	12 36       	cp.w	r6,r9
800065e2:	c1 f5       	brlt	80006620 <_vfprintf_r+0x294>
800065e4:	c2 68       	rjmp	80006630 <_vfprintf_r+0x2a4>
800065e6:	fa ce f9 44 	sub	lr,sp,-1724
800065ea:	10 97       	mov	r7,r8
800065ec:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
800065f0:	f6 f0 fd 88 	ld.w	r0,r11[-632]
800065f4:	c3 58       	rjmp	8000665e <_vfprintf_r+0x2d2>
800065f6:	10 97       	mov	r7,r8
800065f8:	fa c8 f9 50 	sub	r8,sp,-1712
800065fc:	1a d8       	st.w	--sp,r8
800065fe:	fa c8 fa b8 	sub	r8,sp,-1352
80006602:	1a d8       	st.w	--sp,r8
80006604:	fa c8 fb b4 	sub	r8,sp,-1100
80006608:	02 9a       	mov	r10,r1
8000660a:	1a d8       	st.w	--sp,r8
8000660c:	04 9c       	mov	r12,r2
8000660e:	fa c8 f9 40 	sub	r8,sp,-1728
80006612:	fa c9 ff b4 	sub	r9,sp,-76
80006616:	fe b0 fd 23 	rcall	8000605c <get_arg>
8000661a:	2f dd       	sub	sp,-12
8000661c:	78 00       	ld.w	r0,r12[0x0]
8000661e:	c2 08       	rjmp	8000665e <_vfprintf_r+0x2d2>
80006620:	fa cc f9 44 	sub	r12,sp,-1724
80006624:	14 96       	mov	r6,r10
80006626:	f8 03 00 38 	add	r8,r12,r3<<0x3
8000662a:	f0 f0 fd 88 	ld.w	r0,r8[-632]
8000662e:	c1 88       	rjmp	8000665e <_vfprintf_r+0x2d2>
80006630:	41 08       	lddsp	r8,sp[0x40]
80006632:	59 f9       	cp.w	r9,31
80006634:	e0 89 00 11 	brgt	80006656 <_vfprintf_r+0x2ca>
80006638:	f0 cb ff fc 	sub	r11,r8,-4
8000663c:	51 0b       	stdsp	sp[0x40],r11
8000663e:	70 00       	ld.w	r0,r8[0x0]
80006640:	fa cb f9 44 	sub	r11,sp,-1724
80006644:	f6 09 00 38 	add	r8,r11,r9<<0x3
80006648:	f1 40 fd 88 	st.w	r8[-632],r0
8000664c:	2f f9       	sub	r9,-1
8000664e:	14 96       	mov	r6,r10
80006650:	fb 49 06 b4 	st.w	sp[1716],r9
80006654:	c0 58       	rjmp	8000665e <_vfprintf_r+0x2d2>
80006656:	70 00       	ld.w	r0,r8[0x0]
80006658:	14 96       	mov	r6,r10
8000665a:	2f c8       	sub	r8,-4
8000665c:	51 08       	stdsp	sp[0x40],r8
8000665e:	58 00       	cp.w	r0,0
80006660:	fe 94 ff 76 	brge	8000654c <_vfprintf_r+0x1c0>
80006664:	5c 30       	neg	r0
80006666:	a3 a5       	sbr	r5,0x2
80006668:	c7 2b       	rjmp	8000654c <_vfprintf_r+0x1c0>
8000666a:	32 b8       	mov	r8,43
8000666c:	fb 68 06 bb 	st.b	sp[1723],r8
80006670:	c6 eb       	rjmp	8000654c <_vfprintf_r+0x1c0>
80006672:	0f 38       	ld.ub	r8,r7++
80006674:	e0 48 00 2a 	cp.w	r8,42
80006678:	c0 30       	breq	8000667e <_vfprintf_r+0x2f2>
8000667a:	30 09       	mov	r9,0
8000667c:	c7 98       	rjmp	8000676e <_vfprintf_r+0x3e2>
8000667e:	0f 88       	ld.ub	r8,r7[0x0]
80006680:	f0 c9 00 30 	sub	r9,r8,48
80006684:	58 99       	cp.w	r9,9
80006686:	e0 8b 00 1f 	brhi	800066c4 <_vfprintf_r+0x338>
8000668a:	ee c4 ff ff 	sub	r4,r7,-1
8000668e:	30 0b       	mov	r11,0
80006690:	23 08       	sub	r8,48
80006692:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80006696:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
8000669a:	09 38       	ld.ub	r8,r4++
8000669c:	f0 c9 00 30 	sub	r9,r8,48
800066a0:	58 99       	cp.w	r9,9
800066a2:	fe 98 ff f7 	brls	80006690 <_vfprintf_r+0x304>
800066a6:	e0 48 00 24 	cp.w	r8,36
800066aa:	fe 91 ff 4f 	brne	80006548 <_vfprintf_r+0x1bc>
800066ae:	e0 4b 00 20 	cp.w	r11,32
800066b2:	e0 89 0d eb 	brgt	80008288 <_vfprintf_r+0x1efc>
800066b6:	20 1b       	sub	r11,1
800066b8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800066bc:	10 3b       	cp.w	r11,r8
800066be:	c0 a5       	brlt	800066d2 <_vfprintf_r+0x346>
800066c0:	c1 18       	rjmp	800066e2 <_vfprintf_r+0x356>
800066c2:	d7 03       	nop
800066c4:	fa fa 06 b4 	ld.w	r10,sp[1716]
800066c8:	ec c9 ff ff 	sub	r9,r6,-1
800066cc:	14 36       	cp.w	r6,r10
800066ce:	c1 f5       	brlt	8000670c <_vfprintf_r+0x380>
800066d0:	c2 88       	rjmp	80006720 <_vfprintf_r+0x394>
800066d2:	fa ca f9 44 	sub	r10,sp,-1724
800066d6:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
800066da:	f6 fb fd 88 	ld.w	r11,r11[-632]
800066de:	50 2b       	stdsp	sp[0x8],r11
800066e0:	c3 c8       	rjmp	80006758 <_vfprintf_r+0x3cc>
800066e2:	fa c8 f9 50 	sub	r8,sp,-1712
800066e6:	1a d8       	st.w	--sp,r8
800066e8:	fa c8 fa b8 	sub	r8,sp,-1352
800066ec:	1a d8       	st.w	--sp,r8
800066ee:	fa c8 fb b4 	sub	r8,sp,-1100
800066f2:	02 9a       	mov	r10,r1
800066f4:	1a d8       	st.w	--sp,r8
800066f6:	04 9c       	mov	r12,r2
800066f8:	fa c8 f9 40 	sub	r8,sp,-1728
800066fc:	fa c9 ff b4 	sub	r9,sp,-76
80006700:	fe b0 fc ae 	rcall	8000605c <get_arg>
80006704:	2f dd       	sub	sp,-12
80006706:	78 0c       	ld.w	r12,r12[0x0]
80006708:	50 2c       	stdsp	sp[0x8],r12
8000670a:	c2 78       	rjmp	80006758 <_vfprintf_r+0x3cc>
8000670c:	12 96       	mov	r6,r9
8000670e:	0e 94       	mov	r4,r7
80006710:	fa c9 f9 44 	sub	r9,sp,-1724
80006714:	f2 03 00 38 	add	r8,r9,r3<<0x3
80006718:	f0 f8 fd 88 	ld.w	r8,r8[-632]
8000671c:	50 28       	stdsp	sp[0x8],r8
8000671e:	c1 d8       	rjmp	80006758 <_vfprintf_r+0x3cc>
80006720:	41 08       	lddsp	r8,sp[0x40]
80006722:	59 fa       	cp.w	r10,31
80006724:	e0 89 00 14 	brgt	8000674c <_vfprintf_r+0x3c0>
80006728:	f0 cb ff fc 	sub	r11,r8,-4
8000672c:	70 08       	ld.w	r8,r8[0x0]
8000672e:	51 0b       	stdsp	sp[0x40],r11
80006730:	50 28       	stdsp	sp[0x8],r8
80006732:	fa c6 f9 44 	sub	r6,sp,-1724
80006736:	40 2e       	lddsp	lr,sp[0x8]
80006738:	ec 0a 00 38 	add	r8,r6,r10<<0x3
8000673c:	f1 4e fd 88 	st.w	r8[-632],lr
80006740:	2f fa       	sub	r10,-1
80006742:	0e 94       	mov	r4,r7
80006744:	fb 4a 06 b4 	st.w	sp[1716],r10
80006748:	12 96       	mov	r6,r9
8000674a:	c0 78       	rjmp	80006758 <_vfprintf_r+0x3cc>
8000674c:	70 0c       	ld.w	r12,r8[0x0]
8000674e:	0e 94       	mov	r4,r7
80006750:	2f c8       	sub	r8,-4
80006752:	50 2c       	stdsp	sp[0x8],r12
80006754:	12 96       	mov	r6,r9
80006756:	51 08       	stdsp	sp[0x40],r8
80006758:	40 2b       	lddsp	r11,sp[0x8]
8000675a:	58 0b       	cp.w	r11,0
8000675c:	fe 95 fe f2 	brlt	80006540 <_vfprintf_r+0x1b4>
80006760:	08 97       	mov	r7,r4
80006762:	cf 5a       	rjmp	8000654c <_vfprintf_r+0x1c0>
80006764:	f2 09 00 29 	add	r9,r9,r9<<0x2
80006768:	0f 38       	ld.ub	r8,r7++
8000676a:	f4 09 00 19 	add	r9,r10,r9<<0x1
8000676e:	f0 ca 00 30 	sub	r10,r8,48
80006772:	58 9a       	cp.w	r10,9
80006774:	fe 98 ff f8 	brls	80006764 <_vfprintf_r+0x3d8>
80006778:	3f fa       	mov	r10,-1
8000677a:	f2 0a 0c 49 	max	r9,r9,r10
8000677e:	50 29       	stdsp	sp[0x8],r9
80006780:	ce 9a       	rjmp	80006552 <_vfprintf_r+0x1c6>
80006782:	a7 b5       	sbr	r5,0x7
80006784:	ce 4a       	rjmp	8000654c <_vfprintf_r+0x1c0>
80006786:	30 09       	mov	r9,0
80006788:	23 08       	sub	r8,48
8000678a:	f2 09 00 29 	add	r9,r9,r9<<0x2
8000678e:	f0 09 00 19 	add	r9,r8,r9<<0x1
80006792:	0f 38       	ld.ub	r8,r7++
80006794:	f0 ca 00 30 	sub	r10,r8,48
80006798:	58 9a       	cp.w	r10,9
8000679a:	fe 98 ff f7 	brls	80006788 <_vfprintf_r+0x3fc>
8000679e:	e0 48 00 24 	cp.w	r8,36
800067a2:	fe 91 fe d7 	brne	80006550 <_vfprintf_r+0x1c4>
800067a6:	e0 49 00 20 	cp.w	r9,32
800067aa:	e0 89 0d 6f 	brgt	80008288 <_vfprintf_r+0x1efc>
800067ae:	f2 c3 00 01 	sub	r3,r9,1
800067b2:	30 19       	mov	r9,1
800067b4:	50 39       	stdsp	sp[0xc],r9
800067b6:	cc ba       	rjmp	8000654c <_vfprintf_r+0x1c0>
800067b8:	a3 b5       	sbr	r5,0x3
800067ba:	cc 9a       	rjmp	8000654c <_vfprintf_r+0x1c0>
800067bc:	a7 a5       	sbr	r5,0x6
800067be:	cc 7a       	rjmp	8000654c <_vfprintf_r+0x1c0>
800067c0:	0a 98       	mov	r8,r5
800067c2:	a5 b5       	sbr	r5,0x5
800067c4:	a5 a8       	sbr	r8,0x4
800067c6:	0f 89       	ld.ub	r9,r7[0x0]
800067c8:	36 ce       	mov	lr,108
800067ca:	fc 09 18 00 	cp.b	r9,lr
800067ce:	f7 b7 00 ff 	subeq	r7,-1
800067d2:	f0 05 17 10 	movne	r5,r8
800067d6:	cb ba       	rjmp	8000654c <_vfprintf_r+0x1c0>
800067d8:	a5 b5       	sbr	r5,0x5
800067da:	cb 9a       	rjmp	8000654c <_vfprintf_r+0x1c0>
800067dc:	50 a7       	stdsp	sp[0x28],r7
800067de:	50 80       	stdsp	sp[0x20],r0
800067e0:	0c 97       	mov	r7,r6
800067e2:	10 90       	mov	r0,r8
800067e4:	06 96       	mov	r6,r3
800067e6:	04 94       	mov	r4,r2
800067e8:	40 93       	lddsp	r3,sp[0x24]
800067ea:	02 92       	mov	r2,r1
800067ec:	0e 99       	mov	r9,r7
800067ee:	40 41       	lddsp	r1,sp[0x10]
800067f0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800067f4:	40 3c       	lddsp	r12,sp[0xc]
800067f6:	58 0c       	cp.w	r12,0
800067f8:	c1 d0       	breq	80006832 <_vfprintf_r+0x4a6>
800067fa:	10 36       	cp.w	r6,r8
800067fc:	c0 64       	brge	80006808 <_vfprintf_r+0x47c>
800067fe:	fa cb f9 44 	sub	r11,sp,-1724
80006802:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006806:	c1 d8       	rjmp	80006840 <_vfprintf_r+0x4b4>
80006808:	fa c8 f9 50 	sub	r8,sp,-1712
8000680c:	1a d8       	st.w	--sp,r8
8000680e:	fa c8 fa b8 	sub	r8,sp,-1352
80006812:	1a d8       	st.w	--sp,r8
80006814:	fa c8 fb b4 	sub	r8,sp,-1100
80006818:	1a d8       	st.w	--sp,r8
8000681a:	fa c8 f9 40 	sub	r8,sp,-1728
8000681e:	fa c9 ff b4 	sub	r9,sp,-76
80006822:	04 9a       	mov	r10,r2
80006824:	0c 9b       	mov	r11,r6
80006826:	08 9c       	mov	r12,r4
80006828:	fe b0 fc 1a 	rcall	8000605c <get_arg>
8000682c:	2f dd       	sub	sp,-12
8000682e:	19 b8       	ld.ub	r8,r12[0x3]
80006830:	c2 28       	rjmp	80006874 <_vfprintf_r+0x4e8>
80006832:	2f f7       	sub	r7,-1
80006834:	10 39       	cp.w	r9,r8
80006836:	c0 84       	brge	80006846 <_vfprintf_r+0x4ba>
80006838:	fa ca f9 44 	sub	r10,sp,-1724
8000683c:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006840:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
80006844:	c1 88       	rjmp	80006874 <_vfprintf_r+0x4e8>
80006846:	41 09       	lddsp	r9,sp[0x40]
80006848:	59 f8       	cp.w	r8,31
8000684a:	e0 89 00 12 	brgt	8000686e <_vfprintf_r+0x4e2>
8000684e:	f2 ca ff fc 	sub	r10,r9,-4
80006852:	51 0a       	stdsp	sp[0x40],r10
80006854:	72 09       	ld.w	r9,r9[0x0]
80006856:	fa c6 f9 44 	sub	r6,sp,-1724
8000685a:	ec 08 00 3a 	add	r10,r6,r8<<0x3
8000685e:	2f f8       	sub	r8,-1
80006860:	f5 49 fd 88 	st.w	r10[-632],r9
80006864:	fb 48 06 b4 	st.w	sp[1716],r8
80006868:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
8000686c:	c0 48       	rjmp	80006874 <_vfprintf_r+0x4e8>
8000686e:	13 b8       	ld.ub	r8,r9[0x3]
80006870:	2f c9       	sub	r9,-4
80006872:	51 09       	stdsp	sp[0x40],r9
80006874:	fb 68 06 60 	st.b	sp[1632],r8
80006878:	30 0e       	mov	lr,0
8000687a:	30 08       	mov	r8,0
8000687c:	30 12       	mov	r2,1
8000687e:	fb 68 06 bb 	st.b	sp[1723],r8
80006882:	50 2e       	stdsp	sp[0x8],lr
80006884:	e0 8f 08 ad 	bral	800079de <_vfprintf_r+0x1652>
80006888:	50 a7       	stdsp	sp[0x28],r7
8000688a:	50 80       	stdsp	sp[0x20],r0
8000688c:	0c 97       	mov	r7,r6
8000688e:	04 94       	mov	r4,r2
80006890:	06 96       	mov	r6,r3
80006892:	02 92       	mov	r2,r1
80006894:	40 93       	lddsp	r3,sp[0x24]
80006896:	10 90       	mov	r0,r8
80006898:	40 41       	lddsp	r1,sp[0x10]
8000689a:	a5 a5       	sbr	r5,0x4
8000689c:	c0 a8       	rjmp	800068b0 <_vfprintf_r+0x524>
8000689e:	50 a7       	stdsp	sp[0x28],r7
800068a0:	50 80       	stdsp	sp[0x20],r0
800068a2:	0c 97       	mov	r7,r6
800068a4:	04 94       	mov	r4,r2
800068a6:	06 96       	mov	r6,r3
800068a8:	02 92       	mov	r2,r1
800068aa:	40 93       	lddsp	r3,sp[0x24]
800068ac:	10 90       	mov	r0,r8
800068ae:	40 41       	lddsp	r1,sp[0x10]
800068b0:	ed b5 00 05 	bld	r5,0x5
800068b4:	c5 11       	brne	80006956 <_vfprintf_r+0x5ca>
800068b6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800068ba:	40 3c       	lddsp	r12,sp[0xc]
800068bc:	58 0c       	cp.w	r12,0
800068be:	c1 e0       	breq	800068fa <_vfprintf_r+0x56e>
800068c0:	10 36       	cp.w	r6,r8
800068c2:	c0 64       	brge	800068ce <_vfprintf_r+0x542>
800068c4:	fa cb f9 44 	sub	r11,sp,-1724
800068c8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800068cc:	c2 08       	rjmp	8000690c <_vfprintf_r+0x580>
800068ce:	fa c8 f9 50 	sub	r8,sp,-1712
800068d2:	1a d8       	st.w	--sp,r8
800068d4:	fa c8 fa b8 	sub	r8,sp,-1352
800068d8:	0c 9b       	mov	r11,r6
800068da:	1a d8       	st.w	--sp,r8
800068dc:	fa c8 fb b4 	sub	r8,sp,-1100
800068e0:	1a d8       	st.w	--sp,r8
800068e2:	fa c9 ff b4 	sub	r9,sp,-76
800068e6:	fa c8 f9 40 	sub	r8,sp,-1728
800068ea:	04 9a       	mov	r10,r2
800068ec:	08 9c       	mov	r12,r4
800068ee:	fe b0 fb b7 	rcall	8000605c <get_arg>
800068f2:	2f dd       	sub	sp,-12
800068f4:	78 1b       	ld.w	r11,r12[0x4]
800068f6:	78 09       	ld.w	r9,r12[0x0]
800068f8:	c2 b8       	rjmp	8000694e <_vfprintf_r+0x5c2>
800068fa:	ee ca ff ff 	sub	r10,r7,-1
800068fe:	10 37       	cp.w	r7,r8
80006900:	c0 b4       	brge	80006916 <_vfprintf_r+0x58a>
80006902:	fa c9 f9 44 	sub	r9,sp,-1724
80006906:	14 97       	mov	r7,r10
80006908:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000690c:	ec fb fd 8c 	ld.w	r11,r6[-628]
80006910:	ec f9 fd 88 	ld.w	r9,r6[-632]
80006914:	c1 d8       	rjmp	8000694e <_vfprintf_r+0x5c2>
80006916:	41 09       	lddsp	r9,sp[0x40]
80006918:	59 f8       	cp.w	r8,31
8000691a:	e0 89 00 14 	brgt	80006942 <_vfprintf_r+0x5b6>
8000691e:	f2 cb ff f8 	sub	r11,r9,-8
80006922:	51 0b       	stdsp	sp[0x40],r11
80006924:	fa c6 f9 44 	sub	r6,sp,-1724
80006928:	72 1b       	ld.w	r11,r9[0x4]
8000692a:	ec 08 00 3c 	add	r12,r6,r8<<0x3
8000692e:	72 09       	ld.w	r9,r9[0x0]
80006930:	f9 4b fd 8c 	st.w	r12[-628],r11
80006934:	f9 49 fd 88 	st.w	r12[-632],r9
80006938:	2f f8       	sub	r8,-1
8000693a:	14 97       	mov	r7,r10
8000693c:	fb 48 06 b4 	st.w	sp[1716],r8
80006940:	c0 78       	rjmp	8000694e <_vfprintf_r+0x5c2>
80006942:	f2 c8 ff f8 	sub	r8,r9,-8
80006946:	72 1b       	ld.w	r11,r9[0x4]
80006948:	14 97       	mov	r7,r10
8000694a:	51 08       	stdsp	sp[0x40],r8
8000694c:	72 09       	ld.w	r9,r9[0x0]
8000694e:	16 98       	mov	r8,r11
80006950:	fa e9 00 00 	st.d	sp[0],r8
80006954:	ca e8       	rjmp	80006ab0 <_vfprintf_r+0x724>
80006956:	ed b5 00 04 	bld	r5,0x4
8000695a:	c1 71       	brne	80006988 <_vfprintf_r+0x5fc>
8000695c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006960:	40 3e       	lddsp	lr,sp[0xc]
80006962:	58 0e       	cp.w	lr,0
80006964:	c0 80       	breq	80006974 <_vfprintf_r+0x5e8>
80006966:	10 36       	cp.w	r6,r8
80006968:	c6 94       	brge	80006a3a <_vfprintf_r+0x6ae>
8000696a:	fa cc f9 44 	sub	r12,sp,-1724
8000696e:	f8 06 00 36 	add	r6,r12,r6<<0x3
80006972:	c8 28       	rjmp	80006a76 <_vfprintf_r+0x6ea>
80006974:	ee ca ff ff 	sub	r10,r7,-1
80006978:	10 37       	cp.w	r7,r8
8000697a:	e0 84 00 81 	brge	80006a7c <_vfprintf_r+0x6f0>
8000697e:	fa cb f9 44 	sub	r11,sp,-1724
80006982:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006986:	c7 78       	rjmp	80006a74 <_vfprintf_r+0x6e8>
80006988:	ed b5 00 06 	bld	r5,0x6
8000698c:	c4 b1       	brne	80006a22 <_vfprintf_r+0x696>
8000698e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006992:	40 3c       	lddsp	r12,sp[0xc]
80006994:	58 0c       	cp.w	r12,0
80006996:	c1 d0       	breq	800069d0 <_vfprintf_r+0x644>
80006998:	10 36       	cp.w	r6,r8
8000699a:	c0 64       	brge	800069a6 <_vfprintf_r+0x61a>
8000699c:	fa cb f9 44 	sub	r11,sp,-1724
800069a0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800069a4:	c1 f8       	rjmp	800069e2 <_vfprintf_r+0x656>
800069a6:	fa c8 f9 50 	sub	r8,sp,-1712
800069aa:	1a d8       	st.w	--sp,r8
800069ac:	fa c8 fa b8 	sub	r8,sp,-1352
800069b0:	1a d8       	st.w	--sp,r8
800069b2:	fa c8 fb b4 	sub	r8,sp,-1100
800069b6:	1a d8       	st.w	--sp,r8
800069b8:	fa c8 f9 40 	sub	r8,sp,-1728
800069bc:	fa c9 ff b4 	sub	r9,sp,-76
800069c0:	04 9a       	mov	r10,r2
800069c2:	0c 9b       	mov	r11,r6
800069c4:	08 9c       	mov	r12,r4
800069c6:	fe b0 fb 4b 	rcall	8000605c <get_arg>
800069ca:	2f dd       	sub	sp,-12
800069cc:	98 18       	ld.sh	r8,r12[0x2]
800069ce:	c2 68       	rjmp	80006a1a <_vfprintf_r+0x68e>
800069d0:	ee ca ff ff 	sub	r10,r7,-1
800069d4:	10 37       	cp.w	r7,r8
800069d6:	c0 94       	brge	800069e8 <_vfprintf_r+0x65c>
800069d8:	fa c9 f9 44 	sub	r9,sp,-1724
800069dc:	14 97       	mov	r7,r10
800069de:	f2 06 00 36 	add	r6,r9,r6<<0x3
800069e2:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800069e6:	c1 a8       	rjmp	80006a1a <_vfprintf_r+0x68e>
800069e8:	41 09       	lddsp	r9,sp[0x40]
800069ea:	59 f8       	cp.w	r8,31
800069ec:	e0 89 00 13 	brgt	80006a12 <_vfprintf_r+0x686>
800069f0:	f2 cb ff fc 	sub	r11,r9,-4
800069f4:	51 0b       	stdsp	sp[0x40],r11
800069f6:	72 09       	ld.w	r9,r9[0x0]
800069f8:	fa c6 f9 44 	sub	r6,sp,-1724
800069fc:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80006a00:	2f f8       	sub	r8,-1
80006a02:	f7 49 fd 88 	st.w	r11[-632],r9
80006a06:	fb 48 06 b4 	st.w	sp[1716],r8
80006a0a:	14 97       	mov	r7,r10
80006a0c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80006a10:	c0 58       	rjmp	80006a1a <_vfprintf_r+0x68e>
80006a12:	92 18       	ld.sh	r8,r9[0x2]
80006a14:	14 97       	mov	r7,r10
80006a16:	2f c9       	sub	r9,-4
80006a18:	51 09       	stdsp	sp[0x40],r9
80006a1a:	50 18       	stdsp	sp[0x4],r8
80006a1c:	bf 58       	asr	r8,0x1f
80006a1e:	50 08       	stdsp	sp[0x0],r8
80006a20:	c4 88       	rjmp	80006ab0 <_vfprintf_r+0x724>
80006a22:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006a26:	40 3c       	lddsp	r12,sp[0xc]
80006a28:	58 0c       	cp.w	r12,0
80006a2a:	c1 d0       	breq	80006a64 <_vfprintf_r+0x6d8>
80006a2c:	10 36       	cp.w	r6,r8
80006a2e:	c0 64       	brge	80006a3a <_vfprintf_r+0x6ae>
80006a30:	fa cb f9 44 	sub	r11,sp,-1724
80006a34:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006a38:	c1 f8       	rjmp	80006a76 <_vfprintf_r+0x6ea>
80006a3a:	fa c8 f9 50 	sub	r8,sp,-1712
80006a3e:	1a d8       	st.w	--sp,r8
80006a40:	fa c8 fa b8 	sub	r8,sp,-1352
80006a44:	0c 9b       	mov	r11,r6
80006a46:	1a d8       	st.w	--sp,r8
80006a48:	fa c8 fb b4 	sub	r8,sp,-1100
80006a4c:	04 9a       	mov	r10,r2
80006a4e:	1a d8       	st.w	--sp,r8
80006a50:	08 9c       	mov	r12,r4
80006a52:	fa c8 f9 40 	sub	r8,sp,-1728
80006a56:	fa c9 ff b4 	sub	r9,sp,-76
80006a5a:	fe b0 fb 01 	rcall	8000605c <get_arg>
80006a5e:	2f dd       	sub	sp,-12
80006a60:	78 0b       	ld.w	r11,r12[0x0]
80006a62:	c2 48       	rjmp	80006aaa <_vfprintf_r+0x71e>
80006a64:	ee ca ff ff 	sub	r10,r7,-1
80006a68:	10 37       	cp.w	r7,r8
80006a6a:	c0 94       	brge	80006a7c <_vfprintf_r+0x6f0>
80006a6c:	fa c9 f9 44 	sub	r9,sp,-1724
80006a70:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006a74:	14 97       	mov	r7,r10
80006a76:	ec fb fd 88 	ld.w	r11,r6[-632]
80006a7a:	c1 88       	rjmp	80006aaa <_vfprintf_r+0x71e>
80006a7c:	41 09       	lddsp	r9,sp[0x40]
80006a7e:	59 f8       	cp.w	r8,31
80006a80:	e0 89 00 11 	brgt	80006aa2 <_vfprintf_r+0x716>
80006a84:	f2 cb ff fc 	sub	r11,r9,-4
80006a88:	51 0b       	stdsp	sp[0x40],r11
80006a8a:	fa c6 f9 44 	sub	r6,sp,-1724
80006a8e:	72 0b       	ld.w	r11,r9[0x0]
80006a90:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006a94:	f3 4b fd 88 	st.w	r9[-632],r11
80006a98:	2f f8       	sub	r8,-1
80006a9a:	14 97       	mov	r7,r10
80006a9c:	fb 48 06 b4 	st.w	sp[1716],r8
80006aa0:	c0 58       	rjmp	80006aaa <_vfprintf_r+0x71e>
80006aa2:	72 0b       	ld.w	r11,r9[0x0]
80006aa4:	14 97       	mov	r7,r10
80006aa6:	2f c9       	sub	r9,-4
80006aa8:	51 09       	stdsp	sp[0x40],r9
80006aaa:	50 1b       	stdsp	sp[0x4],r11
80006aac:	bf 5b       	asr	r11,0x1f
80006aae:	50 0b       	stdsp	sp[0x0],r11
80006ab0:	fa ea 00 00 	ld.d	r10,sp[0]
80006ab4:	58 0a       	cp.w	r10,0
80006ab6:	5c 2b       	cpc	r11
80006ab8:	c0 e4       	brge	80006ad4 <_vfprintf_r+0x748>
80006aba:	30 08       	mov	r8,0
80006abc:	fa ea 00 00 	ld.d	r10,sp[0]
80006ac0:	30 09       	mov	r9,0
80006ac2:	f0 0a 01 0a 	sub	r10,r8,r10
80006ac6:	f2 0b 01 4b 	sbc	r11,r9,r11
80006aca:	32 d8       	mov	r8,45
80006acc:	fa eb 00 00 	st.d	sp[0],r10
80006ad0:	fb 68 06 bb 	st.b	sp[1723],r8
80006ad4:	30 18       	mov	r8,1
80006ad6:	e0 8f 06 fa 	bral	800078ca <_vfprintf_r+0x153e>
80006ada:	50 a7       	stdsp	sp[0x28],r7
80006adc:	50 80       	stdsp	sp[0x20],r0
80006ade:	0c 97       	mov	r7,r6
80006ae0:	04 94       	mov	r4,r2
80006ae2:	06 96       	mov	r6,r3
80006ae4:	02 92       	mov	r2,r1
80006ae6:	40 93       	lddsp	r3,sp[0x24]
80006ae8:	10 90       	mov	r0,r8
80006aea:	40 41       	lddsp	r1,sp[0x10]
80006aec:	0e 99       	mov	r9,r7
80006aee:	ed b5 00 03 	bld	r5,0x3
80006af2:	c4 11       	brne	80006b74 <_vfprintf_r+0x7e8>
80006af4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006af8:	40 3a       	lddsp	r10,sp[0xc]
80006afa:	58 0a       	cp.w	r10,0
80006afc:	c1 90       	breq	80006b2e <_vfprintf_r+0x7a2>
80006afe:	10 36       	cp.w	r6,r8
80006b00:	c6 45       	brlt	80006bc8 <_vfprintf_r+0x83c>
80006b02:	fa c8 f9 50 	sub	r8,sp,-1712
80006b06:	1a d8       	st.w	--sp,r8
80006b08:	fa c8 fa b8 	sub	r8,sp,-1352
80006b0c:	1a d8       	st.w	--sp,r8
80006b0e:	fa c8 fb b4 	sub	r8,sp,-1100
80006b12:	0c 9b       	mov	r11,r6
80006b14:	1a d8       	st.w	--sp,r8
80006b16:	04 9a       	mov	r10,r2
80006b18:	fa c8 f9 40 	sub	r8,sp,-1728
80006b1c:	fa c9 ff b4 	sub	r9,sp,-76
80006b20:	08 9c       	mov	r12,r4
80006b22:	fe b0 fa 9d 	rcall	8000605c <get_arg>
80006b26:	2f dd       	sub	sp,-12
80006b28:	78 16       	ld.w	r6,r12[0x4]
80006b2a:	50 76       	stdsp	sp[0x1c],r6
80006b2c:	c4 88       	rjmp	80006bbc <_vfprintf_r+0x830>
80006b2e:	2f f7       	sub	r7,-1
80006b30:	10 39       	cp.w	r9,r8
80006b32:	c0 c4       	brge	80006b4a <_vfprintf_r+0x7be>
80006b34:	fa ce f9 44 	sub	lr,sp,-1724
80006b38:	fc 06 00 36 	add	r6,lr,r6<<0x3
80006b3c:	ec fc fd 8c 	ld.w	r12,r6[-628]
80006b40:	50 7c       	stdsp	sp[0x1c],r12
80006b42:	ec f6 fd 88 	ld.w	r6,r6[-632]
80006b46:	50 56       	stdsp	sp[0x14],r6
80006b48:	c6 68       	rjmp	80006c14 <_vfprintf_r+0x888>
80006b4a:	41 09       	lddsp	r9,sp[0x40]
80006b4c:	59 f8       	cp.w	r8,31
80006b4e:	e0 89 00 10 	brgt	80006b6e <_vfprintf_r+0x7e2>
80006b52:	f2 ca ff f8 	sub	r10,r9,-8
80006b56:	72 1b       	ld.w	r11,r9[0x4]
80006b58:	51 0a       	stdsp	sp[0x40],r10
80006b5a:	72 09       	ld.w	r9,r9[0x0]
80006b5c:	fa ca f9 44 	sub	r10,sp,-1724
80006b60:	50 7b       	stdsp	sp[0x1c],r11
80006b62:	50 59       	stdsp	sp[0x14],r9
80006b64:	f4 08 00 39 	add	r9,r10,r8<<0x3
80006b68:	40 5b       	lddsp	r11,sp[0x14]
80006b6a:	40 7a       	lddsp	r10,sp[0x1c]
80006b6c:	c4 78       	rjmp	80006bfa <_vfprintf_r+0x86e>
80006b6e:	72 18       	ld.w	r8,r9[0x4]
80006b70:	50 78       	stdsp	sp[0x1c],r8
80006b72:	c4 c8       	rjmp	80006c0a <_vfprintf_r+0x87e>
80006b74:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006b78:	40 3e       	lddsp	lr,sp[0xc]
80006b7a:	58 0e       	cp.w	lr,0
80006b7c:	c2 30       	breq	80006bc2 <_vfprintf_r+0x836>
80006b7e:	10 36       	cp.w	r6,r8
80006b80:	c0 94       	brge	80006b92 <_vfprintf_r+0x806>
80006b82:	fa cc f9 44 	sub	r12,sp,-1724
80006b86:	f8 06 00 36 	add	r6,r12,r6<<0x3
80006b8a:	ec fb fd 8c 	ld.w	r11,r6[-628]
80006b8e:	50 7b       	stdsp	sp[0x1c],r11
80006b90:	cd 9b       	rjmp	80006b42 <_vfprintf_r+0x7b6>
80006b92:	fa c8 f9 50 	sub	r8,sp,-1712
80006b96:	1a d8       	st.w	--sp,r8
80006b98:	fa c8 fa b8 	sub	r8,sp,-1352
80006b9c:	04 9a       	mov	r10,r2
80006b9e:	1a d8       	st.w	--sp,r8
80006ba0:	fa c8 fb b4 	sub	r8,sp,-1100
80006ba4:	0c 9b       	mov	r11,r6
80006ba6:	1a d8       	st.w	--sp,r8
80006ba8:	08 9c       	mov	r12,r4
80006baa:	fa c8 f9 40 	sub	r8,sp,-1728
80006bae:	fa c9 ff b4 	sub	r9,sp,-76
80006bb2:	fe b0 fa 55 	rcall	8000605c <get_arg>
80006bb6:	2f dd       	sub	sp,-12
80006bb8:	78 1a       	ld.w	r10,r12[0x4]
80006bba:	50 7a       	stdsp	sp[0x1c],r10
80006bbc:	78 0c       	ld.w	r12,r12[0x0]
80006bbe:	50 5c       	stdsp	sp[0x14],r12
80006bc0:	c2 a8       	rjmp	80006c14 <_vfprintf_r+0x888>
80006bc2:	2f f7       	sub	r7,-1
80006bc4:	10 39       	cp.w	r9,r8
80006bc6:	c0 94       	brge	80006bd8 <_vfprintf_r+0x84c>
80006bc8:	fa c9 f9 44 	sub	r9,sp,-1724
80006bcc:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006bd0:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80006bd4:	50 78       	stdsp	sp[0x1c],r8
80006bd6:	cb 6b       	rjmp	80006b42 <_vfprintf_r+0x7b6>
80006bd8:	41 09       	lddsp	r9,sp[0x40]
80006bda:	59 f8       	cp.w	r8,31
80006bdc:	e0 89 00 15 	brgt	80006c06 <_vfprintf_r+0x87a>
80006be0:	f2 ca ff f8 	sub	r10,r9,-8
80006be4:	72 16       	ld.w	r6,r9[0x4]
80006be6:	72 09       	ld.w	r9,r9[0x0]
80006be8:	51 0a       	stdsp	sp[0x40],r10
80006bea:	50 59       	stdsp	sp[0x14],r9
80006bec:	fa ce f9 44 	sub	lr,sp,-1724
80006bf0:	50 76       	stdsp	sp[0x1c],r6
80006bf2:	fc 08 00 39 	add	r9,lr,r8<<0x3
80006bf6:	40 5b       	lddsp	r11,sp[0x14]
80006bf8:	0c 9a       	mov	r10,r6
80006bfa:	f2 eb fd 88 	st.d	r9[-632],r10
80006bfe:	2f f8       	sub	r8,-1
80006c00:	fb 48 06 b4 	st.w	sp[1716],r8
80006c04:	c0 88       	rjmp	80006c14 <_vfprintf_r+0x888>
80006c06:	72 1c       	ld.w	r12,r9[0x4]
80006c08:	50 7c       	stdsp	sp[0x1c],r12
80006c0a:	f2 c8 ff f8 	sub	r8,r9,-8
80006c0e:	51 08       	stdsp	sp[0x40],r8
80006c10:	72 09       	ld.w	r9,r9[0x0]
80006c12:	50 59       	stdsp	sp[0x14],r9
80006c14:	40 5b       	lddsp	r11,sp[0x14]
80006c16:	40 7a       	lddsp	r10,sp[0x1c]
80006c18:	e0 a0 1a b0 	rcall	8000a178 <__isinfd>
80006c1c:	18 96       	mov	r6,r12
80006c1e:	c1 70       	breq	80006c4c <_vfprintf_r+0x8c0>
80006c20:	30 08       	mov	r8,0
80006c22:	30 09       	mov	r9,0
80006c24:	40 5b       	lddsp	r11,sp[0x14]
80006c26:	40 7a       	lddsp	r10,sp[0x1c]
80006c28:	e0 a0 1c 45 	rcall	8000a4b2 <__avr32_f64_cmp_lt>
80006c2c:	c0 40       	breq	80006c34 <_vfprintf_r+0x8a8>
80006c2e:	32 d8       	mov	r8,45
80006c30:	fb 68 06 bb 	st.b	sp[1723],r8
80006c34:	fe c8 b0 44 	sub	r8,pc,-20412
80006c38:	fe c6 b0 44 	sub	r6,pc,-20412
80006c3c:	a7 d5       	cbr	r5,0x7
80006c3e:	e0 40 00 47 	cp.w	r0,71
80006c42:	f0 06 17 a0 	movle	r6,r8
80006c46:	30 32       	mov	r2,3
80006c48:	e0 8f 06 ce 	bral	800079e4 <_vfprintf_r+0x1658>
80006c4c:	40 5b       	lddsp	r11,sp[0x14]
80006c4e:	40 7a       	lddsp	r10,sp[0x1c]
80006c50:	e0 a0 1a a9 	rcall	8000a1a2 <__isnand>
80006c54:	c0 e0       	breq	80006c70 <_vfprintf_r+0x8e4>
80006c56:	50 26       	stdsp	sp[0x8],r6
80006c58:	fe c8 b0 60 	sub	r8,pc,-20384
80006c5c:	fe c6 b0 60 	sub	r6,pc,-20384
80006c60:	a7 d5       	cbr	r5,0x7
80006c62:	e0 40 00 47 	cp.w	r0,71
80006c66:	f0 06 17 a0 	movle	r6,r8
80006c6a:	30 32       	mov	r2,3
80006c6c:	e0 8f 06 c2 	bral	800079f0 <_vfprintf_r+0x1664>
80006c70:	40 2a       	lddsp	r10,sp[0x8]
80006c72:	5b fa       	cp.w	r10,-1
80006c74:	c0 41       	brne	80006c7c <_vfprintf_r+0x8f0>
80006c76:	30 69       	mov	r9,6
80006c78:	50 29       	stdsp	sp[0x8],r9
80006c7a:	c1 18       	rjmp	80006c9c <_vfprintf_r+0x910>
80006c7c:	e0 40 00 47 	cp.w	r0,71
80006c80:	5f 09       	sreq	r9
80006c82:	e0 40 00 67 	cp.w	r0,103
80006c86:	5f 08       	sreq	r8
80006c88:	f3 e8 10 08 	or	r8,r9,r8
80006c8c:	f8 08 18 00 	cp.b	r8,r12
80006c90:	c0 60       	breq	80006c9c <_vfprintf_r+0x910>
80006c92:	40 28       	lddsp	r8,sp[0x8]
80006c94:	58 08       	cp.w	r8,0
80006c96:	f9 b8 00 01 	moveq	r8,1
80006c9a:	50 28       	stdsp	sp[0x8],r8
80006c9c:	40 78       	lddsp	r8,sp[0x1c]
80006c9e:	40 59       	lddsp	r9,sp[0x14]
80006ca0:	fa e9 06 94 	st.d	sp[1684],r8
80006ca4:	a9 a5       	sbr	r5,0x8
80006ca6:	fa f8 06 94 	ld.w	r8,sp[1684]
80006caa:	58 08       	cp.w	r8,0
80006cac:	c0 65       	brlt	80006cb8 <_vfprintf_r+0x92c>
80006cae:	40 5e       	lddsp	lr,sp[0x14]
80006cb0:	30 0c       	mov	r12,0
80006cb2:	50 6e       	stdsp	sp[0x18],lr
80006cb4:	50 9c       	stdsp	sp[0x24],r12
80006cb6:	c0 78       	rjmp	80006cc4 <_vfprintf_r+0x938>
80006cb8:	40 5b       	lddsp	r11,sp[0x14]
80006cba:	32 da       	mov	r10,45
80006cbc:	ee 1b 80 00 	eorh	r11,0x8000
80006cc0:	50 9a       	stdsp	sp[0x24],r10
80006cc2:	50 6b       	stdsp	sp[0x18],r11
80006cc4:	e0 40 00 46 	cp.w	r0,70
80006cc8:	5f 09       	sreq	r9
80006cca:	e0 40 00 66 	cp.w	r0,102
80006cce:	5f 08       	sreq	r8
80006cd0:	f3 e8 10 08 	or	r8,r9,r8
80006cd4:	50 48       	stdsp	sp[0x10],r8
80006cd6:	c0 40       	breq	80006cde <_vfprintf_r+0x952>
80006cd8:	40 22       	lddsp	r2,sp[0x8]
80006cda:	30 39       	mov	r9,3
80006cdc:	c1 08       	rjmp	80006cfc <_vfprintf_r+0x970>
80006cde:	e0 40 00 45 	cp.w	r0,69
80006ce2:	5f 09       	sreq	r9
80006ce4:	e0 40 00 65 	cp.w	r0,101
80006ce8:	5f 08       	sreq	r8
80006cea:	40 22       	lddsp	r2,sp[0x8]
80006cec:	10 49       	or	r9,r8
80006cee:	2f f2       	sub	r2,-1
80006cf0:	40 46       	lddsp	r6,sp[0x10]
80006cf2:	ec 09 18 00 	cp.b	r9,r6
80006cf6:	fb f2 00 02 	ld.weq	r2,sp[0x8]
80006cfa:	30 29       	mov	r9,2
80006cfc:	fa c8 f9 5c 	sub	r8,sp,-1700
80006d00:	1a d8       	st.w	--sp,r8
80006d02:	fa c8 f9 54 	sub	r8,sp,-1708
80006d06:	1a d8       	st.w	--sp,r8
80006d08:	fa c8 f9 4c 	sub	r8,sp,-1716
80006d0c:	08 9c       	mov	r12,r4
80006d0e:	1a d8       	st.w	--sp,r8
80006d10:	04 98       	mov	r8,r2
80006d12:	40 9b       	lddsp	r11,sp[0x24]
80006d14:	40 aa       	lddsp	r10,sp[0x28]
80006d16:	e0 a0 0b c3 	rcall	8000849c <_dtoa_r>
80006d1a:	e0 40 00 47 	cp.w	r0,71
80006d1e:	5f 19       	srne	r9
80006d20:	e0 40 00 67 	cp.w	r0,103
80006d24:	5f 18       	srne	r8
80006d26:	18 96       	mov	r6,r12
80006d28:	2f dd       	sub	sp,-12
80006d2a:	f3 e8 00 08 	and	r8,r9,r8
80006d2e:	c0 41       	brne	80006d36 <_vfprintf_r+0x9aa>
80006d30:	ed b5 00 00 	bld	r5,0x0
80006d34:	c3 01       	brne	80006d94 <_vfprintf_r+0xa08>
80006d36:	ec 02 00 0e 	add	lr,r6,r2
80006d3a:	50 3e       	stdsp	sp[0xc],lr
80006d3c:	40 4c       	lddsp	r12,sp[0x10]
80006d3e:	58 0c       	cp.w	r12,0
80006d40:	c1 50       	breq	80006d6a <_vfprintf_r+0x9de>
80006d42:	0d 89       	ld.ub	r9,r6[0x0]
80006d44:	33 08       	mov	r8,48
80006d46:	f0 09 18 00 	cp.b	r9,r8
80006d4a:	c0 b1       	brne	80006d60 <_vfprintf_r+0x9d4>
80006d4c:	30 08       	mov	r8,0
80006d4e:	30 09       	mov	r9,0
80006d50:	40 6b       	lddsp	r11,sp[0x18]
80006d52:	40 7a       	lddsp	r10,sp[0x1c]
80006d54:	e0 a0 1b 68 	rcall	8000a424 <__avr32_f64_cmp_eq>
80006d58:	fb b2 00 01 	rsubeq	r2,1
80006d5c:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80006d60:	40 3b       	lddsp	r11,sp[0xc]
80006d62:	fa f8 06 ac 	ld.w	r8,sp[1708]
80006d66:	10 0b       	add	r11,r8
80006d68:	50 3b       	stdsp	sp[0xc],r11
80006d6a:	40 6b       	lddsp	r11,sp[0x18]
80006d6c:	30 08       	mov	r8,0
80006d6e:	30 09       	mov	r9,0
80006d70:	40 7a       	lddsp	r10,sp[0x1c]
80006d72:	e0 a0 1b 59 	rcall	8000a424 <__avr32_f64_cmp_eq>
80006d76:	c0 90       	breq	80006d88 <_vfprintf_r+0x9fc>
80006d78:	40 3a       	lddsp	r10,sp[0xc]
80006d7a:	fb 4a 06 a4 	st.w	sp[1700],r10
80006d7e:	c0 58       	rjmp	80006d88 <_vfprintf_r+0x9fc>
80006d80:	10 c9       	st.b	r8++,r9
80006d82:	fb 48 06 a4 	st.w	sp[1700],r8
80006d86:	c0 28       	rjmp	80006d8a <_vfprintf_r+0x9fe>
80006d88:	33 09       	mov	r9,48
80006d8a:	fa f8 06 a4 	ld.w	r8,sp[1700]
80006d8e:	40 3e       	lddsp	lr,sp[0xc]
80006d90:	1c 38       	cp.w	r8,lr
80006d92:	cf 73       	brcs	80006d80 <_vfprintf_r+0x9f4>
80006d94:	e0 40 00 47 	cp.w	r0,71
80006d98:	5f 09       	sreq	r9
80006d9a:	e0 40 00 67 	cp.w	r0,103
80006d9e:	5f 08       	sreq	r8
80006da0:	f3 e8 10 08 	or	r8,r9,r8
80006da4:	fa f9 06 a4 	ld.w	r9,sp[1700]
80006da8:	0c 19       	sub	r9,r6
80006daa:	50 69       	stdsp	sp[0x18],r9
80006dac:	58 08       	cp.w	r8,0
80006dae:	c0 b0       	breq	80006dc4 <_vfprintf_r+0xa38>
80006db0:	fa f8 06 ac 	ld.w	r8,sp[1708]
80006db4:	5b d8       	cp.w	r8,-3
80006db6:	c0 55       	brlt	80006dc0 <_vfprintf_r+0xa34>
80006db8:	40 2c       	lddsp	r12,sp[0x8]
80006dba:	18 38       	cp.w	r8,r12
80006dbc:	e0 8a 00 6a 	brle	80006e90 <_vfprintf_r+0xb04>
80006dc0:	20 20       	sub	r0,2
80006dc2:	c0 58       	rjmp	80006dcc <_vfprintf_r+0xa40>
80006dc4:	e0 40 00 65 	cp.w	r0,101
80006dc8:	e0 89 00 46 	brgt	80006e54 <_vfprintf_r+0xac8>
80006dcc:	fa fb 06 ac 	ld.w	r11,sp[1708]
80006dd0:	fb 60 06 9c 	st.b	sp[1692],r0
80006dd4:	20 1b       	sub	r11,1
80006dd6:	fb 4b 06 ac 	st.w	sp[1708],r11
80006dda:	c0 47       	brpl	80006de2 <_vfprintf_r+0xa56>
80006ddc:	5c 3b       	neg	r11
80006dde:	32 d8       	mov	r8,45
80006de0:	c0 28       	rjmp	80006de4 <_vfprintf_r+0xa58>
80006de2:	32 b8       	mov	r8,43
80006de4:	fb 68 06 9d 	st.b	sp[1693],r8
80006de8:	58 9b       	cp.w	r11,9
80006dea:	e0 8a 00 1d 	brle	80006e24 <_vfprintf_r+0xa98>
80006dee:	fa c9 fa 35 	sub	r9,sp,-1483
80006df2:	30 aa       	mov	r10,10
80006df4:	12 98       	mov	r8,r9
80006df6:	0e 9c       	mov	r12,r7
80006df8:	0c 92       	mov	r2,r6
80006dfa:	f6 0a 0c 06 	divs	r6,r11,r10
80006dfe:	0e 9b       	mov	r11,r7
80006e00:	2d 0b       	sub	r11,-48
80006e02:	10 fb       	st.b	--r8,r11
80006e04:	0c 9b       	mov	r11,r6
80006e06:	58 96       	cp.w	r6,9
80006e08:	fe 99 ff f9 	brgt	80006dfa <_vfprintf_r+0xa6e>
80006e0c:	2d 0b       	sub	r11,-48
80006e0e:	18 97       	mov	r7,r12
80006e10:	04 96       	mov	r6,r2
80006e12:	10 fb       	st.b	--r8,r11
80006e14:	fa ca f9 62 	sub	r10,sp,-1694
80006e18:	c0 38       	rjmp	80006e1e <_vfprintf_r+0xa92>
80006e1a:	11 3b       	ld.ub	r11,r8++
80006e1c:	14 cb       	st.b	r10++,r11
80006e1e:	12 38       	cp.w	r8,r9
80006e20:	cf d3       	brcs	80006e1a <_vfprintf_r+0xa8e>
80006e22:	c0 98       	rjmp	80006e34 <_vfprintf_r+0xaa8>
80006e24:	2d 0b       	sub	r11,-48
80006e26:	33 08       	mov	r8,48
80006e28:	fb 6b 06 9f 	st.b	sp[1695],r11
80006e2c:	fb 68 06 9e 	st.b	sp[1694],r8
80006e30:	fa ca f9 60 	sub	r10,sp,-1696
80006e34:	fa c8 f9 64 	sub	r8,sp,-1692
80006e38:	f4 08 01 08 	sub	r8,r10,r8
80006e3c:	50 e8       	stdsp	sp[0x38],r8
80006e3e:	10 92       	mov	r2,r8
80006e40:	40 6b       	lddsp	r11,sp[0x18]
80006e42:	16 02       	add	r2,r11
80006e44:	58 1b       	cp.w	r11,1
80006e46:	e0 89 00 05 	brgt	80006e50 <_vfprintf_r+0xac4>
80006e4a:	ed b5 00 00 	bld	r5,0x0
80006e4e:	c3 51       	brne	80006eb8 <_vfprintf_r+0xb2c>
80006e50:	2f f2       	sub	r2,-1
80006e52:	c3 38       	rjmp	80006eb8 <_vfprintf_r+0xb2c>
80006e54:	e0 40 00 66 	cp.w	r0,102
80006e58:	c1 c1       	brne	80006e90 <_vfprintf_r+0xb04>
80006e5a:	fa f2 06 ac 	ld.w	r2,sp[1708]
80006e5e:	58 02       	cp.w	r2,0
80006e60:	e0 8a 00 0c 	brle	80006e78 <_vfprintf_r+0xaec>
80006e64:	40 2a       	lddsp	r10,sp[0x8]
80006e66:	58 0a       	cp.w	r10,0
80006e68:	c0 41       	brne	80006e70 <_vfprintf_r+0xae4>
80006e6a:	ed b5 00 00 	bld	r5,0x0
80006e6e:	c2 51       	brne	80006eb8 <_vfprintf_r+0xb2c>
80006e70:	2f f2       	sub	r2,-1
80006e72:	40 29       	lddsp	r9,sp[0x8]
80006e74:	12 02       	add	r2,r9
80006e76:	c0 b8       	rjmp	80006e8c <_vfprintf_r+0xb00>
80006e78:	40 28       	lddsp	r8,sp[0x8]
80006e7a:	58 08       	cp.w	r8,0
80006e7c:	c0 61       	brne	80006e88 <_vfprintf_r+0xafc>
80006e7e:	ed b5 00 00 	bld	r5,0x0
80006e82:	c0 30       	breq	80006e88 <_vfprintf_r+0xafc>
80006e84:	30 12       	mov	r2,1
80006e86:	c1 98       	rjmp	80006eb8 <_vfprintf_r+0xb2c>
80006e88:	40 22       	lddsp	r2,sp[0x8]
80006e8a:	2f e2       	sub	r2,-2
80006e8c:	36 60       	mov	r0,102
80006e8e:	c1 58       	rjmp	80006eb8 <_vfprintf_r+0xb2c>
80006e90:	fa f2 06 ac 	ld.w	r2,sp[1708]
80006e94:	40 6e       	lddsp	lr,sp[0x18]
80006e96:	1c 32       	cp.w	r2,lr
80006e98:	c0 65       	brlt	80006ea4 <_vfprintf_r+0xb18>
80006e9a:	ed b5 00 00 	bld	r5,0x0
80006e9e:	f7 b2 00 ff 	subeq	r2,-1
80006ea2:	c0 a8       	rjmp	80006eb6 <_vfprintf_r+0xb2a>
80006ea4:	e4 08 11 02 	rsub	r8,r2,2
80006ea8:	40 6c       	lddsp	r12,sp[0x18]
80006eaa:	58 02       	cp.w	r2,0
80006eac:	f0 02 17 a0 	movle	r2,r8
80006eb0:	f9 b2 09 01 	movgt	r2,1
80006eb4:	18 02       	add	r2,r12
80006eb6:	36 70       	mov	r0,103
80006eb8:	40 9b       	lddsp	r11,sp[0x24]
80006eba:	58 0b       	cp.w	r11,0
80006ebc:	e0 80 05 94 	breq	800079e4 <_vfprintf_r+0x1658>
80006ec0:	32 d8       	mov	r8,45
80006ec2:	fb 68 06 bb 	st.b	sp[1723],r8
80006ec6:	e0 8f 05 93 	bral	800079ec <_vfprintf_r+0x1660>
80006eca:	50 a7       	stdsp	sp[0x28],r7
80006ecc:	04 94       	mov	r4,r2
80006ece:	0c 97       	mov	r7,r6
80006ed0:	02 92       	mov	r2,r1
80006ed2:	06 96       	mov	r6,r3
80006ed4:	40 41       	lddsp	r1,sp[0x10]
80006ed6:	40 93       	lddsp	r3,sp[0x24]
80006ed8:	0e 99       	mov	r9,r7
80006eda:	ed b5 00 05 	bld	r5,0x5
80006ede:	c4 81       	brne	80006f6e <_vfprintf_r+0xbe2>
80006ee0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006ee4:	40 3e       	lddsp	lr,sp[0xc]
80006ee6:	58 0e       	cp.w	lr,0
80006ee8:	c1 d0       	breq	80006f22 <_vfprintf_r+0xb96>
80006eea:	10 36       	cp.w	r6,r8
80006eec:	c0 64       	brge	80006ef8 <_vfprintf_r+0xb6c>
80006eee:	fa cc f9 44 	sub	r12,sp,-1724
80006ef2:	f8 06 00 36 	add	r6,r12,r6<<0x3
80006ef6:	c1 d8       	rjmp	80006f30 <_vfprintf_r+0xba4>
80006ef8:	fa c8 f9 50 	sub	r8,sp,-1712
80006efc:	1a d8       	st.w	--sp,r8
80006efe:	fa c8 fa b8 	sub	r8,sp,-1352
80006f02:	04 9a       	mov	r10,r2
80006f04:	1a d8       	st.w	--sp,r8
80006f06:	fa c8 fb b4 	sub	r8,sp,-1100
80006f0a:	0c 9b       	mov	r11,r6
80006f0c:	1a d8       	st.w	--sp,r8
80006f0e:	08 9c       	mov	r12,r4
80006f10:	fa c8 f9 40 	sub	r8,sp,-1728
80006f14:	fa c9 ff b4 	sub	r9,sp,-76
80006f18:	fe b0 f8 a2 	rcall	8000605c <get_arg>
80006f1c:	2f dd       	sub	sp,-12
80006f1e:	78 0a       	ld.w	r10,r12[0x0]
80006f20:	c2 08       	rjmp	80006f60 <_vfprintf_r+0xbd4>
80006f22:	2f f7       	sub	r7,-1
80006f24:	10 39       	cp.w	r9,r8
80006f26:	c0 84       	brge	80006f36 <_vfprintf_r+0xbaa>
80006f28:	fa cb f9 44 	sub	r11,sp,-1724
80006f2c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006f30:	ec fa fd 88 	ld.w	r10,r6[-632]
80006f34:	c1 68       	rjmp	80006f60 <_vfprintf_r+0xbd4>
80006f36:	41 09       	lddsp	r9,sp[0x40]
80006f38:	59 f8       	cp.w	r8,31
80006f3a:	e0 89 00 10 	brgt	80006f5a <_vfprintf_r+0xbce>
80006f3e:	f2 ca ff fc 	sub	r10,r9,-4
80006f42:	51 0a       	stdsp	sp[0x40],r10
80006f44:	fa c6 f9 44 	sub	r6,sp,-1724
80006f48:	72 0a       	ld.w	r10,r9[0x0]
80006f4a:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006f4e:	f3 4a fd 88 	st.w	r9[-632],r10
80006f52:	2f f8       	sub	r8,-1
80006f54:	fb 48 06 b4 	st.w	sp[1716],r8
80006f58:	c0 48       	rjmp	80006f60 <_vfprintf_r+0xbd4>
80006f5a:	72 0a       	ld.w	r10,r9[0x0]
80006f5c:	2f c9       	sub	r9,-4
80006f5e:	51 09       	stdsp	sp[0x40],r9
80006f60:	40 be       	lddsp	lr,sp[0x2c]
80006f62:	1c 98       	mov	r8,lr
80006f64:	95 1e       	st.w	r10[0x4],lr
80006f66:	bf 58       	asr	r8,0x1f
80006f68:	95 08       	st.w	r10[0x0],r8
80006f6a:	fe 9f fa 9f 	bral	800064a8 <_vfprintf_r+0x11c>
80006f6e:	ed b5 00 04 	bld	r5,0x4
80006f72:	c4 80       	breq	80007002 <_vfprintf_r+0xc76>
80006f74:	e2 15 00 40 	andl	r5,0x40,COH
80006f78:	c4 50       	breq	80007002 <_vfprintf_r+0xc76>
80006f7a:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006f7e:	40 3c       	lddsp	r12,sp[0xc]
80006f80:	58 0c       	cp.w	r12,0
80006f82:	c1 d0       	breq	80006fbc <_vfprintf_r+0xc30>
80006f84:	10 36       	cp.w	r6,r8
80006f86:	c0 64       	brge	80006f92 <_vfprintf_r+0xc06>
80006f88:	fa cb f9 44 	sub	r11,sp,-1724
80006f8c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006f90:	c1 d8       	rjmp	80006fca <_vfprintf_r+0xc3e>
80006f92:	fa c8 f9 50 	sub	r8,sp,-1712
80006f96:	1a d8       	st.w	--sp,r8
80006f98:	fa c8 fa b8 	sub	r8,sp,-1352
80006f9c:	04 9a       	mov	r10,r2
80006f9e:	1a d8       	st.w	--sp,r8
80006fa0:	fa c8 fb b4 	sub	r8,sp,-1100
80006fa4:	0c 9b       	mov	r11,r6
80006fa6:	1a d8       	st.w	--sp,r8
80006fa8:	08 9c       	mov	r12,r4
80006faa:	fa c8 f9 40 	sub	r8,sp,-1728
80006fae:	fa c9 ff b4 	sub	r9,sp,-76
80006fb2:	fe b0 f8 55 	rcall	8000605c <get_arg>
80006fb6:	2f dd       	sub	sp,-12
80006fb8:	78 0a       	ld.w	r10,r12[0x0]
80006fba:	c2 08       	rjmp	80006ffa <_vfprintf_r+0xc6e>
80006fbc:	2f f7       	sub	r7,-1
80006fbe:	10 39       	cp.w	r9,r8
80006fc0:	c0 84       	brge	80006fd0 <_vfprintf_r+0xc44>
80006fc2:	fa ca f9 44 	sub	r10,sp,-1724
80006fc6:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006fca:	ec fa fd 88 	ld.w	r10,r6[-632]
80006fce:	c1 68       	rjmp	80006ffa <_vfprintf_r+0xc6e>
80006fd0:	41 09       	lddsp	r9,sp[0x40]
80006fd2:	59 f8       	cp.w	r8,31
80006fd4:	e0 89 00 10 	brgt	80006ff4 <_vfprintf_r+0xc68>
80006fd8:	f2 ca ff fc 	sub	r10,r9,-4
80006fdc:	51 0a       	stdsp	sp[0x40],r10
80006fde:	fa c6 f9 44 	sub	r6,sp,-1724
80006fe2:	72 0a       	ld.w	r10,r9[0x0]
80006fe4:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006fe8:	f3 4a fd 88 	st.w	r9[-632],r10
80006fec:	2f f8       	sub	r8,-1
80006fee:	fb 48 06 b4 	st.w	sp[1716],r8
80006ff2:	c0 48       	rjmp	80006ffa <_vfprintf_r+0xc6e>
80006ff4:	72 0a       	ld.w	r10,r9[0x0]
80006ff6:	2f c9       	sub	r9,-4
80006ff8:	51 09       	stdsp	sp[0x40],r9
80006ffa:	40 be       	lddsp	lr,sp[0x2c]
80006ffc:	b4 0e       	st.h	r10[0x0],lr
80006ffe:	fe 9f fa 55 	bral	800064a8 <_vfprintf_r+0x11c>
80007002:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007006:	40 3c       	lddsp	r12,sp[0xc]
80007008:	58 0c       	cp.w	r12,0
8000700a:	c1 d0       	breq	80007044 <_vfprintf_r+0xcb8>
8000700c:	10 36       	cp.w	r6,r8
8000700e:	c0 64       	brge	8000701a <_vfprintf_r+0xc8e>
80007010:	fa cb f9 44 	sub	r11,sp,-1724
80007014:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007018:	c1 d8       	rjmp	80007052 <_vfprintf_r+0xcc6>
8000701a:	fa c8 f9 50 	sub	r8,sp,-1712
8000701e:	1a d8       	st.w	--sp,r8
80007020:	fa c8 fa b8 	sub	r8,sp,-1352
80007024:	04 9a       	mov	r10,r2
80007026:	1a d8       	st.w	--sp,r8
80007028:	fa c8 fb b4 	sub	r8,sp,-1100
8000702c:	0c 9b       	mov	r11,r6
8000702e:	1a d8       	st.w	--sp,r8
80007030:	08 9c       	mov	r12,r4
80007032:	fa c8 f9 40 	sub	r8,sp,-1728
80007036:	fa c9 ff b4 	sub	r9,sp,-76
8000703a:	fe b0 f8 11 	rcall	8000605c <get_arg>
8000703e:	2f dd       	sub	sp,-12
80007040:	78 0a       	ld.w	r10,r12[0x0]
80007042:	c2 08       	rjmp	80007082 <_vfprintf_r+0xcf6>
80007044:	2f f7       	sub	r7,-1
80007046:	10 39       	cp.w	r9,r8
80007048:	c0 84       	brge	80007058 <_vfprintf_r+0xccc>
8000704a:	fa ca f9 44 	sub	r10,sp,-1724
8000704e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80007052:	ec fa fd 88 	ld.w	r10,r6[-632]
80007056:	c1 68       	rjmp	80007082 <_vfprintf_r+0xcf6>
80007058:	41 09       	lddsp	r9,sp[0x40]
8000705a:	59 f8       	cp.w	r8,31
8000705c:	e0 89 00 10 	brgt	8000707c <_vfprintf_r+0xcf0>
80007060:	f2 ca ff fc 	sub	r10,r9,-4
80007064:	51 0a       	stdsp	sp[0x40],r10
80007066:	fa c6 f9 44 	sub	r6,sp,-1724
8000706a:	72 0a       	ld.w	r10,r9[0x0]
8000706c:	ec 08 00 39 	add	r9,r6,r8<<0x3
80007070:	f3 4a fd 88 	st.w	r9[-632],r10
80007074:	2f f8       	sub	r8,-1
80007076:	fb 48 06 b4 	st.w	sp[1716],r8
8000707a:	c0 48       	rjmp	80007082 <_vfprintf_r+0xcf6>
8000707c:	72 0a       	ld.w	r10,r9[0x0]
8000707e:	2f c9       	sub	r9,-4
80007080:	51 09       	stdsp	sp[0x40],r9
80007082:	40 be       	lddsp	lr,sp[0x2c]
80007084:	95 0e       	st.w	r10[0x0],lr
80007086:	fe 9f fa 11 	bral	800064a8 <_vfprintf_r+0x11c>
8000708a:	50 a7       	stdsp	sp[0x28],r7
8000708c:	50 80       	stdsp	sp[0x20],r0
8000708e:	0c 97       	mov	r7,r6
80007090:	04 94       	mov	r4,r2
80007092:	06 96       	mov	r6,r3
80007094:	02 92       	mov	r2,r1
80007096:	40 93       	lddsp	r3,sp[0x24]
80007098:	10 90       	mov	r0,r8
8000709a:	40 41       	lddsp	r1,sp[0x10]
8000709c:	a5 a5       	sbr	r5,0x4
8000709e:	c0 a8       	rjmp	800070b2 <_vfprintf_r+0xd26>
800070a0:	50 a7       	stdsp	sp[0x28],r7
800070a2:	50 80       	stdsp	sp[0x20],r0
800070a4:	0c 97       	mov	r7,r6
800070a6:	04 94       	mov	r4,r2
800070a8:	06 96       	mov	r6,r3
800070aa:	02 92       	mov	r2,r1
800070ac:	40 93       	lddsp	r3,sp[0x24]
800070ae:	10 90       	mov	r0,r8
800070b0:	40 41       	lddsp	r1,sp[0x10]
800070b2:	ed b5 00 05 	bld	r5,0x5
800070b6:	c5 d1       	brne	80007170 <_vfprintf_r+0xde4>
800070b8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800070bc:	40 3c       	lddsp	r12,sp[0xc]
800070be:	58 0c       	cp.w	r12,0
800070c0:	c2 60       	breq	8000710c <_vfprintf_r+0xd80>
800070c2:	10 36       	cp.w	r6,r8
800070c4:	c0 a4       	brge	800070d8 <_vfprintf_r+0xd4c>
800070c6:	fa cb f9 44 	sub	r11,sp,-1724
800070ca:	f6 06 00 36 	add	r6,r11,r6<<0x3
800070ce:	ec e8 fd 88 	ld.d	r8,r6[-632]
800070d2:	fa e9 00 00 	st.d	sp[0],r8
800070d6:	c1 88       	rjmp	80007106 <_vfprintf_r+0xd7a>
800070d8:	fa c8 f9 50 	sub	r8,sp,-1712
800070dc:	1a d8       	st.w	--sp,r8
800070de:	fa c8 fa b8 	sub	r8,sp,-1352
800070e2:	04 9a       	mov	r10,r2
800070e4:	1a d8       	st.w	--sp,r8
800070e6:	0c 9b       	mov	r11,r6
800070e8:	fa c8 fb b4 	sub	r8,sp,-1100
800070ec:	08 9c       	mov	r12,r4
800070ee:	1a d8       	st.w	--sp,r8
800070f0:	fa c8 f9 40 	sub	r8,sp,-1728
800070f4:	fa c9 ff b4 	sub	r9,sp,-76
800070f8:	fe b0 f7 b2 	rcall	8000605c <get_arg>
800070fc:	2f dd       	sub	sp,-12
800070fe:	f8 ea 00 00 	ld.d	r10,r12[0]
80007102:	fa eb 00 00 	st.d	sp[0],r10
80007106:	30 08       	mov	r8,0
80007108:	e0 8f 03 de 	bral	800078c4 <_vfprintf_r+0x1538>
8000710c:	ee ca ff ff 	sub	r10,r7,-1
80007110:	10 37       	cp.w	r7,r8
80007112:	c0 b4       	brge	80007128 <_vfprintf_r+0xd9c>
80007114:	fa c9 f9 44 	sub	r9,sp,-1724
80007118:	14 97       	mov	r7,r10
8000711a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000711e:	ec ea fd 88 	ld.d	r10,r6[-632]
80007122:	fa eb 00 00 	st.d	sp[0],r10
80007126:	c1 88       	rjmp	80007156 <_vfprintf_r+0xdca>
80007128:	41 09       	lddsp	r9,sp[0x40]
8000712a:	59 f8       	cp.w	r8,31
8000712c:	e0 89 00 18 	brgt	8000715c <_vfprintf_r+0xdd0>
80007130:	f2 e6 00 00 	ld.d	r6,r9[0]
80007134:	f2 cb ff f8 	sub	r11,r9,-8
80007138:	fa e7 00 00 	st.d	sp[0],r6
8000713c:	51 0b       	stdsp	sp[0x40],r11
8000713e:	fa c6 f9 44 	sub	r6,sp,-1724
80007142:	ec 08 00 39 	add	r9,r6,r8<<0x3
80007146:	fa e6 00 00 	ld.d	r6,sp[0]
8000714a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000714e:	2f f8       	sub	r8,-1
80007150:	14 97       	mov	r7,r10
80007152:	fb 48 06 b4 	st.w	sp[1716],r8
80007156:	40 38       	lddsp	r8,sp[0xc]
80007158:	e0 8f 03 b6 	bral	800078c4 <_vfprintf_r+0x1538>
8000715c:	f2 e6 00 00 	ld.d	r6,r9[0]
80007160:	40 38       	lddsp	r8,sp[0xc]
80007162:	fa e7 00 00 	st.d	sp[0],r6
80007166:	2f 89       	sub	r9,-8
80007168:	14 97       	mov	r7,r10
8000716a:	51 09       	stdsp	sp[0x40],r9
8000716c:	e0 8f 03 ac 	bral	800078c4 <_vfprintf_r+0x1538>
80007170:	ed b5 00 04 	bld	r5,0x4
80007174:	c1 61       	brne	800071a0 <_vfprintf_r+0xe14>
80007176:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000717a:	40 3e       	lddsp	lr,sp[0xc]
8000717c:	58 0e       	cp.w	lr,0
8000717e:	c0 80       	breq	8000718e <_vfprintf_r+0xe02>
80007180:	10 36       	cp.w	r6,r8
80007182:	c6 74       	brge	80007250 <_vfprintf_r+0xec4>
80007184:	fa cc f9 44 	sub	r12,sp,-1724
80007188:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000718c:	c8 08       	rjmp	8000728c <_vfprintf_r+0xf00>
8000718e:	ee ca ff ff 	sub	r10,r7,-1
80007192:	10 37       	cp.w	r7,r8
80007194:	c7 f4       	brge	80007292 <_vfprintf_r+0xf06>
80007196:	fa cb f9 44 	sub	r11,sp,-1724
8000719a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000719e:	c7 68       	rjmp	8000728a <_vfprintf_r+0xefe>
800071a0:	ed b5 00 06 	bld	r5,0x6
800071a4:	c4 a1       	brne	80007238 <_vfprintf_r+0xeac>
800071a6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800071aa:	40 3c       	lddsp	r12,sp[0xc]
800071ac:	58 0c       	cp.w	r12,0
800071ae:	c1 d0       	breq	800071e8 <_vfprintf_r+0xe5c>
800071b0:	10 36       	cp.w	r6,r8
800071b2:	c0 64       	brge	800071be <_vfprintf_r+0xe32>
800071b4:	fa cb f9 44 	sub	r11,sp,-1724
800071b8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800071bc:	c1 f8       	rjmp	800071fa <_vfprintf_r+0xe6e>
800071be:	fa c8 f9 50 	sub	r8,sp,-1712
800071c2:	1a d8       	st.w	--sp,r8
800071c4:	fa c8 fa b8 	sub	r8,sp,-1352
800071c8:	1a d8       	st.w	--sp,r8
800071ca:	fa c8 fb b4 	sub	r8,sp,-1100
800071ce:	1a d8       	st.w	--sp,r8
800071d0:	fa c8 f9 40 	sub	r8,sp,-1728
800071d4:	fa c9 ff b4 	sub	r9,sp,-76
800071d8:	04 9a       	mov	r10,r2
800071da:	0c 9b       	mov	r11,r6
800071dc:	08 9c       	mov	r12,r4
800071de:	fe b0 f7 3f 	rcall	8000605c <get_arg>
800071e2:	2f dd       	sub	sp,-12
800071e4:	98 18       	ld.sh	r8,r12[0x2]
800071e6:	c2 68       	rjmp	80007232 <_vfprintf_r+0xea6>
800071e8:	ee ca ff ff 	sub	r10,r7,-1
800071ec:	10 37       	cp.w	r7,r8
800071ee:	c0 94       	brge	80007200 <_vfprintf_r+0xe74>
800071f0:	fa c9 f9 44 	sub	r9,sp,-1724
800071f4:	14 97       	mov	r7,r10
800071f6:	f2 06 00 36 	add	r6,r9,r6<<0x3
800071fa:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800071fe:	c1 a8       	rjmp	80007232 <_vfprintf_r+0xea6>
80007200:	41 09       	lddsp	r9,sp[0x40]
80007202:	59 f8       	cp.w	r8,31
80007204:	e0 89 00 13 	brgt	8000722a <_vfprintf_r+0xe9e>
80007208:	f2 cb ff fc 	sub	r11,r9,-4
8000720c:	51 0b       	stdsp	sp[0x40],r11
8000720e:	72 09       	ld.w	r9,r9[0x0]
80007210:	fa c6 f9 44 	sub	r6,sp,-1724
80007214:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80007218:	2f f8       	sub	r8,-1
8000721a:	f7 49 fd 88 	st.w	r11[-632],r9
8000721e:	fb 48 06 b4 	st.w	sp[1716],r8
80007222:	14 97       	mov	r7,r10
80007224:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80007228:	c0 58       	rjmp	80007232 <_vfprintf_r+0xea6>
8000722a:	92 18       	ld.sh	r8,r9[0x2]
8000722c:	14 97       	mov	r7,r10
8000722e:	2f c9       	sub	r9,-4
80007230:	51 09       	stdsp	sp[0x40],r9
80007232:	5c 78       	castu.h	r8
80007234:	50 18       	stdsp	sp[0x4],r8
80007236:	c4 68       	rjmp	800072c2 <_vfprintf_r+0xf36>
80007238:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000723c:	40 3c       	lddsp	r12,sp[0xc]
8000723e:	58 0c       	cp.w	r12,0
80007240:	c1 d0       	breq	8000727a <_vfprintf_r+0xeee>
80007242:	10 36       	cp.w	r6,r8
80007244:	c0 64       	brge	80007250 <_vfprintf_r+0xec4>
80007246:	fa cb f9 44 	sub	r11,sp,-1724
8000724a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000724e:	c1 f8       	rjmp	8000728c <_vfprintf_r+0xf00>
80007250:	fa c8 f9 50 	sub	r8,sp,-1712
80007254:	1a d8       	st.w	--sp,r8
80007256:	fa c8 fa b8 	sub	r8,sp,-1352
8000725a:	0c 9b       	mov	r11,r6
8000725c:	1a d8       	st.w	--sp,r8
8000725e:	fa c8 fb b4 	sub	r8,sp,-1100
80007262:	04 9a       	mov	r10,r2
80007264:	1a d8       	st.w	--sp,r8
80007266:	08 9c       	mov	r12,r4
80007268:	fa c8 f9 40 	sub	r8,sp,-1728
8000726c:	fa c9 ff b4 	sub	r9,sp,-76
80007270:	fe b0 f6 f6 	rcall	8000605c <get_arg>
80007274:	2f dd       	sub	sp,-12
80007276:	78 0b       	ld.w	r11,r12[0x0]
80007278:	c2 48       	rjmp	800072c0 <_vfprintf_r+0xf34>
8000727a:	ee ca ff ff 	sub	r10,r7,-1
8000727e:	10 37       	cp.w	r7,r8
80007280:	c0 94       	brge	80007292 <_vfprintf_r+0xf06>
80007282:	fa c9 f9 44 	sub	r9,sp,-1724
80007286:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000728a:	14 97       	mov	r7,r10
8000728c:	ec fb fd 88 	ld.w	r11,r6[-632]
80007290:	c1 88       	rjmp	800072c0 <_vfprintf_r+0xf34>
80007292:	41 09       	lddsp	r9,sp[0x40]
80007294:	59 f8       	cp.w	r8,31
80007296:	e0 89 00 11 	brgt	800072b8 <_vfprintf_r+0xf2c>
8000729a:	f2 cb ff fc 	sub	r11,r9,-4
8000729e:	51 0b       	stdsp	sp[0x40],r11
800072a0:	fa c6 f9 44 	sub	r6,sp,-1724
800072a4:	72 0b       	ld.w	r11,r9[0x0]
800072a6:	ec 08 00 39 	add	r9,r6,r8<<0x3
800072aa:	f3 4b fd 88 	st.w	r9[-632],r11
800072ae:	2f f8       	sub	r8,-1
800072b0:	14 97       	mov	r7,r10
800072b2:	fb 48 06 b4 	st.w	sp[1716],r8
800072b6:	c0 58       	rjmp	800072c0 <_vfprintf_r+0xf34>
800072b8:	72 0b       	ld.w	r11,r9[0x0]
800072ba:	14 97       	mov	r7,r10
800072bc:	2f c9       	sub	r9,-4
800072be:	51 09       	stdsp	sp[0x40],r9
800072c0:	50 1b       	stdsp	sp[0x4],r11
800072c2:	30 0e       	mov	lr,0
800072c4:	50 0e       	stdsp	sp[0x0],lr
800072c6:	1c 98       	mov	r8,lr
800072c8:	e0 8f 02 fe 	bral	800078c4 <_vfprintf_r+0x1538>
800072cc:	50 a7       	stdsp	sp[0x28],r7
800072ce:	50 80       	stdsp	sp[0x20],r0
800072d0:	0c 97       	mov	r7,r6
800072d2:	04 94       	mov	r4,r2
800072d4:	06 96       	mov	r6,r3
800072d6:	02 92       	mov	r2,r1
800072d8:	40 93       	lddsp	r3,sp[0x24]
800072da:	40 41       	lddsp	r1,sp[0x10]
800072dc:	0e 99       	mov	r9,r7
800072de:	fa f8 06 b4 	ld.w	r8,sp[1716]
800072e2:	40 3c       	lddsp	r12,sp[0xc]
800072e4:	58 0c       	cp.w	r12,0
800072e6:	c1 d0       	breq	80007320 <_vfprintf_r+0xf94>
800072e8:	10 36       	cp.w	r6,r8
800072ea:	c0 64       	brge	800072f6 <_vfprintf_r+0xf6a>
800072ec:	fa cb f9 44 	sub	r11,sp,-1724
800072f0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800072f4:	c1 d8       	rjmp	8000732e <_vfprintf_r+0xfa2>
800072f6:	fa c8 f9 50 	sub	r8,sp,-1712
800072fa:	1a d8       	st.w	--sp,r8
800072fc:	fa c8 fa b8 	sub	r8,sp,-1352
80007300:	1a d8       	st.w	--sp,r8
80007302:	fa c8 fb b4 	sub	r8,sp,-1100
80007306:	1a d8       	st.w	--sp,r8
80007308:	fa c9 ff b4 	sub	r9,sp,-76
8000730c:	fa c8 f9 40 	sub	r8,sp,-1728
80007310:	04 9a       	mov	r10,r2
80007312:	0c 9b       	mov	r11,r6
80007314:	08 9c       	mov	r12,r4
80007316:	fe b0 f6 a3 	rcall	8000605c <get_arg>
8000731a:	2f dd       	sub	sp,-12
8000731c:	78 09       	ld.w	r9,r12[0x0]
8000731e:	c2 18       	rjmp	80007360 <_vfprintf_r+0xfd4>
80007320:	2f f7       	sub	r7,-1
80007322:	10 39       	cp.w	r9,r8
80007324:	c0 84       	brge	80007334 <_vfprintf_r+0xfa8>
80007326:	fa ca f9 44 	sub	r10,sp,-1724
8000732a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000732e:	ec f9 fd 88 	ld.w	r9,r6[-632]
80007332:	c1 78       	rjmp	80007360 <_vfprintf_r+0xfd4>
80007334:	41 09       	lddsp	r9,sp[0x40]
80007336:	59 f8       	cp.w	r8,31
80007338:	e0 89 00 10 	brgt	80007358 <_vfprintf_r+0xfcc>
8000733c:	f2 ca ff fc 	sub	r10,r9,-4
80007340:	51 0a       	stdsp	sp[0x40],r10
80007342:	fa c6 f9 44 	sub	r6,sp,-1724
80007346:	72 09       	ld.w	r9,r9[0x0]
80007348:	ec 08 00 3a 	add	r10,r6,r8<<0x3
8000734c:	f5 49 fd 88 	st.w	r10[-632],r9
80007350:	2f f8       	sub	r8,-1
80007352:	fb 48 06 b4 	st.w	sp[1716],r8
80007356:	c0 58       	rjmp	80007360 <_vfprintf_r+0xfd4>
80007358:	f2 c8 ff fc 	sub	r8,r9,-4
8000735c:	51 08       	stdsp	sp[0x40],r8
8000735e:	72 09       	ld.w	r9,r9[0x0]
80007360:	33 08       	mov	r8,48
80007362:	fb 68 06 b8 	st.b	sp[1720],r8
80007366:	37 88       	mov	r8,120
80007368:	30 0e       	mov	lr,0
8000736a:	fb 68 06 b9 	st.b	sp[1721],r8
8000736e:	fe cc b7 6e 	sub	r12,pc,-18578
80007372:	50 19       	stdsp	sp[0x4],r9
80007374:	a1 b5       	sbr	r5,0x1
80007376:	50 0e       	stdsp	sp[0x0],lr
80007378:	50 dc       	stdsp	sp[0x34],r12
8000737a:	30 28       	mov	r8,2
8000737c:	37 80       	mov	r0,120
8000737e:	e0 8f 02 a3 	bral	800078c4 <_vfprintf_r+0x1538>
80007382:	50 a7       	stdsp	sp[0x28],r7
80007384:	50 80       	stdsp	sp[0x20],r0
80007386:	10 90       	mov	r0,r8
80007388:	30 08       	mov	r8,0
8000738a:	fb 68 06 bb 	st.b	sp[1723],r8
8000738e:	0c 97       	mov	r7,r6
80007390:	04 94       	mov	r4,r2
80007392:	06 96       	mov	r6,r3
80007394:	02 92       	mov	r2,r1
80007396:	40 93       	lddsp	r3,sp[0x24]
80007398:	40 41       	lddsp	r1,sp[0x10]
8000739a:	0e 99       	mov	r9,r7
8000739c:	fa f8 06 b4 	ld.w	r8,sp[1716]
800073a0:	40 3b       	lddsp	r11,sp[0xc]
800073a2:	58 0b       	cp.w	r11,0
800073a4:	c1 d0       	breq	800073de <_vfprintf_r+0x1052>
800073a6:	10 36       	cp.w	r6,r8
800073a8:	c0 64       	brge	800073b4 <_vfprintf_r+0x1028>
800073aa:	fa ca f9 44 	sub	r10,sp,-1724
800073ae:	f4 06 00 36 	add	r6,r10,r6<<0x3
800073b2:	c1 d8       	rjmp	800073ec <_vfprintf_r+0x1060>
800073b4:	fa c8 f9 50 	sub	r8,sp,-1712
800073b8:	1a d8       	st.w	--sp,r8
800073ba:	fa c8 fa b8 	sub	r8,sp,-1352
800073be:	1a d8       	st.w	--sp,r8
800073c0:	fa c8 fb b4 	sub	r8,sp,-1100
800073c4:	0c 9b       	mov	r11,r6
800073c6:	1a d8       	st.w	--sp,r8
800073c8:	04 9a       	mov	r10,r2
800073ca:	fa c8 f9 40 	sub	r8,sp,-1728
800073ce:	fa c9 ff b4 	sub	r9,sp,-76
800073d2:	08 9c       	mov	r12,r4
800073d4:	fe b0 f6 44 	rcall	8000605c <get_arg>
800073d8:	2f dd       	sub	sp,-12
800073da:	78 06       	ld.w	r6,r12[0x0]
800073dc:	c2 08       	rjmp	8000741c <_vfprintf_r+0x1090>
800073de:	2f f7       	sub	r7,-1
800073e0:	10 39       	cp.w	r9,r8
800073e2:	c0 84       	brge	800073f2 <_vfprintf_r+0x1066>
800073e4:	fa c9 f9 44 	sub	r9,sp,-1724
800073e8:	f2 06 00 36 	add	r6,r9,r6<<0x3
800073ec:	ec f6 fd 88 	ld.w	r6,r6[-632]
800073f0:	c1 68       	rjmp	8000741c <_vfprintf_r+0x1090>
800073f2:	41 09       	lddsp	r9,sp[0x40]
800073f4:	59 f8       	cp.w	r8,31
800073f6:	e0 89 00 10 	brgt	80007416 <_vfprintf_r+0x108a>
800073fa:	f2 ca ff fc 	sub	r10,r9,-4
800073fe:	51 0a       	stdsp	sp[0x40],r10
80007400:	72 06       	ld.w	r6,r9[0x0]
80007402:	fa ce f9 44 	sub	lr,sp,-1724
80007406:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000740a:	f3 46 fd 88 	st.w	r9[-632],r6
8000740e:	2f f8       	sub	r8,-1
80007410:	fb 48 06 b4 	st.w	sp[1716],r8
80007414:	c0 48       	rjmp	8000741c <_vfprintf_r+0x1090>
80007416:	72 06       	ld.w	r6,r9[0x0]
80007418:	2f c9       	sub	r9,-4
8000741a:	51 09       	stdsp	sp[0x40],r9
8000741c:	40 2c       	lddsp	r12,sp[0x8]
8000741e:	58 0c       	cp.w	r12,0
80007420:	c1 05       	brlt	80007440 <_vfprintf_r+0x10b4>
80007422:	18 9a       	mov	r10,r12
80007424:	30 0b       	mov	r11,0
80007426:	0c 9c       	mov	r12,r6
80007428:	e0 a0 12 34 	rcall	80009890 <memchr>
8000742c:	e0 80 02 df 	breq	800079ea <_vfprintf_r+0x165e>
80007430:	f8 06 01 02 	sub	r2,r12,r6
80007434:	40 2b       	lddsp	r11,sp[0x8]
80007436:	16 32       	cp.w	r2,r11
80007438:	e0 89 02 d9 	brgt	800079ea <_vfprintf_r+0x165e>
8000743c:	e0 8f 02 d4 	bral	800079e4 <_vfprintf_r+0x1658>
80007440:	30 0a       	mov	r10,0
80007442:	0c 9c       	mov	r12,r6
80007444:	50 2a       	stdsp	sp[0x8],r10
80007446:	e0 a0 16 f5 	rcall	8000a230 <strlen>
8000744a:	18 92       	mov	r2,r12
8000744c:	e0 8f 02 d2 	bral	800079f0 <_vfprintf_r+0x1664>
80007450:	50 a7       	stdsp	sp[0x28],r7
80007452:	50 80       	stdsp	sp[0x20],r0
80007454:	0c 97       	mov	r7,r6
80007456:	04 94       	mov	r4,r2
80007458:	06 96       	mov	r6,r3
8000745a:	02 92       	mov	r2,r1
8000745c:	40 93       	lddsp	r3,sp[0x24]
8000745e:	10 90       	mov	r0,r8
80007460:	40 41       	lddsp	r1,sp[0x10]
80007462:	a5 a5       	sbr	r5,0x4
80007464:	c0 a8       	rjmp	80007478 <_vfprintf_r+0x10ec>
80007466:	50 a7       	stdsp	sp[0x28],r7
80007468:	50 80       	stdsp	sp[0x20],r0
8000746a:	0c 97       	mov	r7,r6
8000746c:	04 94       	mov	r4,r2
8000746e:	06 96       	mov	r6,r3
80007470:	02 92       	mov	r2,r1
80007472:	40 93       	lddsp	r3,sp[0x24]
80007474:	10 90       	mov	r0,r8
80007476:	40 41       	lddsp	r1,sp[0x10]
80007478:	ed b5 00 05 	bld	r5,0x5
8000747c:	c5 61       	brne	80007528 <_vfprintf_r+0x119c>
8000747e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007482:	40 39       	lddsp	r9,sp[0xc]
80007484:	58 09       	cp.w	r9,0
80007486:	c2 10       	breq	800074c8 <_vfprintf_r+0x113c>
80007488:	10 36       	cp.w	r6,r8
8000748a:	c0 74       	brge	80007498 <_vfprintf_r+0x110c>
8000748c:	fa c8 f9 44 	sub	r8,sp,-1724
80007490:	f0 06 00 36 	add	r6,r8,r6<<0x3
80007494:	c2 38       	rjmp	800074da <_vfprintf_r+0x114e>
80007496:	d7 03       	nop
80007498:	fa c8 f9 50 	sub	r8,sp,-1712
8000749c:	1a d8       	st.w	--sp,r8
8000749e:	fa c8 fa b8 	sub	r8,sp,-1352
800074a2:	1a d8       	st.w	--sp,r8
800074a4:	fa c8 fb b4 	sub	r8,sp,-1100
800074a8:	1a d8       	st.w	--sp,r8
800074aa:	fa c8 f9 40 	sub	r8,sp,-1728
800074ae:	fa c9 ff b4 	sub	r9,sp,-76
800074b2:	04 9a       	mov	r10,r2
800074b4:	0c 9b       	mov	r11,r6
800074b6:	08 9c       	mov	r12,r4
800074b8:	fe b0 f5 d2 	rcall	8000605c <get_arg>
800074bc:	2f dd       	sub	sp,-12
800074be:	f8 e8 00 00 	ld.d	r8,r12[0]
800074c2:	fa e9 00 00 	st.d	sp[0],r8
800074c6:	c2 e8       	rjmp	80007522 <_vfprintf_r+0x1196>
800074c8:	ee ca ff ff 	sub	r10,r7,-1
800074cc:	10 37       	cp.w	r7,r8
800074ce:	c0 b4       	brge	800074e4 <_vfprintf_r+0x1158>
800074d0:	fa c8 f9 44 	sub	r8,sp,-1724
800074d4:	14 97       	mov	r7,r10
800074d6:	f0 06 00 36 	add	r6,r8,r6<<0x3
800074da:	ec ea fd 88 	ld.d	r10,r6[-632]
800074de:	fa eb 00 00 	st.d	sp[0],r10
800074e2:	c2 08       	rjmp	80007522 <_vfprintf_r+0x1196>
800074e4:	41 09       	lddsp	r9,sp[0x40]
800074e6:	59 f8       	cp.w	r8,31
800074e8:	e0 89 00 16 	brgt	80007514 <_vfprintf_r+0x1188>
800074ec:	f2 e6 00 00 	ld.d	r6,r9[0]
800074f0:	f2 cb ff f8 	sub	r11,r9,-8
800074f4:	fa e7 00 00 	st.d	sp[0],r6
800074f8:	51 0b       	stdsp	sp[0x40],r11
800074fa:	fa c6 f9 44 	sub	r6,sp,-1724
800074fe:	ec 08 00 39 	add	r9,r6,r8<<0x3
80007502:	fa e6 00 00 	ld.d	r6,sp[0]
80007506:	f2 e7 fd 88 	st.d	r9[-632],r6
8000750a:	2f f8       	sub	r8,-1
8000750c:	14 97       	mov	r7,r10
8000750e:	fb 48 06 b4 	st.w	sp[1716],r8
80007512:	c0 88       	rjmp	80007522 <_vfprintf_r+0x1196>
80007514:	f2 e6 00 00 	ld.d	r6,r9[0]
80007518:	2f 89       	sub	r9,-8
8000751a:	fa e7 00 00 	st.d	sp[0],r6
8000751e:	51 09       	stdsp	sp[0x40],r9
80007520:	14 97       	mov	r7,r10
80007522:	30 18       	mov	r8,1
80007524:	e0 8f 01 d0 	bral	800078c4 <_vfprintf_r+0x1538>
80007528:	ed b5 00 04 	bld	r5,0x4
8000752c:	c1 61       	brne	80007558 <_vfprintf_r+0x11cc>
8000752e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007532:	40 3e       	lddsp	lr,sp[0xc]
80007534:	58 0e       	cp.w	lr,0
80007536:	c0 80       	breq	80007546 <_vfprintf_r+0x11ba>
80007538:	10 36       	cp.w	r6,r8
8000753a:	c6 74       	brge	80007608 <_vfprintf_r+0x127c>
8000753c:	fa cc f9 44 	sub	r12,sp,-1724
80007540:	f8 06 00 36 	add	r6,r12,r6<<0x3
80007544:	c8 08       	rjmp	80007644 <_vfprintf_r+0x12b8>
80007546:	ee ca ff ff 	sub	r10,r7,-1
8000754a:	10 37       	cp.w	r7,r8
8000754c:	c7 f4       	brge	8000764a <_vfprintf_r+0x12be>
8000754e:	fa cb f9 44 	sub	r11,sp,-1724
80007552:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007556:	c7 68       	rjmp	80007642 <_vfprintf_r+0x12b6>
80007558:	ed b5 00 06 	bld	r5,0x6
8000755c:	c4 a1       	brne	800075f0 <_vfprintf_r+0x1264>
8000755e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007562:	40 3c       	lddsp	r12,sp[0xc]
80007564:	58 0c       	cp.w	r12,0
80007566:	c1 d0       	breq	800075a0 <_vfprintf_r+0x1214>
80007568:	10 36       	cp.w	r6,r8
8000756a:	c0 64       	brge	80007576 <_vfprintf_r+0x11ea>
8000756c:	fa cb f9 44 	sub	r11,sp,-1724
80007570:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007574:	c1 f8       	rjmp	800075b2 <_vfprintf_r+0x1226>
80007576:	fa c8 f9 50 	sub	r8,sp,-1712
8000757a:	1a d8       	st.w	--sp,r8
8000757c:	fa c8 fa b8 	sub	r8,sp,-1352
80007580:	1a d8       	st.w	--sp,r8
80007582:	fa c8 fb b4 	sub	r8,sp,-1100
80007586:	1a d8       	st.w	--sp,r8
80007588:	fa c8 f9 40 	sub	r8,sp,-1728
8000758c:	fa c9 ff b4 	sub	r9,sp,-76
80007590:	04 9a       	mov	r10,r2
80007592:	0c 9b       	mov	r11,r6
80007594:	08 9c       	mov	r12,r4
80007596:	fe b0 f5 63 	rcall	8000605c <get_arg>
8000759a:	2f dd       	sub	sp,-12
8000759c:	98 18       	ld.sh	r8,r12[0x2]
8000759e:	c2 68       	rjmp	800075ea <_vfprintf_r+0x125e>
800075a0:	ee ca ff ff 	sub	r10,r7,-1
800075a4:	10 37       	cp.w	r7,r8
800075a6:	c0 94       	brge	800075b8 <_vfprintf_r+0x122c>
800075a8:	fa c9 f9 44 	sub	r9,sp,-1724
800075ac:	14 97       	mov	r7,r10
800075ae:	f2 06 00 36 	add	r6,r9,r6<<0x3
800075b2:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800075b6:	c1 a8       	rjmp	800075ea <_vfprintf_r+0x125e>
800075b8:	41 09       	lddsp	r9,sp[0x40]
800075ba:	59 f8       	cp.w	r8,31
800075bc:	e0 89 00 13 	brgt	800075e2 <_vfprintf_r+0x1256>
800075c0:	f2 cb ff fc 	sub	r11,r9,-4
800075c4:	51 0b       	stdsp	sp[0x40],r11
800075c6:	72 09       	ld.w	r9,r9[0x0]
800075c8:	fa c6 f9 44 	sub	r6,sp,-1724
800075cc:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800075d0:	2f f8       	sub	r8,-1
800075d2:	f7 49 fd 88 	st.w	r11[-632],r9
800075d6:	fb 48 06 b4 	st.w	sp[1716],r8
800075da:	14 97       	mov	r7,r10
800075dc:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800075e0:	c0 58       	rjmp	800075ea <_vfprintf_r+0x125e>
800075e2:	92 18       	ld.sh	r8,r9[0x2]
800075e4:	14 97       	mov	r7,r10
800075e6:	2f c9       	sub	r9,-4
800075e8:	51 09       	stdsp	sp[0x40],r9
800075ea:	5c 78       	castu.h	r8
800075ec:	50 18       	stdsp	sp[0x4],r8
800075ee:	c4 68       	rjmp	8000767a <_vfprintf_r+0x12ee>
800075f0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800075f4:	40 3c       	lddsp	r12,sp[0xc]
800075f6:	58 0c       	cp.w	r12,0
800075f8:	c1 d0       	breq	80007632 <_vfprintf_r+0x12a6>
800075fa:	10 36       	cp.w	r6,r8
800075fc:	c0 64       	brge	80007608 <_vfprintf_r+0x127c>
800075fe:	fa cb f9 44 	sub	r11,sp,-1724
80007602:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007606:	c1 f8       	rjmp	80007644 <_vfprintf_r+0x12b8>
80007608:	fa c8 f9 50 	sub	r8,sp,-1712
8000760c:	1a d8       	st.w	--sp,r8
8000760e:	fa c8 fa b8 	sub	r8,sp,-1352
80007612:	0c 9b       	mov	r11,r6
80007614:	1a d8       	st.w	--sp,r8
80007616:	fa c8 fb b4 	sub	r8,sp,-1100
8000761a:	04 9a       	mov	r10,r2
8000761c:	1a d8       	st.w	--sp,r8
8000761e:	08 9c       	mov	r12,r4
80007620:	fa c8 f9 40 	sub	r8,sp,-1728
80007624:	fa c9 ff b4 	sub	r9,sp,-76
80007628:	fe b0 f5 1a 	rcall	8000605c <get_arg>
8000762c:	2f dd       	sub	sp,-12
8000762e:	78 0b       	ld.w	r11,r12[0x0]
80007630:	c2 48       	rjmp	80007678 <_vfprintf_r+0x12ec>
80007632:	ee ca ff ff 	sub	r10,r7,-1
80007636:	10 37       	cp.w	r7,r8
80007638:	c0 94       	brge	8000764a <_vfprintf_r+0x12be>
8000763a:	fa c9 f9 44 	sub	r9,sp,-1724
8000763e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007642:	14 97       	mov	r7,r10
80007644:	ec fb fd 88 	ld.w	r11,r6[-632]
80007648:	c1 88       	rjmp	80007678 <_vfprintf_r+0x12ec>
8000764a:	41 09       	lddsp	r9,sp[0x40]
8000764c:	59 f8       	cp.w	r8,31
8000764e:	e0 89 00 11 	brgt	80007670 <_vfprintf_r+0x12e4>
80007652:	f2 cb ff fc 	sub	r11,r9,-4
80007656:	51 0b       	stdsp	sp[0x40],r11
80007658:	fa c6 f9 44 	sub	r6,sp,-1724
8000765c:	72 0b       	ld.w	r11,r9[0x0]
8000765e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80007662:	f3 4b fd 88 	st.w	r9[-632],r11
80007666:	2f f8       	sub	r8,-1
80007668:	14 97       	mov	r7,r10
8000766a:	fb 48 06 b4 	st.w	sp[1716],r8
8000766e:	c0 58       	rjmp	80007678 <_vfprintf_r+0x12ec>
80007670:	72 0b       	ld.w	r11,r9[0x0]
80007672:	14 97       	mov	r7,r10
80007674:	2f c9       	sub	r9,-4
80007676:	51 09       	stdsp	sp[0x40],r9
80007678:	50 1b       	stdsp	sp[0x4],r11
8000767a:	30 0e       	mov	lr,0
8000767c:	30 18       	mov	r8,1
8000767e:	50 0e       	stdsp	sp[0x0],lr
80007680:	c2 29       	rjmp	800078c4 <_vfprintf_r+0x1538>
80007682:	50 a7       	stdsp	sp[0x28],r7
80007684:	50 80       	stdsp	sp[0x20],r0
80007686:	0c 97       	mov	r7,r6
80007688:	04 94       	mov	r4,r2
8000768a:	06 96       	mov	r6,r3
8000768c:	02 92       	mov	r2,r1
8000768e:	fe cc ba 8e 	sub	r12,pc,-17778
80007692:	40 93       	lddsp	r3,sp[0x24]
80007694:	10 90       	mov	r0,r8
80007696:	40 41       	lddsp	r1,sp[0x10]
80007698:	50 dc       	stdsp	sp[0x34],r12
8000769a:	ed b5 00 05 	bld	r5,0x5
8000769e:	c5 51       	brne	80007748 <_vfprintf_r+0x13bc>
800076a0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800076a4:	40 3b       	lddsp	r11,sp[0xc]
800076a6:	58 0b       	cp.w	r11,0
800076a8:	c2 20       	breq	800076ec <_vfprintf_r+0x1360>
800076aa:	10 36       	cp.w	r6,r8
800076ac:	c0 a4       	brge	800076c0 <_vfprintf_r+0x1334>
800076ae:	fa ca f9 44 	sub	r10,sp,-1724
800076b2:	f4 06 00 36 	add	r6,r10,r6<<0x3
800076b6:	ec e8 fd 88 	ld.d	r8,r6[-632]
800076ba:	fa e9 00 00 	st.d	sp[0],r8
800076be:	cf 28       	rjmp	800078a2 <_vfprintf_r+0x1516>
800076c0:	fa c8 f9 50 	sub	r8,sp,-1712
800076c4:	1a d8       	st.w	--sp,r8
800076c6:	fa c8 fa b8 	sub	r8,sp,-1352
800076ca:	04 9a       	mov	r10,r2
800076cc:	1a d8       	st.w	--sp,r8
800076ce:	0c 9b       	mov	r11,r6
800076d0:	fa c8 fb b4 	sub	r8,sp,-1100
800076d4:	08 9c       	mov	r12,r4
800076d6:	1a d8       	st.w	--sp,r8
800076d8:	fa c8 f9 40 	sub	r8,sp,-1728
800076dc:	fa c9 ff b4 	sub	r9,sp,-76
800076e0:	fe b0 f4 be 	rcall	8000605c <get_arg>
800076e4:	2f dd       	sub	sp,-12
800076e6:	f8 ea 00 00 	ld.d	r10,r12[0]
800076ea:	c0 c8       	rjmp	80007702 <_vfprintf_r+0x1376>
800076ec:	ee ca ff ff 	sub	r10,r7,-1
800076f0:	10 37       	cp.w	r7,r8
800076f2:	c0 b4       	brge	80007708 <_vfprintf_r+0x137c>
800076f4:	fa c9 f9 44 	sub	r9,sp,-1724
800076f8:	14 97       	mov	r7,r10
800076fa:	f2 06 00 36 	add	r6,r9,r6<<0x3
800076fe:	ec ea fd 88 	ld.d	r10,r6[-632]
80007702:	fa eb 00 00 	st.d	sp[0],r10
80007706:	cc e8       	rjmp	800078a2 <_vfprintf_r+0x1516>
80007708:	41 09       	lddsp	r9,sp[0x40]
8000770a:	59 f8       	cp.w	r8,31
8000770c:	e0 89 00 16 	brgt	80007738 <_vfprintf_r+0x13ac>
80007710:	f2 e6 00 00 	ld.d	r6,r9[0]
80007714:	f2 cb ff f8 	sub	r11,r9,-8
80007718:	fa e7 00 00 	st.d	sp[0],r6
8000771c:	51 0b       	stdsp	sp[0x40],r11
8000771e:	fa c6 f9 44 	sub	r6,sp,-1724
80007722:	ec 08 00 39 	add	r9,r6,r8<<0x3
80007726:	fa e6 00 00 	ld.d	r6,sp[0]
8000772a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000772e:	2f f8       	sub	r8,-1
80007730:	14 97       	mov	r7,r10
80007732:	fb 48 06 b4 	st.w	sp[1716],r8
80007736:	cb 68       	rjmp	800078a2 <_vfprintf_r+0x1516>
80007738:	f2 e6 00 00 	ld.d	r6,r9[0]
8000773c:	2f 89       	sub	r9,-8
8000773e:	fa e7 00 00 	st.d	sp[0],r6
80007742:	51 09       	stdsp	sp[0x40],r9
80007744:	14 97       	mov	r7,r10
80007746:	ca e8       	rjmp	800078a2 <_vfprintf_r+0x1516>
80007748:	ed b5 00 04 	bld	r5,0x4
8000774c:	c1 71       	brne	8000777a <_vfprintf_r+0x13ee>
8000774e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007752:	40 3e       	lddsp	lr,sp[0xc]
80007754:	58 0e       	cp.w	lr,0
80007756:	c0 80       	breq	80007766 <_vfprintf_r+0x13da>
80007758:	10 36       	cp.w	r6,r8
8000775a:	c6 94       	brge	8000782c <_vfprintf_r+0x14a0>
8000775c:	fa cc f9 44 	sub	r12,sp,-1724
80007760:	f8 06 00 36 	add	r6,r12,r6<<0x3
80007764:	c8 28       	rjmp	80007868 <_vfprintf_r+0x14dc>
80007766:	ee ca ff ff 	sub	r10,r7,-1
8000776a:	10 37       	cp.w	r7,r8
8000776c:	e0 84 00 81 	brge	8000786e <_vfprintf_r+0x14e2>
80007770:	fa cb f9 44 	sub	r11,sp,-1724
80007774:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007778:	c7 78       	rjmp	80007866 <_vfprintf_r+0x14da>
8000777a:	ed b5 00 06 	bld	r5,0x6
8000777e:	c4 b1       	brne	80007814 <_vfprintf_r+0x1488>
80007780:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007784:	40 3c       	lddsp	r12,sp[0xc]
80007786:	58 0c       	cp.w	r12,0
80007788:	c1 d0       	breq	800077c2 <_vfprintf_r+0x1436>
8000778a:	10 36       	cp.w	r6,r8
8000778c:	c0 64       	brge	80007798 <_vfprintf_r+0x140c>
8000778e:	fa cb f9 44 	sub	r11,sp,-1724
80007792:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007796:	c1 f8       	rjmp	800077d4 <_vfprintf_r+0x1448>
80007798:	fa c8 f9 50 	sub	r8,sp,-1712
8000779c:	1a d8       	st.w	--sp,r8
8000779e:	fa c8 fa b8 	sub	r8,sp,-1352
800077a2:	1a d8       	st.w	--sp,r8
800077a4:	fa c8 fb b4 	sub	r8,sp,-1100
800077a8:	1a d8       	st.w	--sp,r8
800077aa:	fa c8 f9 40 	sub	r8,sp,-1728
800077ae:	fa c9 ff b4 	sub	r9,sp,-76
800077b2:	04 9a       	mov	r10,r2
800077b4:	0c 9b       	mov	r11,r6
800077b6:	08 9c       	mov	r12,r4
800077b8:	fe b0 f4 52 	rcall	8000605c <get_arg>
800077bc:	2f dd       	sub	sp,-12
800077be:	98 18       	ld.sh	r8,r12[0x2]
800077c0:	c2 78       	rjmp	8000780e <_vfprintf_r+0x1482>
800077c2:	ee ca ff ff 	sub	r10,r7,-1
800077c6:	10 37       	cp.w	r7,r8
800077c8:	c0 a4       	brge	800077dc <_vfprintf_r+0x1450>
800077ca:	fa c9 f9 44 	sub	r9,sp,-1724
800077ce:	14 97       	mov	r7,r10
800077d0:	f2 06 00 36 	add	r6,r9,r6<<0x3
800077d4:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800077d8:	c1 b8       	rjmp	8000780e <_vfprintf_r+0x1482>
800077da:	d7 03       	nop
800077dc:	41 09       	lddsp	r9,sp[0x40]
800077de:	59 f8       	cp.w	r8,31
800077e0:	e0 89 00 13 	brgt	80007806 <_vfprintf_r+0x147a>
800077e4:	f2 cb ff fc 	sub	r11,r9,-4
800077e8:	51 0b       	stdsp	sp[0x40],r11
800077ea:	72 09       	ld.w	r9,r9[0x0]
800077ec:	fa c6 f9 44 	sub	r6,sp,-1724
800077f0:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800077f4:	2f f8       	sub	r8,-1
800077f6:	f7 49 fd 88 	st.w	r11[-632],r9
800077fa:	fb 48 06 b4 	st.w	sp[1716],r8
800077fe:	14 97       	mov	r7,r10
80007800:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80007804:	c0 58       	rjmp	8000780e <_vfprintf_r+0x1482>
80007806:	92 18       	ld.sh	r8,r9[0x2]
80007808:	14 97       	mov	r7,r10
8000780a:	2f c9       	sub	r9,-4
8000780c:	51 09       	stdsp	sp[0x40],r9
8000780e:	5c 78       	castu.h	r8
80007810:	50 18       	stdsp	sp[0x4],r8
80007812:	c4 68       	rjmp	8000789e <_vfprintf_r+0x1512>
80007814:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007818:	40 3c       	lddsp	r12,sp[0xc]
8000781a:	58 0c       	cp.w	r12,0
8000781c:	c1 d0       	breq	80007856 <_vfprintf_r+0x14ca>
8000781e:	10 36       	cp.w	r6,r8
80007820:	c0 64       	brge	8000782c <_vfprintf_r+0x14a0>
80007822:	fa cb f9 44 	sub	r11,sp,-1724
80007826:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000782a:	c1 f8       	rjmp	80007868 <_vfprintf_r+0x14dc>
8000782c:	fa c8 f9 50 	sub	r8,sp,-1712
80007830:	1a d8       	st.w	--sp,r8
80007832:	fa c8 fa b8 	sub	r8,sp,-1352
80007836:	0c 9b       	mov	r11,r6
80007838:	1a d8       	st.w	--sp,r8
8000783a:	fa c8 fb b4 	sub	r8,sp,-1100
8000783e:	04 9a       	mov	r10,r2
80007840:	1a d8       	st.w	--sp,r8
80007842:	08 9c       	mov	r12,r4
80007844:	fa c8 f9 40 	sub	r8,sp,-1728
80007848:	fa c9 ff b4 	sub	r9,sp,-76
8000784c:	fe b0 f4 08 	rcall	8000605c <get_arg>
80007850:	2f dd       	sub	sp,-12
80007852:	78 0b       	ld.w	r11,r12[0x0]
80007854:	c2 48       	rjmp	8000789c <_vfprintf_r+0x1510>
80007856:	ee ca ff ff 	sub	r10,r7,-1
8000785a:	10 37       	cp.w	r7,r8
8000785c:	c0 94       	brge	8000786e <_vfprintf_r+0x14e2>
8000785e:	fa c9 f9 44 	sub	r9,sp,-1724
80007862:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007866:	14 97       	mov	r7,r10
80007868:	ec fb fd 88 	ld.w	r11,r6[-632]
8000786c:	c1 88       	rjmp	8000789c <_vfprintf_r+0x1510>
8000786e:	41 09       	lddsp	r9,sp[0x40]
80007870:	59 f8       	cp.w	r8,31
80007872:	e0 89 00 11 	brgt	80007894 <_vfprintf_r+0x1508>
80007876:	f2 cb ff fc 	sub	r11,r9,-4
8000787a:	51 0b       	stdsp	sp[0x40],r11
8000787c:	fa c6 f9 44 	sub	r6,sp,-1724
80007880:	72 0b       	ld.w	r11,r9[0x0]
80007882:	ec 08 00 39 	add	r9,r6,r8<<0x3
80007886:	f3 4b fd 88 	st.w	r9[-632],r11
8000788a:	2f f8       	sub	r8,-1
8000788c:	14 97       	mov	r7,r10
8000788e:	fb 48 06 b4 	st.w	sp[1716],r8
80007892:	c0 58       	rjmp	8000789c <_vfprintf_r+0x1510>
80007894:	72 0b       	ld.w	r11,r9[0x0]
80007896:	14 97       	mov	r7,r10
80007898:	2f c9       	sub	r9,-4
8000789a:	51 09       	stdsp	sp[0x40],r9
8000789c:	50 1b       	stdsp	sp[0x4],r11
8000789e:	30 0e       	mov	lr,0
800078a0:	50 0e       	stdsp	sp[0x0],lr
800078a2:	40 08       	lddsp	r8,sp[0x0]
800078a4:	40 1c       	lddsp	r12,sp[0x4]
800078a6:	18 48       	or	r8,r12
800078a8:	5f 19       	srne	r9
800078aa:	0a 98       	mov	r8,r5
800078ac:	eb e9 00 09 	and	r9,r5,r9
800078b0:	a1 b8       	sbr	r8,0x1
800078b2:	58 09       	cp.w	r9,0
800078b4:	c0 70       	breq	800078c2 <_vfprintf_r+0x1536>
800078b6:	10 95       	mov	r5,r8
800078b8:	fb 60 06 b9 	st.b	sp[1721],r0
800078bc:	33 08       	mov	r8,48
800078be:	fb 68 06 b8 	st.b	sp[1720],r8
800078c2:	30 28       	mov	r8,2
800078c4:	30 09       	mov	r9,0
800078c6:	fb 69 06 bb 	st.b	sp[1723],r9
800078ca:	0a 99       	mov	r9,r5
800078cc:	a7 d9       	cbr	r9,0x7
800078ce:	40 2b       	lddsp	r11,sp[0x8]
800078d0:	40 16       	lddsp	r6,sp[0x4]
800078d2:	58 0b       	cp.w	r11,0
800078d4:	5f 1a       	srne	r10
800078d6:	f2 05 17 40 	movge	r5,r9
800078da:	fa c2 f9 78 	sub	r2,sp,-1672
800078de:	40 09       	lddsp	r9,sp[0x0]
800078e0:	0c 49       	or	r9,r6
800078e2:	5f 19       	srne	r9
800078e4:	f5 e9 10 09 	or	r9,r10,r9
800078e8:	c5 c0       	breq	800079a0 <_vfprintf_r+0x1614>
800078ea:	30 19       	mov	r9,1
800078ec:	f2 08 18 00 	cp.b	r8,r9
800078f0:	c0 60       	breq	800078fc <_vfprintf_r+0x1570>
800078f2:	30 29       	mov	r9,2
800078f4:	f2 08 18 00 	cp.b	r8,r9
800078f8:	c0 41       	brne	80007900 <_vfprintf_r+0x1574>
800078fa:	c3 c8       	rjmp	80007972 <_vfprintf_r+0x15e6>
800078fc:	04 96       	mov	r6,r2
800078fe:	c3 08       	rjmp	8000795e <_vfprintf_r+0x15d2>
80007900:	04 96       	mov	r6,r2
80007902:	fa e8 00 00 	ld.d	r8,sp[0]
80007906:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
8000790a:	2d 0a       	sub	r10,-48
8000790c:	0c fa       	st.b	--r6,r10
8000790e:	f0 0b 16 03 	lsr	r11,r8,0x3
80007912:	f2 0c 16 03 	lsr	r12,r9,0x3
80007916:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
8000791a:	18 99       	mov	r9,r12
8000791c:	16 98       	mov	r8,r11
8000791e:	58 08       	cp.w	r8,0
80007920:	5c 29       	cpc	r9
80007922:	cf 21       	brne	80007906 <_vfprintf_r+0x157a>
80007924:	fa e9 00 00 	st.d	sp[0],r8
80007928:	ed b5 00 00 	bld	r5,0x0
8000792c:	c4 51       	brne	800079b6 <_vfprintf_r+0x162a>
8000792e:	33 09       	mov	r9,48
80007930:	f2 0a 18 00 	cp.b	r10,r9
80007934:	c4 10       	breq	800079b6 <_vfprintf_r+0x162a>
80007936:	0c f9       	st.b	--r6,r9
80007938:	c3 f8       	rjmp	800079b6 <_vfprintf_r+0x162a>
8000793a:	fa ea 00 00 	ld.d	r10,sp[0]
8000793e:	30 a8       	mov	r8,10
80007940:	30 09       	mov	r9,0
80007942:	e0 a0 17 79 	rcall	8000a834 <__avr32_umod64>
80007946:	30 a8       	mov	r8,10
80007948:	2d 0a       	sub	r10,-48
8000794a:	30 09       	mov	r9,0
8000794c:	ac 8a       	st.b	r6[0x0],r10
8000794e:	fa ea 00 00 	ld.d	r10,sp[0]
80007952:	fe b0 ee 36 	rcall	800055be <__avr32_udiv64>
80007956:	16 99       	mov	r9,r11
80007958:	14 98       	mov	r8,r10
8000795a:	fa e9 00 00 	st.d	sp[0],r8
8000795e:	20 16       	sub	r6,1
80007960:	fa ea 00 00 	ld.d	r10,sp[0]
80007964:	58 9a       	cp.w	r10,9
80007966:	5c 2b       	cpc	r11
80007968:	fe 9b ff e9 	brhi	8000793a <_vfprintf_r+0x15ae>
8000796c:	1b f8       	ld.ub	r8,sp[0x7]
8000796e:	2d 08       	sub	r8,-48
80007970:	c2 08       	rjmp	800079b0 <_vfprintf_r+0x1624>
80007972:	04 96       	mov	r6,r2
80007974:	fa e8 00 00 	ld.d	r8,sp[0]
80007978:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
8000797c:	40 de       	lddsp	lr,sp[0x34]
8000797e:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
80007982:	0c fa       	st.b	--r6,r10
80007984:	f2 0b 16 04 	lsr	r11,r9,0x4
80007988:	f0 0a 16 04 	lsr	r10,r8,0x4
8000798c:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80007990:	16 99       	mov	r9,r11
80007992:	14 98       	mov	r8,r10
80007994:	58 08       	cp.w	r8,0
80007996:	5c 29       	cpc	r9
80007998:	cf 01       	brne	80007978 <_vfprintf_r+0x15ec>
8000799a:	fa e9 00 00 	st.d	sp[0],r8
8000799e:	c0 c8       	rjmp	800079b6 <_vfprintf_r+0x162a>
800079a0:	58 08       	cp.w	r8,0
800079a2:	c0 91       	brne	800079b4 <_vfprintf_r+0x1628>
800079a4:	ed b5 00 00 	bld	r5,0x0
800079a8:	c0 61       	brne	800079b4 <_vfprintf_r+0x1628>
800079aa:	fa c6 f9 79 	sub	r6,sp,-1671
800079ae:	33 08       	mov	r8,48
800079b0:	ac 88       	st.b	r6[0x0],r8
800079b2:	c0 28       	rjmp	800079b6 <_vfprintf_r+0x162a>
800079b4:	04 96       	mov	r6,r2
800079b6:	0c 12       	sub	r2,r6
800079b8:	c1 c8       	rjmp	800079f0 <_vfprintf_r+0x1664>
800079ba:	50 a7       	stdsp	sp[0x28],r7
800079bc:	50 80       	stdsp	sp[0x20],r0
800079be:	40 93       	lddsp	r3,sp[0x24]
800079c0:	0c 97       	mov	r7,r6
800079c2:	10 90       	mov	r0,r8
800079c4:	04 94       	mov	r4,r2
800079c6:	40 41       	lddsp	r1,sp[0x10]
800079c8:	58 08       	cp.w	r8,0
800079ca:	e0 80 04 4f 	breq	80008268 <_vfprintf_r+0x1edc>
800079ce:	fb 68 06 60 	st.b	sp[1632],r8
800079d2:	30 0c       	mov	r12,0
800079d4:	30 08       	mov	r8,0
800079d6:	30 12       	mov	r2,1
800079d8:	fb 68 06 bb 	st.b	sp[1723],r8
800079dc:	50 2c       	stdsp	sp[0x8],r12
800079de:	fa c6 f9 a0 	sub	r6,sp,-1632
800079e2:	c0 78       	rjmp	800079f0 <_vfprintf_r+0x1664>
800079e4:	30 0b       	mov	r11,0
800079e6:	50 2b       	stdsp	sp[0x8],r11
800079e8:	c0 48       	rjmp	800079f0 <_vfprintf_r+0x1664>
800079ea:	40 22       	lddsp	r2,sp[0x8]
800079ec:	30 0a       	mov	r10,0
800079ee:	50 2a       	stdsp	sp[0x8],r10
800079f0:	40 29       	lddsp	r9,sp[0x8]
800079f2:	e4 09 0c 49 	max	r9,r2,r9
800079f6:	fb 38 06 bb 	ld.ub	r8,sp[1723]
800079fa:	50 39       	stdsp	sp[0xc],r9
800079fc:	0a 9e       	mov	lr,r5
800079fe:	30 09       	mov	r9,0
80007a00:	e2 1e 00 02 	andl	lr,0x2,COH
80007a04:	f2 08 18 00 	cp.b	r8,r9
80007a08:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80007a0c:	f7 b8 01 ff 	subne	r8,-1
80007a10:	fb f8 1a 03 	st.wne	sp[0xc],r8
80007a14:	0a 9b       	mov	r11,r5
80007a16:	58 0e       	cp.w	lr,0
80007a18:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80007a1c:	f7 bc 01 fe 	subne	r12,-2
80007a20:	fb fc 1a 03 	st.wne	sp[0xc],r12
80007a24:	e2 1b 00 84 	andl	r11,0x84,COH
80007a28:	50 fe       	stdsp	sp[0x3c],lr
80007a2a:	50 9b       	stdsp	sp[0x24],r11
80007a2c:	c4 71       	brne	80007aba <_vfprintf_r+0x172e>
80007a2e:	40 8a       	lddsp	r10,sp[0x20]
80007a30:	40 39       	lddsp	r9,sp[0xc]
80007a32:	12 1a       	sub	r10,r9
80007a34:	50 4a       	stdsp	sp[0x10],r10
80007a36:	58 0a       	cp.w	r10,0
80007a38:	e0 89 00 20 	brgt	80007a78 <_vfprintf_r+0x16ec>
80007a3c:	c3 f8       	rjmp	80007aba <_vfprintf_r+0x172e>
80007a3e:	2f 09       	sub	r9,-16
80007a40:	2f f8       	sub	r8,-1
80007a42:	fe ce be 2a 	sub	lr,pc,-16854
80007a46:	31 0c       	mov	r12,16
80007a48:	fb 49 06 90 	st.w	sp[1680],r9
80007a4c:	87 0e       	st.w	r3[0x0],lr
80007a4e:	87 1c       	st.w	r3[0x4],r12
80007a50:	fb 48 06 8c 	st.w	sp[1676],r8
80007a54:	58 78       	cp.w	r8,7
80007a56:	e0 89 00 04 	brgt	80007a5e <_vfprintf_r+0x16d2>
80007a5a:	2f 83       	sub	r3,-8
80007a5c:	c0 b8       	rjmp	80007a72 <_vfprintf_r+0x16e6>
80007a5e:	fa ca f9 78 	sub	r10,sp,-1672
80007a62:	02 9b       	mov	r11,r1
80007a64:	08 9c       	mov	r12,r4
80007a66:	fe b0 f4 85 	rcall	80006370 <__sprint_r>
80007a6a:	e0 81 04 10 	brne	8000828a <_vfprintf_r+0x1efe>
80007a6e:	fa c3 f9 e0 	sub	r3,sp,-1568
80007a72:	40 4b       	lddsp	r11,sp[0x10]
80007a74:	21 0b       	sub	r11,16
80007a76:	50 4b       	stdsp	sp[0x10],r11
80007a78:	fa f9 06 90 	ld.w	r9,sp[1680]
80007a7c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007a80:	fe ca be 68 	sub	r10,pc,-16792
80007a84:	40 4e       	lddsp	lr,sp[0x10]
80007a86:	59 0e       	cp.w	lr,16
80007a88:	fe 99 ff db 	brgt	80007a3e <_vfprintf_r+0x16b2>
80007a8c:	1c 09       	add	r9,lr
80007a8e:	2f f8       	sub	r8,-1
80007a90:	87 0a       	st.w	r3[0x0],r10
80007a92:	fb 49 06 90 	st.w	sp[1680],r9
80007a96:	87 1e       	st.w	r3[0x4],lr
80007a98:	fb 48 06 8c 	st.w	sp[1676],r8
80007a9c:	58 78       	cp.w	r8,7
80007a9e:	e0 89 00 04 	brgt	80007aa6 <_vfprintf_r+0x171a>
80007aa2:	2f 83       	sub	r3,-8
80007aa4:	c0 b8       	rjmp	80007aba <_vfprintf_r+0x172e>
80007aa6:	fa ca f9 78 	sub	r10,sp,-1672
80007aaa:	02 9b       	mov	r11,r1
80007aac:	08 9c       	mov	r12,r4
80007aae:	fe b0 f4 61 	rcall	80006370 <__sprint_r>
80007ab2:	e0 81 03 ec 	brne	8000828a <_vfprintf_r+0x1efe>
80007ab6:	fa c3 f9 e0 	sub	r3,sp,-1568
80007aba:	30 09       	mov	r9,0
80007abc:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80007ac0:	f2 08 18 00 	cp.b	r8,r9
80007ac4:	c1 f0       	breq	80007b02 <_vfprintf_r+0x1776>
80007ac6:	fa f8 06 90 	ld.w	r8,sp[1680]
80007aca:	fa c9 f9 45 	sub	r9,sp,-1723
80007ace:	2f f8       	sub	r8,-1
80007ad0:	87 09       	st.w	r3[0x0],r9
80007ad2:	fb 48 06 90 	st.w	sp[1680],r8
80007ad6:	30 19       	mov	r9,1
80007ad8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007adc:	87 19       	st.w	r3[0x4],r9
80007ade:	2f f8       	sub	r8,-1
80007ae0:	fb 48 06 8c 	st.w	sp[1676],r8
80007ae4:	58 78       	cp.w	r8,7
80007ae6:	e0 89 00 04 	brgt	80007aee <_vfprintf_r+0x1762>
80007aea:	2f 83       	sub	r3,-8
80007aec:	c0 b8       	rjmp	80007b02 <_vfprintf_r+0x1776>
80007aee:	fa ca f9 78 	sub	r10,sp,-1672
80007af2:	02 9b       	mov	r11,r1
80007af4:	08 9c       	mov	r12,r4
80007af6:	fe b0 f4 3d 	rcall	80006370 <__sprint_r>
80007afa:	e0 81 03 c8 	brne	8000828a <_vfprintf_r+0x1efe>
80007afe:	fa c3 f9 e0 	sub	r3,sp,-1568
80007b02:	40 fc       	lddsp	r12,sp[0x3c]
80007b04:	58 0c       	cp.w	r12,0
80007b06:	c1 f0       	breq	80007b44 <_vfprintf_r+0x17b8>
80007b08:	fa f8 06 90 	ld.w	r8,sp[1680]
80007b0c:	fa c9 f9 48 	sub	r9,sp,-1720
80007b10:	2f e8       	sub	r8,-2
80007b12:	87 09       	st.w	r3[0x0],r9
80007b14:	fb 48 06 90 	st.w	sp[1680],r8
80007b18:	30 29       	mov	r9,2
80007b1a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007b1e:	87 19       	st.w	r3[0x4],r9
80007b20:	2f f8       	sub	r8,-1
80007b22:	fb 48 06 8c 	st.w	sp[1676],r8
80007b26:	58 78       	cp.w	r8,7
80007b28:	e0 89 00 04 	brgt	80007b30 <_vfprintf_r+0x17a4>
80007b2c:	2f 83       	sub	r3,-8
80007b2e:	c0 b8       	rjmp	80007b44 <_vfprintf_r+0x17b8>
80007b30:	fa ca f9 78 	sub	r10,sp,-1672
80007b34:	02 9b       	mov	r11,r1
80007b36:	08 9c       	mov	r12,r4
80007b38:	fe b0 f4 1c 	rcall	80006370 <__sprint_r>
80007b3c:	e0 81 03 a7 	brne	8000828a <_vfprintf_r+0x1efe>
80007b40:	fa c3 f9 e0 	sub	r3,sp,-1568
80007b44:	40 9b       	lddsp	r11,sp[0x24]
80007b46:	e0 4b 00 80 	cp.w	r11,128
80007b4a:	c4 71       	brne	80007bd8 <_vfprintf_r+0x184c>
80007b4c:	40 8a       	lddsp	r10,sp[0x20]
80007b4e:	40 39       	lddsp	r9,sp[0xc]
80007b50:	12 1a       	sub	r10,r9
80007b52:	50 4a       	stdsp	sp[0x10],r10
80007b54:	58 0a       	cp.w	r10,0
80007b56:	e0 89 00 20 	brgt	80007b96 <_vfprintf_r+0x180a>
80007b5a:	c3 f8       	rjmp	80007bd8 <_vfprintf_r+0x184c>
80007b5c:	2f 09       	sub	r9,-16
80007b5e:	2f f8       	sub	r8,-1
80007b60:	fe ce bf 38 	sub	lr,pc,-16584
80007b64:	31 0c       	mov	r12,16
80007b66:	fb 49 06 90 	st.w	sp[1680],r9
80007b6a:	87 0e       	st.w	r3[0x0],lr
80007b6c:	87 1c       	st.w	r3[0x4],r12
80007b6e:	fb 48 06 8c 	st.w	sp[1676],r8
80007b72:	58 78       	cp.w	r8,7
80007b74:	e0 89 00 04 	brgt	80007b7c <_vfprintf_r+0x17f0>
80007b78:	2f 83       	sub	r3,-8
80007b7a:	c0 b8       	rjmp	80007b90 <_vfprintf_r+0x1804>
80007b7c:	fa ca f9 78 	sub	r10,sp,-1672
80007b80:	02 9b       	mov	r11,r1
80007b82:	08 9c       	mov	r12,r4
80007b84:	fe b0 f3 f6 	rcall	80006370 <__sprint_r>
80007b88:	e0 81 03 81 	brne	8000828a <_vfprintf_r+0x1efe>
80007b8c:	fa c3 f9 e0 	sub	r3,sp,-1568
80007b90:	40 4b       	lddsp	r11,sp[0x10]
80007b92:	21 0b       	sub	r11,16
80007b94:	50 4b       	stdsp	sp[0x10],r11
80007b96:	fa f9 06 90 	ld.w	r9,sp[1680]
80007b9a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007b9e:	fe ca bf 76 	sub	r10,pc,-16522
80007ba2:	40 4e       	lddsp	lr,sp[0x10]
80007ba4:	59 0e       	cp.w	lr,16
80007ba6:	fe 99 ff db 	brgt	80007b5c <_vfprintf_r+0x17d0>
80007baa:	1c 09       	add	r9,lr
80007bac:	2f f8       	sub	r8,-1
80007bae:	87 0a       	st.w	r3[0x0],r10
80007bb0:	fb 49 06 90 	st.w	sp[1680],r9
80007bb4:	87 1e       	st.w	r3[0x4],lr
80007bb6:	fb 48 06 8c 	st.w	sp[1676],r8
80007bba:	58 78       	cp.w	r8,7
80007bbc:	e0 89 00 04 	brgt	80007bc4 <_vfprintf_r+0x1838>
80007bc0:	2f 83       	sub	r3,-8
80007bc2:	c0 b8       	rjmp	80007bd8 <_vfprintf_r+0x184c>
80007bc4:	fa ca f9 78 	sub	r10,sp,-1672
80007bc8:	02 9b       	mov	r11,r1
80007bca:	08 9c       	mov	r12,r4
80007bcc:	fe b0 f3 d2 	rcall	80006370 <__sprint_r>
80007bd0:	e0 81 03 5d 	brne	8000828a <_vfprintf_r+0x1efe>
80007bd4:	fa c3 f9 e0 	sub	r3,sp,-1568
80007bd8:	40 2c       	lddsp	r12,sp[0x8]
80007bda:	04 1c       	sub	r12,r2
80007bdc:	50 2c       	stdsp	sp[0x8],r12
80007bde:	58 0c       	cp.w	r12,0
80007be0:	e0 89 00 20 	brgt	80007c20 <_vfprintf_r+0x1894>
80007be4:	c3 f8       	rjmp	80007c62 <_vfprintf_r+0x18d6>
80007be6:	2f 09       	sub	r9,-16
80007be8:	2f f8       	sub	r8,-1
80007bea:	fe cb bf c2 	sub	r11,pc,-16446
80007bee:	31 0a       	mov	r10,16
80007bf0:	fb 49 06 90 	st.w	sp[1680],r9
80007bf4:	87 0b       	st.w	r3[0x0],r11
80007bf6:	87 1a       	st.w	r3[0x4],r10
80007bf8:	fb 48 06 8c 	st.w	sp[1676],r8
80007bfc:	58 78       	cp.w	r8,7
80007bfe:	e0 89 00 04 	brgt	80007c06 <_vfprintf_r+0x187a>
80007c02:	2f 83       	sub	r3,-8
80007c04:	c0 b8       	rjmp	80007c1a <_vfprintf_r+0x188e>
80007c06:	fa ca f9 78 	sub	r10,sp,-1672
80007c0a:	02 9b       	mov	r11,r1
80007c0c:	08 9c       	mov	r12,r4
80007c0e:	fe b0 f3 b1 	rcall	80006370 <__sprint_r>
80007c12:	e0 81 03 3c 	brne	8000828a <_vfprintf_r+0x1efe>
80007c16:	fa c3 f9 e0 	sub	r3,sp,-1568
80007c1a:	40 29       	lddsp	r9,sp[0x8]
80007c1c:	21 09       	sub	r9,16
80007c1e:	50 29       	stdsp	sp[0x8],r9
80007c20:	fa f9 06 90 	ld.w	r9,sp[1680]
80007c24:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007c28:	fe ca c0 00 	sub	r10,pc,-16384
80007c2c:	40 2e       	lddsp	lr,sp[0x8]
80007c2e:	59 0e       	cp.w	lr,16
80007c30:	fe 99 ff db 	brgt	80007be6 <_vfprintf_r+0x185a>
80007c34:	1c 09       	add	r9,lr
80007c36:	2f f8       	sub	r8,-1
80007c38:	87 0a       	st.w	r3[0x0],r10
80007c3a:	fb 49 06 90 	st.w	sp[1680],r9
80007c3e:	87 1e       	st.w	r3[0x4],lr
80007c40:	fb 48 06 8c 	st.w	sp[1676],r8
80007c44:	58 78       	cp.w	r8,7
80007c46:	e0 89 00 04 	brgt	80007c4e <_vfprintf_r+0x18c2>
80007c4a:	2f 83       	sub	r3,-8
80007c4c:	c0 b8       	rjmp	80007c62 <_vfprintf_r+0x18d6>
80007c4e:	fa ca f9 78 	sub	r10,sp,-1672
80007c52:	02 9b       	mov	r11,r1
80007c54:	08 9c       	mov	r12,r4
80007c56:	fe b0 f3 8d 	rcall	80006370 <__sprint_r>
80007c5a:	e0 81 03 18 	brne	8000828a <_vfprintf_r+0x1efe>
80007c5e:	fa c3 f9 e0 	sub	r3,sp,-1568
80007c62:	ed b5 00 08 	bld	r5,0x8
80007c66:	c0 b0       	breq	80007c7c <_vfprintf_r+0x18f0>
80007c68:	fa f8 06 90 	ld.w	r8,sp[1680]
80007c6c:	87 12       	st.w	r3[0x4],r2
80007c6e:	87 06       	st.w	r3[0x0],r6
80007c70:	f0 02 00 02 	add	r2,r8,r2
80007c74:	fb 42 06 90 	st.w	sp[1680],r2
80007c78:	e0 8f 01 d4 	bral	80008020 <_vfprintf_r+0x1c94>
80007c7c:	e0 40 00 65 	cp.w	r0,101
80007c80:	e0 8a 01 d6 	brle	8000802c <_vfprintf_r+0x1ca0>
80007c84:	30 08       	mov	r8,0
80007c86:	30 09       	mov	r9,0
80007c88:	40 5b       	lddsp	r11,sp[0x14]
80007c8a:	40 7a       	lddsp	r10,sp[0x1c]
80007c8c:	e0 a0 13 cc 	rcall	8000a424 <__avr32_f64_cmp_eq>
80007c90:	c7 90       	breq	80007d82 <_vfprintf_r+0x19f6>
80007c92:	fa f8 06 90 	ld.w	r8,sp[1680]
80007c96:	fe c9 c0 82 	sub	r9,pc,-16254
80007c9a:	2f f8       	sub	r8,-1
80007c9c:	87 09       	st.w	r3[0x0],r9
80007c9e:	fb 48 06 90 	st.w	sp[1680],r8
80007ca2:	30 19       	mov	r9,1
80007ca4:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007ca8:	87 19       	st.w	r3[0x4],r9
80007caa:	2f f8       	sub	r8,-1
80007cac:	fb 48 06 8c 	st.w	sp[1676],r8
80007cb0:	58 78       	cp.w	r8,7
80007cb2:	e0 89 00 05 	brgt	80007cbc <_vfprintf_r+0x1930>
80007cb6:	2f 83       	sub	r3,-8
80007cb8:	c0 c8       	rjmp	80007cd0 <_vfprintf_r+0x1944>
80007cba:	d7 03       	nop
80007cbc:	fa ca f9 78 	sub	r10,sp,-1672
80007cc0:	02 9b       	mov	r11,r1
80007cc2:	08 9c       	mov	r12,r4
80007cc4:	fe b0 f3 56 	rcall	80006370 <__sprint_r>
80007cc8:	e0 81 02 e1 	brne	8000828a <_vfprintf_r+0x1efe>
80007ccc:	fa c3 f9 e0 	sub	r3,sp,-1568
80007cd0:	fa f8 06 ac 	ld.w	r8,sp[1708]
80007cd4:	40 6c       	lddsp	r12,sp[0x18]
80007cd6:	18 38       	cp.w	r8,r12
80007cd8:	c0 55       	brlt	80007ce2 <_vfprintf_r+0x1956>
80007cda:	ed b5 00 00 	bld	r5,0x0
80007cde:	e0 81 02 6b 	brne	800081b4 <_vfprintf_r+0x1e28>
80007ce2:	fa f8 06 90 	ld.w	r8,sp[1680]
80007ce6:	2f f8       	sub	r8,-1
80007ce8:	40 cb       	lddsp	r11,sp[0x30]
80007cea:	fb 48 06 90 	st.w	sp[1680],r8
80007cee:	30 19       	mov	r9,1
80007cf0:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007cf4:	87 0b       	st.w	r3[0x0],r11
80007cf6:	2f f8       	sub	r8,-1
80007cf8:	87 19       	st.w	r3[0x4],r9
80007cfa:	fb 48 06 8c 	st.w	sp[1676],r8
80007cfe:	58 78       	cp.w	r8,7
80007d00:	e0 89 00 04 	brgt	80007d08 <_vfprintf_r+0x197c>
80007d04:	2f 83       	sub	r3,-8
80007d06:	c0 b8       	rjmp	80007d1c <_vfprintf_r+0x1990>
80007d08:	fa ca f9 78 	sub	r10,sp,-1672
80007d0c:	02 9b       	mov	r11,r1
80007d0e:	08 9c       	mov	r12,r4
80007d10:	fe b0 f3 30 	rcall	80006370 <__sprint_r>
80007d14:	e0 81 02 bb 	brne	8000828a <_vfprintf_r+0x1efe>
80007d18:	fa c3 f9 e0 	sub	r3,sp,-1568
80007d1c:	40 66       	lddsp	r6,sp[0x18]
80007d1e:	20 16       	sub	r6,1
80007d20:	58 06       	cp.w	r6,0
80007d22:	e0 89 00 1d 	brgt	80007d5c <_vfprintf_r+0x19d0>
80007d26:	e0 8f 02 47 	bral	800081b4 <_vfprintf_r+0x1e28>
80007d2a:	2f 09       	sub	r9,-16
80007d2c:	2f f8       	sub	r8,-1
80007d2e:	fb 49 06 90 	st.w	sp[1680],r9
80007d32:	87 02       	st.w	r3[0x0],r2
80007d34:	87 10       	st.w	r3[0x4],r0
80007d36:	fb 48 06 8c 	st.w	sp[1676],r8
80007d3a:	58 78       	cp.w	r8,7
80007d3c:	e0 89 00 04 	brgt	80007d44 <_vfprintf_r+0x19b8>
80007d40:	2f 83       	sub	r3,-8
80007d42:	c0 b8       	rjmp	80007d58 <_vfprintf_r+0x19cc>
80007d44:	fa ca f9 78 	sub	r10,sp,-1672
80007d48:	02 9b       	mov	r11,r1
80007d4a:	08 9c       	mov	r12,r4
80007d4c:	fe b0 f3 12 	rcall	80006370 <__sprint_r>
80007d50:	e0 81 02 9d 	brne	8000828a <_vfprintf_r+0x1efe>
80007d54:	fa c3 f9 e0 	sub	r3,sp,-1568
80007d58:	21 06       	sub	r6,16
80007d5a:	c0 48       	rjmp	80007d62 <_vfprintf_r+0x19d6>
80007d5c:	fe c2 c1 34 	sub	r2,pc,-16076
80007d60:	31 00       	mov	r0,16
80007d62:	fa f9 06 90 	ld.w	r9,sp[1680]
80007d66:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007d6a:	fe ca c1 42 	sub	r10,pc,-16062
80007d6e:	59 06       	cp.w	r6,16
80007d70:	fe 99 ff dd 	brgt	80007d2a <_vfprintf_r+0x199e>
80007d74:	0c 09       	add	r9,r6
80007d76:	87 0a       	st.w	r3[0x0],r10
80007d78:	fb 49 06 90 	st.w	sp[1680],r9
80007d7c:	2f f8       	sub	r8,-1
80007d7e:	87 16       	st.w	r3[0x4],r6
80007d80:	c5 39       	rjmp	80008026 <_vfprintf_r+0x1c9a>
80007d82:	fa fa 06 ac 	ld.w	r10,sp[1708]
80007d86:	58 0a       	cp.w	r10,0
80007d88:	e0 89 00 92 	brgt	80007eac <_vfprintf_r+0x1b20>
80007d8c:	fa f8 06 90 	ld.w	r8,sp[1680]
80007d90:	fe c9 c1 7c 	sub	r9,pc,-16004
80007d94:	2f f8       	sub	r8,-1
80007d96:	87 09       	st.w	r3[0x0],r9
80007d98:	fb 48 06 90 	st.w	sp[1680],r8
80007d9c:	30 19       	mov	r9,1
80007d9e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007da2:	87 19       	st.w	r3[0x4],r9
80007da4:	2f f8       	sub	r8,-1
80007da6:	fb 48 06 8c 	st.w	sp[1676],r8
80007daa:	58 78       	cp.w	r8,7
80007dac:	e0 89 00 04 	brgt	80007db4 <_vfprintf_r+0x1a28>
80007db0:	2f 83       	sub	r3,-8
80007db2:	c0 b8       	rjmp	80007dc8 <_vfprintf_r+0x1a3c>
80007db4:	fa ca f9 78 	sub	r10,sp,-1672
80007db8:	02 9b       	mov	r11,r1
80007dba:	08 9c       	mov	r12,r4
80007dbc:	fe b0 f2 da 	rcall	80006370 <__sprint_r>
80007dc0:	e0 81 02 65 	brne	8000828a <_vfprintf_r+0x1efe>
80007dc4:	fa c3 f9 e0 	sub	r3,sp,-1568
80007dc8:	fa f8 06 ac 	ld.w	r8,sp[1708]
80007dcc:	58 08       	cp.w	r8,0
80007dce:	c0 81       	brne	80007dde <_vfprintf_r+0x1a52>
80007dd0:	40 6a       	lddsp	r10,sp[0x18]
80007dd2:	58 0a       	cp.w	r10,0
80007dd4:	c0 51       	brne	80007dde <_vfprintf_r+0x1a52>
80007dd6:	ed b5 00 00 	bld	r5,0x0
80007dda:	e0 81 01 ed 	brne	800081b4 <_vfprintf_r+0x1e28>
80007dde:	40 c9       	lddsp	r9,sp[0x30]
80007de0:	fa f8 06 90 	ld.w	r8,sp[1680]
80007de4:	2f f8       	sub	r8,-1
80007de6:	87 09       	st.w	r3[0x0],r9
80007de8:	fb 48 06 90 	st.w	sp[1680],r8
80007dec:	30 19       	mov	r9,1
80007dee:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007df2:	87 19       	st.w	r3[0x4],r9
80007df4:	2f f8       	sub	r8,-1
80007df6:	fb 48 06 8c 	st.w	sp[1676],r8
80007dfa:	58 78       	cp.w	r8,7
80007dfc:	e0 89 00 04 	brgt	80007e04 <_vfprintf_r+0x1a78>
80007e00:	2f 83       	sub	r3,-8
80007e02:	c0 b8       	rjmp	80007e18 <_vfprintf_r+0x1a8c>
80007e04:	fa ca f9 78 	sub	r10,sp,-1672
80007e08:	02 9b       	mov	r11,r1
80007e0a:	08 9c       	mov	r12,r4
80007e0c:	fe b0 f2 b2 	rcall	80006370 <__sprint_r>
80007e10:	e0 81 02 3d 	brne	8000828a <_vfprintf_r+0x1efe>
80007e14:	fa c3 f9 e0 	sub	r3,sp,-1568
80007e18:	fa f2 06 ac 	ld.w	r2,sp[1708]
80007e1c:	5c 32       	neg	r2
80007e1e:	58 02       	cp.w	r2,0
80007e20:	e0 89 00 1d 	brgt	80007e5a <_vfprintf_r+0x1ace>
80007e24:	c3 d8       	rjmp	80007e9e <_vfprintf_r+0x1b12>
80007e26:	2f 09       	sub	r9,-16
80007e28:	2f f8       	sub	r8,-1
80007e2a:	31 0e       	mov	lr,16
80007e2c:	fb 49 06 90 	st.w	sp[1680],r9
80007e30:	87 00       	st.w	r3[0x0],r0
80007e32:	87 1e       	st.w	r3[0x4],lr
80007e34:	fb 48 06 8c 	st.w	sp[1676],r8
80007e38:	58 78       	cp.w	r8,7
80007e3a:	e0 89 00 04 	brgt	80007e42 <_vfprintf_r+0x1ab6>
80007e3e:	2f 83       	sub	r3,-8
80007e40:	c0 b8       	rjmp	80007e56 <_vfprintf_r+0x1aca>
80007e42:	fa ca f9 78 	sub	r10,sp,-1672
80007e46:	02 9b       	mov	r11,r1
80007e48:	08 9c       	mov	r12,r4
80007e4a:	fe b0 f2 93 	rcall	80006370 <__sprint_r>
80007e4e:	e0 81 02 1e 	brne	8000828a <_vfprintf_r+0x1efe>
80007e52:	fa c3 f9 e0 	sub	r3,sp,-1568
80007e56:	21 02       	sub	r2,16
80007e58:	c0 38       	rjmp	80007e5e <_vfprintf_r+0x1ad2>
80007e5a:	fe c0 c2 32 	sub	r0,pc,-15822
80007e5e:	fa f9 06 90 	ld.w	r9,sp[1680]
80007e62:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007e66:	fe ca c2 3e 	sub	r10,pc,-15810
80007e6a:	59 02       	cp.w	r2,16
80007e6c:	fe 99 ff dd 	brgt	80007e26 <_vfprintf_r+0x1a9a>
80007e70:	04 09       	add	r9,r2
80007e72:	2f f8       	sub	r8,-1
80007e74:	87 0a       	st.w	r3[0x0],r10
80007e76:	fb 49 06 90 	st.w	sp[1680],r9
80007e7a:	87 12       	st.w	r3[0x4],r2
80007e7c:	fb 48 06 8c 	st.w	sp[1676],r8
80007e80:	58 78       	cp.w	r8,7
80007e82:	e0 89 00 04 	brgt	80007e8a <_vfprintf_r+0x1afe>
80007e86:	2f 83       	sub	r3,-8
80007e88:	c0 b8       	rjmp	80007e9e <_vfprintf_r+0x1b12>
80007e8a:	fa ca f9 78 	sub	r10,sp,-1672
80007e8e:	02 9b       	mov	r11,r1
80007e90:	08 9c       	mov	r12,r4
80007e92:	fe b0 f2 6f 	rcall	80006370 <__sprint_r>
80007e96:	e0 81 01 fa 	brne	8000828a <_vfprintf_r+0x1efe>
80007e9a:	fa c3 f9 e0 	sub	r3,sp,-1568
80007e9e:	40 6c       	lddsp	r12,sp[0x18]
80007ea0:	fa f8 06 90 	ld.w	r8,sp[1680]
80007ea4:	87 06       	st.w	r3[0x0],r6
80007ea6:	87 1c       	st.w	r3[0x4],r12
80007ea8:	18 08       	add	r8,r12
80007eaa:	cb 98       	rjmp	8000801c <_vfprintf_r+0x1c90>
80007eac:	fa f9 06 90 	ld.w	r9,sp[1680]
80007eb0:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007eb4:	40 6b       	lddsp	r11,sp[0x18]
80007eb6:	16 3a       	cp.w	r10,r11
80007eb8:	c6 f5       	brlt	80007f96 <_vfprintf_r+0x1c0a>
80007eba:	16 09       	add	r9,r11
80007ebc:	2f f8       	sub	r8,-1
80007ebe:	87 06       	st.w	r3[0x0],r6
80007ec0:	fb 49 06 90 	st.w	sp[1680],r9
80007ec4:	87 1b       	st.w	r3[0x4],r11
80007ec6:	fb 48 06 8c 	st.w	sp[1676],r8
80007eca:	58 78       	cp.w	r8,7
80007ecc:	e0 89 00 04 	brgt	80007ed4 <_vfprintf_r+0x1b48>
80007ed0:	2f 83       	sub	r3,-8
80007ed2:	c0 b8       	rjmp	80007ee8 <_vfprintf_r+0x1b5c>
80007ed4:	fa ca f9 78 	sub	r10,sp,-1672
80007ed8:	02 9b       	mov	r11,r1
80007eda:	08 9c       	mov	r12,r4
80007edc:	fe b0 f2 4a 	rcall	80006370 <__sprint_r>
80007ee0:	e0 81 01 d5 	brne	8000828a <_vfprintf_r+0x1efe>
80007ee4:	fa c3 f9 e0 	sub	r3,sp,-1568
80007ee8:	fa f6 06 ac 	ld.w	r6,sp[1708]
80007eec:	40 6a       	lddsp	r10,sp[0x18]
80007eee:	14 16       	sub	r6,r10
80007ef0:	58 06       	cp.w	r6,0
80007ef2:	e0 89 00 1c 	brgt	80007f2a <_vfprintf_r+0x1b9e>
80007ef6:	c3 d8       	rjmp	80007f70 <_vfprintf_r+0x1be4>
80007ef8:	2f 09       	sub	r9,-16
80007efa:	2f f8       	sub	r8,-1
80007efc:	fb 49 06 90 	st.w	sp[1680],r9
80007f00:	87 02       	st.w	r3[0x0],r2
80007f02:	87 10       	st.w	r3[0x4],r0
80007f04:	fb 48 06 8c 	st.w	sp[1676],r8
80007f08:	58 78       	cp.w	r8,7
80007f0a:	e0 89 00 04 	brgt	80007f12 <_vfprintf_r+0x1b86>
80007f0e:	2f 83       	sub	r3,-8
80007f10:	c0 b8       	rjmp	80007f26 <_vfprintf_r+0x1b9a>
80007f12:	fa ca f9 78 	sub	r10,sp,-1672
80007f16:	02 9b       	mov	r11,r1
80007f18:	08 9c       	mov	r12,r4
80007f1a:	fe b0 f2 2b 	rcall	80006370 <__sprint_r>
80007f1e:	e0 81 01 b6 	brne	8000828a <_vfprintf_r+0x1efe>
80007f22:	fa c3 f9 e0 	sub	r3,sp,-1568
80007f26:	21 06       	sub	r6,16
80007f28:	c0 48       	rjmp	80007f30 <_vfprintf_r+0x1ba4>
80007f2a:	fe c2 c3 02 	sub	r2,pc,-15614
80007f2e:	31 00       	mov	r0,16
80007f30:	fa f9 06 90 	ld.w	r9,sp[1680]
80007f34:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007f38:	fe ca c3 10 	sub	r10,pc,-15600
80007f3c:	59 06       	cp.w	r6,16
80007f3e:	fe 99 ff dd 	brgt	80007ef8 <_vfprintf_r+0x1b6c>
80007f42:	0c 09       	add	r9,r6
80007f44:	2f f8       	sub	r8,-1
80007f46:	87 0a       	st.w	r3[0x0],r10
80007f48:	fb 49 06 90 	st.w	sp[1680],r9
80007f4c:	87 16       	st.w	r3[0x4],r6
80007f4e:	fb 48 06 8c 	st.w	sp[1676],r8
80007f52:	58 78       	cp.w	r8,7
80007f54:	e0 89 00 04 	brgt	80007f5c <_vfprintf_r+0x1bd0>
80007f58:	2f 83       	sub	r3,-8
80007f5a:	c0 b8       	rjmp	80007f70 <_vfprintf_r+0x1be4>
80007f5c:	fa ca f9 78 	sub	r10,sp,-1672
80007f60:	02 9b       	mov	r11,r1
80007f62:	08 9c       	mov	r12,r4
80007f64:	fe b0 f2 06 	rcall	80006370 <__sprint_r>
80007f68:	e0 81 01 91 	brne	8000828a <_vfprintf_r+0x1efe>
80007f6c:	fa c3 f9 e0 	sub	r3,sp,-1568
80007f70:	ed b5 00 00 	bld	r5,0x0
80007f74:	e0 81 01 20 	brne	800081b4 <_vfprintf_r+0x1e28>
80007f78:	40 c9       	lddsp	r9,sp[0x30]
80007f7a:	fa f8 06 90 	ld.w	r8,sp[1680]
80007f7e:	2f f8       	sub	r8,-1
80007f80:	87 09       	st.w	r3[0x0],r9
80007f82:	fb 48 06 90 	st.w	sp[1680],r8
80007f86:	30 19       	mov	r9,1
80007f88:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007f8c:	87 19       	st.w	r3[0x4],r9
80007f8e:	2f f8       	sub	r8,-1
80007f90:	fb 48 06 8c 	st.w	sp[1676],r8
80007f94:	c0 29       	rjmp	80008198 <_vfprintf_r+0x1e0c>
80007f96:	14 09       	add	r9,r10
80007f98:	2f f8       	sub	r8,-1
80007f9a:	fb 49 06 90 	st.w	sp[1680],r9
80007f9e:	87 06       	st.w	r3[0x0],r6
80007fa0:	87 1a       	st.w	r3[0x4],r10
80007fa2:	fb 48 06 8c 	st.w	sp[1676],r8
80007fa6:	58 78       	cp.w	r8,7
80007fa8:	e0 89 00 04 	brgt	80007fb0 <_vfprintf_r+0x1c24>
80007fac:	2f 83       	sub	r3,-8
80007fae:	c0 b8       	rjmp	80007fc4 <_vfprintf_r+0x1c38>
80007fb0:	fa ca f9 78 	sub	r10,sp,-1672
80007fb4:	02 9b       	mov	r11,r1
80007fb6:	08 9c       	mov	r12,r4
80007fb8:	fe b0 f1 dc 	rcall	80006370 <__sprint_r>
80007fbc:	e0 81 01 67 	brne	8000828a <_vfprintf_r+0x1efe>
80007fc0:	fa c3 f9 e0 	sub	r3,sp,-1568
80007fc4:	40 c8       	lddsp	r8,sp[0x30]
80007fc6:	87 08       	st.w	r3[0x0],r8
80007fc8:	fa f8 06 90 	ld.w	r8,sp[1680]
80007fcc:	2f f8       	sub	r8,-1
80007fce:	30 19       	mov	r9,1
80007fd0:	fb 48 06 90 	st.w	sp[1680],r8
80007fd4:	87 19       	st.w	r3[0x4],r9
80007fd6:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007fda:	2f f8       	sub	r8,-1
80007fdc:	fb 48 06 8c 	st.w	sp[1676],r8
80007fe0:	fa f2 06 ac 	ld.w	r2,sp[1708]
80007fe4:	58 78       	cp.w	r8,7
80007fe6:	e0 89 00 04 	brgt	80007fee <_vfprintf_r+0x1c62>
80007fea:	2f 83       	sub	r3,-8
80007fec:	c0 b8       	rjmp	80008002 <_vfprintf_r+0x1c76>
80007fee:	fa ca f9 78 	sub	r10,sp,-1672
80007ff2:	02 9b       	mov	r11,r1
80007ff4:	08 9c       	mov	r12,r4
80007ff6:	fe b0 f1 bd 	rcall	80006370 <__sprint_r>
80007ffa:	e0 81 01 48 	brne	8000828a <_vfprintf_r+0x1efe>
80007ffe:	fa c3 f9 e0 	sub	r3,sp,-1568
80008002:	04 06       	add	r6,r2
80008004:	fa f8 06 ac 	ld.w	r8,sp[1708]
80008008:	87 06       	st.w	r3[0x0],r6
8000800a:	fa f9 06 90 	ld.w	r9,sp[1680]
8000800e:	40 66       	lddsp	r6,sp[0x18]
80008010:	40 6e       	lddsp	lr,sp[0x18]
80008012:	10 16       	sub	r6,r8
80008014:	f2 08 01 08 	sub	r8,r9,r8
80008018:	87 16       	st.w	r3[0x4],r6
8000801a:	1c 08       	add	r8,lr
8000801c:	fb 48 06 90 	st.w	sp[1680],r8
80008020:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008024:	2f f8       	sub	r8,-1
80008026:	fb 48 06 8c 	st.w	sp[1676],r8
8000802a:	cb 78       	rjmp	80008198 <_vfprintf_r+0x1e0c>
8000802c:	40 6c       	lddsp	r12,sp[0x18]
8000802e:	58 1c       	cp.w	r12,1
80008030:	e0 89 00 06 	brgt	8000803c <_vfprintf_r+0x1cb0>
80008034:	ed b5 00 00 	bld	r5,0x0
80008038:	e0 81 00 85 	brne	80008142 <_vfprintf_r+0x1db6>
8000803c:	fa f8 06 90 	ld.w	r8,sp[1680]
80008040:	2f f8       	sub	r8,-1
80008042:	30 19       	mov	r9,1
80008044:	fb 48 06 90 	st.w	sp[1680],r8
80008048:	87 06       	st.w	r3[0x0],r6
8000804a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000804e:	87 19       	st.w	r3[0x4],r9
80008050:	2f f8       	sub	r8,-1
80008052:	fb 48 06 8c 	st.w	sp[1676],r8
80008056:	58 78       	cp.w	r8,7
80008058:	e0 89 00 04 	brgt	80008060 <_vfprintf_r+0x1cd4>
8000805c:	2f 83       	sub	r3,-8
8000805e:	c0 b8       	rjmp	80008074 <_vfprintf_r+0x1ce8>
80008060:	fa ca f9 78 	sub	r10,sp,-1672
80008064:	02 9b       	mov	r11,r1
80008066:	08 9c       	mov	r12,r4
80008068:	fe b0 f1 84 	rcall	80006370 <__sprint_r>
8000806c:	e0 81 01 0f 	brne	8000828a <_vfprintf_r+0x1efe>
80008070:	fa c3 f9 e0 	sub	r3,sp,-1568
80008074:	fa f8 06 90 	ld.w	r8,sp[1680]
80008078:	2f f8       	sub	r8,-1
8000807a:	40 cb       	lddsp	r11,sp[0x30]
8000807c:	fb 48 06 90 	st.w	sp[1680],r8
80008080:	30 19       	mov	r9,1
80008082:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008086:	87 0b       	st.w	r3[0x0],r11
80008088:	2f f8       	sub	r8,-1
8000808a:	87 19       	st.w	r3[0x4],r9
8000808c:	fb 48 06 8c 	st.w	sp[1676],r8
80008090:	58 78       	cp.w	r8,7
80008092:	e0 89 00 05 	brgt	8000809c <_vfprintf_r+0x1d10>
80008096:	2f 83       	sub	r3,-8
80008098:	c0 c8       	rjmp	800080b0 <_vfprintf_r+0x1d24>
8000809a:	d7 03       	nop
8000809c:	fa ca f9 78 	sub	r10,sp,-1672
800080a0:	02 9b       	mov	r11,r1
800080a2:	08 9c       	mov	r12,r4
800080a4:	fe b0 f1 66 	rcall	80006370 <__sprint_r>
800080a8:	e0 81 00 f1 	brne	8000828a <_vfprintf_r+0x1efe>
800080ac:	fa c3 f9 e0 	sub	r3,sp,-1568
800080b0:	30 08       	mov	r8,0
800080b2:	30 09       	mov	r9,0
800080b4:	40 5b       	lddsp	r11,sp[0x14]
800080b6:	40 7a       	lddsp	r10,sp[0x1c]
800080b8:	e0 a0 11 b6 	rcall	8000a424 <__avr32_f64_cmp_eq>
800080bc:	40 68       	lddsp	r8,sp[0x18]
800080be:	20 18       	sub	r8,1
800080c0:	58 0c       	cp.w	r12,0
800080c2:	c0 d1       	brne	800080dc <_vfprintf_r+0x1d50>
800080c4:	2f f6       	sub	r6,-1
800080c6:	87 18       	st.w	r3[0x4],r8
800080c8:	87 06       	st.w	r3[0x0],r6
800080ca:	fa f6 06 90 	ld.w	r6,sp[1680]
800080ce:	10 06       	add	r6,r8
800080d0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800080d4:	fb 46 06 90 	st.w	sp[1680],r6
800080d8:	2f f8       	sub	r8,-1
800080da:	c3 18       	rjmp	8000813c <_vfprintf_r+0x1db0>
800080dc:	10 96       	mov	r6,r8
800080de:	58 08       	cp.w	r8,0
800080e0:	e0 89 00 1c 	brgt	80008118 <_vfprintf_r+0x1d8c>
800080e4:	c4 b8       	rjmp	8000817a <_vfprintf_r+0x1dee>
800080e6:	2f 09       	sub	r9,-16
800080e8:	2f f8       	sub	r8,-1
800080ea:	fb 49 06 90 	st.w	sp[1680],r9
800080ee:	87 02       	st.w	r3[0x0],r2
800080f0:	87 10       	st.w	r3[0x4],r0
800080f2:	fb 48 06 8c 	st.w	sp[1676],r8
800080f6:	58 78       	cp.w	r8,7
800080f8:	e0 89 00 04 	brgt	80008100 <_vfprintf_r+0x1d74>
800080fc:	2f 83       	sub	r3,-8
800080fe:	c0 b8       	rjmp	80008114 <_vfprintf_r+0x1d88>
80008100:	fa ca f9 78 	sub	r10,sp,-1672
80008104:	02 9b       	mov	r11,r1
80008106:	08 9c       	mov	r12,r4
80008108:	fe b0 f1 34 	rcall	80006370 <__sprint_r>
8000810c:	e0 81 00 bf 	brne	8000828a <_vfprintf_r+0x1efe>
80008110:	fa c3 f9 e0 	sub	r3,sp,-1568
80008114:	21 06       	sub	r6,16
80008116:	c0 48       	rjmp	8000811e <_vfprintf_r+0x1d92>
80008118:	fe c2 c4 f0 	sub	r2,pc,-15120
8000811c:	31 00       	mov	r0,16
8000811e:	fa f9 06 90 	ld.w	r9,sp[1680]
80008122:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008126:	fe ca c4 fe 	sub	r10,pc,-15106
8000812a:	59 06       	cp.w	r6,16
8000812c:	fe 99 ff dd 	brgt	800080e6 <_vfprintf_r+0x1d5a>
80008130:	0c 09       	add	r9,r6
80008132:	87 0a       	st.w	r3[0x0],r10
80008134:	fb 49 06 90 	st.w	sp[1680],r9
80008138:	2f f8       	sub	r8,-1
8000813a:	87 16       	st.w	r3[0x4],r6
8000813c:	fb 48 06 8c 	st.w	sp[1676],r8
80008140:	c0 e8       	rjmp	8000815c <_vfprintf_r+0x1dd0>
80008142:	fa f8 06 90 	ld.w	r8,sp[1680]
80008146:	2f f8       	sub	r8,-1
80008148:	30 19       	mov	r9,1
8000814a:	fb 48 06 90 	st.w	sp[1680],r8
8000814e:	87 06       	st.w	r3[0x0],r6
80008150:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008154:	87 19       	st.w	r3[0x4],r9
80008156:	2f f8       	sub	r8,-1
80008158:	fb 48 06 8c 	st.w	sp[1676],r8
8000815c:	58 78       	cp.w	r8,7
8000815e:	e0 89 00 04 	brgt	80008166 <_vfprintf_r+0x1dda>
80008162:	2f 83       	sub	r3,-8
80008164:	c0 b8       	rjmp	8000817a <_vfprintf_r+0x1dee>
80008166:	fa ca f9 78 	sub	r10,sp,-1672
8000816a:	02 9b       	mov	r11,r1
8000816c:	08 9c       	mov	r12,r4
8000816e:	fe b0 f1 01 	rcall	80006370 <__sprint_r>
80008172:	e0 81 00 8c 	brne	8000828a <_vfprintf_r+0x1efe>
80008176:	fa c3 f9 e0 	sub	r3,sp,-1568
8000817a:	40 ea       	lddsp	r10,sp[0x38]
8000817c:	fa f8 06 90 	ld.w	r8,sp[1680]
80008180:	14 08       	add	r8,r10
80008182:	fa c9 f9 64 	sub	r9,sp,-1692
80008186:	fb 48 06 90 	st.w	sp[1680],r8
8000818a:	87 1a       	st.w	r3[0x4],r10
8000818c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008190:	87 09       	st.w	r3[0x0],r9
80008192:	2f f8       	sub	r8,-1
80008194:	fb 48 06 8c 	st.w	sp[1676],r8
80008198:	58 78       	cp.w	r8,7
8000819a:	e0 89 00 04 	brgt	800081a2 <_vfprintf_r+0x1e16>
8000819e:	2f 83       	sub	r3,-8
800081a0:	c0 a8       	rjmp	800081b4 <_vfprintf_r+0x1e28>
800081a2:	fa ca f9 78 	sub	r10,sp,-1672
800081a6:	02 9b       	mov	r11,r1
800081a8:	08 9c       	mov	r12,r4
800081aa:	fe b0 f0 e3 	rcall	80006370 <__sprint_r>
800081ae:	c6 e1       	brne	8000828a <_vfprintf_r+0x1efe>
800081b0:	fa c3 f9 e0 	sub	r3,sp,-1568
800081b4:	e2 15 00 04 	andl	r5,0x4,COH
800081b8:	c3 f0       	breq	80008236 <_vfprintf_r+0x1eaa>
800081ba:	40 86       	lddsp	r6,sp[0x20]
800081bc:	40 39       	lddsp	r9,sp[0xc]
800081be:	12 16       	sub	r6,r9
800081c0:	58 06       	cp.w	r6,0
800081c2:	e0 89 00 1a 	brgt	800081f6 <_vfprintf_r+0x1e6a>
800081c6:	c3 88       	rjmp	80008236 <_vfprintf_r+0x1eaa>
800081c8:	2f 09       	sub	r9,-16
800081ca:	2f f8       	sub	r8,-1
800081cc:	fb 49 06 90 	st.w	sp[1680],r9
800081d0:	87 05       	st.w	r3[0x0],r5
800081d2:	87 12       	st.w	r3[0x4],r2
800081d4:	fb 48 06 8c 	st.w	sp[1676],r8
800081d8:	58 78       	cp.w	r8,7
800081da:	e0 89 00 04 	brgt	800081e2 <_vfprintf_r+0x1e56>
800081de:	2f 83       	sub	r3,-8
800081e0:	c0 98       	rjmp	800081f2 <_vfprintf_r+0x1e66>
800081e2:	00 9a       	mov	r10,r0
800081e4:	02 9b       	mov	r11,r1
800081e6:	08 9c       	mov	r12,r4
800081e8:	fe b0 f0 c4 	rcall	80006370 <__sprint_r>
800081ec:	c4 f1       	brne	8000828a <_vfprintf_r+0x1efe>
800081ee:	fa c3 f9 e0 	sub	r3,sp,-1568
800081f2:	21 06       	sub	r6,16
800081f4:	c0 68       	rjmp	80008200 <_vfprintf_r+0x1e74>
800081f6:	fe c5 c5 de 	sub	r5,pc,-14882
800081fa:	31 02       	mov	r2,16
800081fc:	fa c0 f9 78 	sub	r0,sp,-1672
80008200:	fa f9 06 90 	ld.w	r9,sp[1680]
80008204:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008208:	fe ca c5 f0 	sub	r10,pc,-14864
8000820c:	59 06       	cp.w	r6,16
8000820e:	fe 99 ff dd 	brgt	800081c8 <_vfprintf_r+0x1e3c>
80008212:	0c 09       	add	r9,r6
80008214:	2f f8       	sub	r8,-1
80008216:	87 0a       	st.w	r3[0x0],r10
80008218:	87 16       	st.w	r3[0x4],r6
8000821a:	fb 49 06 90 	st.w	sp[1680],r9
8000821e:	fb 48 06 8c 	st.w	sp[1676],r8
80008222:	58 78       	cp.w	r8,7
80008224:	e0 8a 00 09 	brle	80008236 <_vfprintf_r+0x1eaa>
80008228:	fa ca f9 78 	sub	r10,sp,-1672
8000822c:	02 9b       	mov	r11,r1
8000822e:	08 9c       	mov	r12,r4
80008230:	fe b0 f0 a0 	rcall	80006370 <__sprint_r>
80008234:	c2 b1       	brne	8000828a <_vfprintf_r+0x1efe>
80008236:	40 bc       	lddsp	r12,sp[0x2c]
80008238:	40 36       	lddsp	r6,sp[0xc]
8000823a:	40 8e       	lddsp	lr,sp[0x20]
8000823c:	ec 0e 0c 48 	max	r8,r6,lr
80008240:	10 0c       	add	r12,r8
80008242:	50 bc       	stdsp	sp[0x2c],r12
80008244:	fa f8 06 90 	ld.w	r8,sp[1680]
80008248:	58 08       	cp.w	r8,0
8000824a:	c0 80       	breq	8000825a <_vfprintf_r+0x1ece>
8000824c:	fa ca f9 78 	sub	r10,sp,-1672
80008250:	02 9b       	mov	r11,r1
80008252:	08 9c       	mov	r12,r4
80008254:	fe b0 f0 8e 	rcall	80006370 <__sprint_r>
80008258:	c1 91       	brne	8000828a <_vfprintf_r+0x1efe>
8000825a:	30 0b       	mov	r11,0
8000825c:	fa c3 f9 e0 	sub	r3,sp,-1568
80008260:	fb 4b 06 8c 	st.w	sp[1676],r11
80008264:	fe 9f f1 22 	bral	800064a8 <_vfprintf_r+0x11c>
80008268:	08 95       	mov	r5,r4
8000826a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000826e:	58 08       	cp.w	r8,0
80008270:	c0 80       	breq	80008280 <_vfprintf_r+0x1ef4>
80008272:	08 9c       	mov	r12,r4
80008274:	fa ca f9 78 	sub	r10,sp,-1672
80008278:	02 9b       	mov	r11,r1
8000827a:	fe b0 f0 7b 	rcall	80006370 <__sprint_r>
8000827e:	c0 61       	brne	8000828a <_vfprintf_r+0x1efe>
80008280:	30 08       	mov	r8,0
80008282:	fb 48 06 8c 	st.w	sp[1676],r8
80008286:	c0 28       	rjmp	8000828a <_vfprintf_r+0x1efe>
80008288:	40 41       	lddsp	r1,sp[0x10]
8000828a:	82 68       	ld.sh	r8,r1[0xc]
8000828c:	ed b8 00 06 	bld	r8,0x6
80008290:	c0 31       	brne	80008296 <_vfprintf_r+0x1f0a>
80008292:	3f fa       	mov	r10,-1
80008294:	50 ba       	stdsp	sp[0x2c],r10
80008296:	40 bc       	lddsp	r12,sp[0x2c]
80008298:	fe 3d f9 44 	sub	sp,-1724
8000829c:	d8 32       	popm	r0-r7,pc
8000829e:	d7 03       	nop

800082a0 <__swsetup_r>:
800082a0:	d4 21       	pushm	r4-r7,lr
800082a2:	e0 68 05 50 	mov	r8,1360
800082a6:	18 96       	mov	r6,r12
800082a8:	16 97       	mov	r7,r11
800082aa:	70 0c       	ld.w	r12,r8[0x0]
800082ac:	58 0c       	cp.w	r12,0
800082ae:	c0 60       	breq	800082ba <__swsetup_r+0x1a>
800082b0:	78 68       	ld.w	r8,r12[0x18]
800082b2:	58 08       	cp.w	r8,0
800082b4:	c0 31       	brne	800082ba <__swsetup_r+0x1a>
800082b6:	e0 a0 07 bf 	rcall	80009234 <__sinit>
800082ba:	fe c8 c4 6e 	sub	r8,pc,-15250
800082be:	10 37       	cp.w	r7,r8
800082c0:	c0 61       	brne	800082cc <__swsetup_r+0x2c>
800082c2:	e0 68 05 50 	mov	r8,1360
800082c6:	70 08       	ld.w	r8,r8[0x0]
800082c8:	70 07       	ld.w	r7,r8[0x0]
800082ca:	c1 28       	rjmp	800082ee <__swsetup_r+0x4e>
800082cc:	fe c8 c4 60 	sub	r8,pc,-15264
800082d0:	10 37       	cp.w	r7,r8
800082d2:	c0 61       	brne	800082de <__swsetup_r+0x3e>
800082d4:	e0 68 05 50 	mov	r8,1360
800082d8:	70 08       	ld.w	r8,r8[0x0]
800082da:	70 17       	ld.w	r7,r8[0x4]
800082dc:	c0 98       	rjmp	800082ee <__swsetup_r+0x4e>
800082de:	fe c8 c4 52 	sub	r8,pc,-15278
800082e2:	10 37       	cp.w	r7,r8
800082e4:	c0 51       	brne	800082ee <__swsetup_r+0x4e>
800082e6:	e0 68 05 50 	mov	r8,1360
800082ea:	70 08       	ld.w	r8,r8[0x0]
800082ec:	70 27       	ld.w	r7,r8[0x8]
800082ee:	8e 68       	ld.sh	r8,r7[0xc]
800082f0:	ed b8 00 03 	bld	r8,0x3
800082f4:	c1 e0       	breq	80008330 <__swsetup_r+0x90>
800082f6:	ed b8 00 04 	bld	r8,0x4
800082fa:	c3 e1       	brne	80008376 <__swsetup_r+0xd6>
800082fc:	ed b8 00 02 	bld	r8,0x2
80008300:	c1 51       	brne	8000832a <__swsetup_r+0x8a>
80008302:	6e db       	ld.w	r11,r7[0x34]
80008304:	58 0b       	cp.w	r11,0
80008306:	c0 a0       	breq	8000831a <__swsetup_r+0x7a>
80008308:	ee c8 ff bc 	sub	r8,r7,-68
8000830c:	10 3b       	cp.w	r11,r8
8000830e:	c0 40       	breq	80008316 <__swsetup_r+0x76>
80008310:	0c 9c       	mov	r12,r6
80008312:	e0 a0 08 29 	rcall	80009364 <_free_r>
80008316:	30 08       	mov	r8,0
80008318:	8f d8       	st.w	r7[0x34],r8
8000831a:	8e 68       	ld.sh	r8,r7[0xc]
8000831c:	e0 18 ff db 	andl	r8,0xffdb
80008320:	ae 68       	st.h	r7[0xc],r8
80008322:	30 08       	mov	r8,0
80008324:	8f 18       	st.w	r7[0x4],r8
80008326:	6e 48       	ld.w	r8,r7[0x10]
80008328:	8f 08       	st.w	r7[0x0],r8
8000832a:	8e 68       	ld.sh	r8,r7[0xc]
8000832c:	a3 b8       	sbr	r8,0x3
8000832e:	ae 68       	st.h	r7[0xc],r8
80008330:	6e 48       	ld.w	r8,r7[0x10]
80008332:	58 08       	cp.w	r8,0
80008334:	c0 b1       	brne	8000834a <__swsetup_r+0xaa>
80008336:	8e 68       	ld.sh	r8,r7[0xc]
80008338:	e2 18 02 80 	andl	r8,0x280,COH
8000833c:	e0 48 02 00 	cp.w	r8,512
80008340:	c0 50       	breq	8000834a <__swsetup_r+0xaa>
80008342:	0c 9c       	mov	r12,r6
80008344:	0e 9b       	mov	r11,r7
80008346:	e0 a0 0a 47 	rcall	800097d4 <__smakebuf_r>
8000834a:	8e 69       	ld.sh	r9,r7[0xc]
8000834c:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80008350:	c0 70       	breq	8000835e <__swsetup_r+0xbe>
80008352:	30 08       	mov	r8,0
80008354:	8f 28       	st.w	r7[0x8],r8
80008356:	6e 58       	ld.w	r8,r7[0x14]
80008358:	5c 38       	neg	r8
8000835a:	8f 68       	st.w	r7[0x18],r8
8000835c:	c0 68       	rjmp	80008368 <__swsetup_r+0xc8>
8000835e:	ed b9 00 01 	bld	r9,0x1
80008362:	ef f8 10 05 	ld.wne	r8,r7[0x14]
80008366:	8f 28       	st.w	r7[0x8],r8
80008368:	6e 48       	ld.w	r8,r7[0x10]
8000836a:	58 08       	cp.w	r8,0
8000836c:	c0 61       	brne	80008378 <__swsetup_r+0xd8>
8000836e:	8e 68       	ld.sh	r8,r7[0xc]
80008370:	ed b8 00 07 	bld	r8,0x7
80008374:	c0 21       	brne	80008378 <__swsetup_r+0xd8>
80008376:	dc 2a       	popm	r4-r7,pc,r12=-1
80008378:	d8 2a       	popm	r4-r7,pc,r12=0
8000837a:	d7 03       	nop

8000837c <quorem>:
8000837c:	d4 31       	pushm	r0-r7,lr
8000837e:	20 2d       	sub	sp,8
80008380:	18 97       	mov	r7,r12
80008382:	78 48       	ld.w	r8,r12[0x10]
80008384:	76 46       	ld.w	r6,r11[0x10]
80008386:	0c 38       	cp.w	r8,r6
80008388:	c0 34       	brge	8000838e <quorem+0x12>
8000838a:	30 0c       	mov	r12,0
8000838c:	c8 58       	rjmp	80008496 <quorem+0x11a>
8000838e:	ec c2 ff fc 	sub	r2,r6,-4
80008392:	f6 c3 ff ec 	sub	r3,r11,-20
80008396:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
8000839a:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
8000839e:	2f f9       	sub	r9,-1
800083a0:	20 16       	sub	r6,1
800083a2:	f8 09 0d 08 	divu	r8,r12,r9
800083a6:	f6 02 00 22 	add	r2,r11,r2<<0x2
800083aa:	ee c4 ff ec 	sub	r4,r7,-20
800083ae:	10 95       	mov	r5,r8
800083b0:	58 08       	cp.w	r8,0
800083b2:	c4 10       	breq	80008434 <quorem+0xb8>
800083b4:	30 09       	mov	r9,0
800083b6:	06 9a       	mov	r10,r3
800083b8:	08 98       	mov	r8,r4
800083ba:	12 91       	mov	r1,r9
800083bc:	50 0b       	stdsp	sp[0x0],r11
800083be:	70 0e       	ld.w	lr,r8[0x0]
800083c0:	b1 8e       	lsr	lr,0x10
800083c2:	50 1e       	stdsp	sp[0x4],lr
800083c4:	15 0e       	ld.w	lr,r10++
800083c6:	fc 00 16 10 	lsr	r0,lr,0x10
800083ca:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
800083ce:	ea 0e 03 41 	mac	r1,r5,lr
800083d2:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
800083d6:	b1 81       	lsr	r1,0x10
800083d8:	40 1b       	lddsp	r11,sp[0x4]
800083da:	ea 00 02 40 	mul	r0,r5,r0
800083de:	e2 00 00 00 	add	r0,r1,r0
800083e2:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
800083e6:	02 1b       	sub	r11,r1
800083e8:	50 1b       	stdsp	sp[0x4],r11
800083ea:	70 0b       	ld.w	r11,r8[0x0]
800083ec:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
800083f0:	02 09       	add	r9,r1
800083f2:	f2 0e 01 0e 	sub	lr,r9,lr
800083f6:	b0 1e       	st.h	r8[0x2],lr
800083f8:	fc 09 14 10 	asr	r9,lr,0x10
800083fc:	40 1e       	lddsp	lr,sp[0x4]
800083fe:	fc 09 00 09 	add	r9,lr,r9
80008402:	b0 09       	st.h	r8[0x0],r9
80008404:	e0 01 16 10 	lsr	r1,r0,0x10
80008408:	2f c8       	sub	r8,-4
8000840a:	b1 49       	asr	r9,0x10
8000840c:	04 3a       	cp.w	r10,r2
8000840e:	fe 98 ff d8 	brls	800083be <quorem+0x42>
80008412:	40 0b       	lddsp	r11,sp[0x0]
80008414:	58 0c       	cp.w	r12,0
80008416:	c0 f1       	brne	80008434 <quorem+0xb8>
80008418:	ec c8 ff fb 	sub	r8,r6,-5
8000841c:	ee 08 00 28 	add	r8,r7,r8<<0x2
80008420:	c0 28       	rjmp	80008424 <quorem+0xa8>
80008422:	20 16       	sub	r6,1
80008424:	20 48       	sub	r8,4
80008426:	08 38       	cp.w	r8,r4
80008428:	e0 88 00 05 	brls	80008432 <quorem+0xb6>
8000842c:	70 09       	ld.w	r9,r8[0x0]
8000842e:	58 09       	cp.w	r9,0
80008430:	cf 90       	breq	80008422 <quorem+0xa6>
80008432:	8f 46       	st.w	r7[0x10],r6
80008434:	0e 9c       	mov	r12,r7
80008436:	e0 a0 0a ce 	rcall	800099d2 <__mcmp>
8000843a:	c2 d5       	brlt	80008494 <quorem+0x118>
8000843c:	2f f5       	sub	r5,-1
8000843e:	08 98       	mov	r8,r4
80008440:	30 09       	mov	r9,0
80008442:	07 0b       	ld.w	r11,r3++
80008444:	f6 0a 16 10 	lsr	r10,r11,0x10
80008448:	70 0c       	ld.w	r12,r8[0x0]
8000844a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000844e:	f8 0e 16 10 	lsr	lr,r12,0x10
80008452:	14 1e       	sub	lr,r10
80008454:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80008458:	16 1a       	sub	r10,r11
8000845a:	12 0a       	add	r10,r9
8000845c:	b0 1a       	st.h	r8[0x2],r10
8000845e:	b1 4a       	asr	r10,0x10
80008460:	fc 0a 00 09 	add	r9,lr,r10
80008464:	b0 09       	st.h	r8[0x0],r9
80008466:	2f c8       	sub	r8,-4
80008468:	b1 49       	asr	r9,0x10
8000846a:	04 33       	cp.w	r3,r2
8000846c:	fe 98 ff eb 	brls	80008442 <quorem+0xc6>
80008470:	ec c8 ff fb 	sub	r8,r6,-5
80008474:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
80008478:	58 09       	cp.w	r9,0
8000847a:	c0 d1       	brne	80008494 <quorem+0x118>
8000847c:	ee 08 00 28 	add	r8,r7,r8<<0x2
80008480:	c0 28       	rjmp	80008484 <quorem+0x108>
80008482:	20 16       	sub	r6,1
80008484:	20 48       	sub	r8,4
80008486:	08 38       	cp.w	r8,r4
80008488:	e0 88 00 05 	brls	80008492 <quorem+0x116>
8000848c:	70 09       	ld.w	r9,r8[0x0]
8000848e:	58 09       	cp.w	r9,0
80008490:	cf 90       	breq	80008482 <quorem+0x106>
80008492:	8f 46       	st.w	r7[0x10],r6
80008494:	0a 9c       	mov	r12,r5
80008496:	2f ed       	sub	sp,-8
80008498:	d8 32       	popm	r0-r7,pc
8000849a:	d7 03       	nop

8000849c <_dtoa_r>:
8000849c:	d4 31       	pushm	r0-r7,lr
8000849e:	21 ad       	sub	sp,104
800084a0:	fa c4 ff 74 	sub	r4,sp,-140
800084a4:	18 97       	mov	r7,r12
800084a6:	16 95       	mov	r5,r11
800084a8:	68 2c       	ld.w	r12,r4[0x8]
800084aa:	50 c9       	stdsp	sp[0x30],r9
800084ac:	68 16       	ld.w	r6,r4[0x4]
800084ae:	68 09       	ld.w	r9,r4[0x0]
800084b0:	50 e8       	stdsp	sp[0x38],r8
800084b2:	14 94       	mov	r4,r10
800084b4:	51 2c       	stdsp	sp[0x48],r12
800084b6:	fa e5 00 08 	st.d	sp[8],r4
800084ba:	51 59       	stdsp	sp[0x54],r9
800084bc:	6e 95       	ld.w	r5,r7[0x24]
800084be:	58 05       	cp.w	r5,0
800084c0:	c0 91       	brne	800084d2 <_dtoa_r+0x36>
800084c2:	31 0c       	mov	r12,16
800084c4:	fe b0 e9 b6 	rcall	80005830 <malloc>
800084c8:	99 35       	st.w	r12[0xc],r5
800084ca:	8f 9c       	st.w	r7[0x24],r12
800084cc:	99 15       	st.w	r12[0x4],r5
800084ce:	99 25       	st.w	r12[0x8],r5
800084d0:	99 05       	st.w	r12[0x0],r5
800084d2:	6e 99       	ld.w	r9,r7[0x24]
800084d4:	72 08       	ld.w	r8,r9[0x0]
800084d6:	58 08       	cp.w	r8,0
800084d8:	c0 f0       	breq	800084f6 <_dtoa_r+0x5a>
800084da:	72 1a       	ld.w	r10,r9[0x4]
800084dc:	91 1a       	st.w	r8[0x4],r10
800084de:	30 1a       	mov	r10,1
800084e0:	72 19       	ld.w	r9,r9[0x4]
800084e2:	f4 09 09 49 	lsl	r9,r10,r9
800084e6:	10 9b       	mov	r11,r8
800084e8:	91 29       	st.w	r8[0x8],r9
800084ea:	0e 9c       	mov	r12,r7
800084ec:	e0 a0 0a 8c 	rcall	80009a04 <_Bfree>
800084f0:	6e 98       	ld.w	r8,r7[0x24]
800084f2:	30 09       	mov	r9,0
800084f4:	91 09       	st.w	r8[0x0],r9
800084f6:	40 28       	lddsp	r8,sp[0x8]
800084f8:	10 94       	mov	r4,r8
800084fa:	58 08       	cp.w	r8,0
800084fc:	c0 64       	brge	80008508 <_dtoa_r+0x6c>
800084fe:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
80008502:	50 28       	stdsp	sp[0x8],r8
80008504:	30 18       	mov	r8,1
80008506:	c0 28       	rjmp	8000850a <_dtoa_r+0x6e>
80008508:	30 08       	mov	r8,0
8000850a:	8d 08       	st.w	r6[0x0],r8
8000850c:	fc 1c 7f f0 	movh	r12,0x7ff0
80008510:	40 26       	lddsp	r6,sp[0x8]
80008512:	0c 98       	mov	r8,r6
80008514:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80008518:	18 38       	cp.w	r8,r12
8000851a:	c2 01       	brne	8000855a <_dtoa_r+0xbe>
8000851c:	e0 68 27 0f 	mov	r8,9999
80008520:	41 5b       	lddsp	r11,sp[0x54]
80008522:	97 08       	st.w	r11[0x0],r8
80008524:	40 3a       	lddsp	r10,sp[0xc]
80008526:	58 0a       	cp.w	r10,0
80008528:	c0 71       	brne	80008536 <_dtoa_r+0x9a>
8000852a:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
8000852e:	c0 41       	brne	80008536 <_dtoa_r+0x9a>
80008530:	fe cc c6 f4 	sub	r12,pc,-14604
80008534:	c0 38       	rjmp	8000853a <_dtoa_r+0x9e>
80008536:	fe cc c6 ee 	sub	r12,pc,-14610
8000853a:	41 29       	lddsp	r9,sp[0x48]
8000853c:	58 09       	cp.w	r9,0
8000853e:	e0 80 05 9a 	breq	80009072 <_dtoa_r+0xbd6>
80008542:	f8 c8 ff fd 	sub	r8,r12,-3
80008546:	f8 c9 ff f8 	sub	r9,r12,-8
8000854a:	11 8b       	ld.ub	r11,r8[0x0]
8000854c:	30 0a       	mov	r10,0
8000854e:	41 25       	lddsp	r5,sp[0x48]
80008550:	f4 0b 18 00 	cp.b	r11,r10
80008554:	f2 08 17 10 	movne	r8,r9
80008558:	c1 68       	rjmp	80008584 <_dtoa_r+0xe8>
8000855a:	fa ea 00 08 	ld.d	r10,sp[8]
8000855e:	30 08       	mov	r8,0
80008560:	fa eb 00 3c 	st.d	sp[60],r10
80008564:	30 09       	mov	r9,0
80008566:	e0 a0 0f 5f 	rcall	8000a424 <__avr32_f64_cmp_eq>
8000856a:	c1 00       	breq	8000858a <_dtoa_r+0xee>
8000856c:	30 18       	mov	r8,1
8000856e:	41 5a       	lddsp	r10,sp[0x54]
80008570:	95 08       	st.w	r10[0x0],r8
80008572:	fe cc c9 5e 	sub	r12,pc,-13986
80008576:	41 29       	lddsp	r9,sp[0x48]
80008578:	f8 08 00 08 	add	r8,r12,r8
8000857c:	58 09       	cp.w	r9,0
8000857e:	e0 80 05 7a 	breq	80009072 <_dtoa_r+0xbd6>
80008582:	12 95       	mov	r5,r9
80008584:	8b 08       	st.w	r5[0x0],r8
80008586:	e0 8f 05 76 	bral	80009072 <_dtoa_r+0xbd6>
8000858a:	fa c8 ff 9c 	sub	r8,sp,-100
8000858e:	fa c9 ff a0 	sub	r9,sp,-96
80008592:	fa ea 00 3c 	ld.d	r10,sp[60]
80008596:	0e 9c       	mov	r12,r7
80008598:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
8000859c:	e0 a0 0a 86 	rcall	80009aa8 <__d2b>
800085a0:	18 93       	mov	r3,r12
800085a2:	58 05       	cp.w	r5,0
800085a4:	c0 d0       	breq	800085be <_dtoa_r+0x122>
800085a6:	fa ea 00 3c 	ld.d	r10,sp[60]
800085aa:	30 04       	mov	r4,0
800085ac:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
800085b0:	ea c5 03 ff 	sub	r5,r5,1023
800085b4:	10 9b       	mov	r11,r8
800085b6:	51 74       	stdsp	sp[0x5c],r4
800085b8:	ea 1b 3f f0 	orh	r11,0x3ff0
800085bc:	c2 58       	rjmp	80008606 <_dtoa_r+0x16a>
800085be:	41 88       	lddsp	r8,sp[0x60]
800085c0:	41 9c       	lddsp	r12,sp[0x64]
800085c2:	10 0c       	add	r12,r8
800085c4:	f8 c5 fb ce 	sub	r5,r12,-1074
800085c8:	e0 45 00 20 	cp.w	r5,32
800085cc:	e0 8a 00 0e 	brle	800085e8 <_dtoa_r+0x14c>
800085d0:	f8 cc fb ee 	sub	r12,r12,-1042
800085d4:	40 3b       	lddsp	r11,sp[0xc]
800085d6:	ea 08 11 40 	rsub	r8,r5,64
800085da:	f6 0c 0a 4c 	lsr	r12,r11,r12
800085de:	ec 08 09 46 	lsl	r6,r6,r8
800085e2:	0c 4c       	or	r12,r6
800085e4:	c0 78       	rjmp	800085f2 <_dtoa_r+0x156>
800085e6:	d7 03       	nop
800085e8:	ea 0c 11 20 	rsub	r12,r5,32
800085ec:	40 3a       	lddsp	r10,sp[0xc]
800085ee:	f4 0c 09 4c 	lsl	r12,r10,r12
800085f2:	fe b0 e7 72 	rcall	800054d6 <__avr32_u32_to_f64>
800085f6:	fc 18 fe 10 	movh	r8,0xfe10
800085fa:	30 19       	mov	r9,1
800085fc:	ea c5 04 33 	sub	r5,r5,1075
80008600:	f0 0b 00 0b 	add	r11,r8,r11
80008604:	51 79       	stdsp	sp[0x5c],r9
80008606:	30 08       	mov	r8,0
80008608:	fc 19 3f f8 	movh	r9,0x3ff8
8000860c:	fe b0 e5 fa 	rcall	80005200 <__avr32_f64_sub>
80008610:	e0 68 43 61 	mov	r8,17249
80008614:	ea 18 63 6f 	orh	r8,0x636f
80008618:	e0 69 87 a7 	mov	r9,34727
8000861c:	ea 19 3f d2 	orh	r9,0x3fd2
80008620:	fe b0 e5 04 	rcall	80005028 <__avr32_f64_mul>
80008624:	e0 68 c8 b3 	mov	r8,51379
80008628:	ea 18 8b 60 	orh	r8,0x8b60
8000862c:	e0 69 8a 28 	mov	r9,35368
80008630:	ea 19 3f c6 	orh	r9,0x3fc6
80008634:	fe b0 e6 b4 	rcall	8000539c <__avr32_f64_add>
80008638:	0a 9c       	mov	r12,r5
8000863a:	14 90       	mov	r0,r10
8000863c:	16 91       	mov	r1,r11
8000863e:	fe b0 e7 50 	rcall	800054de <__avr32_s32_to_f64>
80008642:	e0 68 79 fb 	mov	r8,31227
80008646:	ea 18 50 9f 	orh	r8,0x509f
8000864a:	e0 69 44 13 	mov	r9,17427
8000864e:	ea 19 3f d3 	orh	r9,0x3fd3
80008652:	fe b0 e4 eb 	rcall	80005028 <__avr32_f64_mul>
80008656:	14 98       	mov	r8,r10
80008658:	16 99       	mov	r9,r11
8000865a:	00 9a       	mov	r10,r0
8000865c:	02 9b       	mov	r11,r1
8000865e:	fe b0 e6 9f 	rcall	8000539c <__avr32_f64_add>
80008662:	14 90       	mov	r0,r10
80008664:	16 91       	mov	r1,r11
80008666:	fe b0 e7 25 	rcall	800054b0 <__avr32_f64_to_s32>
8000866a:	30 08       	mov	r8,0
8000866c:	18 96       	mov	r6,r12
8000866e:	30 09       	mov	r9,0
80008670:	00 9a       	mov	r10,r0
80008672:	02 9b       	mov	r11,r1
80008674:	e0 a0 0f 1f 	rcall	8000a4b2 <__avr32_f64_cmp_lt>
80008678:	c0 c0       	breq	80008690 <_dtoa_r+0x1f4>
8000867a:	0c 9c       	mov	r12,r6
8000867c:	fe b0 e7 31 	rcall	800054de <__avr32_s32_to_f64>
80008680:	14 98       	mov	r8,r10
80008682:	16 99       	mov	r9,r11
80008684:	00 9a       	mov	r10,r0
80008686:	02 9b       	mov	r11,r1
80008688:	e0 a0 0e ce 	rcall	8000a424 <__avr32_f64_cmp_eq>
8000868c:	f7 b6 00 01 	subeq	r6,1
80008690:	59 66       	cp.w	r6,22
80008692:	e0 88 00 05 	brls	8000869c <_dtoa_r+0x200>
80008696:	30 18       	mov	r8,1
80008698:	51 48       	stdsp	sp[0x50],r8
8000869a:	c1 38       	rjmp	800086c0 <_dtoa_r+0x224>
8000869c:	fe c8 c7 9c 	sub	r8,pc,-14436
800086a0:	fa ea 00 3c 	ld.d	r10,sp[60]
800086a4:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
800086a8:	e0 a0 0f 05 	rcall	8000a4b2 <__avr32_f64_cmp_lt>
800086ac:	f9 b4 00 00 	moveq	r4,0
800086b0:	fb f4 0a 14 	st.weq	sp[0x50],r4
800086b4:	f7 b6 01 01 	subne	r6,1
800086b8:	f9 bc 01 00 	movne	r12,0
800086bc:	fb fc 1a 14 	st.wne	sp[0x50],r12
800086c0:	41 90       	lddsp	r0,sp[0x64]
800086c2:	20 10       	sub	r0,1
800086c4:	0a 10       	sub	r0,r5
800086c6:	c0 46       	brmi	800086ce <_dtoa_r+0x232>
800086c8:	50 40       	stdsp	sp[0x10],r0
800086ca:	30 00       	mov	r0,0
800086cc:	c0 48       	rjmp	800086d4 <_dtoa_r+0x238>
800086ce:	30 0b       	mov	r11,0
800086d0:	5c 30       	neg	r0
800086d2:	50 4b       	stdsp	sp[0x10],r11
800086d4:	ec 02 11 00 	rsub	r2,r6,0
800086d8:	58 06       	cp.w	r6,0
800086da:	fb fa 40 04 	ld.wge	r10,sp[0x10]
800086de:	f5 d6 e4 0a 	addge	r10,r10,r6
800086e2:	fb fa 4a 04 	st.wge	sp[0x10],r10
800086e6:	fb f6 4a 11 	st.wge	sp[0x44],r6
800086ea:	f9 b2 04 00 	movge	r2,0
800086ee:	e1 d6 e5 10 	sublt	r0,r0,r6
800086f2:	f9 b9 05 00 	movlt	r9,0
800086f6:	fb f9 5a 11 	st.wlt	sp[0x44],r9
800086fa:	40 c8       	lddsp	r8,sp[0x30]
800086fc:	58 98       	cp.w	r8,9
800086fe:	e0 8b 00 20 	brhi	8000873e <_dtoa_r+0x2a2>
80008702:	58 58       	cp.w	r8,5
80008704:	f9 b4 0a 01 	movle	r4,1
80008708:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
8000870c:	f7 b5 09 04 	subgt	r5,4
80008710:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
80008714:	f9 b4 09 00 	movgt	r4,0
80008718:	40 cc       	lddsp	r12,sp[0x30]
8000871a:	58 3c       	cp.w	r12,3
8000871c:	c2 d0       	breq	80008776 <_dtoa_r+0x2da>
8000871e:	e0 89 00 05 	brgt	80008728 <_dtoa_r+0x28c>
80008722:	58 2c       	cp.w	r12,2
80008724:	c1 01       	brne	80008744 <_dtoa_r+0x2a8>
80008726:	c1 88       	rjmp	80008756 <_dtoa_r+0x2ba>
80008728:	40 cb       	lddsp	r11,sp[0x30]
8000872a:	58 4b       	cp.w	r11,4
8000872c:	c0 60       	breq	80008738 <_dtoa_r+0x29c>
8000872e:	58 5b       	cp.w	r11,5
80008730:	c0 a1       	brne	80008744 <_dtoa_r+0x2a8>
80008732:	30 1a       	mov	r10,1
80008734:	50 da       	stdsp	sp[0x34],r10
80008736:	c2 28       	rjmp	8000877a <_dtoa_r+0x2de>
80008738:	30 19       	mov	r9,1
8000873a:	50 d9       	stdsp	sp[0x34],r9
8000873c:	c0 f8       	rjmp	8000875a <_dtoa_r+0x2be>
8000873e:	30 08       	mov	r8,0
80008740:	30 14       	mov	r4,1
80008742:	50 c8       	stdsp	sp[0x30],r8
80008744:	3f f5       	mov	r5,-1
80008746:	30 1c       	mov	r12,1
80008748:	30 0b       	mov	r11,0
8000874a:	50 95       	stdsp	sp[0x24],r5
8000874c:	50 dc       	stdsp	sp[0x34],r12
8000874e:	0a 91       	mov	r1,r5
80008750:	31 28       	mov	r8,18
80008752:	50 eb       	stdsp	sp[0x38],r11
80008754:	c2 08       	rjmp	80008794 <_dtoa_r+0x2f8>
80008756:	30 0a       	mov	r10,0
80008758:	50 da       	stdsp	sp[0x34],r10
8000875a:	40 e9       	lddsp	r9,sp[0x38]
8000875c:	58 09       	cp.w	r9,0
8000875e:	e0 89 00 07 	brgt	8000876c <_dtoa_r+0x2d0>
80008762:	30 18       	mov	r8,1
80008764:	50 98       	stdsp	sp[0x24],r8
80008766:	10 91       	mov	r1,r8
80008768:	50 e8       	stdsp	sp[0x38],r8
8000876a:	c1 58       	rjmp	80008794 <_dtoa_r+0x2f8>
8000876c:	40 e5       	lddsp	r5,sp[0x38]
8000876e:	50 95       	stdsp	sp[0x24],r5
80008770:	0a 91       	mov	r1,r5
80008772:	0a 98       	mov	r8,r5
80008774:	c1 08       	rjmp	80008794 <_dtoa_r+0x2f8>
80008776:	30 0c       	mov	r12,0
80008778:	50 dc       	stdsp	sp[0x34],r12
8000877a:	40 eb       	lddsp	r11,sp[0x38]
8000877c:	ec 0b 00 0b 	add	r11,r6,r11
80008780:	50 9b       	stdsp	sp[0x24],r11
80008782:	16 98       	mov	r8,r11
80008784:	2f f8       	sub	r8,-1
80008786:	58 08       	cp.w	r8,0
80008788:	e0 89 00 05 	brgt	80008792 <_dtoa_r+0x2f6>
8000878c:	10 91       	mov	r1,r8
8000878e:	30 18       	mov	r8,1
80008790:	c0 28       	rjmp	80008794 <_dtoa_r+0x2f8>
80008792:	10 91       	mov	r1,r8
80008794:	30 09       	mov	r9,0
80008796:	6e 9a       	ld.w	r10,r7[0x24]
80008798:	95 19       	st.w	r10[0x4],r9
8000879a:	30 49       	mov	r9,4
8000879c:	c0 68       	rjmp	800087a8 <_dtoa_r+0x30c>
8000879e:	d7 03       	nop
800087a0:	6a 1a       	ld.w	r10,r5[0x4]
800087a2:	a1 79       	lsl	r9,0x1
800087a4:	2f fa       	sub	r10,-1
800087a6:	8b 1a       	st.w	r5[0x4],r10
800087a8:	6e 95       	ld.w	r5,r7[0x24]
800087aa:	f2 ca ff ec 	sub	r10,r9,-20
800087ae:	10 3a       	cp.w	r10,r8
800087b0:	fe 98 ff f8 	brls	800087a0 <_dtoa_r+0x304>
800087b4:	6a 1b       	ld.w	r11,r5[0x4]
800087b6:	0e 9c       	mov	r12,r7
800087b8:	e0 a0 09 40 	rcall	80009a38 <_Balloc>
800087bc:	58 e1       	cp.w	r1,14
800087be:	5f 88       	srls	r8
800087c0:	8b 0c       	st.w	r5[0x0],r12
800087c2:	f1 e4 00 04 	and	r4,r8,r4
800087c6:	6e 98       	ld.w	r8,r7[0x24]
800087c8:	70 08       	ld.w	r8,r8[0x0]
800087ca:	50 88       	stdsp	sp[0x20],r8
800087cc:	e0 80 01 82 	breq	80008ad0 <_dtoa_r+0x634>
800087d0:	58 06       	cp.w	r6,0
800087d2:	e0 8a 00 43 	brle	80008858 <_dtoa_r+0x3bc>
800087d6:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
800087da:	fe c8 c8 da 	sub	r8,pc,-14118
800087de:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
800087e2:	fa e5 00 18 	st.d	sp[24],r4
800087e6:	ec 04 14 04 	asr	r4,r6,0x4
800087ea:	ed b4 00 04 	bld	r4,0x4
800087ee:	c0 30       	breq	800087f4 <_dtoa_r+0x358>
800087f0:	30 25       	mov	r5,2
800087f2:	c1 08       	rjmp	80008812 <_dtoa_r+0x376>
800087f4:	fe c8 c8 2c 	sub	r8,pc,-14292
800087f8:	f0 e8 00 20 	ld.d	r8,r8[32]
800087fc:	fa ea 00 3c 	ld.d	r10,sp[60]
80008800:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
80008804:	e0 a0 0e 8c 	rcall	8000a51c <__avr32_f64_div>
80008808:	30 35       	mov	r5,3
8000880a:	14 98       	mov	r8,r10
8000880c:	16 99       	mov	r9,r11
8000880e:	fa e9 00 08 	st.d	sp[8],r8
80008812:	fe cc c8 4a 	sub	r12,pc,-14262
80008816:	50 a3       	stdsp	sp[0x28],r3
80008818:	0c 93       	mov	r3,r6
8000881a:	18 96       	mov	r6,r12
8000881c:	c0 f8       	rjmp	8000883a <_dtoa_r+0x39e>
8000881e:	fa ea 00 18 	ld.d	r10,sp[24]
80008822:	ed b4 00 00 	bld	r4,0x0
80008826:	c0 81       	brne	80008836 <_dtoa_r+0x39a>
80008828:	ec e8 00 00 	ld.d	r8,r6[0]
8000882c:	2f f5       	sub	r5,-1
8000882e:	fe b0 e3 fd 	rcall	80005028 <__avr32_f64_mul>
80008832:	fa eb 00 18 	st.d	sp[24],r10
80008836:	a1 54       	asr	r4,0x1
80008838:	2f 86       	sub	r6,-8
8000883a:	58 04       	cp.w	r4,0
8000883c:	cf 11       	brne	8000881e <_dtoa_r+0x382>
8000883e:	fa e8 00 18 	ld.d	r8,sp[24]
80008842:	fa ea 00 08 	ld.d	r10,sp[8]
80008846:	06 96       	mov	r6,r3
80008848:	e0 a0 0e 6a 	rcall	8000a51c <__avr32_f64_div>
8000884c:	40 a3       	lddsp	r3,sp[0x28]
8000884e:	14 98       	mov	r8,r10
80008850:	16 99       	mov	r9,r11
80008852:	fa e9 00 08 	st.d	sp[8],r8
80008856:	c2 f8       	rjmp	800088b4 <_dtoa_r+0x418>
80008858:	ec 08 11 00 	rsub	r8,r6,0
8000885c:	c0 31       	brne	80008862 <_dtoa_r+0x3c6>
8000885e:	30 25       	mov	r5,2
80008860:	c2 a8       	rjmp	800088b4 <_dtoa_r+0x418>
80008862:	fe cc c8 9a 	sub	r12,pc,-14182
80008866:	f0 04 14 04 	asr	r4,r8,0x4
8000886a:	50 1c       	stdsp	sp[0x4],r12
8000886c:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80008870:	fe c9 c9 70 	sub	r9,pc,-13968
80008874:	fa ea 00 3c 	ld.d	r10,sp[60]
80008878:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000887c:	fe b0 e3 d6 	rcall	80005028 <__avr32_f64_mul>
80008880:	40 1c       	lddsp	r12,sp[0x4]
80008882:	50 63       	stdsp	sp[0x18],r3
80008884:	30 25       	mov	r5,2
80008886:	0c 93       	mov	r3,r6
80008888:	fa eb 00 08 	st.d	sp[8],r10
8000888c:	18 96       	mov	r6,r12
8000888e:	c0 f8       	rjmp	800088ac <_dtoa_r+0x410>
80008890:	fa ea 00 08 	ld.d	r10,sp[8]
80008894:	ed b4 00 00 	bld	r4,0x0
80008898:	c0 81       	brne	800088a8 <_dtoa_r+0x40c>
8000889a:	ec e8 00 00 	ld.d	r8,r6[0]
8000889e:	2f f5       	sub	r5,-1
800088a0:	fe b0 e3 c4 	rcall	80005028 <__avr32_f64_mul>
800088a4:	fa eb 00 08 	st.d	sp[8],r10
800088a8:	a1 54       	asr	r4,0x1
800088aa:	2f 86       	sub	r6,-8
800088ac:	58 04       	cp.w	r4,0
800088ae:	cf 11       	brne	80008890 <_dtoa_r+0x3f4>
800088b0:	06 96       	mov	r6,r3
800088b2:	40 63       	lddsp	r3,sp[0x18]
800088b4:	41 4a       	lddsp	r10,sp[0x50]
800088b6:	58 0a       	cp.w	r10,0
800088b8:	c2 a0       	breq	8000890c <_dtoa_r+0x470>
800088ba:	fa e8 00 08 	ld.d	r8,sp[8]
800088be:	58 01       	cp.w	r1,0
800088c0:	5f 94       	srgt	r4
800088c2:	fa e9 00 18 	st.d	sp[24],r8
800088c6:	30 08       	mov	r8,0
800088c8:	fc 19 3f f0 	movh	r9,0x3ff0
800088cc:	fa ea 00 18 	ld.d	r10,sp[24]
800088d0:	e0 a0 0d f1 	rcall	8000a4b2 <__avr32_f64_cmp_lt>
800088d4:	f9 bc 00 00 	moveq	r12,0
800088d8:	f9 bc 01 01 	movne	r12,1
800088dc:	e9 ec 00 0c 	and	r12,r4,r12
800088e0:	c1 60       	breq	8000890c <_dtoa_r+0x470>
800088e2:	40 98       	lddsp	r8,sp[0x24]
800088e4:	58 08       	cp.w	r8,0
800088e6:	e0 8a 00 f1 	brle	80008ac8 <_dtoa_r+0x62c>
800088ea:	30 08       	mov	r8,0
800088ec:	fc 19 40 24 	movh	r9,0x4024
800088f0:	ec c4 00 01 	sub	r4,r6,1
800088f4:	fa ea 00 18 	ld.d	r10,sp[24]
800088f8:	2f f5       	sub	r5,-1
800088fa:	50 64       	stdsp	sp[0x18],r4
800088fc:	fe b0 e3 96 	rcall	80005028 <__avr32_f64_mul>
80008900:	40 94       	lddsp	r4,sp[0x24]
80008902:	14 98       	mov	r8,r10
80008904:	16 99       	mov	r9,r11
80008906:	fa e9 00 08 	st.d	sp[8],r8
8000890a:	c0 38       	rjmp	80008910 <_dtoa_r+0x474>
8000890c:	50 66       	stdsp	sp[0x18],r6
8000890e:	02 94       	mov	r4,r1
80008910:	0a 9c       	mov	r12,r5
80008912:	fe b0 e5 e6 	rcall	800054de <__avr32_s32_to_f64>
80008916:	fa e8 00 08 	ld.d	r8,sp[8]
8000891a:	fe b0 e3 87 	rcall	80005028 <__avr32_f64_mul>
8000891e:	30 08       	mov	r8,0
80008920:	fc 19 40 1c 	movh	r9,0x401c
80008924:	fe b0 e5 3c 	rcall	8000539c <__avr32_f64_add>
80008928:	14 98       	mov	r8,r10
8000892a:	16 99       	mov	r9,r11
8000892c:	fa e9 00 28 	st.d	sp[40],r8
80008930:	fc 18 fc c0 	movh	r8,0xfcc0
80008934:	40 a5       	lddsp	r5,sp[0x28]
80008936:	10 05       	add	r5,r8
80008938:	50 a5       	stdsp	sp[0x28],r5
8000893a:	58 04       	cp.w	r4,0
8000893c:	c2 11       	brne	8000897e <_dtoa_r+0x4e2>
8000893e:	fa ea 00 08 	ld.d	r10,sp[8]
80008942:	30 08       	mov	r8,0
80008944:	fc 19 40 14 	movh	r9,0x4014
80008948:	fe b0 e4 5c 	rcall	80005200 <__avr32_f64_sub>
8000894c:	40 bc       	lddsp	r12,sp[0x2c]
8000894e:	fa eb 00 08 	st.d	sp[8],r10
80008952:	14 98       	mov	r8,r10
80008954:	16 99       	mov	r9,r11
80008956:	18 9a       	mov	r10,r12
80008958:	0a 9b       	mov	r11,r5
8000895a:	e0 a0 0d ac 	rcall	8000a4b2 <__avr32_f64_cmp_lt>
8000895e:	e0 81 02 54 	brne	80008e06 <_dtoa_r+0x96a>
80008962:	0a 98       	mov	r8,r5
80008964:	40 b9       	lddsp	r9,sp[0x2c]
80008966:	ee 18 80 00 	eorh	r8,0x8000
8000896a:	fa ea 00 08 	ld.d	r10,sp[8]
8000896e:	10 95       	mov	r5,r8
80008970:	12 98       	mov	r8,r9
80008972:	0a 99       	mov	r9,r5
80008974:	e0 a0 0d 9f 	rcall	8000a4b2 <__avr32_f64_cmp_lt>
80008978:	e0 81 02 3e 	brne	80008df4 <_dtoa_r+0x958>
8000897c:	ca 68       	rjmp	80008ac8 <_dtoa_r+0x62c>
8000897e:	fe c9 ca 7e 	sub	r9,pc,-13698
80008982:	e8 c8 00 01 	sub	r8,r4,1
80008986:	40 d5       	lddsp	r5,sp[0x34]
80008988:	58 05       	cp.w	r5,0
8000898a:	c4 f0       	breq	80008a28 <_dtoa_r+0x58c>
8000898c:	30 0c       	mov	r12,0
8000898e:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80008992:	51 3c       	stdsp	sp[0x4c],r12
80008994:	30 0a       	mov	r10,0
80008996:	fc 1b 3f e0 	movh	r11,0x3fe0
8000899a:	e0 a0 0d c1 	rcall	8000a51c <__avr32_f64_div>
8000899e:	fa e8 00 28 	ld.d	r8,sp[40]
800089a2:	40 85       	lddsp	r5,sp[0x20]
800089a4:	fe b0 e4 2e 	rcall	80005200 <__avr32_f64_sub>
800089a8:	fa eb 00 28 	st.d	sp[40],r10
800089ac:	fa ea 00 08 	ld.d	r10,sp[8]
800089b0:	fe b0 e5 80 	rcall	800054b0 <__avr32_f64_to_s32>
800089b4:	51 6c       	stdsp	sp[0x58],r12
800089b6:	fe b0 e5 94 	rcall	800054de <__avr32_s32_to_f64>
800089ba:	14 98       	mov	r8,r10
800089bc:	16 99       	mov	r9,r11
800089be:	fa ea 00 08 	ld.d	r10,sp[8]
800089c2:	fe b0 e4 1f 	rcall	80005200 <__avr32_f64_sub>
800089c6:	fa eb 00 08 	st.d	sp[8],r10
800089ca:	41 68       	lddsp	r8,sp[0x58]
800089cc:	2d 08       	sub	r8,-48
800089ce:	0a c8       	st.b	r5++,r8
800089d0:	41 39       	lddsp	r9,sp[0x4c]
800089d2:	2f f9       	sub	r9,-1
800089d4:	51 39       	stdsp	sp[0x4c],r9
800089d6:	fa e8 00 28 	ld.d	r8,sp[40]
800089da:	e0 a0 0d 6c 	rcall	8000a4b2 <__avr32_f64_cmp_lt>
800089de:	e0 81 03 39 	brne	80009050 <_dtoa_r+0xbb4>
800089e2:	fa e8 00 08 	ld.d	r8,sp[8]
800089e6:	30 0a       	mov	r10,0
800089e8:	fc 1b 3f f0 	movh	r11,0x3ff0
800089ec:	fe b0 e4 0a 	rcall	80005200 <__avr32_f64_sub>
800089f0:	fa e8 00 28 	ld.d	r8,sp[40]
800089f4:	e0 a0 0d 5f 	rcall	8000a4b2 <__avr32_f64_cmp_lt>
800089f8:	fa ea 00 28 	ld.d	r10,sp[40]
800089fc:	30 08       	mov	r8,0
800089fe:	fc 19 40 24 	movh	r9,0x4024
80008a02:	e0 81 00 da 	brne	80008bb6 <_dtoa_r+0x71a>
80008a06:	41 3c       	lddsp	r12,sp[0x4c]
80008a08:	08 3c       	cp.w	r12,r4
80008a0a:	c5 f4       	brge	80008ac8 <_dtoa_r+0x62c>
80008a0c:	fe b0 e3 0e 	rcall	80005028 <__avr32_f64_mul>
80008a10:	30 08       	mov	r8,0
80008a12:	fa eb 00 28 	st.d	sp[40],r10
80008a16:	fc 19 40 24 	movh	r9,0x4024
80008a1a:	fa ea 00 08 	ld.d	r10,sp[8]
80008a1e:	fe b0 e3 05 	rcall	80005028 <__avr32_f64_mul>
80008a22:	fa eb 00 08 	st.d	sp[8],r10
80008a26:	cc 3b       	rjmp	800089ac <_dtoa_r+0x510>
80008a28:	40 85       	lddsp	r5,sp[0x20]
80008a2a:	08 05       	add	r5,r4
80008a2c:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80008a30:	51 35       	stdsp	sp[0x4c],r5
80008a32:	fa e8 00 28 	ld.d	r8,sp[40]
80008a36:	40 85       	lddsp	r5,sp[0x20]
80008a38:	fe b0 e2 f8 	rcall	80005028 <__avr32_f64_mul>
80008a3c:	fa eb 00 28 	st.d	sp[40],r10
80008a40:	fa ea 00 08 	ld.d	r10,sp[8]
80008a44:	fe b0 e5 36 	rcall	800054b0 <__avr32_f64_to_s32>
80008a48:	51 6c       	stdsp	sp[0x58],r12
80008a4a:	fe b0 e5 4a 	rcall	800054de <__avr32_s32_to_f64>
80008a4e:	14 98       	mov	r8,r10
80008a50:	16 99       	mov	r9,r11
80008a52:	fa ea 00 08 	ld.d	r10,sp[8]
80008a56:	fe b0 e3 d5 	rcall	80005200 <__avr32_f64_sub>
80008a5a:	fa eb 00 08 	st.d	sp[8],r10
80008a5e:	41 68       	lddsp	r8,sp[0x58]
80008a60:	2d 08       	sub	r8,-48
80008a62:	0a c8       	st.b	r5++,r8
80008a64:	41 3c       	lddsp	r12,sp[0x4c]
80008a66:	18 35       	cp.w	r5,r12
80008a68:	c2 81       	brne	80008ab8 <_dtoa_r+0x61c>
80008a6a:	30 08       	mov	r8,0
80008a6c:	fc 19 3f e0 	movh	r9,0x3fe0
80008a70:	fa ea 00 28 	ld.d	r10,sp[40]
80008a74:	fe b0 e4 94 	rcall	8000539c <__avr32_f64_add>
80008a78:	40 85       	lddsp	r5,sp[0x20]
80008a7a:	fa e8 00 08 	ld.d	r8,sp[8]
80008a7e:	08 05       	add	r5,r4
80008a80:	e0 a0 0d 19 	rcall	8000a4b2 <__avr32_f64_cmp_lt>
80008a84:	e0 81 00 99 	brne	80008bb6 <_dtoa_r+0x71a>
80008a88:	fa e8 00 28 	ld.d	r8,sp[40]
80008a8c:	30 0a       	mov	r10,0
80008a8e:	fc 1b 3f e0 	movh	r11,0x3fe0
80008a92:	fe b0 e3 b7 	rcall	80005200 <__avr32_f64_sub>
80008a96:	14 98       	mov	r8,r10
80008a98:	16 99       	mov	r9,r11
80008a9a:	fa ea 00 08 	ld.d	r10,sp[8]
80008a9e:	e0 a0 0d 0a 	rcall	8000a4b2 <__avr32_f64_cmp_lt>
80008aa2:	c1 30       	breq	80008ac8 <_dtoa_r+0x62c>
80008aa4:	33 09       	mov	r9,48
80008aa6:	0a 98       	mov	r8,r5
80008aa8:	11 7a       	ld.ub	r10,--r8
80008aaa:	f2 0a 18 00 	cp.b	r10,r9
80008aae:	e0 81 02 d1 	brne	80009050 <_dtoa_r+0xbb4>
80008ab2:	10 95       	mov	r5,r8
80008ab4:	cf 9b       	rjmp	80008aa6 <_dtoa_r+0x60a>
80008ab6:	d7 03       	nop
80008ab8:	30 08       	mov	r8,0
80008aba:	fc 19 40 24 	movh	r9,0x4024
80008abe:	fe b0 e2 b5 	rcall	80005028 <__avr32_f64_mul>
80008ac2:	fa eb 00 08 	st.d	sp[8],r10
80008ac6:	cb db       	rjmp	80008a40 <_dtoa_r+0x5a4>
80008ac8:	fa ea 00 3c 	ld.d	r10,sp[60]
80008acc:	fa eb 00 08 	st.d	sp[8],r10
80008ad0:	58 e6       	cp.w	r6,14
80008ad2:	5f ab       	srle	r11
80008ad4:	41 8a       	lddsp	r10,sp[0x60]
80008ad6:	30 08       	mov	r8,0
80008ad8:	f4 09 11 ff 	rsub	r9,r10,-1
80008adc:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80008ae0:	f0 09 18 00 	cp.b	r9,r8
80008ae4:	e0 80 00 82 	breq	80008be8 <_dtoa_r+0x74c>
80008ae8:	40 ea       	lddsp	r10,sp[0x38]
80008aea:	58 01       	cp.w	r1,0
80008aec:	5f a9       	srle	r9
80008aee:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
80008af2:	fe ca cb f2 	sub	r10,pc,-13326
80008af6:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
80008afa:	fa e5 00 10 	st.d	sp[16],r4
80008afe:	f0 09 18 00 	cp.b	r9,r8
80008b02:	c1 40       	breq	80008b2a <_dtoa_r+0x68e>
80008b04:	58 01       	cp.w	r1,0
80008b06:	e0 81 01 77 	brne	80008df4 <_dtoa_r+0x958>
80008b0a:	30 08       	mov	r8,0
80008b0c:	fc 19 40 14 	movh	r9,0x4014
80008b10:	08 9a       	mov	r10,r4
80008b12:	0a 9b       	mov	r11,r5
80008b14:	fe b0 e2 8a 	rcall	80005028 <__avr32_f64_mul>
80008b18:	fa e8 00 08 	ld.d	r8,sp[8]
80008b1c:	e0 a0 0c 97 	rcall	8000a44a <__avr32_f64_cmp_ge>
80008b20:	e0 81 01 6a 	brne	80008df4 <_dtoa_r+0x958>
80008b24:	02 92       	mov	r2,r1
80008b26:	e0 8f 01 72 	bral	80008e0a <_dtoa_r+0x96e>
80008b2a:	40 85       	lddsp	r5,sp[0x20]
80008b2c:	30 14       	mov	r4,1
80008b2e:	fa e8 00 10 	ld.d	r8,sp[16]
80008b32:	fa ea 00 08 	ld.d	r10,sp[8]
80008b36:	e0 a0 0c f3 	rcall	8000a51c <__avr32_f64_div>
80008b3a:	fe b0 e4 bb 	rcall	800054b0 <__avr32_f64_to_s32>
80008b3e:	18 92       	mov	r2,r12
80008b40:	fe b0 e4 cf 	rcall	800054de <__avr32_s32_to_f64>
80008b44:	fa e8 00 10 	ld.d	r8,sp[16]
80008b48:	fe b0 e2 70 	rcall	80005028 <__avr32_f64_mul>
80008b4c:	14 98       	mov	r8,r10
80008b4e:	16 99       	mov	r9,r11
80008b50:	fa ea 00 08 	ld.d	r10,sp[8]
80008b54:	fe b0 e3 56 	rcall	80005200 <__avr32_f64_sub>
80008b58:	fa eb 00 08 	st.d	sp[8],r10
80008b5c:	e4 c8 ff d0 	sub	r8,r2,-48
80008b60:	0a c8       	st.b	r5++,r8
80008b62:	fc 19 40 24 	movh	r9,0x4024
80008b66:	30 08       	mov	r8,0
80008b68:	02 34       	cp.w	r4,r1
80008b6a:	c3 31       	brne	80008bd0 <_dtoa_r+0x734>
80008b6c:	fa e8 00 08 	ld.d	r8,sp[8]
80008b70:	fe b0 e4 16 	rcall	8000539c <__avr32_f64_add>
80008b74:	16 91       	mov	r1,r11
80008b76:	14 90       	mov	r0,r10
80008b78:	14 98       	mov	r8,r10
80008b7a:	02 99       	mov	r9,r1
80008b7c:	fa ea 00 10 	ld.d	r10,sp[16]
80008b80:	e0 a0 0c 99 	rcall	8000a4b2 <__avr32_f64_cmp_lt>
80008b84:	c1 a1       	brne	80008bb8 <_dtoa_r+0x71c>
80008b86:	fa e8 00 10 	ld.d	r8,sp[16]
80008b8a:	00 9a       	mov	r10,r0
80008b8c:	02 9b       	mov	r11,r1
80008b8e:	e0 a0 0c 4b 	rcall	8000a424 <__avr32_f64_cmp_eq>
80008b92:	e0 80 02 5e 	breq	8000904e <_dtoa_r+0xbb2>
80008b96:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80008b9a:	c0 f1       	brne	80008bb8 <_dtoa_r+0x71c>
80008b9c:	e0 8f 02 59 	bral	8000904e <_dtoa_r+0xbb2>
80008ba0:	40 8a       	lddsp	r10,sp[0x20]
80008ba2:	14 38       	cp.w	r8,r10
80008ba4:	c0 30       	breq	80008baa <_dtoa_r+0x70e>
80008ba6:	10 95       	mov	r5,r8
80008ba8:	c0 98       	rjmp	80008bba <_dtoa_r+0x71e>
80008baa:	33 08       	mov	r8,48
80008bac:	40 89       	lddsp	r9,sp[0x20]
80008bae:	2f f6       	sub	r6,-1
80008bb0:	b2 88       	st.b	r9[0x0],r8
80008bb2:	40 88       	lddsp	r8,sp[0x20]
80008bb4:	c0 88       	rjmp	80008bc4 <_dtoa_r+0x728>
80008bb6:	40 66       	lddsp	r6,sp[0x18]
80008bb8:	33 99       	mov	r9,57
80008bba:	0a 98       	mov	r8,r5
80008bbc:	11 7a       	ld.ub	r10,--r8
80008bbe:	f2 0a 18 00 	cp.b	r10,r9
80008bc2:	ce f0       	breq	80008ba0 <_dtoa_r+0x704>
80008bc4:	50 66       	stdsp	sp[0x18],r6
80008bc6:	11 89       	ld.ub	r9,r8[0x0]
80008bc8:	2f f9       	sub	r9,-1
80008bca:	b0 89       	st.b	r8[0x0],r9
80008bcc:	e0 8f 02 42 	bral	80009050 <_dtoa_r+0xbb4>
80008bd0:	fe b0 e2 2c 	rcall	80005028 <__avr32_f64_mul>
80008bd4:	2f f4       	sub	r4,-1
80008bd6:	fa eb 00 08 	st.d	sp[8],r10
80008bda:	30 08       	mov	r8,0
80008bdc:	30 09       	mov	r9,0
80008bde:	e0 a0 0c 23 	rcall	8000a424 <__avr32_f64_cmp_eq>
80008be2:	ca 60       	breq	80008b2e <_dtoa_r+0x692>
80008be4:	e0 8f 02 35 	bral	8000904e <_dtoa_r+0xbb2>
80008be8:	40 d8       	lddsp	r8,sp[0x34]
80008bea:	58 08       	cp.w	r8,0
80008bec:	c0 51       	brne	80008bf6 <_dtoa_r+0x75a>
80008bee:	04 98       	mov	r8,r2
80008bf0:	00 95       	mov	r5,r0
80008bf2:	40 d4       	lddsp	r4,sp[0x34]
80008bf4:	c3 78       	rjmp	80008c62 <_dtoa_r+0x7c6>
80008bf6:	40 c5       	lddsp	r5,sp[0x30]
80008bf8:	58 15       	cp.w	r5,1
80008bfa:	e0 89 00 0f 	brgt	80008c18 <_dtoa_r+0x77c>
80008bfe:	41 74       	lddsp	r4,sp[0x5c]
80008c00:	58 04       	cp.w	r4,0
80008c02:	c0 40       	breq	80008c0a <_dtoa_r+0x76e>
80008c04:	f4 c9 fb cd 	sub	r9,r10,-1075
80008c08:	c0 48       	rjmp	80008c10 <_dtoa_r+0x774>
80008c0a:	41 99       	lddsp	r9,sp[0x64]
80008c0c:	f2 09 11 36 	rsub	r9,r9,54
80008c10:	04 98       	mov	r8,r2
80008c12:	00 95       	mov	r5,r0
80008c14:	c1 c8       	rjmp	80008c4c <_dtoa_r+0x7b0>
80008c16:	d7 03       	nop
80008c18:	e2 c8 00 01 	sub	r8,r1,1
80008c1c:	58 01       	cp.w	r1,0
80008c1e:	e0 05 17 40 	movge	r5,r0
80008c22:	e2 09 17 40 	movge	r9,r1
80008c26:	e1 d1 e5 15 	sublt	r5,r0,r1
80008c2a:	f9 b9 05 00 	movlt	r9,0
80008c2e:	10 32       	cp.w	r2,r8
80008c30:	e5 d8 e4 18 	subge	r8,r2,r8
80008c34:	f1 d2 e5 18 	sublt	r8,r8,r2
80008c38:	e5 d8 e5 02 	addlt	r2,r2,r8
80008c3c:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
80008c40:	f9 d8 e5 0c 	addlt	r12,r12,r8
80008c44:	fb fc 5a 11 	st.wlt	sp[0x44],r12
80008c48:	f9 b8 05 00 	movlt	r8,0
80008c4c:	40 4b       	lddsp	r11,sp[0x10]
80008c4e:	12 0b       	add	r11,r9
80008c50:	50 08       	stdsp	sp[0x0],r8
80008c52:	50 4b       	stdsp	sp[0x10],r11
80008c54:	12 00       	add	r0,r9
80008c56:	30 1b       	mov	r11,1
80008c58:	0e 9c       	mov	r12,r7
80008c5a:	e0 a0 08 a3 	rcall	80009da0 <__i2b>
80008c5e:	40 08       	lddsp	r8,sp[0x0]
80008c60:	18 94       	mov	r4,r12
80008c62:	40 4a       	lddsp	r10,sp[0x10]
80008c64:	58 05       	cp.w	r5,0
80008c66:	5f 99       	srgt	r9
80008c68:	58 0a       	cp.w	r10,0
80008c6a:	5f 9a       	srgt	r10
80008c6c:	f5 e9 00 09 	and	r9,r10,r9
80008c70:	c0 80       	breq	80008c80 <_dtoa_r+0x7e4>
80008c72:	40 4c       	lddsp	r12,sp[0x10]
80008c74:	f8 05 0d 49 	min	r9,r12,r5
80008c78:	12 1c       	sub	r12,r9
80008c7a:	12 10       	sub	r0,r9
80008c7c:	50 4c       	stdsp	sp[0x10],r12
80008c7e:	12 15       	sub	r5,r9
80008c80:	58 02       	cp.w	r2,0
80008c82:	e0 8a 00 27 	brle	80008cd0 <_dtoa_r+0x834>
80008c86:	40 db       	lddsp	r11,sp[0x34]
80008c88:	58 0b       	cp.w	r11,0
80008c8a:	c1 d0       	breq	80008cc4 <_dtoa_r+0x828>
80008c8c:	58 08       	cp.w	r8,0
80008c8e:	e0 8a 00 17 	brle	80008cbc <_dtoa_r+0x820>
80008c92:	10 9a       	mov	r10,r8
80008c94:	50 08       	stdsp	sp[0x0],r8
80008c96:	08 9b       	mov	r11,r4
80008c98:	0e 9c       	mov	r12,r7
80008c9a:	e0 a0 08 c9 	rcall	80009e2c <__pow5mult>
80008c9e:	06 9a       	mov	r10,r3
80008ca0:	18 9b       	mov	r11,r12
80008ca2:	18 94       	mov	r4,r12
80008ca4:	0e 9c       	mov	r12,r7
80008ca6:	e0 a0 07 fd 	rcall	80009ca0 <__multiply>
80008caa:	18 99       	mov	r9,r12
80008cac:	06 9b       	mov	r11,r3
80008cae:	50 19       	stdsp	sp[0x4],r9
80008cb0:	0e 9c       	mov	r12,r7
80008cb2:	e0 a0 06 a9 	rcall	80009a04 <_Bfree>
80008cb6:	40 19       	lddsp	r9,sp[0x4]
80008cb8:	40 08       	lddsp	r8,sp[0x0]
80008cba:	12 93       	mov	r3,r9
80008cbc:	e4 08 01 0a 	sub	r10,r2,r8
80008cc0:	c0 80       	breq	80008cd0 <_dtoa_r+0x834>
80008cc2:	c0 28       	rjmp	80008cc6 <_dtoa_r+0x82a>
80008cc4:	04 9a       	mov	r10,r2
80008cc6:	06 9b       	mov	r11,r3
80008cc8:	0e 9c       	mov	r12,r7
80008cca:	e0 a0 08 b1 	rcall	80009e2c <__pow5mult>
80008cce:	18 93       	mov	r3,r12
80008cd0:	30 1b       	mov	r11,1
80008cd2:	0e 9c       	mov	r12,r7
80008cd4:	e0 a0 08 66 	rcall	80009da0 <__i2b>
80008cd8:	41 1a       	lddsp	r10,sp[0x44]
80008cda:	18 92       	mov	r2,r12
80008cdc:	58 0a       	cp.w	r10,0
80008cde:	e0 8a 00 07 	brle	80008cec <_dtoa_r+0x850>
80008ce2:	18 9b       	mov	r11,r12
80008ce4:	0e 9c       	mov	r12,r7
80008ce6:	e0 a0 08 a3 	rcall	80009e2c <__pow5mult>
80008cea:	18 92       	mov	r2,r12
80008cec:	40 c9       	lddsp	r9,sp[0x30]
80008cee:	58 19       	cp.w	r9,1
80008cf0:	e0 89 00 14 	brgt	80008d18 <_dtoa_r+0x87c>
80008cf4:	40 38       	lddsp	r8,sp[0xc]
80008cf6:	58 08       	cp.w	r8,0
80008cf8:	c1 01       	brne	80008d18 <_dtoa_r+0x87c>
80008cfa:	40 29       	lddsp	r9,sp[0x8]
80008cfc:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80008d00:	c0 c1       	brne	80008d18 <_dtoa_r+0x87c>
80008d02:	12 98       	mov	r8,r9
80008d04:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80008d08:	c0 80       	breq	80008d18 <_dtoa_r+0x87c>
80008d0a:	40 4c       	lddsp	r12,sp[0x10]
80008d0c:	30 1b       	mov	r11,1
80008d0e:	2f fc       	sub	r12,-1
80008d10:	2f f0       	sub	r0,-1
80008d12:	50 4c       	stdsp	sp[0x10],r12
80008d14:	50 6b       	stdsp	sp[0x18],r11
80008d16:	c0 38       	rjmp	80008d1c <_dtoa_r+0x880>
80008d18:	30 0a       	mov	r10,0
80008d1a:	50 6a       	stdsp	sp[0x18],r10
80008d1c:	41 19       	lddsp	r9,sp[0x44]
80008d1e:	58 09       	cp.w	r9,0
80008d20:	c0 31       	brne	80008d26 <_dtoa_r+0x88a>
80008d22:	30 1c       	mov	r12,1
80008d24:	c0 98       	rjmp	80008d36 <_dtoa_r+0x89a>
80008d26:	64 48       	ld.w	r8,r2[0x10]
80008d28:	2f c8       	sub	r8,-4
80008d2a:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
80008d2e:	e0 a0 05 db 	rcall	800098e4 <__hi0bits>
80008d32:	f8 0c 11 20 	rsub	r12,r12,32
80008d36:	40 4b       	lddsp	r11,sp[0x10]
80008d38:	f8 0b 00 08 	add	r8,r12,r11
80008d3c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80008d40:	c0 c0       	breq	80008d58 <_dtoa_r+0x8bc>
80008d42:	f0 08 11 20 	rsub	r8,r8,32
80008d46:	58 48       	cp.w	r8,4
80008d48:	e0 8a 00 06 	brle	80008d54 <_dtoa_r+0x8b8>
80008d4c:	20 48       	sub	r8,4
80008d4e:	10 0b       	add	r11,r8
80008d50:	50 4b       	stdsp	sp[0x10],r11
80008d52:	c0 78       	rjmp	80008d60 <_dtoa_r+0x8c4>
80008d54:	58 48       	cp.w	r8,4
80008d56:	c0 70       	breq	80008d64 <_dtoa_r+0x8c8>
80008d58:	40 4a       	lddsp	r10,sp[0x10]
80008d5a:	2e 48       	sub	r8,-28
80008d5c:	10 0a       	add	r10,r8
80008d5e:	50 4a       	stdsp	sp[0x10],r10
80008d60:	10 00       	add	r0,r8
80008d62:	10 05       	add	r5,r8
80008d64:	58 00       	cp.w	r0,0
80008d66:	e0 8a 00 08 	brle	80008d76 <_dtoa_r+0x8da>
80008d6a:	06 9b       	mov	r11,r3
80008d6c:	00 9a       	mov	r10,r0
80008d6e:	0e 9c       	mov	r12,r7
80008d70:	e0 a0 07 54 	rcall	80009c18 <__lshift>
80008d74:	18 93       	mov	r3,r12
80008d76:	40 49       	lddsp	r9,sp[0x10]
80008d78:	58 09       	cp.w	r9,0
80008d7a:	e0 8a 00 08 	brle	80008d8a <_dtoa_r+0x8ee>
80008d7e:	04 9b       	mov	r11,r2
80008d80:	12 9a       	mov	r10,r9
80008d82:	0e 9c       	mov	r12,r7
80008d84:	e0 a0 07 4a 	rcall	80009c18 <__lshift>
80008d88:	18 92       	mov	r2,r12
80008d8a:	41 48       	lddsp	r8,sp[0x50]
80008d8c:	58 08       	cp.w	r8,0
80008d8e:	c1 b0       	breq	80008dc4 <_dtoa_r+0x928>
80008d90:	04 9b       	mov	r11,r2
80008d92:	06 9c       	mov	r12,r3
80008d94:	e0 a0 06 1f 	rcall	800099d2 <__mcmp>
80008d98:	c1 64       	brge	80008dc4 <_dtoa_r+0x928>
80008d9a:	06 9b       	mov	r11,r3
80008d9c:	30 09       	mov	r9,0
80008d9e:	30 aa       	mov	r10,10
80008da0:	0e 9c       	mov	r12,r7
80008da2:	e0 a0 08 07 	rcall	80009db0 <__multadd>
80008da6:	20 16       	sub	r6,1
80008da8:	18 93       	mov	r3,r12
80008daa:	40 dc       	lddsp	r12,sp[0x34]
80008dac:	58 0c       	cp.w	r12,0
80008dae:	c0 31       	brne	80008db4 <_dtoa_r+0x918>
80008db0:	40 91       	lddsp	r1,sp[0x24]
80008db2:	c0 98       	rjmp	80008dc4 <_dtoa_r+0x928>
80008db4:	08 9b       	mov	r11,r4
80008db6:	40 91       	lddsp	r1,sp[0x24]
80008db8:	30 09       	mov	r9,0
80008dba:	30 aa       	mov	r10,10
80008dbc:	0e 9c       	mov	r12,r7
80008dbe:	e0 a0 07 f9 	rcall	80009db0 <__multadd>
80008dc2:	18 94       	mov	r4,r12
80008dc4:	58 01       	cp.w	r1,0
80008dc6:	5f a9       	srle	r9
80008dc8:	40 cb       	lddsp	r11,sp[0x30]
80008dca:	58 2b       	cp.w	r11,2
80008dcc:	5f 98       	srgt	r8
80008dce:	f3 e8 00 08 	and	r8,r9,r8
80008dd2:	c2 50       	breq	80008e1c <_dtoa_r+0x980>
80008dd4:	58 01       	cp.w	r1,0
80008dd6:	c1 11       	brne	80008df8 <_dtoa_r+0x95c>
80008dd8:	04 9b       	mov	r11,r2
80008dda:	02 99       	mov	r9,r1
80008ddc:	30 5a       	mov	r10,5
80008dde:	0e 9c       	mov	r12,r7
80008de0:	e0 a0 07 e8 	rcall	80009db0 <__multadd>
80008de4:	18 92       	mov	r2,r12
80008de6:	18 9b       	mov	r11,r12
80008de8:	06 9c       	mov	r12,r3
80008dea:	e0 a0 05 f4 	rcall	800099d2 <__mcmp>
80008dee:	e0 89 00 0f 	brgt	80008e0c <_dtoa_r+0x970>
80008df2:	c0 38       	rjmp	80008df8 <_dtoa_r+0x95c>
80008df4:	30 02       	mov	r2,0
80008df6:	04 94       	mov	r4,r2
80008df8:	40 ea       	lddsp	r10,sp[0x38]
80008dfa:	30 09       	mov	r9,0
80008dfc:	5c da       	com	r10
80008dfe:	40 85       	lddsp	r5,sp[0x20]
80008e00:	50 6a       	stdsp	sp[0x18],r10
80008e02:	50 49       	stdsp	sp[0x10],r9
80008e04:	c0 f9       	rjmp	80009022 <_dtoa_r+0xb86>
80008e06:	08 92       	mov	r2,r4
80008e08:	40 66       	lddsp	r6,sp[0x18]
80008e0a:	04 94       	mov	r4,r2
80008e0c:	2f f6       	sub	r6,-1
80008e0e:	50 66       	stdsp	sp[0x18],r6
80008e10:	33 18       	mov	r8,49
80008e12:	40 85       	lddsp	r5,sp[0x20]
80008e14:	0a c8       	st.b	r5++,r8
80008e16:	30 08       	mov	r8,0
80008e18:	50 48       	stdsp	sp[0x10],r8
80008e1a:	c0 49       	rjmp	80009022 <_dtoa_r+0xb86>
80008e1c:	40 dc       	lddsp	r12,sp[0x34]
80008e1e:	58 0c       	cp.w	r12,0
80008e20:	e0 80 00 b5 	breq	80008f8a <_dtoa_r+0xaee>
80008e24:	58 05       	cp.w	r5,0
80008e26:	e0 8a 00 08 	brle	80008e36 <_dtoa_r+0x99a>
80008e2a:	08 9b       	mov	r11,r4
80008e2c:	0a 9a       	mov	r10,r5
80008e2e:	0e 9c       	mov	r12,r7
80008e30:	e0 a0 06 f4 	rcall	80009c18 <__lshift>
80008e34:	18 94       	mov	r4,r12
80008e36:	40 6b       	lddsp	r11,sp[0x18]
80008e38:	58 0b       	cp.w	r11,0
80008e3a:	c0 31       	brne	80008e40 <_dtoa_r+0x9a4>
80008e3c:	08 9c       	mov	r12,r4
80008e3e:	c1 38       	rjmp	80008e64 <_dtoa_r+0x9c8>
80008e40:	68 1b       	ld.w	r11,r4[0x4]
80008e42:	0e 9c       	mov	r12,r7
80008e44:	e0 a0 05 fa 	rcall	80009a38 <_Balloc>
80008e48:	68 4a       	ld.w	r10,r4[0x10]
80008e4a:	18 95       	mov	r5,r12
80008e4c:	e8 cb ff f4 	sub	r11,r4,-12
80008e50:	2f ea       	sub	r10,-2
80008e52:	2f 4c       	sub	r12,-12
80008e54:	a3 6a       	lsl	r10,0x2
80008e56:	fe b0 e7 05 	rcall	80005c60 <memcpy>
80008e5a:	0a 9b       	mov	r11,r5
80008e5c:	30 1a       	mov	r10,1
80008e5e:	0e 9c       	mov	r12,r7
80008e60:	e0 a0 06 dc 	rcall	80009c18 <__lshift>
80008e64:	50 44       	stdsp	sp[0x10],r4
80008e66:	40 3a       	lddsp	r10,sp[0xc]
80008e68:	30 19       	mov	r9,1
80008e6a:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80008e6e:	18 94       	mov	r4,r12
80008e70:	50 da       	stdsp	sp[0x34],r10
80008e72:	40 85       	lddsp	r5,sp[0x20]
80008e74:	50 99       	stdsp	sp[0x24],r9
80008e76:	50 26       	stdsp	sp[0x8],r6
80008e78:	50 e1       	stdsp	sp[0x38],r1
80008e7a:	04 9b       	mov	r11,r2
80008e7c:	06 9c       	mov	r12,r3
80008e7e:	fe b0 fa 7f 	rcall	8000837c <quorem>
80008e82:	40 4b       	lddsp	r11,sp[0x10]
80008e84:	f8 c0 ff d0 	sub	r0,r12,-48
80008e88:	06 9c       	mov	r12,r3
80008e8a:	e0 a0 05 a4 	rcall	800099d2 <__mcmp>
80008e8e:	08 9a       	mov	r10,r4
80008e90:	50 6c       	stdsp	sp[0x18],r12
80008e92:	04 9b       	mov	r11,r2
80008e94:	0e 9c       	mov	r12,r7
80008e96:	e0 a0 06 59 	rcall	80009b48 <__mdiff>
80008e9a:	18 91       	mov	r1,r12
80008e9c:	78 38       	ld.w	r8,r12[0xc]
80008e9e:	58 08       	cp.w	r8,0
80008ea0:	c0 30       	breq	80008ea6 <_dtoa_r+0xa0a>
80008ea2:	30 16       	mov	r6,1
80008ea4:	c0 68       	rjmp	80008eb0 <_dtoa_r+0xa14>
80008ea6:	18 9b       	mov	r11,r12
80008ea8:	06 9c       	mov	r12,r3
80008eaa:	e0 a0 05 94 	rcall	800099d2 <__mcmp>
80008eae:	18 96       	mov	r6,r12
80008eb0:	0e 9c       	mov	r12,r7
80008eb2:	02 9b       	mov	r11,r1
80008eb4:	e0 a0 05 a8 	rcall	80009a04 <_Bfree>
80008eb8:	40 cc       	lddsp	r12,sp[0x30]
80008eba:	ed ec 10 08 	or	r8,r6,r12
80008ebe:	c0 d1       	brne	80008ed8 <_dtoa_r+0xa3c>
80008ec0:	40 db       	lddsp	r11,sp[0x34]
80008ec2:	58 0b       	cp.w	r11,0
80008ec4:	c0 a1       	brne	80008ed8 <_dtoa_r+0xa3c>
80008ec6:	40 26       	lddsp	r6,sp[0x8]
80008ec8:	e0 40 00 39 	cp.w	r0,57
80008ecc:	c3 00       	breq	80008f2c <_dtoa_r+0xa90>
80008ece:	40 6a       	lddsp	r10,sp[0x18]
80008ed0:	58 0a       	cp.w	r10,0
80008ed2:	e0 89 00 24 	brgt	80008f1a <_dtoa_r+0xa7e>
80008ed6:	c2 f8       	rjmp	80008f34 <_dtoa_r+0xa98>
80008ed8:	40 69       	lddsp	r9,sp[0x18]
80008eda:	58 09       	cp.w	r9,0
80008edc:	c0 85       	brlt	80008eec <_dtoa_r+0xa50>
80008ede:	12 98       	mov	r8,r9
80008ee0:	40 cc       	lddsp	r12,sp[0x30]
80008ee2:	18 48       	or	r8,r12
80008ee4:	c1 d1       	brne	80008f1e <_dtoa_r+0xa82>
80008ee6:	40 db       	lddsp	r11,sp[0x34]
80008ee8:	58 0b       	cp.w	r11,0
80008eea:	c1 a1       	brne	80008f1e <_dtoa_r+0xa82>
80008eec:	0c 99       	mov	r9,r6
80008eee:	40 26       	lddsp	r6,sp[0x8]
80008ef0:	58 09       	cp.w	r9,0
80008ef2:	e0 8a 00 21 	brle	80008f34 <_dtoa_r+0xa98>
80008ef6:	06 9b       	mov	r11,r3
80008ef8:	30 1a       	mov	r10,1
80008efa:	0e 9c       	mov	r12,r7
80008efc:	e0 a0 06 8e 	rcall	80009c18 <__lshift>
80008f00:	04 9b       	mov	r11,r2
80008f02:	18 93       	mov	r3,r12
80008f04:	e0 a0 05 67 	rcall	800099d2 <__mcmp>
80008f08:	e0 89 00 06 	brgt	80008f14 <_dtoa_r+0xa78>
80008f0c:	c1 41       	brne	80008f34 <_dtoa_r+0xa98>
80008f0e:	ed b0 00 00 	bld	r0,0x0
80008f12:	c1 11       	brne	80008f34 <_dtoa_r+0xa98>
80008f14:	e0 40 00 39 	cp.w	r0,57
80008f18:	c0 a0       	breq	80008f2c <_dtoa_r+0xa90>
80008f1a:	2f f0       	sub	r0,-1
80008f1c:	c0 c8       	rjmp	80008f34 <_dtoa_r+0xa98>
80008f1e:	58 06       	cp.w	r6,0
80008f20:	e0 8a 00 0c 	brle	80008f38 <_dtoa_r+0xa9c>
80008f24:	40 26       	lddsp	r6,sp[0x8]
80008f26:	e0 40 00 39 	cp.w	r0,57
80008f2a:	c0 41       	brne	80008f32 <_dtoa_r+0xa96>
80008f2c:	33 98       	mov	r8,57
80008f2e:	0a c8       	st.b	r5++,r8
80008f30:	c6 78       	rjmp	80008ffe <_dtoa_r+0xb62>
80008f32:	2f f0       	sub	r0,-1
80008f34:	0a c0       	st.b	r5++,r0
80008f36:	c7 58       	rjmp	80009020 <_dtoa_r+0xb84>
80008f38:	0a c0       	st.b	r5++,r0
80008f3a:	40 9a       	lddsp	r10,sp[0x24]
80008f3c:	40 e9       	lddsp	r9,sp[0x38]
80008f3e:	12 3a       	cp.w	r10,r9
80008f40:	c4 30       	breq	80008fc6 <_dtoa_r+0xb2a>
80008f42:	06 9b       	mov	r11,r3
80008f44:	30 09       	mov	r9,0
80008f46:	30 aa       	mov	r10,10
80008f48:	0e 9c       	mov	r12,r7
80008f4a:	e0 a0 07 33 	rcall	80009db0 <__multadd>
80008f4e:	40 48       	lddsp	r8,sp[0x10]
80008f50:	18 93       	mov	r3,r12
80008f52:	08 38       	cp.w	r8,r4
80008f54:	c0 91       	brne	80008f66 <_dtoa_r+0xaca>
80008f56:	10 9b       	mov	r11,r8
80008f58:	30 09       	mov	r9,0
80008f5a:	30 aa       	mov	r10,10
80008f5c:	0e 9c       	mov	r12,r7
80008f5e:	e0 a0 07 29 	rcall	80009db0 <__multadd>
80008f62:	50 4c       	stdsp	sp[0x10],r12
80008f64:	c0 e8       	rjmp	80008f80 <_dtoa_r+0xae4>
80008f66:	40 4b       	lddsp	r11,sp[0x10]
80008f68:	30 09       	mov	r9,0
80008f6a:	30 aa       	mov	r10,10
80008f6c:	0e 9c       	mov	r12,r7
80008f6e:	e0 a0 07 21 	rcall	80009db0 <__multadd>
80008f72:	08 9b       	mov	r11,r4
80008f74:	50 4c       	stdsp	sp[0x10],r12
80008f76:	30 09       	mov	r9,0
80008f78:	30 aa       	mov	r10,10
80008f7a:	0e 9c       	mov	r12,r7
80008f7c:	e0 a0 07 1a 	rcall	80009db0 <__multadd>
80008f80:	18 94       	mov	r4,r12
80008f82:	40 9c       	lddsp	r12,sp[0x24]
80008f84:	2f fc       	sub	r12,-1
80008f86:	50 9c       	stdsp	sp[0x24],r12
80008f88:	c7 9b       	rjmp	80008e7a <_dtoa_r+0x9de>
80008f8a:	30 18       	mov	r8,1
80008f8c:	06 90       	mov	r0,r3
80008f8e:	40 85       	lddsp	r5,sp[0x20]
80008f90:	08 93       	mov	r3,r4
80008f92:	0c 94       	mov	r4,r6
80008f94:	10 96       	mov	r6,r8
80008f96:	04 9b       	mov	r11,r2
80008f98:	00 9c       	mov	r12,r0
80008f9a:	fe b0 f9 f1 	rcall	8000837c <quorem>
80008f9e:	2d 0c       	sub	r12,-48
80008fa0:	0a cc       	st.b	r5++,r12
80008fa2:	02 36       	cp.w	r6,r1
80008fa4:	c0 a4       	brge	80008fb8 <_dtoa_r+0xb1c>
80008fa6:	00 9b       	mov	r11,r0
80008fa8:	30 09       	mov	r9,0
80008faa:	30 aa       	mov	r10,10
80008fac:	0e 9c       	mov	r12,r7
80008fae:	2f f6       	sub	r6,-1
80008fb0:	e0 a0 07 00 	rcall	80009db0 <__multadd>
80008fb4:	18 90       	mov	r0,r12
80008fb6:	cf 0b       	rjmp	80008f96 <_dtoa_r+0xafa>
80008fb8:	08 96       	mov	r6,r4
80008fba:	30 0b       	mov	r11,0
80008fbc:	06 94       	mov	r4,r3
80008fbe:	50 4b       	stdsp	sp[0x10],r11
80008fc0:	00 93       	mov	r3,r0
80008fc2:	18 90       	mov	r0,r12
80008fc4:	c0 28       	rjmp	80008fc8 <_dtoa_r+0xb2c>
80008fc6:	40 26       	lddsp	r6,sp[0x8]
80008fc8:	06 9b       	mov	r11,r3
80008fca:	30 1a       	mov	r10,1
80008fcc:	0e 9c       	mov	r12,r7
80008fce:	e0 a0 06 25 	rcall	80009c18 <__lshift>
80008fd2:	04 9b       	mov	r11,r2
80008fd4:	18 93       	mov	r3,r12
80008fd6:	e0 a0 04 fe 	rcall	800099d2 <__mcmp>
80008fda:	e0 89 00 12 	brgt	80008ffe <_dtoa_r+0xb62>
80008fde:	c1 b1       	brne	80009014 <_dtoa_r+0xb78>
80008fe0:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
80008fe4:	c0 d1       	brne	80008ffe <_dtoa_r+0xb62>
80008fe6:	c1 78       	rjmp	80009014 <_dtoa_r+0xb78>
80008fe8:	40 89       	lddsp	r9,sp[0x20]
80008fea:	12 38       	cp.w	r8,r9
80008fec:	c0 30       	breq	80008ff2 <_dtoa_r+0xb56>
80008fee:	10 95       	mov	r5,r8
80008ff0:	c0 88       	rjmp	80009000 <_dtoa_r+0xb64>
80008ff2:	2f f6       	sub	r6,-1
80008ff4:	50 66       	stdsp	sp[0x18],r6
80008ff6:	33 18       	mov	r8,49
80008ff8:	40 8c       	lddsp	r12,sp[0x20]
80008ffa:	b8 88       	st.b	r12[0x0],r8
80008ffc:	c1 38       	rjmp	80009022 <_dtoa_r+0xb86>
80008ffe:	33 9a       	mov	r10,57
80009000:	0a 98       	mov	r8,r5
80009002:	11 79       	ld.ub	r9,--r8
80009004:	f4 09 18 00 	cp.b	r9,r10
80009008:	cf 00       	breq	80008fe8 <_dtoa_r+0xb4c>
8000900a:	2f f9       	sub	r9,-1
8000900c:	b0 89       	st.b	r8[0x0],r9
8000900e:	c0 98       	rjmp	80009020 <_dtoa_r+0xb84>
80009010:	10 95       	mov	r5,r8
80009012:	c0 28       	rjmp	80009016 <_dtoa_r+0xb7a>
80009014:	33 09       	mov	r9,48
80009016:	0a 98       	mov	r8,r5
80009018:	11 7a       	ld.ub	r10,--r8
8000901a:	f2 0a 18 00 	cp.b	r10,r9
8000901e:	cf 90       	breq	80009010 <_dtoa_r+0xb74>
80009020:	50 66       	stdsp	sp[0x18],r6
80009022:	04 9b       	mov	r11,r2
80009024:	0e 9c       	mov	r12,r7
80009026:	e0 a0 04 ef 	rcall	80009a04 <_Bfree>
8000902a:	58 04       	cp.w	r4,0
8000902c:	c1 20       	breq	80009050 <_dtoa_r+0xbb4>
8000902e:	40 4b       	lddsp	r11,sp[0x10]
80009030:	08 3b       	cp.w	r11,r4
80009032:	5f 19       	srne	r9
80009034:	58 0b       	cp.w	r11,0
80009036:	5f 18       	srne	r8
80009038:	f3 e8 00 08 	and	r8,r9,r8
8000903c:	c0 40       	breq	80009044 <_dtoa_r+0xba8>
8000903e:	0e 9c       	mov	r12,r7
80009040:	e0 a0 04 e2 	rcall	80009a04 <_Bfree>
80009044:	08 9b       	mov	r11,r4
80009046:	0e 9c       	mov	r12,r7
80009048:	e0 a0 04 de 	rcall	80009a04 <_Bfree>
8000904c:	c0 28       	rjmp	80009050 <_dtoa_r+0xbb4>
8000904e:	50 66       	stdsp	sp[0x18],r6
80009050:	0e 9c       	mov	r12,r7
80009052:	06 9b       	mov	r11,r3
80009054:	e0 a0 04 d8 	rcall	80009a04 <_Bfree>
80009058:	30 08       	mov	r8,0
8000905a:	aa 88       	st.b	r5[0x0],r8
8000905c:	40 68       	lddsp	r8,sp[0x18]
8000905e:	41 5a       	lddsp	r10,sp[0x54]
80009060:	2f f8       	sub	r8,-1
80009062:	41 29       	lddsp	r9,sp[0x48]
80009064:	95 08       	st.w	r10[0x0],r8
80009066:	40 8c       	lddsp	r12,sp[0x20]
80009068:	58 09       	cp.w	r9,0
8000906a:	fb f8 10 12 	ld.wne	r8,sp[0x48]
8000906e:	f1 f5 1a 00 	st.wne	r8[0x0],r5
80009072:	2e 6d       	sub	sp,-104
80009074:	d8 32       	popm	r0-r7,pc
80009076:	d7 03       	nop

80009078 <__errno>:
80009078:	e0 68 05 50 	mov	r8,1360
8000907c:	70 0c       	ld.w	r12,r8[0x0]
8000907e:	2f 4c       	sub	r12,-12
80009080:	5e fc       	retal	r12
80009082:	d7 03       	nop

80009084 <_fflush_r>:
80009084:	d4 21       	pushm	r4-r7,lr
80009086:	16 97       	mov	r7,r11
80009088:	18 96       	mov	r6,r12
8000908a:	76 48       	ld.w	r8,r11[0x10]
8000908c:	58 08       	cp.w	r8,0
8000908e:	c7 f0       	breq	8000918c <_fflush_r+0x108>
80009090:	58 0c       	cp.w	r12,0
80009092:	c0 50       	breq	8000909c <_fflush_r+0x18>
80009094:	78 68       	ld.w	r8,r12[0x18]
80009096:	58 08       	cp.w	r8,0
80009098:	c0 21       	brne	8000909c <_fflush_r+0x18>
8000909a:	cc dc       	rcall	80009234 <__sinit>
8000909c:	fe c8 d2 50 	sub	r8,pc,-11696
800090a0:	10 37       	cp.w	r7,r8
800090a2:	c0 31       	brne	800090a8 <_fflush_r+0x24>
800090a4:	6c 07       	ld.w	r7,r6[0x0]
800090a6:	c0 c8       	rjmp	800090be <_fflush_r+0x3a>
800090a8:	fe c8 d2 3c 	sub	r8,pc,-11716
800090ac:	10 37       	cp.w	r7,r8
800090ae:	c0 31       	brne	800090b4 <_fflush_r+0x30>
800090b0:	6c 17       	ld.w	r7,r6[0x4]
800090b2:	c0 68       	rjmp	800090be <_fflush_r+0x3a>
800090b4:	fe c8 d2 28 	sub	r8,pc,-11736
800090b8:	10 37       	cp.w	r7,r8
800090ba:	ed f7 00 02 	ld.weq	r7,r6[0x8]
800090be:	8e 6a       	ld.sh	r10,r7[0xc]
800090c0:	14 98       	mov	r8,r10
800090c2:	ed ba 00 03 	bld	r10,0x3
800090c6:	c4 20       	breq	8000914a <_fflush_r+0xc6>
800090c8:	ab ba       	sbr	r10,0xb
800090ca:	ae 6a       	st.h	r7[0xc],r10
800090cc:	6e 18       	ld.w	r8,r7[0x4]
800090ce:	58 08       	cp.w	r8,0
800090d0:	e0 89 00 06 	brgt	800090dc <_fflush_r+0x58>
800090d4:	6f 08       	ld.w	r8,r7[0x40]
800090d6:	58 08       	cp.w	r8,0
800090d8:	e0 8a 00 5a 	brle	8000918c <_fflush_r+0x108>
800090dc:	6e b8       	ld.w	r8,r7[0x2c]
800090de:	58 08       	cp.w	r8,0
800090e0:	c5 60       	breq	8000918c <_fflush_r+0x108>
800090e2:	e2 1a 10 00 	andl	r10,0x1000,COH
800090e6:	c0 30       	breq	800090ec <_fflush_r+0x68>
800090e8:	6f 55       	ld.w	r5,r7[0x54]
800090ea:	c0 f8       	rjmp	80009108 <_fflush_r+0x84>
800090ec:	30 19       	mov	r9,1
800090ee:	6e 8b       	ld.w	r11,r7[0x20]
800090f0:	0c 9c       	mov	r12,r6
800090f2:	5d 18       	icall	r8
800090f4:	18 95       	mov	r5,r12
800090f6:	5b fc       	cp.w	r12,-1
800090f8:	c0 81       	brne	80009108 <_fflush_r+0x84>
800090fa:	6c 38       	ld.w	r8,r6[0xc]
800090fc:	59 d8       	cp.w	r8,29
800090fe:	c4 70       	breq	8000918c <_fflush_r+0x108>
80009100:	8e 68       	ld.sh	r8,r7[0xc]
80009102:	a7 a8       	sbr	r8,0x6
80009104:	ae 68       	st.h	r7[0xc],r8
80009106:	d8 22       	popm	r4-r7,pc
80009108:	8e 68       	ld.sh	r8,r7[0xc]
8000910a:	ed b8 00 02 	bld	r8,0x2
8000910e:	c0 91       	brne	80009120 <_fflush_r+0x9c>
80009110:	6e 18       	ld.w	r8,r7[0x4]
80009112:	10 15       	sub	r5,r8
80009114:	6e d8       	ld.w	r8,r7[0x34]
80009116:	58 08       	cp.w	r8,0
80009118:	ef f8 10 10 	ld.wne	r8,r7[0x40]
8000911c:	eb d8 e1 15 	subne	r5,r5,r8
80009120:	6e b8       	ld.w	r8,r7[0x2c]
80009122:	0c 9c       	mov	r12,r6
80009124:	30 09       	mov	r9,0
80009126:	0a 9a       	mov	r10,r5
80009128:	6e 8b       	ld.w	r11,r7[0x20]
8000912a:	5d 18       	icall	r8
8000912c:	8e 68       	ld.sh	r8,r7[0xc]
8000912e:	0a 3c       	cp.w	r12,r5
80009130:	c2 61       	brne	8000917c <_fflush_r+0xf8>
80009132:	ab d8       	cbr	r8,0xb
80009134:	30 0c       	mov	r12,0
80009136:	6e 49       	ld.w	r9,r7[0x10]
80009138:	ae 68       	st.h	r7[0xc],r8
8000913a:	8f 1c       	st.w	r7[0x4],r12
8000913c:	8f 09       	st.w	r7[0x0],r9
8000913e:	ed b8 00 0c 	bld	r8,0xc
80009142:	c2 51       	brne	8000918c <_fflush_r+0x108>
80009144:	ef 45 00 54 	st.w	r7[84],r5
80009148:	d8 22       	popm	r4-r7,pc
8000914a:	6e 45       	ld.w	r5,r7[0x10]
8000914c:	58 05       	cp.w	r5,0
8000914e:	c1 f0       	breq	8000918c <_fflush_r+0x108>
80009150:	6e 04       	ld.w	r4,r7[0x0]
80009152:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
80009156:	8f 05       	st.w	r7[0x0],r5
80009158:	f9 b8 01 00 	movne	r8,0
8000915c:	ef f8 00 05 	ld.weq	r8,r7[0x14]
80009160:	0a 14       	sub	r4,r5
80009162:	8f 28       	st.w	r7[0x8],r8
80009164:	c1 18       	rjmp	80009186 <_fflush_r+0x102>
80009166:	08 99       	mov	r9,r4
80009168:	0a 9a       	mov	r10,r5
8000916a:	6e a8       	ld.w	r8,r7[0x28]
8000916c:	6e 8b       	ld.w	r11,r7[0x20]
8000916e:	0c 9c       	mov	r12,r6
80009170:	5d 18       	icall	r8
80009172:	18 14       	sub	r4,r12
80009174:	58 0c       	cp.w	r12,0
80009176:	e0 89 00 07 	brgt	80009184 <_fflush_r+0x100>
8000917a:	8e 68       	ld.sh	r8,r7[0xc]
8000917c:	a7 a8       	sbr	r8,0x6
8000917e:	3f fc       	mov	r12,-1
80009180:	ae 68       	st.h	r7[0xc],r8
80009182:	d8 22       	popm	r4-r7,pc
80009184:	18 05       	add	r5,r12
80009186:	58 04       	cp.w	r4,0
80009188:	fe 99 ff ef 	brgt	80009166 <_fflush_r+0xe2>
8000918c:	d8 2a       	popm	r4-r7,pc,r12=0
8000918e:	d7 03       	nop

80009190 <__sfp_lock_acquire>:
80009190:	5e fc       	retal	r12

80009192 <__sfp_lock_release>:
80009192:	5e fc       	retal	r12

80009194 <_cleanup_r>:
80009194:	d4 01       	pushm	lr
80009196:	fe cb ed f6 	sub	r11,pc,-4618
8000919a:	e0 a0 02 f3 	rcall	80009780 <_fwalk>
8000919e:	d8 02       	popm	pc

800091a0 <__sfmoreglue>:
800091a0:	d4 21       	pushm	r4-r7,lr
800091a2:	16 95       	mov	r5,r11
800091a4:	f6 06 10 5c 	mul	r6,r11,92
800091a8:	ec cb ff f4 	sub	r11,r6,-12
800091ac:	fe b0 e3 4a 	rcall	80005840 <_malloc_r>
800091b0:	18 97       	mov	r7,r12
800091b2:	c0 90       	breq	800091c4 <__sfmoreglue+0x24>
800091b4:	99 15       	st.w	r12[0x4],r5
800091b6:	30 0b       	mov	r11,0
800091b8:	2f 4c       	sub	r12,-12
800091ba:	0c 9a       	mov	r10,r6
800091bc:	8f 2c       	st.w	r7[0x8],r12
800091be:	8f 0b       	st.w	r7[0x0],r11
800091c0:	fe b0 e5 f4 	rcall	80005da8 <memset>
800091c4:	0e 9c       	mov	r12,r7
800091c6:	d8 22       	popm	r4-r7,pc

800091c8 <__sfp>:
800091c8:	d4 21       	pushm	r4-r7,lr
800091ca:	fe c8 d3 1a 	sub	r8,pc,-11494
800091ce:	18 96       	mov	r6,r12
800091d0:	70 07       	ld.w	r7,r8[0x0]
800091d2:	6e 68       	ld.w	r8,r7[0x18]
800091d4:	58 08       	cp.w	r8,0
800091d6:	c0 31       	brne	800091dc <__sfp+0x14>
800091d8:	0e 9c       	mov	r12,r7
800091da:	c2 dc       	rcall	80009234 <__sinit>
800091dc:	ee c7 ff 28 	sub	r7,r7,-216
800091e0:	30 05       	mov	r5,0
800091e2:	6e 2c       	ld.w	r12,r7[0x8]
800091e4:	6e 18       	ld.w	r8,r7[0x4]
800091e6:	c0 68       	rjmp	800091f2 <__sfp+0x2a>
800091e8:	98 69       	ld.sh	r9,r12[0xc]
800091ea:	ea 09 19 00 	cp.h	r9,r5
800091ee:	c1 10       	breq	80009210 <__sfp+0x48>
800091f0:	2a 4c       	sub	r12,-92
800091f2:	20 18       	sub	r8,1
800091f4:	cf a7       	brpl	800091e8 <__sfp+0x20>
800091f6:	6e 08       	ld.w	r8,r7[0x0]
800091f8:	58 08       	cp.w	r8,0
800091fa:	c0 61       	brne	80009206 <__sfp+0x3e>
800091fc:	30 4b       	mov	r11,4
800091fe:	0c 9c       	mov	r12,r6
80009200:	cd 0f       	rcall	800091a0 <__sfmoreglue>
80009202:	8f 0c       	st.w	r7[0x0],r12
80009204:	c0 30       	breq	8000920a <__sfp+0x42>
80009206:	6e 07       	ld.w	r7,r7[0x0]
80009208:	ce db       	rjmp	800091e2 <__sfp+0x1a>
8000920a:	30 c8       	mov	r8,12
8000920c:	8d 38       	st.w	r6[0xc],r8
8000920e:	d8 22       	popm	r4-r7,pc
80009210:	30 08       	mov	r8,0
80009212:	f9 48 00 4c 	st.w	r12[76],r8
80009216:	99 08       	st.w	r12[0x0],r8
80009218:	99 28       	st.w	r12[0x8],r8
8000921a:	99 18       	st.w	r12[0x4],r8
8000921c:	99 48       	st.w	r12[0x10],r8
8000921e:	99 58       	st.w	r12[0x14],r8
80009220:	99 68       	st.w	r12[0x18],r8
80009222:	99 d8       	st.w	r12[0x34],r8
80009224:	99 e8       	st.w	r12[0x38],r8
80009226:	f9 48 00 48 	st.w	r12[72],r8
8000922a:	3f f8       	mov	r8,-1
8000922c:	b8 78       	st.h	r12[0xe],r8
8000922e:	30 18       	mov	r8,1
80009230:	b8 68       	st.h	r12[0xc],r8
80009232:	d8 22       	popm	r4-r7,pc

80009234 <__sinit>:
80009234:	d4 21       	pushm	r4-r7,lr
80009236:	18 96       	mov	r6,r12
80009238:	78 67       	ld.w	r7,r12[0x18]
8000923a:	58 07       	cp.w	r7,0
8000923c:	c4 91       	brne	800092ce <__sinit+0x9a>
8000923e:	fe c8 00 aa 	sub	r8,pc,170
80009242:	30 15       	mov	r5,1
80009244:	99 a8       	st.w	r12[0x28],r8
80009246:	f9 47 00 d8 	st.w	r12[216],r7
8000924a:	f9 47 00 dc 	st.w	r12[220],r7
8000924e:	f9 47 00 e0 	st.w	r12[224],r7
80009252:	99 65       	st.w	r12[0x18],r5
80009254:	cb af       	rcall	800091c8 <__sfp>
80009256:	8d 0c       	st.w	r6[0x0],r12
80009258:	0c 9c       	mov	r12,r6
8000925a:	cb 7f       	rcall	800091c8 <__sfp>
8000925c:	8d 1c       	st.w	r6[0x4],r12
8000925e:	0c 9c       	mov	r12,r6
80009260:	cb 4f       	rcall	800091c8 <__sfp>
80009262:	6c 09       	ld.w	r9,r6[0x0]
80009264:	30 48       	mov	r8,4
80009266:	93 07       	st.w	r9[0x0],r7
80009268:	b2 68       	st.h	r9[0xc],r8
8000926a:	93 17       	st.w	r9[0x4],r7
8000926c:	93 27       	st.w	r9[0x8],r7
8000926e:	6c 18       	ld.w	r8,r6[0x4]
80009270:	b2 77       	st.h	r9[0xe],r7
80009272:	93 47       	st.w	r9[0x10],r7
80009274:	93 57       	st.w	r9[0x14],r7
80009276:	93 67       	st.w	r9[0x18],r7
80009278:	93 89       	st.w	r9[0x20],r9
8000927a:	91 07       	st.w	r8[0x0],r7
8000927c:	91 17       	st.w	r8[0x4],r7
8000927e:	91 27       	st.w	r8[0x8],r7
80009280:	fe ce f0 6c 	sub	lr,pc,-3988
80009284:	fe cb f0 9c 	sub	r11,pc,-3940
80009288:	93 9e       	st.w	r9[0x24],lr
8000928a:	93 ab       	st.w	r9[0x28],r11
8000928c:	fe ca f0 c4 	sub	r10,pc,-3900
80009290:	fe c4 f0 d0 	sub	r4,pc,-3888
80009294:	93 ba       	st.w	r9[0x2c],r10
80009296:	93 c4       	st.w	r9[0x30],r4
80009298:	30 99       	mov	r9,9
8000929a:	b0 69       	st.h	r8[0xc],r9
8000929c:	b0 75       	st.h	r8[0xe],r5
8000929e:	91 c4       	st.w	r8[0x30],r4
800092a0:	91 47       	st.w	r8[0x10],r7
800092a2:	91 57       	st.w	r8[0x14],r7
800092a4:	91 67       	st.w	r8[0x18],r7
800092a6:	91 88       	st.w	r8[0x20],r8
800092a8:	91 9e       	st.w	r8[0x24],lr
800092aa:	91 ab       	st.w	r8[0x28],r11
800092ac:	91 ba       	st.w	r8[0x2c],r10
800092ae:	8d 2c       	st.w	r6[0x8],r12
800092b0:	31 28       	mov	r8,18
800092b2:	99 07       	st.w	r12[0x0],r7
800092b4:	b8 68       	st.h	r12[0xc],r8
800092b6:	99 17       	st.w	r12[0x4],r7
800092b8:	99 27       	st.w	r12[0x8],r7
800092ba:	30 28       	mov	r8,2
800092bc:	b8 78       	st.h	r12[0xe],r8
800092be:	99 c4       	st.w	r12[0x30],r4
800092c0:	99 67       	st.w	r12[0x18],r7
800092c2:	99 9e       	st.w	r12[0x24],lr
800092c4:	99 ab       	st.w	r12[0x28],r11
800092c6:	99 ba       	st.w	r12[0x2c],r10
800092c8:	99 47       	st.w	r12[0x10],r7
800092ca:	99 57       	st.w	r12[0x14],r7
800092cc:	99 8c       	st.w	r12[0x20],r12
800092ce:	d8 22       	popm	r4-r7,pc

800092d0 <_malloc_trim_r>:
800092d0:	d4 21       	pushm	r4-r7,lr
800092d2:	16 95       	mov	r5,r11
800092d4:	18 97       	mov	r7,r12
800092d6:	fe b0 e5 70 	rcall	80005db6 <__malloc_lock>
800092da:	34 c4       	mov	r4,76
800092dc:	68 28       	ld.w	r8,r4[0x8]
800092de:	70 16       	ld.w	r6,r8[0x4]
800092e0:	e0 16 ff fc 	andl	r6,0xfffc
800092e4:	ec c8 ff 91 	sub	r8,r6,-111
800092e8:	f0 05 01 05 	sub	r5,r8,r5
800092ec:	e0 15 ff 80 	andl	r5,0xff80
800092f0:	ea c5 00 80 	sub	r5,r5,128
800092f4:	e0 45 00 7f 	cp.w	r5,127
800092f8:	e0 8a 00 25 	brle	80009342 <_malloc_trim_r+0x72>
800092fc:	30 0b       	mov	r11,0
800092fe:	0e 9c       	mov	r12,r7
80009300:	fe b0 e5 5e 	rcall	80005dbc <_sbrk_r>
80009304:	68 28       	ld.w	r8,r4[0x8]
80009306:	0c 08       	add	r8,r6
80009308:	10 3c       	cp.w	r12,r8
8000930a:	c1 c1       	brne	80009342 <_malloc_trim_r+0x72>
8000930c:	ea 0b 11 00 	rsub	r11,r5,0
80009310:	0e 9c       	mov	r12,r7
80009312:	fe b0 e5 55 	rcall	80005dbc <_sbrk_r>
80009316:	5b fc       	cp.w	r12,-1
80009318:	c1 91       	brne	8000934a <_malloc_trim_r+0x7a>
8000931a:	30 0b       	mov	r11,0
8000931c:	0e 9c       	mov	r12,r7
8000931e:	fe b0 e5 4f 	rcall	80005dbc <_sbrk_r>
80009322:	68 28       	ld.w	r8,r4[0x8]
80009324:	f8 08 01 09 	sub	r9,r12,r8
80009328:	58 f9       	cp.w	r9,15
8000932a:	e0 8a 00 0c 	brle	80009342 <_malloc_trim_r+0x72>
8000932e:	a1 a9       	sbr	r9,0x0
80009330:	91 19       	st.w	r8[0x4],r9
80009332:	e0 68 04 58 	mov	r8,1112
80009336:	70 09       	ld.w	r9,r8[0x0]
80009338:	e0 68 06 b4 	mov	r8,1716
8000933c:	f8 09 01 09 	sub	r9,r12,r9
80009340:	91 09       	st.w	r8[0x0],r9
80009342:	0e 9c       	mov	r12,r7
80009344:	fe b0 e5 3a 	rcall	80005db8 <__malloc_unlock>
80009348:	d8 2a       	popm	r4-r7,pc,r12=0
8000934a:	68 28       	ld.w	r8,r4[0x8]
8000934c:	0a 16       	sub	r6,r5
8000934e:	a1 a6       	sbr	r6,0x0
80009350:	91 16       	st.w	r8[0x4],r6
80009352:	e0 68 06 b4 	mov	r8,1716
80009356:	70 09       	ld.w	r9,r8[0x0]
80009358:	0a 19       	sub	r9,r5
8000935a:	0e 9c       	mov	r12,r7
8000935c:	91 09       	st.w	r8[0x0],r9
8000935e:	fe b0 e5 2d 	rcall	80005db8 <__malloc_unlock>
80009362:	da 2a       	popm	r4-r7,pc,r12=1

80009364 <_free_r>:
80009364:	d4 21       	pushm	r4-r7,lr
80009366:	16 96       	mov	r6,r11
80009368:	18 97       	mov	r7,r12
8000936a:	58 0b       	cp.w	r11,0
8000936c:	e0 80 00 be 	breq	800094e8 <_free_r+0x184>
80009370:	fe b0 e5 23 	rcall	80005db6 <__malloc_lock>
80009374:	20 86       	sub	r6,8
80009376:	34 ca       	mov	r10,76
80009378:	6c 18       	ld.w	r8,r6[0x4]
8000937a:	74 2e       	ld.w	lr,r10[0x8]
8000937c:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
80009380:	a1 c8       	cbr	r8,0x0
80009382:	ec 08 00 09 	add	r9,r6,r8
80009386:	72 1b       	ld.w	r11,r9[0x4]
80009388:	e0 1b ff fc 	andl	r11,0xfffc
8000938c:	1c 39       	cp.w	r9,lr
8000938e:	c1 e1       	brne	800093ca <_free_r+0x66>
80009390:	f6 08 00 08 	add	r8,r11,r8
80009394:	58 0c       	cp.w	r12,0
80009396:	c0 81       	brne	800093a6 <_free_r+0x42>
80009398:	6c 09       	ld.w	r9,r6[0x0]
8000939a:	12 16       	sub	r6,r9
8000939c:	12 08       	add	r8,r9
8000939e:	6c 3b       	ld.w	r11,r6[0xc]
800093a0:	6c 29       	ld.w	r9,r6[0x8]
800093a2:	97 29       	st.w	r11[0x8],r9
800093a4:	93 3b       	st.w	r9[0xc],r11
800093a6:	10 99       	mov	r9,r8
800093a8:	95 26       	st.w	r10[0x8],r6
800093aa:	a1 a9       	sbr	r9,0x0
800093ac:	8d 19       	st.w	r6[0x4],r9
800093ae:	e0 69 04 54 	mov	r9,1108
800093b2:	72 09       	ld.w	r9,r9[0x0]
800093b4:	12 38       	cp.w	r8,r9
800093b6:	c0 63       	brcs	800093c2 <_free_r+0x5e>
800093b8:	e0 68 06 b0 	mov	r8,1712
800093bc:	0e 9c       	mov	r12,r7
800093be:	70 0b       	ld.w	r11,r8[0x0]
800093c0:	c8 8f       	rcall	800092d0 <_malloc_trim_r>
800093c2:	0e 9c       	mov	r12,r7
800093c4:	fe b0 e4 fa 	rcall	80005db8 <__malloc_unlock>
800093c8:	d8 22       	popm	r4-r7,pc
800093ca:	93 1b       	st.w	r9[0x4],r11
800093cc:	58 0c       	cp.w	r12,0
800093ce:	c0 30       	breq	800093d4 <_free_r+0x70>
800093d0:	30 0c       	mov	r12,0
800093d2:	c1 08       	rjmp	800093f2 <_free_r+0x8e>
800093d4:	6c 0e       	ld.w	lr,r6[0x0]
800093d6:	f4 c5 ff f8 	sub	r5,r10,-8
800093da:	1c 16       	sub	r6,lr
800093dc:	1c 08       	add	r8,lr
800093de:	6c 2e       	ld.w	lr,r6[0x8]
800093e0:	0a 3e       	cp.w	lr,r5
800093e2:	f9 bc 00 01 	moveq	r12,1
800093e6:	ed f5 10 03 	ld.wne	r5,r6[0xc]
800093ea:	eb fe 1a 02 	st.wne	r5[0x8],lr
800093ee:	fd f5 1a 03 	st.wne	lr[0xc],r5
800093f2:	f2 0b 00 0e 	add	lr,r9,r11
800093f6:	7c 1e       	ld.w	lr,lr[0x4]
800093f8:	ed be 00 00 	bld	lr,0x0
800093fc:	c1 30       	breq	80009422 <_free_r+0xbe>
800093fe:	16 08       	add	r8,r11
80009400:	58 0c       	cp.w	r12,0
80009402:	c0 c1       	brne	8000941a <_free_r+0xb6>
80009404:	34 ce       	mov	lr,76
80009406:	72 2b       	ld.w	r11,r9[0x8]
80009408:	2f 8e       	sub	lr,-8
8000940a:	1c 3b       	cp.w	r11,lr
8000940c:	c0 71       	brne	8000941a <_free_r+0xb6>
8000940e:	97 36       	st.w	r11[0xc],r6
80009410:	97 26       	st.w	r11[0x8],r6
80009412:	8d 2b       	st.w	r6[0x8],r11
80009414:	8d 3b       	st.w	r6[0xc],r11
80009416:	30 1c       	mov	r12,1
80009418:	c0 58       	rjmp	80009422 <_free_r+0xbe>
8000941a:	72 2b       	ld.w	r11,r9[0x8]
8000941c:	72 39       	ld.w	r9,r9[0xc]
8000941e:	93 2b       	st.w	r9[0x8],r11
80009420:	97 39       	st.w	r11[0xc],r9
80009422:	10 99       	mov	r9,r8
80009424:	ec 08 09 08 	st.w	r6[r8],r8
80009428:	a1 a9       	sbr	r9,0x0
8000942a:	8d 19       	st.w	r6[0x4],r9
8000942c:	58 0c       	cp.w	r12,0
8000942e:	c5 a1       	brne	800094e2 <_free_r+0x17e>
80009430:	e0 48 01 ff 	cp.w	r8,511
80009434:	e0 8b 00 13 	brhi	8000945a <_free_r+0xf6>
80009438:	a3 98       	lsr	r8,0x3
8000943a:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000943e:	72 2b       	ld.w	r11,r9[0x8]
80009440:	8d 39       	st.w	r6[0xc],r9
80009442:	8d 2b       	st.w	r6[0x8],r11
80009444:	97 36       	st.w	r11[0xc],r6
80009446:	93 26       	st.w	r9[0x8],r6
80009448:	a3 48       	asr	r8,0x2
8000944a:	74 19       	ld.w	r9,r10[0x4]
8000944c:	30 1b       	mov	r11,1
8000944e:	f6 08 09 48 	lsl	r8,r11,r8
80009452:	f3 e8 10 08 	or	r8,r9,r8
80009456:	95 18       	st.w	r10[0x4],r8
80009458:	c4 58       	rjmp	800094e2 <_free_r+0x17e>
8000945a:	f0 0b 16 09 	lsr	r11,r8,0x9
8000945e:	58 4b       	cp.w	r11,4
80009460:	e0 8b 00 06 	brhi	8000946c <_free_r+0x108>
80009464:	f0 0b 16 06 	lsr	r11,r8,0x6
80009468:	2c 8b       	sub	r11,-56
8000946a:	c2 08       	rjmp	800094aa <_free_r+0x146>
8000946c:	59 4b       	cp.w	r11,20
8000946e:	e0 8b 00 04 	brhi	80009476 <_free_r+0x112>
80009472:	2a 5b       	sub	r11,-91
80009474:	c1 b8       	rjmp	800094aa <_free_r+0x146>
80009476:	e0 4b 00 54 	cp.w	r11,84
8000947a:	e0 8b 00 06 	brhi	80009486 <_free_r+0x122>
8000947e:	f0 0b 16 0c 	lsr	r11,r8,0xc
80009482:	29 2b       	sub	r11,-110
80009484:	c1 38       	rjmp	800094aa <_free_r+0x146>
80009486:	e0 4b 01 54 	cp.w	r11,340
8000948a:	e0 8b 00 06 	brhi	80009496 <_free_r+0x132>
8000948e:	f0 0b 16 0f 	lsr	r11,r8,0xf
80009492:	28 9b       	sub	r11,-119
80009494:	c0 b8       	rjmp	800094aa <_free_r+0x146>
80009496:	e0 4b 05 54 	cp.w	r11,1364
8000949a:	e0 88 00 05 	brls	800094a4 <_free_r+0x140>
8000949e:	37 eb       	mov	r11,126
800094a0:	c0 58       	rjmp	800094aa <_free_r+0x146>
800094a2:	d7 03       	nop
800094a4:	f0 0b 16 12 	lsr	r11,r8,0x12
800094a8:	28 4b       	sub	r11,-124
800094aa:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
800094ae:	78 29       	ld.w	r9,r12[0x8]
800094b0:	18 39       	cp.w	r9,r12
800094b2:	c0 e1       	brne	800094ce <_free_r+0x16a>
800094b4:	74 18       	ld.w	r8,r10[0x4]
800094b6:	a3 4b       	asr	r11,0x2
800094b8:	30 1c       	mov	r12,1
800094ba:	f8 0b 09 4b 	lsl	r11,r12,r11
800094be:	f1 eb 10 0b 	or	r11,r8,r11
800094c2:	12 98       	mov	r8,r9
800094c4:	95 1b       	st.w	r10[0x4],r11
800094c6:	c0 a8       	rjmp	800094da <_free_r+0x176>
800094c8:	72 29       	ld.w	r9,r9[0x8]
800094ca:	18 39       	cp.w	r9,r12
800094cc:	c0 60       	breq	800094d8 <_free_r+0x174>
800094ce:	72 1a       	ld.w	r10,r9[0x4]
800094d0:	e0 1a ff fc 	andl	r10,0xfffc
800094d4:	14 38       	cp.w	r8,r10
800094d6:	cf 93       	brcs	800094c8 <_free_r+0x164>
800094d8:	72 38       	ld.w	r8,r9[0xc]
800094da:	8d 38       	st.w	r6[0xc],r8
800094dc:	8d 29       	st.w	r6[0x8],r9
800094de:	93 36       	st.w	r9[0xc],r6
800094e0:	91 26       	st.w	r8[0x8],r6
800094e2:	0e 9c       	mov	r12,r7
800094e4:	fe b0 e4 6a 	rcall	80005db8 <__malloc_unlock>
800094e8:	d8 22       	popm	r4-r7,pc
800094ea:	d7 03       	nop

800094ec <__sfvwrite_r>:
800094ec:	d4 31       	pushm	r0-r7,lr
800094ee:	20 3d       	sub	sp,12
800094f0:	14 94       	mov	r4,r10
800094f2:	18 95       	mov	r5,r12
800094f4:	16 97       	mov	r7,r11
800094f6:	74 28       	ld.w	r8,r10[0x8]
800094f8:	58 08       	cp.w	r8,0
800094fa:	e0 80 01 40 	breq	8000977a <__sfvwrite_r+0x28e>
800094fe:	96 68       	ld.sh	r8,r11[0xc]
80009500:	ed b8 00 03 	bld	r8,0x3
80009504:	c0 41       	brne	8000950c <__sfvwrite_r+0x20>
80009506:	76 48       	ld.w	r8,r11[0x10]
80009508:	58 08       	cp.w	r8,0
8000950a:	c0 c1       	brne	80009522 <__sfvwrite_r+0x36>
8000950c:	0e 9b       	mov	r11,r7
8000950e:	0a 9c       	mov	r12,r5
80009510:	fe b0 f6 c8 	rcall	800082a0 <__swsetup_r>
80009514:	c0 70       	breq	80009522 <__sfvwrite_r+0x36>
80009516:	8e 68       	ld.sh	r8,r7[0xc]
80009518:	a7 a8       	sbr	r8,0x6
8000951a:	ae 68       	st.h	r7[0xc],r8
8000951c:	30 98       	mov	r8,9
8000951e:	8b 38       	st.w	r5[0xc],r8
80009520:	c2 b9       	rjmp	80009776 <__sfvwrite_r+0x28a>
80009522:	8e 63       	ld.sh	r3,r7[0xc]
80009524:	68 00       	ld.w	r0,r4[0x0]
80009526:	06 96       	mov	r6,r3
80009528:	e2 16 00 02 	andl	r6,0x2,COH
8000952c:	c2 10       	breq	8000956e <__sfvwrite_r+0x82>
8000952e:	30 03       	mov	r3,0
80009530:	e0 62 04 00 	mov	r2,1024
80009534:	06 96       	mov	r6,r3
80009536:	c0 48       	rjmp	8000953e <__sfvwrite_r+0x52>
80009538:	60 03       	ld.w	r3,r0[0x0]
8000953a:	60 16       	ld.w	r6,r0[0x4]
8000953c:	2f 80       	sub	r0,-8
8000953e:	58 06       	cp.w	r6,0
80009540:	cf c0       	breq	80009538 <__sfvwrite_r+0x4c>
80009542:	e0 46 04 00 	cp.w	r6,1024
80009546:	ec 09 17 80 	movls	r9,r6
8000954a:	e4 09 17 b0 	movhi	r9,r2
8000954e:	06 9a       	mov	r10,r3
80009550:	6e a8       	ld.w	r8,r7[0x28]
80009552:	6e 8b       	ld.w	r11,r7[0x20]
80009554:	0a 9c       	mov	r12,r5
80009556:	5d 18       	icall	r8
80009558:	18 16       	sub	r6,r12
8000955a:	58 0c       	cp.w	r12,0
8000955c:	e0 8a 01 0a 	brle	80009770 <__sfvwrite_r+0x284>
80009560:	68 28       	ld.w	r8,r4[0x8]
80009562:	18 18       	sub	r8,r12
80009564:	89 28       	st.w	r4[0x8],r8
80009566:	e0 80 01 0a 	breq	8000977a <__sfvwrite_r+0x28e>
8000956a:	18 03       	add	r3,r12
8000956c:	ce 9b       	rjmp	8000953e <__sfvwrite_r+0x52>
8000956e:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
80009572:	c0 70       	breq	80009580 <__sfvwrite_r+0x94>
80009574:	50 06       	stdsp	sp[0x0],r6
80009576:	0c 93       	mov	r3,r6
80009578:	0c 91       	mov	r1,r6
8000957a:	50 15       	stdsp	sp[0x4],r5
8000957c:	08 92       	mov	r2,r4
8000957e:	c9 c8       	rjmp	800096b6 <__sfvwrite_r+0x1ca>
80009580:	06 96       	mov	r6,r3
80009582:	08 91       	mov	r1,r4
80009584:	c0 48       	rjmp	8000958c <__sfvwrite_r+0xa0>
80009586:	60 03       	ld.w	r3,r0[0x0]
80009588:	60 16       	ld.w	r6,r0[0x4]
8000958a:	2f 80       	sub	r0,-8
8000958c:	58 06       	cp.w	r6,0
8000958e:	cf c0       	breq	80009586 <__sfvwrite_r+0x9a>
80009590:	8e 68       	ld.sh	r8,r7[0xc]
80009592:	6e 24       	ld.w	r4,r7[0x8]
80009594:	10 99       	mov	r9,r8
80009596:	e2 19 02 00 	andl	r9,0x200,COH
8000959a:	c5 50       	breq	80009644 <__sfvwrite_r+0x158>
8000959c:	08 36       	cp.w	r6,r4
8000959e:	c4 43       	brcs	80009626 <__sfvwrite_r+0x13a>
800095a0:	10 99       	mov	r9,r8
800095a2:	e2 19 04 80 	andl	r9,0x480,COH
800095a6:	c4 00       	breq	80009626 <__sfvwrite_r+0x13a>
800095a8:	6e 4b       	ld.w	r11,r7[0x10]
800095aa:	6e 09       	ld.w	r9,r7[0x0]
800095ac:	16 19       	sub	r9,r11
800095ae:	50 09       	stdsp	sp[0x0],r9
800095b0:	6e 59       	ld.w	r9,r7[0x14]
800095b2:	10 9c       	mov	r12,r8
800095b4:	f2 09 00 1a 	add	r10,r9,r9<<0x1
800095b8:	30 28       	mov	r8,2
800095ba:	f4 08 0c 08 	divs	r8,r10,r8
800095be:	fa e9 00 04 	st.d	sp[4],r8
800095c2:	10 94       	mov	r4,r8
800095c4:	40 09       	lddsp	r9,sp[0x0]
800095c6:	e2 1c 04 00 	andl	r12,0x400,COH
800095ca:	2f f9       	sub	r9,-1
800095cc:	0c 09       	add	r9,r6
800095ce:	12 38       	cp.w	r8,r9
800095d0:	f2 04 17 30 	movlo	r4,r9
800095d4:	58 0c       	cp.w	r12,0
800095d6:	c1 10       	breq	800095f8 <__sfvwrite_r+0x10c>
800095d8:	08 9b       	mov	r11,r4
800095da:	0a 9c       	mov	r12,r5
800095dc:	fe b0 e1 32 	rcall	80005840 <_malloc_r>
800095e0:	18 92       	mov	r2,r12
800095e2:	c1 40       	breq	8000960a <__sfvwrite_r+0x11e>
800095e4:	40 0a       	lddsp	r10,sp[0x0]
800095e6:	6e 4b       	ld.w	r11,r7[0x10]
800095e8:	fe b0 e3 3c 	rcall	80005c60 <memcpy>
800095ec:	8e 68       	ld.sh	r8,r7[0xc]
800095ee:	e0 18 fb 7f 	andl	r8,0xfb7f
800095f2:	a7 b8       	sbr	r8,0x7
800095f4:	ae 68       	st.h	r7[0xc],r8
800095f6:	c0 d8       	rjmp	80009610 <__sfvwrite_r+0x124>
800095f8:	08 9a       	mov	r10,r4
800095fa:	0a 9c       	mov	r12,r5
800095fc:	e0 a0 04 5e 	rcall	80009eb8 <_realloc_r>
80009600:	18 92       	mov	r2,r12
80009602:	c0 71       	brne	80009610 <__sfvwrite_r+0x124>
80009604:	6e 4b       	ld.w	r11,r7[0x10]
80009606:	0a 9c       	mov	r12,r5
80009608:	ca ee       	rcall	80009364 <_free_r>
8000960a:	30 c8       	mov	r8,12
8000960c:	8b 38       	st.w	r5[0xc],r8
8000960e:	cb 18       	rjmp	80009770 <__sfvwrite_r+0x284>
80009610:	40 0a       	lddsp	r10,sp[0x0]
80009612:	40 09       	lddsp	r9,sp[0x0]
80009614:	e8 0a 01 0a 	sub	r10,r4,r10
80009618:	e4 09 00 08 	add	r8,r2,r9
8000961c:	8f 54       	st.w	r7[0x14],r4
8000961e:	8f 2a       	st.w	r7[0x8],r10
80009620:	8f 08       	st.w	r7[0x0],r8
80009622:	8f 42       	st.w	r7[0x10],r2
80009624:	0c 94       	mov	r4,r6
80009626:	08 36       	cp.w	r6,r4
80009628:	ec 04 17 30 	movlo	r4,r6
8000962c:	06 9b       	mov	r11,r3
8000962e:	08 9a       	mov	r10,r4
80009630:	6e 0c       	ld.w	r12,r7[0x0]
80009632:	c3 ad       	rcall	800098a6 <memmove>
80009634:	6e 08       	ld.w	r8,r7[0x0]
80009636:	08 08       	add	r8,r4
80009638:	8f 08       	st.w	r7[0x0],r8
8000963a:	6e 28       	ld.w	r8,r7[0x8]
8000963c:	08 18       	sub	r8,r4
8000963e:	0c 94       	mov	r4,r6
80009640:	8f 28       	st.w	r7[0x8],r8
80009642:	c2 e8       	rjmp	8000969e <__sfvwrite_r+0x1b2>
80009644:	08 36       	cp.w	r6,r4
80009646:	5f ba       	srhi	r10
80009648:	6e 0c       	ld.w	r12,r7[0x0]
8000964a:	6e 48       	ld.w	r8,r7[0x10]
8000964c:	10 3c       	cp.w	r12,r8
8000964e:	5f b8       	srhi	r8
80009650:	f5 e8 00 08 	and	r8,r10,r8
80009654:	f2 08 18 00 	cp.b	r8,r9
80009658:	c0 d0       	breq	80009672 <__sfvwrite_r+0x186>
8000965a:	06 9b       	mov	r11,r3
8000965c:	08 9a       	mov	r10,r4
8000965e:	c2 4d       	rcall	800098a6 <memmove>
80009660:	6e 08       	ld.w	r8,r7[0x0]
80009662:	08 08       	add	r8,r4
80009664:	0e 9b       	mov	r11,r7
80009666:	8f 08       	st.w	r7[0x0],r8
80009668:	0a 9c       	mov	r12,r5
8000966a:	fe b0 fd 0d 	rcall	80009084 <_fflush_r>
8000966e:	c1 80       	breq	8000969e <__sfvwrite_r+0x1b2>
80009670:	c8 08       	rjmp	80009770 <__sfvwrite_r+0x284>
80009672:	6e 59       	ld.w	r9,r7[0x14]
80009674:	12 36       	cp.w	r6,r9
80009676:	c0 a3       	brcs	8000968a <__sfvwrite_r+0x19e>
80009678:	6e a8       	ld.w	r8,r7[0x28]
8000967a:	06 9a       	mov	r10,r3
8000967c:	6e 8b       	ld.w	r11,r7[0x20]
8000967e:	0a 9c       	mov	r12,r5
80009680:	5d 18       	icall	r8
80009682:	18 94       	mov	r4,r12
80009684:	e0 89 00 0d 	brgt	8000969e <__sfvwrite_r+0x1b2>
80009688:	c7 48       	rjmp	80009770 <__sfvwrite_r+0x284>
8000968a:	0c 9a       	mov	r10,r6
8000968c:	06 9b       	mov	r11,r3
8000968e:	c0 cd       	rcall	800098a6 <memmove>
80009690:	6e 08       	ld.w	r8,r7[0x0]
80009692:	0c 08       	add	r8,r6
80009694:	0c 94       	mov	r4,r6
80009696:	8f 08       	st.w	r7[0x0],r8
80009698:	6e 28       	ld.w	r8,r7[0x8]
8000969a:	0c 18       	sub	r8,r6
8000969c:	8f 28       	st.w	r7[0x8],r8
8000969e:	62 28       	ld.w	r8,r1[0x8]
800096a0:	08 18       	sub	r8,r4
800096a2:	83 28       	st.w	r1[0x8],r8
800096a4:	c6 b0       	breq	8000977a <__sfvwrite_r+0x28e>
800096a6:	08 16       	sub	r6,r4
800096a8:	08 03       	add	r3,r4
800096aa:	c7 1b       	rjmp	8000958c <__sfvwrite_r+0xa0>
800096ac:	60 03       	ld.w	r3,r0[0x0]
800096ae:	60 11       	ld.w	r1,r0[0x4]
800096b0:	30 08       	mov	r8,0
800096b2:	2f 80       	sub	r0,-8
800096b4:	50 08       	stdsp	sp[0x0],r8
800096b6:	58 01       	cp.w	r1,0
800096b8:	cf a0       	breq	800096ac <__sfvwrite_r+0x1c0>
800096ba:	40 0a       	lddsp	r10,sp[0x0]
800096bc:	58 0a       	cp.w	r10,0
800096be:	c1 41       	brne	800096e6 <__sfvwrite_r+0x1fa>
800096c0:	e2 c6 ff ff 	sub	r6,r1,-1
800096c4:	02 9a       	mov	r10,r1
800096c6:	30 ab       	mov	r11,10
800096c8:	06 9c       	mov	r12,r3
800096ca:	ce 3c       	rcall	80009890 <memchr>
800096cc:	f8 c8 ff ff 	sub	r8,r12,-1
800096d0:	58 0c       	cp.w	r12,0
800096d2:	f1 d3 e1 16 	subne	r6,r8,r3
800096d6:	f9 b9 01 01 	movne	r9,1
800096da:	fb f9 1a 00 	st.wne	sp[0x0],r9
800096de:	f9 b8 00 01 	moveq	r8,1
800096e2:	fb f8 0a 00 	st.weq	sp[0x0],r8
800096e6:	02 36       	cp.w	r6,r1
800096e8:	ec 04 17 80 	movls	r4,r6
800096ec:	e2 04 17 b0 	movhi	r4,r1
800096f0:	6e 59       	ld.w	r9,r7[0x14]
800096f2:	6e 25       	ld.w	r5,r7[0x8]
800096f4:	f2 05 00 05 	add	r5,r9,r5
800096f8:	0a 34       	cp.w	r4,r5
800096fa:	5f 9a       	srgt	r10
800096fc:	6e 0c       	ld.w	r12,r7[0x0]
800096fe:	6e 48       	ld.w	r8,r7[0x10]
80009700:	10 3c       	cp.w	r12,r8
80009702:	5f b8       	srhi	r8
80009704:	f5 e8 00 08 	and	r8,r10,r8
80009708:	30 0a       	mov	r10,0
8000970a:	f4 08 18 00 	cp.b	r8,r10
8000970e:	c0 d0       	breq	80009728 <__sfvwrite_r+0x23c>
80009710:	06 9b       	mov	r11,r3
80009712:	0a 9a       	mov	r10,r5
80009714:	cc 9c       	rcall	800098a6 <memmove>
80009716:	6e 08       	ld.w	r8,r7[0x0]
80009718:	0a 08       	add	r8,r5
8000971a:	0e 9b       	mov	r11,r7
8000971c:	8f 08       	st.w	r7[0x0],r8
8000971e:	40 1c       	lddsp	r12,sp[0x4]
80009720:	fe b0 fc b2 	rcall	80009084 <_fflush_r>
80009724:	c1 70       	breq	80009752 <__sfvwrite_r+0x266>
80009726:	c2 58       	rjmp	80009770 <__sfvwrite_r+0x284>
80009728:	12 34       	cp.w	r4,r9
8000972a:	c0 a5       	brlt	8000973e <__sfvwrite_r+0x252>
8000972c:	6e a8       	ld.w	r8,r7[0x28]
8000972e:	06 9a       	mov	r10,r3
80009730:	6e 8b       	ld.w	r11,r7[0x20]
80009732:	40 1c       	lddsp	r12,sp[0x4]
80009734:	5d 18       	icall	r8
80009736:	18 95       	mov	r5,r12
80009738:	e0 89 00 0d 	brgt	80009752 <__sfvwrite_r+0x266>
8000973c:	c1 a8       	rjmp	80009770 <__sfvwrite_r+0x284>
8000973e:	08 9a       	mov	r10,r4
80009740:	06 9b       	mov	r11,r3
80009742:	cb 2c       	rcall	800098a6 <memmove>
80009744:	6e 08       	ld.w	r8,r7[0x0]
80009746:	08 08       	add	r8,r4
80009748:	08 95       	mov	r5,r4
8000974a:	8f 08       	st.w	r7[0x0],r8
8000974c:	6e 28       	ld.w	r8,r7[0x8]
8000974e:	08 18       	sub	r8,r4
80009750:	8f 28       	st.w	r7[0x8],r8
80009752:	0a 16       	sub	r6,r5
80009754:	c0 71       	brne	80009762 <__sfvwrite_r+0x276>
80009756:	0e 9b       	mov	r11,r7
80009758:	40 1c       	lddsp	r12,sp[0x4]
8000975a:	fe b0 fc 95 	rcall	80009084 <_fflush_r>
8000975e:	c0 91       	brne	80009770 <__sfvwrite_r+0x284>
80009760:	50 06       	stdsp	sp[0x0],r6
80009762:	64 28       	ld.w	r8,r2[0x8]
80009764:	0a 18       	sub	r8,r5
80009766:	85 28       	st.w	r2[0x8],r8
80009768:	c0 90       	breq	8000977a <__sfvwrite_r+0x28e>
8000976a:	0a 11       	sub	r1,r5
8000976c:	0a 03       	add	r3,r5
8000976e:	ca 4b       	rjmp	800096b6 <__sfvwrite_r+0x1ca>
80009770:	8e 68       	ld.sh	r8,r7[0xc]
80009772:	a7 a8       	sbr	r8,0x6
80009774:	ae 68       	st.h	r7[0xc],r8
80009776:	3f fc       	mov	r12,-1
80009778:	c0 28       	rjmp	8000977c <__sfvwrite_r+0x290>
8000977a:	30 0c       	mov	r12,0
8000977c:	2f dd       	sub	sp,-12
8000977e:	d8 32       	popm	r0-r7,pc

80009780 <_fwalk>:
80009780:	d4 31       	pushm	r0-r7,lr
80009782:	30 05       	mov	r5,0
80009784:	16 91       	mov	r1,r11
80009786:	f8 c7 ff 28 	sub	r7,r12,-216
8000978a:	0a 92       	mov	r2,r5
8000978c:	fe b0 fd 02 	rcall	80009190 <__sfp_lock_acquire>
80009790:	3f f3       	mov	r3,-1
80009792:	c1 68       	rjmp	800097be <_fwalk+0x3e>
80009794:	6e 26       	ld.w	r6,r7[0x8]
80009796:	6e 14       	ld.w	r4,r7[0x4]
80009798:	2f 46       	sub	r6,-12
8000979a:	c0 c8       	rjmp	800097b2 <_fwalk+0x32>
8000979c:	8c 08       	ld.sh	r8,r6[0x0]
8000979e:	e4 08 19 00 	cp.h	r8,r2
800097a2:	c0 70       	breq	800097b0 <_fwalk+0x30>
800097a4:	8c 18       	ld.sh	r8,r6[0x2]
800097a6:	e6 08 19 00 	cp.h	r8,r3
800097aa:	c0 30       	breq	800097b0 <_fwalk+0x30>
800097ac:	5d 11       	icall	r1
800097ae:	18 45       	or	r5,r12
800097b0:	2a 46       	sub	r6,-92
800097b2:	20 14       	sub	r4,1
800097b4:	ec cc 00 0c 	sub	r12,r6,12
800097b8:	58 04       	cp.w	r4,0
800097ba:	cf 14       	brge	8000979c <_fwalk+0x1c>
800097bc:	6e 07       	ld.w	r7,r7[0x0]
800097be:	58 07       	cp.w	r7,0
800097c0:	ce a1       	brne	80009794 <_fwalk+0x14>
800097c2:	fe b0 fc e8 	rcall	80009192 <__sfp_lock_release>
800097c6:	0a 9c       	mov	r12,r5
800097c8:	d8 32       	popm	r0-r7,pc
800097ca:	d7 03       	nop

800097cc <_localeconv_r>:
800097cc:	fe cc d9 18 	sub	r12,pc,-9960
800097d0:	5e fc       	retal	r12
800097d2:	d7 03       	nop

800097d4 <__smakebuf_r>:
800097d4:	d4 21       	pushm	r4-r7,lr
800097d6:	20 fd       	sub	sp,60
800097d8:	96 68       	ld.sh	r8,r11[0xc]
800097da:	16 97       	mov	r7,r11
800097dc:	18 96       	mov	r6,r12
800097de:	e2 18 00 02 	andl	r8,0x2,COH
800097e2:	c3 d1       	brne	8000985c <__smakebuf_r+0x88>
800097e4:	96 7b       	ld.sh	r11,r11[0xe]
800097e6:	f0 0b 19 00 	cp.h	r11,r8
800097ea:	c0 55       	brlt	800097f4 <__smakebuf_r+0x20>
800097ec:	1a 9a       	mov	r10,sp
800097ee:	e0 a0 05 e1 	rcall	8000a3b0 <_fstat_r>
800097f2:	c0 f4       	brge	80009810 <__smakebuf_r+0x3c>
800097f4:	8e 65       	ld.sh	r5,r7[0xc]
800097f6:	0a 98       	mov	r8,r5
800097f8:	ab b8       	sbr	r8,0xb
800097fa:	e2 15 00 80 	andl	r5,0x80,COH
800097fe:	ae 68       	st.h	r7[0xc],r8
80009800:	30 04       	mov	r4,0
80009802:	e0 68 04 00 	mov	r8,1024
80009806:	f9 b5 01 40 	movne	r5,64
8000980a:	f0 05 17 00 	moveq	r5,r8
8000980e:	c1 c8       	rjmp	80009846 <__smakebuf_r+0x72>
80009810:	40 18       	lddsp	r8,sp[0x4]
80009812:	e2 18 f0 00 	andl	r8,0xf000,COH
80009816:	e0 48 20 00 	cp.w	r8,8192
8000981a:	5f 04       	sreq	r4
8000981c:	e0 48 80 00 	cp.w	r8,32768
80009820:	c0 e1       	brne	8000983c <__smakebuf_r+0x68>
80009822:	6e b9       	ld.w	r9,r7[0x2c]
80009824:	fe c8 f6 5c 	sub	r8,pc,-2468
80009828:	10 39       	cp.w	r9,r8
8000982a:	c0 91       	brne	8000983c <__smakebuf_r+0x68>
8000982c:	8e 68       	ld.sh	r8,r7[0xc]
8000982e:	e0 65 04 00 	mov	r5,1024
80009832:	ab a8       	sbr	r8,0xa
80009834:	ef 45 00 50 	st.w	r7[80],r5
80009838:	ae 68       	st.h	r7[0xc],r8
8000983a:	c0 68       	rjmp	80009846 <__smakebuf_r+0x72>
8000983c:	8e 68       	ld.sh	r8,r7[0xc]
8000983e:	e0 65 04 00 	mov	r5,1024
80009842:	ab b8       	sbr	r8,0xb
80009844:	ae 68       	st.h	r7[0xc],r8
80009846:	0a 9b       	mov	r11,r5
80009848:	0c 9c       	mov	r12,r6
8000984a:	fe b0 df fb 	rcall	80005840 <_malloc_r>
8000984e:	8e 68       	ld.sh	r8,r7[0xc]
80009850:	c0 d1       	brne	8000986a <__smakebuf_r+0x96>
80009852:	ed b8 00 09 	bld	r8,0x9
80009856:	c1 b0       	breq	8000988c <__smakebuf_r+0xb8>
80009858:	a1 b8       	sbr	r8,0x1
8000985a:	ae 68       	st.h	r7[0xc],r8
8000985c:	ee c8 ff b9 	sub	r8,r7,-71
80009860:	8f 48       	st.w	r7[0x10],r8
80009862:	8f 08       	st.w	r7[0x0],r8
80009864:	30 18       	mov	r8,1
80009866:	8f 58       	st.w	r7[0x14],r8
80009868:	c1 28       	rjmp	8000988c <__smakebuf_r+0xb8>
8000986a:	a7 b8       	sbr	r8,0x7
8000986c:	8f 4c       	st.w	r7[0x10],r12
8000986e:	ae 68       	st.h	r7[0xc],r8
80009870:	8f 55       	st.w	r7[0x14],r5
80009872:	fe c8 06 de 	sub	r8,pc,1758
80009876:	8f 0c       	st.w	r7[0x0],r12
80009878:	8d a8       	st.w	r6[0x28],r8
8000987a:	58 04       	cp.w	r4,0
8000987c:	c0 80       	breq	8000988c <__smakebuf_r+0xb8>
8000987e:	8e 7c       	ld.sh	r12,r7[0xe]
80009880:	fe b0 e3 98 	rcall	80005fb0 <isatty>
80009884:	c0 40       	breq	8000988c <__smakebuf_r+0xb8>
80009886:	8e 68       	ld.sh	r8,r7[0xc]
80009888:	a1 a8       	sbr	r8,0x0
8000988a:	ae 68       	st.h	r7[0xc],r8
8000988c:	2f 1d       	sub	sp,-60
8000988e:	d8 22       	popm	r4-r7,pc

80009890 <memchr>:
80009890:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80009894:	c0 68       	rjmp	800098a0 <memchr+0x10>
80009896:	20 1a       	sub	r10,1
80009898:	19 88       	ld.ub	r8,r12[0x0]
8000989a:	16 38       	cp.w	r8,r11
8000989c:	5e 0c       	reteq	r12
8000989e:	2f fc       	sub	r12,-1
800098a0:	58 0a       	cp.w	r10,0
800098a2:	cf a1       	brne	80009896 <memchr+0x6>
800098a4:	5e fa       	retal	r10

800098a6 <memmove>:
800098a6:	d4 01       	pushm	lr
800098a8:	18 3b       	cp.w	r11,r12
800098aa:	c1 92       	brcc	800098dc <memmove+0x36>
800098ac:	f6 0a 00 09 	add	r9,r11,r10
800098b0:	12 3c       	cp.w	r12,r9
800098b2:	c1 52       	brcc	800098dc <memmove+0x36>
800098b4:	f8 0a 00 0b 	add	r11,r12,r10
800098b8:	30 08       	mov	r8,0
800098ba:	c0 68       	rjmp	800098c6 <memmove+0x20>
800098bc:	f2 08 07 0e 	ld.ub	lr,r9[r8]
800098c0:	20 1a       	sub	r10,1
800098c2:	f6 08 0b 0e 	st.b	r11[r8],lr
800098c6:	20 18       	sub	r8,1
800098c8:	58 0a       	cp.w	r10,0
800098ca:	cf 91       	brne	800098bc <memmove+0x16>
800098cc:	d8 02       	popm	pc
800098ce:	f6 08 07 09 	ld.ub	r9,r11[r8]
800098d2:	20 1a       	sub	r10,1
800098d4:	f8 08 0b 09 	st.b	r12[r8],r9
800098d8:	2f f8       	sub	r8,-1
800098da:	c0 28       	rjmp	800098de <memmove+0x38>
800098dc:	30 08       	mov	r8,0
800098de:	58 0a       	cp.w	r10,0
800098e0:	cf 71       	brne	800098ce <memmove+0x28>
800098e2:	d8 02       	popm	pc

800098e4 <__hi0bits>:
800098e4:	18 98       	mov	r8,r12
800098e6:	e0 1c 00 00 	andl	r12,0x0
800098ea:	f0 09 15 10 	lsl	r9,r8,0x10
800098ee:	58 0c       	cp.w	r12,0
800098f0:	f2 08 17 00 	moveq	r8,r9
800098f4:	f9 bc 00 10 	moveq	r12,16
800098f8:	f9 bc 01 00 	movne	r12,0
800098fc:	10 9a       	mov	r10,r8
800098fe:	f0 09 15 08 	lsl	r9,r8,0x8
80009902:	e6 1a ff 00 	andh	r10,0xff00,COH
80009906:	f7 bc 00 f8 	subeq	r12,-8
8000990a:	f2 08 17 00 	moveq	r8,r9
8000990e:	10 9a       	mov	r10,r8
80009910:	f0 09 15 04 	lsl	r9,r8,0x4
80009914:	e6 1a f0 00 	andh	r10,0xf000,COH
80009918:	f7 bc 00 fc 	subeq	r12,-4
8000991c:	f2 08 17 00 	moveq	r8,r9
80009920:	10 9a       	mov	r10,r8
80009922:	f0 09 15 02 	lsl	r9,r8,0x2
80009926:	e6 1a c0 00 	andh	r10,0xc000,COH
8000992a:	f7 bc 00 fe 	subeq	r12,-2
8000992e:	f2 08 17 00 	moveq	r8,r9
80009932:	58 08       	cp.w	r8,0
80009934:	5e 5c       	retlt	r12
80009936:	ed b8 00 1e 	bld	r8,0x1e
8000993a:	f9 bc 01 20 	movne	r12,32
8000993e:	f7 bc 00 ff 	subeq	r12,-1
80009942:	5e fc       	retal	r12

80009944 <__lo0bits>:
80009944:	18 99       	mov	r9,r12
80009946:	78 08       	ld.w	r8,r12[0x0]
80009948:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
8000994c:	c1 50       	breq	80009976 <__lo0bits+0x32>
8000994e:	ed b8 00 00 	bld	r8,0x0
80009952:	c0 21       	brne	80009956 <__lo0bits+0x12>
80009954:	5e fd       	retal	0
80009956:	10 9b       	mov	r11,r8
80009958:	f0 0a 16 01 	lsr	r10,r8,0x1
8000995c:	e2 1b 00 02 	andl	r11,0x2,COH
80009960:	a3 88       	lsr	r8,0x2
80009962:	58 0b       	cp.w	r11,0
80009964:	f3 fa 1a 00 	st.wne	r9[0x0],r10
80009968:	f9 bc 01 01 	movne	r12,1
8000996c:	f3 f8 0a 00 	st.weq	r9[0x0],r8
80009970:	f9 bc 00 02 	moveq	r12,2
80009974:	5e fc       	retal	r12
80009976:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
8000997a:	f0 0b 16 10 	lsr	r11,r8,0x10
8000997e:	58 0a       	cp.w	r10,0
80009980:	f6 08 17 00 	moveq	r8,r11
80009984:	f9 bc 00 10 	moveq	r12,16
80009988:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
8000998c:	f0 0a 16 08 	lsr	r10,r8,0x8
80009990:	58 0b       	cp.w	r11,0
80009992:	f7 bc 00 f8 	subeq	r12,-8
80009996:	f4 08 17 00 	moveq	r8,r10
8000999a:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
8000999e:	f0 0a 16 04 	lsr	r10,r8,0x4
800099a2:	58 0b       	cp.w	r11,0
800099a4:	f7 bc 00 fc 	subeq	r12,-4
800099a8:	f4 08 17 00 	moveq	r8,r10
800099ac:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
800099b0:	f0 0a 16 02 	lsr	r10,r8,0x2
800099b4:	58 0b       	cp.w	r11,0
800099b6:	f7 bc 00 fe 	subeq	r12,-2
800099ba:	f4 08 17 00 	moveq	r8,r10
800099be:	ed b8 00 00 	bld	r8,0x0
800099c2:	c0 60       	breq	800099ce <__lo0bits+0x8a>
800099c4:	a1 98       	lsr	r8,0x1
800099c6:	c0 31       	brne	800099cc <__lo0bits+0x88>
800099c8:	32 0c       	mov	r12,32
800099ca:	5e fc       	retal	r12
800099cc:	2f fc       	sub	r12,-1
800099ce:	93 08       	st.w	r9[0x0],r8
800099d0:	5e fc       	retal	r12

800099d2 <__mcmp>:
800099d2:	d4 01       	pushm	lr
800099d4:	18 98       	mov	r8,r12
800099d6:	76 49       	ld.w	r9,r11[0x10]
800099d8:	78 4c       	ld.w	r12,r12[0x10]
800099da:	12 1c       	sub	r12,r9
800099dc:	c1 31       	brne	80009a02 <__mcmp+0x30>
800099de:	2f b9       	sub	r9,-5
800099e0:	a3 69       	lsl	r9,0x2
800099e2:	12 0b       	add	r11,r9
800099e4:	f0 09 00 09 	add	r9,r8,r9
800099e8:	2e c8       	sub	r8,-20
800099ea:	13 4e       	ld.w	lr,--r9
800099ec:	17 4a       	ld.w	r10,--r11
800099ee:	14 3e       	cp.w	lr,r10
800099f0:	c0 60       	breq	800099fc <__mcmp+0x2a>
800099f2:	f9 bc 03 ff 	movlo	r12,-1
800099f6:	f9 bc 02 01 	movhs	r12,1
800099fa:	d8 02       	popm	pc
800099fc:	10 39       	cp.w	r9,r8
800099fe:	fe 9b ff f6 	brhi	800099ea <__mcmp+0x18>
80009a02:	d8 02       	popm	pc

80009a04 <_Bfree>:
80009a04:	d4 21       	pushm	r4-r7,lr
80009a06:	18 97       	mov	r7,r12
80009a08:	16 95       	mov	r5,r11
80009a0a:	78 96       	ld.w	r6,r12[0x24]
80009a0c:	58 06       	cp.w	r6,0
80009a0e:	c0 91       	brne	80009a20 <_Bfree+0x1c>
80009a10:	31 0c       	mov	r12,16
80009a12:	fe b0 df 0f 	rcall	80005830 <malloc>
80009a16:	99 36       	st.w	r12[0xc],r6
80009a18:	8f 9c       	st.w	r7[0x24],r12
80009a1a:	99 16       	st.w	r12[0x4],r6
80009a1c:	99 26       	st.w	r12[0x8],r6
80009a1e:	99 06       	st.w	r12[0x0],r6
80009a20:	58 05       	cp.w	r5,0
80009a22:	c0 90       	breq	80009a34 <_Bfree+0x30>
80009a24:	6a 19       	ld.w	r9,r5[0x4]
80009a26:	6e 98       	ld.w	r8,r7[0x24]
80009a28:	70 38       	ld.w	r8,r8[0xc]
80009a2a:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80009a2e:	8b 0a       	st.w	r5[0x0],r10
80009a30:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80009a34:	d8 22       	popm	r4-r7,pc
80009a36:	d7 03       	nop

80009a38 <_Balloc>:
80009a38:	d4 21       	pushm	r4-r7,lr
80009a3a:	18 97       	mov	r7,r12
80009a3c:	16 96       	mov	r6,r11
80009a3e:	78 95       	ld.w	r5,r12[0x24]
80009a40:	58 05       	cp.w	r5,0
80009a42:	c0 91       	brne	80009a54 <_Balloc+0x1c>
80009a44:	31 0c       	mov	r12,16
80009a46:	fe b0 de f5 	rcall	80005830 <malloc>
80009a4a:	99 35       	st.w	r12[0xc],r5
80009a4c:	8f 9c       	st.w	r7[0x24],r12
80009a4e:	99 15       	st.w	r12[0x4],r5
80009a50:	99 25       	st.w	r12[0x8],r5
80009a52:	99 05       	st.w	r12[0x0],r5
80009a54:	6e 95       	ld.w	r5,r7[0x24]
80009a56:	6a 38       	ld.w	r8,r5[0xc]
80009a58:	58 08       	cp.w	r8,0
80009a5a:	c0 b1       	brne	80009a70 <_Balloc+0x38>
80009a5c:	31 0a       	mov	r10,16
80009a5e:	30 4b       	mov	r11,4
80009a60:	0e 9c       	mov	r12,r7
80009a62:	e0 a0 04 07 	rcall	8000a270 <_calloc_r>
80009a66:	8b 3c       	st.w	r5[0xc],r12
80009a68:	6e 98       	ld.w	r8,r7[0x24]
80009a6a:	70 3c       	ld.w	r12,r8[0xc]
80009a6c:	58 0c       	cp.w	r12,0
80009a6e:	c1 b0       	breq	80009aa4 <_Balloc+0x6c>
80009a70:	6e 98       	ld.w	r8,r7[0x24]
80009a72:	70 38       	ld.w	r8,r8[0xc]
80009a74:	f0 06 00 28 	add	r8,r8,r6<<0x2
80009a78:	70 0c       	ld.w	r12,r8[0x0]
80009a7a:	58 0c       	cp.w	r12,0
80009a7c:	c0 40       	breq	80009a84 <_Balloc+0x4c>
80009a7e:	78 09       	ld.w	r9,r12[0x0]
80009a80:	91 09       	st.w	r8[0x0],r9
80009a82:	c0 e8       	rjmp	80009a9e <_Balloc+0x66>
80009a84:	0e 9c       	mov	r12,r7
80009a86:	30 17       	mov	r7,1
80009a88:	0e 9b       	mov	r11,r7
80009a8a:	ee 06 09 47 	lsl	r7,r7,r6
80009a8e:	ee ca ff fb 	sub	r10,r7,-5
80009a92:	a3 6a       	lsl	r10,0x2
80009a94:	e0 a0 03 ee 	rcall	8000a270 <_calloc_r>
80009a98:	c0 60       	breq	80009aa4 <_Balloc+0x6c>
80009a9a:	99 16       	st.w	r12[0x4],r6
80009a9c:	99 27       	st.w	r12[0x8],r7
80009a9e:	30 08       	mov	r8,0
80009aa0:	99 38       	st.w	r12[0xc],r8
80009aa2:	99 48       	st.w	r12[0x10],r8
80009aa4:	d8 22       	popm	r4-r7,pc
80009aa6:	d7 03       	nop

80009aa8 <__d2b>:
80009aa8:	d4 31       	pushm	r0-r7,lr
80009aaa:	20 2d       	sub	sp,8
80009aac:	16 93       	mov	r3,r11
80009aae:	12 96       	mov	r6,r9
80009ab0:	10 95       	mov	r5,r8
80009ab2:	14 92       	mov	r2,r10
80009ab4:	30 1b       	mov	r11,1
80009ab6:	cc 1f       	rcall	80009a38 <_Balloc>
80009ab8:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
80009abc:	50 09       	stdsp	sp[0x0],r9
80009abe:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
80009ac2:	b5 a9       	sbr	r9,0x14
80009ac4:	f0 01 16 14 	lsr	r1,r8,0x14
80009ac8:	fb f9 1a 00 	st.wne	sp[0x0],r9
80009acc:	18 94       	mov	r4,r12
80009ace:	58 02       	cp.w	r2,0
80009ad0:	c1 d0       	breq	80009b0a <__d2b+0x62>
80009ad2:	fa cc ff f8 	sub	r12,sp,-8
80009ad6:	18 d2       	st.w	--r12,r2
80009ad8:	c3 6f       	rcall	80009944 <__lo0bits>
80009ada:	40 18       	lddsp	r8,sp[0x4]
80009adc:	c0 d0       	breq	80009af6 <__d2b+0x4e>
80009ade:	40 09       	lddsp	r9,sp[0x0]
80009ae0:	f8 0a 11 20 	rsub	r10,r12,32
80009ae4:	f2 0a 09 4a 	lsl	r10,r9,r10
80009ae8:	f5 e8 10 08 	or	r8,r10,r8
80009aec:	89 58       	st.w	r4[0x14],r8
80009aee:	f2 0c 0a 49 	lsr	r9,r9,r12
80009af2:	50 09       	stdsp	sp[0x0],r9
80009af4:	c0 28       	rjmp	80009af8 <__d2b+0x50>
80009af6:	89 58       	st.w	r4[0x14],r8
80009af8:	40 08       	lddsp	r8,sp[0x0]
80009afa:	58 08       	cp.w	r8,0
80009afc:	f9 b3 01 02 	movne	r3,2
80009b00:	f9 b3 00 01 	moveq	r3,1
80009b04:	89 68       	st.w	r4[0x18],r8
80009b06:	89 43       	st.w	r4[0x10],r3
80009b08:	c0 88       	rjmp	80009b18 <__d2b+0x70>
80009b0a:	1a 9c       	mov	r12,sp
80009b0c:	c1 cf       	rcall	80009944 <__lo0bits>
80009b0e:	30 13       	mov	r3,1
80009b10:	40 08       	lddsp	r8,sp[0x0]
80009b12:	2e 0c       	sub	r12,-32
80009b14:	89 43       	st.w	r4[0x10],r3
80009b16:	89 58       	st.w	r4[0x14],r8
80009b18:	58 01       	cp.w	r1,0
80009b1a:	c0 90       	breq	80009b2c <__d2b+0x84>
80009b1c:	e2 c1 04 33 	sub	r1,r1,1075
80009b20:	18 01       	add	r1,r12
80009b22:	8d 01       	st.w	r6[0x0],r1
80009b24:	f8 0c 11 35 	rsub	r12,r12,53
80009b28:	8b 0c       	st.w	r5[0x0],r12
80009b2a:	c0 c8       	rjmp	80009b42 <__d2b+0x9a>
80009b2c:	e6 c8 ff fc 	sub	r8,r3,-4
80009b30:	f8 cc 04 32 	sub	r12,r12,1074
80009b34:	a5 73       	lsl	r3,0x5
80009b36:	8d 0c       	st.w	r6[0x0],r12
80009b38:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
80009b3c:	cd 4e       	rcall	800098e4 <__hi0bits>
80009b3e:	18 13       	sub	r3,r12
80009b40:	8b 03       	st.w	r5[0x0],r3
80009b42:	08 9c       	mov	r12,r4
80009b44:	2f ed       	sub	sp,-8
80009b46:	d8 32       	popm	r0-r7,pc

80009b48 <__mdiff>:
80009b48:	d4 31       	pushm	r0-r7,lr
80009b4a:	74 48       	ld.w	r8,r10[0x10]
80009b4c:	76 45       	ld.w	r5,r11[0x10]
80009b4e:	16 97       	mov	r7,r11
80009b50:	14 96       	mov	r6,r10
80009b52:	10 15       	sub	r5,r8
80009b54:	c1 31       	brne	80009b7a <__mdiff+0x32>
80009b56:	2f b8       	sub	r8,-5
80009b58:	ee ce ff ec 	sub	lr,r7,-20
80009b5c:	a3 68       	lsl	r8,0x2
80009b5e:	f4 08 00 0b 	add	r11,r10,r8
80009b62:	ee 08 00 08 	add	r8,r7,r8
80009b66:	11 4a       	ld.w	r10,--r8
80009b68:	17 49       	ld.w	r9,--r11
80009b6a:	12 3a       	cp.w	r10,r9
80009b6c:	c0 30       	breq	80009b72 <__mdiff+0x2a>
80009b6e:	c0 e2       	brcc	80009b8a <__mdiff+0x42>
80009b70:	c0 78       	rjmp	80009b7e <__mdiff+0x36>
80009b72:	1c 38       	cp.w	r8,lr
80009b74:	fe 9b ff f9 	brhi	80009b66 <__mdiff+0x1e>
80009b78:	c4 98       	rjmp	80009c0a <__mdiff+0xc2>
80009b7a:	58 05       	cp.w	r5,0
80009b7c:	c0 64       	brge	80009b88 <__mdiff+0x40>
80009b7e:	0e 98       	mov	r8,r7
80009b80:	30 15       	mov	r5,1
80009b82:	0c 97       	mov	r7,r6
80009b84:	10 96       	mov	r6,r8
80009b86:	c0 28       	rjmp	80009b8a <__mdiff+0x42>
80009b88:	30 05       	mov	r5,0
80009b8a:	6e 1b       	ld.w	r11,r7[0x4]
80009b8c:	c5 6f       	rcall	80009a38 <_Balloc>
80009b8e:	6e 49       	ld.w	r9,r7[0x10]
80009b90:	6c 44       	ld.w	r4,r6[0x10]
80009b92:	99 35       	st.w	r12[0xc],r5
80009b94:	2f b4       	sub	r4,-5
80009b96:	f2 c5 ff fb 	sub	r5,r9,-5
80009b9a:	ec 04 00 24 	add	r4,r6,r4<<0x2
80009b9e:	ee 05 00 25 	add	r5,r7,r5<<0x2
80009ba2:	2e c6       	sub	r6,-20
80009ba4:	2e c7       	sub	r7,-20
80009ba6:	f8 c8 ff ec 	sub	r8,r12,-20
80009baa:	30 0a       	mov	r10,0
80009bac:	0f 0e       	ld.w	lr,r7++
80009bae:	0d 0b       	ld.w	r11,r6++
80009bb0:	fc 02 16 10 	lsr	r2,lr,0x10
80009bb4:	f6 03 16 10 	lsr	r3,r11,0x10
80009bb8:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80009bbc:	e4 03 01 03 	sub	r3,r2,r3
80009bc0:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80009bc4:	fc 0b 01 0b 	sub	r11,lr,r11
80009bc8:	f6 0a 00 0a 	add	r10,r11,r10
80009bcc:	b0 1a       	st.h	r8[0x2],r10
80009bce:	b1 4a       	asr	r10,0x10
80009bd0:	e6 0a 00 0a 	add	r10,r3,r10
80009bd4:	b0 0a       	st.h	r8[0x0],r10
80009bd6:	2f c8       	sub	r8,-4
80009bd8:	b1 4a       	asr	r10,0x10
80009bda:	08 36       	cp.w	r6,r4
80009bdc:	ce 83       	brcs	80009bac <__mdiff+0x64>
80009bde:	c0 d8       	rjmp	80009bf8 <__mdiff+0xb0>
80009be0:	0f 0b       	ld.w	r11,r7++
80009be2:	f6 0e 16 10 	lsr	lr,r11,0x10
80009be6:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80009bea:	16 0a       	add	r10,r11
80009bec:	b0 1a       	st.h	r8[0x2],r10
80009bee:	b1 4a       	asr	r10,0x10
80009bf0:	1c 0a       	add	r10,lr
80009bf2:	b0 0a       	st.h	r8[0x0],r10
80009bf4:	2f c8       	sub	r8,-4
80009bf6:	b1 4a       	asr	r10,0x10
80009bf8:	0a 37       	cp.w	r7,r5
80009bfa:	cf 33       	brcs	80009be0 <__mdiff+0x98>
80009bfc:	c0 28       	rjmp	80009c00 <__mdiff+0xb8>
80009bfe:	20 19       	sub	r9,1
80009c00:	11 4a       	ld.w	r10,--r8
80009c02:	58 0a       	cp.w	r10,0
80009c04:	cf d0       	breq	80009bfe <__mdiff+0xb6>
80009c06:	99 49       	st.w	r12[0x10],r9
80009c08:	d8 32       	popm	r0-r7,pc
80009c0a:	30 0b       	mov	r11,0
80009c0c:	c1 6f       	rcall	80009a38 <_Balloc>
80009c0e:	30 18       	mov	r8,1
80009c10:	99 48       	st.w	r12[0x10],r8
80009c12:	30 08       	mov	r8,0
80009c14:	99 58       	st.w	r12[0x14],r8
80009c16:	d8 32       	popm	r0-r7,pc

80009c18 <__lshift>:
80009c18:	d4 31       	pushm	r0-r7,lr
80009c1a:	16 97       	mov	r7,r11
80009c1c:	76 46       	ld.w	r6,r11[0x10]
80009c1e:	f4 02 14 05 	asr	r2,r10,0x5
80009c22:	2f f6       	sub	r6,-1
80009c24:	14 93       	mov	r3,r10
80009c26:	18 94       	mov	r4,r12
80009c28:	04 06       	add	r6,r2
80009c2a:	76 1b       	ld.w	r11,r11[0x4]
80009c2c:	6e 28       	ld.w	r8,r7[0x8]
80009c2e:	c0 38       	rjmp	80009c34 <__lshift+0x1c>
80009c30:	2f fb       	sub	r11,-1
80009c32:	a1 78       	lsl	r8,0x1
80009c34:	10 36       	cp.w	r6,r8
80009c36:	fe 99 ff fd 	brgt	80009c30 <__lshift+0x18>
80009c3a:	08 9c       	mov	r12,r4
80009c3c:	cf ee       	rcall	80009a38 <_Balloc>
80009c3e:	30 09       	mov	r9,0
80009c40:	18 95       	mov	r5,r12
80009c42:	f8 c8 ff ec 	sub	r8,r12,-20
80009c46:	12 9a       	mov	r10,r9
80009c48:	c0 38       	rjmp	80009c4e <__lshift+0x36>
80009c4a:	10 aa       	st.w	r8++,r10
80009c4c:	2f f9       	sub	r9,-1
80009c4e:	04 39       	cp.w	r9,r2
80009c50:	cf d5       	brlt	80009c4a <__lshift+0x32>
80009c52:	6e 4b       	ld.w	r11,r7[0x10]
80009c54:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
80009c58:	2f bb       	sub	r11,-5
80009c5a:	ee c9 ff ec 	sub	r9,r7,-20
80009c5e:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
80009c62:	58 03       	cp.w	r3,0
80009c64:	c1 30       	breq	80009c8a <__lshift+0x72>
80009c66:	e6 0c 11 20 	rsub	r12,r3,32
80009c6a:	30 0a       	mov	r10,0
80009c6c:	72 02       	ld.w	r2,r9[0x0]
80009c6e:	e4 03 09 42 	lsl	r2,r2,r3
80009c72:	04 4a       	or	r10,r2
80009c74:	10 aa       	st.w	r8++,r10
80009c76:	13 0a       	ld.w	r10,r9++
80009c78:	f4 0c 0a 4a 	lsr	r10,r10,r12
80009c7c:	16 39       	cp.w	r9,r11
80009c7e:	cf 73       	brcs	80009c6c <__lshift+0x54>
80009c80:	91 0a       	st.w	r8[0x0],r10
80009c82:	58 0a       	cp.w	r10,0
80009c84:	c0 70       	breq	80009c92 <__lshift+0x7a>
80009c86:	2f f6       	sub	r6,-1
80009c88:	c0 58       	rjmp	80009c92 <__lshift+0x7a>
80009c8a:	13 0a       	ld.w	r10,r9++
80009c8c:	10 aa       	st.w	r8++,r10
80009c8e:	16 39       	cp.w	r9,r11
80009c90:	cf d3       	brcs	80009c8a <__lshift+0x72>
80009c92:	08 9c       	mov	r12,r4
80009c94:	20 16       	sub	r6,1
80009c96:	0e 9b       	mov	r11,r7
80009c98:	8b 46       	st.w	r5[0x10],r6
80009c9a:	cb 5e       	rcall	80009a04 <_Bfree>
80009c9c:	0a 9c       	mov	r12,r5
80009c9e:	d8 32       	popm	r0-r7,pc

80009ca0 <__multiply>:
80009ca0:	d4 31       	pushm	r0-r7,lr
80009ca2:	20 2d       	sub	sp,8
80009ca4:	76 49       	ld.w	r9,r11[0x10]
80009ca6:	74 48       	ld.w	r8,r10[0x10]
80009ca8:	16 96       	mov	r6,r11
80009caa:	14 95       	mov	r5,r10
80009cac:	10 39       	cp.w	r9,r8
80009cae:	ec 08 17 50 	movlt	r8,r6
80009cb2:	ea 06 17 50 	movlt	r6,r5
80009cb6:	f0 05 17 50 	movlt	r5,r8
80009cba:	6c 28       	ld.w	r8,r6[0x8]
80009cbc:	76 43       	ld.w	r3,r11[0x10]
80009cbe:	74 42       	ld.w	r2,r10[0x10]
80009cc0:	76 1b       	ld.w	r11,r11[0x4]
80009cc2:	e4 03 00 07 	add	r7,r2,r3
80009cc6:	10 37       	cp.w	r7,r8
80009cc8:	f7 bb 09 ff 	subgt	r11,-1
80009ccc:	cb 6e       	rcall	80009a38 <_Balloc>
80009cce:	ee c4 ff fb 	sub	r4,r7,-5
80009cd2:	f8 c9 ff ec 	sub	r9,r12,-20
80009cd6:	f8 04 00 24 	add	r4,r12,r4<<0x2
80009cda:	30 0a       	mov	r10,0
80009cdc:	12 98       	mov	r8,r9
80009cde:	c0 28       	rjmp	80009ce2 <__multiply+0x42>
80009ce0:	10 aa       	st.w	r8++,r10
80009ce2:	08 38       	cp.w	r8,r4
80009ce4:	cf e3       	brcs	80009ce0 <__multiply+0x40>
80009ce6:	2f b3       	sub	r3,-5
80009ce8:	2f b2       	sub	r2,-5
80009cea:	ec 03 00 23 	add	r3,r6,r3<<0x2
80009cee:	ea 02 00 22 	add	r2,r5,r2<<0x2
80009cf2:	ec cb ff ec 	sub	r11,r6,-20
80009cf6:	50 12       	stdsp	sp[0x4],r2
80009cf8:	ea ca ff ec 	sub	r10,r5,-20
80009cfc:	c4 48       	rjmp	80009d84 <__multiply+0xe4>
80009cfe:	94 95       	ld.uh	r5,r10[0x2]
80009d00:	58 05       	cp.w	r5,0
80009d02:	c2 00       	breq	80009d42 <__multiply+0xa2>
80009d04:	12 98       	mov	r8,r9
80009d06:	16 96       	mov	r6,r11
80009d08:	30 0e       	mov	lr,0
80009d0a:	50 09       	stdsp	sp[0x0],r9
80009d0c:	0d 02       	ld.w	r2,r6++
80009d0e:	e4 00 16 10 	lsr	r0,r2,0x10
80009d12:	70 01       	ld.w	r1,r8[0x0]
80009d14:	70 09       	ld.w	r9,r8[0x0]
80009d16:	b1 81       	lsr	r1,0x10
80009d18:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
80009d1c:	e0 05 03 41 	mac	r1,r0,r5
80009d20:	ab 32       	mul	r2,r5
80009d22:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
80009d26:	00 02       	add	r2,r0
80009d28:	e4 0e 00 0e 	add	lr,r2,lr
80009d2c:	b0 1e       	st.h	r8[0x2],lr
80009d2e:	b1 8e       	lsr	lr,0x10
80009d30:	1c 01       	add	r1,lr
80009d32:	b0 01       	st.h	r8[0x0],r1
80009d34:	e2 0e 16 10 	lsr	lr,r1,0x10
80009d38:	2f c8       	sub	r8,-4
80009d3a:	06 36       	cp.w	r6,r3
80009d3c:	ce 83       	brcs	80009d0c <__multiply+0x6c>
80009d3e:	40 09       	lddsp	r9,sp[0x0]
80009d40:	91 0e       	st.w	r8[0x0],lr
80009d42:	94 86       	ld.uh	r6,r10[0x0]
80009d44:	58 06       	cp.w	r6,0
80009d46:	c1 d0       	breq	80009d80 <__multiply+0xe0>
80009d48:	72 02       	ld.w	r2,r9[0x0]
80009d4a:	12 98       	mov	r8,r9
80009d4c:	16 9e       	mov	lr,r11
80009d4e:	30 05       	mov	r5,0
80009d50:	b0 12       	st.h	r8[0x2],r2
80009d52:	1d 01       	ld.w	r1,lr++
80009d54:	90 82       	ld.uh	r2,r8[0x0]
80009d56:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
80009d5a:	ad 30       	mul	r0,r6
80009d5c:	e0 02 00 02 	add	r2,r0,r2
80009d60:	e4 05 00 05 	add	r5,r2,r5
80009d64:	b0 05       	st.h	r8[0x0],r5
80009d66:	b1 85       	lsr	r5,0x10
80009d68:	b1 81       	lsr	r1,0x10
80009d6a:	2f c8       	sub	r8,-4
80009d6c:	ad 31       	mul	r1,r6
80009d6e:	90 92       	ld.uh	r2,r8[0x2]
80009d70:	e2 02 00 02 	add	r2,r1,r2
80009d74:	0a 02       	add	r2,r5
80009d76:	e4 05 16 10 	lsr	r5,r2,0x10
80009d7a:	06 3e       	cp.w	lr,r3
80009d7c:	ce a3       	brcs	80009d50 <__multiply+0xb0>
80009d7e:	91 02       	st.w	r8[0x0],r2
80009d80:	2f ca       	sub	r10,-4
80009d82:	2f c9       	sub	r9,-4
80009d84:	40 18       	lddsp	r8,sp[0x4]
80009d86:	10 3a       	cp.w	r10,r8
80009d88:	cb b3       	brcs	80009cfe <__multiply+0x5e>
80009d8a:	c0 28       	rjmp	80009d8e <__multiply+0xee>
80009d8c:	20 17       	sub	r7,1
80009d8e:	58 07       	cp.w	r7,0
80009d90:	e0 8a 00 05 	brle	80009d9a <__multiply+0xfa>
80009d94:	09 48       	ld.w	r8,--r4
80009d96:	58 08       	cp.w	r8,0
80009d98:	cf a0       	breq	80009d8c <__multiply+0xec>
80009d9a:	99 47       	st.w	r12[0x10],r7
80009d9c:	2f ed       	sub	sp,-8
80009d9e:	d8 32       	popm	r0-r7,pc

80009da0 <__i2b>:
80009da0:	d4 21       	pushm	r4-r7,lr
80009da2:	16 97       	mov	r7,r11
80009da4:	30 1b       	mov	r11,1
80009da6:	c4 9e       	rcall	80009a38 <_Balloc>
80009da8:	30 19       	mov	r9,1
80009daa:	99 57       	st.w	r12[0x14],r7
80009dac:	99 49       	st.w	r12[0x10],r9
80009dae:	d8 22       	popm	r4-r7,pc

80009db0 <__multadd>:
80009db0:	d4 31       	pushm	r0-r7,lr
80009db2:	30 08       	mov	r8,0
80009db4:	12 95       	mov	r5,r9
80009db6:	16 97       	mov	r7,r11
80009db8:	18 96       	mov	r6,r12
80009dba:	76 44       	ld.w	r4,r11[0x10]
80009dbc:	f6 c9 ff ec 	sub	r9,r11,-20
80009dc0:	72 0b       	ld.w	r11,r9[0x0]
80009dc2:	f6 0c 16 10 	lsr	r12,r11,0x10
80009dc6:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80009dca:	f4 0c 02 4c 	mul	r12,r10,r12
80009dce:	f4 0b 03 45 	mac	r5,r10,r11
80009dd2:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
80009dd6:	b1 85       	lsr	r5,0x10
80009dd8:	18 05       	add	r5,r12
80009dda:	ea 0c 15 10 	lsl	r12,r5,0x10
80009dde:	f8 0b 00 0b 	add	r11,r12,r11
80009de2:	12 ab       	st.w	r9++,r11
80009de4:	2f f8       	sub	r8,-1
80009de6:	b1 85       	lsr	r5,0x10
80009de8:	08 38       	cp.w	r8,r4
80009dea:	ce b5       	brlt	80009dc0 <__multadd+0x10>
80009dec:	58 05       	cp.w	r5,0
80009dee:	c1 c0       	breq	80009e26 <__multadd+0x76>
80009df0:	6e 28       	ld.w	r8,r7[0x8]
80009df2:	10 34       	cp.w	r4,r8
80009df4:	c1 35       	brlt	80009e1a <__multadd+0x6a>
80009df6:	6e 1b       	ld.w	r11,r7[0x4]
80009df8:	0c 9c       	mov	r12,r6
80009dfa:	2f fb       	sub	r11,-1
80009dfc:	c1 ee       	rcall	80009a38 <_Balloc>
80009dfe:	6e 4a       	ld.w	r10,r7[0x10]
80009e00:	ee cb ff f4 	sub	r11,r7,-12
80009e04:	18 93       	mov	r3,r12
80009e06:	2f ea       	sub	r10,-2
80009e08:	2f 4c       	sub	r12,-12
80009e0a:	a3 6a       	lsl	r10,0x2
80009e0c:	fe b0 df 2a 	rcall	80005c60 <memcpy>
80009e10:	0e 9b       	mov	r11,r7
80009e12:	0c 9c       	mov	r12,r6
80009e14:	fe b0 fd f8 	rcall	80009a04 <_Bfree>
80009e18:	06 97       	mov	r7,r3
80009e1a:	e8 c8 ff ff 	sub	r8,r4,-1
80009e1e:	2f b4       	sub	r4,-5
80009e20:	8f 48       	st.w	r7[0x10],r8
80009e22:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
80009e26:	0e 9c       	mov	r12,r7
80009e28:	d8 32       	popm	r0-r7,pc
80009e2a:	d7 03       	nop

80009e2c <__pow5mult>:
80009e2c:	d4 31       	pushm	r0-r7,lr
80009e2e:	14 96       	mov	r6,r10
80009e30:	18 97       	mov	r7,r12
80009e32:	16 94       	mov	r4,r11
80009e34:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
80009e38:	c0 90       	breq	80009e4a <__pow5mult+0x1e>
80009e3a:	20 18       	sub	r8,1
80009e3c:	fe c9 df 48 	sub	r9,pc,-8376
80009e40:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
80009e44:	30 09       	mov	r9,0
80009e46:	cb 5f       	rcall	80009db0 <__multadd>
80009e48:	18 94       	mov	r4,r12
80009e4a:	a3 46       	asr	r6,0x2
80009e4c:	c3 40       	breq	80009eb4 <__pow5mult+0x88>
80009e4e:	6e 95       	ld.w	r5,r7[0x24]
80009e50:	58 05       	cp.w	r5,0
80009e52:	c0 91       	brne	80009e64 <__pow5mult+0x38>
80009e54:	31 0c       	mov	r12,16
80009e56:	fe b0 dc ed 	rcall	80005830 <malloc>
80009e5a:	99 35       	st.w	r12[0xc],r5
80009e5c:	8f 9c       	st.w	r7[0x24],r12
80009e5e:	99 15       	st.w	r12[0x4],r5
80009e60:	99 25       	st.w	r12[0x8],r5
80009e62:	99 05       	st.w	r12[0x0],r5
80009e64:	6e 93       	ld.w	r3,r7[0x24]
80009e66:	66 25       	ld.w	r5,r3[0x8]
80009e68:	58 05       	cp.w	r5,0
80009e6a:	c0 c1       	brne	80009e82 <__pow5mult+0x56>
80009e6c:	e0 6b 02 71 	mov	r11,625
80009e70:	0e 9c       	mov	r12,r7
80009e72:	c9 7f       	rcall	80009da0 <__i2b>
80009e74:	87 2c       	st.w	r3[0x8],r12
80009e76:	30 08       	mov	r8,0
80009e78:	18 95       	mov	r5,r12
80009e7a:	99 08       	st.w	r12[0x0],r8
80009e7c:	c0 38       	rjmp	80009e82 <__pow5mult+0x56>
80009e7e:	06 9c       	mov	r12,r3
80009e80:	18 95       	mov	r5,r12
80009e82:	ed b6 00 00 	bld	r6,0x0
80009e86:	c0 b1       	brne	80009e9c <__pow5mult+0x70>
80009e88:	08 9b       	mov	r11,r4
80009e8a:	0a 9a       	mov	r10,r5
80009e8c:	0e 9c       	mov	r12,r7
80009e8e:	c0 9f       	rcall	80009ca0 <__multiply>
80009e90:	08 9b       	mov	r11,r4
80009e92:	18 93       	mov	r3,r12
80009e94:	0e 9c       	mov	r12,r7
80009e96:	06 94       	mov	r4,r3
80009e98:	fe b0 fd b6 	rcall	80009a04 <_Bfree>
80009e9c:	a1 56       	asr	r6,0x1
80009e9e:	c0 b0       	breq	80009eb4 <__pow5mult+0x88>
80009ea0:	6a 03       	ld.w	r3,r5[0x0]
80009ea2:	58 03       	cp.w	r3,0
80009ea4:	ce d1       	brne	80009e7e <__pow5mult+0x52>
80009ea6:	0a 9a       	mov	r10,r5
80009ea8:	0a 9b       	mov	r11,r5
80009eaa:	0e 9c       	mov	r12,r7
80009eac:	cf ae       	rcall	80009ca0 <__multiply>
80009eae:	8b 0c       	st.w	r5[0x0],r12
80009eb0:	99 03       	st.w	r12[0x0],r3
80009eb2:	ce 7b       	rjmp	80009e80 <__pow5mult+0x54>
80009eb4:	08 9c       	mov	r12,r4
80009eb6:	d8 32       	popm	r0-r7,pc

80009eb8 <_realloc_r>:
80009eb8:	d4 31       	pushm	r0-r7,lr
80009eba:	20 1d       	sub	sp,4
80009ebc:	16 94       	mov	r4,r11
80009ebe:	18 92       	mov	r2,r12
80009ec0:	14 9b       	mov	r11,r10
80009ec2:	58 04       	cp.w	r4,0
80009ec4:	c0 51       	brne	80009ece <_realloc_r+0x16>
80009ec6:	fe b0 dc bd 	rcall	80005840 <_malloc_r>
80009eca:	18 95       	mov	r5,r12
80009ecc:	c5 39       	rjmp	8000a172 <_realloc_r+0x2ba>
80009ece:	50 0a       	stdsp	sp[0x0],r10
80009ed0:	fe b0 df 73 	rcall	80005db6 <__malloc_lock>
80009ed4:	40 0b       	lddsp	r11,sp[0x0]
80009ed6:	f6 c8 ff f5 	sub	r8,r11,-11
80009eda:	e8 c1 00 08 	sub	r1,r4,8
80009ede:	10 96       	mov	r6,r8
80009ee0:	62 1c       	ld.w	r12,r1[0x4]
80009ee2:	e0 16 ff f8 	andl	r6,0xfff8
80009ee6:	59 68       	cp.w	r8,22
80009ee8:	f9 b6 08 10 	movls	r6,16
80009eec:	16 36       	cp.w	r6,r11
80009eee:	5f 38       	srlo	r8
80009ef0:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
80009ef4:	c0 50       	breq	80009efe <_realloc_r+0x46>
80009ef6:	30 c8       	mov	r8,12
80009ef8:	30 05       	mov	r5,0
80009efa:	85 38       	st.w	r2[0xc],r8
80009efc:	c3 b9       	rjmp	8000a172 <_realloc_r+0x2ba>
80009efe:	18 90       	mov	r0,r12
80009f00:	e0 10 ff fc 	andl	r0,0xfffc
80009f04:	0c 30       	cp.w	r0,r6
80009f06:	e0 84 01 0b 	brge	8000a11c <_realloc_r+0x264>
80009f0a:	34 c8       	mov	r8,76
80009f0c:	e2 00 00 09 	add	r9,r1,r0
80009f10:	70 25       	ld.w	r5,r8[0x8]
80009f12:	0a 39       	cp.w	r9,r5
80009f14:	c0 90       	breq	80009f26 <_realloc_r+0x6e>
80009f16:	72 1a       	ld.w	r10,r9[0x4]
80009f18:	a1 ca       	cbr	r10,0x0
80009f1a:	f2 0a 00 0a 	add	r10,r9,r10
80009f1e:	74 1a       	ld.w	r10,r10[0x4]
80009f20:	ed ba 00 00 	bld	r10,0x0
80009f24:	c2 20       	breq	80009f68 <_realloc_r+0xb0>
80009f26:	72 1a       	ld.w	r10,r9[0x4]
80009f28:	e0 1a ff fc 	andl	r10,0xfffc
80009f2c:	f4 00 00 03 	add	r3,r10,r0
80009f30:	0a 39       	cp.w	r9,r5
80009f32:	c1 31       	brne	80009f58 <_realloc_r+0xa0>
80009f34:	ec c7 ff f0 	sub	r7,r6,-16
80009f38:	0e 33       	cp.w	r3,r7
80009f3a:	c1 95       	brlt	80009f6c <_realloc_r+0xb4>
80009f3c:	e2 06 00 09 	add	r9,r1,r6
80009f40:	0c 13       	sub	r3,r6
80009f42:	a1 a3       	sbr	r3,0x0
80009f44:	93 13       	st.w	r9[0x4],r3
80009f46:	91 29       	st.w	r8[0x8],r9
80009f48:	04 9c       	mov	r12,r2
80009f4a:	62 18       	ld.w	r8,r1[0x4]
80009f4c:	08 95       	mov	r5,r4
80009f4e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80009f52:	10 46       	or	r6,r8
80009f54:	83 16       	st.w	r1[0x4],r6
80009f56:	c0 c9       	rjmp	8000a16e <_realloc_r+0x2b6>
80009f58:	0c 33       	cp.w	r3,r6
80009f5a:	c0 95       	brlt	80009f6c <_realloc_r+0xb4>
80009f5c:	72 28       	ld.w	r8,r9[0x8]
80009f5e:	02 97       	mov	r7,r1
80009f60:	72 39       	ld.w	r9,r9[0xc]
80009f62:	93 28       	st.w	r9[0x8],r8
80009f64:	91 39       	st.w	r8[0xc],r9
80009f66:	cd d8       	rjmp	8000a120 <_realloc_r+0x268>
80009f68:	30 0a       	mov	r10,0
80009f6a:	14 99       	mov	r9,r10
80009f6c:	ed bc 00 00 	bld	r12,0x0
80009f70:	e0 80 00 96 	breq	8000a09c <_realloc_r+0x1e4>
80009f74:	62 07       	ld.w	r7,r1[0x0]
80009f76:	e2 07 01 07 	sub	r7,r1,r7
80009f7a:	6e 1c       	ld.w	r12,r7[0x4]
80009f7c:	e0 1c ff fc 	andl	r12,0xfffc
80009f80:	58 09       	cp.w	r9,0
80009f82:	c5 70       	breq	8000a030 <_realloc_r+0x178>
80009f84:	f8 00 00 03 	add	r3,r12,r0
80009f88:	0a 39       	cp.w	r9,r5
80009f8a:	c4 81       	brne	8000a01a <_realloc_r+0x162>
80009f8c:	14 03       	add	r3,r10
80009f8e:	ec c9 ff f0 	sub	r9,r6,-16
80009f92:	12 33       	cp.w	r3,r9
80009f94:	c4 e5       	brlt	8000a030 <_realloc_r+0x178>
80009f96:	6e 3a       	ld.w	r10,r7[0xc]
80009f98:	6e 29       	ld.w	r9,r7[0x8]
80009f9a:	95 29       	st.w	r10[0x8],r9
80009f9c:	93 3a       	st.w	r9[0xc],r10
80009f9e:	ee c5 ff f8 	sub	r5,r7,-8
80009fa2:	e0 ca 00 04 	sub	r10,r0,4
80009fa6:	e0 4a 00 24 	cp.w	r10,36
80009faa:	e0 8b 00 25 	brhi	80009ff4 <_realloc_r+0x13c>
80009fae:	0a 99       	mov	r9,r5
80009fb0:	59 3a       	cp.w	r10,19
80009fb2:	e0 88 00 1a 	brls	80009fe6 <_realloc_r+0x12e>
80009fb6:	09 09       	ld.w	r9,r4++
80009fb8:	8b 09       	st.w	r5[0x0],r9
80009fba:	09 09       	ld.w	r9,r4++
80009fbc:	8f 39       	st.w	r7[0xc],r9
80009fbe:	ee c9 ff f0 	sub	r9,r7,-16
80009fc2:	59 ba       	cp.w	r10,27
80009fc4:	e0 88 00 11 	brls	80009fe6 <_realloc_r+0x12e>
80009fc8:	09 0b       	ld.w	r11,r4++
80009fca:	93 0b       	st.w	r9[0x0],r11
80009fcc:	09 09       	ld.w	r9,r4++
80009fce:	8f 59       	st.w	r7[0x14],r9
80009fd0:	ee c9 ff e8 	sub	r9,r7,-24
80009fd4:	e0 4a 00 24 	cp.w	r10,36
80009fd8:	c0 71       	brne	80009fe6 <_realloc_r+0x12e>
80009fda:	09 0a       	ld.w	r10,r4++
80009fdc:	93 0a       	st.w	r9[0x0],r10
80009fde:	ee c9 ff e0 	sub	r9,r7,-32
80009fe2:	09 0a       	ld.w	r10,r4++
80009fe4:	8f 7a       	st.w	r7[0x1c],r10
80009fe6:	09 0a       	ld.w	r10,r4++
80009fe8:	12 aa       	st.w	r9++,r10
80009fea:	68 0a       	ld.w	r10,r4[0x0]
80009fec:	93 0a       	st.w	r9[0x0],r10
80009fee:	68 1a       	ld.w	r10,r4[0x4]
80009ff0:	93 1a       	st.w	r9[0x4],r10
80009ff2:	c0 78       	rjmp	8000a000 <_realloc_r+0x148>
80009ff4:	50 08       	stdsp	sp[0x0],r8
80009ff6:	08 9b       	mov	r11,r4
80009ff8:	0a 9c       	mov	r12,r5
80009ffa:	fe b0 fc 56 	rcall	800098a6 <memmove>
80009ffe:	40 08       	lddsp	r8,sp[0x0]
8000a000:	ee 06 00 09 	add	r9,r7,r6
8000a004:	0c 13       	sub	r3,r6
8000a006:	a1 a3       	sbr	r3,0x0
8000a008:	93 13       	st.w	r9[0x4],r3
8000a00a:	91 29       	st.w	r8[0x8],r9
8000a00c:	04 9c       	mov	r12,r2
8000a00e:	6e 18       	ld.w	r8,r7[0x4]
8000a010:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a014:	10 46       	or	r6,r8
8000a016:	8f 16       	st.w	r7[0x4],r6
8000a018:	ca b8       	rjmp	8000a16e <_realloc_r+0x2b6>
8000a01a:	14 03       	add	r3,r10
8000a01c:	0c 33       	cp.w	r3,r6
8000a01e:	c0 95       	brlt	8000a030 <_realloc_r+0x178>
8000a020:	72 28       	ld.w	r8,r9[0x8]
8000a022:	72 39       	ld.w	r9,r9[0xc]
8000a024:	93 28       	st.w	r9[0x8],r8
8000a026:	91 39       	st.w	r8[0xc],r9
8000a028:	6e 28       	ld.w	r8,r7[0x8]
8000a02a:	6e 39       	ld.w	r9,r7[0xc]
8000a02c:	c0 88       	rjmp	8000a03c <_realloc_r+0x184>
8000a02e:	d7 03       	nop
8000a030:	f8 00 00 03 	add	r3,r12,r0
8000a034:	0c 33       	cp.w	r3,r6
8000a036:	c3 35       	brlt	8000a09c <_realloc_r+0x1e4>
8000a038:	6e 39       	ld.w	r9,r7[0xc]
8000a03a:	6e 28       	ld.w	r8,r7[0x8]
8000a03c:	93 28       	st.w	r9[0x8],r8
8000a03e:	91 39       	st.w	r8[0xc],r9
8000a040:	e0 ca 00 04 	sub	r10,r0,4
8000a044:	ee cc ff f8 	sub	r12,r7,-8
8000a048:	e0 4a 00 24 	cp.w	r10,36
8000a04c:	e0 8b 00 24 	brhi	8000a094 <_realloc_r+0x1dc>
8000a050:	59 3a       	cp.w	r10,19
8000a052:	e0 88 00 1a 	brls	8000a086 <_realloc_r+0x1ce>
8000a056:	09 08       	ld.w	r8,r4++
8000a058:	99 08       	st.w	r12[0x0],r8
8000a05a:	09 08       	ld.w	r8,r4++
8000a05c:	8f 38       	st.w	r7[0xc],r8
8000a05e:	ee cc ff f0 	sub	r12,r7,-16
8000a062:	59 ba       	cp.w	r10,27
8000a064:	e0 88 00 11 	brls	8000a086 <_realloc_r+0x1ce>
8000a068:	09 08       	ld.w	r8,r4++
8000a06a:	99 08       	st.w	r12[0x0],r8
8000a06c:	09 08       	ld.w	r8,r4++
8000a06e:	8f 58       	st.w	r7[0x14],r8
8000a070:	ee cc ff e8 	sub	r12,r7,-24
8000a074:	e0 4a 00 24 	cp.w	r10,36
8000a078:	c0 71       	brne	8000a086 <_realloc_r+0x1ce>
8000a07a:	09 08       	ld.w	r8,r4++
8000a07c:	99 08       	st.w	r12[0x0],r8
8000a07e:	ee cc ff e0 	sub	r12,r7,-32
8000a082:	09 08       	ld.w	r8,r4++
8000a084:	8f 78       	st.w	r7[0x1c],r8
8000a086:	09 08       	ld.w	r8,r4++
8000a088:	18 a8       	st.w	r12++,r8
8000a08a:	68 08       	ld.w	r8,r4[0x0]
8000a08c:	99 08       	st.w	r12[0x0],r8
8000a08e:	68 18       	ld.w	r8,r4[0x4]
8000a090:	99 18       	st.w	r12[0x4],r8
8000a092:	c4 78       	rjmp	8000a120 <_realloc_r+0x268>
8000a094:	08 9b       	mov	r11,r4
8000a096:	fe b0 fc 08 	rcall	800098a6 <memmove>
8000a09a:	c4 38       	rjmp	8000a120 <_realloc_r+0x268>
8000a09c:	04 9c       	mov	r12,r2
8000a09e:	fe b0 db d1 	rcall	80005840 <_malloc_r>
8000a0a2:	18 95       	mov	r5,r12
8000a0a4:	c3 a0       	breq	8000a118 <_realloc_r+0x260>
8000a0a6:	62 18       	ld.w	r8,r1[0x4]
8000a0a8:	f8 c9 00 08 	sub	r9,r12,8
8000a0ac:	a1 c8       	cbr	r8,0x0
8000a0ae:	e2 08 00 08 	add	r8,r1,r8
8000a0b2:	10 39       	cp.w	r9,r8
8000a0b4:	c0 71       	brne	8000a0c2 <_realloc_r+0x20a>
8000a0b6:	72 13       	ld.w	r3,r9[0x4]
8000a0b8:	02 97       	mov	r7,r1
8000a0ba:	e0 13 ff fc 	andl	r3,0xfffc
8000a0be:	00 03       	add	r3,r0
8000a0c0:	c3 08       	rjmp	8000a120 <_realloc_r+0x268>
8000a0c2:	e0 ca 00 04 	sub	r10,r0,4
8000a0c6:	e0 4a 00 24 	cp.w	r10,36
8000a0ca:	e0 8b 00 20 	brhi	8000a10a <_realloc_r+0x252>
8000a0ce:	08 99       	mov	r9,r4
8000a0d0:	18 98       	mov	r8,r12
8000a0d2:	59 3a       	cp.w	r10,19
8000a0d4:	e0 88 00 14 	brls	8000a0fc <_realloc_r+0x244>
8000a0d8:	13 0b       	ld.w	r11,r9++
8000a0da:	10 ab       	st.w	r8++,r11
8000a0dc:	13 0b       	ld.w	r11,r9++
8000a0de:	10 ab       	st.w	r8++,r11
8000a0e0:	59 ba       	cp.w	r10,27
8000a0e2:	e0 88 00 0d 	brls	8000a0fc <_realloc_r+0x244>
8000a0e6:	13 0b       	ld.w	r11,r9++
8000a0e8:	10 ab       	st.w	r8++,r11
8000a0ea:	13 0b       	ld.w	r11,r9++
8000a0ec:	10 ab       	st.w	r8++,r11
8000a0ee:	e0 4a 00 24 	cp.w	r10,36
8000a0f2:	c0 51       	brne	8000a0fc <_realloc_r+0x244>
8000a0f4:	13 0a       	ld.w	r10,r9++
8000a0f6:	10 aa       	st.w	r8++,r10
8000a0f8:	13 0a       	ld.w	r10,r9++
8000a0fa:	10 aa       	st.w	r8++,r10
8000a0fc:	13 0a       	ld.w	r10,r9++
8000a0fe:	10 aa       	st.w	r8++,r10
8000a100:	72 0a       	ld.w	r10,r9[0x0]
8000a102:	91 0a       	st.w	r8[0x0],r10
8000a104:	72 19       	ld.w	r9,r9[0x4]
8000a106:	91 19       	st.w	r8[0x4],r9
8000a108:	c0 48       	rjmp	8000a110 <_realloc_r+0x258>
8000a10a:	08 9b       	mov	r11,r4
8000a10c:	fe b0 fb cd 	rcall	800098a6 <memmove>
8000a110:	08 9b       	mov	r11,r4
8000a112:	04 9c       	mov	r12,r2
8000a114:	fe b0 f9 28 	rcall	80009364 <_free_r>
8000a118:	04 9c       	mov	r12,r2
8000a11a:	c2 a8       	rjmp	8000a16e <_realloc_r+0x2b6>
8000a11c:	00 93       	mov	r3,r0
8000a11e:	02 97       	mov	r7,r1
8000a120:	e6 06 01 09 	sub	r9,r3,r6
8000a124:	6e 18       	ld.w	r8,r7[0x4]
8000a126:	58 f9       	cp.w	r9,15
8000a128:	e0 88 00 16 	brls	8000a154 <_realloc_r+0x29c>
8000a12c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a130:	ed e8 10 08 	or	r8,r6,r8
8000a134:	8f 18       	st.w	r7[0x4],r8
8000a136:	12 98       	mov	r8,r9
8000a138:	a1 a8       	sbr	r8,0x0
8000a13a:	ee 06 00 0b 	add	r11,r7,r6
8000a13e:	f6 09 00 09 	add	r9,r11,r9
8000a142:	97 18       	st.w	r11[0x4],r8
8000a144:	72 18       	ld.w	r8,r9[0x4]
8000a146:	a1 a8       	sbr	r8,0x0
8000a148:	2f 8b       	sub	r11,-8
8000a14a:	93 18       	st.w	r9[0x4],r8
8000a14c:	04 9c       	mov	r12,r2
8000a14e:	fe b0 f9 0b 	rcall	80009364 <_free_r>
8000a152:	c0 b8       	rjmp	8000a168 <_realloc_r+0x2b0>
8000a154:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a158:	e7 e8 10 08 	or	r8,r3,r8
8000a15c:	8f 18       	st.w	r7[0x4],r8
8000a15e:	ee 03 00 03 	add	r3,r7,r3
8000a162:	66 18       	ld.w	r8,r3[0x4]
8000a164:	a1 a8       	sbr	r8,0x0
8000a166:	87 18       	st.w	r3[0x4],r8
8000a168:	04 9c       	mov	r12,r2
8000a16a:	ee c5 ff f8 	sub	r5,r7,-8
8000a16e:	fe b0 de 25 	rcall	80005db8 <__malloc_unlock>
8000a172:	0a 9c       	mov	r12,r5
8000a174:	2f fd       	sub	sp,-4
8000a176:	d8 32       	popm	r0-r7,pc

8000a178 <__isinfd>:
8000a178:	14 98       	mov	r8,r10
8000a17a:	fc 19 7f f0 	movh	r9,0x7ff0
8000a17e:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000a182:	f0 0b 11 00 	rsub	r11,r8,0
8000a186:	f7 e8 10 08 	or	r8,r11,r8
8000a18a:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
8000a18e:	f2 08 01 08 	sub	r8,r9,r8
8000a192:	f0 0c 11 00 	rsub	r12,r8,0
8000a196:	f9 e8 10 08 	or	r8,r12,r8
8000a19a:	f0 0c 14 1f 	asr	r12,r8,0x1f
8000a19e:	2f fc       	sub	r12,-1
8000a1a0:	5e fc       	retal	r12

8000a1a2 <__isnand>:
8000a1a2:	14 98       	mov	r8,r10
8000a1a4:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000a1a8:	f0 0c 11 00 	rsub	r12,r8,0
8000a1ac:	10 4c       	or	r12,r8
8000a1ae:	fc 18 7f f0 	movh	r8,0x7ff0
8000a1b2:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
8000a1b6:	f0 0c 01 0c 	sub	r12,r8,r12
8000a1ba:	bf 9c       	lsr	r12,0x1f
8000a1bc:	5e fc       	retal	r12
8000a1be:	d7 03       	nop

8000a1c0 <__sclose>:
8000a1c0:	d4 01       	pushm	lr
8000a1c2:	96 7b       	ld.sh	r11,r11[0xe]
8000a1c4:	c8 2c       	rcall	8000a2c8 <_close_r>
8000a1c6:	d8 02       	popm	pc

8000a1c8 <__sseek>:
8000a1c8:	d4 21       	pushm	r4-r7,lr
8000a1ca:	16 97       	mov	r7,r11
8000a1cc:	96 7b       	ld.sh	r11,r11[0xe]
8000a1ce:	c0 3d       	rcall	8000a3d4 <_lseek_r>
8000a1d0:	8e 68       	ld.sh	r8,r7[0xc]
8000a1d2:	10 99       	mov	r9,r8
8000a1d4:	ad c8       	cbr	r8,0xc
8000a1d6:	ad a9       	sbr	r9,0xc
8000a1d8:	5b fc       	cp.w	r12,-1
8000a1da:	ef f8 0c 06 	st.heq	r7[0xc],r8
8000a1de:	ef f9 1c 06 	st.hne	r7[0xc],r9
8000a1e2:	ef fc 1a 15 	st.wne	r7[0x54],r12
8000a1e6:	d8 22       	popm	r4-r7,pc

8000a1e8 <__swrite>:
8000a1e8:	d4 21       	pushm	r4-r7,lr
8000a1ea:	96 68       	ld.sh	r8,r11[0xc]
8000a1ec:	16 97       	mov	r7,r11
8000a1ee:	14 95       	mov	r5,r10
8000a1f0:	12 94       	mov	r4,r9
8000a1f2:	e2 18 01 00 	andl	r8,0x100,COH
8000a1f6:	18 96       	mov	r6,r12
8000a1f8:	c0 50       	breq	8000a202 <__swrite+0x1a>
8000a1fa:	30 29       	mov	r9,2
8000a1fc:	30 0a       	mov	r10,0
8000a1fe:	96 7b       	ld.sh	r11,r11[0xe]
8000a200:	ce ac       	rcall	8000a3d4 <_lseek_r>
8000a202:	8e 68       	ld.sh	r8,r7[0xc]
8000a204:	ad c8       	cbr	r8,0xc
8000a206:	08 99       	mov	r9,r4
8000a208:	0a 9a       	mov	r10,r5
8000a20a:	8e 7b       	ld.sh	r11,r7[0xe]
8000a20c:	0c 9c       	mov	r12,r6
8000a20e:	ae 68       	st.h	r7[0xc],r8
8000a210:	c1 cc       	rcall	8000a248 <_write_r>
8000a212:	d8 22       	popm	r4-r7,pc

8000a214 <__sread>:
8000a214:	d4 21       	pushm	r4-r7,lr
8000a216:	16 97       	mov	r7,r11
8000a218:	96 7b       	ld.sh	r11,r11[0xe]
8000a21a:	cf 1c       	rcall	8000a3fc <_read_r>
8000a21c:	c0 65       	brlt	8000a228 <__sread+0x14>
8000a21e:	6f 58       	ld.w	r8,r7[0x54]
8000a220:	18 08       	add	r8,r12
8000a222:	ef 48 00 54 	st.w	r7[84],r8
8000a226:	d8 22       	popm	r4-r7,pc
8000a228:	8e 68       	ld.sh	r8,r7[0xc]
8000a22a:	ad c8       	cbr	r8,0xc
8000a22c:	ae 68       	st.h	r7[0xc],r8
8000a22e:	d8 22       	popm	r4-r7,pc

8000a230 <strlen>:
8000a230:	30 09       	mov	r9,0
8000a232:	18 98       	mov	r8,r12
8000a234:	c0 28       	rjmp	8000a238 <strlen+0x8>
8000a236:	2f f8       	sub	r8,-1
8000a238:	11 8a       	ld.ub	r10,r8[0x0]
8000a23a:	f2 0a 18 00 	cp.b	r10,r9
8000a23e:	cf c1       	brne	8000a236 <strlen+0x6>
8000a240:	f0 0c 01 0c 	sub	r12,r8,r12
8000a244:	5e fc       	retal	r12
8000a246:	d7 03       	nop

8000a248 <_write_r>:
8000a248:	d4 21       	pushm	r4-r7,lr
8000a24a:	16 98       	mov	r8,r11
8000a24c:	18 97       	mov	r7,r12
8000a24e:	10 9c       	mov	r12,r8
8000a250:	30 08       	mov	r8,0
8000a252:	14 9b       	mov	r11,r10
8000a254:	e0 66 09 0c 	mov	r6,2316
8000a258:	12 9a       	mov	r10,r9
8000a25a:	8d 08       	st.w	r6[0x0],r8
8000a25c:	fe b0 de a0 	rcall	80005f9c <_write>
8000a260:	5b fc       	cp.w	r12,-1
8000a262:	c0 51       	brne	8000a26c <_write_r+0x24>
8000a264:	6c 08       	ld.w	r8,r6[0x0]
8000a266:	58 08       	cp.w	r8,0
8000a268:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000a26c:	d8 22       	popm	r4-r7,pc
8000a26e:	d7 03       	nop

8000a270 <_calloc_r>:
8000a270:	d4 21       	pushm	r4-r7,lr
8000a272:	f4 0b 02 4b 	mul	r11,r10,r11
8000a276:	fe b0 da e5 	rcall	80005840 <_malloc_r>
8000a27a:	18 97       	mov	r7,r12
8000a27c:	c2 30       	breq	8000a2c2 <_calloc_r+0x52>
8000a27e:	f8 fa ff fc 	ld.w	r10,r12[-4]
8000a282:	e0 1a ff fc 	andl	r10,0xfffc
8000a286:	20 4a       	sub	r10,4
8000a288:	e0 4a 00 24 	cp.w	r10,36
8000a28c:	e0 8b 00 18 	brhi	8000a2bc <_calloc_r+0x4c>
8000a290:	18 98       	mov	r8,r12
8000a292:	59 3a       	cp.w	r10,19
8000a294:	e0 88 00 0f 	brls	8000a2b2 <_calloc_r+0x42>
8000a298:	30 09       	mov	r9,0
8000a29a:	10 a9       	st.w	r8++,r9
8000a29c:	10 a9       	st.w	r8++,r9
8000a29e:	59 ba       	cp.w	r10,27
8000a2a0:	e0 88 00 09 	brls	8000a2b2 <_calloc_r+0x42>
8000a2a4:	10 a9       	st.w	r8++,r9
8000a2a6:	10 a9       	st.w	r8++,r9
8000a2a8:	e0 4a 00 24 	cp.w	r10,36
8000a2ac:	c0 31       	brne	8000a2b2 <_calloc_r+0x42>
8000a2ae:	10 a9       	st.w	r8++,r9
8000a2b0:	10 a9       	st.w	r8++,r9
8000a2b2:	30 09       	mov	r9,0
8000a2b4:	10 a9       	st.w	r8++,r9
8000a2b6:	91 19       	st.w	r8[0x4],r9
8000a2b8:	91 09       	st.w	r8[0x0],r9
8000a2ba:	c0 48       	rjmp	8000a2c2 <_calloc_r+0x52>
8000a2bc:	30 0b       	mov	r11,0
8000a2be:	fe b0 dd 75 	rcall	80005da8 <memset>
8000a2c2:	0e 9c       	mov	r12,r7
8000a2c4:	d8 22       	popm	r4-r7,pc
8000a2c6:	d7 03       	nop

8000a2c8 <_close_r>:
8000a2c8:	d4 21       	pushm	r4-r7,lr
8000a2ca:	30 08       	mov	r8,0
8000a2cc:	18 97       	mov	r7,r12
8000a2ce:	e0 66 09 0c 	mov	r6,2316
8000a2d2:	16 9c       	mov	r12,r11
8000a2d4:	8d 08       	st.w	r6[0x0],r8
8000a2d6:	fe b0 de 45 	rcall	80005f60 <_close>
8000a2da:	5b fc       	cp.w	r12,-1
8000a2dc:	c0 51       	brne	8000a2e6 <_close_r+0x1e>
8000a2de:	6c 08       	ld.w	r8,r6[0x0]
8000a2e0:	58 08       	cp.w	r8,0
8000a2e2:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000a2e6:	d8 22       	popm	r4-r7,pc

8000a2e8 <_fclose_r>:
8000a2e8:	d4 21       	pushm	r4-r7,lr
8000a2ea:	18 96       	mov	r6,r12
8000a2ec:	16 97       	mov	r7,r11
8000a2ee:	58 0b       	cp.w	r11,0
8000a2f0:	c0 31       	brne	8000a2f6 <_fclose_r+0xe>
8000a2f2:	16 95       	mov	r5,r11
8000a2f4:	c5 38       	rjmp	8000a39a <_fclose_r+0xb2>
8000a2f6:	fe b0 f7 4d 	rcall	80009190 <__sfp_lock_acquire>
8000a2fa:	58 06       	cp.w	r6,0
8000a2fc:	c0 70       	breq	8000a30a <_fclose_r+0x22>
8000a2fe:	6c 68       	ld.w	r8,r6[0x18]
8000a300:	58 08       	cp.w	r8,0
8000a302:	c0 41       	brne	8000a30a <_fclose_r+0x22>
8000a304:	0c 9c       	mov	r12,r6
8000a306:	fe b0 f7 97 	rcall	80009234 <__sinit>
8000a30a:	fe c8 e4 be 	sub	r8,pc,-6978
8000a30e:	10 37       	cp.w	r7,r8
8000a310:	c0 31       	brne	8000a316 <_fclose_r+0x2e>
8000a312:	6c 07       	ld.w	r7,r6[0x0]
8000a314:	c0 c8       	rjmp	8000a32c <_fclose_r+0x44>
8000a316:	fe c8 e4 aa 	sub	r8,pc,-6998
8000a31a:	10 37       	cp.w	r7,r8
8000a31c:	c0 31       	brne	8000a322 <_fclose_r+0x3a>
8000a31e:	6c 17       	ld.w	r7,r6[0x4]
8000a320:	c0 68       	rjmp	8000a32c <_fclose_r+0x44>
8000a322:	fe c8 e4 96 	sub	r8,pc,-7018
8000a326:	10 37       	cp.w	r7,r8
8000a328:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000a32c:	8e 69       	ld.sh	r9,r7[0xc]
8000a32e:	30 08       	mov	r8,0
8000a330:	f0 09 19 00 	cp.h	r9,r8
8000a334:	c0 51       	brne	8000a33e <_fclose_r+0x56>
8000a336:	fe b0 f7 2e 	rcall	80009192 <__sfp_lock_release>
8000a33a:	30 05       	mov	r5,0
8000a33c:	c2 f8       	rjmp	8000a39a <_fclose_r+0xb2>
8000a33e:	0e 9b       	mov	r11,r7
8000a340:	0c 9c       	mov	r12,r6
8000a342:	fe b0 f6 a1 	rcall	80009084 <_fflush_r>
8000a346:	6e c8       	ld.w	r8,r7[0x30]
8000a348:	18 95       	mov	r5,r12
8000a34a:	58 08       	cp.w	r8,0
8000a34c:	c0 60       	breq	8000a358 <_fclose_r+0x70>
8000a34e:	6e 8b       	ld.w	r11,r7[0x20]
8000a350:	0c 9c       	mov	r12,r6
8000a352:	5d 18       	icall	r8
8000a354:	f9 b5 05 ff 	movlt	r5,-1
8000a358:	8e 68       	ld.sh	r8,r7[0xc]
8000a35a:	ed b8 00 07 	bld	r8,0x7
8000a35e:	c0 51       	brne	8000a368 <_fclose_r+0x80>
8000a360:	6e 4b       	ld.w	r11,r7[0x10]
8000a362:	0c 9c       	mov	r12,r6
8000a364:	fe b0 f8 00 	rcall	80009364 <_free_r>
8000a368:	6e db       	ld.w	r11,r7[0x34]
8000a36a:	58 0b       	cp.w	r11,0
8000a36c:	c0 a0       	breq	8000a380 <_fclose_r+0x98>
8000a36e:	ee c8 ff bc 	sub	r8,r7,-68
8000a372:	10 3b       	cp.w	r11,r8
8000a374:	c0 40       	breq	8000a37c <_fclose_r+0x94>
8000a376:	0c 9c       	mov	r12,r6
8000a378:	fe b0 f7 f6 	rcall	80009364 <_free_r>
8000a37c:	30 08       	mov	r8,0
8000a37e:	8f d8       	st.w	r7[0x34],r8
8000a380:	6f 2b       	ld.w	r11,r7[0x48]
8000a382:	58 0b       	cp.w	r11,0
8000a384:	c0 70       	breq	8000a392 <_fclose_r+0xaa>
8000a386:	0c 9c       	mov	r12,r6
8000a388:	fe b0 f7 ee 	rcall	80009364 <_free_r>
8000a38c:	30 08       	mov	r8,0
8000a38e:	ef 48 00 48 	st.w	r7[72],r8
8000a392:	30 08       	mov	r8,0
8000a394:	ae 68       	st.h	r7[0xc],r8
8000a396:	fe b0 f6 fe 	rcall	80009192 <__sfp_lock_release>
8000a39a:	0a 9c       	mov	r12,r5
8000a39c:	d8 22       	popm	r4-r7,pc
8000a39e:	d7 03       	nop

8000a3a0 <fclose>:
8000a3a0:	d4 01       	pushm	lr
8000a3a2:	e0 68 05 50 	mov	r8,1360
8000a3a6:	18 9b       	mov	r11,r12
8000a3a8:	70 0c       	ld.w	r12,r8[0x0]
8000a3aa:	c9 ff       	rcall	8000a2e8 <_fclose_r>
8000a3ac:	d8 02       	popm	pc
8000a3ae:	d7 03       	nop

8000a3b0 <_fstat_r>:
8000a3b0:	d4 21       	pushm	r4-r7,lr
8000a3b2:	16 98       	mov	r8,r11
8000a3b4:	18 97       	mov	r7,r12
8000a3b6:	10 9c       	mov	r12,r8
8000a3b8:	30 08       	mov	r8,0
8000a3ba:	e0 66 09 0c 	mov	r6,2316
8000a3be:	14 9b       	mov	r11,r10
8000a3c0:	8d 08       	st.w	r6[0x0],r8
8000a3c2:	fe b0 de 0b 	rcall	80005fd8 <_fstat>
8000a3c6:	5b fc       	cp.w	r12,-1
8000a3c8:	c0 51       	brne	8000a3d2 <_fstat_r+0x22>
8000a3ca:	6c 08       	ld.w	r8,r6[0x0]
8000a3cc:	58 08       	cp.w	r8,0
8000a3ce:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000a3d2:	d8 22       	popm	r4-r7,pc

8000a3d4 <_lseek_r>:
8000a3d4:	d4 21       	pushm	r4-r7,lr
8000a3d6:	16 98       	mov	r8,r11
8000a3d8:	18 97       	mov	r7,r12
8000a3da:	10 9c       	mov	r12,r8
8000a3dc:	30 08       	mov	r8,0
8000a3de:	14 9b       	mov	r11,r10
8000a3e0:	e0 66 09 0c 	mov	r6,2316
8000a3e4:	12 9a       	mov	r10,r9
8000a3e6:	8d 08       	st.w	r6[0x0],r8
8000a3e8:	fe b0 dd c6 	rcall	80005f74 <_lseek>
8000a3ec:	5b fc       	cp.w	r12,-1
8000a3ee:	c0 51       	brne	8000a3f8 <_lseek_r+0x24>
8000a3f0:	6c 08       	ld.w	r8,r6[0x0]
8000a3f2:	58 08       	cp.w	r8,0
8000a3f4:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000a3f8:	d8 22       	popm	r4-r7,pc
8000a3fa:	d7 03       	nop

8000a3fc <_read_r>:
8000a3fc:	d4 21       	pushm	r4-r7,lr
8000a3fe:	16 98       	mov	r8,r11
8000a400:	18 97       	mov	r7,r12
8000a402:	10 9c       	mov	r12,r8
8000a404:	30 08       	mov	r8,0
8000a406:	14 9b       	mov	r11,r10
8000a408:	e0 66 09 0c 	mov	r6,2316
8000a40c:	12 9a       	mov	r10,r9
8000a40e:	8d 08       	st.w	r6[0x0],r8
8000a410:	fe b0 dd bc 	rcall	80005f88 <_read>
8000a414:	5b fc       	cp.w	r12,-1
8000a416:	c0 51       	brne	8000a420 <_read_r+0x24>
8000a418:	6c 08       	ld.w	r8,r6[0x0]
8000a41a:	58 08       	cp.w	r8,0
8000a41c:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000a420:	d8 22       	popm	r4-r7,pc
8000a422:	d7 03       	nop

8000a424 <__avr32_f64_cmp_eq>:
8000a424:	10 3a       	cp.w	r10,r8
8000a426:	f2 0b 13 00 	cpc	r11,r9
8000a42a:	c0 80       	breq	8000a43a <__avr32_f64_cmp_eq+0x16>
8000a42c:	a1 7b       	lsl	r11,0x1
8000a42e:	a1 79       	lsl	r9,0x1
8000a430:	14 4b       	or	r11,r10
8000a432:	12 4b       	or	r11,r9
8000a434:	10 4b       	or	r11,r8
8000a436:	5e 0f       	reteq	1
8000a438:	5e fd       	retal	0
8000a43a:	a1 7b       	lsl	r11,0x1
8000a43c:	fc 1c ff e0 	movh	r12,0xffe0
8000a440:	58 0a       	cp.w	r10,0
8000a442:	f8 0b 13 00 	cpc	r11,r12
8000a446:	5e 8f       	retls	1
8000a448:	5e fd       	retal	0

8000a44a <__avr32_f64_cmp_ge>:
8000a44a:	1a de       	st.w	--sp,lr
8000a44c:	1a d7       	st.w	--sp,r7
8000a44e:	a1 7b       	lsl	r11,0x1
8000a450:	5f 3c       	srlo	r12
8000a452:	a1 79       	lsl	r9,0x1
8000a454:	5f 37       	srlo	r7
8000a456:	5c fc       	rol	r12
8000a458:	fc 1e ff e0 	movh	lr,0xffe0
8000a45c:	58 0a       	cp.w	r10,0
8000a45e:	fc 0b 13 00 	cpc	r11,lr
8000a462:	e0 8b 00 1d 	brhi	8000a49c <__avr32_f64_cmp_ge+0x52>
8000a466:	58 08       	cp.w	r8,0
8000a468:	fc 09 13 00 	cpc	r9,lr
8000a46c:	e0 8b 00 18 	brhi	8000a49c <__avr32_f64_cmp_ge+0x52>
8000a470:	58 0b       	cp.w	r11,0
8000a472:	f5 ba 00 00 	subfeq	r10,0
8000a476:	c1 50       	breq	8000a4a0 <__avr32_f64_cmp_ge+0x56>
8000a478:	1b 07       	ld.w	r7,sp++
8000a47a:	1b 0e       	ld.w	lr,sp++
8000a47c:	58 3c       	cp.w	r12,3
8000a47e:	c0 a0       	breq	8000a492 <__avr32_f64_cmp_ge+0x48>
8000a480:	58 1c       	cp.w	r12,1
8000a482:	c0 33       	brcs	8000a488 <__avr32_f64_cmp_ge+0x3e>
8000a484:	5e 0f       	reteq	1
8000a486:	5e 1d       	retne	0
8000a488:	10 3a       	cp.w	r10,r8
8000a48a:	f2 0b 13 00 	cpc	r11,r9
8000a48e:	5e 2f       	reths	1
8000a490:	5e 3d       	retlo	0
8000a492:	14 38       	cp.w	r8,r10
8000a494:	f6 09 13 00 	cpc	r9,r11
8000a498:	5e 2f       	reths	1
8000a49a:	5e 3d       	retlo	0
8000a49c:	1b 07       	ld.w	r7,sp++
8000a49e:	d8 0a       	popm	pc,r12=0
8000a4a0:	58 17       	cp.w	r7,1
8000a4a2:	5f 0c       	sreq	r12
8000a4a4:	58 09       	cp.w	r9,0
8000a4a6:	f5 b8 00 00 	subfeq	r8,0
8000a4aa:	1b 07       	ld.w	r7,sp++
8000a4ac:	1b 0e       	ld.w	lr,sp++
8000a4ae:	5e 0f       	reteq	1
8000a4b0:	5e fc       	retal	r12

8000a4b2 <__avr32_f64_cmp_lt>:
8000a4b2:	1a de       	st.w	--sp,lr
8000a4b4:	1a d7       	st.w	--sp,r7
8000a4b6:	a1 7b       	lsl	r11,0x1
8000a4b8:	5f 3c       	srlo	r12
8000a4ba:	a1 79       	lsl	r9,0x1
8000a4bc:	5f 37       	srlo	r7
8000a4be:	5c fc       	rol	r12
8000a4c0:	fc 1e ff e0 	movh	lr,0xffe0
8000a4c4:	58 0a       	cp.w	r10,0
8000a4c6:	fc 0b 13 00 	cpc	r11,lr
8000a4ca:	e0 8b 00 1d 	brhi	8000a504 <__avr32_f64_cmp_lt+0x52>
8000a4ce:	58 08       	cp.w	r8,0
8000a4d0:	fc 09 13 00 	cpc	r9,lr
8000a4d4:	e0 8b 00 18 	brhi	8000a504 <__avr32_f64_cmp_lt+0x52>
8000a4d8:	58 0b       	cp.w	r11,0
8000a4da:	f5 ba 00 00 	subfeq	r10,0
8000a4de:	c1 50       	breq	8000a508 <__avr32_f64_cmp_lt+0x56>
8000a4e0:	1b 07       	ld.w	r7,sp++
8000a4e2:	1b 0e       	ld.w	lr,sp++
8000a4e4:	58 3c       	cp.w	r12,3
8000a4e6:	c0 a0       	breq	8000a4fa <__avr32_f64_cmp_lt+0x48>
8000a4e8:	58 1c       	cp.w	r12,1
8000a4ea:	c0 33       	brcs	8000a4f0 <__avr32_f64_cmp_lt+0x3e>
8000a4ec:	5e 0d       	reteq	0
8000a4ee:	5e 1f       	retne	1
8000a4f0:	10 3a       	cp.w	r10,r8
8000a4f2:	f2 0b 13 00 	cpc	r11,r9
8000a4f6:	5e 2d       	reths	0
8000a4f8:	5e 3f       	retlo	1
8000a4fa:	14 38       	cp.w	r8,r10
8000a4fc:	f6 09 13 00 	cpc	r9,r11
8000a500:	5e 2d       	reths	0
8000a502:	5e 3f       	retlo	1
8000a504:	1b 07       	ld.w	r7,sp++
8000a506:	d8 0a       	popm	pc,r12=0
8000a508:	58 17       	cp.w	r7,1
8000a50a:	5f 1c       	srne	r12
8000a50c:	58 09       	cp.w	r9,0
8000a50e:	f5 b8 00 00 	subfeq	r8,0
8000a512:	1b 07       	ld.w	r7,sp++
8000a514:	1b 0e       	ld.w	lr,sp++
8000a516:	5e 0d       	reteq	0
8000a518:	5e fc       	retal	r12
8000a51a:	d7 03       	nop

8000a51c <__avr32_f64_div>:
8000a51c:	eb cd 40 ff 	pushm	r0-r7,lr
8000a520:	f7 e9 20 0e 	eor	lr,r11,r9
8000a524:	f6 07 16 14 	lsr	r7,r11,0x14
8000a528:	a9 7b       	lsl	r11,0x9
8000a52a:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000a52e:	a9 7a       	lsl	r10,0x9
8000a530:	bd bb       	sbr	r11,0x1d
8000a532:	e4 1b 3f ff 	andh	r11,0x3fff
8000a536:	ab d7       	cbr	r7,0xb
8000a538:	e0 80 00 cc 	breq	8000a6d0 <__avr32_f64_div_round_subnormal+0x54>
8000a53c:	e0 47 07 ff 	cp.w	r7,2047
8000a540:	e0 84 00 b5 	brge	8000a6aa <__avr32_f64_div_round_subnormal+0x2e>
8000a544:	f2 06 16 14 	lsr	r6,r9,0x14
8000a548:	a9 79       	lsl	r9,0x9
8000a54a:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8000a54e:	a9 78       	lsl	r8,0x9
8000a550:	bd b9       	sbr	r9,0x1d
8000a552:	e4 19 3f ff 	andh	r9,0x3fff
8000a556:	ab d6       	cbr	r6,0xb
8000a558:	e0 80 00 e2 	breq	8000a71c <__avr32_f64_div_round_subnormal+0xa0>
8000a55c:	e0 46 07 ff 	cp.w	r6,2047
8000a560:	e0 84 00 b2 	brge	8000a6c4 <__avr32_f64_div_round_subnormal+0x48>
8000a564:	0c 17       	sub	r7,r6
8000a566:	fe 37 fc 01 	sub	r7,-1023
8000a56a:	fc 1c 80 00 	movh	r12,0x8000
8000a56e:	f8 03 16 01 	lsr	r3,r12,0x1
8000a572:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
8000a576:	5c d4       	com	r4
8000a578:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
8000a57c:	e6 09 06 44 	mulu.d	r4,r3,r9
8000a580:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000a584:	e6 05 06 44 	mulu.d	r4,r3,r5
8000a588:	ea 03 15 02 	lsl	r3,r5,0x2
8000a58c:	e6 09 06 44 	mulu.d	r4,r3,r9
8000a590:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000a594:	e6 05 06 44 	mulu.d	r4,r3,r5
8000a598:	ea 03 15 02 	lsl	r3,r5,0x2
8000a59c:	e6 09 06 44 	mulu.d	r4,r3,r9
8000a5a0:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000a5a4:	e6 05 06 44 	mulu.d	r4,r3,r5
8000a5a8:	ea 03 15 02 	lsl	r3,r5,0x2
8000a5ac:	e6 08 06 40 	mulu.d	r0,r3,r8
8000a5b0:	e4 09 07 40 	macu.d	r0,r2,r9
8000a5b4:	e6 09 06 44 	mulu.d	r4,r3,r9
8000a5b8:	02 04       	add	r4,r1
8000a5ba:	5c 05       	acr	r5
8000a5bc:	a3 65       	lsl	r5,0x2
8000a5be:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000a5c2:	a3 64       	lsl	r4,0x2
8000a5c4:	5c 34       	neg	r4
8000a5c6:	f8 05 01 45 	sbc	r5,r12,r5
8000a5ca:	e6 04 06 40 	mulu.d	r0,r3,r4
8000a5ce:	e4 05 07 40 	macu.d	r0,r2,r5
8000a5d2:	e6 05 06 44 	mulu.d	r4,r3,r5
8000a5d6:	02 04       	add	r4,r1
8000a5d8:	5c 05       	acr	r5
8000a5da:	ea 03 15 02 	lsl	r3,r5,0x2
8000a5de:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000a5e2:	e8 02 15 02 	lsl	r2,r4,0x2
8000a5e6:	e6 08 06 40 	mulu.d	r0,r3,r8
8000a5ea:	e4 09 07 40 	macu.d	r0,r2,r9
8000a5ee:	e6 09 06 44 	mulu.d	r4,r3,r9
8000a5f2:	02 04       	add	r4,r1
8000a5f4:	5c 05       	acr	r5
8000a5f6:	a3 65       	lsl	r5,0x2
8000a5f8:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000a5fc:	a3 64       	lsl	r4,0x2
8000a5fe:	5c 34       	neg	r4
8000a600:	f8 05 01 45 	sbc	r5,r12,r5
8000a604:	e6 04 06 40 	mulu.d	r0,r3,r4
8000a608:	e4 05 07 40 	macu.d	r0,r2,r5
8000a60c:	e6 05 06 44 	mulu.d	r4,r3,r5
8000a610:	02 04       	add	r4,r1
8000a612:	5c 05       	acr	r5
8000a614:	ea 03 15 02 	lsl	r3,r5,0x2
8000a618:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000a61c:	e8 02 15 02 	lsl	r2,r4,0x2
8000a620:	e6 0a 06 40 	mulu.d	r0,r3,r10
8000a624:	e4 0b 07 40 	macu.d	r0,r2,r11
8000a628:	e6 0b 06 42 	mulu.d	r2,r3,r11
8000a62c:	02 02       	add	r2,r1
8000a62e:	5c 03       	acr	r3
8000a630:	ed b3 00 1c 	bld	r3,0x1c
8000a634:	c0 90       	breq	8000a646 <__avr32_f64_div+0x12a>
8000a636:	a1 72       	lsl	r2,0x1
8000a638:	5c f3       	rol	r3
8000a63a:	20 17       	sub	r7,1
8000a63c:	a3 9a       	lsr	r10,0x3
8000a63e:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
8000a642:	a3 9b       	lsr	r11,0x3
8000a644:	c0 58       	rjmp	8000a64e <__avr32_f64_div+0x132>
8000a646:	a5 8a       	lsr	r10,0x4
8000a648:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
8000a64c:	a5 8b       	lsr	r11,0x4
8000a64e:	58 07       	cp.w	r7,0
8000a650:	e0 8a 00 8b 	brle	8000a766 <__avr32_f64_div_res_subnormal>
8000a654:	e0 12 ff 00 	andl	r2,0xff00
8000a658:	e8 12 00 80 	orl	r2,0x80
8000a65c:	e6 08 06 40 	mulu.d	r0,r3,r8
8000a660:	e4 09 07 40 	macu.d	r0,r2,r9
8000a664:	e4 08 06 44 	mulu.d	r4,r2,r8
8000a668:	e6 09 06 48 	mulu.d	r8,r3,r9
8000a66c:	00 05       	add	r5,r0
8000a66e:	f0 01 00 48 	adc	r8,r8,r1
8000a672:	5c 09       	acr	r9
8000a674:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000a678:	58 04       	cp.w	r4,0
8000a67a:	5c 25       	cpc	r5

8000a67c <__avr32_f64_div_round_subnormal>:
8000a67c:	f4 08 13 00 	cpc	r8,r10
8000a680:	f6 09 13 00 	cpc	r9,r11
8000a684:	5f 36       	srlo	r6
8000a686:	f8 06 17 00 	moveq	r6,r12
8000a68a:	e4 0a 16 08 	lsr	r10,r2,0x8
8000a68e:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
8000a692:	e6 0b 16 08 	lsr	r11,r3,0x8
8000a696:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000a69a:	ed be 00 1f 	bld	lr,0x1f
8000a69e:	ef bb 00 1f 	bst	r11,0x1f
8000a6a2:	0c 0a       	add	r10,r6
8000a6a4:	5c 0b       	acr	r11
8000a6a6:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000a6aa:	e4 1b 00 0f 	andh	r11,0xf
8000a6ae:	14 4b       	or	r11,r10
8000a6b0:	e0 81 00 a7 	brne	8000a7fe <__avr32_f64_div_res_subnormal+0x98>
8000a6b4:	f2 06 16 14 	lsr	r6,r9,0x14
8000a6b8:	ab d6       	cbr	r6,0xb
8000a6ba:	e0 46 07 ff 	cp.w	r6,2047
8000a6be:	e0 81 00 a4 	brne	8000a806 <__avr32_f64_div_res_subnormal+0xa0>
8000a6c2:	c9 e8       	rjmp	8000a7fe <__avr32_f64_div_res_subnormal+0x98>
8000a6c4:	e4 19 00 0f 	andh	r9,0xf
8000a6c8:	10 49       	or	r9,r8
8000a6ca:	e0 81 00 9a 	brne	8000a7fe <__avr32_f64_div_res_subnormal+0x98>
8000a6ce:	c9 28       	rjmp	8000a7f2 <__avr32_f64_div_res_subnormal+0x8c>
8000a6d0:	a3 7b       	lsl	r11,0x3
8000a6d2:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
8000a6d6:	a3 7a       	lsl	r10,0x3
8000a6d8:	f5 eb 10 04 	or	r4,r10,r11
8000a6dc:	e0 80 00 a0 	breq	8000a81c <__avr32_f64_div_op1_zero>
8000a6e0:	f6 04 12 00 	clz	r4,r11
8000a6e4:	c1 70       	breq	8000a712 <__avr32_f64_div_round_subnormal+0x96>
8000a6e6:	c0 c3       	brcs	8000a6fe <__avr32_f64_div_round_subnormal+0x82>
8000a6e8:	e8 05 11 20 	rsub	r5,r4,32
8000a6ec:	f6 04 09 4b 	lsl	r11,r11,r4
8000a6f0:	f4 05 0a 45 	lsr	r5,r10,r5
8000a6f4:	0a 4b       	or	r11,r5
8000a6f6:	f4 04 09 4a 	lsl	r10,r10,r4
8000a6fa:	08 17       	sub	r7,r4
8000a6fc:	c0 b8       	rjmp	8000a712 <__avr32_f64_div_round_subnormal+0x96>
8000a6fe:	f4 04 12 00 	clz	r4,r10
8000a702:	f9 b4 03 00 	movlo	r4,0
8000a706:	f7 b4 02 e0 	subhs	r4,-32
8000a70a:	f4 04 09 4b 	lsl	r11,r10,r4
8000a70e:	30 0a       	mov	r10,0
8000a710:	08 17       	sub	r7,r4
8000a712:	a3 8a       	lsr	r10,0x2
8000a714:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
8000a718:	a3 8b       	lsr	r11,0x2
8000a71a:	c1 1b       	rjmp	8000a53c <__avr32_f64_div+0x20>
8000a71c:	a3 79       	lsl	r9,0x3
8000a71e:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
8000a722:	a3 78       	lsl	r8,0x3
8000a724:	f3 e8 10 04 	or	r4,r9,r8
8000a728:	c6 f0       	breq	8000a806 <__avr32_f64_div_res_subnormal+0xa0>
8000a72a:	f2 04 12 00 	clz	r4,r9
8000a72e:	c1 70       	breq	8000a75c <__avr32_f64_div_round_subnormal+0xe0>
8000a730:	c0 c3       	brcs	8000a748 <__avr32_f64_div_round_subnormal+0xcc>
8000a732:	e8 05 11 20 	rsub	r5,r4,32
8000a736:	f2 04 09 49 	lsl	r9,r9,r4
8000a73a:	f0 05 0a 45 	lsr	r5,r8,r5
8000a73e:	0a 49       	or	r9,r5
8000a740:	f0 04 09 48 	lsl	r8,r8,r4
8000a744:	08 16       	sub	r6,r4
8000a746:	c0 b8       	rjmp	8000a75c <__avr32_f64_div_round_subnormal+0xe0>
8000a748:	f0 04 12 00 	clz	r4,r8
8000a74c:	f9 b4 03 00 	movlo	r4,0
8000a750:	f7 b4 02 e0 	subhs	r4,-32
8000a754:	f0 04 09 49 	lsl	r9,r8,r4
8000a758:	30 08       	mov	r8,0
8000a75a:	08 16       	sub	r6,r4
8000a75c:	a3 88       	lsr	r8,0x2
8000a75e:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
8000a762:	a3 89       	lsr	r9,0x2
8000a764:	cf ca       	rjmp	8000a55c <__avr32_f64_div+0x40>

8000a766 <__avr32_f64_div_res_subnormal>:
8000a766:	5c 37       	neg	r7
8000a768:	2f f7       	sub	r7,-1
8000a76a:	f1 b7 04 c0 	satu	r7,0x6
8000a76e:	e0 47 00 20 	cp.w	r7,32
8000a772:	c1 54       	brge	8000a79c <__avr32_f64_div_res_subnormal+0x36>
8000a774:	ee 06 11 20 	rsub	r6,r7,32
8000a778:	e4 07 0a 42 	lsr	r2,r2,r7
8000a77c:	e6 06 09 4c 	lsl	r12,r3,r6
8000a780:	18 42       	or	r2,r12
8000a782:	e6 07 0a 43 	lsr	r3,r3,r7
8000a786:	f4 06 09 41 	lsl	r1,r10,r6
8000a78a:	f4 07 0a 4a 	lsr	r10,r10,r7
8000a78e:	f6 06 09 4c 	lsl	r12,r11,r6
8000a792:	18 4a       	or	r10,r12
8000a794:	f6 07 0a 4b 	lsr	r11,r11,r7
8000a798:	30 00       	mov	r0,0
8000a79a:	c1 58       	rjmp	8000a7c4 <__avr32_f64_div_res_subnormal+0x5e>
8000a79c:	ee 06 11 20 	rsub	r6,r7,32
8000a7a0:	f9 b0 00 00 	moveq	r0,0
8000a7a4:	f9 bc 00 00 	moveq	r12,0
8000a7a8:	c0 50       	breq	8000a7b2 <__avr32_f64_div_res_subnormal+0x4c>
8000a7aa:	f4 06 09 40 	lsl	r0,r10,r6
8000a7ae:	f6 06 09 4c 	lsl	r12,r11,r6
8000a7b2:	e6 07 0a 42 	lsr	r2,r3,r7
8000a7b6:	30 03       	mov	r3,0
8000a7b8:	f4 07 0a 41 	lsr	r1,r10,r7
8000a7bc:	18 41       	or	r1,r12
8000a7be:	f6 07 0a 4a 	lsr	r10,r11,r7
8000a7c2:	30 0b       	mov	r11,0
8000a7c4:	e0 12 ff 00 	andl	r2,0xff00
8000a7c8:	e8 12 00 80 	orl	r2,0x80
8000a7cc:	e6 08 06 46 	mulu.d	r6,r3,r8
8000a7d0:	e4 09 07 46 	macu.d	r6,r2,r9
8000a7d4:	e4 08 06 44 	mulu.d	r4,r2,r8
8000a7d8:	e6 09 06 48 	mulu.d	r8,r3,r9
8000a7dc:	0c 05       	add	r5,r6
8000a7de:	f0 07 00 48 	adc	r8,r8,r7
8000a7e2:	5c 09       	acr	r9
8000a7e4:	30 07       	mov	r7,0
8000a7e6:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000a7ea:	00 34       	cp.w	r4,r0
8000a7ec:	e2 05 13 00 	cpc	r5,r1
8000a7f0:	c4 6b       	rjmp	8000a67c <__avr32_f64_div_round_subnormal>
8000a7f2:	1c 9b       	mov	r11,lr
8000a7f4:	e6 1b 80 00 	andh	r11,0x8000,COH
8000a7f8:	30 0a       	mov	r10,0
8000a7fa:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000a7fe:	3f fb       	mov	r11,-1
8000a800:	30 0a       	mov	r10,0
8000a802:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000a806:	f5 eb 10 04 	or	r4,r10,r11
8000a80a:	c0 90       	breq	8000a81c <__avr32_f64_div_op1_zero>
8000a80c:	1c 9b       	mov	r11,lr
8000a80e:	e6 1b 80 00 	andh	r11,0x8000,COH
8000a812:	ea 1b 7f f0 	orh	r11,0x7ff0
8000a816:	30 0a       	mov	r10,0
8000a818:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000a81c <__avr32_f64_div_op1_zero>:
8000a81c:	f1 e9 10 15 	or	r5,r8,r9<<0x1
8000a820:	ce f0       	breq	8000a7fe <__avr32_f64_div_res_subnormal+0x98>
8000a822:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
8000a826:	e0 44 07 ff 	cp.w	r4,2047
8000a82a:	ce 41       	brne	8000a7f2 <__avr32_f64_div_res_subnormal+0x8c>
8000a82c:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8000a830:	ce 10       	breq	8000a7f2 <__avr32_f64_div_res_subnormal+0x8c>
8000a832:	ce 6b       	rjmp	8000a7fe <__avr32_f64_div_res_subnormal+0x98>

8000a834 <__avr32_umod64>:
8000a834:	d4 31       	pushm	r0-r7,lr
8000a836:	1a 97       	mov	r7,sp
8000a838:	20 3d       	sub	sp,12
8000a83a:	10 9c       	mov	r12,r8
8000a83c:	12 95       	mov	r5,r9
8000a83e:	14 9e       	mov	lr,r10
8000a840:	16 91       	mov	r1,r11
8000a842:	16 96       	mov	r6,r11
8000a844:	58 09       	cp.w	r9,0
8000a846:	e0 81 00 81 	brne	8000a948 <__avr32_umod64+0x114>
8000a84a:	16 38       	cp.w	r8,r11
8000a84c:	e0 88 00 12 	brls	8000a870 <__avr32_umod64+0x3c>
8000a850:	f0 08 12 00 	clz	r8,r8
8000a854:	c4 e0       	breq	8000a8f0 <__avr32_umod64+0xbc>
8000a856:	f6 08 09 46 	lsl	r6,r11,r8
8000a85a:	f8 08 09 4c 	lsl	r12,r12,r8
8000a85e:	f0 0b 11 20 	rsub	r11,r8,32
8000a862:	f4 08 09 4e 	lsl	lr,r10,r8
8000a866:	f4 0b 0a 4b 	lsr	r11,r10,r11
8000a86a:	f7 e6 10 06 	or	r6,r11,r6
8000a86e:	c4 18       	rjmp	8000a8f0 <__avr32_umod64+0xbc>
8000a870:	58 08       	cp.w	r8,0
8000a872:	c0 51       	brne	8000a87c <__avr32_umod64+0x48>
8000a874:	30 19       	mov	r9,1
8000a876:	f2 08 0d 08 	divu	r8,r9,r8
8000a87a:	10 9c       	mov	r12,r8
8000a87c:	f8 08 12 00 	clz	r8,r12
8000a880:	c0 31       	brne	8000a886 <__avr32_umod64+0x52>
8000a882:	18 16       	sub	r6,r12
8000a884:	c3 68       	rjmp	8000a8f0 <__avr32_umod64+0xbc>
8000a886:	f0 03 11 20 	rsub	r3,r8,32
8000a88a:	f4 03 0a 4b 	lsr	r11,r10,r3
8000a88e:	f8 08 09 4c 	lsl	r12,r12,r8
8000a892:	ec 08 09 49 	lsl	r9,r6,r8
8000a896:	ec 03 0a 43 	lsr	r3,r6,r3
8000a89a:	f7 e9 10 09 	or	r9,r11,r9
8000a89e:	f8 05 16 10 	lsr	r5,r12,0x10
8000a8a2:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000a8a6:	e6 05 0d 02 	divu	r2,r3,r5
8000a8aa:	f2 0e 16 10 	lsr	lr,r9,0x10
8000a8ae:	ec 02 02 4b 	mul	r11,r6,r2
8000a8b2:	fd e3 11 0e 	or	lr,lr,r3<<0x10
8000a8b6:	16 3e       	cp.w	lr,r11
8000a8b8:	c0 72       	brcc	8000a8c6 <__avr32_umod64+0x92>
8000a8ba:	18 0e       	add	lr,r12
8000a8bc:	18 3e       	cp.w	lr,r12
8000a8be:	c0 43       	brcs	8000a8c6 <__avr32_umod64+0x92>
8000a8c0:	16 3e       	cp.w	lr,r11
8000a8c2:	fd dc e3 0e 	addcs	lr,lr,r12
8000a8c6:	fc 0b 01 03 	sub	r3,lr,r11
8000a8ca:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
8000a8ce:	e6 05 0d 02 	divu	r2,r3,r5
8000a8d2:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000a8d6:	a5 36       	mul	r6,r2
8000a8d8:	0c 39       	cp.w	r9,r6
8000a8da:	c0 72       	brcc	8000a8e8 <__avr32_umod64+0xb4>
8000a8dc:	18 09       	add	r9,r12
8000a8de:	18 39       	cp.w	r9,r12
8000a8e0:	c0 43       	brcs	8000a8e8 <__avr32_umod64+0xb4>
8000a8e2:	0c 39       	cp.w	r9,r6
8000a8e4:	f3 dc e3 09 	addcs	r9,r9,r12
8000a8e8:	f2 06 01 06 	sub	r6,r9,r6
8000a8ec:	f4 08 09 4e 	lsl	lr,r10,r8
8000a8f0:	f8 0a 16 10 	lsr	r10,r12,0x10
8000a8f4:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000a8f8:	ec 0a 0d 02 	divu	r2,r6,r10
8000a8fc:	fc 09 16 10 	lsr	r9,lr,0x10
8000a900:	ea 02 02 4b 	mul	r11,r5,r2
8000a904:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000a908:	16 39       	cp.w	r9,r11
8000a90a:	c0 72       	brcc	8000a918 <__avr32_umod64+0xe4>
8000a90c:	18 09       	add	r9,r12
8000a90e:	18 39       	cp.w	r9,r12
8000a910:	c0 43       	brcs	8000a918 <__avr32_umod64+0xe4>
8000a912:	16 39       	cp.w	r9,r11
8000a914:	f3 dc e3 09 	addcs	r9,r9,r12
8000a918:	f2 0b 01 0b 	sub	r11,r9,r11
8000a91c:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000a920:	f6 0a 0d 0a 	divu	r10,r11,r10
8000a924:	fd eb 11 0e 	or	lr,lr,r11<<0x10
8000a928:	ea 0a 02 4a 	mul	r10,r5,r10
8000a92c:	14 3e       	cp.w	lr,r10
8000a92e:	c0 72       	brcc	8000a93c <__avr32_umod64+0x108>
8000a930:	18 0e       	add	lr,r12
8000a932:	18 3e       	cp.w	lr,r12
8000a934:	c0 43       	brcs	8000a93c <__avr32_umod64+0x108>
8000a936:	14 3e       	cp.w	lr,r10
8000a938:	fd dc e3 0e 	addcs	lr,lr,r12
8000a93c:	fc 0a 01 0a 	sub	r10,lr,r10
8000a940:	30 0b       	mov	r11,0
8000a942:	f4 08 0a 4a 	lsr	r10,r10,r8
8000a946:	c7 b8       	rjmp	8000aa3c <__avr32_umod64+0x208>
8000a948:	16 39       	cp.w	r9,r11
8000a94a:	e0 8b 00 79 	brhi	8000aa3c <__avr32_umod64+0x208>
8000a94e:	f2 09 12 00 	clz	r9,r9
8000a952:	c1 21       	brne	8000a976 <__avr32_umod64+0x142>
8000a954:	10 3a       	cp.w	r10,r8
8000a956:	5f 2b       	srhs	r11
8000a958:	0a 31       	cp.w	r1,r5
8000a95a:	5f ba       	srhi	r10
8000a95c:	f7 ea 10 0a 	or	r10,r11,r10
8000a960:	f2 0a 18 00 	cp.b	r10,r9
8000a964:	c0 60       	breq	8000a970 <__avr32_umod64+0x13c>
8000a966:	fc 08 01 0c 	sub	r12,lr,r8
8000a96a:	e2 05 01 46 	sbc	r6,r1,r5
8000a96e:	18 9e       	mov	lr,r12
8000a970:	0c 9b       	mov	r11,r6
8000a972:	1c 9a       	mov	r10,lr
8000a974:	c6 48       	rjmp	8000aa3c <__avr32_umod64+0x208>
8000a976:	ea 09 09 4c 	lsl	r12,r5,r9
8000a97a:	f2 06 11 20 	rsub	r6,r9,32
8000a97e:	f6 09 09 4b 	lsl	r11,r11,r9
8000a982:	f0 09 09 42 	lsl	r2,r8,r9
8000a986:	ef 46 ff f4 	st.w	r7[-12],r6
8000a98a:	f0 06 0a 48 	lsr	r8,r8,r6
8000a98e:	18 48       	or	r8,r12
8000a990:	e2 06 0a 4c 	lsr	r12,r1,r6
8000a994:	f4 09 09 43 	lsl	r3,r10,r9
8000a998:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
8000a99c:	f4 06 0a 4a 	lsr	r10,r10,r6
8000a9a0:	16 4a       	or	r10,r11
8000a9a2:	f0 0b 16 10 	lsr	r11,r8,0x10
8000a9a6:	f8 0b 0d 04 	divu	r4,r12,r11
8000a9aa:	f4 0c 16 10 	lsr	r12,r10,0x10
8000a9ae:	08 91       	mov	r1,r4
8000a9b0:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
8000a9b4:	e8 0e 02 46 	mul	r6,r4,lr
8000a9b8:	0c 3c       	cp.w	r12,r6
8000a9ba:	c0 a2       	brcc	8000a9ce <__avr32_umod64+0x19a>
8000a9bc:	20 11       	sub	r1,1
8000a9be:	10 0c       	add	r12,r8
8000a9c0:	10 3c       	cp.w	r12,r8
8000a9c2:	c0 63       	brcs	8000a9ce <__avr32_umod64+0x19a>
8000a9c4:	0c 3c       	cp.w	r12,r6
8000a9c6:	f7 b1 03 01 	sublo	r1,1
8000a9ca:	f9 d8 e3 0c 	addcs	r12,r12,r8
8000a9ce:	0c 1c       	sub	r12,r6
8000a9d0:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
8000a9d4:	f8 0b 0d 04 	divu	r4,r12,r11
8000a9d8:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
8000a9dc:	08 96       	mov	r6,r4
8000a9de:	e8 0e 02 4e 	mul	lr,r4,lr
8000a9e2:	1c 3b       	cp.w	r11,lr
8000a9e4:	c0 a2       	brcc	8000a9f8 <__avr32_umod64+0x1c4>
8000a9e6:	20 16       	sub	r6,1
8000a9e8:	10 0b       	add	r11,r8
8000a9ea:	10 3b       	cp.w	r11,r8
8000a9ec:	c0 63       	brcs	8000a9f8 <__avr32_umod64+0x1c4>
8000a9ee:	1c 3b       	cp.w	r11,lr
8000a9f0:	f7 b6 03 01 	sublo	r6,1
8000a9f4:	f7 d8 e3 0b 	addcs	r11,r11,r8
8000a9f8:	ed e1 11 01 	or	r1,r6,r1<<0x10
8000a9fc:	1c 1b       	sub	r11,lr
8000a9fe:	e2 02 06 40 	mulu.d	r0,r1,r2
8000aa02:	00 9e       	mov	lr,r0
8000aa04:	02 9c       	mov	r12,r1
8000aa06:	16 3c       	cp.w	r12,r11
8000aa08:	e0 8b 00 08 	brhi	8000aa18 <__avr32_umod64+0x1e4>
8000aa0c:	5f 06       	sreq	r6
8000aa0e:	06 30       	cp.w	r0,r3
8000aa10:	5f ba       	srhi	r10
8000aa12:	ed ea 00 0a 	and	r10,r6,r10
8000aa16:	c0 60       	breq	8000aa22 <__avr32_umod64+0x1ee>
8000aa18:	fc 02 01 04 	sub	r4,lr,r2
8000aa1c:	f8 08 01 4c 	sbc	r12,r12,r8
8000aa20:	08 9e       	mov	lr,r4
8000aa22:	e6 0e 01 0a 	sub	r10,r3,lr
8000aa26:	f6 0c 01 4c 	sbc	r12,r11,r12
8000aa2a:	ee f1 ff f4 	ld.w	r1,r7[-12]
8000aa2e:	f8 09 0a 4b 	lsr	r11,r12,r9
8000aa32:	f4 09 0a 4a 	lsr	r10,r10,r9
8000aa36:	f8 01 09 4c 	lsl	r12,r12,r1
8000aa3a:	18 4a       	or	r10,r12
8000aa3c:	2f dd       	sub	sp,-12
8000aa3e:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

8000ac00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
8000ac00:	c0 08       	rjmp	8000ac00 <_evba>
	...

8000ac04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
8000ac04:	c0 08       	rjmp	8000ac04 <_handle_TLB_Multiple_Hit>
	...

8000ac08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
8000ac08:	c0 08       	rjmp	8000ac08 <_handle_Bus_Error_Data_Fetch>
	...

8000ac0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000ac0c:	c0 08       	rjmp	8000ac0c <_handle_Bus_Error_Instruction_Fetch>
	...

8000ac10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
8000ac10:	c0 08       	rjmp	8000ac10 <_handle_NMI>
	...

8000ac14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
8000ac14:	c0 08       	rjmp	8000ac14 <_handle_Instruction_Address>
	...

8000ac18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
8000ac18:	c0 08       	rjmp	8000ac18 <_handle_ITLB_Protection>
	...

8000ac1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000ac1c:	c0 08       	rjmp	8000ac1c <_handle_Breakpoint>
	...

8000ac20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
8000ac20:	c0 08       	rjmp	8000ac20 <_handle_Illegal_Opcode>
	...

8000ac24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
8000ac24:	c0 08       	rjmp	8000ac24 <_handle_Unimplemented_Instruction>
	...

8000ac28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
8000ac28:	c0 08       	rjmp	8000ac28 <_handle_Privilege_Violation>
	...

8000ac2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000ac2c:	c0 08       	rjmp	8000ac2c <_handle_Floating_Point>
	...

8000ac30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
8000ac30:	c0 08       	rjmp	8000ac30 <_handle_Coprocessor_Absent>
	...

8000ac34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
8000ac34:	c0 08       	rjmp	8000ac34 <_handle_Data_Address_Read>
	...

8000ac38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
8000ac38:	c0 08       	rjmp	8000ac38 <_handle_Data_Address_Write>
	...

8000ac3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000ac3c:	c0 08       	rjmp	8000ac3c <_handle_DTLB_Protection_Read>
	...

8000ac40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
8000ac40:	c0 08       	rjmp	8000ac40 <_handle_DTLB_Protection_Write>
	...

8000ac44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
8000ac44:	c0 08       	rjmp	8000ac44 <_handle_DTLB_Modified>
	...

8000ac50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
8000ac50:	c0 08       	rjmp	8000ac50 <_handle_ITLB_Miss>
	...

8000ac60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
8000ac60:	c0 08       	rjmp	8000ac60 <_handle_DTLB_Miss_Read>
	...

8000ac70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
8000ac70:	c0 08       	rjmp	8000ac70 <_handle_DTLB_Miss_Write>
	...

8000ad00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
8000ad00:	c0 08       	rjmp	8000ad00 <_handle_Supervisor_Call>
8000ad02:	d7 03       	nop

8000ad04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000ad04:	30 0c       	mov	r12,0
8000ad06:	fe b0 c5 dd 	rcall	800038c0 <_get_interrupt_handler>
8000ad0a:	58 0c       	cp.w	r12,0
8000ad0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000ad10:	d6 03       	rete

8000ad12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000ad12:	30 1c       	mov	r12,1
8000ad14:	fe b0 c5 d6 	rcall	800038c0 <_get_interrupt_handler>
8000ad18:	58 0c       	cp.w	r12,0
8000ad1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000ad1e:	d6 03       	rete

8000ad20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000ad20:	30 2c       	mov	r12,2
8000ad22:	fe b0 c5 cf 	rcall	800038c0 <_get_interrupt_handler>
8000ad26:	58 0c       	cp.w	r12,0
8000ad28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000ad2c:	d6 03       	rete

8000ad2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000ad2e:	30 3c       	mov	r12,3
8000ad30:	fe b0 c5 c8 	rcall	800038c0 <_get_interrupt_handler>
8000ad34:	58 0c       	cp.w	r12,0
8000ad36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000ad3a:	d6 03       	rete
8000ad3c:	d7 03       	nop
8000ad3e:	d7 03       	nop
8000ad40:	d7 03       	nop
8000ad42:	d7 03       	nop
8000ad44:	d7 03       	nop
8000ad46:	d7 03       	nop
8000ad48:	d7 03       	nop
8000ad4a:	d7 03       	nop
8000ad4c:	d7 03       	nop
8000ad4e:	d7 03       	nop
8000ad50:	d7 03       	nop
8000ad52:	d7 03       	nop
8000ad54:	d7 03       	nop
8000ad56:	d7 03       	nop
8000ad58:	d7 03       	nop
8000ad5a:	d7 03       	nop
8000ad5c:	d7 03       	nop
8000ad5e:	d7 03       	nop
8000ad60:	d7 03       	nop
8000ad62:	d7 03       	nop
8000ad64:	d7 03       	nop
8000ad66:	d7 03       	nop
8000ad68:	d7 03       	nop
8000ad6a:	d7 03       	nop
8000ad6c:	d7 03       	nop
8000ad6e:	d7 03       	nop
8000ad70:	d7 03       	nop
8000ad72:	d7 03       	nop
8000ad74:	d7 03       	nop
8000ad76:	d7 03       	nop
8000ad78:	d7 03       	nop
8000ad7a:	d7 03       	nop
8000ad7c:	d7 03       	nop
8000ad7e:	d7 03       	nop
8000ad80:	d7 03       	nop
8000ad82:	d7 03       	nop
8000ad84:	d7 03       	nop
8000ad86:	d7 03       	nop
8000ad88:	d7 03       	nop
8000ad8a:	d7 03       	nop
8000ad8c:	d7 03       	nop
8000ad8e:	d7 03       	nop
8000ad90:	d7 03       	nop
8000ad92:	d7 03       	nop
8000ad94:	d7 03       	nop
8000ad96:	d7 03       	nop
8000ad98:	d7 03       	nop
8000ad9a:	d7 03       	nop
8000ad9c:	d7 03       	nop
8000ad9e:	d7 03       	nop
8000ada0:	d7 03       	nop
8000ada2:	d7 03       	nop
8000ada4:	d7 03       	nop
8000ada6:	d7 03       	nop
8000ada8:	d7 03       	nop
8000adaa:	d7 03       	nop
8000adac:	d7 03       	nop
8000adae:	d7 03       	nop
8000adb0:	d7 03       	nop
8000adb2:	d7 03       	nop
8000adb4:	d7 03       	nop
8000adb6:	d7 03       	nop
8000adb8:	d7 03       	nop
8000adba:	d7 03       	nop
8000adbc:	d7 03       	nop
8000adbe:	d7 03       	nop
8000adc0:	d7 03       	nop
8000adc2:	d7 03       	nop
8000adc4:	d7 03       	nop
8000adc6:	d7 03       	nop
8000adc8:	d7 03       	nop
8000adca:	d7 03       	nop
8000adcc:	d7 03       	nop
8000adce:	d7 03       	nop
8000add0:	d7 03       	nop
8000add2:	d7 03       	nop
8000add4:	d7 03       	nop
8000add6:	d7 03       	nop
8000add8:	d7 03       	nop
8000adda:	d7 03       	nop
8000addc:	d7 03       	nop
8000adde:	d7 03       	nop
8000ade0:	d7 03       	nop
8000ade2:	d7 03       	nop
8000ade4:	d7 03       	nop
8000ade6:	d7 03       	nop
8000ade8:	d7 03       	nop
8000adea:	d7 03       	nop
8000adec:	d7 03       	nop
8000adee:	d7 03       	nop
8000adf0:	d7 03       	nop
8000adf2:	d7 03       	nop
8000adf4:	d7 03       	nop
8000adf6:	d7 03       	nop
8000adf8:	d7 03       	nop
8000adfa:	d7 03       	nop
8000adfc:	d7 03       	nop
8000adfe:	d7 03       	nop
