

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Wed Apr 09 15:57:29 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4520 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000FE0                     bsr             equ	4064
    49   000FE9                     fsr0            equ	4073
    50   000FEA                     fsr0h           equ	4074
    51   000FE9                     fsr0l           equ	4073
    52   000FE1                     fsr1            equ	4065
    53   000FE2                     fsr1h           equ	4066
    54   000FE1                     fsr1l           equ	4065
    55   000FD9                     fsr2            equ	4057
    56   000FDA                     fsr2h           equ	4058
    57   000FD9                     fsr2l           equ	4057
    58   000FEF                     indf0           equ	4079
    59   000FE7                     indf1           equ	4071
    60   000FDF                     indf2           equ	4063
    61   000FF2                     intcon          equ	4082
    62   000000                     nvmcon          equ	0
    63   000FF9                     pcl             equ	4089
    64   000FFA                     pclath          equ	4090
    65   000FFB                     pclatu          equ	4091
    66   000FEB                     plusw0          equ	4075
    67   000FE3                     plusw1          equ	4067
    68   000FDB                     plusw2          equ	4059
    69   000FED                     postdec0        equ	4077
    70   000FE5                     postdec1        equ	4069
    71   000FDD                     postdec2        equ	4061
    72   000FEE                     postinc0        equ	4078
    73   000FE6                     postinc1        equ	4070
    74   000FDE                     postinc2        equ	4062
    75   000FEC                     preinc0         equ	4076
    76   000FE4                     preinc1         equ	4068
    77   000FDC                     preinc2         equ	4060
    78   000FF3                     prod            equ	4083
    79   000FF4                     prodh           equ	4084
    80   000FF3                     prodl           equ	4083
    81   000FD8                     status          equ	4056
    82   000FF5                     tablat          equ	4085
    83   000FF6                     tblptr          equ	4086
    84   000FF7                     tblptrh         equ	4087
    85   000FF6                     tblptrl         equ	4086
    86   000FF8                     tblptru         equ	4088
    87   000FFD                     tosl            equ	4093
    88   000FE8                     wreg            equ	4072
    89   000F80                     PORTA           equ	3968	;# 
    90   000F81                     PORTB           equ	3969	;# 
    91   000F82                     PORTC           equ	3970	;# 
    92   000F83                     PORTD           equ	3971	;# 
    93   000F84                     PORTE           equ	3972	;# 
    94   000F89                     LATA            equ	3977	;# 
    95   000F8A                     LATB            equ	3978	;# 
    96   000F8B                     LATC            equ	3979	;# 
    97   000F8C                     LATD            equ	3980	;# 
    98   000F8D                     LATE            equ	3981	;# 
    99   000F92                     TRISA           equ	3986	;# 
   100   000F92                     DDRA            equ	3986	;# 
   101   000F93                     TRISB           equ	3987	;# 
   102   000F93                     DDRB            equ	3987	;# 
   103   000F94                     TRISC           equ	3988	;# 
   104   000F94                     DDRC            equ	3988	;# 
   105   000F95                     TRISD           equ	3989	;# 
   106   000F95                     DDRD            equ	3989	;# 
   107   000F96                     TRISE           equ	3990	;# 
   108   000F96                     DDRE            equ	3990	;# 
   109   000F9B                     OSCTUNE         equ	3995	;# 
   110   000F9D                     PIE1            equ	3997	;# 
   111   000F9E                     PIR1            equ	3998	;# 
   112   000F9F                     IPR1            equ	3999	;# 
   113   000FA0                     PIE2            equ	4000	;# 
   114   000FA1                     PIR2            equ	4001	;# 
   115   000FA2                     IPR2            equ	4002	;# 
   116   000FA6                     EECON1          equ	4006	;# 
   117   000FA7                     EECON2          equ	4007	;# 
   118   000FA8                     EEDATA          equ	4008	;# 
   119   000FA9                     EEADR           equ	4009	;# 
   120   000FAB                     RCSTA           equ	4011	;# 
   121   000FAB                     RCSTA1          equ	4011	;# 
   122   000FAC                     TXSTA           equ	4012	;# 
   123   000FAC                     TXSTA1          equ	4012	;# 
   124   000FAD                     TXREG           equ	4013	;# 
   125   000FAD                     TXREG1          equ	4013	;# 
   126   000FAE                     RCREG           equ	4014	;# 
   127   000FAE                     RCREG1          equ	4014	;# 
   128   000FAF                     SPBRG           equ	4015	;# 
   129   000FAF                     SPBRG1          equ	4015	;# 
   130   000FB0                     SPBRGH          equ	4016	;# 
   131   000FB1                     T3CON           equ	4017	;# 
   132   000FB2                     TMR3            equ	4018	;# 
   133   000FB2                     TMR3L           equ	4018	;# 
   134   000FB3                     TMR3H           equ	4019	;# 
   135   000FB4                     CMCON           equ	4020	;# 
   136   000FB5                     CVRCON          equ	4021	;# 
   137   000FB6                     ECCP1AS         equ	4022	;# 
   138   000FB6                     ECCPAS          equ	4022	;# 
   139   000FB7                     PWM1CON         equ	4023	;# 
   140   000FB7                     ECCP1DEL        equ	4023	;# 
   141   000FB8                     BAUDCON         equ	4024	;# 
   142   000FB8                     BAUDCTL         equ	4024	;# 
   143   000FBA                     CCP2CON         equ	4026	;# 
   144   000FBB                     CCPR2           equ	4027	;# 
   145   000FBB                     CCPR2L          equ	4027	;# 
   146   000FBC                     CCPR2H          equ	4028	;# 
   147   000FBD                     CCP1CON         equ	4029	;# 
   148   000FBE                     CCPR1           equ	4030	;# 
   149   000FBE                     CCPR1L          equ	4030	;# 
   150   000FBF                     CCPR1H          equ	4031	;# 
   151   000FC0                     ADCON2          equ	4032	;# 
   152   000FC1                     ADCON1          equ	4033	;# 
   153   000FC2                     ADCON0          equ	4034	;# 
   154   000FC3                     ADRES           equ	4035	;# 
   155   000FC3                     ADRESL          equ	4035	;# 
   156   000FC4                     ADRESH          equ	4036	;# 
   157   000FC5                     SSPCON2         equ	4037	;# 
   158   000FC6                     SSPCON1         equ	4038	;# 
   159   000FC7                     SSPSTAT         equ	4039	;# 
   160   000FC8                     SSPADD          equ	4040	;# 
   161   000FC9                     SSPBUF          equ	4041	;# 
   162   000FCA                     T2CON           equ	4042	;# 
   163   000FCB                     PR2             equ	4043	;# 
   164   000FCB                     MEMCON          equ	4043	;# 
   165   000FCC                     TMR2            equ	4044	;# 
   166   000FCD                     T1CON           equ	4045	;# 
   167   000FCE                     TMR1            equ	4046	;# 
   168   000FCE                     TMR1L           equ	4046	;# 
   169   000FCF                     TMR1H           equ	4047	;# 
   170   000FD0                     RCON            equ	4048	;# 
   171   000FD1                     WDTCON          equ	4049	;# 
   172   000FD2                     HLVDCON         equ	4050	;# 
   173   000FD2                     LVDCON          equ	4050	;# 
   174   000FD3                     OSCCON          equ	4051	;# 
   175   000FD5                     T0CON           equ	4053	;# 
   176   000FD6                     TMR0            equ	4054	;# 
   177   000FD6                     TMR0L           equ	4054	;# 
   178   000FD7                     TMR0H           equ	4055	;# 
   179   000FD8                     STATUS          equ	4056	;# 
   180   000FD9                     FSR2            equ	4057	;# 
   181   000FD9                     FSR2L           equ	4057	;# 
   182   000FDA                     FSR2H           equ	4058	;# 
   183   000FDB                     PLUSW2          equ	4059	;# 
   184   000FDC                     PREINC2         equ	4060	;# 
   185   000FDD                     POSTDEC2        equ	4061	;# 
   186   000FDE                     POSTINC2        equ	4062	;# 
   187   000FDF                     INDF2           equ	4063	;# 
   188   000FE0                     BSR             equ	4064	;# 
   189   000FE1                     FSR1            equ	4065	;# 
   190   000FE1                     FSR1L           equ	4065	;# 
   191   000FE2                     FSR1H           equ	4066	;# 
   192   000FE3                     PLUSW1          equ	4067	;# 
   193   000FE4                     PREINC1         equ	4068	;# 
   194   000FE5                     POSTDEC1        equ	4069	;# 
   195   000FE6                     POSTINC1        equ	4070	;# 
   196   000FE7                     INDF1           equ	4071	;# 
   197   000FE8                     WREG            equ	4072	;# 
   198   000FE9                     FSR0            equ	4073	;# 
   199   000FE9                     FSR0L           equ	4073	;# 
   200   000FEA                     FSR0H           equ	4074	;# 
   201   000FEB                     PLUSW0          equ	4075	;# 
   202   000FEC                     PREINC0         equ	4076	;# 
   203   000FED                     POSTDEC0        equ	4077	;# 
   204   000FEE                     POSTINC0        equ	4078	;# 
   205   000FEF                     INDF0           equ	4079	;# 
   206   000FF0                     INTCON3         equ	4080	;# 
   207   000FF1                     INTCON2         equ	4081	;# 
   208   000FF2                     INTCON          equ	4082	;# 
   209   000FF3                     PROD            equ	4083	;# 
   210   000FF3                     PRODL           equ	4083	;# 
   211   000FF4                     PRODH           equ	4084	;# 
   212   000FF5                     TABLAT          equ	4085	;# 
   213   000FF6                     TBLPTR          equ	4086	;# 
   214   000FF6                     TBLPTRL         equ	4086	;# 
   215   000FF7                     TBLPTRH         equ	4087	;# 
   216   000FF8                     TBLPTRU         equ	4088	;# 
   217   000FF9                     PCLAT           equ	4089	;# 
   218   000FF9                     PC              equ	4089	;# 
   219   000FF9                     PCL             equ	4089	;# 
   220   000FFA                     PCLATH          equ	4090	;# 
   221   000FFB                     PCLATU          equ	4091	;# 
   222   000FFC                     STKPTR          equ	4092	;# 
   223   000FFD                     TOS             equ	4093	;# 
   224   000FFD                     TOSL            equ	4093	;# 
   225   000FFE                     TOSH            equ	4094	;# 
   226   000FFF                     TOSU            equ	4095	;# 
   227   000F83                     _PORTDbits      set	3971
   228   000F83                     _PORTD          set	3971
   229   000F81                     _PORTB          set	3969
   230   000F95                     _TRISD          set	3989
   231   000F93                     _TRISB          set	3987
   232   000FD3                     _OSCCON         set	4051
   233                           
   234                           ; #config settings
   235                           
   236                           	psect	cinit
   237   000698                     __pcinit:
   238                           	callstack 0
   239   000698                     start_initialization:
   240                           	callstack 0
   241   000698                     __initialization:
   242                           	callstack 0
   243   000698                     end_of_initialization:
   244                           	callstack 0
   245   000698                     __end_of__initialization:
   246                           	callstack 0
   247   000698  0100               	movlb	0
   248   00069A  EF01  F003         	goto	_main	;jump to C main() function
   249                           
   250                           	psect	cstackCOMRAM
   251   000001                     __pcstackCOMRAM:
   252                           	callstack 0
   253   000001                     ??_main:
   254                           
   255                           ; 1 bytes @ 0x0
   256   000001                     	ds	1
   257   000002                     main@j:
   258                           	callstack 0
   259                           
   260                           ; 2 bytes @ 0x1
   261   000002                     	ds	2
   262                           
   263 ;;
   264 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   265 ;;
   266 ;; *************** function _main *****************
   267 ;; Defined at:
   268 ;;		line 74 in file "steper motor.c"
   269 ;; Parameters:    Size  Location     Type
   270 ;;		None
   271 ;; Auto vars:     Size  Location     Type
   272 ;;  j               2    1[COMRAM] unsigned int 
   273 ;; Return value:  Size  Location     Type
   274 ;;                  1    wreg      void 
   275 ;; Registers used:
   276 ;;		wreg, status,2, status,0
   277 ;; Tracked objects:
   278 ;;		On entry : 0/0
   279 ;;		On exit  : 0/0
   280 ;;		Unchanged: 0/0
   281 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   282 ;;      Params:         0       0       0       0       0       0       0
   283 ;;      Locals:         2       0       0       0       0       0       0
   284 ;;      Temps:          1       0       0       0       0       0       0
   285 ;;      Totals:         3       0       0       0       0       0       0
   286 ;;Total ram usage:        3 bytes
   287 ;; This function calls:
   288 ;;		Nothing
   289 ;; This function is called by:
   290 ;;		Startup code after reset
   291 ;; This function uses a non-reentrant model
   292 ;;
   293                           
   294                           	psect	text0
   295   000602                     __ptext0:
   296                           	callstack 0
   297   000602                     _main:
   298                           	callstack 31
   299   000602                     
   300                           ;steper motor.c: 76:     OSCCON=0xEF;
   301   000602  0EEF               	movlw	239
   302   000604  6ED3               	movwf	211,c	;volatile
   303   000606                     
   304                           ;steper motor.c: 77:     TRISB=0X00;
   305   000606  6A93               	clrf	147,c	;volatile
   306   000608                     
   307                           ;steper motor.c: 78:     TRISD=0X00;
   308   000608  6A95               	clrf	149,c	;volatile
   309   00060A                     
   310                           ;steper motor.c: 79:     PORTB=0x00;
   311   00060A  6A81               	clrf	129,c	;volatile
   312   00060C                     
   313                           ;steper motor.c: 80:     PORTD=0x00;
   314   00060C  6A83               	clrf	131,c	;volatile
   315                           
   316                           ;steper motor.c: 82:     unsigned int j;;steper motor.c: 84:     for(j=1; j<=514; j++)
   317   00060E  0E00               	movlw	0
   318   000610  6E03               	movwf	(main@j+1)^0,c
   319   000612  0E01               	movlw	1
   320   000614  6E02               	movwf	main@j^0,c
   321   000616                     l19:
   322                           
   323                           ;steper motor.c: 85:     {;steper motor.c: 86:         PORTDbits.RD0=1;
   324   000616  8083               	bsf	131,0,c	;volatile
   325                           
   326                           ;steper motor.c: 87:         PORTDbits.RD1=1;
   327   000618  8283               	bsf	131,1,c	;volatile
   328                           
   329                           ;steper motor.c: 88:         PORTDbits.RD2=0;
   330   00061A  9483               	bcf	131,2,c	;volatile
   331                           
   332                           ;steper motor.c: 89:         PORTDbits.RD3=0;
   333   00061C  9683               	bcf	131,3,c	;volatile
   334   00061E                     
   335                           ;steper motor.c: 90:         _delay((unsigned long)((10)*(4000000/4000.0)));
   336   00061E  0E0D               	movlw	13
   337   000620  6E01               	movwf	??_main^0,c
   338   000622  0EFC               	movlw	252
   339   000624                     u27:
   340   000624  2EE8               	decfsz	wreg,f,c
   341   000626  D7FE               	bra	u27
   342   000628  2E01               	decfsz	??_main^0,f,c
   343   00062A  D7FC               	bra	u27
   344   00062C                     
   345                           ;steper motor.c: 92:         PORTDbits.RD0=0;
   346   00062C  9083               	bcf	131,0,c	;volatile
   347   00062E                     
   348                           ;steper motor.c: 93:         PORTDbits.RD1=1;
   349   00062E  8283               	bsf	131,1,c	;volatile
   350   000630                     
   351                           ;steper motor.c: 94:         PORTDbits.RD2=1;
   352   000630  8483               	bsf	131,2,c	;volatile
   353   000632                     
   354                           ;steper motor.c: 95:         PORTDbits.RD3=0;
   355   000632  9683               	bcf	131,3,c	;volatile
   356                           
   357                           ;steper motor.c: 96:          _delay((unsigned long)((10)*(4000000/4000.0)));
   358   000634  0E0D               	movlw	13
   359   000636  6E01               	movwf	??_main^0,c
   360   000638  0EFC               	movlw	252
   361   00063A                     u37:
   362   00063A  2EE8               	decfsz	wreg,f,c
   363   00063C  D7FE               	bra	u37
   364   00063E  2E01               	decfsz	??_main^0,f,c
   365   000640  D7FC               	bra	u37
   366   000642                     
   367                           ;steper motor.c: 98:         PORTDbits.RD0=0;
   368   000642  9083               	bcf	131,0,c	;volatile
   369   000644                     
   370                           ;steper motor.c: 99:         PORTDbits.RD1=0;
   371   000644  9283               	bcf	131,1,c	;volatile
   372   000646                     
   373                           ;steper motor.c: 100:         PORTDbits.RD2=1;
   374   000646  8483               	bsf	131,2,c	;volatile
   375   000648                     
   376                           ;steper motor.c: 101:         PORTDbits.RD3=1;
   377   000648  8683               	bsf	131,3,c	;volatile
   378                           
   379                           ;steper motor.c: 102:         _delay((unsigned long)((10)*(4000000/4000.0)));
   380   00064A  0E0D               	movlw	13
   381   00064C  6E01               	movwf	??_main^0,c
   382   00064E  0EFC               	movlw	252
   383   000650                     u47:
   384   000650  2EE8               	decfsz	wreg,f,c
   385   000652  D7FE               	bra	u47
   386   000654  2E01               	decfsz	??_main^0,f,c
   387   000656  D7FC               	bra	u47
   388   000658                     
   389                           ;steper motor.c: 104:         PORTDbits.RD0=1;
   390   000658  8083               	bsf	131,0,c	;volatile
   391   00065A                     
   392                           ;steper motor.c: 105:         PORTDbits.RD1=0;
   393   00065A  9283               	bcf	131,1,c	;volatile
   394   00065C                     
   395                           ;steper motor.c: 106:         PORTDbits.RD2=0;
   396   00065C  9483               	bcf	131,2,c	;volatile
   397   00065E                     
   398                           ;steper motor.c: 107:         PORTDbits.RD3=1;
   399   00065E  8683               	bsf	131,3,c	;volatile
   400                           
   401                           ;steper motor.c: 108:          _delay((unsigned long)((10)*(4000000/4000.0)));
   402   000660  0E0D               	movlw	13
   403   000662  6E01               	movwf	??_main^0,c
   404   000664  0EFC               	movlw	252
   405   000666                     u57:
   406   000666  2EE8               	decfsz	wreg,f,c
   407   000668  D7FE               	bra	u57
   408   00066A  2E01               	decfsz	??_main^0,f,c
   409   00066C  D7FC               	bra	u57
   410   00066E                     
   411                           ;steper motor.c: 109:     }
   412   00066E  4A02               	infsnz	main@j^0,f,c
   413   000670  2A03               	incf	(main@j+1)^0,f,c
   414   000672  0E03               	movlw	3
   415   000674  5C02               	subwf	main@j^0,w,c
   416   000676  0E02               	movlw	2
   417   000678  5803               	subwfb	(main@j+1)^0,w,c
   418   00067A  A0D8               	btfss	status,0,c
   419   00067C  EF42  F003         	goto	u11
   420   000680  EF44  F003         	goto	u10
   421   000684                     u11:
   422   000684  EF0B  F003         	goto	l19
   423   000688                     u10:
   424   000688                     
   425                           ;steper motor.c: 161:     PORTDbits.RD0=0;
   426   000688  9083               	bcf	131,0,c	;volatile
   427                           
   428                           ;steper motor.c: 162:     PORTDbits.RD1=0;
   429   00068A  9283               	bcf	131,1,c	;volatile
   430                           
   431                           ;steper motor.c: 163:     PORTDbits.RD2=0;
   432   00068C  9483               	bcf	131,2,c	;volatile
   433                           
   434                           ;steper motor.c: 164:     PORTDbits.RD3=0;
   435   00068E  9683               	bcf	131,3,c	;volatile
   436   000690                     l21:
   437   000690  EF48  F003         	goto	l21
   438   000694  EF00  F000         	goto	start
   439   000698                     __end_of_main:
   440                           	callstack 0
   441                           
   442                           	psect	smallconst
   443   000600                     __psmallconst:
   444                           	callstack 0
   445   000600  00                 	db	0
   446   000601  00                 	db	0	; dummy byte at the end
   447   000000                     __activetblptr  equ	0
   448                           
   449                           	psect	rparam
   450   000001                     ___rparam_used  equ	1
   451   000000                     ___param_bank   equ	0
   452   000000                     __Lparam        equ	__Lrparam
   453   000000                     __Hparam        equ	__Hrparam
   454                           
   455                           	psect	idloc
   456                           
   457                           ;Config register IDLOC0 @ 0x200000
   458                           ;	unspecified, using default values
   459   200000                     	org	2097152
   460   200000  FF                 	db	255
   461                           
   462                           ;Config register IDLOC1 @ 0x200001
   463                           ;	unspecified, using default values
   464   200001                     	org	2097153
   465   200001  FF                 	db	255
   466                           
   467                           ;Config register IDLOC2 @ 0x200002
   468                           ;	unspecified, using default values
   469   200002                     	org	2097154
   470   200002  FF                 	db	255
   471                           
   472                           ;Config register IDLOC3 @ 0x200003
   473                           ;	unspecified, using default values
   474   200003                     	org	2097155
   475   200003  FF                 	db	255
   476                           
   477                           ;Config register IDLOC4 @ 0x200004
   478                           ;	unspecified, using default values
   479   200004                     	org	2097156
   480   200004  FF                 	db	255
   481                           
   482                           ;Config register IDLOC5 @ 0x200005
   483                           ;	unspecified, using default values
   484   200005                     	org	2097157
   485   200005  FF                 	db	255
   486                           
   487                           ;Config register IDLOC6 @ 0x200006
   488                           ;	unspecified, using default values
   489   200006                     	org	2097158
   490   200006  FF                 	db	255
   491                           
   492                           ;Config register IDLOC7 @ 0x200007
   493                           ;	unspecified, using default values
   494   200007                     	org	2097159
   495   200007  FF                 	db	255
   496                           
   497                           	psect	config
   498                           
   499                           ; Padding undefined space
   500   300000                     	org	3145728
   501   300000  FF                 	db	255
   502                           
   503                           ;Config register CONFIG1H @ 0x300001
   504                           ;	Oscillator Selection bits
   505                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   506                           ;	Fail-Safe Clock Monitor Enable bit
   507                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   508                           ;	Internal/External Oscillator Switchover bit
   509                           ;	IESO = OFF, Oscillator Switchover mode disabled
   510   300001                     	org	3145729
   511   300001  08                 	db	8
   512                           
   513                           ;Config register CONFIG2L @ 0x300002
   514                           ;	Power-up Timer Enable bit
   515                           ;	PWRT = ON, PWRT enabled
   516                           ;	Brown-out Reset Enable bits
   517                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   518                           ;	Brown Out Reset Voltage bits
   519                           ;	BORV = 3, Minimum setting
   520   300002                     	org	3145730
   521   300002  18                 	db	24
   522                           
   523                           ;Config register CONFIG2H @ 0x300003
   524                           ;	Watchdog Timer Enable bit
   525                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   526                           ;	Watchdog Timer Postscale Select bits
   527                           ;	WDTPS = 32768, 1:32768
   528   300003                     	org	3145731
   529   300003  1E                 	db	30
   530                           
   531                           ; Padding undefined space
   532   300004                     	org	3145732
   533   300004  FF                 	db	255
   534                           
   535                           ;Config register CONFIG3H @ 0x300005
   536                           ;	CCP2 MUX bit
   537                           ;	CCP2MX = PORTBE, CCP2 input/output is multiplexed with RB3
   538                           ;	PORTB A/D Enable bit
   539                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   540                           ;	Low-Power Timer1 Oscillator Enable bit
   541                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   542                           ;	MCLR Pin Enable bit
   543                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   544   300005                     	org	3145733
   545   300005  80                 	db	128
   546                           
   547                           ;Config register CONFIG4L @ 0x300006
   548                           ;	Stack Full/Underflow Reset Enable bit
   549                           ;	STVREN = ON, Stack full/underflow will cause Reset
   550                           ;	Single-Supply ICSP Enable bit
   551                           ;	LVP = OFF, Single-Supply ICSP disabled
   552                           ;	Extended Instruction Set Enable bit
   553                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   554                           ;	Background Debugger Enable bit
   555                           ;	DEBUG = 0x1, unprogrammed default
   556   300006                     	org	3145734
   557   300006  81                 	db	129
   558                           
   559                           ; Padding undefined space
   560   300007                     	org	3145735
   561   300007  FF                 	db	255
   562                           
   563                           ;Config register CONFIG5L @ 0x300008
   564                           ;	Code Protection bit
   565                           ;	CP0 = ON, Block 0 (000800-001FFFh) code-protected
   566                           ;	Code Protection bit
   567                           ;	CP1 = ON, Block 1 (002000-003FFFh) code-protected
   568                           ;	Code Protection bit
   569                           ;	CP2 = ON, Block 2 (004000-005FFFh) code-protected
   570                           ;	Code Protection bit
   571                           ;	CP3 = ON, Block 3 (006000-007FFFh) code-protected
   572   300008                     	org	3145736
   573   300008  00                 	db	0
   574                           
   575                           ;Config register CONFIG5H @ 0x300009
   576                           ;	Boot Block Code Protection bit
   577                           ;	CPB = ON, Boot block (000000-0007FFh) code-protected
   578                           ;	Data EEPROM Code Protection bit
   579                           ;	CPD = ON, Data EEPROM code-protected
   580   300009                     	org	3145737
   581   300009  00                 	db	0
   582                           
   583                           ;Config register CONFIG6L @ 0x30000A
   584                           ;	Write Protection bit
   585                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   586                           ;	Write Protection bit
   587                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   588                           ;	Write Protection bit
   589                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   590                           ;	Write Protection bit
   591                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   592   30000A                     	org	3145738
   593   30000A  0F                 	db	15
   594                           
   595                           ;Config register CONFIG6H @ 0x30000B
   596                           ;	Configuration Register Write Protection bit
   597                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   598                           ;	Boot Block Write Protection bit
   599                           ;	WRTB = OFF, Boot block (000000-0007FFh) not write-protected
   600                           ;	Data EEPROM Write Protection bit
   601                           ;	WRTD = OFF, Data EEPROM not write-protected
   602   30000B                     	org	3145739
   603   30000B  E0                 	db	224
   604                           
   605                           ;Config register CONFIG7L @ 0x30000C
   606                           ;	Table Read Protection bit
   607                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   608                           ;	Table Read Protection bit
   609                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   610                           ;	Table Read Protection bit
   611                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
   612                           ;	Table Read Protection bit
   613                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
   614   30000C                     	org	3145740
   615   30000C  0F                 	db	15
   616                           
   617                           ;Config register CONFIG7H @ 0x30000D
   618                           ;	Boot Block Table Read Protection bit
   619                           ;	EBTRB = OFF, Boot block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   620   30000D                     	org	3145741
   621   30000D  40                 	db	64
   622                           tosu	equ	0xFFF
   623                           tosh	equ	0xFFE
   624                           tosl	equ	0xFFD
   625                           stkptr	equ	0xFFC
   626                           pclatu	equ	0xFFB
   627                           pclath	equ	0xFFA
   628                           pcl	equ	0xFF9
   629                           tblptru	equ	0xFF8
   630                           tblptrh	equ	0xFF7
   631                           tblptrl	equ	0xFF6
   632                           tablat	equ	0xFF5
   633                           prodh	equ	0xFF4
   634                           prodl	equ	0xFF3
   635                           indf0	equ	0xFEF
   636                           postinc0	equ	0xFEE
   637                           postdec0	equ	0xFED
   638                           preinc0	equ	0xFEC
   639                           plusw0	equ	0xFEB
   640                           fsr0h	equ	0xFEA
   641                           fsr0l	equ	0xFE9
   642                           wreg	equ	0xFE8
   643                           indf1	equ	0xFE7
   644                           postinc1	equ	0xFE6
   645                           postdec1	equ	0xFE5
   646                           preinc1	equ	0xFE4
   647                           plusw1	equ	0xFE3
   648                           fsr1h	equ	0xFE2
   649                           fsr1l	equ	0xFE1
   650                           bsr	equ	0xFE0
   651                           indf2	equ	0xFDF
   652                           postinc2	equ	0xFDE
   653                           postdec2	equ	0xFDD
   654                           preinc2	equ	0xFDC
   655                           plusw2	equ	0xFDB
   656                           fsr2h	equ	0xFDA
   657                           fsr2l	equ	0xFD9
   658                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      3       3
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0      30
                                              0 COMRAM     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM          127      0       0      0.0%
BITBANK0           128      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBIGSFRh         126      0       0      0.0%
BITBIGSFRl           1      0       0      0.0%
COMRAM             127      3       3      2.4%
BANK0              128      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BIGRAM            1535      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       3      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Wed Apr 09 15:57:29 2025

                     l20 0688                       l21 0690                       l22 0690  
                     l19 0616                       u10 0688                       u11 0684  
                     u27 0624                       u37 063A                       u47 0650  
                     u57 0666                      l700 0602                      l702 0606  
                    l720 0630                      l704 0608                      l730 0648  
                    l722 0632                      l714 061E                      l706 060A  
                    l740 066E                      l732 0658                      l724 0642  
                    l716 062C                      l708 060C                      l734 065A  
                    l726 0644                      l718 062E                      l736 065C  
                    l728 0646                      l738 065E                      wreg 0FE8  
                   _main 0602                     start 0000             ___param_bank 0000  
                  ?_main 0001                    _PORTB 0F81                    _PORTD 0F83  
                  _TRISB 0F93                    _TRISD 0F95                    main@j 0002  
                  status 0FD8          __initialization 0698             __end_of_main 0698  
                 ??_main 0001            __activetblptr 0000                   _OSCCON 0FD3  
                 isa$std 0001             __mediumconst 0000               __accesstop 0080  
__end_of__initialization 0698            ___rparam_used 0001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0600  
                __pcinit 0698                  __ramtop 0600                  __ptext0 0602  
   end_of_initialization 0698                _PORTDbits 0F83      start_initialization 0698  
            __smallconst 0600                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
