Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Nov 15 14:31:31 2021
| Host         : LAPTOP-RGVKIBK7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file example_ibert_7series_gtp_0_timing_summary_routed.rpt -pb example_ibert_7series_gtp_0_timing_summary_routed.pb -rpx example_ibert_7series_gtp_0_timing_summary_routed.rpx -warn_on_violation
| Design       : example_ibert_7series_gtp_0
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      1           
LUTAR-1    Warning           LUT drives async reset alert                     9           
PDRC-190   Warning           Suboptimally placed synchronized register chain  1           
TIMING-9   Warning           Unknown CDC Logic                                1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (8)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (8)
---------------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.292        0.000                      0                17865        0.018        0.000                      0                17865        0.854        0.000                       0                 10745  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
D_CLK        {0.000 2.500}        5.000           200.000         
  clkfbout   {0.000 2.500}        5.000           200.000         
  dclk_mmcm  {0.000 5.000}        10.000          100.000         
J_CLK        {0.000 15.000}       30.000          33.333          
Q0_RXCLK0    {0.000 2.560}        5.120           195.312         
Q0_RXCLK1    {0.000 2.560}        5.120           195.312         
Q0_RXCLK2    {0.000 2.560}        5.120           195.312         
Q0_RXCLK3    {0.000 2.560}        5.120           195.312         
Q0_TX0       {0.000 2.560}        5.120           195.312         
gtrefclk0_2  {0.000 4.000}        8.000           125.000         
gtrefclk1_2  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
D_CLK                                                                                                                                                           1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.751        0.000                       0                     2  
  dclk_mmcm         2.581        0.000                      0                12584        0.018        0.000                      0                12584        3.600        0.000                       0                  7682  
J_CLK              22.703        0.000                      0                  547        0.087        0.000                      0                  547       13.750        0.000                       0                   278  
Q0_RXCLK0           1.486        0.000                      0                  664        0.140        0.000                      0                  664        0.854        0.000                       0                   460  
Q0_RXCLK1           1.292        0.000                      0                  664        0.083        0.000                      0                  664        0.854        0.000                       0                   460  
Q0_RXCLK2           1.707        0.000                      0                  664        0.122        0.000                      0                  664        0.854        0.000                       0                   460  
Q0_RXCLK3           1.584        0.000                      0                  664        0.120        0.000                      0                  664        0.854        0.000                       0                   460  
Q0_TX0              1.550        0.000                      0                 1816        0.068        0.000                      0                 1816        0.854        0.000                       0                   938  
gtrefclk0_2                                                                                                                                                     6.462        0.000                       0                     2  
gtrefclk1_2                                                                                                                                                     6.462        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  J_CLK              J_CLK                   24.418        0.000                      0                  102        0.338        0.000                      0                  102  
**async_default**  Q0_RXCLK0          Q0_RXCLK0                2.795        0.000                      0                    8        0.727        0.000                      0                    8  
**async_default**  Q0_RXCLK1          Q0_RXCLK1                3.508        0.000                      0                    8        0.458        0.000                      0                    8  
**async_default**  Q0_RXCLK2          Q0_RXCLK2                3.411        0.000                      0                    8        0.514        0.000                      0                    8  
**async_default**  Q0_RXCLK3          Q0_RXCLK3                3.555        0.000                      0                    8        0.433        0.000                      0                    8  
**async_default**  dclk_mmcm          dclk_mmcm                6.709        0.000                      0                  128        0.378        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  D_CLK
  To Clock:  D_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         D_CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLKP_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 0.940ns (13.216%)  route 6.173ns (86.784%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 15.541 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.724     6.022    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X36Y131        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.456     6.478 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=182, routed)         2.655     9.133    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[2]
    SLICE_X11Y129        LUT2 (Prop_lut2_I1_O)        0.152     9.285 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_3__12/O
                         net (fo=2, routed)           1.387    10.672    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_3__12_n_91
    SLICE_X21Y130        LUT6 (Prop_lut6_I4_O)        0.332    11.004 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__61/O
                         net (fo=16, routed)          2.130    13.134    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_0
    SLICE_X57Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.602    15.541    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/SL_IPORT_O[0]
    SLICE_X57Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                         clock pessimism              0.446    15.987    
                         clock uncertainty           -0.066    15.921    
    SLICE_X57Y130        FDRE (Setup_fdre_C_CE)      -0.205    15.716    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.716    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 0.940ns (13.216%)  route 6.173ns (86.784%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 15.541 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.724     6.022    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X36Y131        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.456     6.478 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=182, routed)         2.655     9.133    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[2]
    SLICE_X11Y129        LUT2 (Prop_lut2_I1_O)        0.152     9.285 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_3__12/O
                         net (fo=2, routed)           1.387    10.672    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_3__12_n_91
    SLICE_X21Y130        LUT6 (Prop_lut6_I4_O)        0.332    11.004 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__61/O
                         net (fo=16, routed)          2.130    13.134    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_0
    SLICE_X57Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.602    15.541    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/SL_IPORT_O[0]
    SLICE_X57Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
                         clock pessimism              0.446    15.987    
                         clock uncertainty           -0.066    15.921    
    SLICE_X57Y130        FDRE (Setup_fdre_C_CE)      -0.205    15.716    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.716    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 0.940ns (13.216%)  route 6.173ns (86.784%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 15.541 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.724     6.022    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X36Y131        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.456     6.478 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=182, routed)         2.655     9.133    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[2]
    SLICE_X11Y129        LUT2 (Prop_lut2_I1_O)        0.152     9.285 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_3__12/O
                         net (fo=2, routed)           1.387    10.672    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_3__12_n_91
    SLICE_X21Y130        LUT6 (Prop_lut6_I4_O)        0.332    11.004 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__61/O
                         net (fo=16, routed)          2.130    13.134    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_0
    SLICE_X57Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.602    15.541    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/SL_IPORT_O[0]
    SLICE_X57Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
                         clock pessimism              0.446    15.987    
                         clock uncertainty           -0.066    15.921    
    SLICE_X57Y130        FDRE (Setup_fdre_C_CE)      -0.205    15.716    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.716    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 0.940ns (13.216%)  route 6.173ns (86.784%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 15.541 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.724     6.022    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X36Y131        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.456     6.478 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=182, routed)         2.655     9.133    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[2]
    SLICE_X11Y129        LUT2 (Prop_lut2_I1_O)        0.152     9.285 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_3__12/O
                         net (fo=2, routed)           1.387    10.672    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_3__12_n_91
    SLICE_X21Y130        LUT6 (Prop_lut6_I4_O)        0.332    11.004 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__61/O
                         net (fo=16, routed)          2.130    13.134    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_0
    SLICE_X57Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.602    15.541    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/SL_IPORT_O[0]
    SLICE_X57Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
                         clock pessimism              0.446    15.987    
                         clock uncertainty           -0.066    15.921    
    SLICE_X57Y130        FDRE (Setup_fdre_C_CE)      -0.205    15.716    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.716    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 0.940ns (13.216%)  route 6.173ns (86.784%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 15.541 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.724     6.022    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X36Y131        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.456     6.478 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=182, routed)         2.655     9.133    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[2]
    SLICE_X11Y129        LUT2 (Prop_lut2_I1_O)        0.152     9.285 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_3__12/O
                         net (fo=2, routed)           1.387    10.672    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_3__12_n_91
    SLICE_X21Y130        LUT6 (Prop_lut6_I4_O)        0.332    11.004 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__61/O
                         net (fo=16, routed)          2.130    13.134    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_0
    SLICE_X57Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.602    15.541    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/SL_IPORT_O[0]
    SLICE_X57Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
                         clock pessimism              0.446    15.987    
                         clock uncertainty           -0.066    15.921    
    SLICE_X57Y130        FDRE (Setup_fdre_C_CE)      -0.205    15.716    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.716    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 0.940ns (13.216%)  route 6.173ns (86.784%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 15.541 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.724     6.022    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X36Y131        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.456     6.478 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=182, routed)         2.655     9.133    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[2]
    SLICE_X11Y129        LUT2 (Prop_lut2_I1_O)        0.152     9.285 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_3__12/O
                         net (fo=2, routed)           1.387    10.672    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_3__12_n_91
    SLICE_X21Y130        LUT6 (Prop_lut6_I4_O)        0.332    11.004 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__61/O
                         net (fo=16, routed)          2.130    13.134    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_0
    SLICE_X57Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.602    15.541    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/SL_IPORT_O[0]
    SLICE_X57Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                         clock pessimism              0.446    15.987    
                         clock uncertainty           -0.066    15.921    
    SLICE_X57Y130        FDRE (Setup_fdre_C_CE)      -0.205    15.716    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.716    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 0.940ns (13.216%)  route 6.173ns (86.784%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 15.541 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.724     6.022    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X36Y131        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.456     6.478 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=182, routed)         2.655     9.133    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[2]
    SLICE_X11Y129        LUT2 (Prop_lut2_I1_O)        0.152     9.285 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_3__12/O
                         net (fo=2, routed)           1.387    10.672    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_3__12_n_91
    SLICE_X21Y130        LUT6 (Prop_lut6_I4_O)        0.332    11.004 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__61/O
                         net (fo=16, routed)          2.130    13.134    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_0
    SLICE_X57Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.602    15.541    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/SL_IPORT_O[0]
    SLICE_X57Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
                         clock pessimism              0.446    15.987    
                         clock uncertainty           -0.066    15.921    
    SLICE_X57Y130        FDRE (Setup_fdre_C_CE)      -0.205    15.716    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.716    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 1.735ns (24.886%)  route 5.237ns (75.114%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 15.373 - 10.000 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.733     6.031    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X31Y111        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.419     6.450 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=300, routed)         3.440     9.890    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[1]
    SLICE_X58Y86         LUT6 (Prop_lut6_I2_O)        0.299    10.189 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[2]_i_27/O
                         net (fo=1, routed)           0.000    10.189    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[2]_i_27_n_91
    SLICE_X58Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    10.401 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo_reg[2]_i_18/O
                         net (fo=1, routed)           0.908    11.308    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo_reg[2]_i_18_n_91
    SLICE_X52Y92         LUT6 (Prop_lut6_I3_O)        0.299    11.607 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[2]_i_8/O
                         net (fo=1, routed)           0.000    11.607    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[2]_i_8_n_91
    SLICE_X52Y92         MUXF7 (Prop_muxf7_I0_O)      0.209    11.816 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo_reg[2]_i_4/O
                         net (fo=1, routed)           0.889    12.706    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo_reg[2]_i_4_n_91
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.297    13.003 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[2]_i_1/O
                         net (fo=1, routed)           0.000    13.003    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/slaveRegDo_mux[2]
    SLICE_X39Y96         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.435    15.373    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/SL_IPORT_O[1]
    SLICE_X39Y96         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[2]/C
                         clock pessimism              0.366    15.739    
                         clock uncertainty           -0.066    15.673    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.031    15.704    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[2]
  -------------------------------------------------------------------
                         required time                         15.704    
                         arrival time                         -13.003    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.662ns  (logic 1.566ns (23.507%)  route 5.096ns (76.493%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 15.551 - 10.000 ) 
    Source Clock Delay      (SCD):    6.025ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.727     6.025    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X14Y120        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDRE (Prop_fdre_C_Q)         0.478     6.503 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/Q
                         net (fo=11, routed)          0.804     7.307    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/s_daddr[9]
    SLICE_X14Y120        LUT4 (Prop_lut4_I0_O)        0.322     7.629 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__34/O
                         net (fo=2, routed)           0.308     7.937    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__34_n_91
    SLICE_X12Y120        LUT6 (Prop_lut6_I0_O)        0.328     8.265 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_3__16/O
                         net (fo=6, routed)           1.536     9.801    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_3__16_n_91
    SLICE_X23Y142        LUT5 (Prop_lut5_I4_O)        0.118     9.919 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__30/O
                         net (fo=5, routed)           0.908    10.827    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_2__30_n_91
    SLICE_X32Y143        LUT5 (Prop_lut5_I4_O)        0.320    11.147 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg[15]_i_1__83/O
                         net (fo=16, routed)          1.540    12.687    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_0
    SLICE_X56Y141        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.612    15.551    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/SL_IPORT_O[0]
    SLICE_X56Y141        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
                         clock pessimism              0.375    15.926    
                         clock uncertainty           -0.066    15.859    
    SLICE_X56Y141        FDRE (Setup_fdre_C_CE)      -0.371    15.488    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.488    
                         arrival time                         -12.687    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 1.353ns (19.780%)  route 5.487ns (80.220%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 15.373 - 10.000 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.733     6.031    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X31Y111        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.419     6.450 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=300, routed)         3.352     9.802    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[1]
    SLICE_X58Y88         LUT6 (Prop_lut6_I2_O)        0.299    10.101 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[5]_i_16/O
                         net (fo=1, routed)           1.495    11.596    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[5]_i_16_n_91
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.720 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[5]_i_8/O
                         net (fo=1, routed)           0.000    11.720    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[5]_i_8_n_91
    SLICE_X41Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    11.932 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo_reg[5]_i_4/O
                         net (fo=1, routed)           0.640    12.572    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo_reg[5]_i_4_n_91
    SLICE_X37Y96         LUT6 (Prop_lut6_I4_O)        0.299    12.871 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/regSlaveDo[5]_i_1/O
                         net (fo=1, routed)           0.000    12.871    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/slaveRegDo_mux[5]
    SLICE_X37Y96         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.435    15.373    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/SL_IPORT_O[1]
    SLICE_X37Y96         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[5]/C
                         clock pessimism              0.366    15.739    
                         clock uncertainty           -0.066    15.673    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.029    15.702    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[5]
  -------------------------------------------------------------------
                         required time                         15.702    
                         arrival time                         -12.871    
  -------------------------------------------------------------------
                         slack                                  2.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.893%)  route 0.157ns (55.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.558     2.110    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X36Y87         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.128     2.238 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[0]/Q
                         net (fo=1, routed)           0.157     2.395    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2[0]
    SLICE_X34Y87         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.824     2.571    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X34Y87         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[0]/C
                         clock pessimism             -0.199     2.372    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.005     2.377    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (44.024%)  route 0.163ns (55.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.558     2.110    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X36Y87         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.128     2.238 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[4]/Q
                         net (fo=1, routed)           0.163     2.401    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2[4]
    SLICE_X34Y87         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.824     2.571    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X34Y87         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[4]/C
                         clock pessimism             -0.199     2.372    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.010     2.382    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.871%)  route 0.157ns (55.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.561     2.113    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X37Y93         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.128     2.241 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[5]/Q
                         net (fo=1, routed)           0.157     2.399    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2[5]
    SLICE_X34Y93         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.828     2.575    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X34Y93         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[5]/C
                         clock pessimism             -0.199     2.376    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.000     2.376    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.006%)  route 0.184ns (58.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.561     2.113    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X37Y93         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.128     2.241 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[6]/Q
                         net (fo=1, routed)           0.184     2.426    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2[6]
    SLICE_X35Y93         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.828     2.575    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X35Y93         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[6]/C
                         clock pessimism             -0.199     2.376    
    SLICE_X35Y93         FDRE (Hold_fdre_C_D)         0.016     2.392    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.006%)  route 0.184ns (58.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.560     2.112    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X36Y90         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.128     2.240 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[5]/Q
                         net (fo=1, routed)           0.184     2.425    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2[5]
    SLICE_X34Y90         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.827     2.574    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X34Y90         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[5]/C
                         clock pessimism             -0.199     2.375    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.005     2.380    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/timer_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/timer_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.853%)  route 0.118ns (23.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.565     2.117    u_ibert_core/inst/dclk
    SLICE_X9Y99          FDRE                                         r  u_ibert_core/inst/timer_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     2.258 r  u_ibert_core/inst/timer_i_reg[13]/Q
                         net (fo=5, routed)           0.117     2.376    u_ibert_core/inst/timer_i[13]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.573 r  u_ibert_core/inst/timer_i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.573    u_ibert_core/inst/timer_i_reg[16]_i_1_n_91
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.627 r  u_ibert_core/inst/timer_i_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.627    u_ibert_core/inst/p_0_in__0[17]
    SLICE_X9Y100         FDRE                                         r  u_ibert_core/inst/timer_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.922     2.669    u_ibert_core/inst/dclk
    SLICE_X9Y100         FDRE                                         r  u_ibert_core/inst/timer_i_reg[17]/C
                         clock pessimism             -0.199     2.470    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105     2.575    u_ibert_core/inst/timer_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.059%)  route 0.250ns (63.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.636     2.189    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_O[1]
    SLICE_X39Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.141     2.330 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/Q
                         net (fo=27, routed)          0.250     2.580    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]_1[7]
    SLICE_X35Y131        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.907     2.654    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/SL_IPORT_O[0]
    SLICE_X35Y131        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
                         clock pessimism             -0.203     2.451    
    SLICE_X35Y131        FDRE (Hold_fdre_C_D)         0.070     2.521    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/timer_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/timer_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.342%)  route 0.118ns (22.658%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.565     2.117    u_ibert_core/inst/dclk
    SLICE_X9Y99          FDRE                                         r  u_ibert_core/inst/timer_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     2.258 r  u_ibert_core/inst/timer_i_reg[13]/Q
                         net (fo=5, routed)           0.117     2.376    u_ibert_core/inst/timer_i[13]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.573 r  u_ibert_core/inst/timer_i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.573    u_ibert_core/inst/timer_i_reg[16]_i_1_n_91
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.638 r  u_ibert_core/inst/timer_i_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.638    u_ibert_core/inst/p_0_in__0[19]
    SLICE_X9Y100         FDRE                                         r  u_ibert_core/inst/timer_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.922     2.669    u_ibert_core/inst/dclk
    SLICE_X9Y100         FDRE                                         r  u_ibert_core/inst/timer_i_reg[19]/C
                         clock pessimism             -0.199     2.470    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105     2.575    u_ibert_core/inst/timer_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.679%)  route 0.212ns (62.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.558     2.110    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X36Y87         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.128     2.238 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[7]/Q
                         net (fo=1, routed)           0.212     2.450    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2[7]
    SLICE_X34Y87         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.824     2.571    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X34Y87         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[7]/C
                         clock pessimism             -0.199     2.372    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.010     2.382    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.646%)  route 0.221ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.559     2.111    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X41Y89         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.128     2.239 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2_reg[4]/Q
                         net (fo=1, routed)           0.221     2.461    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt_sync2[4]
    SLICE_X35Y89         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.826     2.573    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/SL_IPORT_O[0]
    SLICE_X35Y89         FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[4]/C
                         clock pessimism             -0.199     2.374    
    SLICE_X35Y89         FDRE (Hold_fdre_C_D)         0.016     2.390    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            6.400         10.000      3.600      GTPE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            6.400         10.000      3.600      GTPE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            6.400         10.000      3.600      GTPE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            6.400         10.000      3.600      GTPE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/DRPCLK
Min Period        n/a     GTPE2_COMMON/DRPCLK          n/a            6.400         10.000      3.600      GTPE2_COMMON_X0Y0   u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtpe2_common/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/TXPHDLYTSTCLK  n/a            4.266         10.000      5.734      GTPE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTPE2_CHANNEL/TXPHDLYTSTCLK  n/a            4.266         10.000      5.734      GTPE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTPE2_CHANNEL/TXPHDLYTSTCLK  n/a            4.266         10.000      5.734      GTPE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTPE2_CHANNEL/TXPHDLYTSTCLK  n/a            4.266         10.000      5.734      GTPE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/TXPHDLYTSTCLK
Min Period        n/a     BUFG/I                       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0       u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/I
Max Period        n/a     MMCME2_ADV/CLKOUT0           n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0     u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            1.250         5.000       3.750      SLICE_X30Y121       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  J_CLK
  To Clock:  J_CLK

Setup :            0  Failing Endpoints,  Worst Slack       22.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.703ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 1.764ns (24.112%)  route 5.552ns (75.888%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 35.882 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           1.224     9.679    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.803 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[5]_INST_0/O
                         net (fo=9, routed)           1.171    10.974    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/CONTROL_IN_I[2]
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.149    11.123 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_dout_next__3_i_8/O
                         net (fo=1, routed)           0.560    11.684    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/icn_cmd_dout_next__3_i_1_1
    SLICE_X3Y115         LUT5 (Prop_lut5_I0_O)        0.326    12.010 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/icn_cmd_dout_next__3_i_4/O
                         net (fo=1, routed)           0.988    12.998    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/icn_cmd_dout_next__3_i_4_n_91
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.326    13.324 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/icn_cmd_dout_next__3_i_1/O
                         net (fo=1, routed)           0.611    13.935    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS_n_91
    SLICE_X10Y116        LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__3/O
                         net (fo=1, routed)           0.000    14.059    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__4
    SLICE_X10Y116        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.760    35.882    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/CONTROL_IN_I[0]
    SLICE_X10Y116        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/C
                         clock pessimism              0.838    36.720    
                         clock uncertainty           -0.035    36.685    
    SLICE_X10Y116        FDRE (Setup_fdre_C_D)        0.077    36.762    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg
  -------------------------------------------------------------------
                         required time                         36.762    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                 22.703    

Slack (MET) :             23.190ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 1.211ns (17.896%)  route 5.556ns (82.104%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 35.880 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.845     9.300    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.424 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          2.260    11.684    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CONTROL_IN_I[1]
    SLICE_X18Y122        LUT6 (Prop_lut6_I1_O)        0.124    11.808 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=9, routed)           0.590    12.398    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/E[0]
    SLICE_X18Y121        LUT6 (Prop_lut6_I5_O)        0.124    12.522 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_fb_i_i_2/O
                         net (fo=1, routed)           0.864    13.386    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_fb_i_i_2_n_91
    SLICE_X18Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.510 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_fb_i_i_1/O
                         net (fo=1, routed)           0.000    13.510    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X18Y121        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.758    35.880    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/CONTROL_IN_I[0]
    SLICE_X18Y121        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.826    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X18Y121        FDPE (Setup_fdpe_C_D)        0.029    36.700    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.700    
                         arrival time                         -13.510    
  -------------------------------------------------------------------
                         slack                                 23.190    

Slack (MET) :             23.868ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 0.991ns (17.529%)  route 4.663ns (82.471%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 35.881 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.845     9.300    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.424 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          1.799    11.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CONTROL_IN_I[1]
    SLICE_X25Y121        LUT2 (Prop_lut2_I0_O)        0.152    11.375 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/shift_reg_in[15]_i_1__0/O
                         net (fo=16, routed)          1.022    12.397    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_94
    SLICE_X25Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.759    35.881    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X25Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism              0.826    36.707    
                         clock uncertainty           -0.035    36.672    
    SLICE_X25Y121        FDCE (Setup_fdce_C_CE)      -0.407    36.265    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         36.265    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                 23.868    

Slack (MET) :             23.868ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 0.991ns (17.529%)  route 4.663ns (82.471%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 35.881 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.845     9.300    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.424 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          1.799    11.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CONTROL_IN_I[1]
    SLICE_X25Y121        LUT2 (Prop_lut2_I0_O)        0.152    11.375 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/shift_reg_in[15]_i_1__0/O
                         net (fo=16, routed)          1.022    12.397    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_94
    SLICE_X25Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.759    35.881    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X25Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                         clock pessimism              0.826    36.707    
                         clock uncertainty           -0.035    36.672    
    SLICE_X25Y121        FDCE (Setup_fdce_C_CE)      -0.407    36.265    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         36.265    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                 23.868    

Slack (MET) :             23.868ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 0.991ns (17.529%)  route 4.663ns (82.471%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 35.881 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.845     9.300    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.424 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          1.799    11.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CONTROL_IN_I[1]
    SLICE_X25Y121        LUT2 (Prop_lut2_I0_O)        0.152    11.375 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/shift_reg_in[15]_i_1__0/O
                         net (fo=16, routed)          1.022    12.397    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_94
    SLICE_X25Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.759    35.881    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X25Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C
                         clock pessimism              0.826    36.707    
                         clock uncertainty           -0.035    36.672    
    SLICE_X25Y121        FDCE (Setup_fdce_C_CE)      -0.407    36.265    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         36.265    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                 23.868    

Slack (MET) :             24.025ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 0.991ns (18.039%)  route 4.503ns (81.961%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 35.878 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.845     9.300    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.424 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          1.799    11.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CONTROL_IN_I[1]
    SLICE_X25Y121        LUT2 (Prop_lut2_I0_O)        0.152    11.375 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/shift_reg_in[15]_i_1__0/O
                         net (fo=16, routed)          0.862    12.237    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_94
    SLICE_X26Y123        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.756    35.878    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X26Y123        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
                         clock pessimism              0.826    36.704    
                         clock uncertainty           -0.035    36.669    
    SLICE_X26Y123        FDCE (Setup_fdce_C_CE)      -0.407    36.262    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         36.262    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                 24.025    

Slack (MET) :             24.025ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 0.991ns (18.039%)  route 4.503ns (81.961%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 35.878 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.845     9.300    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.424 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          1.799    11.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CONTROL_IN_I[1]
    SLICE_X25Y121        LUT2 (Prop_lut2_I0_O)        0.152    11.375 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/shift_reg_in[15]_i_1__0/O
                         net (fo=16, routed)          0.862    12.237    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_94
    SLICE_X26Y123        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.756    35.878    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X26Y123        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/C
                         clock pessimism              0.826    36.704    
                         clock uncertainty           -0.035    36.669    
    SLICE_X26Y123        FDCE (Setup_fdce_C_CE)      -0.407    36.262    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         36.262    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                 24.025    

Slack (MET) :             24.034ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.087ns (20.266%)  route 4.277ns (79.734%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 35.883 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.845     9.300    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.424 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.866    10.290    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X21Y116        LUT2 (Prop_lut2_I0_O)        0.124    10.414 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.448    10.862    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X21Y116        LUT6 (Prop_lut6_I2_O)        0.124    10.986 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.122    12.107    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X30Y119        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.761    35.883    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y119        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.826    36.709    
                         clock uncertainty           -0.035    36.674    
    SLICE_X30Y119        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.141    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         36.141    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                 24.034    

Slack (MET) :             24.034ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.087ns (20.266%)  route 4.277ns (79.734%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 35.883 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.845     9.300    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.424 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.866    10.290    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X21Y116        LUT2 (Prop_lut2_I0_O)        0.124    10.414 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.448    10.862    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X21Y116        LUT6 (Prop_lut6_I2_O)        0.124    10.986 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.122    12.107    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X30Y119        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.761    35.883    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y119        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.826    36.709    
                         clock uncertainty           -0.035    36.674    
    SLICE_X30Y119        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.141    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         36.141    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                 24.034    

Slack (MET) :             24.034ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.087ns (20.266%)  route 4.277ns (79.734%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 35.883 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.845     9.300    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.424 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.866    10.290    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X21Y116        LUT2 (Prop_lut2_I0_O)        0.124    10.414 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.448    10.862    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X21Y116        LUT6 (Prop_lut6_I2_O)        0.124    10.986 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.122    12.107    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X30Y119        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.761    35.883    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y119        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.826    36.709    
                         clock uncertainty           -0.035    36.674    
    SLICE_X30Y119        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.141    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         36.141    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                 24.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.991%)  route 0.125ns (47.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.284     2.857    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X29Y119        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y119        FDCE (Prop_fdce_C_Q)         0.141     2.998 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.125     3.123    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X30Y119        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.317     3.413    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y119        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.523     2.890    
    SLICE_X30Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     3.036    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.036    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.280     2.853    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X17Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y121        FDCE (Prop_fdce_C_Q)         0.141     2.994 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     3.050    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X17Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.314     3.410    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X17Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.557     2.853    
    SLICE_X17Y121        FDCE (Hold_fdce_C_D)         0.075     2.928    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.858    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X25Y117        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y117        FDPE (Prop_fdpe_C_Q)         0.141     2.999 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     3.055    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X25Y117        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.319     3.415    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X25Y117        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.557     2.858    
    SLICE_X25Y117        FDPE (Hold_fdpe_C_D)         0.075     2.933    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.280     2.853    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X18Y122        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDCE (Prop_fdce_C_Q)         0.141     2.994 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.059     3.053    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X18Y122        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.313     3.409    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X18Y122        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.556     2.853    
    SLICE_X18Y122        FDCE (Hold_fdce_C_D)         0.076     2.929    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.858    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X20Y117        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y117        FDCE (Prop_fdce_C_Q)         0.141     2.999 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.059     3.058    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X20Y117        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.318     3.414    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X20Y117        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.556     2.858    
    SLICE_X20Y117        FDCE (Hold_fdce_C_D)         0.076     2.934    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.280     2.853    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X17Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y121        FDCE (Prop_fdce_C_Q)         0.141     2.994 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     3.050    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X17Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.314     3.410    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X17Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.557     2.853    
    SLICE_X17Y121        FDCE (Hold_fdce_C_D)         0.071     2.924    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.280     2.853    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X18Y122        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDCE (Prop_fdce_C_Q)         0.141     2.994 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.058     3.051    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X18Y122        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.313     3.409    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X18Y122        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.556     2.853    
    SLICE_X18Y122        FDCE (Hold_fdce_C_D)         0.071     2.924    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.285     2.858    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X20Y117        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y117        FDCE (Prop_fdce_C_Q)         0.141     2.999 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.058     3.056    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X20Y117        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.318     3.414    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X20Y117        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.556     2.858    
    SLICE_X20Y117        FDCE (Hold_fdce_C_D)         0.071     2.929    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.284     2.857    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X20Y118        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y118        FDCE (Prop_fdce_C_Q)         0.141     2.998 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.058     3.055    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X20Y118        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.317     3.413    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X20Y118        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.556     2.857    
    SLICE_X20Y118        FDCE (Hold_fdce_C_D)         0.071     2.928    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.557%)  route 0.130ns (50.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.284     2.857    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X29Y119        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y119        FDCE (Prop_fdce_C_Q)         0.128     2.985 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.130     3.115    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X30Y118        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.318     3.414    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y118        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.523     2.891    
    SLICE_X30Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     2.985    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         J_CLK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I      n/a            3.174         30.000      26.826     BUFR_X0Y9      u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X10Y116  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X6Y116   u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X6Y116   u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X6Y116   u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X6Y116   u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X6Y116   u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X6Y116   u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X7Y115   u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X7Y114   u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X30Y119  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_RXCLK0
  To Clock:  Q0_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack        1.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.021ns (27.976%)  route 2.628ns (72.024%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.414ns = ( 6.534 - 5.120 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.766     1.546    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X54Y108        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y108        FDRE (Prop_fdre_C_Q)         0.478     2.024 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[10]/Q
                         net (fo=4, routed)           1.032     3.056    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2[10]
    SLICE_X55Y108        LUT6 (Prop_lut6_I0_O)        0.295     3.351 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_12/O
                         net (fo=1, routed)           0.856     4.207    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_12_n_91
    SLICE_X54Y113        LUT6 (Prop_lut6_I2_O)        0.124     4.331 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_5/O
                         net (fo=1, routed)           0.740     5.071    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_5_n_91
    SLICE_X54Y109        LUT4 (Prop_lut4_I3_O)        0.124     5.195 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.000     5.195    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/all_one_or_zero0
    SLICE_X54Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.727     6.534    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X54Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.106     6.640    
                         clock uncertainty           -0.035     6.605    
    SLICE_X54Y109        FDRE (Setup_fdre_C_D)        0.077     6.682    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          6.682    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.746ns (24.545%)  route 2.293ns (75.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 6.533 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X41Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     1.963 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.380     3.343    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]_0[3]
    SLICE_X41Y111        LUT4 (Prop_lut4_I1_O)        0.327     3.670 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.914     4.583    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X49Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.726     6.533    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X49Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]/C
                         clock pessimism              0.093     6.626    
                         clock uncertainty           -0.035     6.591    
    SLICE_X49Y109        FDRE (Setup_fdre_C_CE)      -0.408     6.183    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.746ns (24.545%)  route 2.293ns (75.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 6.533 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X41Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     1.963 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.380     3.343    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]_0[3]
    SLICE_X41Y111        LUT4 (Prop_lut4_I1_O)        0.327     3.670 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.914     4.583    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X49Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.726     6.533    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X49Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/C
                         clock pessimism              0.093     6.626    
                         clock uncertainty           -0.035     6.591    
    SLICE_X49Y109        FDRE (Setup_fdre_C_CE)      -0.408     6.183    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.746ns (24.545%)  route 2.293ns (75.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 6.533 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X41Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     1.963 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.380     3.343    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]_0[3]
    SLICE_X41Y111        LUT4 (Prop_lut4_I1_O)        0.327     3.670 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.914     4.583    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X49Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.726     6.533    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X49Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[2]/C
                         clock pessimism              0.093     6.626    
                         clock uncertainty           -0.035     6.591    
    SLICE_X49Y109        FDRE (Setup_fdre_C_CE)      -0.408     6.183    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.746ns (24.545%)  route 2.293ns (75.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 6.533 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X41Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     1.963 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.380     3.343    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]_0[3]
    SLICE_X41Y111        LUT4 (Prop_lut4_I1_O)        0.327     3.670 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.914     4.583    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X49Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.726     6.533    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X49Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[3]/C
                         clock pessimism              0.093     6.626    
                         clock uncertainty           -0.035     6.591    
    SLICE_X49Y109        FDRE (Setup_fdre_C_CE)      -0.408     6.183    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.746ns (24.545%)  route 2.293ns (75.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 6.533 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X41Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     1.963 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.380     3.343    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]_0[3]
    SLICE_X41Y111        LUT4 (Prop_lut4_I1_O)        0.327     3.670 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.914     4.583    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X49Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.726     6.533    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X49Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[6]/C
                         clock pessimism              0.093     6.626    
                         clock uncertainty           -0.035     6.591    
    SLICE_X49Y109        FDRE (Setup_fdre_C_CE)      -0.408     6.183    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[6]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.746ns (24.545%)  route 2.293ns (75.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 6.533 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X41Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     1.963 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.380     3.343    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]_0[3]
    SLICE_X41Y111        LUT4 (Prop_lut4_I1_O)        0.327     3.670 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.914     4.583    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X49Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.726     6.533    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X49Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[8]/C
                         clock pessimism              0.093     6.626    
                         clock uncertainty           -0.035     6.591    
    SLICE_X49Y109        FDRE (Setup_fdre_C_CE)      -0.408     6.183    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[8]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.746ns (24.698%)  route 2.274ns (75.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.531 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X41Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     1.963 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.380     3.343    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]_0[3]
    SLICE_X41Y111        LUT4 (Prop_lut4_I1_O)        0.327     3.670 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.895     4.564    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X48Y112        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.724     6.531    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X48Y112        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[9]/C
                         clock pessimism              0.093     6.624    
                         clock uncertainty           -0.035     6.589    
    SLICE_X48Y112        FDRE (Setup_fdre_C_CE)      -0.408     6.181    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                          6.181    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.746ns (24.599%)  route 2.287ns (75.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 6.532 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X41Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     1.963 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.380     3.343    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]_0[3]
    SLICE_X41Y111        LUT4 (Prop_lut4_I1_O)        0.327     3.670 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.907     4.577    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X50Y111        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.725     6.532    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X50Y111        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[12]/C
                         clock pessimism              0.093     6.625    
                         clock uncertainty           -0.035     6.590    
    SLICE_X50Y111        FDRE (Setup_fdre_C_CE)      -0.372     6.218    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                          6.218    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.746ns (24.599%)  route 2.287ns (75.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 6.532 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X41Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.419     1.963 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.380     3.343    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]_0[3]
    SLICE_X41Y111        LUT4 (Prop_lut4_I1_O)        0.327     3.670 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0/O
                         net (fo=23, routed)          0.907     4.577    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91
    SLICE_X50Y111        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.725     6.532    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X50Y111        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]/C
                         clock pessimism              0.093     6.625    
                         clock uncertainty           -0.035     6.590    
    SLICE_X50Y111        FDRE (Setup_fdre_C_CE)      -0.372     6.218    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[15]
  -------------------------------------------------------------------
                         required time                          6.218    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                  1.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.479ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.273     0.479    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X51Y110        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDRE (Prop_fdre_C_Q)         0.141     0.620 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]/Q
                         net (fo=1, routed)           0.087     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg_n_91_[0]
    SLICE_X50Y110        LUT3 (Prop_lut3_I2_O)        0.045     0.752 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.752    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[16]_i_1__0_n_91
    SLICE_X50Y110        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.499     0.752    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X50Y110        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[16]/C
                         clock pessimism             -0.260     0.492    
    SLICE_X50Y110        FDRE (Hold_fdre_C_D)         0.120     0.612    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.436%)  route 0.089ns (38.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.480    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X55Y111        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.141     0.621 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1_reg[4]/Q
                         net (fo=4, routed)           0.089     0.710    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r1[4]
    SLICE_X54Y111        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.499     0.752    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X54Y111        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[28]/C
                         clock pessimism             -0.259     0.493    
    SLICE_X54Y111        FDRE (Hold_fdre_C_D)         0.076     0.569    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.144%)  route 0.210ns (59.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.276     0.482    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/RXUSRCLK2_O[0]
    SLICE_X53Y101        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     0.623 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[1]/Q
                         net (fo=1, routed)           0.210     0.833    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/Q[1]
    DSP48_X1Y41          DSP48E1                                      r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.591     0.844    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/RXUSRCLK2_O[0]
    DSP48_X1Y41          DSP48E1                                      r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
                         clock pessimism             -0.237     0.607    
    DSP48_X1Y41          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082     0.689    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.985%)  route 0.212ns (60.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.482ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.276     0.482    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/RXUSRCLK2_O[0]
    SLICE_X53Y101        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     0.623 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[0]/Q
                         net (fo=1, routed)           0.212     0.835    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/Q[0]
    DSP48_X1Y41          DSP48E1                                      r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.591     0.844    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/RXUSRCLK2_O[0]
    DSP48_X1Y41          DSP48E1                                      r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
                         clock pessimism             -0.237     0.607    
    DSP48_X1Y41          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                      0.082     0.689    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.479ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.273     0.479    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X49Y111        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDRE (Prop_fdre_C_Q)         0.141     0.620 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[13]/Q
                         net (fo=3, routed)           0.071     0.691    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/Q[13]
    SLICE_X48Y111        LUT4 (Prop_lut4_I0_O)        0.045     0.736 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[13]_i_1__4/O
                         net (fo=1, routed)           0.000     0.736    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[13]_i_1__4_n_91
    SLICE_X48Y111        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.499     0.752    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X48Y111        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/C
                         clock pessimism             -0.260     0.492    
    SLICE_X48Y111        FDRE (Hold_fdre_C_D)         0.091     0.583    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.275     0.481    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.164     0.645 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.056     0.701    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.501     0.754    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.273     0.481    
    SLICE_X52Y104        FDRE (Hold_fdre_C_D)         0.064     0.545    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.274     0.480    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X53Y108        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.141     0.621 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[34]/Q
                         net (fo=1, routed)           0.112     0.733    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r2[34]
    SLICE_X53Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.500     0.753    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X53Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[5]/C
                         clock pessimism             -0.257     0.496    
    SLICE_X53Y109        FDRE (Hold_fdre_C_D)         0.078     0.574    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.275     0.481    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.164     0.645 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.056     0.701    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.501     0.754    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.273     0.481    
    SLICE_X52Y104        FDRE (Hold_fdre_C_D)         0.060     0.541    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.270     0.476    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X38Y110        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.164     0.640 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/Q
                         net (fo=1, routed)           0.056     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init
    SLICE_X38Y110        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.496     0.749    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X38Y110        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.273     0.476    
    SLICE_X38Y110        FDRE (Hold_fdre_C_D)         0.060     0.536    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.285%)  route 0.134ns (48.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.275     0.481    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X55Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141     0.622 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[17]/Q
                         net (fo=1, routed)           0.134     0.756    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r2[17]
    SLICE_X53Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.500     0.753    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X53Y109        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[22]/C
                         clock pessimism             -0.237     0.516    
    SLICE_X53Y109        FDRE (Hold_fdre_C_D)         0.076     0.592    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_RXCLK0
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXUSRCLK2
Min Period        n/a     BUFH/I                   n/a            2.155         5.120       2.965      BUFHCE_X1Y25        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/I
Min Period        n/a     DSP48E1/CLK              n/a            2.154         5.120       2.966      DSP48_X1Y41         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
Min Period        n/a     DSP48E1/CLK              n/a            2.154         5.120       2.966      DSP48_X1Y40         u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/a_reg/CLK
Min Period        n/a     FDRE/C                   n/a            1.000         5.120       4.120      SLICE_X52Y104       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         5.120       4.120      SLICE_X52Y104       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         5.120       4.120      SLICE_X52Y102       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         5.120       4.120      SLICE_X52Y102       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_reg/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y107       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y107       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y107       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y107       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_RXCLK1
  To Clock:  Q0_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack        1.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.940ns (24.916%)  route 2.833ns (75.084%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 6.522 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.456     2.000 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          1.973     3.973    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[1]
    SLICE_X50Y127        LUT5 (Prop_lut5_I1_O)        0.153     4.126 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__0/O
                         net (fo=31, routed)          0.859     4.986    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__0_n_91
    SLICE_X55Y127        LUT3 (Prop_lut3_I1_O)        0.331     5.317 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[22]_i_1__1/O
                         net (fo=1, routed)           0.000     5.317    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[22]_i_1__1_n_91
    SLICE_X55Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.715     6.522    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X55Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[22]/C
                         clock pessimism              0.093     6.615    
                         clock uncertainty           -0.035     6.580    
    SLICE_X55Y127        FDRE (Setup_fdre_C_D)        0.029     6.609    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[22]
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.317    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.940ns (24.752%)  route 2.858ns (75.248%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 6.522 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.456     2.000 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          1.973     3.973    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[1]
    SLICE_X50Y127        LUT5 (Prop_lut5_I1_O)        0.153     4.126 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__0/O
                         net (fo=31, routed)          0.884     5.011    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__0_n_91
    SLICE_X54Y127        LUT3 (Prop_lut3_I1_O)        0.331     5.342 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[26]_i_1__0/O
                         net (fo=1, routed)           0.000     5.342    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[26]_i_1__0_n_91
    SLICE_X54Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.715     6.522    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X54Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[26]/C
                         clock pessimism              0.093     6.615    
                         clock uncertainty           -0.035     6.580    
    SLICE_X54Y127        FDRE (Setup_fdre_C_D)        0.081     6.661    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[26]
  -------------------------------------------------------------------
                         required time                          6.661    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.934ns (24.797%)  route 2.833ns (75.203%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 6.522 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.456     2.000 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          1.973     3.973    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[1]
    SLICE_X50Y127        LUT5 (Prop_lut5_I1_O)        0.153     4.126 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__0/O
                         net (fo=31, routed)          0.859     4.986    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__0_n_91
    SLICE_X55Y127        LUT3 (Prop_lut3_I1_O)        0.325     5.311 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[23]_i_1__0/O
                         net (fo=1, routed)           0.000     5.311    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[23]_i_1__0_n_91
    SLICE_X55Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.715     6.522    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X55Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]/C
                         clock pessimism              0.093     6.615    
                         clock uncertainty           -0.035     6.580    
    SLICE_X55Y127        FDRE (Setup_fdre_C_D)        0.075     6.655    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]
  -------------------------------------------------------------------
                         required time                          6.655    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.580ns (16.532%)  route 2.928ns (83.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 6.515 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.456     2.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          2.098     4.098    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[0]_0[0]
    SLICE_X49Y124        LUT4 (Prop_lut4_I1_O)        0.124     4.222 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_1__12/O
                         net (fo=7, routed)           0.830     5.052    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_1__12_n_91
    SLICE_X46Y125        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.708     6.515    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/RXUSRCLK2_O[0]
    SLICE_X46Y125        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[4]/C
                         clock pessimism              0.093     6.608    
                         clock uncertainty           -0.035     6.573    
    SLICE_X46Y125        FDRE (Setup_fdre_C_CE)      -0.169     6.404    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                          6.404    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.580ns (16.532%)  route 2.928ns (83.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 6.515 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.456     2.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          2.098     4.098    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[0]_0[0]
    SLICE_X49Y124        LUT4 (Prop_lut4_I1_O)        0.124     4.222 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_1__12/O
                         net (fo=7, routed)           0.830     5.052    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_1__12_n_91
    SLICE_X46Y125        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.708     6.515    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/RXUSRCLK2_O[0]
    SLICE_X46Y125        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[6]/C
                         clock pessimism              0.093     6.608    
                         clock uncertainty           -0.035     6.573    
    SLICE_X46Y125        FDRE (Setup_fdre_C_CE)      -0.169     6.404    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[6]
  -------------------------------------------------------------------
                         required time                          6.404    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.933ns (24.613%)  route 2.858ns (75.387%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 6.522 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.456     2.000 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          1.973     3.973    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[1]
    SLICE_X50Y127        LUT5 (Prop_lut5_I1_O)        0.153     4.126 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__0/O
                         net (fo=31, routed)          0.884     5.011    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__0_n_91
    SLICE_X54Y127        LUT3 (Prop_lut3_I1_O)        0.324     5.335 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[27]_i_1__0/O
                         net (fo=1, routed)           0.000     5.335    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[27]_i_1__0_n_91
    SLICE_X54Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.715     6.522    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X54Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[27]/C
                         clock pessimism              0.093     6.615    
                         clock uncertainty           -0.035     6.580    
    SLICE_X54Y127        FDRE (Setup_fdre_C_D)        0.118     6.698    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[27]
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.704ns (19.143%)  route 2.974ns (80.857%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.400ns = ( 6.520 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.456     2.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=41, routed)          1.991     3.991    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/Q[1]
    SLICE_X46Y126        LUT6 (Prop_lut6_I2_O)        0.124     4.115 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/DATA_O[10]_i_2__2/O
                         net (fo=1, routed)           0.982     5.098    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/DATA_O_reg[10]
    SLICE_X51Y123        LUT5 (Prop_lut5_I2_O)        0.124     5.222 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/DATA_O[10]_i_1__2/O
                         net (fo=1, routed)           0.000     5.222    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2_n_97
    SLICE_X51Y123        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.713     6.520    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X51Y123        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[10]/C
                         clock pessimism              0.093     6.613    
                         clock uncertainty           -0.035     6.578    
    SLICE_X51Y123        FDRE (Setup_fdre_C_D)        0.031     6.609    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[10]
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.940ns (25.885%)  route 2.691ns (74.115%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 6.522 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.456     2.000 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          1.973     3.973    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[1]
    SLICE_X50Y127        LUT5 (Prop_lut5_I1_O)        0.153     4.126 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__0/O
                         net (fo=31, routed)          0.718     4.844    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__0_n_91
    SLICE_X55Y127        LUT3 (Prop_lut3_I1_O)        0.331     5.175 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[24]_i_1__0/O
                         net (fo=1, routed)           0.000     5.175    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[24]_i_1__0_n_91
    SLICE_X55Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.715     6.522    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X55Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[24]/C
                         clock pessimism              0.093     6.615    
                         clock uncertainty           -0.035     6.580    
    SLICE_X55Y127        FDRE (Setup_fdre_C_D)        0.031     6.611    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[24]
  -------------------------------------------------------------------
                         required time                          6.611    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.940ns (25.853%)  route 2.696ns (74.147%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 6.521 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.456     2.000 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          1.973     3.973    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[1]
    SLICE_X50Y127        LUT5 (Prop_lut5_I1_O)        0.153     4.126 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__0/O
                         net (fo=31, routed)          0.723     4.849    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__0_n_91
    SLICE_X52Y127        LUT3 (Prop_lut3_I1_O)        0.331     5.180 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[20]_i_1__2/O
                         net (fo=1, routed)           0.000     5.180    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[20]_i_1__2_n_91
    SLICE_X52Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.714     6.521    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X52Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[20]/C
                         clock pessimism              0.093     6.614    
                         clock uncertainty           -0.035     6.579    
    SLICE_X52Y127        FDRE (Setup_fdre_C_D)        0.081     6.660    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[20]
  -------------------------------------------------------------------
                         required time                          6.660    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.935ns (25.783%)  route 2.691ns (74.217%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 6.522 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y105        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.456     2.000 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=25, routed)          1.973     3.973    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[1]
    SLICE_X50Y127        LUT5 (Prop_lut5_I1_O)        0.153     4.126 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__0/O
                         net (fo=31, routed)          0.718     4.844    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__0_n_91
    SLICE_X55Y127        LUT3 (Prop_lut3_I1_O)        0.326     5.170 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[25]_i_1__0/O
                         net (fo=1, routed)           0.000     5.170    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[25]_i_1__0_n_91
    SLICE_X55Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.715     6.522    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X55Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[25]/C
                         clock pessimism              0.093     6.615    
                         clock uncertainty           -0.035     6.580    
    SLICE_X55Y127        FDRE (Setup_fdre_C_D)        0.075     6.655    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[25]
  -------------------------------------------------------------------
                         required time                          6.655    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                  1.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.320%)  route 0.157ns (52.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.264     0.470    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X55Y123        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.141     0.611 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[15]/Q
                         net (fo=4, routed)           0.157     0.768    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2[15]
    SLICE_X52Y123        SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.486     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X52Y123        SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3/CLK
                         clock pessimism             -0.237     0.502    
    SLICE_X52Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.685    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[15]_srl3
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X36Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.141     0.619 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.058     0.677    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X36Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X36Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.273     0.478    
    SLICE_X36Y104        FDRE (Hold_fdre_C_D)         0.071     0.549    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.475    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X40Y114        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDRE (Prop_fdre_C_Q)         0.141     0.616 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.058     0.674    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X40Y114        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X40Y114        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.271     0.475    
    SLICE_X40Y114        FDRE (Hold_fdre_C_D)         0.071     0.546    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.475    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.141     0.616 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.065     0.681    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.492     0.745    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.270     0.475    
    SLICE_X40Y115        FDRE (Hold_fdre_C_D)         0.075     0.550    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X36Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.141     0.619 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.065     0.684    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X36Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X36Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.273     0.478    
    SLICE_X36Y104        FDRE (Hold_fdre_C_D)         0.075     0.553    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.475    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X40Y114        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDRE (Prop_fdre_C_Q)         0.141     0.616 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.065     0.681    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X40Y114        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X40Y114        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.271     0.475    
    SLICE_X40Y114        FDRE (Hold_fdre_C_D)         0.075     0.550    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (61.161%)  route 0.090ns (38.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.264     0.470    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X55Y123        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.141     0.611 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2_reg[14]/Q
                         net (fo=4, routed)           0.090     0.701    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r2[14]
    SLICE_X54Y123        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.486     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X54Y123        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[22]/C
                         clock pessimism             -0.256     0.483    
    SLICE_X54Y123        FDRE (Hold_fdre_C_D)         0.076     0.559    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.265     0.471    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X51Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDRE (Prop_fdre_C_Q)         0.141     0.612 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[14]/Q
                         net (fo=3, routed)           0.099     0.711    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/p_0_in2_in
    SLICE_X50Y127        LUT2 (Prop_lut2_I0_O)        0.048     0.759 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o[13]_i_1__6/O
                         net (fo=1, routed)           0.000     0.759    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/i_2
    SLICE_X50Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.488     0.741    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X50Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o_reg[13]/C
                         clock pessimism             -0.257     0.484    
    SLICE_X50Y127        FDRE (Hold_fdre_C_D)         0.131     0.615    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/data_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.262     0.468    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X38Y121        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164     0.632 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/Q
                         net (fo=1, routed)           0.056     0.688    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init
    SLICE_X38Y121        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.486     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X38Y121        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.271     0.468    
    SLICE_X38Y121        FDRE (Hold_fdre_C_D)         0.060     0.528    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.515%)  route 0.082ns (30.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.265     0.471    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X49Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y127        FDRE (Prop_fdre_C_Q)         0.141     0.612 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[14]/Q
                         net (fo=4, routed)           0.082     0.694    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/p_1_in10_in
    SLICE_X48Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.739 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o[3]_i_1__7/O
                         net (fo=1, routed)           0.000     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/i_12
    SLICE_X48Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.488     0.741    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X48Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[3]/C
                         clock pessimism             -0.257     0.484    
    SLICE_X48Y127        FDRE (Hold_fdre_C_D)         0.092     0.576    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_RXCLK1
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXUSRCLK2
Min Period        n/a     BUFH/I                   n/a            2.155         5.120       2.965      BUFHCE_X1Y26        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/I
Min Period        n/a     DSP48E1/CLK              n/a            2.154         5.120       2.966      DSP48_X1Y42         u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
Min Period        n/a     DSP48E1/CLK              n/a            2.154         5.120       2.966      DSP48_X1Y43         u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/a_reg/CLK
Min Period        n/a     FDRE/C                   n/a            1.000         5.120       4.120      SLICE_X40Y115       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         5.120       4.120      SLICE_X40Y115       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         5.120       4.120      SLICE_X48Y107       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         5.120       4.120      SLICE_X48Y107       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_reg/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y122       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y122       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y123       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y123       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y123       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y123       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y123       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y123       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y123       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y123       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y122       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y122       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y123       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y123       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y123       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y123       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y123       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y123       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y123       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y123       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_RXCLK2
  To Clock:  Q0_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack        1.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.930ns (27.517%)  route 2.450ns (72.483%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 6.530 - 5.120 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.752     1.532    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.456     1.988 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.413     3.401    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[3]
    SLICE_X42Y136        LUT5 (Prop_lut5_I2_O)        0.146     3.547 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__1/O
                         net (fo=31, routed)          1.037     4.584    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__1_n_91
    SLICE_X43Y139        LUT3 (Prop_lut3_I1_O)        0.328     4.912 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[22]_i_1__3/O
                         net (fo=1, routed)           0.000     4.912    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[22]_i_1__3_n_91
    SLICE_X43Y139        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.723     6.530    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X43Y139        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[22]/C
                         clock pessimism              0.093     6.623    
                         clock uncertainty           -0.035     6.588    
    SLICE_X43Y139        FDRE (Setup_fdre_C_D)        0.031     6.619    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[22]
  -------------------------------------------------------------------
                         required time                          6.619    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.960ns (28.154%)  route 2.450ns (71.846%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 6.530 - 5.120 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.752     1.532    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.456     1.988 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.413     3.401    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[3]
    SLICE_X42Y136        LUT5 (Prop_lut5_I2_O)        0.146     3.547 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__1/O
                         net (fo=31, routed)          1.037     4.584    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__1_n_91
    SLICE_X43Y139        LUT3 (Prop_lut3_I1_O)        0.358     4.942 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[23]_i_1__1/O
                         net (fo=1, routed)           0.000     4.942    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[23]_i_1__1_n_91
    SLICE_X43Y139        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.723     6.530    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X43Y139        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]/C
                         clock pessimism              0.093     6.623    
                         clock uncertainty           -0.035     6.588    
    SLICE_X43Y139        FDRE (Setup_fdre_C_D)        0.075     6.663    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[23]
  -------------------------------------------------------------------
                         required time                          6.663    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.704ns (21.223%)  route 2.613ns (78.777%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 6.530 - 5.120 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.752     1.532    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.456     1.988 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.522     3.510    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]_0[0]
    SLICE_X39Y135        LUT5 (Prop_lut5_I1_O)        0.124     3.634 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__1/O
                         net (fo=23, routed)          1.091     4.725    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__1_n_91
    SLICE_X40Y140        LUT3 (Prop_lut3_I1_O)        0.124     4.849 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[21]_i_1__3/O
                         net (fo=1, routed)           0.000     4.849    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[21]_i_1__3_n_91
    SLICE_X40Y140        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.723     6.530    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X40Y140        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]/C
                         clock pessimism              0.093     6.623    
                         clock uncertainty           -0.035     6.588    
    SLICE_X40Y140        FDRE (Setup_fdre_C_D)        0.032     6.620    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[21]
  -------------------------------------------------------------------
                         required time                          6.620    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.729ns (21.812%)  route 2.613ns (78.188%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 6.530 - 5.120 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.752     1.532    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.456     1.988 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.522     3.510    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[0]_0[0]
    SLICE_X39Y135        LUT5 (Prop_lut5_I1_O)        0.124     3.634 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__1/O
                         net (fo=23, routed)          1.091     4.725    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_3__1_n_91
    SLICE_X40Y140        LUT4 (Prop_lut4_I1_O)        0.149     4.874 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[3]_i_1__21/O
                         net (fo=1, routed)           0.000     4.874    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[3]_i_1__21_n_91
    SLICE_X40Y140        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.723     6.530    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X40Y140        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[3]/C
                         clock pessimism              0.093     6.623    
                         clock uncertainty           -0.035     6.588    
    SLICE_X40Y140        FDRE (Setup_fdre_C_D)        0.075     6.663    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                          6.663    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.704ns (21.746%)  route 2.533ns (78.254%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 6.519 - 5.120 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.752     1.532    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.456     1.988 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.335     3.323    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/Q[0]
    SLICE_X40Y137        LUT6 (Prop_lut6_I4_O)        0.124     3.447 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/DATA_O[2]_i_2__4/O
                         net (fo=1, routed)           1.199     4.645    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/DATA_O_reg[2]
    SLICE_X39Y121        LUT5 (Prop_lut5_I2_O)        0.124     4.769 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/DATA_O[2]_i_1__4/O
                         net (fo=1, routed)           0.000     4.769    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2_n_105
    SLICE_X39Y121        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.712     6.519    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X39Y121        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[2]/C
                         clock pessimism              0.093     6.612    
                         clock uncertainty           -0.035     6.577    
    SLICE_X39Y121        FDRE (Setup_fdre_C_D)        0.032     6.609    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/DATA_O_reg[2]
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.580ns (19.311%)  route 2.423ns (80.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.531 - 5.120 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.752     1.532    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.456     1.988 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.570     3.558    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[0]_0[3]
    SLICE_X38Y135        LUT4 (Prop_lut4_I1_O)        0.124     3.682 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_1__13/O
                         net (fo=15, routed)          0.853     4.535    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_1__13_n_91
    SLICE_X40Y142        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.724     6.531    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X40Y142        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[11]/C
                         clock pessimism              0.093     6.624    
                         clock uncertainty           -0.035     6.589    
    SLICE_X40Y142        FDRE (Setup_fdre_C_CE)      -0.205     6.384    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[11]
  -------------------------------------------------------------------
                         required time                          6.384    
                         arrival time                          -4.535    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.580ns (19.311%)  route 2.423ns (80.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.531 - 5.120 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.752     1.532    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.456     1.988 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.570     3.558    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[0]_0[3]
    SLICE_X38Y135        LUT4 (Prop_lut4_I1_O)        0.124     3.682 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_1__13/O
                         net (fo=15, routed)          0.853     4.535    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_1__13_n_91
    SLICE_X40Y142        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.724     6.531    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X40Y142        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[12]/C
                         clock pessimism              0.093     6.624    
                         clock uncertainty           -0.035     6.589    
    SLICE_X40Y142        FDRE (Setup_fdre_C_CE)      -0.205     6.384    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                          6.384    
                         arrival time                          -4.535    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.938ns (28.490%)  route 2.354ns (71.510%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.406ns = ( 6.526 - 5.120 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.752     1.532    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.456     1.988 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.522     3.510    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/DATA_O_reg[0][0]
    SLICE_X39Y135        LUT5 (Prop_lut5_I3_O)        0.150     3.660 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o[1]_i_2__1/O
                         net (fo=2, routed)           0.833     4.492    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o[1]_i_2__1_n_91
    SLICE_X38Y136        LUT3 (Prop_lut3_I1_O)        0.332     4.824 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.824    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o[0]_i_1__1_n_91
    SLICE_X38Y136        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.719     6.526    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/RXUSRCLK2_O[0]
    SLICE_X38Y136        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[0]/C
                         clock pessimism              0.108     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X38Y136        FDRE (Setup_fdre_C_D)        0.079     6.678    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          6.678    
                         arrival time                          -4.824    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.970ns (29.178%)  route 2.354ns (70.822%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.406ns = ( 6.526 - 5.120 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.752     1.532    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.456     1.988 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.522     3.510    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/DATA_O_reg[0][0]
    SLICE_X39Y135        LUT5 (Prop_lut5_I3_O)        0.150     3.660 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o[1]_i_2__1/O
                         net (fo=2, routed)           0.833     4.492    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o[1]_i_2__1_n_91
    SLICE_X38Y136        LUT3 (Prop_lut3_I1_O)        0.364     4.856 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o[1]_i_1__1/O
                         net (fo=1, routed)           0.000     4.856    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o[1]_i_1__1_n_91
    SLICE_X38Y136        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.719     6.526    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/RXUSRCLK2_O[0]
    SLICE_X38Y136        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[1]/C
                         clock pessimism              0.108     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X38Y136        FDRE (Setup_fdre_C_D)        0.118     6.717    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                          6.717    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.956ns (29.662%)  route 2.267ns (70.338%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 6.527 - 5.120 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.752     1.532    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X36Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.456     1.988 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=25, routed)          1.405     3.393    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[0]_0[3]
    SLICE_X42Y136        LUT5 (Prop_lut5_I3_O)        0.152     3.545 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_3__4/O
                         net (fo=7, routed)           0.862     4.407    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_3__4_n_91
    SLICE_X40Y135        LUT6 (Prop_lut6_I1_O)        0.348     4.755 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[0]_i_1__7/O
                         net (fo=1, routed)           0.000     4.755    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[0]_i_1__7_n_91
    SLICE_X40Y135        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.720     6.527    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/RXUSRCLK2_O[0]
    SLICE_X40Y135        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[0]/C
                         clock pessimism              0.093     6.620    
                         clock uncertainty           -0.035     6.585    
    SLICE_X40Y135        FDRE (Setup_fdre_C_D)        0.031     6.616    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                          6.616    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                  1.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.267     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.141     0.614 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.056     0.670    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.490     0.743    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.270     0.473    
    SLICE_X41Y132        FDRE (Hold_fdre_C_D)         0.075     0.548    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.264     0.470    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X37Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.141     0.611 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.056     0.667    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X37Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.488     0.741    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X37Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.271     0.470    
    SLICE_X37Y130        FDRE (Hold_fdre_C_D)         0.075     0.545    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.264     0.470    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X37Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.141     0.611 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.056     0.667    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X37Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.488     0.741    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X37Y130        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.271     0.470    
    SLICE_X37Y130        FDRE (Hold_fdre_C_D)         0.071     0.541    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.262     0.468    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X36Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDRE (Prop_fdre_C_Q)         0.141     0.609 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.065     0.674    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X36Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.485     0.738    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X36Y127        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.270     0.468    
    SLICE_X36Y127        FDRE (Hold_fdre_C_D)         0.075     0.543    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X41Y140        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y140        FDRE (Prop_fdre_C_Q)         0.141     0.619 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[20]/Q
                         net (fo=2, routed)           0.070     0.689    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/p_1_in16_in
    SLICE_X40Y140        LUT4 (Prop_lut4_I3_O)        0.045     0.734 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[13]_i_1__15/O
                         net (fo=1, routed)           0.000     0.734    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[13]_i_1__15_n_91
    SLICE_X40Y140        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.497     0.750    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X40Y140        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[13]/C
                         clock pessimism             -0.259     0.491    
    SLICE_X40Y140        FDRE (Hold_fdre_C_D)         0.092     0.583    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.677%)  route 0.077ns (29.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X40Y140        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y140        FDRE (Prop_fdre_C_Q)         0.141     0.619 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[13]/Q
                         net (fo=4, routed)           0.077     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/p_1_in9_in
    SLICE_X41Y140        LUT4 (Prop_lut4_I3_O)        0.045     0.741 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[6]_i_1__17/O
                         net (fo=1, routed)           0.000     0.741    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[6]_i_1__17_n_91
    SLICE_X41Y140        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.497     0.750    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/RXUSRCLK2_O[0]
    SLICE_X41Y140        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[6]/C
                         clock pessimism             -0.259     0.491    
    SLICE_X41Y140        FDRE (Hold_fdre_C_D)         0.092     0.583    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.042%)  route 0.109ns (36.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.268     0.474    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X37Y136        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDRE (Prop_fdre_C_Q)         0.141     0.615 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/error_cmp_reg[12]/Q
                         net (fo=3, routed)           0.109     0.724    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[2]_0[12]
    SLICE_X38Y136        LUT4 (Prop_lut4_I0_O)        0.045     0.769 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/g0_b0__5/O
                         net (fo=1, routed)           0.000     0.769    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b0[0]
    SLICE_X38Y136        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/RXUSRCLK2_O[0]
    SLICE_X38Y136        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[0]/C
                         clock pessimism             -0.257     0.489    
    SLICE_X38Y136        FDRE (Hold_fdre_C_D)         0.121     0.610    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.073%)  route 0.110ns (43.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.269     0.475    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/RXUSRCLK2_O[0]
    SLICE_X43Y136        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDRE (Prop_fdre_C_Q)         0.141     0.616 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[6]/Q
                         net (fo=2, routed)           0.110     0.726    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/p_1_in
    SLICE_X41Y137        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.494     0.747    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/RXUSRCLK2_O[0]
    SLICE_X41Y137        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[9]/C
                         clock pessimism             -0.256     0.491    
    SLICE_X41Y137        FDRE (Hold_fdre_C_D)         0.076     0.567    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/div8.data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.477ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.271     0.477    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X49Y136        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y136        FDRE (Prop_fdre_C_Q)         0.141     0.618 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[33]/Q
                         net (fo=1, routed)           0.110     0.728    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r2[33]
    SLICE_X49Y137        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.497     0.750    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X49Y137        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[6]/C
                         clock pessimism             -0.257     0.493    
    SLICE_X49Y137        FDRE (Hold_fdre_C_D)         0.075     0.568    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.270     0.476    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X39Y138        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDRE (Prop_fdre_C_Q)         0.141     0.617 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[2]/Q
                         net (fo=4, routed)           0.110     0.727    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/p_0_in2_in
    SLICE_X38Y138        LUT4 (Prop_lut4_I2_O)        0.045     0.772 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[3]_i_1__20/O
                         net (fo=1, routed)           0.000     0.772    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[3]_i_1__20_n_91
    SLICE_X38Y138        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.496     0.749    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/RXUSRCLK2_O[0]
    SLICE_X38Y138        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[3]/C
                         clock pessimism             -0.260     0.489    
    SLICE_X38Y138        FDRE (Hold_fdre_C_D)         0.120     0.609    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_RXCLK2
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXUSRCLK2
Min Period        n/a     BUFH/I                   n/a            2.155         5.120       2.965      BUFHCE_X1Y27        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/I
Min Period        n/a     DSP48E1/CLK              n/a            2.154         5.120       2.966      DSP48_X1Y53         u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
Min Period        n/a     DSP48E1/CLK              n/a            2.154         5.120       2.966      DSP48_X1Y52         u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/a_reg/CLK
Min Period        n/a     FDRE/C                   n/a            1.000         5.120       4.120      SLICE_X41Y132       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         5.120       4.120      SLICE_X41Y132       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         5.120       4.120      SLICE_X41Y132       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         5.120       4.120      SLICE_X41Y132       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_reg/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X38Y111       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X38Y111       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X42Y137       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X42Y137       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X42Y137       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X42Y137       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X42Y137       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X42Y137       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X42Y137       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X42Y137       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X38Y111       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X38Y111       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X42Y137       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X42Y137       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X42Y137       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X42Y137       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X42Y137       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X42Y137       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X42Y137       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X42Y137       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_RXCLK3
  To Clock:  Q0_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack        1.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 1.133ns (32.401%)  route 2.364ns (67.599%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 6.536 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X38Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y145        FDRE (Prop_fdre_C_Q)         0.478     2.022 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.331     3.353    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[0]
    SLICE_X38Y148        LUT5 (Prop_lut5_I4_O)        0.324     3.677 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          1.032     4.710    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X48Y147        LUT4 (Prop_lut4_I1_O)        0.331     5.041 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[2]_i_1__30/O
                         net (fo=1, routed)           0.000     5.041    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[2]_i_1__30_n_91
    SLICE_X48Y147        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.729     6.536    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X48Y147        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[2]/C
                         clock pessimism              0.093     6.629    
                         clock uncertainty           -0.035     6.594    
    SLICE_X48Y147        FDRE (Setup_fdre_C_D)        0.031     6.625    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 1.159ns (32.900%)  route 2.364ns (67.100%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 6.536 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X38Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y145        FDRE (Prop_fdre_C_Q)         0.478     2.022 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.331     3.353    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[0]
    SLICE_X38Y148        LUT5 (Prop_lut5_I4_O)        0.324     3.677 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          1.032     4.710    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X48Y147        LUT3 (Prop_lut3_I1_O)        0.357     5.067 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_2__6/O
                         net (fo=1, routed)           0.000     5.067    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_2__6_n_91
    SLICE_X48Y147        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.729     6.536    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X48Y147        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[30]/C
                         clock pessimism              0.093     6.629    
                         clock uncertainty           -0.035     6.594    
    SLICE_X48Y147        FDRE (Setup_fdre_C_D)        0.075     6.669    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[30]
  -------------------------------------------------------------------
                         required time                          6.669    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 1.133ns (33.243%)  route 2.275ns (66.757%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 6.536 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X38Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y145        FDRE (Prop_fdre_C_Q)         0.478     2.022 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.331     3.353    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[0]
    SLICE_X38Y148        LUT5 (Prop_lut5_I4_O)        0.324     3.677 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          0.944     4.621    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X48Y149        LUT3 (Prop_lut3_I1_O)        0.331     4.952 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[22]_i_1__5/O
                         net (fo=1, routed)           0.000     4.952    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[22]_i_1__5_n_91
    SLICE_X48Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.729     6.536    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X48Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[22]/C
                         clock pessimism              0.093     6.629    
                         clock uncertainty           -0.035     6.594    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.031     6.625    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[22]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 1.133ns (33.282%)  route 2.271ns (66.718%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 6.536 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X38Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y145        FDRE (Prop_fdre_C_Q)         0.478     2.022 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.331     3.353    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[0]
    SLICE_X38Y148        LUT5 (Prop_lut5_I4_O)        0.324     3.677 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          0.940     4.617    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X48Y149        LUT4 (Prop_lut4_I1_O)        0.331     4.948 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[11]_i_1__22/O
                         net (fo=1, routed)           0.000     4.948    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[11]_i_1__22_n_91
    SLICE_X48Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.729     6.536    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X48Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[11]/C
                         clock pessimism              0.093     6.629    
                         clock uncertainty           -0.035     6.594    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.029     6.623    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[11]
  -------------------------------------------------------------------
                         required time                          6.623    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.133ns (33.327%)  route 2.267ns (66.673%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 6.536 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X38Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y145        FDRE (Prop_fdre_C_Q)         0.478     2.022 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.331     3.353    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[0]
    SLICE_X38Y148        LUT5 (Prop_lut5_I4_O)        0.324     3.677 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          0.935     4.613    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X48Y149        LUT3 (Prop_lut3_I1_O)        0.331     4.944 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[26]_i_1__2/O
                         net (fo=1, routed)           0.000     4.944    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[26]_i_1__2_n_91
    SLICE_X48Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.729     6.536    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X48Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[26]/C
                         clock pessimism              0.093     6.629    
                         clock uncertainty           -0.035     6.594    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.031     6.625    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[26]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 1.133ns (33.373%)  route 2.262ns (66.627%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 6.536 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X38Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y145        FDRE (Prop_fdre_C_Q)         0.478     2.022 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.331     3.353    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[0]
    SLICE_X38Y148        LUT5 (Prop_lut5_I4_O)        0.324     3.677 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          0.930     4.608    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X48Y149        LUT4 (Prop_lut4_I1_O)        0.331     4.939 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[10]_i_1__22/O
                         net (fo=1, routed)           0.000     4.939    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[10]_i_1__22_n_91
    SLICE_X48Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.729     6.536    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X48Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[10]/C
                         clock pessimism              0.093     6.629    
                         clock uncertainty           -0.035     6.594    
    SLICE_X48Y149        FDRE (Setup_fdre_C_D)        0.032     6.626    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[10]
  -------------------------------------------------------------------
                         required time                          6.626    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 1.133ns (33.387%)  route 2.261ns (66.613%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 6.536 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X38Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y145        FDRE (Prop_fdre_C_Q)         0.478     2.022 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.331     3.353    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[0]
    SLICE_X38Y148        LUT5 (Prop_lut5_I4_O)        0.324     3.677 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          0.929     4.607    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X49Y149        LUT4 (Prop_lut4_I1_O)        0.331     4.938 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[8]_i_1__22/O
                         net (fo=1, routed)           0.000     4.938    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[8]_i_1__22_n_91
    SLICE_X49Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.729     6.536    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X49Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[8]/C
                         clock pessimism              0.093     6.629    
                         clock uncertainty           -0.035     6.594    
    SLICE_X49Y149        FDRE (Setup_fdre_C_D)        0.031     6.625    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[8]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -4.938    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.133ns (33.427%)  route 2.257ns (66.573%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 6.536 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X38Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y145        FDRE (Prop_fdre_C_Q)         0.478     2.022 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.331     3.353    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[0]
    SLICE_X38Y148        LUT5 (Prop_lut5_I4_O)        0.324     3.677 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          0.925     4.603    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X49Y149        LUT3 (Prop_lut3_I1_O)        0.331     4.934 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[24]_i_1__2/O
                         net (fo=1, routed)           0.000     4.934    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[24]_i_1__2_n_91
    SLICE_X49Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.729     6.536    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X49Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[24]/C
                         clock pessimism              0.093     6.629    
                         clock uncertainty           -0.035     6.594    
    SLICE_X49Y149        FDRE (Setup_fdre_C_D)        0.029     6.623    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[24]
  -------------------------------------------------------------------
                         required time                          6.623    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.133ns (33.465%)  route 2.253ns (66.535%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 6.536 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X38Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y145        FDRE (Prop_fdre_C_Q)         0.478     2.022 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.331     3.353    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[0]
    SLICE_X38Y148        LUT5 (Prop_lut5_I4_O)        0.324     3.677 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          0.921     4.599    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X51Y148        LUT4 (Prop_lut4_I1_O)        0.331     4.930 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[12]_i_1__22/O
                         net (fo=1, routed)           0.000     4.930    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[12]_i_1__22_n_91
    SLICE_X51Y148        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.729     6.536    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X51Y148        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]/C
                         clock pessimism              0.093     6.629    
                         clock uncertainty           -0.035     6.594    
    SLICE_X51Y148        FDRE (Setup_fdre_C_D)        0.029     6.623    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                          6.623    
                         arrival time                          -4.930    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 1.133ns (33.476%)  route 2.251ns (66.524%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 6.536 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X38Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y145        FDRE (Prop_fdre_C_Q)         0.478     2.022 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=41, routed)          1.331     3.353    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[0]_0[0]
    SLICE_X38Y148        LUT5 (Prop_lut5_I4_O)        0.324     3.677 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2/O
                         net (fo=31, routed)          0.920     4.597    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_3__2_n_91
    SLICE_X51Y147        LUT4 (Prop_lut4_I1_O)        0.331     4.928 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[5]_i_1__30/O
                         net (fo=1, routed)           0.000     4.928    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[5]_i_1__30_n_91
    SLICE_X51Y147        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.729     6.536    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X51Y147        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[5]/C
                         clock pessimism              0.093     6.629    
                         clock uncertainty           -0.035     6.594    
    SLICE_X51Y147        FDRE (Setup_fdre_C_D)        0.029     6.623    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                          6.623    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                  1.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y144        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDCE (Prop_fdce_C_Q)         0.141     0.619 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/Q
                         net (fo=2, routed)           0.067     0.686    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg_n_91_[2]
    SLICE_X38Y144        LUT6 (Prop_lut6_I0_O)        0.045     0.731 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.731    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt[3]_i_1__2_n_91
    SLICE_X38Y144        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X38Y144        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.260     0.491    
    SLICE_X38Y144        FDCE (Hold_fdce_C_D)         0.120     0.611    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.611    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.477ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.271     0.477    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X37Y141        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y141        FDRE (Prop_fdre_C_Q)         0.141     0.618 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.056     0.674    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X37Y141        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.497     0.750    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X37Y141        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.273     0.477    
    SLICE_X37Y141        FDRE (Hold_fdre_C_D)         0.076     0.553    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.274     0.480    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X47Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141     0.621 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/seed_r1_reg[13]/Q
                         net (fo=3, routed)           0.068     0.689    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/Q[13]
    SLICE_X46Y149        LUT4 (Prop_lut4_I0_O)        0.045     0.734 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[13]_i_1__22/O
                         net (fo=1, routed)           0.000     0.734    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[13]_i_1__22_n_91
    SLICE_X46Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.500     0.753    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/RXUSRCLK2_O[0]
    SLICE_X46Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]/C
                         clock pessimism             -0.260     0.493    
    SLICE_X46Y149        FDRE (Hold_fdre_C_D)         0.120     0.613    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.141     0.619 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.056     0.675    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.273     0.478    
    SLICE_X39Y145        FDRE (Hold_fdre_C_D)         0.075     0.553    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.268     0.474    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X37Y134        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.141     0.615 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.056     0.671    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X37Y134        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.492     0.745    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X37Y134        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.271     0.474    
    SLICE_X37Y134        FDRE (Hold_fdre_C_D)         0.075     0.549    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.270     0.476    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X37Y138        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.141     0.617 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.056     0.673    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X37Y138        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.496     0.749    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X37Y138        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.273     0.476    
    SLICE_X37Y138        FDRE (Hold_fdre_C_D)         0.075     0.551    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.141     0.619 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/init_reg/Q
                         net (fo=1, routed)           0.056     0.675    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.273     0.478    
    SLICE_X39Y145        FDRE (Hold_fdre_C_D)         0.071     0.549    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.270     0.476    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X37Y138        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y138        FDRE (Prop_fdre_C_Q)         0.141     0.617 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.056     0.673    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X37Y138        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.496     0.749    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK2_O[0]
    SLICE_X37Y138        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.273     0.476    
    SLICE_X37Y138        FDRE (Hold_fdre_C_D)         0.071     0.547    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.482ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.276     0.482    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X53Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141     0.623 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[26]/Q
                         net (fo=1, routed)           0.101     0.724    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r2[26]
    SLICE_X51Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.502     0.755    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X51Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[13]/C
                         clock pessimism             -0.257     0.498    
    SLICE_X51Y149        FDRE (Hold_fdre_C_D)         0.075     0.573    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.482ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.276     0.482    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X53Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.141     0.623 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[25]/Q
                         net (fo=1, routed)           0.101     0.724    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r2[25]
    SLICE_X51Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.502     0.755    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X51Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[14]/C
                         clock pessimism             -0.257     0.498    
    SLICE_X51Y149        FDRE (Hold_fdre_C_D)         0.071     0.569    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/seed_r3_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_RXCLK3
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXUSRCLK2
Min Period        n/a     BUFH/I                   n/a            2.155         5.120       2.965      BUFHCE_X1Y28        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/I
Min Period        n/a     DSP48E1/CLK              n/a            2.154         5.120       2.966      DSP48_X1Y56         u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg/CLK
Min Period        n/a     DSP48E1/CLK              n/a            2.154         5.120       2.966      DSP48_X1Y57         u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/a_reg/CLK
Min Period        n/a     FDRE/C                   n/a            1.000         5.120       4.120      SLICE_X39Y145       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         5.120       4.120      SLICE_X39Y145       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         5.120       4.120      SLICE_X38Y145       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         5.120       4.120      SLICE_X38Y145       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_reg/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y147       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y147       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X46Y146       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X46Y146       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X46Y146       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X46Y146       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X46Y146       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X46Y146       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X46Y146       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X46Y146       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y147       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X52Y147       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X46Y146       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X46Y146       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X46Y146       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X46Y146       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X46Y146       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X46Y146       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X46Y146       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.980         2.560       1.580      SLICE_X46Y146       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r5_reg[13]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_TX0
  To Clock:  Q0_TX0

Setup :            0  Failing Endpoints,  Worst Slack        1.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_TX0 rise@5.120ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.667ns (23.421%)  route 2.181ns (76.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.400ns = ( 6.520 - 5.120 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.763     1.543    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X42Y141        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y141        FDRE (Prop_fdre_C_Q)         0.518     2.061 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/Q
                         net (fo=8, routed)           1.297     3.358    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/init_r1
    SLICE_X45Y128        LUT5 (Prop_lut5_I4_O)        0.149     3.507 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__2/O
                         net (fo=14, routed)          0.884     4.391    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__2_n_91
    SLICE_X48Y123        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.713     6.520    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X48Y123        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[2]/C
                         clock pessimism              0.093     6.613    
                         clock uncertainty           -0.035     6.578    
    SLICE_X48Y123        FDRE (Setup_fdre_C_R)       -0.637     5.941    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                          5.941    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_TX0 rise@5.120ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.667ns (23.421%)  route 2.181ns (76.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.400ns = ( 6.520 - 5.120 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.763     1.543    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X42Y141        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y141        FDRE (Prop_fdre_C_Q)         0.518     2.061 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/Q
                         net (fo=8, routed)           1.297     3.358    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/init_r1
    SLICE_X45Y128        LUT5 (Prop_lut5_I4_O)        0.149     3.507 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__2/O
                         net (fo=14, routed)          0.884     4.391    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__2_n_91
    SLICE_X48Y123        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.713     6.520    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X48Y123        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[3]/C
                         clock pessimism              0.093     6.613    
                         clock uncertainty           -0.035     6.578    
    SLICE_X48Y123        FDRE (Setup_fdre_C_R)       -0.637     5.941    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                          5.941    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_TX0 rise@5.120ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.667ns (23.421%)  route 2.181ns (76.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.400ns = ( 6.520 - 5.120 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.763     1.543    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X42Y141        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y141        FDRE (Prop_fdre_C_Q)         0.518     2.061 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/Q
                         net (fo=8, routed)           1.297     3.358    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/init_r1
    SLICE_X45Y128        LUT5 (Prop_lut5_I4_O)        0.149     3.507 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__2/O
                         net (fo=14, routed)          0.884     4.391    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__2_n_91
    SLICE_X48Y123        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.713     6.520    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X48Y123        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[4]/C
                         clock pessimism              0.093     6.613    
                         clock uncertainty           -0.035     6.578    
    SLICE_X48Y123        FDRE (Setup_fdre_C_R)       -0.637     5.941    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                          5.941    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_TX0 rise@5.120ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.667ns (23.421%)  route 2.181ns (76.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.400ns = ( 6.520 - 5.120 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.763     1.543    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X42Y141        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y141        FDRE (Prop_fdre_C_Q)         0.518     2.061 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/init_r1_reg/Q
                         net (fo=8, routed)           1.297     3.358    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/init_r1
    SLICE_X45Y128        LUT5 (Prop_lut5_I4_O)        0.149     3.507 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__2/O
                         net (fo=14, routed)          0.884     4.391    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__2_n_91
    SLICE_X48Y123        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.713     6.520    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/TXUSRCLK2_O[0]
    SLICE_X48Y123        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[5]/C
                         clock pessimism              0.093     6.613    
                         clock uncertainty           -0.035     6.578    
    SLICE_X48Y123        FDRE (Setup_fdre_C_R)       -0.637     5.941    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                          5.941    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_TX0 rise@5.120ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.608ns (22.180%)  route 2.133ns (77.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 6.532 - 5.120 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.763     1.543    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X37Y107        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.456     1.999 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/Q
                         net (fo=36, routed)          1.474     3.473    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/Q[1]
    SLICE_X53Y112        LUT5 (Prop_lut5_I3_O)        0.152     3.625 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__0/O
                         net (fo=6, routed)           0.659     4.284    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__0_n_91
    SLICE_X56Y112        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.725     6.532    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/TXUSRCLK2_O[0]
    SLICE_X56Y112        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[1]/C
                         clock pessimism              0.093     6.625    
                         clock uncertainty           -0.035     6.590    
    SLICE_X56Y112        FDRE (Setup_fdre_C_R)       -0.726     5.864    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_TX0 rise@5.120ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.608ns (22.180%)  route 2.133ns (77.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 6.532 - 5.120 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.763     1.543    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X37Y107        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.456     1.999 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/Q
                         net (fo=36, routed)          1.474     3.473    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/Q[1]
    SLICE_X53Y112        LUT5 (Prop_lut5_I3_O)        0.152     3.625 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__0/O
                         net (fo=6, routed)           0.659     4.284    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__0_n_91
    SLICE_X56Y112        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.725     6.532    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/TXUSRCLK2_O[0]
    SLICE_X56Y112        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[2]/C
                         clock pessimism              0.093     6.625    
                         clock uncertainty           -0.035     6.590    
    SLICE_X56Y112        FDRE (Setup_fdre_C_R)       -0.726     5.864    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_TX0 rise@5.120ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.608ns (22.180%)  route 2.133ns (77.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 6.532 - 5.120 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.763     1.543    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X37Y107        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.456     1.999 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/Q
                         net (fo=36, routed)          1.474     3.473    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/Q[1]
    SLICE_X53Y112        LUT5 (Prop_lut5_I3_O)        0.152     3.625 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__0/O
                         net (fo=6, routed)           0.659     4.284    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__0_n_91
    SLICE_X56Y112        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.725     6.532    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/TXUSRCLK2_O[0]
    SLICE_X56Y112        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[3]/C
                         clock pessimism              0.093     6.625    
                         clock uncertainty           -0.035     6.590    
    SLICE_X56Y112        FDRE (Setup_fdre_C_R)       -0.726     5.864    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_TX0 rise@5.120ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.608ns (22.180%)  route 2.133ns (77.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 6.532 - 5.120 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.763     1.543    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X37Y107        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.456     1.999 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/Q
                         net (fo=36, routed)          1.474     3.473    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/Q[1]
    SLICE_X53Y112        LUT5 (Prop_lut5_I3_O)        0.152     3.625 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__0/O
                         net (fo=6, routed)           0.659     4.284    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__0_n_91
    SLICE_X56Y112        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.725     6.532    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/TXUSRCLK2_O[0]
    SLICE_X56Y112        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[4]/C
                         clock pessimism              0.093     6.625    
                         clock uncertainty           -0.035     6.590    
    SLICE_X56Y112        FDRE (Setup_fdre_C_R)       -0.726     5.864    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_TX0 rise@5.120ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.608ns (22.180%)  route 2.133ns (77.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 6.532 - 5.120 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.763     1.543    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X37Y107        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.456     1.999 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/Q
                         net (fo=36, routed)          1.474     3.473    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/Q[1]
    SLICE_X53Y112        LUT5 (Prop_lut5_I3_O)        0.152     3.625 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__0/O
                         net (fo=6, routed)           0.659     4.284    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__0_n_91
    SLICE_X56Y112        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.725     6.532    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/TXUSRCLK2_O[0]
    SLICE_X56Y112        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[5]/C
                         clock pessimism              0.093     6.625    
                         clock uncertainty           -0.035     6.590    
    SLICE_X56Y112        FDRE (Setup_fdre_C_R)       -0.726     5.864    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_TX0 rise@5.120ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.608ns (22.180%)  route 2.133ns (77.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 6.532 - 5.120 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.763     1.543    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/TXUSRCLK2_O[0]
    SLICE_X37Y107        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.456     1.999 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pat_id_r1_reg[1]/Q
                         net (fo=36, routed)          1.474     3.473    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/Q[1]
    SLICE_X53Y112        LUT5 (Prop_lut5_I3_O)        0.152     3.625 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__0/O
                         net (fo=6, routed)           0.659     4.284    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__0_n_91
    SLICE_X56Y112        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.725     6.532    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/TXUSRCLK2_O[0]
    SLICE_X56Y112        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[6]/C
                         clock pessimism              0.093     6.625    
                         clock uncertainty           -0.035     6.590    
    SLICE_X56Y112        FDRE (Setup_fdre_C_R)       -0.726     5.864    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs_reg[6]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  1.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXDATA[13]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.337%)  route 0.275ns (62.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.482ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.276     0.482    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TXUSRCLK2_O[0]
    SLICE_X56Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.164     0.646 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[15]/Q
                         net (fo=1, routed)           0.275     0.921    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/txdata_i[13]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.748     1.001    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/TXUSRCLK2_O[0]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXUSRCLK2
                         clock pessimism             -0.256     0.745    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[13])
                                                      0.108     0.853    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXDATA[7]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.459%)  route 0.279ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.270     0.476    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TXUSRCLK2_O[0]
    SLICE_X57Y117        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDRE (Prop_fdre_C_Q)         0.128     0.604 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[7]/Q
                         net (fo=1, routed)           0.279     0.883    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/txdata_i[7]
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.741     0.994    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/TXUSRCLK2_O[0]
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXUSRCLK2
                         clock pessimism             -0.256     0.738    
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[7])
                                                      0.054     0.792    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXDATA[5]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.109%)  route 0.303ns (64.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TXUSRCLK2_O[0]
    SLICE_X56Y135        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135        FDRE (Prop_fdre_C_Q)         0.164     0.642 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[5]/Q
                         net (fo=1, routed)           0.303     0.945    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/txdata_i[5]
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.741     0.994    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/TXUSRCLK2_O[0]
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXUSRCLK2
                         clock pessimism             -0.256     0.738    
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[5])
                                                      0.108     0.846    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXDATA[4]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.711%)  route 0.308ns (65.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.275     0.481    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TXUSRCLK2_O[0]
    SLICE_X56Y107        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y107        FDRE (Prop_fdre_C_Q)         0.164     0.645 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[4]/Q
                         net (fo=1, routed)           0.308     0.953    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/txdata_i[4]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.748     1.001    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/TXUSRCLK2_O[0]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXUSRCLK2
                         clock pessimism             -0.256     0.745    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[4])
                                                      0.108     0.853    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXDATA[13]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.903%)  route 0.315ns (71.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TXUSRCLK2_O[0]
    SLICE_X55Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y115        FDRE (Prop_fdre_C_Q)         0.128     0.606 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[15]/Q
                         net (fo=1, routed)           0.315     0.921    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/txdata_i[13]
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.741     0.994    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/TXUSRCLK2_O[0]
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXUSRCLK2
                         clock pessimism             -0.237     0.757    
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[13])
                                                      0.054     0.811    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXDATA[7]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.316%)  route 0.314ns (65.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TXUSRCLK2_O[0]
    SLICE_X56Y135        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135        FDRE (Prop_fdre_C_Q)         0.164     0.642 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[7]/Q
                         net (fo=1, routed)           0.314     0.956    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/txdata_i[7]
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.741     0.994    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/TXUSRCLK2_O[0]
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXUSRCLK2
                         clock pessimism             -0.256     0.738    
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[7])
                                                      0.108     0.846    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXDATA[2]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.494%)  route 0.341ns (67.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.477ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.271     0.477    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TXUSRCLK2_O[0]
    SLICE_X50Y135        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_fdre_C_Q)         0.164     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[2]/Q
                         net (fo=1, routed)           0.341     0.982    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/txdata_i[2]
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.741     0.994    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/TXUSRCLK2_O[0]
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXUSRCLK2
                         clock pessimism             -0.237     0.757    
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[2])
                                                      0.108     0.865    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXDATA[3]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.164ns (32.366%)  route 0.343ns (67.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.477ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.271     0.477    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TXUSRCLK2_O[0]
    SLICE_X50Y135        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_fdre_C_Q)         0.164     0.641 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[3]/Q
                         net (fo=1, routed)           0.343     0.984    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/txdata_i[3]
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.741     0.994    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/TXUSRCLK2_O[0]
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXUSRCLK2
                         clock pessimism             -0.237     0.757    
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[3])
                                                      0.108     0.865    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X37Y103        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.141     0.619 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.056     0.675    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X37Y103        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK2_O[0]
    SLICE_X37Y103        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.273     0.478    
    SLICE_X37Y103        FDRE (Hold_fdre_C_D)         0.076     0.554    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.482ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.276     0.482    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X51Y102        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141     0.623 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[10]/Q
                         net (fo=1, routed)           0.056     0.679    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg_n_91_[10]
    SLICE_X51Y102        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/O
                         net (fo=936, routed)         0.502     0.755    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/TXUSRCLK2_O[0]
    SLICE_X51Y102        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[26]/C
                         clock pessimism             -0.273     0.482    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.075     0.557    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_TX0
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK   n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXOUTCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            4.266         5.120       0.854      GTPE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/TXUSRCLK2
Min Period        n/a     BUFH/I                   n/a            2.155         5.120       2.965      BUFHCE_X1Y24        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.u_txusr/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X54Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X54Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X55Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[10]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X55Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X57Y104       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[11]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X57Y104       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X55Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[12]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X55Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X56Y103       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[13]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X56Y103       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[13]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X54Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X54Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X55Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X55Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X57Y104       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X57Y104       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X55Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X55Y105       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[12]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X56Y103       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[13]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         2.560       2.060      SLICE_X56Y103       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk0_2
  To Clock:  gtrefclk0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk0_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GTREFCLK0P_I[0] }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.538         8.000       6.462      IBUFDS_GTE2_X0Y0   u_buf_q0_clk0/I
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y0  u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtpe2_common/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk1_2
  To Clock:  gtrefclk1_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk1_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GTREFCLK1P_I[0] }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.538         8.000       6.462      IBUFDS_GTE2_X0Y1   u_buf_q0_clk1/I
Min Period  n/a     GTPE2_COMMON/GTREFCLK1  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y0  u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtpe2_common/GTREFCLK1



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  J_CLK
  To Clock:  J_CLK

Setup :            0  Failing Endpoints,  Worst Slack       24.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.418ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 0.963ns (18.858%)  route 4.144ns (81.142%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 35.882 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.706     9.161    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.285 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.707     9.992    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124    10.116 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.734    11.850    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X29Y119        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.760    35.882    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X29Y119        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.826    36.708    
                         clock uncertainty           -0.035    36.673    
    SLICE_X29Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.268    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         36.268    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                 24.418    

Slack (MET) :             24.418ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 0.963ns (18.858%)  route 4.144ns (81.142%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 35.882 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.706     9.161    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.285 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.707     9.992    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124    10.116 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.734    11.850    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X29Y119        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.760    35.882    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X29Y119        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.826    36.708    
                         clock uncertainty           -0.035    36.673    
    SLICE_X29Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.268    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         36.268    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                 24.418    

Slack (MET) :             24.418ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 0.963ns (18.858%)  route 4.144ns (81.142%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 35.882 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.706     9.161    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.285 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.707     9.992    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124    10.116 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.734    11.850    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X29Y119        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.760    35.882    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X29Y119        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.826    36.708    
                         clock uncertainty           -0.035    36.673    
    SLICE_X29Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.268    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         36.268    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                 24.418    

Slack (MET) :             24.418ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 0.963ns (18.858%)  route 4.144ns (81.142%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 35.882 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.706     9.161    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.285 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.707     9.992    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124    10.116 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.734    11.850    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X29Y119        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.760    35.882    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X29Y119        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.826    36.708    
                         clock uncertainty           -0.035    36.673    
    SLICE_X29Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.268    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         36.268    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                 24.418    

Slack (MET) :             24.418ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 0.963ns (18.858%)  route 4.144ns (81.142%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 35.882 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.706     9.161    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.285 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.707     9.992    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124    10.116 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.734    11.850    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X29Y119        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.760    35.882    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X29Y119        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism              0.826    36.708    
                         clock uncertainty           -0.035    36.673    
    SLICE_X29Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.268    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         36.268    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                 24.418    

Slack (MET) :             24.418ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 0.963ns (18.858%)  route 4.144ns (81.142%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 35.882 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.706     9.161    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.285 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.707     9.992    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124    10.116 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.734    11.850    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X29Y119        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.760    35.882    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X29Y119        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.826    36.708    
                         clock uncertainty           -0.035    36.673    
    SLICE_X29Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.268    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         36.268    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                 24.418    

Slack (MET) :             24.418ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 0.963ns (18.858%)  route 4.144ns (81.142%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 35.882 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.706     9.161    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.285 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.707     9.992    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124    10.116 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.734    11.850    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X29Y119        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.760    35.882    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X29Y119        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.826    36.708    
                         clock uncertainty           -0.035    36.673    
    SLICE_X29Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.268    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         36.268    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                 24.418    

Slack (MET) :             24.418ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 0.963ns (18.858%)  route 4.144ns (81.142%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 35.882 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.706     9.161    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.285 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.707     9.992    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124    10.116 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.734    11.850    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X29Y119        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.760    35.882    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X29Y119        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism              0.826    36.708    
                         clock uncertainty           -0.035    36.673    
    SLICE_X29Y119        FDCE (Recov_fdce_C_CLR)     -0.405    36.268    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         36.268    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                 24.418    

Slack (MET) :             24.454ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 0.963ns (19.002%)  route 4.105ns (80.998%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 35.879 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.706     9.161    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.285 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.707     9.992    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124    10.116 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.696    11.811    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X24Y122        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757    35.879    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X24Y122        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism              0.826    36.705    
                         clock uncertainty           -0.035    36.670    
    SLICE_X24Y122        FDCE (Recov_fdce_C_CLR)     -0.405    36.265    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         36.265    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                 24.454    

Slack (MET) :             24.454ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 0.963ns (19.002%)  route 4.105ns (80.998%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 35.879 - 30.000 ) 
    Source Clock Delay      (SCD):    6.743ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.438     5.438    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.511     5.948 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.795     6.743    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X11Y117        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.419     7.162 r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.997     8.159    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X10Y117        LUT6 (Prop_lut6_I0_O)        0.296     8.455 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.706     9.161    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.285 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.707     9.992    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X8Y115         LUT2 (Prop_lut2_I0_O)        0.124    10.116 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.696    11.811    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X24Y122        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.637    34.637    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.486    35.122 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.757    35.879    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X24Y122        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism              0.826    36.705    
                         clock uncertainty           -0.035    36.670    
    SLICE_X24Y122        FDCE (Recov_fdce_C_CLR)     -0.405    36.265    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         36.265    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                 24.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.529%)  route 0.138ns (49.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.282     2.855    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X20Y120        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDPE (Prop_fdpe_C_Q)         0.141     2.996 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.138     3.134    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0]_0[0]
    SLICE_X18Y120        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.315     3.411    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CONTROL_IN_I[0]
    SLICE_X18Y120        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.523     2.888    
    SLICE_X18Y120        FDCE (Remov_fdce_C_CLR)     -0.092     2.796    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.796    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.856ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.283     2.856    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X22Y119        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y119        FDPE (Prop_fdpe_C_Q)         0.128     2.984 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119     3.103    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y120        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.315     3.411    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X23Y120        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.542     2.869    
    SLICE_X23Y120        FDPE (Remov_fdpe_C_PRE)     -0.149     2.720    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.032%)  route 0.194ns (57.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.282     2.855    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X20Y120        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDPE (Prop_fdpe_C_Q)         0.141     2.996 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.194     3.190    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]_0[0]
    SLICE_X19Y121        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.314     3.410    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CONTROL_IN_I[0]
    SLICE_X19Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.523     2.887    
    SLICE_X19Y121        FDCE (Remov_fdce_C_CLR)     -0.092     2.795    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.032%)  route 0.194ns (57.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.282     2.855    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X20Y120        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDPE (Prop_fdpe_C_Q)         0.141     2.996 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.194     3.190    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]_0[0]
    SLICE_X19Y121        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.314     3.410    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CONTROL_IN_I[0]
    SLICE_X19Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.523     2.887    
    SLICE_X19Y121        FDCE (Remov_fdce_C_CLR)     -0.092     2.795    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.032%)  route 0.194ns (57.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.282     2.855    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X20Y120        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDPE (Prop_fdpe_C_Q)         0.141     2.996 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.194     3.190    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]_0[0]
    SLICE_X19Y121        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.314     3.410    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CONTROL_IN_I[0]
    SLICE_X19Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.523     2.887    
    SLICE_X19Y121        FDCE (Remov_fdce_C_CLR)     -0.092     2.795    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.032%)  route 0.194ns (57.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.282     2.855    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X20Y120        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDPE (Prop_fdpe_C_Q)         0.141     2.996 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.194     3.190    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]_0[0]
    SLICE_X19Y121        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.314     3.410    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CONTROL_IN_I[0]
    SLICE_X19Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.523     2.887    
    SLICE_X19Y121        FDCE (Remov_fdce_C_CLR)     -0.092     2.795    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.032%)  route 0.194ns (57.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.282     2.855    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X20Y120        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDPE (Prop_fdpe_C_Q)         0.141     2.996 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.194     3.190    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]_0[0]
    SLICE_X19Y121        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.314     3.410    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CONTROL_IN_I[0]
    SLICE_X19Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.523     2.887    
    SLICE_X19Y121        FDCE (Remov_fdce_C_CLR)     -0.092     2.795    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.032%)  route 0.194ns (57.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.282     2.855    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X20Y120        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDPE (Prop_fdpe_C_Q)         0.141     2.996 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.194     3.190    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]_0[0]
    SLICE_X19Y121        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.314     3.410    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CONTROL_IN_I[0]
    SLICE_X19Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.523     2.887    
    SLICE_X19Y121        FDCE (Remov_fdce_C_CLR)     -0.092     2.795    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.032%)  route 0.194ns (57.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.282     2.855    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X20Y120        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDPE (Prop_fdpe_C_Q)         0.141     2.996 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.194     3.190    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]_0[0]
    SLICE_X19Y121        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.314     3.410    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CONTROL_IN_I[0]
    SLICE_X19Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.523     2.887    
    SLICE_X19Y121        FDCE (Remov_fdce_C_CLR)     -0.092     2.795    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.852%)  route 0.196ns (58.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.481     2.481    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.092     2.573 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.282     2.855    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X20Y120        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDPE (Prop_fdpe_C_Q)         0.141     2.996 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     3.192    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X17Y121        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.842     2.842    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.254     3.096 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.314     3.410    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X17Y121        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.523     2.887    
    SLICE_X17Y121        FDCE (Remov_fdce_C_CLR)     -0.092     2.795    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.397    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q0_RXCLK0
  To Clock:  Q0_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack        2.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.478ns (28.631%)  route 1.192ns (71.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 6.530 - 5.120 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.767     1.547    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.478     2.025 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          1.192     3.217    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y107        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.723     6.530    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y107        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism              0.093     6.623    
                         clock uncertainty           -0.035     6.588    
    SLICE_X39Y107        FDCE (Recov_fdce_C_CLR)     -0.576     6.012    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.478ns (28.631%)  route 1.192ns (71.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 6.530 - 5.120 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.767     1.547    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.478     2.025 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          1.192     3.217    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y107        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.723     6.530    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y107        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism              0.093     6.623    
                         clock uncertainty           -0.035     6.588    
    SLICE_X39Y107        FDCE (Recov_fdce_C_CLR)     -0.576     6.012    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.478ns (28.631%)  route 1.192ns (71.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 6.530 - 5.120 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.767     1.547    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.478     2.025 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          1.192     3.217    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y107        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.723     6.530    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y107        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism              0.093     6.623    
                         clock uncertainty           -0.035     6.588    
    SLICE_X39Y107        FDPE (Recov_fdpe_C_PRE)     -0.530     6.058    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.058    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                  2.841    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.478ns (31.294%)  route 1.049ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.531 - 5.120 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.767     1.547    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.478     2.025 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          1.049     3.074    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y105        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.724     6.531    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y105        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism              0.093     6.624    
                         clock uncertainty           -0.035     6.589    
    SLICE_X39Y105        FDCE (Recov_fdce_C_CLR)     -0.576     6.013    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.013    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.478ns (31.294%)  route 1.049ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.531 - 5.120 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.767     1.547    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.478     2.025 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          1.049     3.074    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y105        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.724     6.531    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y105        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism              0.093     6.624    
                         clock uncertainty           -0.035     6.589    
    SLICE_X39Y105        FDCE (Recov_fdce_C_CLR)     -0.576     6.013    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.013    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.478ns (31.294%)  route 1.049ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.531 - 5.120 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.767     1.547    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.478     2.025 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          1.049     3.074    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y105        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.724     6.531    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y105        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism              0.093     6.624    
                         clock uncertainty           -0.035     6.589    
    SLICE_X39Y105        FDCE (Recov_fdce_C_CLR)     -0.576     6.013    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.013    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.478ns (31.294%)  route 1.049ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.531 - 5.120 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.767     1.547    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.478     2.025 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          1.049     3.074    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y105        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.724     6.531    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y105        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism              0.093     6.624    
                         clock uncertainty           -0.035     6.589    
    SLICE_X39Y105        FDCE (Recov_fdce_C_CLR)     -0.576     6.013    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                          6.013    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK0 rise@5.120ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.478ns (31.294%)  route 1.049ns (68.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.531 - 5.120 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.767     1.547    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.478     2.025 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          1.049     3.074    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y105        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.724     6.531    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y105        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism              0.093     6.624    
                         clock uncertainty           -0.035     6.589    
    SLICE_X39Y105        FDPE (Recov_fdpe_C_PRE)     -0.530     6.059    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  2.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.148ns (24.047%)  route 0.467ns (75.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.275     0.481    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.148     0.629 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.467     1.096    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y105        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y105        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism             -0.237     0.514    
    SLICE_X39Y105        FDCE (Remov_fdce_C_CLR)     -0.145     0.369    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.148ns (24.047%)  route 0.467ns (75.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.275     0.481    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.148     0.629 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.467     1.096    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y105        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y105        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.237     0.514    
    SLICE_X39Y105        FDCE (Remov_fdce_C_CLR)     -0.145     0.369    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.148ns (24.047%)  route 0.467ns (75.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.275     0.481    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.148     0.629 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.467     1.096    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y105        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y105        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism             -0.237     0.514    
    SLICE_X39Y105        FDCE (Remov_fdce_C_CLR)     -0.145     0.369    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.148ns (24.047%)  route 0.467ns (75.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.275     0.481    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.148     0.629 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.467     1.096    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y105        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y105        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism             -0.237     0.514    
    SLICE_X39Y105        FDCE (Remov_fdce_C_CLR)     -0.145     0.369    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.148ns (24.047%)  route 0.467ns (75.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.275     0.481    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.148     0.629 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.467     1.096    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y105        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y105        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism             -0.237     0.514    
    SLICE_X39Y105        FDPE (Remov_fdpe_C_PRE)     -0.148     0.366    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.148ns (21.909%)  route 0.528ns (78.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.275     0.481    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.148     0.629 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.528     1.157    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y107        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.497     0.750    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y107        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.237     0.513    
    SLICE_X39Y107        FDCE (Remov_fdce_C_CLR)     -0.145     0.368    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.368    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.148ns (21.909%)  route 0.528ns (78.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.275     0.481    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.148     0.629 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.528     1.157    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y107        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.497     0.750    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y107        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism             -0.237     0.513    
    SLICE_X39Y107        FDCE (Remov_fdce_C_CLR)     -0.145     0.368    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.368    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.148ns (21.909%)  route 0.528ns (78.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.275     0.481    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X52Y104        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.148     0.629 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.528     1.157    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y107        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0/O
                         net (fo=458, routed)         0.497     0.750    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y107        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism             -0.237     0.513    
    SLICE_X39Y107        FDPE (Remov_fdpe_C_PRE)     -0.148     0.365    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.792    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q0_RXCLK1
  To Clock:  Q0_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack        3.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.419ns (43.050%)  route 0.554ns (56.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 6.527 - 5.120 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.757     1.537    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.419     1.956 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.554     2.510    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y113        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.720     6.527    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y113        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism              0.107     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.580     6.019    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.419ns (43.050%)  route 0.554ns (56.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 6.527 - 5.120 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.757     1.537    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.419     1.956 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.554     2.510    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y113        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.720     6.527    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y113        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism              0.107     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.580     6.019    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.419ns (43.050%)  route 0.554ns (56.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 6.527 - 5.120 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.757     1.537    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.419     1.956 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.554     2.510    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y113        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.720     6.527    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y113        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism              0.107     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.580     6.019    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.419ns (43.050%)  route 0.554ns (56.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 6.527 - 5.120 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.757     1.537    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.419     1.956 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.554     2.510    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y113        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.720     6.527    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y113        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism              0.107     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X41Y113        FDPE (Recov_fdpe_C_PRE)     -0.534     6.065    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                          6.065    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                  3.554    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.419ns (45.333%)  route 0.505ns (54.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 6.527 - 5.120 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.757     1.537    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.419     1.956 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.505     2.461    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y114        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.720     6.527    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y114        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism              0.107     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X41Y114        FDCE (Recov_fdce_C_CLR)     -0.580     6.019    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.419ns (45.333%)  route 0.505ns (54.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 6.527 - 5.120 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.757     1.537    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.419     1.956 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.505     2.461    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y114        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.720     6.527    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y114        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism              0.107     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X41Y114        FDCE (Recov_fdce_C_CLR)     -0.580     6.019    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.419ns (45.333%)  route 0.505ns (54.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 6.527 - 5.120 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.757     1.537    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.419     1.956 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.505     2.461    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y114        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.720     6.527    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y114        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism              0.107     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X41Y114        FDCE (Recov_fdce_C_CLR)     -0.580     6.019    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK1 rise@5.120ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.419ns (45.333%)  route 0.505ns (54.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 6.527 - 5.120 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.757     1.537    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.419     1.956 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.505     2.461    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y114        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.720     6.527    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y114        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism              0.107     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X41Y114        FDPE (Recov_fdpe_C_PRE)     -0.534     6.065    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.065    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                  3.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.110%)  route 0.199ns (60.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.475    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.128     0.603 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.199     0.802    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y114        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y114        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism             -0.256     0.490    
    SLICE_X41Y114        FDCE (Remov_fdce_C_CLR)     -0.146     0.344    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.110%)  route 0.199ns (60.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.475    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.128     0.603 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.199     0.802    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y114        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y114        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.256     0.490    
    SLICE_X41Y114        FDCE (Remov_fdce_C_CLR)     -0.146     0.344    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.110%)  route 0.199ns (60.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.475    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.128     0.603 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.199     0.802    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y114        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y114        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism             -0.256     0.490    
    SLICE_X41Y114        FDCE (Remov_fdce_C_CLR)     -0.146     0.344    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.110%)  route 0.199ns (60.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.475    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.128     0.603 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.199     0.802    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y114        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y114        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism             -0.256     0.490    
    SLICE_X41Y114        FDPE (Remov_fdpe_C_PRE)     -0.149     0.341    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.521%)  route 0.204ns (61.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.475    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.128     0.603 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.204     0.807    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y113        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y113        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism             -0.256     0.490    
    SLICE_X41Y113        FDCE (Remov_fdce_C_CLR)     -0.146     0.344    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.521%)  route 0.204ns (61.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.475    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.128     0.603 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.204     0.807    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y113        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y113        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.256     0.490    
    SLICE_X41Y113        FDCE (Remov_fdce_C_CLR)     -0.146     0.344    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.521%)  route 0.204ns (61.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.475    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.128     0.603 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.204     0.807    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y113        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y113        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism             -0.256     0.490    
    SLICE_X41Y113        FDCE (Remov_fdce_C_CLR)     -0.146     0.344    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.521%)  route 0.204ns (61.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.269     0.475    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X40Y115        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.128     0.603 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.204     0.807    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y113        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y1   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y26         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y113        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism             -0.256     0.490    
    SLICE_X41Y113        FDPE (Remov_fdpe_C_PRE)     -0.149     0.341    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q0_RXCLK2
  To Clock:  Q0_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack        3.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.419ns (39.074%)  route 0.653ns (60.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 6.527 - 5.120 ) 
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.755     1.535    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     1.954 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.653     2.607    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X40Y136        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.720     6.527    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X40Y136        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism              0.107     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X40Y136        FDCE (Recov_fdce_C_CLR)     -0.580     6.019    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -2.607    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.419ns (39.074%)  route 0.653ns (60.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 6.527 - 5.120 ) 
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.755     1.535    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     1.954 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.653     2.607    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X40Y136        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.720     6.527    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X40Y136        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism              0.107     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X40Y136        FDCE (Recov_fdce_C_CLR)     -0.580     6.019    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -2.607    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.419ns (39.074%)  route 0.653ns (60.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 6.527 - 5.120 ) 
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.755     1.535    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     1.954 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.653     2.607    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X40Y136        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.720     6.527    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X40Y136        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism              0.107     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X40Y136        FDCE (Recov_fdce_C_CLR)     -0.580     6.019    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -2.607    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.419ns (39.074%)  route 0.653ns (60.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 6.527 - 5.120 ) 
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.755     1.535    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     1.954 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.653     2.607    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X40Y136        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.720     6.527    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X40Y136        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism              0.107     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X40Y136        FDCE (Recov_fdce_C_CLR)     -0.580     6.019    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -2.607    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.419ns (39.233%)  route 0.649ns (60.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 6.527 - 5.120 ) 
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.755     1.535    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     1.954 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.649     2.603    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y136        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.720     6.527    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y136        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism              0.107     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X41Y136        FDCE (Recov_fdce_C_CLR)     -0.580     6.019    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.419ns (39.233%)  route 0.649ns (60.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 6.527 - 5.120 ) 
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.755     1.535    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     1.954 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.649     2.603    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y136        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.720     6.527    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y136        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism              0.107     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X41Y136        FDCE (Recov_fdce_C_CLR)     -0.580     6.019    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.419ns (39.074%)  route 0.653ns (60.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 6.527 - 5.120 ) 
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.755     1.535    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     1.954 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.653     2.607    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X40Y136        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.720     6.527    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X40Y136        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism              0.107     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X40Y136        FDPE (Recov_fdpe_C_PRE)     -0.534     6.065    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.065    
                         arrival time                          -2.607    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK2 rise@5.120ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.419ns (39.233%)  route 0.649ns (60.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 6.527 - 5.120 ) 
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.755     1.535    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.419     1.954 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.649     2.603    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y136        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.720     6.527    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y136        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism              0.107     6.634    
                         clock uncertainty           -0.035     6.599    
    SLICE_X41Y136        FDPE (Recov_fdpe_C_PRE)     -0.534     6.065    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                          6.065    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                  3.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.249%)  route 0.257ns (66.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.267     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.128     0.601 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.257     0.858    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y136        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y136        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.256     0.490    
    SLICE_X41Y136        FDCE (Remov_fdce_C_CLR)     -0.146     0.344    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.249%)  route 0.257ns (66.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.267     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.128     0.601 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.257     0.858    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y136        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y136        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism             -0.256     0.490    
    SLICE_X41Y136        FDCE (Remov_fdce_C_CLR)     -0.146     0.344    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.249%)  route 0.257ns (66.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.267     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.128     0.601 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.257     0.858    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X41Y136        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X41Y136        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism             -0.256     0.490    
    SLICE_X41Y136        FDPE (Remov_fdpe_C_PRE)     -0.149     0.341    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.877%)  route 0.261ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.267     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.128     0.601 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.261     0.862    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X40Y136        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X40Y136        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism             -0.256     0.490    
    SLICE_X40Y136        FDCE (Remov_fdce_C_CLR)     -0.146     0.344    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.877%)  route 0.261ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.267     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.128     0.601 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.261     0.862    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X40Y136        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X40Y136        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.256     0.490    
    SLICE_X40Y136        FDCE (Remov_fdce_C_CLR)     -0.146     0.344    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.877%)  route 0.261ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.267     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.128     0.601 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.261     0.862    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X40Y136        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X40Y136        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism             -0.256     0.490    
    SLICE_X40Y136        FDCE (Remov_fdce_C_CLR)     -0.146     0.344    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.877%)  route 0.261ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.267     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.128     0.601 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.261     0.862    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X40Y136        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X40Y136        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism             -0.256     0.490    
    SLICE_X40Y136        FDCE (Remov_fdce_C_CLR)     -0.146     0.344    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.877%)  route 0.261ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.267     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X41Y132        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.128     0.601 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.261     0.862    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X40Y136        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y2   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2/O
                         net (fo=458, routed)         0.493     0.746    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X40Y136        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism             -0.256     0.490    
    SLICE_X40Y136        FDPE (Remov_fdpe_C_PRE)     -0.149     0.341    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.521    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q0_RXCLK3
  To Clock:  Q0_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack        3.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.291%)  route 0.506ns (54.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.531 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.419     1.963 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.506     2.469    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y144        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.724     6.531    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y144        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism              0.108     6.639    
                         clock uncertainty           -0.035     6.604    
    SLICE_X39Y144        FDCE (Recov_fdce_C_CLR)     -0.580     6.024    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.024    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.291%)  route 0.506ns (54.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.531 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.419     1.963 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.506     2.469    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y144        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.724     6.531    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y144        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism              0.108     6.639    
                         clock uncertainty           -0.035     6.604    
    SLICE_X39Y144        FDCE (Recov_fdce_C_CLR)     -0.580     6.024    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.024    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.291%)  route 0.506ns (54.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.531 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.419     1.963 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.506     2.469    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y144        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.724     6.531    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y144        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism              0.108     6.639    
                         clock uncertainty           -0.035     6.604    
    SLICE_X39Y144        FDCE (Recov_fdce_C_CLR)     -0.580     6.024    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.024    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.291%)  route 0.506ns (54.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.531 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.419     1.963 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.506     2.469    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y144        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.724     6.531    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y144        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism              0.108     6.639    
                         clock uncertainty           -0.035     6.604    
    SLICE_X39Y144        FDCE (Recov_fdce_C_CLR)     -0.580     6.024    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                          6.024    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.291%)  route 0.506ns (54.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.531 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.419     1.963 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.506     2.469    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X38Y144        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.724     6.531    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X38Y144        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism              0.108     6.639    
                         clock uncertainty           -0.035     6.604    
    SLICE_X38Y144        FDPE (Recov_fdpe_C_PRE)     -0.536     6.068    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.068    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.291%)  route 0.506ns (54.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.531 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.419     1.963 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.506     2.469    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y144        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.724     6.531    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y144        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism              0.108     6.639    
                         clock uncertainty           -0.035     6.604    
    SLICE_X39Y144        FDPE (Recov_fdpe_C_PRE)     -0.534     6.070    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                          6.070    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.291%)  route 0.506ns (54.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.531 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.419     1.963 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.506     2.469    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X38Y144        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.724     6.531    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X38Y144        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism              0.108     6.639    
                         clock uncertainty           -0.035     6.604    
    SLICE_X38Y144        FDCE (Recov_fdce_C_CLR)     -0.494     6.110    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.120ns  (Q0_RXCLK3 rise@5.120ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.291%)  route 0.506ns (54.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.531 - 5.120 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.653     0.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.127     0.780 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.764     1.544    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.419     1.963 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.506     2.469    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X38Y144        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      5.120     5.120 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     5.120 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.606     5.726    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.081     5.807 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.724     6.531    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X38Y144        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism              0.108     6.639    
                         clock uncertainty           -0.035     6.604    
    SLICE_X38Y144        FDCE (Recov_fdce_C_CLR)     -0.494     6.110    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                  3.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.009%)  route 0.200ns (60.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.128     0.606 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.200     0.806    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X38Y144        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X38Y144        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]/C
                         clock pessimism             -0.257     0.494    
    SLICE_X38Y144        FDCE (Remov_fdce_C_CLR)     -0.121     0.373    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.009%)  route 0.200ns (60.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.128     0.606 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.200     0.806    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X38Y144        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X38Y144        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]/C
                         clock pessimism             -0.257     0.494    
    SLICE_X38Y144        FDCE (Remov_fdce_C_CLR)     -0.121     0.373    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.009%)  route 0.200ns (60.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.128     0.606 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.200     0.806    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X38Y144        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X38Y144        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]/C
                         clock pessimism             -0.257     0.494    
    SLICE_X38Y144        FDPE (Remov_fdpe_C_PRE)     -0.125     0.369    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.009%)  route 0.200ns (60.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.128     0.606 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.200     0.806    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y144        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y144        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]/C
                         clock pessimism             -0.257     0.494    
    SLICE_X39Y144        FDCE (Remov_fdce_C_CLR)     -0.146     0.348    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.009%)  route 0.200ns (60.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.128     0.606 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.200     0.806    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y144        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y144        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]/C
                         clock pessimism             -0.257     0.494    
    SLICE_X39Y144        FDCE (Remov_fdce_C_CLR)     -0.146     0.348    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.009%)  route 0.200ns (60.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.128     0.606 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.200     0.806    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y144        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y144        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]/C
                         clock pessimism             -0.257     0.494    
    SLICE_X39Y144        FDCE (Remov_fdce_C_CLR)     -0.146     0.348    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.009%)  route 0.200ns (60.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.128     0.606 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.200     0.806    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y144        FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y144        FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg/C
                         clock pessimism             -0.257     0.494    
    SLICE_X39Y144        FDCE (Remov_fdce_C_CLR)     -0.146     0.348    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_reg
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.009%)  route 0.200ns (60.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.186     0.186    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.020     0.206 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.272     0.478    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RXUSRCLK2_O[0]
    SLICE_X39Y145        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.128     0.606 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.200     0.806    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/AR[0]
    SLICE_X39Y144        FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtpe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.210     0.210    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y28         BUFH (Prop_bufh_I_O)         0.043     0.253 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3/O
                         net (fo=458, routed)         0.498     0.751    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/RXUSRCLK2_O[0]
    SLICE_X39Y144        FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg/C
                         clock pessimism             -0.257     0.494    
    SLICE_X39Y144        FDPE (Remov_fdpe_C_PRE)     -0.149     0.345    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.461    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.518ns (18.587%)  route 2.269ns (81.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 15.620 - 10.000 ) 
    Source Clock Delay      (SCD):    6.099ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.801     6.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X6Y115         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     6.617 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=194, routed)         2.269     8.886    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X1Y109         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.681    15.620    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X1Y109         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.446    16.066    
                         clock uncertainty           -0.066    16.000    
    SLICE_X1Y109         FDCE (Recov_fdce_C_CLR)     -0.405    15.595    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         15.595    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.518ns (18.587%)  route 2.269ns (81.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 15.620 - 10.000 ) 
    Source Clock Delay      (SCD):    6.099ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.801     6.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X6Y115         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     6.617 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=194, routed)         2.269     8.886    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X1Y109         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.681    15.620    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X1Y109         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.446    16.066    
                         clock uncertainty           -0.066    16.000    
    SLICE_X1Y109         FDCE (Recov_fdce_C_CLR)     -0.405    15.595    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         15.595    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.518ns (18.868%)  route 2.227ns (81.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 15.620 - 10.000 ) 
    Source Clock Delay      (SCD):    6.099ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.801     6.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X6Y115         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     6.617 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=194, routed)         2.227     8.844    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X1Y110         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.681    15.620    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X1Y110         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.446    16.066    
                         clock uncertainty           -0.066    16.000    
    SLICE_X1Y110         FDCE (Recov_fdce_C_CLR)     -0.405    15.595    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         15.595    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.518ns (18.868%)  route 2.227ns (81.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 15.620 - 10.000 ) 
    Source Clock Delay      (SCD):    6.099ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.801     6.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X6Y115         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     6.617 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=194, routed)         2.227     8.844    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X1Y110         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.681    15.620    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X1Y110         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.446    16.066    
                         clock uncertainty           -0.066    16.000    
    SLICE_X1Y110         FDCE (Recov_fdce_C_CLR)     -0.405    15.595    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         15.595    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.518ns (22.630%)  route 1.771ns (77.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 15.621 - 10.000 ) 
    Source Clock Delay      (SCD):    6.099ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.801     6.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X6Y115         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     6.617 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=194, routed)         1.771     8.388    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X3Y108         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.682    15.621    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X3Y108         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.446    16.067    
                         clock uncertainty           -0.066    16.001    
    SLICE_X3Y108         FDCE (Recov_fdce_C_CLR)     -0.405    15.596    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.518ns (22.630%)  route 1.771ns (77.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 15.621 - 10.000 ) 
    Source Clock Delay      (SCD):    6.099ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.801     6.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X6Y115         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     6.617 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=194, routed)         1.771     8.388    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X3Y108         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.682    15.621    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X3Y108         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.446    16.067    
                         clock uncertainty           -0.066    16.001    
    SLICE_X3Y108         FDCE (Recov_fdce_C_CLR)     -0.405    15.596    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.518ns (22.630%)  route 1.771ns (77.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 15.621 - 10.000 ) 
    Source Clock Delay      (SCD):    6.099ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.801     6.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X6Y115         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     6.617 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=194, routed)         1.771     8.388    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X3Y108         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.682    15.621    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X3Y108         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.446    16.067    
                         clock uncertainty           -0.066    16.001    
    SLICE_X3Y108         FDCE (Recov_fdce_C_CLR)     -0.405    15.596    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.518ns (22.630%)  route 1.771ns (77.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 15.621 - 10.000 ) 
    Source Clock Delay      (SCD):    6.099ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.801     6.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X6Y115         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     6.617 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=194, routed)         1.771     8.388    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X2Y108         FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.682    15.621    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X2Y108         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.446    16.067    
                         clock uncertainty           -0.066    16.001    
    SLICE_X2Y108         FDPE (Recov_fdpe_C_PRE)     -0.361    15.640    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.640    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  7.252    

Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.518ns (22.630%)  route 1.771ns (77.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 15.621 - 10.000 ) 
    Source Clock Delay      (SCD):    6.099ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.801     6.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X6Y115         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     6.617 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=194, routed)         1.771     8.388    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X2Y108         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.682    15.621    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X2Y108         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.446    16.067    
                         clock uncertainty           -0.066    16.001    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.361    15.640    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.640    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  7.252    

Slack (MET) :             7.294ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.518ns (22.630%)  route 1.771ns (77.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 15.621 - 10.000 ) 
    Source Clock Delay      (SCD):    6.099ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  u_ibufgds/O
                         net (fo=1, routed)           1.524     2.451    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.540 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     4.202    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.298 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.801     6.099    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X6Y115         FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     6.617 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=194, routed)         1.771     8.388    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X2Y108         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    U3                                                0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.885    10.885 r  u_ibufgds/O
                         net (fo=1, routed)           1.297    12.182    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    12.266 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    13.847    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.938 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        1.682    15.621    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X2Y108         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.446    16.067    
                         clock uncertainty           -0.066    16.001    
    SLICE_X2Y108         FDCE (Recov_fdce_C_CLR)     -0.319    15.682    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.682    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  7.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.479%)  route 0.183ns (56.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.670     2.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X3Y116         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDPE (Prop_fdpe_C_Q)         0.141     2.364 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.183     2.547    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X2Y116         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.943     2.690    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/MA_DCLK_I
    SLICE_X2Y116         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.454     2.236    
    SLICE_X2Y116         FDCE (Remov_fdce_C_CLR)     -0.067     2.169    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.479%)  route 0.183ns (56.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.670     2.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X3Y116         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDPE (Prop_fdpe_C_Q)         0.141     2.364 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.183     2.547    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X2Y116         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.943     2.690    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/MA_DCLK_I
    SLICE_X2Y116         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.454     2.236    
    SLICE_X2Y116         FDCE (Remov_fdce_C_CLR)     -0.067     2.169    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.706%)  route 0.189ns (57.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.670     2.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X3Y116         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDPE (Prop_fdpe_C_Q)         0.141     2.364 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     2.553    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X2Y117         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.942     2.689    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X2Y117         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.453     2.236    
    SLICE_X2Y117         FDCE (Remov_fdce_C_CLR)     -0.067     2.169    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.706%)  route 0.189ns (57.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.670     2.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X3Y116         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDPE (Prop_fdpe_C_Q)         0.141     2.364 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     2.553    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X2Y117         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.942     2.689    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X2Y117         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.453     2.236    
    SLICE_X2Y117         FDCE (Remov_fdce_C_CLR)     -0.067     2.169    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.706%)  route 0.189ns (57.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.670     2.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X3Y116         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDPE (Prop_fdpe_C_Q)         0.141     2.364 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     2.553    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X2Y117         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.942     2.689    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X2Y117         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.453     2.236    
    SLICE_X2Y117         FDCE (Remov_fdce_C_CLR)     -0.067     2.169    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.706%)  route 0.189ns (57.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.670     2.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X3Y116         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDPE (Prop_fdpe_C_Q)         0.141     2.364 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     2.553    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X2Y117         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.942     2.689    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X2Y117         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.453     2.236    
    SLICE_X2Y117         FDCE (Remov_fdce_C_CLR)     -0.067     2.169    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.706%)  route 0.189ns (57.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.670     2.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X3Y116         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDPE (Prop_fdpe_C_Q)         0.141     2.364 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     2.553    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X2Y117         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.942     2.689    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X2Y117         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.453     2.236    
    SLICE_X2Y117         FDCE (Remov_fdce_C_CLR)     -0.067     2.169    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.706%)  route 0.189ns (57.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.670     2.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X3Y116         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDPE (Prop_fdpe_C_Q)         0.141     2.364 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     2.553    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X2Y117         FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.942     2.689    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X2Y117         FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.453     2.236    
    SLICE_X2Y117         FDCE (Remov_fdce_C_CLR)     -0.067     2.169    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.126%)  route 0.184ns (52.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.640     2.193    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X10Y117        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDPE (Prop_fdpe_C_Q)         0.164     2.357 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.184     2.541    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X8Y118         FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.912     2.659    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/MA_DCLK_I
    SLICE_X8Y118         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.432     2.227    
    SLICE_X8Y118         FDPE (Remov_fdpe_C_PRE)     -0.071     2.156    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.126%)  route 0.184ns (52.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  u_ibufgds/O
                         net (fo=1, routed)           0.613     0.990    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.041 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486     1.527    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.553 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.640     2.193    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X10Y117        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDPE (Prop_fdpe_C_Q)         0.164     2.357 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.184     2.541    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X8Y118         FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    U3                                                0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    U3                   IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  u_ibufgds/O
                         net (fo=1, routed)           0.726     1.134    u_ibert_core/inst/SYSCLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.188 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530     1.717    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7680, routed)        0.912     2.659    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/MA_DCLK_I
    SLICE_X8Y118         FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.432     2.227    
    SLICE_X8Y118         FDPE (Remov_fdpe_C_PRE)     -0.071     2.156    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.385    





