0.6
2019.2
Nov  6 2019
21:42:20
/home/dsf/Desktop/cod21-dsf19/thinpad_top.sim/sim_1/synth/timing/xsim/alu_sim_time_synth.v,1633184585,verilog,,,,glbl;thinpad_top,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/alu_sim.sv,1633184388,systemVerilog,,,,alu_sim,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sources_1/new/alu.sv,1633184269,systemVerilog,,/home/dsf/Desktop/cod21-dsf19/thinpad_top.srcs/sim_1/new/alu_sim.sv,,alu,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
