Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  8 15:34:23 2026
| Host         : Nishikant running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file xadc_top_control_sets_placed.rpt
| Design       : xadc_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    26 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           14 |
| No           | No                    | Yes                    |              58 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             355 |          169 |
| Yes          | No                    | Yes                    |              64 |           16 |
| Yes          | Yes                   | No                     |             217 |           51 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                  Enable Signal                                  |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_out_1s_BUFG                    |                                                                                 |                                                                            |                1 |              1 |         1.00 |
|  DELAY_CLK                          |                                                                                 |                                                                            |                1 |              1 |         1.00 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/address_counter[3]_i_1_n_0                                  |                                                                            |                1 |              4 |         4.00 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/Address_in[4]_i_1_n_0                                       |                                                                            |                2 |              5 |         2.50 |
|  inst_clk_wiz_0/inst/clk_out_10mhz  |                                                                                 | clk_out_1s_BUFG                                                            |                4 |              5 |         1.25 |
|  inst_clk_wiz_0/inst/clk_out_10mhz  |                                                                                 |                                                                            |                4 |              6 |         1.50 |
|  inst_clk_wiz_0/inst/clk_out_10mhz  | inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE_reg[2]_0[0]            |                                                                            |                3 |              7 |         2.33 |
|  inst_clk_wiz_0/inst/clk_out_10mhz  | inst_uart_control/TXD_START_reg_n_0                                             |                                                                            |                2 |              7 |         3.50 |
|  inst_clk_wiz_0/inst/clk_out_100mhz |                                                                                 |                                                                            |                8 |             10 |         1.25 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/data                                                  |                                                                            |                5 |             11 |         2.20 |
|  inst_clk_wiz_0/inst/clk_out_10mhz  | inst_uart_control/INST_UARTTRANSMITTER/transmitter/FSM_onehot_STATE[11]_i_1_n_0 |                                                                            |                2 |             12 |         6.00 |
|  inst_clk_wiz_0/inst/clk_out_10mhz  | inst_uart_control/INST_UARTTRANSMITTER/transmitter/TXD_BUSY                     | inst_uart_control/INST_UARTTRANSMITTER/transmitter/BAUD_DIVIDER[5]_i_1_n_0 |                3 |             12 |         4.00 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/address_counter_reg[1]_0[0]                           |                                                                            |                8 |             16 |         2.00 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/address_counter_reg[3]_1[0]                           |                                                                            |                8 |             16 |         2.00 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/E[0]                                                  |                                                                            |               11 |             16 |         1.45 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/address_counter_reg[1]_2[0]                           |                                                                            |                7 |             16 |         2.29 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/address_counter_reg[3]_0[0]                           |                                                                            |               10 |             16 |         1.60 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/address_counter_reg[2][0]                             |                                                                            |               12 |             16 |         1.33 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/address_counter_reg[2]_0[0]                           |                                                                            |               10 |             16 |         1.60 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/address_counter_reg[3]_2[0]                           |                                                                            |                4 |             16 |         4.00 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/address_counter_reg[2]_2[0]                           |                                                                            |                9 |             16 |         1.78 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/dout[15]_i_1_n_0                                      |                                                                            |                7 |             16 |         2.29 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/address_counter_reg[1][0]                             |                                                                            |               12 |             16 |         1.33 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/address_counter_reg[1]_1[0]                           |                                                                            |                7 |             16 |         2.29 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/FSM_sequential_state_reg[1]_0[0]                      |                                                                            |                6 |             16 |         2.67 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/address_counter_reg[1]_3[0]                           |                                                                            |                9 |             16 |         1.78 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/address_counter_reg[2]_1[0]                           |                                                                            |               11 |             16 |         1.45 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/address_counter_reg[3][0]                             |                                                                            |                4 |             16 |         4.00 |
|  inst_clk_wiz_0/inst/clk_out_100mhz |                                                                                 | reset_IBUF                                                                 |                5 |             20 |         4.00 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/data                                                  | inst_xadc_interface/m_b2d/byte_count[0]_i_1_n_0                            |               13 |             20 |         1.54 |
|  inst_clk_wiz_0/inst/clk_out_10mhz  | inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_1_n_0                              |                                                                            |                6 |             20 |         3.33 |
|  inst_clk_wiz_0/inst/clk_out_10mhz  | inst_uart_control/MSG_CNT[0]_i_1_n_0                                            | clk_out_1s_BUFG                                                            |                8 |             32 |         4.00 |
|  inst_clk_wiz_0/inst/clk_out_10mhz  | inst_uart_control/INST_UARTTRANSMITTER/transmitter/STATE_reg[2]                 | inst_uart_control/STATE_PROC.T3[31]_i_1_n_0                                |                7 |             32 |         4.57 |
|  DELAY_CLK                          | inst_uart_control/T3[0]__0_i_1_n_0                                              | clk_out_1s_BUFG                                                            |                8 |             32 |         4.00 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/count[0]_i_2_n_0                                            | inst_xadc_interface/count                                                  |                9 |             33 |         3.67 |
|  inst_clk_wiz_0/inst/clk_out_5mhz   |                                                                                 | reset_IBUF                                                                 |               14 |             33 |         2.36 |
|  inst_clk_wiz_0/inst/clk_out_100mhz | inst_xadc_interface/m_b2d/div_0                                                 |                                                                            |               13 |             33 |         2.54 |
|  inst_clk_wiz_0/inst/clk_out_10mhz  | inst_uart_control/STATE_PROC.TOTAL_CHAR[5]_i_1_n_0                              | inst_uart_control/GEN_MSG_HEX1[384]_i_1_n_0                                |               19 |            120 |         6.32 |
+-------------------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+


