--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Microprocessor.twx Microprocessor.ncd -o Microprocessor.twr
Microprocessor.pcf -ucf Microprocessor.ucf

Design file:              Microprocessor.ncd
Physical constraint file: Microprocessor.pcf
Device,package,speed:     xc3s50an,tqg144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock frequency_2
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
instruction<0>|    4.730(R)|    2.465(R)|clock_OBUF        |   0.000|
instruction<1>|    3.555(R)|    2.294(R)|clock_OBUF        |   0.000|
instruction<2>|    4.698(R)|    2.897(R)|clock_OBUF        |   0.000|
instruction<3>|    4.552(R)|    3.203(R)|clock_OBUF        |   0.000|
instruction<4>|    4.908(R)|    0.628(R)|clock_OBUF        |   0.000|
instruction<5>|    4.561(R)|    0.949(R)|clock_OBUF        |   0.000|
instruction<6>|    3.938(R)|    3.024(R)|clock_OBUF        |   0.000|
instruction<7>|    3.903(R)|    3.099(R)|clock_OBUF        |   0.000|
reset         |   -0.422(R)|    3.201(R)|clock_OBUF        |   0.000|
--------------+------------+------------+------------------+--------+

Setup/Hold to clock frequency_4
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
instruction<0>|    4.495(R)|    2.794(R)|clock_OBUF        |   0.000|
instruction<1>|    3.320(R)|    2.623(R)|clock_OBUF        |   0.000|
instruction<2>|    4.463(R)|    3.226(R)|clock_OBUF        |   0.000|
instruction<3>|    4.317(R)|    3.532(R)|clock_OBUF        |   0.000|
instruction<4>|    4.673(R)|    0.957(R)|clock_OBUF        |   0.000|
instruction<5>|    4.326(R)|    1.278(R)|clock_OBUF        |   0.000|
instruction<6>|    3.703(R)|    3.353(R)|clock_OBUF        |   0.000|
instruction<7>|    3.668(R)|    3.428(R)|clock_OBUF        |   0.000|
reset         |   -0.657(R)|    3.530(R)|clock_OBUF        |   0.000|
--------------+------------+------------+------------------+--------+

Clock frequency_2 to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
instruction_address<0>|   10.446(R)|clock_OBUF        |   0.000|
instruction_address<1>|   10.530(R)|clock_OBUF        |   0.000|
instruction_address<2>|   10.419(R)|clock_OBUF        |   0.000|
instruction_address<3>|   10.696(R)|clock_OBUF        |   0.000|
instruction_address<4>|   10.660(R)|clock_OBUF        |   0.000|
instruction_address<5>|   10.702(R)|clock_OBUF        |   0.000|
instruction_address<6>|   10.550(R)|clock_OBUF        |   0.000|
instruction_address<7>|   10.601(R)|clock_OBUF        |   0.000|
mem_read              |   11.098(R)|clock_OBUF        |   0.000|
mem_write             |   10.971(R)|clock_OBUF        |   0.000|
op<0>                 |    9.141(R)|clock_OBUF        |   0.000|
op<1>                 |    9.143(R)|clock_OBUF        |   0.000|
pc_high<0>            |   12.194(R)|clock_OBUF        |   0.000|
pc_high<1>            |   12.218(R)|clock_OBUF        |   0.000|
pc_high<2>            |   11.781(R)|clock_OBUF        |   0.000|
pc_high<3>            |   12.355(R)|clock_OBUF        |   0.000|
pc_high<4>            |   11.827(R)|clock_OBUF        |   0.000|
pc_high<5>            |   11.991(R)|clock_OBUF        |   0.000|
pc_high<6>            |   11.961(R)|clock_OBUF        |   0.000|
pc_low<0>             |   12.598(R)|clock_OBUF        |   0.000|
pc_low<1>             |   12.776(R)|clock_OBUF        |   0.000|
pc_low<2>             |   12.807(R)|clock_OBUF        |   0.000|
pc_low<3>             |   12.392(R)|clock_OBUF        |   0.000|
pc_low<4>             |   11.305(R)|clock_OBUF        |   0.000|
pc_low<5>             |   12.356(R)|clock_OBUF        |   0.000|
pc_low<6>             |   12.365(R)|clock_OBUF        |   0.000|
reg_num<0>            |   14.266(R)|clock_OBUF        |   0.000|
reg_num<1>            |   10.815(R)|clock_OBUF        |   0.000|
reg_num<2>            |   14.044(R)|clock_OBUF        |   0.000|
reg_num<3>            |   13.835(R)|clock_OBUF        |   0.000|
reg_num<4>            |   13.017(R)|clock_OBUF        |   0.000|
reg_num<5>            |   14.519(R)|clock_OBUF        |   0.000|
reg_num<6>            |   12.389(R)|clock_OBUF        |   0.000|
reg_write             |   10.453(R)|clock_OBUF        |   0.000|
rwd_0<0>              |   15.088(R)|clock_OBUF        |   0.000|
rwd_0<1>              |   16.073(R)|clock_OBUF        |   0.000|
rwd_0<2>              |   14.888(R)|clock_OBUF        |   0.000|
rwd_0<3>              |   15.086(R)|clock_OBUF        |   0.000|
rwd_0<4>              |   14.788(R)|clock_OBUF        |   0.000|
rwd_0<5>              |   15.345(R)|clock_OBUF        |   0.000|
rwd_0<6>              |   15.823(R)|clock_OBUF        |   0.000|
rwd_1<0>              |   16.380(R)|clock_OBUF        |   0.000|
rwd_1<1>              |   16.344(R)|clock_OBUF        |   0.000|
rwd_1<2>              |   16.352(R)|clock_OBUF        |   0.000|
rwd_1<3>              |   16.113(R)|clock_OBUF        |   0.000|
rwd_1<4>              |   16.368(R)|clock_OBUF        |   0.000|
rwd_1<5>              |   16.538(R)|clock_OBUF        |   0.000|
rwd_1<6>              |   16.318(R)|clock_OBUF        |   0.000|
----------------------+------------+------------------+--------+

Clock frequency_4 to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
instruction_address<0>|   10.775(R)|clock_OBUF        |   0.000|
instruction_address<1>|   10.859(R)|clock_OBUF        |   0.000|
instruction_address<2>|   10.748(R)|clock_OBUF        |   0.000|
instruction_address<3>|   11.025(R)|clock_OBUF        |   0.000|
instruction_address<4>|   10.989(R)|clock_OBUF        |   0.000|
instruction_address<5>|   11.031(R)|clock_OBUF        |   0.000|
instruction_address<6>|   10.879(R)|clock_OBUF        |   0.000|
instruction_address<7>|   10.930(R)|clock_OBUF        |   0.000|
mem_read              |   11.427(R)|clock_OBUF        |   0.000|
mem_write             |   11.300(R)|clock_OBUF        |   0.000|
op<0>                 |    9.470(R)|clock_OBUF        |   0.000|
op<1>                 |    9.472(R)|clock_OBUF        |   0.000|
pc_high<0>            |   12.523(R)|clock_OBUF        |   0.000|
pc_high<1>            |   12.547(R)|clock_OBUF        |   0.000|
pc_high<2>            |   12.110(R)|clock_OBUF        |   0.000|
pc_high<3>            |   12.684(R)|clock_OBUF        |   0.000|
pc_high<4>            |   12.156(R)|clock_OBUF        |   0.000|
pc_high<5>            |   12.320(R)|clock_OBUF        |   0.000|
pc_high<6>            |   12.290(R)|clock_OBUF        |   0.000|
pc_low<0>             |   12.927(R)|clock_OBUF        |   0.000|
pc_low<1>             |   13.105(R)|clock_OBUF        |   0.000|
pc_low<2>             |   13.136(R)|clock_OBUF        |   0.000|
pc_low<3>             |   12.721(R)|clock_OBUF        |   0.000|
pc_low<4>             |   11.634(R)|clock_OBUF        |   0.000|
pc_low<5>             |   12.685(R)|clock_OBUF        |   0.000|
pc_low<6>             |   12.694(R)|clock_OBUF        |   0.000|
reg_num<0>            |   14.595(R)|clock_OBUF        |   0.000|
reg_num<1>            |   11.144(R)|clock_OBUF        |   0.000|
reg_num<2>            |   14.373(R)|clock_OBUF        |   0.000|
reg_num<3>            |   14.164(R)|clock_OBUF        |   0.000|
reg_num<4>            |   13.346(R)|clock_OBUF        |   0.000|
reg_num<5>            |   14.848(R)|clock_OBUF        |   0.000|
reg_num<6>            |   12.718(R)|clock_OBUF        |   0.000|
reg_write             |   10.782(R)|clock_OBUF        |   0.000|
rwd_0<0>              |   15.417(R)|clock_OBUF        |   0.000|
rwd_0<1>              |   16.402(R)|clock_OBUF        |   0.000|
rwd_0<2>              |   15.217(R)|clock_OBUF        |   0.000|
rwd_0<3>              |   15.415(R)|clock_OBUF        |   0.000|
rwd_0<4>              |   15.117(R)|clock_OBUF        |   0.000|
rwd_0<5>              |   15.674(R)|clock_OBUF        |   0.000|
rwd_0<6>              |   16.152(R)|clock_OBUF        |   0.000|
rwd_1<0>              |   16.709(R)|clock_OBUF        |   0.000|
rwd_1<1>              |   16.673(R)|clock_OBUF        |   0.000|
rwd_1<2>              |   16.681(R)|clock_OBUF        |   0.000|
rwd_1<3>              |   16.442(R)|clock_OBUF        |   0.000|
rwd_1<4>              |   16.697(R)|clock_OBUF        |   0.000|
rwd_1<5>              |   16.867(R)|clock_OBUF        |   0.000|
rwd_1<6>              |   16.647(R)|clock_OBUF        |   0.000|
----------------------+------------+------------------+--------+

Clock oscillator to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
clock       |    9.049(R)|oscillator_BUFGP  |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock frequency_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
frequency_2    |    7.322|         |         |         |
frequency_4    |    7.322|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock frequency_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
frequency_2    |    7.322|         |         |         |
frequency_4    |    7.322|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock oscillator
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
oscillator     |    4.503|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
frequency_2    |clock          |    7.694|
frequency_4    |clock          |    8.023|
---------------+---------------+---------+


Analysis completed Thu Jun 18 15:06:51 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



