
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pic_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401850 <.init>:
  401850:	stp	x29, x30, [sp, #-16]!
  401854:	mov	x29, sp
  401858:	bl	401ee8 <sqrt@plt+0x208>
  40185c:	ldp	x29, x30, [sp], #16
  401860:	ret

Disassembly of section .plt:

0000000000401870 <_Znam@plt-0x20>:
  401870:	stp	x16, x30, [sp, #-16]!
  401874:	adrp	x16, 42f000 <_ZdlPvm@@Base+0x19a6c>
  401878:	ldr	x17, [x16, #4088]
  40187c:	add	x16, x16, #0xff8
  401880:	br	x17
  401884:	nop
  401888:	nop
  40188c:	nop

0000000000401890 <_Znam@plt>:
  401890:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16]
  401898:	add	x16, x16, #0x0
  40189c:	br	x17

00000000004018a0 <fputs@plt>:
  4018a0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #8]
  4018a8:	add	x16, x16, #0x8
  4018ac:	br	x17

00000000004018b0 <memcpy@plt>:
  4018b0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #16]
  4018b8:	add	x16, x16, #0x10
  4018bc:	br	x17

00000000004018c0 <hypot@plt>:
  4018c0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #24]
  4018c8:	add	x16, x16, #0x18
  4018cc:	br	x17

00000000004018d0 <cos@plt>:
  4018d0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #32]
  4018d8:	add	x16, x16, #0x20
  4018dc:	br	x17

00000000004018e0 <puts@plt>:
  4018e0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #40]
  4018e8:	add	x16, x16, #0x28
  4018ec:	br	x17

00000000004018f0 <ungetc@plt>:
  4018f0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #48]
  4018f8:	add	x16, x16, #0x30
  4018fc:	br	x17

0000000000401900 <isalnum@plt>:
  401900:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #56]
  401908:	add	x16, x16, #0x38
  40190c:	br	x17

0000000000401910 <strlen@plt>:
  401910:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #64]
  401918:	add	x16, x16, #0x40
  40191c:	br	x17

0000000000401920 <fprintf@plt>:
  401920:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #72]
  401928:	add	x16, x16, #0x48
  40192c:	br	x17

0000000000401930 <putc@plt>:
  401930:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #80]
  401938:	add	x16, x16, #0x50
  40193c:	br	x17

0000000000401940 <islower@plt>:
  401940:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #88]
  401948:	add	x16, x16, #0x58
  40194c:	br	x17

0000000000401950 <fclose@plt>:
  401950:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #96]
  401958:	add	x16, x16, #0x60
  40195c:	br	x17

0000000000401960 <isspace@plt>:
  401960:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #104]
  401968:	add	x16, x16, #0x68
  40196c:	br	x17

0000000000401970 <memcmp@plt>:
  401970:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #112]
  401978:	add	x16, x16, #0x70
  40197c:	br	x17

0000000000401980 <strtol@plt>:
  401980:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #120]
  401988:	add	x16, x16, #0x78
  40198c:	br	x17

0000000000401990 <free@plt>:
  401990:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #128]
  401998:	add	x16, x16, #0x80
  40199c:	br	x17

00000000004019a0 <rand@plt>:
  4019a0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #136]
  4019a8:	add	x16, x16, #0x88
  4019ac:	br	x17

00000000004019b0 <memset@plt>:
  4019b0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #144]
  4019b8:	add	x16, x16, #0x90
  4019bc:	br	x17

00000000004019c0 <acos@plt>:
  4019c0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #152]
  4019c8:	add	x16, x16, #0x98
  4019cc:	br	x17

00000000004019d0 <strchr@plt>:
  4019d0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #160]
  4019d8:	add	x16, x16, #0xa0
  4019dc:	br	x17

00000000004019e0 <fmod@plt>:
  4019e0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #168]
  4019e8:	add	x16, x16, #0xa8
  4019ec:	br	x17

00000000004019f0 <srand@plt>:
  4019f0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #176]
  4019f8:	add	x16, x16, #0xb0
  4019fc:	br	x17

0000000000401a00 <_exit@plt>:
  401a00:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #184]
  401a08:	add	x16, x16, #0xb8
  401a0c:	br	x17

0000000000401a10 <__cxa_guard_release@plt>:
  401a10:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #192]
  401a18:	add	x16, x16, #0xc0
  401a1c:	br	x17

0000000000401a20 <strerror@plt>:
  401a20:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #200]
  401a28:	add	x16, x16, #0xc8
  401a2c:	br	x17

0000000000401a30 <strcpy@plt>:
  401a30:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #208]
  401a38:	add	x16, x16, #0xd0
  401a3c:	br	x17

0000000000401a40 <sprintf@plt>:
  401a40:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #216]
  401a48:	add	x16, x16, #0xd8
  401a4c:	br	x17

0000000000401a50 <isxdigit@plt>:
  401a50:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #224]
  401a58:	add	x16, x16, #0xe0
  401a5c:	br	x17

0000000000401a60 <log10@plt>:
  401a60:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #232]
  401a68:	add	x16, x16, #0xe8
  401a6c:	br	x17

0000000000401a70 <putchar@plt>:
  401a70:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #240]
  401a78:	add	x16, x16, #0xf0
  401a7c:	br	x17

0000000000401a80 <atan2@plt>:
  401a80:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #248]
  401a88:	add	x16, x16, #0xf8
  401a8c:	br	x17

0000000000401a90 <__libc_start_main@plt>:
  401a90:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #256]
  401a98:	add	x16, x16, #0x100
  401a9c:	br	x17

0000000000401aa0 <memchr@plt>:
  401aa0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #264]
  401aa8:	add	x16, x16, #0x108
  401aac:	br	x17

0000000000401ab0 <isgraph@plt>:
  401ab0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #272]
  401ab8:	add	x16, x16, #0x110
  401abc:	br	x17

0000000000401ac0 <setlocale@plt>:
  401ac0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #280]
  401ac8:	add	x16, x16, #0x118
  401acc:	br	x17

0000000000401ad0 <getc@plt>:
  401ad0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #288]
  401ad8:	add	x16, x16, #0x120
  401adc:	br	x17

0000000000401ae0 <strncmp@plt>:
  401ae0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #296]
  401ae8:	add	x16, x16, #0x128
  401aec:	br	x17

0000000000401af0 <isprint@plt>:
  401af0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #304]
  401af8:	add	x16, x16, #0x130
  401afc:	br	x17

0000000000401b00 <isupper@plt>:
  401b00:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #312]
  401b08:	add	x16, x16, #0x138
  401b0c:	br	x17

0000000000401b10 <fputc@plt>:
  401b10:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #320]
  401b18:	add	x16, x16, #0x140
  401b1c:	br	x17

0000000000401b20 <__isoc99_sscanf@plt>:
  401b20:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #328]
  401b28:	add	x16, x16, #0x148
  401b2c:	br	x17

0000000000401b30 <__cxa_atexit@plt>:
  401b30:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #336]
  401b38:	add	x16, x16, #0x150
  401b3c:	br	x17

0000000000401b40 <snprintf@plt>:
  401b40:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #344]
  401b48:	add	x16, x16, #0x158
  401b4c:	br	x17

0000000000401b50 <fflush@plt>:
  401b50:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #352]
  401b58:	add	x16, x16, #0x160
  401b5c:	br	x17

0000000000401b60 <isalpha@plt>:
  401b60:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #360]
  401b68:	add	x16, x16, #0x168
  401b6c:	br	x17

0000000000401b70 <_ZdaPv@plt>:
  401b70:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #368]
  401b78:	add	x16, x16, #0x170
  401b7c:	br	x17

0000000000401b80 <__errno_location@plt>:
  401b80:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #376]
  401b88:	add	x16, x16, #0x178
  401b8c:	br	x17

0000000000401b90 <system@plt>:
  401b90:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #384]
  401b98:	add	x16, x16, #0x180
  401b9c:	br	x17

0000000000401ba0 <sin@plt>:
  401ba0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #392]
  401ba8:	add	x16, x16, #0x188
  401bac:	br	x17

0000000000401bb0 <fopen@plt>:
  401bb0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #400]
  401bb8:	add	x16, x16, #0x190
  401bbc:	br	x17

0000000000401bc0 <strcmp@plt>:
  401bc0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #408]
  401bc8:	add	x16, x16, #0x198
  401bcc:	br	x17

0000000000401bd0 <write@plt>:
  401bd0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #416]
  401bd8:	add	x16, x16, #0x1a0
  401bdc:	br	x17

0000000000401be0 <malloc@plt>:
  401be0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #424]
  401be8:	add	x16, x16, #0x1a8
  401bec:	br	x17

0000000000401bf0 <ispunct@plt>:
  401bf0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #432]
  401bf8:	add	x16, x16, #0x1b0
  401bfc:	br	x17

0000000000401c00 <iscntrl@plt>:
  401c00:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #440]
  401c08:	add	x16, x16, #0x1b8
  401c0c:	br	x17

0000000000401c10 <abort@plt>:
  401c10:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #448]
  401c18:	add	x16, x16, #0x1c0
  401c1c:	br	x17

0000000000401c20 <getenv@plt>:
  401c20:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #456]
  401c28:	add	x16, x16, #0x1c8
  401c2c:	br	x17

0000000000401c30 <__gxx_personality_v0@plt>:
  401c30:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #464]
  401c38:	add	x16, x16, #0x1d0
  401c3c:	br	x17

0000000000401c40 <exit@plt>:
  401c40:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #472]
  401c48:	add	x16, x16, #0x1d8
  401c4c:	br	x17

0000000000401c50 <pow@plt>:
  401c50:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #480]
  401c58:	add	x16, x16, #0x1e0
  401c5c:	br	x17

0000000000401c60 <_Unwind_Resume@plt>:
  401c60:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #488]
  401c68:	add	x16, x16, #0x1e8
  401c6c:	br	x17

0000000000401c70 <__cxa_guard_acquire@plt>:
  401c70:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #496]
  401c78:	add	x16, x16, #0x1f0
  401c7c:	br	x17

0000000000401c80 <ferror@plt>:
  401c80:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #504]
  401c88:	add	x16, x16, #0x1f8
  401c8c:	br	x17

0000000000401c90 <__gmon_start__@plt>:
  401c90:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #512]
  401c98:	add	x16, x16, #0x200
  401c9c:	br	x17

0000000000401ca0 <__cxa_pure_virtual@plt>:
  401ca0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #520]
  401ca8:	add	x16, x16, #0x208
  401cac:	br	x17

0000000000401cb0 <setbuf@plt>:
  401cb0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401cb4:	ldr	x17, [x16, #528]
  401cb8:	add	x16, x16, #0x210
  401cbc:	br	x17

0000000000401cc0 <strcat@plt>:
  401cc0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401cc4:	ldr	x17, [x16, #536]
  401cc8:	add	x16, x16, #0x218
  401ccc:	br	x17

0000000000401cd0 <printf@plt>:
  401cd0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401cd4:	ldr	x17, [x16, #544]
  401cd8:	add	x16, x16, #0x220
  401cdc:	br	x17

0000000000401ce0 <sqrt@plt>:
  401ce0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401ce4:	ldr	x17, [x16, #552]
  401ce8:	add	x16, x16, #0x228
  401cec:	br	x17

Disassembly of section .text:

0000000000401cf0 <_Znwm@@Base-0x137f4>:
  401cf0:	stp	x29, x30, [sp, #-32]!
  401cf4:	stp	x20, x19, [sp, #16]
  401cf8:	mov	x29, sp
  401cfc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  401d00:	add	x0, x0, #0x9c0
  401d04:	bl	414014 <sqrt@plt+0x12334>
  401d08:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  401d0c:	add	x0, x0, #0x9d0
  401d10:	bl	40ad6c <sqrt@plt+0x908c>
  401d14:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  401d18:	add	x19, x19, #0x9e0
  401d1c:	mov	w8, #0x11                  	// #17
  401d20:	mov	w0, #0x110                 	// #272
  401d24:	str	w8, [x19, #8]
  401d28:	bl	401890 <_Znam@plt>
  401d2c:	mov	w2, #0x110                 	// #272
  401d30:	mov	w1, wzr
  401d34:	mov	x20, x0
  401d38:	bl	4019b0 <memset@plt>
  401d3c:	adrp	x0, 401000 <_Znam@plt-0x890>
  401d40:	adrp	x2, 430000 <_Znam@GLIBCXX_3.4>
  401d44:	add	x0, x0, #0xff0
  401d48:	add	x2, x2, #0x238
  401d4c:	mov	x1, x19
  401d50:	str	x20, [x19]
  401d54:	str	wzr, [x19, #12]
  401d58:	bl	401b30 <__cxa_atexit@plt>
  401d5c:	ldp	x20, x19, [sp, #16]
  401d60:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  401d64:	add	x0, x0, #0x9f8
  401d68:	ldp	x29, x30, [sp], #32
  401d6c:	b	40b410 <sqrt@plt+0x9730>
  401d70:	stp	x29, x30, [sp, #-48]!
  401d74:	str	x21, [sp, #16]
  401d78:	stp	x20, x19, [sp, #32]
  401d7c:	mov	x29, sp
  401d80:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  401d84:	add	x0, x0, #0xe30
  401d88:	bl	414014 <sqrt@plt+0x12334>
  401d8c:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  401d90:	add	x19, x19, #0xe38
  401d94:	mov	w8, #0x11                  	// #17
  401d98:	mov	w0, #0x110                 	// #272
  401d9c:	str	w8, [x19, #8]
  401da0:	bl	401890 <_Znam@plt>
  401da4:	mov	w2, #0x110                 	// #272
  401da8:	mov	w1, wzr
  401dac:	mov	x20, x0
  401db0:	bl	4019b0 <memset@plt>
  401db4:	str	x20, [x19]
  401db8:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  401dbc:	adrp	x0, 404000 <sqrt@plt+0x2320>
  401dc0:	add	x20, x20, #0x238
  401dc4:	add	x0, x0, #0xf28
  401dc8:	mov	x1, x19
  401dcc:	mov	x2, x20
  401dd0:	str	wzr, [x19, #12]
  401dd4:	bl	401b30 <__cxa_atexit@plt>
  401dd8:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  401ddc:	add	x19, x19, #0xe58
  401de0:	mov	x0, x19
  401de4:	bl	415680 <_ZdlPvm@@Base+0xec>
  401de8:	adrp	x21, 415000 <sqrt@plt+0x13320>
  401dec:	add	x21, x21, #0x820
  401df0:	mov	x0, x21
  401df4:	mov	x1, x19
  401df8:	mov	x2, x20
  401dfc:	bl	401b30 <__cxa_atexit@plt>
  401e00:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  401e04:	add	x19, x19, #0xe68
  401e08:	mov	x0, x19
  401e0c:	bl	415680 <_ZdlPvm@@Base+0xec>
  401e10:	mov	x0, x21
  401e14:	mov	x1, x19
  401e18:	mov	x2, x20
  401e1c:	bl	401b30 <__cxa_atexit@plt>
  401e20:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  401e24:	add	x19, x19, #0xe88
  401e28:	mov	x0, x19
  401e2c:	bl	415680 <_ZdlPvm@@Base+0xec>
  401e30:	mov	x0, x21
  401e34:	mov	x1, x19
  401e38:	mov	x2, x20
  401e3c:	ldp	x20, x19, [sp, #32]
  401e40:	ldr	x21, [sp, #16]
  401e44:	ldp	x29, x30, [sp], #48
  401e48:	b	401b30 <__cxa_atexit@plt>
  401e4c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  401e50:	add	x0, x0, #0xe98
  401e54:	b	414014 <sqrt@plt+0x12334>
  401e58:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1650>
  401e5c:	add	x0, x0, #0xec8
  401e60:	b	414014 <sqrt@plt+0x12334>
  401e64:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1650>
  401e68:	add	x0, x0, #0xf51
  401e6c:	b	414014 <sqrt@plt+0x12334>
  401e70:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1650>
  401e74:	add	x0, x0, #0xf52
  401e78:	b	414014 <sqrt@plt+0x12334>
  401e7c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1650>
  401e80:	add	x0, x0, #0xf53
  401e84:	b	414014 <sqrt@plt+0x12334>
  401e88:	b	414014 <sqrt@plt+0x12334>
  401e8c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2650>
  401e90:	add	x0, x0, #0xada
  401e94:	b	414014 <sqrt@plt+0x12334>
  401e98:	mov	x29, #0x0                   	// #0
  401e9c:	mov	x30, #0x0                   	// #0
  401ea0:	mov	x5, x0
  401ea4:	ldr	x1, [sp]
  401ea8:	add	x2, sp, #0x8
  401eac:	mov	x6, sp
  401eb0:	movz	x0, #0x0, lsl #48
  401eb4:	movk	x0, #0x0, lsl #32
  401eb8:	movk	x0, #0x40, lsl #16
  401ebc:	movk	x0, #0xa790
  401ec0:	movz	x3, #0x0, lsl #48
  401ec4:	movk	x3, #0x0, lsl #32
  401ec8:	movk	x3, #0x41, lsl #16
  401ecc:	movk	x3, #0x61b8
  401ed0:	movz	x4, #0x0, lsl #48
  401ed4:	movk	x4, #0x0, lsl #32
  401ed8:	movk	x4, #0x41, lsl #16
  401edc:	movk	x4, #0x6238
  401ee0:	bl	401a90 <__libc_start_main@plt>
  401ee4:	bl	401c10 <abort@plt>
  401ee8:	adrp	x0, 42f000 <_ZdlPvm@@Base+0x19a6c>
  401eec:	ldr	x0, [x0, #4064]
  401ef0:	cbz	x0, 401ef8 <sqrt@plt+0x218>
  401ef4:	b	401c90 <__gmon_start__@plt>
  401ef8:	ret
  401efc:	nop
  401f00:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  401f04:	add	x0, x0, #0x9a0
  401f08:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  401f0c:	add	x1, x1, #0x9a0
  401f10:	cmp	x1, x0
  401f14:	b.eq	401f2c <sqrt@plt+0x24c>  // b.none
  401f18:	adrp	x1, 416000 <_ZdlPvm@@Base+0xa6c>
  401f1c:	ldr	x1, [x1, #600]
  401f20:	cbz	x1, 401f2c <sqrt@plt+0x24c>
  401f24:	mov	x16, x1
  401f28:	br	x16
  401f2c:	ret
  401f30:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  401f34:	add	x0, x0, #0x9a0
  401f38:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  401f3c:	add	x1, x1, #0x9a0
  401f40:	sub	x1, x1, x0
  401f44:	lsr	x2, x1, #63
  401f48:	add	x1, x2, x1, asr #3
  401f4c:	cmp	xzr, x1, asr #1
  401f50:	asr	x1, x1, #1
  401f54:	b.eq	401f6c <sqrt@plt+0x28c>  // b.none
  401f58:	adrp	x2, 416000 <_ZdlPvm@@Base+0xa6c>
  401f5c:	ldr	x2, [x2, #608]
  401f60:	cbz	x2, 401f6c <sqrt@plt+0x28c>
  401f64:	mov	x16, x2
  401f68:	br	x16
  401f6c:	ret
  401f70:	stp	x29, x30, [sp, #-32]!
  401f74:	mov	x29, sp
  401f78:	str	x19, [sp, #16]
  401f7c:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  401f80:	ldrb	w0, [x19, #2488]
  401f84:	cbnz	w0, 401f94 <sqrt@plt+0x2b4>
  401f88:	bl	401f00 <sqrt@plt+0x220>
  401f8c:	mov	w0, #0x1                   	// #1
  401f90:	strb	w0, [x19, #2488]
  401f94:	ldr	x19, [sp, #16]
  401f98:	ldp	x29, x30, [sp], #32
  401f9c:	ret
  401fa0:	b	401f30 <sqrt@plt+0x250>
  401fa4:	stp	xzr, xzr, [x0]
  401fa8:	ret
  401fac:	stp	x29, x30, [sp, #-32]!
  401fb0:	stp	x20, x19, [sp, #16]
  401fb4:	mov	x29, sp
  401fb8:	mov	w8, #0x11                  	// #17
  401fbc:	mov	x19, x0
  401fc0:	str	w8, [x0, #8]
  401fc4:	mov	w0, #0x110                 	// #272
  401fc8:	bl	401890 <_Znam@plt>
  401fcc:	mov	w2, #0x110                 	// #272
  401fd0:	mov	w1, wzr
  401fd4:	mov	x20, x0
  401fd8:	bl	4019b0 <memset@plt>
  401fdc:	str	x20, [x19]
  401fe0:	str	wzr, [x19, #12]
  401fe4:	ldp	x20, x19, [sp, #16]
  401fe8:	ldp	x29, x30, [sp], #32
  401fec:	ret
  401ff0:	stp	x29, x30, [sp, #-48]!
  401ff4:	stp	x20, x19, [sp, #32]
  401ff8:	mov	x19, x0
  401ffc:	ldr	w8, [x0, #8]
  402000:	ldr	x0, [x0]
  402004:	str	x21, [sp, #16]
  402008:	mov	x29, sp
  40200c:	cbz	w8, 402038 <sqrt@plt+0x358>
  402010:	mov	x20, xzr
  402014:	mov	x21, xzr
  402018:	ldr	x0, [x0, x20]
  40201c:	bl	401990 <free@plt>
  402020:	ldr	w8, [x19, #8]
  402024:	ldr	x0, [x19]
  402028:	add	x21, x21, #0x1
  40202c:	add	x20, x20, #0x10
  402030:	cmp	x21, x8
  402034:	b.cc	402018 <sqrt@plt+0x338>  // b.lo, b.ul, b.last
  402038:	cbz	x0, 40204c <sqrt@plt+0x36c>
  40203c:	ldp	x20, x19, [sp, #32]
  402040:	ldr	x21, [sp, #16]
  402044:	ldp	x29, x30, [sp], #48
  402048:	b	401b70 <_ZdaPv@plt>
  40204c:	ldp	x20, x19, [sp, #32]
  402050:	ldr	x21, [sp, #16]
  402054:	ldp	x29, x30, [sp], #48
  402058:	ret
  40205c:	stp	x29, x30, [sp, #-96]!
  402060:	stp	x28, x27, [sp, #16]
  402064:	stp	x26, x25, [sp, #32]
  402068:	stp	x24, x23, [sp, #48]
  40206c:	stp	x22, x21, [sp, #64]
  402070:	stp	x20, x19, [sp, #80]
  402074:	mov	x29, sp
  402078:	mov	x19, x2
  40207c:	mov	x21, x1
  402080:	mov	x20, x0
  402084:	cbnz	x1, 402098 <sqrt@plt+0x3b8>
  402088:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3a6c>
  40208c:	add	x1, x1, #0x930
  402090:	mov	w0, #0x2f                  	// #47
  402094:	bl	413ed0 <sqrt@plt+0x121f0>
  402098:	mov	x0, x21
  40209c:	bl	4155a0 <_ZdlPvm@@Base+0xc>
  4020a0:	ldr	w24, [x20, #8]
  4020a4:	ldr	x22, [x20]
  4020a8:	mov	x23, x0
  4020ac:	udiv	x8, x0, x24
  4020b0:	msub	x27, x8, x24, x0
  4020b4:	lsl	x8, x27, #4
  4020b8:	ldr	x25, [x22, x8]
  4020bc:	cbz	x25, 402108 <sqrt@plt+0x428>
  4020c0:	mov	x0, x25
  4020c4:	mov	x1, x21
  4020c8:	bl	401bc0 <strcmp@plt>
  4020cc:	cbz	w0, 4020fc <sqrt@plt+0x41c>
  4020d0:	cmp	w27, #0x0
  4020d4:	csel	w8, w24, w27, eq  // eq = none
  4020d8:	sub	w27, w8, #0x1
  4020dc:	lsl	x8, x27, #4
  4020e0:	ldr	x25, [x22, x8]
  4020e4:	cbz	x25, 402108 <sqrt@plt+0x428>
  4020e8:	mov	x0, x25
  4020ec:	mov	x1, x21
  4020f0:	bl	401bc0 <strcmp@plt>
  4020f4:	cbnz	w0, 4020d0 <sqrt@plt+0x3f0>
  4020f8:	mov	w27, w27
  4020fc:	add	x8, x22, x27, lsl #4
  402100:	str	x19, [x8, #8]
  402104:	b	402250 <sqrt@plt+0x570>
  402108:	cbz	x19, 402208 <sqrt@plt+0x528>
  40210c:	ldr	w8, [x20, #12]
  402110:	cmp	w24, w8, lsl #2
  402114:	b.hi	40221c <sqrt@plt+0x53c>  // b.pmore
  402118:	mov	w0, w24
  40211c:	bl	41560c <_ZdlPvm@@Base+0x78>
  402120:	mov	w28, w0
  402124:	lsl	x27, x28, #4
  402128:	mov	w25, w0
  40212c:	str	w0, [x20, #8]
  402130:	mov	x0, x27
  402134:	bl	401890 <_Znam@plt>
  402138:	mov	x26, x0
  40213c:	cbz	w25, 402150 <sqrt@plt+0x470>
  402140:	mov	x0, x26
  402144:	mov	w1, wzr
  402148:	mov	x2, x27
  40214c:	bl	4019b0 <memset@plt>
  402150:	str	x26, [x20]
  402154:	cbz	w24, 4021e4 <sqrt@plt+0x504>
  402158:	mov	x25, xzr
  40215c:	add	x26, x22, x25, lsl #4
  402160:	ldr	x0, [x26]
  402164:	cbz	x0, 4021cc <sqrt@plt+0x4ec>
  402168:	mov	x27, x26
  40216c:	ldr	x8, [x27, #8]!
  402170:	cbz	x8, 4021c8 <sqrt@plt+0x4e8>
  402174:	bl	4155a0 <_ZdlPvm@@Base+0xc>
  402178:	ldr	w10, [x20, #8]
  40217c:	ldr	x8, [x20]
  402180:	udiv	x9, x0, x10
  402184:	msub	x9, x9, x10, x0
  402188:	add	x11, x8, x9, lsl #4
  40218c:	ldr	x12, [x11]
  402190:	cbz	x12, 4021b0 <sqrt@plt+0x4d0>
  402194:	cmp	w9, #0x0
  402198:	csel	w9, w10, w9, eq  // eq = none
  40219c:	sub	w9, w9, #0x1
  4021a0:	add	x11, x8, w9, uxtw #4
  4021a4:	ldr	x12, [x11]
  4021a8:	cbnz	x12, 402194 <sqrt@plt+0x4b4>
  4021ac:	mov	w9, w9
  4021b0:	ldr	x10, [x26]
  4021b4:	add	x8, x8, x9, lsl #4
  4021b8:	str	x10, [x11]
  4021bc:	ldr	x10, [x27]
  4021c0:	str	x10, [x8, #8]
  4021c4:	b	4021cc <sqrt@plt+0x4ec>
  4021c8:	bl	401990 <free@plt>
  4021cc:	add	x25, x25, #0x1
  4021d0:	cmp	x25, x24
  4021d4:	b.ne	40215c <sqrt@plt+0x47c>  // b.any
  4021d8:	ldr	w28, [x20, #8]
  4021dc:	ldr	x26, [x20]
  4021e0:	mov	w25, w28
  4021e4:	udiv	x8, x23, x28
  4021e8:	msub	x27, x8, x28, x23
  4021ec:	lsl	x8, x27, #4
  4021f0:	ldr	x8, [x26, x8]
  4021f4:	cbz	x8, 402210 <sqrt@plt+0x530>
  4021f8:	cmp	w27, #0x0
  4021fc:	csel	w8, w25, w27, eq  // eq = none
  402200:	sub	w27, w8, #0x1
  402204:	b	4021ec <sqrt@plt+0x50c>
  402208:	mov	x25, xzr
  40220c:	b	402250 <sqrt@plt+0x570>
  402210:	cbz	x22, 40221c <sqrt@plt+0x53c>
  402214:	mov	x0, x22
  402218:	bl	401b70 <_ZdaPv@plt>
  40221c:	mov	x0, x21
  402220:	bl	401910 <strlen@plt>
  402224:	add	x0, x0, #0x1
  402228:	bl	401be0 <malloc@plt>
  40222c:	mov	x1, x21
  402230:	mov	x25, x0
  402234:	bl	401a30 <strcpy@plt>
  402238:	ldr	x8, [x20]
  40223c:	add	x8, x8, w27, uxtw #4
  402240:	stp	x0, x19, [x8]
  402244:	ldr	w8, [x20, #12]
  402248:	add	w8, w8, #0x1
  40224c:	str	w8, [x20, #12]
  402250:	mov	x0, x25
  402254:	ldp	x20, x19, [sp, #80]
  402258:	ldp	x22, x21, [sp, #64]
  40225c:	ldp	x24, x23, [sp, #48]
  402260:	ldp	x26, x25, [sp, #32]
  402264:	ldp	x28, x27, [sp, #16]
  402268:	ldp	x29, x30, [sp], #96
  40226c:	ret
  402270:	stp	x29, x30, [sp, #-48]!
  402274:	stp	x22, x21, [sp, #16]
  402278:	stp	x20, x19, [sp, #32]
  40227c:	mov	x29, sp
  402280:	mov	x19, x1
  402284:	mov	x20, x0
  402288:	cbnz	x1, 40229c <sqrt@plt+0x5bc>
  40228c:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3a6c>
  402290:	add	x1, x1, #0x930
  402294:	mov	w0, #0x2f                  	// #47
  402298:	bl	413ed0 <sqrt@plt+0x121f0>
  40229c:	mov	x0, x19
  4022a0:	bl	4155a0 <_ZdlPvm@@Base+0xc>
  4022a4:	ldr	w22, [x20, #8]
  4022a8:	ldr	x20, [x20]
  4022ac:	udiv	x8, x0, x22
  4022b0:	msub	x21, x8, x22, x0
  4022b4:	lsl	x8, x21, #4
  4022b8:	ldr	x0, [x20, x8]
  4022bc:	cbz	x0, 4022fc <sqrt@plt+0x61c>
  4022c0:	mov	x1, x19
  4022c4:	bl	401bc0 <strcmp@plt>
  4022c8:	cbz	w0, 4022f4 <sqrt@plt+0x614>
  4022cc:	cmp	w21, #0x0
  4022d0:	csel	w8, w22, w21, eq  // eq = none
  4022d4:	sub	w21, w8, #0x1
  4022d8:	lsl	x8, x21, #4
  4022dc:	ldr	x0, [x20, x8]
  4022e0:	cbz	x0, 4022fc <sqrt@plt+0x61c>
  4022e4:	mov	x1, x19
  4022e8:	bl	401bc0 <strcmp@plt>
  4022ec:	cbnz	w0, 4022cc <sqrt@plt+0x5ec>
  4022f0:	mov	w21, w21
  4022f4:	add	x8, x20, x21, lsl #4
  4022f8:	ldr	x0, [x8, #8]
  4022fc:	ldp	x20, x19, [sp, #32]
  402300:	ldp	x22, x21, [sp, #16]
  402304:	ldp	x29, x30, [sp], #48
  402308:	ret
  40230c:	stp	x29, x30, [sp, #-80]!
  402310:	str	x25, [sp, #16]
  402314:	stp	x24, x23, [sp, #32]
  402318:	stp	x22, x21, [sp, #48]
  40231c:	stp	x20, x19, [sp, #64]
  402320:	mov	x29, sp
  402324:	ldr	x21, [x1]
  402328:	mov	x19, x1
  40232c:	mov	x20, x0
  402330:	cbnz	x21, 402344 <sqrt@plt+0x664>
  402334:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3a6c>
  402338:	add	x1, x1, #0x930
  40233c:	mov	w0, #0x2f                  	// #47
  402340:	bl	413ed0 <sqrt@plt+0x121f0>
  402344:	mov	x0, x21
  402348:	bl	4155a0 <_ZdlPvm@@Base+0xc>
  40234c:	ldr	w24, [x20, #8]
  402350:	ldr	x25, [x20]
  402354:	udiv	x8, x0, x24
  402358:	msub	x23, x8, x24, x0
  40235c:	lsl	x8, x23, #4
  402360:	ldr	x22, [x25, x8]
  402364:	cbz	x22, 4023b8 <sqrt@plt+0x6d8>
  402368:	mov	x0, x22
  40236c:	mov	x1, x21
  402370:	bl	401bc0 <strcmp@plt>
  402374:	cbz	w0, 4023a4 <sqrt@plt+0x6c4>
  402378:	cmp	w23, #0x0
  40237c:	csel	w8, w24, w23, eq  // eq = none
  402380:	sub	w23, w8, #0x1
  402384:	lsl	x8, x23, #4
  402388:	ldr	x22, [x25, x8]
  40238c:	cbz	x22, 4023b8 <sqrt@plt+0x6d8>
  402390:	mov	x0, x22
  402394:	mov	x1, x21
  402398:	bl	401bc0 <strcmp@plt>
  40239c:	cbnz	w0, 402378 <sqrt@plt+0x698>
  4023a0:	mov	w23, w23
  4023a4:	str	x22, [x19]
  4023a8:	ldr	x8, [x20]
  4023ac:	add	x8, x8, x23, lsl #4
  4023b0:	ldr	x0, [x8, #8]
  4023b4:	b	4023bc <sqrt@plt+0x6dc>
  4023b8:	mov	x0, xzr
  4023bc:	ldp	x20, x19, [sp, #64]
  4023c0:	ldp	x22, x21, [sp, #48]
  4023c4:	ldp	x24, x23, [sp, #32]
  4023c8:	ldr	x25, [sp, #16]
  4023cc:	ldp	x29, x30, [sp], #80
  4023d0:	ret
  4023d4:	str	x1, [x0]
  4023d8:	str	wzr, [x0, #8]
  4023dc:	ret
  4023e0:	ldr	x10, [x0]
  4023e4:	ldr	w8, [x0, #8]
  4023e8:	ldr	w9, [x10, #8]
  4023ec:	cmp	w8, w9
  4023f0:	b.cs	402418 <sqrt@plt+0x738>  // b.hs, b.nlast
  4023f4:	ldr	x10, [x10]
  4023f8:	add	x11, x10, x8, lsl #4
  4023fc:	ldr	x12, [x11]
  402400:	cbnz	x12, 402420 <sqrt@plt+0x740>
  402404:	add	x8, x8, #0x1
  402408:	cmp	w9, w8
  40240c:	add	x11, x11, #0x10
  402410:	str	w8, [x0, #8]
  402414:	b.ne	4023fc <sqrt@plt+0x71c>  // b.any
  402418:	mov	w0, wzr
  40241c:	ret
  402420:	str	x12, [x1]
  402424:	add	x9, x10, w8, uxtw #4
  402428:	ldr	x9, [x9, #8]
  40242c:	add	w8, w8, #0x1
  402430:	str	x9, [x2]
  402434:	str	w8, [x0, #8]
  402438:	mov	w0, #0x1                   	// #1
  40243c:	ret
  402440:	stp	x29, x30, [sp, #-96]!
  402444:	stp	x28, x27, [sp, #16]
  402448:	stp	x26, x25, [sp, #32]
  40244c:	stp	x24, x23, [sp, #48]
  402450:	stp	x22, x21, [sp, #64]
  402454:	stp	x20, x19, [sp, #80]
  402458:	mov	x29, sp
  40245c:	sub	sp, sp, #0x1, lsl #12
  402460:	sub	sp, sp, #0x4f0
  402464:	add	x28, sp, #0x1, lsl #12
  402468:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40246c:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  402470:	mov	w10, #0xfffffffe            	// #-2
  402474:	adrp	x26, 416000 <_ZdlPvm@@Base+0xa6c>
  402478:	add	x11, sp, #0x98
  40247c:	add	x25, sp, #0x1, lsl #12
  402480:	add	x19, sp, #0x1, lsl #12
  402484:	str	wzr, [sp, #20]
  402488:	mov	w22, wzr
  40248c:	add	x28, x28, #0x358
  402490:	add	x20, sp, #0x98
  402494:	mov	w21, #0xc8                  	// #200
  402498:	add	x26, x26, #0x534
  40249c:	mov	w27, #0xffffffff            	// #-1
  4024a0:	str	x11, [sp, #24]
  4024a4:	add	x25, x25, #0x358
  4024a8:	str	wzr, [x8, #2600]
  4024ac:	str	w10, [x9, #2568]
  4024b0:	add	x19, x19, #0x358
  4024b4:	add	x8, x19, x21, lsl #1
  4024b8:	sub	x8, x8, #0x2
  4024bc:	cmp	x8, x25
  4024c0:	strh	w22, [x25]
  4024c4:	b.hi	402584 <sqrt@plt+0x8a4>  // b.pmore
  4024c8:	lsr	x8, x21, #4
  4024cc:	cmp	x8, #0x270
  4024d0:	b.hi	4043c0 <sqrt@plt+0x26e0>  // b.pmore
  4024d4:	ubfx	x9, x21, #3, #60
  4024d8:	lsl	x8, x21, #1
  4024dc:	cmp	x9, #0x271
  4024e0:	mov	w9, #0x2710                	// #10000
  4024e4:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  4024e8:	mov	w8, #0x1a                  	// #26
  4024ec:	mul	x8, x21, x8
  4024f0:	add	x0, x8, #0x17
  4024f4:	bl	401be0 <malloc@plt>
  4024f8:	cbz	x0, 4043c0 <sqrt@plt+0x26e0>
  4024fc:	sub	x8, x25, x19
  402500:	asr	x20, x8, #1
  402504:	add	x24, x20, #0x1
  402508:	lsl	x2, x24, #1
  40250c:	mov	x1, x19
  402510:	mov	x23, x0
  402514:	bl	4018b0 <memcpy@plt>
  402518:	lsl	w8, w21, #1
  40251c:	add	w8, w8, #0x17
  402520:	mov	w10, #0xaaab                	// #43691
  402524:	and	w8, w8, #0xffff
  402528:	movk	w10, #0xaaaa, lsl #16
  40252c:	umull	x8, w8, w10
  402530:	ldr	x1, [sp, #24]
  402534:	lsr	x8, x8, #36
  402538:	mov	w10, #0x18                  	// #24
  40253c:	add	x9, x24, x24, lsl #1
  402540:	madd	x24, x8, x10, x23
  402544:	lsl	x2, x9, #3
  402548:	mov	x0, x24
  40254c:	bl	4018b0 <memcpy@plt>
  402550:	cmp	x19, x28
  402554:	b.eq	402560 <sqrt@plt+0x880>  // b.none
  402558:	mov	x0, x19
  40255c:	bl	401990 <free@plt>
  402560:	add	x8, x23, x21, lsl #1
  402564:	add	x25, x23, x20, lsl #1
  402568:	sub	x8, x8, #0x2
  40256c:	cmp	x8, x25
  402570:	b.ls	4043dc <sqrt@plt+0x26fc>  // b.plast
  402574:	mov	w8, #0x18                  	// #24
  402578:	madd	x20, x20, x8, x24
  40257c:	mov	x19, x23
  402580:	str	x24, [sp, #24]
  402584:	cmp	w22, #0x6
  402588:	b.eq	4043d4 <sqrt@plt+0x26f4>  // b.none
  40258c:	ldrsh	w23, [x26, w22, sxtw #1]
  402590:	cmn	w23, #0xf0
  402594:	b.eq	40265c <sqrt@plt+0x97c>  // b.none
  402598:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40259c:	ldr	w0, [x8, #2568]
  4025a0:	cmn	w0, #0x2
  4025a4:	b.ne	4025b4 <sqrt@plt+0x8d4>  // b.any
  4025a8:	bl	4090c0 <sqrt@plt+0x73e0>
  4025ac:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4025b0:	str	w0, [x8, #2568]
  4025b4:	cmp	w0, #0x0
  4025b8:	b.le	4025d4 <sqrt@plt+0x8f4>
  4025bc:	cmp	w0, #0x17b
  4025c0:	b.hi	4025e4 <sqrt@plt+0x904>  // b.pmore
  4025c4:	adrp	x8, 416000 <_ZdlPvm@@Base+0xa6c>
  4025c8:	add	x8, x8, #0x8c0
  4025cc:	ldrb	w8, [x8, w0, uxtw]
  4025d0:	b	4025e8 <sqrt@plt+0x908>
  4025d4:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  4025d8:	mov	w8, wzr
  4025dc:	str	wzr, [x9, #2568]
  4025e0:	b	4025e8 <sqrt@plt+0x908>
  4025e4:	mov	w8, #0x2                   	// #2
  4025e8:	add	w9, w8, w23
  4025ec:	cmp	w9, #0x986
  4025f0:	b.hi	40265c <sqrt@plt+0x97c>  // b.pmore
  4025f4:	adrp	x10, 416000 <_ZdlPvm@@Base+0xa6c>
  4025f8:	add	x10, x10, #0xa3c
  4025fc:	ldrsh	w10, [x10, w9, uxtw #1]
  402600:	cmp	w8, w10
  402604:	b.ne	40265c <sqrt@plt+0x97c>  // b.any
  402608:	adrp	x8, 417000 <_ZdlPvm@@Base+0x1a6c>
  40260c:	add	x8, x8, #0xd4a
  402610:	ldrsh	w22, [x8, x9, lsl #1]
  402614:	cmp	w22, #0x0
  402618:	b.le	40274c <sqrt@plt+0xa6c>
  40261c:	ldr	w11, [sp, #20]
  402620:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  402624:	add	x10, x10, #0xa10
  402628:	ldr	x9, [x10, #16]
  40262c:	ldr	q0, [x10]
  402630:	sub	w8, w11, #0x1
  402634:	cmp	w11, #0x0
  402638:	csel	w8, wzr, w8, eq  // eq = none
  40263c:	str	w8, [sp, #20]
  402640:	str	x9, [x20, #40]
  402644:	stur	q0, [x20, #24]
  402648:	add	x20, x20, #0x18
  40264c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402650:	mov	w9, #0xfffffffe            	// #-2
  402654:	str	w9, [x8, #2568]
  402658:	b	4042e0 <sqrt@plt+0x2600>
  40265c:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  402660:	sxtw	x8, w22
  402664:	add	x9, x9, #0x58
  402668:	ldrh	w24, [x9, x8, lsl #1]
  40266c:	cbz	w24, 4026f0 <sqrt@plt+0xa10>
  402670:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  402674:	add	x8, x8, #0x3e4
  402678:	ldrb	w22, [x8, w24, sxtw]
  40267c:	mov	w8, #0x1                   	// #1
  402680:	mov	w9, #0x18                  	// #24
  402684:	sub	x8, x8, x22
  402688:	madd	x8, x8, x9, x20
  40268c:	ldr	x9, [x8, #16]
  402690:	ldr	q0, [x8]
  402694:	sub	w8, w24, #0x3
  402698:	cmp	w8, #0x101
  40269c:	str	x9, [sp, #144]
  4026a0:	str	q0, [sp, #128]
  4026a4:	b.hi	404254 <sqrt@plt+0x2574>  // b.pmore
  4026a8:	adrp	x11, 416000 <_ZdlPvm@@Base+0xa6c>
  4026ac:	add	x11, x11, #0x320
  4026b0:	adr	x9, 4026c0 <sqrt@plt+0x9e0>
  4026b4:	ldrh	w10, [x11, x8, lsl #1]
  4026b8:	add	x9, x9, x10, lsl #2
  4026bc:	br	x9
  4026c0:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  4026c4:	ldr	x0, [x23, #2480]
  4026c8:	ldr	x2, [x20]
  4026cc:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4026d0:	add	x1, x1, #0x348
  4026d4:	bl	401920 <fprintf@plt>
  4026d8:	ldr	x0, [x20]
  4026dc:	cbz	x0, 4026e4 <sqrt@plt+0xa04>
  4026e0:	bl	401b70 <_ZdaPv@plt>
  4026e4:	ldr	x0, [x23, #2480]
  4026e8:	bl	401b50 <fflush@plt>
  4026ec:	b	404254 <sqrt@plt+0x2574>
  4026f0:	ldr	w8, [sp, #20]
  4026f4:	cmp	w8, #0x3
  4026f8:	b.eq	402728 <sqrt@plt+0xa48>  // b.none
  4026fc:	adrp	x22, 416000 <_ZdlPvm@@Base+0xa6c>
  402700:	add	x22, x22, #0xa3c
  402704:	cbnz	w8, 402758 <sqrt@plt+0xa78>
  402708:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  40270c:	ldr	w8, [x9, #2600]
  402710:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  402714:	add	x0, x0, #0xbcd
  402718:	add	w8, w8, #0x1
  40271c:	str	w8, [x9, #2600]
  402720:	bl	40967c <sqrt@plt+0x799c>
  402724:	b	402758 <sqrt@plt+0xa78>
  402728:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  40272c:	ldr	w8, [x9, #2568]
  402730:	adrp	x22, 416000 <_ZdlPvm@@Base+0xa6c>
  402734:	add	x22, x22, #0xa3c
  402738:	cmp	w8, #0x0
  40273c:	b.le	402754 <sqrt@plt+0xa74>
  402740:	mov	w8, #0xfffffffe            	// #-2
  402744:	str	w8, [x9, #2568]
  402748:	b	402758 <sqrt@plt+0xa78>
  40274c:	neg	w24, w22
  402750:	b	402670 <sqrt@plt+0x990>
  402754:	cbz	w8, 404544 <sqrt@plt+0x2864>
  402758:	and	w8, w23, #0xffff
  40275c:	add	x20, x20, #0x18
  402760:	cmp	w27, w8, sxth
  402764:	b.gt	402790 <sqrt@plt+0xab0>
  402768:	sxth	x8, w8
  40276c:	add	x8, x8, #0x1
  402770:	ldrh	w9, [x22, x8, lsl #1]
  402774:	cmp	w9, #0x1
  402778:	b.ne	402790 <sqrt@plt+0xab0>  // b.any
  40277c:	adrp	x9, 417000 <_ZdlPvm@@Base+0x1a6c>
  402780:	add	x9, x9, #0xd4a
  402784:	ldrsh	w8, [x9, x8, lsl #1]
  402788:	cmp	w8, #0x0
  40278c:	b.gt	4027a8 <sqrt@plt+0xac8>
  402790:	cmp	x19, x25
  402794:	b.eq	404544 <sqrt@plt+0x2864>  // b.none
  402798:	ldrsh	x8, [x25, #-2]!
  40279c:	sub	x20, x20, #0x18
  4027a0:	ldrh	w8, [x26, x8, lsl #1]
  4027a4:	b	402760 <sqrt@plt+0xa80>
  4027a8:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  4027ac:	add	x10, x10, #0xa10
  4027b0:	ldr	x9, [x10, #16]
  4027b4:	ldr	q0, [x10]
  4027b8:	and	w22, w8, #0xffff
  4027bc:	mov	w8, #0x3                   	// #3
  4027c0:	str	x9, [x20, #16]
  4027c4:	str	q0, [x20]
  4027c8:	str	w8, [sp, #20]
  4027cc:	b	4042e0 <sqrt@plt+0x2600>
  4027d0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4027d4:	mov	w9, #0x1                   	// #1
  4027d8:	b	40289c <sqrt@plt+0xbbc>
  4027dc:	adrp	x8, 416000 <_ZdlPvm@@Base+0xa6c>
  4027e0:	ldr	q0, [x8, #688]
  4027e4:	b	403f80 <sqrt@plt+0x22a0>
  4027e8:	adrp	x8, 416000 <_ZdlPvm@@Base+0xa6c>
  4027ec:	ldr	q0, [x8, #672]
  4027f0:	b	403f80 <sqrt@plt+0x22a0>
  4027f4:	ldur	d0, [x20, #-48]
  4027f8:	fcmp	d0, #0.0
  4027fc:	b.eq	402814 <sqrt@plt+0xb34>  // b.none
  402800:	mov	w8, #0x1                   	// #1
  402804:	b	402944 <sqrt@plt+0xc64>
  402808:	ldur	d0, [x20, #-48]
  40280c:	fcmp	d0, #0.0
  402810:	b.eq	402940 <sqrt@plt+0xc60>  // b.none
  402814:	ldr	d0, [x20]
  402818:	fcmp	d0, #0.0
  40281c:	cset	w8, ne  // ne = any
  402820:	b	402944 <sqrt@plt+0xc64>
  402824:	adrp	x8, 416000 <_ZdlPvm@@Base+0xa6c>
  402828:	ldr	q0, [x8, #704]
  40282c:	b	403f80 <sqrt@plt+0x22a0>
  402830:	adrp	x8, 416000 <_ZdlPvm@@Base+0xa6c>
  402834:	ldr	q0, [x8, #736]
  402838:	b	403f80 <sqrt@plt+0x22a0>
  40283c:	adrp	x8, 416000 <_ZdlPvm@@Base+0xa6c>
  402840:	ldr	q0, [x8, #768]
  402844:	b	403f80 <sqrt@plt+0x22a0>
  402848:	ldr	x8, [x20, #16]
  40284c:	ldr	q0, [x20]
  402850:	b	403f7c <sqrt@plt+0x229c>
  402854:	ldr	x0, [x20]
  402858:	bl	4047ec <sqrt@plt+0x2b0c>
  40285c:	b	4042f0 <sqrt@plt+0x2610>
  402860:	adrp	x8, 416000 <_ZdlPvm@@Base+0xa6c>
  402864:	ldr	q0, [x8, #720]
  402868:	b	403f80 <sqrt@plt+0x22a0>
  40286c:	adrp	x8, 416000 <_ZdlPvm@@Base+0xa6c>
  402870:	ldr	q0, [x8, #752]
  402874:	b	403f80 <sqrt@plt+0x22a0>
  402878:	adrp	x8, 416000 <_ZdlPvm@@Base+0xa6c>
  40287c:	ldr	q0, [x8, #784]
  402880:	b	403f80 <sqrt@plt+0x22a0>
  402884:	ldp	x0, x1, [x20]
  402888:	ldr	w2, [x20, #16]
  40288c:	bl	40b380 <sqrt@plt+0x96a0>
  402890:	b	403170 <sqrt@plt+0x1490>
  402894:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402898:	mov	w9, #0x2                   	// #2
  40289c:	str	w9, [x8, #3716]
  4028a0:	b	404254 <sqrt@plt+0x2574>
  4028a4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4028a8:	str	wzr, [x8, #3716]
  4028ac:	b	404254 <sqrt@plt+0x2574>
  4028b0:	ldr	x8, [x20, #16]
  4028b4:	ldr	q0, [x20]
  4028b8:	ldur	x23, [x20, #-72]
  4028bc:	str	x8, [sp, #144]
  4028c0:	str	q0, [sp, #128]
  4028c4:	b	402ee4 <sqrt@plt+0x1204>
  4028c8:	ldr	x8, [x20, #16]
  4028cc:	ldr	q0, [x20]
  4028d0:	str	x8, [sp, #144]
  4028d4:	b	403f80 <sqrt@plt+0x22a0>
  4028d8:	ldr	q0, [x20]
  4028dc:	b	403f80 <sqrt@plt+0x22a0>
  4028e0:	ldur	d0, [x20, #-120]
  4028e4:	ldp	d2, d6, [x20, #-24]
  4028e8:	ldur	d3, [x20, #-120]
  4028ec:	ldp	d4, d5, [x20, #-72]
  4028f0:	b	4038c4 <sqrt@plt+0x1be4>
  4028f4:	mov	w8, #0x1                   	// #1
  4028f8:	b	403a40 <sqrt@plt+0x1d60>
  4028fc:	adrp	x8, 416000 <_ZdlPvm@@Base+0xa6c>
  402900:	ldr	q0, [x8, #656]
  402904:	b	403f80 <sqrt@plt+0x22a0>
  402908:	adrp	x8, 416000 <_ZdlPvm@@Base+0xa6c>
  40290c:	ldr	q0, [x8, #640]
  402910:	b	403f80 <sqrt@plt+0x22a0>
  402914:	adrp	x8, 416000 <_ZdlPvm@@Base+0xa6c>
  402918:	ldr	q0, [x8, #624]
  40291c:	b	403f80 <sqrt@plt+0x22a0>
  402920:	ldr	d0, [x20]
  402924:	fmov	d1, xzr
  402928:	fcmp	d0, #0.0
  40292c:	fmov	d0, #1.000000000000000000e+00
  402930:	fcsel	d0, d0, d1, eq  // eq = none
  402934:	b	404250 <sqrt@plt+0x2570>
  402938:	ldur	x8, [x20, #-24]
  40293c:	b	404218 <sqrt@plt+0x2538>
  402940:	mov	w8, wzr
  402944:	ucvtf	d0, w8
  402948:	b	404250 <sqrt@plt+0x2570>
  40294c:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  402950:	ldr	x0, [x23, #3752]
  402954:	cbz	x0, 40295c <sqrt@plt+0xc7c>
  402958:	bl	401b70 <_ZdaPv@plt>
  40295c:	ldr	x0, [x20]
  402960:	bl	401910 <strlen@plt>
  402964:	add	x0, x0, #0x1
  402968:	bl	401890 <_Znam@plt>
  40296c:	ldr	x1, [x20]
  402970:	str	x0, [x23, #3752]
  402974:	bl	401a30 <strcpy@plt>
  402978:	b	4042f0 <sqrt@plt+0x2610>
  40297c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402980:	mov	w9, #0x3                   	// #3
  402984:	b	403fb4 <sqrt@plt+0x22d4>
  402988:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40298c:	ldr	w8, [x8, #2568]
  402990:	tbz	w8, #31, 402998 <sqrt@plt+0xcb8>
  402994:	bl	409078 <sqrt@plt+0x7398>
  402998:	ldur	x0, [x20, #-120]
  40299c:	ldur	x1, [x20, #-48]
  4029a0:	ldr	x2, [x20]
  4029a4:	bl	408c54 <sqrt@plt+0x6f74>
  4029a8:	b	402dc0 <sqrt@plt+0x10e0>
  4029ac:	mov	w0, #0xf                   	// #15
  4029b0:	bl	401890 <_Znam@plt>
  4029b4:	ldr	d0, [x20]
  4029b8:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3a6c>
  4029bc:	add	x1, x1, #0x98a
  4029c0:	str	x0, [sp, #128]
  4029c4:	bl	401a40 <sprintf@plt>
  4029c8:	b	4029e8 <sqrt@plt+0xd08>
  4029cc:	mov	w0, #0x1f                  	// #31
  4029d0:	bl	401890 <_Znam@plt>
  4029d4:	ldp	d0, d1, [x20]
  4029d8:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3a6c>
  4029dc:	add	x1, x1, #0x986
  4029e0:	str	x0, [sp, #128]
  4029e4:	bl	401a40 <sprintf@plt>
  4029e8:	str	xzr, [sp, #136]
  4029ec:	str	wzr, [sp, #144]
  4029f0:	b	404254 <sqrt@plt+0x2574>
  4029f4:	ldur	x0, [x20, #-48]
  4029f8:	ldr	x1, [x20]
  4029fc:	bl	401bc0 <strcmp@plt>
  402a00:	cmp	w0, #0x0
  402a04:	ldur	x0, [x20, #-48]
  402a08:	fmov	d0, xzr
  402a0c:	fmov	d1, #1.000000000000000000e+00
  402a10:	fcsel	d0, d1, d0, eq  // eq = none
  402a14:	b	402ea4 <sqrt@plt+0x11c4>
  402a18:	mov	x8, #0x3ff0000000000000    	// #4607182418800017408
  402a1c:	b	402eb8 <sqrt@plt+0x11d8>
  402a20:	ldr	x0, [x20]
  402a24:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  402a28:	adrp	x2, 430000 <_Znam@GLIBCXX_3.4>
  402a2c:	add	x1, x1, #0x9d0
  402a30:	add	x2, x2, #0x9c4
  402a34:	bl	40e7f8 <sqrt@plt+0xcb18>
  402a38:	str	x0, [sp, #128]
  402a3c:	cbz	x0, 404544 <sqrt@plt+0x2864>
  402a40:	ldr	x23, [x20]
  402a44:	cbz	x23, 403170 <sqrt@plt+0x1490>
  402a48:	mov	x0, x23
  402a4c:	bl	40b224 <sqrt@plt+0x9544>
  402a50:	mov	x0, x23
  402a54:	bl	415588 <_ZdlPv@@Base>
  402a58:	ldr	x1, [sp, #128]
  402a5c:	cbnz	x1, 403174 <sqrt@plt+0x1494>
  402a60:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402a64:	ldr	q0, [x8, #2512]
  402a68:	b	402a98 <sqrt@plt+0xdb8>
  402a6c:	ldp	x9, x10, [x20, #-48]
  402a70:	ldur	w11, [x20, #-32]
  402a74:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402a78:	add	x8, x8, #0x9d0
  402a7c:	adrp	x12, 430000 <_Znam@GLIBCXX_3.4>
  402a80:	stp	x9, x10, [x8]
  402a84:	str	w11, [x12, #2500]
  402a88:	b	404254 <sqrt@plt+0x2574>
  402a8c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402a90:	ldr	q0, [x8, #2512]
  402a94:	str	xzr, [sp, #128]
  402a98:	stur	q0, [sp, #136]
  402a9c:	b	404254 <sqrt@plt+0x2574>
  402aa0:	mov	w0, #0x110                 	// #272
  402aa4:	bl	4154e4 <_Znwm@@Base>
  402aa8:	mov	x23, x0
  402aac:	mov	w1, #0x1                   	// #1
  402ab0:	bl	40b1e4 <sqrt@plt+0x9504>
  402ab4:	b	403a90 <sqrt@plt+0x1db0>
  402ab8:	mov	w0, #0x110                 	// #272
  402abc:	bl	4154e4 <_Znwm@@Base>
  402ac0:	mov	x23, x0
  402ac4:	mov	w1, #0x3                   	// #3
  402ac8:	bl	40b1e4 <sqrt@plt+0x9504>
  402acc:	b	403a90 <sqrt@plt+0x1db0>
  402ad0:	mov	w0, #0x110                 	// #272
  402ad4:	bl	4154e4 <_Znwm@@Base>
  402ad8:	mov	x23, x0
  402adc:	mov	w1, #0x4                   	// #4
  402ae0:	bl	40b1e4 <sqrt@plt+0x9504>
  402ae4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402ae8:	ldr	w8, [x8, #2500]
  402aec:	str	x23, [sp, #128]
  402af0:	str	w8, [x23, #232]
  402af4:	b	404254 <sqrt@plt+0x2574>
  402af8:	mov	w0, #0x110                 	// #272
  402afc:	bl	4154e4 <_Znwm@@Base>
  402b00:	mov	x23, x0
  402b04:	mov	w1, #0x6                   	// #6
  402b08:	bl	40b1e4 <sqrt@plt+0x9504>
  402b0c:	b	402fc4 <sqrt@plt+0x12e4>
  402b10:	mov	w0, #0x110                 	// #272
  402b14:	bl	4154e4 <_Znwm@@Base>
  402b18:	mov	x23, x0
  402b1c:	mov	w1, #0x9                   	// #9
  402b20:	bl	40b1e4 <sqrt@plt+0x9504>
  402b24:	mov	w0, #0x28                  	// #40
  402b28:	str	x23, [sp, #128]
  402b2c:	bl	4154e4 <_Znwm@@Base>
  402b30:	ldp	x1, x2, [x20]
  402b34:	ldr	w3, [x20, #16]
  402b38:	mov	x23, x0
  402b3c:	bl	40b1c4 <sqrt@plt+0x94e4>
  402b40:	b	403064 <sqrt@plt+0x1384>
  402b44:	ldur	x8, [x20, #-48]
  402b48:	ldr	x9, [x20]
  402b4c:	str	x8, [sp, #128]
  402b50:	ldr	x10, [x8]
  402b54:	str	x9, [x8, #136]
  402b58:	orr	x9, x10, #0x4000
  402b5c:	b	4036ac <sqrt@plt+0x19cc>
  402b60:	ldur	x8, [x20, #-48]
  402b64:	ldr	d0, [x20]
  402b68:	fmov	d1, #5.000000000000000000e-01
  402b6c:	str	x8, [sp, #128]
  402b70:	ldr	x9, [x8]
  402b74:	fmul	d0, d0, d1
  402b78:	str	d0, [x8, #136]
  402b7c:	orr	x9, x9, #0x4000
  402b80:	b	4036ac <sqrt@plt+0x19cc>
  402b84:	ldur	x8, [x20, #-24]
  402b88:	str	x8, [sp, #128]
  402b8c:	ldr	x9, [x8]
  402b90:	orr	x9, x9, #0x80
  402b94:	str	x9, [x8]
  402b98:	ldr	x8, [sp, #128]
  402b9c:	ldr	w9, [x8, #232]
  402ba0:	cmp	w9, #0x3
  402ba4:	b.hi	404254 <sqrt@plt+0x2574>  // b.pmore
  402ba8:	adrp	x10, 416000 <_ZdlPvm@@Base+0xa6c>
  402bac:	add	x10, x10, #0x52c
  402bb0:	adr	x11, 402bdc <sqrt@plt+0xefc>
  402bb4:	ldrh	w12, [x10, x9, lsl #1]
  402bb8:	add	x11, x11, x12, lsl #2
  402bbc:	br	x11
  402bc0:	ldur	x8, [x20, #-48]
  402bc4:	str	x8, [sp, #128]
  402bc8:	ldr	x9, [x8]
  402bcc:	str	wzr, [x8, #232]
  402bd0:	orr	x9, x9, #0x80
  402bd4:	str	x9, [x8]
  402bd8:	ldr	x8, [sp, #128]
  402bdc:	ldr	d0, [x20]
  402be0:	b	4032c0 <sqrt@plt+0x15e0>
  402be4:	ldur	x8, [x20, #-48]
  402be8:	str	x8, [sp, #128]
  402bec:	b	4033e0 <sqrt@plt+0x1700>
  402bf0:	ldur	x8, [x20, #-24]
  402bf4:	str	x8, [sp, #128]
  402bf8:	ldr	x9, [x8]
  402bfc:	orr	x9, x9, #0x1
  402c00:	b	402c14 <sqrt@plt+0xf34>
  402c04:	ldur	x8, [x20, #-24]
  402c08:	str	x8, [sp, #128]
  402c0c:	ldr	x9, [x8]
  402c10:	orr	x9, x9, #0x2
  402c14:	str	x9, [x8]
  402c18:	ldr	x23, [sp, #128]
  402c1c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  402c20:	add	x0, x0, #0x9ab
  402c24:	bl	404798 <sqrt@plt+0x2ab8>
  402c28:	cbz	x0, 404254 <sqrt@plt+0x2574>
  402c2c:	ldr	x8, [x0, #8]
  402c30:	str	x8, [x23, #40]
  402c34:	b	404254 <sqrt@plt+0x2574>
  402c38:	ldur	x8, [x20, #-24]
  402c3c:	str	x8, [sp, #128]
  402c40:	ldr	x9, [x8]
  402c44:	tbnz	w9, #17, 404154 <sqrt@plt+0x2474>
  402c48:	tbnz	w9, #16, 404300 <sqrt@plt+0x2620>
  402c4c:	orr	x9, x9, #0x20000
  402c50:	b	4036ac <sqrt@plt+0x19cc>
  402c54:	ldur	x8, [x20, #-48]
  402c58:	str	x8, [sp, #128]
  402c5c:	ldr	x9, [x8]
  402c60:	tbnz	w9, #17, 404178 <sqrt@plt+0x2498>
  402c64:	ldr	x10, [x20]
  402c68:	str	x10, [x8, #176]
  402c6c:	tbnz	w9, #16, 404254 <sqrt@plt+0x2574>
  402c70:	orr	x9, x9, #0x10000
  402c74:	str	x10, [x8, #168]
  402c78:	b	4036ac <sqrt@plt+0x19cc>
  402c7c:	ldur	x8, [x20, #-24]
  402c80:	str	x8, [sp, #128]
  402c84:	ldr	x9, [x8]
  402c88:	orr	x9, x9, #0x60
  402c8c:	b	4036ac <sqrt@plt+0x19cc>
  402c90:	ldur	x8, [x20, #-24]
  402c94:	str	x8, [sp, #128]
  402c98:	ldr	x9, [x8]
  402c9c:	orr	x9, x9, #0x4
  402ca0:	b	4036ac <sqrt@plt+0x19cc>
  402ca4:	ldur	x8, [x20, #-24]
  402ca8:	str	x8, [sp, #128]
  402cac:	ldr	x9, [x8]
  402cb0:	orr	x9, x9, #0x200000
  402cb4:	b	4036ac <sqrt@plt+0x19cc>
  402cb8:	ldp	d0, d1, [x20, #-72]
  402cbc:	ldp	d2, d3, [x20, #-24]
  402cc0:	b	403894 <sqrt@plt+0x1bb4>
  402cc4:	ldur	x8, [x20, #-72]
  402cc8:	ldur	x9, [x20, #-16]
  402ccc:	b	404080 <sqrt@plt+0x23a0>
  402cd0:	mov	x23, x20
  402cd4:	ldr	x1, [x23], #-48
  402cd8:	add	x0, sp, #0x40
  402cdc:	mov	x2, xzr
  402ce0:	mov	x3, xzr
  402ce4:	bl	40ea3c <sqrt@plt+0xcd5c>
  402ce8:	add	x0, sp, #0x40
  402cec:	add	x2, sp, #0x80
  402cf0:	mov	x1, x23
  402cf4:	bl	40bf8c <sqrt@plt+0xa2ac>
  402cf8:	b	403960 <sqrt@plt+0x1c80>
  402cfc:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402d00:	ldr	x23, [x8, #2560]
  402d04:	cbz	x23, 4043e8 <sqrt@plt+0x2708>
  402d08:	mov	w28, wzr
  402d0c:	ldr	x8, [x23]
  402d10:	mov	x0, x23
  402d14:	ldr	x8, [x8, #168]
  402d18:	blr	x8
  402d1c:	ldr	w8, [x20]
  402d20:	cmp	w0, w8
  402d24:	b.ne	402d38 <sqrt@plt+0x1058>  // b.any
  402d28:	ldur	w8, [x20, #-24]
  402d2c:	add	w28, w28, #0x1
  402d30:	cmp	w28, w8
  402d34:	b.eq	40414c <sqrt@plt+0x246c>  // b.none
  402d38:	ldr	x23, [x23, #8]
  402d3c:	cbnz	x23, 402d0c <sqrt@plt+0x102c>
  402d40:	b	4043e8 <sqrt@plt+0x2708>
  402d44:	mov	w8, #0x2                   	// #2
  402d48:	b	403a40 <sqrt@plt+0x1d60>
  402d4c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402d50:	ldr	x0, [x8, #2552]
  402d54:	cbz	x0, 404254 <sqrt@plt+0x2574>
  402d58:	bl	40eb8c <sqrt@plt+0xceac>
  402d5c:	b	404254 <sqrt@plt+0x2574>
  402d60:	ldur	x8, [x20, #-32]
  402d64:	ldur	q0, [x20, #-48]
  402d68:	b	403f7c <sqrt@plt+0x229c>
  402d6c:	ldur	x0, [x20, #-72]
  402d70:	bl	404798 <sqrt@plt+0x2ab8>
  402d74:	cbz	x0, 4045ac <sqrt@plt+0x28cc>
  402d78:	str	xzr, [x0]
  402d7c:	ldr	x8, [x20]
  402d80:	stp	x8, xzr, [x0, #8]
  402d84:	b	402f10 <sqrt@plt+0x1230>
  402d88:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402d8c:	ldr	w8, [x8, #2568]
  402d90:	tbz	w8, #31, 402d98 <sqrt@plt+0x10b8>
  402d94:	bl	409078 <sqrt@plt+0x7398>
  402d98:	ldr	x0, [x20]
  402d9c:	bl	4083e0 <sqrt@plt+0x6700>
  402da0:	b	404254 <sqrt@plt+0x2574>
  402da4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402da8:	ldr	w8, [x8, #2568]
  402dac:	tbz	w8, #31, 402db4 <sqrt@plt+0x10d4>
  402db0:	bl	409078 <sqrt@plt+0x7398>
  402db4:	ldur	x0, [x20, #-48]
  402db8:	ldr	x1, [x20]
  402dbc:	bl	408d68 <sqrt@plt+0x7088>
  402dc0:	ldur	x0, [x20, #-48]
  402dc4:	cbnz	x0, 402eac <sqrt@plt+0x11cc>
  402dc8:	b	4042f0 <sqrt@plt+0x2610>
  402dcc:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402dd0:	ldr	w8, [x8, #2568]
  402dd4:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  402dd8:	str	wzr, [x9, #3716]
  402ddc:	tbz	w8, #31, 402de4 <sqrt@plt+0x1104>
  402de0:	bl	409078 <sqrt@plt+0x7398>
  402de4:	ldur	d0, [x20, #-72]
  402de8:	mov	x8, #0xffffffffffffffc0    	// #-64
  402dec:	fcmp	d0, #0.0
  402df0:	csel	x8, x8, xzr, ne  // ne = any
  402df4:	ldr	x0, [x20, x8]
  402df8:	bl	408dd4 <sqrt@plt+0x70f4>
  402dfc:	ldur	x0, [x20, #-64]
  402e00:	bl	401990 <free@plt>
  402e04:	ldr	x0, [x20]
  402e08:	b	403f98 <sqrt@plt+0x22b8>
  402e0c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  402e10:	add	x0, x0, #0x980
  402e14:	fmov	d0, #1.000000000000000000e+00
  402e18:	bl	404700 <sqrt@plt+0x2a20>
  402e1c:	b	404254 <sqrt@plt+0x2574>
  402e20:	ldur	x0, [x20, #-24]
  402e24:	bl	401910 <strlen@plt>
  402e28:	ldr	x8, [x20]
  402e2c:	mov	x23, x0
  402e30:	mov	x0, x8
  402e34:	bl	401910 <strlen@plt>
  402e38:	add	x8, x23, x0
  402e3c:	add	x0, x8, #0x1
  402e40:	bl	401890 <_Znam@plt>
  402e44:	ldur	x1, [x20, #-24]
  402e48:	str	x0, [sp, #128]
  402e4c:	bl	401a30 <strcpy@plt>
  402e50:	ldr	x0, [sp, #128]
  402e54:	ldr	x1, [x20]
  402e58:	bl	401cc0 <strcat@plt>
  402e5c:	ldur	x0, [x20, #-24]
  402e60:	cbz	x0, 402e68 <sqrt@plt+0x1188>
  402e64:	bl	401b70 <_ZdaPv@plt>
  402e68:	ldr	x0, [x20]
  402e6c:	cbz	x0, 402e74 <sqrt@plt+0x1194>
  402e70:	bl	401b70 <_ZdaPv@plt>
  402e74:	ldur	x8, [x20, #-16]
  402e78:	cbz	x8, 404220 <sqrt@plt+0x2540>
  402e7c:	ldur	w9, [x20, #-8]
  402e80:	b	40422c <sqrt@plt+0x254c>
  402e84:	ldur	x0, [x20, #-48]
  402e88:	ldr	x1, [x20]
  402e8c:	bl	401bc0 <strcmp@plt>
  402e90:	cmp	w0, #0x0
  402e94:	ldur	x0, [x20, #-48]
  402e98:	fmov	d0, xzr
  402e9c:	fmov	d1, #1.000000000000000000e+00
  402ea0:	fcsel	d0, d1, d0, ne  // ne = any
  402ea4:	str	d0, [sp, #128]
  402ea8:	cbz	x0, 4042f0 <sqrt@plt+0x2610>
  402eac:	bl	401b70 <_ZdaPv@plt>
  402eb0:	b	4042f0 <sqrt@plt+0x2610>
  402eb4:	ldr	x8, [x20]
  402eb8:	str	x8, [sp, #128]
  402ebc:	str	wzr, [sp, #136]
  402ec0:	b	404254 <sqrt@plt+0x2574>
  402ec4:	ldr	x8, [x20]
  402ec8:	mov	w9, #0x1                   	// #1
  402ecc:	str	w9, [sp, #136]
  402ed0:	b	404218 <sqrt@plt+0x2538>
  402ed4:	ldp	x8, x9, [x20]
  402ed8:	ldur	x23, [x20, #-72]
  402edc:	stp	xzr, x8, [sp, #128]
  402ee0:	str	x9, [sp, #144]
  402ee4:	mov	w0, #0x18                  	// #24
  402ee8:	bl	401890 <_Znam@plt>
  402eec:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  402ef0:	mov	x2, x0
  402ef4:	ldr	x8, [sp, #144]
  402ef8:	ldr	q0, [sp, #128]
  402efc:	ldr	x0, [x9, #576]
  402f00:	mov	x1, x23
  402f04:	str	x8, [x2, #16]
  402f08:	str	q0, [x2]
  402f0c:	bl	40205c <sqrt@plt+0x37c>
  402f10:	ldur	x0, [x20, #-72]
  402f14:	b	403f98 <sqrt@plt+0x22b8>
  402f18:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402f1c:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  402f20:	ldr	q0, [x8, #2512]
  402f24:	ldr	w8, [x9, #2500]
  402f28:	str	q0, [sp, #128]
  402f2c:	str	w8, [sp, #144]
  402f30:	b	404254 <sqrt@plt+0x2574>
  402f34:	ldur	x8, [x20, #-56]
  402f38:	ldur	q0, [x20, #-72]
  402f3c:	b	403f7c <sqrt@plt+0x229c>
  402f40:	mov	w0, #0x110                 	// #272
  402f44:	bl	4154e4 <_Znwm@@Base>
  402f48:	mov	x23, x0
  402f4c:	mov	w1, #0x2                   	// #2
  402f50:	bl	40b1e4 <sqrt@plt+0x9504>
  402f54:	b	403a90 <sqrt@plt+0x1db0>
  402f58:	mov	w0, #0x110                 	// #272
  402f5c:	bl	4154e4 <_Znwm@@Base>
  402f60:	mov	x23, x0
  402f64:	mov	w1, #0x7                   	// #7
  402f68:	bl	40b1e4 <sqrt@plt+0x9504>
  402f6c:	b	402fc4 <sqrt@plt+0x12e4>
  402f70:	mov	w0, #0x110                 	// #272
  402f74:	bl	4154e4 <_Znwm@@Base>
  402f78:	mov	x23, x0
  402f7c:	mov	w1, #0x8                   	// #8
  402f80:	bl	40b1e4 <sqrt@plt+0x9504>
  402f84:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  402f88:	add	x0, x0, #0x99c
  402f8c:	str	x23, [sp, #128]
  402f90:	bl	404798 <sqrt@plt+0x2ab8>
  402f94:	cbz	x0, 402fa0 <sqrt@plt+0x12c0>
  402f98:	ldr	x8, [x0, #8]
  402f9c:	str	x8, [x23, #160]
  402fa0:	ldr	x23, [sp, #128]
  402fa4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  402fa8:	add	x0, x0, #0x9a3
  402fac:	b	402fec <sqrt@plt+0x130c>
  402fb0:	mov	w0, #0x110                 	// #272
  402fb4:	bl	4154e4 <_Znwm@@Base>
  402fb8:	mov	x23, x0
  402fbc:	mov	w1, #0x5                   	// #5
  402fc0:	bl	40b1e4 <sqrt@plt+0x9504>
  402fc4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  402fc8:	add	x0, x0, #0x98d
  402fcc:	str	x23, [sp, #128]
  402fd0:	bl	404798 <sqrt@plt+0x2ab8>
  402fd4:	cbz	x0, 402fe0 <sqrt@plt+0x1300>
  402fd8:	ldr	x8, [x0, #8]
  402fdc:	str	x8, [x23, #160]
  402fe0:	ldr	x23, [sp, #128]
  402fe4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  402fe8:	add	x0, x0, #0x994
  402fec:	bl	404798 <sqrt@plt+0x2ab8>
  402ff0:	cbz	x0, 402ffc <sqrt@plt+0x131c>
  402ff4:	ldr	x8, [x0, #8]
  402ff8:	str	x8, [x23, #152]
  402ffc:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  403000:	ldr	w8, [x8, #2500]
  403004:	ldr	x9, [sp, #128]
  403008:	str	w8, [x9, #232]
  40300c:	b	404254 <sqrt@plt+0x2574>
  403010:	mov	w0, #0x110                 	// #272
  403014:	bl	4154e4 <_Znwm@@Base>
  403018:	mov	x23, x0
  40301c:	mov	w1, #0x9                   	// #9
  403020:	bl	40b1e4 <sqrt@plt+0x9504>
  403024:	mov	w0, #0x28                  	// #40
  403028:	str	x23, [sp, #128]
  40302c:	bl	4154e4 <_Znwm@@Base>
  403030:	ldr	x8, [x20]
  403034:	mov	x23, x0
  403038:	str	x8, [sp, #64]
  40303c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  403040:	add	x0, x0, #0x98a
  403044:	add	x1, sp, #0x40
  403048:	mov	w2, #0x1                   	// #1
  40304c:	bl	404970 <sqrt@plt+0x2c90>
  403050:	mov	x1, x0
  403054:	mov	w3, #0xffffffff            	// #-1
  403058:	mov	x0, x23
  40305c:	mov	x2, xzr
  403060:	bl	40b1c4 <sqrt@plt+0x94e4>
  403064:	ldr	x8, [sp, #128]
  403068:	str	x23, [x8, #120]
  40306c:	b	404254 <sqrt@plt+0x2574>
  403070:	mov	w0, #0x110                 	// #272
  403074:	bl	4154e4 <_Znwm@@Base>
  403078:	mov	x23, x0
  40307c:	mov	w1, #0x9                   	// #9
  403080:	bl	40b1e4 <sqrt@plt+0x9504>
  403084:	mov	w0, #0x28                  	// #40
  403088:	str	x23, [sp, #128]
  40308c:	bl	4154e4 <_Znwm@@Base>
  403090:	ldr	x9, [x20]
  403094:	ldur	x8, [x20, #-24]
  403098:	adrp	x10, 419000 <_ZdlPvm@@Base+0x3a6c>
  40309c:	add	x10, x10, #0x98a
  4030a0:	cmp	x9, #0x0
  4030a4:	mov	x23, x0
  4030a8:	csel	x0, x10, x9, eq  // eq = none
  4030ac:	str	x8, [sp, #64]
  4030b0:	add	x1, sp, #0x40
  4030b4:	mov	w2, #0x1                   	// #1
  4030b8:	bl	404970 <sqrt@plt+0x2c90>
  4030bc:	mov	x1, x0
  4030c0:	ldr	x2, [x20, #8]
  4030c4:	ldr	w3, [x20, #16]
  4030c8:	mov	x0, x23
  4030cc:	bl	40b1c4 <sqrt@plt+0x94e4>
  4030d0:	ldr	x8, [sp, #128]
  4030d4:	str	x23, [x8, #120]
  4030d8:	b	4042f0 <sqrt@plt+0x2610>
  4030dc:	mov	w0, #0x28                  	// #40
  4030e0:	bl	4154e4 <_Znwm@@Base>
  4030e4:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  4030e8:	ldr	w9, [x9, #2500]
  4030ec:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4030f0:	add	x8, x8, #0x9d0
  4030f4:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  4030f8:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  4030fc:	ldr	q0, [x8]
  403100:	ldr	x10, [x10, #576]
  403104:	str	w9, [x0, #16]
  403108:	ldr	x9, [x11, #2544]
  40310c:	str	x0, [sp, #128]
  403110:	str	q0, [x0]
  403114:	str	x0, [sp]
  403118:	stp	x9, x10, [x0, #24]
  40311c:	mov	w0, #0x10                  	// #16
  403120:	stp	xzr, xzr, [x8]
  403124:	bl	4154e4 <_Znwm@@Base>
  403128:	mov	w8, #0x11                  	// #17
  40312c:	str	x0, [sp, #8]
  403130:	str	w8, [x0, #8]
  403134:	mov	w0, #0x110                 	// #272
  403138:	bl	401890 <_Znam@plt>
  40313c:	mov	w2, #0x110                 	// #272
  403140:	mov	w1, wzr
  403144:	mov	x23, x0
  403148:	bl	4019b0 <memset@plt>
  40314c:	ldr	x9, [sp, #8]
  403150:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  403154:	str	x9, [x8, #576]
  403158:	ldr	x8, [sp]
  40315c:	str	x23, [x9]
  403160:	str	wzr, [x9, #12]
  403164:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  403168:	str	x8, [x9, #2544]
  40316c:	bl	40b3cc <sqrt@plt+0x96ec>
  403170:	mov	x1, x0
  403174:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  403178:	add	x0, x0, #0x9f8
  40317c:	bl	40b418 <sqrt@plt+0x9738>
  403180:	b	404254 <sqrt@plt+0x2574>
  403184:	ldur	x8, [x20, #-48]
  403188:	ldur	x9, [x20, #-48]
  40318c:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  403190:	add	x10, x10, #0x9d0
  403194:	ldr	x8, [x8]
  403198:	mov	w0, #0x110                 	// #272
  40319c:	str	x8, [x10]
  4031a0:	ldr	x8, [x9, #8]
  4031a4:	ldur	x9, [x20, #-48]
  4031a8:	str	x8, [x10, #8]
  4031ac:	ldr	w8, [x9, #16]
  4031b0:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  4031b4:	str	w8, [x9, #2500]
  4031b8:	bl	4154e4 <_Znwm@@Base>
  4031bc:	mov	x23, x0
  4031c0:	mov	w1, #0xa                   	// #10
  4031c4:	bl	40b1e4 <sqrt@plt+0x9504>
  4031c8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4031cc:	add	x1, x23, #0x10
  4031d0:	add	x0, x0, #0x9f8
  4031d4:	str	x23, [sp, #128]
  4031d8:	bl	40b448 <sqrt@plt+0x9768>
  4031dc:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4031e0:	ldr	x9, [sp, #128]
  4031e4:	ldr	x10, [x8, #576]
  4031e8:	str	x10, [x9, #32]
  4031ec:	ldur	x9, [x20, #-48]
  4031f0:	ldur	x10, [x20, #-48]
  4031f4:	ldur	x0, [x20, #-48]
  4031f8:	ldr	x9, [x9, #32]
  4031fc:	str	x9, [x8, #576]
  403200:	ldr	x8, [x10, #24]
  403204:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  403208:	str	x8, [x9, #2544]
  40320c:	cbz	x0, 404254 <sqrt@plt+0x2574>
  403210:	bl	415588 <_ZdlPv@@Base>
  403214:	b	404254 <sqrt@plt+0x2574>
  403218:	ldur	x8, [x20, #-48]
  40321c:	ldr	x9, [x20]
  403220:	str	x8, [sp, #128]
  403224:	ldr	x10, [x8]
  403228:	str	x9, [x8, #128]
  40322c:	orr	x9, x10, #0x1000
  403230:	b	4036ac <sqrt@plt+0x19cc>
  403234:	ldur	x8, [x20, #-48]
  403238:	ldr	x9, [x20]
  40323c:	str	x8, [sp, #128]
  403240:	ldr	x10, [x8]
  403244:	str	x9, [x8, #144]
  403248:	orr	x9, x10, #0x2000
  40324c:	b	4036ac <sqrt@plt+0x19cc>
  403250:	ldur	x8, [x20, #-48]
  403254:	mov	w10, #0x1                   	// #1
  403258:	str	x8, [sp, #128]
  40325c:	ldr	x9, [x8]
  403260:	str	w10, [x8, #232]
  403264:	orr	x9, x9, #0x80
  403268:	str	x9, [x8]
  40326c:	ldr	x8, [sp, #128]
  403270:	ldr	d0, [x20]
  403274:	b	4040ac <sqrt@plt+0x23cc>
  403278:	ldur	x8, [x20, #-48]
  40327c:	mov	w10, #0x3                   	// #3
  403280:	str	x8, [sp, #128]
  403284:	ldr	x9, [x8]
  403288:	str	w10, [x8, #232]
  40328c:	orr	x9, x9, #0x80
  403290:	str	x9, [x8]
  403294:	ldr	x8, [sp, #128]
  403298:	ldr	d0, [x20]
  40329c:	b	4040dc <sqrt@plt+0x23fc>
  4032a0:	ldur	x8, [x20, #-24]
  4032a4:	str	x8, [sp, #128]
  4032a8:	ldr	x9, [x8]
  4032ac:	str	wzr, [x8, #232]
  4032b0:	orr	x9, x9, #0x80
  4032b4:	str	x9, [x8]
  4032b8:	ldr	x8, [sp, #128]
  4032bc:	ldr	d0, [x8, #152]
  4032c0:	ldr	d1, [x8, #248]
  4032c4:	fadd	d0, d0, d1
  4032c8:	b	403320 <sqrt@plt+0x1640>
  4032cc:	ldur	x8, [x20, #-24]
  4032d0:	mov	w10, #0x2                   	// #2
  4032d4:	str	x8, [sp, #128]
  4032d8:	ldr	x9, [x8]
  4032dc:	str	w10, [x8, #232]
  4032e0:	orr	x9, x9, #0x80
  4032e4:	str	x9, [x8]
  4032e8:	ldr	x8, [sp, #128]
  4032ec:	ldr	d0, [x8, #152]
  4032f0:	b	403318 <sqrt@plt+0x1638>
  4032f4:	ldur	x8, [x20, #-48]
  4032f8:	mov	w10, #0x2                   	// #2
  4032fc:	str	x8, [sp, #128]
  403300:	ldr	x9, [x8]
  403304:	str	w10, [x8, #232]
  403308:	orr	x9, x9, #0x80
  40330c:	str	x9, [x8]
  403310:	ldr	x8, [sp, #128]
  403314:	ldr	d0, [x20]
  403318:	ldr	d1, [x8, #248]
  40331c:	fsub	d0, d1, d0
  403320:	str	d0, [x8, #248]
  403324:	b	404254 <sqrt@plt+0x2574>
  403328:	ldur	x23, [x20, #-48]
  40332c:	str	x23, [sp, #128]
  403330:	ldr	x8, [x23]
  403334:	tbz	w8, #7, 403364 <sqrt@plt+0x1684>
  403338:	mov	w0, #0x20                  	// #32
  40333c:	bl	4154e4 <_Znwm@@Base>
  403340:	ldr	w2, [x23, #264]
  403344:	ldr	x3, [x23, #240]
  403348:	add	x1, x23, #0xf8
  40334c:	str	x0, [sp, #8]
  403350:	bl	40b1b0 <sqrt@plt+0x94d0>
  403354:	ldr	x23, [sp, #128]
  403358:	ldr	x9, [sp, #8]
  40335c:	ldr	x8, [x23]
  403360:	str	x9, [x23, #240]
  403364:	orr	x8, x8, #0x80
  403368:	str	x8, [x23]
  40336c:	ldr	x8, [x20]
  403370:	ldr	x9, [sp, #128]
  403374:	mov	w11, #0x1                   	// #1
  403378:	str	x8, [x9, #248]
  40337c:	ldr	x8, [x20, #8]
  403380:	ldr	x10, [x9]
  403384:	str	w11, [x9, #264]
  403388:	str	x8, [x9, #256]
  40338c:	orr	x8, x10, #0x8000
  403390:	str	x8, [x9]
  403394:	ldr	x8, [x20]
  403398:	ldr	x9, [sp, #128]
  40339c:	str	x8, [x9, #64]
  4033a0:	ldr	x8, [x20, #8]
  4033a4:	str	x8, [x9, #72]
  4033a8:	b	404254 <sqrt@plt+0x2574>
  4033ac:	ldur	x8, [x20, #-48]
  4033b0:	str	x8, [sp, #128]
  4033b4:	ldr	x9, [x8]
  4033b8:	orr	x9, x9, #0x400
  4033bc:	str	x9, [x8]
  4033c0:	ldr	x9, [x20]
  4033c4:	ldr	x8, [sp, #128]
  4033c8:	str	x9, [x8, #80]
  4033cc:	ldr	w9, [x8, #8]
  4033d0:	ldr	x10, [x20, #8]
  4033d4:	cmp	w9, #0x4
  4033d8:	str	x10, [x8, #88]
  4033dc:	b.eq	404254 <sqrt@plt+0x2574>  // b.none
  4033e0:	ldr	x9, [x8]
  4033e4:	orr	x9, x9, #0x200
  4033e8:	str	x9, [x8]
  4033ec:	ldr	x8, [x20]
  4033f0:	ldr	x9, [sp, #128]
  4033f4:	str	x8, [x9, #48]
  4033f8:	ldr	x8, [x20, #8]
  4033fc:	str	x8, [x9, #56]
  403400:	b	404254 <sqrt@plt+0x2574>
  403404:	ldur	x8, [x20, #-48]
  403408:	str	x8, [sp, #128]
  40340c:	ldr	x9, [x8]
  403410:	orr	x9, x9, #0x800
  403414:	str	x9, [x8]
  403418:	ldr	x8, [x20]
  40341c:	ldr	x9, [sp, #128]
  403420:	str	x8, [x9, #112]
  403424:	b	404254 <sqrt@plt+0x2574>
  403428:	ldur	x8, [x20, #-48]
  40342c:	add	x0, sp, #0x40
  403430:	str	x8, [sp, #128]
  403434:	ldr	x9, [x8]
  403438:	orr	x9, x9, #0x800
  40343c:	str	x9, [x8]
  403440:	bl	40ad6c <sqrt@plt+0x908c>
  403444:	ldp	x8, x28, [x20]
  403448:	mov	w0, #0x38                  	// #56
  40344c:	str	x8, [sp, #8]
  403450:	stp	x8, x28, [sp, #64]
  403454:	bl	4154e4 <_Znwm@@Base>
  403458:	ldr	d0, [sp, #8]
  40345c:	mov	x23, x0
  403460:	fmov	d1, x28
  403464:	bl	40ea24 <sqrt@plt+0xcd44>
  403468:	ldr	x8, [sp, #128]
  40346c:	str	x23, [x8, #112]
  403470:	b	4043a8 <sqrt@plt+0x26c8>
  403474:	ldur	x8, [x20, #-48]
  403478:	str	x8, [sp, #128]
  40347c:	ldr	x9, [x8]
  403480:	orr	x9, x9, #0x80
  403484:	str	x9, [x8]
  403488:	ldr	x8, [sp, #128]
  40348c:	ldr	d0, [x20]
  403490:	ldp	d1, d2, [x8, #248]
  403494:	fadd	d0, d0, d1
  403498:	str	d0, [x8, #248]
  40349c:	ldr	d0, [x20, #8]
  4034a0:	fadd	d0, d0, d2
  4034a4:	b	4040e4 <sqrt@plt+0x2404>
  4034a8:	ldur	x28, [x20, #-24]
  4034ac:	str	x28, [sp, #128]
  4034b0:	ldrb	w8, [x28]
  4034b4:	tbnz	w8, #7, 40436c <sqrt@plt+0x268c>
  4034b8:	ldr	w8, [x28, #232]
  4034bc:	cmp	w8, #0x3
  4034c0:	b.hi	40436c <sqrt@plt+0x268c>  // b.pmore
  4034c4:	adrp	x9, 416000 <_ZdlPvm@@Base+0xa6c>
  4034c8:	add	x9, x9, #0x524
  4034cc:	adr	x10, 4034dc <sqrt@plt+0x17fc>
  4034d0:	ldrh	w11, [x9, x8, lsl #1]
  4034d4:	add	x10, x10, x11, lsl #2
  4034d8:	br	x10
  4034dc:	ldr	d0, [x28, #152]
  4034e0:	ldr	d1, [x28, #248]
  4034e4:	fadd	d0, d0, d1
  4034e8:	b	404354 <sqrt@plt+0x2674>
  4034ec:	ldur	x8, [x20, #-48]
  4034f0:	str	x8, [sp, #128]
  4034f4:	ldr	x9, [x8]
  4034f8:	orr	x9, x9, #0x1
  4034fc:	b	403510 <sqrt@plt+0x1830>
  403500:	ldur	x8, [x20, #-48]
  403504:	str	x8, [sp, #128]
  403508:	ldr	x9, [x8]
  40350c:	orr	x9, x9, #0x2
  403510:	str	x9, [x8]
  403514:	ldr	x8, [x20]
  403518:	ldr	x9, [sp, #128]
  40351c:	str	x8, [x9, #40]
  403520:	b	404254 <sqrt@plt+0x2574>
  403524:	ldur	x8, [x20, #-24]
  403528:	str	x8, [sp, #128]
  40352c:	ldr	x9, [x8]
  403530:	orr	x9, x9, #0x100000
  403534:	b	4036ac <sqrt@plt+0x19cc>
  403538:	ldur	x8, [x20, #-48]
  40353c:	str	x8, [sp, #128]
  403540:	ldr	x9, [x8]
  403544:	orr	x9, x9, #0x80000
  403548:	str	x9, [x8]
  40354c:	ldr	x8, [x20]
  403550:	ldr	x9, [sp, #128]
  403554:	str	x8, [x9, #192]
  403558:	b	404254 <sqrt@plt+0x2574>
  40355c:	ldur	x8, [x20, #-48]
  403560:	str	x8, [sp, #128]
  403564:	ldr	x9, [x8]
  403568:	orr	x9, x9, #0x1000000
  40356c:	str	x9, [x8]
  403570:	ldr	x8, [x20]
  403574:	ldr	x9, [sp, #128]
  403578:	str	x8, [x9, #200]
  40357c:	b	404254 <sqrt@plt+0x2574>
  403580:	ldur	x8, [x20, #-48]
  403584:	str	x8, [sp, #128]
  403588:	ldr	x9, [x8]
  40358c:	orr	x9, x9, #0x2000000
  403590:	str	x9, [x8]
  403594:	ldr	x8, [x20]
  403598:	ldr	x9, [sp, #128]
  40359c:	str	x8, [x9, #208]
  4035a0:	b	404254 <sqrt@plt+0x2574>
  4035a4:	ldur	x8, [x20, #-48]
  4035a8:	mov	w10, #0x480000              	// #4718592
  4035ac:	str	x8, [sp, #128]
  4035b0:	ldr	x9, [x8]
  4035b4:	orr	x9, x9, x10
  4035b8:	str	x9, [x8]
  4035bc:	ldr	x0, [x20]
  4035c0:	bl	401910 <strlen@plt>
  4035c4:	add	x0, x0, #0x1
  4035c8:	bl	401890 <_Znam@plt>
  4035cc:	ldr	x8, [sp, #128]
  4035d0:	str	x0, [x8, #216]
  4035d4:	b	403640 <sqrt@plt+0x1960>
  4035d8:	ldur	x8, [x20, #-48]
  4035dc:	mov	w10, #0xc80000              	// #13107200
  4035e0:	str	x8, [sp, #128]
  4035e4:	ldr	x9, [x8]
  4035e8:	orr	x9, x9, x10
  4035ec:	str	x9, [x8]
  4035f0:	ldr	x0, [x20]
  4035f4:	bl	401910 <strlen@plt>
  4035f8:	add	x0, x0, #0x1
  4035fc:	bl	401890 <_Znam@plt>
  403600:	ldr	x8, [sp, #128]
  403604:	str	x0, [x8, #216]
  403608:	ldr	x1, [x20]
  40360c:	bl	401a30 <strcpy@plt>
  403610:	b	403628 <sqrt@plt+0x1948>
  403614:	ldur	x8, [x20, #-48]
  403618:	str	x8, [sp, #128]
  40361c:	ldr	x9, [x8]
  403620:	orr	x9, x9, #0x800000
  403624:	str	x9, [x8]
  403628:	ldr	x0, [x20]
  40362c:	bl	401910 <strlen@plt>
  403630:	add	x0, x0, #0x1
  403634:	bl	401890 <_Znam@plt>
  403638:	ldr	x8, [sp, #128]
  40363c:	str	x0, [x8, #224]
  403640:	ldr	x1, [x20]
  403644:	bl	401a30 <strcpy@plt>
  403648:	b	404254 <sqrt@plt+0x2574>
  40364c:	ldur	x8, [x20, #-24]
  403650:	str	x8, [sp, #128]
  403654:	ldr	x9, [x8]
  403658:	orr	x9, x9, #0x100
  40365c:	b	4036ac <sqrt@plt+0x19cc>
  403660:	ldur	x8, [x20, #-24]
  403664:	str	x8, [sp, #128]
  403668:	ldr	x9, [x8]
  40366c:	orr	x9, x9, #0x10
  403670:	b	4036ac <sqrt@plt+0x19cc>
  403674:	ldur	x8, [x20, #-24]
  403678:	str	x8, [sp, #128]
  40367c:	ldr	x9, [x8]
  403680:	orr	x9, x9, #0x20
  403684:	b	4036ac <sqrt@plt+0x19cc>
  403688:	ldur	x8, [x20, #-24]
  40368c:	str	x8, [sp, #128]
  403690:	ldr	x9, [x8]
  403694:	orr	x9, x9, #0x40
  403698:	b	4036ac <sqrt@plt+0x19cc>
  40369c:	ldur	x8, [x20, #-24]
  4036a0:	str	x8, [sp, #128]
  4036a4:	ldr	x9, [x8]
  4036a8:	and	x9, x9, #0xfffffffffffffffb
  4036ac:	str	x9, [x8]
  4036b0:	b	404254 <sqrt@plt+0x2574>
  4036b4:	ldur	x8, [x20, #-24]
  4036b8:	str	x8, [sp, #128]
  4036bc:	add	x8, x8, #0x78
  4036c0:	mov	x28, x8
  4036c4:	ldr	x8, [x8]
  4036c8:	cbnz	x8, 4036c0 <sqrt@plt+0x19e0>
  4036cc:	mov	w0, #0x28                  	// #40
  4036d0:	bl	4154e4 <_Znwm@@Base>
  4036d4:	ldp	x1, x2, [x20]
  4036d8:	ldr	w3, [x20, #16]
  4036dc:	mov	x23, x0
  4036e0:	bl	40b1c4 <sqrt@plt+0x94e4>
  4036e4:	str	x23, [x28]
  4036e8:	b	4043a8 <sqrt@plt+0x26c8>
  4036ec:	ldur	x8, [x20, #-24]
  4036f0:	str	x8, [sp, #128]
  4036f4:	ldr	x8, [x8, #120]
  4036f8:	cbz	x8, 404254 <sqrt@plt+0x2574>
  4036fc:	mov	x9, x8
  403700:	ldr	x8, [x8]
  403704:	cbnz	x8, 4036fc <sqrt@plt+0x1a1c>
  403708:	mov	w8, #0x1                   	// #1
  40370c:	b	403730 <sqrt@plt+0x1a50>
  403710:	ldur	x8, [x20, #-24]
  403714:	str	x8, [sp, #128]
  403718:	ldr	x8, [x8, #120]
  40371c:	cbz	x8, 404254 <sqrt@plt+0x2574>
  403720:	mov	x9, x8
  403724:	ldr	x8, [x8]
  403728:	cbnz	x8, 403720 <sqrt@plt+0x1a40>
  40372c:	mov	w8, #0x2                   	// #2
  403730:	str	w8, [x9, #16]
  403734:	b	404254 <sqrt@plt+0x2574>
  403738:	ldur	x8, [x20, #-24]
  40373c:	str	x8, [sp, #128]
  403740:	ldr	x8, [x8, #120]
  403744:	cbz	x8, 404254 <sqrt@plt+0x2574>
  403748:	mov	x9, x8
  40374c:	ldr	x8, [x8]
  403750:	cbnz	x8, 403748 <sqrt@plt+0x1a68>
  403754:	mov	w8, #0x1                   	// #1
  403758:	b	40377c <sqrt@plt+0x1a9c>
  40375c:	ldur	x8, [x20, #-24]
  403760:	str	x8, [sp, #128]
  403764:	ldr	x8, [x8, #120]
  403768:	cbz	x8, 404254 <sqrt@plt+0x2574>
  40376c:	mov	x9, x8
  403770:	ldr	x8, [x8]
  403774:	cbnz	x8, 40376c <sqrt@plt+0x1a8c>
  403778:	mov	w8, #0x2                   	// #2
  40377c:	str	w8, [x9, #20]
  403780:	b	404254 <sqrt@plt+0x2574>
  403784:	ldur	x8, [x20, #-48]
  403788:	str	x8, [sp, #128]
  40378c:	ldr	x9, [x8]
  403790:	orr	x9, x9, #0x40000
  403794:	str	x9, [x8]
  403798:	ldr	x8, [x20]
  40379c:	ldr	x9, [sp, #128]
  4037a0:	str	x8, [x9, #184]
  4037a4:	b	404254 <sqrt@plt+0x2574>
  4037a8:	ldur	w8, [x20, #-32]
  4037ac:	ldp	x0, x9, [x20, #-48]
  4037b0:	ldur	x1, [x20, #-24]
  4037b4:	ldur	w2, [x20, #-16]
  4037b8:	str	w8, [sp, #144]
  4037bc:	str	x9, [sp, #136]
  4037c0:	bl	404970 <sqrt@plt+0x2c90>
  4037c4:	ldur	x8, [x20, #-24]
  4037c8:	str	x0, [sp, #128]
  4037cc:	cbz	x8, 403f94 <sqrt@plt+0x22b4>
  4037d0:	mov	x0, x8
  4037d4:	bl	401b70 <_ZdaPv@plt>
  4037d8:	b	403f94 <sqrt@plt+0x22b4>
  4037dc:	str	xzr, [sp, #136]
  4037e0:	b	403c7c <sqrt@plt+0x1f9c>
  4037e4:	ldur	q0, [x20, #-48]
  4037e8:	str	q0, [sp, #128]
  4037ec:	ldp	w23, w8, [sp, #136]
  4037f0:	sxtw	x8, w8
  4037f4:	cmp	w23, w8
  4037f8:	b.lt	40431c <sqrt@plt+0x263c>  // b.tstop
  4037fc:	cbz	w23, 404308 <sqrt@plt+0x2628>
  403800:	ldr	x9, [sp, #128]
  403804:	sxtw	x28, w23
  403808:	str	x9, [sp, #8]
  40380c:	lsl	x9, x8, #1
  403810:	lsl	x8, x8, #4
  403814:	cmp	xzr, x9, lsr #61
  403818:	csinv	x0, x8, xzr, eq  // eq = none
  40381c:	str	w9, [sp, #140]
  403820:	bl	401890 <_Znam@plt>
  403824:	ldr	x1, [sp, #8]
  403828:	lsl	x2, x28, #3
  40382c:	add	x28, sp, #0x1, lsl #12
  403830:	str	x0, [sp]
  403834:	add	x28, x28, #0x358
  403838:	bl	4018b0 <memcpy@plt>
  40383c:	ldp	x8, x0, [sp]
  403840:	str	x8, [sp, #128]
  403844:	cbz	x0, 40431c <sqrt@plt+0x263c>
  403848:	bl	401b70 <_ZdaPv@plt>
  40384c:	ldr	w23, [sp, #136]
  403850:	b	40431c <sqrt@plt+0x263c>
  403854:	add	x0, sp, #0x40
  403858:	mov	x1, x20
  40385c:	b	403868 <sqrt@plt+0x1b88>
  403860:	sub	x1, x20, #0x18
  403864:	add	x0, sp, #0x40
  403868:	bl	40ad28 <sqrt@plt+0x9048>
  40386c:	ldr	q0, [sp, #64]
  403870:	b	403f80 <sqrt@plt+0x22a0>
  403874:	ldp	d0, d1, [x20, #-48]
  403878:	ldp	d2, d3, [x20]
  40387c:	b	4038e0 <sqrt@plt+0x1c00>
  403880:	ldp	d0, d1, [x20, #-72]
  403884:	ldp	d2, d3, [x20, #-24]
  403888:	b	4038e0 <sqrt@plt+0x1c00>
  40388c:	ldp	d0, d1, [x20, #-48]
  403890:	ldp	d2, d3, [x20]
  403894:	fsub	d0, d0, d2
  403898:	fsub	d1, d1, d3
  40389c:	b	4038e8 <sqrt@plt+0x1c08>
  4038a0:	ldur	d0, [x20, #-96]
  4038a4:	ldp	d2, d6, [x20]
  4038a8:	ldur	d3, [x20, #-96]
  4038ac:	ldp	d4, d5, [x20, #-48]
  4038b0:	b	4038c4 <sqrt@plt+0x1be4>
  4038b4:	ldur	d0, [x20, #-144]
  4038b8:	ldp	d2, d6, [x20, #-48]
  4038bc:	ldur	d3, [x20, #-144]
  4038c0:	ldp	d4, d5, [x20, #-96]
  4038c4:	fmov	d1, #1.000000000000000000e+00
  4038c8:	fmul	d2, d0, d2
  4038cc:	fsub	d0, d1, d0
  4038d0:	fsub	d1, d1, d3
  4038d4:	fmul	d3, d3, d6
  4038d8:	fmul	d0, d0, d4
  4038dc:	fmul	d1, d1, d5
  4038e0:	fadd	d0, d0, d2
  4038e4:	fadd	d1, d1, d3
  4038e8:	stp	d0, d1, [sp, #128]
  4038ec:	b	404254 <sqrt@plt+0x2574>
  4038f0:	ldur	x8, [x20, #-48]
  4038f4:	ldr	x9, [x20]
  4038f8:	b	404080 <sqrt@plt+0x23a0>
  4038fc:	ldur	q0, [x20, #-24]
  403900:	b	403f80 <sqrt@plt+0x22a0>
  403904:	ldp	x1, x2, [x20]
  403908:	add	x0, sp, #0x40
  40390c:	bl	40ea10 <sqrt@plt+0xcd30>
  403910:	sub	x1, x20, #0x18
  403914:	add	x0, sp, #0x40
  403918:	add	x2, sp, #0x80
  40391c:	bl	40bf8c <sqrt@plt+0xa2ac>
  403920:	b	403960 <sqrt@plt+0x1c80>
  403924:	ldp	x1, x2, [x20, #-24]
  403928:	add	x0, sp, #0x40
  40392c:	bl	40ea10 <sqrt@plt+0xcd30>
  403930:	add	x0, sp, #0x40
  403934:	add	x2, sp, #0x80
  403938:	mov	x1, x20
  40393c:	bl	40bf8c <sqrt@plt+0xa2ac>
  403940:	b	403960 <sqrt@plt+0x1c80>
  403944:	ldp	x1, x2, [x20, #-48]
  403948:	add	x0, sp, #0x40
  40394c:	bl	40ea10 <sqrt@plt+0xcd30>
  403950:	add	x0, sp, #0x40
  403954:	add	x2, sp, #0x80
  403958:	mov	x1, x20
  40395c:	bl	40bf8c <sqrt@plt+0xa2ac>
  403960:	mov	w23, w0
  403964:	add	x0, sp, #0x40
  403968:	bl	40ea7c <sqrt@plt+0xcd9c>
  40396c:	cbnz	w23, 404254 <sqrt@plt+0x2574>
  403970:	b	404544 <sqrt@plt+0x2864>
  403974:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  403978:	ldr	q0, [x8, #2512]
  40397c:	stur	q0, [sp, #136]
  403980:	b	403c7c <sqrt@plt+0x1f9c>
  403984:	ldr	x0, [x20]
  403988:	bl	404798 <sqrt@plt+0x2ab8>
  40398c:	cbz	x0, 4045c4 <sqrt@plt+0x28e4>
  403990:	ldr	x8, [x0, #16]
  403994:	ldr	q0, [x0]
  403998:	ldr	x0, [x20]
  40399c:	str	x8, [sp, #144]
  4039a0:	str	q0, [sp, #128]
  4039a4:	b	403f98 <sqrt@plt+0x22b8>
  4039a8:	ldr	w8, [x20]
  4039ac:	b	403a40 <sqrt@plt+0x1d60>
  4039b0:	ldur	d0, [x20, #-24]
  4039b4:	fcvtzs	w8, d0
  4039b8:	b	403a40 <sqrt@plt+0x1d60>
  4039bc:	ldur	w8, [x20, #-24]
  4039c0:	b	403a40 <sqrt@plt+0x1d60>
  4039c4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4039c8:	ldr	x23, [x8, #2552]
  4039cc:	cbz	x23, 404444 <sqrt@plt+0x2764>
  4039d0:	mov	w28, wzr
  4039d4:	ldr	x8, [x23]
  4039d8:	mov	x0, x23
  4039dc:	ldr	x8, [x8, #168]
  4039e0:	blr	x8
  4039e4:	ldr	w8, [x20]
  4039e8:	cmp	w0, w8
  4039ec:	b.ne	403a00 <sqrt@plt+0x1d20>  // b.any
  4039f0:	ldur	w8, [x20, #-24]
  4039f4:	add	w28, w28, #0x1
  4039f8:	cmp	w28, w8
  4039fc:	b.eq	40414c <sqrt@plt+0x246c>  // b.none
  403a00:	ldr	x23, [x23, #16]
  403a04:	cbnz	x23, 4039d4 <sqrt@plt+0x1cf4>
  403a08:	b	404444 <sqrt@plt+0x2764>
  403a0c:	mov	w8, #0x3                   	// #3
  403a10:	b	403a40 <sqrt@plt+0x1d60>
  403a14:	mov	w8, #0x4                   	// #4
  403a18:	b	403a40 <sqrt@plt+0x1d60>
  403a1c:	mov	w8, #0x6                   	// #6
  403a20:	b	403a40 <sqrt@plt+0x1d60>
  403a24:	mov	w8, #0x7                   	// #7
  403a28:	b	403a40 <sqrt@plt+0x1d60>
  403a2c:	mov	w8, #0x5                   	// #5
  403a30:	b	403a40 <sqrt@plt+0x1d60>
  403a34:	mov	w8, #0xa                   	// #10
  403a38:	b	403a40 <sqrt@plt+0x1d60>
  403a3c:	mov	w8, #0x9                   	// #9
  403a40:	str	w8, [sp, #128]
  403a44:	b	404254 <sqrt@plt+0x2574>
  403a48:	mov	w0, #0x38                  	// #56
  403a4c:	bl	4154e4 <_Znwm@@Base>
  403a50:	ldr	x1, [x20]
  403a54:	mov	x23, x0
  403a58:	mov	x2, xzr
  403a5c:	mov	x3, xzr
  403a60:	bl	40ea3c <sqrt@plt+0xcd5c>
  403a64:	b	403a90 <sqrt@plt+0x1db0>
  403a68:	ldur	x0, [x20, #-48]
  403a6c:	ldr	x1, [x20]
  403a70:	str	x0, [sp, #128]
  403a74:	bl	40eb48 <sqrt@plt+0xce68>
  403a78:	b	404254 <sqrt@plt+0x2574>
  403a7c:	mov	w0, #0x38                  	// #56
  403a80:	bl	4154e4 <_Znwm@@Base>
  403a84:	ldp	x1, x2, [x20]
  403a88:	mov	x23, x0
  403a8c:	bl	40ea10 <sqrt@plt+0xcd30>
  403a90:	str	x23, [sp, #128]
  403a94:	b	404254 <sqrt@plt+0x2574>
  403a98:	ldur	x0, [x20, #-24]
  403a9c:	ldp	x1, x2, [x20]
  403aa0:	str	x0, [sp, #128]
  403aa4:	bl	40eae0 <sqrt@plt+0xce00>
  403aa8:	b	404254 <sqrt@plt+0x2574>
  403aac:	ldur	x0, [x20, #-72]
  403ab0:	ldur	x1, [x20, #-24]
  403ab4:	str	x0, [sp, #128]
  403ab8:	bl	40eb84 <sqrt@plt+0xcea4>
  403abc:	b	404254 <sqrt@plt+0x2574>
  403ac0:	ldur	w1, [x20, #-72]
  403ac4:	add	x0, sp, #0x40
  403ac8:	bl	414210 <sqrt@plt+0x12530>
  403acc:	ldur	w8, [x20, #-72]
  403ad0:	sub	w9, w8, #0xa
  403ad4:	cmp	w9, #0xb
  403ad8:	b.cc	4040ec <sqrt@plt+0x240c>  // b.lo, b.ul, b.last
  403adc:	mov	w9, #0x6667                	// #26215
  403ae0:	movk	w9, #0x6666, lsl #16
  403ae4:	smull	x9, w8, w9
  403ae8:	lsr	x10, x9, #63
  403aec:	asr	x9, x9, #34
  403af0:	add	w9, w9, w10
  403af4:	mov	w10, #0xa                   	// #10
  403af8:	msub	w8, w9, w10, w8
  403afc:	sxtw	x8, w8
  403b00:	sub	x8, x8, #0x1
  403b04:	cmp	w8, #0x2
  403b08:	b.hi	4040ec <sqrt@plt+0x240c>  // b.pmore
  403b0c:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  403b10:	add	x9, x9, #0x8c8
  403b14:	ldr	x1, [x9, x8, lsl #3]
  403b18:	b	4040f4 <sqrt@plt+0x2414>
  403b1c:	ldur	w8, [x20, #-24]
  403b20:	sub	w8, w8, #0x1
  403b24:	cmp	w8, #0x9
  403b28:	b.hi	4041a4 <sqrt@plt+0x24c4>  // b.pmore
  403b2c:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  403b30:	add	x9, x9, #0x8e0
  403b34:	ldr	x1, [x9, w8, sxtw #3]
  403b38:	b	4041ac <sqrt@plt+0x24cc>
  403b3c:	ldur	w1, [x20, #-48]
  403b40:	add	x0, sp, #0x40
  403b44:	bl	414210 <sqrt@plt+0x12530>
  403b48:	ldur	w8, [x20, #-48]
  403b4c:	sub	w9, w8, #0xa
  403b50:	cmp	w9, #0xb
  403b54:	b.cc	40411c <sqrt@plt+0x243c>  // b.lo, b.ul, b.last
  403b58:	mov	w9, #0x6667                	// #26215
  403b5c:	movk	w9, #0x6666, lsl #16
  403b60:	smull	x9, w8, w9
  403b64:	lsr	x10, x9, #63
  403b68:	asr	x9, x9, #34
  403b6c:	add	w9, w9, w10
  403b70:	mov	w10, #0xa                   	// #10
  403b74:	msub	w8, w9, w10, w8
  403b78:	sxtw	x8, w8
  403b7c:	sub	x8, x8, #0x1
  403b80:	cmp	w8, #0x2
  403b84:	b.hi	40411c <sqrt@plt+0x243c>  // b.pmore
  403b88:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  403b8c:	add	x9, x9, #0x8c8
  403b90:	ldr	x1, [x9, x8, lsl #3]
  403b94:	b	404124 <sqrt@plt+0x2444>
  403b98:	ldur	x1, [x20, #-24]
  403b9c:	add	x0, sp, #0x40
  403ba0:	bl	4141e8 <sqrt@plt+0x12508>
  403ba4:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2650>
  403ba8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  403bac:	add	x2, x2, #0xa58
  403bb0:	add	x0, x0, #0xa6b
  403bb4:	add	x1, sp, #0x40
  403bb8:	mov	x3, x2
  403bbc:	bl	406174 <sqrt@plt+0x4494>
  403bc0:	ldur	x0, [x20, #-24]
  403bc4:	cbz	x0, 404214 <sqrt@plt+0x2534>
  403bc8:	bl	401b70 <_ZdaPv@plt>
  403bcc:	b	404214 <sqrt@plt+0x2534>
  403bd0:	ldur	d0, [x20, #-48]
  403bd4:	ldr	d1, [x20]
  403bd8:	fmov	d2, xzr
  403bdc:	fcmp	d0, d1
  403be0:	fmov	d0, #1.000000000000000000e+00
  403be4:	fcsel	d0, d0, d2, mi  // mi = first
  403be8:	b	404250 <sqrt@plt+0x2570>
  403bec:	ldr	x0, [x20]
  403bf0:	bl	404798 <sqrt@plt+0x2ab8>
  403bf4:	cbz	x0, 404588 <sqrt@plt+0x28a8>
  403bf8:	ldr	x8, [x0, #8]
  403bfc:	ldr	x0, [x20]
  403c00:	str	x8, [sp, #128]
  403c04:	b	403f98 <sqrt@plt+0x22b8>
  403c08:	ldur	x0, [x20, #-24]
  403c0c:	cbz	x0, 404238 <sqrt@plt+0x2558>
  403c10:	ldr	x8, [x0]
  403c14:	ldr	x8, [x8, #16]
  403c18:	blr	x8
  403c1c:	b	404250 <sqrt@plt+0x2570>
  403c20:	ldur	x0, [x20, #-24]
  403c24:	cbz	x0, 404240 <sqrt@plt+0x2560>
  403c28:	ldr	x8, [x0]
  403c2c:	ldr	x8, [x8, #16]
  403c30:	blr	x8
  403c34:	str	d1, [sp, #128]
  403c38:	b	404254 <sqrt@plt+0x2574>
  403c3c:	ldur	x0, [x20, #-24]
  403c40:	cbz	x0, 403c7c <sqrt@plt+0x1f9c>
  403c44:	ldr	x8, [x0]
  403c48:	ldr	x8, [x8, #40]
  403c4c:	b	403c74 <sqrt@plt+0x1f94>
  403c50:	ldur	x0, [x20, #-24]
  403c54:	cbz	x0, 403c7c <sqrt@plt+0x1f9c>
  403c58:	ldr	x8, [x0]
  403c5c:	ldr	x8, [x8, #24]
  403c60:	b	403c74 <sqrt@plt+0x1f94>
  403c64:	ldur	x0, [x20, #-24]
  403c68:	cbz	x0, 403c7c <sqrt@plt+0x1f9c>
  403c6c:	ldr	x8, [x0]
  403c70:	ldr	x8, [x8, #32]
  403c74:	blr	x8
  403c78:	b	404250 <sqrt@plt+0x2570>
  403c7c:	str	xzr, [sp, #128]
  403c80:	b	404254 <sqrt@plt+0x2574>
  403c84:	ldur	d0, [x20, #-48]
  403c88:	ldr	d1, [x20]
  403c8c:	b	403e94 <sqrt@plt+0x21b4>
  403c90:	ldur	d0, [x20, #-48]
  403c94:	ldr	d1, [x20]
  403c98:	fsub	d0, d0, d1
  403c9c:	b	404250 <sqrt@plt+0x2570>
  403ca0:	ldur	d0, [x20, #-48]
  403ca4:	ldr	d1, [x20]
  403ca8:	b	403eb0 <sqrt@plt+0x21d0>
  403cac:	ldr	d0, [x20]
  403cb0:	fcmp	d0, #0.0
  403cb4:	b.eq	4045ec <sqrt@plt+0x290c>  // b.none
  403cb8:	ldur	d1, [x20, #-48]
  403cbc:	fdiv	d0, d1, d0
  403cc0:	b	404250 <sqrt@plt+0x2570>
  403cc4:	ldr	d1, [x20]
  403cc8:	fcmp	d1, #0.0
  403ccc:	b.eq	4045f8 <sqrt@plt+0x2918>  // b.none
  403cd0:	ldur	d0, [x20, #-48]
  403cd4:	bl	4019e0 <fmod@plt>
  403cd8:	b	404250 <sqrt@plt+0x2570>
  403cdc:	bl	401b80 <__errno_location@plt>
  403ce0:	str	wzr, [x0]
  403ce4:	ldur	d0, [x20, #-48]
  403ce8:	ldr	d1, [x20]
  403cec:	mov	x23, x0
  403cf0:	bl	401c50 <pow@plt>
  403cf4:	str	d0, [sp, #128]
  403cf8:	ldr	w8, [x23]
  403cfc:	cmp	w8, #0x22
  403d00:	b.eq	404634 <sqrt@plt+0x2954>  // b.none
  403d04:	cmp	w8, #0x21
  403d08:	b.ne	404254 <sqrt@plt+0x2574>  // b.any
  403d0c:	b	404640 <sqrt@plt+0x2960>
  403d10:	ldr	d0, [x20]
  403d14:	fneg	d0, d0
  403d18:	b	404250 <sqrt@plt+0x2570>
  403d1c:	bl	401b80 <__errno_location@plt>
  403d20:	str	wzr, [x0]
  403d24:	ldur	d0, [x20, #-24]
  403d28:	mov	x23, x0
  403d2c:	bl	401ba0 <sin@plt>
  403d30:	str	d0, [sp, #128]
  403d34:	ldr	w8, [x23]
  403d38:	cmp	w8, #0x22
  403d3c:	b.ne	404254 <sqrt@plt+0x2574>  // b.any
  403d40:	b	404604 <sqrt@plt+0x2924>
  403d44:	bl	401b80 <__errno_location@plt>
  403d48:	str	wzr, [x0]
  403d4c:	ldur	d0, [x20, #-24]
  403d50:	mov	x23, x0
  403d54:	bl	4018d0 <cos@plt>
  403d58:	str	d0, [sp, #128]
  403d5c:	ldr	w8, [x23]
  403d60:	cmp	w8, #0x22
  403d64:	b.ne	404254 <sqrt@plt+0x2574>  // b.any
  403d68:	b	404610 <sqrt@plt+0x2930>
  403d6c:	bl	401b80 <__errno_location@plt>
  403d70:	str	wzr, [x0]
  403d74:	ldur	d0, [x20, #-72]
  403d78:	ldur	d1, [x20, #-24]
  403d7c:	mov	x23, x0
  403d80:	bl	401a80 <atan2@plt>
  403d84:	str	d0, [sp, #128]
  403d88:	ldr	w8, [x23]
  403d8c:	cmp	w8, #0x22
  403d90:	b.eq	40464c <sqrt@plt+0x296c>  // b.none
  403d94:	cmp	w8, #0x21
  403d98:	b.ne	404254 <sqrt@plt+0x2574>  // b.any
  403d9c:	b	404658 <sqrt@plt+0x2978>
  403da0:	bl	401b80 <__errno_location@plt>
  403da4:	str	wzr, [x0]
  403da8:	ldur	d0, [x20, #-24]
  403dac:	mov	x23, x0
  403db0:	bl	401a60 <log10@plt>
  403db4:	str	d0, [sp, #128]
  403db8:	ldr	w8, [x23]
  403dbc:	cmp	w8, #0x22
  403dc0:	b.ne	404254 <sqrt@plt+0x2574>  // b.any
  403dc4:	b	40461c <sqrt@plt+0x293c>
  403dc8:	bl	401b80 <__errno_location@plt>
  403dcc:	str	wzr, [x0]
  403dd0:	ldur	d1, [x20, #-24]
  403dd4:	fmov	d0, #1.000000000000000000e+01
  403dd8:	mov	x23, x0
  403ddc:	bl	401c50 <pow@plt>
  403de0:	str	d0, [sp, #128]
  403de4:	ldr	w8, [x23]
  403de8:	cmp	w8, #0x22
  403dec:	b.ne	404254 <sqrt@plt+0x2574>  // b.any
  403df0:	b	404628 <sqrt@plt+0x2948>
  403df4:	bl	401b80 <__errno_location@plt>
  403df8:	str	wzr, [x0]
  403dfc:	ldur	d1, [x20, #-24]
  403e00:	mov	x23, x0
  403e04:	fsqrt	d0, d1
  403e08:	fcmp	d0, d0
  403e0c:	b.vs	4043b4 <sqrt@plt+0x26d4>
  403e10:	str	d0, [sp, #128]
  403e14:	ldr	w8, [x23]
  403e18:	cmp	w8, #0x21
  403e1c:	b.ne	404254 <sqrt@plt+0x2574>  // b.any
  403e20:	b	4045a0 <sqrt@plt+0x28c0>
  403e24:	ldur	d0, [x20, #-72]
  403e28:	ldur	d1, [x20, #-24]
  403e2c:	fcmp	d0, d1
  403e30:	fcsel	d0, d0, d1, gt
  403e34:	b	404250 <sqrt@plt+0x2570>
  403e38:	ldur	d0, [x20, #-72]
  403e3c:	ldur	d1, [x20, #-24]
  403e40:	fcmp	d0, d1
  403e44:	fcsel	d0, d0, d1, mi  // mi = first
  403e48:	b	404250 <sqrt@plt+0x2570>
  403e4c:	ldur	d0, [x20, #-24]
  403e50:	fneg	d1, d0
  403e54:	frintm	d1, d1
  403e58:	frintm	d2, d0
  403e5c:	fneg	d1, d1
  403e60:	fcmp	d0, #0.0
  403e64:	fcsel	d0, d1, d2, mi  // mi = first
  403e68:	b	404250 <sqrt@plt+0x2570>
  403e6c:	bl	4019a0 <rand@plt>
  403e70:	adrp	x8, 416000 <_ZdlPvm@@Base+0xa6c>
  403e74:	ldr	d0, [x8, #616]
  403e78:	ldur	d1, [x20, #-24]
  403e7c:	and	w8, w0, #0x7fff
  403e80:	scvtf	d2, w8
  403e84:	fdiv	d0, d2, d0
  403e88:	fmul	d0, d1, d0
  403e8c:	frintm	d0, d0
  403e90:	fmov	d1, #1.000000000000000000e+00
  403e94:	fadd	d0, d0, d1
  403e98:	b	404250 <sqrt@plt+0x2570>
  403e9c:	bl	4019a0 <rand@plt>
  403ea0:	and	w8, w0, #0x7fff
  403ea4:	mov	x9, #0x3f00000000000000    	// #4539628424389459968
  403ea8:	scvtf	d0, w8
  403eac:	fmov	d1, x9
  403eb0:	fmul	d0, d0, d1
  403eb4:	b	404250 <sqrt@plt+0x2570>
  403eb8:	ldur	d0, [x20, #-24]
  403ebc:	str	xzr, [sp, #128]
  403ec0:	fcvtzu	w0, d0
  403ec4:	bl	4019f0 <srand@plt>
  403ec8:	b	404254 <sqrt@plt+0x2574>
  403ecc:	ldur	d0, [x20, #-48]
  403ed0:	ldr	d1, [x20]
  403ed4:	fmov	d2, xzr
  403ed8:	fcmp	d0, d1
  403edc:	fmov	d0, #1.000000000000000000e+00
  403ee0:	fcsel	d0, d0, d2, ls  // ls = plast
  403ee4:	b	404250 <sqrt@plt+0x2570>
  403ee8:	ldur	d0, [x20, #-48]
  403eec:	ldr	d1, [x20]
  403ef0:	fmov	d2, xzr
  403ef4:	fcmp	d0, d1
  403ef8:	fmov	d0, #1.000000000000000000e+00
  403efc:	fcsel	d0, d0, d2, gt
  403f00:	b	404250 <sqrt@plt+0x2570>
  403f04:	ldur	d0, [x20, #-48]
  403f08:	ldr	d1, [x20]
  403f0c:	fmov	d2, xzr
  403f10:	fcmp	d0, d1
  403f14:	fmov	d0, #1.000000000000000000e+00
  403f18:	fcsel	d0, d0, d2, ge  // ge = tcont
  403f1c:	b	404250 <sqrt@plt+0x2570>
  403f20:	ldur	d0, [x20, #-48]
  403f24:	ldr	d1, [x20]
  403f28:	fmov	d2, xzr
  403f2c:	fcmp	d0, d1
  403f30:	fmov	d0, #1.000000000000000000e+00
  403f34:	fcsel	d0, d0, d2, eq  // eq = none
  403f38:	b	404250 <sqrt@plt+0x2570>
  403f3c:	ldur	d0, [x20, #-48]
  403f40:	ldr	d1, [x20]
  403f44:	fmov	d2, xzr
  403f48:	fcmp	d0, d1
  403f4c:	fmov	d0, #1.000000000000000000e+00
  403f50:	fcsel	d0, d0, d2, ne  // ne = any
  403f54:	b	404250 <sqrt@plt+0x2570>
  403f58:	ldur	d0, [x20, #-48]
  403f5c:	fcmp	d0, #0.0
  403f60:	b.eq	404248 <sqrt@plt+0x2568>  // b.none
  403f64:	ldr	d0, [x20]
  403f68:	fcmp	d0, #0.0
  403f6c:	cset	w8, ne  // ne = any
  403f70:	b	40424c <sqrt@plt+0x256c>
  403f74:	ldur	x8, [x20, #-8]
  403f78:	ldur	q0, [x20, #-24]
  403f7c:	str	x8, [sp, #144]
  403f80:	str	q0, [sp, #128]
  403f84:	b	404254 <sqrt@plt+0x2574>
  403f88:	ldur	x0, [x20, #-48]
  403f8c:	ldr	d0, [x20]
  403f90:	bl	404700 <sqrt@plt+0x2a20>
  403f94:	ldur	x0, [x20, #-48]
  403f98:	bl	401990 <free@plt>
  403f9c:	b	404254 <sqrt@plt+0x2574>
  403fa0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  403fa4:	mov	w9, #0x1                   	// #1
  403fa8:	b	403fb4 <sqrt@plt+0x22d4>
  403fac:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  403fb0:	mov	w9, #0x2                   	// #2
  403fb4:	str	w9, [x8, #2500]
  403fb8:	b	404254 <sqrt@plt+0x2574>
  403fbc:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  403fc0:	str	wzr, [x8, #2500]
  403fc4:	b	404254 <sqrt@plt+0x2574>
  403fc8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  403fcc:	ldr	w8, [x8, #2160]
  403fd0:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  403fd4:	str	wzr, [x9, #3716]
  403fd8:	cbz	w8, 4042e8 <sqrt@plt+0x2608>
  403fdc:	ldr	x1, [x20]
  403fe0:	add	x0, sp, #0x40
  403fe4:	bl	4141e8 <sqrt@plt+0x12508>
  403fe8:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2650>
  403fec:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  403ff0:	add	x2, x2, #0xa58
  403ff4:	add	x0, x0, #0x965
  403ff8:	add	x1, sp, #0x40
  403ffc:	mov	x3, x2
  404000:	bl	4056a8 <sqrt@plt+0x39c8>
  404004:	b	4042f0 <sqrt@plt+0x2610>
  404008:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40400c:	ldr	w8, [x8, #2568]
  404010:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  404014:	str	wzr, [x9, #3716]
  404018:	tbz	w8, #31, 404020 <sqrt@plt+0x2340>
  40401c:	bl	409078 <sqrt@plt+0x7398>
  404020:	ldur	x0, [x20, #-192]
  404024:	ldur	d0, [x20, #-144]
  404028:	ldur	d1, [x20, #-96]
  40402c:	ldur	w1, [x20, #-64]
  404030:	ldur	d2, [x20, #-72]
  404034:	ldr	x2, [x20]
  404038:	bl	408330 <sqrt@plt+0x6650>
  40403c:	b	404254 <sqrt@plt+0x2574>
  404040:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  404044:	ldr	w8, [x8, #2568]
  404048:	tbz	w8, #31, 404050 <sqrt@plt+0x2370>
  40404c:	bl	409078 <sqrt@plt+0x7398>
  404050:	ldr	d0, [x20]
  404054:	fcmp	d0, #0.0
  404058:	b.eq	404064 <sqrt@plt+0x2384>  // b.none
  40405c:	ldr	x0, [x20, #8]
  404060:	bl	408dd4 <sqrt@plt+0x70f4>
  404064:	ldr	x0, [x20, #8]
  404068:	cbnz	x0, 4042f8 <sqrt@plt+0x2618>
  40406c:	b	404254 <sqrt@plt+0x2574>
  404070:	ldur	x8, [x20, #-72]
  404074:	ldr	x9, [x20]
  404078:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  40407c:	str	wzr, [x10, #3716]
  404080:	stp	x8, x9, [sp, #128]
  404084:	b	404254 <sqrt@plt+0x2574>
  404088:	ldur	x8, [x20, #-24]
  40408c:	mov	w10, #0x1                   	// #1
  404090:	str	x8, [sp, #128]
  404094:	ldr	x9, [x8]
  404098:	str	w10, [x8, #232]
  40409c:	orr	x9, x9, #0x80
  4040a0:	str	x9, [x8]
  4040a4:	ldr	x8, [sp, #128]
  4040a8:	ldr	d0, [x8, #160]
  4040ac:	ldr	d1, [x8, #256]
  4040b0:	fadd	d0, d0, d1
  4040b4:	b	4040e4 <sqrt@plt+0x2404>
  4040b8:	ldur	x8, [x20, #-24]
  4040bc:	mov	w10, #0x3                   	// #3
  4040c0:	str	x8, [sp, #128]
  4040c4:	ldr	x9, [x8]
  4040c8:	str	w10, [x8, #232]
  4040cc:	orr	x9, x9, #0x80
  4040d0:	str	x9, [x8]
  4040d4:	ldr	x8, [sp, #128]
  4040d8:	ldr	d0, [x8, #160]
  4040dc:	ldr	d1, [x8, #256]
  4040e0:	fsub	d0, d1, d0
  4040e4:	str	d0, [x8, #256]
  4040e8:	b	404254 <sqrt@plt+0x2574>
  4040ec:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4040f0:	add	x1, x1, #0x4c3
  4040f4:	add	x0, sp, #0x30
  4040f8:	bl	4141e8 <sqrt@plt+0x12508>
  4040fc:	ldur	w8, [x20, #-24]
  404100:	sub	w8, w8, #0x1
  404104:	cmp	w8, #0x9
  404108:	b.hi	4041d0 <sqrt@plt+0x24f0>  // b.pmore
  40410c:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  404110:	add	x9, x9, #0x8e0
  404114:	ldr	x1, [x9, w8, sxtw #3]
  404118:	b	4041d8 <sqrt@plt+0x24f8>
  40411c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  404120:	add	x1, x1, #0x4c3
  404124:	add	x0, sp, #0x30
  404128:	bl	4141e8 <sqrt@plt+0x12508>
  40412c:	ldur	w8, [x20, #-24]
  404130:	sub	w8, w8, #0x1
  404134:	cmp	w8, #0x9
  404138:	b.hi	4041ec <sqrt@plt+0x250c>  // b.pmore
  40413c:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  404140:	add	x9, x9, #0x8e0
  404144:	ldr	x1, [x9, w8, sxtw #3]
  404148:	b	4041f4 <sqrt@plt+0x2514>
  40414c:	str	x23, [sp, #128]
  404150:	b	4043a8 <sqrt@plt+0x26c8>
  404154:	orr	x9, x9, #0x10000
  404158:	str	x9, [x8]
  40415c:	ldr	x8, [sp, #128]
  404160:	ldr	x9, [x8]
  404164:	and	x9, x9, #0xfffffffffffdffff
  404168:	str	x9, [x8]
  40416c:	ldr	x8, [sp, #128]
  404170:	stp	xzr, xzr, [x8, #168]
  404174:	b	404254 <sqrt@plt+0x2574>
  404178:	orr	x9, x9, #0x10000
  40417c:	str	x9, [x8]
  404180:	ldr	x8, [sp, #128]
  404184:	ldr	x9, [x8]
  404188:	and	x9, x9, #0xfffffffffffdffff
  40418c:	str	x9, [x8]
  404190:	ldr	x8, [sp, #128]
  404194:	str	xzr, [x8, #168]
  404198:	ldr	x9, [x20]
  40419c:	str	x9, [x8, #176]
  4041a0:	b	404254 <sqrt@plt+0x2574>
  4041a4:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3a6c>
  4041a8:	add	x1, x1, #0xc3f
  4041ac:	add	x0, sp, #0x40
  4041b0:	bl	4141e8 <sqrt@plt+0x12508>
  4041b4:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2650>
  4041b8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  4041bc:	add	x2, x2, #0xa58
  4041c0:	add	x0, x0, #0xa21
  4041c4:	add	x1, sp, #0x40
  4041c8:	mov	x3, x2
  4041cc:	b	404210 <sqrt@plt+0x2530>
  4041d0:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3a6c>
  4041d4:	add	x1, x1, #0xc3f
  4041d8:	add	x0, sp, #0x20
  4041dc:	bl	4141e8 <sqrt@plt+0x12508>
  4041e0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  4041e4:	add	x0, x0, #0x9f7
  4041e8:	b	404204 <sqrt@plt+0x2524>
  4041ec:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3a6c>
  4041f0:	add	x1, x1, #0xc3f
  4041f4:	add	x0, sp, #0x20
  4041f8:	bl	4141e8 <sqrt@plt+0x12508>
  4041fc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  404200:	add	x0, x0, #0xa46
  404204:	add	x1, sp, #0x40
  404208:	add	x2, sp, #0x30
  40420c:	add	x3, sp, #0x20
  404210:	bl	406174 <sqrt@plt+0x4494>
  404214:	ldr	x8, [x20]
  404218:	str	x8, [sp, #128]
  40421c:	b	404254 <sqrt@plt+0x2574>
  404220:	ldr	x8, [x20, #8]
  404224:	cbz	x8, 404254 <sqrt@plt+0x2574>
  404228:	ldr	w9, [x20, #16]
  40422c:	str	x8, [sp, #136]
  404230:	str	w9, [sp, #144]
  404234:	b	404254 <sqrt@plt+0x2574>
  404238:	ldur	x8, [x20, #-16]
  40423c:	b	404218 <sqrt@plt+0x2538>
  404240:	ldur	x8, [x20, #-8]
  404244:	b	404218 <sqrt@plt+0x2538>
  404248:	mov	w8, wzr
  40424c:	ucvtf	d0, w8
  404250:	str	d0, [sp, #128]
  404254:	adrp	x11, 419000 <_ZdlPvm@@Base+0x3a6c>
  404258:	sxtw	x8, w24
  40425c:	add	x11, x11, #0x4e9
  404260:	ldr	x10, [sp, #144]
  404264:	ldr	q0, [sp, #128]
  404268:	ldrb	w8, [x11, x8]
  40426c:	mov	w9, #0x18                  	// #24
  404270:	mneg	x9, x22, x9
  404274:	add	x11, x20, x9
  404278:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  40427c:	sub	x25, x25, x22, lsl #1
  404280:	str	x10, [x11, #40]
  404284:	stur	q0, [x11, #24]
  404288:	sub	x8, x8, #0x92
  40428c:	add	x9, x9, #0x5ee
  404290:	ldrsh	w9, [x9, x8, lsl #1]
  404294:	ldrsh	w10, [x25]
  404298:	add	x20, x11, #0x18
  40429c:	add	w9, w10, w9
  4042a0:	cmp	w9, #0x986
  4042a4:	b.hi	4042d0 <sqrt@plt+0x25f0>  // b.pmore
  4042a8:	adrp	x11, 416000 <_ZdlPvm@@Base+0xa6c>
  4042ac:	add	x11, x11, #0xa3c
  4042b0:	ldrh	w11, [x11, w9, uxtw #1]
  4042b4:	and	w10, w10, #0xffff
  4042b8:	cmp	w11, w10
  4042bc:	b.ne	4042d0 <sqrt@plt+0x25f0>  // b.any
  4042c0:	adrp	x8, 417000 <_ZdlPvm@@Base+0x1a6c>
  4042c4:	add	x8, x8, #0xd4a
  4042c8:	add	x8, x8, x9, lsl #1
  4042cc:	b	4042dc <sqrt@plt+0x25fc>
  4042d0:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  4042d4:	add	x9, x9, #0x650
  4042d8:	add	x8, x9, x8, lsl #1
  4042dc:	ldrsh	w22, [x8]
  4042e0:	add	x25, x25, #0x2
  4042e4:	b	4024b4 <sqrt@plt+0x7d4>
  4042e8:	ldr	x0, [x20]
  4042ec:	bl	401b90 <system@plt>
  4042f0:	ldr	x0, [x20]
  4042f4:	cbz	x0, 404254 <sqrt@plt+0x2574>
  4042f8:	bl	401b70 <_ZdaPv@plt>
  4042fc:	b	404254 <sqrt@plt+0x2574>
  404300:	str	xzr, [x8, #176]
  404304:	b	404254 <sqrt@plt+0x2574>
  404308:	mov	w0, #0x20                  	// #32
  40430c:	bl	401890 <_Znam@plt>
  404310:	mov	w8, #0x4                   	// #4
  404314:	str	x0, [sp, #128]
  404318:	str	w8, [sp, #140]
  40431c:	ldr	x8, [x20]
  404320:	ldr	x9, [sp, #128]
  404324:	str	x8, [x9, w23, sxtw #3]
  404328:	ldr	w8, [sp, #136]
  40432c:	add	w8, w8, #0x1
  404330:	str	w8, [sp, #136]
  404334:	b	404254 <sqrt@plt+0x2574>
  404338:	ldr	d0, [x28, #152]
  40433c:	ldr	d1, [x28, #256]
  404340:	fadd	d0, d0, d1
  404344:	b	404368 <sqrt@plt+0x2688>
  404348:	ldr	d0, [x28, #152]
  40434c:	ldr	d1, [x28, #248]
  404350:	fsub	d0, d1, d0
  404354:	str	d0, [x28, #248]
  404358:	b	40436c <sqrt@plt+0x268c>
  40435c:	ldr	d0, [x28, #152]
  404360:	ldr	d1, [x28, #256]
  404364:	fsub	d0, d1, d0
  404368:	str	d0, [x28, #256]
  40436c:	mov	w0, #0x20                  	// #32
  404370:	bl	4154e4 <_Znwm@@Base>
  404374:	ldr	w2, [x28, #264]
  404378:	ldr	x3, [x28, #240]
  40437c:	mov	x23, x0
  404380:	add	x1, x28, #0xf8
  404384:	bl	40b1b0 <sqrt@plt+0x94d0>
  404388:	ldr	x8, [sp, #128]
  40438c:	ldr	x9, [x8]
  404390:	str	x23, [x8, #240]
  404394:	and	x9, x9, #0xffffffffffffff7f
  404398:	str	x9, [x8]
  40439c:	ldr	x8, [sp, #128]
  4043a0:	stp	xzr, xzr, [x8, #248]
  4043a4:	str	wzr, [x8, #264]
  4043a8:	add	x28, sp, #0x1, lsl #12
  4043ac:	add	x28, x28, #0x358
  4043b0:	b	404254 <sqrt@plt+0x2574>
  4043b4:	mov	v0.16b, v1.16b
  4043b8:	bl	401ce0 <sqrt@plt>
  4043bc:	b	403e10 <sqrt@plt+0x2130>
  4043c0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  4043c4:	add	x0, x0, #0xbda
  4043c8:	bl	40967c <sqrt@plt+0x799c>
  4043cc:	mov	w20, #0x2                   	// #2
  4043d0:	b	404548 <sqrt@plt+0x2868>
  4043d4:	mov	w20, wzr
  4043d8:	b	404548 <sqrt@plt+0x2868>
  4043dc:	mov	w20, #0x1                   	// #1
  4043e0:	mov	x19, x23
  4043e4:	b	404558 <sqrt@plt+0x2878>
  4043e8:	ldur	w1, [x20, #-24]
  4043ec:	add	x0, sp, #0x40
  4043f0:	bl	414210 <sqrt@plt+0x12530>
  4043f4:	ldur	w8, [x20, #-24]
  4043f8:	sub	w9, w8, #0xa
  4043fc:	cmp	w9, #0xb
  404400:	b.cc	4044a0 <sqrt@plt+0x27c0>  // b.lo, b.ul, b.last
  404404:	mov	w9, #0x6667                	// #26215
  404408:	movk	w9, #0x6666, lsl #16
  40440c:	smull	x9, w8, w9
  404410:	lsr	x10, x9, #63
  404414:	asr	x9, x9, #34
  404418:	add	w9, w9, w10
  40441c:	mov	w10, #0xa                   	// #10
  404420:	msub	w8, w9, w10, w8
  404424:	sxtw	x8, w8
  404428:	sub	x8, x8, #0x1
  40442c:	cmp	w8, #0x2
  404430:	b.hi	4044a0 <sqrt@plt+0x27c0>  // b.pmore
  404434:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  404438:	add	x9, x9, #0x8c8
  40443c:	ldr	x1, [x9, x8, lsl #3]
  404440:	b	4044a8 <sqrt@plt+0x27c8>
  404444:	ldur	w1, [x20, #-24]
  404448:	add	x0, sp, #0x40
  40444c:	bl	414210 <sqrt@plt+0x12530>
  404450:	ldur	w8, [x20, #-24]
  404454:	sub	w9, w8, #0xa
  404458:	cmp	w9, #0xb
  40445c:	b.cc	4044d0 <sqrt@plt+0x27f0>  // b.lo, b.ul, b.last
  404460:	mov	w9, #0x6667                	// #26215
  404464:	movk	w9, #0x6666, lsl #16
  404468:	smull	x9, w8, w9
  40446c:	lsr	x10, x9, #63
  404470:	asr	x9, x9, #34
  404474:	add	w9, w9, w10
  404478:	mov	w10, #0xa                   	// #10
  40447c:	msub	w8, w9, w10, w8
  404480:	sxtw	x8, w8
  404484:	sub	x8, x8, #0x1
  404488:	cmp	w8, #0x2
  40448c:	b.hi	4044d0 <sqrt@plt+0x27f0>  // b.pmore
  404490:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  404494:	add	x9, x9, #0x8c8
  404498:	ldr	x1, [x9, x8, lsl #3]
  40449c:	b	4044d8 <sqrt@plt+0x27f8>
  4044a0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4044a4:	add	x1, x1, #0x4c3
  4044a8:	add	x0, sp, #0x30
  4044ac:	bl	4141e8 <sqrt@plt+0x12508>
  4044b0:	ldr	w8, [x20]
  4044b4:	sub	w8, w8, #0x1
  4044b8:	cmp	w8, #0x9
  4044bc:	b.hi	404500 <sqrt@plt+0x2820>  // b.pmore
  4044c0:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  4044c4:	add	x9, x9, #0x8e0
  4044c8:	ldr	x1, [x9, w8, sxtw #3]
  4044cc:	b	404508 <sqrt@plt+0x2828>
  4044d0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4044d4:	add	x1, x1, #0x4c3
  4044d8:	add	x0, sp, #0x30
  4044dc:	bl	4141e8 <sqrt@plt+0x12508>
  4044e0:	ldr	w8, [x20]
  4044e4:	sub	w8, w8, #0x1
  4044e8:	cmp	w8, #0x9
  4044ec:	b.hi	40451c <sqrt@plt+0x283c>  // b.pmore
  4044f0:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  4044f4:	add	x9, x9, #0x8e0
  4044f8:	ldr	x1, [x9, w8, sxtw #3]
  4044fc:	b	404524 <sqrt@plt+0x2844>
  404500:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3a6c>
  404504:	add	x1, x1, #0xc3f
  404508:	add	x0, sp, #0x20
  40450c:	bl	4141e8 <sqrt@plt+0x12508>
  404510:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  404514:	add	x0, x0, #0x9de
  404518:	b	404534 <sqrt@plt+0x2854>
  40451c:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3a6c>
  404520:	add	x1, x1, #0xc3f
  404524:	add	x0, sp, #0x20
  404528:	bl	4141e8 <sqrt@plt+0x12508>
  40452c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  404530:	add	x0, x0, #0x9ca
  404534:	add	x1, sp, #0x40
  404538:	add	x2, sp, #0x30
  40453c:	add	x3, sp, #0x20
  404540:	bl	4056a8 <sqrt@plt+0x39c8>
  404544:	mov	w20, #0x1                   	// #1
  404548:	add	x8, sp, #0x1, lsl #12
  40454c:	add	x8, x8, #0x358
  404550:	cmp	x19, x8
  404554:	b.eq	404560 <sqrt@plt+0x2880>  // b.none
  404558:	mov	x0, x19
  40455c:	bl	401990 <free@plt>
  404560:	mov	w0, w20
  404564:	add	sp, sp, #0x1, lsl #12
  404568:	add	sp, sp, #0x4f0
  40456c:	ldp	x20, x19, [sp, #80]
  404570:	ldp	x22, x21, [sp, #64]
  404574:	ldp	x24, x23, [sp, #48]
  404578:	ldp	x26, x25, [sp, #32]
  40457c:	ldp	x28, x27, [sp, #16]
  404580:	ldp	x29, x30, [sp], #96
  404584:	ret
  404588:	ldr	x1, [x20]
  40458c:	add	x0, sp, #0x40
  404590:	bl	4141e8 <sqrt@plt+0x12508>
  404594:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  404598:	add	x0, x0, #0xa93
  40459c:	b	4045d8 <sqrt@plt+0x28f8>
  4045a0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  4045a4:	add	x0, x0, #0xbb1
  4045a8:	b	404660 <sqrt@plt+0x2980>
  4045ac:	ldur	x1, [x20, #-72]
  4045b0:	add	x0, sp, #0x40
  4045b4:	bl	4141e8 <sqrt@plt+0x12508>
  4045b8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  4045bc:	add	x0, x0, #0x94b
  4045c0:	b	4045d8 <sqrt@plt+0x28f8>
  4045c4:	ldr	x1, [x20]
  4045c8:	add	x0, sp, #0x40
  4045cc:	bl	4141e8 <sqrt@plt+0x12508>
  4045d0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  4045d4:	add	x0, x0, #0x9b3
  4045d8:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2650>
  4045dc:	add	x2, x2, #0xa58
  4045e0:	add	x1, sp, #0x40
  4045e4:	mov	x3, x2
  4045e8:	b	404540 <sqrt@plt+0x2860>
  4045ec:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  4045f0:	add	x0, x0, #0xaad
  4045f4:	b	404660 <sqrt@plt+0x2980>
  4045f8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  4045fc:	add	x0, x0, #0xabe
  404600:	b	404660 <sqrt@plt+0x2980>
  404604:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  404608:	add	x0, x0, #0xb1a
  40460c:	b	404660 <sqrt@plt+0x2980>
  404610:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  404614:	add	x0, x0, #0xb32
  404618:	b	404660 <sqrt@plt+0x2980>
  40461c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  404620:	add	x0, x0, #0xb81
  404624:	b	404660 <sqrt@plt+0x2980>
  404628:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40462c:	add	x0, x0, #0xb99
  404630:	b	404660 <sqrt@plt+0x2980>
  404634:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  404638:	add	x0, x0, #0xaf6
  40463c:	b	404660 <sqrt@plt+0x2980>
  404640:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  404644:	add	x0, x0, #0xace
  404648:	b	404660 <sqrt@plt+0x2980>
  40464c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  404650:	add	x0, x0, #0xb67
  404654:	b	404660 <sqrt@plt+0x2980>
  404658:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40465c:	add	x0, x0, #0xb4a
  404660:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  404664:	add	x1, x1, #0xa58
  404668:	mov	x2, x1
  40466c:	mov	x3, x1
  404670:	b	404540 <sqrt@plt+0x2860>
  404674:	b	40469c <sqrt@plt+0x29bc>
  404678:	b	4046ec <sqrt@plt+0x2a0c>
  40467c:	b	4046ec <sqrt@plt+0x2a0c>
  404680:	b	4046ec <sqrt@plt+0x2a0c>
  404684:	b	4046c0 <sqrt@plt+0x29e0>
  404688:	b	4046c0 <sqrt@plt+0x29e0>
  40468c:	b	4046c0 <sqrt@plt+0x29e0>
  404690:	b	4046ec <sqrt@plt+0x2a0c>
  404694:	b	4046ec <sqrt@plt+0x2a0c>
  404698:	b	4046ec <sqrt@plt+0x2a0c>
  40469c:	mov	x19, x0
  4046a0:	ldr	x0, [sp, #8]
  4046a4:	b	4046f4 <sqrt@plt+0x2a14>
  4046a8:	b	4046ec <sqrt@plt+0x2a0c>
  4046ac:	b	4046ec <sqrt@plt+0x2a0c>
  4046b0:	b	4046ec <sqrt@plt+0x2a0c>
  4046b4:	b	4046ec <sqrt@plt+0x2a0c>
  4046b8:	b	4046ec <sqrt@plt+0x2a0c>
  4046bc:	b	4046ec <sqrt@plt+0x2a0c>
  4046c0:	mov	x19, x0
  4046c4:	add	x0, sp, #0x40
  4046c8:	bl	40ea7c <sqrt@plt+0xcd9c>
  4046cc:	b	4046f8 <sqrt@plt+0x2a18>
  4046d0:	b	4046ec <sqrt@plt+0x2a0c>
  4046d4:	b	4046ec <sqrt@plt+0x2a0c>
  4046d8:	b	4046ec <sqrt@plt+0x2a0c>
  4046dc:	b	4046ec <sqrt@plt+0x2a0c>
  4046e0:	b	4046ec <sqrt@plt+0x2a0c>
  4046e4:	b	4046ec <sqrt@plt+0x2a0c>
  4046e8:	b	4046ec <sqrt@plt+0x2a0c>
  4046ec:	mov	x19, x0
  4046f0:	mov	x0, x23
  4046f4:	bl	415588 <_ZdlPv@@Base>
  4046f8:	mov	x0, x19
  4046fc:	bl	401c60 <_Unwind_Resume@plt>
  404700:	str	d8, [sp, #-48]!
  404704:	stp	x29, x30, [sp, #16]
  404708:	stp	x20, x19, [sp, #32]
  40470c:	mov	x29, sp
  404710:	mov	x19, x0
  404714:	mov	w0, #0x18                  	// #24
  404718:	mov	v8.16b, v0.16b
  40471c:	bl	401890 <_Znam@plt>
  404720:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  404724:	mov	x2, x0
  404728:	ldr	x0, [x8, #576]
  40472c:	mov	x1, x19
  404730:	str	xzr, [x2]
  404734:	str	d8, [x2, #8]
  404738:	str	xzr, [x2, #16]
  40473c:	bl	40205c <sqrt@plt+0x37c>
  404740:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3a6c>
  404744:	add	x1, x1, #0x980
  404748:	mov	x0, x19
  40474c:	bl	401bc0 <strcmp@plt>
  404750:	cbnz	w0, 404788 <sqrt@plt+0x2aa8>
  404754:	adrp	x20, 419000 <_ZdlPvm@@Base+0x3a6c>
  404758:	mov	x19, xzr
  40475c:	add	x20, x20, #0x6c0
  404760:	cmp	x19, #0xf
  404764:	b.hi	404778 <sqrt@plt+0x2a98>  // b.pmore
  404768:	ldr	d0, [x20]
  40476c:	ldur	x0, [x20, #-8]
  404770:	fmul	d0, d0, d8
  404774:	bl	404700 <sqrt@plt+0x2a20>
  404778:	add	x19, x19, #0x1
  40477c:	cmp	x19, #0x16
  404780:	add	x20, x20, #0x18
  404784:	b.ne	404760 <sqrt@plt+0x2a80>  // b.any
  404788:	ldp	x20, x19, [sp, #32]
  40478c:	ldp	x29, x30, [sp, #16]
  404790:	ldr	d8, [sp], #48
  404794:	ret
  404798:	stp	x29, x30, [sp, #-32]!
  40479c:	stp	x20, x19, [sp, #16]
  4047a0:	mov	x29, sp
  4047a4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4047a8:	ldr	x8, [x8, #576]
  4047ac:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  4047b0:	ldr	x20, [x9, #2544]
  4047b4:	mov	x19, x0
  4047b8:	mov	x0, x8
  4047bc:	mov	x1, x19
  4047c0:	bl	402270 <sqrt@plt+0x590>
  4047c4:	cbz	x20, 4047e0 <sqrt@plt+0x2b00>
  4047c8:	cbnz	x0, 4047e0 <sqrt@plt+0x2b00>
  4047cc:	ldp	x20, x0, [x20, #24]
  4047d0:	mov	x1, x19
  4047d4:	bl	402270 <sqrt@plt+0x590>
  4047d8:	cbz	x20, 4047e0 <sqrt@plt+0x2b00>
  4047dc:	cbz	x0, 4047cc <sqrt@plt+0x2aec>
  4047e0:	ldp	x20, x19, [sp, #16]
  4047e4:	ldp	x29, x30, [sp], #32
  4047e8:	ret
  4047ec:	sub	sp, sp, #0x50
  4047f0:	str	d8, [sp, #16]
  4047f4:	stp	x29, x30, [sp, #32]
  4047f8:	stp	x22, x21, [sp, #48]
  4047fc:	stp	x20, x19, [sp, #64]
  404800:	add	x29, sp, #0x10
  404804:	adrp	x22, 419000 <_ZdlPvm@@Base+0x3a6c>
  404808:	mov	x20, x0
  40480c:	mov	x21, xzr
  404810:	add	x22, x22, #0x6c0
  404814:	ldur	x19, [x22, #-8]
  404818:	mov	x0, x20
  40481c:	mov	x1, x19
  404820:	bl	401bc0 <strcmp@plt>
  404824:	cbz	w0, 404878 <sqrt@plt+0x2b98>
  404828:	add	x21, x21, #0x1
  40482c:	cmp	x21, #0x16
  404830:	add	x22, x22, #0x18
  404834:	b.ne	404814 <sqrt@plt+0x2b34>  // b.any
  404838:	mov	x0, sp
  40483c:	mov	x1, x20
  404840:	bl	4141e8 <sqrt@plt+0x12508>
  404844:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2650>
  404848:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40484c:	add	x2, x2, #0xa58
  404850:	add	x0, x0, #0xbeb
  404854:	mov	x1, sp
  404858:	mov	x3, x2
  40485c:	bl	4056a8 <sqrt@plt+0x39c8>
  404860:	ldp	x20, x19, [sp, #64]
  404864:	ldp	x22, x21, [sp, #48]
  404868:	ldp	x29, x30, [sp, #32]
  40486c:	ldr	d8, [sp, #16]
  404870:	add	sp, sp, #0x50
  404874:	ret
  404878:	ldr	d8, [x22]
  40487c:	cmp	w21, #0xf
  404880:	b.hi	4048a0 <sqrt@plt+0x2bc0>  // b.pmore
  404884:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  404888:	add	x0, x0, #0x980
  40488c:	bl	404798 <sqrt@plt+0x2ab8>
  404890:	cbz	x0, 40489c <sqrt@plt+0x2bbc>
  404894:	ldr	d0, [x0, #8]
  404898:	b	40489c <sqrt@plt+0x2bbc>
  40489c:	fmul	d8, d8, d0
  4048a0:	mov	x0, x19
  4048a4:	mov	v0.16b, v8.16b
  4048a8:	ldp	x20, x19, [sp, #64]
  4048ac:	ldp	x22, x21, [sp, #48]
  4048b0:	ldp	x29, x30, [sp, #32]
  4048b4:	ldr	d8, [sp, #16]
  4048b8:	add	sp, sp, #0x50
  4048bc:	b	404700 <sqrt@plt+0x2a20>
  4048c0:	stp	x29, x30, [sp, #-32]!
  4048c4:	stp	x20, x19, [sp, #16]
  4048c8:	mov	x29, sp
  4048cc:	mov	x20, x0
  4048d0:	mov	w0, #0x18                  	// #24
  4048d4:	mov	x19, x1
  4048d8:	bl	401890 <_Znam@plt>
  4048dc:	ldr	x8, [x19, #16]
  4048e0:	ldr	q0, [x19]
  4048e4:	mov	x2, x0
  4048e8:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  4048ec:	str	x8, [x2, #16]
  4048f0:	str	q0, [x2]
  4048f4:	ldr	x0, [x9, #576]
  4048f8:	mov	x1, x20
  4048fc:	ldp	x20, x19, [sp, #16]
  404900:	ldp	x29, x30, [sp], #32
  404904:	b	40205c <sqrt@plt+0x37c>
  404908:	stp	x29, x30, [sp, #-32]!
  40490c:	str	x19, [sp, #16]
  404910:	mov	x29, sp
  404914:	mov	x19, x1
  404918:	bl	404798 <sqrt@plt+0x2ab8>
  40491c:	cbz	x0, 40492c <sqrt@plt+0x2c4c>
  404920:	ldr	x8, [x0, #8]
  404924:	mov	w0, #0x1                   	// #1
  404928:	str	x8, [x19]
  40492c:	ldr	x19, [sp, #16]
  404930:	ldp	x29, x30, [sp], #32
  404934:	ret
  404938:	sub	sp, sp, #0x20
  40493c:	stp	x29, x30, [sp, #16]
  404940:	add	x29, sp, #0x10
  404944:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  404948:	add	x8, x8, #0x98a
  40494c:	cmp	x0, #0x0
  404950:	csel	x0, x8, x0, eq  // eq = none
  404954:	add	x1, sp, #0x8
  404958:	mov	w2, #0x1                   	// #1
  40495c:	str	d0, [sp, #8]
  404960:	bl	404970 <sqrt@plt+0x2c90>
  404964:	ldp	x29, x30, [sp, #16]
  404968:	add	sp, sp, #0x20
  40496c:	ret
  404970:	sub	sp, sp, #0x80
  404974:	stp	x29, x30, [sp, #32]
  404978:	stp	x28, x27, [sp, #48]
  40497c:	stp	x26, x25, [sp, #64]
  404980:	stp	x24, x23, [sp, #80]
  404984:	stp	x22, x21, [sp, #96]
  404988:	stp	x20, x19, [sp, #112]
  40498c:	add	x29, sp, #0x20
  404990:	mov	x25, x0
  404994:	add	x0, sp, #0x10
  404998:	mov	w20, w2
  40499c:	mov	x21, x1
  4049a0:	bl	415680 <_ZdlPvm@@Base+0xec>
  4049a4:	mov	x0, sp
  4049a8:	bl	415680 <_ZdlPvm@@Base+0xec>
  4049ac:	ldrb	w22, [x25]
  4049b0:	cbz	w22, 404be8 <sqrt@plt+0x2f08>
  4049b4:	mov	x28, #0x1                   	// #1
  4049b8:	movk	x28, #0x6809, lsl #32
  4049bc:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  4049c0:	mov	w24, wzr
  4049c4:	mov	w26, #0x25                  	// #37
  4049c8:	mov	w27, #0x1                   	// #1
  4049cc:	movk	x28, #0x3ff, lsl #48
  4049d0:	add	x23, x23, #0xa2c
  4049d4:	and	w8, w22, #0xff
  4049d8:	cmp	w8, #0x25
  4049dc:	add	x19, x25, #0x1
  4049e0:	b.ne	404a64 <sqrt@plt+0x2d84>  // b.any
  4049e4:	ldp	w8, w9, [sp, #8]
  4049e8:	cmp	w8, w9
  4049ec:	b.lt	4049fc <sqrt@plt+0x2d1c>  // b.tstop
  4049f0:	mov	x0, sp
  4049f4:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  4049f8:	ldr	w8, [sp, #8]
  4049fc:	ldr	x9, [sp]
  404a00:	add	w10, w8, #0x1
  404a04:	str	w10, [sp, #8]
  404a08:	strb	w26, [x9, w8, sxtw]
  404a0c:	ldrb	w22, [x19]
  404a10:	cbz	w22, 404bb4 <sqrt@plt+0x2ed4>
  404a14:	add	x19, x25, #0x2
  404a18:	and	w1, w22, #0xff
  404a1c:	cmp	w1, #0x3f
  404a20:	b.hi	404a90 <sqrt@plt+0x2db0>  // b.pmore
  404a24:	lsl	x8, x27, x22
  404a28:	and	x8, x8, x28
  404a2c:	cbz	x8, 404a90 <sqrt@plt+0x2db0>
  404a30:	ldp	w8, w9, [sp, #8]
  404a34:	cmp	w8, w9
  404a38:	b.lt	404a48 <sqrt@plt+0x2d68>  // b.tstop
  404a3c:	mov	x0, sp
  404a40:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  404a44:	ldr	w8, [sp, #8]
  404a48:	ldr	x9, [sp]
  404a4c:	add	w10, w8, #0x1
  404a50:	str	w10, [sp, #8]
  404a54:	strb	w22, [x9, w8, sxtw]
  404a58:	ldrb	w22, [x19], #1
  404a5c:	cbnz	w22, 404a18 <sqrt@plt+0x2d38>
  404a60:	b	404bb0 <sqrt@plt+0x2ed0>
  404a64:	ldp	w8, w9, [sp, #24]
  404a68:	cmp	w8, w9
  404a6c:	b.lt	404a7c <sqrt@plt+0x2d9c>  // b.tstop
  404a70:	add	x0, sp, #0x10
  404a74:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  404a78:	ldr	w8, [sp, #24]
  404a7c:	ldr	x9, [sp, #16]
  404a80:	add	w10, w8, #0x1
  404a84:	str	w10, [sp, #24]
  404a88:	strb	w22, [x9, w8, sxtw]
  404a8c:	b	404ba0 <sqrt@plt+0x2ec0>
  404a90:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  404a94:	mov	w2, #0x7                   	// #7
  404a98:	add	x0, x0, #0xc46
  404a9c:	bl	401aa0 <memchr@plt>
  404aa0:	cbz	x0, 404bb0 <sqrt@plt+0x2ed0>
  404aa4:	and	w8, w22, #0xff
  404aa8:	cmp	w8, #0x25
  404aac:	b.ne	404b1c <sqrt@plt+0x2e3c>  // b.any
  404ab0:	ldp	w8, w9, [sp, #8]
  404ab4:	cmp	w8, w9
  404ab8:	b.lt	404ac8 <sqrt@plt+0x2de8>  // b.tstop
  404abc:	mov	x0, sp
  404ac0:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  404ac4:	ldr	w8, [sp, #8]
  404ac8:	ldr	x9, [sp]
  404acc:	add	w10, w8, #0x1
  404ad0:	str	w10, [sp, #8]
  404ad4:	strb	w26, [x9, w8, sxtw]
  404ad8:	ldp	w8, w9, [sp, #8]
  404adc:	cmp	w8, w9
  404ae0:	b.lt	404af0 <sqrt@plt+0x2e10>  // b.tstop
  404ae4:	mov	x0, sp
  404ae8:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  404aec:	ldr	w8, [sp, #8]
  404af0:	ldr	x9, [sp]
  404af4:	add	w10, w8, #0x1
  404af8:	str	w10, [sp, #8]
  404afc:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x4a6c>
  404b00:	strb	wzr, [x9, w8, sxtw]
  404b04:	ldr	x3, [sp]
  404b08:	mov	w1, #0x400                 	// #1024
  404b0c:	mov	x0, x23
  404b10:	add	x2, x2, #0x73c
  404b14:	bl	401b40 <snprintf@plt>
  404b18:	b	404b8c <sqrt@plt+0x2eac>
  404b1c:	cmp	w24, w20
  404b20:	b.ge	404c50 <sqrt@plt+0x2f70>  // b.tcont
  404b24:	ldp	w8, w9, [sp, #8]
  404b28:	cmp	w8, w9
  404b2c:	b.lt	404b3c <sqrt@plt+0x2e5c>  // b.tstop
  404b30:	mov	x0, sp
  404b34:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  404b38:	ldr	w8, [sp, #8]
  404b3c:	ldr	x9, [sp]
  404b40:	add	w10, w8, #0x1
  404b44:	str	w10, [sp, #8]
  404b48:	strb	w22, [x9, w8, sxtw]
  404b4c:	ldp	w8, w9, [sp, #8]
  404b50:	cmp	w8, w9
  404b54:	b.lt	404b64 <sqrt@plt+0x2e84>  // b.tstop
  404b58:	mov	x0, sp
  404b5c:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  404b60:	ldr	w8, [sp, #8]
  404b64:	ldr	x9, [sp]
  404b68:	add	w10, w8, #0x1
  404b6c:	str	w10, [sp, #8]
  404b70:	mov	w1, #0x400                 	// #1024
  404b74:	strb	wzr, [x9, w8, sxtw]
  404b78:	ldr	x2, [sp]
  404b7c:	ldr	d0, [x21, w24, sxtw #3]
  404b80:	mov	x0, x23
  404b84:	add	w24, w24, #0x1
  404b88:	bl	401b40 <snprintf@plt>
  404b8c:	mov	x0, sp
  404b90:	bl	415eec <_ZdlPvm@@Base+0x958>
  404b94:	add	x0, sp, #0x10
  404b98:	mov	x1, x23
  404b9c:	bl	415ac8 <_ZdlPvm@@Base+0x534>
  404ba0:	ldrb	w22, [x19]
  404ba4:	mov	x25, x19
  404ba8:	cbnz	w22, 4049d4 <sqrt@plt+0x2cf4>
  404bac:	b	404be8 <sqrt@plt+0x2f08>
  404bb0:	sub	x19, x19, #0x1
  404bb4:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  404bb8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  404bbc:	add	x1, x1, #0xa58
  404bc0:	add	x0, x0, #0xc4d
  404bc4:	mov	x2, x1
  404bc8:	mov	x3, x1
  404bcc:	bl	4056a8 <sqrt@plt+0x39c8>
  404bd0:	add	x0, sp, #0x10
  404bd4:	mov	x1, sp
  404bd8:	bl	415b44 <_ZdlPvm@@Base+0x5b0>
  404bdc:	add	x0, sp, #0x10
  404be0:	mov	x1, x19
  404be4:	bl	415ac8 <_ZdlPvm@@Base+0x534>
  404be8:	ldp	w8, w9, [sp, #24]
  404bec:	cmp	w8, w9
  404bf0:	b.lt	404c00 <sqrt@plt+0x2f20>  // b.tstop
  404bf4:	add	x0, sp, #0x10
  404bf8:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  404bfc:	ldr	w8, [sp, #24]
  404c00:	ldr	x9, [sp, #16]
  404c04:	add	w10, w8, #0x1
  404c08:	str	w10, [sp, #24]
  404c0c:	strb	wzr, [x9, w8, sxtw]
  404c10:	ldr	x0, [sp, #16]
  404c14:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  404c18:	mov	x19, x0
  404c1c:	mov	x0, sp
  404c20:	bl	415820 <_ZdlPvm@@Base+0x28c>
  404c24:	add	x0, sp, #0x10
  404c28:	bl	415820 <_ZdlPvm@@Base+0x28c>
  404c2c:	mov	x0, x19
  404c30:	ldp	x20, x19, [sp, #112]
  404c34:	ldp	x22, x21, [sp, #96]
  404c38:	ldp	x24, x23, [sp, #80]
  404c3c:	ldp	x26, x25, [sp, #64]
  404c40:	ldp	x28, x27, [sp, #48]
  404c44:	ldp	x29, x30, [sp, #32]
  404c48:	add	sp, sp, #0x80
  404c4c:	ret
  404c50:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  404c54:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  404c58:	add	x1, x1, #0xa58
  404c5c:	add	x0, x0, #0xc60
  404c60:	mov	x2, x1
  404c64:	mov	x3, x1
  404c68:	bl	4056a8 <sqrt@plt+0x39c8>
  404c6c:	add	x0, sp, #0x10
  404c70:	mov	x1, sp
  404c74:	bl	415b44 <_ZdlPvm@@Base+0x5b0>
  404c78:	sub	x1, x19, #0x1
  404c7c:	add	x0, sp, #0x10
  404c80:	bl	415ac8 <_ZdlPvm@@Base+0x534>
  404c84:	b	404be8 <sqrt@plt+0x2f08>
  404c88:	mov	x19, x0
  404c8c:	b	404ca4 <sqrt@plt+0x2fc4>
  404c90:	b	404c98 <sqrt@plt+0x2fb8>
  404c94:	b	404c98 <sqrt@plt+0x2fb8>
  404c98:	mov	x19, x0
  404c9c:	mov	x0, sp
  404ca0:	bl	415820 <_ZdlPvm@@Base+0x28c>
  404ca4:	add	x0, sp, #0x10
  404ca8:	bl	415820 <_ZdlPvm@@Base+0x28c>
  404cac:	mov	x0, x19
  404cb0:	bl	401c60 <_Unwind_Resume@plt>
  404cb4:	sub	w8, w0, #0xa
  404cb8:	cmp	w8, #0xb
  404cbc:	b.cc	404d00 <sqrt@plt+0x3020>  // b.lo, b.ul, b.last
  404cc0:	mov	w8, #0x6667                	// #26215
  404cc4:	movk	w8, #0x6666, lsl #16
  404cc8:	smull	x8, w0, w8
  404ccc:	lsr	x9, x8, #63
  404cd0:	asr	x8, x8, #34
  404cd4:	add	w8, w8, w9
  404cd8:	mov	w9, #0xa                   	// #10
  404cdc:	msub	w8, w8, w9, w0
  404ce0:	sxtw	x8, w8
  404ce4:	sub	x8, x8, #0x1
  404ce8:	cmp	w8, #0x2
  404cec:	b.hi	404d00 <sqrt@plt+0x3020>  // b.pmore
  404cf0:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  404cf4:	add	x9, x9, #0x8c8
  404cf8:	ldr	x0, [x9, x8, lsl #3]
  404cfc:	ret
  404d00:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  404d04:	add	x0, x0, #0x4c3
  404d08:	ret
  404d0c:	sub	w8, w0, #0x1
  404d10:	cmp	w8, #0x9
  404d14:	b.hi	404d28 <sqrt@plt+0x3048>  // b.pmore
  404d18:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  404d1c:	add	x9, x9, #0x8e0
  404d20:	ldr	x0, [x9, w8, sxtw #3]
  404d24:	ret
  404d28:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  404d2c:	add	x0, x0, #0xc3f
  404d30:	ret
  404d34:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  404d38:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  404d3c:	add	x9, x9, #0x9d0
  404d40:	str	wzr, [x8, #2500]
  404d44:	stp	xzr, xzr, [x9]
  404d48:	b	404d4c <sqrt@plt+0x306c>
  404d4c:	stp	x29, x30, [sp, #-32]!
  404d50:	stp	x20, x19, [sp, #16]
  404d54:	mov	x29, sp
  404d58:	adrp	x20, 419000 <_ZdlPvm@@Base+0x3a6c>
  404d5c:	mov	x19, xzr
  404d60:	add	x20, x20, #0x6c0
  404d64:	cmp	x19, #0x10
  404d68:	b.cc	404d78 <sqrt@plt+0x3098>  // b.lo, b.ul, b.last
  404d6c:	ldur	x0, [x20, #-8]
  404d70:	ldr	d0, [x20]
  404d74:	bl	404700 <sqrt@plt+0x2a20>
  404d78:	add	x19, x19, #0x1
  404d7c:	cmp	x19, #0x16
  404d80:	add	x20, x20, #0x18
  404d84:	b.ne	404d64 <sqrt@plt+0x3084>  // b.any
  404d88:	ldp	x20, x19, [sp, #16]
  404d8c:	ldp	x29, x30, [sp], #32
  404d90:	ret
  404d94:	stp	x29, x30, [sp, #-48]!
  404d98:	str	x21, [sp, #16]
  404d9c:	stp	x20, x19, [sp, #32]
  404da0:	mov	x29, sp
  404da4:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  404da8:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  404dac:	ldr	x0, [x21, #2544]
  404db0:	ldr	x19, [x20, #576]
  404db4:	cbz	x0, 404dfc <sqrt@plt+0x311c>
  404db8:	cbz	x19, 404dd0 <sqrt@plt+0x30f0>
  404dbc:	mov	x0, x19
  404dc0:	bl	401ff0 <sqrt@plt+0x310>
  404dc4:	mov	x0, x19
  404dc8:	bl	415588 <_ZdlPv@@Base>
  404dcc:	ldr	x0, [x21, #2544]
  404dd0:	ldp	x8, x19, [x0, #24]
  404dd4:	str	x19, [x20, #576]
  404dd8:	str	x8, [x21, #2544]
  404ddc:	cbz	x0, 404df4 <sqrt@plt+0x3114>
  404de0:	bl	415588 <_ZdlPv@@Base>
  404de4:	ldr	x0, [x21, #2544]
  404de8:	ldr	x19, [x20, #576]
  404dec:	cbnz	x0, 404db8 <sqrt@plt+0x30d8>
  404df0:	b	404dfc <sqrt@plt+0x311c>
  404df4:	mov	x0, x8
  404df8:	cbnz	x0, 404db8 <sqrt@plt+0x30d8>
  404dfc:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  404e00:	add	x8, x8, #0x9e0
  404e04:	cmp	x19, x8
  404e08:	b.eq	404e20 <sqrt@plt+0x3140>  // b.none
  404e0c:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3a6c>
  404e10:	add	x1, x1, #0x930
  404e14:	mov	w0, #0x717                 	// #1815
  404e18:	bl	413ed0 <sqrt@plt+0x121f0>
  404e1c:	ldr	x19, [x20, #576]
  404e20:	ldr	w8, [x19, #8]
  404e24:	cbz	w8, 404e8c <sqrt@plt+0x31ac>
  404e28:	mov	w20, wzr
  404e2c:	ldr	x10, [x19]
  404e30:	mov	w8, w8
  404e34:	mov	w9, w20
  404e38:	add	x11, x10, w20, uxtw #4
  404e3c:	ldr	x12, [x11]
  404e40:	cbnz	x12, 404e58 <sqrt@plt+0x3178>
  404e44:	add	x9, x9, #0x1
  404e48:	cmp	w8, w9
  404e4c:	add	x11, x11, #0x10
  404e50:	b.ne	404e3c <sqrt@plt+0x315c>  // b.any
  404e54:	b	404e8c <sqrt@plt+0x31ac>
  404e58:	add	x10, x10, w9, uxtw #4
  404e5c:	ldr	x21, [x10, #8]
  404e60:	add	x20, x9, #0x1
  404e64:	ldr	x0, [x21]
  404e68:	cbz	x0, 404e84 <sqrt@plt+0x31a4>
  404e6c:	ldr	x8, [x0]
  404e70:	ldr	x8, [x8, #16]
  404e74:	blr	x8
  404e78:	str	xzr, [x21]
  404e7c:	stp	d0, d1, [x21, #8]
  404e80:	ldr	w8, [x19, #8]
  404e84:	cmp	w20, w8
  404e88:	b.cc	404e2c <sqrt@plt+0x314c>  // b.lo, b.ul, b.last
  404e8c:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  404e90:	ldr	x0, [x19, #2552]
  404e94:	cbz	x0, 404eb0 <sqrt@plt+0x31d0>
  404e98:	ldr	x8, [x0, #16]
  404e9c:	str	x8, [x19, #2552]
  404ea0:	ldr	x8, [x0]
  404ea4:	ldr	x8, [x8, #8]
  404ea8:	blr	x8
  404eac:	b	404e90 <sqrt@plt+0x31b0>
  404eb0:	ldp	x20, x19, [sp, #32]
  404eb4:	ldr	x21, [sp, #16]
  404eb8:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  404ebc:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  404ec0:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  404ec4:	add	x10, x10, #0x9d0
  404ec8:	str	xzr, [x8, #2560]
  404ecc:	str	wzr, [x9, #2500]
  404ed0:	stp	xzr, xzr, [x10]
  404ed4:	ldp	x29, x30, [sp], #48
  404ed8:	ret
  404edc:	stp	xzr, xzr, [x0]
  404ee0:	ret
  404ee4:	stp	x29, x30, [sp, #-32]!
  404ee8:	stp	x20, x19, [sp, #16]
  404eec:	mov	x29, sp
  404ef0:	mov	w8, #0x11                  	// #17
  404ef4:	mov	x19, x0
  404ef8:	str	w8, [x0, #8]
  404efc:	mov	w0, #0x110                 	// #272
  404f00:	bl	401890 <_Znam@plt>
  404f04:	mov	w2, #0x110                 	// #272
  404f08:	mov	w1, wzr
  404f0c:	mov	x20, x0
  404f10:	bl	4019b0 <memset@plt>
  404f14:	str	x20, [x19]
  404f18:	str	wzr, [x19, #12]
  404f1c:	ldp	x20, x19, [sp, #16]
  404f20:	ldp	x29, x30, [sp], #32
  404f24:	ret
  404f28:	stp	x29, x30, [sp, #-48]!
  404f2c:	stp	x20, x19, [sp, #32]
  404f30:	mov	x19, x0
  404f34:	ldr	w8, [x0, #8]
  404f38:	ldr	x0, [x0]
  404f3c:	str	x21, [sp, #16]
  404f40:	mov	x29, sp
  404f44:	cbz	w8, 404f70 <sqrt@plt+0x3290>
  404f48:	mov	x20, xzr
  404f4c:	mov	x21, xzr
  404f50:	ldr	x0, [x0, x20]
  404f54:	bl	401990 <free@plt>
  404f58:	ldr	w8, [x19, #8]
  404f5c:	ldr	x0, [x19]
  404f60:	add	x21, x21, #0x1
  404f64:	add	x20, x20, #0x10
  404f68:	cmp	x21, x8
  404f6c:	b.cc	404f50 <sqrt@plt+0x3270>  // b.lo, b.ul, b.last
  404f70:	cbz	x0, 404f84 <sqrt@plt+0x32a4>
  404f74:	ldp	x20, x19, [sp, #32]
  404f78:	ldr	x21, [sp, #16]
  404f7c:	ldp	x29, x30, [sp], #48
  404f80:	b	401b70 <_ZdaPv@plt>
  404f84:	ldp	x20, x19, [sp, #32]
  404f88:	ldr	x21, [sp, #16]
  404f8c:	ldp	x29, x30, [sp], #48
  404f90:	ret
  404f94:	stp	x29, x30, [sp, #-96]!
  404f98:	stp	x28, x27, [sp, #16]
  404f9c:	stp	x26, x25, [sp, #32]
  404fa0:	stp	x24, x23, [sp, #48]
  404fa4:	stp	x22, x21, [sp, #64]
  404fa8:	stp	x20, x19, [sp, #80]
  404fac:	mov	x29, sp
  404fb0:	mov	x19, x2
  404fb4:	mov	x21, x1
  404fb8:	mov	x20, x0
  404fbc:	cbnz	x1, 404fd0 <sqrt@plt+0x32f0>
  404fc0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  404fc4:	add	x1, x1, #0x1e0
  404fc8:	mov	w0, #0x1a                  	// #26
  404fcc:	bl	413ed0 <sqrt@plt+0x121f0>
  404fd0:	mov	x0, x21
  404fd4:	bl	4155a0 <_ZdlPvm@@Base+0xc>
  404fd8:	ldr	w24, [x20, #8]
  404fdc:	ldr	x22, [x20]
  404fe0:	mov	x23, x0
  404fe4:	udiv	x8, x0, x24
  404fe8:	msub	x27, x8, x24, x0
  404fec:	lsl	x8, x27, #4
  404ff0:	ldr	x25, [x22, x8]
  404ff4:	cbz	x25, 405040 <sqrt@plt+0x3360>
  404ff8:	mov	x0, x25
  404ffc:	mov	x1, x21
  405000:	bl	401bc0 <strcmp@plt>
  405004:	cbz	w0, 405034 <sqrt@plt+0x3354>
  405008:	cmp	w27, #0x0
  40500c:	csel	w8, w24, w27, eq  // eq = none
  405010:	sub	w27, w8, #0x1
  405014:	lsl	x8, x27, #4
  405018:	ldr	x25, [x22, x8]
  40501c:	cbz	x25, 405040 <sqrt@plt+0x3360>
  405020:	mov	x0, x25
  405024:	mov	x1, x21
  405028:	bl	401bc0 <strcmp@plt>
  40502c:	cbnz	w0, 405008 <sqrt@plt+0x3328>
  405030:	mov	w27, w27
  405034:	add	x8, x22, x27, lsl #4
  405038:	str	x19, [x8, #8]
  40503c:	b	405188 <sqrt@plt+0x34a8>
  405040:	cbz	x19, 405140 <sqrt@plt+0x3460>
  405044:	ldr	w8, [x20, #12]
  405048:	cmp	w24, w8, lsl #2
  40504c:	b.hi	405154 <sqrt@plt+0x3474>  // b.pmore
  405050:	mov	w0, w24
  405054:	bl	41560c <_ZdlPvm@@Base+0x78>
  405058:	mov	w28, w0
  40505c:	lsl	x27, x28, #4
  405060:	mov	w25, w0
  405064:	str	w0, [x20, #8]
  405068:	mov	x0, x27
  40506c:	bl	401890 <_Znam@plt>
  405070:	mov	x26, x0
  405074:	cbz	w25, 405088 <sqrt@plt+0x33a8>
  405078:	mov	x0, x26
  40507c:	mov	w1, wzr
  405080:	mov	x2, x27
  405084:	bl	4019b0 <memset@plt>
  405088:	str	x26, [x20]
  40508c:	cbz	w24, 40511c <sqrt@plt+0x343c>
  405090:	mov	x25, xzr
  405094:	add	x26, x22, x25, lsl #4
  405098:	ldr	x0, [x26]
  40509c:	cbz	x0, 405104 <sqrt@plt+0x3424>
  4050a0:	mov	x27, x26
  4050a4:	ldr	x8, [x27, #8]!
  4050a8:	cbz	x8, 405100 <sqrt@plt+0x3420>
  4050ac:	bl	4155a0 <_ZdlPvm@@Base+0xc>
  4050b0:	ldr	w10, [x20, #8]
  4050b4:	ldr	x8, [x20]
  4050b8:	udiv	x9, x0, x10
  4050bc:	msub	x9, x9, x10, x0
  4050c0:	add	x11, x8, x9, lsl #4
  4050c4:	ldr	x12, [x11]
  4050c8:	cbz	x12, 4050e8 <sqrt@plt+0x3408>
  4050cc:	cmp	w9, #0x0
  4050d0:	csel	w9, w10, w9, eq  // eq = none
  4050d4:	sub	w9, w9, #0x1
  4050d8:	add	x11, x8, w9, uxtw #4
  4050dc:	ldr	x12, [x11]
  4050e0:	cbnz	x12, 4050cc <sqrt@plt+0x33ec>
  4050e4:	mov	w9, w9
  4050e8:	ldr	x10, [x26]
  4050ec:	add	x8, x8, x9, lsl #4
  4050f0:	str	x10, [x11]
  4050f4:	ldr	x10, [x27]
  4050f8:	str	x10, [x8, #8]
  4050fc:	b	405104 <sqrt@plt+0x3424>
  405100:	bl	401990 <free@plt>
  405104:	add	x25, x25, #0x1
  405108:	cmp	x25, x24
  40510c:	b.ne	405094 <sqrt@plt+0x33b4>  // b.any
  405110:	ldr	w28, [x20, #8]
  405114:	ldr	x26, [x20]
  405118:	mov	w25, w28
  40511c:	udiv	x8, x23, x28
  405120:	msub	x27, x8, x28, x23
  405124:	lsl	x8, x27, #4
  405128:	ldr	x8, [x26, x8]
  40512c:	cbz	x8, 405148 <sqrt@plt+0x3468>
  405130:	cmp	w27, #0x0
  405134:	csel	w8, w25, w27, eq  // eq = none
  405138:	sub	w27, w8, #0x1
  40513c:	b	405124 <sqrt@plt+0x3444>
  405140:	mov	x25, xzr
  405144:	b	405188 <sqrt@plt+0x34a8>
  405148:	cbz	x22, 405154 <sqrt@plt+0x3474>
  40514c:	mov	x0, x22
  405150:	bl	401b70 <_ZdaPv@plt>
  405154:	mov	x0, x21
  405158:	bl	401910 <strlen@plt>
  40515c:	add	x0, x0, #0x1
  405160:	bl	401be0 <malloc@plt>
  405164:	mov	x1, x21
  405168:	mov	x25, x0
  40516c:	bl	401a30 <strcpy@plt>
  405170:	ldr	x8, [x20]
  405174:	add	x8, x8, w27, uxtw #4
  405178:	stp	x0, x19, [x8]
  40517c:	ldr	w8, [x20, #12]
  405180:	add	w8, w8, #0x1
  405184:	str	w8, [x20, #12]
  405188:	mov	x0, x25
  40518c:	ldp	x20, x19, [sp, #80]
  405190:	ldp	x22, x21, [sp, #64]
  405194:	ldp	x24, x23, [sp, #48]
  405198:	ldp	x26, x25, [sp, #32]
  40519c:	ldp	x28, x27, [sp, #16]
  4051a0:	ldp	x29, x30, [sp], #96
  4051a4:	ret
  4051a8:	stp	x29, x30, [sp, #-48]!
  4051ac:	stp	x22, x21, [sp, #16]
  4051b0:	stp	x20, x19, [sp, #32]
  4051b4:	mov	x29, sp
  4051b8:	mov	x19, x1
  4051bc:	mov	x20, x0
  4051c0:	cbnz	x1, 4051d4 <sqrt@plt+0x34f4>
  4051c4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4051c8:	add	x1, x1, #0x1e0
  4051cc:	mov	w0, #0x1a                  	// #26
  4051d0:	bl	413ed0 <sqrt@plt+0x121f0>
  4051d4:	mov	x0, x19
  4051d8:	bl	4155a0 <_ZdlPvm@@Base+0xc>
  4051dc:	ldr	w22, [x20, #8]
  4051e0:	ldr	x20, [x20]
  4051e4:	udiv	x8, x0, x22
  4051e8:	msub	x21, x8, x22, x0
  4051ec:	lsl	x8, x21, #4
  4051f0:	ldr	x0, [x20, x8]
  4051f4:	cbz	x0, 405234 <sqrt@plt+0x3554>
  4051f8:	mov	x1, x19
  4051fc:	bl	401bc0 <strcmp@plt>
  405200:	cbz	w0, 40522c <sqrt@plt+0x354c>
  405204:	cmp	w21, #0x0
  405208:	csel	w8, w22, w21, eq  // eq = none
  40520c:	sub	w21, w8, #0x1
  405210:	lsl	x8, x21, #4
  405214:	ldr	x0, [x20, x8]
  405218:	cbz	x0, 405234 <sqrt@plt+0x3554>
  40521c:	mov	x1, x19
  405220:	bl	401bc0 <strcmp@plt>
  405224:	cbnz	w0, 405204 <sqrt@plt+0x3524>
  405228:	mov	w21, w21
  40522c:	add	x8, x20, x21, lsl #4
  405230:	ldr	x0, [x8, #8]
  405234:	ldp	x20, x19, [sp, #32]
  405238:	ldp	x22, x21, [sp, #16]
  40523c:	ldp	x29, x30, [sp], #48
  405240:	ret
  405244:	stp	x29, x30, [sp, #-80]!
  405248:	str	x25, [sp, #16]
  40524c:	stp	x24, x23, [sp, #32]
  405250:	stp	x22, x21, [sp, #48]
  405254:	stp	x20, x19, [sp, #64]
  405258:	mov	x29, sp
  40525c:	ldr	x21, [x1]
  405260:	mov	x19, x1
  405264:	mov	x20, x0
  405268:	cbnz	x21, 40527c <sqrt@plt+0x359c>
  40526c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  405270:	add	x1, x1, #0x1e0
  405274:	mov	w0, #0x1a                  	// #26
  405278:	bl	413ed0 <sqrt@plt+0x121f0>
  40527c:	mov	x0, x21
  405280:	bl	4155a0 <_ZdlPvm@@Base+0xc>
  405284:	ldr	w24, [x20, #8]
  405288:	ldr	x25, [x20]
  40528c:	udiv	x8, x0, x24
  405290:	msub	x23, x8, x24, x0
  405294:	lsl	x8, x23, #4
  405298:	ldr	x22, [x25, x8]
  40529c:	cbz	x22, 4052f0 <sqrt@plt+0x3610>
  4052a0:	mov	x0, x22
  4052a4:	mov	x1, x21
  4052a8:	bl	401bc0 <strcmp@plt>
  4052ac:	cbz	w0, 4052dc <sqrt@plt+0x35fc>
  4052b0:	cmp	w23, #0x0
  4052b4:	csel	w8, w24, w23, eq  // eq = none
  4052b8:	sub	w23, w8, #0x1
  4052bc:	lsl	x8, x23, #4
  4052c0:	ldr	x22, [x25, x8]
  4052c4:	cbz	x22, 4052f0 <sqrt@plt+0x3610>
  4052c8:	mov	x0, x22
  4052cc:	mov	x1, x21
  4052d0:	bl	401bc0 <strcmp@plt>
  4052d4:	cbnz	w0, 4052b0 <sqrt@plt+0x35d0>
  4052d8:	mov	w23, w23
  4052dc:	str	x22, [x19]
  4052e0:	ldr	x8, [x20]
  4052e4:	add	x8, x8, x23, lsl #4
  4052e8:	ldr	x0, [x8, #8]
  4052ec:	b	4052f4 <sqrt@plt+0x3614>
  4052f0:	mov	x0, xzr
  4052f4:	ldp	x20, x19, [sp, #64]
  4052f8:	ldp	x22, x21, [sp, #48]
  4052fc:	ldp	x24, x23, [sp, #32]
  405300:	ldr	x25, [sp, #16]
  405304:	ldp	x29, x30, [sp], #80
  405308:	ret
  40530c:	str	x1, [x0]
  405310:	str	wzr, [x0, #8]
  405314:	ret
  405318:	ldr	x10, [x0]
  40531c:	ldr	w8, [x0, #8]
  405320:	ldr	w9, [x10, #8]
  405324:	cmp	w8, w9
  405328:	b.cs	405350 <sqrt@plt+0x3670>  // b.hs, b.nlast
  40532c:	ldr	x10, [x10]
  405330:	add	x11, x10, x8, lsl #4
  405334:	ldr	x12, [x11]
  405338:	cbnz	x12, 405358 <sqrt@plt+0x3678>
  40533c:	add	x8, x8, #0x1
  405340:	cmp	w9, w8
  405344:	add	x11, x11, #0x10
  405348:	str	w8, [x0, #8]
  40534c:	b.ne	405334 <sqrt@plt+0x3654>  // b.any
  405350:	mov	w0, wzr
  405354:	ret
  405358:	str	x12, [x1]
  40535c:	add	x9, x10, w8, uxtw #4
  405360:	ldr	x9, [x9, #8]
  405364:	add	w8, w8, #0x1
  405368:	str	x9, [x2]
  40536c:	str	w8, [x0, #8]
  405370:	mov	w0, #0x1                   	// #1
  405374:	ret
  405378:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  40537c:	add	x8, x8, #0xdf8
  405380:	stp	x8, xzr, [x0]
  405384:	ret
  405388:	brk	#0x1
  40538c:	mov	w0, wzr
  405390:	ret
  405394:	stp	x29, x30, [sp, #-32]!
  405398:	str	x19, [sp, #16]
  40539c:	mov	x29, sp
  4053a0:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  4053a4:	add	x8, x8, #0xe30
  4053a8:	mov	x19, x0
  4053ac:	stp	x1, x2, [x0, #16]
  4053b0:	str	wzr, [x0, #32]
  4053b4:	stp	x8, xzr, [x0], #40
  4053b8:	bl	415680 <_ZdlPvm@@Base+0xec>
  4053bc:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4053c0:	add	x8, x8, #0x999
  4053c4:	str	x8, [x19, #56]
  4053c8:	ldr	x19, [sp, #16]
  4053cc:	ldp	x29, x30, [sp], #32
  4053d0:	ret
  4053d4:	stp	x29, x30, [sp, #-32]!
  4053d8:	str	x19, [sp, #16]
  4053dc:	mov	x29, sp
  4053e0:	mov	x19, x0
  4053e4:	ldr	x0, [x0, #16]
  4053e8:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  4053ec:	add	x8, x8, #0xe30
  4053f0:	str	x8, [x19]
  4053f4:	bl	401950 <fclose@plt>
  4053f8:	add	x0, x19, #0x28
  4053fc:	ldr	x19, [sp, #16]
  405400:	ldp	x29, x30, [sp], #32
  405404:	b	415820 <_ZdlPvm@@Base+0x28c>
  405408:	stp	x29, x30, [sp, #-32]!
  40540c:	str	x19, [sp, #16]
  405410:	mov	x29, sp
  405414:	mov	x19, x0
  405418:	ldr	x0, [x0, #16]
  40541c:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  405420:	add	x8, x8, #0xe30
  405424:	str	x8, [x19]
  405428:	bl	401950 <fclose@plt>
  40542c:	add	x0, x19, #0x28
  405430:	bl	415820 <_ZdlPvm@@Base+0x28c>
  405434:	mov	x0, x19
  405438:	ldr	x19, [sp, #16]
  40543c:	ldp	x29, x30, [sp], #32
  405440:	b	415588 <_ZdlPv@@Base>
  405444:	sub	sp, sp, #0x60
  405448:	stp	x29, x30, [sp, #16]
  40544c:	stp	x26, x25, [sp, #32]
  405450:	stp	x24, x23, [sp, #48]
  405454:	stp	x22, x21, [sp, #64]
  405458:	stp	x20, x19, [sp, #80]
  40545c:	add	x29, sp, #0x10
  405460:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x4a6c>
  405464:	adrp	x22, 433000 <stderr@@GLIBC_2.17+0x2650>
  405468:	adrp	x25, 430000 <_Znam@GLIBCXX_3.4>
  40546c:	adrp	x23, 41a000 <_ZdlPvm@@Base+0x4a6c>
  405470:	mov	x19, x0
  405474:	add	x20, x0, #0x28
  405478:	add	x21, x21, #0x1f8
  40547c:	add	x22, x22, #0xa58
  405480:	add	x25, x25, #0x884
  405484:	adrp	x26, 430000 <_Znam@GLIBCXX_3.4>
  405488:	add	x23, x23, #0x5a8
  40548c:	mov	x0, x20
  405490:	bl	415eec <_ZdlPvm@@Base+0x958>
  405494:	ldr	w8, [x19, #32]
  405498:	add	w8, w8, #0x1
  40549c:	str	w8, [x19, #32]
  4054a0:	ldr	x0, [x19, #16]
  4054a4:	bl	401ad0 <getc@plt>
  4054a8:	mov	w24, w0
  4054ac:	cmp	w0, #0xd
  4054b0:	b.ne	4054e8 <sqrt@plt+0x3808>  // b.any
  4054b4:	ldr	x0, [x19, #16]
  4054b8:	bl	401ad0 <getc@plt>
  4054bc:	mov	w24, w0
  4054c0:	cmp	w0, #0xa
  4054c4:	b.eq	4054f4 <sqrt@plt+0x3814>  // b.none
  4054c8:	mov	x0, sp
  4054cc:	mov	w1, #0xd                   	// #13
  4054d0:	bl	414230 <sqrt@plt+0x12550>
  4054d4:	mov	x1, sp
  4054d8:	mov	x0, x21
  4054dc:	mov	x2, x22
  4054e0:	mov	x3, x22
  4054e4:	bl	4056a8 <sqrt@plt+0x39c8>
  4054e8:	cmn	w24, #0x1
  4054ec:	b.eq	405550 <sqrt@plt+0x3870>  // b.none
  4054f0:	tbnz	w24, #31, 405520 <sqrt@plt+0x3840>
  4054f4:	ldrb	w8, [x25, w24, uxtw]
  4054f8:	cbz	w8, 405520 <sqrt@plt+0x3840>
  4054fc:	mov	x0, sp
  405500:	mov	w1, w24
  405504:	bl	414210 <sqrt@plt+0x12530>
  405508:	mov	x1, sp
  40550c:	mov	x0, x21
  405510:	mov	x2, x22
  405514:	mov	x3, x22
  405518:	bl	4056a8 <sqrt@plt+0x39c8>
  40551c:	b	4054a0 <sqrt@plt+0x37c0>
  405520:	ldp	w8, w9, [x19, #48]
  405524:	cmp	w8, w9
  405528:	b.lt	405538 <sqrt@plt+0x3858>  // b.tstop
  40552c:	mov	x0, x20
  405530:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  405534:	ldr	w8, [x19, #48]
  405538:	ldr	x9, [x19, #40]
  40553c:	add	w10, w8, #0x1
  405540:	cmp	w24, #0xa
  405544:	str	w10, [x19, #48]
  405548:	strb	w24, [x9, w8, sxtw]
  40554c:	b.ne	4054a0 <sqrt@plt+0x37c0>  // b.any
  405550:	ldr	w8, [x19, #48]
  405554:	cbz	w8, 405688 <sqrt@plt+0x39a8>
  405558:	cmp	w8, #0x3
  40555c:	b.lt	405650 <sqrt@plt+0x3970>  // b.tstop
  405560:	ldr	x8, [x20]
  405564:	ldrb	w9, [x8]
  405568:	cmp	w9, #0x2e
  40556c:	b.ne	405650 <sqrt@plt+0x3970>  // b.any
  405570:	ldrb	w9, [x8, #1]
  405574:	cmp	w9, #0x50
  405578:	b.ne	405650 <sqrt@plt+0x3970>  // b.any
  40557c:	ldr	w9, [x19, #48]
  405580:	cmp	w9, #0x2
  405584:	b.gt	405598 <sqrt@plt+0x38b8>
  405588:	mov	w0, #0x62                  	// #98
  40558c:	mov	x1, x23
  405590:	bl	413ed0 <sqrt@plt+0x121f0>
  405594:	ldr	x8, [x20]
  405598:	ldrb	w9, [x8, #2]
  40559c:	cmp	w9, #0x53
  4055a0:	b.eq	4055f4 <sqrt@plt+0x3914>  // b.none
  4055a4:	ldr	w10, [x19, #48]
  4055a8:	cmp	w10, #0x2
  4055ac:	b.gt	4055c4 <sqrt@plt+0x38e4>
  4055b0:	mov	w0, #0x62                  	// #98
  4055b4:	mov	x1, x23
  4055b8:	bl	413ed0 <sqrt@plt+0x121f0>
  4055bc:	ldr	x8, [x20]
  4055c0:	ldrb	w9, [x8, #2]
  4055c4:	cmp	w9, #0x45
  4055c8:	b.eq	4055f4 <sqrt@plt+0x3914>  // b.none
  4055cc:	ldr	w10, [x19, #48]
  4055d0:	cmp	w10, #0x2
  4055d4:	b.gt	4055ec <sqrt@plt+0x390c>
  4055d8:	mov	w0, #0x62                  	// #98
  4055dc:	mov	x1, x23
  4055e0:	bl	413ed0 <sqrt@plt+0x121f0>
  4055e4:	ldr	x8, [x20]
  4055e8:	ldrb	w9, [x8, #2]
  4055ec:	cmp	w9, #0x46
  4055f0:	b.ne	405650 <sqrt@plt+0x3970>  // b.any
  4055f4:	ldr	w9, [x19, #48]
  4055f8:	cmp	w9, #0x3
  4055fc:	b.eq	40548c <sqrt@plt+0x37ac>  // b.none
  405600:	b.gt	405614 <sqrt@plt+0x3934>
  405604:	mov	w0, #0x62                  	// #98
  405608:	mov	x1, x23
  40560c:	bl	413ed0 <sqrt@plt+0x121f0>
  405610:	ldr	x8, [x20]
  405614:	ldrb	w8, [x8, #3]
  405618:	cmp	w8, #0x20
  40561c:	b.eq	40548c <sqrt@plt+0x37ac>  // b.none
  405620:	ldr	w9, [x19, #48]
  405624:	cmp	w9, #0x3
  405628:	b.gt	405640 <sqrt@plt+0x3960>
  40562c:	mov	w0, #0x62                  	// #98
  405630:	mov	x1, x23
  405634:	bl	413ed0 <sqrt@plt+0x121f0>
  405638:	ldr	x8, [x20]
  40563c:	ldrb	w8, [x8, #3]
  405640:	cmp	w8, #0xa
  405644:	b.eq	40548c <sqrt@plt+0x37ac>  // b.none
  405648:	ldr	w8, [x26, #3768]
  40564c:	cbnz	w8, 40548c <sqrt@plt+0x37ac>
  405650:	ldp	w8, w9, [x19, #48]
  405654:	cmp	w8, w9
  405658:	b.lt	405668 <sqrt@plt+0x3988>  // b.tstop
  40565c:	mov	x0, x20
  405660:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  405664:	ldr	w8, [x19, #48]
  405668:	ldr	x9, [x19, #40]
  40566c:	add	w10, w8, #0x1
  405670:	str	w10, [x19, #48]
  405674:	mov	w0, #0x1                   	// #1
  405678:	strb	wzr, [x9, w8, sxtw]
  40567c:	ldr	x8, [x19, #40]
  405680:	str	x8, [x19, #56]
  405684:	b	40568c <sqrt@plt+0x39ac>
  405688:	mov	w0, wzr
  40568c:	ldp	x20, x19, [sp, #80]
  405690:	ldp	x22, x21, [sp, #64]
  405694:	ldp	x24, x23, [sp, #48]
  405698:	ldp	x26, x25, [sp, #32]
  40569c:	ldp	x29, x30, [sp, #16]
  4056a0:	add	sp, sp, #0x60
  4056a4:	ret
  4056a8:	sub	sp, sp, #0x50
  4056ac:	stp	x29, x30, [sp, #16]
  4056b0:	str	x23, [sp, #32]
  4056b4:	stp	x22, x21, [sp, #48]
  4056b8:	stp	x20, x19, [sp, #64]
  4056bc:	add	x29, sp, #0x10
  4056c0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4056c4:	ldr	x23, [x8, #3656]
  4056c8:	mov	x19, x3
  4056cc:	mov	x20, x2
  4056d0:	mov	x21, x1
  4056d4:	mov	x22, x0
  4056d8:	cbz	x23, 405700 <sqrt@plt+0x3a20>
  4056dc:	ldr	x8, [x23]
  4056e0:	add	x1, x29, #0x18
  4056e4:	sub	x2, x29, #0x4
  4056e8:	mov	x0, x23
  4056ec:	ldr	x8, [x8, #32]
  4056f0:	blr	x8
  4056f4:	cbnz	w0, 405718 <sqrt@plt+0x3a38>
  4056f8:	ldr	x23, [x23, #8]
  4056fc:	cbnz	x23, 4056dc <sqrt@plt+0x39fc>
  405700:	mov	x0, x22
  405704:	mov	x1, x21
  405708:	mov	x2, x20
  40570c:	mov	x3, x19
  405710:	bl	414438 <sqrt@plt+0x12758>
  405714:	b	405734 <sqrt@plt+0x3a54>
  405718:	ldr	x0, [x29, #24]
  40571c:	ldur	w1, [x29, #-4]
  405720:	mov	x2, x22
  405724:	mov	x3, x21
  405728:	mov	x4, x20
  40572c:	mov	x5, x19
  405730:	bl	4144d4 <sqrt@plt+0x127f4>
  405734:	ldp	x20, x19, [sp, #64]
  405738:	ldp	x22, x21, [sp, #48]
  40573c:	ldr	x23, [sp, #32]
  405740:	ldp	x29, x30, [sp, #16]
  405744:	add	sp, sp, #0x50
  405748:	ret
  40574c:	stp	x29, x30, [sp, #-32]!
  405750:	str	x19, [sp, #16]
  405754:	mov	x29, sp
  405758:	ldr	x8, [x0, #56]
  40575c:	mov	x19, x0
  405760:	ldrb	w9, [x8]
  405764:	cbnz	w9, 405778 <sqrt@plt+0x3a98>
  405768:	mov	x0, x19
  40576c:	bl	405444 <sqrt@plt+0x3764>
  405770:	cbz	w0, 405790 <sqrt@plt+0x3ab0>
  405774:	ldr	x8, [x19, #56]
  405778:	add	x9, x8, #0x1
  40577c:	str	x9, [x19, #56]
  405780:	ldrb	w0, [x8]
  405784:	ldr	x19, [sp, #16]
  405788:	ldp	x29, x30, [sp], #32
  40578c:	ret
  405790:	mov	w0, #0xffffffff            	// #-1
  405794:	b	405784 <sqrt@plt+0x3aa4>
  405798:	stp	x29, x30, [sp, #-32]!
  40579c:	str	x19, [sp, #16]
  4057a0:	mov	x29, sp
  4057a4:	ldr	x8, [x0, #56]
  4057a8:	mov	x19, x0
  4057ac:	ldrb	w0, [x8]
  4057b0:	cbnz	w0, 4057d0 <sqrt@plt+0x3af0>
  4057b4:	mov	x0, x19
  4057b8:	bl	405444 <sqrt@plt+0x3764>
  4057bc:	cbz	w0, 4057cc <sqrt@plt+0x3aec>
  4057c0:	ldr	x8, [x19, #56]
  4057c4:	ldrb	w0, [x8]
  4057c8:	b	4057d0 <sqrt@plt+0x3af0>
  4057cc:	mov	w0, #0xffffffff            	// #-1
  4057d0:	ldr	x19, [sp, #16]
  4057d4:	ldp	x29, x30, [sp], #32
  4057d8:	ret
  4057dc:	ldr	x8, [x0, #24]
  4057e0:	str	x8, [x1]
  4057e4:	ldr	w8, [x0, #32]
  4057e8:	mov	w0, #0x1                   	// #1
  4057ec:	str	w8, [x2]
  4057f0:	ret
  4057f4:	stp	x29, x30, [sp, #-32]!
  4057f8:	str	x19, [sp, #16]
  4057fc:	mov	x29, sp
  405800:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  405804:	add	x8, x8, #0xe68
  405808:	mov	x19, x0
  40580c:	stp	x8, xzr, [x0]
  405810:	mov	x0, x1
  405814:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  405818:	stp	x0, x0, [x19, #16]
  40581c:	ldr	x19, [sp, #16]
  405820:	ldp	x29, x30, [sp], #32
  405824:	ret
  405828:	ldr	x8, [x0, #16]
  40582c:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  405830:	add	x9, x9, #0xe68
  405834:	str	x9, [x0]
  405838:	mov	x0, x8
  40583c:	b	401990 <free@plt>
  405840:	stp	x29, x30, [sp, #-32]!
  405844:	str	x19, [sp, #16]
  405848:	mov	x19, x0
  40584c:	ldr	x0, [x0, #16]
  405850:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  405854:	add	x8, x8, #0xe68
  405858:	mov	x29, sp
  40585c:	str	x8, [x19]
  405860:	bl	401990 <free@plt>
  405864:	mov	x0, x19
  405868:	ldr	x19, [sp, #16]
  40586c:	ldp	x29, x30, [sp], #32
  405870:	b	415588 <_ZdlPv@@Base>
  405874:	ldr	x8, [x0, #24]
  405878:	cbz	x8, 405894 <sqrt@plt+0x3bb4>
  40587c:	ldrb	w9, [x8]
  405880:	cbz	w9, 405894 <sqrt@plt+0x3bb4>
  405884:	add	x9, x8, #0x1
  405888:	str	x9, [x0, #24]
  40588c:	ldrb	w0, [x8]
  405890:	ret
  405894:	mov	w0, #0xffffffff            	// #-1
  405898:	ret
  40589c:	ldr	x8, [x0, #24]
  4058a0:	cbz	x8, 4058b4 <sqrt@plt+0x3bd4>
  4058a4:	ldrb	w8, [x8]
  4058a8:	cmp	w8, #0x0
  4058ac:	csinv	w0, w8, wzr, ne  // ne = any
  4058b0:	ret
  4058b4:	mov	w0, #0xffffffff            	// #-1
  4058b8:	ret
  4058bc:	sub	sp, sp, #0x80
  4058c0:	stp	x29, x30, [sp, #32]
  4058c4:	stp	x28, x27, [sp, #48]
  4058c8:	stp	x26, x25, [sp, #64]
  4058cc:	stp	x24, x23, [sp, #80]
  4058d0:	stp	x22, x21, [sp, #96]
  4058d4:	stp	x20, x19, [sp, #112]
  4058d8:	add	x29, sp, #0x20
  4058dc:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  4058e0:	adrp	x24, 433000 <stderr@@GLIBC_2.17+0x2650>
  4058e4:	mov	x19, x0
  4058e8:	mov	w27, wzr
  4058ec:	mov	w23, wzr
  4058f0:	add	x22, x0, #0x1
  4058f4:	add	x24, x24, #0x254
  4058f8:	mov	w25, #0xa                   	// #10
  4058fc:	ldrb	w8, [x19, w27, sxtw]
  405900:	cmp	w8, #0x24
  405904:	b.eq	405910 <sqrt@plt+0x3c30>  // b.none
  405908:	cbnz	w8, 4059fc <sqrt@plt+0x3d1c>
  40590c:	b	405a34 <sqrt@plt+0x3d54>
  405910:	add	w11, w27, #0x1
  405914:	ldrb	w9, [x19, w11, sxtw]
  405918:	ldrb	w10, [x24, x9]
  40591c:	cbz	w10, 4059fc <sqrt@plt+0x3d1c>
  405920:	sxtw	x11, w11
  405924:	mov	w10, wzr
  405928:	mov	w8, wzr
  40592c:	sxtw	x20, w27
  405930:	add	x11, x22, x11
  405934:	mov	w12, #0x2                   	// #2
  405938:	mov	w26, w27
  40593c:	mov	w28, w12
  405940:	mul	w12, w8, w25
  405944:	add	w12, w12, w9, uxtb
  405948:	ldrb	w9, [x11], #1
  40594c:	sub	w12, w12, #0x30
  405950:	tst	w10, #0x1
  405954:	csel	w8, w8, w12, ne  // ne = any
  405958:	ldrb	w13, [x24, x9]
  40595c:	cmp	w8, #0x20
  405960:	cset	w10, gt
  405964:	add	w26, w26, #0x1
  405968:	add	w12, w28, #0x1
  40596c:	cbnz	w13, 40593c <sqrt@plt+0x3c5c>
  405970:	cmp	w8, #0x21
  405974:	b.lt	405a0c <sqrt@plt+0x3d2c>  // b.tstop
  405978:	add	x0, sp, #0x10
  40597c:	add	w21, w26, #0x1
  405980:	bl	415680 <_ZdlPvm@@Base+0xec>
  405984:	cmp	w27, w21
  405988:	b.ge	4059c8 <sqrt@plt+0x3ce8>  // b.tcont
  40598c:	add	x20, x19, x20
  405990:	ldp	w8, w9, [sp, #24]
  405994:	ldrb	w27, [x20]
  405998:	cmp	w8, w9
  40599c:	b.lt	4059ac <sqrt@plt+0x3ccc>  // b.tstop
  4059a0:	add	x0, sp, #0x10
  4059a4:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  4059a8:	ldr	w8, [sp, #24]
  4059ac:	ldr	x9, [sp, #16]
  4059b0:	add	w10, w8, #0x1
  4059b4:	subs	w28, w28, #0x1
  4059b8:	add	x20, x20, #0x1
  4059bc:	str	w10, [sp, #24]
  4059c0:	strb	w27, [x9, w8, sxtw]
  4059c4:	b.ne	405990 <sqrt@plt+0x3cb0>  // b.any
  4059c8:	ldr	x1, [sp, #16]
  4059cc:	mov	x0, sp
  4059d0:	bl	4141e8 <sqrt@plt+0x12508>
  4059d4:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2650>
  4059d8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4059dc:	add	x2, x2, #0xa58
  4059e0:	mov	x1, sp
  4059e4:	add	x0, x0, #0x218
  4059e8:	mov	x3, x2
  4059ec:	bl	4056a8 <sqrt@plt+0x39c8>
  4059f0:	add	x0, sp, #0x10
  4059f4:	bl	415820 <_ZdlPvm@@Base+0x28c>
  4059f8:	b	405a28 <sqrt@plt+0x3d48>
  4059fc:	add	w9, w23, #0x1
  405a00:	strb	w8, [x19, w23, sxtw]
  405a04:	mov	w23, w9
  405a08:	b	405a2c <sqrt@plt+0x3d4c>
  405a0c:	cmp	w8, #0x1
  405a10:	b.lt	405a28 <sqrt@plt+0x3d48>  // b.tstop
  405a14:	add	w8, w8, #0x7f
  405a18:	add	w9, w23, #0x1
  405a1c:	strb	w8, [x19, w23, sxtw]
  405a20:	mov	w27, w26
  405a24:	b	405a04 <sqrt@plt+0x3d24>
  405a28:	mov	w27, w26
  405a2c:	add	w27, w27, #0x1
  405a30:	b	4058fc <sqrt@plt+0x3c1c>
  405a34:	strb	wzr, [x19, w23, sxtw]
  405a38:	mov	x0, x19
  405a3c:	ldp	x20, x19, [sp, #112]
  405a40:	ldp	x22, x21, [sp, #96]
  405a44:	ldp	x24, x23, [sp, #80]
  405a48:	ldp	x26, x25, [sp, #64]
  405a4c:	ldp	x28, x27, [sp, #48]
  405a50:	ldp	x29, x30, [sp, #32]
  405a54:	add	sp, sp, #0x80
  405a58:	ret
  405a5c:	b	405a60 <sqrt@plt+0x3d80>
  405a60:	mov	x19, x0
  405a64:	add	x0, sp, #0x10
  405a68:	bl	415820 <_ZdlPvm@@Base+0x28c>
  405a6c:	mov	x0, x19
  405a70:	bl	401c60 <_Unwind_Resume@plt>
  405a74:	stp	x29, x30, [sp, #-32]!
  405a78:	str	x19, [sp, #16]
  405a7c:	mov	x29, sp
  405a80:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  405a84:	mov	x19, x0
  405a88:	add	x8, x8, #0xea0
  405a8c:	cmp	w2, #0x1
  405a90:	str	xzr, [x0, #32]
  405a94:	stp	x8, xzr, [x0]
  405a98:	str	w2, [x0, #40]
  405a9c:	b.lt	405ab8 <sqrt@plt+0x3dd8>  // b.tstop
  405aa0:	mov	w8, w2
  405aa4:	add	x9, x19, #0x30
  405aa8:	ldr	x10, [x3], #8
  405aac:	subs	x8, x8, #0x1
  405ab0:	str	x10, [x9], #8
  405ab4:	b.ne	405aa8 <sqrt@plt+0x3dc8>  // b.any
  405ab8:	mov	x0, x1
  405abc:	bl	4058bc <sqrt@plt+0x3bdc>
  405ac0:	stp	x0, x0, [x19, #16]
  405ac4:	ldr	x19, [sp, #16]
  405ac8:	ldp	x29, x30, [sp], #32
  405acc:	ret
  405ad0:	stp	x29, x30, [sp, #-48]!
  405ad4:	stp	x20, x19, [sp, #32]
  405ad8:	ldr	w8, [x0, #40]
  405adc:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  405ae0:	mov	x19, x0
  405ae4:	add	x9, x9, #0xea0
  405ae8:	cmp	w8, #0x1
  405aec:	str	x21, [sp, #16]
  405af0:	mov	x29, sp
  405af4:	str	x9, [x0]
  405af8:	b.lt	405b1c <sqrt@plt+0x3e3c>  // b.tstop
  405afc:	mov	x20, xzr
  405b00:	add	x21, x19, #0x30
  405b04:	ldr	x0, [x21, x20, lsl #3]
  405b08:	bl	401990 <free@plt>
  405b0c:	ldrsw	x8, [x19, #40]
  405b10:	add	x20, x20, #0x1
  405b14:	cmp	x20, x8
  405b18:	b.lt	405b04 <sqrt@plt+0x3e24>  // b.tstop
  405b1c:	ldr	x0, [x19, #16]
  405b20:	ldp	x20, x19, [sp, #32]
  405b24:	ldr	x21, [sp, #16]
  405b28:	ldp	x29, x30, [sp], #48
  405b2c:	b	401990 <free@plt>
  405b30:	stp	x29, x30, [sp, #-32]!
  405b34:	str	x19, [sp, #16]
  405b38:	mov	x29, sp
  405b3c:	mov	x19, x0
  405b40:	bl	405ad0 <sqrt@plt+0x3df0>
  405b44:	mov	x0, x19
  405b48:	ldr	x19, [sp, #16]
  405b4c:	ldp	x29, x30, [sp], #32
  405b50:	b	415588 <_ZdlPv@@Base>
  405b54:	ldr	x8, [x0, #32]
  405b58:	cbz	x8, 405b74 <sqrt@plt+0x3e94>
  405b5c:	ldrb	w9, [x8]
  405b60:	cbz	w9, 405b70 <sqrt@plt+0x3e90>
  405b64:	add	x9, x8, #0x1
  405b68:	str	x9, [x0, #32]
  405b6c:	b	405be4 <sqrt@plt+0x3f04>
  405b70:	str	xzr, [x0, #32]
  405b74:	ldr	x8, [x0, #24]
  405b78:	cbz	x8, 405bec <sqrt@plt+0x3f0c>
  405b7c:	ldrsb	w9, [x8]
  405b80:	and	w10, w9, #0xff
  405b84:	tbz	w9, #31, 405bd8 <sqrt@plt+0x3ef8>
  405b88:	cmp	w10, #0x9f
  405b8c:	b.hi	405bd8 <sqrt@plt+0x3ef8>  // b.pmore
  405b90:	ldr	w9, [x0, #40]
  405b94:	add	x8, x8, #0x1
  405b98:	str	x8, [x0, #24]
  405b9c:	ldurb	w10, [x8, #-1]
  405ba0:	sub	x10, x10, #0x80
  405ba4:	cmp	w10, w9
  405ba8:	b.ge	405bc0 <sqrt@plt+0x3ee0>  // b.tcont
  405bac:	add	x10, x0, x10, lsl #3
  405bb0:	ldr	x10, [x10, #48]
  405bb4:	cbz	x10, 405bc0 <sqrt@plt+0x3ee0>
  405bb8:	ldrb	w11, [x10]
  405bbc:	cbnz	w11, 405bf4 <sqrt@plt+0x3f14>
  405bc0:	ldrsb	w11, [x8], #1
  405bc4:	and	w10, w11, #0xff
  405bc8:	tbz	w11, #31, 405bd4 <sqrt@plt+0x3ef4>
  405bcc:	cmp	w10, #0xa0
  405bd0:	b.cc	405b98 <sqrt@plt+0x3eb8>  // b.lo, b.ul, b.last
  405bd4:	sub	x8, x8, #0x1
  405bd8:	cbz	w10, 405bec <sqrt@plt+0x3f0c>
  405bdc:	add	x9, x8, #0x1
  405be0:	str	x9, [x0, #24]
  405be4:	ldrb	w0, [x8]
  405be8:	ret
  405bec:	mov	w0, #0xffffffff            	// #-1
  405bf0:	ret
  405bf4:	add	x8, x10, #0x1
  405bf8:	str	x8, [x0, #32]
  405bfc:	ldrb	w0, [x10]
  405c00:	ret
  405c04:	ldr	x8, [x0, #32]
  405c08:	cbz	x8, 405c18 <sqrt@plt+0x3f38>
  405c0c:	ldrb	w8, [x8]
  405c10:	cbnz	w8, 405c88 <sqrt@plt+0x3fa8>
  405c14:	str	xzr, [x0, #32]
  405c18:	ldr	x9, [x0, #24]
  405c1c:	cbz	x9, 405c84 <sqrt@plt+0x3fa4>
  405c20:	ldrsb	w8, [x9]
  405c24:	and	w10, w8, #0xff
  405c28:	tbz	w8, #31, 405c78 <sqrt@plt+0x3f98>
  405c2c:	cmp	w10, #0x9f
  405c30:	b.hi	405c78 <sqrt@plt+0x3f98>  // b.pmore
  405c34:	ldr	w8, [x0, #40]
  405c38:	add	x9, x9, #0x1
  405c3c:	str	x9, [x0, #24]
  405c40:	ldurb	w10, [x9, #-1]
  405c44:	sub	x10, x10, #0x80
  405c48:	cmp	w10, w8
  405c4c:	b.ge	405c64 <sqrt@plt+0x3f84>  // b.tcont
  405c50:	add	x10, x0, x10, lsl #3
  405c54:	ldr	x10, [x10, #48]
  405c58:	cbz	x10, 405c64 <sqrt@plt+0x3f84>
  405c5c:	ldrb	w11, [x10]
  405c60:	cbnz	w11, 405c90 <sqrt@plt+0x3fb0>
  405c64:	ldrsb	w11, [x9], #1
  405c68:	and	w10, w11, #0xff
  405c6c:	tbz	w11, #31, 405c78 <sqrt@plt+0x3f98>
  405c70:	cmp	w10, #0xa0
  405c74:	b.cc	405c3c <sqrt@plt+0x3f5c>  // b.lo, b.ul, b.last
  405c78:	cmp	w10, #0x0
  405c7c:	csinv	w0, w10, wzr, ne  // ne = any
  405c80:	ret
  405c84:	mov	w8, #0xffffffff            	// #-1
  405c88:	mov	w0, w8
  405c8c:	ret
  405c90:	str	x10, [x0, #32]
  405c94:	ldrb	w8, [x10]
  405c98:	b	405c88 <sqrt@plt+0x3fa8>
  405c9c:	stp	x29, x30, [sp, #-32]!
  405ca0:	str	x19, [sp, #16]
  405ca4:	mov	x29, sp
  405ca8:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  405cac:	ldr	x0, [x19, #3656]
  405cb0:	cbz	x0, 405ccc <sqrt@plt+0x3fec>
  405cb4:	ldr	x8, [x0, #8]
  405cb8:	str	x8, [x19, #3656]
  405cbc:	ldr	x8, [x0]
  405cc0:	ldr	x8, [x8, #8]
  405cc4:	blr	x8
  405cc8:	b	405cac <sqrt@plt+0x3fcc>
  405ccc:	ldr	x19, [sp, #16]
  405cd0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  405cd4:	mov	w9, #0x1                   	// #1
  405cd8:	str	w9, [x8, #3664]
  405cdc:	ldp	x29, x30, [sp], #32
  405ce0:	ret
  405ce4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  405ce8:	ldr	x9, [x8, #3656]
  405cec:	str	x9, [x0, #8]
  405cf0:	str	x0, [x8, #3656]
  405cf4:	ret
  405cf8:	stp	x29, x30, [sp, #-32]!
  405cfc:	stp	x20, x19, [sp, #16]
  405d00:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  405d04:	ldr	x8, [x20, #3656]
  405d08:	mov	x19, x0
  405d0c:	mov	x29, sp
  405d10:	cbz	x8, 405d34 <sqrt@plt+0x4054>
  405d14:	ldr	x9, [x8, #8]
  405d18:	mov	x0, x8
  405d1c:	str	x9, [x20, #3656]
  405d20:	ldr	x9, [x8]
  405d24:	ldr	x9, [x9, #8]
  405d28:	blr	x9
  405d2c:	ldr	x8, [x20, #3656]
  405d30:	cbnz	x8, 405d14 <sqrt@plt+0x4034>
  405d34:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  405d38:	mov	w9, #0x1                   	// #1
  405d3c:	str	w9, [x8, #3664]
  405d40:	str	xzr, [x19, #8]
  405d44:	str	x19, [x20, #3656]
  405d48:	ldp	x20, x19, [sp, #16]
  405d4c:	ldp	x29, x30, [sp], #32
  405d50:	ret
  405d54:	stp	x29, x30, [sp, #-16]!
  405d58:	mov	x29, sp
  405d5c:	bl	405d70 <sqrt@plt+0x4090>
  405d60:	cmn	w0, #0x1
  405d64:	b.ne	405d5c <sqrt@plt+0x407c>  // b.any
  405d68:	ldp	x29, x30, [sp], #16
  405d6c:	ret
  405d70:	stp	x29, x30, [sp, #-32]!
  405d74:	str	x19, [sp, #16]
  405d78:	mov	x29, sp
  405d7c:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  405d80:	ldr	x0, [x19, #3656]
  405d84:	cbz	x0, 405dc8 <sqrt@plt+0x40e8>
  405d88:	ldr	x8, [x0]
  405d8c:	ldr	x8, [x8, #16]
  405d90:	blr	x8
  405d94:	cmn	w0, #0x1
  405d98:	b.ne	405dd0 <sqrt@plt+0x40f0>  // b.any
  405d9c:	ldr	x8, [x19, #3656]
  405da0:	ldr	x0, [x8, #8]
  405da4:	cbz	x0, 405dc8 <sqrt@plt+0x40e8>
  405da8:	str	x0, [x19, #3656]
  405dac:	cbz	x8, 405dc4 <sqrt@plt+0x40e4>
  405db0:	ldr	x9, [x8]
  405db4:	mov	x0, x8
  405db8:	ldr	x9, [x9, #8]
  405dbc:	blr	x9
  405dc0:	ldr	x0, [x19, #3656]
  405dc4:	cbnz	x0, 405d88 <sqrt@plt+0x40a8>
  405dc8:	mov	w0, #0xffffffff            	// #-1
  405dcc:	b	405de0 <sqrt@plt+0x4100>
  405dd0:	cmp	w0, #0xa
  405dd4:	cset	w8, eq  // eq = none
  405dd8:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  405ddc:	str	w8, [x9, #3664]
  405de0:	ldr	x19, [sp, #16]
  405de4:	ldp	x29, x30, [sp], #32
  405de8:	ret
  405dec:	stp	x29, x30, [sp, #-32]!
  405df0:	str	x19, [sp, #16]
  405df4:	mov	x29, sp
  405df8:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  405dfc:	ldr	x0, [x19, #3656]
  405e00:	cbz	x0, 405e44 <sqrt@plt+0x4164>
  405e04:	ldr	x8, [x0]
  405e08:	ldr	x8, [x8, #24]
  405e0c:	blr	x8
  405e10:	cmn	w0, #0x1
  405e14:	b.ne	405e48 <sqrt@plt+0x4168>  // b.any
  405e18:	ldr	x8, [x19, #3656]
  405e1c:	ldr	x0, [x8, #8]
  405e20:	cbz	x0, 405e44 <sqrt@plt+0x4164>
  405e24:	str	x0, [x19, #3656]
  405e28:	cbz	x8, 405e40 <sqrt@plt+0x4160>
  405e2c:	ldr	x9, [x8]
  405e30:	mov	x0, x8
  405e34:	ldr	x9, [x9, #8]
  405e38:	blr	x9
  405e3c:	ldr	x0, [x19, #3656]
  405e40:	cbnz	x0, 405e04 <sqrt@plt+0x4124>
  405e44:	mov	w0, #0xffffffff            	// #-1
  405e48:	ldr	x19, [sp, #16]
  405e4c:	ldp	x29, x30, [sp], #32
  405e50:	ret
  405e54:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  405e58:	add	x8, x8, #0xed8
  405e5c:	and	w9, w1, #0xff
  405e60:	stp	x8, xzr, [x0]
  405e64:	str	w9, [x0, #16]
  405e68:	ret
  405e6c:	ldr	w8, [x0, #16]
  405e70:	mov	w9, #0xffffffff            	// #-1
  405e74:	str	w9, [x0, #16]
  405e78:	mov	w0, w8
  405e7c:	ret
  405e80:	ldr	w0, [x0, #16]
  405e84:	ret
  405e88:	stp	x29, x30, [sp, #-32]!
  405e8c:	stp	x20, x19, [sp, #16]
  405e90:	mov	x29, sp
  405e94:	mov	w20, w0
  405e98:	mov	w0, #0x18                  	// #24
  405e9c:	mov	w19, w1
  405ea0:	bl	4154e4 <_Znwm@@Base>
  405ea4:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  405ea8:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  405eac:	ldr	x12, [x10, #3656]
  405eb0:	and	w8, w20, #0xff
  405eb4:	str	w19, [x11, #3664]
  405eb8:	ldp	x20, x19, [sp, #16]
  405ebc:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  405ec0:	add	x9, x9, #0xed8
  405ec4:	str	w8, [x0, #16]
  405ec8:	str	x0, [x10, #3656]
  405ecc:	stp	x9, x12, [x0]
  405ed0:	ldp	x29, x30, [sp], #32
  405ed4:	ret
  405ed8:	stp	x29, x30, [sp, #-48]!
  405edc:	str	x21, [sp, #16]
  405ee0:	stp	x20, x19, [sp, #32]
  405ee4:	mov	x29, sp
  405ee8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  405eec:	ldr	x20, [x8, #3656]
  405ef0:	cbz	x20, 405f20 <sqrt@plt+0x4240>
  405ef4:	mov	x19, x1
  405ef8:	mov	x21, x0
  405efc:	ldr	x8, [x20]
  405f00:	mov	x0, x20
  405f04:	mov	x1, x21
  405f08:	mov	x2, x19
  405f0c:	ldr	x8, [x8, #32]
  405f10:	blr	x8
  405f14:	cbnz	w0, 405f28 <sqrt@plt+0x4248>
  405f18:	ldr	x20, [x20, #8]
  405f1c:	cbnz	x20, 405efc <sqrt@plt+0x421c>
  405f20:	mov	w0, wzr
  405f24:	b	405f2c <sqrt@plt+0x424c>
  405f28:	mov	w0, #0x1                   	// #1
  405f2c:	ldp	x20, x19, [sp, #32]
  405f30:	ldr	x21, [sp, #16]
  405f34:	ldp	x29, x30, [sp], #48
  405f38:	ret
  405f3c:	sub	sp, sp, #0x180
  405f40:	stp	x29, x30, [sp, #288]
  405f44:	stp	x28, x27, [sp, #304]
  405f48:	stp	x26, x25, [sp, #320]
  405f4c:	stp	x24, x23, [sp, #336]
  405f50:	stp	x22, x21, [sp, #352]
  405f54:	stp	x20, x19, [sp, #368]
  405f58:	add	x29, sp, #0x120
  405f5c:	mov	x19, x0
  405f60:	add	x0, sp, #0x18
  405f64:	mov	w2, #0x100                 	// #256
  405f68:	mov	w1, wzr
  405f6c:	bl	4019b0 <memset@plt>
  405f70:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  405f74:	adrp	x25, 430000 <_Znam@GLIBCXX_3.4>
  405f78:	mov	w26, wzr
  405f7c:	mov	w23, wzr
  405f80:	mov	w22, wzr
  405f84:	mov	w20, wzr
  405f88:	add	x21, x21, #0xe68
  405f8c:	adrp	x27, 430000 <_Znam@GLIBCXX_3.4>
  405f90:	adrp	x28, 430000 <_Znam@GLIBCXX_3.4>
  405f94:	add	x25, x25, #0xe70
  405f98:	mov	x0, x21
  405f9c:	bl	415eec <_ZdlPvm@@Base+0x958>
  405fa0:	bl	405d70 <sqrt@plt+0x4090>
  405fa4:	mov	w24, w0
  405fa8:	cmn	w0, #0x1
  405fac:	b.eq	4060f8 <sqrt@plt+0x4418>  // b.none
  405fb0:	orr	w8, w23, w26
  405fb4:	cbnz	w8, 405fc8 <sqrt@plt+0x42e8>
  405fb8:	cmp	w24, #0x2c
  405fbc:	b.eq	40605c <sqrt@plt+0x437c>  // b.none
  405fc0:	cmp	w24, #0x29
  405fc4:	b.eq	40605c <sqrt@plt+0x437c>  // b.none
  405fc8:	ldp	w8, w9, [x25]
  405fcc:	cmp	w8, w9
  405fd0:	b.lt	405fe0 <sqrt@plt+0x4300>  // b.tstop
  405fd4:	mov	x0, x21
  405fd8:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  405fdc:	ldr	w8, [x21, #8]
  405fe0:	ldr	x9, [x21]
  405fe4:	add	w10, w8, #0x1
  405fe8:	cmp	w23, #0x2
  405fec:	str	w10, [x21, #8]
  405ff0:	strb	w24, [x9, w8, sxtw]
  405ff4:	b.eq	406040 <sqrt@plt+0x4360>  // b.none
  405ff8:	cmp	w23, #0x1
  405ffc:	b.eq	406028 <sqrt@plt+0x4348>  // b.none
  406000:	cbnz	w23, 405fa0 <sqrt@plt+0x42c0>
  406004:	cmp	w24, #0x22
  406008:	b.eq	406040 <sqrt@plt+0x4360>  // b.none
  40600c:	cmp	w24, #0x29
  406010:	b.eq	406050 <sqrt@plt+0x4370>  // b.none
  406014:	cmp	w24, #0x28
  406018:	b.ne	406048 <sqrt@plt+0x4368>  // b.any
  40601c:	mov	w23, wzr
  406020:	add	w26, w26, #0x1
  406024:	b	405fa0 <sqrt@plt+0x42c0>
  406028:	cmp	w24, #0x22
  40602c:	b.eq	406048 <sqrt@plt+0x4368>  // b.none
  406030:	cmp	w24, #0x5c
  406034:	b.ne	406040 <sqrt@plt+0x4360>  // b.any
  406038:	mov	w23, #0x2                   	// #2
  40603c:	b	405fa0 <sqrt@plt+0x42c0>
  406040:	mov	w23, #0x1                   	// #1
  406044:	b	405fa0 <sqrt@plt+0x42c0>
  406048:	mov	w23, wzr
  40604c:	b	405fa0 <sqrt@plt+0x42c0>
  406050:	mov	w23, wzr
  406054:	sub	w26, w26, #0x1
  406058:	b	405fa0 <sqrt@plt+0x42c0>
  40605c:	ldr	w8, [x27, #3696]
  406060:	cmp	w8, #0x1
  406064:	b.lt	4060e4 <sqrt@plt+0x4404>  // b.tstop
  406068:	ldr	w9, [x28, #3700]
  40606c:	cmp	w8, w9
  406070:	b.lt	406080 <sqrt@plt+0x43a0>  // b.tstop
  406074:	mov	x0, x21
  406078:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  40607c:	ldr	w8, [x21, #8]
  406080:	ldr	x9, [x21]
  406084:	add	w10, w8, #0x1
  406088:	str	w10, [x21, #8]
  40608c:	strb	wzr, [x9, w8, sxtw]
  406090:	cbnz	w22, 4060e4 <sqrt@plt+0x4404>
  406094:	cmp	w20, #0x20
  406098:	b.ne	4060cc <sqrt@plt+0x43ec>  // b.any
  40609c:	add	x0, sp, #0x8
  4060a0:	mov	w1, #0x20                  	// #32
  4060a4:	bl	414210 <sqrt@plt+0x12530>
  4060a8:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2650>
  4060ac:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4060b0:	add	x2, x2, #0xa58
  4060b4:	add	x1, sp, #0x8
  4060b8:	add	x0, x0, #0x265
  4060bc:	mov	x3, x2
  4060c0:	bl	406174 <sqrt@plt+0x4494>
  4060c4:	mov	w22, #0x1                   	// #1
  4060c8:	b	4060e4 <sqrt@plt+0x4404>
  4060cc:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4060d0:	ldr	x0, [x8, #3688]
  4060d4:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  4060d8:	mov	w22, wzr
  4060dc:	add	x8, sp, #0x18
  4060e0:	str	x0, [x8, w20, uxtw #3]
  4060e4:	cmp	w22, #0x0
  4060e8:	cinc	w20, w20, eq  // eq = none
  4060ec:	cmp	w24, #0x29
  4060f0:	b.ne	405f98 <sqrt@plt+0x42b8>  // b.any
  4060f4:	b	406114 <sqrt@plt+0x4434>
  4060f8:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  4060fc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406100:	add	x1, x1, #0xa58
  406104:	add	x0, x0, #0x239
  406108:	mov	x2, x1
  40610c:	mov	x3, x1
  406110:	bl	4056a8 <sqrt@plt+0x39c8>
  406114:	mov	w0, #0x130                 	// #304
  406118:	bl	4154e4 <_Znwm@@Base>
  40611c:	mov	x21, x0
  406120:	add	x3, sp, #0x18
  406124:	mov	x1, x19
  406128:	mov	w2, w20
  40612c:	bl	405a74 <sqrt@plt+0x3d94>
  406130:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  406134:	ldr	x9, [x8, #3656]
  406138:	str	x21, [x8, #3656]
  40613c:	ldp	x20, x19, [sp, #368]
  406140:	ldp	x24, x23, [sp, #336]
  406144:	str	x9, [x21, #8]
  406148:	ldp	x22, x21, [sp, #352]
  40614c:	ldp	x26, x25, [sp, #320]
  406150:	ldp	x28, x27, [sp, #304]
  406154:	ldp	x29, x30, [sp, #288]
  406158:	add	sp, sp, #0x180
  40615c:	ret
  406160:	mov	x19, x0
  406164:	mov	x0, x21
  406168:	bl	415588 <_ZdlPv@@Base>
  40616c:	mov	x0, x19
  406170:	bl	401c60 <_Unwind_Resume@plt>
  406174:	sub	sp, sp, #0x50
  406178:	stp	x29, x30, [sp, #16]
  40617c:	str	x23, [sp, #32]
  406180:	stp	x22, x21, [sp, #48]
  406184:	stp	x20, x19, [sp, #64]
  406188:	add	x29, sp, #0x10
  40618c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  406190:	ldr	x23, [x8, #3656]
  406194:	mov	x19, x3
  406198:	mov	x20, x2
  40619c:	mov	x21, x1
  4061a0:	mov	x22, x0
  4061a4:	cbz	x23, 4061cc <sqrt@plt+0x44ec>
  4061a8:	ldr	x8, [x23]
  4061ac:	add	x1, x29, #0x18
  4061b0:	sub	x2, x29, #0x4
  4061b4:	mov	x0, x23
  4061b8:	ldr	x8, [x8, #32]
  4061bc:	blr	x8
  4061c0:	cbnz	w0, 4061e4 <sqrt@plt+0x4504>
  4061c4:	ldr	x23, [x23, #8]
  4061c8:	cbnz	x23, 4061a8 <sqrt@plt+0x44c8>
  4061cc:	mov	x0, x22
  4061d0:	mov	x1, x21
  4061d4:	mov	x2, x20
  4061d8:	mov	x3, x19
  4061dc:	bl	41446c <sqrt@plt+0x1278c>
  4061e0:	b	406200 <sqrt@plt+0x4520>
  4061e4:	ldr	x0, [x29, #24]
  4061e8:	ldur	w1, [x29, #-4]
  4061ec:	mov	x2, x22
  4061f0:	mov	x3, x21
  4061f4:	mov	x4, x20
  4061f8:	mov	x5, x19
  4061fc:	bl	41466c <sqrt@plt+0x1298c>
  406200:	ldp	x20, x19, [sp, #64]
  406204:	ldp	x22, x21, [sp, #48]
  406208:	ldr	x23, [sp, #32]
  40620c:	ldp	x29, x30, [sp, #16]
  406210:	add	sp, sp, #0x50
  406214:	ret
  406218:	stp	x29, x30, [sp, #-80]!
  40621c:	stp	x24, x23, [sp, #32]
  406220:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  406224:	stp	x20, x19, [sp, #64]
  406228:	mov	w19, w1
  40622c:	add	x23, x23, #0x248
  406230:	stp	x22, x21, [sp, #48]
  406234:	mov	x20, x0
  406238:	sxtw	x21, w19
  40623c:	add	x24, x23, #0x620
  406240:	stp	x26, x25, [sp, #16]
  406244:	mov	x29, sp
  406248:	sub	x8, x24, x23
  40624c:	asr	x8, x8, #4
  406250:	cmp	x8, #0x0
  406254:	cinc	x8, x8, lt  // lt = tstop
  406258:	asr	x26, x8, #1
  40625c:	add	x25, x23, x26, lsl #4
  406260:	ldr	x22, [x25]
  406264:	mov	x0, x22
  406268:	bl	401910 <strlen@plt>
  40626c:	cmp	w0, w19
  406270:	b.le	406290 <sqrt@plt+0x45b0>
  406274:	mov	x0, x20
  406278:	mov	x1, x22
  40627c:	mov	x2, x21
  406280:	bl	401970 <memcmp@plt>
  406284:	cmp	w0, #0x0
  406288:	csinv	w0, w0, wzr, ne  // ne = any
  40628c:	b	4062c4 <sqrt@plt+0x45e4>
  406290:	b.ge	4062b0 <sqrt@plt+0x45d0>  // b.tcont
  406294:	sxtw	x2, w0
  406298:	mov	x0, x20
  40629c:	mov	x1, x22
  4062a0:	bl	401970 <memcmp@plt>
  4062a4:	cmp	w0, #0x0
  4062a8:	csinc	w0, w0, wzr, ne  // ne = any
  4062ac:	b	4062c4 <sqrt@plt+0x45e4>
  4062b0:	mov	x0, x20
  4062b4:	mov	x1, x22
  4062b8:	mov	x2, x21
  4062bc:	bl	401970 <memcmp@plt>
  4062c0:	cbz	w0, 4062e4 <sqrt@plt+0x4604>
  4062c4:	add	x8, x25, #0x10
  4062c8:	cmp	w0, #0x0
  4062cc:	csel	x24, x25, x24, lt  // lt = tstop
  4062d0:	csel	x23, x23, x8, lt  // lt = tstop
  4062d4:	cmp	x23, x24
  4062d8:	b.cc	406248 <sqrt@plt+0x4568>  // b.lo, b.ul, b.last
  4062dc:	mov	w0, wzr
  4062e0:	b	4062ec <sqrt@plt+0x460c>
  4062e4:	add	x8, x23, x26, lsl #4
  4062e8:	ldr	w0, [x8, #8]
  4062ec:	ldp	x20, x19, [sp, #64]
  4062f0:	ldp	x22, x21, [sp, #48]
  4062f4:	ldp	x24, x23, [sp, #32]
  4062f8:	ldp	x26, x25, [sp, #16]
  4062fc:	ldp	x29, x30, [sp], #80
  406300:	ret
  406304:	stp	x29, x30, [sp, #-32]!
  406308:	stp	x20, x19, [sp, #16]
  40630c:	mov	x29, sp
  406310:	sub	w8, w0, #0x62
  406314:	cmp	w8, #0x17
  406318:	b.hi	406544 <sqrt@plt+0x4864>  // b.pmore
  40631c:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  406320:	add	x9, x9, #0xd08
  406324:	adr	x10, 406334 <sqrt@plt+0x4654>
  406328:	ldrb	w11, [x9, x8]
  40632c:	add	x10, x10, x11, lsl #2
  406330:	br	x10
  406334:	bl	405d70 <sqrt@plt+0x4090>
  406338:	bl	405dec <sqrt@plt+0x410c>
  40633c:	cmp	w0, #0x6f
  406340:	b.ne	40677c <sqrt@plt+0x4a9c>  // b.any
  406344:	bl	405d70 <sqrt@plt+0x4090>
  406348:	bl	405dec <sqrt@plt+0x410c>
  40634c:	cmp	w0, #0x74
  406350:	b.ne	40674c <sqrt@plt+0x4a6c>  // b.any
  406354:	bl	405d70 <sqrt@plt+0x4090>
  406358:	bl	405dec <sqrt@plt+0x410c>
  40635c:	cmp	w0, #0x74
  406360:	b.ne	406b64 <sqrt@plt+0x4e84>  // b.any
  406364:	bl	405d70 <sqrt@plt+0x4090>
  406368:	bl	405dec <sqrt@plt+0x410c>
  40636c:	cmp	w0, #0x6f
  406370:	b.ne	4069d8 <sqrt@plt+0x4cf8>  // b.any
  406374:	bl	405d70 <sqrt@plt+0x4090>
  406378:	bl	405dec <sqrt@plt+0x410c>
  40637c:	cmp	w0, #0x6d
  406380:	b.ne	406b04 <sqrt@plt+0x4e24>  // b.any
  406384:	bl	405d70 <sqrt@plt+0x4090>
  406388:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40638c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406390:	add	x0, x0, #0xe58
  406394:	add	x1, x1, #0x494
  406398:	b	406cf4 <sqrt@plt+0x5014>
  40639c:	bl	405d70 <sqrt@plt+0x4090>
  4063a0:	bl	405dec <sqrt@plt+0x410c>
  4063a4:	cmp	w0, #0x65
  4063a8:	b.ne	406c38 <sqrt@plt+0x4f58>  // b.any
  4063ac:	bl	405d70 <sqrt@plt+0x4090>
  4063b0:	bl	405dec <sqrt@plt+0x410c>
  4063b4:	cmp	w0, #0x6e
  4063b8:	b.ne	406790 <sqrt@plt+0x4ab0>  // b.any
  4063bc:	bl	405d70 <sqrt@plt+0x4090>
  4063c0:	bl	405dec <sqrt@plt+0x410c>
  4063c4:	cmp	w0, #0x74
  4063c8:	b.ne	40692c <sqrt@plt+0x4c4c>  // b.any
  4063cc:	bl	405d70 <sqrt@plt+0x4090>
  4063d0:	bl	405dec <sqrt@plt+0x410c>
  4063d4:	cmp	w0, #0x65
  4063d8:	b.ne	4069e4 <sqrt@plt+0x4d04>  // b.any
  4063dc:	bl	405d70 <sqrt@plt+0x4090>
  4063e0:	bl	405dec <sqrt@plt+0x410c>
  4063e4:	cmp	w0, #0x72
  4063e8:	b.ne	406b78 <sqrt@plt+0x4e98>  // b.any
  4063ec:	bl	405d70 <sqrt@plt+0x4090>
  4063f0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4063f4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4063f8:	add	x0, x0, #0xe58
  4063fc:	add	x1, x1, #0x435
  406400:	b	406c48 <sqrt@plt+0x4f68>
  406404:	bl	405d70 <sqrt@plt+0x4090>
  406408:	bl	405dec <sqrt@plt+0x410c>
  40640c:	cmp	w0, #0x6e
  406410:	b.ne	4067cc <sqrt@plt+0x4aec>  // b.any
  406414:	bl	405d70 <sqrt@plt+0x4090>
  406418:	bl	405dec <sqrt@plt+0x410c>
  40641c:	cmp	w0, #0x64
  406420:	b.ne	40679c <sqrt@plt+0x4abc>  // b.any
  406424:	bl	405d70 <sqrt@plt+0x4090>
  406428:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40642c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406430:	add	x0, x0, #0xe58
  406434:	add	x1, x1, #0x44b
  406438:	bl	4158dc <_ZdlPvm@@Base+0x348>
  40643c:	mov	w19, #0x13f                 	// #319
  406440:	b	406df4 <sqrt@plt+0x5114>
  406444:	bl	405d70 <sqrt@plt+0x4090>
  406448:	bl	405dec <sqrt@plt+0x410c>
  40644c:	cmp	w0, #0x77
  406450:	b.eq	40666c <sqrt@plt+0x498c>  // b.none
  406454:	cmp	w0, #0x65
  406458:	b.ne	40668c <sqrt@plt+0x49ac>  // b.any
  40645c:	bl	405d70 <sqrt@plt+0x4090>
  406460:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406464:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406468:	add	x0, x0, #0xe58
  40646c:	add	x1, x1, #0x440
  406470:	bl	4158dc <_ZdlPvm@@Base+0x348>
  406474:	mov	w19, #0x139                 	// #313
  406478:	b	406df4 <sqrt@plt+0x5114>
  40647c:	bl	405d70 <sqrt@plt+0x4090>
  406480:	bl	405dec <sqrt@plt+0x410c>
  406484:	cmp	w0, #0x69
  406488:	b.eq	4066a0 <sqrt@plt+0x49c0>  // b.none
  40648c:	cmp	w0, #0x61
  406490:	b.ne	406adc <sqrt@plt+0x4dfc>  // b.any
  406494:	bl	405d70 <sqrt@plt+0x4090>
  406498:	bl	405dec <sqrt@plt+0x410c>
  40649c:	cmp	w0, #0x64
  4064a0:	b.ne	4068ec <sqrt@plt+0x4c0c>  // b.any
  4064a4:	bl	405d70 <sqrt@plt+0x4090>
  4064a8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4064ac:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4064b0:	add	x0, x0, #0xe58
  4064b4:	add	x1, x1, #0x485
  4064b8:	bl	4158dc <_ZdlPvm@@Base+0x348>
  4064bc:	mov	w19, #0x144                 	// #324
  4064c0:	b	406df4 <sqrt@plt+0x5114>
  4064c4:	bl	405d70 <sqrt@plt+0x4090>
  4064c8:	bl	405dec <sqrt@plt+0x410c>
  4064cc:	cmp	w0, #0x77
  4064d0:	b.eq	4067e0 <sqrt@plt+0x4b00>  // b.none
  4064d4:	cmp	w0, #0x74
  4064d8:	b.eq	406800 <sqrt@plt+0x4b20>  // b.none
  4064dc:	cmp	w0, #0x65
  4064e0:	b.ne	406ce4 <sqrt@plt+0x5004>  // b.any
  4064e4:	bl	405d70 <sqrt@plt+0x4090>
  4064e8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4064ec:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4064f0:	add	x0, x0, #0xe58
  4064f4:	add	x1, x1, #0x462
  4064f8:	bl	4158dc <_ZdlPvm@@Base+0x348>
  4064fc:	mov	w19, #0x13a                 	// #314
  406500:	b	406df4 <sqrt@plt+0x5114>
  406504:	bl	405d70 <sqrt@plt+0x4090>
  406508:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40650c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406510:	add	x0, x0, #0xe58
  406514:	add	x1, x1, #0x42f
  406518:	bl	4158dc <_ZdlPvm@@Base+0x348>
  40651c:	mov	w19, #0x140                 	// #320
  406520:	b	406df4 <sqrt@plt+0x5114>
  406524:	bl	405d70 <sqrt@plt+0x4090>
  406528:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40652c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406530:	add	x0, x0, #0xe58
  406534:	add	x1, x1, #0x432
  406538:	bl	4158dc <_ZdlPvm@@Base+0x348>
  40653c:	mov	w19, #0x141                 	// #321
  406540:	b	406df4 <sqrt@plt+0x5114>
  406544:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406548:	add	x0, x0, #0xe58
  40654c:	mov	w1, #0x2e                  	// #46
  406550:	mov	w19, #0x2e                  	// #46
  406554:	bl	41595c <_ZdlPvm@@Base+0x3c8>
  406558:	b	406df4 <sqrt@plt+0x5114>
  40655c:	bl	405d70 <sqrt@plt+0x4090>
  406560:	bl	405dec <sqrt@plt+0x410c>
  406564:	cmp	w0, #0x65
  406568:	b.eq	4066e8 <sqrt@plt+0x4a08>  // b.none
  40656c:	cmp	w0, #0x74
  406570:	b.ne	406740 <sqrt@plt+0x4a60>  // b.any
  406574:	bl	405d70 <sqrt@plt+0x4090>
  406578:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40657c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406580:	add	x0, x0, #0xe58
  406584:	add	x1, x1, #0x423
  406588:	bl	4158dc <_ZdlPvm@@Base+0x348>
  40658c:	mov	w19, #0x142                 	// #322
  406590:	b	406df4 <sqrt@plt+0x5114>
  406594:	bl	405d70 <sqrt@plt+0x4090>
  406598:	bl	405dec <sqrt@plt+0x410c>
  40659c:	cmp	w0, #0x65
  4065a0:	b.ne	4069a4 <sqrt@plt+0x4cc4>  // b.any
  4065a4:	bl	405d70 <sqrt@plt+0x4090>
  4065a8:	bl	405dec <sqrt@plt+0x410c>
  4065ac:	cmp	w0, #0x66
  4065b0:	b.ne	406850 <sqrt@plt+0x4b70>  // b.any
  4065b4:	bl	405d70 <sqrt@plt+0x4090>
  4065b8:	bl	405dec <sqrt@plt+0x410c>
  4065bc:	cmp	w0, #0x74
  4065c0:	b.ne	406944 <sqrt@plt+0x4c64>  // b.any
  4065c4:	bl	405d70 <sqrt@plt+0x4090>
  4065c8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4065cc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4065d0:	add	x0, x0, #0xe58
  4065d4:	add	x1, x1, #0x47c
  4065d8:	b	4069b4 <sqrt@plt+0x4cd4>
  4065dc:	bl	405d70 <sqrt@plt+0x4090>
  4065e0:	bl	405dec <sqrt@plt+0x410c>
  4065e4:	cmp	w0, #0x6f
  4065e8:	b.ne	40688c <sqrt@plt+0x4bac>  // b.any
  4065ec:	bl	405d70 <sqrt@plt+0x4090>
  4065f0:	bl	405dec <sqrt@plt+0x410c>
  4065f4:	cmp	w0, #0x70
  4065f8:	b.ne	40685c <sqrt@plt+0x4b7c>  // b.any
  4065fc:	bl	405d70 <sqrt@plt+0x4090>
  406600:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406604:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406608:	add	x0, x0, #0xe58
  40660c:	add	x1, x1, #0x474
  406610:	b	40689c <sqrt@plt+0x4bbc>
  406614:	bl	405d70 <sqrt@plt+0x4090>
  406618:	bl	405dec <sqrt@plt+0x410c>
  40661c:	cmp	w0, #0x69
  406620:	b.ne	4068d8 <sqrt@plt+0x4bf8>  // b.any
  406624:	bl	405d70 <sqrt@plt+0x4090>
  406628:	bl	405dec <sqrt@plt+0x410c>
  40662c:	cmp	w0, #0x64
  406630:	b.ne	4068a8 <sqrt@plt+0x4bc8>  // b.any
  406634:	bl	405d70 <sqrt@plt+0x4090>
  406638:	bl	405dec <sqrt@plt+0x410c>
  40663c:	cmp	w0, #0x74
  406640:	b.ne	406a2c <sqrt@plt+0x4d4c>  // b.any
  406644:	bl	405d70 <sqrt@plt+0x4090>
  406648:	bl	405dec <sqrt@plt+0x410c>
  40664c:	cmp	w0, #0x68
  406650:	b.ne	4069fc <sqrt@plt+0x4d1c>  // b.any
  406654:	bl	405d70 <sqrt@plt+0x4090>
  406658:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40665c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406660:	add	x0, x0, #0xe58
  406664:	add	x1, x1, #0x453
  406668:	b	406a3c <sqrt@plt+0x4d5c>
  40666c:	bl	405d70 <sqrt@plt+0x4090>
  406670:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406674:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406678:	add	x0, x0, #0xe58
  40667c:	add	x1, x1, #0x444
  406680:	bl	4158dc <_ZdlPvm@@Base+0x348>
  406684:	mov	w19, #0x13b                 	// #315
  406688:	b	406df4 <sqrt@plt+0x5114>
  40668c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406690:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406694:	add	x0, x0, #0xe58
  406698:	add	x1, x1, #0x448
  40669c:	b	40689c <sqrt@plt+0x4bbc>
  4066a0:	bl	405d70 <sqrt@plt+0x4090>
  4066a4:	bl	405dec <sqrt@plt+0x410c>
  4066a8:	cmp	w0, #0x67
  4066ac:	b.ne	406914 <sqrt@plt+0x4c34>  // b.any
  4066b0:	bl	405d70 <sqrt@plt+0x4090>
  4066b4:	bl	405dec <sqrt@plt+0x410c>
  4066b8:	cmp	w0, #0x68
  4066bc:	b.ne	4069c0 <sqrt@plt+0x4ce0>  // b.any
  4066c0:	bl	405d70 <sqrt@plt+0x4090>
  4066c4:	bl	405dec <sqrt@plt+0x410c>
  4066c8:	cmp	w0, #0x74
  4066cc:	b.ne	406a48 <sqrt@plt+0x4d68>  // b.any
  4066d0:	bl	405d70 <sqrt@plt+0x4090>
  4066d4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4066d8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4066dc:	add	x0, x0, #0xe58
  4066e0:	add	x1, x1, #0x48a
  4066e4:	b	406aec <sqrt@plt+0x4e0c>
  4066e8:	bl	405d70 <sqrt@plt+0x4090>
  4066ec:	bl	405dec <sqrt@plt+0x410c>
  4066f0:	cmp	w0, #0x69
  4066f4:	b.ne	406920 <sqrt@plt+0x4c40>  // b.any
  4066f8:	bl	405d70 <sqrt@plt+0x4090>
  4066fc:	bl	405dec <sqrt@plt+0x410c>
  406700:	cmp	w0, #0x67
  406704:	b.ne	4069cc <sqrt@plt+0x4cec>  // b.any
  406708:	bl	405d70 <sqrt@plt+0x4090>
  40670c:	bl	405dec <sqrt@plt+0x410c>
  406710:	cmp	w0, #0x68
  406714:	b.ne	406af8 <sqrt@plt+0x4e18>  // b.any
  406718:	bl	405d70 <sqrt@plt+0x4090>
  40671c:	bl	405dec <sqrt@plt+0x410c>
  406720:	cmp	w0, #0x74
  406724:	b.ne	406d00 <sqrt@plt+0x5020>  // b.any
  406728:	bl	405d70 <sqrt@plt+0x4090>
  40672c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406730:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406734:	add	x0, x0, #0xe58
  406738:	add	x1, x1, #0x427
  40673c:	b	406588 <sqrt@plt+0x48a8>
  406740:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  406744:	ldr	x20, [x8, #3656]
  406748:	b	406dc4 <sqrt@plt+0x50e4>
  40674c:	mov	w0, #0x18                  	// #24
  406750:	bl	4154e4 <_Znwm@@Base>
  406754:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406758:	ldr	x12, [x10, #3656]
  40675c:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406760:	add	x8, x8, #0xed8
  406764:	mov	w9, #0x6f                  	// #111
  406768:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  40676c:	str	w9, [x0, #16]
  406770:	str	x0, [x10, #3656]
  406774:	stp	x8, x12, [x0]
  406778:	str	wzr, [x11, #3664]
  40677c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406780:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406784:	add	x0, x0, #0xe58
  406788:	add	x1, x1, #0x4a1
  40678c:	b	406cf4 <sqrt@plt+0x5014>
  406790:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  406794:	ldr	x19, [x8, #3656]
  406798:	b	406c0c <sqrt@plt+0x4f2c>
  40679c:	mov	w0, #0x18                  	// #24
  4067a0:	bl	4154e4 <_Znwm@@Base>
  4067a4:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  4067a8:	ldr	x12, [x10, #3656]
  4067ac:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  4067b0:	add	x8, x8, #0xed8
  4067b4:	mov	w9, #0x6e                  	// #110
  4067b8:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  4067bc:	str	w9, [x0, #16]
  4067c0:	str	x0, [x10, #3656]
  4067c4:	stp	x8, x12, [x0]
  4067c8:	str	wzr, [x11, #3664]
  4067cc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4067d0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4067d4:	add	x0, x0, #0xe58
  4067d8:	add	x1, x1, #0x450
  4067dc:	b	406aec <sqrt@plt+0x4e0c>
  4067e0:	bl	405d70 <sqrt@plt+0x4090>
  4067e4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4067e8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4067ec:	add	x0, x0, #0xe58
  4067f0:	add	x1, x1, #0x466
  4067f4:	bl	4158dc <_ZdlPvm@@Base+0x348>
  4067f8:	mov	w19, #0x13c                 	// #316
  4067fc:	b	406df4 <sqrt@plt+0x5114>
  406800:	bl	405d70 <sqrt@plt+0x4090>
  406804:	bl	405dec <sqrt@plt+0x410c>
  406808:	cmp	w0, #0x61
  40680c:	b.ne	406938 <sqrt@plt+0x4c58>  // b.any
  406810:	bl	405d70 <sqrt@plt+0x4090>
  406814:	bl	405dec <sqrt@plt+0x410c>
  406818:	cmp	w0, #0x72
  40681c:	b.ne	4069f0 <sqrt@plt+0x4d10>  // b.any
  406820:	bl	405d70 <sqrt@plt+0x4090>
  406824:	bl	405dec <sqrt@plt+0x410c>
  406828:	cmp	w0, #0x74
  40682c:	b.ne	406c54 <sqrt@plt+0x4f74>  // b.any
  406830:	bl	405d70 <sqrt@plt+0x4090>
  406834:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406838:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40683c:	add	x0, x0, #0xe58
  406840:	add	x1, x1, #0x46a
  406844:	bl	4158dc <_ZdlPvm@@Base+0x348>
  406848:	mov	w19, #0x13e                 	// #318
  40684c:	b	406df4 <sqrt@plt+0x5114>
  406850:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  406854:	ldr	x19, [x8, #3656]
  406858:	b	406978 <sqrt@plt+0x4c98>
  40685c:	mov	w0, #0x18                  	// #24
  406860:	bl	4154e4 <_Znwm@@Base>
  406864:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406868:	ldr	x12, [x10, #3656]
  40686c:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406870:	add	x8, x8, #0xed8
  406874:	mov	w9, #0x6f                  	// #111
  406878:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  40687c:	str	w9, [x0, #16]
  406880:	str	x0, [x10, #3656]
  406884:	stp	x8, x12, [x0]
  406888:	str	wzr, [x11, #3664]
  40688c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406890:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406894:	add	x0, x0, #0xe58
  406898:	add	x1, x1, #0x479
  40689c:	bl	4158dc <_ZdlPvm@@Base+0x348>
  4068a0:	mov	w19, #0x135                 	// #309
  4068a4:	b	406df4 <sqrt@plt+0x5114>
  4068a8:	mov	w0, #0x18                  	// #24
  4068ac:	bl	4154e4 <_Znwm@@Base>
  4068b0:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  4068b4:	ldr	x12, [x10, #3656]
  4068b8:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  4068bc:	add	x8, x8, #0xed8
  4068c0:	mov	w9, #0x69                  	// #105
  4068c4:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  4068c8:	str	w9, [x0, #16]
  4068cc:	str	x0, [x10, #3656]
  4068d0:	stp	x8, x12, [x0]
  4068d4:	str	wzr, [x11, #3664]
  4068d8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4068dc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4068e0:	add	x0, x0, #0xe58
  4068e4:	add	x1, x1, #0x45f
  4068e8:	b	4069b4 <sqrt@plt+0x4cd4>
  4068ec:	mov	w0, #0x18                  	// #24
  4068f0:	bl	4154e4 <_Znwm@@Base>
  4068f4:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  4068f8:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  4068fc:	ldr	x19, [x9, #3656]
  406900:	add	x8, x8, #0xed8
  406904:	str	x8, [x0]
  406908:	mov	w8, #0x61                  	// #97
  40690c:	str	w8, [x0, #16]
  406910:	b	406ac8 <sqrt@plt+0x4de8>
  406914:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  406918:	ldr	x19, [x8, #3656]
  40691c:	b	406aac <sqrt@plt+0x4dcc>
  406920:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  406924:	ldr	x19, [x8, #3656]
  406928:	b	406d94 <sqrt@plt+0x50b4>
  40692c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  406930:	ldr	x20, [x8, #3656]
  406934:	b	406bdc <sqrt@plt+0x4efc>
  406938:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40693c:	ldr	x20, [x8, #3656]
  406940:	b	406cb8 <sqrt@plt+0x4fd8>
  406944:	mov	w0, #0x18                  	// #24
  406948:	bl	4154e4 <_Znwm@@Base>
  40694c:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406950:	ldr	x12, [x10, #3656]
  406954:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406958:	mov	x19, x0
  40695c:	add	x8, x8, #0xed8
  406960:	mov	w9, #0x66                  	// #102
  406964:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406968:	str	w9, [x0, #16]
  40696c:	str	x0, [x10, #3656]
  406970:	stp	x8, x12, [x0]
  406974:	str	wzr, [x11, #3664]
  406978:	mov	w0, #0x18                  	// #24
  40697c:	bl	4154e4 <_Znwm@@Base>
  406980:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406984:	add	x8, x8, #0xed8
  406988:	mov	w9, #0x65                  	// #101
  40698c:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406990:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406994:	str	w9, [x0, #16]
  406998:	stp	x8, x19, [x0]
  40699c:	str	x0, [x10, #3656]
  4069a0:	str	wzr, [x11, #3664]
  4069a4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4069a8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4069ac:	add	x0, x0, #0xe58
  4069b0:	add	x1, x1, #0x482
  4069b4:	bl	4158dc <_ZdlPvm@@Base+0x348>
  4069b8:	mov	w19, #0x137                 	// #311
  4069bc:	b	406df4 <sqrt@plt+0x5114>
  4069c0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4069c4:	ldr	x20, [x8, #3656]
  4069c8:	b	406a7c <sqrt@plt+0x4d9c>
  4069cc:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4069d0:	ldr	x20, [x8, #3656]
  4069d4:	b	406d64 <sqrt@plt+0x5084>
  4069d8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4069dc:	ldr	x19, [x8, #3656]
  4069e0:	b	406b38 <sqrt@plt+0x4e58>
  4069e4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4069e8:	ldr	x19, [x8, #3656]
  4069ec:	b	406bac <sqrt@plt+0x4ecc>
  4069f0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4069f4:	ldr	x19, [x8, #3656]
  4069f8:	b	406c88 <sqrt@plt+0x4fa8>
  4069fc:	mov	w0, #0x18                  	// #24
  406a00:	bl	4154e4 <_Znwm@@Base>
  406a04:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406a08:	ldr	x12, [x10, #3656]
  406a0c:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406a10:	add	x8, x8, #0xed8
  406a14:	mov	w9, #0x74                  	// #116
  406a18:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406a1c:	str	w9, [x0, #16]
  406a20:	str	x0, [x10, #3656]
  406a24:	stp	x8, x12, [x0]
  406a28:	str	wzr, [x11, #3664]
  406a2c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406a30:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406a34:	add	x0, x0, #0xe58
  406a38:	add	x1, x1, #0x45a
  406a3c:	bl	4158dc <_ZdlPvm@@Base+0x348>
  406a40:	mov	w19, #0x143                 	// #323
  406a44:	b	406df4 <sqrt@plt+0x5114>
  406a48:	mov	w0, #0x18                  	// #24
  406a4c:	bl	4154e4 <_Znwm@@Base>
  406a50:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406a54:	ldr	x12, [x10, #3656]
  406a58:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406a5c:	mov	x20, x0
  406a60:	add	x8, x8, #0xed8
  406a64:	mov	w9, #0x68                  	// #104
  406a68:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406a6c:	str	w9, [x0, #16]
  406a70:	str	x0, [x10, #3656]
  406a74:	stp	x8, x12, [x0]
  406a78:	str	wzr, [x11, #3664]
  406a7c:	mov	w0, #0x18                  	// #24
  406a80:	bl	4154e4 <_Znwm@@Base>
  406a84:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406a88:	mov	x19, x0
  406a8c:	add	x8, x8, #0xed8
  406a90:	mov	w9, #0x67                  	// #103
  406a94:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406a98:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406a9c:	str	w9, [x0, #16]
  406aa0:	stp	x8, x20, [x0]
  406aa4:	str	x0, [x10, #3656]
  406aa8:	str	wzr, [x11, #3664]
  406aac:	mov	w0, #0x18                  	// #24
  406ab0:	bl	4154e4 <_Znwm@@Base>
  406ab4:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406ab8:	add	x8, x8, #0xed8
  406abc:	mov	w9, #0x69                  	// #105
  406ac0:	str	x8, [x0]
  406ac4:	str	w9, [x0, #16]
  406ac8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  406acc:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  406ad0:	str	x19, [x0, #8]
  406ad4:	str	x0, [x8, #3656]
  406ad8:	str	wzr, [x9, #3664]
  406adc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406ae0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406ae4:	add	x0, x0, #0xe58
  406ae8:	add	x1, x1, #0x491
  406aec:	bl	4158dc <_ZdlPvm@@Base+0x348>
  406af0:	mov	w19, #0x136                 	// #310
  406af4:	b	406df4 <sqrt@plt+0x5114>
  406af8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  406afc:	ldr	x19, [x8, #3656]
  406b00:	b	406d34 <sqrt@plt+0x5054>
  406b04:	mov	w0, #0x18                  	// #24
  406b08:	bl	4154e4 <_Znwm@@Base>
  406b0c:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406b10:	ldr	x12, [x10, #3656]
  406b14:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406b18:	mov	x19, x0
  406b1c:	add	x8, x8, #0xed8
  406b20:	mov	w9, #0x6f                  	// #111
  406b24:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406b28:	str	w9, [x0, #16]
  406b2c:	str	x0, [x10, #3656]
  406b30:	stp	x8, x12, [x0]
  406b34:	str	wzr, [x11, #3664]
  406b38:	mov	w0, #0x18                  	// #24
  406b3c:	bl	4154e4 <_Znwm@@Base>
  406b40:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406b44:	add	x8, x8, #0xed8
  406b48:	mov	w9, #0x74                  	// #116
  406b4c:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406b50:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406b54:	str	w9, [x0, #16]
  406b58:	stp	x8, x19, [x0]
  406b5c:	str	x0, [x10, #3656]
  406b60:	str	wzr, [x11, #3664]
  406b64:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406b68:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406b6c:	add	x0, x0, #0xe58
  406b70:	add	x1, x1, #0x49c
  406b74:	b	406cf4 <sqrt@plt+0x5014>
  406b78:	mov	w0, #0x18                  	// #24
  406b7c:	bl	4154e4 <_Znwm@@Base>
  406b80:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406b84:	ldr	x12, [x10, #3656]
  406b88:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406b8c:	mov	x19, x0
  406b90:	add	x8, x8, #0xed8
  406b94:	mov	w9, #0x65                  	// #101
  406b98:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406b9c:	str	w9, [x0, #16]
  406ba0:	str	x0, [x10, #3656]
  406ba4:	stp	x8, x12, [x0]
  406ba8:	str	wzr, [x11, #3664]
  406bac:	mov	w0, #0x18                  	// #24
  406bb0:	bl	4154e4 <_Znwm@@Base>
  406bb4:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406bb8:	mov	x20, x0
  406bbc:	add	x8, x8, #0xed8
  406bc0:	mov	w9, #0x74                  	// #116
  406bc4:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406bc8:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406bcc:	str	w9, [x0, #16]
  406bd0:	stp	x8, x19, [x0]
  406bd4:	str	x0, [x10, #3656]
  406bd8:	str	wzr, [x11, #3664]
  406bdc:	mov	w0, #0x18                  	// #24
  406be0:	bl	4154e4 <_Znwm@@Base>
  406be4:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406be8:	mov	x19, x0
  406bec:	add	x8, x8, #0xed8
  406bf0:	mov	w9, #0x6e                  	// #110
  406bf4:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406bf8:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406bfc:	str	w9, [x0, #16]
  406c00:	stp	x8, x20, [x0]
  406c04:	str	x0, [x10, #3656]
  406c08:	str	wzr, [x11, #3664]
  406c0c:	mov	w0, #0x18                  	// #24
  406c10:	bl	4154e4 <_Znwm@@Base>
  406c14:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406c18:	add	x8, x8, #0xed8
  406c1c:	mov	w9, #0x65                  	// #101
  406c20:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406c24:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406c28:	str	w9, [x0, #16]
  406c2c:	stp	x8, x19, [x0]
  406c30:	str	x0, [x10, #3656]
  406c34:	str	wzr, [x11, #3664]
  406c38:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406c3c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406c40:	add	x0, x0, #0xe58
  406c44:	add	x1, x1, #0x43d
  406c48:	bl	4158dc <_ZdlPvm@@Base+0x348>
  406c4c:	mov	w19, #0x13d                 	// #317
  406c50:	b	406df4 <sqrt@plt+0x5114>
  406c54:	mov	w0, #0x18                  	// #24
  406c58:	bl	4154e4 <_Znwm@@Base>
  406c5c:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406c60:	ldr	x12, [x10, #3656]
  406c64:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406c68:	mov	x19, x0
  406c6c:	add	x8, x8, #0xed8
  406c70:	mov	w9, #0x72                  	// #114
  406c74:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406c78:	str	w9, [x0, #16]
  406c7c:	str	x0, [x10, #3656]
  406c80:	stp	x8, x12, [x0]
  406c84:	str	wzr, [x11, #3664]
  406c88:	mov	w0, #0x18                  	// #24
  406c8c:	bl	4154e4 <_Znwm@@Base>
  406c90:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406c94:	mov	x20, x0
  406c98:	add	x8, x8, #0xed8
  406c9c:	mov	w9, #0x61                  	// #97
  406ca0:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406ca4:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406ca8:	str	w9, [x0, #16]
  406cac:	stp	x8, x19, [x0]
  406cb0:	str	x0, [x10, #3656]
  406cb4:	str	wzr, [x11, #3664]
  406cb8:	mov	w0, #0x18                  	// #24
  406cbc:	bl	4154e4 <_Znwm@@Base>
  406cc0:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406cc4:	add	x8, x8, #0xed8
  406cc8:	mov	w9, #0x74                  	// #116
  406ccc:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406cd0:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406cd4:	str	w9, [x0, #16]
  406cd8:	stp	x8, x20, [x0]
  406cdc:	str	x0, [x10, #3656]
  406ce0:	str	wzr, [x11, #3664]
  406ce4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406ce8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  406cec:	add	x0, x0, #0xe58
  406cf0:	add	x1, x1, #0x471
  406cf4:	bl	4158dc <_ZdlPvm@@Base+0x348>
  406cf8:	mov	w19, #0x138                 	// #312
  406cfc:	b	406df4 <sqrt@plt+0x5114>
  406d00:	mov	w0, #0x18                  	// #24
  406d04:	bl	4154e4 <_Znwm@@Base>
  406d08:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406d0c:	ldr	x12, [x10, #3656]
  406d10:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406d14:	mov	x19, x0
  406d18:	add	x8, x8, #0xed8
  406d1c:	mov	w9, #0x68                  	// #104
  406d20:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406d24:	str	w9, [x0, #16]
  406d28:	str	x0, [x10, #3656]
  406d2c:	stp	x8, x12, [x0]
  406d30:	str	wzr, [x11, #3664]
  406d34:	mov	w0, #0x18                  	// #24
  406d38:	bl	4154e4 <_Znwm@@Base>
  406d3c:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406d40:	mov	x20, x0
  406d44:	add	x8, x8, #0xed8
  406d48:	mov	w9, #0x67                  	// #103
  406d4c:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406d50:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406d54:	str	w9, [x0, #16]
  406d58:	stp	x8, x19, [x0]
  406d5c:	str	x0, [x10, #3656]
  406d60:	str	wzr, [x11, #3664]
  406d64:	mov	w0, #0x18                  	// #24
  406d68:	bl	4154e4 <_Znwm@@Base>
  406d6c:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406d70:	mov	x19, x0
  406d74:	add	x8, x8, #0xed8
  406d78:	mov	w9, #0x69                  	// #105
  406d7c:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406d80:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406d84:	str	w9, [x0, #16]
  406d88:	stp	x8, x20, [x0]
  406d8c:	str	x0, [x10, #3656]
  406d90:	str	wzr, [x11, #3664]
  406d94:	mov	w0, #0x18                  	// #24
  406d98:	bl	4154e4 <_Znwm@@Base>
  406d9c:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406da0:	mov	x20, x0
  406da4:	add	x8, x8, #0xed8
  406da8:	mov	w9, #0x65                  	// #101
  406dac:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406db0:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406db4:	str	w9, [x0, #16]
  406db8:	stp	x8, x19, [x0]
  406dbc:	str	x0, [x10, #3656]
  406dc0:	str	wzr, [x11, #3664]
  406dc4:	mov	w0, #0x18                  	// #24
  406dc8:	bl	4154e4 <_Znwm@@Base>
  406dcc:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406dd0:	add	x8, x8, #0xed8
  406dd4:	mov	w9, #0x68                  	// #104
  406dd8:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  406ddc:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  406de0:	str	w9, [x0, #16]
  406de4:	stp	x8, x20, [x0]
  406de8:	str	x0, [x10, #3656]
  406dec:	str	wzr, [x11, #3664]
  406df0:	mov	w19, #0x2e                  	// #46
  406df4:	mov	w0, w19
  406df8:	ldp	x20, x19, [sp, #16]
  406dfc:	ldp	x29, x30, [sp], #32
  406e00:	ret
  406e04:	stp	d9, d8, [sp, #-112]!
  406e08:	stp	x29, x30, [sp, #16]
  406e0c:	stp	x28, x27, [sp, #32]
  406e10:	stp	x26, x25, [sp, #48]
  406e14:	stp	x24, x23, [sp, #64]
  406e18:	stp	x22, x21, [sp, #80]
  406e1c:	stp	x20, x19, [sp, #96]
  406e20:	mov	x29, sp
  406e24:	mov	w22, w0
  406e28:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406e2c:	add	x0, x0, #0xe58
  406e30:	bl	415eec <_ZdlPvm@@Base+0x958>
  406e34:	adrp	x27, 430000 <_Znam@GLIBCXX_3.4>
  406e38:	ldr	w23, [x27, #3664]
  406e3c:	bl	405d70 <sqrt@plt+0x4090>
  406e40:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  406e44:	adrp	x28, 430000 <_Znam@GLIBCXX_3.4>
  406e48:	mov	w21, w0
  406e4c:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  406e50:	add	x20, x20, #0xe68
  406e54:	add	x28, x28, #0xe70
  406e58:	cbz	w23, 406e68 <sqrt@plt+0x5188>
  406e5c:	ldr	w8, [x19, #2164]
  406e60:	cmp	w21, w8
  406e64:	b.eq	407030 <sqrt@plt+0x5350>  // b.none
  406e68:	cmp	w21, #0x5b
  406e6c:	b.gt	406e94 <sqrt@plt+0x51b4>
  406e70:	sub	w8, w21, #0x9
  406e74:	cmp	w8, #0x35
  406e78:	b.hi	406ebc <sqrt@plt+0x51dc>  // b.pmore
  406e7c:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  406e80:	add	x9, x9, #0xd20
  406e84:	adr	x10, 406ec4 <sqrt@plt+0x51e4>
  406e88:	ldrh	w11, [x9, x8, lsl #1]
  406e8c:	add	x10, x10, x11, lsl #2
  406e90:	br	x10
  406e94:	cmp	w21, #0x5c
  406e98:	b.ne	406eb0 <sqrt@plt+0x51d0>  // b.any
  406e9c:	bl	405dec <sqrt@plt+0x410c>
  406ea0:	cmp	w0, #0xa
  406ea4:	b.ne	40724c <sqrt@plt+0x556c>  // b.any
  406ea8:	bl	405d70 <sqrt@plt+0x4090>
  406eac:	b	40701c <sqrt@plt+0x533c>
  406eb0:	cmp	w21, #0x7c
  406eb4:	b.ne	406ec4 <sqrt@plt+0x51e4>  // b.any
  406eb8:	b	407768 <sqrt@plt+0x5a88>
  406ebc:	cmn	w21, #0x1
  406ec0:	b.eq	40709c <sqrt@plt+0x53bc>  // b.none
  406ec4:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x1650>
  406ec8:	and	x23, x21, #0xff
  406ecc:	add	x8, x8, #0xf54
  406ed0:	ldrb	w8, [x8, x23]
  406ed4:	cbz	w8, 407264 <sqrt@plt+0x5584>
  406ed8:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  406edc:	add	x23, x23, #0xe68
  406ee0:	mov	x0, x23
  406ee4:	bl	415eec <_ZdlPvm@@Base+0x958>
  406ee8:	mov	x0, x23
  406eec:	mov	w1, w21
  406ef0:	bl	41595c <_ZdlPvm@@Base+0x3c8>
  406ef4:	bl	405dec <sqrt@plt+0x410c>
  406ef8:	cmn	w0, #0x1
  406efc:	b.eq	406f5c <sqrt@plt+0x527c>  // b.none
  406f00:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x2650>
  406f04:	mov	w24, w0
  406f08:	add	x21, x21, #0x654
  406f0c:	cmp	w24, #0x5f
  406f10:	b.eq	406f20 <sqrt@plt+0x5240>  // b.none
  406f14:	and	x8, x24, #0xff
  406f18:	ldrb	w8, [x21, x8]
  406f1c:	cbz	w8, 406f60 <sqrt@plt+0x5280>
  406f20:	bl	405d70 <sqrt@plt+0x4090>
  406f24:	ldp	w8, w9, [x28]
  406f28:	cmp	w8, w9
  406f2c:	b.lt	406f3c <sqrt@plt+0x525c>  // b.tstop
  406f30:	mov	x0, x23
  406f34:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  406f38:	ldr	w8, [x23, #8]
  406f3c:	ldr	x9, [x23]
  406f40:	add	w10, w8, #0x1
  406f44:	str	w10, [x23, #8]
  406f48:	strb	w24, [x9, w8, sxtw]
  406f4c:	bl	405dec <sqrt@plt+0x410c>
  406f50:	mov	w24, w0
  406f54:	cmn	w0, #0x1
  406f58:	b.ne	406f0c <sqrt@plt+0x522c>  // b.any
  406f5c:	mov	w24, #0xffffffff            	// #-1
  406f60:	ldr	x26, [x23]
  406f64:	ldr	w25, [x23, #8]
  406f68:	mov	x0, x26
  406f6c:	mov	w1, w25
  406f70:	bl	406218 <sqrt@plt+0x4538>
  406f74:	cbnz	w0, 40727c <sqrt@plt+0x559c>
  406f78:	cbz	w22, 4071e8 <sqrt@plt+0x5508>
  406f7c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  406f80:	ldr	w8, [x8, #3700]
  406f84:	cmp	w25, w8
  406f88:	b.lt	406f9c <sqrt@plt+0x52bc>  // b.tstop
  406f8c:	mov	x0, x23
  406f90:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  406f94:	ldr	w25, [x23, #8]
  406f98:	ldr	x26, [x23]
  406f9c:	add	w8, w25, #0x1
  406fa0:	str	w8, [x23, #8]
  406fa4:	strb	wzr, [x26, w25, sxtw]
  406fa8:	ldr	x1, [x23]
  406fac:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406fb0:	add	x0, x0, #0xe38
  406fb4:	bl	4051a8 <sqrt@plt+0x34c8>
  406fb8:	ldr	w8, [x23, #8]
  406fbc:	mov	x21, x0
  406fc0:	mov	x0, x23
  406fc4:	sub	w1, w8, #0x1
  406fc8:	bl	415e90 <_ZdlPvm@@Base+0x8fc>
  406fcc:	cbz	x21, 4071e8 <sqrt@plt+0x5508>
  406fd0:	cmp	w24, #0x28
  406fd4:	b.ne	406fe8 <sqrt@plt+0x5308>  // b.any
  406fd8:	bl	405d70 <sqrt@plt+0x4090>
  406fdc:	mov	x0, x21
  406fe0:	bl	405f3c <sqrt@plt+0x425c>
  406fe4:	b	40701c <sqrt@plt+0x533c>
  406fe8:	mov	w0, #0x20                  	// #32
  406fec:	bl	4154e4 <_Znwm@@Base>
  406ff0:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  406ff4:	mov	x23, x0
  406ff8:	add	x8, x8, #0xe68
  406ffc:	stp	x8, xzr, [x0]
  407000:	mov	x0, x21
  407004:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  407008:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40700c:	ldr	x9, [x8, #3656]
  407010:	stp	x0, x0, [x23, #16]
  407014:	str	x23, [x8, #3656]
  407018:	str	x9, [x23, #8]
  40701c:	ldr	w23, [x27, #3664]
  407020:	bl	405d70 <sqrt@plt+0x4090>
  407024:	mov	w21, w0
  407028:	cbnz	w23, 406e5c <sqrt@plt+0x517c>
  40702c:	b	406e68 <sqrt@plt+0x5188>
  407030:	mov	x0, x20
  407034:	bl	415eec <_ZdlPvm@@Base+0x958>
  407038:	ldp	w8, w9, [x20, #8]
  40703c:	cmp	w8, w9
  407040:	b.lt	407050 <sqrt@plt+0x5370>  // b.tstop
  407044:	mov	x0, x20
  407048:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  40704c:	ldr	w8, [x20, #8]
  407050:	ldr	x9, [x20]
  407054:	add	w10, w8, #0x1
  407058:	str	w10, [x20, #8]
  40705c:	strb	w21, [x9, w8, sxtw]
  407060:	bl	405dec <sqrt@plt+0x410c>
  407064:	cmn	w0, #0x1
  407068:	b.eq	407084 <sqrt@plt+0x53a4>  // b.none
  40706c:	mov	w21, w0
  407070:	cmp	w0, #0xa
  407074:	b.eq	407084 <sqrt@plt+0x53a4>  // b.none
  407078:	bl	405d70 <sqrt@plt+0x4090>
  40707c:	ldp	w8, w9, [x28]
  407080:	b	40703c <sqrt@plt+0x535c>
  407084:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407088:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  40708c:	add	x0, x0, #0xe58
  407090:	add	x1, x1, #0xe68
  407094:	bl	415830 <_ZdlPvm@@Base+0x29c>
  407098:	mov	w21, #0x106                 	// #262
  40709c:	mov	w0, w21
  4070a0:	ldp	x20, x19, [sp, #96]
  4070a4:	ldp	x22, x21, [sp, #80]
  4070a8:	ldp	x24, x23, [sp, #64]
  4070ac:	ldp	x26, x25, [sp, #48]
  4070b0:	ldp	x28, x27, [sp, #32]
  4070b4:	ldp	x29, x30, [sp, #16]
  4070b8:	ldp	d9, d8, [sp], #112
  4070bc:	ret
  4070c0:	bl	405d70 <sqrt@plt+0x4090>
  4070c4:	mov	w21, w0
  4070c8:	cmn	w0, #0x1
  4070cc:	b.eq	40709c <sqrt@plt+0x53bc>  // b.none
  4070d0:	cmp	w21, #0xa
  4070d4:	b.ne	4070c0 <sqrt@plt+0x53e0>  // b.any
  4070d8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4070dc:	add	x0, x0, #0xe58
  4070e0:	mov	w1, #0xa                   	// #10
  4070e4:	mov	w21, #0xa                   	// #10
  4070e8:	b	40725c <sqrt@plt+0x557c>
  4070ec:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  4070f0:	adrp	x23, 433000 <stderr@@GLIBC_2.17+0x2650>
  4070f4:	mov	w25, #0xcccb                	// #52427
  4070f8:	adrp	x26, 430000 <_Znam@GLIBCXX_3.4>
  4070fc:	mov	w22, wzr
  407100:	mov	w24, #0xa                   	// #10
  407104:	add	x19, x19, #0xe60
  407108:	add	x23, x23, #0x254
  40710c:	movk	w25, #0xccc, lsl #16
  407110:	add	x26, x26, #0xe58
  407114:	ldp	w8, w9, [x19]
  407118:	madd	w10, w22, w24, w21
  40711c:	sub	w22, w10, #0x30
  407120:	cmp	w8, w9
  407124:	b.lt	407134 <sqrt@plt+0x5454>  // b.tstop
  407128:	mov	x0, x26
  40712c:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  407130:	ldr	w8, [x26, #8]
  407134:	ldr	x9, [x26]
  407138:	add	w10, w8, #0x1
  40713c:	str	w10, [x26, #8]
  407140:	strb	w21, [x9, w8, sxtw]
  407144:	bl	405dec <sqrt@plt+0x410c>
  407148:	mov	w20, w0
  40714c:	cmn	w0, #0x1
  407150:	b.eq	40723c <sqrt@plt+0x555c>  // b.none
  407154:	and	x8, x20, #0xff
  407158:	ldrb	w8, [x23, x8]
  40715c:	cbz	w8, 40723c <sqrt@plt+0x555c>
  407160:	bl	405d70 <sqrt@plt+0x4090>
  407164:	cmp	w22, w25
  407168:	mov	w21, w0
  40716c:	b.le	407114 <sqrt@plt+0x5434>
  407170:	scvtf	d0, w22
  407174:	adrp	x22, 430000 <_Znam@GLIBCXX_3.4>
  407178:	fmov	d8, #1.000000000000000000e+01
  40717c:	str	d0, [x22, #3704]
  407180:	ldp	w8, w9, [x19]
  407184:	sub	w10, w21, #0x30
  407188:	fmul	d0, d0, d8
  40718c:	scvtf	d1, w10
  407190:	fadd	d0, d0, d1
  407194:	cmp	w8, w9
  407198:	str	d0, [x22, #3704]
  40719c:	b.lt	4071ac <sqrt@plt+0x54cc>  // b.tstop
  4071a0:	mov	x0, x26
  4071a4:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  4071a8:	ldr	w8, [x26, #8]
  4071ac:	ldr	x9, [x26]
  4071b0:	add	w10, w8, #0x1
  4071b4:	str	w10, [x26, #8]
  4071b8:	strb	w21, [x9, w8, sxtw]
  4071bc:	bl	405dec <sqrt@plt+0x410c>
  4071c0:	mov	w20, w0
  4071c4:	cmn	w0, #0x1
  4071c8:	b.eq	407298 <sqrt@plt+0x55b8>  // b.none
  4071cc:	and	x8, x20, #0xff
  4071d0:	ldrb	w8, [x23, x8]
  4071d4:	cbz	w8, 407298 <sqrt@plt+0x55b8>
  4071d8:	bl	405d70 <sqrt@plt+0x4090>
  4071dc:	ldr	d0, [x22, #3704]
  4071e0:	mov	w21, w0
  4071e4:	b	407180 <sqrt@plt+0x54a0>
  4071e8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4071ec:	add	x0, x0, #0xe58
  4071f0:	mov	x1, x23
  4071f4:	bl	415830 <_ZdlPvm@@Base+0x29c>
  4071f8:	ldr	w8, [x23, #8]
  4071fc:	cmp	w8, #0x0
  407200:	b.gt	407214 <sqrt@plt+0x5534>
  407204:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407208:	add	x1, x1, #0x5a8
  40720c:	mov	w0, #0x62                  	// #98
  407210:	bl	413ed0 <sqrt@plt+0x121f0>
  407214:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  407218:	ldr	x8, [x8, #3688]
  40721c:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2650>
  407220:	add	x9, x9, #0x54
  407224:	ldrb	w8, [x8]
  407228:	ldrb	w8, [x9, x8]
  40722c:	cmp	w8, #0x0
  407230:	mov	w8, #0x102                 	// #258
  407234:	cinc	w21, w8, eq  // eq = none
  407238:	b	40709c <sqrt@plt+0x53bc>
  40723c:	scvtf	d0, w22
  407240:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  407244:	str	d0, [x8, #3704]
  407248:	b	4072ac <sqrt@plt+0x55cc>
  40724c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407250:	add	x0, x0, #0xe58
  407254:	mov	w1, #0x5c                  	// #92
  407258:	mov	w21, #0x5c                  	// #92
  40725c:	bl	41595c <_ZdlPvm@@Base+0x3c8>
  407260:	b	40709c <sqrt@plt+0x53bc>
  407264:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407268:	add	x0, x0, #0xe58
  40726c:	mov	w1, w21
  407270:	bl	41595c <_ZdlPvm@@Base+0x3c8>
  407274:	mov	w21, w23
  407278:	b	40709c <sqrt@plt+0x53bc>
  40727c:	mov	w21, w0
  407280:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407284:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  407288:	add	x0, x0, #0xe58
  40728c:	add	x1, x1, #0xe68
  407290:	bl	415830 <_ZdlPvm@@Base+0x29c>
  407294:	b	40709c <sqrt@plt+0x53bc>
  407298:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40729c:	ldr	d0, [x22, #3704]
  4072a0:	ldr	d1, [x8, #472]
  4072a4:	fmin	d0, d0, d1
  4072a8:	fcvtzs	w22, d0
  4072ac:	cmp	w20, #0x64
  4072b0:	mov	w21, #0x104                 	// #260
  4072b4:	b.le	40730c <sqrt@plt+0x562c>
  4072b8:	sub	w8, w20, #0x69
  4072bc:	cmp	w8, #0xb
  4072c0:	b.hi	407388 <sqrt@plt+0x56a8>  // b.pmore
  4072c4:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  4072c8:	add	x9, x9, #0xd8c
  4072cc:	adr	x10, 40709c <sqrt@plt+0x53bc>
  4072d0:	ldrh	w11, [x9, x8, lsl #1]
  4072d4:	add	x10, x10, x11, lsl #2
  4072d8:	br	x10
  4072dc:	bl	405d70 <sqrt@plt+0x4090>
  4072e0:	bl	405dec <sqrt@plt+0x410c>
  4072e4:	cmp	w0, #0x64
  4072e8:	b.ne	407b40 <sqrt@plt+0x5e60>  // b.any
  4072ec:	bl	405d70 <sqrt@plt+0x4090>
  4072f0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4072f4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4072f8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4072fc:	add	x0, x0, #0xe58
  407300:	add	x1, x1, #0x2d7
  407304:	str	w22, [x8, #3712]
  407308:	b	407820 <sqrt@plt+0x5b40>
  40730c:	cmp	w20, #0x2e
  407310:	b.eq	407354 <sqrt@plt+0x5674>  // b.none
  407314:	cmp	w20, #0x45
  407318:	b.eq	407864 <sqrt@plt+0x5b84>  // b.none
  40731c:	cmp	w20, #0x49
  407320:	b.ne	40709c <sqrt@plt+0x53bc>  // b.any
  407324:	ldp	w8, w9, [x19]
  407328:	cmp	w8, w9
  40732c:	b.lt	40733c <sqrt@plt+0x565c>  // b.tstop
  407330:	mov	x0, x26
  407334:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  407338:	ldr	w8, [x26, #8]
  40733c:	ldr	x9, [x26]
  407340:	add	w10, w8, #0x1
  407344:	str	w10, [x26, #8]
  407348:	strb	w20, [x9, w8, sxtw]
  40734c:	bl	405d70 <sqrt@plt+0x4090>
  407350:	b	407bb8 <sqrt@plt+0x5ed8>
  407354:	ldp	w8, w9, [x19]
  407358:	cmp	w8, w9
  40735c:	b.lt	40736c <sqrt@plt+0x568c>  // b.tstop
  407360:	mov	x0, x26
  407364:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  407368:	ldr	w8, [x26, #8]
  40736c:	ldr	x9, [x26]
  407370:	add	w10, w8, #0x1
  407374:	str	w10, [x26, #8]
  407378:	mov	w10, #0x2e                  	// #46
  40737c:	strb	w10, [x9, w8, sxtw]
  407380:	bl	405d70 <sqrt@plt+0x4090>
  407384:	b	407630 <sqrt@plt+0x5950>
  407388:	cmp	w20, #0x65
  40738c:	b.eq	407864 <sqrt@plt+0x5b84>  // b.none
  407390:	b	40709c <sqrt@plt+0x53bc>
  407394:	bl	405dec <sqrt@plt+0x410c>
  407398:	cmp	w0, #0x3d
  40739c:	b.ne	407a98 <sqrt@plt+0x5db8>  // b.any
  4073a0:	bl	405d70 <sqrt@plt+0x4090>
  4073a4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4073a8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4073ac:	add	x0, x0, #0xe58
  4073b0:	add	x1, x1, #0x4d2
  4073b4:	bl	4158dc <_ZdlPvm@@Base+0x348>
  4073b8:	mov	w21, #0x160                 	// #352
  4073bc:	b	40709c <sqrt@plt+0x53bc>
  4073c0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4073c4:	mov	w1, #0x22                  	// #34
  4073c8:	add	x0, x0, #0xe58
  4073cc:	bl	41595c <_ZdlPvm@@Base+0x3c8>
  4073d0:	mov	x0, x20
  4073d4:	bl	415eec <_ZdlPvm@@Base+0x958>
  4073d8:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  4073dc:	add	x19, x19, #0xe60
  4073e0:	mov	w22, #0x5c                  	// #92
  4073e4:	bl	405d70 <sqrt@plt+0x4090>
  4073e8:	mov	w21, w0
  4073ec:	cmp	w0, #0x5b
  4073f0:	b.le	4074a4 <sqrt@plt+0x57c4>
  4073f4:	cmp	w21, #0x5c
  4073f8:	b.ne	4074bc <sqrt@plt+0x57dc>  // b.any
  4073fc:	ldp	w8, w9, [x19]
  407400:	cmp	w8, w9
  407404:	b.lt	40741c <sqrt@plt+0x573c>  // b.tstop
  407408:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  40740c:	add	x21, x21, #0xe58
  407410:	mov	x0, x21
  407414:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  407418:	ldr	w8, [x21, #8]
  40741c:	adrp	x11, 430000 <_Znam@GLIBCXX_3.4>
  407420:	add	x11, x11, #0xe58
  407424:	ldr	x9, [x11]
  407428:	add	w10, w8, #0x1
  40742c:	str	w10, [x11, #8]
  407430:	strb	w22, [x9, w8, sxtw]
  407434:	bl	405dec <sqrt@plt+0x410c>
  407438:	cmp	w0, #0x22
  40743c:	b.ne	40751c <sqrt@plt+0x583c>  // b.any
  407440:	bl	405d70 <sqrt@plt+0x4090>
  407444:	ldp	w9, w8, [x28]
  407448:	cmp	w9, w8
  40744c:	b.lt	40745c <sqrt@plt+0x577c>  // b.tstop
  407450:	mov	x0, x20
  407454:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  407458:	ldr	w9, [x20, #8]
  40745c:	ldr	x10, [x20]
  407460:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  407464:	add	w11, w9, #0x1
  407468:	mov	w21, #0x22                  	// #34
  40746c:	add	x23, x23, #0xe58
  407470:	mov	x8, x23
  407474:	str	w11, [x20, #8]
  407478:	strb	w21, [x10, w9, sxtw]
  40747c:	ldr	w9, [x8, #8]!
  407480:	ldr	w10, [x23, #12]
  407484:	cmp	w9, w10
  407488:	b.lt	407548 <sqrt@plt+0x5868>  // b.tstop
  40748c:	mov	x0, x23
  407490:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  407494:	mov	x8, x23
  407498:	ldr	w9, [x8, #8]!
  40749c:	mov	w21, #0x22                  	// #34
  4074a0:	b	407548 <sqrt@plt+0x5868>
  4074a4:	cmn	w21, #0x1
  4074a8:	b.eq	407bc0 <sqrt@plt+0x5ee0>  // b.none
  4074ac:	cmp	w21, #0xa
  4074b0:	b.eq	407bcc <sqrt@plt+0x5eec>  // b.none
  4074b4:	cmp	w21, #0x22
  4074b8:	b.eq	407bec <sqrt@plt+0x5f0c>  // b.none
  4074bc:	ldp	w9, w8, [x19]
  4074c0:	cmp	w9, w8
  4074c4:	b.lt	4074dc <sqrt@plt+0x57fc>  // b.tstop
  4074c8:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  4074cc:	add	x23, x23, #0xe58
  4074d0:	mov	x0, x23
  4074d4:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  4074d8:	ldr	w9, [x23, #8]
  4074dc:	adrp	x12, 430000 <_Znam@GLIBCXX_3.4>
  4074e0:	add	x12, x12, #0xe58
  4074e4:	ldr	x10, [x12]
  4074e8:	add	w11, w9, #0x1
  4074ec:	mov	x8, x20
  4074f0:	str	w11, [x12, #8]
  4074f4:	strb	w21, [x10, w9, sxtw]
  4074f8:	ldr	w9, [x8, #8]!
  4074fc:	ldr	w10, [x20, #12]
  407500:	cmp	w9, w10
  407504:	b.lt	407544 <sqrt@plt+0x5864>  // b.tstop
  407508:	mov	x0, x20
  40750c:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  407510:	mov	x8, x20
  407514:	ldr	w9, [x8, #8]!
  407518:	b	407544 <sqrt@plt+0x5864>
  40751c:	mov	x8, x20
  407520:	ldr	w9, [x8, #8]!
  407524:	ldr	w10, [x20, #12]
  407528:	cmp	w9, w10
  40752c:	b.lt	407540 <sqrt@plt+0x5860>  // b.tstop
  407530:	mov	x0, x20
  407534:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  407538:	mov	x8, x20
  40753c:	ldr	w9, [x8, #8]!
  407540:	mov	w21, #0x5c                  	// #92
  407544:	mov	x23, x20
  407548:	ldr	x10, [x23]
  40754c:	add	w11, w9, #0x1
  407550:	str	w11, [x8]
  407554:	strb	w21, [x10, w9, sxtw]
  407558:	b	4073e4 <sqrt@plt+0x5704>
  40755c:	bl	405dec <sqrt@plt+0x410c>
  407560:	cmp	w0, #0x26
  407564:	b.ne	407ab4 <sqrt@plt+0x5dd4>  // b.any
  407568:	bl	405d70 <sqrt@plt+0x4090>
  40756c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407570:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407574:	add	x0, x0, #0xe58
  407578:	add	x1, x1, #0x4dd
  40757c:	bl	4158dc <_ZdlPvm@@Base+0x348>
  407580:	mov	w21, #0x15e                 	// #350
  407584:	b	40709c <sqrt@plt+0x53bc>
  407588:	bl	405dec <sqrt@plt+0x410c>
  40758c:	cmp	w0, #0x74
  407590:	b.ne	407c90 <sqrt@plt+0x5fb0>  // b.any
  407594:	bl	405d70 <sqrt@plt+0x4090>
  407598:	bl	405dec <sqrt@plt+0x410c>
  40759c:	cmp	w0, #0x68
  4075a0:	b.ne	407c64 <sqrt@plt+0x5f84>  // b.any
  4075a4:	bl	405d70 <sqrt@plt+0x4090>
  4075a8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4075ac:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4075b0:	add	x0, x0, #0xe58
  4075b4:	add	x1, x1, #0x4c2
  4075b8:	bl	4158dc <_ZdlPvm@@Base+0x348>
  4075bc:	mov	w21, #0x109                 	// #265
  4075c0:	b	40709c <sqrt@plt+0x53bc>
  4075c4:	bl	405dec <sqrt@plt+0x410c>
  4075c8:	cmp	w0, #0x3e
  4075cc:	b.ne	407ad0 <sqrt@plt+0x5df0>  // b.any
  4075d0:	bl	405d70 <sqrt@plt+0x4090>
  4075d4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4075d8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4075dc:	add	x0, x0, #0xe58
  4075e0:	add	x1, x1, #0x4c7
  4075e4:	bl	4158dc <_ZdlPvm@@Base+0x348>
  4075e8:	mov	w21, #0x10b                 	// #267
  4075ec:	b	40709c <sqrt@plt+0x53bc>
  4075f0:	bl	405dec <sqrt@plt+0x410c>
  4075f4:	cmn	w0, #0x1
  4075f8:	b.eq	40782c <sqrt@plt+0x5b4c>  // b.none
  4075fc:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2650>
  407600:	and	x8, x0, #0xff
  407604:	add	x9, x9, #0x254
  407608:	ldrb	w8, [x9, x8]
  40760c:	cbz	w8, 40782c <sqrt@plt+0x5b4c>
  407610:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407614:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  407618:	add	x0, x0, #0xe58
  40761c:	mov	w1, #0x2e                  	// #46
  407620:	str	xzr, [x8, #3704]
  407624:	bl	41595c <_ZdlPvm@@Base+0x3c8>
  407628:	adrp	x26, 430000 <_Znam@GLIBCXX_3.4>
  40762c:	add	x26, x26, #0xe58
  407630:	bl	405dec <sqrt@plt+0x410c>
  407634:	cmn	w0, #0x1
  407638:	b.eq	407bb8 <sqrt@plt+0x5ed8>  // b.none
  40763c:	adrp	x22, 433000 <stderr@@GLIBC_2.17+0x2650>
  407640:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  407644:	mov	w20, w0
  407648:	fmov	d8, #1.000000000000000000e+00
  40764c:	add	x22, x22, #0x254
  407650:	add	x19, x19, #0xe60
  407654:	fmov	d9, #1.000000000000000000e+01
  407658:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  40765c:	and	x8, x20, #0xff
  407660:	ldrb	w8, [x22, x8]
  407664:	cbz	w8, 40784c <sqrt@plt+0x5b6c>
  407668:	bl	405d70 <sqrt@plt+0x4090>
  40766c:	ldp	w8, w9, [x19]
  407670:	cmp	w8, w9
  407674:	b.lt	407684 <sqrt@plt+0x59a4>  // b.tstop
  407678:	mov	x0, x26
  40767c:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  407680:	ldr	w8, [x26, #8]
  407684:	ldr	x10, [x26]
  407688:	add	w11, w8, #0x1
  40768c:	subs	w9, w20, #0x30
  407690:	fdiv	d8, d8, d9
  407694:	str	w11, [x26, #8]
  407698:	strb	w20, [x10, w8, sxtw]
  40769c:	b.eq	4076b4 <sqrt@plt+0x59d4>  // b.none
  4076a0:	ldr	d0, [x23, #3704]
  4076a4:	scvtf	d1, w9
  4076a8:	fmul	d1, d8, d1
  4076ac:	fadd	d0, d1, d0
  4076b0:	str	d0, [x23, #3704]
  4076b4:	bl	405dec <sqrt@plt+0x410c>
  4076b8:	mov	w20, w0
  4076bc:	cmn	w0, #0x1
  4076c0:	mov	w21, #0x104                 	// #260
  4076c4:	b.ne	40765c <sqrt@plt+0x597c>  // b.any
  4076c8:	b	40709c <sqrt@plt+0x53bc>
  4076cc:	bl	405dec <sqrt@plt+0x410c>
  4076d0:	cmp	w0, #0x3d
  4076d4:	b.eq	407c28 <sqrt@plt+0x5f48>  // b.none
  4076d8:	cmp	w0, #0x2d
  4076dc:	b.ne	407c48 <sqrt@plt+0x5f68>  // b.any
  4076e0:	bl	405d70 <sqrt@plt+0x4090>
  4076e4:	bl	405dec <sqrt@plt+0x410c>
  4076e8:	cmp	w0, #0x3e
  4076ec:	b.ne	407cf0 <sqrt@plt+0x6010>  // b.any
  4076f0:	bl	405d70 <sqrt@plt+0x4090>
  4076f4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4076f8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4076fc:	add	x0, x0, #0xe58
  407700:	add	x1, x1, #0x4c6
  407704:	bl	4158dc <_ZdlPvm@@Base+0x348>
  407708:	mov	w21, #0x10c                 	// #268
  40770c:	b	40709c <sqrt@plt+0x53bc>
  407710:	bl	405dec <sqrt@plt+0x410c>
  407714:	cmp	w0, #0x3d
  407718:	b.ne	407aec <sqrt@plt+0x5e0c>  // b.any
  40771c:	bl	405d70 <sqrt@plt+0x4090>
  407720:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407724:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407728:	add	x0, x0, #0xe58
  40772c:	add	x1, x1, #0x4da
  407730:	bl	4158dc <_ZdlPvm@@Base+0x348>
  407734:	mov	w21, #0x161                 	// #353
  407738:	b	40709c <sqrt@plt+0x53bc>
  40773c:	bl	405dec <sqrt@plt+0x410c>
  407740:	cmp	w0, #0x3d
  407744:	b.ne	407b08 <sqrt@plt+0x5e28>  // b.any
  407748:	bl	405d70 <sqrt@plt+0x4090>
  40774c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407750:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407754:	add	x0, x0, #0xe58
  407758:	add	x1, x1, #0x4d7
  40775c:	bl	4158dc <_ZdlPvm@@Base+0x348>
  407760:	mov	w21, #0x163                 	// #355
  407764:	b	40709c <sqrt@plt+0x53bc>
  407768:	bl	405dec <sqrt@plt+0x410c>
  40776c:	cmp	w0, #0x7c
  407770:	b.ne	407b24 <sqrt@plt+0x5e44>  // b.any
  407774:	bl	405d70 <sqrt@plt+0x4090>
  407778:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40777c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407780:	add	x0, x0, #0xe58
  407784:	add	x1, x1, #0x4e0
  407788:	bl	4158dc <_ZdlPvm@@Base+0x348>
  40778c:	mov	w21, #0x15f                 	// #351
  407790:	b	40709c <sqrt@plt+0x53bc>
  407794:	bl	405d70 <sqrt@plt+0x4090>
  407798:	bl	405dec <sqrt@plt+0x410c>
  40779c:	cmp	w0, #0x64
  4077a0:	b.ne	407b58 <sqrt@plt+0x5e78>  // b.any
  4077a4:	bl	405d70 <sqrt@plt+0x4090>
  4077a8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4077ac:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4077b0:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3a6c>
  4077b4:	str	w22, [x8, #3712]
  4077b8:	add	x0, x0, #0xe58
  4077bc:	add	x1, x1, #0xc0d
  4077c0:	b	407820 <sqrt@plt+0x5b40>
  4077c4:	bl	405d70 <sqrt@plt+0x4090>
  4077c8:	bl	405dec <sqrt@plt+0x410c>
  4077cc:	cmp	w0, #0x74
  4077d0:	b.ne	407b70 <sqrt@plt+0x5e90>  // b.any
  4077d4:	bl	405d70 <sqrt@plt+0x4090>
  4077d8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4077dc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4077e0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4077e4:	str	w22, [x8, #3712]
  4077e8:	add	x0, x0, #0xe58
  4077ec:	add	x1, x1, #0x310
  4077f0:	b	407820 <sqrt@plt+0x5b40>
  4077f4:	bl	405d70 <sqrt@plt+0x4090>
  4077f8:	bl	405dec <sqrt@plt+0x410c>
  4077fc:	cmp	w0, #0x68
  407800:	b.ne	407b88 <sqrt@plt+0x5ea8>  // b.any
  407804:	bl	405d70 <sqrt@plt+0x4090>
  407808:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40780c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407810:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407814:	str	w22, [x8, #3712]
  407818:	add	x0, x0, #0xe58
  40781c:	add	x1, x1, #0x4c3
  407820:	bl	415ac8 <_ZdlPvm@@Base+0x534>
  407824:	mov	w21, #0x108                 	// #264
  407828:	b	40709c <sqrt@plt+0x53bc>
  40782c:	ldp	x20, x19, [sp, #96]
  407830:	ldp	x22, x21, [sp, #80]
  407834:	ldp	x24, x23, [sp, #64]
  407838:	ldp	x26, x25, [sp, #48]
  40783c:	ldp	x28, x27, [sp, #32]
  407840:	ldp	x29, x30, [sp, #16]
  407844:	ldp	d9, d8, [sp], #112
  407848:	b	406304 <sqrt@plt+0x4624>
  40784c:	orr	w8, w20, #0x20
  407850:	cmp	w8, #0x65
  407854:	b.eq	407864 <sqrt@plt+0x5b84>  // b.none
  407858:	cmp	w8, #0x69
  40785c:	b.eq	407324 <sqrt@plt+0x5644>  // b.none
  407860:	b	407bb8 <sqrt@plt+0x5ed8>
  407864:	bl	405d70 <sqrt@plt+0x4090>
  407868:	bl	405dec <sqrt@plt+0x410c>
  40786c:	cmn	w0, #0x1
  407870:	b.eq	407a68 <sqrt@plt+0x5d88>  // b.none
  407874:	mov	w21, w0
  407878:	cmp	w0, #0x2d
  40787c:	b.eq	407888 <sqrt@plt+0x5ba8>  // b.none
  407880:	cmp	w21, #0x2b
  407884:	b.ne	407950 <sqrt@plt+0x5c70>  // b.any
  407888:	bl	405d70 <sqrt@plt+0x4090>
  40788c:	bl	405dec <sqrt@plt+0x410c>
  407890:	cmn	w0, #0x1
  407894:	b.eq	407904 <sqrt@plt+0x5c24>  // b.none
  407898:	mov	w22, w0
  40789c:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2650>
  4078a0:	and	x8, x22, #0xff
  4078a4:	add	x9, x9, #0x254
  4078a8:	ldrb	w8, [x9, x8]
  4078ac:	cbz	w8, 407904 <sqrt@plt+0x5c24>
  4078b0:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  4078b4:	add	x9, x9, #0xe60
  4078b8:	ldp	w8, w9, [x9]
  4078bc:	cmp	w8, w9
  4078c0:	b.lt	4078d0 <sqrt@plt+0x5bf0>  // b.tstop
  4078c4:	mov	x0, x26
  4078c8:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  4078cc:	ldr	w8, [x26, #8]
  4078d0:	ldr	x9, [x26]
  4078d4:	add	w10, w8, #0x1
  4078d8:	str	w10, [x26, #8]
  4078dc:	strb	w20, [x9, w8, sxtw]
  4078e0:	ldp	w8, w9, [x26, #8]
  4078e4:	cmp	w8, w9
  4078e8:	b.lt	4078f8 <sqrt@plt+0x5c18>  // b.tstop
  4078ec:	mov	x0, x26
  4078f0:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  4078f4:	ldr	w8, [x26, #8]
  4078f8:	mov	w20, w21
  4078fc:	mov	w19, w21
  407900:	b	40798c <sqrt@plt+0x5cac>
  407904:	mov	w0, #0x18                  	// #24
  407908:	bl	4154e4 <_Znwm@@Base>
  40790c:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  407910:	ldr	x8, [x23, #3656]
  407914:	adrp	x22, 419000 <_ZdlPvm@@Base+0x3a6c>
  407918:	add	x22, x22, #0xed8
  40791c:	mov	x19, x0
  407920:	str	w21, [x0, #16]
  407924:	str	x0, [x23, #3656]
  407928:	stp	x22, x8, [x0]
  40792c:	mov	w0, #0x18                  	// #24
  407930:	str	wzr, [x27, #3664]
  407934:	bl	4154e4 <_Znwm@@Base>
  407938:	and	w8, w20, #0xff
  40793c:	stp	x22, x19, [x0]
  407940:	str	x0, [x23, #3656]
  407944:	str	wzr, [x27, #3664]
  407948:	str	w8, [x0, #16]
  40794c:	b	407bb8 <sqrt@plt+0x5ed8>
  407950:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2650>
  407954:	and	x8, x21, #0xff
  407958:	add	x9, x9, #0x254
  40795c:	ldrb	w8, [x9, x8]
  407960:	cbz	w8, 407a68 <sqrt@plt+0x5d88>
  407964:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  407968:	add	x9, x9, #0xe60
  40796c:	ldp	w8, w9, [x9]
  407970:	cmp	w8, w9
  407974:	b.lt	407984 <sqrt@plt+0x5ca4>  // b.tstop
  407978:	mov	x0, x26
  40797c:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  407980:	ldr	w8, [x26, #8]
  407984:	mov	w19, #0x2b                  	// #43
  407988:	mov	w22, w21
  40798c:	ldr	x9, [x26]
  407990:	add	w10, w8, #0x1
  407994:	str	w10, [x26, #8]
  407998:	strb	w20, [x9, w8, sxtw]
  40799c:	bl	405d70 <sqrt@plt+0x4090>
  4079a0:	ldp	w8, w9, [x26, #8]
  4079a4:	cmp	w8, w9
  4079a8:	b.lt	4079b8 <sqrt@plt+0x5cd8>  // b.tstop
  4079ac:	mov	x0, x26
  4079b0:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  4079b4:	ldr	w8, [x26, #8]
  4079b8:	ldr	x9, [x26]
  4079bc:	add	w10, w8, #0x1
  4079c0:	str	w10, [x26, #8]
  4079c4:	sub	w21, w22, #0x30
  4079c8:	strb	w22, [x9, w8, sxtw]
  4079cc:	bl	405dec <sqrt@plt+0x410c>
  4079d0:	cmn	w0, #0x1
  4079d4:	b.eq	407a40 <sqrt@plt+0x5d60>  // b.none
  4079d8:	adrp	x23, 433000 <stderr@@GLIBC_2.17+0x2650>
  4079dc:	adrp	x22, 430000 <_Znam@GLIBCXX_3.4>
  4079e0:	mov	w20, w0
  4079e4:	add	x23, x23, #0x254
  4079e8:	add	x22, x22, #0xe60
  4079ec:	mov	w24, #0xa                   	// #10
  4079f0:	and	x8, x20, #0xff
  4079f4:	ldrb	w8, [x23, x8]
  4079f8:	cbz	w8, 407cac <sqrt@plt+0x5fcc>
  4079fc:	bl	405d70 <sqrt@plt+0x4090>
  407a00:	ldp	w8, w9, [x22]
  407a04:	cmp	w8, w9
  407a08:	b.lt	407a18 <sqrt@plt+0x5d38>  // b.tstop
  407a0c:	mov	x0, x26
  407a10:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  407a14:	ldr	w8, [x26, #8]
  407a18:	ldr	x9, [x26]
  407a1c:	add	w10, w8, #0x1
  407a20:	madd	w11, w21, w24, w20
  407a24:	str	w10, [x26, #8]
  407a28:	strb	w20, [x9, w8, sxtw]
  407a2c:	sub	w21, w11, #0x30
  407a30:	bl	405dec <sqrt@plt+0x410c>
  407a34:	mov	w20, w0
  407a38:	cmn	w0, #0x1
  407a3c:	b.ne	4079f0 <sqrt@plt+0x5d10>  // b.any
  407a40:	cmp	w19, #0x2d
  407a44:	cneg	w19, w21, eq  // eq = none
  407a48:	scvtf	d1, w19
  407a4c:	fmov	d0, #1.000000000000000000e+01
  407a50:	bl	401c50 <pow@plt>
  407a54:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  407a58:	ldr	d1, [x8, #3704]
  407a5c:	fmul	d0, d0, d1
  407a60:	str	d0, [x8, #3704]
  407a64:	b	407bb8 <sqrt@plt+0x5ed8>
  407a68:	mov	w0, #0x18                  	// #24
  407a6c:	bl	4154e4 <_Znwm@@Base>
  407a70:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  407a74:	ldr	x11, [x10, #3656]
  407a78:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  407a7c:	and	w8, w20, #0xff
  407a80:	add	x9, x9, #0xed8
  407a84:	str	wzr, [x27, #3664]
  407a88:	str	w8, [x0, #16]
  407a8c:	str	x0, [x10, #3656]
  407a90:	str	x9, [x0]
  407a94:	b	407bb4 <sqrt@plt+0x5ed4>
  407a98:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407a9c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407aa0:	add	x0, x0, #0xe58
  407aa4:	add	x1, x1, #0x4d5
  407aa8:	bl	4158dc <_ZdlPvm@@Base+0x348>
  407aac:	mov	w21, #0x21                  	// #33
  407ab0:	b	40709c <sqrt@plt+0x53bc>
  407ab4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407ab8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407abc:	add	x0, x0, #0xe58
  407ac0:	add	x1, x1, #0x4de
  407ac4:	bl	4158dc <_ZdlPvm@@Base+0x348>
  407ac8:	mov	w21, #0x26                  	// #38
  407acc:	b	40709c <sqrt@plt+0x53bc>
  407ad0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407ad4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  407ad8:	add	x0, x0, #0xe58
  407adc:	add	x1, x1, #0xa30
  407ae0:	bl	4158dc <_ZdlPvm@@Base+0x348>
  407ae4:	mov	w21, #0x2d                  	// #45
  407ae8:	b	40709c <sqrt@plt+0x53bc>
  407aec:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407af0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407af4:	add	x0, x0, #0xe58
  407af8:	add	x1, x1, #0x4d3
  407afc:	bl	4158dc <_ZdlPvm@@Base+0x348>
  407b00:	mov	w21, #0x3d                  	// #61
  407b04:	b	40709c <sqrt@plt+0x53bc>
  407b08:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407b0c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407b10:	add	x0, x0, #0xe58
  407b14:	add	x1, x1, #0x4c8
  407b18:	bl	4158dc <_ZdlPvm@@Base+0x348>
  407b1c:	mov	w21, #0x3e                  	// #62
  407b20:	b	40709c <sqrt@plt+0x53bc>
  407b24:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407b28:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407b2c:	add	x0, x0, #0xe58
  407b30:	add	x1, x1, #0x4e1
  407b34:	bl	4158dc <_ZdlPvm@@Base+0x348>
  407b38:	mov	w21, #0x7c                  	// #124
  407b3c:	b	40709c <sqrt@plt+0x53bc>
  407b40:	mov	w0, #0x18                  	// #24
  407b44:	bl	4154e4 <_Znwm@@Base>
  407b48:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  407b4c:	add	x8, x8, #0xed8
  407b50:	mov	w9, #0x6e                  	// #110
  407b54:	b	407b9c <sqrt@plt+0x5ebc>
  407b58:	mov	w0, #0x18                  	// #24
  407b5c:	bl	4154e4 <_Znwm@@Base>
  407b60:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  407b64:	add	x8, x8, #0xed8
  407b68:	mov	w9, #0x72                  	// #114
  407b6c:	b	407b9c <sqrt@plt+0x5ebc>
  407b70:	mov	w0, #0x18                  	// #24
  407b74:	bl	4154e4 <_Znwm@@Base>
  407b78:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  407b7c:	add	x8, x8, #0xed8
  407b80:	mov	w9, #0x73                  	// #115
  407b84:	b	407b9c <sqrt@plt+0x5ebc>
  407b88:	mov	w0, #0x18                  	// #24
  407b8c:	bl	4154e4 <_Znwm@@Base>
  407b90:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  407b94:	add	x8, x8, #0xed8
  407b98:	mov	w9, #0x74                  	// #116
  407b9c:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  407ba0:	ldr	x11, [x10, #3656]
  407ba4:	str	wzr, [x27, #3664]
  407ba8:	str	w9, [x0, #16]
  407bac:	str	x0, [x10, #3656]
  407bb0:	str	x8, [x0]
  407bb4:	str	x11, [x0, #8]
  407bb8:	mov	w21, #0x104                 	// #260
  407bbc:	b	40709c <sqrt@plt+0x53bc>
  407bc0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407bc4:	add	x0, x0, #0x4b6
  407bc8:	b	407bd4 <sqrt@plt+0x5ef4>
  407bcc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407bd0:	add	x0, x0, #0x4a4
  407bd4:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  407bd8:	add	x1, x1, #0xa58
  407bdc:	mov	x2, x1
  407be0:	mov	x3, x1
  407be4:	bl	414438 <sqrt@plt+0x12758>
  407be8:	b	407c20 <sqrt@plt+0x5f40>
  407bec:	ldp	w8, w9, [x19]
  407bf0:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  407bf4:	add	x19, x19, #0xe58
  407bf8:	cmp	w8, w9
  407bfc:	b.lt	407c0c <sqrt@plt+0x5f2c>  // b.tstop
  407c00:	mov	x0, x19
  407c04:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  407c08:	ldr	w8, [x19, #8]
  407c0c:	ldr	x9, [x19]
  407c10:	add	w10, w8, #0x1
  407c14:	mov	w11, #0x22                  	// #34
  407c18:	str	w10, [x19, #8]
  407c1c:	strb	w11, [x9, w8, sxtw]
  407c20:	mov	w21, #0x105                 	// #261
  407c24:	b	40709c <sqrt@plt+0x53bc>
  407c28:	bl	405d70 <sqrt@plt+0x4090>
  407c2c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407c30:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407c34:	add	x0, x0, #0xe58
  407c38:	add	x1, x1, #0x4cd
  407c3c:	bl	4158dc <_ZdlPvm@@Base+0x348>
  407c40:	mov	w21, #0x162                 	// #354
  407c44:	b	40709c <sqrt@plt+0x53bc>
  407c48:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407c4c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407c50:	add	x0, x0, #0xe58
  407c54:	add	x1, x1, #0x4d0
  407c58:	bl	4158dc <_ZdlPvm@@Base+0x348>
  407c5c:	mov	w21, #0x3c                  	// #60
  407c60:	b	40709c <sqrt@plt+0x53bc>
  407c64:	mov	w0, #0x18                  	// #24
  407c68:	bl	4154e4 <_Znwm@@Base>
  407c6c:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  407c70:	ldr	x11, [x10, #3656]
  407c74:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  407c78:	add	x8, x8, #0xed8
  407c7c:	mov	w9, #0x74                  	// #116
  407c80:	str	w9, [x0, #16]
  407c84:	str	x0, [x10, #3656]
  407c88:	stp	x8, x11, [x0]
  407c8c:	str	wzr, [x27, #3664]
  407c90:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407c94:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407c98:	add	x0, x0, #0xe58
  407c9c:	add	x1, x1, #0x4c0
  407ca0:	bl	4158dc <_ZdlPvm@@Base+0x348>
  407ca4:	mov	w21, #0x27                  	// #39
  407ca8:	b	40709c <sqrt@plt+0x53bc>
  407cac:	cmp	w19, #0x2d
  407cb0:	orr	w8, w20, #0x20
  407cb4:	cneg	w19, w21, eq  // eq = none
  407cb8:	cmp	w8, #0x69
  407cbc:	b.ne	407a48 <sqrt@plt+0x5d68>  // b.any
  407cc0:	ldp	w8, w9, [x22]
  407cc4:	cmp	w8, w9
  407cc8:	b.lt	407cd8 <sqrt@plt+0x5ff8>  // b.tstop
  407ccc:	mov	x0, x26
  407cd0:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  407cd4:	ldr	w8, [x26, #8]
  407cd8:	ldr	x9, [x26]
  407cdc:	add	w10, w8, #0x1
  407ce0:	str	w10, [x26, #8]
  407ce4:	strb	w20, [x9, w8, sxtw]
  407ce8:	bl	405d70 <sqrt@plt+0x4090>
  407cec:	b	407a48 <sqrt@plt+0x5d68>
  407cf0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407cf4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407cf8:	add	x0, x0, #0xe58
  407cfc:	add	x1, x1, #0x4ca
  407d00:	bl	4158dc <_ZdlPvm@@Base+0x348>
  407d04:	mov	w21, #0x10a                 	// #266
  407d08:	b	40709c <sqrt@plt+0x53bc>
  407d0c:	mov	x19, x0
  407d10:	mov	x0, x23
  407d14:	bl	415588 <_ZdlPv@@Base>
  407d18:	mov	x0, x19
  407d1c:	bl	401c60 <_Unwind_Resume@plt>
  407d20:	stp	x29, x30, [sp, #-96]!
  407d24:	stp	x28, x27, [sp, #16]
  407d28:	stp	x26, x25, [sp, #32]
  407d2c:	stp	x24, x23, [sp, #48]
  407d30:	stp	x22, x21, [sp, #64]
  407d34:	stp	x20, x19, [sp, #80]
  407d38:	mov	x29, sp
  407d3c:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  407d40:	add	x19, x19, #0xe68
  407d44:	mov	x0, x19
  407d48:	bl	415eec <_ZdlPvm@@Base+0x958>
  407d4c:	bl	405d70 <sqrt@plt+0x4090>
  407d50:	sub	w8, w0, #0x9
  407d54:	cmp	w8, #0x2
  407d58:	b.cc	407d4c <sqrt@plt+0x606c>  // b.lo, b.ul, b.last
  407d5c:	mov	w20, w0
  407d60:	cmp	w0, #0x20
  407d64:	b.eq	407d4c <sqrt@plt+0x606c>  // b.none
  407d68:	cmn	w20, #0x1
  407d6c:	b.ne	407d7c <sqrt@plt+0x609c>  // b.any
  407d70:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407d74:	add	x0, x0, #0x4e3
  407d78:	b	407ef0 <sqrt@plt+0x6210>
  407d7c:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  407d80:	add	x21, x21, #0xe58
  407d84:	mov	x0, x21
  407d88:	mov	w1, w20
  407d8c:	bl	41595c <_ZdlPvm@@Base+0x3c8>
  407d90:	bl	405d70 <sqrt@plt+0x4090>
  407d94:	cmn	w0, #0x1
  407d98:	b.eq	407ee8 <sqrt@plt+0x6208>  // b.none
  407d9c:	adrp	x25, 430000 <_Znam@GLIBCXX_3.4>
  407da0:	adrp	x23, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407da4:	adrp	x26, 430000 <_Znam@GLIBCXX_3.4>
  407da8:	mov	w22, w0
  407dac:	mov	w28, wzr
  407db0:	mov	w24, wzr
  407db4:	mov	w27, wzr
  407db8:	add	x25, x25, #0xe70
  407dbc:	add	x23, x23, #0x1e0
  407dc0:	add	x26, x26, #0xe60
  407dc4:	cmp	w22, #0xa
  407dc8:	b.ne	407dd4 <sqrt@plt+0x60f4>  // b.any
  407dcc:	mov	w27, #0x1                   	// #1
  407dd0:	b	407e04 <sqrt@plt+0x6124>
  407dd4:	cbnz	w27, 407e04 <sqrt@plt+0x6124>
  407dd8:	ldp	w8, w9, [x26]
  407ddc:	cmp	w8, w9
  407de0:	b.lt	407df0 <sqrt@plt+0x6110>  // b.tstop
  407de4:	mov	x0, x21
  407de8:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  407dec:	ldr	w8, [x21, #8]
  407df0:	ldr	x9, [x21]
  407df4:	mov	w27, wzr
  407df8:	add	w10, w8, #0x1
  407dfc:	str	w10, [x21, #8]
  407e00:	strb	w22, [x9, w8, sxtw]
  407e04:	cmp	w28, #0x2
  407e08:	b.eq	407e44 <sqrt@plt+0x6164>  // b.none
  407e0c:	cmp	w28, #0x1
  407e10:	b.eq	407e50 <sqrt@plt+0x6170>  // b.none
  407e14:	cbnz	w28, 407e74 <sqrt@plt+0x6194>
  407e18:	cmp	w20, #0x7b
  407e1c:	b.ne	407e8c <sqrt@plt+0x61ac>  // b.any
  407e20:	cmp	w22, #0x22
  407e24:	b.eq	407e9c <sqrt@plt+0x61bc>  // b.none
  407e28:	cmp	w22, #0x7d
  407e2c:	b.eq	407ea4 <sqrt@plt+0x61c4>  // b.none
  407e30:	cmp	w22, #0x7b
  407e34:	b.ne	407eac <sqrt@plt+0x61cc>  // b.any
  407e38:	mov	w28, wzr
  407e3c:	add	w24, w24, #0x1
  407e40:	b	407eb0 <sqrt@plt+0x61d0>
  407e44:	cmp	w22, #0xa
  407e48:	cset	w28, ne  // ne = any
  407e4c:	b	407eb0 <sqrt@plt+0x61d0>
  407e50:	cmp	w22, #0xa
  407e54:	mov	w28, wzr
  407e58:	b.eq	407eb0 <sqrt@plt+0x61d0>  // b.none
  407e5c:	cmp	w22, #0x22
  407e60:	b.eq	407eb0 <sqrt@plt+0x61d0>  // b.none
  407e64:	cmp	w22, #0x5c
  407e68:	b.ne	407e9c <sqrt@plt+0x61bc>  // b.any
  407e6c:	mov	w28, #0x2                   	// #2
  407e70:	b	407eb0 <sqrt@plt+0x61d0>
  407e74:	mov	w0, #0x530                 	// #1328
  407e78:	mov	x1, x23
  407e7c:	bl	413ed0 <sqrt@plt+0x121f0>
  407e80:	cmp	w28, #0x3
  407e84:	b.ne	407eb0 <sqrt@plt+0x61d0>  // b.any
  407e88:	b	407f24 <sqrt@plt+0x6244>
  407e8c:	cmp	w22, w20
  407e90:	b.eq	407f24 <sqrt@plt+0x6244>  // b.none
  407e94:	cmp	w22, #0x22
  407e98:	b.ne	407eac <sqrt@plt+0x61cc>  // b.any
  407e9c:	mov	w28, #0x1                   	// #1
  407ea0:	b	407eb0 <sqrt@plt+0x61d0>
  407ea4:	subs	w24, w24, #0x1
  407ea8:	b.lt	407f24 <sqrt@plt+0x6244>  // b.tstop
  407eac:	mov	w28, wzr
  407eb0:	ldp	w8, w9, [x25]
  407eb4:	cmp	w8, w9
  407eb8:	b.lt	407ec8 <sqrt@plt+0x61e8>  // b.tstop
  407ebc:	mov	x0, x19
  407ec0:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  407ec4:	ldr	w8, [x19, #8]
  407ec8:	ldr	x9, [x19]
  407ecc:	add	w10, w8, #0x1
  407ed0:	str	w10, [x19, #8]
  407ed4:	strb	w22, [x9, w8, sxtw]
  407ed8:	bl	405d70 <sqrt@plt+0x4090>
  407edc:	mov	w22, w0
  407ee0:	cmn	w0, #0x1
  407ee4:	b.ne	407dc4 <sqrt@plt+0x60e4>  // b.any
  407ee8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  407eec:	add	x0, x0, #0x4f5
  407ef0:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  407ef4:	add	x1, x1, #0xa58
  407ef8:	mov	x2, x1
  407efc:	mov	x3, x1
  407f00:	bl	4056a8 <sqrt@plt+0x39c8>
  407f04:	mov	w0, wzr
  407f08:	ldp	x20, x19, [sp, #80]
  407f0c:	ldp	x22, x21, [sp, #64]
  407f10:	ldp	x24, x23, [sp, #48]
  407f14:	ldp	x26, x25, [sp, #32]
  407f18:	ldp	x28, x27, [sp, #16]
  407f1c:	ldp	x29, x30, [sp], #96
  407f20:	ret
  407f24:	mov	w0, #0x1                   	// #1
  407f28:	b	407f08 <sqrt@plt+0x6228>
  407f2c:	sub	sp, sp, #0x40
  407f30:	stp	x29, x30, [sp, #16]
  407f34:	str	x21, [sp, #32]
  407f38:	stp	x20, x19, [sp, #48]
  407f3c:	add	x29, sp, #0x10
  407f40:	mov	w0, wzr
  407f44:	bl	406e04 <sqrt@plt+0x5124>
  407f48:	orr	w8, w0, #0x1
  407f4c:	cmp	w8, #0x103
  407f50:	b.ne	40800c <sqrt@plt+0x632c>  // b.any
  407f54:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  407f58:	add	x21, x21, #0xe70
  407f5c:	ldp	w8, w9, [x21]
  407f60:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  407f64:	add	x19, x19, #0xe68
  407f68:	cmp	w8, w9
  407f6c:	b.lt	407f7c <sqrt@plt+0x629c>  // b.tstop
  407f70:	mov	x0, x19
  407f74:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  407f78:	ldr	w8, [x19, #8]
  407f7c:	ldr	x9, [x19]
  407f80:	add	w10, w8, #0x1
  407f84:	mov	x0, sp
  407f88:	mov	x1, x19
  407f8c:	str	w10, [x19, #8]
  407f90:	strb	wzr, [x9, w8, sxtw]
  407f94:	bl	4157bc <_ZdlPvm@@Base+0x228>
  407f98:	ldr	x20, [sp]
  407f9c:	bl	407d20 <sqrt@plt+0x6040>
  407fa0:	cbz	w0, 407ff0 <sqrt@plt+0x6310>
  407fa4:	ldp	w8, w9, [x21]
  407fa8:	cmp	w8, w9
  407fac:	b.lt	407fc4 <sqrt@plt+0x62e4>  // b.tstop
  407fb0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407fb4:	add	x0, x0, #0xe68
  407fb8:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  407fbc:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  407fc0:	ldr	w8, [x8, #3696]
  407fc4:	ldr	x9, [x19]
  407fc8:	add	w10, w8, #0x1
  407fcc:	str	w10, [x19, #8]
  407fd0:	strb	wzr, [x9, w8, sxtw]
  407fd4:	ldr	x0, [x19]
  407fd8:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  407fdc:	mov	x2, x0
  407fe0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407fe4:	add	x0, x0, #0xe38
  407fe8:	mov	x1, x20
  407fec:	bl	404f94 <sqrt@plt+0x32b4>
  407ff0:	mov	x0, sp
  407ff4:	bl	415820 <_ZdlPvm@@Base+0x28c>
  407ff8:	ldp	x20, x19, [sp, #48]
  407ffc:	ldr	x21, [sp, #32]
  408000:	ldp	x29, x30, [sp, #16]
  408004:	add	sp, sp, #0x40
  408008:	ret
  40800c:	ldp	x20, x19, [sp, #48]
  408010:	ldr	x21, [sp, #32]
  408014:	ldp	x29, x30, [sp, #16]
  408018:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  40801c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  408020:	add	x1, x1, #0xa58
  408024:	add	x0, x0, #0x50f
  408028:	mov	x2, x1
  40802c:	mov	x3, x1
  408030:	add	sp, sp, #0x40
  408034:	b	4056a8 <sqrt@plt+0x39c8>
  408038:	mov	x19, x0
  40803c:	mov	x0, sp
  408040:	bl	415820 <_ZdlPvm@@Base+0x28c>
  408044:	mov	x0, x19
  408048:	bl	401c60 <_Unwind_Resume@plt>
  40804c:	stp	x29, x30, [sp, #-32]!
  408050:	str	x19, [sp, #16]
  408054:	mov	x29, sp
  408058:	mov	w0, wzr
  40805c:	bl	406e04 <sqrt@plt+0x5124>
  408060:	orr	w8, w0, #0x1
  408064:	cmp	w8, #0x103
  408068:	b.ne	4080c0 <sqrt@plt+0x63e0>  // b.any
  40806c:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  408070:	add	x9, x9, #0xe70
  408074:	ldp	w8, w9, [x9]
  408078:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  40807c:	add	x19, x19, #0xe68
  408080:	cmp	w8, w9
  408084:	b.lt	408094 <sqrt@plt+0x63b4>  // b.tstop
  408088:	mov	x0, x19
  40808c:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  408090:	ldr	w8, [x19, #8]
  408094:	ldr	x9, [x19]
  408098:	add	w10, w8, #0x1
  40809c:	str	w10, [x19, #8]
  4080a0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4080a4:	strb	wzr, [x9, w8, sxtw]
  4080a8:	ldr	x1, [x19]
  4080ac:	ldr	x19, [sp, #16]
  4080b0:	add	x0, x0, #0xe38
  4080b4:	mov	x2, xzr
  4080b8:	ldp	x29, x30, [sp], #32
  4080bc:	b	404f94 <sqrt@plt+0x32b4>
  4080c0:	ldr	x19, [sp, #16]
  4080c4:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  4080c8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4080cc:	add	x1, x1, #0xa58
  4080d0:	add	x0, x0, #0x50f
  4080d4:	mov	x2, x1
  4080d8:	mov	x3, x1
  4080dc:	ldp	x29, x30, [sp], #32
  4080e0:	b	4056a8 <sqrt@plt+0x39c8>
  4080e4:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  4080e8:	add	x8, x8, #0xf10
  4080ec:	stp	x1, x3, [x0, #16]
  4080f0:	stp	d0, d1, [x0, #32]
  4080f4:	str	w2, [x0, #48]
  4080f8:	str	d2, [x0, #56]
  4080fc:	str	x3, [x0, #64]
  408100:	stp	x8, xzr, [x0]
  408104:	str	wzr, [x0, #72]
  408108:	ret
  40810c:	stp	x29, x30, [sp, #-32]!
  408110:	str	x19, [sp, #16]
  408114:	mov	x19, x0
  408118:	ldr	x0, [x0, #16]
  40811c:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  408120:	add	x8, x8, #0xf10
  408124:	mov	x29, sp
  408128:	str	x8, [x19]
  40812c:	bl	401990 <free@plt>
  408130:	ldr	x0, [x19, #24]
  408134:	ldr	x19, [sp, #16]
  408138:	ldp	x29, x30, [sp], #32
  40813c:	b	401990 <free@plt>
  408140:	stp	x29, x30, [sp, #-32]!
  408144:	str	x19, [sp, #16]
  408148:	mov	x19, x0
  40814c:	ldr	x0, [x0, #16]
  408150:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  408154:	add	x8, x8, #0xf10
  408158:	mov	x29, sp
  40815c:	str	x8, [x19]
  408160:	bl	401990 <free@plt>
  408164:	ldr	x0, [x19, #24]
  408168:	bl	401990 <free@plt>
  40816c:	mov	x0, x19
  408170:	ldr	x19, [sp, #16]
  408174:	ldp	x29, x30, [sp], #32
  408178:	b	415588 <_ZdlPv@@Base>
  40817c:	stp	x29, x30, [sp, #-32]!
  408180:	str	x19, [sp, #16]
  408184:	mov	x29, sp
  408188:	ldr	x8, [x0, #64]
  40818c:	cbz	x8, 408238 <sqrt@plt+0x6558>
  408190:	ldrb	w9, [x8]
  408194:	mov	x19, x0
  408198:	cbz	w9, 4081ac <sqrt@plt+0x64cc>
  40819c:	add	x9, x8, #0x1
  4081a0:	str	x9, [x19, #64]
  4081a4:	ldrb	w0, [x8]
  4081a8:	b	40823c <sqrt@plt+0x655c>
  4081ac:	ldr	w8, [x19, #72]
  4081b0:	cbz	w8, 40825c <sqrt@plt+0x657c>
  4081b4:	ldr	x0, [x19, #16]
  4081b8:	add	x1, x29, #0x18
  4081bc:	bl	404908 <sqrt@plt+0x2c28>
  4081c0:	cbz	w0, 40821c <sqrt@plt+0x653c>
  4081c4:	ldr	d0, [x19, #56]
  4081c8:	ldr	d1, [x29, #24]
  4081cc:	ldr	w8, [x19, #48]
  4081d0:	fadd	d2, d0, d1
  4081d4:	fmul	d0, d0, d1
  4081d8:	cmp	w8, #0x0
  4081dc:	fcsel	d0, d2, d0, eq  // eq = none
  4081e0:	str	d0, [x29, #24]
  4081e4:	ldr	x0, [x19, #16]
  4081e8:	bl	404700 <sqrt@plt+0x2a20>
  4081ec:	ldp	d2, d0, [x19, #32]
  4081f0:	ldr	d1, [x29, #24]
  4081f4:	fcmp	d2, d0
  4081f8:	b.hi	408204 <sqrt@plt+0x6524>  // b.pmore
  4081fc:	fcmp	d1, d0
  408200:	b.gt	408214 <sqrt@plt+0x6534>
  408204:	fcmp	d2, d0
  408208:	b.lt	408248 <sqrt@plt+0x6568>  // b.tstop
  40820c:	fcmp	d1, d0
  408210:	b.pl	408248 <sqrt@plt+0x6568>  // b.nfrst
  408214:	str	xzr, [x19, #64]
  408218:	b	408238 <sqrt@plt+0x6558>
  40821c:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  408220:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  408224:	add	x1, x1, #0xa58
  408228:	add	x0, x0, #0x535
  40822c:	mov	x2, x1
  408230:	mov	x3, x1
  408234:	bl	4056a8 <sqrt@plt+0x39c8>
  408238:	mov	w0, #0xffffffff            	// #-1
  40823c:	ldr	x19, [sp, #16]
  408240:	ldp	x29, x30, [sp], #32
  408244:	ret
  408248:	ldr	x8, [x19, #24]
  40824c:	str	wzr, [x19, #72]
  408250:	str	x8, [x19, #64]
  408254:	ldrb	w9, [x8]
  408258:	cbnz	w9, 40819c <sqrt@plt+0x64bc>
  40825c:	mov	w8, #0x1                   	// #1
  408260:	str	w8, [x19, #72]
  408264:	mov	w0, #0xa                   	// #10
  408268:	b	40823c <sqrt@plt+0x655c>
  40826c:	stp	x29, x30, [sp, #-32]!
  408270:	str	x19, [sp, #16]
  408274:	mov	x29, sp
  408278:	ldr	x8, [x0, #64]
  40827c:	cbz	x8, 40830c <sqrt@plt+0x662c>
  408280:	mov	x19, x0
  408284:	ldrb	w0, [x8]
  408288:	cbnz	w0, 408310 <sqrt@plt+0x6630>
  40828c:	ldr	w8, [x19, #72]
  408290:	cbz	w8, 4082c8 <sqrt@plt+0x65e8>
  408294:	ldr	x0, [x19, #16]
  408298:	add	x1, x29, #0x18
  40829c:	bl	404908 <sqrt@plt+0x2c28>
  4082a0:	cbz	w0, 40830c <sqrt@plt+0x662c>
  4082a4:	ldr	w8, [x19, #48]
  4082a8:	cbz	w8, 4082d0 <sqrt@plt+0x65f0>
  4082ac:	ldr	d0, [x29, #24]
  4082b0:	ldr	d1, [x19, #56]
  4082b4:	ldr	d2, [x19, #40]
  4082b8:	fmul	d0, d0, d1
  4082bc:	fcmp	d0, d2
  4082c0:	b.gt	40830c <sqrt@plt+0x662c>
  4082c4:	b	40831c <sqrt@plt+0x663c>
  4082c8:	mov	w0, #0xa                   	// #10
  4082cc:	b	408310 <sqrt@plt+0x6630>
  4082d0:	ldp	d1, d0, [x19, #32]
  4082d4:	fcmp	d1, d0
  4082d8:	b.hi	4082f0 <sqrt@plt+0x6610>  // b.pmore
  4082dc:	ldr	d2, [x29, #24]
  4082e0:	ldr	d3, [x19, #56]
  4082e4:	fadd	d2, d2, d3
  4082e8:	fcmp	d2, d0
  4082ec:	b.gt	40830c <sqrt@plt+0x662c>
  4082f0:	fcmp	d1, d0
  4082f4:	b.lt	40831c <sqrt@plt+0x663c>  // b.tstop
  4082f8:	ldr	d1, [x29, #24]
  4082fc:	ldr	d2, [x19, #56]
  408300:	fadd	d1, d1, d2
  408304:	fcmp	d1, d0
  408308:	b.pl	40831c <sqrt@plt+0x663c>  // b.nfrst
  40830c:	mov	w0, #0xffffffff            	// #-1
  408310:	ldr	x19, [sp, #16]
  408314:	ldp	x29, x30, [sp], #32
  408318:	ret
  40831c:	ldr	x8, [x19, #24]
  408320:	ldrb	w8, [x8]
  408324:	cmp	w8, #0x0
  408328:	csinv	w0, w8, wzr, ne  // ne = any
  40832c:	b	408310 <sqrt@plt+0x6630>
  408330:	str	d10, [sp, #-64]!
  408334:	stp	d9, d8, [sp, #8]
  408338:	stp	x29, x30, [sp, #24]
  40833c:	str	x21, [sp, #40]
  408340:	stp	x20, x19, [sp, #48]
  408344:	mov	x29, sp
  408348:	mov	x19, x2
  40834c:	mov	v8.16b, v2.16b
  408350:	mov	w20, w1
  408354:	mov	v9.16b, v1.16b
  408358:	mov	v10.16b, v0.16b
  40835c:	mov	x21, x0
  408360:	bl	404700 <sqrt@plt+0x2a20>
  408364:	cbz	w20, 408370 <sqrt@plt+0x6690>
  408368:	fcmp	d8, #0.0
  40836c:	b.ls	4083c8 <sqrt@plt+0x66e8>  // b.plast
  408370:	fcmp	d10, d9
  408374:	b.le	408380 <sqrt@plt+0x66a0>
  408378:	fcmp	d8, #0.0
  40837c:	b.gt	4083c8 <sqrt@plt+0x66e8>
  408380:	fcmp	d10, d9
  408384:	b.pl	408390 <sqrt@plt+0x66b0>  // b.nfrst
  408388:	fcmp	d8, #0.0
  40838c:	b.mi	4083c8 <sqrt@plt+0x66e8>  // b.first
  408390:	mov	w0, #0x50                  	// #80
  408394:	bl	4154e4 <_Znwm@@Base>
  408398:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  40839c:	ldr	x10, [x9, #3656]
  4083a0:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  4083a4:	add	x8, x8, #0xf10
  4083a8:	stp	x21, x19, [x0, #16]
  4083ac:	stp	d10, d9, [x0, #32]
  4083b0:	str	w20, [x0, #48]
  4083b4:	str	d8, [x0, #56]
  4083b8:	str	x19, [x0, #64]
  4083bc:	str	wzr, [x0, #72]
  4083c0:	stp	x8, x10, [x0]
  4083c4:	str	x0, [x9, #3656]
  4083c8:	ldp	x20, x19, [sp, #48]
  4083cc:	ldr	x21, [sp, #40]
  4083d0:	ldp	x29, x30, [sp, #24]
  4083d4:	ldp	d9, d8, [sp, #8]
  4083d8:	ldr	d10, [sp], #64
  4083dc:	ret
  4083e0:	sub	sp, sp, #0x50
  4083e4:	stp	x29, x30, [sp, #32]
  4083e8:	str	x21, [sp, #48]
  4083ec:	stp	x20, x19, [sp, #64]
  4083f0:	add	x29, sp, #0x20
  4083f4:	mov	x19, x0
  4083f8:	bl	401b80 <__errno_location@plt>
  4083fc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  408400:	mov	x20, x0
  408404:	str	wzr, [x0]
  408408:	add	x1, x1, #0x492
  40840c:	mov	x0, x19
  408410:	bl	401bb0 <fopen@plt>
  408414:	cbz	x0, 408460 <sqrt@plt+0x6780>
  408418:	mov	x21, x0
  40841c:	mov	w0, #0x40                  	// #64
  408420:	bl	4154e4 <_Znwm@@Base>
  408424:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  408428:	add	x8, x8, #0xe30
  40842c:	mov	x20, x0
  408430:	stp	x21, x19, [x0, #16]
  408434:	str	wzr, [x0, #32]
  408438:	stp	x8, xzr, [x0], #40
  40843c:	bl	415680 <_ZdlPvm@@Base+0xec>
  408440:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  408444:	ldr	x9, [x8, #3656]
  408448:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x6a6c>
  40844c:	add	x10, x10, #0x999
  408450:	str	x10, [x20, #56]
  408454:	str	x9, [x20, #8]
  408458:	str	x20, [x8, #3656]
  40845c:	b	40849c <sqrt@plt+0x67bc>
  408460:	add	x0, sp, #0x10
  408464:	mov	x1, x19
  408468:	bl	4141e8 <sqrt@plt+0x12508>
  40846c:	ldr	w0, [x20]
  408470:	bl	401a20 <strerror@plt>
  408474:	mov	x1, x0
  408478:	mov	x0, sp
  40847c:	bl	4141e8 <sqrt@plt+0x12508>
  408480:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  408484:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x2650>
  408488:	add	x0, x0, #0x55e
  40848c:	add	x3, x3, #0xa58
  408490:	add	x1, sp, #0x10
  408494:	mov	x2, sp
  408498:	bl	4056a8 <sqrt@plt+0x39c8>
  40849c:	ldp	x20, x19, [sp, #64]
  4084a0:	ldr	x21, [sp, #48]
  4084a4:	ldp	x29, x30, [sp, #32]
  4084a8:	add	sp, sp, #0x50
  4084ac:	ret
  4084b0:	mov	x19, x0
  4084b4:	mov	x0, x20
  4084b8:	bl	415588 <_ZdlPv@@Base>
  4084bc:	mov	x0, x19
  4084c0:	bl	401c60 <_Unwind_Resume@plt>
  4084c4:	stp	x29, x30, [sp, #-32]!
  4084c8:	stp	x20, x19, [sp, #16]
  4084cc:	mov	x29, sp
  4084d0:	mov	x19, x1
  4084d4:	mov	x1, x2
  4084d8:	mov	x2, x3
  4084dc:	mov	x20, x0
  4084e0:	bl	408500 <sqrt@plt+0x6820>
  4084e4:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  4084e8:	add	x8, x8, #0xf48
  4084ec:	str	x8, [x20]
  4084f0:	str	x19, [x20, #208]
  4084f4:	ldp	x20, x19, [sp, #16]
  4084f8:	ldp	x29, x30, [sp], #32
  4084fc:	ret
  408500:	stp	x29, x30, [sp, #-48]!
  408504:	stp	x22, x21, [sp, #16]
  408508:	stp	x20, x19, [sp, #32]
  40850c:	mov	x29, sp
  408510:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  408514:	mov	x21, x2
  408518:	mov	x22, x1
  40851c:	mov	x19, x0
  408520:	add	x8, x8, #0xfc8
  408524:	add	x20, x0, #0xc0
  408528:	str	wzr, [x0, #16]
  40852c:	stp	x8, xzr, [x0]
  408530:	mov	x0, x20
  408534:	bl	415680 <_ZdlPvm@@Base+0xec>
  408538:	str	xzr, [x19, #48]
  40853c:	mov	x0, x22
  408540:	bl	4058bc <sqrt@plt+0x3bdc>
  408544:	str	x0, [x19, #24]
  408548:	str	xzr, [x19, #40]
  40854c:	mov	x0, x21
  408550:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  408554:	str	x0, [x19, #32]
  408558:	ldp	x20, x19, [sp, #32]
  40855c:	ldp	x22, x21, [sp, #16]
  408560:	ldp	x29, x30, [sp], #48
  408564:	ret
  408568:	mov	x19, x0
  40856c:	b	40857c <sqrt@plt+0x689c>
  408570:	mov	x19, x0
  408574:	mov	x0, x20
  408578:	bl	415820 <_ZdlPvm@@Base+0x28c>
  40857c:	mov	x0, x19
  408580:	bl	401c60 <_Unwind_Resume@plt>
  408584:	stp	x29, x30, [sp, #-32]!
  408588:	str	x19, [sp, #16]
  40858c:	mov	x19, x0
  408590:	ldr	x0, [x0, #208]
  408594:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  408598:	add	x8, x8, #0xf48
  40859c:	mov	x29, sp
  4085a0:	str	x8, [x19]
  4085a4:	cbz	x0, 4085b4 <sqrt@plt+0x68d4>
  4085a8:	ldr	x8, [x0]
  4085ac:	ldr	x8, [x8, #8]
  4085b0:	blr	x8
  4085b4:	mov	x0, x19
  4085b8:	ldr	x19, [sp, #16]
  4085bc:	ldp	x29, x30, [sp], #32
  4085c0:	b	4098a4 <sqrt@plt+0x7bc4>
  4085c4:	stp	x29, x30, [sp, #-32]!
  4085c8:	str	x19, [sp, #16]
  4085cc:	mov	x19, x0
  4085d0:	ldr	x0, [x0, #208]
  4085d4:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  4085d8:	add	x8, x8, #0xf48
  4085dc:	mov	x29, sp
  4085e0:	str	x8, [x19]
  4085e4:	cbz	x0, 4085f4 <sqrt@plt+0x6914>
  4085e8:	ldr	x8, [x0]
  4085ec:	ldr	x8, [x8, #8]
  4085f0:	blr	x8
  4085f4:	mov	x0, x19
  4085f8:	bl	4098a4 <sqrt@plt+0x7bc4>
  4085fc:	mov	x0, x19
  408600:	ldr	x19, [sp, #16]
  408604:	ldp	x29, x30, [sp], #32
  408608:	b	415588 <_ZdlPv@@Base>
  40860c:	ldr	x0, [x0, #208]
  408610:	cbz	x0, 408620 <sqrt@plt+0x6940>
  408614:	ldr	x8, [x0]
  408618:	ldr	x1, [x8, #16]
  40861c:	br	x1
  408620:	mov	w0, #0xffffffff            	// #-1
  408624:	ret
  408628:	stp	x29, x30, [sp, #-32]!
  40862c:	str	x19, [sp, #16]
  408630:	mov	x29, sp
  408634:	mov	x19, x0
  408638:	bl	408500 <sqrt@plt+0x6820>
  40863c:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  408640:	add	x8, x8, #0xf88
  408644:	str	x8, [x19]
  408648:	ldr	x19, [sp, #16]
  40864c:	ldp	x29, x30, [sp], #32
  408650:	ret
  408654:	stp	x29, x30, [sp, #-32]!
  408658:	str	x19, [sp, #16]
  40865c:	mov	x29, sp
  408660:	mov	x19, x0
  408664:	ldr	x0, [x0, #8]
  408668:	cbz	x0, 4086ac <sqrt@plt+0x69cc>
  40866c:	ldr	x8, [x0]
  408670:	ldr	x8, [x8, #16]
  408674:	blr	x8
  408678:	cmn	w0, #0x1
  40867c:	b.ne	4086b0 <sqrt@plt+0x69d0>  // b.any
  408680:	ldr	x8, [x19, #8]
  408684:	ldr	x0, [x8, #8]
  408688:	cbz	x0, 4086ac <sqrt@plt+0x69cc>
  40868c:	str	x0, [x19, #8]
  408690:	cbz	x8, 4086a8 <sqrt@plt+0x69c8>
  408694:	ldr	x9, [x8]
  408698:	mov	x0, x8
  40869c:	ldr	x9, [x9, #8]
  4086a0:	blr	x9
  4086a4:	ldr	x0, [x19, #8]
  4086a8:	cbnz	x0, 40866c <sqrt@plt+0x698c>
  4086ac:	mov	w0, #0xffffffff            	// #-1
  4086b0:	ldr	x19, [sp, #16]
  4086b4:	ldp	x29, x30, [sp], #32
  4086b8:	ret
  4086bc:	brk	#0x1
  4086c0:	stp	x29, x30, [sp, #-48]!
  4086c4:	stp	x22, x21, [sp, #16]
  4086c8:	stp	x20, x19, [sp, #32]
  4086cc:	mov	x29, sp
  4086d0:	ldr	x8, [x0, #48]
  4086d4:	mov	x19, x0
  4086d8:	cbz	x8, 4086e8 <sqrt@plt+0x6a08>
  4086dc:	ldrb	w9, [x8]
  4086e0:	cbnz	w9, 4087a8 <sqrt@plt+0x6ac8>
  4086e4:	str	xzr, [x19, #48]
  4086e8:	ldr	x8, [x19, #40]
  4086ec:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4086f0:	add	x20, x20, #0x5a8
  4086f4:	cbnz	x8, 40870c <sqrt@plt+0x6a2c>
  4086f8:	mov	x0, x19
  4086fc:	bl	4087d8 <sqrt@plt+0x6af8>
  408700:	cbz	w0, 4087d0 <sqrt@plt+0x6af0>
  408704:	ldr	x8, [x19, #24]
  408708:	str	x8, [x19, #40]
  40870c:	ldrb	w9, [x8]
  408710:	cbz	w9, 4087c4 <sqrt@plt+0x6ae4>
  408714:	ldrsb	w10, [x8]
  408718:	and	w9, w10, #0xff
  40871c:	tbz	w10, #31, 408790 <sqrt@plt+0x6ab0>
  408720:	cmp	w9, #0x9f
  408724:	b.hi	408790 <sqrt@plt+0x6ab0>  // b.pmore
  408728:	add	x10, x8, #0x1
  40872c:	str	x10, [x19, #40]
  408730:	ldrb	w8, [x8]
  408734:	ldr	w11, [x19, #184]
  408738:	sub	x9, x8, #0x80
  40873c:	cmp	w9, w11
  408740:	mov	x8, x10
  408744:	b.ge	40877c <sqrt@plt+0x6a9c>  // b.tcont
  408748:	add	x21, x19, x9, lsl #2
  40874c:	ldrsw	x22, [x21, #56]!
  408750:	tbnz	w22, #31, 408760 <sqrt@plt+0x6a80>
  408754:	ldr	w8, [x19, #200]
  408758:	cmp	w8, w22
  40875c:	b.gt	40876c <sqrt@plt+0x6a8c>
  408760:	mov	w0, #0x62                  	// #98
  408764:	mov	x1, x20
  408768:	bl	413ed0 <sqrt@plt+0x121f0>
  40876c:	ldr	x8, [x19, #192]
  408770:	ldrb	w9, [x8, x22]
  408774:	cbnz	w9, 4087a0 <sqrt@plt+0x6ac0>
  408778:	ldr	x8, [x19, #40]
  40877c:	ldrsb	w10, [x8]
  408780:	and	w9, w10, #0xff
  408784:	tbz	w10, #31, 408790 <sqrt@plt+0x6ab0>
  408788:	cmp	w9, #0xa0
  40878c:	b.cc	408728 <sqrt@plt+0x6a48>  // b.lo, b.ul, b.last
  408790:	cbz	w9, 4086f4 <sqrt@plt+0x6a14>
  408794:	add	x9, x8, #0x1
  408798:	str	x9, [x19, #40]
  40879c:	b	4087b0 <sqrt@plt+0x6ad0>
  4087a0:	ldrsw	x9, [x21]
  4087a4:	add	x8, x8, x9
  4087a8:	add	x9, x8, #0x1
  4087ac:	str	x9, [x19, #48]
  4087b0:	ldrb	w0, [x8]
  4087b4:	ldp	x20, x19, [sp, #32]
  4087b8:	ldp	x22, x21, [sp, #16]
  4087bc:	ldp	x29, x30, [sp], #48
  4087c0:	ret
  4087c4:	str	xzr, [x19, #40]
  4087c8:	mov	w0, #0xa                   	// #10
  4087cc:	b	4087b4 <sqrt@plt+0x6ad4>
  4087d0:	mov	w0, #0xffffffff            	// #-1
  4087d4:	b	4087b4 <sqrt@plt+0x6ad4>
  4087d8:	stp	x29, x30, [sp, #-48]!
  4087dc:	stp	x22, x21, [sp, #16]
  4087e0:	stp	x20, x19, [sp, #32]
  4087e4:	mov	x29, sp
  4087e8:	ldr	w8, [x0, #16]
  4087ec:	cbz	w8, 4087f8 <sqrt@plt+0x6b18>
  4087f0:	mov	w0, wzr
  4087f4:	b	40895c <sqrt@plt+0x6c7c>
  4087f8:	add	x20, x0, #0xc0
  4087fc:	mov	x19, x0
  408800:	mov	x0, x20
  408804:	bl	415eec <_ZdlPvm@@Base+0x958>
  408808:	ldr	x8, [x19]
  40880c:	str	wzr, [x19, #184]
  408810:	ldr	x8, [x8, #40]
  408814:	mov	x0, x19
  408818:	blr	x8
  40881c:	mov	w21, w0
  408820:	cmp	w21, #0x20
  408824:	b.eq	4088d0 <sqrt@plt+0x6bf0>  // b.none
  408828:	cmn	w21, #0x1
  40882c:	b.eq	4088f8 <sqrt@plt+0x6c18>  // b.none
  408830:	cmp	w21, #0xa
  408834:	b.eq	4088f8 <sqrt@plt+0x6c18>  // b.none
  408838:	ldrsw	x8, [x19, #184]
  40883c:	cmp	w8, #0x20
  408840:	b.eq	4088d8 <sqrt@plt+0x6bf8>  // b.none
  408844:	ldr	w9, [x19, #200]
  408848:	add	w10, w8, #0x1
  40884c:	add	x8, x19, x8, lsl #2
  408850:	str	w10, [x19, #184]
  408854:	str	w9, [x8, #56]
  408858:	ldp	w8, w9, [x19, #200]
  40885c:	cmp	w8, w9
  408860:	b.lt	408870 <sqrt@plt+0x6b90>  // b.tstop
  408864:	mov	x0, x20
  408868:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  40886c:	ldr	w8, [x19, #200]
  408870:	ldr	x9, [x19, #192]
  408874:	add	w10, w8, #0x1
  408878:	str	w10, [x19, #200]
  40887c:	mov	x0, x19
  408880:	strb	w21, [x9, w8, sxtw]
  408884:	ldr	x8, [x19]
  408888:	ldr	x8, [x8, #40]
  40888c:	blr	x8
  408890:	mov	w21, w0
  408894:	cmp	w0, #0x20
  408898:	b.eq	4088a4 <sqrt@plt+0x6bc4>  // b.none
  40889c:	cmp	w21, #0xa
  4088a0:	b.ne	408858 <sqrt@plt+0x6b78>  // b.any
  4088a4:	ldp	w8, w9, [x19, #200]
  4088a8:	cmp	w8, w9
  4088ac:	b.lt	4088bc <sqrt@plt+0x6bdc>  // b.tstop
  4088b0:	mov	x0, x20
  4088b4:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  4088b8:	ldr	w8, [x19, #200]
  4088bc:	ldr	x9, [x19, #192]
  4088c0:	add	w10, w8, #0x1
  4088c4:	str	w10, [x19, #200]
  4088c8:	strb	wzr, [x9, w8, sxtw]
  4088cc:	b	408820 <sqrt@plt+0x6b40>
  4088d0:	ldr	x8, [x19]
  4088d4:	b	408810 <sqrt@plt+0x6b30>
  4088d8:	ldr	x8, [x19]
  4088dc:	mov	x0, x19
  4088e0:	ldr	x8, [x8, #40]
  4088e4:	blr	x8
  4088e8:	cmn	w0, #0x1
  4088ec:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  4088f0:	b.ne	4088d8 <sqrt@plt+0x6bf8>  // b.any
  4088f4:	mov	w21, w0
  4088f8:	ldr	x1, [x19, #32]
  4088fc:	cbz	x1, 408944 <sqrt@plt+0x6c64>
  408900:	ldr	w8, [x19, #184]
  408904:	cmp	w8, #0x1
  408908:	b.lt	408944 <sqrt@plt+0x6c64>  // b.tstop
  40890c:	ldrsw	x22, [x19, #56]
  408910:	tbnz	w22, #31, 408920 <sqrt@plt+0x6c40>
  408914:	ldr	w8, [x19, #200]
  408918:	cmp	w8, w22
  40891c:	b.gt	408934 <sqrt@plt+0x6c54>
  408920:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  408924:	add	x1, x1, #0x5a8
  408928:	mov	w0, #0x62                  	// #98
  40892c:	bl	413ed0 <sqrt@plt+0x121f0>
  408930:	ldr	x1, [x19, #32]
  408934:	ldr	x8, [x20]
  408938:	add	x0, x8, x22
  40893c:	bl	401bc0 <strcmp@plt>
  408940:	cbz	w0, 40896c <sqrt@plt+0x6c8c>
  408944:	ldr	w8, [x19, #184]
  408948:	cmp	w8, #0x0
  40894c:	cset	w8, gt
  408950:	cmp	w21, #0xa
  408954:	cset	w9, eq  // eq = none
  408958:	orr	w0, w9, w8
  40895c:	ldp	x20, x19, [sp, #32]
  408960:	ldp	x22, x21, [sp, #16]
  408964:	ldp	x29, x30, [sp], #48
  408968:	ret
  40896c:	mov	w8, #0x1                   	// #1
  408970:	str	w8, [x19, #16]
  408974:	b	40895c <sqrt@plt+0x6c7c>
  408978:	stp	x29, x30, [sp, #-48]!
  40897c:	stp	x22, x21, [sp, #16]
  408980:	stp	x20, x19, [sp, #32]
  408984:	mov	x29, sp
  408988:	ldr	x8, [x0, #48]
  40898c:	mov	x19, x0
  408990:	cbz	x8, 4089a0 <sqrt@plt+0x6cc0>
  408994:	ldrb	w0, [x8]
  408998:	cbnz	w0, 408a60 <sqrt@plt+0x6d80>
  40899c:	str	xzr, [x19, #48]
  4089a0:	ldr	x8, [x19, #40]
  4089a4:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4089a8:	add	x20, x20, #0x5a8
  4089ac:	cbnz	x8, 4089c4 <sqrt@plt+0x6ce4>
  4089b0:	mov	x0, x19
  4089b4:	bl	4087d8 <sqrt@plt+0x6af8>
  4089b8:	cbz	w0, 408a78 <sqrt@plt+0x6d98>
  4089bc:	ldr	x8, [x19, #24]
  4089c0:	str	x8, [x19, #40]
  4089c4:	ldrb	w9, [x8]
  4089c8:	cbz	w9, 408a70 <sqrt@plt+0x6d90>
  4089cc:	ldrsb	w9, [x8]
  4089d0:	and	w0, w9, #0xff
  4089d4:	tbz	w9, #31, 408a48 <sqrt@plt+0x6d68>
  4089d8:	cmp	w0, #0x9f
  4089dc:	b.hi	408a48 <sqrt@plt+0x6d68>  // b.pmore
  4089e0:	add	x10, x8, #0x1
  4089e4:	str	x10, [x19, #40]
  4089e8:	ldrb	w8, [x8]
  4089ec:	ldr	w11, [x19, #184]
  4089f0:	sub	x9, x8, #0x80
  4089f4:	cmp	w9, w11
  4089f8:	mov	x8, x10
  4089fc:	b.ge	408a34 <sqrt@plt+0x6d54>  // b.tcont
  408a00:	add	x21, x19, x9, lsl #2
  408a04:	ldrsw	x22, [x21, #56]!
  408a08:	tbnz	w22, #31, 408a18 <sqrt@plt+0x6d38>
  408a0c:	ldr	w8, [x19, #200]
  408a10:	cmp	w8, w22
  408a14:	b.gt	408a24 <sqrt@plt+0x6d44>
  408a18:	mov	w0, #0x62                  	// #98
  408a1c:	mov	x1, x20
  408a20:	bl	413ed0 <sqrt@plt+0x121f0>
  408a24:	ldr	x8, [x19, #192]
  408a28:	ldrb	w9, [x8, x22]
  408a2c:	cbnz	w9, 408a50 <sqrt@plt+0x6d70>
  408a30:	ldr	x8, [x19, #40]
  408a34:	ldrsb	w9, [x8]
  408a38:	and	w0, w9, #0xff
  408a3c:	tbz	w9, #31, 408a48 <sqrt@plt+0x6d68>
  408a40:	cmp	w0, #0xa0
  408a44:	b.cc	4089e0 <sqrt@plt+0x6d00>  // b.lo, b.ul, b.last
  408a48:	cbz	w0, 4089ac <sqrt@plt+0x6ccc>
  408a4c:	b	408a60 <sqrt@plt+0x6d80>
  408a50:	ldrsw	x9, [x21]
  408a54:	add	x10, x8, x9
  408a58:	str	x10, [x19, #48]
  408a5c:	ldrb	w0, [x8, x9]
  408a60:	ldp	x20, x19, [sp, #32]
  408a64:	ldp	x22, x21, [sp, #16]
  408a68:	ldp	x29, x30, [sp], #48
  408a6c:	ret
  408a70:	mov	w0, #0xa                   	// #10
  408a74:	b	408a60 <sqrt@plt+0x6d80>
  408a78:	mov	w0, #0xffffffff            	// #-1
  408a7c:	b	408a60 <sqrt@plt+0x6d80>
  408a80:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  408a84:	add	x8, x8, #0x8
  408a88:	mov	w9, #0x1                   	// #1
  408a8c:	stp	xzr, x2, [x0, #8]
  408a90:	str	x8, [x0]
  408a94:	str	w9, [x0, #24]
  408a98:	str	x1, [x0, #32]
  408a9c:	ret
  408aa0:	ldr	x8, [x0, #32]
  408aa4:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4a6c>
  408aa8:	add	x9, x9, #0x8
  408aac:	str	x9, [x0]
  408ab0:	mov	x0, x8
  408ab4:	b	401950 <fclose@plt>
  408ab8:	stp	x29, x30, [sp, #-32]!
  408abc:	str	x19, [sp, #16]
  408ac0:	mov	x29, sp
  408ac4:	mov	x19, x0
  408ac8:	ldr	x0, [x0, #32]
  408acc:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  408ad0:	add	x8, x8, #0x8
  408ad4:	str	x8, [x19]
  408ad8:	bl	401950 <fclose@plt>
  408adc:	mov	x0, x19
  408ae0:	ldr	x19, [sp, #16]
  408ae4:	ldp	x29, x30, [sp], #32
  408ae8:	b	415588 <_ZdlPv@@Base>
  408aec:	sub	sp, sp, #0x40
  408af0:	stp	x29, x30, [sp, #16]
  408af4:	stp	x22, x21, [sp, #32]
  408af8:	stp	x20, x19, [sp, #48]
  408afc:	add	x29, sp, #0x10
  408b00:	mov	x19, x0
  408b04:	ldr	x0, [x0, #32]
  408b08:	bl	401ad0 <getc@plt>
  408b0c:	mov	w1, w0
  408b10:	tbnz	w0, #31, 408b78 <sqrt@plt+0x6e98>
  408b14:	adrp	x22, 430000 <_Znam@GLIBCXX_3.4>
  408b18:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x4a6c>
  408b1c:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x2650>
  408b20:	add	x22, x22, #0x884
  408b24:	add	x20, x20, #0x1f8
  408b28:	add	x21, x21, #0xa58
  408b2c:	ldrb	w8, [x22, w1, uxtw]
  408b30:	cbz	w8, 408b64 <sqrt@plt+0x6e84>
  408b34:	mov	x0, sp
  408b38:	bl	414210 <sqrt@plt+0x12530>
  408b3c:	mov	x1, sp
  408b40:	mov	x0, x20
  408b44:	mov	x2, x21
  408b48:	mov	x3, x21
  408b4c:	bl	414438 <sqrt@plt+0x12758>
  408b50:	ldr	x0, [x19, #32]
  408b54:	bl	401ad0 <getc@plt>
  408b58:	mov	w1, w0
  408b5c:	tbz	w0, #31, 408b2c <sqrt@plt+0x6e4c>
  408b60:	b	408b78 <sqrt@plt+0x6e98>
  408b64:	cmp	w1, #0xa
  408b68:	b.ne	408b78 <sqrt@plt+0x6e98>  // b.any
  408b6c:	ldr	w8, [x19, #24]
  408b70:	add	w8, w8, #0x1
  408b74:	str	w8, [x19, #24]
  408b78:	ldp	x20, x19, [sp, #48]
  408b7c:	ldp	x22, x21, [sp, #32]
  408b80:	ldp	x29, x30, [sp, #16]
  408b84:	mov	w0, w1
  408b88:	add	sp, sp, #0x40
  408b8c:	ret
  408b90:	sub	sp, sp, #0x50
  408b94:	stp	x29, x30, [sp, #16]
  408b98:	str	x23, [sp, #32]
  408b9c:	stp	x22, x21, [sp, #48]
  408ba0:	stp	x20, x19, [sp, #64]
  408ba4:	add	x29, sp, #0x10
  408ba8:	mov	x19, x0
  408bac:	ldr	x0, [x0, #32]
  408bb0:	bl	401ad0 <getc@plt>
  408bb4:	mov	w20, w0
  408bb8:	tbnz	w0, #31, 408c0c <sqrt@plt+0x6f2c>
  408bbc:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  408bc0:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x4a6c>
  408bc4:	adrp	x22, 433000 <stderr@@GLIBC_2.17+0x2650>
  408bc8:	add	x23, x23, #0x884
  408bcc:	add	x21, x21, #0x1f8
  408bd0:	add	x22, x22, #0xa58
  408bd4:	ldrb	w8, [x23, w20, uxtw]
  408bd8:	cbz	w8, 408c14 <sqrt@plt+0x6f34>
  408bdc:	mov	x0, sp
  408be0:	mov	w1, w20
  408be4:	bl	414210 <sqrt@plt+0x12530>
  408be8:	mov	x1, sp
  408bec:	mov	x0, x21
  408bf0:	mov	x2, x22
  408bf4:	mov	x3, x22
  408bf8:	bl	414438 <sqrt@plt+0x12758>
  408bfc:	ldr	x0, [x19, #32]
  408c00:	bl	401ad0 <getc@plt>
  408c04:	mov	w20, w0
  408c08:	tbz	w0, #31, 408bd4 <sqrt@plt+0x6ef4>
  408c0c:	cmn	w20, #0x1
  408c10:	b.eq	408c20 <sqrt@plt+0x6f40>  // b.none
  408c14:	ldr	x1, [x19, #32]
  408c18:	mov	w0, w20
  408c1c:	bl	4018f0 <ungetc@plt>
  408c20:	mov	w0, w20
  408c24:	ldp	x20, x19, [sp, #64]
  408c28:	ldp	x22, x21, [sp, #48]
  408c2c:	ldr	x23, [sp, #32]
  408c30:	ldp	x29, x30, [sp, #16]
  408c34:	add	sp, sp, #0x50
  408c38:	ret
  408c3c:	ldr	x8, [x0, #16]
  408c40:	str	x8, [x1]
  408c44:	ldr	w8, [x0, #24]
  408c48:	mov	w0, #0x1                   	// #1
  408c4c:	str	w8, [x2]
  408c50:	ret
  408c54:	sub	sp, sp, #0x60
  408c58:	stp	x29, x30, [sp, #32]
  408c5c:	stp	x24, x23, [sp, #48]
  408c60:	stp	x22, x21, [sp, #64]
  408c64:	stp	x20, x19, [sp, #80]
  408c68:	add	x29, sp, #0x20
  408c6c:	mov	x19, x2
  408c70:	mov	x20, x1
  408c74:	mov	x21, x0
  408c78:	bl	401b80 <__errno_location@plt>
  408c7c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  408c80:	mov	x22, x0
  408c84:	str	wzr, [x0]
  408c88:	add	x1, x1, #0x492
  408c8c:	mov	x0, x21
  408c90:	bl	401bb0 <fopen@plt>
  408c94:	cbz	x0, 408d00 <sqrt@plt+0x7020>
  408c98:	mov	x23, x0
  408c9c:	mov	w0, #0xd8                  	// #216
  408ca0:	bl	4154e4 <_Znwm@@Base>
  408ca4:	mov	x22, x0
  408ca8:	mov	w0, #0x28                  	// #40
  408cac:	bl	4154e4 <_Znwm@@Base>
  408cb0:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  408cb4:	mov	x24, x0
  408cb8:	add	x8, x8, #0x8
  408cbc:	mov	w9, #0x1                   	// #1
  408cc0:	stp	xzr, x21, [x0, #8]
  408cc4:	str	x8, [x0]
  408cc8:	str	w9, [x0, #24]
  408ccc:	str	x23, [x0, #32]
  408cd0:	mov	x0, x22
  408cd4:	mov	x1, x20
  408cd8:	mov	x2, x19
  408cdc:	bl	408500 <sqrt@plt+0x6820>
  408ce0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  408ce4:	ldr	x9, [x8, #3656]
  408ce8:	adrp	x10, 419000 <_ZdlPvm@@Base+0x3a6c>
  408cec:	add	x10, x10, #0xf48
  408cf0:	str	x24, [x22, #208]
  408cf4:	stp	x10, x9, [x22]
  408cf8:	str	x22, [x8, #3656]
  408cfc:	b	408d3c <sqrt@plt+0x705c>
  408d00:	add	x0, sp, #0x10
  408d04:	mov	x1, x21
  408d08:	bl	4141e8 <sqrt@plt+0x12508>
  408d0c:	ldr	w0, [x22]
  408d10:	bl	401a20 <strerror@plt>
  408d14:	mov	x1, x0
  408d18:	mov	x0, sp
  408d1c:	bl	4141e8 <sqrt@plt+0x12508>
  408d20:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  408d24:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x2650>
  408d28:	add	x0, x0, #0x55e
  408d2c:	add	x3, x3, #0xa58
  408d30:	add	x1, sp, #0x10
  408d34:	mov	x2, sp
  408d38:	bl	4056a8 <sqrt@plt+0x39c8>
  408d3c:	ldp	x20, x19, [sp, #80]
  408d40:	ldp	x22, x21, [sp, #64]
  408d44:	ldp	x24, x23, [sp, #48]
  408d48:	ldp	x29, x30, [sp, #32]
  408d4c:	add	sp, sp, #0x60
  408d50:	ret
  408d54:	mov	x19, x0
  408d58:	mov	x0, x22
  408d5c:	bl	415588 <_ZdlPv@@Base>
  408d60:	mov	x0, x19
  408d64:	bl	401c60 <_Unwind_Resume@plt>
  408d68:	stp	x29, x30, [sp, #-48]!
  408d6c:	str	x21, [sp, #16]
  408d70:	stp	x20, x19, [sp, #32]
  408d74:	mov	x29, sp
  408d78:	mov	x21, x0
  408d7c:	mov	w0, #0xd0                  	// #208
  408d80:	mov	x20, x1
  408d84:	bl	4154e4 <_Znwm@@Base>
  408d88:	mov	x19, x0
  408d8c:	mov	x1, x21
  408d90:	mov	x2, x20
  408d94:	bl	408500 <sqrt@plt+0x6820>
  408d98:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  408d9c:	ldr	x9, [x8, #3656]
  408da0:	adrp	x10, 419000 <_ZdlPvm@@Base+0x3a6c>
  408da4:	add	x10, x10, #0xf88
  408da8:	str	x19, [x8, #3656]
  408dac:	stp	x10, x9, [x19]
  408db0:	ldp	x20, x19, [sp, #32]
  408db4:	ldr	x21, [sp, #16]
  408db8:	ldp	x29, x30, [sp], #48
  408dbc:	ret
  408dc0:	mov	x20, x0
  408dc4:	mov	x0, x19
  408dc8:	bl	415588 <_ZdlPv@@Base>
  408dcc:	mov	x0, x20
  408dd0:	bl	401c60 <_Unwind_Resume@plt>
  408dd4:	stp	x29, x30, [sp, #-48]!
  408dd8:	str	x21, [sp, #16]
  408ddc:	stp	x20, x19, [sp, #32]
  408de0:	mov	x29, sp
  408de4:	mov	x20, x0
  408de8:	mov	w0, #0x18                  	// #24
  408dec:	bl	4154e4 <_Znwm@@Base>
  408df0:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  408df4:	ldr	x9, [x21, #3656]
  408df8:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  408dfc:	add	x8, x8, #0xed8
  408e00:	mov	w10, #0xa                   	// #10
  408e04:	str	w10, [x0, #16]
  408e08:	stp	x8, x9, [x0]
  408e0c:	str	x0, [x21, #3656]
  408e10:	mov	w0, #0x20                  	// #32
  408e14:	bl	4154e4 <_Znwm@@Base>
  408e18:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  408e1c:	mov	x19, x0
  408e20:	add	x8, x8, #0xe68
  408e24:	stp	x8, xzr, [x0]
  408e28:	mov	x0, x20
  408e2c:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  408e30:	ldr	x8, [x21, #3656]
  408e34:	stp	x0, x0, [x19, #16]
  408e38:	str	x19, [x21, #3656]
  408e3c:	ldr	x21, [sp, #16]
  408e40:	str	x8, [x19, #8]
  408e44:	ldp	x20, x19, [sp, #32]
  408e48:	ldp	x29, x30, [sp], #48
  408e4c:	ret
  408e50:	mov	x20, x0
  408e54:	mov	x0, x19
  408e58:	bl	415588 <_ZdlPv@@Base>
  408e5c:	mov	x0, x20
  408e60:	bl	401c60 <_Unwind_Resume@plt>
  408e64:	stp	x29, x30, [sp, #-80]!
  408e68:	stp	x26, x25, [sp, #16]
  408e6c:	stp	x24, x23, [sp, #32]
  408e70:	stp	x22, x21, [sp, #48]
  408e74:	stp	x20, x19, [sp, #64]
  408e78:	mov	x29, sp
  408e7c:	bl	405dec <sqrt@plt+0x410c>
  408e80:	cmp	w0, #0x20
  408e84:	b.ne	408e90 <sqrt@plt+0x71b0>  // b.any
  408e88:	bl	405d70 <sqrt@plt+0x4090>
  408e8c:	b	408e7c <sqrt@plt+0x719c>
  408e90:	mov	w20, w0
  408e94:	cmn	w0, #0x1
  408e98:	b.eq	408ff8 <sqrt@plt+0x7318>  // b.none
  408e9c:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x1650>
  408ea0:	and	x8, x20, #0xff
  408ea4:	add	x9, x9, #0xf54
  408ea8:	ldrb	w8, [x9, x8]
  408eac:	cbz	w8, 408ff8 <sqrt@plt+0x7318>
  408eb0:	bl	405d70 <sqrt@plt+0x4090>
  408eb4:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  408eb8:	add	x19, x19, #0xe68
  408ebc:	mov	x0, x19
  408ec0:	mov	w1, w20
  408ec4:	bl	41595c <_ZdlPvm@@Base+0x3c8>
  408ec8:	bl	405dec <sqrt@plt+0x410c>
  408ecc:	cmn	w0, #0x1
  408ed0:	b.eq	408f38 <sqrt@plt+0x7258>  // b.none
  408ed4:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x2650>
  408ed8:	adrp	x22, 430000 <_Znam@GLIBCXX_3.4>
  408edc:	mov	w20, w0
  408ee0:	add	x21, x21, #0x654
  408ee4:	add	x22, x22, #0xe70
  408ee8:	cmp	w20, #0x5f
  408eec:	b.eq	408efc <sqrt@plt+0x721c>  // b.none
  408ef0:	and	x8, x20, #0xff
  408ef4:	ldrb	w8, [x21, x8]
  408ef8:	cbz	w8, 408f38 <sqrt@plt+0x7258>
  408efc:	bl	405d70 <sqrt@plt+0x4090>
  408f00:	ldp	w8, w9, [x22]
  408f04:	cmp	w8, w9
  408f08:	b.lt	408f18 <sqrt@plt+0x7238>  // b.tstop
  408f0c:	mov	x0, x19
  408f10:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  408f14:	ldr	w8, [x19, #8]
  408f18:	ldr	x9, [x19]
  408f1c:	add	w10, w8, #0x1
  408f20:	str	w10, [x19, #8]
  408f24:	strb	w20, [x9, w8, sxtw]
  408f28:	bl	405dec <sqrt@plt+0x410c>
  408f2c:	mov	w20, w0
  408f30:	cmn	w0, #0x1
  408f34:	b.ne	408ee8 <sqrt@plt+0x7208>  // b.any
  408f38:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  408f3c:	add	x0, x0, #0xe58
  408f40:	mov	x1, x19
  408f44:	bl	415830 <_ZdlPvm@@Base+0x29c>
  408f48:	ldp	w8, w9, [x19, #8]
  408f4c:	cmp	w8, w9
  408f50:	b.lt	408f60 <sqrt@plt+0x7280>  // b.tstop
  408f54:	mov	x0, x19
  408f58:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  408f5c:	ldr	w8, [x19, #8]
  408f60:	ldr	x9, [x19]
  408f64:	add	w10, w8, #0x1
  408f68:	str	w10, [x19, #8]
  408f6c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  408f70:	strb	wzr, [x9, w8, sxtw]
  408f74:	ldr	x1, [x19]
  408f78:	add	x0, x0, #0xe38
  408f7c:	bl	4051a8 <sqrt@plt+0x34c8>
  408f80:	cbnz	x0, 409044 <sqrt@plt+0x7364>
  408f84:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  408f88:	ldr	w8, [x20, #3696]
  408f8c:	subs	w21, w8, #0x2
  408f90:	b.lt	408ff8 <sqrt@plt+0x7318>  // b.tstop
  408f94:	adrp	x23, 419000 <_ZdlPvm@@Base+0x3a6c>
  408f98:	adrp	x19, 41a000 <_ZdlPvm@@Base+0x4a6c>
  408f9c:	adrp	x22, 430000 <_Znam@GLIBCXX_3.4>
  408fa0:	add	x23, x23, #0xed8
  408fa4:	adrp	x24, 430000 <_Znam@GLIBCXX_3.4>
  408fa8:	adrp	x25, 430000 <_Znam@GLIBCXX_3.4>
  408fac:	add	x19, x19, #0x5a8
  408fb0:	cmp	x21, w8, sxtw
  408fb4:	b.lt	408fc4 <sqrt@plt+0x72e4>  // b.tstop
  408fb8:	mov	w0, #0x62                  	// #98
  408fbc:	mov	x1, x19
  408fc0:	bl	413ed0 <sqrt@plt+0x121f0>
  408fc4:	ldr	x8, [x22, #3688]
  408fc8:	mov	w0, #0x18                  	// #24
  408fcc:	ldrb	w26, [x8, x21]
  408fd0:	bl	4154e4 <_Znwm@@Base>
  408fd4:	ldr	x8, [x24, #3656]
  408fd8:	subs	x21, x21, #0x1
  408fdc:	str	w26, [x0, #16]
  408fe0:	str	x0, [x24, #3656]
  408fe4:	stp	x23, x8, [x0]
  408fe8:	str	wzr, [x25, #3664]
  408fec:	b.lt	408ff8 <sqrt@plt+0x7318>  // b.tstop
  408ff0:	ldr	w8, [x20, #3696]
  408ff4:	b	408fb0 <sqrt@plt+0x72d0>
  408ff8:	bl	407d20 <sqrt@plt+0x6040>
  408ffc:	cbz	w0, 40905c <sqrt@plt+0x737c>
  409000:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  409004:	add	x9, x9, #0xe70
  409008:	ldp	w8, w9, [x9]
  40900c:	cmp	w8, w9
  409010:	b.lt	409028 <sqrt@plt+0x7348>  // b.tstop
  409014:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  409018:	add	x19, x19, #0xe68
  40901c:	mov	x0, x19
  409020:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  409024:	ldr	w8, [x19, #8]
  409028:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  40902c:	add	x9, x9, #0xe68
  409030:	ldr	x10, [x9]
  409034:	add	w11, w8, #0x1
  409038:	str	w11, [x9, #8]
  40903c:	strb	wzr, [x10, w8, sxtw]
  409040:	ldr	x0, [x9]
  409044:	ldp	x20, x19, [sp, #64]
  409048:	ldp	x22, x21, [sp, #48]
  40904c:	ldp	x24, x23, [sp, #32]
  409050:	ldp	x26, x25, [sp, #16]
  409054:	ldp	x29, x30, [sp], #80
  409058:	b	416130 <_ZdlPvm@@Base+0xb9c>
  40905c:	ldp	x20, x19, [sp, #64]
  409060:	ldp	x22, x21, [sp, #48]
  409064:	ldp	x24, x23, [sp, #32]
  409068:	ldp	x26, x25, [sp, #16]
  40906c:	mov	x0, xzr
  409070:	ldp	x29, x30, [sp], #80
  409074:	ret
  409078:	stp	x29, x30, [sp, #-32]!
  40907c:	str	x19, [sp, #16]
  409080:	mov	x29, sp
  409084:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  409088:	ldr	w8, [x19, #2152]
  40908c:	cmn	w8, #0x1
  409090:	b.ne	4090b4 <sqrt@plt+0x73d4>  // b.any
  409094:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  409098:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  40909c:	add	x0, x0, #0xe88
  4090a0:	add	x1, x1, #0xe58
  4090a4:	bl	415830 <_ZdlPvm@@Base+0x29c>
  4090a8:	mov	w0, #0x1                   	// #1
  4090ac:	bl	406e04 <sqrt@plt+0x5124>
  4090b0:	str	w0, [x19, #2152]
  4090b4:	ldr	x19, [sp, #16]
  4090b8:	ldp	x29, x30, [sp], #32
  4090bc:	ret
  4090c0:	stp	x29, x30, [sp, #-48]!
  4090c4:	str	x21, [sp, #16]
  4090c8:	stp	x20, x19, [sp, #32]
  4090cc:	mov	x29, sp
  4090d0:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  4090d4:	ldr	w8, [x19, #3716]
  4090d8:	cbz	w8, 409124 <sqrt@plt+0x7444>
  4090dc:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  4090e0:	ldr	w9, [x9, #2152]
  4090e4:	cmn	w9, #0x1
  4090e8:	b.eq	409100 <sqrt@plt+0x7420>  // b.none
  4090ec:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4090f0:	add	x1, x1, #0x1e0
  4090f4:	mov	w0, #0x6f9                 	// #1785
  4090f8:	bl	413ed0 <sqrt@plt+0x121f0>
  4090fc:	ldr	w8, [x19, #3716]
  409100:	cmp	w8, #0x2
  409104:	b.ne	4091cc <sqrt@plt+0x74ec>  // b.any
  409108:	bl	408e64 <sqrt@plt+0x7184>
  40910c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409110:	cmp	x0, #0x0
  409114:	mov	w9, #0x107                 	// #263
  409118:	str	x0, [x8, #2576]
  40911c:	csel	w19, wzr, w9, eq  // eq = none
  409120:	b	409668 <sqrt@plt+0x7988>
  409124:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  409128:	mov	w21, #0xffffffff            	// #-1
  40912c:	ldr	w19, [x20, #2152]
  409130:	tbnz	w19, #31, 40913c <sqrt@plt+0x745c>
  409134:	str	w21, [x20, #2152]
  409138:	b	409148 <sqrt@plt+0x7468>
  40913c:	mov	w0, #0x1                   	// #1
  409140:	bl	406e04 <sqrt@plt+0x5124>
  409144:	mov	w19, w0
  409148:	cmp	w19, #0x179
  40914c:	b.le	409170 <sqrt@plt+0x7490>
  409150:	cmp	w19, #0x17b
  409154:	b.eq	409168 <sqrt@plt+0x7488>  // b.none
  409158:	cmp	w19, #0x17a
  40915c:	b.ne	409668 <sqrt@plt+0x7988>  // b.any
  409160:	bl	407f2c <sqrt@plt+0x624c>
  409164:	b	40912c <sqrt@plt+0x744c>
  409168:	bl	40804c <sqrt@plt+0x636c>
  40916c:	b	40912c <sqrt@plt+0x744c>
  409170:	cmp	w19, #0x11c
  409174:	b.le	409220 <sqrt@plt+0x7540>
  409178:	sub	w8, w19, #0x152
  40917c:	cmp	w8, #0x1a
  409180:	b.hi	409350 <sqrt@plt+0x7670>  // b.pmore
  409184:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  409188:	add	x9, x9, #0xdb2
  40918c:	adr	x10, 40919c <sqrt@plt+0x74bc>
  409190:	ldrh	w11, [x9, x8, lsl #1]
  409194:	add	x10, x10, x11, lsl #2
  409198:	br	x10
  40919c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4091a0:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  4091a4:	add	x0, x0, #0xe88
  4091a8:	add	x1, x1, #0xe58
  4091ac:	bl	415830 <_ZdlPvm@@Base+0x29c>
  4091b0:	mov	w0, #0x1                   	// #1
  4091b4:	bl	406e04 <sqrt@plt+0x5124>
  4091b8:	cmp	w0, #0x12f
  4091bc:	str	w0, [x20, #2152]
  4091c0:	b.ne	4095e0 <sqrt@plt+0x7900>  // b.any
  4091c4:	mov	w19, #0x152                 	// #338
  4091c8:	b	409668 <sqrt@plt+0x7988>
  4091cc:	bl	407d20 <sqrt@plt+0x6040>
  4091d0:	cbz	w0, 4092a4 <sqrt@plt+0x75c4>
  4091d4:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  4091d8:	add	x9, x9, #0xe70
  4091dc:	ldp	w8, w9, [x9]
  4091e0:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  4091e4:	add	x19, x19, #0xe68
  4091e8:	cmp	w8, w9
  4091ec:	b.lt	4091fc <sqrt@plt+0x751c>  // b.tstop
  4091f0:	mov	x0, x19
  4091f4:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  4091f8:	ldr	w8, [x19, #8]
  4091fc:	ldr	x9, [x19]
  409200:	add	w10, w8, #0x1
  409204:	str	w10, [x19, #8]
  409208:	strb	wzr, [x9, w8, sxtw]
  40920c:	ldr	x0, [x19]
  409210:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  409214:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409218:	mov	w19, #0x107                 	// #263
  40921c:	b	409348 <sqrt@plt+0x7668>
  409220:	sub	w8, w19, #0x102
  409224:	cmp	w8, #0x6
  409228:	b.hi	40928c <sqrt@plt+0x75ac>  // b.pmore
  40922c:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3a6c>
  409230:	add	x9, x9, #0xda4
  409234:	adr	x10, 409244 <sqrt@plt+0x7564>
  409238:	ldrh	w11, [x9, x8, lsl #1]
  40923c:	add	x10, x10, x11, lsl #2
  409240:	br	x10
  409244:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  409248:	add	x9, x9, #0xe70
  40924c:	ldp	w8, w9, [x9]
  409250:	cmp	w8, w9
  409254:	b.lt	40926c <sqrt@plt+0x758c>  // b.tstop
  409258:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  40925c:	add	x20, x20, #0xe68
  409260:	mov	x0, x20
  409264:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  409268:	ldr	w8, [x20, #8]
  40926c:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  409270:	add	x9, x9, #0xe68
  409274:	ldr	x10, [x9]
  409278:	add	w11, w8, #0x1
  40927c:	str	w11, [x9, #8]
  409280:	strb	wzr, [x10, w8, sxtw]
  409284:	ldr	x0, [x9]
  409288:	b	409340 <sqrt@plt+0x7660>
  40928c:	cmn	w19, #0x1
  409290:	b.eq	4092a4 <sqrt@plt+0x75c4>  // b.none
  409294:	cmp	w19, #0xa
  409298:	b.ne	409668 <sqrt@plt+0x7988>  // b.any
  40929c:	mov	w19, #0x3b                  	// #59
  4092a0:	b	409668 <sqrt@plt+0x7988>
  4092a4:	mov	w19, wzr
  4092a8:	b	409668 <sqrt@plt+0x7988>
  4092ac:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  4092b0:	add	x9, x9, #0xe70
  4092b4:	ldp	w8, w9, [x9]
  4092b8:	cmp	w8, w9
  4092bc:	b.lt	4092d4 <sqrt@plt+0x75f4>  // b.tstop
  4092c0:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  4092c4:	add	x20, x20, #0xe68
  4092c8:	mov	x0, x20
  4092cc:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  4092d0:	ldr	w8, [x20, #8]
  4092d4:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  4092d8:	add	x9, x9, #0xe68
  4092dc:	ldr	x10, [x9]
  4092e0:	add	w11, w8, #0x1
  4092e4:	str	w11, [x9, #8]
  4092e8:	strb	wzr, [x10, w8, sxtw]
  4092ec:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4092f0:	ldr	x20, [x8, #3656]
  4092f4:	cbz	x20, 409324 <sqrt@plt+0x7644>
  4092f8:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  4092fc:	add	x21, x21, #0xa18
  409300:	ldr	x8, [x20]
  409304:	add	x2, x21, #0x8
  409308:	mov	x0, x20
  40930c:	mov	x1, x21
  409310:	ldr	x8, [x8, #32]
  409314:	blr	x8
  409318:	cbnz	w0, 409338 <sqrt@plt+0x7658>
  40931c:	ldr	x20, [x20, #8]
  409320:	cbnz	x20, 409300 <sqrt@plt+0x7620>
  409324:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409328:	add	x8, x8, #0xa18
  40932c:	mov	w9, #0xffffffff            	// #-1
  409330:	str	xzr, [x8]
  409334:	str	w9, [x8, #8]
  409338:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40933c:	ldr	x0, [x8, #3688]
  409340:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  409344:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409348:	str	x0, [x8, #2576]
  40934c:	b	409668 <sqrt@plt+0x7988>
  409350:	cmp	w19, #0x11d
  409354:	b.eq	4095ac <sqrt@plt+0x78cc>  // b.none
  409358:	cmp	w19, #0x11e
  40935c:	b.ne	409668 <sqrt@plt+0x7988>  // b.any
  409360:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  409364:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  409368:	add	x0, x0, #0xe88
  40936c:	add	x1, x1, #0xe58
  409370:	bl	415830 <_ZdlPvm@@Base+0x29c>
  409374:	mov	w0, #0x1                   	// #1
  409378:	bl	406e04 <sqrt@plt+0x5124>
  40937c:	cmp	w0, #0x12f
  409380:	mov	w8, #0x11e                 	// #286
  409384:	mov	w9, #0x164                 	// #356
  409388:	b	4095d4 <sqrt@plt+0x78f4>
  40938c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409390:	ldr	x8, [x8, #3704]
  409394:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  409398:	mov	w19, #0x104                 	// #260
  40939c:	str	x8, [x9, #2576]
  4093a0:	b	409668 <sqrt@plt+0x7988>
  4093a4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4093a8:	ldr	w8, [x8, #3712]
  4093ac:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  4093b0:	mov	w19, #0x108                 	// #264
  4093b4:	str	w8, [x9, #2576]
  4093b8:	b	409668 <sqrt@plt+0x7988>
  4093bc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4093c0:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  4093c4:	add	x0, x0, #0xe88
  4093c8:	add	x1, x1, #0xe58
  4093cc:	bl	415830 <_ZdlPvm@@Base+0x29c>
  4093d0:	mov	w0, #0x1                   	// #1
  4093d4:	bl	406e04 <sqrt@plt+0x5124>
  4093d8:	cmp	w0, #0x12f
  4093dc:	str	w0, [x20, #2152]
  4093e0:	b.ne	4095ec <sqrt@plt+0x790c>  // b.any
  4093e4:	mov	w19, #0x153                 	// #339
  4093e8:	b	409668 <sqrt@plt+0x7988>
  4093ec:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4093f0:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  4093f4:	add	x0, x0, #0xe88
  4093f8:	add	x1, x1, #0xe58
  4093fc:	bl	415830 <_ZdlPvm@@Base+0x29c>
  409400:	mov	w0, #0x1                   	// #1
  409404:	bl	406e04 <sqrt@plt+0x5124>
  409408:	sub	w8, w0, #0x11d
  40940c:	cmp	w8, #0x2
  409410:	str	w0, [x20, #2152]
  409414:	b.cc	4095f8 <sqrt@plt+0x7918>  // b.lo, b.ul, b.last
  409418:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40941c:	add	x0, x0, #0x3fd
  409420:	b	409658 <sqrt@plt+0x7978>
  409424:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  409428:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  40942c:	add	x0, x0, #0xe88
  409430:	add	x1, x1, #0xe58
  409434:	bl	415830 <_ZdlPvm@@Base+0x29c>
  409438:	mov	w0, #0x1                   	// #1
  40943c:	bl	406e04 <sqrt@plt+0x5124>
  409440:	sub	w8, w0, #0x11d
  409444:	cmp	w8, #0x2
  409448:	str	w0, [x20, #2152]
  40944c:	b.cc	409600 <sqrt@plt+0x7920>  // b.lo, b.ul, b.last
  409450:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409454:	add	x0, x0, #0x35b
  409458:	b	409658 <sqrt@plt+0x7978>
  40945c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  409460:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  409464:	add	x0, x0, #0xe88
  409468:	add	x1, x1, #0xe58
  40946c:	bl	415830 <_ZdlPvm@@Base+0x29c>
  409470:	mov	w0, #0x1                   	// #1
  409474:	bl	406e04 <sqrt@plt+0x5124>
  409478:	cmp	w0, #0x12f
  40947c:	str	w0, [x20, #2152]
  409480:	b.ne	409608 <sqrt@plt+0x7928>  // b.any
  409484:	mov	w19, #0x166                 	// #358
  409488:	b	409668 <sqrt@plt+0x7988>
  40948c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  409490:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  409494:	add	x0, x0, #0xe88
  409498:	add	x1, x1, #0xe58
  40949c:	bl	415830 <_ZdlPvm@@Base+0x29c>
  4094a0:	mov	w0, #0x1                   	// #1
  4094a4:	bl	406e04 <sqrt@plt+0x5124>
  4094a8:	cmp	w0, #0x12f
  4094ac:	str	w0, [x20, #2152]
  4094b0:	b.ne	409614 <sqrt@plt+0x7934>  // b.any
  4094b4:	mov	w19, #0x167                 	// #359
  4094b8:	b	409668 <sqrt@plt+0x7988>
  4094bc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4094c0:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  4094c4:	add	x0, x0, #0xe88
  4094c8:	add	x1, x1, #0xe58
  4094cc:	bl	415830 <_ZdlPvm@@Base+0x29c>
  4094d0:	mov	w0, #0x1                   	// #1
  4094d4:	bl	406e04 <sqrt@plt+0x5124>
  4094d8:	cmp	w0, #0x12f
  4094dc:	str	w0, [x20, #2152]
  4094e0:	b.ne	409620 <sqrt@plt+0x7940>  // b.any
  4094e4:	mov	w19, #0x168                 	// #360
  4094e8:	b	409668 <sqrt@plt+0x7988>
  4094ec:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4094f0:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  4094f4:	add	x0, x0, #0xe88
  4094f8:	add	x1, x1, #0xe58
  4094fc:	bl	415830 <_ZdlPvm@@Base+0x29c>
  409500:	mov	w0, #0x1                   	// #1
  409504:	bl	406e04 <sqrt@plt+0x5124>
  409508:	cmp	w0, #0x12f
  40950c:	str	w0, [x20, #2152]
  409510:	b.ne	40962c <sqrt@plt+0x794c>  // b.any
  409514:	mov	w19, #0x169                 	// #361
  409518:	b	409668 <sqrt@plt+0x7988>
  40951c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  409520:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  409524:	add	x0, x0, #0xe88
  409528:	add	x1, x1, #0xe58
  40952c:	bl	415830 <_ZdlPvm@@Base+0x29c>
  409530:	mov	w0, #0x1                   	// #1
  409534:	bl	406e04 <sqrt@plt+0x5124>
  409538:	cmp	w0, #0x12f
  40953c:	str	w0, [x20, #2152]
  409540:	b.ne	409638 <sqrt@plt+0x7958>  // b.any
  409544:	mov	w19, #0x16a                 	// #362
  409548:	b	409668 <sqrt@plt+0x7988>
  40954c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  409550:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  409554:	add	x0, x0, #0xe88
  409558:	add	x1, x1, #0xe58
  40955c:	bl	415830 <_ZdlPvm@@Base+0x29c>
  409560:	mov	w0, #0x1                   	// #1
  409564:	bl	406e04 <sqrt@plt+0x5124>
  409568:	cmp	w0, #0x12f
  40956c:	str	w0, [x20, #2152]
  409570:	b.ne	409644 <sqrt@plt+0x7964>  // b.any
  409574:	mov	w19, #0x16b                 	// #363
  409578:	b	409668 <sqrt@plt+0x7988>
  40957c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  409580:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  409584:	add	x0, x0, #0xe88
  409588:	add	x1, x1, #0xe58
  40958c:	bl	415830 <_ZdlPvm@@Base+0x29c>
  409590:	mov	w0, #0x1                   	// #1
  409594:	bl	406e04 <sqrt@plt+0x5124>
  409598:	cmp	w0, #0x12f
  40959c:	str	w0, [x20, #2152]
  4095a0:	b.ne	409650 <sqrt@plt+0x7970>  // b.any
  4095a4:	mov	w19, #0x16c                 	// #364
  4095a8:	b	409668 <sqrt@plt+0x7988>
  4095ac:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4095b0:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  4095b4:	add	x0, x0, #0xe88
  4095b8:	add	x1, x1, #0xe58
  4095bc:	bl	415830 <_ZdlPvm@@Base+0x29c>
  4095c0:	mov	w0, #0x1                   	// #1
  4095c4:	bl	406e04 <sqrt@plt+0x5124>
  4095c8:	cmp	w0, #0x12f
  4095cc:	mov	w8, #0x11d                 	// #285
  4095d0:	mov	w9, #0x165                 	// #357
  4095d4:	str	w0, [x20, #2152]
  4095d8:	csel	w19, w9, w8, eq  // eq = none
  4095dc:	b	409668 <sqrt@plt+0x7988>
  4095e0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4095e4:	add	x0, x0, #0x475
  4095e8:	b	409658 <sqrt@plt+0x7978>
  4095ec:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4095f0:	add	x0, x0, #0x495
  4095f4:	b	409658 <sqrt@plt+0x7978>
  4095f8:	mov	w19, #0x154                 	// #340
  4095fc:	b	409668 <sqrt@plt+0x7988>
  409600:	mov	w19, #0x155                 	// #341
  409604:	b	409668 <sqrt@plt+0x7988>
  409608:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40960c:	add	x0, x0, #0x369
  409610:	b	409658 <sqrt@plt+0x7978>
  409614:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409618:	add	x0, x0, #0x3ba
  40961c:	b	409658 <sqrt@plt+0x7978>
  409620:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409624:	add	x0, x0, #0x30e
  409628:	b	409658 <sqrt@plt+0x7978>
  40962c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409630:	add	x0, x0, #0x407
  409634:	b	409658 <sqrt@plt+0x7978>
  409638:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40963c:	add	x0, x0, #0x436
  409640:	b	409658 <sqrt@plt+0x7978>
  409644:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409648:	add	x0, x0, #0x44c
  40964c:	b	409658 <sqrt@plt+0x7978>
  409650:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409654:	add	x0, x0, #0x46b
  409658:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  40965c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409660:	str	x0, [x8, #2576]
  409664:	mov	w19, #0x103                 	// #259
  409668:	mov	w0, w19
  40966c:	ldp	x20, x19, [sp, #32]
  409670:	ldr	x21, [sp, #16]
  409674:	ldp	x29, x30, [sp], #48
  409678:	ret
  40967c:	sub	sp, sp, #0x60
  409680:	stp	x29, x30, [sp, #48]
  409684:	stp	x22, x21, [sp, #64]
  409688:	stp	x20, x19, [sp, #80]
  40968c:	add	x29, sp, #0x30
  409690:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409694:	ldr	w8, [x8, #2152]
  409698:	mov	x19, x0
  40969c:	cmn	w8, #0x1
  4096a0:	b.eq	4096c8 <sqrt@plt+0x79e8>  // b.none
  4096a4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4096a8:	ldr	w8, [x8, #3728]
  4096ac:	cmp	w8, #0x1
  4096b0:	b.lt	409714 <sqrt@plt+0x7a34>  // b.tstop
  4096b4:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  4096b8:	ldr	w9, [x9, #3732]
  4096bc:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  4096c0:	add	x20, x20, #0xe88
  4096c4:	b	4096e8 <sqrt@plt+0x7a08>
  4096c8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4096cc:	ldr	w8, [x8, #3680]
  4096d0:	cmp	w8, #0x1
  4096d4:	b.lt	409714 <sqrt@plt+0x7a34>  // b.tstop
  4096d8:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  4096dc:	ldr	w9, [x9, #3684]
  4096e0:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  4096e4:	add	x20, x20, #0xe58
  4096e8:	cmp	w8, w9
  4096ec:	b.lt	4096fc <sqrt@plt+0x7a1c>  // b.tstop
  4096f0:	mov	x0, x20
  4096f4:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  4096f8:	ldr	w8, [x20, #8]
  4096fc:	ldr	x9, [x20]
  409700:	add	w10, w8, #0x1
  409704:	str	w10, [x20, #8]
  409708:	strb	wzr, [x9, w8, sxtw]
  40970c:	ldr	x20, [x20]
  409710:	b	409718 <sqrt@plt+0x7a38>
  409714:	mov	x20, xzr
  409718:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40971c:	ldr	x21, [x8, #3656]
  409720:	cbz	x21, 409748 <sqrt@plt+0x7a68>
  409724:	ldr	x8, [x21]
  409728:	sub	x1, x29, #0x8
  40972c:	sub	x2, x29, #0xc
  409730:	mov	x0, x21
  409734:	ldr	x8, [x8, #32]
  409738:	blr	x8
  40973c:	cbnz	w0, 409794 <sqrt@plt+0x7ab4>
  409740:	ldr	x21, [x21, #8]
  409744:	cbnz	x21, 409724 <sqrt@plt+0x7a44>
  409748:	cbz	x20, 4097f0 <sqrt@plt+0x7b10>
  40974c:	ldrb	w8, [x20]
  409750:	cmp	w8, #0xa
  409754:	b.ne	409760 <sqrt@plt+0x7a80>  // b.any
  409758:	ldrb	w8, [x20, #1]
  40975c:	cbz	w8, 409828 <sqrt@plt+0x7b48>
  409760:	add	x0, sp, #0x10
  409764:	mov	x1, x19
  409768:	bl	4141e8 <sqrt@plt+0x12508>
  40976c:	mov	x0, sp
  409770:	mov	x1, x20
  409774:	bl	4141e8 <sqrt@plt+0x12508>
  409778:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40977c:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x2650>
  409780:	add	x0, x0, #0x584
  409784:	add	x3, x3, #0xa58
  409788:	add	x1, sp, #0x10
  40978c:	mov	x2, sp
  409790:	b	40984c <sqrt@plt+0x7b6c>
  409794:	cbz	x20, 409808 <sqrt@plt+0x7b28>
  409798:	ldrb	w8, [x20]
  40979c:	cmp	w8, #0xa
  4097a0:	b.ne	4097ac <sqrt@plt+0x7acc>  // b.any
  4097a4:	ldrb	w8, [x20, #1]
  4097a8:	cbz	w8, 409854 <sqrt@plt+0x7b74>
  4097ac:	ldur	x21, [x29, #-8]
  4097b0:	ldur	w22, [x29, #-12]
  4097b4:	add	x0, sp, #0x10
  4097b8:	mov	x1, x19
  4097bc:	bl	4141e8 <sqrt@plt+0x12508>
  4097c0:	mov	x0, sp
  4097c4:	mov	x1, x20
  4097c8:	bl	4141e8 <sqrt@plt+0x12508>
  4097cc:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4097d0:	adrp	x5, 433000 <stderr@@GLIBC_2.17+0x2650>
  4097d4:	add	x2, x2, #0x584
  4097d8:	add	x5, x5, #0xa58
  4097dc:	add	x3, sp, #0x10
  4097e0:	mov	x4, sp
  4097e4:	mov	x0, x21
  4097e8:	mov	w1, w22
  4097ec:	b	409888 <sqrt@plt+0x7ba8>
  4097f0:	add	x0, sp, #0x10
  4097f4:	mov	x1, x19
  4097f8:	bl	4141e8 <sqrt@plt+0x12508>
  4097fc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409800:	add	x0, x0, #0x593
  409804:	b	40983c <sqrt@plt+0x7b5c>
  409808:	ldur	x20, [x29, #-8]
  40980c:	ldur	w21, [x29, #-12]
  409810:	add	x0, sp, #0x10
  409814:	mov	x1, x19
  409818:	bl	4141e8 <sqrt@plt+0x12508>
  40981c:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409820:	add	x2, x2, #0x593
  409824:	b	409870 <sqrt@plt+0x7b90>
  409828:	add	x0, sp, #0x10
  40982c:	mov	x1, x19
  409830:	bl	4141e8 <sqrt@plt+0x12508>
  409834:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409838:	add	x0, x0, #0x572
  40983c:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2650>
  409840:	add	x2, x2, #0xa58
  409844:	add	x1, sp, #0x10
  409848:	mov	x3, x2
  40984c:	bl	414438 <sqrt@plt+0x12758>
  409850:	b	40988c <sqrt@plt+0x7bac>
  409854:	ldur	x20, [x29, #-8]
  409858:	ldur	w21, [x29, #-12]
  40985c:	add	x0, sp, #0x10
  409860:	mov	x1, x19
  409864:	bl	4141e8 <sqrt@plt+0x12508>
  409868:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40986c:	add	x2, x2, #0x572
  409870:	adrp	x4, 433000 <stderr@@GLIBC_2.17+0x2650>
  409874:	add	x4, x4, #0xa58
  409878:	add	x3, sp, #0x10
  40987c:	mov	x0, x20
  409880:	mov	w1, w21
  409884:	mov	x5, x4
  409888:	bl	4144d4 <sqrt@plt+0x127f4>
  40988c:	ldp	x20, x19, [sp, #80]
  409890:	ldp	x22, x21, [sp, #64]
  409894:	ldp	x29, x30, [sp, #48]
  409898:	add	sp, sp, #0x60
  40989c:	ret
  4098a0:	ret
  4098a4:	stp	x29, x30, [sp, #-32]!
  4098a8:	str	x19, [sp, #16]
  4098ac:	mov	x19, x0
  4098b0:	ldr	x0, [x0, #24]
  4098b4:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3a6c>
  4098b8:	add	x8, x8, #0xfc8
  4098bc:	mov	x29, sp
  4098c0:	str	x8, [x19]
  4098c4:	cbz	x0, 4098cc <sqrt@plt+0x7bec>
  4098c8:	bl	401b70 <_ZdaPv@plt>
  4098cc:	ldr	x0, [x19, #32]
  4098d0:	cbz	x0, 4098d8 <sqrt@plt+0x7bf8>
  4098d4:	bl	401b70 <_ZdaPv@plt>
  4098d8:	add	x0, x19, #0xc0
  4098dc:	ldr	x19, [sp, #16]
  4098e0:	ldp	x29, x30, [sp], #32
  4098e4:	b	415820 <_ZdlPvm@@Base+0x28c>
  4098e8:	b	415588 <_ZdlPv@@Base>
  4098ec:	stp	x29, x30, [sp, #-32]!
  4098f0:	str	x19, [sp, #16]
  4098f4:	mov	x29, sp
  4098f8:	mov	x19, x0
  4098fc:	bl	4098a4 <sqrt@plt+0x7bc4>
  409900:	mov	x0, x19
  409904:	ldr	x19, [sp, #16]
  409908:	ldp	x29, x30, [sp], #32
  40990c:	b	415588 <_ZdlPv@@Base>
  409910:	stp	x29, x30, [sp, #-32]!
  409914:	stp	x20, x19, [sp, #16]
  409918:	mov	x29, sp
  40991c:	mov	x19, x1
  409920:	mov	x20, x0
  409924:	bl	405378 <sqrt@plt+0x3698>
  409928:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40992c:	ldr	d0, [x9, #1480]
  409930:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409934:	add	x8, x8, #0x610
  409938:	movi	v1.2d, #0xffffffffffffffff
  40993c:	str	x19, [x20, #16]
  409940:	str	x8, [x20]
  409944:	stp	d0, d1, [x20, #24]
  409948:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2650>
  40994c:	ldr	w8, [x8, #2780]
  409950:	mov	w10, #0xffffffff            	// #-1
  409954:	stp	w10, w8, [x20, #40]
  409958:	ldp	x20, x19, [sp, #16]
  40995c:	ldp	x29, x30, [sp], #32
  409960:	ret
  409964:	sub	sp, sp, #0x40
  409968:	stp	x29, x30, [sp, #16]
  40996c:	stp	x22, x21, [sp, #32]
  409970:	stp	x20, x19, [sp, #48]
  409974:	add	x29, sp, #0x10
  409978:	ldr	w8, [x0, #28]
  40997c:	cbz	w8, 409988 <sqrt@plt+0x7ca8>
  409980:	mov	w1, #0xffffffff            	// #-1
  409984:	b	409c18 <sqrt@plt+0x7f38>
  409988:	ldr	w1, [x0, #40]
  40998c:	mov	x19, x0
  409990:	cmn	w1, #0x1
  409994:	b.eq	4099a4 <sqrt@plt+0x7cc4>  // b.none
  409998:	mov	w8, #0xffffffff            	// #-1
  40999c:	str	w8, [x19, #40]
  4099a0:	b	409c18 <sqrt@plt+0x7f38>
  4099a4:	ldr	w1, [x19, #36]
  4099a8:	cmn	w1, #0x1
  4099ac:	b.eq	4099bc <sqrt@plt+0x7cdc>  // b.none
  4099b0:	mov	w8, #0xffffffff            	// #-1
  4099b4:	str	w8, [x19, #36]
  4099b8:	b	409c18 <sqrt@plt+0x7f38>
  4099bc:	ldr	w1, [x19, #32]
  4099c0:	cmn	w1, #0x1
  4099c4:	b.eq	4099d4 <sqrt@plt+0x7cf4>  // b.none
  4099c8:	mov	w8, #0xffffffff            	// #-1
  4099cc:	str	w8, [x19, #32]
  4099d0:	b	409c18 <sqrt@plt+0x7f38>
  4099d4:	ldr	x0, [x19, #16]
  4099d8:	bl	401ad0 <getc@plt>
  4099dc:	mov	w1, w0
  4099e0:	tbnz	w0, #31, 409a34 <sqrt@plt+0x7d54>
  4099e4:	adrp	x22, 430000 <_Znam@GLIBCXX_3.4>
  4099e8:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x4a6c>
  4099ec:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x2650>
  4099f0:	add	x22, x22, #0x884
  4099f4:	add	x20, x20, #0x1f8
  4099f8:	add	x21, x21, #0xa58
  4099fc:	ldrb	w8, [x22, w1, uxtw]
  409a00:	cbz	w8, 409a94 <sqrt@plt+0x7db4>
  409a04:	mov	x0, sp
  409a08:	bl	414210 <sqrt@plt+0x12530>
  409a0c:	mov	x1, sp
  409a10:	mov	x0, x20
  409a14:	mov	x2, x21
  409a18:	mov	x3, x21
  409a1c:	bl	414438 <sqrt@plt+0x12758>
  409a20:	ldr	x0, [x19, #16]
  409a24:	bl	401ad0 <getc@plt>
  409a28:	mov	w1, w0
  409a2c:	str	wzr, [x19, #24]
  409a30:	tbz	w0, #31, 4099fc <sqrt@plt+0x7d1c>
  409a34:	cmn	w1, #0x1
  409a38:	str	wzr, [x19, #24]
  409a3c:	b.ne	409c18 <sqrt@plt+0x7f38>  // b.any
  409a40:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x2650>
  409a44:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409a48:	add	x20, x20, #0xa58
  409a4c:	mov	w8, #0x1                   	// #1
  409a50:	add	x0, x0, #0x6cb
  409a54:	mov	x1, x20
  409a58:	mov	x2, x20
  409a5c:	mov	x3, x20
  409a60:	str	w8, [x19, #28]
  409a64:	bl	414438 <sqrt@plt+0x12758>
  409a68:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2650>
  409a6c:	ldr	w9, [x19, #44]
  409a70:	ldr	x0, [x8, #2664]
  409a74:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409a78:	add	x2, x2, #0x6e9
  409a7c:	sub	w1, w9, #0x1
  409a80:	mov	x3, x20
  409a84:	mov	x4, x20
  409a88:	mov	x5, x20
  409a8c:	bl	4144d4 <sqrt@plt+0x127f4>
  409a90:	b	409980 <sqrt@plt+0x7ca0>
  409a94:	cmp	w1, #0x2e
  409a98:	b.ne	409b40 <sqrt@plt+0x7e60>  // b.any
  409a9c:	ldr	w8, [x19, #24]
  409aa0:	cbz	w8, 409b40 <sqrt@plt+0x7e60>
  409aa4:	ldr	x0, [x19, #16]
  409aa8:	bl	401ad0 <getc@plt>
  409aac:	cmn	w0, #0x1
  409ab0:	b.eq	409c14 <sqrt@plt+0x7f34>  // b.none
  409ab4:	cmp	w0, #0x50
  409ab8:	b.ne	409b6c <sqrt@plt+0x7e8c>  // b.any
  409abc:	ldr	x0, [x19, #16]
  409ac0:	bl	401ad0 <getc@plt>
  409ac4:	sub	w8, w0, #0x45
  409ac8:	mov	w20, w0
  409acc:	cmp	w8, #0x1
  409ad0:	b.hi	409b78 <sqrt@plt+0x7e98>  // b.pmore
  409ad4:	ldr	x0, [x19, #16]
  409ad8:	bl	401ad0 <getc@plt>
  409adc:	mov	w21, w0
  409ae0:	cmn	w0, #0x1
  409ae4:	b.eq	409af4 <sqrt@plt+0x7e14>  // b.none
  409ae8:	ldr	x1, [x19, #16]
  409aec:	mov	w0, w21
  409af0:	bl	4018f0 <ungetc@plt>
  409af4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409af8:	ldr	w8, [x8, #3768]
  409afc:	cbnz	w8, 409b24 <sqrt@plt+0x7e44>
  409b00:	add	w8, w21, #0x1
  409b04:	cmp	w8, #0x21
  409b08:	b.hi	409c30 <sqrt@plt+0x7f50>  // b.pmore
  409b0c:	mov	w9, #0x1                   	// #1
  409b10:	lsl	x8, x9, x8
  409b14:	mov	x9, #0x801                 	// #2049
  409b18:	movk	x9, #0x2, lsl #32
  409b1c:	tst	x8, x9
  409b20:	b.eq	409c30 <sqrt@plt+0x7f50>  // b.none
  409b24:	cmp	w20, #0x46
  409b28:	mov	w8, #0x1                   	// #1
  409b2c:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  409b30:	cset	w10, eq  // eq = none
  409b34:	str	w8, [x19, #28]
  409b38:	str	w10, [x9, #3760]
  409b3c:	b	409980 <sqrt@plt+0x7ca0>
  409b40:	cmp	w1, #0xa
  409b44:	b.ne	409b64 <sqrt@plt+0x7e84>  // b.any
  409b48:	mov	w8, #0x1                   	// #1
  409b4c:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2650>
  409b50:	str	w8, [x19, #24]
  409b54:	ldr	w8, [x9, #2780]
  409b58:	add	w8, w8, #0x1
  409b5c:	str	w8, [x9, #2780]
  409b60:	b	409c18 <sqrt@plt+0x7f38>
  409b64:	str	wzr, [x19, #24]
  409b68:	b	409c18 <sqrt@plt+0x7f38>
  409b6c:	ldr	x1, [x19, #16]
  409b70:	bl	4018f0 <ungetc@plt>
  409b74:	b	409c14 <sqrt@plt+0x7f34>
  409b78:	cmn	w20, #0x1
  409b7c:	b.eq	409c0c <sqrt@plt+0x7f2c>  // b.none
  409b80:	cmp	w20, #0x53
  409b84:	b.ne	409c00 <sqrt@plt+0x7f20>  // b.any
  409b88:	ldr	x0, [x19, #16]
  409b8c:	bl	401ad0 <getc@plt>
  409b90:	mov	w20, w0
  409b94:	cmn	w0, #0x1
  409b98:	b.eq	409ba8 <sqrt@plt+0x7ec8>  // b.none
  409b9c:	ldr	x1, [x19, #16]
  409ba0:	mov	w0, w20
  409ba4:	bl	4018f0 <ungetc@plt>
  409ba8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409bac:	ldr	w8, [x8, #3768]
  409bb0:	cbnz	w8, 409bd8 <sqrt@plt+0x7ef8>
  409bb4:	add	w8, w20, #0x1
  409bb8:	cmp	w8, #0x21
  409bbc:	b.hi	409c3c <sqrt@plt+0x7f5c>  // b.pmore
  409bc0:	mov	w9, #0x1                   	// #1
  409bc4:	lsl	x8, x9, x8
  409bc8:	mov	x9, #0x801                 	// #2049
  409bcc:	movk	x9, #0x2, lsl #32
  409bd0:	tst	x8, x9
  409bd4:	b.eq	409c3c <sqrt@plt+0x7f5c>  // b.none
  409bd8:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  409bdc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409be0:	add	x1, x1, #0xa58
  409be4:	add	x0, x0, #0x6c0
  409be8:	mov	x2, x1
  409bec:	mov	x3, x1
  409bf0:	bl	414438 <sqrt@plt+0x12758>
  409bf4:	mov	w8, #0x1                   	// #1
  409bf8:	str	w8, [x19, #28]
  409bfc:	b	409980 <sqrt@plt+0x7ca0>
  409c00:	ldr	x1, [x19, #16]
  409c04:	mov	w0, w20
  409c08:	bl	4018f0 <ungetc@plt>
  409c0c:	mov	w8, #0x50                  	// #80
  409c10:	str	w8, [x19, #32]
  409c14:	mov	w1, #0x2e                  	// #46
  409c18:	ldp	x20, x19, [sp, #48]
  409c1c:	ldp	x22, x21, [sp, #32]
  409c20:	ldp	x29, x30, [sp, #16]
  409c24:	mov	w0, w1
  409c28:	add	sp, sp, #0x40
  409c2c:	ret
  409c30:	mov	w8, #0x50                  	// #80
  409c34:	stp	w20, w8, [x19, #32]
  409c38:	b	409c14 <sqrt@plt+0x7f34>
  409c3c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409c40:	ldr	d0, [x8, #1488]
  409c44:	str	d0, [x19, #32]
  409c48:	b	409c14 <sqrt@plt+0x7f34>
  409c4c:	sub	sp, sp, #0x50
  409c50:	stp	x29, x30, [sp, #16]
  409c54:	str	x23, [sp, #32]
  409c58:	stp	x22, x21, [sp, #48]
  409c5c:	stp	x20, x19, [sp, #64]
  409c60:	add	x29, sp, #0x10
  409c64:	ldr	w8, [x0, #28]
  409c68:	cbz	w8, 409c74 <sqrt@plt+0x7f94>
  409c6c:	mov	w20, #0xffffffff            	// #-1
  409c70:	b	409de8 <sqrt@plt+0x8108>
  409c74:	ldr	w20, [x0, #40]
  409c78:	mov	x19, x0
  409c7c:	cmn	w20, #0x1
  409c80:	b.ne	409de8 <sqrt@plt+0x8108>  // b.any
  409c84:	ldr	w20, [x19, #36]
  409c88:	cmn	w20, #0x1
  409c8c:	b.ne	409de8 <sqrt@plt+0x8108>  // b.any
  409c90:	ldr	w20, [x19, #32]
  409c94:	cmn	w20, #0x1
  409c98:	b.ne	409de8 <sqrt@plt+0x8108>  // b.any
  409c9c:	ldr	x0, [x19, #16]
  409ca0:	bl	401ad0 <getc@plt>
  409ca4:	mov	w20, w0
  409ca8:	tbnz	w0, #31, 409d00 <sqrt@plt+0x8020>
  409cac:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  409cb0:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409cb4:	adrp	x22, 433000 <stderr@@GLIBC_2.17+0x2650>
  409cb8:	add	x23, x23, #0x884
  409cbc:	add	x21, x21, #0x1f8
  409cc0:	add	x22, x22, #0xa58
  409cc4:	ldrb	w8, [x23, w20, uxtw]
  409cc8:	cbz	w8, 409d18 <sqrt@plt+0x8038>
  409ccc:	mov	x0, sp
  409cd0:	mov	w1, w20
  409cd4:	bl	414210 <sqrt@plt+0x12530>
  409cd8:	mov	x1, sp
  409cdc:	mov	x0, x21
  409ce0:	mov	x2, x22
  409ce4:	mov	x3, x22
  409ce8:	bl	414438 <sqrt@plt+0x12758>
  409cec:	ldr	x0, [x19, #16]
  409cf0:	bl	401ad0 <getc@plt>
  409cf4:	mov	w20, w0
  409cf8:	str	wzr, [x19, #24]
  409cfc:	tbz	w0, #31, 409cc4 <sqrt@plt+0x7fe4>
  409d00:	cmn	w20, #0x1
  409d04:	b.eq	409de8 <sqrt@plt+0x8108>  // b.none
  409d08:	ldr	x1, [x19, #16]
  409d0c:	mov	w0, w20
  409d10:	bl	4018f0 <ungetc@plt>
  409d14:	b	409de8 <sqrt@plt+0x8108>
  409d18:	ldr	x1, [x19, #16]
  409d1c:	cmp	w20, #0x2e
  409d20:	b.ne	409dc8 <sqrt@plt+0x80e8>  // b.any
  409d24:	ldr	w8, [x19, #24]
  409d28:	cbz	w8, 409dc8 <sqrt@plt+0x80e8>
  409d2c:	mov	x0, x1
  409d30:	bl	401ad0 <getc@plt>
  409d34:	cmn	w0, #0x1
  409d38:	b.eq	409de0 <sqrt@plt+0x8100>  // b.none
  409d3c:	cmp	w0, #0x50
  409d40:	b.ne	409dd8 <sqrt@plt+0x80f8>  // b.any
  409d44:	ldr	x0, [x19, #16]
  409d48:	bl	401ad0 <getc@plt>
  409d4c:	sub	w8, w0, #0x45
  409d50:	mov	w20, w0
  409d54:	cmp	w8, #0x1
  409d58:	b.hi	409e04 <sqrt@plt+0x8124>  // b.pmore
  409d5c:	ldr	x0, [x19, #16]
  409d60:	bl	401ad0 <getc@plt>
  409d64:	mov	w21, w0
  409d68:	cmn	w0, #0x1
  409d6c:	b.eq	409d7c <sqrt@plt+0x809c>  // b.none
  409d70:	ldr	x1, [x19, #16]
  409d74:	mov	w0, w21
  409d78:	bl	4018f0 <ungetc@plt>
  409d7c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409d80:	ldr	w8, [x8, #3768]
  409d84:	cbnz	w8, 409dac <sqrt@plt+0x80cc>
  409d88:	add	w8, w21, #0x1
  409d8c:	cmp	w8, #0x21
  409d90:	b.hi	409eac <sqrt@plt+0x81cc>  // b.pmore
  409d94:	mov	w9, #0x1                   	// #1
  409d98:	lsl	x8, x9, x8
  409d9c:	mov	x9, #0x801                 	// #2049
  409da0:	movk	x9, #0x2, lsl #32
  409da4:	tst	x8, x9
  409da8:	b.eq	409eac <sqrt@plt+0x81cc>  // b.none
  409dac:	cmp	w20, #0x46
  409db0:	mov	w8, #0x1                   	// #1
  409db4:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  409db8:	cset	w10, eq  // eq = none
  409dbc:	str	w8, [x19, #28]
  409dc0:	str	w10, [x9, #3760]
  409dc4:	b	409c6c <sqrt@plt+0x7f8c>
  409dc8:	mov	w0, w20
  409dcc:	bl	4018f0 <ungetc@plt>
  409dd0:	cmp	w20, #0xa
  409dd4:	b	409de8 <sqrt@plt+0x8108>
  409dd8:	ldr	x1, [x19, #16]
  409ddc:	bl	4018f0 <ungetc@plt>
  409de0:	mov	w20, #0x2e                  	// #46
  409de4:	str	w20, [x19, #32]
  409de8:	mov	w0, w20
  409dec:	ldp	x20, x19, [sp, #64]
  409df0:	ldp	x22, x21, [sp, #48]
  409df4:	ldr	x23, [sp, #32]
  409df8:	ldp	x29, x30, [sp, #16]
  409dfc:	add	sp, sp, #0x50
  409e00:	ret
  409e04:	cmn	w20, #0x1
  409e08:	b.eq	409e98 <sqrt@plt+0x81b8>  // b.none
  409e0c:	cmp	w20, #0x53
  409e10:	b.ne	409e8c <sqrt@plt+0x81ac>  // b.any
  409e14:	ldr	x0, [x19, #16]
  409e18:	bl	401ad0 <getc@plt>
  409e1c:	mov	w20, w0
  409e20:	cmn	w0, #0x1
  409e24:	b.eq	409e34 <sqrt@plt+0x8154>  // b.none
  409e28:	ldr	x1, [x19, #16]
  409e2c:	mov	w0, w20
  409e30:	bl	4018f0 <ungetc@plt>
  409e34:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409e38:	ldr	w8, [x8, #3768]
  409e3c:	cbnz	w8, 409e64 <sqrt@plt+0x8184>
  409e40:	add	w8, w20, #0x1
  409e44:	cmp	w8, #0x21
  409e48:	b.hi	409ec4 <sqrt@plt+0x81e4>  // b.pmore
  409e4c:	mov	w9, #0x1                   	// #1
  409e50:	lsl	x8, x9, x8
  409e54:	mov	x9, #0x801                 	// #2049
  409e58:	movk	x9, #0x2, lsl #32
  409e5c:	tst	x8, x9
  409e60:	b.eq	409ec4 <sqrt@plt+0x81e4>  // b.none
  409e64:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  409e68:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409e6c:	add	x1, x1, #0xa58
  409e70:	add	x0, x0, #0x6c0
  409e74:	mov	x2, x1
  409e78:	mov	x3, x1
  409e7c:	bl	414438 <sqrt@plt+0x12758>
  409e80:	mov	w8, #0x1                   	// #1
  409e84:	str	w8, [x19, #28]
  409e88:	b	409c6c <sqrt@plt+0x7f8c>
  409e8c:	ldr	x1, [x19, #16]
  409e90:	mov	w0, w20
  409e94:	bl	4018f0 <ungetc@plt>
  409e98:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409e9c:	ldr	d0, [x8, #1496]
  409ea0:	mov	w20, #0x2e                  	// #46
  409ea4:	str	d0, [x19, #32]
  409ea8:	b	409de8 <sqrt@plt+0x8108>
  409eac:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409eb0:	ldr	d0, [x8, #1496]
  409eb4:	str	w20, [x19, #32]
  409eb8:	mov	w20, #0x2e                  	// #46
  409ebc:	stur	d0, [x19, #36]
  409ec0:	b	409de8 <sqrt@plt+0x8108>
  409ec4:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409ec8:	ldr	d0, [x8, #1488]
  409ecc:	mov	w20, #0x2e                  	// #46
  409ed0:	str	w20, [x19, #40]
  409ed4:	b	409ea4 <sqrt@plt+0x81c4>
  409ed8:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2650>
  409edc:	ldr	x8, [x8, #2664]
  409ee0:	mov	w0, #0x1                   	// #1
  409ee4:	str	x8, [x1]
  409ee8:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2650>
  409eec:	ldr	w8, [x8, #2780]
  409ef0:	str	w8, [x2]
  409ef4:	ret
  409ef8:	sub	sp, sp, #0x60
  409efc:	stp	x29, x30, [sp, #32]
  409f00:	str	x23, [sp, #48]
  409f04:	stp	x22, x21, [sp, #64]
  409f08:	stp	x20, x19, [sp, #80]
  409f0c:	add	x29, sp, #0x20
  409f10:	mov	x19, x0
  409f14:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  409f18:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409f1c:	add	x0, x0, #0x6f6
  409f20:	str	wzr, [x8, #3760]
  409f24:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  409f28:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409f2c:	str	x0, [x8, #3752]
  409f30:	mov	x0, x19
  409f34:	bl	401ad0 <getc@plt>
  409f38:	cmp	w0, #0x20
  409f3c:	b.eq	409f30 <sqrt@plt+0x8250>  // b.none
  409f40:	mov	w20, w0
  409f44:	cmp	w0, #0x3c
  409f48:	b.ne	40a040 <sqrt@plt+0x8360>  // b.any
  409f4c:	add	x0, sp, #0x10
  409f50:	bl	415680 <_ZdlPvm@@Base+0xec>
  409f54:	mov	x0, x19
  409f58:	bl	401ad0 <getc@plt>
  409f5c:	cmp	w0, #0x20
  409f60:	b.eq	409f54 <sqrt@plt+0x8274>  // b.none
  409f64:	b	409f98 <sqrt@plt+0x82b8>
  409f68:	ldp	w8, w9, [sp, #24]
  409f6c:	cmp	w8, w9
  409f70:	b.lt	409f80 <sqrt@plt+0x82a0>  // b.tstop
  409f74:	add	x0, sp, #0x10
  409f78:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  409f7c:	ldr	w8, [sp, #24]
  409f80:	ldr	x9, [sp, #16]
  409f84:	add	w10, w8, #0x1
  409f88:	mov	x0, x19
  409f8c:	str	w10, [sp, #24]
  409f90:	strb	w20, [x9, w8, sxtw]
  409f94:	bl	401ad0 <getc@plt>
  409f98:	mov	w20, w0
  409f9c:	cmn	w0, #0x1
  409fa0:	b.eq	409fd0 <sqrt@plt+0x82f0>  // b.none
  409fa4:	cmp	w20, #0xa
  409fa8:	b.eq	409fd0 <sqrt@plt+0x82f0>  // b.none
  409fac:	cmp	w20, #0x20
  409fb0:	b.ne	409f68 <sqrt@plt+0x8288>  // b.any
  409fb4:	mov	x0, x19
  409fb8:	bl	401ad0 <getc@plt>
  409fbc:	mov	w20, w0
  409fc0:	cmp	w0, #0xa
  409fc4:	b.eq	409fd0 <sqrt@plt+0x82f0>  // b.none
  409fc8:	cmn	w20, #0x1
  409fcc:	b.ne	409fb4 <sqrt@plt+0x82d4>  // b.any
  409fd0:	cmp	w20, #0xa
  409fd4:	b.ne	409fe8 <sqrt@plt+0x8308>  // b.any
  409fd8:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2650>
  409fdc:	ldr	w9, [x8, #2780]
  409fe0:	add	w9, w9, #0x1
  409fe4:	str	w9, [x8, #2780]
  409fe8:	ldr	w8, [sp, #24]
  409fec:	cbz	w8, 40a134 <sqrt@plt+0x8454>
  409ff0:	ldr	w9, [sp, #28]
  409ff4:	cmp	w8, w9
  409ff8:	b.lt	40a008 <sqrt@plt+0x8328>  // b.tstop
  409ffc:	add	x0, sp, #0x10
  40a000:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  40a004:	ldr	w8, [sp, #24]
  40a008:	ldr	x9, [sp, #16]
  40a00c:	add	w10, w8, #0x1
  40a010:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x2650>
  40a014:	adrp	x22, 433000 <stderr@@GLIBC_2.17+0x2650>
  40a018:	str	w10, [sp, #24]
  40a01c:	strb	wzr, [x9, w8, sxtw]
  40a020:	ldr	x20, [x21, #2664]
  40a024:	ldr	w19, [x22, #2780]
  40a028:	ldr	x0, [sp, #16]
  40a02c:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  40a030:	bl	40a2b8 <sqrt@plt+0x85d8>
  40a034:	str	x20, [x21, #2664]
  40a038:	str	w19, [x22, #2780]
  40a03c:	b	40a160 <sqrt@plt+0x8480>
  40a040:	adrp	x22, 430000 <_Znam@GLIBCXX_3.4>
  40a044:	ldr	x0, [x22, #3744]
  40a048:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x2650>
  40a04c:	adrp	x23, 433000 <stderr@@GLIBC_2.17+0x2650>
  40a050:	ldr	x1, [x21, #2664]
  40a054:	ldr	x8, [x0]
  40a058:	ldr	w2, [x23, #2780]
  40a05c:	ldr	x8, [x8, #104]
  40a060:	blr	x8
  40a064:	add	x0, sp, #0x10
  40a068:	bl	415680 <_ZdlPvm@@Base+0xec>
  40a06c:	cmn	w20, #0x1
  40a070:	b.eq	40a260 <sqrt@plt+0x8580>  // b.none
  40a074:	cmp	w20, #0xa
  40a078:	b.eq	40a0b4 <sqrt@plt+0x83d4>  // b.none
  40a07c:	ldp	w8, w9, [sp, #24]
  40a080:	cmp	w8, w9
  40a084:	b.lt	40a094 <sqrt@plt+0x83b4>  // b.tstop
  40a088:	add	x0, sp, #0x10
  40a08c:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  40a090:	ldr	w8, [sp, #24]
  40a094:	ldr	x9, [sp, #16]
  40a098:	add	w10, w8, #0x1
  40a09c:	mov	x0, x19
  40a0a0:	str	w10, [sp, #24]
  40a0a4:	strb	w20, [x9, w8, sxtw]
  40a0a8:	bl	401ad0 <getc@plt>
  40a0ac:	mov	w20, w0
  40a0b0:	b	40a06c <sqrt@plt+0x838c>
  40a0b4:	ldr	w9, [x23, #2780]
  40a0b8:	ldp	w8, w10, [sp, #24]
  40a0bc:	add	w9, w9, #0x1
  40a0c0:	cmp	w8, w10
  40a0c4:	str	w9, [x23, #2780]
  40a0c8:	b.lt	40a0d8 <sqrt@plt+0x83f8>  // b.tstop
  40a0cc:	add	x0, sp, #0x10
  40a0d0:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  40a0d4:	ldr	w8, [sp, #24]
  40a0d8:	ldr	x9, [sp, #16]
  40a0dc:	add	w10, w8, #0x1
  40a0e0:	str	w10, [sp, #24]
  40a0e4:	strb	wzr, [x9, w8, sxtw]
  40a0e8:	ldr	w8, [sp, #24]
  40a0ec:	cmp	w8, #0x0
  40a0f0:	b.gt	40a104 <sqrt@plt+0x8424>
  40a0f4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a0f8:	add	x1, x1, #0x5a8
  40a0fc:	mov	w0, #0x62                  	// #98
  40a100:	bl	413ed0 <sqrt@plt+0x121f0>
  40a104:	ldr	x0, [sp, #16]
  40a108:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a10c:	add	x1, x1, #0x717
  40a110:	add	x2, x29, #0x18
  40a114:	add	x3, sp, #0x8
  40a118:	bl	401b20 <__isoc99_sscanf@plt>
  40a11c:	cmp	w0, #0x1
  40a120:	b.eq	40a184 <sqrt@plt+0x84a4>  // b.none
  40a124:	cmp	w0, #0x2
  40a128:	b.ne	40a180 <sqrt@plt+0x84a0>  // b.any
  40a12c:	ldr	d1, [sp, #8]
  40a130:	b	40a18c <sqrt@plt+0x84ac>
  40a134:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  40a138:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a13c:	add	x1, x1, #0xa58
  40a140:	add	x0, x0, #0x6fc
  40a144:	mov	x2, x1
  40a148:	mov	x3, x1
  40a14c:	bl	414438 <sqrt@plt+0x12758>
  40a150:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2650>
  40a154:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2650>
  40a158:	ldr	x20, [x8, #2664]
  40a15c:	ldr	w19, [x9, #2780]
  40a160:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a164:	ldr	x0, [x8, #3744]
  40a168:	ldr	x8, [x0]
  40a16c:	ldr	x8, [x8, #104]
  40a170:	mov	x1, x20
  40a174:	mov	w2, w19
  40a178:	blr	x8
  40a17c:	b	40a260 <sqrt@plt+0x8580>
  40a180:	str	xzr, [x29, #24]
  40a184:	fmov	d1, xzr
  40a188:	str	xzr, [sp, #8]
  40a18c:	ldr	x0, [x22, #3744]
  40a190:	ldr	d0, [x29, #24]
  40a194:	bl	40ab3c <sqrt@plt+0x8e5c>
  40a198:	ldr	x0, [x22, #3744]
  40a19c:	ldr	x1, [sp, #16]
  40a1a0:	bl	40ab44 <sqrt@plt+0x8e64>
  40a1a4:	mov	w0, #0x30                  	// #48
  40a1a8:	bl	4154e4 <_Znwm@@Base>
  40a1ac:	mov	x20, x0
  40a1b0:	bl	405378 <sqrt@plt+0x3698>
  40a1b4:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a1b8:	ldr	d0, [x9, #1480]
  40a1bc:	ldr	w9, [x23, #2780]
  40a1c0:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a1c4:	add	x8, x8, #0x610
  40a1c8:	mov	w10, #0xffffffff            	// #-1
  40a1cc:	movi	v1.2d, #0xffffffffffffffff
  40a1d0:	str	x19, [x20, #16]
  40a1d4:	str	x8, [x20]
  40a1d8:	stp	d0, d1, [x20, #24]
  40a1dc:	stp	w10, w9, [x20, #40]
  40a1e0:	mov	x0, x20
  40a1e4:	bl	405cf8 <sqrt@plt+0x4018>
  40a1e8:	bl	402440 <sqrt@plt+0x760>
  40a1ec:	cbz	w0, 40a218 <sqrt@plt+0x8538>
  40a1f0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a1f4:	mov	w9, #0x1                   	// #1
  40a1f8:	strb	w9, [x8, #3772]
  40a1fc:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  40a200:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a204:	add	x1, x1, #0xa58
  40a208:	add	x0, x0, #0x71f
  40a20c:	mov	x2, x1
  40a210:	mov	x3, x1
  40a214:	bl	4056a8 <sqrt@plt+0x39c8>
  40a218:	bl	404d94 <sqrt@plt+0x30b4>
  40a21c:	bl	405d54 <sqrt@plt+0x4074>
  40a220:	mov	x0, x19
  40a224:	bl	401ad0 <getc@plt>
  40a228:	cmn	w0, #0x1
  40a22c:	b.eq	40a248 <sqrt@plt+0x8568>  // b.none
  40a230:	cmp	w0, #0xa
  40a234:	b.ne	40a220 <sqrt@plt+0x8540>  // b.any
  40a238:	ldr	w8, [x23, #2780]
  40a23c:	add	w2, w8, #0x1
  40a240:	str	w2, [x23, #2780]
  40a244:	b	40a24c <sqrt@plt+0x856c>
  40a248:	ldr	w2, [x23, #2780]
  40a24c:	ldr	x0, [x22, #3744]
  40a250:	ldr	x1, [x21, #2664]
  40a254:	ldr	x8, [x0]
  40a258:	ldr	x8, [x8, #104]
  40a25c:	blr	x8
  40a260:	add	x0, sp, #0x10
  40a264:	bl	415820 <_ZdlPvm@@Base+0x28c>
  40a268:	ldp	x20, x19, [sp, #80]
  40a26c:	ldp	x22, x21, [sp, #64]
  40a270:	ldr	x23, [sp, #48]
  40a274:	ldp	x29, x30, [sp, #32]
  40a278:	add	sp, sp, #0x60
  40a27c:	ret
  40a280:	b	40a2a4 <sqrt@plt+0x85c4>
  40a284:	mov	x19, x0
  40a288:	mov	x0, x20
  40a28c:	bl	415588 <_ZdlPv@@Base>
  40a290:	b	40a2a8 <sqrt@plt+0x85c8>
  40a294:	b	40a2a4 <sqrt@plt+0x85c4>
  40a298:	b	40a2a4 <sqrt@plt+0x85c4>
  40a29c:	b	40a2a4 <sqrt@plt+0x85c4>
  40a2a0:	b	40a2a4 <sqrt@plt+0x85c4>
  40a2a4:	mov	x19, x0
  40a2a8:	add	x0, sp, #0x10
  40a2ac:	bl	415820 <_ZdlPvm@@Base+0x28c>
  40a2b0:	mov	x0, x19
  40a2b4:	bl	401c60 <_Unwind_Resume@plt>
  40a2b8:	sub	sp, sp, #0x80
  40a2bc:	stp	x29, x30, [sp, #32]
  40a2c0:	stp	x28, x27, [sp, #48]
  40a2c4:	stp	x26, x25, [sp, #64]
  40a2c8:	stp	x24, x23, [sp, #80]
  40a2cc:	stp	x22, x21, [sp, #96]
  40a2d0:	stp	x20, x19, [sp, #112]
  40a2d4:	add	x29, sp, #0x20
  40a2d8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  40a2dc:	add	x1, x1, #0xa30
  40a2e0:	mov	x20, x0
  40a2e4:	bl	401bc0 <strcmp@plt>
  40a2e8:	adrp	x22, 430000 <_Znam@GLIBCXX_3.4>
  40a2ec:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a2f0:	cbz	w0, 40a370 <sqrt@plt+0x8690>
  40a2f4:	bl	401b80 <__errno_location@plt>
  40a2f8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a2fc:	mov	x21, x0
  40a300:	str	wzr, [x0]
  40a304:	add	x1, x1, #0x492
  40a308:	mov	x0, x20
  40a30c:	bl	401bb0 <fopen@plt>
  40a310:	mov	x19, x0
  40a314:	cbnz	x0, 40a374 <sqrt@plt+0x8694>
  40a318:	ldr	x0, [x22, #3744]
  40a31c:	cbz	x0, 40a32c <sqrt@plt+0x864c>
  40a320:	ldr	x8, [x0]
  40a324:	ldr	x8, [x8, #8]
  40a328:	blr	x8
  40a32c:	add	x0, sp, #0x10
  40a330:	mov	x1, x20
  40a334:	bl	4141e8 <sqrt@plt+0x12508>
  40a338:	ldr	w0, [x21]
  40a33c:	bl	401a20 <strerror@plt>
  40a340:	mov	x1, x0
  40a344:	mov	x0, sp
  40a348:	bl	4141e8 <sqrt@plt+0x12508>
  40a34c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a350:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x2650>
  40a354:	add	x0, x0, #0x55e
  40a358:	add	x3, x3, #0xa58
  40a35c:	add	x1, sp, #0x10
  40a360:	mov	x2, sp
  40a364:	bl	4144a0 <sqrt@plt+0x127c0>
  40a368:	mov	x19, xzr
  40a36c:	b	40a374 <sqrt@plt+0x8694>
  40a370:	ldr	x19, [x8, #2464]
  40a374:	add	x0, sp, #0x10
  40a378:	mov	x1, x20
  40a37c:	bl	415704 <_ZdlPvm@@Base+0x170>
  40a380:	ldp	w8, w9, [sp, #24]
  40a384:	cmp	w8, w9
  40a388:	b.lt	40a398 <sqrt@plt+0x86b8>  // b.tstop
  40a38c:	add	x0, sp, #0x10
  40a390:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  40a394:	ldr	w8, [sp, #24]
  40a398:	ldr	x9, [sp, #16]
  40a39c:	add	w10, w8, #0x1
  40a3a0:	str	w10, [sp, #24]
  40a3a4:	strb	wzr, [x9, w8, sxtw]
  40a3a8:	add	x0, sp, #0x10
  40a3ac:	bl	4154e0 <sqrt@plt+0x13800>
  40a3b0:	ldr	x1, [sp, #16]
  40a3b4:	ldr	x0, [x22, #3744]
  40a3b8:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2650>
  40a3bc:	str	x1, [x8, #2664]
  40a3c0:	ldr	x8, [x0]
  40a3c4:	ldr	x8, [x8, #104]
  40a3c8:	mov	w2, #0x1                   	// #1
  40a3cc:	mov	w26, #0x1                   	// #1
  40a3d0:	blr	x8
  40a3d4:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  40a3d8:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a3dc:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x2650>
  40a3e0:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a3e4:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a3e8:	mov	w25, wzr
  40a3ec:	adrp	x28, 433000 <stderr@@GLIBC_2.17+0x2650>
  40a3f0:	add	x23, x23, #0x884
  40a3f4:	add	x20, x20, #0x1f8
  40a3f8:	add	x21, x21, #0xa58
  40a3fc:	add	x22, x22, #0x743
  40a400:	add	x24, x24, #0x5e6
  40a404:	adrp	x27, 430000 <_Znam@GLIBCXX_3.4>
  40a408:	str	w26, [x28, #2780]
  40a40c:	mov	x0, x19
  40a410:	bl	401ad0 <getc@plt>
  40a414:	mov	w26, w0
  40a418:	tbnz	w0, #31, 40a448 <sqrt@plt+0x8768>
  40a41c:	ldrb	w8, [x23, w26, uxtw]
  40a420:	cbz	w8, 40a450 <sqrt@plt+0x8770>
  40a424:	mov	x0, sp
  40a428:	mov	w1, w26
  40a42c:	bl	414210 <sqrt@plt+0x12530>
  40a430:	mov	x1, sp
  40a434:	mov	x0, x20
  40a438:	mov	x2, x21
  40a43c:	mov	x3, x21
  40a440:	bl	414438 <sqrt@plt+0x12758>
  40a444:	b	40a40c <sqrt@plt+0x872c>
  40a448:	cmn	w26, #0x1
  40a44c:	b.eq	40a648 <sqrt@plt+0x8968>  // b.none
  40a450:	cmp	w25, #0x6
  40a454:	b.hi	40a47c <sqrt@plt+0x879c>  // b.pmore
  40a458:	mov	w8, w25
  40a45c:	adr	x9, 40a46c <sqrt@plt+0x878c>
  40a460:	ldrb	w10, [x24, x8]
  40a464:	add	x9, x9, x10, lsl #2
  40a468:	br	x9
  40a46c:	cmp	w26, #0x2e
  40a470:	mov	w25, #0x2                   	// #2
  40a474:	b.eq	40a40c <sqrt@plt+0x872c>  // b.none
  40a478:	b	40a514 <sqrt@plt+0x8834>
  40a47c:	mov	w0, #0x1ae                 	// #430
  40a480:	mov	x1, x22
  40a484:	bl	413ed0 <sqrt@plt+0x121f0>
  40a488:	b	40a40c <sqrt@plt+0x872c>
  40a48c:	cmp	w26, #0x50
  40a490:	mov	w25, #0x3                   	// #3
  40a494:	b.eq	40a40c <sqrt@plt+0x872c>  // b.none
  40a498:	cmp	w26, #0x6c
  40a49c:	b.ne	40a4b0 <sqrt@plt+0x87d0>  // b.any
  40a4a0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a4a4:	ldrb	w8, [x8, #3776]
  40a4a8:	mov	w25, #0x5                   	// #5
  40a4ac:	cbz	w8, 40a40c <sqrt@plt+0x872c>
  40a4b0:	mov	w0, #0x2e                  	// #46
  40a4b4:	b	40a510 <sqrt@plt+0x8830>
  40a4b8:	cmp	w26, #0x53
  40a4bc:	mov	w25, #0x4                   	// #4
  40a4c0:	b.eq	40a40c <sqrt@plt+0x872c>  // b.none
  40a4c4:	mov	w0, #0x2e                  	// #46
  40a4c8:	bl	401a70 <putchar@plt>
  40a4cc:	mov	w0, #0x50                  	// #80
  40a4d0:	b	40a510 <sqrt@plt+0x8830>
  40a4d4:	ldr	w8, [x27, #3768]
  40a4d8:	cbz	w8, 40a5f0 <sqrt@plt+0x8910>
  40a4dc:	mov	w0, w26
  40a4e0:	mov	x1, x19
  40a4e4:	bl	4018f0 <ungetc@plt>
  40a4e8:	mov	x0, x19
  40a4ec:	bl	409ef8 <sqrt@plt+0x8218>
  40a4f0:	mov	w25, wzr
  40a4f4:	b	40a40c <sqrt@plt+0x872c>
  40a4f8:	cmp	w26, #0x66
  40a4fc:	mov	w25, #0x6                   	// #6
  40a500:	b.eq	40a40c <sqrt@plt+0x872c>  // b.none
  40a504:	mov	w0, #0x2e                  	// #46
  40a508:	bl	401a70 <putchar@plt>
  40a50c:	mov	w0, #0x6c                  	// #108
  40a510:	bl	401a70 <putchar@plt>
  40a514:	mov	w0, w26
  40a518:	bl	401a70 <putchar@plt>
  40a51c:	cmp	w26, #0xa
  40a520:	mov	w25, #0x1                   	// #1
  40a524:	b.ne	40a40c <sqrt@plt+0x872c>  // b.any
  40a528:	ldr	w8, [x28, #2780]
  40a52c:	mov	w25, wzr
  40a530:	add	w8, w8, #0x1
  40a534:	str	w8, [x28, #2780]
  40a538:	b	40a40c <sqrt@plt+0x872c>
  40a53c:	ldr	w8, [x27, #3768]
  40a540:	cbz	w8, 40a614 <sqrt@plt+0x8934>
  40a544:	mov	x0, sp
  40a548:	bl	415680 <_ZdlPvm@@Base+0xec>
  40a54c:	ldp	w8, w9, [sp, #8]
  40a550:	cmp	w8, w9
  40a554:	b.lt	40a564 <sqrt@plt+0x8884>  // b.tstop
  40a558:	mov	x0, sp
  40a55c:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  40a560:	ldr	w8, [sp, #8]
  40a564:	ldr	x9, [sp]
  40a568:	add	w10, w8, #0x1
  40a56c:	cmp	w26, #0xa
  40a570:	str	w10, [sp, #8]
  40a574:	strb	w26, [x9, w8, sxtw]
  40a578:	b.eq	40a594 <sqrt@plt+0x88b4>  // b.none
  40a57c:	mov	x0, x19
  40a580:	bl	401ad0 <getc@plt>
  40a584:	mov	w26, w0
  40a588:	cmn	w0, #0x1
  40a58c:	b.ne	40a54c <sqrt@plt+0x886c>  // b.any
  40a590:	b	40a5a0 <sqrt@plt+0x88c0>
  40a594:	ldr	w8, [x28, #2780]
  40a598:	add	w8, w8, #0x1
  40a59c:	str	w8, [x28, #2780]
  40a5a0:	ldp	w8, w9, [sp, #8]
  40a5a4:	cmp	w8, w9
  40a5a8:	b.lt	40a5b8 <sqrt@plt+0x88d8>  // b.tstop
  40a5ac:	mov	x0, sp
  40a5b0:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  40a5b4:	ldr	w8, [sp, #8]
  40a5b8:	ldr	x9, [sp]
  40a5bc:	add	w10, w8, #0x1
  40a5c0:	str	w10, [sp, #8]
  40a5c4:	strb	wzr, [x9, w8, sxtw]
  40a5c8:	ldr	x0, [sp]
  40a5cc:	bl	415354 <sqrt@plt+0x13674>
  40a5d0:	ldr	x1, [sp]
  40a5d4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a5d8:	add	x0, x0, #0x739
  40a5dc:	bl	401cd0 <printf@plt>
  40a5e0:	mov	x0, sp
  40a5e4:	bl	415820 <_ZdlPvm@@Base+0x28c>
  40a5e8:	mov	w25, wzr
  40a5ec:	b	40a40c <sqrt@plt+0x872c>
  40a5f0:	cmp	w26, #0x20
  40a5f4:	b.eq	40a4dc <sqrt@plt+0x87fc>  // b.none
  40a5f8:	cmp	w26, #0xa
  40a5fc:	b.eq	40a4dc <sqrt@plt+0x87fc>  // b.none
  40a600:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a604:	ldr	x1, [x8, #2472]
  40a608:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a60c:	add	x0, x0, #0x6c7
  40a610:	b	40a634 <sqrt@plt+0x8954>
  40a614:	cmp	w26, #0x20
  40a618:	b.eq	40a544 <sqrt@plt+0x8864>  // b.none
  40a61c:	cmp	w26, #0xa
  40a620:	b.eq	40a544 <sqrt@plt+0x8864>  // b.none
  40a624:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a628:	ldr	x1, [x8, #2472]
  40a62c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a630:	add	x0, x0, #0x73f
  40a634:	bl	4018a0 <fputs@plt>
  40a638:	mov	w0, w26
  40a63c:	bl	401a70 <putchar@plt>
  40a640:	mov	w25, #0x1                   	// #1
  40a644:	b	40a40c <sqrt@plt+0x872c>
  40a648:	sub	w8, w25, #0x1
  40a64c:	cmp	w8, #0x5
  40a650:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  40a654:	b.hi	40a6e0 <sqrt@plt+0x8a00>  // b.pmore
  40a658:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a65c:	add	x9, x9, #0x5e0
  40a660:	adr	x10, 40a670 <sqrt@plt+0x8990>
  40a664:	ldrb	w11, [x9, x8]
  40a668:	add	x10, x10, x11, lsl #2
  40a66c:	br	x10
  40a670:	mov	w0, #0xa                   	// #10
  40a674:	bl	401a70 <putchar@plt>
  40a678:	b	40a6e0 <sqrt@plt+0x8a00>
  40a67c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a680:	ldr	x1, [x8, #2472]
  40a684:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  40a688:	add	x0, x0, #0x9c5
  40a68c:	b	40a6dc <sqrt@plt+0x89fc>
  40a690:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a694:	ldr	x1, [x8, #2472]
  40a698:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a69c:	add	x0, x0, #0x75c
  40a6a0:	b	40a6dc <sqrt@plt+0x89fc>
  40a6a4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a6a8:	ldr	x1, [x8, #2472]
  40a6ac:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a6b0:	add	x0, x0, #0x760
  40a6b4:	b	40a6dc <sqrt@plt+0x89fc>
  40a6b8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a6bc:	ldr	x1, [x8, #2472]
  40a6c0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a6c4:	add	x0, x0, #0x765
  40a6c8:	b	40a6dc <sqrt@plt+0x89fc>
  40a6cc:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a6d0:	ldr	x1, [x8, #2472]
  40a6d4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a6d8:	add	x0, x0, #0x769
  40a6dc:	bl	4018a0 <fputs@plt>
  40a6e0:	ldr	x8, [x20, #2464]
  40a6e4:	cmp	x19, x8
  40a6e8:	b.eq	40a6f4 <sqrt@plt+0x8a14>  // b.none
  40a6ec:	mov	x0, x19
  40a6f0:	bl	401950 <fclose@plt>
  40a6f4:	add	x0, sp, #0x10
  40a6f8:	bl	415820 <_ZdlPvm@@Base+0x28c>
  40a6fc:	ldp	x20, x19, [sp, #112]
  40a700:	ldp	x22, x21, [sp, #96]
  40a704:	ldp	x24, x23, [sp, #80]
  40a708:	ldp	x26, x25, [sp, #64]
  40a70c:	ldp	x28, x27, [sp, #48]
  40a710:	ldp	x29, x30, [sp, #32]
  40a714:	add	sp, sp, #0x80
  40a718:	ret
  40a71c:	b	40a73c <sqrt@plt+0x8a5c>
  40a720:	b	40a73c <sqrt@plt+0x8a5c>
  40a724:	b	40a72c <sqrt@plt+0x8a4c>
  40a728:	b	40a73c <sqrt@plt+0x8a5c>
  40a72c:	mov	x19, x0
  40a730:	mov	x0, sp
  40a734:	bl	415820 <_ZdlPvm@@Base+0x28c>
  40a738:	b	40a740 <sqrt@plt+0x8a60>
  40a73c:	mov	x19, x0
  40a740:	add	x0, sp, #0x10
  40a744:	bl	415820 <_ZdlPvm@@Base+0x28c>
  40a748:	mov	x0, x19
  40a74c:	bl	401c60 <_Unwind_Resume@plt>
  40a750:	stp	x29, x30, [sp, #-32]!
  40a754:	stp	x20, x19, [sp, #16]
  40a758:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x2650>
  40a75c:	ldr	x2, [x20, #2784]
  40a760:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a764:	add	x1, x1, #0x76e
  40a768:	mov	x29, sp
  40a76c:	mov	x19, x0
  40a770:	bl	401920 <fprintf@plt>
  40a774:	ldr	x2, [x20, #2784]
  40a778:	mov	x0, x19
  40a77c:	ldp	x20, x19, [sp, #16]
  40a780:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a784:	add	x1, x1, #0x795
  40a788:	ldp	x29, x30, [sp], #32
  40a78c:	b	401920 <fprintf@plt>
  40a790:	sub	sp, sp, #0x70
  40a794:	stp	x29, x30, [sp, #16]
  40a798:	stp	x28, x27, [sp, #32]
  40a79c:	stp	x26, x25, [sp, #48]
  40a7a0:	stp	x24, x23, [sp, #64]
  40a7a4:	stp	x22, x21, [sp, #80]
  40a7a8:	stp	x20, x19, [sp, #96]
  40a7ac:	add	x29, sp, #0x10
  40a7b0:	mov	x20, x1
  40a7b4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a7b8:	mov	w19, w0
  40a7bc:	add	x1, x1, #0x7c0
  40a7c0:	mov	w0, #0x1                   	// #1
  40a7c4:	bl	401ac0 <setlocale@plt>
  40a7c8:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  40a7cc:	ldr	x8, [x20]
  40a7d0:	ldr	x0, [x9, #2480]
  40a7d4:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  40a7d8:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2650>
  40a7dc:	add	x1, x1, #0xec1
  40a7e0:	str	x8, [x9, #2784]
  40a7e4:	bl	401cb0 <setbuf@plt>
  40a7e8:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a7ec:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a7f0:	adrp	x25, 433000 <stderr@@GLIBC_2.17+0x2650>
  40a7f4:	adrp	x27, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a7f8:	adrp	x26, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a7fc:	mov	w28, wzr
  40a800:	mov	w24, wzr
  40a804:	add	x21, x21, #0x7cf
  40a808:	add	x22, x22, #0x638
  40a80c:	add	x25, x25, #0xa58
  40a810:	add	x27, x27, #0x5ed
  40a814:	add	x26, x26, #0x7f7
  40a818:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  40a81c:	mov	w0, w19
  40a820:	mov	x1, x20
  40a824:	mov	x2, x21
  40a828:	mov	x3, x22
  40a82c:	mov	x4, xzr
  40a830:	bl	415240 <sqrt@plt+0x13560>
  40a834:	mov	w1, w0
  40a838:	cmp	w0, #0x65
  40a83c:	b.gt	40a864 <sqrt@plt+0x8b84>
  40a840:	cmp	w1, #0x52
  40a844:	b.le	40a8a0 <sqrt@plt+0x8bc0>
  40a848:	cmp	w1, #0x54
  40a84c:	b.gt	40a8bc <sqrt@plt+0x8bdc>
  40a850:	cmp	w1, #0x53
  40a854:	b.eq	40a940 <sqrt@plt+0x8c60>  // b.none
  40a858:	cmp	w1, #0x54
  40a85c:	b.eq	40a81c <sqrt@plt+0x8b3c>  // b.none
  40a860:	b	40a964 <sqrt@plt+0x8c84>
  40a864:	sub	w8, w1, #0x6e
  40a868:	cmp	w8, #0xc
  40a86c:	b.hi	40a8d4 <sqrt@plt+0x8bf4>  // b.pmore
  40a870:	adr	x9, 40a880 <sqrt@plt+0x8ba0>
  40a874:	ldrb	w10, [x27, x8]
  40a878:	add	x9, x9, x10, lsl #2
  40a87c:	br	x9
  40a880:	mov	x0, sp
  40a884:	bl	414230 <sqrt@plt+0x12550>
  40a888:	mov	x1, sp
  40a88c:	mov	x0, x26
  40a890:	mov	x2, x25
  40a894:	mov	x3, x25
  40a898:	bl	41446c <sqrt@plt+0x1278c>
  40a89c:	b	40a81c <sqrt@plt+0x8b3c>
  40a8a0:	cmp	w1, #0x42
  40a8a4:	b.le	40a8f8 <sqrt@plt+0x8c18>
  40a8a8:	cmp	w1, #0x43
  40a8ac:	b.eq	40a930 <sqrt@plt+0x8c50>  // b.none
  40a8b0:	cmp	w1, #0x44
  40a8b4:	b.eq	40a81c <sqrt@plt+0x8b3c>  // b.none
  40a8b8:	b	40a964 <sqrt@plt+0x8c84>
  40a8bc:	cmp	w1, #0x55
  40a8c0:	b.eq	40a950 <sqrt@plt+0x8c70>  // b.none
  40a8c4:	cmp	w1, #0x63
  40a8c8:	b.ne	40a964 <sqrt@plt+0x8c84>  // b.any
  40a8cc:	add	w24, w24, #0x1
  40a8d0:	b	40a81c <sqrt@plt+0x8b3c>
  40a8d4:	cmp	w1, #0x66
  40a8d8:	b.ne	40a95c <sqrt@plt+0x8c7c>  // b.any
  40a8dc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a8e0:	add	x0, x0, #0x7de
  40a8e4:	mov	x1, x25
  40a8e8:	mov	x2, x25
  40a8ec:	mov	x3, x25
  40a8f0:	bl	4144a0 <sqrt@plt+0x127c0>
  40a8f4:	b	40a81c <sqrt@plt+0x8b3c>
  40a8f8:	cmn	w1, #0x1
  40a8fc:	b.eq	40a978 <sqrt@plt+0x8c98>  // b.none
  40a900:	cmp	w1, #0x3f
  40a904:	b.ne	40a964 <sqrt@plt+0x8c84>  // b.any
  40a908:	b	40aa8c <sqrt@plt+0x8dac>
  40a90c:	add	w28, w28, #0x1
  40a910:	b	40a81c <sqrt@plt+0x8b3c>
  40a914:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a918:	str	wzr, [x8, #2156]
  40a91c:	b	40a81c <sqrt@plt+0x8b3c>
  40a920:	ldr	w8, [x23, #3764]
  40a924:	add	w8, w8, #0x1
  40a928:	str	w8, [x23, #3764]
  40a92c:	b	40a81c <sqrt@plt+0x8b3c>
  40a930:	mov	w8, #0x1                   	// #1
  40a934:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  40a938:	str	w8, [x9, #3768]
  40a93c:	b	40a81c <sqrt@plt+0x8b3c>
  40a940:	mov	w8, #0x1                   	// #1
  40a944:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  40a948:	str	w8, [x9, #2160]
  40a94c:	b	40a81c <sqrt@plt+0x8b3c>
  40a950:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a954:	str	wzr, [x8, #2160]
  40a958:	b	40a81c <sqrt@plt+0x8b3c>
  40a95c:	cmp	w1, #0x100
  40a960:	b.eq	40aaa0 <sqrt@plt+0x8dc0>  // b.none
  40a964:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a968:	mov	w0, #0x25a                 	// #602
  40a96c:	add	x1, x1, #0x743
  40a970:	bl	413ed0 <sqrt@plt+0x121f0>
  40a974:	b	40a81c <sqrt@plt+0x8b3c>
  40a978:	bl	404d34 <sqrt@plt+0x3054>
  40a97c:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  40a980:	cbz	w24, 40a99c <sqrt@plt+0x8cbc>
  40a984:	bl	413e54 <sqrt@plt+0x12174>
  40a988:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a98c:	mov	w9, #0x1                   	// #1
  40a990:	str	x0, [x21, #3744]
  40a994:	strb	w9, [x8, #3776]
  40a998:	b	40a9d8 <sqrt@plt+0x8cf8>
  40a99c:	cbz	w28, 40a9c4 <sqrt@plt+0x8ce4>
  40a9a0:	bl	413068 <sqrt@plt+0x11388>
  40a9a4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a9a8:	mov	w9, #0x5c                  	// #92
  40a9ac:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  40a9b0:	mov	w11, #0x1                   	// #1
  40a9b4:	str	x0, [x21, #3744]
  40a9b8:	str	w9, [x8, #2164]
  40a9bc:	strb	w11, [x10, #3776]
  40a9c0:	b	40a9d8 <sqrt@plt+0x8cf8>
  40a9c4:	bl	4122f8 <sqrt@plt+0x10618>
  40a9c8:	str	x0, [x21, #3744]
  40a9cc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40a9d0:	add	x0, x0, #0x837
  40a9d4:	bl	4018e0 <puts@plt>
  40a9d8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a9dc:	ldrsw	x8, [x8, #2168]
  40a9e0:	cmp	w8, w19
  40a9e4:	b.ge	40aa04 <sqrt@plt+0x8d24>  // b.tcont
  40a9e8:	add	x20, x20, x8, lsl #3
  40a9ec:	sub	w19, w19, w8
  40a9f0:	ldr	x0, [x20], #8
  40a9f4:	bl	40a2b8 <sqrt@plt+0x85d8>
  40a9f8:	subs	w19, w19, #0x1
  40a9fc:	b.ne	40a9f0 <sqrt@plt+0x8d10>  // b.any
  40aa00:	b	40aa10 <sqrt@plt+0x8d30>
  40aa04:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  40aa08:	add	x0, x0, #0xa30
  40aa0c:	bl	40a2b8 <sqrt@plt+0x85d8>
  40aa10:	ldr	x0, [x21, #3744]
  40aa14:	cbz	x0, 40aa24 <sqrt@plt+0x8d44>
  40aa18:	ldr	x8, [x0]
  40aa1c:	ldr	x8, [x8, #8]
  40aa20:	blr	x8
  40aa24:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40aa28:	ldr	x19, [x8, #2472]
  40aa2c:	mov	x0, x19
  40aa30:	bl	401c80 <ferror@plt>
  40aa34:	cbz	w0, 40aa58 <sqrt@plt+0x8d78>
  40aa38:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  40aa3c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40aa40:	add	x1, x1, #0xa58
  40aa44:	add	x0, x0, #0x82a
  40aa48:	mov	x2, x1
  40aa4c:	mov	x3, x1
  40aa50:	bl	4144a0 <sqrt@plt+0x127c0>
  40aa54:	b	40aa64 <sqrt@plt+0x8d84>
  40aa58:	mov	x0, x19
  40aa5c:	bl	401b50 <fflush@plt>
  40aa60:	tbnz	w0, #31, 40aa38 <sqrt@plt+0x8d58>
  40aa64:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40aa68:	ldrb	w0, [x8, #3772]
  40aa6c:	ldp	x20, x19, [sp, #96]
  40aa70:	ldp	x22, x21, [sp, #80]
  40aa74:	ldp	x24, x23, [sp, #64]
  40aa78:	ldp	x26, x25, [sp, #48]
  40aa7c:	ldp	x28, x27, [sp, #32]
  40aa80:	ldp	x29, x30, [sp, #16]
  40aa84:	add	sp, sp, #0x70
  40aa88:	ret
  40aa8c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40aa90:	ldr	x0, [x8, #2480]
  40aa94:	bl	40a750 <sqrt@plt+0x8a70>
  40aa98:	mov	w0, #0x1                   	// #1
  40aa9c:	bl	401c40 <exit@plt>
  40aaa0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40aaa4:	ldr	x0, [x8, #2472]
  40aaa8:	bl	40a750 <sqrt@plt+0x8a70>
  40aaac:	b	40aac4 <sqrt@plt+0x8de4>
  40aab0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40aab4:	ldr	x1, [x8, #2456]
  40aab8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40aabc:	add	x0, x0, #0x80e
  40aac0:	bl	401cd0 <printf@plt>
  40aac4:	mov	w0, wzr
  40aac8:	bl	401c40 <exit@plt>
  40aacc:	stp	x29, x30, [sp, #-32]!
  40aad0:	str	x19, [sp, #16]
  40aad4:	mov	x29, sp
  40aad8:	mov	x19, x0
  40aadc:	bl	4098a0 <sqrt@plt+0x7bc0>
  40aae0:	mov	x0, x19
  40aae4:	ldr	x19, [sp, #16]
  40aae8:	ldp	x29, x30, [sp], #32
  40aaec:	b	415588 <_ZdlPv@@Base>
  40aaf0:	mov	w8, #0x1                   	// #1
  40aaf4:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40aaf8:	str	w8, [x0]
  40aafc:	str	x9, [x0, #16]
  40ab00:	ret
  40ab04:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40ab08:	add	x8, x8, #0x888
  40ab0c:	stp	x8, xzr, [x0]
  40ab10:	stp	xzr, xzr, [x0, #16]
  40ab14:	ret
  40ab18:	mov	x8, x0
  40ab1c:	ldr	x0, [x0, #8]
  40ab20:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40ab24:	add	x9, x9, #0x888
  40ab28:	str	x9, [x8]
  40ab2c:	cbz	x0, 40ab34 <sqrt@plt+0x8e54>
  40ab30:	b	401b70 <_ZdaPv@plt>
  40ab34:	ret
  40ab38:	brk	#0x1
  40ab3c:	stp	d1, d0, [x0, #16]
  40ab40:	ret
  40ab44:	stp	x29, x30, [sp, #-32]!
  40ab48:	stp	x20, x19, [sp, #16]
  40ab4c:	mov	x29, sp
  40ab50:	mov	x19, x0
  40ab54:	ldr	x0, [x0, #8]
  40ab58:	mov	x20, x1
  40ab5c:	cbz	x0, 40ab64 <sqrt@plt+0x8e84>
  40ab60:	bl	401b70 <_ZdaPv@plt>
  40ab64:	cbz	x20, 40ab7c <sqrt@plt+0x8e9c>
  40ab68:	ldrb	w8, [x20]
  40ab6c:	cbz	w8, 40ab7c <sqrt@plt+0x8e9c>
  40ab70:	mov	x0, x20
  40ab74:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  40ab78:	b	40ab80 <sqrt@plt+0x8ea0>
  40ab7c:	mov	x0, xzr
  40ab80:	str	x0, [x19, #8]
  40ab84:	ldp	x20, x19, [sp, #16]
  40ab88:	ldp	x29, x30, [sp], #32
  40ab8c:	ret
  40ab90:	mov	w0, wzr
  40ab94:	ret
  40ab98:	ret
  40ab9c:	ret
  40aba0:	sub	sp, sp, #0x40
  40aba4:	str	d10, [sp, #16]
  40aba8:	stp	d9, d8, [sp, #24]
  40abac:	stp	x29, x30, [sp, #40]
  40abb0:	str	x19, [sp, #56]
  40abb4:	add	x29, sp, #0x10
  40abb8:	ldp	d2, d3, [x2]
  40abbc:	ldp	d4, d5, [x1]
  40abc0:	ldr	d1, [x0, #24]
  40abc4:	mov	x19, x0
  40abc8:	fsub	d10, d2, d4
  40abcc:	fcmp	d1, #0.0
  40abd0:	fsub	d9, d3, d5
  40abd4:	b.eq	40ac04 <sqrt@plt+0x8f24>  // b.none
  40abd8:	fcmp	d10, #0.0
  40abdc:	b.ne	40ac68 <sqrt@plt+0x8f88>  // b.any
  40abe0:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  40abe4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40abe8:	add	x1, x1, #0xa58
  40abec:	add	x0, x0, #0x980
  40abf0:	mov	x2, x1
  40abf4:	mov	x3, x1
  40abf8:	bl	414438 <sqrt@plt+0x12758>
  40abfc:	fmov	d8, xzr
  40ac00:	b	40ac6c <sqrt@plt+0x8f8c>
  40ac04:	ldr	d1, [x19, #16]
  40ac08:	fmov	d8, xzr
  40ac0c:	fcmp	d1, #0.0
  40ac10:	b.ne	40ac6c <sqrt@plt+0x8f8c>  // b.any
  40ac14:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40ac18:	fcmp	d0, #0.0
  40ac1c:	fmov	d1, #1.000000000000000000e+00
  40ac20:	add	x0, x0, #0xcf4
  40ac24:	add	x1, sp, #0x8
  40ac28:	fcsel	d8, d0, d1, hi  // hi = pmore
  40ac2c:	str	xzr, [sp, #8]
  40ac30:	bl	404908 <sqrt@plt+0x2c28>
  40ac34:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40ac38:	add	x0, x0, #0xcfd
  40ac3c:	mov	x1, sp
  40ac40:	str	xzr, [sp]
  40ac44:	bl	404908 <sqrt@plt+0x2c28>
  40ac48:	ldr	d0, [sp, #8]
  40ac4c:	fcmp	d0, #0.0
  40ac50:	b.le	40acd4 <sqrt@plt+0x8ff4>
  40ac54:	fdiv	d1, d10, d8
  40ac58:	fcmp	d1, d0
  40ac5c:	b.le	40acd4 <sqrt@plt+0x8ff4>
  40ac60:	ldr	d1, [sp]
  40ac64:	b	40acec <sqrt@plt+0x900c>
  40ac68:	fdiv	d8, d10, d1
  40ac6c:	ldr	d0, [x19, #16]
  40ac70:	fcmp	d0, #0.0
  40ac74:	b.eq	40acac <sqrt@plt+0x8fcc>  // b.none
  40ac78:	fcmp	d9, #0.0
  40ac7c:	b.ne	40aca0 <sqrt@plt+0x8fc0>  // b.any
  40ac80:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  40ac84:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40ac88:	add	x1, x1, #0xa58
  40ac8c:	add	x0, x0, #0x9ac
  40ac90:	mov	x2, x1
  40ac94:	mov	x3, x1
  40ac98:	bl	414438 <sqrt@plt+0x12758>
  40ac9c:	b	40acac <sqrt@plt+0x8fcc>
  40aca0:	fdiv	d0, d9, d0
  40aca4:	fcmp	d0, d8
  40aca8:	fcsel	d8, d0, d8, gt
  40acac:	fcmp	d8, #0.0
  40acb0:	fmov	d0, #1.000000000000000000e+00
  40acb4:	fcsel	d8, d0, d8, eq  // eq = none
  40acb8:	mov	v0.16b, v8.16b
  40acbc:	ldr	x19, [sp, #56]
  40acc0:	ldp	x29, x30, [sp, #40]
  40acc4:	ldp	d9, d8, [sp, #24]
  40acc8:	ldr	d10, [sp, #16]
  40accc:	add	sp, sp, #0x40
  40acd0:	ret
  40acd4:	ldr	d1, [sp]
  40acd8:	fcmp	d1, #0.0
  40acdc:	b.le	40acb8 <sqrt@plt+0x8fd8>
  40ace0:	fdiv	d2, d9, d8
  40ace4:	fcmp	d2, d1
  40ace8:	b.le	40acb8 <sqrt@plt+0x8fd8>
  40acec:	fdiv	d0, d10, d0
  40acf0:	fdiv	d1, d9, d1
  40acf4:	fcmp	d0, d1
  40acf8:	fcsel	d8, d0, d1, gt
  40acfc:	b	40acb8 <sqrt@plt+0x8fd8>
  40ad00:	ldr	q0, [x0]
  40ad04:	ldr	q1, [x1]
  40ad08:	fsub	v0.2d, v0.2d, v1.2d
  40ad0c:	mov	d1, v0.d[1]
  40ad10:	ret
  40ad14:	ldp	d1, d3, [x0]
  40ad18:	fdiv	d2, d1, d0
  40ad1c:	fdiv	d1, d3, d0
  40ad20:	mov	v0.16b, v2.16b
  40ad24:	ret
  40ad28:	stp	x29, x30, [sp, #-32]!
  40ad2c:	str	x19, [sp, #16]
  40ad30:	mov	x29, sp
  40ad34:	ldr	x8, [x1]
  40ad38:	mov	x19, x0
  40ad3c:	cbz	x8, 40ad58 <sqrt@plt+0x9078>
  40ad40:	ldr	x9, [x8]
  40ad44:	mov	x0, x8
  40ad48:	ldr	x9, [x9, #16]
  40ad4c:	blr	x9
  40ad50:	stp	d0, d1, [x19]
  40ad54:	b	40ad60 <sqrt@plt+0x9080>
  40ad58:	ldur	q0, [x1, #8]
  40ad5c:	str	q0, [x19]
  40ad60:	ldr	x19, [sp, #16]
  40ad64:	ldp	x29, x30, [sp], #32
  40ad68:	ret
  40ad6c:	stp	xzr, xzr, [x0]
  40ad70:	ret
  40ad74:	stp	d0, d1, [x0]
  40ad78:	ret
  40ad7c:	ldp	d0, d3, [x1]
  40ad80:	ldp	d1, d2, [x0]
  40ad84:	fcmp	d1, d0
  40ad88:	cset	w8, eq  // eq = none
  40ad8c:	fcmp	d2, d3
  40ad90:	cset	w9, eq  // eq = none
  40ad94:	and	w0, w8, w9
  40ad98:	ret
  40ad9c:	ldp	d0, d3, [x1]
  40ada0:	ldp	d1, d2, [x0]
  40ada4:	fcmp	d1, d0
  40ada8:	cset	w8, ne  // ne = any
  40adac:	fcmp	d2, d3
  40adb0:	cset	w9, ne  // ne = any
  40adb4:	orr	w0, w8, w9
  40adb8:	ret
  40adbc:	ldr	q0, [x1]
  40adc0:	ldr	q1, [x0]
  40adc4:	fadd	v0.2d, v0.2d, v1.2d
  40adc8:	str	q0, [x0]
  40adcc:	ret
  40add0:	ldr	q0, [x1]
  40add4:	ldr	q1, [x0]
  40add8:	fsub	v0.2d, v1.2d, v0.2d
  40addc:	str	q0, [x0]
  40ade0:	ret
  40ade4:	ldr	q1, [x0]
  40ade8:	fmul	v0.2d, v1.2d, v0.d[0]
  40adec:	str	q0, [x0]
  40adf0:	ret
  40adf4:	ldr	q1, [x0]
  40adf8:	dup	v0.2d, v0.d[0]
  40adfc:	fdiv	v0.2d, v1.2d, v0.2d
  40ae00:	str	q0, [x0]
  40ae04:	ret
  40ae08:	ldp	d0, d1, [x0]
  40ae0c:	fneg	d0, d0
  40ae10:	fneg	d1, d1
  40ae14:	ret
  40ae18:	ldr	q0, [x0]
  40ae1c:	ldr	q1, [x1]
  40ae20:	fadd	v0.2d, v0.2d, v1.2d
  40ae24:	mov	d1, v0.d[1]
  40ae28:	ret
  40ae2c:	ldp	d1, d3, [x0]
  40ae30:	fmul	d2, d1, d0
  40ae34:	fmul	d1, d3, d0
  40ae38:	mov	v0.16b, v2.16b
  40ae3c:	ret
  40ae40:	ldr	q0, [x0]
  40ae44:	ldr	q1, [x1]
  40ae48:	fmul	v0.2d, v0.2d, v1.2d
  40ae4c:	faddp	d0, v0.2d
  40ae50:	ret
  40ae54:	ldp	d0, d1, [x0]
  40ae58:	b	415278 <sqrt@plt+0x13598>
  40ae5c:	sub	sp, sp, #0xb0
  40ae60:	stp	d11, d10, [sp, #80]
  40ae64:	stp	d9, d8, [sp, #96]
  40ae68:	stp	x29, x30, [sp, #112]
  40ae6c:	str	x23, [sp, #128]
  40ae70:	stp	x22, x21, [sp, #144]
  40ae74:	stp	x20, x19, [sp, #160]
  40ae78:	add	x29, sp, #0x50
  40ae7c:	ldp	d0, d1, [x1]
  40ae80:	mov	x20, x4
  40ae84:	mov	x22, x3
  40ae88:	mov	x21, x2
  40ae8c:	mov	x23, x1
  40ae90:	mov	x19, x0
  40ae94:	bl	415278 <sqrt@plt+0x13598>
  40ae98:	fcmp	d0, #0.0
  40ae9c:	b.ne	40aed8 <sqrt@plt+0x91f8>  // b.any
  40aea0:	ldp	x20, x19, [sp, #160]
  40aea4:	ldp	x22, x21, [sp, #144]
  40aea8:	ldr	x23, [sp, #128]
  40aeac:	ldp	x29, x30, [sp, #112]
  40aeb0:	ldp	d9, d8, [sp, #96]
  40aeb4:	ldp	d11, d10, [sp, #80]
  40aeb8:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  40aebc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40aec0:	add	x1, x1, #0xa58
  40aec4:	add	x0, x0, #0x9da
  40aec8:	mov	x2, x1
  40aecc:	mov	x3, x1
  40aed0:	add	sp, sp, #0xb0
  40aed4:	b	414438 <sqrt@plt+0x12758>
  40aed8:	ldp	d1, d4, [x21]
  40aedc:	fadd	d5, d0, d0
  40aee0:	ldr	x8, [x22, #16]
  40aee4:	ldp	d2, d3, [x23]
  40aee8:	fdiv	d0, d1, d0
  40aeec:	ldr	q1, [x22]
  40aef0:	mov	w9, #0x1                   	// #1
  40aef4:	stur	x8, [x29, #-16]
  40aef8:	fneg	d2, d2
  40aefc:	stur	q1, [x29, #-32]
  40af00:	stur	w9, [x29, #-32]
  40af04:	ldr	w8, [x21, #16]
  40af08:	fneg	d1, d3
  40af0c:	fmul	d10, d0, d1
  40af10:	fmul	d11, d0, d2
  40af14:	fdiv	d0, d4, d5
  40af18:	fmul	d9, d3, d0
  40af1c:	fmul	d8, d0, d2
  40af20:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  40af24:	cbz	w8, 40afb4 <sqrt@plt+0x92d4>
  40af28:	ldr	x0, [x21, #3744]
  40af2c:	ldr	x8, [x0]
  40af30:	ldr	x8, [x8, #144]
  40af34:	blr	x8
  40af38:	cbz	w0, 40afb4 <sqrt@plt+0x92d4>
  40af3c:	ldr	q0, [x19]
  40af40:	ldr	x0, [x21, #3744]
  40af44:	mov	x1, x20
  40af48:	mov	x2, x20
  40af4c:	str	q0, [sp]
  40af50:	ldp	d0, d1, [x19]
  40af54:	fadd	d0, d11, d0
  40af58:	fadd	d1, d10, d1
  40af5c:	fadd	d2, d9, d0
  40af60:	fadd	d3, d8, d1
  40af64:	fsub	d0, d0, d9
  40af68:	fsub	d1, d1, d8
  40af6c:	stp	d2, d3, [sp, #16]
  40af70:	stp	d0, d1, [sp, #32]
  40af74:	ldr	x8, [x0]
  40af78:	ldr	x8, [x8, #112]
  40af7c:	blr	x8
  40af80:	ldr	x0, [x21, #3744]
  40af84:	mov	x8, #0x9999999999999999    	// #-7378697629483820647
  40af88:	movk	x8, #0x999a
  40af8c:	movk	x8, #0x3fb9, lsl #48
  40af90:	stur	x8, [x29, #-16]
  40af94:	ldr	x8, [x0]
  40af98:	fmov	d0, #1.000000000000000000e+00
  40af9c:	mov	x1, sp
  40afa0:	sub	x3, x29, #0x20
  40afa4:	ldr	x8, [x8, #56]
  40afa8:	mov	w2, #0x3                   	// #3
  40afac:	blr	x8
  40afb0:	b	40b024 <sqrt@plt+0x9344>
  40afb4:	ldp	d0, d1, [x19]
  40afb8:	ldr	x0, [x21, #3744]
  40afbc:	mov	x1, sp
  40afc0:	sub	x4, x29, #0x20
  40afc4:	fadd	d0, d11, d0
  40afc8:	fadd	d1, d10, d1
  40afcc:	fsub	d0, d0, d9
  40afd0:	fsub	d1, d1, d8
  40afd4:	stp	d0, d1, [sp]
  40afd8:	ldr	x8, [x0]
  40afdc:	mov	w3, #0x1                   	// #1
  40afe0:	mov	x2, x19
  40afe4:	ldr	x8, [x8, #48]
  40afe8:	blr	x8
  40afec:	ldp	d0, d1, [x19]
  40aff0:	ldr	x0, [x21, #3744]
  40aff4:	mov	x1, sp
  40aff8:	sub	x4, x29, #0x20
  40affc:	fadd	d0, d11, d0
  40b000:	fadd	d1, d10, d1
  40b004:	fadd	d0, d9, d0
  40b008:	fadd	d1, d8, d1
  40b00c:	stp	d0, d1, [sp]
  40b010:	ldr	x8, [x0]
  40b014:	mov	w3, #0x1                   	// #1
  40b018:	mov	x2, x19
  40b01c:	ldr	x8, [x8, #48]
  40b020:	blr	x8
  40b024:	ldp	x20, x19, [sp, #160]
  40b028:	ldp	x22, x21, [sp, #144]
  40b02c:	ldr	x23, [sp, #128]
  40b030:	ldp	x29, x30, [sp, #112]
  40b034:	ldp	d9, d8, [sp, #96]
  40b038:	ldp	d11, d10, [sp, #80]
  40b03c:	add	sp, sp, #0xb0
  40b040:	ret
  40b044:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40b048:	add	x8, x8, #0x940
  40b04c:	stp	xzr, xzr, [x0, #8]
  40b050:	str	x8, [x0]
  40b054:	ret
  40b058:	brk	#0x1
  40b05c:	ret
  40b060:	ret
  40b064:	ret
  40b068:	mov	w0, wzr
  40b06c:	ret
  40b070:	mov	w8, #0x1                   	// #1
  40b074:	movi	v0.2d, #0x0
  40b078:	str	w8, [x0]
  40b07c:	stur	q0, [x0, #8]
  40b080:	stur	q0, [x0, #24]
  40b084:	ret
  40b088:	ldr	w8, [x0]
  40b08c:	cbz	w8, 40b0a8 <sqrt@plt+0x93c8>
  40b090:	ldr	q0, [x1]
  40b094:	stur	q0, [x0, #8]
  40b098:	ldr	q0, [x1]
  40b09c:	str	wzr, [x0]
  40b0a0:	stur	q0, [x0, #24]
  40b0a4:	ret
  40b0a8:	ldr	d0, [x1]
  40b0ac:	ldr	d1, [x0, #8]
  40b0b0:	fcmp	d0, d1
  40b0b4:	b.pl	40b0bc <sqrt@plt+0x93dc>  // b.nfrst
  40b0b8:	str	d0, [x0, #8]
  40b0bc:	ldr	d0, [x1, #8]
  40b0c0:	ldr	d1, [x0, #16]
  40b0c4:	fcmp	d0, d1
  40b0c8:	b.pl	40b0d0 <sqrt@plt+0x93f0>  // b.nfrst
  40b0cc:	str	d0, [x0, #16]
  40b0d0:	ldr	d0, [x1]
  40b0d4:	ldr	d1, [x0, #24]
  40b0d8:	fcmp	d0, d1
  40b0dc:	b.le	40b0e4 <sqrt@plt+0x9404>
  40b0e0:	str	d0, [x0, #24]
  40b0e4:	ldr	d0, [x1, #8]
  40b0e8:	ldr	d1, [x0, #32]
  40b0ec:	fcmp	d0, d1
  40b0f0:	b.le	40b0f8 <sqrt@plt+0x9418>
  40b0f4:	str	d0, [x0, #32]
  40b0f8:	ret
  40b0fc:	ret
  40b100:	fmov	d0, xzr
  40b104:	fmov	d1, xzr
  40b108:	ret
  40b10c:	ldr	x8, [x0]
  40b110:	ldr	x1, [x8, #16]
  40b114:	br	x1
  40b118:	ldr	x8, [x0]
  40b11c:	ldr	x1, [x8, #16]
  40b120:	br	x1
  40b124:	ldr	x8, [x0]
  40b128:	ldr	x1, [x8, #16]
  40b12c:	br	x1
  40b130:	ldr	x8, [x0]
  40b134:	ldr	x1, [x8, #16]
  40b138:	br	x1
  40b13c:	ldr	x8, [x0]
  40b140:	ldr	x1, [x8, #16]
  40b144:	br	x1
  40b148:	ldr	x8, [x0]
  40b14c:	ldr	x1, [x8, #16]
  40b150:	br	x1
  40b154:	ldr	x8, [x0]
  40b158:	ldr	x1, [x8, #16]
  40b15c:	br	x1
  40b160:	ldr	x8, [x0]
  40b164:	ldr	x1, [x8, #16]
  40b168:	br	x1
  40b16c:	ldr	x8, [x0]
  40b170:	ldr	x1, [x8, #16]
  40b174:	br	x1
  40b178:	ldr	x8, [x0]
  40b17c:	ldr	x1, [x8, #16]
  40b180:	br	x1
  40b184:	ldr	x8, [x0]
  40b188:	ldr	x1, [x8, #16]
  40b18c:	br	x1
  40b190:	fmov	d0, xzr
  40b194:	ret
  40b198:	fmov	d0, xzr
  40b19c:	ret
  40b1a0:	fmov	d0, xzr
  40b1a4:	ret
  40b1a8:	mov	x0, xzr
  40b1ac:	ret
  40b1b0:	str	w2, [x0]
  40b1b4:	ldr	q0, [x1]
  40b1b8:	str	x3, [x0, #24]
  40b1bc:	stur	q0, [x0, #8]
  40b1c0:	ret
  40b1c4:	stp	xzr, x1, [x0]
  40b1c8:	stp	xzr, x2, [x0, #16]
  40b1cc:	str	w3, [x0, #32]
  40b1d0:	ret
  40b1d4:	ldr	x0, [x0, #8]
  40b1d8:	cbz	x0, 40b1e0 <sqrt@plt+0x9500>
  40b1dc:	b	401b70 <_ZdaPv@plt>
  40b1e0:	ret
  40b1e4:	movi	v0.2d, #0x0
  40b1e8:	str	w1, [x0, #8]
  40b1ec:	str	xzr, [x0]
  40b1f0:	stp	xzr, xzr, [x0, #24]
  40b1f4:	str	xzr, [x0, #16]
  40b1f8:	stp	xzr, xzr, [x0, #152]
  40b1fc:	str	wzr, [x0, #232]
  40b200:	stp	xzr, xzr, [x0, #248]
  40b204:	str	wzr, [x0, #264]
  40b208:	stp	q0, q0, [x0, #48]
  40b20c:	stp	q0, q0, [x0, #80]
  40b210:	str	q0, [x0, #112]
  40b214:	stur	q0, [x0, #200]
  40b218:	stur	q0, [x0, #216]
  40b21c:	str	xzr, [x0, #240]
  40b220:	ret
  40b224:	stp	x29, x30, [sp, #-32]!
  40b228:	stp	x20, x19, [sp, #16]
  40b22c:	ldr	x20, [x0, #32]
  40b230:	mov	x19, x0
  40b234:	mov	x29, sp
  40b238:	cbz	x20, 40b258 <sqrt@plt+0x9578>
  40b23c:	mov	x0, x20
  40b240:	bl	401ff0 <sqrt@plt+0x310>
  40b244:	mov	x0, x20
  40b248:	b	40b254 <sqrt@plt+0x9574>
  40b24c:	ldr	x8, [x0, #24]
  40b250:	str	x8, [x19, #240]
  40b254:	bl	415588 <_ZdlPv@@Base>
  40b258:	ldr	x0, [x19, #240]
  40b25c:	cbnz	x0, 40b24c <sqrt@plt+0x956c>
  40b260:	ldr	x0, [x19, #16]
  40b264:	cbz	x0, 40b2a0 <sqrt@plt+0x95c0>
  40b268:	ldr	x8, [x0]
  40b26c:	ldr	x20, [x0, #16]
  40b270:	ldr	x8, [x8, #8]
  40b274:	blr	x8
  40b278:	mov	x0, x20
  40b27c:	cbnz	x20, 40b268 <sqrt@plt+0x9588>
  40b280:	b	40b2a0 <sqrt@plt+0x95c0>
  40b284:	ldr	x8, [x20]
  40b288:	str	x8, [x19, #120]
  40b28c:	ldr	x0, [x20, #8]
  40b290:	cbz	x0, 40b298 <sqrt@plt+0x95b8>
  40b294:	bl	401b70 <_ZdaPv@plt>
  40b298:	mov	x0, x20
  40b29c:	bl	415588 <_ZdlPv@@Base>
  40b2a0:	ldr	x20, [x19, #120]
  40b2a4:	cbnz	x20, 40b284 <sqrt@plt+0x95a4>
  40b2a8:	ldr	x20, [x19, #112]
  40b2ac:	cbz	x20, 40b2c0 <sqrt@plt+0x95e0>
  40b2b0:	mov	x0, x20
  40b2b4:	bl	40ea7c <sqrt@plt+0xcd9c>
  40b2b8:	mov	x0, x20
  40b2bc:	bl	415588 <_ZdlPv@@Base>
  40b2c0:	ldr	x0, [x19, #216]
  40b2c4:	cbz	x0, 40b2cc <sqrt@plt+0x95ec>
  40b2c8:	bl	401b70 <_ZdaPv@plt>
  40b2cc:	ldr	x0, [x19, #224]
  40b2d0:	cbz	x0, 40b2e0 <sqrt@plt+0x9600>
  40b2d4:	ldp	x20, x19, [sp, #16]
  40b2d8:	ldp	x29, x30, [sp], #32
  40b2dc:	b	401b70 <_ZdaPv@plt>
  40b2e0:	ldp	x20, x19, [sp, #16]
  40b2e4:	ldp	x29, x30, [sp], #32
  40b2e8:	ret
  40b2ec:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40b2f0:	add	x8, x8, #0xa10
  40b2f4:	stp	xzr, x1, [x0, #16]
  40b2f8:	str	x2, [x0, #32]
  40b2fc:	stp	x8, xzr, [x0]
  40b300:	str	w3, [x0, #40]
  40b304:	ret
  40b308:	mov	x8, x0
  40b30c:	ldr	x0, [x0, #24]
  40b310:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40b314:	add	x9, x9, #0xa10
  40b318:	str	x9, [x8]
  40b31c:	cbz	x0, 40b324 <sqrt@plt+0x9644>
  40b320:	b	401b70 <_ZdaPv@plt>
  40b324:	ret
  40b328:	stp	x29, x30, [sp, #-32]!
  40b32c:	str	x19, [sp, #16]
  40b330:	mov	x19, x0
  40b334:	ldr	x0, [x0, #24]
  40b338:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40b33c:	add	x8, x8, #0xa10
  40b340:	mov	x29, sp
  40b344:	str	x8, [x19]
  40b348:	cbz	x0, 40b350 <sqrt@plt+0x9670>
  40b34c:	bl	401b70 <_ZdaPv@plt>
  40b350:	mov	x0, x19
  40b354:	ldr	x19, [sp, #16]
  40b358:	ldp	x29, x30, [sp], #32
  40b35c:	b	415588 <_ZdlPv@@Base>
  40b360:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40b364:	ldr	x8, [x8, #3744]
  40b368:	ldp	x1, x2, [x0, #24]
  40b36c:	ldr	w3, [x0, #40]
  40b370:	ldr	x9, [x8]
  40b374:	mov	x0, x8
  40b378:	ldr	x4, [x9, #96]
  40b37c:	br	x4
  40b380:	stp	x29, x30, [sp, #-48]!
  40b384:	str	x21, [sp, #16]
  40b388:	stp	x20, x19, [sp, #32]
  40b38c:	mov	x29, sp
  40b390:	mov	x21, x0
  40b394:	mov	w0, #0x30                  	// #48
  40b398:	mov	w19, w2
  40b39c:	mov	x20, x1
  40b3a0:	bl	4154e4 <_Znwm@@Base>
  40b3a4:	stp	xzr, x21, [x0, #16]
  40b3a8:	str	x20, [x0, #32]
  40b3ac:	str	w19, [x0, #40]
  40b3b0:	ldp	x20, x19, [sp, #32]
  40b3b4:	ldr	x21, [sp, #16]
  40b3b8:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40b3bc:	add	x8, x8, #0xa10
  40b3c0:	stp	x8, xzr, [x0]
  40b3c4:	ldp	x29, x30, [sp], #48
  40b3c8:	ret
  40b3cc:	stp	x29, x30, [sp, #-16]!
  40b3d0:	mov	x29, sp
  40b3d4:	mov	w0, #0x18                  	// #24
  40b3d8:	bl	4154e4 <_Znwm@@Base>
  40b3dc:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40b3e0:	add	x8, x8, #0xae0
  40b3e4:	stp	xzr, xzr, [x0, #8]
  40b3e8:	str	x8, [x0]
  40b3ec:	ldp	x29, x30, [sp], #16
  40b3f0:	ret
  40b3f4:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40b3f8:	add	x8, x8, #0xae0
  40b3fc:	stp	xzr, xzr, [x0, #8]
  40b400:	str	x8, [x0]
  40b404:	ret
  40b408:	mov	w0, #0xb                   	// #11
  40b40c:	ret
  40b410:	stp	xzr, xzr, [x0]
  40b414:	ret
  40b418:	mov	x8, x0
  40b41c:	ldr	x9, [x8, #8]!
  40b420:	cbz	x9, 40b434 <sqrt@plt+0x9754>
  40b424:	mov	x0, x8
  40b428:	stp	x9, xzr, [x1, #8]
  40b42c:	str	x1, [x9, #16]
  40b430:	b	40b440 <sqrt@plt+0x9760>
  40b434:	add	x8, x1, #0x8
  40b438:	stp	xzr, xzr, [x8]
  40b43c:	str	x1, [x0, #8]
  40b440:	str	x1, [x0]
  40b444:	ret
  40b448:	stp	x29, x30, [sp, #-48]!
  40b44c:	str	x21, [sp, #16]
  40b450:	stp	x20, x19, [sp, #32]
  40b454:	mov	x29, sp
  40b458:	ldr	x20, [x0, #8]
  40b45c:	mov	x19, x0
  40b460:	mov	x21, x1
  40b464:	cbz	x20, 40b488 <sqrt@plt+0x97a8>
  40b468:	ldr	x8, [x20]
  40b46c:	mov	x0, x20
  40b470:	ldr	x8, [x8, #168]
  40b474:	blr	x8
  40b478:	cmp	w0, #0xb
  40b47c:	b.eq	40b49c <sqrt@plt+0x97bc>  // b.none
  40b480:	ldr	x20, [x20, #8]
  40b484:	cbnz	x20, 40b468 <sqrt@plt+0x9788>
  40b488:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40b48c:	add	x1, x1, #0xa07
  40b490:	mov	w0, #0x208                 	// #520
  40b494:	bl	413ed0 <sqrt@plt+0x121f0>
  40b498:	mov	x20, xzr
  40b49c:	ldr	x8, [x20, #16]
  40b4a0:	str	x8, [x21]
  40b4a4:	cbz	x8, 40b4b8 <sqrt@plt+0x97d8>
  40b4a8:	ldr	x9, [x19, #8]
  40b4ac:	add	x8, x8, #0x8
  40b4b0:	str	x9, [x21, #8]
  40b4b4:	b	40b4bc <sqrt@plt+0x97dc>
  40b4b8:	add	x8, x21, #0x8
  40b4bc:	str	xzr, [x8]
  40b4c0:	ldr	x8, [x20, #8]
  40b4c4:	mov	x0, x20
  40b4c8:	ldr	x21, [sp, #16]
  40b4cc:	add	x9, x8, #0x10
  40b4d0:	cmp	x8, #0x0
  40b4d4:	str	x8, [x19, #8]
  40b4d8:	csel	x8, x19, x9, eq  // eq = none
  40b4dc:	str	xzr, [x8]
  40b4e0:	ldr	x8, [x20]
  40b4e4:	ldp	x20, x19, [sp, #32]
  40b4e8:	ldr	x1, [x8, #8]
  40b4ec:	ldp	x29, x30, [sp], #48
  40b4f0:	br	x1
  40b4f4:	mov	w8, #0xffffffff            	// #-1
  40b4f8:	stp	xzr, xzr, [x0]
  40b4fc:	str	xzr, [x0, #16]
  40b500:	str	w8, [x0, #24]
  40b504:	ret
  40b508:	ldr	x0, [x0]
  40b50c:	b	401990 <free@plt>
  40b510:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40b514:	add	x8, x8, #0xbb0
  40b518:	mov	w9, #0x1                   	// #1
  40b51c:	mov	x10, #0x3ff0000000000000    	// #4607182418800017408
  40b520:	stp	xzr, xzr, [x0, #8]
  40b524:	str	wzr, [x0, #24]
  40b528:	str	xzr, [x0, #32]
  40b52c:	str	wzr, [x0, #40]
  40b530:	stp	xzr, xzr, [x0, #72]
  40b534:	str	x8, [x0]
  40b538:	str	w9, [x0, #48]
  40b53c:	str	x10, [x0, #64]
  40b540:	ret
  40b544:	mov	w8, #0x2                   	// #2
  40b548:	str	w8, [x0, #48]
  40b54c:	str	d0, [x0, #56]
  40b550:	ret
  40b554:	mov	w8, #0x3                   	// #3
  40b558:	str	w8, [x0, #48]
  40b55c:	str	d0, [x0, #56]
  40b560:	ret
  40b564:	str	d0, [x0, #64]
  40b568:	ret
  40b56c:	ret
  40b570:	ret
  40b574:	ret
  40b578:	stp	x29, x30, [sp, #-32]!
  40b57c:	str	x19, [sp, #16]
  40b580:	mov	x29, sp
  40b584:	mov	x19, x0
  40b588:	mov	x0, x1
  40b58c:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  40b590:	str	x0, [x19, #80]
  40b594:	ldr	x19, [sp, #16]
  40b598:	ldp	x29, x30, [sp], #32
  40b59c:	ret
  40b5a0:	stp	x29, x30, [sp, #-32]!
  40b5a4:	str	x19, [sp, #16]
  40b5a8:	mov	x29, sp
  40b5ac:	mov	x19, x0
  40b5b0:	mov	x0, x1
  40b5b4:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  40b5b8:	str	x0, [x19, #72]
  40b5bc:	ldr	x19, [sp, #16]
  40b5c0:	ldp	x29, x30, [sp], #32
  40b5c4:	ret
  40b5c8:	ldr	x0, [x0, #72]
  40b5cc:	ret
  40b5d0:	str	wzr, [x0, #48]
  40b5d4:	ret
  40b5d8:	stp	x29, x30, [sp, #-48]!
  40b5dc:	stp	x22, x21, [sp, #16]
  40b5e0:	stp	x20, x19, [sp, #32]
  40b5e4:	mov	x29, sp
  40b5e8:	mov	x19, x0
  40b5ec:	str	w2, [x0, #40]
  40b5f0:	cbz	x1, 40b698 <sqrt@plt+0x99b8>
  40b5f4:	mov	x20, x1
  40b5f8:	mov	x21, xzr
  40b5fc:	mov	x22, #0xfffffffffffffff8    	// #-8
  40b600:	mov	x8, x1
  40b604:	ldr	x8, [x8]
  40b608:	sub	x22, x22, #0x20
  40b60c:	add	x21, x21, #0x1
  40b610:	cbnz	x8, 40b604 <sqrt@plt+0x9924>
  40b614:	neg	x0, x22
  40b618:	bl	401890 <_Znam@plt>
  40b61c:	sub	x8, x0, x22
  40b620:	str	x21, [x0], #8
  40b624:	mov	w9, #0xffffffff            	// #-1
  40b628:	mov	x10, x0
  40b62c:	stp	xzr, xzr, [x10]
  40b630:	str	xzr, [x10, #16]
  40b634:	str	w9, [x10, #24]
  40b638:	add	x10, x10, #0x20
  40b63c:	cmp	x8, x10
  40b640:	b.ne	40b62c <sqrt@plt+0x994c>  // b.any
  40b644:	mov	w8, wzr
  40b648:	str	x0, [x19, #32]
  40b64c:	cbz	x20, 40b6a0 <sqrt@plt+0x99c0>
  40b650:	mov	x9, xzr
  40b654:	ldr	x10, [x20, #8]
  40b658:	add	x11, x0, x9
  40b65c:	add	w8, w8, #0x1
  40b660:	str	x10, [x11]
  40b664:	ldr	x10, [x20, #16]
  40b668:	str	xzr, [x20, #8]
  40b66c:	str	x10, [x11, #8]
  40b670:	ldr	x0, [x19, #32]
  40b674:	ldr	x10, [x20, #24]
  40b678:	add	x11, x0, x9
  40b67c:	str	x10, [x11, #16]
  40b680:	ldr	w10, [x20, #32]
  40b684:	add	x9, x9, #0x20
  40b688:	str	w10, [x11, #24]
  40b68c:	ldr	x20, [x20]
  40b690:	cbnz	x20, 40b654 <sqrt@plt+0x9974>
  40b694:	b	40b6a0 <sqrt@plt+0x99c0>
  40b698:	mov	w8, wzr
  40b69c:	str	xzr, [x19, #32]
  40b6a0:	str	w8, [x19, #24]
  40b6a4:	ldp	x20, x19, [sp, #32]
  40b6a8:	ldp	x22, x21, [sp, #16]
  40b6ac:	ldp	x29, x30, [sp], #48
  40b6b0:	ret
  40b6b4:	sub	sp, sp, #0x50
  40b6b8:	str	d10, [sp, #16]
  40b6bc:	stp	d9, d8, [sp, #24]
  40b6c0:	stp	x29, x30, [sp, #40]
  40b6c4:	str	x21, [sp, #56]
  40b6c8:	stp	x20, x19, [sp, #64]
  40b6cc:	add	x29, sp, #0x10
  40b6d0:	ldr	w8, [x0, #40]
  40b6d4:	mov	x19, x0
  40b6d8:	fmov	d8, xzr
  40b6dc:	cbz	w8, 40b72c <sqrt@plt+0x9a4c>
  40b6e0:	ldr	x8, [x19]
  40b6e4:	mov	x0, x19
  40b6e8:	ldr	x8, [x8, #120]
  40b6ec:	blr	x8
  40b6f0:	ldr	x8, [x19]
  40b6f4:	mov	x0, x19
  40b6f8:	mov	v9.16b, v0.16b
  40b6fc:	mov	v10.16b, v1.16b
  40b700:	ldr	x8, [x8, #112]
  40b704:	blr	x8
  40b708:	mov	v2.16b, v1.16b
  40b70c:	fsub	d1, d9, d0
  40b710:	fcmp	d1, #0.0
  40b714:	fsub	d0, d10, d2
  40b718:	b.ne	40b724 <sqrt@plt+0x9a44>  // b.any
  40b71c:	fcmp	d0, #0.0
  40b720:	b.eq	40b72c <sqrt@plt+0x9a4c>  // b.none
  40b724:	bl	401a80 <atan2@plt>
  40b728:	mov	v8.16b, v0.16b
  40b72c:	ldr	x8, [x19, #32]
  40b730:	cbz	x8, 40b794 <sqrt@plt+0x9ab4>
  40b734:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  40b738:	ldr	x0, [x21, #3744]
  40b73c:	ldp	x2, x1, [x19, #72]
  40b740:	ldr	x8, [x0]
  40b744:	ldr	x8, [x8, #112]
  40b748:	blr	x8
  40b74c:	ldr	x8, [x19]
  40b750:	ldr	x20, [x21, #3744]
  40b754:	mov	x0, x19
  40b758:	ldr	x8, [x8, #128]
  40b75c:	blr	x8
  40b760:	stp	d0, d1, [sp]
  40b764:	ldr	x8, [x20]
  40b768:	ldr	x2, [x19, #32]
  40b76c:	ldr	w3, [x19, #24]
  40b770:	mov	x1, sp
  40b774:	ldr	x8, [x8, #40]
  40b778:	mov	x0, x20
  40b77c:	mov	v0.16b, v8.16b
  40b780:	blr	x8
  40b784:	ldr	x0, [x21, #3744]
  40b788:	ldr	x8, [x0]
  40b78c:	ldr	x8, [x8, #120]
  40b790:	blr	x8
  40b794:	ldp	x20, x19, [sp, #64]
  40b798:	ldr	x21, [sp, #56]
  40b79c:	ldp	x29, x30, [sp, #40]
  40b7a0:	ldp	d9, d8, [sp, #24]
  40b7a4:	ldr	d10, [sp, #16]
  40b7a8:	add	sp, sp, #0x50
  40b7ac:	ret
  40b7b0:	brk	#0x1
  40b7b4:	mov	w8, #0x1                   	// #1
  40b7b8:	str	w8, [x0, #48]
  40b7bc:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40b7c0:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40b7c4:	add	x8, x8, #0xca0
  40b7c8:	stp	xzr, xzr, [x0, #8]
  40b7cc:	str	wzr, [x0, #24]
  40b7d0:	str	xzr, [x0, #32]
  40b7d4:	str	wzr, [x0, #40]
  40b7d8:	stp	xzr, xzr, [x0, #88]
  40b7dc:	stp	x9, xzr, [x0, #64]
  40b7e0:	str	x8, [x0]
  40b7e4:	str	xzr, [x0, #80]
  40b7e8:	ldr	q0, [x1]
  40b7ec:	stur	q0, [x0, #104]
  40b7f0:	ret
  40b7f4:	sub	sp, sp, #0x30
  40b7f8:	stp	x29, x30, [sp, #16]
  40b7fc:	stp	x20, x19, [sp, #32]
  40b800:	ldur	q0, [x0, #104]
  40b804:	ldur	q1, [x0, #88]
  40b808:	fmov	v2.2d, #-5.000000000000000000e-01
  40b80c:	mov	x19, x1
  40b810:	fmul	v0.2d, v0.2d, v2.2d
  40b814:	mov	x20, x0
  40b818:	fadd	v0.2d, v1.2d, v0.2d
  40b81c:	mov	x1, sp
  40b820:	mov	x0, x19
  40b824:	add	x29, sp, #0x10
  40b828:	str	q0, [sp]
  40b82c:	bl	40b088 <sqrt@plt+0x93a8>
  40b830:	ldp	d1, d2, [x20, #104]
  40b834:	ldp	d3, d4, [x20, #88]
  40b838:	fmov	d0, #5.000000000000000000e-01
  40b83c:	mov	x1, sp
  40b840:	fmul	d1, d1, d0
  40b844:	fmul	d0, d2, d0
  40b848:	fadd	d1, d1, d3
  40b84c:	fadd	d0, d0, d4
  40b850:	mov	x0, x19
  40b854:	stp	d1, d0, [sp]
  40b858:	bl	40b088 <sqrt@plt+0x93a8>
  40b85c:	ldp	x20, x19, [sp, #32]
  40b860:	ldp	x29, x30, [sp, #16]
  40b864:	add	sp, sp, #0x30
  40b868:	ret
  40b86c:	ldr	q0, [x1]
  40b870:	ldur	q1, [x0, #88]
  40b874:	fadd	v0.2d, v0.2d, v1.2d
  40b878:	stur	q0, [x0, #88]
  40b87c:	ret
  40b880:	mov	w8, #0x1                   	// #1
  40b884:	str	w8, [x0, #48]
  40b888:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40b88c:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40b890:	add	x8, x8, #0xca0
  40b894:	str	xzr, [x0, #32]
  40b898:	str	wzr, [x0, #40]
  40b89c:	stp	xzr, xzr, [x0, #8]
  40b8a0:	str	wzr, [x0, #24]
  40b8a4:	stp	xzr, xzr, [x0, #88]
  40b8a8:	stp	xzr, xzr, [x0, #72]
  40b8ac:	str	x8, [x0]
  40b8b0:	str	x9, [x0, #64]
  40b8b4:	ldr	q0, [x1]
  40b8b8:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40b8bc:	add	x8, x8, #0xd90
  40b8c0:	mov	x9, #0xbff0000000000000    	// #-4616189618054758400
  40b8c4:	str	x8, [x0]
  40b8c8:	stp	xzr, xzr, [x0, #136]
  40b8cc:	stur	q0, [x0, #104]
  40b8d0:	stp	x9, xzr, [x0, #120]
  40b8d4:	ret
  40b8d8:	str	d8, [sp, #-32]!
  40b8dc:	stp	x29, x30, [sp, #8]
  40b8e0:	str	x19, [sp, #24]
  40b8e4:	mov	x29, sp
  40b8e8:	mov	v8.16b, v0.16b
  40b8ec:	fcmp	d0, #0.0
  40b8f0:	mov	x19, x0
  40b8f4:	b.ge	40b908 <sqrt@plt+0x9c28>  // b.tcont
  40b8f8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40b8fc:	add	x1, x1, #0xa07
  40b900:	mov	w0, #0x2dc                 	// #732
  40b904:	bl	413ed0 <sqrt@plt+0x121f0>
  40b908:	str	d8, [x19, #120]
  40b90c:	ldr	x19, [sp, #24]
  40b910:	ldp	x29, x30, [sp, #8]
  40b914:	ldr	d8, [sp], #32
  40b918:	ret
  40b91c:	str	d0, [x0, #128]
  40b920:	ret
  40b924:	str	d0, [x0, #136]
  40b928:	ret
  40b92c:	stp	x29, x30, [sp, #-32]!
  40b930:	str	x19, [sp, #16]
  40b934:	mov	x29, sp
  40b938:	mov	x19, x0
  40b93c:	mov	x0, x1
  40b940:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  40b944:	str	x0, [x19, #144]
  40b948:	ldr	x19, [sp, #16]
  40b94c:	ldp	x29, x30, [sp], #32
  40b950:	ret
  40b954:	mov	w8, #0x1                   	// #1
  40b958:	str	w8, [x0, #48]
  40b95c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40b960:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40b964:	add	x8, x8, #0xca0
  40b968:	str	xzr, [x0, #32]
  40b96c:	str	wzr, [x0, #40]
  40b970:	stp	xzr, xzr, [x0, #8]
  40b974:	str	wzr, [x0, #24]
  40b978:	stp	xzr, xzr, [x0, #88]
  40b97c:	stp	xzr, xzr, [x0, #72]
  40b980:	str	x9, [x0, #64]
  40b984:	str	x8, [x0]
  40b988:	ldr	q1, [x1]
  40b98c:	fneg	d3, d0
  40b990:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40b994:	mov	x8, #0xbff0000000000000    	// #-4616189618054758400
  40b998:	stur	q1, [x0, #104]
  40b99c:	ldp	d1, d2, [x0, #104]
  40b9a0:	add	x9, x9, #0xe80
  40b9a4:	stp	xzr, xzr, [x0, #136]
  40b9a8:	stp	x8, xzr, [x0, #120]
  40b9ac:	fcmp	d1, #0.0
  40b9b0:	fcsel	d1, d0, d3, gt
  40b9b4:	fcmp	d2, #0.0
  40b9b8:	fcsel	d0, d0, d3, gt
  40b9bc:	str	x9, [x0]
  40b9c0:	stp	d1, d0, [x0, #152]
  40b9c4:	ret
  40b9c8:	ldur	q1, [x0, #104]
  40b9cc:	mov	x8, #0x8868                	// #34920
  40b9d0:	ldur	q0, [x0, #88]
  40b9d4:	ldur	q3, [x0, #152]
  40b9d8:	movk	x8, #0x3301, lsl #16
  40b9dc:	movk	x8, #0xbec3, lsl #32
  40b9e0:	fmov	v2.2d, #5.000000000000000000e-01
  40b9e4:	movk	x8, #0xbfd2, lsl #48
  40b9e8:	dup	v4.2d, x8
  40b9ec:	fmul	v1.2d, v1.2d, v2.2d
  40b9f0:	fadd	v0.2d, v0.2d, v1.2d
  40b9f4:	fmul	v1.2d, v3.2d, v4.2d
  40b9f8:	fadd	v0.2d, v0.2d, v1.2d
  40b9fc:	mov	d1, v0.d[1]
  40ba00:	ret
  40ba04:	ldur	q1, [x0, #104]
  40ba08:	mov	x8, #0x8868                	// #34920
  40ba0c:	ldur	q0, [x0, #88]
  40ba10:	ldur	q3, [x0, #152]
  40ba14:	movk	x8, #0x3301, lsl #16
  40ba18:	movk	x8, #0xbec3, lsl #32
  40ba1c:	fmov	v2.2d, #5.000000000000000000e-01
  40ba20:	movk	x8, #0x3fd2, lsl #48
  40ba24:	fmul	v1.2d, v1.2d, v2.2d
  40ba28:	dup	v2.2d, x8
  40ba2c:	fmul	v2.2d, v3.2d, v2.2d
  40ba30:	fsub	v3.2d, v0.2d, v1.2d
  40ba34:	fadd	v0.2d, v0.2d, v1.2d
  40ba38:	mov	v3.d[1], v0.d[1]
  40ba3c:	fsub	v1.2d, v3.2d, v2.2d
  40ba40:	fadd	v0.2d, v3.2d, v2.2d
  40ba44:	mov	d1, v1.d[1]
  40ba48:	ret
  40ba4c:	ldur	q1, [x0, #104]
  40ba50:	mov	x8, #0x8868                	// #34920
  40ba54:	ldur	q0, [x0, #88]
  40ba58:	ldur	q3, [x0, #152]
  40ba5c:	movk	x8, #0x3301, lsl #16
  40ba60:	movk	x8, #0xbec3, lsl #32
  40ba64:	fmov	v2.2d, #5.000000000000000000e-01
  40ba68:	movk	x8, #0x3fd2, lsl #48
  40ba6c:	fmul	v1.2d, v1.2d, v2.2d
  40ba70:	dup	v2.2d, x8
  40ba74:	fmul	v2.2d, v3.2d, v2.2d
  40ba78:	fadd	v3.2d, v0.2d, v1.2d
  40ba7c:	fsub	v0.2d, v0.2d, v1.2d
  40ba80:	mov	v3.d[1], v0.d[1]
  40ba84:	fadd	v1.2d, v3.2d, v2.2d
  40ba88:	fsub	v0.2d, v3.2d, v2.2d
  40ba8c:	mov	d1, v1.d[1]
  40ba90:	ret
  40ba94:	ldur	q1, [x0, #104]
  40ba98:	mov	x8, #0x8868                	// #34920
  40ba9c:	ldur	q0, [x0, #88]
  40baa0:	ldur	q3, [x0, #152]
  40baa4:	movk	x8, #0x3301, lsl #16
  40baa8:	movk	x8, #0xbec3, lsl #32
  40baac:	fmov	v2.2d, #-5.000000000000000000e-01
  40bab0:	movk	x8, #0x3fd2, lsl #48
  40bab4:	dup	v4.2d, x8
  40bab8:	fmul	v1.2d, v1.2d, v2.2d
  40babc:	fadd	v0.2d, v0.2d, v1.2d
  40bac0:	fmul	v1.2d, v3.2d, v4.2d
  40bac4:	fadd	v0.2d, v0.2d, v1.2d
  40bac8:	mov	d1, v0.d[1]
  40bacc:	ret
  40bad0:	sub	sp, sp, #0x70
  40bad4:	stp	x29, x30, [sp, #64]
  40bad8:	str	x21, [sp, #80]
  40badc:	stp	x20, x19, [sp, #96]
  40bae0:	add	x29, sp, #0x40
  40bae4:	mov	x19, x0
  40bae8:	ldr	w8, [x19, #48]!
  40baec:	mov	x20, x0
  40baf0:	cbnz	w8, 40bb08 <sqrt@plt+0x9e28>
  40baf4:	ldr	d0, [x20, #120]
  40baf8:	fcmp	d0, #0.0
  40bafc:	b.pl	40bb08 <sqrt@plt+0x9e28>  // b.nfrst
  40bb00:	ldr	x8, [x20, #144]
  40bb04:	cbz	x8, 40bbf8 <sqrt@plt+0x9f18>
  40bb08:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  40bb0c:	ldr	x0, [x21, #3744]
  40bb10:	ldr	x1, [x20, #144]
  40bb14:	ldr	x2, [x20, #72]
  40bb18:	ldr	x8, [x0]
  40bb1c:	ldr	x8, [x8, #112]
  40bb20:	blr	x8
  40bb24:	ldr	d0, [x20, #152]
  40bb28:	fcmp	d0, #0.0
  40bb2c:	b.ne	40bbb0 <sqrt@plt+0x9ed0>  // b.any
  40bb30:	ldp	d0, d1, [x20, #104]
  40bb34:	ldr	d3, [x20, #136]
  40bb38:	ldp	d4, d5, [x20, #88]
  40bb3c:	fmov	d2, #5.000000000000000000e-01
  40bb40:	fmul	d1, d1, d2
  40bb44:	fmul	d0, d0, d2
  40bb48:	fsub	d2, d1, d3
  40bb4c:	fadd	d6, d0, d4
  40bb50:	fsub	d2, d5, d2
  40bb54:	stp	d6, d2, [sp]
  40bb58:	ldr	d2, [x20, #128]
  40bb5c:	ldr	x0, [x21, #3744]
  40bb60:	fadd	d3, d1, d3
  40bb64:	fadd	d6, d1, d5
  40bb68:	fsub	d1, d5, d1
  40bb6c:	fadd	d3, d3, d5
  40bb70:	fadd	d5, d0, d2
  40bb74:	fsub	d2, d0, d2
  40bb78:	fsub	d0, d4, d0
  40bb7c:	fadd	d5, d4, d5
  40bb80:	fsub	d2, d4, d2
  40bb84:	stp	d5, d3, [sp, #16]
  40bb88:	stp	d2, d6, [sp, #32]
  40bb8c:	stp	d0, d1, [sp, #48]
  40bb90:	ldr	x8, [x0]
  40bb94:	ldr	d0, [x20, #120]
  40bb98:	mov	x1, sp
  40bb9c:	mov	w2, #0x4                   	// #4
  40bba0:	ldr	x8, [x8, #56]
  40bba4:	mov	x3, x19
  40bba8:	blr	x8
  40bbac:	b	40bbe8 <sqrt@plt+0x9f08>
  40bbb0:	ldp	d1, d2, [x20, #104]
  40bbb4:	ldr	x0, [x21, #3744]
  40bbb8:	add	x1, x20, #0x58
  40bbbc:	fabs	d0, d0
  40bbc0:	fabs	d1, d1
  40bbc4:	fabs	d2, d2
  40bbc8:	stp	d1, d2, [sp]
  40bbcc:	ldr	x8, [x0]
  40bbd0:	ldr	d1, [x20, #120]
  40bbd4:	ldr	x4, [x20, #144]
  40bbd8:	mov	x2, sp
  40bbdc:	ldr	x8, [x8, #88]
  40bbe0:	mov	x3, x19
  40bbe4:	blr	x8
  40bbe8:	ldr	x0, [x21, #3744]
  40bbec:	ldr	x8, [x0]
  40bbf0:	ldr	x8, [x8, #120]
  40bbf4:	blr	x8
  40bbf8:	ldp	x20, x19, [sp, #96]
  40bbfc:	ldr	x21, [sp, #80]
  40bc00:	ldp	x29, x30, [sp, #64]
  40bc04:	add	sp, sp, #0x70
  40bc08:	ret
  40bc0c:	str	d10, [sp, #-112]!
  40bc10:	stp	d9, d8, [sp, #16]
  40bc14:	stp	x29, x30, [sp, #32]
  40bc18:	stp	x26, x25, [sp, #48]
  40bc1c:	stp	x24, x23, [sp, #64]
  40bc20:	stp	x22, x21, [sp, #80]
  40bc24:	stp	x20, x19, [sp, #96]
  40bc28:	mov	x29, sp
  40bc2c:	ldr	x8, [x0]
  40bc30:	mov	x19, x2
  40bc34:	mov	x20, x1
  40bc38:	mov	x21, x0
  40bc3c:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x1650>
  40bc40:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x1650>
  40bc44:	tbnz	w8, #12, 40bc74 <sqrt@plt+0x9f94>
  40bc48:	tbz	w8, #8, 40bc60 <sqrt@plt+0x9f80>
  40bc4c:	ldrb	w9, [x22, #3816]
  40bc50:	cbz	w9, 40bc60 <sqrt@plt+0x9f80>
  40bc54:	ldr	x9, [x23, #3792]
  40bc58:	str	x9, [x21, #128]
  40bc5c:	b	40bc74 <sqrt@plt+0x9f94>
  40bc60:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40bc64:	add	x1, x21, #0x80
  40bc68:	add	x0, x0, #0xca0
  40bc6c:	bl	404908 <sqrt@plt+0x2c28>
  40bc70:	ldr	x8, [x21]
  40bc74:	adrp	x24, 432000 <stderr@@GLIBC_2.17+0x1650>
  40bc78:	tbnz	w8, #13, 40bca8 <sqrt@plt+0x9fc8>
  40bc7c:	tbz	w8, #8, 40bc94 <sqrt@plt+0x9fb4>
  40bc80:	ldrb	w9, [x22, #3816]
  40bc84:	cbz	w9, 40bc94 <sqrt@plt+0x9fb4>
  40bc88:	ldr	x9, [x24, #3800]
  40bc8c:	str	x9, [x21, #144]
  40bc90:	b	40bca8 <sqrt@plt+0x9fc8>
  40bc94:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40bc98:	add	x1, x21, #0x90
  40bc9c:	add	x0, x0, #0xca6
  40bca0:	bl	404908 <sqrt@plt+0x2c28>
  40bca4:	ldr	x8, [x21]
  40bca8:	adrp	x26, 432000 <stderr@@GLIBC_2.17+0x1650>
  40bcac:	tbnz	w8, #14, 40bcd8 <sqrt@plt+0x9ff8>
  40bcb0:	tbz	w8, #8, 40bcc8 <sqrt@plt+0x9fe8>
  40bcb4:	ldrb	w8, [x22, #3816]
  40bcb8:	cbz	w8, 40bcc8 <sqrt@plt+0x9fe8>
  40bcbc:	ldr	x8, [x26, #3808]
  40bcc0:	str	x8, [x21, #136]
  40bcc4:	b	40bcd8 <sqrt@plt+0x9ff8>
  40bcc8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40bccc:	add	x1, x21, #0x88
  40bcd0:	add	x0, x0, #0xcad
  40bcd4:	bl	404908 <sqrt@plt+0x2c28>
  40bcd8:	ldp	x8, x25, [x21, #136]
  40bcdc:	mov	w9, #0x1                   	// #1
  40bce0:	str	x25, [x24, #3800]
  40bce4:	ldr	x24, [x21, #128]
  40bce8:	str	x8, [x26, #3808]
  40bcec:	and	x8, x8, #0x7fffffffffffffff
  40bcf0:	fmov	d9, x25
  40bcf4:	fmov	d10, x8
  40bcf8:	fadd	d1, d10, d10
  40bcfc:	fabs	d0, d9
  40bd00:	fmov	d8, x24
  40bd04:	fcmp	d1, d0
  40bd08:	fmov	d0, #5.000000000000000000e-01
  40bd0c:	str	x24, [x23, #3792]
  40bd10:	strb	w9, [x22, #3816]
  40bd14:	str	x8, [x21, #136]
  40bd18:	b.le	40bd2c <sqrt@plt+0xa04c>
  40bd1c:	fmul	d1, d9, d0
  40bd20:	fabs	d10, d1
  40bd24:	fadd	d1, d10, d10
  40bd28:	str	d10, [x21, #136]
  40bd2c:	fabs	d2, d8
  40bd30:	fcmp	d1, d2
  40bd34:	b.le	40bd44 <sqrt@plt+0xa064>
  40bd38:	fmul	d0, d8, d0
  40bd3c:	fabs	d10, d0
  40bd40:	str	d10, [x21, #136]
  40bd44:	mov	w0, #0xa8                  	// #168
  40bd48:	bl	4154e4 <_Znwm@@Base>
  40bd4c:	mov	w8, #0x1                   	// #1
  40bd50:	fneg	d0, d10
  40bd54:	fcmp	d9, #0.0
  40bd58:	str	w8, [x0, #48]
  40bd5c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40bd60:	fcsel	d1, d10, d0, gt
  40bd64:	fcmp	d8, #0.0
  40bd68:	mov	x22, x0
  40bd6c:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40bd70:	mov	x10, #0xbff0000000000000    	// #-4616189618054758400
  40bd74:	add	x8, x8, #0xe80
  40bd78:	fcsel	d0, d10, d0, gt
  40bd7c:	str	xzr, [x0, #32]
  40bd80:	str	wzr, [x0, #40]
  40bd84:	str	xzr, [x0, #16]
  40bd88:	str	wzr, [x0, #24]
  40bd8c:	stp	xzr, xzr, [x0, #80]
  40bd90:	stp	xzr, x25, [x0, #96]
  40bd94:	stp	xzr, xzr, [x0, #136]
  40bd98:	stp	x10, xzr, [x0, #120]
  40bd9c:	stp	x9, xzr, [x0, #64]
  40bda0:	str	x24, [x0, #112]
  40bda4:	stp	x8, xzr, [x0]
  40bda8:	stp	d1, d0, [x0, #152]
  40bdac:	mov	x0, x21
  40bdb0:	mov	x1, x22
  40bdb4:	mov	x2, x20
  40bdb8:	mov	x3, x19
  40bdbc:	bl	40bdfc <sqrt@plt+0xa11c>
  40bdc0:	cbnz	w0, 40bdd8 <sqrt@plt+0xa0f8>
  40bdc4:	ldr	x8, [x22]
  40bdc8:	mov	x0, x22
  40bdcc:	ldr	x8, [x8, #8]
  40bdd0:	blr	x8
  40bdd4:	mov	x22, xzr
  40bdd8:	mov	x0, x22
  40bddc:	ldp	x20, x19, [sp, #96]
  40bde0:	ldp	x22, x21, [sp, #80]
  40bde4:	ldp	x24, x23, [sp, #64]
  40bde8:	ldp	x26, x25, [sp, #48]
  40bdec:	ldp	x29, x30, [sp, #32]
  40bdf0:	ldp	d9, d8, [sp, #16]
  40bdf4:	ldr	d10, [sp], #112
  40bdf8:	ret
  40bdfc:	sub	sp, sp, #0x80
  40be00:	stp	d9, d8, [sp, #64]
  40be04:	stp	x29, x30, [sp, #80]
  40be08:	str	x21, [sp, #96]
  40be0c:	stp	x20, x19, [sp, #112]
  40be10:	add	x29, sp, #0x40
  40be14:	stp	xzr, xzr, [x29, #-16]
  40be18:	ldr	w8, [x3]
  40be1c:	mov	x19, x2
  40be20:	mov	x20, x1
  40be24:	mov	x21, x0
  40be28:	cmp	w8, #0x3
  40be2c:	str	w8, [x0, #232]
  40be30:	b.hi	40be64 <sqrt@plt+0xa184>  // b.pmore
  40be34:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40be38:	add	x9, x9, #0x858
  40be3c:	adr	x10, 40be4c <sqrt@plt+0xa16c>
  40be40:	ldrb	w11, [x9, x8]
  40be44:	add	x10, x10, x11, lsl #2
  40be48:	br	x10
  40be4c:	ldr	x8, [x20]
  40be50:	mov	x0, x20
  40be54:	ldr	x8, [x8, #24]
  40be58:	blr	x8
  40be5c:	fmov	d1, #5.000000000000000000e-01
  40be60:	b	40bea8 <sqrt@plt+0xa1c8>
  40be64:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40be68:	add	x1, x1, #0xa07
  40be6c:	mov	w0, #0x374                 	// #884
  40be70:	bl	413ed0 <sqrt@plt+0x121f0>
  40be74:	fmov	d8, xzr
  40be78:	b	40beac <sqrt@plt+0xa1cc>
  40be7c:	ldr	x8, [x20]
  40be80:	mov	x0, x20
  40be84:	ldr	x8, [x8, #40]
  40be88:	blr	x8
  40be8c:	fmov	d1, #5.000000000000000000e-01
  40be90:	b	40bec8 <sqrt@plt+0xa1e8>
  40be94:	ldr	x8, [x20]
  40be98:	mov	x0, x20
  40be9c:	ldr	x8, [x8, #24]
  40bea0:	blr	x8
  40bea4:	fmov	d1, #-5.000000000000000000e-01
  40bea8:	fmul	d8, d0, d1
  40beac:	fmov	d9, xzr
  40beb0:	b	40bed0 <sqrt@plt+0xa1f0>
  40beb4:	ldr	x8, [x20]
  40beb8:	mov	x0, x20
  40bebc:	ldr	x8, [x8, #40]
  40bec0:	blr	x8
  40bec4:	fmov	d1, #-5.000000000000000000e-01
  40bec8:	fmul	d9, d0, d1
  40becc:	fmov	d8, xzr
  40bed0:	ldr	x8, [x21]
  40bed4:	tbnz	w8, #10, 40bef4 <sqrt@plt+0xa214>
  40bed8:	ldr	q0, [x19]
  40bedc:	stur	q0, [x29, #-16]
  40bee0:	ldp	d0, d1, [x29, #-16]
  40bee4:	fadd	d0, d8, d0
  40bee8:	fadd	d1, d9, d1
  40beec:	stp	d0, d1, [x29, #-16]
  40bef0:	b	40bf44 <sqrt@plt+0xa264>
  40bef4:	ldr	q0, [x21, #80]
  40bef8:	stur	q0, [x29, #-16]
  40befc:	tbz	w8, #11, 40bf44 <sqrt@plt+0xa264>
  40bf00:	str	x20, [sp]
  40bf04:	ldr	x0, [x21, #112]
  40bf08:	mov	x1, sp
  40bf0c:	add	x2, sp, #0x18
  40bf10:	bl	40bf8c <sqrt@plt+0xa2ac>
  40bf14:	cbz	w0, 40bf74 <sqrt@plt+0xa294>
  40bf18:	ldr	x0, [sp, #24]
  40bf1c:	cbz	x0, 40bf34 <sqrt@plt+0xa254>
  40bf20:	ldr	x8, [x0]
  40bf24:	ldr	x8, [x8, #16]
  40bf28:	blr	x8
  40bf2c:	mov	v0.d[1], v1.d[0]
  40bf30:	b	40bf38 <sqrt@plt+0xa258>
  40bf34:	ldur	q0, [sp, #32]
  40bf38:	ldur	q1, [x29, #-16]
  40bf3c:	fsub	v0.2d, v1.2d, v0.2d
  40bf40:	stur	q0, [x29, #-16]
  40bf44:	ldr	x8, [x20]
  40bf48:	sub	x1, x29, #0x10
  40bf4c:	mov	x0, x20
  40bf50:	ldr	x8, [x8, #144]
  40bf54:	blr	x8
  40bf58:	ldp	d0, d1, [x29, #-16]
  40bf5c:	mov	w0, #0x1                   	// #1
  40bf60:	fadd	d0, d8, d0
  40bf64:	fadd	d1, d9, d1
  40bf68:	stp	d0, d1, [x29, #-16]
  40bf6c:	ldur	q0, [x29, #-16]
  40bf70:	str	q0, [x19]
  40bf74:	ldp	x20, x19, [sp, #112]
  40bf78:	ldr	x21, [sp, #96]
  40bf7c:	ldp	x29, x30, [sp, #80]
  40bf80:	ldp	d9, d8, [sp, #64]
  40bf84:	add	sp, sp, #0x80
  40bf88:	ret
  40bf8c:	sub	sp, sp, #0x50
  40bf90:	stp	x29, x30, [sp, #32]
  40bf94:	stp	x22, x21, [sp, #48]
  40bf98:	stp	x20, x19, [sp, #64]
  40bf9c:	add	x29, sp, #0x20
  40bfa0:	ldr	w8, [x0, #48]
  40bfa4:	mov	x19, x2
  40bfa8:	mov	x21, x0
  40bfac:	cbz	w8, 40bfd4 <sqrt@plt+0xa2f4>
  40bfb0:	ldr	q0, [x21]
  40bfb4:	str	xzr, [x19]
  40bfb8:	stur	q0, [x19, #8]
  40bfbc:	mov	w0, #0x1                   	// #1
  40bfc0:	ldp	x20, x19, [sp, #64]
  40bfc4:	ldp	x22, x21, [sp, #48]
  40bfc8:	ldp	x29, x30, [sp, #32]
  40bfcc:	add	sp, sp, #0x50
  40bfd0:	ret
  40bfd4:	ldr	x22, [x21, #32]
  40bfd8:	mov	x20, x1
  40bfdc:	mov	x0, x1
  40bfe0:	cbz	x22, 40c00c <sqrt@plt+0xa32c>
  40bfe4:	mov	x0, x20
  40bfe8:	ldr	x0, [x0]
  40bfec:	cbz	x0, 40c05c <sqrt@plt+0xa37c>
  40bff0:	ldr	x8, [x0]
  40bff4:	ldr	x1, [x22, #8]
  40bff8:	ldr	x8, [x8, #136]
  40bffc:	blr	x8
  40c000:	cbz	x0, 40c05c <sqrt@plt+0xa37c>
  40c004:	ldr	x22, [x22]
  40c008:	cbnz	x22, 40bfe8 <sqrt@plt+0xa308>
  40c00c:	ldp	x8, x9, [x21, #16]
  40c010:	and	x10, x9, #0x1
  40c014:	cmp	x9, #0x0
  40c018:	orr	x12, x10, x8
  40c01c:	cset	w11, eq  // eq = none
  40c020:	cmp	x12, #0x0
  40c024:	cset	w12, eq  // eq = none
  40c028:	cbnz	x8, 40c034 <sqrt@plt+0xa354>
  40c02c:	orr	w11, w11, w12
  40c030:	tbnz	w11, #0, 40c08c <sqrt@plt+0xa3ac>
  40c034:	ldr	x11, [x0]
  40c038:	cbz	x11, 40c08c <sqrt@plt+0xa3ac>
  40c03c:	add	x0, x11, x9, asr #1
  40c040:	cbz	x10, 40c04c <sqrt@plt+0xa36c>
  40c044:	ldr	x9, [x0]
  40c048:	ldr	x8, [x9, x8]
  40c04c:	blr	x8
  40c050:	stp	d0, d1, [x19, #8]
  40c054:	str	xzr, [x19]
  40c058:	b	40c09c <sqrt@plt+0xa3bc>
  40c05c:	ldr	x1, [x22, #8]
  40c060:	add	x0, sp, #0x8
  40c064:	bl	4141e8 <sqrt@plt+0x12508>
  40c068:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2650>
  40c06c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40c070:	add	x2, x2, #0xa58
  40c074:	add	x0, x0, #0xa34
  40c078:	add	x1, sp, #0x8
  40c07c:	mov	x3, x2
  40c080:	bl	4056a8 <sqrt@plt+0x39c8>
  40c084:	mov	w0, wzr
  40c088:	b	40bfc0 <sqrt@plt+0xa2e0>
  40c08c:	ldr	x8, [x0, #16]
  40c090:	ldr	q0, [x0]
  40c094:	str	x8, [x19, #16]
  40c098:	str	q0, [x19]
  40c09c:	ldr	x0, [x21, #40]
  40c0a0:	cbz	x0, 40bfbc <sqrt@plt+0xa2dc>
  40c0a4:	add	x2, sp, #0x8
  40c0a8:	mov	x1, x20
  40c0ac:	bl	40bf8c <sqrt@plt+0xa2ac>
  40c0b0:	cbz	w0, 40bfc0 <sqrt@plt+0xa2e0>
  40c0b4:	ldr	x8, [sp, #24]
  40c0b8:	str	x8, [x19, #16]
  40c0bc:	ldr	x8, [x19]
  40c0c0:	ldr	x9, [sp, #8]
  40c0c4:	cmp	x8, x9
  40c0c8:	b.eq	40bfbc <sqrt@plt+0xa2dc>  // b.none
  40c0cc:	str	xzr, [x19]
  40c0d0:	b	40bfbc <sqrt@plt+0xa2dc>
  40c0d4:	mov	w8, #0x1                   	// #1
  40c0d8:	str	w8, [x0, #48]
  40c0dc:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40c0e0:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40c0e4:	add	x8, x8, #0xca0
  40c0e8:	str	xzr, [x0, #32]
  40c0ec:	str	wzr, [x0, #40]
  40c0f0:	stp	xzr, xzr, [x0, #8]
  40c0f4:	str	wzr, [x0, #24]
  40c0f8:	stp	xzr, xzr, [x0, #88]
  40c0fc:	stp	xzr, xzr, [x0, #72]
  40c100:	str	x9, [x0, #64]
  40c104:	str	x8, [x0]
  40c108:	ldr	q0, [x1]
  40c10c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40c110:	add	x8, x8, #0xf70
  40c114:	str	x8, [x0]
  40c118:	stur	q0, [x0, #104]
  40c11c:	ldr	q0, [x2]
  40c120:	str	x3, [x0, #136]
  40c124:	stur	q0, [x0, #120]
  40c128:	ret
  40c12c:	stp	x29, x30, [sp, #-32]!
  40c130:	stp	x20, x19, [sp, #16]
  40c134:	ldr	x20, [x0, #136]
  40c138:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40c13c:	mov	x19, x0
  40c140:	add	x8, x8, #0xf70
  40c144:	mov	x29, sp
  40c148:	str	x8, [x0]
  40c14c:	cbz	x20, 40c160 <sqrt@plt+0xa480>
  40c150:	mov	x0, x20
  40c154:	bl	401ff0 <sqrt@plt+0x310>
  40c158:	mov	x0, x20
  40c15c:	bl	415588 <_ZdlPv@@Base>
  40c160:	ldr	x0, [x19, #120]
  40c164:	cbz	x0, 40c180 <sqrt@plt+0xa4a0>
  40c168:	ldr	x8, [x0]
  40c16c:	ldr	x20, [x0, #16]
  40c170:	ldr	x8, [x8, #8]
  40c174:	blr	x8
  40c178:	mov	x0, x20
  40c17c:	cbnz	x20, 40c168 <sqrt@plt+0xa488>
  40c180:	mov	x0, x19
  40c184:	ldp	x20, x19, [sp, #16]
  40c188:	ldp	x29, x30, [sp], #32
  40c18c:	b	40ec64 <sqrt@plt+0xcf84>
  40c190:	stp	x29, x30, [sp, #-32]!
  40c194:	str	x19, [sp, #16]
  40c198:	mov	x29, sp
  40c19c:	mov	x19, x0
  40c1a0:	bl	40c12c <sqrt@plt+0xa44c>
  40c1a4:	mov	x0, x19
  40c1a8:	ldr	x19, [sp, #16]
  40c1ac:	ldp	x29, x30, [sp], #32
  40c1b0:	b	415588 <_ZdlPv@@Base>
  40c1b4:	sub	sp, sp, #0x50
  40c1b8:	stp	x29, x30, [sp, #32]
  40c1bc:	str	x21, [sp, #48]
  40c1c0:	stp	x20, x19, [sp, #64]
  40c1c4:	add	x29, sp, #0x20
  40c1c8:	ldr	x8, [x0]
  40c1cc:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  40c1d0:	ldr	x20, [x21, #3744]
  40c1d4:	mov	x19, x0
  40c1d8:	ldr	x8, [x8, #104]
  40c1dc:	blr	x8
  40c1e0:	stp	d0, d1, [sp, #16]
  40c1e4:	ldr	x8, [x19]
  40c1e8:	mov	x0, x19
  40c1ec:	ldr	x8, [x8, #80]
  40c1f0:	blr	x8
  40c1f4:	stp	d0, d1, [sp]
  40c1f8:	ldr	x8, [x20]
  40c1fc:	add	x1, sp, #0x10
  40c200:	mov	x2, sp
  40c204:	mov	x0, x20
  40c208:	ldr	x8, [x8, #152]
  40c20c:	blr	x8
  40c210:	ldr	x19, [x19, #120]
  40c214:	cbz	x19, 40c240 <sqrt@plt+0xa560>
  40c218:	ldr	x8, [x19]
  40c21c:	mov	x0, x19
  40c220:	ldr	x8, [x8, #176]
  40c224:	blr	x8
  40c228:	ldr	x8, [x19]
  40c22c:	mov	x0, x19
  40c230:	ldr	x8, [x8, #184]
  40c234:	blr	x8
  40c238:	ldr	x19, [x19, #16]
  40c23c:	cbnz	x19, 40c218 <sqrt@plt+0xa538>
  40c240:	ldr	x0, [x21, #3744]
  40c244:	ldr	x8, [x0]
  40c248:	ldr	x8, [x8, #160]
  40c24c:	blr	x8
  40c250:	ldp	x20, x19, [sp, #64]
  40c254:	ldr	x21, [sp, #48]
  40c258:	ldp	x29, x30, [sp, #32]
  40c25c:	add	sp, sp, #0x50
  40c260:	ret
  40c264:	stp	x29, x30, [sp, #-32]!
  40c268:	str	x19, [sp, #16]
  40c26c:	mov	x29, sp
  40c270:	cbz	x0, 40c2a0 <sqrt@plt+0xa5c0>
  40c274:	mov	x19, x0
  40c278:	ldr	x8, [x19]
  40c27c:	mov	x0, x19
  40c280:	ldr	x8, [x8, #176]
  40c284:	blr	x8
  40c288:	ldr	x8, [x19]
  40c28c:	mov	x0, x19
  40c290:	ldr	x8, [x8, #184]
  40c294:	blr	x8
  40c298:	ldr	x19, [x19, #16]
  40c29c:	cbnz	x19, 40c278 <sqrt@plt+0xa598>
  40c2a0:	ldr	x19, [sp, #16]
  40c2a4:	ldp	x29, x30, [sp], #32
  40c2a8:	ret
  40c2ac:	stp	x29, x30, [sp, #-48]!
  40c2b0:	str	x21, [sp, #16]
  40c2b4:	stp	x20, x19, [sp, #32]
  40c2b8:	mov	x29, sp
  40c2bc:	ldr	q0, [x1]
  40c2c0:	ldur	q1, [x0, #88]
  40c2c4:	ldr	x21, [x0, #120]
  40c2c8:	mov	x19, x1
  40c2cc:	mov	x20, x0
  40c2d0:	fadd	v0.2d, v0.2d, v1.2d
  40c2d4:	stur	q0, [x0, #88]
  40c2d8:	cbz	x21, 40c2f8 <sqrt@plt+0xa618>
  40c2dc:	ldr	x8, [x21]
  40c2e0:	mov	x0, x21
  40c2e4:	mov	x1, x19
  40c2e8:	ldr	x8, [x8, #144]
  40c2ec:	blr	x8
  40c2f0:	ldr	x21, [x21, #16]
  40c2f4:	cbnz	x21, 40c2dc <sqrt@plt+0xa5fc>
  40c2f8:	ldr	x0, [x20, #136]
  40c2fc:	mov	x1, x19
  40c300:	ldp	x20, x19, [sp, #32]
  40c304:	ldr	x21, [sp, #16]
  40c308:	ldp	x29, x30, [sp], #48
  40c30c:	b	40c310 <sqrt@plt+0xa630>
  40c310:	sub	sp, sp, #0x40
  40c314:	stp	x29, x30, [sp, #32]
  40c318:	stp	x20, x19, [sp, #48]
  40c31c:	add	x29, sp, #0x20
  40c320:	mov	x19, x1
  40c324:	mov	x1, x0
  40c328:	add	x0, sp, #0x10
  40c32c:	bl	4023d4 <sqrt@plt+0x6f4>
  40c330:	add	x0, sp, #0x10
  40c334:	add	x1, sp, #0x8
  40c338:	mov	x2, sp
  40c33c:	bl	4023e0 <sqrt@plt+0x700>
  40c340:	cbz	w0, 40c390 <sqrt@plt+0xa6b0>
  40c344:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x2650>
  40c348:	add	x20, x20, #0x54
  40c34c:	ldr	x8, [sp, #8]
  40c350:	cbz	x8, 40c37c <sqrt@plt+0xa69c>
  40c354:	ldrb	w8, [x8]
  40c358:	ldrb	w8, [x20, x8]
  40c35c:	cbz	w8, 40c37c <sqrt@plt+0xa69c>
  40c360:	ldr	x8, [sp]
  40c364:	ldr	x9, [x8]
  40c368:	cbnz	x9, 40c37c <sqrt@plt+0xa69c>
  40c36c:	ldr	q0, [x19]
  40c370:	ldur	q1, [x8, #8]
  40c374:	fadd	v0.2d, v0.2d, v1.2d
  40c378:	stur	q0, [x8, #8]
  40c37c:	add	x0, sp, #0x10
  40c380:	add	x1, sp, #0x8
  40c384:	mov	x2, sp
  40c388:	bl	4023e0 <sqrt@plt+0x700>
  40c38c:	cbnz	w0, 40c34c <sqrt@plt+0xa66c>
  40c390:	ldp	x20, x19, [sp, #48]
  40c394:	ldp	x29, x30, [sp, #32]
  40c398:	add	sp, sp, #0x40
  40c39c:	ret
  40c3a0:	ldr	x0, [x0, #136]
  40c3a4:	b	402270 <sqrt@plt+0x590>
  40c3a8:	mov	w0, #0xa                   	// #10
  40c3ac:	ret
  40c3b0:	sub	sp, sp, #0x90
  40c3b4:	stp	x29, x30, [sp, #64]
  40c3b8:	str	x25, [sp, #80]
  40c3bc:	stp	x24, x23, [sp, #96]
  40c3c0:	stp	x22, x21, [sp, #112]
  40c3c4:	stp	x20, x19, [sp, #128]
  40c3c8:	add	x29, sp, #0x40
  40c3cc:	mov	w8, #0x1                   	// #1
  40c3d0:	movi	v0.2d, #0x0
  40c3d4:	str	w8, [sp, #24]
  40c3d8:	stp	q0, q0, [sp, #32]
  40c3dc:	mov	x23, x0
  40c3e0:	ldr	x22, [x23, #16]!
  40c3e4:	mov	x19, x2
  40c3e8:	mov	x20, x0
  40c3ec:	mov	x21, x1
  40c3f0:	cbz	x22, 40c418 <sqrt@plt+0xa738>
  40c3f4:	ldr	x8, [x22]
  40c3f8:	add	x1, sp, #0x18
  40c3fc:	mov	x0, x22
  40c400:	ldr	x8, [x8, #160]
  40c404:	blr	x8
  40c408:	ldr	x22, [x22, #16]
  40c40c:	cbnz	x22, 40c3f4 <sqrt@plt+0xa714>
  40c410:	ldr	w8, [sp, #24]
  40c414:	cbz	w8, 40c424 <sqrt@plt+0xa744>
  40c418:	mov	x24, xzr
  40c41c:	mov	x25, xzr
  40c420:	b	40c480 <sqrt@plt+0xa7a0>
  40c424:	ldp	q0, q1, [sp, #32]
  40c428:	fadd	v0.2d, v0.2d, v1.2d
  40c42c:	fmov	v1.2d, #-5.000000000000000000e-01
  40c430:	fmul	v0.2d, v0.2d, v1.2d
  40c434:	str	q0, [sp]
  40c438:	ldr	x22, [x23]
  40c43c:	cbz	x22, 40c45c <sqrt@plt+0xa77c>
  40c440:	ldr	x8, [x22]
  40c444:	mov	x1, sp
  40c448:	mov	x0, x22
  40c44c:	ldr	x8, [x8, #144]
  40c450:	blr	x8
  40c454:	ldr	x22, [x22, #16]
  40c458:	cbnz	x22, 40c440 <sqrt@plt+0xa760>
  40c45c:	ldr	x0, [x20, #32]
  40c460:	mov	x1, sp
  40c464:	bl	40c310 <sqrt@plt+0xa630>
  40c468:	ldp	d0, d1, [sp, #48]
  40c46c:	ldp	d2, d3, [sp, #32]
  40c470:	fsub	d0, d0, d2
  40c474:	fsub	d1, d1, d3
  40c478:	fmov	x25, d0
  40c47c:	fmov	x24, d1
  40c480:	ldr	x8, [x20]
  40c484:	tbz	w8, #13, 40c48c <sqrt@plt+0xa7ac>
  40c488:	ldr	x25, [x20, #144]
  40c48c:	tbz	w8, #12, 40c494 <sqrt@plt+0xa7b4>
  40c490:	ldr	x24, [x20, #128]
  40c494:	mov	w0, #0x90                  	// #144
  40c498:	bl	4154e4 <_Znwm@@Base>
  40c49c:	adrp	x11, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40c4a0:	mov	w9, #0x1                   	// #1
  40c4a4:	mov	x10, #0x3ff0000000000000    	// #4607182418800017408
  40c4a8:	add	x11, x11, #0xf70
  40c4ac:	ldr	x8, [x20, #32]
  40c4b0:	str	xzr, [x0, #32]
  40c4b4:	str	wzr, [x0, #40]
  40c4b8:	str	wzr, [x0, #24]
  40c4bc:	stp	xzr, xzr, [x0, #8]
  40c4c0:	stp	xzr, x25, [x0, #96]
  40c4c4:	stp	xzr, xzr, [x0, #80]
  40c4c8:	str	x24, [x0, #112]
  40c4cc:	str	w9, [x0, #48]
  40c4d0:	stp	x10, xzr, [x0, #64]
  40c4d4:	str	x11, [x0]
  40c4d8:	ldr	q0, [x23]
  40c4dc:	mov	x22, x0
  40c4e0:	str	x8, [x0, #136]
  40c4e4:	mov	x1, x22
  40c4e8:	stur	q0, [x0, #120]
  40c4ec:	mov	x0, x20
  40c4f0:	mov	x2, x21
  40c4f4:	mov	x3, x19
  40c4f8:	bl	40bdfc <sqrt@plt+0xa11c>
  40c4fc:	cbnz	w0, 40c514 <sqrt@plt+0xa834>
  40c500:	ldr	x8, [x22]
  40c504:	mov	x0, x22
  40c508:	ldr	x8, [x8, #8]
  40c50c:	blr	x8
  40c510:	mov	x22, xzr
  40c514:	stp	xzr, xzr, [x23]
  40c518:	str	xzr, [x23, #16]
  40c51c:	mov	x0, x22
  40c520:	ldp	x20, x19, [sp, #128]
  40c524:	ldp	x22, x21, [sp, #112]
  40c528:	ldp	x24, x23, [sp, #96]
  40c52c:	ldr	x25, [sp, #80]
  40c530:	ldp	x29, x30, [sp, #64]
  40c534:	add	sp, sp, #0x90
  40c538:	ret
  40c53c:	mov	w8, #0x1                   	// #1
  40c540:	str	w8, [x0, #48]
  40c544:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40c548:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40c54c:	add	x8, x8, #0xca0
  40c550:	str	xzr, [x0, #32]
  40c554:	str	wzr, [x0, #40]
  40c558:	stp	xzr, xzr, [x0, #8]
  40c55c:	str	wzr, [x0, #24]
  40c560:	stp	xzr, xzr, [x0, #88]
  40c564:	stp	xzr, xzr, [x0, #72]
  40c568:	str	x9, [x0, #64]
  40c56c:	str	x8, [x0]
  40c570:	ldr	q0, [x1]
  40c574:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40c578:	add	x8, x8, #0xa70
  40c57c:	str	x8, [x0]
  40c580:	stur	q0, [x0, #104]
  40c584:	ret
  40c588:	stp	x29, x30, [sp, #-48]!
  40c58c:	stp	x22, x21, [sp, #16]
  40c590:	stp	x20, x19, [sp, #32]
  40c594:	mov	x29, sp
  40c598:	ldr	x8, [x0]
  40c59c:	mov	x19, x2
  40c5a0:	mov	x20, x0
  40c5a4:	mov	x21, x1
  40c5a8:	tbnz	w8, #12, 40c5f0 <sqrt@plt+0xa910>
  40c5ac:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40c5b0:	add	x1, x20, #0x80
  40c5b4:	add	x0, x0, #0xcc9
  40c5b8:	bl	404908 <sqrt@plt+0x2c28>
  40c5bc:	ldr	x8, [x20, #120]
  40c5c0:	cbz	x8, 40c5dc <sqrt@plt+0xa8fc>
  40c5c4:	mov	w9, wzr
  40c5c8:	ldr	x8, [x8]
  40c5cc:	add	w9, w9, #0x1
  40c5d0:	cbnz	x8, 40c5c8 <sqrt@plt+0xa8e8>
  40c5d4:	scvtf	d0, w9
  40c5d8:	b	40c5e0 <sqrt@plt+0xa900>
  40c5dc:	fmov	d0, xzr
  40c5e0:	ldr	d1, [x20, #128]
  40c5e4:	ldr	x8, [x20]
  40c5e8:	fmul	d0, d1, d0
  40c5ec:	str	d0, [x20, #128]
  40c5f0:	tbnz	w8, #13, 40c604 <sqrt@plt+0xa924>
  40c5f4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40c5f8:	add	x1, x20, #0x90
  40c5fc:	add	x0, x0, #0xcd0
  40c600:	bl	404908 <sqrt@plt+0x2c28>
  40c604:	mov	w0, #0x78                  	// #120
  40c608:	bl	4154e4 <_Znwm@@Base>
  40c60c:	ldr	x8, [x20, #144]
  40c610:	ldr	x9, [x20, #128]
  40c614:	mov	w10, #0x1                   	// #1
  40c618:	str	w10, [x0, #48]
  40c61c:	adrp	x10, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40c620:	mov	x22, x0
  40c624:	mov	x11, #0x3ff0000000000000    	// #4607182418800017408
  40c628:	add	x10, x10, #0xa70
  40c62c:	str	xzr, [x0, #32]
  40c630:	str	wzr, [x0, #40]
  40c634:	stp	xzr, xzr, [x0, #8]
  40c638:	str	wzr, [x0, #24]
  40c63c:	stp	xzr, xzr, [x0, #80]
  40c640:	stp	x11, xzr, [x0, #64]
  40c644:	stp	xzr, x8, [x0, #96]
  40c648:	str	x9, [x0, #112]
  40c64c:	str	x10, [x0]
  40c650:	mov	x0, x20
  40c654:	mov	x1, x22
  40c658:	mov	x2, x21
  40c65c:	mov	x3, x19
  40c660:	bl	40bdfc <sqrt@plt+0xa11c>
  40c664:	cbnz	w0, 40c67c <sqrt@plt+0xa99c>
  40c668:	ldr	x8, [x22]
  40c66c:	mov	x0, x22
  40c670:	ldr	x8, [x8, #8]
  40c674:	blr	x8
  40c678:	mov	x22, xzr
  40c67c:	mov	x0, x22
  40c680:	ldp	x20, x19, [sp, #32]
  40c684:	ldp	x22, x21, [sp, #16]
  40c688:	ldp	x29, x30, [sp], #48
  40c68c:	ret
  40c690:	mov	w8, #0x1                   	// #1
  40c694:	str	w8, [x0, #48]
  40c698:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40c69c:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40c6a0:	add	x8, x8, #0xca0
  40c6a4:	str	xzr, [x0, #32]
  40c6a8:	str	wzr, [x0, #40]
  40c6ac:	stp	xzr, xzr, [x0, #8]
  40c6b0:	str	wzr, [x0, #24]
  40c6b4:	stp	xzr, xzr, [x0, #88]
  40c6b8:	stp	xzr, xzr, [x0, #72]
  40c6bc:	str	x8, [x0]
  40c6c0:	str	x9, [x0, #64]
  40c6c4:	ldr	q0, [x1]
  40c6c8:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40c6cc:	mov	x8, #0xbff0000000000000    	// #-4616189618054758400
  40c6d0:	add	x9, x9, #0x60
  40c6d4:	stp	xzr, xzr, [x0, #136]
  40c6d8:	stp	x8, xzr, [x0, #120]
  40c6dc:	stur	q0, [x0, #104]
  40c6e0:	str	x9, [x0]
  40c6e4:	ret
  40c6e8:	stp	x29, x30, [sp, #-48]!
  40c6ec:	str	x21, [sp, #16]
  40c6f0:	stp	x20, x19, [sp, #32]
  40c6f4:	mov	x29, sp
  40c6f8:	mov	x19, x0
  40c6fc:	ldr	w8, [x19, #48]!
  40c700:	mov	x20, x0
  40c704:	cbnz	w8, 40c71c <sqrt@plt+0xaa3c>
  40c708:	ldr	d0, [x20, #120]
  40c70c:	fcmp	d0, #0.0
  40c710:	b.pl	40c71c <sqrt@plt+0xaa3c>  // b.nfrst
  40c714:	ldr	x8, [x20, #144]
  40c718:	cbz	x8, 40c774 <sqrt@plt+0xaa94>
  40c71c:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  40c720:	ldr	x0, [x21, #3744]
  40c724:	ldr	x1, [x20, #144]
  40c728:	ldr	x2, [x20, #72]
  40c72c:	ldr	x8, [x0]
  40c730:	ldr	x8, [x8, #112]
  40c734:	blr	x8
  40c738:	ldr	x0, [x21, #3744]
  40c73c:	ldr	d0, [x20, #120]
  40c740:	add	x1, x20, #0x58
  40c744:	add	x2, x20, #0x68
  40c748:	ldr	x8, [x0]
  40c74c:	mov	x3, x19
  40c750:	ldr	x8, [x8, #80]
  40c754:	blr	x8
  40c758:	ldr	x0, [x21, #3744]
  40c75c:	ldp	x20, x19, [sp, #32]
  40c760:	ldr	x21, [sp, #16]
  40c764:	ldr	x8, [x0]
  40c768:	ldr	x1, [x8, #120]
  40c76c:	ldp	x29, x30, [sp], #48
  40c770:	br	x1
  40c774:	ldp	x20, x19, [sp, #32]
  40c778:	ldr	x21, [sp, #16]
  40c77c:	ldp	x29, x30, [sp], #48
  40c780:	ret
  40c784:	stp	x29, x30, [sp, #-80]!
  40c788:	stp	x26, x25, [sp, #16]
  40c78c:	stp	x24, x23, [sp, #32]
  40c790:	stp	x22, x21, [sp, #48]
  40c794:	stp	x20, x19, [sp, #64]
  40c798:	mov	x29, sp
  40c79c:	ldr	x8, [x0]
  40c7a0:	mov	x19, x2
  40c7a4:	mov	x20, x1
  40c7a8:	mov	x21, x0
  40c7ac:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x1650>
  40c7b0:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x1650>
  40c7b4:	tbnz	w8, #12, 40c7e4 <sqrt@plt+0xab04>
  40c7b8:	tbz	w8, #8, 40c7d0 <sqrt@plt+0xaaf0>
  40c7bc:	ldrb	w9, [x22, #3840]
  40c7c0:	cbz	w9, 40c7d0 <sqrt@plt+0xaaf0>
  40c7c4:	ldr	x9, [x23, #3824]
  40c7c8:	str	x9, [x21, #128]
  40c7cc:	b	40c7e4 <sqrt@plt+0xab04>
  40c7d0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40c7d4:	add	x1, x21, #0x80
  40c7d8:	add	x0, x0, #0xcb4
  40c7dc:	bl	404908 <sqrt@plt+0x2c28>
  40c7e0:	ldr	x8, [x21]
  40c7e4:	adrp	x24, 432000 <stderr@@GLIBC_2.17+0x1650>
  40c7e8:	tbnz	w8, #13, 40c814 <sqrt@plt+0xab34>
  40c7ec:	tbz	w8, #8, 40c804 <sqrt@plt+0xab24>
  40c7f0:	ldrb	w8, [x22, #3840]
  40c7f4:	cbz	w8, 40c804 <sqrt@plt+0xab24>
  40c7f8:	ldr	x8, [x24, #3832]
  40c7fc:	str	x8, [x21, #144]
  40c800:	b	40c814 <sqrt@plt+0xab34>
  40c804:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40c808:	add	x1, x21, #0x90
  40c80c:	add	x0, x0, #0xcbe
  40c810:	bl	404908 <sqrt@plt+0x2c28>
  40c814:	ldr	x25, [x21, #144]
  40c818:	mov	w26, #0x1                   	// #1
  40c81c:	mov	w0, #0x98                  	// #152
  40c820:	str	x25, [x24, #3832]
  40c824:	ldr	x24, [x21, #128]
  40c828:	strb	w26, [x22, #3840]
  40c82c:	str	x24, [x23, #3824]
  40c830:	bl	4154e4 <_Znwm@@Base>
  40c834:	adrp	x10, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40c838:	mov	x22, x0
  40c83c:	mov	x8, #0x3ff0000000000000    	// #4607182418800017408
  40c840:	mov	x9, #0xbff0000000000000    	// #-4616189618054758400
  40c844:	add	x10, x10, #0x60
  40c848:	str	xzr, [x0, #32]
  40c84c:	str	wzr, [x0, #40]
  40c850:	stp	xzr, xzr, [x0, #8]
  40c854:	str	wzr, [x0, #24]
  40c858:	str	w26, [x0, #48]
  40c85c:	stp	xzr, xzr, [x0, #80]
  40c860:	stp	xzr, x25, [x0, #96]
  40c864:	stp	xzr, xzr, [x0, #136]
  40c868:	stp	x9, xzr, [x0, #120]
  40c86c:	stp	x8, xzr, [x0, #64]
  40c870:	str	x24, [x0, #112]
  40c874:	str	x10, [x0]
  40c878:	mov	x0, x21
  40c87c:	mov	x1, x22
  40c880:	mov	x2, x20
  40c884:	mov	x3, x19
  40c888:	bl	40bdfc <sqrt@plt+0xa11c>
  40c88c:	cbnz	w0, 40c8a4 <sqrt@plt+0xabc4>
  40c890:	ldr	x8, [x22]
  40c894:	mov	x0, x22
  40c898:	ldr	x8, [x8, #8]
  40c89c:	blr	x8
  40c8a0:	mov	x22, xzr
  40c8a4:	mov	x0, x22
  40c8a8:	ldp	x20, x19, [sp, #64]
  40c8ac:	ldp	x22, x21, [sp, #48]
  40c8b0:	ldp	x24, x23, [sp, #32]
  40c8b4:	ldp	x26, x25, [sp, #16]
  40c8b8:	ldp	x29, x30, [sp], #80
  40c8bc:	ret
  40c8c0:	mov	w8, #0x1                   	// #1
  40c8c4:	str	w8, [x0, #48]
  40c8c8:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40c8cc:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40c8d0:	mov	x10, #0xbff0000000000000    	// #-4616189618054758400
  40c8d4:	add	x8, x8, #0x150
  40c8d8:	str	xzr, [x0, #32]
  40c8dc:	str	wzr, [x0, #40]
  40c8e0:	stp	xzr, xzr, [x0, #8]
  40c8e4:	str	wzr, [x0, #24]
  40c8e8:	stp	xzr, xzr, [x0, #88]
  40c8ec:	stp	xzr, xzr, [x0, #72]
  40c8f0:	stp	d0, d0, [x0, #104]
  40c8f4:	stp	xzr, xzr, [x0, #136]
  40c8f8:	str	x9, [x0, #64]
  40c8fc:	stp	x10, xzr, [x0, #120]
  40c900:	str	x8, [x0]
  40c904:	ret
  40c908:	stp	x29, x30, [sp, #-48]!
  40c90c:	str	x21, [sp, #16]
  40c910:	stp	x20, x19, [sp, #32]
  40c914:	mov	x29, sp
  40c918:	mov	x19, x0
  40c91c:	ldr	w8, [x19, #48]!
  40c920:	mov	x20, x0
  40c924:	cbnz	w8, 40c93c <sqrt@plt+0xac5c>
  40c928:	ldr	d0, [x20, #120]
  40c92c:	fcmp	d0, #0.0
  40c930:	b.pl	40c93c <sqrt@plt+0xac5c>  // b.nfrst
  40c934:	ldr	x8, [x20, #144]
  40c938:	cbz	x8, 40c99c <sqrt@plt+0xacbc>
  40c93c:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  40c940:	ldr	x0, [x21, #3744]
  40c944:	ldr	x1, [x20, #144]
  40c948:	ldr	x2, [x20, #72]
  40c94c:	ldr	x8, [x0]
  40c950:	ldr	x8, [x8, #112]
  40c954:	blr	x8
  40c958:	ldr	x0, [x21, #3744]
  40c95c:	ldr	d0, [x20, #104]
  40c960:	ldr	d1, [x20, #120]
  40c964:	fmov	d2, #5.000000000000000000e-01
  40c968:	ldr	x8, [x0]
  40c96c:	add	x1, x20, #0x58
  40c970:	fmul	d0, d0, d2
  40c974:	mov	x2, x19
  40c978:	ldr	x8, [x8, #32]
  40c97c:	blr	x8
  40c980:	ldr	x0, [x21, #3744]
  40c984:	ldp	x20, x19, [sp, #32]
  40c988:	ldr	x21, [sp, #16]
  40c98c:	ldr	x8, [x0]
  40c990:	ldr	x1, [x8, #120]
  40c994:	ldp	x29, x30, [sp], #48
  40c998:	br	x1
  40c99c:	ldp	x20, x19, [sp, #32]
  40c9a0:	ldr	x21, [sp, #16]
  40c9a4:	ldp	x29, x30, [sp], #48
  40c9a8:	ret
  40c9ac:	stp	x29, x30, [sp, #-80]!
  40c9b0:	str	x25, [sp, #16]
  40c9b4:	stp	x24, x23, [sp, #32]
  40c9b8:	stp	x22, x21, [sp, #48]
  40c9bc:	stp	x20, x19, [sp, #64]
  40c9c0:	mov	x29, sp
  40c9c4:	ldr	x8, [x0]
  40c9c8:	mov	x19, x2
  40c9cc:	mov	x20, x1
  40c9d0:	mov	x21, x0
  40c9d4:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x1650>
  40c9d8:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x1650>
  40c9dc:	tbnz	w8, #14, 40ca08 <sqrt@plt+0xad28>
  40c9e0:	tbz	w8, #8, 40c9f8 <sqrt@plt+0xad18>
  40c9e4:	ldrb	w8, [x22, #3856]
  40c9e8:	cbz	w8, 40c9f8 <sqrt@plt+0xad18>
  40c9ec:	ldr	x8, [x23, #3848]
  40c9f0:	str	x8, [x21, #136]
  40c9f4:	b	40ca08 <sqrt@plt+0xad28>
  40c9f8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40c9fc:	add	x1, x21, #0x88
  40ca00:	add	x0, x0, #0xc96
  40ca04:	bl	404908 <sqrt@plt+0x2c28>
  40ca08:	ldr	x24, [x21, #136]
  40ca0c:	mov	w25, #0x1                   	// #1
  40ca10:	mov	w0, #0x98                  	// #152
  40ca14:	strb	w25, [x22, #3856]
  40ca18:	str	x24, [x23, #3848]
  40ca1c:	bl	4154e4 <_Znwm@@Base>
  40ca20:	mov	x8, #0x3ff0000000000000    	// #4607182418800017408
  40ca24:	fmov	d0, x24
  40ca28:	str	x8, [x0, #64]
  40ca2c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40ca30:	mov	x22, x0
  40ca34:	fadd	d0, d0, d0
  40ca38:	movi	v1.2d, #0x0
  40ca3c:	mov	x9, #0xbff0000000000000    	// #-4616189618054758400
  40ca40:	add	x8, x8, #0x150
  40ca44:	str	xzr, [x0, #32]
  40ca48:	str	wzr, [x0, #40]
  40ca4c:	stp	xzr, xzr, [x0, #8]
  40ca50:	str	wzr, [x0, #24]
  40ca54:	str	w25, [x0, #48]
  40ca58:	stp	xzr, xzr, [x0, #136]
  40ca5c:	stur	q1, [x0, #72]
  40ca60:	stur	q1, [x0, #88]
  40ca64:	stp	d0, d0, [x0, #104]
  40ca68:	stp	x9, xzr, [x0, #120]
  40ca6c:	str	x8, [x0]
  40ca70:	mov	x0, x21
  40ca74:	mov	x1, x22
  40ca78:	mov	x2, x20
  40ca7c:	mov	x3, x19
  40ca80:	bl	40bdfc <sqrt@plt+0xa11c>
  40ca84:	cbnz	w0, 40ca9c <sqrt@plt+0xadbc>
  40ca88:	ldr	x8, [x22]
  40ca8c:	mov	x0, x22
  40ca90:	ldr	x8, [x8, #8]
  40ca94:	blr	x8
  40ca98:	mov	x22, xzr
  40ca9c:	mov	x0, x22
  40caa0:	ldp	x20, x19, [sp, #64]
  40caa4:	ldp	x22, x21, [sp, #48]
  40caa8:	ldp	x24, x23, [sp, #32]
  40caac:	ldr	x25, [sp, #16]
  40cab0:	ldp	x29, x30, [sp], #80
  40cab4:	ret
  40cab8:	mov	w8, #0x1                   	// #1
  40cabc:	str	w8, [x0, #48]
  40cac0:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40cac4:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40cac8:	add	x8, x8, #0x240
  40cacc:	stp	xzr, xzr, [x0, #8]
  40cad0:	str	wzr, [x0, #24]
  40cad4:	str	xzr, [x0, #32]
  40cad8:	str	wzr, [x0, #40]
  40cadc:	stp	xzr, xzr, [x0, #72]
  40cae0:	str	x9, [x0, #64]
  40cae4:	str	x8, [x0]
  40cae8:	ldr	q0, [x1]
  40caec:	stur	q0, [x0, #88]
  40caf0:	ldr	q0, [x2]
  40caf4:	stur	q0, [x0, #104]
  40caf8:	ret
  40cafc:	stp	x29, x30, [sp, #-32]!
  40cb00:	stp	x20, x19, [sp, #16]
  40cb04:	mov	x19, x1
  40cb08:	mov	x20, x0
  40cb0c:	add	x1, x0, #0x58
  40cb10:	mov	x0, x19
  40cb14:	mov	x29, sp
  40cb18:	bl	40b088 <sqrt@plt+0x93a8>
  40cb1c:	add	x1, x20, #0x68
  40cb20:	mov	x0, x19
  40cb24:	ldp	x20, x19, [sp, #16]
  40cb28:	ldp	x29, x30, [sp], #32
  40cb2c:	b	40b088 <sqrt@plt+0x93a8>
  40cb30:	ldr	q0, [x1]
  40cb34:	ldur	q1, [x0, #88]
  40cb38:	fadd	v0.2d, v0.2d, v1.2d
  40cb3c:	stur	q0, [x0, #88]
  40cb40:	ldr	q0, [x1]
  40cb44:	ldur	q1, [x0, #104]
  40cb48:	fadd	v0.2d, v0.2d, v1.2d
  40cb4c:	stur	q0, [x0, #104]
  40cb50:	ret
  40cb54:	stp	d11, d10, [sp, #-80]!
  40cb58:	stp	d9, d8, [sp, #16]
  40cb5c:	stp	x29, x30, [sp, #32]
  40cb60:	stp	x22, x21, [sp, #48]
  40cb64:	stp	x20, x19, [sp, #64]
  40cb68:	mov	x29, sp
  40cb6c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x1650>
  40cb70:	add	x8, x8, #0xf28
  40cb74:	ldarb	w8, [x8]
  40cb78:	adrp	x21, 432000 <stderr@@GLIBC_2.17+0x1650>
  40cb7c:	mov	x19, x1
  40cb80:	mov	x20, x0
  40cb84:	add	x21, x21, #0xf18
  40cb88:	tbz	w8, #0, 40cd14 <sqrt@plt+0xb034>
  40cb8c:	ldr	w8, [x20, #232]
  40cb90:	add	x9, x20, #0x30
  40cb94:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x1650>
  40cb98:	str	w8, [x2]
  40cb9c:	ldr	x8, [x20]
  40cba0:	tst	x8, #0x200
  40cba4:	csel	x9, x19, x9, eq  // eq = none
  40cba8:	ldp	d8, d9, [x9]
  40cbac:	tbnz	w8, #7, 40cbc4 <sqrt@plt+0xaee4>
  40cbb0:	tbz	w8, #8, 40cca4 <sqrt@plt+0xafc4>
  40cbb4:	ldrb	w8, [x22, #3888]
  40cbb8:	cbz	w8, 40cca4 <sqrt@plt+0xafc4>
  40cbbc:	ldr	q0, [x21]
  40cbc0:	stur	q0, [x20, #248]
  40cbc4:	mov	w0, #0x20                  	// #32
  40cbc8:	bl	4154e4 <_Znwm@@Base>
  40cbcc:	ldr	w8, [x20, #264]
  40cbd0:	ldr	x10, [x20, #240]
  40cbd4:	mov	x9, xzr
  40cbd8:	str	w8, [x0]
  40cbdc:	ldur	q0, [x20, #248]
  40cbe0:	str	x10, [x0, #24]
  40cbe4:	stur	q0, [x0, #8]
  40cbe8:	str	xzr, [x20, #240]
  40cbec:	mov	x8, x0
  40cbf0:	ldr	x0, [x0, #24]
  40cbf4:	str	x9, [x8, #24]
  40cbf8:	mov	x9, x8
  40cbfc:	cbnz	x0, 40cbec <sqrt@plt+0xaf0c>
  40cc00:	mov	v11.16b, v8.16b
  40cc04:	mov	v10.16b, v9.16b
  40cc08:	str	x8, [x20, #240]
  40cc0c:	ldr	w9, [x8]
  40cc10:	ldr	d0, [x8, #8]
  40cc14:	cbz	w9, 40cc24 <sqrt@plt+0xaf44>
  40cc18:	ldr	d10, [x8, #16]
  40cc1c:	mov	v11.16b, v0.16b
  40cc20:	b	40cc30 <sqrt@plt+0xaf50>
  40cc24:	ldr	d1, [x8, #16]
  40cc28:	fadd	d11, d11, d0
  40cc2c:	fadd	d10, d10, d1
  40cc30:	ldr	x8, [x8, #24]
  40cc34:	cbnz	x8, 40cc0c <sqrt@plt+0xaf2c>
  40cc38:	mov	w20, #0x1                   	// #1
  40cc3c:	fsub	d0, d11, d8
  40cc40:	fsub	d1, d10, d9
  40cc44:	mov	w0, #0x78                  	// #120
  40cc48:	strb	w20, [x22, #3888]
  40cc4c:	stp	d0, d1, [x21]
  40cc50:	bl	4154e4 <_Znwm@@Base>
  40cc54:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40cc58:	mov	x8, #0x3ff0000000000000    	// #4607182418800017408
  40cc5c:	add	x9, x9, #0x240
  40cc60:	str	xzr, [x0, #32]
  40cc64:	str	wzr, [x0, #40]
  40cc68:	stp	xzr, xzr, [x0, #8]
  40cc6c:	str	wzr, [x0, #24]
  40cc70:	str	w20, [x0, #48]
  40cc74:	stp	xzr, xzr, [x0, #72]
  40cc78:	stp	d8, d9, [x0, #88]
  40cc7c:	stp	d11, d10, [x0, #104]
  40cc80:	str	x8, [x0, #64]
  40cc84:	str	x9, [x0]
  40cc88:	stp	d11, d10, [x19]
  40cc8c:	ldp	x20, x19, [sp, #64]
  40cc90:	ldp	x22, x21, [sp, #48]
  40cc94:	ldp	x29, x30, [sp, #32]
  40cc98:	ldp	d9, d8, [sp, #16]
  40cc9c:	ldp	d11, d10, [sp], #80
  40cca0:	ret
  40cca4:	ldr	w8, [x20, #232]
  40cca8:	cmp	w8, #0x3
  40ccac:	b.hi	40ccd4 <sqrt@plt+0xaff4>  // b.pmore
  40ccb0:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40ccb4:	add	x9, x9, #0x85c
  40ccb8:	adr	x10, 40ccc8 <sqrt@plt+0xafe8>
  40ccbc:	ldrb	w11, [x9, x8]
  40ccc0:	add	x10, x10, x11, lsl #2
  40ccc4:	br	x10
  40ccc8:	ldr	x8, [x20, #152]
  40cccc:	str	x8, [x20, #248]
  40ccd0:	b	40cbc4 <sqrt@plt+0xaee4>
  40ccd4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40ccd8:	add	x1, x1, #0xa07
  40ccdc:	mov	w0, #0x4a1                 	// #1185
  40cce0:	bl	413ed0 <sqrt@plt+0x121f0>
  40cce4:	b	40cbc4 <sqrt@plt+0xaee4>
  40cce8:	ldr	x8, [x20, #160]
  40ccec:	str	x8, [x20, #256]
  40ccf0:	b	40cbc4 <sqrt@plt+0xaee4>
  40ccf4:	ldr	d0, [x20, #152]
  40ccf8:	fneg	d0, d0
  40ccfc:	str	d0, [x20, #248]
  40cd00:	b	40cbc4 <sqrt@plt+0xaee4>
  40cd04:	ldr	d0, [x20, #160]
  40cd08:	fneg	d0, d0
  40cd0c:	str	d0, [x20, #256]
  40cd10:	b	40cbc4 <sqrt@plt+0xaee4>
  40cd14:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1650>
  40cd18:	add	x0, x0, #0xf28
  40cd1c:	mov	x22, x2
  40cd20:	bl	401c70 <__cxa_guard_acquire@plt>
  40cd24:	mov	x2, x22
  40cd28:	cbz	w0, 40cb8c <sqrt@plt+0xaeac>
  40cd2c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1650>
  40cd30:	add	x0, x0, #0xf28
  40cd34:	stp	xzr, xzr, [x21]
  40cd38:	bl	401a10 <__cxa_guard_release@plt>
  40cd3c:	mov	x2, x22
  40cd40:	b	40cb8c <sqrt@plt+0xaeac>
  40cd44:	mov	w8, #0x1                   	// #1
  40cd48:	str	w8, [x0, #48]
  40cd4c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40cd50:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40cd54:	add	x8, x8, #0x330
  40cd58:	stp	xzr, xzr, [x0, #8]
  40cd5c:	str	wzr, [x0, #24]
  40cd60:	str	xzr, [x0, #32]
  40cd64:	str	wzr, [x0, #40]
  40cd68:	stp	xzr, xzr, [x0, #72]
  40cd6c:	str	x9, [x0, #64]
  40cd70:	str	x8, [x0]
  40cd74:	strh	wzr, [x0, #88]
  40cd78:	ldr	q0, [x1]
  40cd7c:	stur	q0, [x0, #120]
  40cd80:	ldr	q0, [x2]
  40cd84:	stur	q0, [x0, #136]
  40cd88:	ret
  40cd8c:	ldr	q0, [x1]
  40cd90:	ldur	q1, [x0, #120]
  40cd94:	fadd	v0.2d, v0.2d, v1.2d
  40cd98:	stur	q0, [x0, #120]
  40cd9c:	ldr	q0, [x1]
  40cda0:	ldur	q1, [x0, #136]
  40cda4:	fadd	v0.2d, v0.2d, v1.2d
  40cda8:	stur	q0, [x0, #136]
  40cdac:	ret
  40cdb0:	strb	w1, [x0, #88]
  40cdb4:	strb	w2, [x0, #89]
  40cdb8:	ldr	x8, [x3, #16]
  40cdbc:	ldr	q0, [x3]
  40cdc0:	str	x8, [x0, #112]
  40cdc4:	str	q0, [x0, #96]
  40cdc8:	ret
  40cdcc:	mov	w8, #0x1                   	// #1
  40cdd0:	str	w8, [x0, #48]
  40cdd4:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40cdd8:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40cddc:	add	x8, x8, #0x330
  40cde0:	str	xzr, [x0, #32]
  40cde4:	str	wzr, [x0, #40]
  40cde8:	stp	xzr, xzr, [x0, #8]
  40cdec:	str	wzr, [x0, #24]
  40cdf0:	stp	xzr, xzr, [x0, #72]
  40cdf4:	strh	wzr, [x0, #88]
  40cdf8:	str	x9, [x0, #64]
  40cdfc:	str	x8, [x0]
  40ce00:	ldr	q0, [x1]
  40ce04:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40ce08:	add	x8, x8, #0x420
  40ce0c:	stur	q0, [x0, #120]
  40ce10:	ldr	q0, [x2]
  40ce14:	str	x8, [x0]
  40ce18:	str	x3, [x0, #152]
  40ce1c:	str	w4, [x0, #160]
  40ce20:	stur	q0, [x0, #136]
  40ce24:	ret
  40ce28:	sub	sp, sp, #0x70
  40ce2c:	str	d10, [sp, #32]
  40ce30:	stp	d9, d8, [sp, #40]
  40ce34:	stp	x29, x30, [sp, #56]
  40ce38:	str	x23, [sp, #72]
  40ce3c:	stp	x22, x21, [sp, #80]
  40ce40:	stp	x20, x19, [sp, #96]
  40ce44:	add	x29, sp, #0x20
  40ce48:	mov	x19, x0
  40ce4c:	ldr	w8, [x19, #48]!
  40ce50:	cbz	w8, 40d148 <sqrt@plt+0xb468>
  40ce54:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  40ce58:	mov	x20, x0
  40ce5c:	ldr	x0, [x23, #3744]
  40ce60:	ldr	x2, [x20, #72]
  40ce64:	mov	x1, xzr
  40ce68:	ldr	x8, [x0]
  40ce6c:	ldr	x8, [x8, #112]
  40ce70:	blr	x8
  40ce74:	ldur	q0, [x20, #120]
  40ce78:	add	x21, x20, #0x78
  40ce7c:	str	q0, [sp, #16]
  40ce80:	ldrb	w8, [x20, #88]
  40ce84:	cbz	w8, 40cf8c <sqrt@plt+0xb2ac>
  40ce88:	ldr	x8, [x20, #152]
  40ce8c:	ldp	d0, d1, [x20, #120]
  40ce90:	ldp	d2, d3, [x8]
  40ce94:	fsub	d9, d2, d0
  40ce98:	fsub	d8, d3, d1
  40ce9c:	mov	v0.16b, v9.16b
  40cea0:	mov	v1.16b, v8.16b
  40cea4:	bl	415278 <sqrt@plt+0x13598>
  40cea8:	fcmp	d0, #0.0
  40ceac:	b.eq	40cfd4 <sqrt@plt+0xb2f4>  // b.none
  40ceb0:	ldr	w8, [x20, #112]
  40ceb4:	mov	v10.16b, v0.16b
  40ceb8:	add	x22, x20, #0x60
  40cebc:	cbz	w8, 40cf28 <sqrt@plt+0xb248>
  40cec0:	ldr	x0, [x23, #3744]
  40cec4:	ldr	x8, [x0]
  40cec8:	ldr	x8, [x8, #144]
  40cecc:	blr	x8
  40ced0:	cbz	w0, 40cf28 <sqrt@plt+0xb248>
  40ced4:	ldr	x8, [x20, #152]
  40ced8:	ldp	d0, d1, [x20, #120]
  40cedc:	ldr	d4, [x20, #96]
  40cee0:	mov	x1, sp
  40cee4:	ldp	d2, d3, [x8]
  40cee8:	mov	x0, x21
  40ceec:	mov	x2, x22
  40cef0:	mov	x3, x19
  40cef4:	fsub	d0, d0, d2
  40cef8:	fsub	d1, d1, d3
  40cefc:	stp	d0, d1, [sp]
  40cf00:	ldr	x4, [x20, #72]
  40cf04:	fdiv	d0, d4, d10
  40cf08:	fmul	d9, d9, d0
  40cf0c:	fmul	d8, d8, d0
  40cf10:	bl	40ae5c <sqrt@plt+0x917c>
  40cf14:	ldp	d0, d1, [x20, #120]
  40cf18:	fadd	d0, d9, d0
  40cf1c:	fadd	d1, d8, d1
  40cf20:	stp	d0, d1, [sp, #16]
  40cf24:	b	40cf8c <sqrt@plt+0xb2ac>
  40cf28:	ldr	d0, [x20, #64]
  40cf2c:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40cf30:	fmov	d2, x8
  40cf34:	fmov	d1, #2.500000000000000000e-01
  40cf38:	fabs	d0, d0
  40cf3c:	fdiv	d0, d0, d10
  40cf40:	fdiv	d0, d0, d2
  40cf44:	fmul	d0, d0, d1
  40cf48:	ldp	d1, d2, [x20, #120]
  40cf4c:	fmul	d3, d9, d0
  40cf50:	fmul	d0, d8, d0
  40cf54:	add	x0, sp, #0x10
  40cf58:	fadd	d1, d1, d3
  40cf5c:	fadd	d0, d2, d0
  40cf60:	stp	d1, d0, [sp, #16]
  40cf64:	ldr	x8, [x20, #152]
  40cf68:	mov	x1, sp
  40cf6c:	mov	x2, x22
  40cf70:	mov	x3, x19
  40cf74:	ldp	d2, d3, [x8]
  40cf78:	fsub	d1, d1, d2
  40cf7c:	fsub	d0, d0, d3
  40cf80:	stp	d1, d0, [sp]
  40cf84:	ldr	x4, [x20, #72]
  40cf88:	bl	40ae5c <sqrt@plt+0x917c>
  40cf8c:	ldrb	w8, [x20, #89]
  40cf90:	cbz	w8, 40d118 <sqrt@plt+0xb438>
  40cf94:	ldr	w8, [x20, #160]
  40cf98:	ldr	x9, [x20, #152]
  40cf9c:	sub	w10, w8, #0x2
  40cfa0:	subs	w8, w8, #0x1
  40cfa4:	add	x10, x9, w10, sxtw #4
  40cfa8:	add	x8, x9, w8, sxtw #4
  40cfac:	csel	x9, x10, x21, gt
  40cfb0:	ldp	d0, d1, [x8]
  40cfb4:	ldp	d2, d3, [x9]
  40cfb8:	fsub	d9, d0, d2
  40cfbc:	fsub	d8, d1, d3
  40cfc0:	mov	v0.16b, v9.16b
  40cfc4:	mov	v1.16b, v8.16b
  40cfc8:	bl	415278 <sqrt@plt+0x13598>
  40cfcc:	fcmp	d0, #0.0
  40cfd0:	b.ne	40cff4 <sqrt@plt+0xb314>  // b.any
  40cfd4:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  40cfd8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40cfdc:	add	x1, x1, #0xa58
  40cfe0:	add	x0, x0, #0x9da
  40cfe4:	mov	x2, x1
  40cfe8:	mov	x3, x1
  40cfec:	bl	414438 <sqrt@plt+0x12758>
  40cff0:	b	40d148 <sqrt@plt+0xb468>
  40cff4:	ldr	w8, [x20, #112]
  40cff8:	mov	v10.16b, v0.16b
  40cffc:	add	x22, x20, #0x60
  40d000:	cbz	w8, 40d090 <sqrt@plt+0xb3b0>
  40d004:	ldr	x0, [x23, #3744]
  40d008:	ldr	x8, [x0]
  40d00c:	ldr	x8, [x8, #144]
  40d010:	blr	x8
  40d014:	cbz	w0, 40d090 <sqrt@plt+0xb3b0>
  40d018:	ldr	w8, [x20, #160]
  40d01c:	ldr	x9, [x20, #152]
  40d020:	ldr	d0, [x20, #96]
  40d024:	add	x0, x20, #0x88
  40d028:	sub	w10, w8, #0x2
  40d02c:	subs	w8, w8, #0x1
  40d030:	add	x10, x9, w10, sxtw #4
  40d034:	add	x8, x9, w8, sxtw #4
  40d038:	csel	x9, x10, x21, gt
  40d03c:	ldp	d1, d2, [x8]
  40d040:	ldp	d3, d4, [x9]
  40d044:	fdiv	d0, d0, d10
  40d048:	mov	x1, sp
  40d04c:	mov	x2, x22
  40d050:	fsub	d1, d1, d3
  40d054:	fsub	d2, d2, d4
  40d058:	stp	d1, d2, [sp]
  40d05c:	ldr	x4, [x20, #72]
  40d060:	mov	x3, x19
  40d064:	fmul	d9, d9, d0
  40d068:	fmul	d8, d8, d0
  40d06c:	bl	40ae5c <sqrt@plt+0x917c>
  40d070:	ldp	d0, d1, [x20, #136]
  40d074:	ldr	x8, [x20, #152]
  40d078:	ldrsw	x9, [x20, #160]
  40d07c:	fsub	d0, d0, d9
  40d080:	fsub	d1, d1, d8
  40d084:	add	x8, x8, x9, lsl #4
  40d088:	stp	d0, d1, [x8, #-16]
  40d08c:	b	40d118 <sqrt@plt+0xb438>
  40d090:	ldr	d0, [x20, #64]
  40d094:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40d098:	fmov	d2, x8
  40d09c:	fmov	d1, #2.500000000000000000e-01
  40d0a0:	fabs	d0, d0
  40d0a4:	fdiv	d0, d0, d10
  40d0a8:	fdiv	d0, d0, d2
  40d0ac:	ldr	x9, [x20, #152]
  40d0b0:	ldrsw	x10, [x20, #160]
  40d0b4:	fmul	d0, d0, d1
  40d0b8:	ldp	d1, d2, [x20, #136]
  40d0bc:	fmul	d3, d9, d0
  40d0c0:	fmul	d0, d8, d0
  40d0c4:	add	x8, x9, x10, lsl #4
  40d0c8:	fsub	d1, d1, d3
  40d0cc:	fsub	d0, d2, d0
  40d0d0:	stp	d1, d0, [x8, #-16]
  40d0d4:	ldr	w8, [x20, #160]
  40d0d8:	ldr	x9, [x20, #152]
  40d0dc:	mov	x1, sp
  40d0e0:	mov	x2, x22
  40d0e4:	sub	w10, w8, #0x2
  40d0e8:	subs	w8, w8, #0x1
  40d0ec:	add	x0, x9, w8, sxtw #4
  40d0f0:	add	x8, x9, w10, sxtw #4
  40d0f4:	csel	x8, x8, x21, gt
  40d0f8:	ldp	d0, d1, [x0]
  40d0fc:	ldp	d2, d3, [x8]
  40d100:	mov	x3, x19
  40d104:	fsub	d0, d0, d2
  40d108:	fsub	d1, d1, d3
  40d10c:	stp	d0, d1, [sp]
  40d110:	ldr	x4, [x20, #72]
  40d114:	bl	40ae5c <sqrt@plt+0x917c>
  40d118:	ldr	x0, [x23, #3744]
  40d11c:	ldr	x2, [x20, #152]
  40d120:	ldr	w3, [x20, #160]
  40d124:	add	x1, sp, #0x10
  40d128:	ldr	x8, [x0]
  40d12c:	mov	x4, x19
  40d130:	ldr	x8, [x8, #48]
  40d134:	blr	x8
  40d138:	ldr	x0, [x23, #3744]
  40d13c:	ldr	x8, [x0]
  40d140:	ldr	x8, [x8, #120]
  40d144:	blr	x8
  40d148:	ldp	x20, x19, [sp, #96]
  40d14c:	ldp	x22, x21, [sp, #80]
  40d150:	ldr	x23, [sp, #72]
  40d154:	ldp	x29, x30, [sp, #56]
  40d158:	ldp	d9, d8, [sp, #40]
  40d15c:	ldr	d10, [sp, #32]
  40d160:	add	sp, sp, #0x70
  40d164:	ret
  40d168:	stp	x29, x30, [sp, #-48]!
  40d16c:	stp	x20, x19, [sp, #32]
  40d170:	mov	x19, x1
  40d174:	mov	x20, x0
  40d178:	add	x1, x0, #0x78
  40d17c:	mov	x0, x19
  40d180:	stp	x22, x21, [sp, #16]
  40d184:	mov	x29, sp
  40d188:	bl	40b088 <sqrt@plt+0x93a8>
  40d18c:	ldr	w8, [x20, #160]
  40d190:	cmp	w8, #0x1
  40d194:	b.lt	40d1c4 <sqrt@plt+0xb4e4>  // b.tstop
  40d198:	mov	x21, xzr
  40d19c:	mov	x22, xzr
  40d1a0:	ldr	x8, [x20, #152]
  40d1a4:	mov	x0, x19
  40d1a8:	add	x1, x8, x21
  40d1ac:	bl	40b088 <sqrt@plt+0x93a8>
  40d1b0:	ldrsw	x8, [x20, #160]
  40d1b4:	add	x22, x22, #0x1
  40d1b8:	add	x21, x21, #0x10
  40d1bc:	cmp	x22, x8
  40d1c0:	b.lt	40d1a0 <sqrt@plt+0xb4c0>  // b.tstop
  40d1c4:	ldp	x20, x19, [sp, #32]
  40d1c8:	ldp	x22, x21, [sp, #16]
  40d1cc:	ldp	x29, x30, [sp], #48
  40d1d0:	ret
  40d1d4:	ldr	q0, [x1]
  40d1d8:	ldur	q1, [x0, #120]
  40d1dc:	ldur	q2, [x0, #136]
  40d1e0:	ldr	w8, [x0, #160]
  40d1e4:	fadd	v0.2d, v0.2d, v1.2d
  40d1e8:	stur	q0, [x0, #120]
  40d1ec:	ldr	q0, [x1]
  40d1f0:	cmp	w8, #0x1
  40d1f4:	fadd	v0.2d, v0.2d, v2.2d
  40d1f8:	stur	q0, [x0, #136]
  40d1fc:	b.lt	40d224 <sqrt@plt+0xb544>  // b.tstop
  40d200:	ldr	x9, [x0, #152]
  40d204:	mov	x10, xzr
  40d208:	ldr	q0, [x1]
  40d20c:	ldr	q1, [x9, x10, lsl #4]
  40d210:	fadd	v0.2d, v0.2d, v1.2d
  40d214:	str	q0, [x9, x10, lsl #4]
  40d218:	add	x10, x10, #0x1
  40d21c:	cmp	x10, x8
  40d220:	b.cc	40d208 <sqrt@plt+0xb528>  // b.lo, b.ul, b.last
  40d224:	ret
  40d228:	sub	sp, sp, #0x60
  40d22c:	stp	x22, x21, [sp, #64]
  40d230:	add	x21, x0, #0x78
  40d234:	stp	x20, x19, [sp, #80]
  40d238:	mov	x19, x1
  40d23c:	mov	x20, x0
  40d240:	mov	x0, x1
  40d244:	mov	x1, x21
  40d248:	stp	d9, d8, [sp, #16]
  40d24c:	stp	x29, x30, [sp, #32]
  40d250:	str	x23, [sp, #48]
  40d254:	add	x29, sp, #0x10
  40d258:	bl	40b088 <sqrt@plt+0x93a8>
  40d25c:	add	x1, x20, #0x88
  40d260:	mov	x0, x19
  40d264:	bl	40b088 <sqrt@plt+0x93a8>
  40d268:	ldr	w8, [x20, #160]
  40d26c:	cmp	w8, #0x2
  40d270:	b.lt	40d2f0 <sqrt@plt+0xb610>  // b.tstop
  40d274:	mov	x22, xzr
  40d278:	mov	w23, #0x1                   	// #1
  40d27c:	fmov	d8, #1.250000000000000000e-01
  40d280:	fmov	d9, #7.500000000000000000e-01
  40d284:	ldr	x8, [x20, #152]
  40d288:	cmp	x23, #0x1
  40d28c:	mov	x1, sp
  40d290:	mov	x0, x19
  40d294:	add	x8, x8, x22
  40d298:	sub	x9, x8, #0x10
  40d29c:	csel	x9, x21, x9, eq  // eq = none
  40d2a0:	ldp	d0, d2, [x8]
  40d2a4:	ldp	d1, d3, [x9]
  40d2a8:	fmul	d0, d0, d9
  40d2ac:	fmul	d1, d1, d8
  40d2b0:	fadd	d0, d1, d0
  40d2b4:	ldp	d1, d4, [x8, #16]
  40d2b8:	fmul	d2, d2, d9
  40d2bc:	fmul	d3, d3, d8
  40d2c0:	fadd	d2, d3, d2
  40d2c4:	fmul	d1, d1, d8
  40d2c8:	fmul	d3, d4, d8
  40d2cc:	fadd	d0, d0, d1
  40d2d0:	fadd	d1, d2, d3
  40d2d4:	stp	d0, d1, [sp]
  40d2d8:	bl	40b088 <sqrt@plt+0x93a8>
  40d2dc:	ldrsw	x8, [x20, #160]
  40d2e0:	add	x23, x23, #0x1
  40d2e4:	add	x22, x22, #0x10
  40d2e8:	cmp	x23, x8
  40d2ec:	b.lt	40d284 <sqrt@plt+0xb5a4>  // b.tstop
  40d2f0:	ldp	x20, x19, [sp, #80]
  40d2f4:	ldp	x22, x21, [sp, #64]
  40d2f8:	ldr	x23, [sp, #48]
  40d2fc:	ldp	x29, x30, [sp, #32]
  40d300:	ldp	d9, d8, [sp, #16]
  40d304:	add	sp, sp, #0x60
  40d308:	ret
  40d30c:	mov	w8, #0x1                   	// #1
  40d310:	str	w8, [x0, #48]
  40d314:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40d318:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40d31c:	add	x8, x8, #0x330
  40d320:	str	xzr, [x0, #32]
  40d324:	str	wzr, [x0, #40]
  40d328:	stp	xzr, xzr, [x0, #8]
  40d32c:	str	wzr, [x0, #24]
  40d330:	stp	xzr, xzr, [x0, #72]
  40d334:	strh	wzr, [x0, #88]
  40d338:	str	x9, [x0, #64]
  40d33c:	str	x8, [x0]
  40d340:	ldr	q0, [x1]
  40d344:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40d348:	add	x8, x8, #0xb60
  40d34c:	stur	q0, [x0, #120]
  40d350:	ldr	q0, [x2]
  40d354:	str	x3, [x0, #152]
  40d358:	str	w4, [x0, #160]
  40d35c:	str	x8, [x0]
  40d360:	stur	q0, [x0, #136]
  40d364:	ret
  40d368:	mov	w8, #0x1                   	// #1
  40d36c:	str	w8, [x0, #48]
  40d370:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40d374:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40d378:	add	x8, x8, #0x330
  40d37c:	str	xzr, [x0, #32]
  40d380:	str	wzr, [x0, #40]
  40d384:	stp	xzr, xzr, [x0, #8]
  40d388:	str	wzr, [x0, #24]
  40d38c:	stp	xzr, xzr, [x0, #72]
  40d390:	strh	wzr, [x0, #88]
  40d394:	str	x9, [x0, #64]
  40d398:	str	x8, [x0]
  40d39c:	ldr	q0, [x1]
  40d3a0:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40d3a4:	add	x8, x8, #0x510
  40d3a8:	stur	q0, [x0, #120]
  40d3ac:	ldr	q0, [x2]
  40d3b0:	str	x3, [x0, #152]
  40d3b4:	str	w4, [x0, #160]
  40d3b8:	str	x8, [x0]
  40d3bc:	stur	q0, [x0, #136]
  40d3c0:	ret
  40d3c4:	sub	sp, sp, #0x70
  40d3c8:	str	d10, [sp, #32]
  40d3cc:	stp	d9, d8, [sp, #40]
  40d3d0:	stp	x29, x30, [sp, #56]
  40d3d4:	str	x23, [sp, #72]
  40d3d8:	stp	x22, x21, [sp, #80]
  40d3dc:	stp	x20, x19, [sp, #96]
  40d3e0:	add	x29, sp, #0x20
  40d3e4:	mov	x19, x0
  40d3e8:	ldr	w8, [x19, #48]!
  40d3ec:	cbz	w8, 40d704 <sqrt@plt+0xba24>
  40d3f0:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  40d3f4:	mov	x20, x0
  40d3f8:	ldr	x0, [x23, #3744]
  40d3fc:	ldr	x2, [x20, #72]
  40d400:	mov	x1, xzr
  40d404:	ldr	x8, [x0]
  40d408:	ldr	x8, [x8, #112]
  40d40c:	blr	x8
  40d410:	ldur	q0, [x20, #120]
  40d414:	add	x21, x20, #0x78
  40d418:	str	q0, [sp, #16]
  40d41c:	ldrb	w8, [x20, #88]
  40d420:	cbz	w8, 40d538 <sqrt@plt+0xb858>
  40d424:	ldr	x8, [x20, #152]
  40d428:	ldp	d0, d1, [x20, #120]
  40d42c:	ldp	d2, d3, [x8]
  40d430:	fsub	d9, d2, d0
  40d434:	fsub	d8, d3, d1
  40d438:	mov	v0.16b, v9.16b
  40d43c:	mov	v1.16b, v8.16b
  40d440:	bl	415278 <sqrt@plt+0x13598>
  40d444:	fcmp	d0, #0.0
  40d448:	b.eq	40d580 <sqrt@plt+0xb8a0>  // b.none
  40d44c:	ldr	w8, [x20, #112]
  40d450:	mov	v10.16b, v0.16b
  40d454:	add	x22, x20, #0x60
  40d458:	cbz	w8, 40d4d4 <sqrt@plt+0xb7f4>
  40d45c:	ldr	x0, [x23, #3744]
  40d460:	ldr	x8, [x0]
  40d464:	ldr	x8, [x8, #144]
  40d468:	blr	x8
  40d46c:	cbz	w0, 40d4d4 <sqrt@plt+0xb7f4>
  40d470:	ldr	x8, [x20, #152]
  40d474:	ldp	d0, d1, [x20, #120]
  40d478:	ldr	d4, [x20, #96]
  40d47c:	mov	x1, sp
  40d480:	ldp	d2, d3, [x8]
  40d484:	mov	x0, x21
  40d488:	mov	x2, x22
  40d48c:	mov	x3, x19
  40d490:	fsub	d0, d0, d2
  40d494:	fsub	d1, d1, d3
  40d498:	stp	d0, d1, [sp]
  40d49c:	ldr	x4, [x20, #72]
  40d4a0:	fdiv	d0, d4, d10
  40d4a4:	fmul	d9, d9, d0
  40d4a8:	fmul	d8, d8, d0
  40d4ac:	bl	40ae5c <sqrt@plt+0x917c>
  40d4b0:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40d4b4:	ldr	d0, [x8, #2400]
  40d4b8:	ldp	d1, d2, [x20, #120]
  40d4bc:	fmul	d3, d9, d0
  40d4c0:	fmul	d0, d8, d0
  40d4c4:	fadd	d1, d3, d1
  40d4c8:	fadd	d0, d0, d2
  40d4cc:	stp	d1, d0, [sp, #16]
  40d4d0:	b	40d538 <sqrt@plt+0xb858>
  40d4d4:	ldr	d0, [x20, #64]
  40d4d8:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40d4dc:	fmov	d2, x8
  40d4e0:	fmov	d1, #2.500000000000000000e-01
  40d4e4:	fabs	d0, d0
  40d4e8:	fdiv	d0, d0, d10
  40d4ec:	fdiv	d0, d0, d2
  40d4f0:	fmul	d0, d0, d1
  40d4f4:	ldp	d1, d2, [x20, #120]
  40d4f8:	fmul	d3, d9, d0
  40d4fc:	fmul	d0, d8, d0
  40d500:	add	x0, sp, #0x10
  40d504:	fadd	d1, d1, d3
  40d508:	fadd	d0, d2, d0
  40d50c:	stp	d1, d0, [sp, #16]
  40d510:	ldr	x8, [x20, #152]
  40d514:	mov	x1, sp
  40d518:	mov	x2, x22
  40d51c:	mov	x3, x19
  40d520:	ldp	d2, d3, [x8]
  40d524:	fsub	d1, d1, d2
  40d528:	fsub	d0, d0, d3
  40d52c:	stp	d1, d0, [sp]
  40d530:	ldr	x4, [x20, #72]
  40d534:	bl	40ae5c <sqrt@plt+0x917c>
  40d538:	ldrb	w8, [x20, #89]
  40d53c:	cbz	w8, 40d6d4 <sqrt@plt+0xb9f4>
  40d540:	ldr	w8, [x20, #160]
  40d544:	ldr	x9, [x20, #152]
  40d548:	sub	w10, w8, #0x2
  40d54c:	subs	w8, w8, #0x1
  40d550:	add	x10, x9, w10, sxtw #4
  40d554:	add	x8, x9, w8, sxtw #4
  40d558:	csel	x9, x10, x21, gt
  40d55c:	ldp	d0, d1, [x8]
  40d560:	ldp	d2, d3, [x9]
  40d564:	fsub	d9, d0, d2
  40d568:	fsub	d8, d1, d3
  40d56c:	mov	v0.16b, v9.16b
  40d570:	mov	v1.16b, v8.16b
  40d574:	bl	415278 <sqrt@plt+0x13598>
  40d578:	fcmp	d0, #0.0
  40d57c:	b.ne	40d5a0 <sqrt@plt+0xb8c0>  // b.any
  40d580:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2650>
  40d584:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40d588:	add	x1, x1, #0xa58
  40d58c:	add	x0, x0, #0x9da
  40d590:	mov	x2, x1
  40d594:	mov	x3, x1
  40d598:	bl	414438 <sqrt@plt+0x12758>
  40d59c:	b	40d704 <sqrt@plt+0xba24>
  40d5a0:	ldr	w8, [x20, #112]
  40d5a4:	mov	v10.16b, v0.16b
  40d5a8:	add	x22, x20, #0x60
  40d5ac:	cbz	w8, 40d64c <sqrt@plt+0xb96c>
  40d5b0:	ldr	x0, [x23, #3744]
  40d5b4:	ldr	x8, [x0]
  40d5b8:	ldr	x8, [x8, #144]
  40d5bc:	blr	x8
  40d5c0:	cbz	w0, 40d64c <sqrt@plt+0xb96c>
  40d5c4:	ldr	w8, [x20, #160]
  40d5c8:	ldr	x9, [x20, #152]
  40d5cc:	ldr	d0, [x20, #96]
  40d5d0:	add	x0, x20, #0x88
  40d5d4:	sub	w10, w8, #0x2
  40d5d8:	subs	w8, w8, #0x1
  40d5dc:	add	x10, x9, w10, sxtw #4
  40d5e0:	add	x8, x9, w8, sxtw #4
  40d5e4:	csel	x9, x10, x21, gt
  40d5e8:	ldp	d1, d2, [x8]
  40d5ec:	ldp	d3, d4, [x9]
  40d5f0:	fdiv	d0, d0, d10
  40d5f4:	mov	x1, sp
  40d5f8:	mov	x2, x22
  40d5fc:	fsub	d1, d1, d3
  40d600:	fsub	d2, d2, d4
  40d604:	stp	d1, d2, [sp]
  40d608:	ldr	x4, [x20, #72]
  40d60c:	mov	x3, x19
  40d610:	fmul	d9, d9, d0
  40d614:	fmul	d8, d8, d0
  40d618:	bl	40ae5c <sqrt@plt+0x917c>
  40d61c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40d620:	ldr	d0, [x8, #2400]
  40d624:	ldr	x9, [x20, #152]
  40d628:	ldrsw	x10, [x20, #160]
  40d62c:	ldp	d1, d2, [x20, #136]
  40d630:	fmul	d3, d9, d0
  40d634:	fmul	d0, d8, d0
  40d638:	add	x8, x9, x10, lsl #4
  40d63c:	fsub	d1, d1, d3
  40d640:	fsub	d0, d2, d0
  40d644:	stp	d1, d0, [x8, #-16]
  40d648:	b	40d6d4 <sqrt@plt+0xb9f4>
  40d64c:	ldr	d0, [x20, #64]
  40d650:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40d654:	fmov	d2, x8
  40d658:	fmov	d1, #2.500000000000000000e-01
  40d65c:	fabs	d0, d0
  40d660:	fdiv	d0, d0, d10
  40d664:	fdiv	d0, d0, d2
  40d668:	ldr	x9, [x20, #152]
  40d66c:	ldrsw	x10, [x20, #160]
  40d670:	fmul	d0, d0, d1
  40d674:	ldp	d1, d2, [x20, #136]
  40d678:	fmul	d3, d9, d0
  40d67c:	fmul	d0, d8, d0
  40d680:	add	x8, x9, x10, lsl #4
  40d684:	fsub	d1, d1, d3
  40d688:	fsub	d0, d2, d0
  40d68c:	stp	d1, d0, [x8, #-16]
  40d690:	ldr	w8, [x20, #160]
  40d694:	ldr	x9, [x20, #152]
  40d698:	mov	x1, sp
  40d69c:	mov	x2, x22
  40d6a0:	sub	w10, w8, #0x2
  40d6a4:	subs	w8, w8, #0x1
  40d6a8:	add	x0, x9, w8, sxtw #4
  40d6ac:	add	x8, x9, w10, sxtw #4
  40d6b0:	csel	x8, x8, x21, gt
  40d6b4:	ldp	d0, d1, [x0]
  40d6b8:	ldp	d2, d3, [x8]
  40d6bc:	mov	x3, x19
  40d6c0:	fsub	d0, d0, d2
  40d6c4:	fsub	d1, d1, d3
  40d6c8:	stp	d0, d1, [sp]
  40d6cc:	ldr	x4, [x20, #72]
  40d6d0:	bl	40ae5c <sqrt@plt+0x917c>
  40d6d4:	ldr	x0, [x23, #3744]
  40d6d8:	ldr	x2, [x20, #152]
  40d6dc:	ldr	w3, [x20, #160]
  40d6e0:	add	x1, sp, #0x10
  40d6e4:	ldr	x8, [x0]
  40d6e8:	mov	x4, x19
  40d6ec:	ldr	x8, [x8, #64]
  40d6f0:	blr	x8
  40d6f4:	ldr	x0, [x23, #3744]
  40d6f8:	ldr	x8, [x0]
  40d6fc:	ldr	x8, [x8, #120]
  40d700:	blr	x8
  40d704:	ldp	x20, x19, [sp, #96]
  40d708:	ldp	x22, x21, [sp, #80]
  40d70c:	ldr	x23, [sp, #72]
  40d710:	ldp	x29, x30, [sp, #56]
  40d714:	ldp	d9, d8, [sp, #40]
  40d718:	ldr	d10, [sp, #32]
  40d71c:	add	sp, sp, #0x70
  40d720:	ret
  40d724:	stp	x29, x30, [sp, #-32]!
  40d728:	str	x19, [sp, #16]
  40d72c:	mov	x29, sp
  40d730:	mov	x19, x0
  40d734:	bl	40ecd0 <sqrt@plt+0xcff0>
  40d738:	mov	x0, x19
  40d73c:	ldr	x19, [sp, #16]
  40d740:	ldp	x29, x30, [sp], #32
  40d744:	b	415588 <_ZdlPv@@Base>
  40d748:	sub	sp, sp, #0x180
  40d74c:	stp	d15, d14, [sp, #240]
  40d750:	stp	d13, d12, [sp, #256]
  40d754:	stp	d11, d10, [sp, #272]
  40d758:	stp	d9, d8, [sp, #288]
  40d75c:	stp	x29, x30, [sp, #304]
  40d760:	str	x28, [sp, #320]
  40d764:	stp	x24, x23, [sp, #336]
  40d768:	stp	x22, x21, [sp, #352]
  40d76c:	stp	x20, x19, [sp, #368]
  40d770:	add	x29, sp, #0xf0
  40d774:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x1650>
  40d778:	add	x8, x8, #0xf48
  40d77c:	ldarb	w8, [x8]
  40d780:	mov	x21, x2
  40d784:	mov	x19, x1
  40d788:	mov	x20, x0
  40d78c:	add	x23, sp, #0x38
  40d790:	tbz	w8, #0, 40dc80 <sqrt@plt+0xbfa0>
  40d794:	ldr	w8, [x20, #232]
  40d798:	str	w8, [x21]
  40d79c:	stp	xzr, xzr, [x29, #-16]
  40d7a0:	ldr	x8, [x20]
  40d7a4:	mvn	w9, w8
  40d7a8:	tst	x8, #0x200
  40d7ac:	and	x9, x9, #0xc00
  40d7b0:	ccmp	x9, #0x0, #0x4, ne  // ne = any
  40d7b4:	add	x9, x20, #0x30
  40d7b8:	csel	x9, x19, x9, eq  // eq = none
  40d7bc:	ldr	q0, [x9]
  40d7c0:	stur	q0, [x23, #168]
  40d7c4:	tbnz	w8, #7, 40d86c <sqrt@plt+0xbb8c>
  40d7c8:	tbz	w8, #8, 40d800 <sqrt@plt+0xbb20>
  40d7cc:	ldr	w8, [x20, #8]
  40d7d0:	and	w8, w8, #0xfffffffe
  40d7d4:	cmp	w8, #0x6
  40d7d8:	b.ne	40d800 <sqrt@plt+0xbb20>  // b.any
  40d7dc:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x1650>
  40d7e0:	ldrb	w8, [x8, #3920]
  40d7e4:	cmp	w8, #0x1
  40d7e8:	b.ne	40d800 <sqrt@plt+0xbb20>  // b.any
  40d7ec:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x1650>
  40d7f0:	add	x8, x8, #0xf38
  40d7f4:	ldr	q0, [x8]
  40d7f8:	stur	q0, [x20, #248]
  40d7fc:	b	40d86c <sqrt@plt+0xbb8c>
  40d800:	ldr	w8, [x20, #232]
  40d804:	cmp	w8, #0x3
  40d808:	b.hi	40d830 <sqrt@plt+0xbb50>  // b.pmore
  40d80c:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40d810:	add	x9, x9, #0x860
  40d814:	adr	x10, 40d824 <sqrt@plt+0xbb44>
  40d818:	ldrb	w11, [x9, x8]
  40d81c:	add	x10, x10, x11, lsl #2
  40d820:	br	x10
  40d824:	ldr	x8, [x20, #152]
  40d828:	str	x8, [x20, #248]
  40d82c:	b	40d86c <sqrt@plt+0xbb8c>
  40d830:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40d834:	add	x1, x1, #0xa07
  40d838:	mov	w0, #0x5c9                 	// #1481
  40d83c:	bl	413ed0 <sqrt@plt+0x121f0>
  40d840:	b	40d86c <sqrt@plt+0xbb8c>
  40d844:	ldr	x8, [x20, #160]
  40d848:	str	x8, [x20, #256]
  40d84c:	b	40d86c <sqrt@plt+0xbb8c>
  40d850:	ldr	d0, [x20, #152]
  40d854:	fneg	d0, d0
  40d858:	str	d0, [x20, #248]
  40d85c:	b	40d86c <sqrt@plt+0xbb8c>
  40d860:	ldr	d0, [x20, #160]
  40d864:	fneg	d0, d0
  40d868:	str	d0, [x20, #256]
  40d86c:	mov	w0, #0x20                  	// #32
  40d870:	bl	4154e4 <_Znwm@@Base>
  40d874:	ldr	w8, [x20, #264]
  40d878:	ldr	x10, [x20, #240]
  40d87c:	mov	x9, xzr
  40d880:	str	w8, [x0]
  40d884:	ldur	q0, [x20, #248]
  40d888:	str	x10, [x0, #24]
  40d88c:	stur	q0, [x0, #8]
  40d890:	str	xzr, [x20, #240]
  40d894:	mov	x8, x0
  40d898:	ldr	x0, [x0, #24]
  40d89c:	str	x9, [x8, #24]
  40d8a0:	mov	x9, x8
  40d8a4:	cbnz	x0, 40d894 <sqrt@plt+0xbbb4>
  40d8a8:	str	x8, [x20, #240]
  40d8ac:	ldp	d11, d10, [x29, #-16]
  40d8b0:	mov	x21, xzr
  40d8b4:	mov	w24, wzr
  40d8b8:	mov	w9, #0x1                   	// #1
  40d8bc:	mov	v13.16b, v11.16b
  40d8c0:	mov	v12.16b, v10.16b
  40d8c4:	ldr	w10, [x8]
  40d8c8:	ldr	d0, [x8, #8]
  40d8cc:	cbz	w10, 40d8dc <sqrt@plt+0xbbfc>
  40d8d0:	ldr	d12, [x8, #16]
  40d8d4:	mov	v13.16b, v0.16b
  40d8d8:	b	40d8f0 <sqrt@plt+0xbc10>
  40d8dc:	ldr	d1, [x8, #16]
  40d8e0:	fadd	d13, d13, d0
  40d8e4:	str	w9, [x8]
  40d8e8:	fadd	d12, d12, d1
  40d8ec:	stp	d13, d12, [x8, #8]
  40d8f0:	ldr	x8, [x8, #24]
  40d8f4:	add	w24, w24, #0x1
  40d8f8:	add	x21, x21, #0x10
  40d8fc:	cbnz	x8, 40d8c4 <sqrt@plt+0xbbe4>
  40d900:	ldr	w8, [x20]
  40d904:	mvn	w8, w8
  40d908:	tst	x8, #0xc00
  40d90c:	b.ne	40d9e8 <sqrt@plt+0xbd08>  // b.any
  40d910:	ldur	q0, [x23, #168]
  40d914:	mov	w8, #0x1                   	// #1
  40d918:	str	w8, [sp, #104]
  40d91c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40d920:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40d924:	add	x8, x8, #0x420
  40d928:	str	xzr, [sp, #88]
  40d92c:	stp	xzr, xzr, [sp, #64]
  40d930:	str	wzr, [sp, #80]
  40d934:	stp	xzr, xzr, [sp, #128]
  40d938:	strh	wzr, [sp, #144]
  40d93c:	str	wzr, [sp, #96]
  40d940:	str	x9, [sp, #120]
  40d944:	stur	q0, [x23, #120]
  40d948:	str	x8, [sp, #56]
  40d94c:	add	x8, sp, #0x38
  40d950:	stp	d13, d12, [sp, #192]
  40d954:	str	xzr, [sp, #208]
  40d958:	str	wzr, [sp, #216]
  40d95c:	ldp	d8, d9, [x20, #80]
  40d960:	str	x8, [sp, #8]
  40d964:	ldr	x0, [x20, #112]
  40d968:	add	x1, sp, #0x8
  40d96c:	add	x2, sp, #0x20
  40d970:	bl	40bf8c <sqrt@plt+0xa2ac>
  40d974:	cbz	w0, 40d990 <sqrt@plt+0xbcb0>
  40d978:	ldr	x0, [sp, #32]
  40d97c:	cbz	x0, 40d9a0 <sqrt@plt+0xbcc0>
  40d980:	ldr	x8, [x0]
  40d984:	ldr	x8, [x8, #16]
  40d988:	blr	x8
  40d98c:	b	40d9a4 <sqrt@plt+0xbcc4>
  40d990:	add	x0, sp, #0x38
  40d994:	bl	40ecd0 <sqrt@plt+0xcff0>
  40d998:	mov	x0, xzr
  40d99c:	b	40dc54 <sqrt@plt+0xbf74>
  40d9a0:	ldp	d0, d1, [sp, #40]
  40d9a4:	ldr	x8, [x20, #240]
  40d9a8:	fsub	d2, d8, d0
  40d9ac:	fsub	d0, d9, d1
  40d9b0:	cbz	x8, 40d9cc <sqrt@plt+0xbcec>
  40d9b4:	ldp	d1, d3, [x8, #8]
  40d9b8:	fadd	d1, d2, d1
  40d9bc:	fadd	d3, d0, d3
  40d9c0:	stp	d1, d3, [x8, #8]
  40d9c4:	ldr	x8, [x8, #24]
  40d9c8:	cbnz	x8, 40d9b4 <sqrt@plt+0xbcd4>
  40d9cc:	fadd	d11, d11, d2
  40d9d0:	fadd	d10, d10, d0
  40d9d4:	add	x0, sp, #0x38
  40d9d8:	fadd	d13, d13, d2
  40d9dc:	stp	d11, d10, [x29, #-16]
  40d9e0:	fadd	d12, d12, d0
  40d9e4:	bl	40ecd0 <sqrt@plt+0xcff0>
  40d9e8:	mov	x0, x21
  40d9ec:	bl	401890 <_Znam@plt>
  40d9f0:	mov	w1, wzr
  40d9f4:	mov	x2, x21
  40d9f8:	mov	x22, x0
  40d9fc:	bl	4019b0 <memset@plt>
  40da00:	ldr	x8, [x20, #240]
  40da04:	cbz	x8, 40da1c <sqrt@plt+0xbd3c>
  40da08:	mov	x9, x22
  40da0c:	ldur	q0, [x8, #8]
  40da10:	str	q0, [x9], #16
  40da14:	ldr	x8, [x8, #24]
  40da18:	cbnz	x8, 40da0c <sqrt@plt+0xbd2c>
  40da1c:	ldr	x8, [x20]
  40da20:	tbz	w8, #17, 40da48 <sqrt@plt+0xbd68>
  40da24:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40da28:	add	x1, x20, #0xa8
  40da2c:	add	x0, x0, #0xc96
  40da30:	bl	404908 <sqrt@plt+0x2c28>
  40da34:	ldr	x8, [x20, #168]
  40da38:	ldr	x9, [x20]
  40da3c:	str	x8, [x20, #176]
  40da40:	orr	x8, x9, #0x10000
  40da44:	str	x8, [x20]
  40da48:	tbz	w8, #16, 40db14 <sqrt@plt+0xbe34>
  40da4c:	str	d11, [x29, #88]
  40da50:	ldr	d11, [x20, #168]
  40da54:	str	d10, [sp]
  40da58:	fmov	d14, xzr
  40da5c:	fmov	d15, xzr
  40da60:	fcmp	d11, #0.0
  40da64:	fmov	d10, xzr
  40da68:	b.eq	40da98 <sqrt@plt+0xbdb8>  // b.none
  40da6c:	ldp	d0, d1, [x22]
  40da70:	ldr	d2, [x29, #88]
  40da74:	fsub	d8, d0, d2
  40da78:	ldr	d0, [sp]
  40da7c:	fsub	d9, d1, d0
  40da80:	mov	v0.16b, v8.16b
  40da84:	mov	v1.16b, v9.16b
  40da88:	bl	415278 <sqrt@plt+0x13598>
  40da8c:	fdiv	d0, d11, d0
  40da90:	fmul	d15, d8, d0
  40da94:	fmul	d10, d9, d0
  40da98:	ldr	d11, [x20, #176]
  40da9c:	fmov	d0, xzr
  40daa0:	fcmp	d11, #0.0
  40daa4:	b.eq	40dae4 <sqrt@plt+0xbe04>  // b.none
  40daa8:	add	x8, x22, x21
  40daac:	cmp	w24, #0x1
  40dab0:	sub	x9, x29, #0x10
  40dab4:	sub	x10, x8, #0x20
  40dab8:	ldp	d0, d1, [x8, #-16]
  40dabc:	csel	x8, x9, x10, eq  // eq = none
  40dac0:	ldp	d2, d3, [x8]
  40dac4:	fsub	d8, d0, d2
  40dac8:	fsub	d9, d1, d3
  40dacc:	mov	v0.16b, v8.16b
  40dad0:	mov	v1.16b, v9.16b
  40dad4:	bl	415278 <sqrt@plt+0x13598>
  40dad8:	fdiv	d0, d11, d0
  40dadc:	fmul	d14, d8, d0
  40dae0:	fmul	d0, d9, d0
  40dae4:	ldr	d1, [sp]
  40dae8:	add	x8, x22, x21
  40daec:	ldr	d11, [x29, #88]
  40daf0:	fsub	d13, d13, d14
  40daf4:	fadd	d10, d10, d1
  40daf8:	ldp	d1, d2, [x8, #-16]
  40dafc:	fadd	d11, d15, d11
  40db00:	fsub	d12, d12, d0
  40db04:	stp	d11, d10, [x29, #-16]
  40db08:	fsub	d1, d1, d14
  40db0c:	fsub	d2, d2, d0
  40db10:	stp	d1, d2, [x8, #-16]
  40db14:	ldr	w8, [x20, #8]
  40db18:	cmp	w8, #0x7
  40db1c:	b.eq	40db74 <sqrt@plt+0xbe94>  // b.none
  40db20:	cmp	w8, #0x6
  40db24:	b.eq	40dbc8 <sqrt@plt+0xbee8>  // b.none
  40db28:	cmp	w8, #0x5
  40db2c:	b.ne	40dc1c <sqrt@plt+0xbf3c>  // b.any
  40db30:	mov	w0, #0xa8                  	// #168
  40db34:	bl	4154e4 <_Znwm@@Base>
  40db38:	ldur	q0, [x23, #168]
  40db3c:	adrp	x10, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40db40:	mov	w8, #0x1                   	// #1
  40db44:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40db48:	add	x10, x10, #0x510
  40db4c:	str	xzr, [x0, #32]
  40db50:	str	wzr, [x0, #40]
  40db54:	str	xzr, [x0, #16]
  40db58:	str	wzr, [x0, #24]
  40db5c:	str	xzr, [x0, #80]
  40db60:	strh	wzr, [x0, #88]
  40db64:	stp	d13, d12, [x0, #136]
  40db68:	str	x22, [x0, #152]
  40db6c:	str	w24, [x0, #160]
  40db70:	b	40dbb4 <sqrt@plt+0xbed4>
  40db74:	mov	w0, #0xa8                  	// #168
  40db78:	bl	4154e4 <_Znwm@@Base>
  40db7c:	ldur	q0, [x23, #168]
  40db80:	adrp	x10, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40db84:	str	xzr, [x0, #32]
  40db88:	str	wzr, [x0, #40]
  40db8c:	str	xzr, [x0, #16]
  40db90:	str	wzr, [x0, #24]
  40db94:	mov	w8, #0x1                   	// #1
  40db98:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40db9c:	str	xzr, [x0, #80]
  40dba0:	strh	wzr, [x0, #88]
  40dba4:	stp	d13, d12, [x0, #136]
  40dba8:	str	x22, [x0, #152]
  40dbac:	str	w24, [x0, #160]
  40dbb0:	add	x10, x10, #0xb60
  40dbb4:	str	w8, [x0, #48]
  40dbb8:	stp	x9, xzr, [x0, #64]
  40dbbc:	stur	q0, [x0, #120]
  40dbc0:	stp	x10, xzr, [x0]
  40dbc4:	b	40dc30 <sqrt@plt+0xbf50>
  40dbc8:	mov	w0, #0xa8                  	// #168
  40dbcc:	bl	4154e4 <_Znwm@@Base>
  40dbd0:	ldur	q0, [x23, #168]
  40dbd4:	adrp	x10, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40dbd8:	mov	w8, #0x1                   	// #1
  40dbdc:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40dbe0:	add	x10, x10, #0x420
  40dbe4:	str	xzr, [x0, #32]
  40dbe8:	str	wzr, [x0, #40]
  40dbec:	stp	xzr, xzr, [x0, #8]
  40dbf0:	str	wzr, [x0, #24]
  40dbf4:	stp	xzr, xzr, [x0, #72]
  40dbf8:	strh	wzr, [x0, #88]
  40dbfc:	stp	d13, d12, [x0, #136]
  40dc00:	str	x22, [x0, #152]
  40dc04:	str	w8, [x0, #48]
  40dc08:	str	x9, [x0, #64]
  40dc0c:	str	x10, [x0]
  40dc10:	stur	q0, [x0, #120]
  40dc14:	str	w24, [x0, #160]
  40dc18:	b	40dc30 <sqrt@plt+0xbf50>
  40dc1c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40dc20:	add	x1, x1, #0xa07
  40dc24:	mov	w0, #0x616                 	// #1558
  40dc28:	bl	413ed0 <sqrt@plt+0x121f0>
  40dc2c:	mov	x0, xzr
  40dc30:	adrp	x10, 432000 <stderr@@GLIBC_2.17+0x1650>
  40dc34:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x1650>
  40dc38:	mov	w9, #0x1                   	// #1
  40dc3c:	fsub	d0, d13, d11
  40dc40:	fsub	d1, d12, d10
  40dc44:	add	x10, x10, #0xf38
  40dc48:	strb	w9, [x8, #3920]
  40dc4c:	stp	d0, d1, [x10]
  40dc50:	stp	d13, d12, [x19]
  40dc54:	ldp	x20, x19, [sp, #368]
  40dc58:	ldp	x22, x21, [sp, #352]
  40dc5c:	ldp	x24, x23, [sp, #336]
  40dc60:	ldr	x28, [sp, #320]
  40dc64:	ldp	x29, x30, [sp, #304]
  40dc68:	ldp	d9, d8, [sp, #288]
  40dc6c:	ldp	d11, d10, [sp, #272]
  40dc70:	ldp	d13, d12, [sp, #256]
  40dc74:	ldp	d15, d14, [sp, #240]
  40dc78:	add	sp, sp, #0x180
  40dc7c:	ret
  40dc80:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1650>
  40dc84:	add	x0, x0, #0xf48
  40dc88:	bl	401c70 <__cxa_guard_acquire@plt>
  40dc8c:	cbz	w0, 40d794 <sqrt@plt+0xbab4>
  40dc90:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x1650>
  40dc94:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1650>
  40dc98:	add	x8, x8, #0xf38
  40dc9c:	add	x0, x0, #0xf48
  40dca0:	stp	xzr, xzr, [x8]
  40dca4:	bl	401a10 <__cxa_guard_release@plt>
  40dca8:	b	40d794 <sqrt@plt+0xbab4>
  40dcac:	b	40dcb0 <sqrt@plt+0xbfd0>
  40dcb0:	mov	x19, x0
  40dcb4:	add	x0, sp, #0x38
  40dcb8:	bl	40ecd0 <sqrt@plt+0xcff0>
  40dcbc:	mov	x0, x19
  40dcc0:	bl	401c60 <_Unwind_Resume@plt>
  40dcc4:	stp	x29, x30, [sp, #-32]!
  40dcc8:	stp	x20, x19, [sp, #16]
  40dccc:	mov	x29, sp
  40dcd0:	mov	w8, #0x1                   	// #1
  40dcd4:	str	w8, [x0, #48]
  40dcd8:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40dcdc:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40dce0:	add	x8, x8, #0x330
  40dce4:	str	xzr, [x0, #32]
  40dce8:	str	wzr, [x0, #40]
  40dcec:	stp	xzr, xzr, [x0, #8]
  40dcf0:	str	wzr, [x0, #24]
  40dcf4:	stp	xzr, xzr, [x0, #72]
  40dcf8:	strh	wzr, [x0, #88]
  40dcfc:	str	x9, [x0, #64]
  40dd00:	str	x8, [x0]
  40dd04:	ldr	q0, [x2]
  40dd08:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40dd0c:	add	x8, x8, #0x600
  40dd10:	mov	x19, x0
  40dd14:	stur	q0, [x0, #120]
  40dd18:	ldr	q0, [x3]
  40dd1c:	str	x8, [x0]
  40dd20:	str	w1, [x0, #152]
  40dd24:	stur	q0, [x0, #136]
  40dd28:	ldr	q0, [x4]
  40dd2c:	str	q0, [x0, #160]
  40dd30:	ldp	d0, d1, [x4]
  40dd34:	ldp	d2, d3, [x2]
  40dd38:	fsub	d0, d0, d2
  40dd3c:	fsub	d1, d1, d3
  40dd40:	bl	415278 <sqrt@plt+0x13598>
  40dd44:	str	d0, [x19, #176]
  40dd48:	ldp	x20, x19, [sp, #16]
  40dd4c:	ldp	x29, x30, [sp], #32
  40dd50:	ret
  40dd54:	mov	x20, x0
  40dd58:	mov	x0, x19
  40dd5c:	bl	40ec64 <sqrt@plt+0xcf84>
  40dd60:	mov	x0, x20
  40dd64:	bl	401c60 <_Unwind_Resume@plt>
  40dd68:	ldr	q0, [x1]
  40dd6c:	ldur	q1, [x0, #120]
  40dd70:	ldur	q2, [x0, #136]
  40dd74:	fadd	v0.2d, v0.2d, v1.2d
  40dd78:	stur	q0, [x0, #120]
  40dd7c:	ldr	q0, [x1]
  40dd80:	ldr	q1, [x0, #160]
  40dd84:	fadd	v0.2d, v0.2d, v2.2d
  40dd88:	stur	q0, [x0, #136]
  40dd8c:	ldr	q0, [x1]
  40dd90:	fadd	v0.2d, v0.2d, v1.2d
  40dd94:	str	q0, [x0, #160]
  40dd98:	ret
  40dd9c:	ldp	d1, d2, [x0, #168]
  40dda0:	ldr	d0, [x0, #160]
  40dda4:	fadd	d1, d1, d2
  40dda8:	ret
  40ddac:	ldp	d1, d2, [x0, #168]
  40ddb0:	ldr	d0, [x0, #160]
  40ddb4:	fsub	d1, d1, d2
  40ddb8:	ret
  40ddbc:	ldp	d1, d0, [x0, #168]
  40ddc0:	ldr	d2, [x0, #160]
  40ddc4:	fadd	d0, d2, d0
  40ddc8:	ret
  40ddcc:	ldp	d1, d0, [x0, #168]
  40ddd0:	ldr	d2, [x0, #160]
  40ddd4:	fsub	d0, d2, d0
  40ddd8:	ret
  40dddc:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40dde0:	ldp	d3, d0, [x0, #168]
  40dde4:	ldr	d1, [x8, #2408]
  40dde8:	ldr	d2, [x0, #160]
  40ddec:	fdiv	d1, d0, d1
  40ddf0:	fadd	d0, d2, d1
  40ddf4:	fadd	d1, d3, d1
  40ddf8:	ret
  40ddfc:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40de00:	ldp	d3, d0, [x0, #168]
  40de04:	ldr	d1, [x8, #2408]
  40de08:	ldr	d2, [x0, #160]
  40de0c:	fdiv	d1, d0, d1
  40de10:	fsub	d0, d2, d1
  40de14:	fadd	d1, d3, d1
  40de18:	ret
  40de1c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40de20:	ldp	d3, d0, [x0, #168]
  40de24:	ldr	d1, [x8, #2408]
  40de28:	ldr	d2, [x0, #160]
  40de2c:	fdiv	d1, d0, d1
  40de30:	fadd	d0, d2, d1
  40de34:	fsub	d1, d3, d1
  40de38:	ret
  40de3c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40de40:	ldp	d3, d0, [x0, #168]
  40de44:	ldr	d1, [x8, #2408]
  40de48:	ldr	d2, [x0, #160]
  40de4c:	fdiv	d1, d0, d1
  40de50:	fsub	d0, d2, d1
  40de54:	fsub	d1, d3, d1
  40de58:	ret
  40de5c:	sub	sp, sp, #0xb0
  40de60:	stp	d11, d10, [sp, #80]
  40de64:	stp	d9, d8, [sp, #96]
  40de68:	stp	x29, x30, [sp, #112]
  40de6c:	str	x23, [sp, #128]
  40de70:	stp	x22, x21, [sp, #144]
  40de74:	stp	x20, x19, [sp, #160]
  40de78:	add	x29, sp, #0x50
  40de7c:	mov	x19, x0
  40de80:	ldr	w8, [x19, #48]!
  40de84:	cbz	w8, 40e2b8 <sqrt@plt+0xc5d8>
  40de88:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  40de8c:	mov	x20, x0
  40de90:	ldr	x0, [x23, #3744]
  40de94:	ldr	x2, [x20, #72]
  40de98:	mov	x1, xzr
  40de9c:	ldr	x8, [x0]
  40dea0:	ldr	x8, [x8, #112]
  40dea4:	blr	x8
  40dea8:	stp	xzr, xzr, [x29, #-16]
  40deac:	stp	xzr, xzr, [x29, #-32]
  40deb0:	stp	xzr, xzr, [sp, #32]
  40deb4:	ldr	w8, [x20, #152]
  40deb8:	cbz	w8, 40dec8 <sqrt@plt+0xc1e8>
  40debc:	ldur	q0, [x20, #136]
  40dec0:	add	x9, x20, #0x78
  40dec4:	b	40ded0 <sqrt@plt+0xc1f0>
  40dec8:	ldur	q0, [x20, #120]
  40decc:	add	x9, x20, #0x88
  40ded0:	stur	q0, [x29, #-16]
  40ded4:	ldr	q0, [x9]
  40ded8:	stur	q0, [x29, #-32]
  40dedc:	ldrb	w9, [x20, #88]
  40dee0:	cbz	w9, 40e0a0 <sqrt@plt+0xc3c0>
  40dee4:	mov	x21, x20
  40dee8:	ldr	d0, [x21, #96]!
  40deec:	cmp	w8, #0x0
  40def0:	ldp	d5, d1, [x21, #72]
  40def4:	mov	x22, x21
  40def8:	ldr	d2, [x22, #24]!
  40defc:	ldr	d3, [x21, #32]
  40df00:	ldr	d4, [x21, #64]
  40df04:	fdiv	d0, d0, d1
  40df08:	fneg	d1, d0
  40df0c:	fcsel	d8, d0, d1, eq  // eq = none
  40df10:	mov	v0.16b, v8.16b
  40df14:	fsub	d9, d2, d4
  40df18:	fsub	d10, d3, d5
  40df1c:	bl	4018d0 <cos@plt>
  40df20:	fmul	d11, d9, d0
  40df24:	mov	v0.16b, v8.16b
  40df28:	bl	401ba0 <sin@plt>
  40df2c:	fmul	d0, d10, d0
  40df30:	fsub	d11, d11, d0
  40df34:	mov	v0.16b, v8.16b
  40df38:	bl	401ba0 <sin@plt>
  40df3c:	fmul	d9, d9, d0
  40df40:	mov	v0.16b, v8.16b
  40df44:	bl	4018d0 <cos@plt>
  40df48:	ldp	d2, d1, [x21, #64]
  40df4c:	fmul	d0, d10, d0
  40df50:	fadd	d0, d9, d0
  40df54:	sub	x9, x29, #0x20
  40df58:	fadd	d8, d11, d2
  40df5c:	fadd	d9, d0, d1
  40df60:	stp	d8, d9, [sp, #32]
  40df64:	ldr	w8, [x21, #56]
  40df68:	ldr	q0, [sp, #32]
  40df6c:	sub	x10, x29, #0x10
  40df70:	cmp	w8, #0x0
  40df74:	csel	x9, x10, x9, eq  // eq = none
  40df78:	str	q0, [x9]
  40df7c:	ldr	w9, [x21, #16]
  40df80:	cbz	w9, 40dfcc <sqrt@plt+0xc2ec>
  40df84:	ldr	x0, [x23, #3744]
  40df88:	ldr	x8, [x0]
  40df8c:	ldr	x8, [x8, #144]
  40df90:	blr	x8
  40df94:	cbz	w0, 40dfc4 <sqrt@plt+0xc2e4>
  40df98:	ldp	d0, d1, [x20, #120]
  40df9c:	add	x1, sp, #0x10
  40dfa0:	mov	x0, x22
  40dfa4:	mov	x2, x21
  40dfa8:	fsub	d0, d0, d8
  40dfac:	fsub	d1, d1, d9
  40dfb0:	stp	d0, d1, [sp, #16]
  40dfb4:	ldr	x4, [x20, #72]
  40dfb8:	mov	x3, x19
  40dfbc:	bl	40ae5c <sqrt@plt+0x917c>
  40dfc0:	b	40e0a0 <sqrt@plt+0xc3c0>
  40dfc4:	ldr	w8, [x20, #152]
  40dfc8:	ldp	d2, d1, [x20, #160]
  40dfcc:	ldr	q0, [sp, #32]
  40dfd0:	mov	x9, #0x4052000000000000    	// #4634766966517661696
  40dfd4:	fmov	d3, x9
  40dfd8:	cmp	w8, #0x0
  40dfdc:	str	q0, [sp, #16]
  40dfe0:	ldp	d0, d5, [x20, #120]
  40dfe4:	ldr	d4, [x20, #64]
  40dfe8:	fsub	d9, d0, d2
  40dfec:	ldr	d0, [x20, #176]
  40dff0:	fabs	d2, d4
  40dff4:	fdiv	d2, d2, d3
  40dff8:	fmov	d3, #2.500000000000000000e-01
  40dffc:	fmul	d2, d2, d3
  40e000:	fdiv	d0, d2, d0
  40e004:	fneg	d2, d0
  40e008:	fcsel	d8, d0, d2, eq  // eq = none
  40e00c:	mov	v0.16b, v8.16b
  40e010:	fsub	d10, d5, d1
  40e014:	bl	4018d0 <cos@plt>
  40e018:	fmul	d11, d9, d0
  40e01c:	mov	v0.16b, v8.16b
  40e020:	bl	401ba0 <sin@plt>
  40e024:	fmul	d0, d10, d0
  40e028:	fsub	d11, d11, d0
  40e02c:	mov	v0.16b, v8.16b
  40e030:	bl	401ba0 <sin@plt>
  40e034:	fmul	d9, d9, d0
  40e038:	mov	v0.16b, v8.16b
  40e03c:	bl	4018d0 <cos@plt>
  40e040:	ldp	d1, d2, [x20, #160]
  40e044:	fmul	d0, d10, d0
  40e048:	fadd	d0, d9, d0
  40e04c:	add	x0, sp, #0x20
  40e050:	fadd	d0, d0, d2
  40e054:	ldp	d2, d3, [sp, #16]
  40e058:	fadd	d1, d11, d1
  40e05c:	stp	d1, d0, [sp, #32]
  40e060:	mov	x1, sp
  40e064:	fsub	d1, d1, d2
  40e068:	fsub	d0, d0, d3
  40e06c:	stp	d1, d0, [sp]
  40e070:	ldr	x4, [x20, #72]
  40e074:	mov	x2, x21
  40e078:	mov	x3, x19
  40e07c:	bl	40ae5c <sqrt@plt+0x917c>
  40e080:	ldr	x0, [x23, #3744]
  40e084:	add	x1, sp, #0x20
  40e088:	add	x2, sp, #0x10
  40e08c:	mov	w3, #0x1                   	// #1
  40e090:	ldr	x8, [x0]
  40e094:	mov	x4, x19
  40e098:	ldr	x8, [x8, #48]
  40e09c:	blr	x8
  40e0a0:	ldrb	w8, [x20, #89]
  40e0a4:	cbz	w8, 40e288 <sqrt@plt+0xc5a8>
  40e0a8:	mov	x21, x20
  40e0ac:	ldr	d0, [x21, #96]!
  40e0b0:	ldp	d5, d1, [x21, #72]
  40e0b4:	mov	x22, x21
  40e0b8:	ldr	w8, [x21, #56]
  40e0bc:	ldr	d2, [x22, #40]!
  40e0c0:	ldr	d3, [x21, #64]
  40e0c4:	ldr	d4, [x21, #48]
  40e0c8:	fdiv	d0, d0, d1
  40e0cc:	cmp	w8, #0x0
  40e0d0:	fsub	d9, d2, d3
  40e0d4:	fneg	d2, d0
  40e0d8:	fcsel	d8, d2, d0, eq  // eq = none
  40e0dc:	fsub	d1, d4, d5
  40e0e0:	mov	v0.16b, v8.16b
  40e0e4:	stp	d9, d1, [sp, #32]
  40e0e8:	bl	4018d0 <cos@plt>
  40e0ec:	ldr	d10, [sp, #40]
  40e0f0:	fmul	d9, d9, d0
  40e0f4:	mov	v0.16b, v8.16b
  40e0f8:	bl	401ba0 <sin@plt>
  40e0fc:	ldr	d11, [sp, #32]
  40e100:	fmul	d0, d10, d0
  40e104:	fsub	d9, d9, d0
  40e108:	mov	v0.16b, v8.16b
  40e10c:	bl	401ba0 <sin@plt>
  40e110:	ldr	d10, [sp, #40]
  40e114:	fmul	d11, d11, d0
  40e118:	mov	v0.16b, v8.16b
  40e11c:	bl	4018d0 <cos@plt>
  40e120:	ldp	d1, d2, [x21, #64]
  40e124:	fmul	d0, d10, d0
  40e128:	fadd	d0, d11, d0
  40e12c:	sub	x9, x29, #0x10
  40e130:	fadd	d3, d9, d1
  40e134:	fadd	d0, d0, d2
  40e138:	stp	d3, d0, [sp, #32]
  40e13c:	ldr	w8, [x21, #56]
  40e140:	ldr	q0, [sp, #32]
  40e144:	sub	x10, x29, #0x20
  40e148:	cmp	w8, #0x0
  40e14c:	csel	x9, x10, x9, eq  // eq = none
  40e150:	str	q0, [x9]
  40e154:	ldr	w9, [x21, #16]
  40e158:	cbz	w9, 40e1a4 <sqrt@plt+0xc4c4>
  40e15c:	ldr	x0, [x23, #3744]
  40e160:	ldr	x8, [x0]
  40e164:	ldr	x8, [x8, #144]
  40e168:	blr	x8
  40e16c:	cbz	w0, 40e19c <sqrt@plt+0xc4bc>
  40e170:	ldur	q0, [x20, #136]
  40e174:	ldr	q1, [sp, #32]
  40e178:	add	x1, sp, #0x10
  40e17c:	mov	x0, x22
  40e180:	mov	x2, x21
  40e184:	fsub	v0.2d, v0.2d, v1.2d
  40e188:	str	q0, [sp, #16]
  40e18c:	ldr	x4, [x20, #72]
  40e190:	mov	x3, x19
  40e194:	bl	40ae5c <sqrt@plt+0x917c>
  40e198:	b	40e288 <sqrt@plt+0xc5a8>
  40e19c:	ldr	w8, [x20, #152]
  40e1a0:	ldp	d1, d2, [x20, #160]
  40e1a4:	ldr	q0, [sp, #32]
  40e1a8:	mov	x9, #0x4052000000000000    	// #4634766966517661696
  40e1ac:	cmp	w8, #0x0
  40e1b0:	str	q0, [sp, #16]
  40e1b4:	ldp	d0, d3, [x20, #136]
  40e1b8:	ldr	d4, [x20, #64]
  40e1bc:	fsub	d9, d0, d1
  40e1c0:	fsub	d1, d3, d2
  40e1c4:	ldr	d2, [x20, #176]
  40e1c8:	fmov	d0, x9
  40e1cc:	fabs	d3, d4
  40e1d0:	fdiv	d0, d3, d0
  40e1d4:	fmov	d3, #2.500000000000000000e-01
  40e1d8:	fmul	d0, d0, d3
  40e1dc:	fdiv	d0, d0, d2
  40e1e0:	fneg	d2, d0
  40e1e4:	fcsel	d8, d2, d0, eq  // eq = none
  40e1e8:	mov	v0.16b, v8.16b
  40e1ec:	stp	d9, d1, [sp, #32]
  40e1f0:	bl	4018d0 <cos@plt>
  40e1f4:	ldr	d10, [sp, #40]
  40e1f8:	fmul	d9, d9, d0
  40e1fc:	mov	v0.16b, v8.16b
  40e200:	bl	401ba0 <sin@plt>
  40e204:	ldr	d11, [sp, #32]
  40e208:	fmul	d0, d10, d0
  40e20c:	fsub	d9, d9, d0
  40e210:	mov	v0.16b, v8.16b
  40e214:	bl	401ba0 <sin@plt>
  40e218:	ldr	d10, [sp, #40]
  40e21c:	fmul	d11, d11, d0
  40e220:	mov	v0.16b, v8.16b
  40e224:	bl	4018d0 <cos@plt>
  40e228:	ldp	d1, d2, [x20, #160]
  40e22c:	fmul	d0, d10, d0
  40e230:	fadd	d0, d11, d0
  40e234:	add	x0, sp, #0x20
  40e238:	fadd	d0, d0, d2
  40e23c:	ldp	d2, d3, [sp, #16]
  40e240:	fadd	d1, d9, d1
  40e244:	stp	d1, d0, [sp, #32]
  40e248:	mov	x1, sp
  40e24c:	fsub	d1, d1, d2
  40e250:	fsub	d0, d0, d3
  40e254:	stp	d1, d0, [sp]
  40e258:	ldr	x4, [x20, #72]
  40e25c:	mov	x2, x21
  40e260:	mov	x3, x19
  40e264:	bl	40ae5c <sqrt@plt+0x917c>
  40e268:	ldr	x0, [x23, #3744]
  40e26c:	add	x1, sp, #0x20
  40e270:	add	x2, sp, #0x10
  40e274:	mov	w3, #0x1                   	// #1
  40e278:	ldr	x8, [x0]
  40e27c:	mov	x4, x19
  40e280:	ldr	x8, [x8, #48]
  40e284:	blr	x8
  40e288:	ldr	x0, [x23, #3744]
  40e28c:	add	x2, x20, #0xa0
  40e290:	sub	x1, x29, #0x10
  40e294:	sub	x3, x29, #0x20
  40e298:	ldr	x8, [x0]
  40e29c:	mov	x4, x19
  40e2a0:	ldr	x8, [x8, #72]
  40e2a4:	blr	x8
  40e2a8:	ldr	x0, [x23, #3744]
  40e2ac:	ldr	x8, [x0]
  40e2b0:	ldr	x8, [x8, #120]
  40e2b4:	blr	x8
  40e2b8:	ldp	x20, x19, [sp, #160]
  40e2bc:	ldp	x22, x21, [sp, #144]
  40e2c0:	ldr	x23, [sp, #128]
  40e2c4:	ldp	x29, x30, [sp, #112]
  40e2c8:	ldp	d9, d8, [sp, #96]
  40e2cc:	ldp	d11, d10, [sp, #80]
  40e2d0:	add	sp, sp, #0xb0
  40e2d4:	ret
  40e2d8:	sub	sp, sp, #0x70
  40e2dc:	stp	d13, d12, [sp, #16]
  40e2e0:	stp	d11, d10, [sp, #32]
  40e2e4:	stp	d9, d8, [sp, #48]
  40e2e8:	stp	x29, x30, [sp, #64]
  40e2ec:	stp	x22, x21, [sp, #80]
  40e2f0:	stp	x20, x19, [sp, #96]
  40e2f4:	add	x29, sp, #0x10
  40e2f8:	mov	x19, x1
  40e2fc:	mov	x20, x0
  40e300:	add	x1, x0, #0x78
  40e304:	mov	x0, x19
  40e308:	bl	40b088 <sqrt@plt+0x93a8>
  40e30c:	add	x1, x20, #0x88
  40e310:	mov	x0, x19
  40e314:	bl	40b088 <sqrt@plt+0x93a8>
  40e318:	ldp	d0, d1, [x20, #160]
  40e31c:	ldp	d2, d3, [x20, #120]
  40e320:	fsub	d8, d2, d0
  40e324:	fcmp	d8, #0.0
  40e328:	fsub	d9, d3, d1
  40e32c:	b.ne	40e338 <sqrt@plt+0xc658>  // b.any
  40e330:	fcmp	d9, #0.0
  40e334:	b.eq	40e480 <sqrt@plt+0xc7a0>  // b.none
  40e338:	ldp	d2, d3, [x20, #136]
  40e33c:	fsub	d10, d2, d0
  40e340:	fcmp	d10, #0.0
  40e344:	fsub	d11, d3, d1
  40e348:	b.ne	40e354 <sqrt@plt+0xc674>  // b.any
  40e34c:	fcmp	d11, #0.0
  40e350:	b.eq	40e480 <sqrt@plt+0xc7a0>  // b.none
  40e354:	mov	v0.16b, v9.16b
  40e358:	mov	v1.16b, v8.16b
  40e35c:	bl	401a80 <atan2@plt>
  40e360:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40e364:	ldr	d12, [x8, #2416]
  40e368:	mov	v1.16b, v10.16b
  40e36c:	fdiv	d13, d0, d12
  40e370:	mov	v0.16b, v11.16b
  40e374:	bl	401a80 <atan2@plt>
  40e378:	ldr	w8, [x20, #152]
  40e37c:	fdiv	d1, d0, d12
  40e380:	fmov	d0, #4.000000000000000000e+00
  40e384:	cmp	w8, #0x0
  40e388:	fcsel	d12, d1, d13, eq  // eq = none
  40e38c:	fcsel	d1, d13, d1, eq  // eq = none
  40e390:	fadd	d2, d1, d0
  40e394:	fcmp	d1, #0.0
  40e398:	fcsel	d13, d2, d1, mi  // mi = first
  40e39c:	fcmp	d12, d13
  40e3a0:	b.hi	40e3ac <sqrt@plt+0xc6cc>  // b.pmore
  40e3a4:	fadd	d12, d12, d0
  40e3a8:	b	40e39c <sqrt@plt+0xc6bc>
  40e3ac:	mov	v0.16b, v8.16b
  40e3b0:	mov	v1.16b, v9.16b
  40e3b4:	bl	415278 <sqrt@plt+0x13598>
  40e3b8:	mov	v8.16b, v0.16b
  40e3bc:	mov	v0.16b, v10.16b
  40e3c0:	mov	v1.16b, v11.16b
  40e3c4:	bl	415278 <sqrt@plt+0x13598>
  40e3c8:	fcvtzs	w8, d13
  40e3cc:	fcmp	d8, d0
  40e3d0:	add	w9, w8, #0x1
  40e3d4:	fcsel	d8, d8, d0, gt
  40e3d8:	scvtf	d0, w9
  40e3dc:	fcmp	d12, d0
  40e3e0:	b.le	40e480 <sqrt@plt+0xc7a0>
  40e3e4:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40e3e8:	fneg	d9, d8
  40e3ec:	add	w21, w8, #0x2
  40e3f0:	add	x22, x22, #0x864
  40e3f4:	sub	w8, w21, #0x1
  40e3f8:	add	w9, w21, #0x2
  40e3fc:	cmp	w8, #0x0
  40e400:	csel	w9, w9, w8, lt  // lt = tstop
  40e404:	and	w9, w9, #0xfffffffc
  40e408:	sub	w8, w8, w9
  40e40c:	cmp	w8, #0x3
  40e410:	fmov	d0, xzr
  40e414:	b.hi	40e430 <sqrt@plt+0xc750>  // b.pmore
  40e418:	adr	x9, 40e428 <sqrt@plt+0xc748>
  40e41c:	ldrb	w10, [x22, x8]
  40e420:	add	x9, x9, x10, lsl #2
  40e424:	br	x9
  40e428:	mov	v1.16b, v8.16b
  40e42c:	b	40e454 <sqrt@plt+0xc774>
  40e430:	fmov	d1, xzr
  40e434:	b	40e454 <sqrt@plt+0xc774>
  40e438:	fmov	d1, xzr
  40e43c:	mov	v0.16b, v8.16b
  40e440:	b	40e454 <sqrt@plt+0xc774>
  40e444:	mov	v1.16b, v9.16b
  40e448:	b	40e454 <sqrt@plt+0xc774>
  40e44c:	fmov	d1, xzr
  40e450:	mov	v0.16b, v9.16b
  40e454:	ldp	d2, d3, [x20, #160]
  40e458:	mov	x1, sp
  40e45c:	mov	x0, x19
  40e460:	fadd	d1, d1, d2
  40e464:	fadd	d0, d0, d3
  40e468:	stp	d1, d0, [sp]
  40e46c:	bl	40b088 <sqrt@plt+0x93a8>
  40e470:	scvtf	d0, w21
  40e474:	fcmp	d12, d0
  40e478:	add	w21, w21, #0x1
  40e47c:	b.gt	40e3f4 <sqrt@plt+0xc714>
  40e480:	ldp	x20, x19, [sp, #96]
  40e484:	ldp	x22, x21, [sp, #80]
  40e488:	ldp	x29, x30, [sp, #64]
  40e48c:	ldp	d9, d8, [sp, #48]
  40e490:	ldp	d11, d10, [sp, #32]
  40e494:	ldp	d13, d12, [sp, #16]
  40e498:	add	sp, sp, #0x70
  40e49c:	ret
  40e4a0:	sub	sp, sp, #0x90
  40e4a4:	str	d12, [sp, #48]
  40e4a8:	stp	d11, d10, [sp, #56]
  40e4ac:	stp	d9, d8, [sp, #72]
  40e4b0:	stp	x29, x30, [sp, #88]
  40e4b4:	str	x23, [sp, #104]
  40e4b8:	stp	x22, x21, [sp, #112]
  40e4bc:	stp	x20, x19, [sp, #128]
  40e4c0:	add	x29, sp, #0x30
  40e4c4:	ldr	w8, [x0, #232]
  40e4c8:	mov	x22, x2
  40e4cc:	mov	x19, x1
  40e4d0:	mov	x21, x0
  40e4d4:	str	w8, [x2]
  40e4d8:	ldr	x20, [x0]
  40e4dc:	add	x8, x0, #0x30
  40e4e0:	stp	xzr, xzr, [x29, #-16]
  40e4e4:	tst	x20, #0x200
  40e4e8:	csel	x8, x1, x8, eq  // eq = none
  40e4ec:	ldr	q0, [x8]
  40e4f0:	mov	x8, x20
  40e4f4:	stur	q0, [x29, #-16]
  40e4f8:	tbnz	w20, #14, 40e510 <sqrt@plt+0xc830>
  40e4fc:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40e500:	add	x1, x21, #0x88
  40e504:	add	x0, x0, #0xc7e
  40e508:	bl	404908 <sqrt@plt+0x2c28>
  40e50c:	ldr	x8, [x21]
  40e510:	and	x23, x20, #0x4
  40e514:	ubfx	x20, x20, #2, #1
  40e518:	stp	xzr, xzr, [sp, #16]
  40e51c:	tbnz	w8, #15, 40e550 <sqrt@plt+0xc870>
  40e520:	ldr	d2, [x21, #136]
  40e524:	ldr	w9, [x21, #232]
  40e528:	cbz	x23, 40e55c <sqrt@plt+0xc87c>
  40e52c:	and	w10, w9, #0xfffffffe
  40e530:	fneg	d1, d2
  40e534:	cmp	w10, #0x2
  40e538:	fcsel	d0, d1, d2, eq  // eq = none
  40e53c:	cmp	w9, #0x3
  40e540:	b.eq	40e548 <sqrt@plt+0xc868>  // b.none
  40e544:	cbnz	w9, 40e580 <sqrt@plt+0xc8a0>
  40e548:	mov	w10, #0x3                   	// #3
  40e54c:	b	40e588 <sqrt@plt+0xc8a8>
  40e550:	ldr	q0, [x21, #64]
  40e554:	str	q0, [sp, #16]
  40e558:	b	40e5b4 <sqrt@plt+0xc8d4>
  40e55c:	sub	w10, w9, #0x1
  40e560:	fneg	d1, d2
  40e564:	and	w11, w9, #0xfffffffe
  40e568:	cmp	w10, #0x2
  40e56c:	fcsel	d0, d1, d2, cc  // cc = lo, ul, last
  40e570:	cmp	w11, #0x2
  40e574:	fcsel	d1, d1, d2, eq  // eq = none
  40e578:	mov	w10, #0x1                   	// #1
  40e57c:	b	40e588 <sqrt@plt+0xc8a8>
  40e580:	mov	w10, #0x3                   	// #3
  40e584:	mov	v1.16b, v2.16b
  40e588:	add	w9, w9, w10
  40e58c:	add	w10, w9, #0x3
  40e590:	cmp	w9, #0x0
  40e594:	csel	w10, w10, w9, lt  // lt = tstop
  40e598:	and	w10, w10, #0xfffffffc
  40e59c:	sub	w9, w9, w10
  40e5a0:	str	w9, [x22]
  40e5a4:	ldp	d2, d3, [x29, #-16]
  40e5a8:	fadd	d0, d0, d2
  40e5ac:	fadd	d1, d1, d3
  40e5b0:	stp	d0, d1, [sp, #16]
  40e5b4:	stp	xzr, xzr, [sp]
  40e5b8:	tbnz	w8, #10, 40e5dc <sqrt@plt+0xc8fc>
  40e5bc:	ldp	d0, d1, [sp, #16]
  40e5c0:	ldp	d12, d11, [x29, #-16]
  40e5c4:	fcmp	d12, d0
  40e5c8:	b.ne	40e5e8 <sqrt@plt+0xc908>  // b.any
  40e5cc:	fcmp	d11, d1
  40e5d0:	b.ne	40e5e8 <sqrt@plt+0xc908>  // b.any
  40e5d4:	ldur	q0, [x29, #-16]
  40e5d8:	b	40e5e0 <sqrt@plt+0xc900>
  40e5dc:	ldr	q0, [x21, #80]
  40e5e0:	str	q0, [sp]
  40e5e4:	b	40e684 <sqrt@plt+0xc9a4>
  40e5e8:	fsub	d0, d0, d12
  40e5ec:	fsub	d1, d1, d11
  40e5f0:	fmov	d2, #5.000000000000000000e-01
  40e5f4:	fmul	d8, d0, d2
  40e5f8:	fmul	d9, d1, d2
  40e5fc:	mov	v0.16b, v8.16b
  40e600:	mov	v1.16b, v9.16b
  40e604:	bl	415278 <sqrt@plt+0x13598>
  40e608:	ldr	d2, [x21, #136]
  40e60c:	fmov	d1, #2.500000000000000000e-01
  40e610:	fcmp	d2, #0.0
  40e614:	fcsel	d1, d2, d1, hi  // hi = pmore
  40e618:	fcmp	d1, d0
  40e61c:	fcsel	d1, d0, d1, mi  // mi = first
  40e620:	b.mi	40e62c <sqrt@plt+0xc94c>  // b.first
  40e624:	fcmp	d2, #0.0
  40e628:	b.hi	40e630 <sqrt@plt+0xc950>  // b.pmore
  40e62c:	str	d1, [x21, #136]
  40e630:	fdiv	d0, d0, d1
  40e634:	bl	4019c0 <acos@plt>
  40e638:	mov	v10.16b, v0.16b
  40e63c:	mov	v0.16b, v9.16b
  40e640:	mov	v1.16b, v8.16b
  40e644:	bl	401a80 <atan2@plt>
  40e648:	fneg	d1, d10
  40e64c:	cmp	x23, #0x0
  40e650:	fcsel	d1, d1, d10, ne  // ne = any
  40e654:	fadd	d8, d0, d1
  40e658:	mov	v0.16b, v8.16b
  40e65c:	bl	4018d0 <cos@plt>
  40e660:	mov	v9.16b, v0.16b
  40e664:	mov	v0.16b, v8.16b
  40e668:	bl	401ba0 <sin@plt>
  40e66c:	ldr	d1, [x21, #136]
  40e670:	fmul	d2, d9, d1
  40e674:	fmul	d0, d0, d1
  40e678:	fadd	d1, d12, d2
  40e67c:	fadd	d0, d11, d0
  40e680:	stp	d1, d0, [sp]
  40e684:	mov	w0, #0xb8                  	// #184
  40e688:	bl	4154e4 <_Znwm@@Base>
  40e68c:	mov	x21, x0
  40e690:	sub	x2, x29, #0x10
  40e694:	add	x3, sp, #0x10
  40e698:	mov	x4, sp
  40e69c:	mov	w1, w20
  40e6a0:	bl	40dcc4 <sqrt@plt+0xbfe4>
  40e6a4:	ldr	q0, [sp, #16]
  40e6a8:	mov	x0, x21
  40e6ac:	ldr	x23, [sp, #104]
  40e6b0:	ldr	d12, [sp, #48]
  40e6b4:	str	q0, [x19]
  40e6b8:	ldp	x20, x19, [sp, #128]
  40e6bc:	ldp	x22, x21, [sp, #112]
  40e6c0:	ldp	x29, x30, [sp, #88]
  40e6c4:	ldp	d9, d8, [sp, #72]
  40e6c8:	ldp	d11, d10, [sp, #56]
  40e6cc:	add	sp, sp, #0x90
  40e6d0:	ret
  40e6d4:	mov	x19, x0
  40e6d8:	mov	x0, x21
  40e6dc:	bl	415588 <_ZdlPv@@Base>
  40e6e0:	mov	x0, x19
  40e6e4:	bl	401c60 <_Unwind_Resume@plt>
  40e6e8:	sub	sp, sp, #0x50
  40e6ec:	stp	x29, x30, [sp, #32]
  40e6f0:	stp	x22, x21, [sp, #48]
  40e6f4:	stp	x20, x19, [sp, #64]
  40e6f8:	add	x29, sp, #0x20
  40e6fc:	ldr	w8, [x0, #8]
  40e700:	mov	x20, x0
  40e704:	cmp	w8, #0x4
  40e708:	b.ne	40e714 <sqrt@plt+0xca34>  // b.any
  40e70c:	bl	40e4a0 <sqrt@plt+0xc7c0>
  40e710:	b	40e718 <sqrt@plt+0xca38>
  40e714:	bl	40d748 <sqrt@plt+0xba68>
  40e718:	ldr	w8, [x20, #8]
  40e71c:	mov	x19, x0
  40e720:	cmp	w8, #0x7
  40e724:	b.ne	40e734 <sqrt@plt+0xca54>  // b.any
  40e728:	ldr	x8, [x20]
  40e72c:	tst	x8, #0x60
  40e730:	b.eq	40e764 <sqrt@plt+0xca84>  // b.none
  40e734:	cbz	x19, 40e7e0 <sqrt@plt+0xcb00>
  40e738:	ldr	x8, [x20]
  40e73c:	tst	x8, #0x60
  40e740:	b.eq	40e7e0 <sqrt@plt+0xcb00>  // b.none
  40e744:	and	w22, w8, #0xff
  40e748:	tbnz	w8, #12, 40e774 <sqrt@plt+0xca94>
  40e74c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40e750:	add	x0, x0, #0xc85
  40e754:	add	x1, sp, #0x8
  40e758:	bl	404908 <sqrt@plt+0x2c28>
  40e75c:	ldr	x8, [x20]
  40e760:	b	40e77c <sqrt@plt+0xca9c>
  40e764:	orr	x8, x8, #0x40
  40e768:	str	x8, [x20]
  40e76c:	cbnz	x19, 40e738 <sqrt@plt+0xca58>
  40e770:	b	40e7e0 <sqrt@plt+0xcb00>
  40e774:	ldr	x9, [x20, #128]
  40e778:	str	x9, [sp, #8]
  40e77c:	ubfx	w21, w22, #5, #1
  40e780:	ubfx	w22, w22, #6, #1
  40e784:	tbnz	w8, #13, 40e7a0 <sqrt@plt+0xcac0>
  40e788:	add	x8, sp, #0x8
  40e78c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40e790:	add	x1, x8, #0x8
  40e794:	add	x0, x0, #0xc8d
  40e798:	bl	404908 <sqrt@plt+0x2c28>
  40e79c:	b	40e7a8 <sqrt@plt+0xcac8>
  40e7a0:	ldr	x8, [x20, #144]
  40e7a4:	str	x8, [sp, #16]
  40e7a8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40e7ac:	add	x0, x0, #0xcea
  40e7b0:	mov	x1, sp
  40e7b4:	bl	404908 <sqrt@plt+0x2c28>
  40e7b8:	ldr	d0, [sp]
  40e7bc:	fcmp	d0, #0.0
  40e7c0:	cset	w8, ne  // ne = any
  40e7c4:	str	w8, [sp, #24]
  40e7c8:	strb	w21, [x19, #88]
  40e7cc:	strb	w22, [x19, #89]
  40e7d0:	ldur	q0, [sp, #8]
  40e7d4:	ldr	x8, [sp, #24]
  40e7d8:	str	q0, [x19, #96]
  40e7dc:	str	x8, [x19, #112]
  40e7e0:	mov	x0, x19
  40e7e4:	ldp	x20, x19, [sp, #64]
  40e7e8:	ldp	x22, x21, [sp, #48]
  40e7ec:	ldp	x29, x30, [sp, #32]
  40e7f0:	add	sp, sp, #0x50
  40e7f4:	ret
  40e7f8:	sub	sp, sp, #0x40
  40e7fc:	stp	x29, x30, [sp, #32]
  40e800:	stp	x20, x19, [sp, #48]
  40e804:	add	x29, sp, #0x20
  40e808:	ldr	w8, [x0, #8]
  40e80c:	sub	w8, w8, #0x1
  40e810:	cmp	w8, #0x9
  40e814:	b.hi	40e840 <sqrt@plt+0xcb60>  // b.pmore
  40e818:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40e81c:	add	x9, x9, #0x868
  40e820:	adr	x10, 40e834 <sqrt@plt+0xcb54>
  40e824:	ldrb	w11, [x9, x8]
  40e828:	add	x10, x10, x11, lsl #2
  40e82c:	mov	x19, x0
  40e830:	br	x10
  40e834:	mov	x0, x19
  40e838:	bl	40e6e8 <sqrt@plt+0xca08>
  40e83c:	b	40e8a0 <sqrt@plt+0xcbc0>
  40e840:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40e844:	add	x1, x1, #0xa07
  40e848:	mov	w0, #0x775                 	// #1909
  40e84c:	bl	413ed0 <sqrt@plt+0x121f0>
  40e850:	mov	x20, xzr
  40e854:	b	40e9ec <sqrt@plt+0xcd0c>
  40e858:	mov	x0, x19
  40e85c:	bl	40bc0c <sqrt@plt+0x9f2c>
  40e860:	b	40e8a0 <sqrt@plt+0xcbc0>
  40e864:	mov	x0, x19
  40e868:	bl	40c9ac <sqrt@plt+0xaccc>
  40e86c:	b	40e8a0 <sqrt@plt+0xcbc0>
  40e870:	mov	x0, x19
  40e874:	bl	40c784 <sqrt@plt+0xaaa4>
  40e878:	b	40e8a0 <sqrt@plt+0xcbc0>
  40e87c:	mov	x0, x19
  40e880:	bl	40cb54 <sqrt@plt+0xae74>
  40e884:	mov	x20, x0
  40e888:	b	40e8a8 <sqrt@plt+0xcbc8>
  40e88c:	mov	x0, x19
  40e890:	bl	40c3b0 <sqrt@plt+0xa6d0>
  40e894:	b	40e8a0 <sqrt@plt+0xcbc0>
  40e898:	mov	x0, x19
  40e89c:	bl	40c588 <sqrt@plt+0xa8a8>
  40e8a0:	mov	x20, x0
  40e8a4:	cbz	x0, 40e9ec <sqrt@plt+0xcd0c>
  40e8a8:	ldr	x8, [x19]
  40e8ac:	tbz	w8, #4, 40e8b4 <sqrt@plt+0xcbd4>
  40e8b0:	str	wzr, [x20, #48]
  40e8b4:	ldr	x1, [x19, #120]
  40e8b8:	cbz	x1, 40e8cc <sqrt@plt+0xcbec>
  40e8bc:	ubfx	w2, w8, #21, #1
  40e8c0:	mov	x0, x20
  40e8c4:	bl	40b5d8 <sqrt@plt+0x98f8>
  40e8c8:	ldr	x8, [x19]
  40e8cc:	tbnz	w8, #0, 40e8dc <sqrt@plt+0xcbfc>
  40e8d0:	tbz	w8, #1, 40e8ec <sqrt@plt+0xcc0c>
  40e8d4:	mov	w9, #0x3                   	// #3
  40e8d8:	b	40e8e0 <sqrt@plt+0xcc00>
  40e8dc:	mov	w9, #0x2                   	// #2
  40e8e0:	ldr	x10, [x19, #40]
  40e8e4:	str	w9, [x20, #48]
  40e8e8:	str	x10, [x20, #56]
  40e8ec:	tbnz	w8, #18, 40e90c <sqrt@plt+0xcc2c>
  40e8f0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40e8f4:	add	x0, x0, #0xcd8
  40e8f8:	sub	x1, x29, #0x8
  40e8fc:	bl	404908 <sqrt@plt+0x2c28>
  40e900:	ldur	x9, [x29, #-8]
  40e904:	ldr	x8, [x19]
  40e908:	b	40e914 <sqrt@plt+0xcc34>
  40e90c:	ldr	x9, [x19, #184]
  40e910:	stur	x9, [x29, #-8]
  40e914:	str	x9, [x20, #64]
  40e918:	tbnz	w8, #23, 40e990 <sqrt@plt+0xccb0>
  40e91c:	tbnz	w8, #24, 40e9a4 <sqrt@plt+0xccc4>
  40e920:	tbz	w8, #25, 40e93c <sqrt@plt+0xcc5c>
  40e924:	ldr	x8, [x20]
  40e928:	ldr	d0, [x19, #208]
  40e92c:	mov	x0, x20
  40e930:	ldr	x8, [x8, #208]
  40e934:	blr	x8
  40e938:	ldr	x8, [x19]
  40e93c:	tst	x8, #0x180000
  40e940:	b.eq	40e9ec <sqrt@plt+0xcd0c>  // b.none
  40e944:	tbnz	w8, #22, 40e9c4 <sqrt@plt+0xcce4>
  40e948:	tbz	w8, #20, 40e95c <sqrt@plt+0xcc7c>
  40e94c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40e950:	add	x1, x19, #0xc0
  40e954:	add	x0, x0, #0xce2
  40e958:	bl	404908 <sqrt@plt+0x2c28>
  40e95c:	ldr	d0, [x19, #192]
  40e960:	fcmp	d0, #0.0
  40e964:	b.pl	40e9dc <sqrt@plt+0xccfc>  // b.nfrst
  40e968:	add	x0, sp, #0x8
  40e96c:	bl	414250 <sqrt@plt+0x12570>
  40e970:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2650>
  40e974:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40e978:	add	x2, x2, #0xa58
  40e97c:	add	x0, x0, #0xa22
  40e980:	add	x1, sp, #0x8
  40e984:	mov	x3, x2
  40e988:	bl	414438 <sqrt@plt+0x12758>
  40e98c:	b	40e9ec <sqrt@plt+0xcd0c>
  40e990:	ldr	x0, [x19, #224]
  40e994:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  40e998:	str	x0, [x20, #72]
  40e99c:	ldr	x8, [x19]
  40e9a0:	tbz	w8, #24, 40e920 <sqrt@plt+0xcc40>
  40e9a4:	ldr	x8, [x20]
  40e9a8:	ldr	d0, [x19, #200]
  40e9ac:	mov	x0, x20
  40e9b0:	ldr	x8, [x8, #200]
  40e9b4:	blr	x8
  40e9b8:	ldr	x8, [x19]
  40e9bc:	tbnz	w8, #25, 40e924 <sqrt@plt+0xcc44>
  40e9c0:	b	40e93c <sqrt@plt+0xcc5c>
  40e9c4:	ldr	x8, [x20]
  40e9c8:	ldr	x1, [x19, #216]
  40e9cc:	mov	x0, x20
  40e9d0:	ldr	x8, [x8, #216]
  40e9d4:	blr	x8
  40e9d8:	b	40e9ec <sqrt@plt+0xcd0c>
  40e9dc:	ldr	x8, [x20]
  40e9e0:	mov	x0, x20
  40e9e4:	ldr	x8, [x8, #192]
  40e9e8:	blr	x8
  40e9ec:	mov	x0, x20
  40e9f0:	ldp	x20, x19, [sp, #48]
  40e9f4:	ldp	x29, x30, [sp, #32]
  40e9f8:	add	sp, sp, #0x40
  40e9fc:	ret
  40ea00:	stp	xzr, x1, [x0]
  40ea04:	ret
  40ea08:	ldr	x0, [x0, #8]
  40ea0c:	b	401990 <free@plt>
  40ea10:	stp	xzr, xzr, [x0]
  40ea14:	stp	x1, x2, [x0, #16]
  40ea18:	stp	xzr, xzr, [x0, #32]
  40ea1c:	str	wzr, [x0, #48]
  40ea20:	ret
  40ea24:	movi	v2.2d, #0x0
  40ea28:	mov	w8, #0x1                   	// #1
  40ea2c:	stp	q2, q2, [x0, #16]
  40ea30:	str	w8, [x0, #48]
  40ea34:	stp	d0, d1, [x0]
  40ea38:	ret
  40ea3c:	stp	x29, x30, [sp, #-32]!
  40ea40:	stp	x20, x19, [sp, #16]
  40ea44:	mov	x29, sp
  40ea48:	mov	x20, x0
  40ea4c:	stp	xzr, xzr, [x0]
  40ea50:	stp	x2, x3, [x0, #16]
  40ea54:	str	xzr, [x0, #40]
  40ea58:	str	wzr, [x0, #48]
  40ea5c:	mov	w0, #0x10                  	// #16
  40ea60:	mov	x19, x1
  40ea64:	bl	4154e4 <_Znwm@@Base>
  40ea68:	stp	xzr, x19, [x0]
  40ea6c:	str	x0, [x20, #32]
  40ea70:	ldp	x20, x19, [sp, #16]
  40ea74:	ldp	x29, x30, [sp], #32
  40ea78:	ret
  40ea7c:	stp	x29, x30, [sp, #-32]!
  40ea80:	stp	x20, x19, [sp, #16]
  40ea84:	ldr	x20, [x0, #32]
  40ea88:	mov	x19, x0
  40ea8c:	mov	x29, sp
  40ea90:	cbz	x20, 40eab4 <sqrt@plt+0xcdd4>
  40ea94:	ldr	x8, [x20]
  40ea98:	str	x8, [x19, #32]
  40ea9c:	ldr	x0, [x20, #8]
  40eaa0:	bl	401990 <free@plt>
  40eaa4:	mov	x0, x20
  40eaa8:	bl	415588 <_ZdlPv@@Base>
  40eaac:	ldr	x20, [x19, #32]
  40eab0:	cbnz	x20, 40ea94 <sqrt@plt+0xcdb4>
  40eab4:	ldr	x19, [x19, #40]
  40eab8:	cbz	x19, 40ead4 <sqrt@plt+0xcdf4>
  40eabc:	mov	x0, x19
  40eac0:	bl	40ea7c <sqrt@plt+0xcd9c>
  40eac4:	mov	x0, x19
  40eac8:	ldp	x20, x19, [sp, #16]
  40eacc:	ldp	x29, x30, [sp], #32
  40ead0:	b	415588 <_ZdlPv@@Base>
  40ead4:	ldp	x20, x19, [sp, #16]
  40ead8:	ldp	x29, x30, [sp], #32
  40eadc:	ret
  40eae0:	stp	x29, x30, [sp, #-48]!
  40eae4:	str	x21, [sp, #16]
  40eae8:	stp	x20, x19, [sp, #32]
  40eaec:	mov	x29, sp
  40eaf0:	ldp	x10, x8, [x0, #16]
  40eaf4:	mov	x19, x2
  40eaf8:	mov	x20, x1
  40eafc:	mov	x21, x0
  40eb00:	and	x9, x8, #0x1
  40eb04:	cmp	x8, #0x0
  40eb08:	orr	x9, x9, x10
  40eb0c:	cset	w8, eq  // eq = none
  40eb10:	cmp	x9, #0x0
  40eb14:	cset	w9, eq  // eq = none
  40eb18:	cbnz	x10, 40eb24 <sqrt@plt+0xce44>
  40eb1c:	orr	w8, w8, w9
  40eb20:	tbnz	w8, #0, 40eb34 <sqrt@plt+0xce54>
  40eb24:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40eb28:	add	x1, x1, #0xa07
  40eb2c:	mov	w0, #0x7d4                 	// #2004
  40eb30:	bl	413ed0 <sqrt@plt+0x121f0>
  40eb34:	stp	x20, x19, [x21, #16]
  40eb38:	ldp	x20, x19, [sp, #32]
  40eb3c:	ldr	x21, [sp, #16]
  40eb40:	ldp	x29, x30, [sp], #48
  40eb44:	ret
  40eb48:	stp	x29, x30, [sp, #-32]!
  40eb4c:	stp	x20, x19, [sp, #16]
  40eb50:	mov	x29, sp
  40eb54:	mov	x19, x1
  40eb58:	add	x8, x0, #0x20
  40eb5c:	mov	x20, x8
  40eb60:	ldr	x8, [x8]
  40eb64:	cbnz	x8, 40eb5c <sqrt@plt+0xce7c>
  40eb68:	mov	w0, #0x10                  	// #16
  40eb6c:	bl	4154e4 <_Znwm@@Base>
  40eb70:	stp	xzr, x19, [x0]
  40eb74:	str	x0, [x20]
  40eb78:	ldp	x20, x19, [sp, #16]
  40eb7c:	ldp	x29, x30, [sp], #32
  40eb80:	ret
  40eb84:	str	x1, [x0, #40]
  40eb88:	ret
  40eb8c:	sub	sp, sp, #0x60
  40eb90:	stp	x29, x30, [sp, #48]
  40eb94:	stp	x22, x21, [sp, #64]
  40eb98:	stp	x20, x19, [sp, #80]
  40eb9c:	add	x29, sp, #0x30
  40eba0:	add	x22, sp, #0x8
  40eba4:	mov	x19, x0
  40eba8:	mov	w8, #0x1                   	// #1
  40ebac:	movi	v0.2d, #0x0
  40ebb0:	add	x20, x22, #0x8
  40ebb4:	str	w8, [sp, #8]
  40ebb8:	stp	q0, q0, [sp, #16]
  40ebbc:	cbz	x0, 40ebe0 <sqrt@plt+0xcf00>
  40ebc0:	mov	x21, x19
  40ebc4:	ldr	x8, [x21]
  40ebc8:	add	x1, sp, #0x8
  40ebcc:	mov	x0, x21
  40ebd0:	ldr	x8, [x8, #160]
  40ebd4:	blr	x8
  40ebd8:	ldr	x21, [x21, #16]
  40ebdc:	cbnz	x21, 40ebc4 <sqrt@plt+0xcee4>
  40ebe0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3a6c>
  40ebe4:	add	x0, x0, #0x980
  40ebe8:	mov	x1, sp
  40ebec:	bl	404908 <sqrt@plt+0x2c28>
  40ebf0:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  40ebf4:	ldr	x0, [x21, #3744]
  40ebf8:	ldr	d0, [sp]
  40ebfc:	add	x2, x22, #0x18
  40ec00:	mov	x1, x20
  40ec04:	ldr	x8, [x0]
  40ec08:	ldr	x8, [x8, #16]
  40ec0c:	blr	x8
  40ec10:	cbz	x19, 40ec3c <sqrt@plt+0xcf5c>
  40ec14:	ldr	x8, [x19]
  40ec18:	mov	x0, x19
  40ec1c:	ldr	x8, [x8, #176]
  40ec20:	blr	x8
  40ec24:	ldr	x8, [x19]
  40ec28:	mov	x0, x19
  40ec2c:	ldr	x8, [x8, #184]
  40ec30:	blr	x8
  40ec34:	ldr	x19, [x19, #16]
  40ec38:	cbnz	x19, 40ec14 <sqrt@plt+0xcf34>
  40ec3c:	ldr	x0, [x21, #3744]
  40ec40:	ldr	x8, [x0]
  40ec44:	ldr	x8, [x8, #24]
  40ec48:	blr	x8
  40ec4c:	ldp	x20, x19, [sp, #80]
  40ec50:	ldp	x22, x21, [sp, #64]
  40ec54:	ldp	x29, x30, [sp, #48]
  40ec58:	add	sp, sp, #0x60
  40ec5c:	ret
  40ec60:	ret
  40ec64:	stp	x29, x30, [sp, #-48]!
  40ec68:	stp	x20, x19, [sp, #32]
  40ec6c:	ldr	x8, [x0, #32]
  40ec70:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4a6c>
  40ec74:	add	x9, x9, #0xbb0
  40ec78:	str	x21, [sp, #16]
  40ec7c:	mov	x29, sp
  40ec80:	str	x9, [x0]
  40ec84:	cbz	x8, 40ecc0 <sqrt@plt+0xcfe0>
  40ec88:	mov	x19, x8
  40ec8c:	ldr	x9, [x19, #-8]!
  40ec90:	cbz	x9, 40ecac <sqrt@plt+0xcfcc>
  40ec94:	sub	x20, x8, #0x20
  40ec98:	lsl	x21, x9, #5
  40ec9c:	ldr	x0, [x20, x21]
  40eca0:	bl	401990 <free@plt>
  40eca4:	subs	x21, x21, #0x20
  40eca8:	b.ne	40ec9c <sqrt@plt+0xcfbc>  // b.any
  40ecac:	mov	x0, x19
  40ecb0:	ldp	x20, x19, [sp, #32]
  40ecb4:	ldr	x21, [sp, #16]
  40ecb8:	ldp	x29, x30, [sp], #48
  40ecbc:	b	401b70 <_ZdaPv@plt>
  40ecc0:	ldp	x20, x19, [sp, #32]
  40ecc4:	ldr	x21, [sp, #16]
  40ecc8:	ldp	x29, x30, [sp], #48
  40eccc:	ret
  40ecd0:	stp	x29, x30, [sp, #-32]!
  40ecd4:	str	x19, [sp, #16]
  40ecd8:	mov	x19, x0
  40ecdc:	ldr	x0, [x0, #152]
  40ece0:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40ece4:	add	x8, x8, #0x420
  40ece8:	mov	x29, sp
  40ecec:	str	x8, [x19]
  40ecf0:	cbz	x0, 40ecf8 <sqrt@plt+0xd018>
  40ecf4:	bl	401b70 <_ZdaPv@plt>
  40ecf8:	mov	x0, x19
  40ecfc:	ldr	x19, [sp, #16]
  40ed00:	ldp	x29, x30, [sp], #32
  40ed04:	b	40ec64 <sqrt@plt+0xcf84>
  40ed08:	ret
  40ed0c:	mov	w0, wzr
  40ed10:	ret
  40ed14:	b	415588 <_ZdlPv@@Base>
  40ed18:	brk	#0x1
  40ed1c:	ldp	d0, d1, [x0, #88]
  40ed20:	ret
  40ed24:	ldr	d0, [x0, #104]
  40ed28:	ret
  40ed2c:	ldr	d0, [x0, #112]
  40ed30:	ret
  40ed34:	ldr	d1, [x0, #112]
  40ed38:	ldp	d0, d2, [x0, #88]
  40ed3c:	fmov	d3, #5.000000000000000000e-01
  40ed40:	fmul	d1, d1, d3
  40ed44:	fadd	d1, d2, d1
  40ed48:	ret
  40ed4c:	ldr	d1, [x0, #112]
  40ed50:	ldp	d0, d2, [x0, #88]
  40ed54:	fmov	d3, #-5.000000000000000000e-01
  40ed58:	fmul	d1, d1, d3
  40ed5c:	fadd	d1, d2, d1
  40ed60:	ret
  40ed64:	ldp	d1, d0, [x0, #96]
  40ed68:	ldr	d2, [x0, #88]
  40ed6c:	fmov	d3, #5.000000000000000000e-01
  40ed70:	fmul	d0, d0, d3
  40ed74:	fadd	d0, d2, d0
  40ed78:	ret
  40ed7c:	ldp	d1, d0, [x0, #96]
  40ed80:	ldr	d2, [x0, #88]
  40ed84:	fmov	d3, #-5.000000000000000000e-01
  40ed88:	fmul	d0, d0, d3
  40ed8c:	fadd	d0, d2, d0
  40ed90:	ret
  40ed94:	ldur	q0, [x0, #104]
  40ed98:	ldur	q1, [x0, #88]
  40ed9c:	fmov	v2.2d, #5.000000000000000000e-01
  40eda0:	fmul	v0.2d, v0.2d, v2.2d
  40eda4:	fadd	v0.2d, v1.2d, v0.2d
  40eda8:	mov	d1, v0.d[1]
  40edac:	ret
  40edb0:	ldp	d1, d2, [x0, #104]
  40edb4:	ldp	d3, d4, [x0, #88]
  40edb8:	fmov	d0, #5.000000000000000000e-01
  40edbc:	fmul	d1, d1, d0
  40edc0:	fmul	d2, d2, d0
  40edc4:	fsub	d0, d3, d1
  40edc8:	fadd	d1, d4, d2
  40edcc:	ret
  40edd0:	ldp	d1, d2, [x0, #104]
  40edd4:	ldp	d3, d4, [x0, #88]
  40edd8:	fmov	d0, #5.000000000000000000e-01
  40eddc:	fmul	d1, d1, d0
  40ede0:	fmul	d2, d2, d0
  40ede4:	fadd	d0, d3, d1
  40ede8:	fsub	d1, d4, d2
  40edec:	ret
  40edf0:	ldur	q0, [x0, #104]
  40edf4:	ldur	q1, [x0, #88]
  40edf8:	fmov	v2.2d, #-5.000000000000000000e-01
  40edfc:	fmul	v0.2d, v0.2d, v2.2d
  40ee00:	fadd	v0.2d, v1.2d, v0.2d
  40ee04:	mov	d1, v0.d[1]
  40ee08:	ret
  40ee0c:	ldp	d0, d1, [x0, #88]
  40ee10:	ret
  40ee14:	brk	#0x1
  40ee18:	stp	x29, x30, [sp, #-32]!
  40ee1c:	str	x19, [sp, #16]
  40ee20:	mov	x29, sp
  40ee24:	mov	x19, x0
  40ee28:	bl	40ec64 <sqrt@plt+0xcf84>
  40ee2c:	mov	x0, x19
  40ee30:	ldr	x19, [sp, #16]
  40ee34:	ldp	x29, x30, [sp], #32
  40ee38:	b	415588 <_ZdlPv@@Base>
  40ee3c:	mov	w0, #0x1                   	// #1
  40ee40:	ret
  40ee44:	stp	x29, x30, [sp, #-32]!
  40ee48:	str	x19, [sp, #16]
  40ee4c:	mov	x29, sp
  40ee50:	mov	x19, x0
  40ee54:	bl	40ec64 <sqrt@plt+0xcf84>
  40ee58:	mov	x0, x19
  40ee5c:	ldr	x19, [sp, #16]
  40ee60:	ldp	x29, x30, [sp], #32
  40ee64:	b	415588 <_ZdlPv@@Base>
  40ee68:	ldr	d0, [x0, #104]
  40ee6c:	fmov	d1, #5.000000000000000000e-01
  40ee70:	fmul	d0, d0, d1
  40ee74:	ret
  40ee78:	mov	x8, #0x3bcd                	// #15309
  40ee7c:	ldur	q0, [x0, #104]
  40ee80:	movk	x8, #0x667f, lsl #16
  40ee84:	ldur	q1, [x0, #88]
  40ee88:	movk	x8, #0xa09e, lsl #32
  40ee8c:	movk	x8, #0x4006, lsl #48
  40ee90:	dup	v2.2d, x8
  40ee94:	fdiv	v0.2d, v0.2d, v2.2d
  40ee98:	fadd	v0.2d, v1.2d, v0.2d
  40ee9c:	mov	d1, v0.d[1]
  40eea0:	ret
  40eea4:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40eea8:	ldr	d0, [x8, #2424]
  40eeac:	ldp	d1, d2, [x0, #104]
  40eeb0:	ldp	d3, d4, [x0, #88]
  40eeb4:	fdiv	d1, d1, d0
  40eeb8:	fdiv	d2, d2, d0
  40eebc:	fsub	d0, d3, d1
  40eec0:	fadd	d1, d4, d2
  40eec4:	ret
  40eec8:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40eecc:	ldr	d0, [x8, #2424]
  40eed0:	ldp	d1, d2, [x0, #104]
  40eed4:	ldp	d3, d4, [x0, #88]
  40eed8:	fdiv	d1, d1, d0
  40eedc:	fdiv	d2, d2, d0
  40eee0:	fadd	d0, d3, d1
  40eee4:	fsub	d1, d4, d2
  40eee8:	ret
  40eeec:	mov	x8, #0x3bcd                	// #15309
  40eef0:	ldur	q0, [x0, #104]
  40eef4:	movk	x8, #0x667f, lsl #16
  40eef8:	ldur	q1, [x0, #88]
  40eefc:	movk	x8, #0xa09e, lsl #32
  40ef00:	movk	x8, #0xc006, lsl #48
  40ef04:	dup	v2.2d, x8
  40ef08:	fdiv	v0.2d, v0.2d, v2.2d
  40ef0c:	fadd	v0.2d, v1.2d, v0.2d
  40ef10:	mov	d1, v0.d[1]
  40ef14:	ret
  40ef18:	mov	w0, #0x3                   	// #3
  40ef1c:	ret
  40ef20:	stp	x29, x30, [sp, #-32]!
  40ef24:	str	x19, [sp, #16]
  40ef28:	mov	x29, sp
  40ef2c:	mov	x19, x0
  40ef30:	bl	40ec64 <sqrt@plt+0xcf84>
  40ef34:	mov	x0, x19
  40ef38:	ldr	x19, [sp, #16]
  40ef3c:	ldp	x29, x30, [sp], #32
  40ef40:	b	415588 <_ZdlPv@@Base>
  40ef44:	mov	w0, #0x2                   	// #2
  40ef48:	ret
  40ef4c:	stp	x29, x30, [sp, #-32]!
  40ef50:	str	x19, [sp, #16]
  40ef54:	mov	x29, sp
  40ef58:	mov	x19, x0
  40ef5c:	bl	40ec64 <sqrt@plt+0xcf84>
  40ef60:	mov	x0, x19
  40ef64:	ldr	x19, [sp, #16]
  40ef68:	ldp	x29, x30, [sp], #32
  40ef6c:	b	415588 <_ZdlPv@@Base>
  40ef70:	ldp	d0, d1, [x0, #104]
  40ef74:	ret
  40ef78:	mov	w0, #0x8                   	// #8
  40ef7c:	ret
  40ef80:	brk	#0x1
  40ef84:	ldp	d0, d1, [x0, #120]
  40ef88:	ret
  40ef8c:	ldp	d0, d1, [x0, #136]
  40ef90:	ret
  40ef94:	ldp	d0, d1, [x0, #120]
  40ef98:	ret
  40ef9c:	ldr	d0, [x0, #144]
  40efa0:	ldr	d1, [x0, #128]
  40efa4:	add	x8, x0, #0x88
  40efa8:	add	x9, x0, #0x78
  40efac:	fsub	d0, d0, d1
  40efb0:	fcmp	d0, #0.0
  40efb4:	csel	x8, x8, x9, gt
  40efb8:	ldp	d0, d1, [x8]
  40efbc:	ret
  40efc0:	ldr	d0, [x0, #144]
  40efc4:	ldr	d1, [x0, #128]
  40efc8:	add	x8, x0, #0x88
  40efcc:	add	x9, x0, #0x78
  40efd0:	fsub	d0, d0, d1
  40efd4:	fcmp	d0, #0.0
  40efd8:	csel	x8, x8, x9, mi  // mi = first
  40efdc:	ldp	d0, d1, [x8]
  40efe0:	ret
  40efe4:	ldr	d0, [x0, #136]!
  40efe8:	mov	x8, x0
  40efec:	ldr	d1, [x8, #-16]!
  40eff0:	fsub	d0, d0, d1
  40eff4:	fcmp	d0, #0.0
  40eff8:	csel	x8, x0, x8, gt
  40effc:	ldp	d0, d1, [x8]
  40f000:	ret
  40f004:	ldr	d0, [x0, #136]!
  40f008:	mov	x8, x0
  40f00c:	ldr	d1, [x8, #-16]!
  40f010:	fsub	d0, d0, d1
  40f014:	fcmp	d0, #0.0
  40f018:	csel	x8, x0, x8, mi  // mi = first
  40f01c:	ldp	d0, d1, [x8]
  40f020:	ret
  40f024:	ldur	q0, [x0, #120]
  40f028:	ldur	q1, [x0, #136]
  40f02c:	fadd	v0.2d, v0.2d, v1.2d
  40f030:	fmov	v1.2d, #5.000000000000000000e-01
  40f034:	fmul	v0.2d, v0.2d, v1.2d
  40f038:	mov	d1, v0.d[1]
  40f03c:	ret
  40f040:	mov	w0, #0x6                   	// #6
  40f044:	ret
  40f048:	stp	x29, x30, [sp, #-32]!
  40f04c:	str	x19, [sp, #16]
  40f050:	mov	x29, sp
  40f054:	mov	x19, x0
  40f058:	bl	40ecd0 <sqrt@plt+0xcff0>
  40f05c:	mov	x0, x19
  40f060:	ldr	x19, [sp, #16]
  40f064:	ldp	x29, x30, [sp], #32
  40f068:	b	415588 <_ZdlPv@@Base>
  40f06c:	mov	w0, #0x5                   	// #5
  40f070:	ret
  40f074:	stp	x29, x30, [sp, #-32]!
  40f078:	str	x19, [sp, #16]
  40f07c:	mov	x29, sp
  40f080:	mov	x19, x0
  40f084:	bl	40ec64 <sqrt@plt+0xcf84>
  40f088:	mov	x0, x19
  40f08c:	ldr	x19, [sp, #16]
  40f090:	ldp	x29, x30, [sp], #32
  40f094:	b	415588 <_ZdlPv@@Base>
  40f098:	ldp	d0, d1, [x0, #160]
  40f09c:	ret
  40f0a0:	ldr	d0, [x0, #176]
  40f0a4:	ret
  40f0a8:	ldp	d0, d1, [x0, #160]
  40f0ac:	ret
  40f0b0:	mov	w0, #0x4                   	// #4
  40f0b4:	ret
  40f0b8:	stp	x29, x30, [sp, #-32]!
  40f0bc:	str	x19, [sp, #16]
  40f0c0:	mov	x29, sp
  40f0c4:	mov	x19, x0
  40f0c8:	bl	40ec64 <sqrt@plt+0xcf84>
  40f0cc:	mov	x0, x19
  40f0d0:	ldr	x19, [sp, #16]
  40f0d4:	ldp	x29, x30, [sp], #32
  40f0d8:	b	415588 <_ZdlPv@@Base>
  40f0dc:	mov	w0, #0x9                   	// #9
  40f0e0:	ret
  40f0e4:	stp	x29, x30, [sp, #-32]!
  40f0e8:	str	x19, [sp, #16]
  40f0ec:	mov	x29, sp
  40f0f0:	mov	x19, x0
  40f0f4:	bl	40ecd0 <sqrt@plt+0xcff0>
  40f0f8:	mov	x0, x19
  40f0fc:	ldr	x19, [sp, #16]
  40f100:	ldp	x29, x30, [sp], #32
  40f104:	b	415588 <_ZdlPv@@Base>
  40f108:	mov	w0, #0x7                   	// #7
  40f10c:	ret
  40f110:	sub	sp, sp, #0x80
  40f114:	stp	d13, d12, [sp, #32]
  40f118:	stp	d11, d10, [sp, #48]
  40f11c:	stp	d9, d8, [sp, #64]
  40f120:	stp	x29, x30, [sp, #80]
  40f124:	stp	x22, x21, [sp, #96]
  40f128:	stp	x20, x19, [sp, #112]
  40f12c:	add	x29, sp, #0x20
  40f130:	ldr	w8, [x2]
  40f134:	mov	x21, x2
  40f138:	mov	v8.16b, v0.16b
  40f13c:	mov	x19, x1
  40f140:	cmp	w8, #0x3
  40f144:	mov	x20, x0
  40f148:	b.eq	40f15c <sqrt@plt+0xd47c>  // b.none
  40f14c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40f150:	add	x1, x1, #0xdd8
  40f154:	mov	w0, #0x1c                  	// #28
  40f158:	bl	413ed0 <sqrt@plt+0x121f0>
  40f15c:	ldr	q0, [x21]
  40f160:	ldr	x8, [x21, #16]
  40f164:	mov	w9, #0x1                   	// #1
  40f168:	str	q0, [sp]
  40f16c:	str	x8, [sp, #16]
  40f170:	str	w9, [sp]
  40f174:	ldr	d0, [x21, #8]
  40f178:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40f17c:	ldr	d1, [x8, #3216]
  40f180:	fdiv	d9, d0, d8
  40f184:	fcmp	d9, d1
  40f188:	b.ge	40f1c4 <sqrt@plt+0xd4e4>  // b.tcont
  40f18c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40f190:	ldr	d0, [x8, #3224]
  40f194:	fmov	d1, #4.000000000000000000e+00
  40f198:	fmul	d1, d9, d1
  40f19c:	fdiv	d0, d0, d1
  40f1a0:	fcvtps	w8, d0
  40f1a4:	cmp	w8, #0x1
  40f1a8:	b.lt	40f23c <sqrt@plt+0xd55c>  // b.tstop
  40f1ac:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40f1b0:	ldr	d0, [x9, #3232]
  40f1b4:	lsl	w22, w8, #2
  40f1b8:	scvtf	d1, w22
  40f1bc:	fdiv	d0, d0, d1
  40f1c0:	b	40f1f0 <sqrt@plt+0xd510>
  40f1c4:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40f1c8:	ldr	d0, [x8, #2416]
  40f1cc:	fcmp	d9, d0
  40f1d0:	b.pl	40f1dc <sqrt@plt+0xd4fc>  // b.nfrst
  40f1d4:	mov	w22, #0x4                   	// #4
  40f1d8:	b	40f1f0 <sqrt@plt+0xd510>
  40f1dc:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40f1e0:	ldr	d0, [x8, #3224]
  40f1e4:	fcmp	d9, d0
  40f1e8:	b.pl	40f25c <sqrt@plt+0xd57c>  // b.nfrst
  40f1ec:	mov	w22, #0x2                   	// #2
  40f1f0:	fsub	d0, d0, d9
  40f1f4:	fmov	d1, #5.000000000000000000e-01
  40f1f8:	fmov	d10, xzr
  40f1fc:	fadd	d11, d9, d0
  40f200:	fmul	d12, d9, d1
  40f204:	fmov	d13, #1.000000000000000000e+00
  40f208:	ldr	x8, [x20]
  40f20c:	fmul	d0, d11, d10
  40f210:	fsub	d1, d0, d12
  40f214:	fadd	d2, d9, d1
  40f218:	ldr	x8, [x8, #176]
  40f21c:	mov	x0, x20
  40f220:	mov	x1, x19
  40f224:	mov	v0.16b, v8.16b
  40f228:	mov	x2, x21
  40f22c:	blr	x8
  40f230:	subs	w22, w22, #0x1
  40f234:	fadd	d10, d10, d13
  40f238:	b.ne	40f208 <sqrt@plt+0xd528>  // b.any
  40f23c:	ldp	x20, x19, [sp, #112]
  40f240:	ldp	x22, x21, [sp, #96]
  40f244:	ldp	x29, x30, [sp, #80]
  40f248:	ldp	d9, d8, [sp, #64]
  40f24c:	ldp	d11, d10, [sp, #48]
  40f250:	ldp	d13, d12, [sp, #32]
  40f254:	add	sp, sp, #0x80
  40f258:	ret
  40f25c:	ldr	x8, [x20]
  40f260:	fmov	d1, #-1.000000000000000000e+00
  40f264:	mov	x2, sp
  40f268:	mov	x0, x20
  40f26c:	ldr	x8, [x8, #32]
  40f270:	mov	x1, x19
  40f274:	mov	v0.16b, v8.16b
  40f278:	blr	x8
  40f27c:	b	40f23c <sqrt@plt+0xd55c>
  40f280:	sub	sp, sp, #0x80
  40f284:	stp	d11, d10, [sp, #48]
  40f288:	stp	d9, d8, [sp, #64]
  40f28c:	stp	x29, x30, [sp, #80]
  40f290:	stp	x22, x21, [sp, #96]
  40f294:	stp	x20, x19, [sp, #112]
  40f298:	add	x29, sp, #0x30
  40f29c:	ldr	w8, [x2]
  40f2a0:	mov	x19, x2
  40f2a4:	mov	v8.16b, v0.16b
  40f2a8:	mov	x20, x1
  40f2ac:	cmp	w8, #0x2
  40f2b0:	mov	x21, x0
  40f2b4:	b.eq	40f2c8 <sqrt@plt+0xd5e8>  // b.none
  40f2b8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40f2bc:	add	x1, x1, #0xdd8
  40f2c0:	mov	w0, #0x3f                  	// #63
  40f2c4:	bl	413ed0 <sqrt@plt+0x121f0>
  40f2c8:	ldr	d0, [x19, #8]
  40f2cc:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40f2d0:	ldr	d1, [x8, #2416]
  40f2d4:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40f2d8:	fdiv	d0, d0, d8
  40f2dc:	fcmp	d0, d1
  40f2e0:	b.ge	40f314 <sqrt@plt+0xd634>  // b.tcont
  40f2e4:	ldr	d1, [x8, #3224]
  40f2e8:	fadd	d0, d0, d0
  40f2ec:	fdiv	d0, d1, d0
  40f2f0:	fcvtzs	w8, d0
  40f2f4:	cmp	w8, #0x1
  40f2f8:	b.lt	40f388 <sqrt@plt+0xd6a8>  // b.tstop
  40f2fc:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40f300:	ldr	d0, [x9, #3232]
  40f304:	lsl	w22, w8, #2
  40f308:	scvtf	d1, w22
  40f30c:	fdiv	d11, d0, d1
  40f310:	b	40f31c <sqrt@plt+0xd63c>
  40f314:	ldr	d11, [x8, #3224]
  40f318:	mov	w22, #0x2                   	// #2
  40f31c:	fmov	d9, xzr
  40f320:	mov	v0.16b, v9.16b
  40f324:	bl	4018d0 <cos@plt>
  40f328:	mov	v10.16b, v0.16b
  40f32c:	mov	v0.16b, v9.16b
  40f330:	bl	401ba0 <sin@plt>
  40f334:	mov	v1.16b, v0.16b
  40f338:	mov	x0, sp
  40f33c:	mov	v0.16b, v10.16b
  40f340:	bl	40ad74 <sqrt@plt+0x9094>
  40f344:	mov	x0, sp
  40f348:	mov	v0.16b, v8.16b
  40f34c:	bl	40ae2c <sqrt@plt+0x914c>
  40f350:	add	x1, sp, #0x10
  40f354:	mov	x0, x20
  40f358:	stp	d0, d1, [sp, #16]
  40f35c:	bl	40ae18 <sqrt@plt+0x9138>
  40f360:	stp	d0, d1, [x29, #-16]
  40f364:	ldr	x8, [x21]
  40f368:	sub	x1, x29, #0x10
  40f36c:	mov	x0, x21
  40f370:	mov	x2, x19
  40f374:	ldr	x8, [x8, #168]
  40f378:	blr	x8
  40f37c:	subs	w22, w22, #0x1
  40f380:	fadd	d9, d11, d9
  40f384:	b.ne	40f320 <sqrt@plt+0xd640>  // b.any
  40f388:	ldp	x20, x19, [sp, #112]
  40f38c:	ldp	x22, x21, [sp, #96]
  40f390:	ldp	x29, x30, [sp, #80]
  40f394:	ldp	d9, d8, [sp, #64]
  40f398:	ldp	d11, d10, [sp, #48]
  40f39c:	add	sp, sp, #0x80
  40f3a0:	ret
  40f3a4:	sub	sp, sp, #0xc0
  40f3a8:	str	d12, [sp, #80]
  40f3ac:	stp	d11, d10, [sp, #96]
  40f3b0:	stp	d9, d8, [sp, #112]
  40f3b4:	stp	x29, x30, [sp, #128]
  40f3b8:	stp	x24, x23, [sp, #144]
  40f3bc:	stp	x22, x21, [sp, #160]
  40f3c0:	stp	x20, x19, [sp, #176]
  40f3c4:	add	x29, sp, #0x50
  40f3c8:	ldr	w8, [x5]
  40f3cc:	mov	x19, x5
  40f3d0:	mov	x22, x4
  40f3d4:	mov	x23, x3
  40f3d8:	mov	x24, x2
  40f3dc:	mov	x21, x1
  40f3e0:	cmp	w8, #0x1
  40f3e4:	mov	x20, x0
  40f3e8:	b.eq	40f3fc <sqrt@plt+0xd71c>  // b.none
  40f3ec:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40f3f0:	add	x1, x1, #0xdd8
  40f3f4:	mov	w0, #0x56                  	// #86
  40f3f8:	bl	413ed0 <sqrt@plt+0x121f0>
  40f3fc:	ldr	d0, [x22]
  40f400:	fcmp	d0, #0.0
  40f404:	b.eq	40f414 <sqrt@plt+0xd734>  // b.none
  40f408:	ldr	d0, [x22, #8]
  40f40c:	fcmp	d0, #0.0
  40f410:	b.ne	40f424 <sqrt@plt+0xd744>  // b.any
  40f414:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40f418:	add	x1, x1, #0xdd8
  40f41c:	mov	w0, #0x57                  	// #87
  40f420:	bl	413ed0 <sqrt@plt+0x121f0>
  40f424:	mov	x0, x24
  40f428:	mov	x1, x23
  40f42c:	bl	40ae18 <sqrt@plt+0x9138>
  40f430:	stp	d0, d1, [x29, #-16]
  40f434:	fmov	d0, #2.000000000000000000e+00
  40f438:	sub	x0, x29, #0x10
  40f43c:	bl	40ad14 <sqrt@plt+0x9034>
  40f440:	ldp	d3, d2, [x22]
  40f444:	fdiv	d2, d1, d2
  40f448:	fdiv	d1, d0, d3
  40f44c:	mov	v0.16b, v2.16b
  40f450:	bl	401a80 <atan2@plt>
  40f454:	ldr	d9, [x22]
  40f458:	mov	v8.16b, v0.16b
  40f45c:	bl	4018d0 <cos@plt>
  40f460:	ldr	d10, [x22, #8]
  40f464:	fmul	d9, d9, d0
  40f468:	mov	v0.16b, v8.16b
  40f46c:	bl	401ba0 <sin@plt>
  40f470:	fmul	d1, d10, d0
  40f474:	sub	x0, x29, #0x10
  40f478:	mov	v0.16b, v9.16b
  40f47c:	bl	40ad74 <sqrt@plt+0x9094>
  40f480:	ldp	d0, d1, [x22]
  40f484:	ldp	d3, d2, [x29, #-16]
  40f488:	fmul	d9, d0, d0
  40f48c:	fmul	d10, d1, d1
  40f490:	fmul	d0, d9, d9
  40f494:	fmul	d1, d10, d10
  40f498:	fmul	d4, d0, d2
  40f49c:	fmul	d5, d1, d3
  40f4a0:	fmul	d2, d2, d4
  40f4a4:	fmul	d3, d3, d5
  40f4a8:	fadd	d2, d2, d3
  40f4ac:	fdiv	d3, d2, d0
  40f4b0:	fdiv	d3, d3, d1
  40f4b4:	fmul	d3, d2, d3
  40f4b8:	fdiv	d0, d3, d0
  40f4bc:	fdiv	d0, d0, d1
  40f4c0:	fmul	d0, d2, d0
  40f4c4:	fsqrt	d8, d0
  40f4c8:	fcmp	d8, d8
  40f4cc:	fsub	d11, d9, d10
  40f4d0:	b.vs	40f6c8 <sqrt@plt+0xd9e8>
  40f4d4:	ldp	d0, d1, [x29, #-16]
  40f4d8:	fneg	d2, d11
  40f4dc:	sub	x0, x29, #0x20
  40f4e0:	fmul	d3, d11, d0
  40f4e4:	fmul	d2, d1, d2
  40f4e8:	fdiv	d3, d3, d9
  40f4ec:	fdiv	d2, d2, d10
  40f4f0:	fmul	d3, d0, d3
  40f4f4:	fmul	d2, d1, d2
  40f4f8:	fdiv	d3, d3, d9
  40f4fc:	fdiv	d2, d2, d10
  40f500:	fmul	d0, d0, d3
  40f504:	fmul	d1, d1, d2
  40f508:	bl	40ad74 <sqrt@plt+0x9094>
  40f50c:	ldp	d1, d0, [x24]
  40f510:	ldp	d3, d2, [x29, #-32]
  40f514:	fsub	d0, d0, d2
  40f518:	fsub	d1, d1, d3
  40f51c:	bl	401a80 <atan2@plt>
  40f520:	mov	v9.16b, v0.16b
  40f524:	ldp	d1, d0, [x23]
  40f528:	ldp	d3, d2, [x29, #-32]
  40f52c:	fsub	d0, d0, d2
  40f530:	fsub	d1, d1, d3
  40f534:	bl	401a80 <atan2@plt>
  40f538:	mov	v10.16b, v0.16b
  40f53c:	mov	v0.16b, v9.16b
  40f540:	bl	4018d0 <cos@plt>
  40f544:	fmul	d11, d8, d0
  40f548:	mov	v0.16b, v9.16b
  40f54c:	bl	401ba0 <sin@plt>
  40f550:	fmul	d1, d8, d0
  40f554:	add	x0, sp, #0x10
  40f558:	mov	v0.16b, v11.16b
  40f55c:	bl	40ad74 <sqrt@plt+0x9094>
  40f560:	add	x0, sp, #0x10
  40f564:	sub	x1, x29, #0x20
  40f568:	bl	40ae18 <sqrt@plt+0x9138>
  40f56c:	stp	d0, d1, [sp, #32]
  40f570:	mov	v0.16b, v10.16b
  40f574:	bl	4018d0 <cos@plt>
  40f578:	fmul	d11, d8, d0
  40f57c:	mov	v0.16b, v10.16b
  40f580:	bl	401ba0 <sin@plt>
  40f584:	fmul	d1, d8, d0
  40f588:	mov	x0, sp
  40f58c:	mov	v0.16b, v11.16b
  40f590:	bl	40ad74 <sqrt@plt+0x9094>
  40f594:	mov	x0, sp
  40f598:	sub	x1, x29, #0x20
  40f59c:	bl	40ae18 <sqrt@plt+0x9138>
  40f5a0:	add	x1, sp, #0x20
  40f5a4:	mov	x0, x24
  40f5a8:	stp	d0, d1, [sp, #16]
  40f5ac:	bl	40ad00 <sqrt@plt+0x9020>
  40f5b0:	mov	x0, sp
  40f5b4:	stp	d0, d1, [sp]
  40f5b8:	bl	40ae54 <sqrt@plt+0x9174>
  40f5bc:	mov	x0, x24
  40f5c0:	mov	x1, x24
  40f5c4:	mov	v11.16b, v0.16b
  40f5c8:	bl	40ae40 <sqrt@plt+0x9160>
  40f5cc:	mov	v1.16b, v0.16b
  40f5d0:	fsqrt	d0, d0
  40f5d4:	fcmp	d0, d0
  40f5d8:	b.vs	40f6d4 <sqrt@plt+0xd9f4>
  40f5dc:	add	x1, sp, #0x10
  40f5e0:	mov	x0, x23
  40f5e4:	fdiv	d12, d11, d0
  40f5e8:	bl	40ad00 <sqrt@plt+0x9020>
  40f5ec:	mov	x0, sp
  40f5f0:	stp	d0, d1, [sp]
  40f5f4:	bl	40ae54 <sqrt@plt+0x9174>
  40f5f8:	mov	x0, x23
  40f5fc:	mov	x1, x23
  40f600:	mov	v11.16b, v0.16b
  40f604:	bl	40ae40 <sqrt@plt+0x9160>
  40f608:	mov	v1.16b, v0.16b
  40f60c:	fsqrt	d0, d0
  40f610:	fcmp	d0, d0
  40f614:	b.vs	40f6e0 <sqrt@plt+0xda00>
  40f618:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40f61c:	ldr	d1, [x8, #3240]
  40f620:	fcmp	d12, d1
  40f624:	b.pl	40f66c <sqrt@plt+0xd98c>  // b.nfrst
  40f628:	fdiv	d0, d11, d0
  40f62c:	fcmp	d0, d1
  40f630:	b.pl	40f66c <sqrt@plt+0xd98c>  // b.nfrst
  40f634:	sub	x0, x29, #0x20
  40f638:	mov	x1, x21
  40f63c:	bl	40ae18 <sqrt@plt+0x9138>
  40f640:	stp	d0, d1, [sp]
  40f644:	ldr	x8, [x20]
  40f648:	mov	x1, sp
  40f64c:	mov	x0, x20
  40f650:	mov	v0.16b, v8.16b
  40f654:	ldr	x8, [x8, #176]
  40f658:	mov	v1.16b, v9.16b
  40f65c:	mov	v2.16b, v10.16b
  40f660:	mov	x2, x19
  40f664:	blr	x8
  40f668:	b	40f6a4 <sqrt@plt+0xd9c4>
  40f66c:	sub	x3, x29, #0x10
  40f670:	mov	x0, x20
  40f674:	mov	x1, x21
  40f678:	mov	x2, x24
  40f67c:	mov	x4, x22
  40f680:	mov	x5, x19
  40f684:	bl	40f3a4 <sqrt@plt+0xd6c4>
  40f688:	sub	x2, x29, #0x10
  40f68c:	mov	x0, x20
  40f690:	mov	x1, x21
  40f694:	mov	x3, x23
  40f698:	mov	x4, x22
  40f69c:	mov	x5, x19
  40f6a0:	bl	40f3a4 <sqrt@plt+0xd6c4>
  40f6a4:	ldp	x20, x19, [sp, #176]
  40f6a8:	ldp	x22, x21, [sp, #160]
  40f6ac:	ldp	x24, x23, [sp, #144]
  40f6b0:	ldp	x29, x30, [sp, #128]
  40f6b4:	ldp	d9, d8, [sp, #112]
  40f6b8:	ldp	d11, d10, [sp, #96]
  40f6bc:	ldr	d12, [sp, #80]
  40f6c0:	add	sp, sp, #0xc0
  40f6c4:	ret
  40f6c8:	bl	401ce0 <sqrt@plt>
  40f6cc:	mov	v8.16b, v0.16b
  40f6d0:	b	40f4d4 <sqrt@plt+0xd7f4>
  40f6d4:	mov	v0.16b, v1.16b
  40f6d8:	bl	401ce0 <sqrt@plt>
  40f6dc:	b	40f5dc <sqrt@plt+0xd8fc>
  40f6e0:	mov	v0.16b, v1.16b
  40f6e4:	bl	401ce0 <sqrt@plt>
  40f6e8:	b	40f618 <sqrt@plt+0xd938>
  40f6ec:	sub	sp, sp, #0x130
  40f6f0:	stp	d15, d14, [sp, #144]
  40f6f4:	stp	d13, d12, [sp, #160]
  40f6f8:	stp	d11, d10, [sp, #176]
  40f6fc:	stp	d9, d8, [sp, #192]
  40f700:	stp	x29, x30, [sp, #208]
  40f704:	str	x28, [sp, #224]
  40f708:	stp	x26, x25, [sp, #240]
  40f70c:	stp	x24, x23, [sp, #256]
  40f710:	stp	x22, x21, [sp, #272]
  40f714:	stp	x20, x19, [sp, #288]
  40f718:	add	x29, sp, #0x90
  40f71c:	ldr	w8, [x3]
  40f720:	mov	x22, x3
  40f724:	mov	x19, x2
  40f728:	mov	x20, x1
  40f72c:	cmp	w8, #0x3
  40f730:	mov	x21, x0
  40f734:	b.eq	40f748 <sqrt@plt+0xda68>  // b.none
  40f738:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40f73c:	add	x1, x1, #0xdd8
  40f740:	mov	w0, #0x7e                  	// #126
  40f744:	bl	413ed0 <sqrt@plt+0x121f0>
  40f748:	ldp	d0, d9, [x19]
  40f74c:	ldr	q1, [x22]
  40f750:	ldr	x8, [x22, #16]
  40f754:	adrp	x10, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40f758:	fadd	d6, d0, d9
  40f75c:	stur	q1, [x29, #-32]
  40f760:	fsub	d1, d0, d9
  40f764:	fmov	d7, #5.000000000000000000e-01
  40f768:	fmov	d2, #-3.000000000000000000e+00
  40f76c:	ldr	d3, [x10, #2416]
  40f770:	fdiv	d1, d1, d6
  40f774:	fmul	d8, d0, d7
  40f778:	fmul	d0, d1, d2
  40f77c:	mov	w9, #0x1                   	// #1
  40f780:	fmov	d4, #-1.600000000000000000e+01
  40f784:	fmul	d0, d1, d0
  40f788:	mov	x10, #0x4050000000000000    	// #4634204016564240384
  40f78c:	stur	x8, [x29, #-16]
  40f790:	stur	w9, [x29, #-32]
  40f794:	fmul	d2, d1, d4
  40f798:	fmul	d0, d1, d0
  40f79c:	fmul	d3, d6, d3
  40f7a0:	fmov	d6, x10
  40f7a4:	fmul	d2, d1, d2
  40f7a8:	fmul	d0, d1, d0
  40f7ac:	ldr	d1, [x22, #8]
  40f7b0:	fadd	d2, d2, d6
  40f7b4:	fadd	d0, d0, d6
  40f7b8:	fdiv	d0, d0, d2
  40f7bc:	fmul	d10, d3, d0
  40f7c0:	fmov	d5, #1.250000000000000000e-01
  40f7c4:	fdiv	d0, d10, d1
  40f7c8:	fmul	d0, d0, d5
  40f7cc:	fadd	d0, d0, d7
  40f7d0:	fcvtzs	w8, d0
  40f7d4:	mov	w10, #0x8                   	// #8
  40f7d8:	fmul	d2, d10, d5
  40f7dc:	lsl	w9, w8, #3
  40f7e0:	cmp	w8, #0x1
  40f7e4:	csel	w24, w10, w9, lt  // lt = tstop
  40f7e8:	fcsel	d0, d2, d1, lt  // lt = tstop
  40f7ec:	str	d0, [x29, #88]
  40f7f0:	orr	w23, w24, #0x1
  40f7f4:	cmp	w24, #0x0
  40f7f8:	sub	x0, x29, #0x30
  40f7fc:	fmov	d1, xzr
  40f800:	mov	v0.16b, v8.16b
  40f804:	csel	w26, w23, w24, lt  // lt = tstop
  40f808:	fmov	d11, xzr
  40f80c:	bl	40ad74 <sqrt@plt+0x9094>
  40f810:	ldur	q0, [x29, #-48]
  40f814:	stur	q0, [x29, #-64]
  40f818:	tbnz	w24, #31, 40f9e0 <sqrt@plt+0xdd00>
  40f81c:	ldr	d0, [x22, #8]
  40f820:	asr	w8, w26, #1
  40f824:	fmov	d1, #1.000000000000000000e+01
  40f828:	scvtf	d2, w8
  40f82c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40f830:	fdiv	d0, d1, d0
  40f834:	ldr	d14, [x8, #3224]
  40f838:	fcvtzs	w8, d0
  40f83c:	fmov	d0, #5.000000000000000000e-01
  40f840:	fmul	d9, d9, d0
  40f844:	ldr	d0, [x29, #88]
  40f848:	mov	w24, wzr
  40f84c:	mov	w25, wzr
  40f850:	scvtf	d15, w8
  40f854:	fmul	d0, d0, d2
  40f858:	fsub	d0, d10, d0
  40f85c:	fdiv	d0, d0, d2
  40f860:	str	d0, [sp, #8]
  40f864:	ldr	d4, [x29, #88]
  40f868:	lsr	w8, w25, #1
  40f86c:	scvtf	d2, w8
  40f870:	fmov	d3, #5.000000000000000000e-01
  40f874:	fadd	d2, d2, d3
  40f878:	fmul	d2, d4, d2
  40f87c:	ldr	d4, [sp, #8]
  40f880:	add	w22, w25, #0x1
  40f884:	lsr	w8, w22, #1
  40f888:	ldp	q1, q0, [x29, #-64]
  40f88c:	scvtf	d3, w8
  40f890:	fmul	d3, d4, d3
  40f894:	fadd	d12, d2, d3
  40f898:	fcmp	d11, d12
  40f89c:	fmov	d13, xzr
  40f8a0:	stp	q1, q0, [sp, #48]
  40f8a4:	b.pl	40f924 <sqrt@plt+0xdc44>  // b.nfrst
  40f8a8:	lsl	w8, w24, #1
  40f8ac:	add	w26, w8, #0x2
  40f8b0:	ldur	q0, [x29, #-48]
  40f8b4:	scvtf	d1, w26
  40f8b8:	fmul	d1, d1, d14
  40f8bc:	fdiv	d10, d1, d15
  40f8c0:	str	q0, [sp, #64]
  40f8c4:	mov	v0.16b, v10.16b
  40f8c8:	mov	v13.16b, v11.16b
  40f8cc:	add	w24, w24, #0x1
  40f8d0:	bl	4018d0 <cos@plt>
  40f8d4:	fmul	d11, d8, d0
  40f8d8:	mov	v0.16b, v10.16b
  40f8dc:	bl	401ba0 <sin@plt>
  40f8e0:	fmul	d1, d9, d0
  40f8e4:	add	x0, sp, #0x20
  40f8e8:	mov	v0.16b, v11.16b
  40f8ec:	bl	40ad74 <sqrt@plt+0x9094>
  40f8f0:	ldr	q0, [sp, #32]
  40f8f4:	sub	x0, x29, #0x30
  40f8f8:	add	x1, sp, #0x40
  40f8fc:	stur	q0, [x29, #-48]
  40f900:	bl	40ad00 <sqrt@plt+0x9020>
  40f904:	add	x0, sp, #0x20
  40f908:	stp	d0, d1, [sp, #32]
  40f90c:	bl	40ae54 <sqrt@plt+0x9174>
  40f910:	fadd	d11, d13, d0
  40f914:	fcmp	d11, d12
  40f918:	add	w26, w26, #0x2
  40f91c:	b.mi	40f8b0 <sqrt@plt+0xdbd0>  // b.first
  40f920:	b	40f928 <sqrt@plt+0xdc48>
  40f924:	fmov	d0, #1.000000000000000000e+00
  40f928:	fsub	d1, d12, d13
  40f92c:	sub	x0, x29, #0x30
  40f930:	add	x1, sp, #0x40
  40f934:	fdiv	d10, d1, d0
  40f938:	bl	40ad00 <sqrt@plt+0x9020>
  40f93c:	stp	d0, d1, [sp, #16]
  40f940:	add	x0, sp, #0x10
  40f944:	mov	v0.16b, v10.16b
  40f948:	bl	40ae2c <sqrt@plt+0x914c>
  40f94c:	add	x0, sp, #0x40
  40f950:	add	x1, sp, #0x20
  40f954:	stp	d0, d1, [sp, #32]
  40f958:	bl	40ae18 <sqrt@plt+0x9138>
  40f95c:	fdiv	d2, d1, d9
  40f960:	stp	d0, d1, [x29, #-64]
  40f964:	fdiv	d1, d0, d8
  40f968:	mov	v0.16b, v2.16b
  40f96c:	bl	401a80 <atan2@plt>
  40f970:	mov	v10.16b, v0.16b
  40f974:	bl	4018d0 <cos@plt>
  40f978:	fmul	d12, d8, d0
  40f97c:	mov	v0.16b, v10.16b
  40f980:	bl	401ba0 <sin@plt>
  40f984:	fmul	d1, d9, d0
  40f988:	add	x0, sp, #0x20
  40f98c:	mov	v0.16b, v12.16b
  40f990:	bl	40ad74 <sqrt@plt+0x9094>
  40f994:	ldr	q0, [sp, #32]
  40f998:	cmp	w25, #0x2
  40f99c:	stur	q0, [x29, #-64]
  40f9a0:	b.cc	40f9d4 <sqrt@plt+0xdcf4>  // b.lo, b.ul, b.last
  40f9a4:	tbnz	w25, #0, 40f9d4 <sqrt@plt+0xdcf4>
  40f9a8:	mov	x0, x19
  40f9ac:	fmov	d0, #2.000000000000000000e+00
  40f9b0:	bl	40ad14 <sqrt@plt+0x9034>
  40f9b4:	add	x2, sp, #0x30
  40f9b8:	sub	x3, x29, #0x40
  40f9bc:	add	x4, sp, #0x20
  40f9c0:	sub	x5, x29, #0x20
  40f9c4:	mov	x0, x21
  40f9c8:	mov	x1, x20
  40f9cc:	stp	d0, d1, [sp, #32]
  40f9d0:	bl	40f3a4 <sqrt@plt+0xd6c4>
  40f9d4:	cmp	w22, w23
  40f9d8:	mov	w25, w22
  40f9dc:	b.ne	40f864 <sqrt@plt+0xdb84>  // b.any
  40f9e0:	ldp	x20, x19, [sp, #288]
  40f9e4:	ldp	x22, x21, [sp, #272]
  40f9e8:	ldp	x24, x23, [sp, #256]
  40f9ec:	ldp	x26, x25, [sp, #240]
  40f9f0:	ldr	x28, [sp, #224]
  40f9f4:	ldp	x29, x30, [sp, #208]
  40f9f8:	ldp	d9, d8, [sp, #192]
  40f9fc:	ldp	d11, d10, [sp, #176]
  40fa00:	ldp	d13, d12, [sp, #160]
  40fa04:	ldp	d15, d14, [sp, #144]
  40fa08:	add	sp, sp, #0x130
  40fa0c:	ret
  40fa10:	sub	sp, sp, #0x110
  40fa14:	stp	d15, d14, [sp, #128]
  40fa18:	stp	d13, d12, [sp, #144]
  40fa1c:	stp	d11, d10, [sp, #160]
  40fa20:	stp	d9, d8, [sp, #176]
  40fa24:	stp	x29, x30, [sp, #192]
  40fa28:	str	x28, [sp, #208]
  40fa2c:	stp	x24, x23, [sp, #224]
  40fa30:	stp	x22, x21, [sp, #240]
  40fa34:	stp	x20, x19, [sp, #256]
  40fa38:	add	x29, sp, #0x80
  40fa3c:	ldr	w8, [x3]
  40fa40:	mov	x21, x3
  40fa44:	mov	x22, x2
  40fa48:	mov	x19, x1
  40fa4c:	cmp	w8, #0x2
  40fa50:	mov	x20, x0
  40fa54:	b.eq	40fa68 <sqrt@plt+0xdd88>  // b.none
  40fa58:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40fa5c:	add	x1, x1, #0xdd8
  40fa60:	mov	w0, #0xb9                  	// #185
  40fa64:	bl	413ed0 <sqrt@plt+0x121f0>
  40fa68:	ldp	d1, d2, [x22]
  40fa6c:	ldr	q3, [x21]
  40fa70:	ldr	x8, [x21, #16]
  40fa74:	fmov	d4, #-3.000000000000000000e+00
  40fa78:	fadd	d7, d1, d2
  40fa7c:	stur	q3, [x29, #-32]
  40fa80:	fsub	d3, d1, d2
  40fa84:	fdiv	d3, d3, d7
  40fa88:	fmul	d4, d3, d4
  40fa8c:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40fa90:	fmov	d6, #-1.600000000000000000e+01
  40fa94:	fmul	d4, d3, d4
  40fa98:	mov	w22, #0x1                   	// #1
  40fa9c:	ldr	d5, [x9, #2416]
  40faa0:	mov	x9, #0x4050000000000000    	// #4634204016564240384
  40faa4:	fmul	d6, d3, d6
  40faa8:	fmul	d4, d3, d4
  40faac:	fmov	d0, #5.000000000000000000e-01
  40fab0:	fmul	d6, d3, d6
  40fab4:	fmul	d3, d3, d4
  40fab8:	fmov	d4, x9
  40fabc:	stur	x8, [x29, #-16]
  40fac0:	stur	w22, [x29, #-32]
  40fac4:	fmul	d8, d1, d0
  40fac8:	fadd	d1, d6, d4
  40facc:	fadd	d3, d3, d4
  40fad0:	ldr	d4, [x21, #8]
  40fad4:	fmul	d5, d7, d5
  40fad8:	fdiv	d1, d3, d1
  40fadc:	fmul	d1, d5, d1
  40fae0:	fmov	d7, #2.500000000000000000e-01
  40fae4:	str	d1, [sp, #8]
  40fae8:	fdiv	d1, d1, d4
  40faec:	fmul	d1, d1, d7
  40faf0:	fmul	d11, d2, d0
  40faf4:	fadd	d0, d1, d0
  40faf8:	fcvtzs	w8, d0
  40fafc:	lsl	w8, w8, #2
  40fb00:	cmp	w8, #0x4
  40fb04:	mov	w9, #0x4                   	// #4
  40fb08:	sub	x0, x29, #0x30
  40fb0c:	fmov	d1, xzr
  40fb10:	mov	v0.16b, v8.16b
  40fb14:	csel	w23, w8, w9, gt
  40fb18:	fmov	d10, xzr
  40fb1c:	bl	40ad74 <sqrt@plt+0x9094>
  40fb20:	ldr	d0, [x21, #8]
  40fb24:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40fb28:	fmov	d1, #1.000000000000000000e+01
  40fb2c:	ldr	d14, [x8, #3224]
  40fb30:	fdiv	d0, d1, d0
  40fb34:	fcvtzs	w8, d0
  40fb38:	fmov	d3, #1.000000000000000000e+00
  40fb3c:	mov	w24, wzr
  40fb40:	scvtf	d2, w23
  40fb44:	scvtf	d15, w8
  40fb48:	mov	v4.16b, v3.16b
  40fb4c:	str	d2, [sp]
  40fb50:	ldp	d2, d1, [sp]
  40fb54:	ldur	q0, [x29, #-48]
  40fb58:	str	d4, [x29, #88]
  40fb5c:	fmul	d1, d1, d4
  40fb60:	fdiv	d12, d1, d2
  40fb64:	fcmp	d10, d12
  40fb68:	str	q0, [sp, #64]
  40fb6c:	b.pl	40fbec <sqrt@plt+0xdf0c>  // b.nfrst
  40fb70:	lsl	w8, w24, #1
  40fb74:	add	w21, w8, #0x2
  40fb78:	ldur	q0, [x29, #-48]
  40fb7c:	scvtf	d1, w21
  40fb80:	fmul	d1, d1, d14
  40fb84:	fdiv	d9, d1, d15
  40fb88:	str	q0, [sp, #64]
  40fb8c:	mov	v0.16b, v9.16b
  40fb90:	mov	v13.16b, v10.16b
  40fb94:	add	w24, w24, #0x1
  40fb98:	bl	4018d0 <cos@plt>
  40fb9c:	fmul	d10, d8, d0
  40fba0:	mov	v0.16b, v9.16b
  40fba4:	bl	401ba0 <sin@plt>
  40fba8:	fmul	d1, d11, d0
  40fbac:	add	x0, sp, #0x30
  40fbb0:	mov	v0.16b, v10.16b
  40fbb4:	bl	40ad74 <sqrt@plt+0x9094>
  40fbb8:	ldr	q0, [sp, #48]
  40fbbc:	sub	x0, x29, #0x30
  40fbc0:	add	x1, sp, #0x40
  40fbc4:	stur	q0, [x29, #-48]
  40fbc8:	bl	40ad00 <sqrt@plt+0x9020>
  40fbcc:	add	x0, sp, #0x30
  40fbd0:	stp	d0, d1, [sp, #48]
  40fbd4:	bl	40ae54 <sqrt@plt+0x9174>
  40fbd8:	fadd	d10, d13, d0
  40fbdc:	fcmp	d10, d12
  40fbe0:	add	w21, w21, #0x2
  40fbe4:	b.mi	40fb78 <sqrt@plt+0xde98>  // b.first
  40fbe8:	b	40fbf4 <sqrt@plt+0xdf14>
  40fbec:	mov	v13.16b, v10.16b
  40fbf0:	mov	v0.16b, v3.16b
  40fbf4:	fsub	d1, d12, d13
  40fbf8:	sub	x0, x29, #0x30
  40fbfc:	add	x1, sp, #0x40
  40fc00:	fdiv	d9, d1, d0
  40fc04:	bl	40ad00 <sqrt@plt+0x9020>
  40fc08:	stp	d0, d1, [sp, #16]
  40fc0c:	add	x0, sp, #0x10
  40fc10:	mov	v0.16b, v9.16b
  40fc14:	bl	40ae2c <sqrt@plt+0x914c>
  40fc18:	add	x0, sp, #0x40
  40fc1c:	add	x1, sp, #0x20
  40fc20:	stp	d0, d1, [sp, #32]
  40fc24:	bl	40ae18 <sqrt@plt+0x9138>
  40fc28:	fdiv	d2, d1, d11
  40fc2c:	stp	d0, d1, [sp, #48]
  40fc30:	fdiv	d1, d0, d8
  40fc34:	mov	v0.16b, v2.16b
  40fc38:	bl	401a80 <atan2@plt>
  40fc3c:	mov	v9.16b, v0.16b
  40fc40:	bl	4018d0 <cos@plt>
  40fc44:	fmul	d12, d8, d0
  40fc48:	mov	v0.16b, v9.16b
  40fc4c:	bl	401ba0 <sin@plt>
  40fc50:	fmul	d1, d11, d0
  40fc54:	add	x0, sp, #0x20
  40fc58:	mov	v0.16b, v12.16b
  40fc5c:	bl	40ad74 <sqrt@plt+0x9094>
  40fc60:	ldr	q0, [sp, #32]
  40fc64:	add	x1, sp, #0x30
  40fc68:	mov	x0, x19
  40fc6c:	str	q0, [sp, #48]
  40fc70:	bl	40ae18 <sqrt@plt+0x9138>
  40fc74:	stp	d0, d1, [sp, #32]
  40fc78:	ldr	x8, [x20]
  40fc7c:	add	x1, sp, #0x20
  40fc80:	sub	x2, x29, #0x20
  40fc84:	mov	x0, x20
  40fc88:	ldr	x8, [x8, #168]
  40fc8c:	blr	x8
  40fc90:	ldr	d4, [x29, #88]
  40fc94:	fmov	d3, #1.000000000000000000e+00
  40fc98:	cmp	w22, w23
  40fc9c:	add	w22, w22, #0x1
  40fca0:	fadd	d4, d4, d3
  40fca4:	b.cc	40fb50 <sqrt@plt+0xde70>  // b.lo, b.ul, b.last
  40fca8:	ldp	x20, x19, [sp, #256]
  40fcac:	ldp	x22, x21, [sp, #240]
  40fcb0:	ldp	x24, x23, [sp, #224]
  40fcb4:	ldr	x28, [sp, #208]
  40fcb8:	ldp	x29, x30, [sp, #192]
  40fcbc:	ldp	d9, d8, [sp, #176]
  40fcc0:	ldp	d11, d10, [sp, #160]
  40fcc4:	ldp	d13, d12, [sp, #144]
  40fcc8:	ldp	d15, d14, [sp, #128]
  40fccc:	add	sp, sp, #0x110
  40fcd0:	ret
  40fcd4:	sub	sp, sp, #0x60
  40fcd8:	str	d8, [sp, #48]
  40fcdc:	stp	x29, x30, [sp, #56]
  40fce0:	str	x21, [sp, #72]
  40fce4:	stp	x20, x19, [sp, #80]
  40fce8:	add	x29, sp, #0x30
  40fcec:	mov	x20, x0
  40fcf0:	mov	x0, x1
  40fcf4:	mov	x1, x20
  40fcf8:	mov	x19, x3
  40fcfc:	mov	x21, x2
  40fd00:	bl	40ad00 <sqrt@plt+0x9020>
  40fd04:	mov	x0, x21
  40fd08:	mov	x1, x20
  40fd0c:	stp	d0, d1, [x29, #-16]
  40fd10:	bl	40ad00 <sqrt@plt+0x9020>
  40fd14:	sub	x0, x29, #0x10
  40fd18:	add	x1, sp, #0x10
  40fd1c:	stp	d0, d1, [sp, #16]
  40fd20:	bl	40ae40 <sqrt@plt+0x9160>
  40fd24:	fcmp	d0, #0.0
  40fd28:	b.ne	40fd34 <sqrt@plt+0xe054>  // b.any
  40fd2c:	mov	w0, wzr
  40fd30:	b	40fd6c <sqrt@plt+0xe08c>
  40fd34:	add	x0, sp, #0x10
  40fd38:	add	x1, sp, #0x10
  40fd3c:	mov	v8.16b, v0.16b
  40fd40:	bl	40ae40 <sqrt@plt+0x9160>
  40fd44:	fadd	d1, d8, d8
  40fd48:	fdiv	d0, d0, d1
  40fd4c:	sub	x0, x29, #0x10
  40fd50:	bl	40ae2c <sqrt@plt+0x914c>
  40fd54:	mov	x1, sp
  40fd58:	mov	x0, x20
  40fd5c:	stp	d0, d1, [sp]
  40fd60:	bl	40ae18 <sqrt@plt+0x9138>
  40fd64:	mov	w0, #0x1                   	// #1
  40fd68:	stp	d0, d1, [x19]
  40fd6c:	ldp	x20, x19, [sp, #80]
  40fd70:	ldr	x21, [sp, #72]
  40fd74:	ldp	x29, x30, [sp, #56]
  40fd78:	ldr	d8, [sp, #48]
  40fd7c:	add	sp, sp, #0x60
  40fd80:	ret
  40fd84:	sub	sp, sp, #0x80
  40fd88:	stp	d11, d10, [sp, #32]
  40fd8c:	stp	d9, d8, [sp, #48]
  40fd90:	stp	x29, x30, [sp, #64]
  40fd94:	str	x23, [sp, #80]
  40fd98:	stp	x22, x21, [sp, #96]
  40fd9c:	stp	x20, x19, [sp, #112]
  40fda0:	add	x29, sp, #0x20
  40fda4:	ldr	w8, [x4]
  40fda8:	mov	x19, x4
  40fdac:	mov	x23, x3
  40fdb0:	mov	x21, x2
  40fdb4:	mov	x22, x1
  40fdb8:	cmp	w8, #0x3
  40fdbc:	mov	x20, x0
  40fdc0:	b.eq	40fdd4 <sqrt@plt+0xe0f4>  // b.none
  40fdc4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40fdc8:	add	x1, x1, #0xdd8
  40fdcc:	mov	w0, #0xfc                  	// #252
  40fdd0:	bl	413ed0 <sqrt@plt+0x121f0>
  40fdd4:	add	x0, sp, #0x10
  40fdd8:	bl	40ad6c <sqrt@plt+0x908c>
  40fddc:	add	x3, sp, #0x10
  40fde0:	mov	x0, x22
  40fde4:	mov	x1, x21
  40fde8:	mov	x2, x23
  40fdec:	bl	40fcd4 <sqrt@plt+0xdff4>
  40fdf0:	cbz	w0, 40fef0 <sqrt@plt+0xe210>
  40fdf4:	add	x1, sp, #0x10
  40fdf8:	mov	x0, x22
  40fdfc:	bl	40ad00 <sqrt@plt+0x9020>
  40fe00:	add	x1, sp, #0x10
  40fe04:	mov	x0, x23
  40fe08:	mov	v8.16b, v0.16b
  40fe0c:	mov	v9.16b, v1.16b
  40fe10:	bl	40ad00 <sqrt@plt+0x9020>
  40fe14:	mov	v10.16b, v0.16b
  40fe18:	mov	v11.16b, v1.16b
  40fe1c:	mov	v0.16b, v9.16b
  40fe20:	mov	v1.16b, v8.16b
  40fe24:	bl	401a80 <atan2@plt>
  40fe28:	mov	v8.16b, v0.16b
  40fe2c:	mov	v0.16b, v11.16b
  40fe30:	mov	v1.16b, v10.16b
  40fe34:	bl	401a80 <atan2@plt>
  40fe38:	add	x0, sp, #0x10
  40fe3c:	mov	x1, x22
  40fe40:	mov	v10.16b, v0.16b
  40fe44:	bl	40ad00 <sqrt@plt+0x9020>
  40fe48:	mov	x0, sp
  40fe4c:	stp	d0, d1, [sp]
  40fe50:	bl	40ae54 <sqrt@plt+0x9174>
  40fe54:	ldr	d1, [x19, #8]
  40fe58:	mov	v9.16b, v0.16b
  40fe5c:	fsub	d0, d10, d8
  40fe60:	fcmp	d0, #0.0
  40fe64:	fdiv	d11, d1, d9
  40fe68:	b.pl	40fe80 <sqrt@plt+0xe1a0>  // b.nfrst
  40fe6c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40fe70:	ldr	d1, [x8, #3232]
  40fe74:	fadd	d0, d0, d1
  40fe78:	fcmp	d0, #0.0
  40fe7c:	b.mi	40fe74 <sqrt@plt+0xe194>  // b.first
  40fe80:	fadd	d1, d11, d11
  40fe84:	fcmp	d0, d1
  40fe88:	b.ls	40ff14 <sqrt@plt+0xe234>  // b.plast
  40fe8c:	fsub	d0, d0, d11
  40fe90:	fdiv	d1, d0, d1
  40fe94:	fmov	d2, #5.000000000000000000e-01
  40fe98:	fadd	d1, d1, d2
  40fe9c:	fcvtzs	w8, d1
  40fea0:	tbnz	w8, #31, 40ff38 <sqrt@plt+0xe258>
  40fea4:	scvtf	d1, w8
  40fea8:	mov	w22, wzr
  40feac:	fdiv	d10, d0, d1
  40feb0:	add	w23, w8, #0x1
  40feb4:	ldr	x8, [x20]
  40feb8:	scvtf	d0, w22
  40febc:	fmul	d0, d10, d0
  40fec0:	fadd	d1, d8, d0
  40fec4:	ldr	x8, [x8, #176]
  40fec8:	fadd	d2, d11, d1
  40fecc:	mov	x0, x20
  40fed0:	mov	x1, x21
  40fed4:	mov	v0.16b, v9.16b
  40fed8:	mov	x2, x19
  40fedc:	blr	x8
  40fee0:	add	w22, w22, #0x1
  40fee4:	cmp	w23, w22
  40fee8:	b.ne	40feb4 <sqrt@plt+0xe1d4>  // b.any
  40feec:	b	40ff38 <sqrt@plt+0xe258>
  40fef0:	ldr	x8, [x20]
  40fef4:	mov	w3, #0x1                   	// #1
  40fef8:	mov	x0, x20
  40fefc:	mov	x1, x22
  40ff00:	ldr	x8, [x8, #48]
  40ff04:	mov	x2, x23
  40ff08:	mov	x4, x19
  40ff0c:	blr	x8
  40ff10:	b	40ff38 <sqrt@plt+0xe258>
  40ff14:	ldr	x8, [x20]
  40ff18:	mov	x0, x20
  40ff1c:	mov	x1, x21
  40ff20:	mov	v0.16b, v9.16b
  40ff24:	ldr	x8, [x8, #176]
  40ff28:	mov	v1.16b, v8.16b
  40ff2c:	mov	v2.16b, v10.16b
  40ff30:	mov	x2, x19
  40ff34:	blr	x8
  40ff38:	ldp	x20, x19, [sp, #112]
  40ff3c:	ldp	x22, x21, [sp, #96]
  40ff40:	ldr	x23, [sp, #80]
  40ff44:	ldp	x29, x30, [sp, #64]
  40ff48:	ldp	d9, d8, [sp, #48]
  40ff4c:	ldp	d11, d10, [sp, #32]
  40ff50:	add	sp, sp, #0x80
  40ff54:	ret
  40ff58:	sub	sp, sp, #0xb0
  40ff5c:	stp	d13, d12, [sp, #64]
  40ff60:	stp	d11, d10, [sp, #80]
  40ff64:	stp	d9, d8, [sp, #96]
  40ff68:	stp	x29, x30, [sp, #112]
  40ff6c:	str	x23, [sp, #128]
  40ff70:	stp	x22, x21, [sp, #144]
  40ff74:	stp	x20, x19, [sp, #160]
  40ff78:	add	x29, sp, #0x40
  40ff7c:	ldr	w8, [x4]
  40ff80:	mov	x19, x4
  40ff84:	mov	x23, x3
  40ff88:	mov	x21, x2
  40ff8c:	mov	x22, x1
  40ff90:	cmp	w8, #0x2
  40ff94:	mov	x20, x0
  40ff98:	b.eq	40ffac <sqrt@plt+0xe2cc>  // b.none
  40ff9c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x5a6c>
  40ffa0:	add	x1, x1, #0xdd8
  40ffa4:	mov	w0, #0x11b                 	// #283
  40ffa8:	bl	413ed0 <sqrt@plt+0x121f0>
  40ffac:	sub	x0, x29, #0x10
  40ffb0:	bl	40ad6c <sqrt@plt+0x908c>
  40ffb4:	sub	x3, x29, #0x10
  40ffb8:	mov	x0, x22
  40ffbc:	mov	x1, x21
  40ffc0:	mov	x2, x23
  40ffc4:	bl	40fcd4 <sqrt@plt+0xdff4>
  40ffc8:	cbz	w0, 4100f4 <sqrt@plt+0xe414>
  40ffcc:	sub	x1, x29, #0x10
  40ffd0:	mov	x0, x22
  40ffd4:	bl	40ad00 <sqrt@plt+0x9020>
  40ffd8:	sub	x1, x29, #0x10
  40ffdc:	mov	x0, x23
  40ffe0:	mov	v8.16b, v0.16b
  40ffe4:	mov	v9.16b, v1.16b
  40ffe8:	bl	40ad00 <sqrt@plt+0x9020>
  40ffec:	mov	v10.16b, v0.16b
  40fff0:	mov	v11.16b, v1.16b
  40fff4:	mov	v0.16b, v9.16b
  40fff8:	mov	v1.16b, v8.16b
  40fffc:	bl	401a80 <atan2@plt>
  410000:	mov	v8.16b, v0.16b
  410004:	mov	v0.16b, v11.16b
  410008:	mov	v1.16b, v10.16b
  41000c:	bl	401a80 <atan2@plt>
  410010:	fsub	d12, d0, d8
  410014:	fcmp	d12, #0.0
  410018:	b.pl	410030 <sqrt@plt+0xe350>  // b.nfrst
  41001c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  410020:	ldr	d0, [x8, #3232]
  410024:	fadd	d12, d12, d0
  410028:	fcmp	d12, #0.0
  41002c:	b.mi	410024 <sqrt@plt+0xe344>  // b.first
  410030:	sub	x0, x29, #0x10
  410034:	mov	x1, x22
  410038:	bl	40ad00 <sqrt@plt+0x9020>
  41003c:	add	x0, sp, #0x20
  410040:	stp	d0, d1, [sp, #32]
  410044:	bl	40ae54 <sqrt@plt+0x9174>
  410048:	mov	v9.16b, v0.16b
  41004c:	ldr	d0, [x19, #8]
  410050:	fmov	d1, #5.000000000000000000e-01
  410054:	fdiv	d0, d0, d9
  410058:	fdiv	d0, d12, d0
  41005c:	fadd	d0, d0, d1
  410060:	fcvtzs	w8, d0
  410064:	cbz	w8, 410118 <sqrt@plt+0xe438>
  410068:	tbnz	w8, #31, 410130 <sqrt@plt+0xe450>
  41006c:	mov	w22, wzr
  410070:	scvtf	d13, w8
  410074:	add	w23, w8, #0x1
  410078:	scvtf	d0, w22
  41007c:	fmul	d0, d12, d0
  410080:	fdiv	d0, d0, d13
  410084:	fadd	d10, d8, d0
  410088:	mov	v0.16b, v10.16b
  41008c:	bl	4018d0 <cos@plt>
  410090:	mov	v11.16b, v0.16b
  410094:	mov	v0.16b, v10.16b
  410098:	bl	401ba0 <sin@plt>
  41009c:	mov	v1.16b, v0.16b
  4100a0:	mov	x0, sp
  4100a4:	mov	v0.16b, v11.16b
  4100a8:	bl	40ad74 <sqrt@plt+0x9094>
  4100ac:	mov	x0, sp
  4100b0:	mov	v0.16b, v9.16b
  4100b4:	bl	40ae2c <sqrt@plt+0x914c>
  4100b8:	add	x1, sp, #0x10
  4100bc:	mov	x0, x21
  4100c0:	stp	d0, d1, [sp, #16]
  4100c4:	bl	40ae18 <sqrt@plt+0x9138>
  4100c8:	stp	d0, d1, [sp, #32]
  4100cc:	ldr	x8, [x20]
  4100d0:	add	x1, sp, #0x20
  4100d4:	mov	x0, x20
  4100d8:	mov	x2, x19
  4100dc:	ldr	x8, [x8, #168]
  4100e0:	blr	x8
  4100e4:	add	w22, w22, #0x1
  4100e8:	cmp	w23, w22
  4100ec:	b.ne	410078 <sqrt@plt+0xe398>  // b.any
  4100f0:	b	410130 <sqrt@plt+0xe450>
  4100f4:	ldr	x8, [x20]
  4100f8:	mov	w3, #0x1                   	// #1
  4100fc:	mov	x0, x20
  410100:	mov	x1, x22
  410104:	ldr	x8, [x8, #48]
  410108:	mov	x2, x23
  41010c:	mov	x4, x19
  410110:	blr	x8
  410114:	b	410130 <sqrt@plt+0xe450>
  410118:	ldr	x8, [x20]
  41011c:	mov	x0, x20
  410120:	mov	x1, x22
  410124:	mov	x2, x19
  410128:	ldr	x8, [x8, #168]
  41012c:	blr	x8
  410130:	ldp	x20, x19, [sp, #160]
  410134:	ldp	x22, x21, [sp, #144]
  410138:	ldr	x23, [sp, #128]
  41013c:	ldp	x29, x30, [sp, #112]
  410140:	ldp	d9, d8, [sp, #96]
  410144:	ldp	d11, d10, [sp, #80]
  410148:	ldp	d13, d12, [sp, #64]
  41014c:	add	sp, sp, #0xb0
  410150:	ret
  410154:	sub	sp, sp, #0xc0
  410158:	stp	d11, d10, [sp, #128]
  41015c:	stp	d9, d8, [sp, #144]
  410160:	stp	x29, x30, [sp, #160]
  410164:	stp	x20, x19, [sp, #176]
  410168:	add	x29, sp, #0x80
  41016c:	mov	v10.16b, v0.16b
  410170:	ldr	q0, [x2]
  410174:	ldr	x8, [x2, #16]
  410178:	mov	w9, #0x1                   	// #1
  41017c:	mov	v8.16b, v2.16b
  410180:	stur	q0, [x29, #-32]
  410184:	mov	v0.16b, v1.16b
  410188:	mov	v9.16b, v1.16b
  41018c:	mov	x19, x1
  410190:	mov	x20, x0
  410194:	stur	x8, [x29, #-16]
  410198:	stur	w9, [x29, #-32]
  41019c:	bl	4018d0 <cos@plt>
  4101a0:	mov	v11.16b, v0.16b
  4101a4:	mov	v0.16b, v9.16b
  4101a8:	bl	401ba0 <sin@plt>
  4101ac:	mov	v1.16b, v0.16b
  4101b0:	add	x0, sp, #0x30
  4101b4:	mov	v0.16b, v11.16b
  4101b8:	bl	40ad74 <sqrt@plt+0x9094>
  4101bc:	add	x0, sp, #0x30
  4101c0:	mov	v0.16b, v10.16b
  4101c4:	bl	40ae2c <sqrt@plt+0x914c>
  4101c8:	add	x1, sp, #0x40
  4101cc:	mov	x0, x19
  4101d0:	stp	d0, d1, [sp, #64]
  4101d4:	bl	40ae18 <sqrt@plt+0x9138>
  4101d8:	stp	d0, d1, [x29, #-48]
  4101dc:	mov	v0.16b, v8.16b
  4101e0:	bl	4018d0 <cos@plt>
  4101e4:	mov	v9.16b, v0.16b
  4101e8:	mov	v0.16b, v8.16b
  4101ec:	bl	401ba0 <sin@plt>
  4101f0:	mov	v1.16b, v0.16b
  4101f4:	mov	x0, sp
  4101f8:	mov	v0.16b, v9.16b
  4101fc:	bl	40ad74 <sqrt@plt+0x9094>
  410200:	mov	x0, sp
  410204:	mov	v0.16b, v10.16b
  410208:	bl	40ae2c <sqrt@plt+0x914c>
  41020c:	add	x1, sp, #0x10
  410210:	mov	x0, x19
  410214:	stp	d0, d1, [sp, #16]
  410218:	bl	40ae18 <sqrt@plt+0x9138>
  41021c:	stp	d0, d1, [sp, #32]
  410220:	ldr	x8, [x20]
  410224:	sub	x1, x29, #0x30
  410228:	add	x3, sp, #0x20
  41022c:	sub	x4, x29, #0x20
  410230:	ldr	x8, [x8, #72]
  410234:	mov	x0, x20
  410238:	mov	x2, x19
  41023c:	blr	x8
  410240:	ldp	x20, x19, [sp, #176]
  410244:	ldp	x29, x30, [sp, #160]
  410248:	ldp	d9, d8, [sp, #144]
  41024c:	ldp	d11, d10, [sp, #128]
  410250:	add	sp, sp, #0xc0
  410254:	ret
  410258:	str	d8, [sp, #-64]!
  41025c:	stp	x29, x30, [sp, #16]
  410260:	stp	x22, x21, [sp, #32]
  410264:	stp	x20, x19, [sp, #48]
  410268:	mov	x29, sp
  41026c:	mov	x19, x3
  410270:	mov	v8.16b, v0.16b
  410274:	mov	x20, x2
  410278:	mov	x21, x1
  41027c:	fcmp	d1, #0.0
  410280:	mov	x22, x0
  410284:	b.ge	41028c <sqrt@plt+0xe5ac>  // b.tcont
  410288:	cbz	x4, 4102a0 <sqrt@plt+0xe5c0>
  41028c:	mov	x0, x22
  410290:	mov	x1, x21
  410294:	mov	x2, x20
  410298:	mov	v0.16b, v8.16b
  41029c:	bl	410370 <sqrt@plt+0xe690>
  4102a0:	ldr	w8, [x19]
  4102a4:	cmp	w8, #0x3
  4102a8:	b.hi	4102d8 <sqrt@plt+0xe5f8>  // b.pmore
  4102ac:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x5a6c>
  4102b0:	add	x9, x9, #0xce0
  4102b4:	adr	x10, 4102c4 <sqrt@plt+0xe5e4>
  4102b8:	ldrb	w11, [x9, x8]
  4102bc:	add	x10, x10, x11, lsl #2
  4102c0:	br	x10
  4102c4:	ldp	x20, x19, [sp, #48]
  4102c8:	ldp	x22, x21, [sp, #32]
  4102cc:	ldp	x29, x30, [sp, #16]
  4102d0:	ldr	d8, [sp], #64
  4102d4:	ret
  4102d8:	ldp	x20, x19, [sp, #48]
  4102dc:	ldp	x22, x21, [sp, #32]
  4102e0:	ldp	x29, x30, [sp, #16]
  4102e4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x5a6c>
  4102e8:	add	x1, x1, #0xdd8
  4102ec:	mov	w0, #0x153                 	// #339
  4102f0:	ldr	d8, [sp], #64
  4102f4:	b	413ed0 <sqrt@plt+0x121f0>
  4102f8:	mov	x0, x22
  4102fc:	mov	x1, x21
  410300:	mov	x2, x20
  410304:	mov	x3, x19
  410308:	ldp	x20, x19, [sp, #48]
  41030c:	ldp	x22, x21, [sp, #32]
  410310:	ldp	x29, x30, [sp, #16]
  410314:	mov	v0.16b, v8.16b
  410318:	ldr	d8, [sp], #64
  41031c:	b	41119c <sqrt@plt+0xf4bc>
  410320:	mov	x0, x22
  410324:	mov	x1, x21
  410328:	mov	x2, x20
  41032c:	mov	x3, x19
  410330:	ldp	x20, x19, [sp, #48]
  410334:	ldp	x22, x21, [sp, #32]
  410338:	ldp	x29, x30, [sp, #16]
  41033c:	mov	v0.16b, v8.16b
  410340:	ldr	d8, [sp], #64
  410344:	b	410c44 <sqrt@plt+0xef64>
  410348:	mov	x0, x22
  41034c:	mov	x1, x21
  410350:	mov	x2, x20
  410354:	mov	x3, x19
  410358:	ldp	x20, x19, [sp, #48]
  41035c:	ldp	x22, x21, [sp, #32]
  410360:	ldp	x29, x30, [sp, #16]
  410364:	mov	v0.16b, v8.16b
  410368:	ldr	d8, [sp], #64
  41036c:	b	4106a4 <sqrt@plt+0xe9c4>
  410370:	sub	sp, sp, #0xd0
  410374:	stp	d11, d10, [sp, #112]
  410378:	stp	d9, d8, [sp, #128]
  41037c:	stp	x29, x30, [sp, #144]
  410380:	str	x23, [sp, #160]
  410384:	stp	x22, x21, [sp, #176]
  410388:	stp	x20, x19, [sp, #192]
  41038c:	add	x29, sp, #0x70
  410390:	mov	x19, x0
  410394:	sub	x0, x29, #0x18
  410398:	mov	v8.16b, v1.16b
  41039c:	mov	v9.16b, v0.16b
  4103a0:	mov	x21, x2
  4103a4:	mov	x20, x1
  4103a8:	bl	40aaf0 <sqrt@plt+0x8e10>
  4103ac:	stur	wzr, [x29, #-24]
  4103b0:	ldp	d0, d1, [x21]
  4103b4:	fmov	d10, #5.000000000000000000e-01
  4103b8:	sub	x0, x29, #0x28
  4103bc:	fmul	d0, d0, d10
  4103c0:	fmul	d1, d1, d10
  4103c4:	fsub	d0, d0, d9
  4103c8:	fsub	d1, d1, d9
  4103cc:	bl	40ad74 <sqrt@plt+0x9094>
  4103d0:	sub	x1, x29, #0x28
  4103d4:	mov	x0, x20
  4103d8:	bl	40ae18 <sqrt@plt+0x9138>
  4103dc:	stp	d0, d1, [sp, #8]
  4103e0:	ldr	x8, [x19]
  4103e4:	add	x1, sp, #0x8
  4103e8:	sub	x2, x29, #0x18
  4103ec:	mov	x0, x19
  4103f0:	ldr	x8, [x8, #32]
  4103f4:	mov	v0.16b, v9.16b
  4103f8:	mov	v1.16b, v8.16b
  4103fc:	add	x22, sp, #0x8
  410400:	blr	x8
  410404:	ldp	d0, d1, [x21]
  410408:	sub	x0, x29, #0x28
  41040c:	fmul	d0, d0, d10
  410410:	fmul	d1, d1, d10
  410414:	fsub	d0, d9, d0
  410418:	fsub	d1, d1, d9
  41041c:	bl	40ad74 <sqrt@plt+0x9094>
  410420:	sub	x1, x29, #0x28
  410424:	mov	x0, x20
  410428:	bl	40ae18 <sqrt@plt+0x9138>
  41042c:	stp	d0, d1, [sp, #8]
  410430:	ldr	x8, [x19]
  410434:	add	x1, sp, #0x8
  410438:	sub	x2, x29, #0x18
  41043c:	mov	x0, x19
  410440:	ldr	x8, [x8, #32]
  410444:	mov	v0.16b, v9.16b
  410448:	mov	v1.16b, v8.16b
  41044c:	blr	x8
  410450:	ldp	d0, d1, [x21]
  410454:	sub	x0, x29, #0x28
  410458:	fmul	d0, d0, d10
  41045c:	fmul	d1, d1, d10
  410460:	fsub	d0, d9, d0
  410464:	fsub	d1, d9, d1
  410468:	bl	40ad74 <sqrt@plt+0x9094>
  41046c:	sub	x1, x29, #0x28
  410470:	mov	x0, x20
  410474:	bl	40ae18 <sqrt@plt+0x9138>
  410478:	stp	d0, d1, [sp, #8]
  41047c:	ldr	x8, [x19]
  410480:	add	x1, sp, #0x8
  410484:	sub	x2, x29, #0x18
  410488:	mov	x0, x19
  41048c:	ldr	x8, [x8, #32]
  410490:	mov	v0.16b, v9.16b
  410494:	mov	v1.16b, v8.16b
  410498:	blr	x8
  41049c:	ldp	d0, d1, [x21]
  4104a0:	sub	x0, x29, #0x28
  4104a4:	fmul	d0, d0, d10
  4104a8:	fmul	d1, d1, d10
  4104ac:	fsub	d0, d0, d9
  4104b0:	fsub	d1, d9, d1
  4104b4:	bl	40ad74 <sqrt@plt+0x9094>
  4104b8:	sub	x1, x29, #0x28
  4104bc:	mov	x0, x20
  4104c0:	bl	40ae18 <sqrt@plt+0x9138>
  4104c4:	stp	d0, d1, [sp, #8]
  4104c8:	ldr	x8, [x19]
  4104cc:	add	x1, sp, #0x8
  4104d0:	sub	x2, x29, #0x18
  4104d4:	mov	x0, x19
  4104d8:	ldr	x8, [x8, #32]
  4104dc:	mov	v0.16b, v9.16b
  4104e0:	mov	v1.16b, v8.16b
  4104e4:	blr	x8
  4104e8:	mov	x23, xzr
  4104ec:	add	x0, x22, x23
  4104f0:	bl	40ad6c <sqrt@plt+0x908c>
  4104f4:	add	x23, x23, #0x10
  4104f8:	cmp	x23, #0x40
  4104fc:	b.ne	4104ec <sqrt@plt+0xe80c>  // b.any
  410500:	ldp	d0, d1, [x21]
  410504:	sub	x0, x29, #0x28
  410508:	fmul	d1, d1, d10
  41050c:	fmul	d0, d0, d10
  410510:	fsub	d1, d1, d9
  410514:	bl	40ad74 <sqrt@plt+0x9094>
  410518:	sub	x1, x29, #0x28
  41051c:	mov	x0, x20
  410520:	bl	40ae18 <sqrt@plt+0x9138>
  410524:	stp	d0, d1, [sp, #8]
  410528:	ldp	d0, d1, [x21]
  41052c:	fmov	d11, #-5.000000000000000000e-01
  410530:	sub	x0, x29, #0x28
  410534:	fmul	d1, d1, d10
  410538:	fmul	d0, d0, d11
  41053c:	fsub	d1, d1, d9
  410540:	bl	40ad74 <sqrt@plt+0x9094>
  410544:	sub	x1, x29, #0x28
  410548:	mov	x0, x20
  41054c:	bl	40ae18 <sqrt@plt+0x9138>
  410550:	stp	d0, d1, [sp, #24]
  410554:	ldp	d0, d1, [x21]
  410558:	sub	x0, x29, #0x28
  41055c:	fmul	d1, d1, d10
  410560:	fmul	d0, d0, d11
  410564:	fsub	d1, d9, d1
  410568:	bl	40ad74 <sqrt@plt+0x9094>
  41056c:	sub	x1, x29, #0x28
  410570:	mov	x0, x20
  410574:	bl	40ae18 <sqrt@plt+0x9138>
  410578:	stp	d0, d1, [sp, #40]
  41057c:	ldp	d0, d1, [x21]
  410580:	sub	x0, x29, #0x28
  410584:	fmul	d1, d1, d10
  410588:	fmul	d0, d0, d10
  41058c:	fsub	d1, d9, d1
  410590:	bl	40ad74 <sqrt@plt+0x9094>
  410594:	sub	x1, x29, #0x28
  410598:	mov	x0, x20
  41059c:	bl	40ae18 <sqrt@plt+0x9138>
  4105a0:	stp	d0, d1, [sp, #56]
  4105a4:	ldr	x8, [x19]
  4105a8:	add	x1, sp, #0x8
  4105ac:	sub	x3, x29, #0x18
  4105b0:	mov	w2, #0x4                   	// #4
  4105b4:	ldr	x8, [x8, #56]
  4105b8:	mov	x0, x19
  4105bc:	mov	v0.16b, v8.16b
  4105c0:	blr	x8
  4105c4:	ldp	d0, d1, [x21]
  4105c8:	sub	x0, x29, #0x28
  4105cc:	fmul	d0, d0, d10
  4105d0:	fsub	d0, d0, d9
  4105d4:	fmul	d1, d1, d10
  4105d8:	bl	40ad74 <sqrt@plt+0x9094>
  4105dc:	sub	x1, x29, #0x28
  4105e0:	mov	x0, x20
  4105e4:	bl	40ae18 <sqrt@plt+0x9138>
  4105e8:	stp	d0, d1, [sp, #8]
  4105ec:	ldp	d0, d1, [x21]
  4105f0:	sub	x0, x29, #0x28
  4105f4:	fmul	d0, d0, d10
  4105f8:	fsub	d0, d9, d0
  4105fc:	fmul	d1, d1, d10
  410600:	bl	40ad74 <sqrt@plt+0x9094>
  410604:	sub	x1, x29, #0x28
  410608:	mov	x0, x20
  41060c:	bl	40ae18 <sqrt@plt+0x9138>
  410610:	stp	d0, d1, [sp, #24]
  410614:	ldp	d0, d1, [x21]
  410618:	sub	x0, x29, #0x28
  41061c:	fmul	d0, d0, d10
  410620:	fsub	d0, d9, d0
  410624:	fmul	d1, d1, d11
  410628:	bl	40ad74 <sqrt@plt+0x9094>
  41062c:	sub	x1, x29, #0x28
  410630:	mov	x0, x20
  410634:	bl	40ae18 <sqrt@plt+0x9138>
  410638:	stp	d0, d1, [sp, #40]
  41063c:	ldp	d0, d1, [x21]
  410640:	sub	x0, x29, #0x28
  410644:	fmul	d0, d0, d10
  410648:	fsub	d0, d0, d9
  41064c:	fmul	d1, d1, d11
  410650:	bl	40ad74 <sqrt@plt+0x9094>
  410654:	sub	x1, x29, #0x28
  410658:	mov	x0, x20
  41065c:	bl	40ae18 <sqrt@plt+0x9138>
  410660:	stp	d0, d1, [sp, #56]
  410664:	ldr	x8, [x19]
  410668:	add	x1, sp, #0x8
  41066c:	sub	x3, x29, #0x18
  410670:	mov	w2, #0x4                   	// #4
  410674:	ldr	x8, [x8, #56]
  410678:	mov	x0, x19
  41067c:	mov	v0.16b, v8.16b
  410680:	blr	x8
  410684:	ldp	x20, x19, [sp, #192]
  410688:	ldp	x22, x21, [sp, #176]
  41068c:	ldr	x23, [sp, #160]
  410690:	ldp	x29, x30, [sp, #144]
  410694:	ldp	d9, d8, [sp, #128]
  410698:	ldp	d11, d10, [sp, #112]
  41069c:	add	sp, sp, #0xd0
  4106a0:	ret
  4106a4:	sub	sp, sp, #0xd0
  4106a8:	str	d14, [sp, #96]
  4106ac:	stp	d13, d12, [sp, #112]
  4106b0:	stp	d11, d10, [sp, #128]
  4106b4:	stp	d9, d8, [sp, #144]
  4106b8:	stp	x29, x30, [sp, #160]
  4106bc:	stp	x22, x21, [sp, #176]
  4106c0:	stp	x20, x19, [sp, #192]
  4106c4:	add	x29, sp, #0x60
  4106c8:	ldr	x8, [x3, #16]
  4106cc:	mov	v8.16b, v0.16b
  4106d0:	ldr	q0, [x3]
  4106d4:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x5a6c>
  4106d8:	stur	x8, [x29, #-16]
  4106dc:	mov	w8, #0x1                   	// #1
  4106e0:	ldr	d2, [x9, #3248]
  4106e4:	stur	q0, [x29, #-32]
  4106e8:	stur	w8, [x29, #-32]
  4106ec:	ldr	d0, [x2]
  4106f0:	ldr	d1, [x3, #8]
  4106f4:	fmul	d4, d8, d2
  4106f8:	fmov	d13, #5.000000000000000000e-01
  4106fc:	fadd	d2, d4, d0
  410700:	fadd	d3, d1, d1
  410704:	fdiv	d5, d2, d3
  410708:	fadd	d5, d5, d13
  41070c:	mov	x20, x3
  410710:	mov	x22, x2
  410714:	mov	x21, x1
  410718:	mov	x19, x0
  41071c:	fcvtzs	w8, d5
  410720:	fmov	d10, xzr
  410724:	fmov	d9, xzr
  410728:	cbz	w8, 410738 <sqrt@plt+0xea58>
  41072c:	scvtf	d5, w8
  410730:	fdiv	d2, d2, d5
  410734:	fsub	d9, d2, d1
  410738:	ldr	d2, [x22, #8]
  41073c:	fadd	d4, d4, d2
  410740:	fdiv	d3, d4, d3
  410744:	fadd	d3, d3, d13
  410748:	fcvtzs	w8, d3
  41074c:	cbz	w8, 41075c <sqrt@plt+0xea7c>
  410750:	scvtf	d3, w8
  410754:	fdiv	d3, d4, d3
  410758:	fsub	d10, d3, d1
  41075c:	fmul	d1, d1, d13
  410760:	fmul	d0, d0, d13
  410764:	fmul	d2, d2, d13
  410768:	str	d1, [x29, #8]
  41076c:	fsub	d0, d0, d8
  410770:	fsub	d1, d8, d2
  410774:	add	x0, sp, #0x20
  410778:	bl	40ad74 <sqrt@plt+0x9094>
  41077c:	add	x1, sp, #0x20
  410780:	mov	x0, x21
  410784:	bl	40ae18 <sqrt@plt+0x9138>
  410788:	stp	d0, d1, [sp, #48]
  41078c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  410790:	ldr	d3, [x20, #8]
  410794:	ldr	d1, [x8, #3256]
  410798:	add	x1, sp, #0x30
  41079c:	fmov	d2, xzr
  4107a0:	sub	x2, x29, #0x20
  4107a4:	add	x3, x29, #0x8
  4107a8:	mov	x0, x19
  4107ac:	mov	v0.16b, v8.16b
  4107b0:	mov	v4.16b, v10.16b
  4107b4:	bl	411668 <sqrt@plt+0xf988>
  4107b8:	ldp	d0, d1, [x22]
  4107bc:	add	x0, sp, #0x20
  4107c0:	fmul	d1, d1, d13
  4107c4:	fmul	d0, d0, d13
  4107c8:	fsub	d1, d8, d1
  4107cc:	bl	40ad74 <sqrt@plt+0x9094>
  4107d0:	add	x1, sp, #0x20
  4107d4:	mov	x0, x21
  4107d8:	bl	40ae18 <sqrt@plt+0x9138>
  4107dc:	stp	d0, d1, [sp, #48]
  4107e0:	ldp	d0, d1, [x22]
  4107e4:	mov	x0, sp
  4107e8:	fmul	d1, d1, d13
  4107ec:	fmul	d0, d0, d13
  4107f0:	fsub	d1, d1, d8
  4107f4:	bl	40ad74 <sqrt@plt+0x9094>
  4107f8:	mov	x1, sp
  4107fc:	mov	x0, x21
  410800:	bl	40ae18 <sqrt@plt+0x9138>
  410804:	stp	d0, d1, [sp, #16]
  410808:	ldr	d0, [x20, #8]
  41080c:	add	x1, sp, #0x30
  410810:	add	x2, sp, #0x10
  410814:	sub	x3, x29, #0x20
  410818:	add	x4, x29, #0x8
  41081c:	mov	x0, x19
  410820:	mov	v1.16b, v10.16b
  410824:	bl	411788 <sqrt@plt+0xfaa8>
  410828:	ldp	d0, d1, [x22]
  41082c:	add	x0, sp, #0x20
  410830:	fmul	d0, d0, d13
  410834:	fmul	d1, d1, d13
  410838:	fsub	d0, d0, d8
  41083c:	fsub	d1, d1, d8
  410840:	bl	40ad74 <sqrt@plt+0x9094>
  410844:	add	x1, sp, #0x20
  410848:	mov	x0, x21
  41084c:	bl	40ae18 <sqrt@plt+0x9138>
  410850:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  410854:	stp	d0, d1, [sp, #48]
  410858:	ldr	d12, [x8, #3216]
  41085c:	ldr	d3, [x20, #8]
  410860:	add	x1, sp, #0x30
  410864:	fmov	d1, xzr
  410868:	sub	x2, x29, #0x20
  41086c:	add	x3, x29, #0x8
  410870:	mov	x0, x19
  410874:	mov	v0.16b, v8.16b
  410878:	mov	v2.16b, v12.16b
  41087c:	mov	v4.16b, v10.16b
  410880:	bl	411668 <sqrt@plt+0xf988>
  410884:	ldr	d0, [x20, #8]
  410888:	add	x0, sp, #0x20
  41088c:	fmul	d0, d0, d13
  410890:	str	d0, [x29, #8]
  410894:	ldp	d0, d1, [x22]
  410898:	fmul	d0, d0, d13
  41089c:	fmul	d1, d1, d13
  4108a0:	fsub	d0, d0, d8
  4108a4:	fsub	d1, d1, d8
  4108a8:	bl	40ad74 <sqrt@plt+0x9094>
  4108ac:	add	x1, sp, #0x20
  4108b0:	mov	x0, x21
  4108b4:	bl	40ae18 <sqrt@plt+0x9138>
  4108b8:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  4108bc:	stp	d0, d1, [sp, #48]
  4108c0:	ldr	d11, [x8, #2416]
  4108c4:	ldr	d3, [x20, #8]
  4108c8:	add	x1, sp, #0x30
  4108cc:	sub	x2, x29, #0x20
  4108d0:	add	x3, x29, #0x8
  4108d4:	mov	x0, x19
  4108d8:	mov	v0.16b, v8.16b
  4108dc:	mov	v1.16b, v12.16b
  4108e0:	mov	v2.16b, v11.16b
  4108e4:	mov	v4.16b, v9.16b
  4108e8:	bl	411668 <sqrt@plt+0xf988>
  4108ec:	ldp	d0, d1, [x22]
  4108f0:	add	x0, sp, #0x20
  4108f4:	fmul	d0, d0, d13
  4108f8:	fsub	d0, d0, d8
  4108fc:	fmul	d1, d1, d13
  410900:	bl	40ad74 <sqrt@plt+0x9094>
  410904:	add	x1, sp, #0x20
  410908:	mov	x0, x21
  41090c:	bl	40ae18 <sqrt@plt+0x9138>
  410910:	stp	d0, d1, [sp, #48]
  410914:	ldp	d0, d1, [x22]
  410918:	mov	x0, sp
  41091c:	fmul	d0, d0, d13
  410920:	fsub	d0, d8, d0
  410924:	fmul	d1, d1, d13
  410928:	bl	40ad74 <sqrt@plt+0x9094>
  41092c:	mov	x1, sp
  410930:	mov	x0, x21
  410934:	bl	40ae18 <sqrt@plt+0x9138>
  410938:	stp	d0, d1, [sp, #16]
  41093c:	ldr	d0, [x20, #8]
  410940:	add	x1, sp, #0x30
  410944:	add	x2, sp, #0x10
  410948:	sub	x3, x29, #0x20
  41094c:	add	x4, x29, #0x8
  410950:	mov	x0, x19
  410954:	mov	v1.16b, v9.16b
  410958:	bl	411788 <sqrt@plt+0xfaa8>
  41095c:	ldp	d0, d1, [x22]
  410960:	add	x0, sp, #0x20
  410964:	fmul	d0, d0, d13
  410968:	fmul	d1, d1, d13
  41096c:	fsub	d0, d8, d0
  410970:	fsub	d1, d1, d8
  410974:	bl	40ad74 <sqrt@plt+0x9094>
  410978:	add	x1, sp, #0x20
  41097c:	mov	x0, x21
  410980:	bl	40ae18 <sqrt@plt+0x9138>
  410984:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  410988:	stp	d0, d1, [sp, #48]
  41098c:	ldr	d12, [x8, #3264]
  410990:	ldr	d3, [x20, #8]
  410994:	add	x1, sp, #0x30
  410998:	sub	x2, x29, #0x20
  41099c:	add	x3, x29, #0x8
  4109a0:	mov	x0, x19
  4109a4:	mov	v0.16b, v8.16b
  4109a8:	mov	v1.16b, v11.16b
  4109ac:	mov	v2.16b, v12.16b
  4109b0:	mov	v4.16b, v9.16b
  4109b4:	bl	411668 <sqrt@plt+0xf988>
  4109b8:	ldr	d0, [x20, #8]
  4109bc:	add	x0, sp, #0x20
  4109c0:	fmul	d0, d0, d13
  4109c4:	str	d0, [x29, #8]
  4109c8:	ldp	d0, d1, [x22]
  4109cc:	fmul	d0, d0, d13
  4109d0:	fmul	d1, d1, d13
  4109d4:	fsub	d0, d8, d0
  4109d8:	fsub	d1, d1, d8
  4109dc:	bl	40ad74 <sqrt@plt+0x9094>
  4109e0:	add	x1, sp, #0x20
  4109e4:	mov	x0, x21
  4109e8:	bl	40ae18 <sqrt@plt+0x9138>
  4109ec:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  4109f0:	stp	d0, d1, [sp, #48]
  4109f4:	ldr	d11, [x8, #3224]
  4109f8:	ldr	d3, [x20, #8]
  4109fc:	add	x1, sp, #0x30
  410a00:	sub	x2, x29, #0x20
  410a04:	add	x3, x29, #0x8
  410a08:	mov	x0, x19
  410a0c:	mov	v0.16b, v8.16b
  410a10:	mov	v1.16b, v12.16b
  410a14:	mov	v2.16b, v11.16b
  410a18:	mov	v4.16b, v10.16b
  410a1c:	bl	411668 <sqrt@plt+0xf988>
  410a20:	ldp	d0, d1, [x22]
  410a24:	fmov	d14, #-5.000000000000000000e-01
  410a28:	add	x0, sp, #0x20
  410a2c:	fmul	d1, d1, d13
  410a30:	fmul	d0, d0, d14
  410a34:	fsub	d1, d1, d8
  410a38:	bl	40ad74 <sqrt@plt+0x9094>
  410a3c:	add	x1, sp, #0x20
  410a40:	mov	x0, x21
  410a44:	bl	40ae18 <sqrt@plt+0x9138>
  410a48:	stp	d0, d1, [sp, #48]
  410a4c:	ldp	d0, d1, [x22]
  410a50:	mov	x0, sp
  410a54:	fmul	d1, d1, d13
  410a58:	fmul	d0, d0, d14
  410a5c:	fsub	d1, d8, d1
  410a60:	bl	40ad74 <sqrt@plt+0x9094>
  410a64:	mov	x1, sp
  410a68:	mov	x0, x21
  410a6c:	bl	40ae18 <sqrt@plt+0x9138>
  410a70:	stp	d0, d1, [sp, #16]
  410a74:	ldr	d0, [x20, #8]
  410a78:	add	x1, sp, #0x30
  410a7c:	add	x2, sp, #0x10
  410a80:	sub	x3, x29, #0x20
  410a84:	add	x4, x29, #0x8
  410a88:	mov	x0, x19
  410a8c:	mov	v1.16b, v10.16b
  410a90:	bl	411788 <sqrt@plt+0xfaa8>
  410a94:	ldp	d0, d1, [x22]
  410a98:	add	x0, sp, #0x20
  410a9c:	fmul	d0, d0, d13
  410aa0:	fmul	d1, d1, d13
  410aa4:	fsub	d0, d8, d0
  410aa8:	fsub	d1, d8, d1
  410aac:	bl	40ad74 <sqrt@plt+0x9094>
  410ab0:	add	x1, sp, #0x20
  410ab4:	mov	x0, x21
  410ab8:	bl	40ae18 <sqrt@plt+0x9138>
  410abc:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  410ac0:	stp	d0, d1, [sp, #48]
  410ac4:	ldr	d12, [x8, #3272]
  410ac8:	ldr	d3, [x20, #8]
  410acc:	add	x1, sp, #0x30
  410ad0:	sub	x2, x29, #0x20
  410ad4:	add	x3, x29, #0x8
  410ad8:	mov	x0, x19
  410adc:	mov	v0.16b, v8.16b
  410ae0:	mov	v1.16b, v11.16b
  410ae4:	mov	v2.16b, v12.16b
  410ae8:	mov	v4.16b, v10.16b
  410aec:	bl	411668 <sqrt@plt+0xf988>
  410af0:	ldr	d0, [x20, #8]
  410af4:	add	x0, sp, #0x20
  410af8:	fmul	d0, d0, d13
  410afc:	str	d0, [x29, #8]
  410b00:	ldp	d0, d1, [x22]
  410b04:	fmul	d0, d0, d13
  410b08:	fmul	d1, d1, d13
  410b0c:	fsub	d0, d8, d0
  410b10:	fsub	d1, d8, d1
  410b14:	bl	40ad74 <sqrt@plt+0x9094>
  410b18:	add	x1, sp, #0x20
  410b1c:	mov	x0, x21
  410b20:	bl	40ae18 <sqrt@plt+0x9138>
  410b24:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  410b28:	stp	d0, d1, [sp, #48]
  410b2c:	ldr	d10, [x8, #3280]
  410b30:	ldr	d3, [x20, #8]
  410b34:	add	x1, sp, #0x30
  410b38:	sub	x2, x29, #0x20
  410b3c:	add	x3, x29, #0x8
  410b40:	mov	x0, x19
  410b44:	mov	v0.16b, v8.16b
  410b48:	mov	v1.16b, v12.16b
  410b4c:	mov	v2.16b, v10.16b
  410b50:	mov	v4.16b, v9.16b
  410b54:	bl	411668 <sqrt@plt+0xf988>
  410b58:	ldp	d0, d1, [x22]
  410b5c:	add	x0, sp, #0x20
  410b60:	fmul	d0, d0, d13
  410b64:	fsub	d0, d8, d0
  410b68:	fmul	d1, d1, d14
  410b6c:	bl	40ad74 <sqrt@plt+0x9094>
  410b70:	add	x1, sp, #0x20
  410b74:	mov	x0, x21
  410b78:	bl	40ae18 <sqrt@plt+0x9138>
  410b7c:	stp	d0, d1, [sp, #48]
  410b80:	ldp	d0, d1, [x22]
  410b84:	mov	x0, sp
  410b88:	fmul	d0, d0, d13
  410b8c:	fsub	d0, d0, d8
  410b90:	fmul	d1, d1, d14
  410b94:	bl	40ad74 <sqrt@plt+0x9094>
  410b98:	mov	x1, sp
  410b9c:	mov	x0, x21
  410ba0:	bl	40ae18 <sqrt@plt+0x9138>
  410ba4:	stp	d0, d1, [sp, #16]
  410ba8:	ldr	d0, [x20, #8]
  410bac:	add	x1, sp, #0x30
  410bb0:	add	x2, sp, #0x10
  410bb4:	sub	x3, x29, #0x20
  410bb8:	add	x4, x29, #0x8
  410bbc:	mov	x0, x19
  410bc0:	mov	v1.16b, v9.16b
  410bc4:	bl	411788 <sqrt@plt+0xfaa8>
  410bc8:	ldp	d0, d1, [x22]
  410bcc:	add	x0, sp, #0x20
  410bd0:	fmul	d0, d0, d13
  410bd4:	fmul	d1, d1, d13
  410bd8:	fsub	d0, d0, d8
  410bdc:	fsub	d1, d8, d1
  410be0:	bl	40ad74 <sqrt@plt+0x9094>
  410be4:	add	x1, sp, #0x20
  410be8:	mov	x0, x21
  410bec:	bl	40ae18 <sqrt@plt+0x9138>
  410bf0:	stp	d0, d1, [sp, #48]
  410bf4:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  410bf8:	ldr	d3, [x20, #8]
  410bfc:	ldr	d2, [x8, #3288]
  410c00:	add	x1, sp, #0x30
  410c04:	sub	x2, x29, #0x20
  410c08:	add	x3, x29, #0x8
  410c0c:	mov	x0, x19
  410c10:	mov	v0.16b, v8.16b
  410c14:	mov	v1.16b, v10.16b
  410c18:	mov	v4.16b, v9.16b
  410c1c:	bl	411668 <sqrt@plt+0xf988>
  410c20:	ldp	x20, x19, [sp, #192]
  410c24:	ldp	x22, x21, [sp, #176]
  410c28:	ldp	x29, x30, [sp, #160]
  410c2c:	ldp	d9, d8, [sp, #144]
  410c30:	ldp	d11, d10, [sp, #128]
  410c34:	ldp	d13, d12, [sp, #112]
  410c38:	ldr	d14, [sp, #96]
  410c3c:	add	sp, sp, #0xd0
  410c40:	ret
  410c44:	sub	sp, sp, #0xd0
  410c48:	stp	d15, d14, [sp, #96]
  410c4c:	stp	d13, d12, [sp, #112]
  410c50:	stp	d11, d10, [sp, #128]
  410c54:	stp	d9, d8, [sp, #144]
  410c58:	stp	x29, x30, [sp, #160]
  410c5c:	str	x21, [sp, #176]
  410c60:	stp	x20, x19, [sp, #192]
  410c64:	add	x29, sp, #0x60
  410c68:	ldr	x8, [x3, #16]
  410c6c:	mov	v8.16b, v0.16b
  410c70:	ldr	q0, [x3]
  410c74:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x5a6c>
  410c78:	stur	x8, [x29, #-16]
  410c7c:	mov	w8, #0x1                   	// #1
  410c80:	ldr	d2, [x9, #3248]
  410c84:	stur	q0, [x29, #-32]
  410c88:	stur	w8, [x29, #-32]
  410c8c:	ldr	d0, [x2]
  410c90:	ldr	d1, [x3, #8]
  410c94:	fmul	d3, d8, d2
  410c98:	fmov	d13, #5.000000000000000000e-01
  410c9c:	fadd	d2, d3, d0
  410ca0:	fdiv	d4, d2, d1
  410ca4:	fadd	d4, d4, d13
  410ca8:	mov	x21, x2
  410cac:	mov	x20, x1
  410cb0:	mov	x19, x0
  410cb4:	fcvtzs	w8, d4
  410cb8:	mov	v9.16b, v1.16b
  410cbc:	cbz	w8, 410cc8 <sqrt@plt+0xefe8>
  410cc0:	scvtf	d4, w8
  410cc4:	fdiv	d9, d2, d4
  410cc8:	ldr	d2, [x21, #8]
  410ccc:	mov	v10.16b, v1.16b
  410cd0:	fadd	d3, d3, d2
  410cd4:	fdiv	d4, d3, d1
  410cd8:	fadd	d4, d4, d13
  410cdc:	fcvtzs	w8, d4
  410ce0:	cbz	w8, 410cec <sqrt@plt+0xf00c>
  410ce4:	scvtf	d4, w8
  410ce8:	fdiv	d10, d3, d4
  410cec:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  410cf0:	fmov	d3, x8
  410cf4:	fmul	d0, d0, d13
  410cf8:	fmul	d2, d2, d13
  410cfc:	fmul	d3, d8, d3
  410d00:	fsub	d0, d0, d8
  410d04:	fdiv	d14, d1, d3
  410d08:	fsub	d1, d8, d2
  410d0c:	add	x0, sp, #0x20
  410d10:	str	xzr, [x29, #88]
  410d14:	bl	40ad74 <sqrt@plt+0x9094>
  410d18:	add	x1, sp, #0x20
  410d1c:	mov	x0, x20
  410d20:	bl	40ae18 <sqrt@plt+0x9138>
  410d24:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  410d28:	stp	d0, d1, [sp, #48]
  410d2c:	ldr	d1, [x8, #3256]
  410d30:	add	x1, sp, #0x30
  410d34:	fmov	d2, xzr
  410d38:	sub	x2, x29, #0x20
  410d3c:	add	x3, x29, #0x58
  410d40:	mov	x0, x19
  410d44:	mov	v0.16b, v8.16b
  410d48:	mov	v3.16b, v10.16b
  410d4c:	bl	41191c <sqrt@plt+0xfc3c>
  410d50:	ldp	d0, d1, [x21]
  410d54:	add	x0, sp, #0x20
  410d58:	fmul	d1, d1, d13
  410d5c:	fmul	d0, d0, d13
  410d60:	fsub	d1, d8, d1
  410d64:	bl	40ad74 <sqrt@plt+0x9094>
  410d68:	add	x1, sp, #0x20
  410d6c:	mov	x0, x20
  410d70:	bl	40ae18 <sqrt@plt+0x9138>
  410d74:	stp	d0, d1, [sp, #48]
  410d78:	ldp	d0, d1, [x21]
  410d7c:	mov	x0, sp
  410d80:	fmul	d1, d1, d13
  410d84:	fmul	d0, d0, d13
  410d88:	fsub	d1, d1, d8
  410d8c:	bl	40ad74 <sqrt@plt+0x9094>
  410d90:	mov	x1, sp
  410d94:	mov	x0, x20
  410d98:	bl	40ae18 <sqrt@plt+0x9138>
  410d9c:	stp	d0, d1, [sp, #16]
  410da0:	add	x1, sp, #0x30
  410da4:	add	x2, sp, #0x10
  410da8:	sub	x3, x29, #0x20
  410dac:	add	x4, x29, #0x58
  410db0:	mov	x0, x19
  410db4:	mov	v0.16b, v10.16b
  410db8:	bl	411a24 <sqrt@plt+0xfd44>
  410dbc:	ldp	d0, d1, [x21]
  410dc0:	add	x0, sp, #0x20
  410dc4:	fmul	d0, d0, d13
  410dc8:	fmul	d1, d1, d13
  410dcc:	fsub	d0, d0, d8
  410dd0:	fsub	d1, d1, d8
  410dd4:	bl	40ad74 <sqrt@plt+0x9094>
  410dd8:	add	x1, sp, #0x20
  410ddc:	mov	x0, x20
  410de0:	bl	40ae18 <sqrt@plt+0x9138>
  410de4:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  410de8:	ldr	d12, [x8, #3216]
  410dec:	stp	d0, d1, [sp, #48]
  410df0:	add	x1, sp, #0x30
  410df4:	fmov	d1, xzr
  410df8:	fsub	d2, d12, d14
  410dfc:	sub	x2, x29, #0x20
  410e00:	add	x3, x29, #0x58
  410e04:	mov	x0, x19
  410e08:	mov	v0.16b, v8.16b
  410e0c:	mov	v3.16b, v10.16b
  410e10:	bl	41191c <sqrt@plt+0xfc3c>
  410e14:	str	xzr, [x29, #88]
  410e18:	ldp	d0, d1, [x21]
  410e1c:	add	x0, sp, #0x20
  410e20:	fmul	d0, d0, d13
  410e24:	fmul	d1, d1, d13
  410e28:	fsub	d0, d0, d8
  410e2c:	fsub	d1, d1, d8
  410e30:	bl	40ad74 <sqrt@plt+0x9094>
  410e34:	add	x1, sp, #0x20
  410e38:	mov	x0, x20
  410e3c:	bl	40ae18 <sqrt@plt+0x9138>
  410e40:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  410e44:	ldr	d11, [x8, #2416]
  410e48:	stp	d0, d1, [sp, #48]
  410e4c:	add	x1, sp, #0x30
  410e50:	sub	x2, x29, #0x20
  410e54:	add	x3, x29, #0x58
  410e58:	mov	x0, x19
  410e5c:	mov	v0.16b, v8.16b
  410e60:	mov	v1.16b, v12.16b
  410e64:	mov	v2.16b, v11.16b
  410e68:	mov	v3.16b, v9.16b
  410e6c:	bl	41191c <sqrt@plt+0xfc3c>
  410e70:	ldp	d0, d1, [x21]
  410e74:	add	x0, sp, #0x20
  410e78:	fmul	d0, d0, d13
  410e7c:	fsub	d0, d0, d8
  410e80:	fmul	d1, d1, d13
  410e84:	bl	40ad74 <sqrt@plt+0x9094>
  410e88:	add	x1, sp, #0x20
  410e8c:	mov	x0, x20
  410e90:	bl	40ae18 <sqrt@plt+0x9138>
  410e94:	stp	d0, d1, [sp, #48]
  410e98:	ldp	d0, d1, [x21]
  410e9c:	mov	x0, sp
  410ea0:	fmul	d0, d0, d13
  410ea4:	fsub	d0, d8, d0
  410ea8:	fmul	d1, d1, d13
  410eac:	bl	40ad74 <sqrt@plt+0x9094>
  410eb0:	mov	x1, sp
  410eb4:	mov	x0, x20
  410eb8:	bl	40ae18 <sqrt@plt+0x9138>
  410ebc:	stp	d0, d1, [sp, #16]
  410ec0:	add	x1, sp, #0x30
  410ec4:	add	x2, sp, #0x10
  410ec8:	sub	x3, x29, #0x20
  410ecc:	add	x4, x29, #0x58
  410ed0:	mov	x0, x19
  410ed4:	mov	v0.16b, v9.16b
  410ed8:	bl	411a24 <sqrt@plt+0xfd44>
  410edc:	ldp	d0, d1, [x21]
  410ee0:	add	x0, sp, #0x20
  410ee4:	fmul	d0, d0, d13
  410ee8:	fmul	d1, d1, d13
  410eec:	fsub	d0, d8, d0
  410ef0:	fsub	d1, d1, d8
  410ef4:	bl	40ad74 <sqrt@plt+0x9094>
  410ef8:	add	x1, sp, #0x20
  410efc:	mov	x0, x20
  410f00:	bl	40ae18 <sqrt@plt+0x9138>
  410f04:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  410f08:	ldr	d12, [x8, #3264]
  410f0c:	stp	d0, d1, [sp, #48]
  410f10:	add	x1, sp, #0x30
  410f14:	sub	x2, x29, #0x20
  410f18:	fsub	d2, d12, d14
  410f1c:	add	x3, x29, #0x58
  410f20:	mov	x0, x19
  410f24:	mov	v0.16b, v8.16b
  410f28:	mov	v1.16b, v11.16b
  410f2c:	mov	v3.16b, v9.16b
  410f30:	bl	41191c <sqrt@plt+0xfc3c>
  410f34:	str	xzr, [x29, #88]
  410f38:	ldp	d0, d1, [x21]
  410f3c:	add	x0, sp, #0x20
  410f40:	fmul	d0, d0, d13
  410f44:	fmul	d1, d1, d13
  410f48:	fsub	d0, d8, d0
  410f4c:	fsub	d1, d1, d8
  410f50:	bl	40ad74 <sqrt@plt+0x9094>
  410f54:	add	x1, sp, #0x20
  410f58:	mov	x0, x20
  410f5c:	bl	40ae18 <sqrt@plt+0x9138>
  410f60:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  410f64:	ldr	d11, [x8, #3224]
  410f68:	stp	d0, d1, [sp, #48]
  410f6c:	add	x1, sp, #0x30
  410f70:	sub	x2, x29, #0x20
  410f74:	add	x3, x29, #0x58
  410f78:	mov	x0, x19
  410f7c:	mov	v0.16b, v8.16b
  410f80:	mov	v1.16b, v12.16b
  410f84:	mov	v2.16b, v11.16b
  410f88:	mov	v3.16b, v10.16b
  410f8c:	bl	41191c <sqrt@plt+0xfc3c>
  410f90:	ldp	d0, d1, [x21]
  410f94:	fmov	d15, #-5.000000000000000000e-01
  410f98:	add	x0, sp, #0x20
  410f9c:	fmul	d1, d1, d13
  410fa0:	fmul	d0, d0, d15
  410fa4:	fsub	d1, d1, d8
  410fa8:	bl	40ad74 <sqrt@plt+0x9094>
  410fac:	add	x1, sp, #0x20
  410fb0:	mov	x0, x20
  410fb4:	bl	40ae18 <sqrt@plt+0x9138>
  410fb8:	stp	d0, d1, [sp, #48]
  410fbc:	ldp	d0, d1, [x21]
  410fc0:	mov	x0, sp
  410fc4:	fmul	d1, d1, d13
  410fc8:	fmul	d0, d0, d15
  410fcc:	fsub	d1, d8, d1
  410fd0:	bl	40ad74 <sqrt@plt+0x9094>
  410fd4:	mov	x1, sp
  410fd8:	mov	x0, x20
  410fdc:	bl	40ae18 <sqrt@plt+0x9138>
  410fe0:	stp	d0, d1, [sp, #16]
  410fe4:	add	x1, sp, #0x30
  410fe8:	add	x2, sp, #0x10
  410fec:	sub	x3, x29, #0x20
  410ff0:	add	x4, x29, #0x58
  410ff4:	mov	x0, x19
  410ff8:	mov	v0.16b, v10.16b
  410ffc:	bl	411a24 <sqrt@plt+0xfd44>
  411000:	ldp	d0, d1, [x21]
  411004:	add	x0, sp, #0x20
  411008:	fmul	d0, d0, d13
  41100c:	fmul	d1, d1, d13
  411010:	fsub	d0, d8, d0
  411014:	fsub	d1, d8, d1
  411018:	bl	40ad74 <sqrt@plt+0x9094>
  41101c:	add	x1, sp, #0x20
  411020:	mov	x0, x20
  411024:	bl	40ae18 <sqrt@plt+0x9138>
  411028:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  41102c:	ldr	d12, [x8, #3272]
  411030:	stp	d0, d1, [sp, #48]
  411034:	add	x1, sp, #0x30
  411038:	sub	x2, x29, #0x20
  41103c:	fsub	d2, d12, d14
  411040:	add	x3, x29, #0x58
  411044:	mov	x0, x19
  411048:	mov	v0.16b, v8.16b
  41104c:	mov	v1.16b, v11.16b
  411050:	mov	v3.16b, v10.16b
  411054:	bl	41191c <sqrt@plt+0xfc3c>
  411058:	str	xzr, [x29, #88]
  41105c:	ldp	d0, d1, [x21]
  411060:	add	x0, sp, #0x20
  411064:	fmul	d0, d0, d13
  411068:	fmul	d1, d1, d13
  41106c:	fsub	d0, d8, d0
  411070:	fsub	d1, d8, d1
  411074:	bl	40ad74 <sqrt@plt+0x9094>
  411078:	add	x1, sp, #0x20
  41107c:	mov	x0, x20
  411080:	bl	40ae18 <sqrt@plt+0x9138>
  411084:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  411088:	ldr	d10, [x8, #3280]
  41108c:	stp	d0, d1, [sp, #48]
  411090:	add	x1, sp, #0x30
  411094:	sub	x2, x29, #0x20
  411098:	add	x3, x29, #0x58
  41109c:	mov	x0, x19
  4110a0:	mov	v0.16b, v8.16b
  4110a4:	mov	v1.16b, v12.16b
  4110a8:	mov	v2.16b, v10.16b
  4110ac:	mov	v3.16b, v9.16b
  4110b0:	bl	41191c <sqrt@plt+0xfc3c>
  4110b4:	ldp	d0, d1, [x21]
  4110b8:	add	x0, sp, #0x20
  4110bc:	fmul	d0, d0, d13
  4110c0:	fsub	d0, d8, d0
  4110c4:	fmul	d1, d1, d15
  4110c8:	bl	40ad74 <sqrt@plt+0x9094>
  4110cc:	add	x1, sp, #0x20
  4110d0:	mov	x0, x20
  4110d4:	bl	40ae18 <sqrt@plt+0x9138>
  4110d8:	stp	d0, d1, [sp, #48]
  4110dc:	ldp	d0, d1, [x21]
  4110e0:	mov	x0, sp
  4110e4:	fmul	d0, d0, d13
  4110e8:	fsub	d0, d0, d8
  4110ec:	fmul	d1, d1, d15
  4110f0:	bl	40ad74 <sqrt@plt+0x9094>
  4110f4:	mov	x1, sp
  4110f8:	mov	x0, x20
  4110fc:	bl	40ae18 <sqrt@plt+0x9138>
  411100:	stp	d0, d1, [sp, #16]
  411104:	add	x1, sp, #0x30
  411108:	add	x2, sp, #0x10
  41110c:	sub	x3, x29, #0x20
  411110:	add	x4, x29, #0x58
  411114:	mov	x0, x19
  411118:	mov	v0.16b, v9.16b
  41111c:	bl	411a24 <sqrt@plt+0xfd44>
  411120:	ldp	d0, d1, [x21]
  411124:	add	x0, sp, #0x20
  411128:	fmul	d0, d0, d13
  41112c:	fmul	d1, d1, d13
  411130:	fsub	d0, d0, d8
  411134:	fsub	d1, d8, d1
  411138:	bl	40ad74 <sqrt@plt+0x9094>
  41113c:	add	x1, sp, #0x20
  411140:	mov	x0, x20
  411144:	bl	40ae18 <sqrt@plt+0x9138>
  411148:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  41114c:	ldr	d2, [x8, #3288]
  411150:	stp	d0, d1, [sp, #48]
  411154:	add	x1, sp, #0x30
  411158:	sub	x2, x29, #0x20
  41115c:	fsub	d2, d2, d14
  411160:	add	x3, x29, #0x58
  411164:	mov	x0, x19
  411168:	mov	v0.16b, v8.16b
  41116c:	mov	v1.16b, v10.16b
  411170:	mov	v3.16b, v9.16b
  411174:	bl	41191c <sqrt@plt+0xfc3c>
  411178:	ldp	x20, x19, [sp, #192]
  41117c:	ldr	x21, [sp, #176]
  411180:	ldp	x29, x30, [sp, #160]
  411184:	ldp	d9, d8, [sp, #144]
  411188:	ldp	d11, d10, [sp, #128]
  41118c:	ldp	d13, d12, [sp, #112]
  411190:	ldp	d15, d14, [sp, #96]
  411194:	add	sp, sp, #0xd0
  411198:	ret
  41119c:	sub	sp, sp, #0xd0
  4111a0:	str	d12, [sp, #112]
  4111a4:	stp	d11, d10, [sp, #128]
  4111a8:	stp	d9, d8, [sp, #144]
  4111ac:	stp	x29, x30, [sp, #160]
  4111b0:	stp	x22, x21, [sp, #176]
  4111b4:	stp	x20, x19, [sp, #192]
  4111b8:	add	x29, sp, #0x70
  4111bc:	fmov	d9, #2.000000000000000000e+00
  4111c0:	mov	v8.16b, v0.16b
  4111c4:	mov	x20, x0
  4111c8:	mov	x0, x2
  4111cc:	mov	v0.16b, v9.16b
  4111d0:	mov	x19, x3
  4111d4:	mov	x22, x2
  4111d8:	mov	x21, x1
  4111dc:	bl	40ad14 <sqrt@plt+0x9034>
  4111e0:	sub	x1, x29, #0x20
  4111e4:	mov	x0, x21
  4111e8:	stp	d0, d1, [x29, #-32]
  4111ec:	bl	40ad00 <sqrt@plt+0x9020>
  4111f0:	stp	d0, d1, [x29, #-16]
  4111f4:	sub	x0, x29, #0x30
  4111f8:	fmov	d0, xzr
  4111fc:	mov	v1.16b, v8.16b
  411200:	bl	40ad74 <sqrt@plt+0x9094>
  411204:	sub	x0, x29, #0x10
  411208:	sub	x1, x29, #0x30
  41120c:	bl	40ae18 <sqrt@plt+0x9138>
  411210:	stp	d0, d1, [x29, #-32]
  411214:	add	x0, sp, #0x20
  411218:	mov	v0.16b, v8.16b
  41121c:	mov	v1.16b, v8.16b
  411220:	bl	40ad74 <sqrt@plt+0x9094>
  411224:	sub	x0, x29, #0x10
  411228:	add	x1, sp, #0x20
  41122c:	bl	40ae18 <sqrt@plt+0x9138>
  411230:	stp	d0, d1, [sp, #48]
  411234:	mov	x0, sp
  411238:	fmov	d1, xzr
  41123c:	mov	v0.16b, v8.16b
  411240:	bl	40ad74 <sqrt@plt+0x9094>
  411244:	sub	x0, x29, #0x10
  411248:	mov	x1, sp
  41124c:	bl	40ae18 <sqrt@plt+0x9138>
  411250:	stp	d0, d1, [sp, #16]
  411254:	ldr	x8, [x20]
  411258:	sub	x1, x29, #0x20
  41125c:	add	x2, sp, #0x30
  411260:	add	x3, sp, #0x10
  411264:	ldr	x8, [x8, #72]
  411268:	mov	x0, x20
  41126c:	mov	x4, x19
  411270:	blr	x8
  411274:	ldp	d0, d1, [x22]
  411278:	fmov	d11, #-5.000000000000000000e-01
  41127c:	fmov	d12, #5.000000000000000000e-01
  411280:	sub	x0, x29, #0x20
  411284:	fmul	d0, d0, d11
  411288:	fmul	d1, d1, d12
  41128c:	bl	40ad74 <sqrt@plt+0x9094>
  411290:	sub	x1, x29, #0x20
  411294:	mov	x0, x21
  411298:	bl	40ae18 <sqrt@plt+0x9138>
  41129c:	stp	d0, d1, [x29, #-16]
  4112a0:	sub	x0, x29, #0x30
  4112a4:	fmov	d1, xzr
  4112a8:	mov	v0.16b, v8.16b
  4112ac:	bl	40ad74 <sqrt@plt+0x9094>
  4112b0:	sub	x0, x29, #0x10
  4112b4:	sub	x1, x29, #0x30
  4112b8:	bl	40ae18 <sqrt@plt+0x9138>
  4112bc:	fneg	d10, d8
  4112c0:	stp	d0, d1, [x29, #-32]
  4112c4:	add	x0, sp, #0x20
  4112c8:	mov	v0.16b, v8.16b
  4112cc:	mov	v1.16b, v10.16b
  4112d0:	bl	40ad74 <sqrt@plt+0x9094>
  4112d4:	sub	x0, x29, #0x10
  4112d8:	add	x1, sp, #0x20
  4112dc:	bl	40ae18 <sqrt@plt+0x9138>
  4112e0:	stp	d0, d1, [sp, #48]
  4112e4:	mov	x0, sp
  4112e8:	fmov	d0, xzr
  4112ec:	mov	v1.16b, v10.16b
  4112f0:	bl	40ad74 <sqrt@plt+0x9094>
  4112f4:	sub	x0, x29, #0x10
  4112f8:	mov	x1, sp
  4112fc:	bl	40ae18 <sqrt@plt+0x9138>
  411300:	stp	d0, d1, [sp, #16]
  411304:	ldr	x8, [x20]
  411308:	sub	x1, x29, #0x20
  41130c:	add	x2, sp, #0x30
  411310:	add	x3, sp, #0x10
  411314:	ldr	x8, [x8, #72]
  411318:	mov	x0, x20
  41131c:	mov	x4, x19
  411320:	blr	x8
  411324:	mov	x0, x22
  411328:	mov	v0.16b, v9.16b
  41132c:	bl	40ad14 <sqrt@plt+0x9034>
  411330:	sub	x1, x29, #0x20
  411334:	mov	x0, x21
  411338:	stp	d0, d1, [x29, #-32]
  41133c:	bl	40ae18 <sqrt@plt+0x9138>
  411340:	stp	d0, d1, [x29, #-16]
  411344:	sub	x0, x29, #0x30
  411348:	fmov	d0, xzr
  41134c:	mov	v1.16b, v10.16b
  411350:	bl	40ad74 <sqrt@plt+0x9094>
  411354:	sub	x0, x29, #0x10
  411358:	sub	x1, x29, #0x30
  41135c:	bl	40ae18 <sqrt@plt+0x9138>
  411360:	stp	d0, d1, [x29, #-32]
  411364:	add	x0, sp, #0x20
  411368:	mov	v0.16b, v10.16b
  41136c:	mov	v1.16b, v10.16b
  411370:	bl	40ad74 <sqrt@plt+0x9094>
  411374:	sub	x0, x29, #0x10
  411378:	add	x1, sp, #0x20
  41137c:	bl	40ae18 <sqrt@plt+0x9138>
  411380:	stp	d0, d1, [sp, #48]
  411384:	mov	x0, sp
  411388:	fmov	d1, xzr
  41138c:	mov	v0.16b, v10.16b
  411390:	bl	40ad74 <sqrt@plt+0x9094>
  411394:	sub	x0, x29, #0x10
  411398:	mov	x1, sp
  41139c:	bl	40ae18 <sqrt@plt+0x9138>
  4113a0:	stp	d0, d1, [sp, #16]
  4113a4:	ldr	x8, [x20]
  4113a8:	sub	x1, x29, #0x20
  4113ac:	add	x2, sp, #0x30
  4113b0:	add	x3, sp, #0x10
  4113b4:	ldr	x8, [x8, #72]
  4113b8:	mov	x0, x20
  4113bc:	mov	x4, x19
  4113c0:	blr	x8
  4113c4:	ldp	d0, d1, [x22]
  4113c8:	sub	x0, x29, #0x20
  4113cc:	fmul	d0, d0, d12
  4113d0:	fmul	d1, d1, d11
  4113d4:	bl	40ad74 <sqrt@plt+0x9094>
  4113d8:	sub	x1, x29, #0x20
  4113dc:	mov	x0, x21
  4113e0:	bl	40ae18 <sqrt@plt+0x9138>
  4113e4:	stp	d0, d1, [x29, #-16]
  4113e8:	sub	x0, x29, #0x30
  4113ec:	fmov	d1, xzr
  4113f0:	mov	v0.16b, v10.16b
  4113f4:	bl	40ad74 <sqrt@plt+0x9094>
  4113f8:	sub	x0, x29, #0x10
  4113fc:	sub	x1, x29, #0x30
  411400:	bl	40ae18 <sqrt@plt+0x9138>
  411404:	stp	d0, d1, [x29, #-32]
  411408:	add	x0, sp, #0x20
  41140c:	mov	v0.16b, v10.16b
  411410:	mov	v1.16b, v8.16b
  411414:	bl	40ad74 <sqrt@plt+0x9094>
  411418:	sub	x0, x29, #0x10
  41141c:	add	x1, sp, #0x20
  411420:	bl	40ae18 <sqrt@plt+0x9138>
  411424:	stp	d0, d1, [sp, #48]
  411428:	mov	x0, sp
  41142c:	fmov	d0, xzr
  411430:	mov	v1.16b, v8.16b
  411434:	bl	40ad74 <sqrt@plt+0x9094>
  411438:	sub	x0, x29, #0x10
  41143c:	mov	x1, sp
  411440:	bl	40ae18 <sqrt@plt+0x9138>
  411444:	stp	d0, d1, [sp, #16]
  411448:	ldr	x8, [x20]
  41144c:	sub	x1, x29, #0x20
  411450:	add	x2, sp, #0x30
  411454:	add	x3, sp, #0x10
  411458:	ldr	x8, [x8, #72]
  41145c:	mov	x0, x20
  411460:	mov	x4, x19
  411464:	blr	x8
  411468:	sub	x0, x29, #0x20
  41146c:	bl	40ad6c <sqrt@plt+0x908c>
  411470:	ldp	d0, d1, [x22]
  411474:	sub	x0, x29, #0x30
  411478:	fmul	d1, d1, d12
  41147c:	fmul	d0, d0, d11
  411480:	fsub	d1, d1, d8
  411484:	bl	40ad74 <sqrt@plt+0x9094>
  411488:	sub	x1, x29, #0x30
  41148c:	mov	x0, x21
  411490:	bl	40ae18 <sqrt@plt+0x9138>
  411494:	stp	d0, d1, [x29, #-32]
  411498:	mov	x0, x22
  41149c:	mov	v0.16b, v9.16b
  4114a0:	bl	40ad14 <sqrt@plt+0x9034>
  4114a4:	add	x1, sp, #0x20
  4114a8:	mov	x0, x21
  4114ac:	stp	d0, d1, [sp, #32]
  4114b0:	bl	40ad00 <sqrt@plt+0x9020>
  4114b4:	stp	d0, d1, [sp, #48]
  4114b8:	add	x0, sp, #0x10
  4114bc:	fmov	d0, xzr
  4114c0:	mov	v1.16b, v8.16b
  4114c4:	bl	40ad74 <sqrt@plt+0x9094>
  4114c8:	add	x0, sp, #0x30
  4114cc:	add	x1, sp, #0x10
  4114d0:	bl	40ae18 <sqrt@plt+0x9138>
  4114d4:	stp	d0, d1, [x29, #-48]
  4114d8:	ldr	x8, [x20]
  4114dc:	sub	x1, x29, #0x30
  4114e0:	sub	x2, x29, #0x20
  4114e4:	mov	w3, #0x1                   	// #1
  4114e8:	ldr	x8, [x8, #48]
  4114ec:	mov	x0, x20
  4114f0:	mov	x4, x19
  4114f4:	blr	x8
  4114f8:	ldp	d0, d1, [x22]
  4114fc:	sub	x0, x29, #0x30
  411500:	fmul	d0, d0, d12
  411504:	fsub	d0, d0, d8
  411508:	fmul	d1, d1, d12
  41150c:	bl	40ad74 <sqrt@plt+0x9094>
  411510:	sub	x1, x29, #0x30
  411514:	mov	x0, x21
  411518:	bl	40ae18 <sqrt@plt+0x9138>
  41151c:	stp	d0, d1, [x29, #-32]
  411520:	ldp	d0, d1, [x22]
  411524:	add	x0, sp, #0x30
  411528:	fmul	d0, d0, d12
  41152c:	fsub	d0, d8, d0
  411530:	fmul	d1, d1, d12
  411534:	bl	40ad74 <sqrt@plt+0x9094>
  411538:	add	x1, sp, #0x30
  41153c:	mov	x0, x21
  411540:	bl	40ae18 <sqrt@plt+0x9138>
  411544:	stp	d0, d1, [x29, #-48]
  411548:	ldr	x8, [x20]
  41154c:	sub	x1, x29, #0x30
  411550:	sub	x2, x29, #0x20
  411554:	mov	w3, #0x1                   	// #1
  411558:	ldr	x8, [x8, #48]
  41155c:	mov	x0, x20
  411560:	mov	x4, x19
  411564:	blr	x8
  411568:	ldp	d0, d1, [x22]
  41156c:	sub	x0, x29, #0x30
  411570:	fmul	d1, d1, d12
  411574:	fmul	d0, d0, d12
  411578:	fsub	d1, d8, d1
  41157c:	bl	40ad74 <sqrt@plt+0x9094>
  411580:	sub	x1, x29, #0x30
  411584:	mov	x0, x21
  411588:	bl	40ae18 <sqrt@plt+0x9138>
  41158c:	stp	d0, d1, [x29, #-32]
  411590:	ldp	d0, d1, [x22]
  411594:	add	x0, sp, #0x30
  411598:	fmul	d1, d1, d12
  41159c:	fmul	d0, d0, d12
  4115a0:	fsub	d1, d1, d8
  4115a4:	bl	40ad74 <sqrt@plt+0x9094>
  4115a8:	add	x1, sp, #0x30
  4115ac:	mov	x0, x21
  4115b0:	bl	40ae18 <sqrt@plt+0x9138>
  4115b4:	stp	d0, d1, [x29, #-48]
  4115b8:	ldr	x8, [x20]
  4115bc:	sub	x1, x29, #0x30
  4115c0:	sub	x2, x29, #0x20
  4115c4:	mov	w3, #0x1                   	// #1
  4115c8:	ldr	x8, [x8, #48]
  4115cc:	mov	x0, x20
  4115d0:	mov	x4, x19
  4115d4:	blr	x8
  4115d8:	ldp	d0, d1, [x22]
  4115dc:	sub	x0, x29, #0x30
  4115e0:	fmul	d0, d0, d12
  4115e4:	fsub	d0, d8, d0
  4115e8:	fmul	d1, d1, d11
  4115ec:	bl	40ad74 <sqrt@plt+0x9094>
  4115f0:	sub	x1, x29, #0x30
  4115f4:	mov	x0, x21
  4115f8:	bl	40ae18 <sqrt@plt+0x9138>
  4115fc:	stp	d0, d1, [x29, #-32]
  411600:	ldp	d0, d1, [x22]
  411604:	add	x0, sp, #0x30
  411608:	fmul	d0, d0, d12
  41160c:	fsub	d0, d0, d8
  411610:	fmul	d1, d1, d11
  411614:	bl	40ad74 <sqrt@plt+0x9094>
  411618:	add	x1, sp, #0x30
  41161c:	mov	x0, x21
  411620:	bl	40ae18 <sqrt@plt+0x9138>
  411624:	stp	d0, d1, [x29, #-48]
  411628:	ldr	x8, [x20]
  41162c:	sub	x1, x29, #0x30
  411630:	sub	x2, x29, #0x20
  411634:	mov	w3, #0x1                   	// #1
  411638:	ldr	x8, [x8, #48]
  41163c:	mov	x0, x20
  411640:	mov	x4, x19
  411644:	blr	x8
  411648:	ldp	x20, x19, [sp, #192]
  41164c:	ldp	x22, x21, [sp, #176]
  411650:	ldp	x29, x30, [sp, #160]
  411654:	ldp	d9, d8, [sp, #144]
  411658:	ldp	d11, d10, [sp, #128]
  41165c:	ldr	d12, [sp, #112]
  411660:	add	sp, sp, #0xd0
  411664:	ret
  411668:	stp	d15, d14, [sp, #-112]!
  41166c:	stp	d13, d12, [sp, #16]
  411670:	stp	d11, d10, [sp, #32]
  411674:	stp	d9, d8, [sp, #48]
  411678:	stp	x29, x30, [sp, #64]
  41167c:	stp	x22, x21, [sp, #80]
  411680:	stp	x20, x19, [sp, #96]
  411684:	mov	x29, sp
  411688:	mov	v9.16b, v0.16b
  41168c:	ldr	d0, [x3]
  411690:	mov	v11.16b, v1.16b
  411694:	fsub	d1, d2, d1
  411698:	mov	x19, x3
  41169c:	mov	v10.16b, v3.16b
  4116a0:	mov	x20, x2
  4116a4:	mov	v8.16b, v2.16b
  4116a8:	mov	x21, x1
  4116ac:	mov	x22, x0
  4116b0:	fmul	d12, d1, d9
  4116b4:	fadd	d13, d3, d4
  4116b8:	fmov	d14, xzr
  4116bc:	fcmp	d0, d10
  4116c0:	b.ge	411710 <sqrt@plt+0xfa30>  // b.tcont
  4116c4:	fsub	d0, d10, d0
  4116c8:	fadd	d15, d14, d0
  4116cc:	fdiv	d0, d14, d9
  4116d0:	fcmp	d15, d12
  4116d4:	fadd	d1, d0, d11
  4116d8:	b.gt	411738 <sqrt@plt+0xfa58>
  4116dc:	ldr	x8, [x22]
  4116e0:	fdiv	d0, d15, d9
  4116e4:	fadd	d2, d0, d11
  4116e8:	mov	x0, x22
  4116ec:	ldr	x8, [x8, #176]
  4116f0:	mov	x1, x21
  4116f4:	mov	v0.16b, v9.16b
  4116f8:	mov	x2, x20
  4116fc:	blr	x8
  411700:	str	d10, [x19]
  411704:	mov	v0.16b, v10.16b
  411708:	mov	v14.16b, v15.16b
  41170c:	b	4116bc <sqrt@plt+0xf9dc>
  411710:	fsub	d1, d13, d0
  411714:	fsub	d2, d12, d14
  411718:	fadd	d14, d14, d1
  41171c:	fadd	d1, d0, d2
  411720:	fcmp	d14, d12
  411724:	fmov	d0, xzr
  411728:	fcsel	d1, d1, d0, gt
  41172c:	str	d1, [x19]
  411730:	b.le	4116bc <sqrt@plt+0xf9dc>
  411734:	b	411768 <sqrt@plt+0xfa88>
  411738:	ldr	x8, [x22]
  41173c:	mov	x0, x22
  411740:	mov	x1, x21
  411744:	mov	v0.16b, v9.16b
  411748:	ldr	x8, [x8, #176]
  41174c:	mov	v2.16b, v8.16b
  411750:	mov	x2, x20
  411754:	blr	x8
  411758:	ldr	d0, [x19]
  41175c:	fsub	d1, d12, d14
  411760:	fadd	d0, d1, d0
  411764:	str	d0, [x19]
  411768:	ldp	x20, x19, [sp, #96]
  41176c:	ldp	x22, x21, [sp, #80]
  411770:	ldp	x29, x30, [sp, #64]
  411774:	ldp	d9, d8, [sp, #48]
  411778:	ldp	d11, d10, [sp, #32]
  41177c:	ldp	d13, d12, [sp, #16]
  411780:	ldp	d15, d14, [sp], #112
  411784:	ret
  411788:	sub	sp, sp, #0xb0
  41178c:	stp	d13, d12, [sp, #64]
  411790:	stp	d11, d10, [sp, #80]
  411794:	stp	d9, d8, [sp, #96]
  411798:	stp	x29, x30, [sp, #112]
  41179c:	str	x23, [sp, #128]
  4117a0:	stp	x22, x21, [sp, #144]
  4117a4:	stp	x20, x19, [sp, #160]
  4117a8:	add	x29, sp, #0x40
  4117ac:	mov	x22, x0
  4117b0:	mov	x0, x2
  4117b4:	mov	x19, x4
  4117b8:	mov	v10.16b, v1.16b
  4117bc:	mov	v9.16b, v0.16b
  4117c0:	mov	x20, x3
  4117c4:	mov	x21, x2
  4117c8:	mov	x23, x1
  4117cc:	bl	40ad00 <sqrt@plt+0x9020>
  4117d0:	sub	x0, x29, #0x10
  4117d4:	stp	d0, d1, [x29, #-16]
  4117d8:	bl	40ae54 <sqrt@plt+0x9174>
  4117dc:	fcmp	d0, #0.0
  4117e0:	b.eq	4118f8 <sqrt@plt+0xfc18>  // b.none
  4117e4:	mov	v8.16b, v0.16b
  4117e8:	ldr	d0, [x19]
  4117ec:	fadd	d11, d9, d10
  4117f0:	fmov	d12, xzr
  4117f4:	fcmp	d0, d9
  4117f8:	b.ge	411880 <sqrt@plt+0xfba0>  // b.tcont
  4117fc:	fsub	d0, d9, d0
  411800:	fadd	d13, d12, d0
  411804:	fcmp	d13, d8
  411808:	fdiv	d10, d12, d8
  41180c:	b.gt	4118a8 <sqrt@plt+0xfbc8>
  411810:	fdiv	d0, d13, d8
  411814:	sub	x0, x29, #0x10
  411818:	bl	40ae2c <sqrt@plt+0x914c>
  41181c:	add	x1, sp, #0x10
  411820:	mov	x0, x23
  411824:	stp	d0, d1, [sp, #16]
  411828:	bl	40ae18 <sqrt@plt+0x9138>
  41182c:	stp	d0, d1, [sp, #32]
  411830:	sub	x0, x29, #0x10
  411834:	mov	v0.16b, v10.16b
  411838:	bl	40ae2c <sqrt@plt+0x914c>
  41183c:	mov	x1, sp
  411840:	mov	x0, x23
  411844:	stp	d0, d1, [sp]
  411848:	bl	40ae18 <sqrt@plt+0x9138>
  41184c:	stp	d0, d1, [sp, #16]
  411850:	ldr	x8, [x22]
  411854:	add	x1, sp, #0x10
  411858:	add	x2, sp, #0x20
  41185c:	mov	w3, #0x1                   	// #1
  411860:	ldr	x8, [x8, #48]
  411864:	mov	x0, x22
  411868:	mov	x4, x20
  41186c:	blr	x8
  411870:	str	d9, [x19]
  411874:	mov	v0.16b, v9.16b
  411878:	mov	v12.16b, v13.16b
  41187c:	b	4117f4 <sqrt@plt+0xfb14>
  411880:	fsub	d1, d11, d0
  411884:	fsub	d2, d8, d12
  411888:	fadd	d12, d12, d1
  41188c:	fadd	d1, d0, d2
  411890:	fcmp	d12, d8
  411894:	fmov	d0, xzr
  411898:	fcsel	d1, d1, d0, gt
  41189c:	str	d1, [x19]
  4118a0:	b.le	4117f4 <sqrt@plt+0xfb14>
  4118a4:	b	4118f8 <sqrt@plt+0xfc18>
  4118a8:	sub	x0, x29, #0x10
  4118ac:	mov	v0.16b, v10.16b
  4118b0:	bl	40ae2c <sqrt@plt+0x914c>
  4118b4:	add	x1, sp, #0x10
  4118b8:	mov	x0, x23
  4118bc:	stp	d0, d1, [sp, #16]
  4118c0:	bl	40ae18 <sqrt@plt+0x9138>
  4118c4:	stp	d0, d1, [sp, #32]
  4118c8:	ldr	x8, [x22]
  4118cc:	add	x1, sp, #0x20
  4118d0:	mov	w3, #0x1                   	// #1
  4118d4:	mov	x0, x22
  4118d8:	ldr	x8, [x8, #48]
  4118dc:	mov	x2, x21
  4118e0:	mov	x4, x20
  4118e4:	blr	x8
  4118e8:	ldr	d0, [x19]
  4118ec:	fsub	d1, d8, d12
  4118f0:	fadd	d0, d1, d0
  4118f4:	str	d0, [x19]
  4118f8:	ldp	x20, x19, [sp, #160]
  4118fc:	ldp	x22, x21, [sp, #144]
  411900:	ldr	x23, [sp, #128]
  411904:	ldp	x29, x30, [sp, #112]
  411908:	ldp	d9, d8, [sp, #96]
  41190c:	ldp	d11, d10, [sp, #80]
  411910:	ldp	d13, d12, [sp, #64]
  411914:	add	sp, sp, #0xb0
  411918:	ret
  41191c:	sub	sp, sp, #0xa0
  411920:	str	d14, [sp, #48]
  411924:	stp	d13, d12, [sp, #64]
  411928:	stp	d11, d10, [sp, #80]
  41192c:	stp	d9, d8, [sp, #96]
  411930:	stp	x29, x30, [sp, #112]
  411934:	stp	x22, x21, [sp, #128]
  411938:	stp	x20, x19, [sp, #144]
  41193c:	add	x29, sp, #0x30
  411940:	mov	v10.16b, v0.16b
  411944:	ldr	d0, [x3]
  411948:	mov	v9.16b, v1.16b
  41194c:	fsub	d1, d2, d1
  411950:	mov	x19, x3
  411954:	mov	v8.16b, v3.16b
  411958:	mov	x20, x2
  41195c:	mov	x21, x1
  411960:	mov	x22, x0
  411964:	fmul	d13, d1, d10
  411968:	fmov	d14, xzr
  41196c:	fcmp	d0, #0.0
  411970:	b.ne	4119dc <sqrt@plt+0xfcfc>  // b.any
  411974:	fdiv	d0, d14, d10
  411978:	fadd	d11, d0, d9
  41197c:	mov	v0.16b, v11.16b
  411980:	bl	4018d0 <cos@plt>
  411984:	mov	v12.16b, v0.16b
  411988:	mov	v0.16b, v11.16b
  41198c:	bl	401ba0 <sin@plt>
  411990:	mov	v1.16b, v0.16b
  411994:	mov	x0, sp
  411998:	mov	v0.16b, v12.16b
  41199c:	bl	40ad74 <sqrt@plt+0x9094>
  4119a0:	mov	x0, sp
  4119a4:	mov	v0.16b, v10.16b
  4119a8:	bl	40ae2c <sqrt@plt+0x914c>
  4119ac:	add	x1, sp, #0x10
  4119b0:	mov	x0, x21
  4119b4:	stp	d0, d1, [sp, #16]
  4119b8:	bl	40ae18 <sqrt@plt+0x9138>
  4119bc:	stp	d0, d1, [x29, #-16]
  4119c0:	ldr	x8, [x22]
  4119c4:	sub	x1, x29, #0x10
  4119c8:	mov	x0, x22
  4119cc:	mov	x2, x20
  4119d0:	ldr	x8, [x8, #168]
  4119d4:	blr	x8
  4119d8:	ldr	d0, [x19]
  4119dc:	fsub	d1, d8, d0
  4119e0:	fsub	d2, d13, d14
  4119e4:	fadd	d14, d14, d1
  4119e8:	fadd	d1, d2, d0
  4119ec:	fcmp	d14, d13
  4119f0:	fmov	d0, xzr
  4119f4:	fcsel	d1, d1, d0, gt
  4119f8:	str	d1, [x19]
  4119fc:	b.le	41196c <sqrt@plt+0xfc8c>
  411a00:	ldp	x20, x19, [sp, #144]
  411a04:	ldp	x22, x21, [sp, #128]
  411a08:	ldp	x29, x30, [sp, #112]
  411a0c:	ldp	d9, d8, [sp, #96]
  411a10:	ldp	d11, d10, [sp, #80]
  411a14:	ldp	d13, d12, [sp, #64]
  411a18:	ldr	d14, [sp, #48]
  411a1c:	add	sp, sp, #0xa0
  411a20:	ret
  411a24:	sub	sp, sp, #0x80
  411a28:	str	d10, [sp, #48]
  411a2c:	stp	d9, d8, [sp, #64]
  411a30:	stp	x29, x30, [sp, #80]
  411a34:	stp	x22, x21, [sp, #96]
  411a38:	stp	x20, x19, [sp, #112]
  411a3c:	add	x29, sp, #0x30
  411a40:	mov	x22, x0
  411a44:	mov	x0, x2
  411a48:	mov	x19, x4
  411a4c:	mov	v8.16b, v0.16b
  411a50:	mov	x20, x3
  411a54:	mov	x21, x1
  411a58:	bl	40ad00 <sqrt@plt+0x9020>
  411a5c:	sub	x0, x29, #0x10
  411a60:	stp	d0, d1, [x29, #-16]
  411a64:	bl	40ae54 <sqrt@plt+0x9174>
  411a68:	fcmp	d0, #0.0
  411a6c:	b.eq	411ae4 <sqrt@plt+0xfe04>  // b.none
  411a70:	mov	v9.16b, v0.16b
  411a74:	ldr	d0, [x19]
  411a78:	fmov	d10, xzr
  411a7c:	fcmp	d0, #0.0
  411a80:	b.ne	411ac0 <sqrt@plt+0xfde0>  // b.any
  411a84:	fdiv	d0, d10, d9
  411a88:	sub	x0, x29, #0x10
  411a8c:	bl	40ae2c <sqrt@plt+0x914c>
  411a90:	mov	x1, sp
  411a94:	mov	x0, x21
  411a98:	stp	d0, d1, [sp]
  411a9c:	bl	40ae18 <sqrt@plt+0x9138>
  411aa0:	stp	d0, d1, [sp, #16]
  411aa4:	ldr	x8, [x22]
  411aa8:	add	x1, sp, #0x10
  411aac:	mov	x0, x22
  411ab0:	mov	x2, x20
  411ab4:	ldr	x8, [x8, #168]
  411ab8:	blr	x8
  411abc:	ldr	d0, [x19]
  411ac0:	fsub	d1, d8, d0
  411ac4:	fsub	d2, d9, d10
  411ac8:	fadd	d10, d10, d1
  411acc:	fadd	d1, d2, d0
  411ad0:	fcmp	d10, d9
  411ad4:	fmov	d0, xzr
  411ad8:	fcsel	d1, d1, d0, gt
  411adc:	str	d1, [x19]
  411ae0:	b.le	411a7c <sqrt@plt+0xfd9c>
  411ae4:	ldp	x20, x19, [sp, #112]
  411ae8:	ldp	x22, x21, [sp, #96]
  411aec:	ldp	x29, x30, [sp, #80]
  411af0:	ldp	d9, d8, [sp, #64]
  411af4:	ldr	d10, [sp, #48]
  411af8:	add	sp, sp, #0x80
  411afc:	ret
  411b00:	brk	#0x1
  411b04:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  411b08:	ldr	w8, [x8, #2156]
  411b0c:	cmp	w8, #0x0
  411b10:	cset	w0, ne  // ne = any
  411b14:	ret
  411b18:	stp	x29, x30, [sp, #-48]!
  411b1c:	stp	x22, x21, [sp, #16]
  411b20:	stp	x20, x19, [sp, #32]
  411b24:	mov	x29, sp
  411b28:	ldr	w8, [x4]
  411b2c:	mov	x19, x3
  411b30:	mov	x20, x2
  411b34:	mov	x21, x1
  411b38:	cmp	w8, #0x3
  411b3c:	mov	x22, x0
  411b40:	b.eq	411b90 <sqrt@plt+0xfeb0>  // b.none
  411b44:	cmp	w8, #0x2
  411b48:	b.eq	411bb0 <sqrt@plt+0xfed0>  // b.none
  411b4c:	cmp	w8, #0x1
  411b50:	b.ne	411bd0 <sqrt@plt+0xfef0>  // b.any
  411b54:	ldr	x8, [x22]
  411b58:	ldr	d0, [x4, #16]
  411b5c:	mov	x0, x22
  411b60:	ldr	x8, [x8, #232]
  411b64:	blr	x8
  411b68:	ldr	x8, [x22]
  411b6c:	mov	x0, x22
  411b70:	mov	x1, x21
  411b74:	mov	x2, x20
  411b78:	ldr	x4, [x8, #200]
  411b7c:	mov	x3, x19
  411b80:	ldp	x20, x19, [sp, #32]
  411b84:	ldp	x22, x21, [sp, #16]
  411b88:	ldp	x29, x30, [sp], #48
  411b8c:	br	x4
  411b90:	mov	x0, x22
  411b94:	mov	x1, x21
  411b98:	mov	x2, x20
  411b9c:	mov	x3, x19
  411ba0:	ldp	x20, x19, [sp, #32]
  411ba4:	ldp	x22, x21, [sp, #16]
  411ba8:	ldp	x29, x30, [sp], #48
  411bac:	b	40fd84 <sqrt@plt+0xe0a4>
  411bb0:	mov	x0, x22
  411bb4:	mov	x1, x21
  411bb8:	mov	x2, x20
  411bbc:	mov	x3, x19
  411bc0:	ldp	x20, x19, [sp, #32]
  411bc4:	ldp	x22, x21, [sp, #16]
  411bc8:	ldp	x29, x30, [sp], #48
  411bcc:	b	40ff58 <sqrt@plt+0xe278>
  411bd0:	ldp	x20, x19, [sp, #32]
  411bd4:	ldp	x22, x21, [sp, #16]
  411bd8:	ldp	x29, x30, [sp], #48
  411bdc:	ret
  411be0:	sub	sp, sp, #0xd0
  411be4:	stp	d9, d8, [sp, #96]
  411be8:	stp	x29, x30, [sp, #112]
  411bec:	str	x27, [sp, #128]
  411bf0:	stp	x26, x25, [sp, #144]
  411bf4:	stp	x24, x23, [sp, #160]
  411bf8:	stp	x22, x21, [sp, #176]
  411bfc:	stp	x20, x19, [sp, #192]
  411c00:	add	x29, sp, #0x60
  411c04:	ldr	q0, [x1]
  411c08:	mov	x19, x4
  411c0c:	mov	w22, w3
  411c10:	mov	x20, x0
  411c14:	stur	q0, [x29, #-16]
  411c18:	ldr	x8, [x0]
  411c1c:	ldr	d0, [x4, #16]
  411c20:	mov	x21, x2
  411c24:	ldr	x8, [x8, #232]
  411c28:	blr	x8
  411c2c:	cmp	w22, #0x1
  411c30:	b.lt	411e34 <sqrt@plt+0x10154>  // b.tstop
  411c34:	mov	w25, w22
  411c38:	adrp	x22, 41c000 <_ZdlPvm@@Base+0x6a6c>
  411c3c:	adrp	x26, 41b000 <_ZdlPvm@@Base+0x5a6c>
  411c40:	mov	x24, xzr
  411c44:	add	x22, x22, #0x98
  411c48:	add	x26, x26, #0xdf8
  411c4c:	fmov	d9, #5.000000000000000000e-01
  411c50:	ldr	w8, [x19]
  411c54:	cmp	w8, #0x3
  411c58:	b.hi	411c80 <sqrt@plt+0xffa0>  // b.pmore
  411c5c:	adr	x9, 411c6c <sqrt@plt+0xff8c>
  411c60:	ldrb	w10, [x26, x8]
  411c64:	add	x9, x9, x10, lsl #2
  411c68:	br	x9
  411c6c:	ldr	x8, [x20]
  411c70:	add	x2, x21, x24, lsl #4
  411c74:	sub	x1, x29, #0x10
  411c78:	mov	x0, x20
  411c7c:	b	411e00 <sqrt@plt+0x10120>
  411c80:	mov	w0, #0x7f                  	// #127
  411c84:	mov	x1, x22
  411c88:	bl	413ed0 <sqrt@plt+0x121f0>
  411c8c:	b	411e20 <sqrt@plt+0x10140>
  411c90:	add	x0, x21, x24, lsl #4
  411c94:	sub	x1, x29, #0x10
  411c98:	bl	40ad00 <sqrt@plt+0x9020>
  411c9c:	sub	x0, x29, #0x20
  411ca0:	stp	d0, d1, [x29, #-32]
  411ca4:	bl	40ae54 <sqrt@plt+0x9174>
  411ca8:	ldr	d1, [x19, #8]
  411cac:	fdiv	d0, d0, d1
  411cb0:	fadd	d0, d0, d9
  411cb4:	fcvtzs	w27, d0
  411cb8:	cbz	w27, 411e08 <sqrt@plt+0x10128>
  411cbc:	scvtf	d0, w27
  411cc0:	sub	x0, x29, #0x20
  411cc4:	bl	40adf4 <sqrt@plt+0x9114>
  411cc8:	tbnz	w27, #31, 411e20 <sqrt@plt+0x10140>
  411ccc:	mov	w23, wzr
  411cd0:	add	w27, w27, #0x1
  411cd4:	scvtf	d0, w23
  411cd8:	sub	x0, x29, #0x20
  411cdc:	bl	40ae2c <sqrt@plt+0x914c>
  411ce0:	sub	x0, x29, #0x10
  411ce4:	add	x1, sp, #0x20
  411ce8:	stp	d0, d1, [sp, #32]
  411cec:	bl	40ae18 <sqrt@plt+0x9138>
  411cf0:	stp	d0, d1, [sp, #48]
  411cf4:	ldr	x8, [x20]
  411cf8:	add	x1, sp, #0x30
  411cfc:	mov	x0, x20
  411d00:	mov	x2, x19
  411d04:	ldr	x8, [x8, #168]
  411d08:	blr	x8
  411d0c:	add	w23, w23, #0x1
  411d10:	cmp	w27, w23
  411d14:	b.ne	411cd4 <sqrt@plt+0xfff4>  // b.any
  411d18:	b	411e20 <sqrt@plt+0x10140>
  411d1c:	add	x23, x21, x24, lsl #4
  411d20:	sub	x1, x29, #0x10
  411d24:	mov	x0, x23
  411d28:	bl	40ad00 <sqrt@plt+0x9020>
  411d2c:	sub	x0, x29, #0x20
  411d30:	stp	d0, d1, [x29, #-32]
  411d34:	bl	40ae54 <sqrt@plt+0x9174>
  411d38:	mov	v8.16b, v0.16b
  411d3c:	ldr	d0, [x19, #8]
  411d40:	fadd	d1, d0, d0
  411d44:	fcmp	d8, d1
  411d48:	b.ls	411df0 <sqrt@plt+0x10110>  // b.plast
  411d4c:	fsub	d2, d8, d0
  411d50:	fdiv	d1, d2, d1
  411d54:	fadd	d1, d1, d9
  411d58:	fdiv	d0, d0, d8
  411d5c:	sub	x0, x29, #0x20
  411d60:	fcvtzs	w27, d1
  411d64:	bl	40ae2c <sqrt@plt+0x914c>
  411d68:	stp	d0, d1, [sp, #48]
  411d6c:	ldr	d0, [x19, #8]
  411d70:	scvtf	d1, w27
  411d74:	sub	x0, x29, #0x20
  411d78:	fsub	d0, d8, d0
  411d7c:	fdiv	d0, d0, d1
  411d80:	fdiv	d0, d0, d8
  411d84:	bl	40ae2c <sqrt@plt+0x914c>
  411d88:	stp	d0, d1, [sp, #32]
  411d8c:	tbnz	w27, #31, 411e20 <sqrt@plt+0x10140>
  411d90:	mov	w23, wzr
  411d94:	add	w27, w27, #0x1
  411d98:	scvtf	d0, w23
  411d9c:	add	x0, sp, #0x20
  411da0:	bl	40ae2c <sqrt@plt+0x914c>
  411da4:	sub	x0, x29, #0x10
  411da8:	mov	x1, sp
  411dac:	stp	d0, d1, [sp]
  411db0:	bl	40ae18 <sqrt@plt+0x9138>
  411db4:	add	x0, sp, #0x10
  411db8:	add	x1, sp, #0x30
  411dbc:	stp	d0, d1, [sp, #16]
  411dc0:	bl	40ae18 <sqrt@plt+0x9138>
  411dc4:	stp	d0, d1, [sp]
  411dc8:	ldr	x8, [x20]
  411dcc:	add	x1, sp, #0x10
  411dd0:	mov	x2, sp
  411dd4:	mov	x0, x20
  411dd8:	ldr	x8, [x8, #184]
  411ddc:	blr	x8
  411de0:	add	w23, w23, #0x1
  411de4:	cmp	w27, w23
  411de8:	b.ne	411d98 <sqrt@plt+0x100b8>  // b.any
  411dec:	b	411e20 <sqrt@plt+0x10140>
  411df0:	ldr	x8, [x20]
  411df4:	sub	x1, x29, #0x10
  411df8:	mov	x0, x20
  411dfc:	mov	x2, x23
  411e00:	ldr	x8, [x8, #184]
  411e04:	b	411e1c <sqrt@plt+0x1013c>
  411e08:	ldr	x8, [x20]
  411e0c:	sub	x1, x29, #0x10
  411e10:	mov	x0, x20
  411e14:	mov	x2, x19
  411e18:	ldr	x8, [x8, #168]
  411e1c:	blr	x8
  411e20:	ldr	q0, [x21, x24, lsl #4]
  411e24:	add	x24, x24, #0x1
  411e28:	cmp	x24, x25
  411e2c:	stur	q0, [x29, #-16]
  411e30:	b.ne	411c50 <sqrt@plt+0xff70>  // b.any
  411e34:	ldp	x20, x19, [sp, #192]
  411e38:	ldp	x22, x21, [sp, #176]
  411e3c:	ldp	x24, x23, [sp, #160]
  411e40:	ldp	x26, x25, [sp, #144]
  411e44:	ldr	x27, [sp, #128]
  411e48:	ldp	x29, x30, [sp, #112]
  411e4c:	ldp	d9, d8, [sp, #96]
  411e50:	add	sp, sp, #0xd0
  411e54:	ret
  411e58:	stp	x29, x30, [sp, #-48]!
  411e5c:	stp	x22, x21, [sp, #16]
  411e60:	stp	x20, x19, [sp, #32]
  411e64:	mov	x29, sp
  411e68:	ldr	x8, [x0]
  411e6c:	ldr	d0, [x4, #16]
  411e70:	mov	w19, w3
  411e74:	mov	x20, x2
  411e78:	ldr	x8, [x8, #232]
  411e7c:	mov	x21, x0
  411e80:	mov	x22, x1
  411e84:	blr	x8
  411e88:	ldr	x8, [x21]
  411e8c:	mov	x0, x21
  411e90:	mov	x1, x22
  411e94:	mov	x2, x20
  411e98:	ldr	x4, [x8, #192]
  411e9c:	mov	w3, w19
  411ea0:	ldp	x20, x19, [sp, #32]
  411ea4:	ldp	x22, x21, [sp, #16]
  411ea8:	ldp	x29, x30, [sp], #48
  411eac:	br	x4
  411eb0:	str	d8, [sp, #-64]!
  411eb4:	stp	x29, x30, [sp, #8]
  411eb8:	str	x23, [sp, #24]
  411ebc:	stp	x22, x21, [sp, #32]
  411ec0:	stp	x20, x19, [sp, #48]
  411ec4:	mov	x29, sp
  411ec8:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  411ecc:	ldr	w8, [x23, #2156]
  411ed0:	mov	x22, x3
  411ed4:	mov	w19, w2
  411ed8:	mov	x20, x1
  411edc:	mov	x21, x0
  411ee0:	cbz	w8, 411f48 <sqrt@plt+0x10268>
  411ee4:	mov	v8.16b, v0.16b
  411ee8:	fcmp	d0, #0.0
  411eec:	b.ge	411f04 <sqrt@plt+0x10224>  // b.tcont
  411ef0:	ldr	x8, [x21]
  411ef4:	mov	x0, x21
  411ef8:	ldr	x8, [x8, #128]
  411efc:	blr	x8
  411f00:	cbz	x0, 411f48 <sqrt@plt+0x10268>
  411f04:	ldr	x8, [x21]
  411f08:	mov	x0, x21
  411f0c:	ldr	x8, [x8, #128]
  411f10:	blr	x8
  411f14:	cbnz	x0, 411f2c <sqrt@plt+0x1024c>
  411f18:	ldr	x8, [x21]
  411f1c:	mov	x0, x21
  411f20:	mov	v0.16b, v8.16b
  411f24:	ldr	x8, [x8, #240]
  411f28:	blr	x8
  411f2c:	ldr	x8, [x21]
  411f30:	mov	w1, #0x1                   	// #1
  411f34:	mov	x0, x21
  411f38:	mov	x2, x20
  411f3c:	ldr	x8, [x8, #224]
  411f40:	mov	w3, w19
  411f44:	blr	x8
  411f48:	ldr	w8, [x22]
  411f4c:	cmp	w8, #0x1
  411f50:	b.ne	411fa0 <sqrt@plt+0x102c0>  // b.any
  411f54:	ldr	w9, [x23, #2156]
  411f58:	cbz	w9, 411fa0 <sqrt@plt+0x102c0>
  411f5c:	ldr	x8, [x21]
  411f60:	ldr	d0, [x22, #16]
  411f64:	mov	x0, x21
  411f68:	ldr	x8, [x8, #232]
  411f6c:	blr	x8
  411f70:	ldr	x8, [x21]
  411f74:	mov	x0, x21
  411f78:	mov	x2, x20
  411f7c:	mov	w3, w19
  411f80:	ldr	x4, [x8, #224]
  411f84:	ldp	x20, x19, [sp, #48]
  411f88:	ldp	x22, x21, [sp, #32]
  411f8c:	ldr	x23, [sp, #24]
  411f90:	ldp	x29, x30, [sp, #8]
  411f94:	mov	w1, wzr
  411f98:	ldr	d8, [sp], #64
  411f9c:	br	x4
  411fa0:	cbz	w8, 411ff0 <sqrt@plt+0x10310>
  411fa4:	ldr	x8, [x21]
  411fa8:	ldr	d0, [x22, #16]
  411fac:	mov	x0, x21
  411fb0:	ldr	x8, [x8, #232]
  411fb4:	blr	x8
  411fb8:	ldr	x8, [x21]
  411fbc:	mov	x0, x21
  411fc0:	mov	x2, x20
  411fc4:	mov	w3, w19
  411fc8:	ldr	x5, [x8, #48]
  411fcc:	sub	w8, w19, #0x1
  411fd0:	add	x1, x20, w8, sxtw #4
  411fd4:	mov	x4, x22
  411fd8:	ldp	x20, x19, [sp, #48]
  411fdc:	ldp	x22, x21, [sp, #32]
  411fe0:	ldr	x23, [sp, #24]
  411fe4:	ldp	x29, x30, [sp, #8]
  411fe8:	ldr	d8, [sp], #64
  411fec:	br	x5
  411ff0:	ldp	x20, x19, [sp, #48]
  411ff4:	ldp	x22, x21, [sp, #32]
  411ff8:	ldr	x23, [sp, #24]
  411ffc:	ldp	x29, x30, [sp, #8]
  412000:	ldr	d8, [sp], #64
  412004:	ret
  412008:	stp	d9, d8, [sp, #-64]!
  41200c:	stp	x29, x30, [sp, #16]
  412010:	str	x21, [sp, #32]
  412014:	stp	x20, x19, [sp, #48]
  412018:	mov	x29, sp
  41201c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  412020:	ldr	w8, [x8, #2156]
  412024:	mov	x20, x2
  412028:	mov	v8.16b, v0.16b
  41202c:	mov	x19, x1
  412030:	mov	x21, x0
  412034:	cbz	w8, 41209c <sqrt@plt+0x103bc>
  412038:	mov	v9.16b, v1.16b
  41203c:	fcmp	d1, #0.0
  412040:	b.ge	412058 <sqrt@plt+0x10378>  // b.tcont
  412044:	ldr	x8, [x21]
  412048:	mov	x0, x21
  41204c:	ldr	x8, [x8, #128]
  412050:	blr	x8
  412054:	cbz	x0, 41209c <sqrt@plt+0x103bc>
  412058:	ldr	x8, [x21]
  41205c:	mov	x0, x21
  412060:	ldr	x8, [x8, #128]
  412064:	blr	x8
  412068:	cbnz	x0, 412080 <sqrt@plt+0x103a0>
  41206c:	ldr	x8, [x21]
  412070:	mov	x0, x21
  412074:	mov	v0.16b, v9.16b
  412078:	ldr	x8, [x8, #240]
  41207c:	blr	x8
  412080:	ldr	x8, [x21]
  412084:	mov	w1, #0x1                   	// #1
  412088:	mov	x0, x21
  41208c:	mov	x2, x19
  412090:	ldr	x8, [x8, #208]
  412094:	mov	v0.16b, v8.16b
  412098:	blr	x8
  41209c:	ldr	x8, [x21]
  4120a0:	ldr	d0, [x20, #16]
  4120a4:	mov	x0, x21
  4120a8:	ldr	x8, [x8, #232]
  4120ac:	blr	x8
  4120b0:	ldr	w8, [x20]
  4120b4:	cmp	w8, #0x3
  4120b8:	b.hi	4120e8 <sqrt@plt+0x10408>  // b.pmore
  4120bc:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x5a6c>
  4120c0:	add	x9, x9, #0xdfc
  4120c4:	adr	x10, 4120d4 <sqrt@plt+0x103f4>
  4120c8:	ldrb	w11, [x9, x8]
  4120cc:	add	x10, x10, x11, lsl #2
  4120d0:	br	x10
  4120d4:	ldp	x20, x19, [sp, #48]
  4120d8:	ldr	x21, [sp, #32]
  4120dc:	ldp	x29, x30, [sp, #16]
  4120e0:	ldp	d9, d8, [sp], #64
  4120e4:	ret
  4120e8:	ldp	x20, x19, [sp, #48]
  4120ec:	ldr	x21, [sp, #32]
  4120f0:	ldp	x29, x30, [sp, #16]
  4120f4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4120f8:	add	x1, x1, #0x98
  4120fc:	mov	w0, #0xb4                  	// #180
  412100:	ldp	d9, d8, [sp], #64
  412104:	b	413ed0 <sqrt@plt+0x121f0>
  412108:	ldr	x8, [x21]
  41210c:	mov	x0, x21
  412110:	mov	x2, x19
  412114:	ldp	x20, x19, [sp, #48]
  412118:	ldr	x3, [x8, #208]
  41211c:	ldr	x21, [sp, #32]
  412120:	ldp	x29, x30, [sp, #16]
  412124:	mov	w1, wzr
  412128:	mov	v0.16b, v8.16b
  41212c:	ldp	d9, d8, [sp], #64
  412130:	br	x3
  412134:	mov	x0, x21
  412138:	mov	x1, x19
  41213c:	mov	x2, x20
  412140:	ldp	x20, x19, [sp, #48]
  412144:	ldr	x21, [sp, #32]
  412148:	ldp	x29, x30, [sp, #16]
  41214c:	mov	v0.16b, v8.16b
  412150:	ldp	d9, d8, [sp], #64
  412154:	b	40f280 <sqrt@plt+0xd5a0>
  412158:	mov	x0, x21
  41215c:	mov	x1, x19
  412160:	mov	x2, x20
  412164:	ldp	x20, x19, [sp, #48]
  412168:	ldr	x21, [sp, #32]
  41216c:	ldp	x29, x30, [sp, #16]
  412170:	mov	v0.16b, v8.16b
  412174:	ldp	d9, d8, [sp], #64
  412178:	b	40f110 <sqrt@plt+0xd430>
  41217c:	str	d8, [sp, #-64]!
  412180:	stp	x29, x30, [sp, #16]
  412184:	stp	x22, x21, [sp, #32]
  412188:	stp	x20, x19, [sp, #48]
  41218c:	mov	x29, sp
  412190:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  412194:	ldr	w8, [x8, #2156]
  412198:	mov	x21, x3
  41219c:	mov	x19, x2
  4121a0:	mov	x20, x1
  4121a4:	mov	x22, x0
  4121a8:	cbz	w8, 412210 <sqrt@plt+0x10530>
  4121ac:	mov	v8.16b, v0.16b
  4121b0:	fcmp	d0, #0.0
  4121b4:	b.ge	4121cc <sqrt@plt+0x104ec>  // b.tcont
  4121b8:	ldr	x8, [x22]
  4121bc:	mov	x0, x22
  4121c0:	ldr	x8, [x8, #128]
  4121c4:	blr	x8
  4121c8:	cbz	x0, 412210 <sqrt@plt+0x10530>
  4121cc:	ldr	x8, [x22]
  4121d0:	mov	x0, x22
  4121d4:	ldr	x8, [x8, #128]
  4121d8:	blr	x8
  4121dc:	cbnz	x0, 4121f4 <sqrt@plt+0x10514>
  4121e0:	ldr	x8, [x22]
  4121e4:	mov	x0, x22
  4121e8:	mov	v0.16b, v8.16b
  4121ec:	ldr	x8, [x8, #240]
  4121f0:	blr	x8
  4121f4:	ldr	x8, [x22]
  4121f8:	mov	w1, #0x1                   	// #1
  4121fc:	mov	x0, x22
  412200:	mov	x2, x20
  412204:	ldr	x8, [x8, #216]
  412208:	mov	x3, x19
  41220c:	blr	x8
  412210:	ldr	w8, [x21]
  412214:	cbz	w8, 412250 <sqrt@plt+0x10570>
  412218:	ldr	x8, [x22]
  41221c:	ldr	d0, [x21, #16]
  412220:	mov	x0, x22
  412224:	ldr	x8, [x8, #232]
  412228:	blr	x8
  41222c:	ldr	w8, [x21]
  412230:	cmp	w8, #0x3
  412234:	b.hi	412264 <sqrt@plt+0x10584>  // b.pmore
  412238:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x5a6c>
  41223c:	add	x9, x9, #0xe00
  412240:	adr	x10, 412250 <sqrt@plt+0x10570>
  412244:	ldrb	w11, [x9, x8]
  412248:	add	x10, x10, x11, lsl #2
  41224c:	br	x10
  412250:	ldp	x20, x19, [sp, #48]
  412254:	ldp	x22, x21, [sp, #32]
  412258:	ldp	x29, x30, [sp, #16]
  41225c:	ldr	d8, [sp], #64
  412260:	ret
  412264:	ldp	x20, x19, [sp, #48]
  412268:	ldp	x22, x21, [sp, #32]
  41226c:	ldp	x29, x30, [sp, #16]
  412270:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412274:	add	x1, x1, #0x98
  412278:	mov	w0, #0xcf                  	// #207
  41227c:	ldr	d8, [sp], #64
  412280:	b	413ed0 <sqrt@plt+0x121f0>
  412284:	ldr	x8, [x22]
  412288:	mov	x0, x22
  41228c:	mov	x2, x20
  412290:	mov	x3, x19
  412294:	ldr	x4, [x8, #216]
  412298:	ldp	x20, x19, [sp, #48]
  41229c:	ldp	x22, x21, [sp, #32]
  4122a0:	ldp	x29, x30, [sp, #16]
  4122a4:	mov	w1, wzr
  4122a8:	ldr	d8, [sp], #64
  4122ac:	br	x4
  4122b0:	mov	x0, x22
  4122b4:	mov	x1, x20
  4122b8:	mov	x2, x19
  4122bc:	mov	x3, x21
  4122c0:	ldp	x20, x19, [sp, #48]
  4122c4:	ldp	x22, x21, [sp, #32]
  4122c8:	ldp	x29, x30, [sp, #16]
  4122cc:	ldr	d8, [sp], #64
  4122d0:	b	40fa10 <sqrt@plt+0xdd30>
  4122d4:	mov	x0, x22
  4122d8:	mov	x1, x20
  4122dc:	mov	x2, x19
  4122e0:	mov	x3, x21
  4122e4:	ldp	x20, x19, [sp, #48]
  4122e8:	ldp	x22, x21, [sp, #32]
  4122ec:	ldp	x29, x30, [sp, #16]
  4122f0:	ldr	d8, [sp], #64
  4122f4:	b	40f6ec <sqrt@plt+0xda0c>
  4122f8:	stp	x29, x30, [sp, #-32]!
  4122fc:	stp	x20, x19, [sp, #16]
  412300:	mov	x29, sp
  412304:	mov	w0, #0x68                  	// #104
  412308:	bl	4154e4 <_Znwm@@Base>
  41230c:	mov	x19, x0
  412310:	bl	412338 <sqrt@plt+0x10658>
  412314:	mov	x0, x19
  412318:	ldp	x20, x19, [sp, #16]
  41231c:	ldp	x29, x30, [sp], #32
  412320:	ret
  412324:	mov	x20, x0
  412328:	mov	x0, x19
  41232c:	bl	415588 <_ZdlPv@@Base>
  412330:	mov	x0, x20
  412334:	bl	401c60 <_Unwind_Resume@plt>
  412338:	stp	x29, x30, [sp, #-32]!
  41233c:	stp	x20, x19, [sp, #16]
  412340:	mov	x29, sp
  412344:	mov	x19, x0
  412348:	bl	40ab04 <sqrt@plt+0x8e24>
  41234c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  412350:	add	x8, x8, #0xe18
  412354:	add	x0, x19, #0x28
  412358:	str	xzr, [x19, #32]
  41235c:	str	x8, [x19]
  412360:	bl	40ad6c <sqrt@plt+0x908c>
  412364:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412368:	ldr	q0, [x8, #112]
  41236c:	stp	xzr, xzr, [x19, #88]
  412370:	stur	q0, [x19, #72]
  412374:	ldp	x20, x19, [sp, #16]
  412378:	ldp	x29, x30, [sp], #32
  41237c:	ret
  412380:	mov	x20, x0
  412384:	mov	x0, x19
  412388:	bl	40ab18 <sqrt@plt+0x8e38>
  41238c:	mov	x0, x20
  412390:	bl	401c60 <_Unwind_Resume@plt>
  412394:	b	40ab18 <sqrt@plt+0x8e38>
  412398:	stp	x29, x30, [sp, #-32]!
  41239c:	str	x19, [sp, #16]
  4123a0:	mov	x29, sp
  4123a4:	mov	x19, x0
  4123a8:	bl	40ab18 <sqrt@plt+0x8e38>
  4123ac:	mov	x0, x19
  4123b0:	ldr	x19, [sp, #16]
  4123b4:	ldp	x29, x30, [sp], #32
  4123b8:	b	415588 <_ZdlPv@@Base>
  4123bc:	str	d8, [sp, #-48]!
  4123c0:	stp	x29, x30, [sp, #8]
  4123c4:	str	x21, [sp, #24]
  4123c8:	stp	x20, x19, [sp, #32]
  4123cc:	mov	x29, sp
  4123d0:	ldr	x8, [x1]
  4123d4:	mov	x20, x2
  4123d8:	mov	x21, x1
  4123dc:	mov	x19, x0
  4123e0:	str	x8, [x0, #40]
  4123e4:	ldr	x8, [x2, #8]
  4123e8:	str	x8, [x0, #48]
  4123ec:	bl	40aba0 <sqrt@plt+0x8ec0>
  4123f0:	str	d0, [x19, #64]
  4123f4:	ldr	d1, [x20, #8]
  4123f8:	ldr	d2, [x21, #8]
  4123fc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412400:	add	x0, x0, #0xb2
  412404:	fsub	d1, d1, d2
  412408:	fdiv	d1, d1, d0
  41240c:	str	d1, [x19, #56]
  412410:	ldr	d2, [x20]
  412414:	ldr	d3, [x21]
  412418:	fsub	d2, d2, d3
  41241c:	fdiv	d8, d2, d0
  412420:	mov	v0.16b, v1.16b
  412424:	mov	v1.16b, v8.16b
  412428:	bl	401cd0 <printf@plt>
  41242c:	ldr	x1, [x19, #8]
  412430:	cbz	x1, 412444 <sqrt@plt+0x10764>
  412434:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412438:	add	x0, x0, #0x347
  41243c:	bl	401cd0 <printf@plt>
  412440:	b	41244c <sqrt@plt+0x1076c>
  412444:	mov	w0, #0xa                   	// #10
  412448:	bl	401a70 <putchar@plt>
  41244c:	ldp	d0, d1, [x21]
  412450:	ldp	d2, d3, [x20]
  412454:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412458:	add	x0, x0, #0xc2
  41245c:	bl	401cd0 <printf@plt>
  412460:	ldr	d1, [x19, #56]
  412464:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412468:	add	x0, x0, #0xd3
  41246c:	fmov	d0, xzr
  412470:	fmov	d3, xzr
  412474:	mov	v2.16b, v8.16b
  412478:	bl	401cd0 <printf@plt>
  41247c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412480:	add	x0, x0, #0x351
  412484:	bl	4018e0 <puts@plt>
  412488:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  41248c:	add	x0, x0, #0x362
  412490:	bl	4018e0 <puts@plt>
  412494:	ldp	x20, x19, [sp, #32]
  412498:	ldr	x21, [sp, #24]
  41249c:	ldp	x29, x30, [sp, #8]
  4124a0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4124a4:	add	x0, x0, #0xf0
  4124a8:	mov	v0.16b, v8.16b
  4124ac:	ldr	d8, [sp], #48
  4124b0:	b	401cd0 <printf@plt>
  4124b4:	stp	x29, x30, [sp, #-32]!
  4124b8:	stp	x20, x19, [sp, #16]
  4124bc:	mov	x29, sp
  4124c0:	ldr	x8, [x0]
  4124c4:	fmov	d0, #-2.000000000000000000e+00
  4124c8:	mov	x19, x0
  4124cc:	ldr	x8, [x8, #232]
  4124d0:	blr	x8
  4124d4:	ldr	x8, [x19]
  4124d8:	mov	x9, #0xbff0000000000000    	// #-4616189618054758400
  4124dc:	str	x9, [x19, #80]
  4124e0:	mov	x0, x19
  4124e4:	ldr	x8, [x8, #120]
  4124e8:	blr	x8
  4124ec:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  4124f0:	ldr	w8, [x20, #3760]
  4124f4:	cbnz	w8, 412508 <sqrt@plt+0x10828>
  4124f8:	ldr	d0, [x19, #56]
  4124fc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412500:	add	x0, x0, #0x102
  412504:	bl	401cd0 <printf@plt>
  412508:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  41250c:	add	x0, x0, #0x36b
  412510:	bl	4018e0 <puts@plt>
  412514:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412518:	add	x0, x0, #0x379
  41251c:	bl	4018e0 <puts@plt>
  412520:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412524:	add	x0, x0, #0x37d
  412528:	bl	4018e0 <puts@plt>
  41252c:	ldr	x9, [x19]
  412530:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2650>
  412534:	ldr	x1, [x8, #2664]
  412538:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2650>
  41253c:	ldr	w2, [x8, #2780]
  412540:	ldr	x8, [x9, #104]
  412544:	mov	x0, x19
  412548:	blr	x8
  41254c:	ldr	w8, [x20, #3760]
  412550:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  412554:	ldr	x1, [x10, #2472]
  412558:	ldp	x20, x19, [sp, #16]
  41255c:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412560:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412564:	add	x9, x9, #0x10f
  412568:	add	x10, x10, #0x114
  41256c:	cmp	w8, #0x0
  412570:	csel	x0, x10, x9, eq  // eq = none
  412574:	ldp	x29, x30, [sp], #32
  412578:	b	4018a0 <fputs@plt>
  41257c:	stp	x29, x30, [sp, #-32]!
  412580:	str	x19, [sp, #16]
  412584:	mov	x29, sp
  412588:	mov	x19, x1
  41258c:	cbz	x2, 4125a4 <sqrt@plt+0x108c4>
  412590:	ldr	x8, [x0]
  412594:	mov	x1, x2
  412598:	mov	w2, w3
  41259c:	ldr	x8, [x8, #104]
  4125a0:	blr	x8
  4125a4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4125a8:	ldr	x1, [x8, #2472]
  4125ac:	mov	x0, x19
  4125b0:	bl	4018a0 <fputs@plt>
  4125b4:	ldr	x19, [sp, #16]
  4125b8:	mov	w0, #0xa                   	// #10
  4125bc:	ldp	x29, x30, [sp], #32
  4125c0:	b	401a70 <putchar@plt>
  4125c4:	sub	sp, sp, #0x40
  4125c8:	str	d8, [sp, #16]
  4125cc:	stp	x29, x30, [sp, #32]
  4125d0:	stp	x20, x19, [sp, #48]
  4125d4:	add	x29, sp, #0x10
  4125d8:	mov	v8.16b, v0.16b
  4125dc:	ldp	d0, d1, [x0, #40]
  4125e0:	ldp	d2, d3, [x2]
  4125e4:	ldr	d4, [x0, #64]
  4125e8:	mov	x20, x0
  4125ec:	mov	x0, sp
  4125f0:	fsub	d0, d2, d0
  4125f4:	fsub	d1, d1, d3
  4125f8:	fdiv	d0, d0, d4
  4125fc:	fdiv	d1, d1, d4
  412600:	mov	w19, w1
  412604:	bl	40ad74 <sqrt@plt+0x9094>
  412608:	ldr	d2, [x20, #64]
  41260c:	ldp	d0, d1, [sp]
  412610:	cmp	w19, #0x0
  412614:	mov	w8, #0x43                  	// #67
  412618:	mov	w9, #0x63                  	// #99
  41261c:	fadd	d3, d8, d8
  412620:	fdiv	d4, d8, d2
  412624:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412628:	csel	w1, w9, w8, eq  // eq = none
  41262c:	fsub	d0, d0, d4
  412630:	fdiv	d2, d3, d2
  412634:	add	x0, x0, #0x119
  412638:	bl	401cd0 <printf@plt>
  41263c:	ldp	x20, x19, [sp, #48]
  412640:	ldp	x29, x30, [sp, #32]
  412644:	ldr	d8, [sp, #16]
  412648:	add	sp, sp, #0x40
  41264c:	ret
  412650:	sub	sp, sp, #0x40
  412654:	stp	x29, x30, [sp, #16]
  412658:	str	x21, [sp, #32]
  41265c:	stp	x20, x19, [sp, #48]
  412660:	add	x29, sp, #0x10
  412664:	ldp	d0, d1, [x0, #40]
  412668:	ldp	d2, d3, [x2]
  41266c:	ldr	d4, [x0, #64]
  412670:	mov	x21, x0
  412674:	mov	x0, sp
  412678:	fsub	d0, d2, d0
  41267c:	fsub	d1, d1, d3
  412680:	fdiv	d0, d0, d4
  412684:	fdiv	d1, d1, d4
  412688:	mov	x19, x3
  41268c:	mov	w20, w1
  412690:	bl	40ad74 <sqrt@plt+0x9094>
  412694:	ldr	d3, [x21, #64]
  412698:	ldp	d4, d5, [x19]
  41269c:	ldp	d0, d1, [sp]
  4126a0:	cmp	w20, #0x0
  4126a4:	fadd	d6, d3, d3
  4126a8:	mov	w8, #0x45                  	// #69
  4126ac:	mov	w9, #0x65                  	// #101
  4126b0:	fdiv	d2, d4, d3
  4126b4:	fdiv	d4, d4, d6
  4126b8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4126bc:	csel	w1, w9, w8, eq  // eq = none
  4126c0:	fsub	d0, d0, d4
  4126c4:	fdiv	d3, d5, d3
  4126c8:	add	x0, x0, #0x140
  4126cc:	bl	401cd0 <printf@plt>
  4126d0:	ldp	x20, x19, [sp, #48]
  4126d4:	ldr	x21, [sp, #32]
  4126d8:	ldp	x29, x30, [sp, #16]
  4126dc:	add	sp, sp, #0x40
  4126e0:	ret
  4126e4:	sub	sp, sp, #0x70
  4126e8:	stp	d9, d8, [sp, #48]
  4126ec:	stp	x29, x30, [sp, #64]
  4126f0:	str	x21, [sp, #80]
  4126f4:	stp	x20, x19, [sp, #96]
  4126f8:	add	x29, sp, #0x30
  4126fc:	ldp	d0, d1, [x0, #40]
  412700:	ldp	d2, d3, [x1]
  412704:	ldr	d4, [x0, #64]
  412708:	mov	x21, x0
  41270c:	sub	x0, x29, #0x10
  412710:	fsub	d0, d2, d0
  412714:	fsub	d1, d1, d3
  412718:	fdiv	d0, d0, d4
  41271c:	fdiv	d1, d1, d4
  412720:	mov	x19, x3
  412724:	mov	x20, x2
  412728:	bl	40ad74 <sqrt@plt+0x9094>
  41272c:	ldp	x8, x9, [x29, #-16]
  412730:	sub	x0, x29, #0x10
  412734:	stp	x8, x9, [sp, #16]
  412738:	ldp	d0, d1, [x21, #40]
  41273c:	ldp	d2, d3, [x20]
  412740:	ldr	d4, [x21, #64]
  412744:	fsub	d0, d2, d0
  412748:	fsub	d1, d1, d3
  41274c:	fdiv	d0, d0, d4
  412750:	fdiv	d1, d1, d4
  412754:	bl	40ad74 <sqrt@plt+0x9094>
  412758:	ldp	x8, x9, [x29, #-16]
  41275c:	mov	x0, sp
  412760:	add	x1, sp, #0x10
  412764:	stp	x8, x9, [sp]
  412768:	bl	40ad00 <sqrt@plt+0x9020>
  41276c:	mov	v8.16b, v0.16b
  412770:	mov	v9.16b, v1.16b
  412774:	ldp	d0, d1, [x21, #40]
  412778:	ldp	d2, d3, [x19]
  41277c:	ldr	d4, [x21, #64]
  412780:	sub	x0, x29, #0x10
  412784:	fsub	d0, d2, d0
  412788:	fsub	d1, d1, d3
  41278c:	fdiv	d0, d0, d4
  412790:	fdiv	d1, d1, d4
  412794:	bl	40ad74 <sqrt@plt+0x9094>
  412798:	ldp	x8, x9, [x29, #-16]
  41279c:	sub	x0, x29, #0x10
  4127a0:	mov	x1, sp
  4127a4:	stp	x8, x9, [x29, #-16]
  4127a8:	bl	40ad00 <sqrt@plt+0x9020>
  4127ac:	mov	v4.16b, v0.16b
  4127b0:	ldp	d0, d2, [sp, #16]
  4127b4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4127b8:	mov	v5.16b, v1.16b
  4127bc:	add	x0, x0, #0x16d
  4127c0:	mov	v1.16b, v2.16b
  4127c4:	mov	v2.16b, v8.16b
  4127c8:	mov	v3.16b, v9.16b
  4127cc:	bl	401cd0 <printf@plt>
  4127d0:	ldp	x20, x19, [sp, #96]
  4127d4:	ldr	x21, [sp, #80]
  4127d8:	ldp	x29, x30, [sp, #64]
  4127dc:	ldp	d9, d8, [sp, #48]
  4127e0:	add	sp, sp, #0x70
  4127e4:	ret
  4127e8:	sub	sp, sp, #0x40
  4127ec:	stp	x29, x30, [sp, #32]
  4127f0:	stp	x20, x19, [sp, #48]
  4127f4:	add	x29, sp, #0x20
  4127f8:	ldp	d0, d1, [x0, #40]
  4127fc:	ldp	d2, d3, [x1]
  412800:	ldr	d4, [x0, #64]
  412804:	mov	x20, x0
  412808:	add	x0, sp, #0x10
  41280c:	fsub	d0, d2, d0
  412810:	fsub	d1, d1, d3
  412814:	fdiv	d0, d0, d4
  412818:	fdiv	d1, d1, d4
  41281c:	mov	x19, x2
  412820:	bl	40ad74 <sqrt@plt+0x9094>
  412824:	ldp	x8, x9, [sp, #16]
  412828:	add	x0, sp, #0x10
  41282c:	stp	x8, x9, [sp]
  412830:	ldp	d0, d1, [x20, #40]
  412834:	ldp	d2, d3, [x19]
  412838:	ldr	d4, [x20, #64]
  41283c:	fsub	d0, d2, d0
  412840:	fsub	d1, d1, d3
  412844:	fdiv	d0, d0, d4
  412848:	fdiv	d1, d1, d4
  41284c:	bl	40ad74 <sqrt@plt+0x9094>
  412850:	ldp	x8, x9, [sp, #16]
  412854:	add	x0, sp, #0x10
  412858:	mov	x1, sp
  41285c:	stp	x8, x9, [sp, #16]
  412860:	bl	40ad00 <sqrt@plt+0x9020>
  412864:	mov	v2.16b, v0.16b
  412868:	ldp	d0, d3, [sp]
  41286c:	mov	v4.16b, v1.16b
  412870:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412874:	add	x0, x0, #0x1a5
  412878:	mov	v1.16b, v3.16b
  41287c:	mov	v3.16b, v4.16b
  412880:	bl	401cd0 <printf@plt>
  412884:	ldp	x20, x19, [sp, #48]
  412888:	ldp	x29, x30, [sp, #32]
  41288c:	add	sp, sp, #0x40
  412890:	ret
  412894:	sub	sp, sp, #0x70
  412898:	stp	d9, d8, [sp, #32]
  41289c:	stp	x29, x30, [sp, #48]
  4128a0:	str	x23, [sp, #64]
  4128a4:	stp	x22, x21, [sp, #80]
  4128a8:	stp	x20, x19, [sp, #96]
  4128ac:	add	x29, sp, #0x20
  4128b0:	ldp	d0, d1, [x0, #40]
  4128b4:	ldp	d2, d3, [x1]
  4128b8:	ldr	d4, [x0, #64]
  4128bc:	mov	x20, x0
  4128c0:	add	x0, sp, #0x10
  4128c4:	fsub	d0, d2, d0
  4128c8:	fsub	d1, d1, d3
  4128cc:	fdiv	d0, d0, d4
  4128d0:	fdiv	d1, d1, d4
  4128d4:	mov	w21, w3
  4128d8:	mov	x19, x2
  4128dc:	bl	40ad74 <sqrt@plt+0x9094>
  4128e0:	ldp	d0, d1, [sp, #16]
  4128e4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4128e8:	add	x0, x0, #0x1d1
  4128ec:	stp	d0, d1, [sp]
  4128f0:	bl	401cd0 <printf@plt>
  4128f4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4128f8:	ldr	x1, [x8, #2472]
  4128fc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412900:	add	x0, x0, #0x1e4
  412904:	bl	4018a0 <fputs@plt>
  412908:	cmp	w21, #0x1
  41290c:	b.lt	412998 <sqrt@plt+0x10cb8>  // b.tstop
  412910:	mov	w8, w21
  412914:	adrp	x21, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412918:	mov	x22, xzr
  41291c:	lsl	x23, x8, #4
  412920:	add	x21, x21, #0xb6
  412924:	add	x8, x19, x22
  412928:	ldp	d0, d1, [x20, #40]
  41292c:	ldp	d2, d3, [x8]
  412930:	ldr	d4, [x20, #64]
  412934:	add	x0, sp, #0x10
  412938:	fsub	d0, d2, d0
  41293c:	fsub	d1, d1, d3
  412940:	fdiv	d0, d0, d4
  412944:	fdiv	d1, d1, d4
  412948:	bl	40ad74 <sqrt@plt+0x9094>
  41294c:	ldp	x8, x9, [sp, #16]
  412950:	add	x0, sp, #0x10
  412954:	mov	x1, sp
  412958:	stp	x8, x9, [sp, #16]
  41295c:	bl	40ad00 <sqrt@plt+0x9020>
  412960:	mov	v8.16b, v0.16b
  412964:	ldr	q0, [sp, #16]
  412968:	mov	v9.16b, v1.16b
  41296c:	str	q0, [sp]
  412970:	cbz	x22, 41297c <sqrt@plt+0x10c9c>
  412974:	mov	w0, #0x20                  	// #32
  412978:	bl	401a70 <putchar@plt>
  41297c:	mov	x0, x21
  412980:	mov	v0.16b, v8.16b
  412984:	mov	v1.16b, v9.16b
  412988:	bl	401cd0 <printf@plt>
  41298c:	add	x22, x22, #0x10
  412990:	cmp	x23, x22
  412994:	b.ne	412924 <sqrt@plt+0x10c44>  // b.any
  412998:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  41299c:	add	x0, x0, #0x386
  4129a0:	bl	4018e0 <puts@plt>
  4129a4:	ldp	x20, x19, [sp, #96]
  4129a8:	ldp	x22, x21, [sp, #80]
  4129ac:	ldr	x23, [sp, #64]
  4129b0:	ldp	x29, x30, [sp, #48]
  4129b4:	ldp	d9, d8, [sp, #32]
  4129b8:	add	sp, sp, #0x70
  4129bc:	ret
  4129c0:	sub	sp, sp, #0x70
  4129c4:	stp	d9, d8, [sp, #32]
  4129c8:	stp	x29, x30, [sp, #48]
  4129cc:	str	x23, [sp, #64]
  4129d0:	stp	x22, x21, [sp, #80]
  4129d4:	stp	x20, x19, [sp, #96]
  4129d8:	add	x29, sp, #0x20
  4129dc:	ldp	d0, d1, [x0, #40]
  4129e0:	ldp	d2, d3, [x2]
  4129e4:	ldr	d4, [x0, #64]
  4129e8:	mov	x19, x0
  4129ec:	add	x0, sp, #0x10
  4129f0:	fsub	d0, d2, d0
  4129f4:	fsub	d1, d1, d3
  4129f8:	fdiv	d0, d0, d4
  4129fc:	fdiv	d1, d1, d4
  412a00:	mov	w21, w3
  412a04:	mov	x20, x2
  412a08:	mov	w22, w1
  412a0c:	bl	40ad74 <sqrt@plt+0x9094>
  412a10:	ldp	d0, d1, [sp, #16]
  412a14:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412a18:	add	x0, x0, #0x1d1
  412a1c:	stp	d0, d1, [sp]
  412a20:	bl	401cd0 <printf@plt>
  412a24:	cmp	w22, #0x0
  412a28:	mov	w8, #0x50                  	// #80
  412a2c:	mov	w9, #0x70                  	// #112
  412a30:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412a34:	csel	w1, w9, w8, eq  // eq = none
  412a38:	add	x0, x0, #0x1ea
  412a3c:	bl	401cd0 <printf@plt>
  412a40:	cmp	w21, #0x2
  412a44:	b.lt	412ad4 <sqrt@plt+0x10df4>  // b.tstop
  412a48:	mov	w8, w21
  412a4c:	add	x21, x20, #0x18
  412a50:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412a54:	mov	x22, xzr
  412a58:	sub	x23, x8, #0x1
  412a5c:	add	x20, x20, #0xb6
  412a60:	ldp	d0, d3, [x21, #-8]
  412a64:	ldp	d1, d2, [x19, #40]
  412a68:	ldr	d4, [x19, #64]
  412a6c:	add	x0, sp, #0x10
  412a70:	fsub	d0, d0, d1
  412a74:	fsub	d1, d2, d3
  412a78:	fdiv	d0, d0, d4
  412a7c:	fdiv	d1, d1, d4
  412a80:	bl	40ad74 <sqrt@plt+0x9094>
  412a84:	ldp	x8, x9, [sp, #16]
  412a88:	add	x0, sp, #0x10
  412a8c:	mov	x1, sp
  412a90:	stp	x8, x9, [sp, #16]
  412a94:	bl	40ad00 <sqrt@plt+0x9020>
  412a98:	mov	v8.16b, v0.16b
  412a9c:	ldr	q0, [sp, #16]
  412aa0:	mov	v9.16b, v1.16b
  412aa4:	str	q0, [sp]
  412aa8:	cbz	x22, 412ab4 <sqrt@plt+0x10dd4>
  412aac:	mov	w0, #0x20                  	// #32
  412ab0:	bl	401a70 <putchar@plt>
  412ab4:	mov	x0, x20
  412ab8:	mov	v0.16b, v8.16b
  412abc:	mov	v1.16b, v9.16b
  412ac0:	bl	401cd0 <printf@plt>
  412ac4:	add	x22, x22, #0x1
  412ac8:	cmp	x23, x22
  412acc:	add	x21, x21, #0x10
  412ad0:	b.ne	412a60 <sqrt@plt+0x10d80>  // b.any
  412ad4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412ad8:	add	x0, x0, #0x386
  412adc:	bl	4018e0 <puts@plt>
  412ae0:	ldp	x20, x19, [sp, #96]
  412ae4:	ldp	x22, x21, [sp, #80]
  412ae8:	ldr	x23, [sp, #64]
  412aec:	ldp	x29, x30, [sp, #48]
  412af0:	ldp	d9, d8, [sp, #32]
  412af4:	add	sp, sp, #0x70
  412af8:	ret
  412afc:	sub	sp, sp, #0x90
  412b00:	str	d10, [sp, #16]
  412b04:	stp	d9, d8, [sp, #32]
  412b08:	stp	x29, x30, [sp, #48]
  412b0c:	stp	x28, x27, [sp, #64]
  412b10:	stp	x26, x25, [sp, #80]
  412b14:	stp	x24, x23, [sp, #96]
  412b18:	stp	x22, x21, [sp, #112]
  412b1c:	stp	x20, x19, [sp, #128]
  412b20:	add	x29, sp, #0x10
  412b24:	ldr	x8, [x0]
  412b28:	mov	v8.16b, v0.16b
  412b2c:	fmov	d0, #-2.000000000000000000e+00
  412b30:	mov	w24, w3
  412b34:	ldr	x8, [x8, #232]
  412b38:	mov	x19, x2
  412b3c:	mov	x20, x0
  412b40:	mov	x21, x1
  412b44:	blr	x8
  412b48:	fcmp	d8, #0.0
  412b4c:	mov	w9, wzr
  412b50:	b.eq	412bb0 <sqrt@plt+0x10ed0>  // b.none
  412b54:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  412b58:	ldr	w8, [x8, #2156]
  412b5c:	cbz	w8, 412bb0 <sqrt@plt+0x10ed0>
  412b60:	ldp	d0, d1, [x20, #40]
  412b64:	ldp	d2, d3, [x21]
  412b68:	ldr	d4, [x20, #64]
  412b6c:	mov	x0, sp
  412b70:	fsub	d0, d2, d0
  412b74:	fsub	d1, d1, d3
  412b78:	fdiv	d0, d0, d4
  412b7c:	fdiv	d1, d1, d4
  412b80:	bl	40ad74 <sqrt@plt+0x9094>
  412b84:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412b88:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x5a6c>
  412b8c:	ldr	d2, [x8, #128]
  412b90:	ldr	d3, [x9, #3224]
  412b94:	ldp	d0, d1, [sp]
  412b98:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412b9c:	fmul	d2, d8, d2
  412ba0:	fdiv	d2, d2, d3
  412ba4:	add	x0, x0, #0x1f1
  412ba8:	bl	401cd0 <printf@plt>
  412bac:	mov	w9, #0x1                   	// #1
  412bb0:	subs	w22, w24, #0x1
  412bb4:	str	w9, [x29, #12]
  412bb8:	b.lt	412d18 <sqrt@plt+0x11038>  // b.tstop
  412bbc:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412bc0:	ldr	d8, [x8, #136]
  412bc4:	adrp	x25, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412bc8:	adrp	x26, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412bcc:	mov	x23, xzr
  412bd0:	mov	w28, w24
  412bd4:	add	x25, x25, #0x29a
  412bd8:	adrp	x24, 430000 <_Znam@GLIBCXX_3.4>
  412bdc:	add	x26, x26, #0x2ea
  412be0:	ldr	x8, [x19]
  412be4:	cbz	x8, 412d08 <sqrt@plt+0x11028>
  412be8:	ldrb	w8, [x8]
  412bec:	cbz	w8, 412d08 <sqrt@plt+0x11028>
  412bf0:	ldp	d0, d1, [x20, #40]
  412bf4:	ldp	d2, d3, [x21]
  412bf8:	ldr	d4, [x20, #64]
  412bfc:	mov	x0, sp
  412c00:	fsub	d0, d2, d0
  412c04:	fsub	d1, d1, d3
  412c08:	fdiv	d0, d0, d4
  412c0c:	fdiv	d1, d1, d4
  412c10:	bl	40ad74 <sqrt@plt+0x9094>
  412c14:	ldr	x1, [x19, #16]
  412c18:	ldp	d10, d9, [sp]
  412c1c:	cbz	x1, 412c34 <sqrt@plt+0x10f54>
  412c20:	ldr	x8, [x20]
  412c24:	ldr	w2, [x19, #24]
  412c28:	mov	x0, x20
  412c2c:	ldr	x8, [x8, #104]
  412c30:	blr	x8
  412c34:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412c38:	add	x0, x0, #0x276
  412c3c:	mov	v0.16b, v10.16b
  412c40:	bl	401cd0 <printf@plt>
  412c44:	ldr	x27, [x19]
  412c48:	mov	w1, #0x27                  	// #39
  412c4c:	mov	x0, x27
  412c50:	bl	4019d0 <strchr@plt>
  412c54:	ldr	w8, [x19, #8]
  412c58:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412c5c:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x4a6c>
  412c60:	cmp	x0, #0x0
  412c64:	add	x9, x9, #0x34c
  412c68:	add	x10, x10, #0x4c0
  412c6c:	csel	x1, x10, x9, eq  // eq = none
  412c70:	cmp	w8, #0x1
  412c74:	b.eq	412c9c <sqrt@plt+0x10fbc>  // b.none
  412c78:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412c7c:	cmp	w8, #0x2
  412c80:	add	x0, x0, #0x27f
  412c84:	b.eq	412c90 <sqrt@plt+0x10fb0>  // b.none
  412c88:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412c8c:	add	x0, x0, #0x28a
  412c90:	mov	x2, x27
  412c94:	mov	x3, x1
  412c98:	bl	401cd0 <printf@plt>
  412c9c:	mov	w0, #0x27                  	// #39
  412ca0:	bl	401a70 <putchar@plt>
  412ca4:	mov	x0, x25
  412ca8:	mov	v0.16b, v9.16b
  412cac:	mov	w1, w22
  412cb0:	mov	w2, w23
  412cb4:	mov	v1.16b, v8.16b
  412cb8:	bl	401cd0 <printf@plt>
  412cbc:	ldr	w8, [x19, #12]
  412cc0:	cmp	w8, #0x1
  412cc4:	b.eq	412cdc <sqrt@plt+0x10ffc>  // b.none
  412cc8:	cmp	w8, #0x2
  412ccc:	b.ne	412ce8 <sqrt@plt+0x11008>  // b.any
  412cd0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412cd4:	add	x0, x0, #0x2bb
  412cd8:	b	412ce4 <sqrt@plt+0x11004>
  412cdc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412ce0:	add	x0, x0, #0x2b6
  412ce4:	bl	401cd0 <printf@plt>
  412ce8:	mov	w0, #0x27                  	// #39
  412cec:	bl	401a70 <putchar@plt>
  412cf0:	ldr	x0, [x19]
  412cf4:	ldr	x1, [x24, #2472]
  412cf8:	bl	4018a0 <fputs@plt>
  412cfc:	ldr	x1, [x24, #2472]
  412d00:	mov	x0, x26
  412d04:	bl	4018a0 <fputs@plt>
  412d08:	add	x23, x23, #0x1
  412d0c:	cmp	x28, x23
  412d10:	add	x19, x19, #0x20
  412d14:	b.ne	412be0 <sqrt@plt+0x10f00>  // b.any
  412d18:	ldr	w8, [x29, #12]
  412d1c:	cbz	w8, 412d2c <sqrt@plt+0x1104c>
  412d20:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412d24:	add	x0, x0, #0x38f
  412d28:	bl	4018e0 <puts@plt>
  412d2c:	ldp	x20, x19, [sp, #128]
  412d30:	ldp	x22, x21, [sp, #112]
  412d34:	ldp	x24, x23, [sp, #96]
  412d38:	ldp	x26, x25, [sp, #80]
  412d3c:	ldp	x28, x27, [sp, #64]
  412d40:	ldp	x29, x30, [sp, #48]
  412d44:	ldp	d9, d8, [sp, #32]
  412d48:	ldr	d10, [sp, #16]
  412d4c:	add	sp, sp, #0x90
  412d50:	ret
  412d54:	str	d8, [sp, #-32]!
  412d58:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  412d5c:	ldr	w8, [x8, #2156]
  412d60:	fcmp	d0, #0.0
  412d64:	fmov	d1, #-1.000000000000000000e+00
  412d68:	fcsel	d8, d1, d0, mi  // mi = first
  412d6c:	stp	x29, x30, [sp, #8]
  412d70:	str	x19, [sp, #24]
  412d74:	mov	x29, sp
  412d78:	cbz	w8, 412da4 <sqrt@plt+0x110c4>
  412d7c:	ldr	d0, [x0, #72]
  412d80:	mov	x19, x0
  412d84:	fcmp	d8, d0
  412d88:	b.eq	412da4 <sqrt@plt+0x110c4>  // b.none
  412d8c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412d90:	fneg	d1, d8
  412d94:	add	x0, x0, #0x2c0
  412d98:	mov	v0.16b, v8.16b
  412d9c:	bl	401cd0 <printf@plt>
  412da0:	str	d8, [x19, #72]
  412da4:	ldr	x19, [sp, #24]
  412da8:	ldp	x29, x30, [sp, #8]
  412dac:	ldr	d8, [sp], #32
  412db0:	ret
  412db4:	str	d8, [sp, #-32]!
  412db8:	stp	x29, x30, [sp, #8]
  412dbc:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  412dc0:	ldr	w8, [x8, #2156]
  412dc4:	str	x19, [sp, #24]
  412dc8:	mov	x19, x0
  412dcc:	mov	x29, sp
  412dd0:	cbz	w8, 412dfc <sqrt@plt+0x1111c>
  412dd4:	mov	v8.16b, v0.16b
  412dd8:	ldr	d0, [x19, #80]
  412ddc:	fcmp	d0, d8
  412de0:	b.eq	412dfc <sqrt@plt+0x1111c>  // b.none
  412de4:	fmov	d0, #1.000000000000000000e+00
  412de8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412dec:	fsub	d0, d0, d8
  412df0:	add	x0, x0, #0x2dd
  412df4:	bl	401cd0 <printf@plt>
  412df8:	str	d8, [x19, #80]
  412dfc:	ldr	x0, [x19, #88]
  412e00:	cbz	x0, 412e24 <sqrt@plt+0x11144>
  412e04:	bl	401990 <free@plt>
  412e08:	str	xzr, [x19, #88]
  412e0c:	ldr	x19, [sp, #24]
  412e10:	ldp	x29, x30, [sp, #8]
  412e14:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412e18:	add	x0, x0, #0x3c6
  412e1c:	ldr	d8, [sp], #32
  412e20:	b	4018e0 <puts@plt>
  412e24:	ldr	x19, [sp, #24]
  412e28:	ldp	x29, x30, [sp, #8]
  412e2c:	ldr	d8, [sp], #32
  412e30:	ret
  412e34:	stp	x29, x30, [sp, #-48]!
  412e38:	str	x21, [sp, #16]
  412e3c:	stp	x20, x19, [sp, #32]
  412e40:	mov	x29, sp
  412e44:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  412e48:	ldr	w8, [x8, #2156]
  412e4c:	cbz	w8, 412ebc <sqrt@plt+0x111dc>
  412e50:	ldr	x8, [x0, #88]
  412e54:	mov	x19, x2
  412e58:	mov	x21, x1
  412e5c:	mov	x20, x0
  412e60:	cbnz	x8, 412e6c <sqrt@plt+0x1118c>
  412e64:	ldr	x8, [x20, #96]
  412e68:	cbz	x8, 412e7c <sqrt@plt+0x1119c>
  412e6c:	ldr	x8, [x20]
  412e70:	mov	x0, x20
  412e74:	ldr	x8, [x8, #120]
  412e78:	blr	x8
  412e7c:	cbz	x21, 412e9c <sqrt@plt+0x111bc>
  412e80:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412e84:	add	x0, x0, #0x2f3
  412e88:	mov	x1, x21
  412e8c:	bl	401cd0 <printf@plt>
  412e90:	mov	x0, x21
  412e94:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  412e98:	str	x0, [x20, #88]
  412e9c:	cbz	x19, 412ebc <sqrt@plt+0x111dc>
  412ea0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412ea4:	add	x0, x0, #0x2ff
  412ea8:	mov	x1, x19
  412eac:	bl	401cd0 <printf@plt>
  412eb0:	mov	x0, x19
  412eb4:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  412eb8:	str	x0, [x20, #96]
  412ebc:	ldp	x20, x19, [sp, #32]
  412ec0:	ldr	x21, [sp, #16]
  412ec4:	ldp	x29, x30, [sp], #48
  412ec8:	ret
  412ecc:	stp	x29, x30, [sp, #-32]!
  412ed0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  412ed4:	ldr	w8, [x8, #2156]
  412ed8:	str	x19, [sp, #16]
  412edc:	mov	x29, sp
  412ee0:	cbz	w8, 412f28 <sqrt@plt+0x11248>
  412ee4:	ldr	x8, [x0, #88]
  412ee8:	mov	x19, x0
  412eec:	cbz	x8, 412f08 <sqrt@plt+0x11228>
  412ef0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412ef4:	add	x0, x0, #0x3c6
  412ef8:	bl	4018e0 <puts@plt>
  412efc:	ldr	x0, [x19, #88]
  412f00:	bl	401990 <free@plt>
  412f04:	str	xzr, [x19, #88]
  412f08:	ldr	x8, [x19, #96]
  412f0c:	cbz	x8, 412f28 <sqrt@plt+0x11248>
  412f10:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412f14:	add	x0, x0, #0x3be
  412f18:	bl	4018e0 <puts@plt>
  412f1c:	ldr	x0, [x19, #96]
  412f20:	bl	401990 <free@plt>
  412f24:	str	xzr, [x19, #96]
  412f28:	ldr	x19, [sp, #16]
  412f2c:	ldp	x29, x30, [sp], #32
  412f30:	ret
  412f34:	ldr	x0, [x0, #88]
  412f38:	ret
  412f3c:	ldr	x0, [x0, #96]
  412f40:	ret
  412f44:	sub	sp, sp, #0x30
  412f48:	stp	x29, x30, [sp, #16]
  412f4c:	stp	x20, x19, [sp, #32]
  412f50:	add	x29, sp, #0x10
  412f54:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  412f58:	ldr	w8, [x8, #2156]
  412f5c:	mov	x19, x1
  412f60:	mov	x20, x0
  412f64:	cbz	w8, 412fa0 <sqrt@plt+0x112c0>
  412f68:	ldr	x8, [x20]
  412f6c:	ldr	d0, [x2, #16]
  412f70:	mov	x0, x20
  412f74:	ldr	x8, [x8, #232]
  412f78:	blr	x8
  412f7c:	ldr	x8, [x20]
  412f80:	mov	x0, x20
  412f84:	mov	x1, x19
  412f88:	mov	x2, x19
  412f8c:	ldr	x3, [x8, #184]
  412f90:	ldp	x20, x19, [sp, #32]
  412f94:	ldp	x29, x30, [sp, #16]
  412f98:	add	sp, sp, #0x30
  412f9c:	br	x3
  412fa0:	ldp	d0, d1, [x20, #40]
  412fa4:	ldp	d2, d3, [x19]
  412fa8:	ldr	d4, [x20, #64]
  412fac:	mov	x0, sp
  412fb0:	fsub	d0, d2, d0
  412fb4:	fsub	d1, d1, d3
  412fb8:	fdiv	d0, d0, d4
  412fbc:	fdiv	d1, d1, d4
  412fc0:	bl	40ad74 <sqrt@plt+0x9094>
  412fc4:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412fc8:	ldp	d0, d1, [sp]
  412fcc:	ldr	d2, [x8, #144]
  412fd0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  412fd4:	add	x0, x0, #0x30b
  412fd8:	bl	401cd0 <printf@plt>
  412fdc:	ldp	x20, x19, [sp, #32]
  412fe0:	ldp	x29, x30, [sp, #16]
  412fe4:	add	sp, sp, #0x30
  412fe8:	ret
  412fec:	stp	x29, x30, [sp, #-48]!
  412ff0:	stp	x20, x19, [sp, #32]
  412ff4:	ldr	x8, [x0, #32]
  412ff8:	str	x21, [sp, #16]
  412ffc:	mov	w19, w2
  413000:	mov	x20, x0
  413004:	mov	x21, x1
  413008:	mov	x29, sp
  41300c:	cbz	x8, 413020 <sqrt@plt+0x11340>
  413010:	mov	x0, x21
  413014:	mov	x1, x8
  413018:	bl	401bc0 <strcmp@plt>
  41301c:	cbz	w0, 413048 <sqrt@plt+0x11368>
  413020:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413024:	add	x0, x0, #0x341
  413028:	mov	w1, w19
  41302c:	mov	x2, x21
  413030:	bl	401cd0 <printf@plt>
  413034:	str	x21, [x20, #32]
  413038:	ldp	x20, x19, [sp, #32]
  41303c:	ldr	x21, [sp, #16]
  413040:	ldp	x29, x30, [sp], #48
  413044:	ret
  413048:	mov	w1, w19
  41304c:	ldp	x20, x19, [sp, #32]
  413050:	ldr	x21, [sp, #16]
  413054:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413058:	add	x0, x0, #0x339
  41305c:	ldp	x29, x30, [sp], #48
  413060:	b	401cd0 <printf@plt>
  413064:	brk	#0x1
  413068:	stp	x29, x30, [sp, #-32]!
  41306c:	stp	x20, x19, [sp, #16]
  413070:	mov	x29, sp
  413074:	mov	w0, #0x50                  	// #80
  413078:	bl	4154e4 <_Znwm@@Base>
  41307c:	mov	x19, x0
  413080:	bl	4130a8 <sqrt@plt+0x113c8>
  413084:	mov	x0, x19
  413088:	ldp	x20, x19, [sp, #16]
  41308c:	ldp	x29, x30, [sp], #32
  413090:	ret
  413094:	mov	x20, x0
  413098:	mov	x0, x19
  41309c:	bl	415588 <_ZdlPv@@Base>
  4130a0:	mov	x0, x20
  4130a4:	bl	401c60 <_Unwind_Resume@plt>
  4130a8:	stp	x29, x30, [sp, #-32]!
  4130ac:	stp	x20, x19, [sp, #16]
  4130b0:	mov	x29, sp
  4130b4:	mov	x19, x0
  4130b8:	bl	40ab04 <sqrt@plt+0x8e24>
  4130bc:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4130c0:	add	x8, x8, #0x400
  4130c4:	mov	x0, x19
  4130c8:	str	x8, [x0], #32
  4130cc:	bl	40ad6c <sqrt@plt+0x908c>
  4130d0:	ldp	x20, x19, [sp, #16]
  4130d4:	ldp	x29, x30, [sp], #32
  4130d8:	ret
  4130dc:	mov	x20, x0
  4130e0:	mov	x0, x19
  4130e4:	bl	40ab18 <sqrt@plt+0x8e38>
  4130e8:	mov	x0, x20
  4130ec:	bl	401c60 <_Unwind_Resume@plt>
  4130f0:	stp	x29, x30, [sp, #-32]!
  4130f4:	str	x19, [sp, #16]
  4130f8:	mov	x29, sp
  4130fc:	mov	x19, x0
  413100:	bl	40ab18 <sqrt@plt+0x8e38>
  413104:	mov	x0, x19
  413108:	ldr	x19, [sp, #16]
  41310c:	ldp	x29, x30, [sp], #32
  413110:	b	415588 <_ZdlPv@@Base>
  413114:	ldr	d2, [x0, #72]
  413118:	fcmp	d0, #0.0
  41311c:	fmov	d1, #-1.000000000000000000e+00
  413120:	fcsel	d1, d1, d0, mi  // mi = first
  413124:	fcmp	d1, d2
  413128:	b.eq	413164 <sqrt@plt+0x11484>  // b.none
  41312c:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413130:	ldr	d2, [x8, #976]
  413134:	fmov	d3, #5.000000000000000000e-01
  413138:	fcmp	d0, #0.0
  41313c:	mov	w8, #0x8                   	// #8
  413140:	fmul	d0, d1, d2
  413144:	fadd	d0, d0, d3
  413148:	fcvtzs	w9, d0
  41314c:	csel	w1, w8, w9, mi  // mi = first
  413150:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413154:	add	x8, x8, #0x5e0
  413158:	str	d1, [x0, #72]
  41315c:	mov	x0, x8
  413160:	b	401cd0 <printf@plt>
  413164:	ret
  413168:	stp	x29, x30, [sp, #-48]!
  41316c:	str	x21, [sp, #16]
  413170:	stp	x20, x19, [sp, #32]
  413174:	mov	x29, sp
  413178:	ldr	x8, [x1]
  41317c:	mov	x19, x2
  413180:	mov	x20, x1
  413184:	mov	x21, x0
  413188:	str	x8, [x0, #32]
  41318c:	ldr	x8, [x2, #8]
  413190:	str	x8, [x0, #40]
  413194:	bl	40aba0 <sqrt@plt+0x8ec0>
  413198:	str	d0, [x21, #64]
  41319c:	ldr	q1, [x19]
  4131a0:	ldr	q2, [x20]
  4131a4:	dup	v0.2d, v0.d[0]
  4131a8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4131ac:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4131b0:	fsub	v1.2d, v1.2d, v2.2d
  4131b4:	fdiv	v0.2d, v1.2d, v0.2d
  4131b8:	ext	v0.16b, v0.16b, v0.16b, #8
  4131bc:	str	q0, [x21, #48]
  4131c0:	ldr	x1, [x8, #3752]
  4131c4:	add	x0, x0, #0x5f7
  4131c8:	mov	x2, x1
  4131cc:	mov	x3, x1
  4131d0:	bl	401cd0 <printf@plt>
  4131d4:	mov	x8, #0xc000000000000000    	// #-4611686018427387904
  4131d8:	str	x8, [x21, #72]
  4131dc:	ldp	x20, x19, [sp, #32]
  4131e0:	ldr	x21, [sp, #16]
  4131e4:	ldp	x29, x30, [sp], #48
  4131e8:	ret
  4131ec:	ldp	d0, d1, [x0, #48]
  4131f0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4131f4:	add	x0, x0, #0x6ea
  4131f8:	b	401cd0 <printf@plt>
  4131fc:	sub	sp, sp, #0x80
  413200:	stp	d9, d8, [sp, #16]
  413204:	stp	x29, x30, [sp, #32]
  413208:	stp	x28, x27, [sp, #48]
  41320c:	stp	x26, x25, [sp, #64]
  413210:	stp	x24, x23, [sp, #80]
  413214:	stp	x22, x21, [sp, #96]
  413218:	stp	x20, x19, [sp, #112]
  41321c:	add	x29, sp, #0x10
  413220:	ldp	d0, d1, [x0, #32]
  413224:	ldp	d2, d3, [x1]
  413228:	ldr	d4, [x0, #64]
  41322c:	mov	x0, sp
  413230:	mov	w20, w3
  413234:	fsub	d0, d2, d0
  413238:	fsub	d1, d1, d3
  41323c:	fdiv	d0, d0, d4
  413240:	fdiv	d1, d1, d4
  413244:	mov	x19, x2
  413248:	bl	40ad74 <sqrt@plt+0x9094>
  41324c:	cmp	w20, #0x1
  413250:	b.lt	413354 <sqrt@plt+0x11674>  // b.tstop
  413254:	ldp	d8, d9, [sp]
  413258:	mov	w26, w20
  41325c:	neg	w27, w20
  413260:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413264:	adrp	x21, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413268:	adrp	x22, 41c000 <_ZdlPvm@@Base+0x6a6c>
  41326c:	adrp	x24, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413270:	adrp	x25, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413274:	add	x28, x19, #0x8
  413278:	mov	w19, #0x1                   	// #1
  41327c:	add	x20, x20, #0x807
  413280:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  413284:	add	x21, x21, #0x82e
  413288:	add	x22, x22, #0x847
  41328c:	add	x24, x24, #0x83c
  413290:	add	x25, x25, #0x770
  413294:	ldur	x8, [x28, #-8]
  413298:	cbz	x8, 413344 <sqrt@plt+0x11664>
  41329c:	ldrb	w8, [x8]
  4132a0:	cbz	w8, 413344 <sqrt@plt+0x11664>
  4132a4:	ldr	w8, [x28, #4]
  4132a8:	cmp	w8, #0x2
  4132ac:	cinc	w9, w19, eq  // eq = none
  4132b0:	cmp	w8, #0x1
  4132b4:	csel	w8, wzr, w9, eq  // eq = none
  4132b8:	adds	w1, w8, w27
  4132bc:	b.eq	4132d0 <sqrt@plt+0x115f0>  // b.none
  4132c0:	mov	x0, x25
  4132c4:	mov	v0.16b, v9.16b
  4132c8:	bl	401cd0 <printf@plt>
  4132cc:	b	4132e0 <sqrt@plt+0x11600>
  4132d0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4132d4:	add	x0, x0, #0x73a
  4132d8:	mov	v0.16b, v9.16b
  4132dc:	bl	401cd0 <printf@plt>
  4132e0:	mov	x0, x20
  4132e4:	mov	v0.16b, v8.16b
  4132e8:	bl	401cd0 <printf@plt>
  4132ec:	ldr	x1, [x23, #2472]
  4132f0:	mov	x0, x21
  4132f4:	bl	4018a0 <fputs@plt>
  4132f8:	ldr	w8, [x28]
  4132fc:	cmp	w8, #0x1
  413300:	b.eq	413310 <sqrt@plt+0x11630>  // b.none
  413304:	ldr	x1, [x23, #2472]
  413308:	mov	x0, x24
  41330c:	bl	4018a0 <fputs@plt>
  413310:	ldur	x0, [x28, #-8]
  413314:	ldr	x1, [x23, #2472]
  413318:	bl	4018a0 <fputs@plt>
  41331c:	ldr	w8, [x28]
  413320:	cmp	w8, #0x2
  413324:	b.eq	413338 <sqrt@plt+0x11658>  // b.none
  413328:	ldr	x1, [x23, #2472]
  41332c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413330:	add	x0, x0, #0x842
  413334:	bl	4018a0 <fputs@plt>
  413338:	ldr	x1, [x23, #2472]
  41333c:	mov	x0, x22
  413340:	bl	4018a0 <fputs@plt>
  413344:	add	w27, w27, #0x2
  413348:	subs	x26, x26, #0x1
  41334c:	add	x28, x28, #0x20
  413350:	b.ne	413294 <sqrt@plt+0x115b4>  // b.any
  413354:	ldp	x20, x19, [sp, #112]
  413358:	ldp	x22, x21, [sp, #96]
  41335c:	ldp	x24, x23, [sp, #80]
  413360:	ldp	x26, x25, [sp, #64]
  413364:	ldp	x28, x27, [sp, #48]
  413368:	ldp	x29, x30, [sp, #32]
  41336c:	ldp	d9, d8, [sp, #16]
  413370:	add	sp, sp, #0x80
  413374:	ret
  413378:	sub	sp, sp, #0x20
  41337c:	stp	x29, x30, [sp, #16]
  413380:	add	x29, sp, #0x10
  413384:	ldp	d0, d1, [x0, #32]
  413388:	ldp	d2, d3, [x1]
  41338c:	ldr	d4, [x0, #64]
  413390:	mov	x0, sp
  413394:	fsub	d0, d2, d0
  413398:	fsub	d1, d1, d3
  41339c:	fdiv	d0, d0, d4
  4133a0:	fdiv	d1, d1, d4
  4133a4:	bl	40ad74 <sqrt@plt+0x9094>
  4133a8:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4133ac:	ldr	d0, [x8, #984]
  4133b0:	ldp	d1, d2, [sp]
  4133b4:	fmov	d3, #5.000000000000000000e-01
  4133b8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4133bc:	add	x0, x0, #0x84c
  4133c0:	fmul	d1, d1, d0
  4133c4:	fmul	d0, d2, d0
  4133c8:	fadd	d1, d1, d3
  4133cc:	fadd	d0, d0, d3
  4133d0:	fcvtzs	w1, d1
  4133d4:	fcvtzs	w2, d0
  4133d8:	bl	401cd0 <printf@plt>
  4133dc:	ldp	x29, x30, [sp, #16]
  4133e0:	add	sp, sp, #0x20
  4133e4:	ret
  4133e8:	stp	x29, x30, [sp, #-64]!
  4133ec:	str	x23, [sp, #16]
  4133f0:	stp	x22, x21, [sp, #32]
  4133f4:	stp	x20, x19, [sp, #48]
  4133f8:	mov	x29, sp
  4133fc:	ldr	x8, [x0]
  413400:	ldr	d0, [x4, #16]
  413404:	mov	x19, x4
  413408:	mov	w22, w3
  41340c:	ldr	x8, [x8, #184]
  413410:	mov	x21, x2
  413414:	mov	x20, x0
  413418:	mov	x23, x1
  41341c:	blr	x8
  413420:	mov	x0, x20
  413424:	mov	x1, x23
  413428:	bl	413378 <sqrt@plt+0x11698>
  41342c:	cmp	w22, #0x1
  413430:	b.lt	413450 <sqrt@plt+0x11770>  // b.tstop
  413434:	mov	w22, w22
  413438:	mov	x0, x20
  41343c:	mov	x1, x21
  413440:	bl	413378 <sqrt@plt+0x11698>
  413444:	subs	x22, x22, #0x1
  413448:	add	x21, x21, #0x10
  41344c:	b.ne	413438 <sqrt@plt+0x11758>  // b.any
  413450:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  413454:	ldr	x1, [x21, #2472]
  413458:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  41345c:	add	x0, x0, #0x866
  413460:	bl	4018a0 <fputs@plt>
  413464:	ldr	w8, [x19]
  413468:	cmp	w8, #0x3
  41346c:	b.hi	4134d8 <sqrt@plt+0x117f8>  // b.pmore
  413470:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413474:	add	x9, x9, #0x3e8
  413478:	adr	x10, 413488 <sqrt@plt+0x117a8>
  41347c:	ldrb	w11, [x9, x8]
  413480:	add	x10, x10, x11, lsl #2
  413484:	br	x10
  413488:	ldr	x1, [x21, #2472]
  41348c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413490:	add	x0, x0, #0x874
  413494:	b	4134a4 <sqrt@plt+0x117c4>
  413498:	ldr	x1, [x21, #2472]
  41349c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4134a0:	add	x0, x0, #0x877
  4134a4:	bl	4018a0 <fputs@plt>
  4134a8:	b	4134d8 <sqrt@plt+0x117f8>
  4134ac:	ldr	d0, [x19, #8]
  4134b0:	ldr	d1, [x20, #64]
  4134b4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4134b8:	add	x0, x0, #0x87a
  4134bc:	b	4134d0 <sqrt@plt+0x117f0>
  4134c0:	ldr	d0, [x19, #8]
  4134c4:	ldr	d1, [x20, #64]
  4134c8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4134cc:	add	x0, x0, #0x882
  4134d0:	fdiv	d0, d0, d1
  4134d4:	bl	401cd0 <printf@plt>
  4134d8:	ldr	x1, [x21, #2472]
  4134dc:	ldp	x20, x19, [sp, #48]
  4134e0:	ldp	x22, x21, [sp, #32]
  4134e4:	ldr	x23, [sp, #16]
  4134e8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4134ec:	add	x0, x0, #0x848
  4134f0:	ldp	x29, x30, [sp], #64
  4134f4:	b	4018a0 <fputs@plt>
  4134f8:	stp	x29, x30, [sp, #-48]!
  4134fc:	stp	x22, x21, [sp, #16]
  413500:	stp	x20, x19, [sp, #32]
  413504:	mov	x29, sp
  413508:	mov	x19, x3
  41350c:	mov	w20, w2
  413510:	mov	x21, x1
  413514:	fcmp	d0, #0.0
  413518:	mov	x22, x0
  41351c:	b.lt	413534 <sqrt@plt+0x11854>  // b.tstop
  413520:	fmov	d1, #1.000000000000000000e+00
  413524:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413528:	fmin	d0, d0, d1
  41352c:	add	x0, x0, #0x88a
  413530:	bl	401cd0 <printf@plt>
  413534:	ldr	x8, [x22]
  413538:	mov	x0, x22
  41353c:	mov	x2, x21
  413540:	mov	w3, w20
  413544:	ldr	x5, [x8, #48]
  413548:	sub	w8, w20, #0x1
  41354c:	add	x1, x21, w8, sxtw #4
  413550:	mov	x4, x19
  413554:	ldp	x20, x19, [sp, #32]
  413558:	ldp	x22, x21, [sp, #16]
  41355c:	ldp	x29, x30, [sp], #48
  413560:	br	x5
  413564:	stp	x29, x30, [sp, #-64]!
  413568:	str	x23, [sp, #16]
  41356c:	stp	x22, x21, [sp, #32]
  413570:	stp	x20, x19, [sp, #48]
  413574:	mov	x29, sp
  413578:	ldr	w8, [x4]
  41357c:	cbz	w8, 41360c <sqrt@plt+0x1192c>
  413580:	ldr	x8, [x0]
  413584:	ldr	d0, [x4, #16]
  413588:	mov	x19, x4
  41358c:	mov	w22, w3
  413590:	ldr	x8, [x8, #184]
  413594:	mov	x21, x2
  413598:	mov	x23, x1
  41359c:	mov	x20, x0
  4135a0:	blr	x8
  4135a4:	mov	x0, x20
  4135a8:	mov	x1, x23
  4135ac:	bl	413378 <sqrt@plt+0x11698>
  4135b0:	cmp	w22, #0x1
  4135b4:	b.lt	4135d4 <sqrt@plt+0x118f4>  // b.tstop
  4135b8:	mov	w22, w22
  4135bc:	mov	x0, x20
  4135c0:	mov	x1, x21
  4135c4:	bl	413378 <sqrt@plt+0x11698>
  4135c8:	subs	x22, x22, #0x1
  4135cc:	add	x21, x21, #0x10
  4135d0:	b.ne	4135bc <sqrt@plt+0x118dc>  // b.any
  4135d4:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  4135d8:	ldr	x1, [x21, #2472]
  4135dc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4135e0:	add	x0, x0, #0x8a3
  4135e4:	bl	4018a0 <fputs@plt>
  4135e8:	ldr	w8, [x19]
  4135ec:	cbz	w8, 413620 <sqrt@plt+0x11940>
  4135f0:	cmp	w8, #0x2
  4135f4:	b.eq	413634 <sqrt@plt+0x11954>  // b.none
  4135f8:	cmp	w8, #0x3
  4135fc:	b.ne	413650 <sqrt@plt+0x11970>  // b.any
  413600:	ldr	d0, [x19, #8]
  413604:	ldr	d1, [x20, #64]
  413608:	b	413640 <sqrt@plt+0x11960>
  41360c:	ldp	x20, x19, [sp, #48]
  413610:	ldp	x22, x21, [sp, #32]
  413614:	ldr	x23, [sp, #16]
  413618:	ldp	x29, x30, [sp], #64
  41361c:	ret
  413620:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413624:	add	x1, x1, #0x8b3
  413628:	mov	w0, #0xea                  	// #234
  41362c:	bl	413ed0 <sqrt@plt+0x121f0>
  413630:	b	413650 <sqrt@plt+0x11970>
  413634:	ldr	d0, [x19, #8]
  413638:	ldr	d1, [x20, #64]
  41363c:	fneg	d0, d0
  413640:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413644:	fdiv	d0, d0, d1
  413648:	add	x0, x0, #0x884
  41364c:	bl	401cd0 <printf@plt>
  413650:	ldr	x1, [x21, #2472]
  413654:	ldp	x20, x19, [sp, #48]
  413658:	ldp	x22, x21, [sp, #32]
  41365c:	ldr	x23, [sp, #16]
  413660:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413664:	add	x0, x0, #0x848
  413668:	ldp	x29, x30, [sp], #64
  41366c:	b	4018a0 <fputs@plt>
  413670:	sub	sp, sp, #0x50
  413674:	str	d10, [sp, #16]
  413678:	stp	d9, d8, [sp, #32]
  41367c:	stp	x29, x30, [sp, #48]
  413680:	stp	x20, x19, [sp, #64]
  413684:	add	x29, sp, #0x10
  413688:	ldr	x8, [x0]
  41368c:	mov	v10.16b, v0.16b
  413690:	ldr	d0, [x2, #16]
  413694:	mov	v8.16b, v2.16b
  413698:	ldr	x8, [x8, #184]
  41369c:	mov	v9.16b, v1.16b
  4136a0:	mov	x19, x0
  4136a4:	mov	x20, x1
  4136a8:	blr	x8
  4136ac:	ldp	d0, d1, [x19, #32]
  4136b0:	ldp	d2, d3, [x20]
  4136b4:	ldr	d4, [x19, #64]
  4136b8:	mov	x0, sp
  4136bc:	fsub	d0, d2, d0
  4136c0:	fsub	d1, d1, d3
  4136c4:	fdiv	d0, d0, d4
  4136c8:	fdiv	d1, d1, d4
  4136cc:	bl	40ad74 <sqrt@plt+0x9094>
  4136d0:	ldr	d2, [x19, #64]
  4136d4:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4136d8:	ldp	d0, d1, [sp]
  4136dc:	ldr	d3, [x8, #984]
  4136e0:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5a6c>
  4136e4:	ldr	d4, [x8, #3232]
  4136e8:	fdiv	d2, d10, d2
  4136ec:	fmul	d5, d0, d3
  4136f0:	fmul	d1, d1, d3
  4136f4:	fmul	d2, d2, d3
  4136f8:	fmov	d3, #5.000000000000000000e-01
  4136fc:	fadd	d2, d2, d3
  413700:	fcmp	d8, d9
  413704:	fsub	d4, d4, d9
  413708:	fneg	d6, d9
  41370c:	fadd	d5, d5, d3
  413710:	fadd	d1, d1, d3
  413714:	fcvtzs	w3, d2
  413718:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  41371c:	fneg	d0, d8
  413720:	fcvtzs	w1, d5
  413724:	fcvtzs	w2, d1
  413728:	fcsel	d1, d4, d6, mi  // mi = first
  41372c:	add	x0, x0, #0x8cb
  413730:	mov	w4, w3
  413734:	bl	401cd0 <printf@plt>
  413738:	ldp	x20, x19, [sp, #64]
  41373c:	ldp	x29, x30, [sp, #48]
  413740:	ldp	d9, d8, [sp, #32]
  413744:	ldr	d10, [sp, #16]
  413748:	add	sp, sp, #0x50
  41374c:	ret
  413750:	sub	sp, sp, #0x70
  413754:	stp	d9, d8, [sp, #32]
  413758:	stp	x29, x30, [sp, #48]
  41375c:	str	x23, [sp, #64]
  413760:	stp	x22, x21, [sp, #80]
  413764:	stp	x20, x19, [sp, #96]
  413768:	add	x29, sp, #0x20
  41376c:	ldr	w8, [x4]
  413770:	mov	x19, x4
  413774:	mov	x21, x3
  413778:	mov	x23, x2
  41377c:	mov	x22, x1
  413780:	cmp	w8, #0x1
  413784:	mov	x20, x0
  413788:	b.eq	4137cc <sqrt@plt+0x11aec>  // b.none
  41378c:	cmp	w8, #0x2
  413790:	b.eq	41385c <sqrt@plt+0x11b7c>  // b.none
  413794:	cmp	w8, #0x3
  413798:	b.ne	4138ac <sqrt@plt+0x11bcc>  // b.any
  41379c:	mov	x0, x20
  4137a0:	mov	x1, x22
  4137a4:	mov	x2, x23
  4137a8:	mov	x3, x21
  4137ac:	mov	x4, x19
  4137b0:	ldp	x20, x19, [sp, #96]
  4137b4:	ldp	x22, x21, [sp, #80]
  4137b8:	ldr	x23, [sp, #64]
  4137bc:	ldp	x29, x30, [sp, #48]
  4137c0:	ldp	d9, d8, [sp, #32]
  4137c4:	add	sp, sp, #0x70
  4137c8:	b	40fd84 <sqrt@plt+0xe0a4>
  4137cc:	add	x0, sp, #0x10
  4137d0:	bl	40ad6c <sqrt@plt+0x908c>
  4137d4:	add	x3, sp, #0x10
  4137d8:	mov	x0, x22
  4137dc:	mov	x1, x23
  4137e0:	mov	x2, x21
  4137e4:	bl	40fcd4 <sqrt@plt+0xdff4>
  4137e8:	cbz	w0, 41388c <sqrt@plt+0x11bac>
  4137ec:	mov	x0, x23
  4137f0:	mov	x1, x22
  4137f4:	bl	40ad00 <sqrt@plt+0x9020>
  4137f8:	mov	x0, sp
  4137fc:	stp	d0, d1, [sp]
  413800:	bl	40ae54 <sqrt@plt+0x9174>
  413804:	mov	v8.16b, v0.16b
  413808:	ldp	d1, d0, [x22]
  41380c:	ldp	d3, d2, [sp, #16]
  413810:	fsub	d0, d0, d2
  413814:	fsub	d1, d1, d3
  413818:	bl	401a80 <atan2@plt>
  41381c:	mov	v9.16b, v0.16b
  413820:	ldp	d1, d0, [x21]
  413824:	ldp	d3, d2, [sp, #16]
  413828:	fsub	d0, d0, d2
  41382c:	fsub	d1, d1, d3
  413830:	bl	401a80 <atan2@plt>
  413834:	ldr	x8, [x20]
  413838:	mov	v2.16b, v0.16b
  41383c:	add	x1, sp, #0x10
  413840:	mov	x0, x20
  413844:	ldr	x8, [x8, #176]
  413848:	mov	v0.16b, v8.16b
  41384c:	mov	v1.16b, v9.16b
  413850:	mov	x2, x19
  413854:	blr	x8
  413858:	b	4138ac <sqrt@plt+0x11bcc>
  41385c:	mov	x0, x20
  413860:	mov	x1, x22
  413864:	mov	x2, x23
  413868:	mov	x3, x21
  41386c:	mov	x4, x19
  413870:	ldp	x20, x19, [sp, #96]
  413874:	ldp	x22, x21, [sp, #80]
  413878:	ldr	x23, [sp, #64]
  41387c:	ldp	x29, x30, [sp, #48]
  413880:	ldp	d9, d8, [sp, #32]
  413884:	add	sp, sp, #0x70
  413888:	b	40ff58 <sqrt@plt+0xe278>
  41388c:	ldr	x8, [x20]
  413890:	mov	w3, #0x1                   	// #1
  413894:	mov	x0, x20
  413898:	mov	x1, x22
  41389c:	ldr	x8, [x8, #48]
  4138a0:	mov	x2, x21
  4138a4:	mov	x4, x19
  4138a8:	blr	x8
  4138ac:	ldp	x20, x19, [sp, #96]
  4138b0:	ldp	x22, x21, [sp, #80]
  4138b4:	ldr	x23, [sp, #64]
  4138b8:	ldp	x29, x30, [sp, #48]
  4138bc:	ldp	d9, d8, [sp, #32]
  4138c0:	add	sp, sp, #0x70
  4138c4:	ret
  4138c8:	sub	sp, sp, #0x70
  4138cc:	stp	d9, d8, [sp, #48]
  4138d0:	stp	x29, x30, [sp, #64]
  4138d4:	str	x21, [sp, #80]
  4138d8:	stp	x20, x19, [sp, #96]
  4138dc:	add	x29, sp, #0x30
  4138e0:	mov	v8.16b, v1.16b
  4138e4:	mov	x19, x2
  4138e8:	mov	v9.16b, v0.16b
  4138ec:	mov	x20, x1
  4138f0:	fcmp	d1, #0.0
  4138f4:	mov	x21, x0
  4138f8:	b.lt	41394c <sqrt@plt+0x11c6c>  // b.tstop
  4138fc:	ldr	w8, [x19]
  413900:	cmp	w8, #0x1
  413904:	b.eq	41394c <sqrt@plt+0x11c6c>  // b.none
  413908:	fmov	d0, #1.000000000000000000e+00
  41390c:	add	x0, sp, #0x18
  413910:	fmin	d8, d8, d0
  413914:	bl	40aaf0 <sqrt@plt+0x8e10>
  413918:	fadd	d0, d9, d9
  41391c:	add	x0, sp, #0x8
  413920:	mov	v1.16b, v0.16b
  413924:	str	wzr, [sp, #24]
  413928:	bl	40ad74 <sqrt@plt+0x9094>
  41392c:	ldr	x8, [x21]
  413930:	add	x2, sp, #0x8
  413934:	add	x3, sp, #0x18
  413938:	mov	x0, x21
  41393c:	ldr	x8, [x8, #80]
  413940:	mov	x1, x20
  413944:	mov	v0.16b, v8.16b
  413948:	blr	x8
  41394c:	ldr	w8, [x19]
  413950:	cmp	w8, #0x3
  413954:	b.hi	4139a4 <sqrt@plt+0x11cc4>  // b.pmore
  413958:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6a6c>
  41395c:	add	x9, x9, #0x3ec
  413960:	adr	x10, 413970 <sqrt@plt+0x11c90>
  413964:	ldrb	w11, [x9, x8]
  413968:	add	x10, x10, x11, lsl #2
  41396c:	br	x10
  413970:	fadd	d0, d9, d9
  413974:	add	x0, sp, #0x18
  413978:	mov	v1.16b, v0.16b
  41397c:	bl	40ad74 <sqrt@plt+0x9094>
  413980:	ldr	x8, [x21]
  413984:	add	x2, sp, #0x18
  413988:	mov	x0, x21
  41398c:	mov	x1, x20
  413990:	ldr	x8, [x8, #80]
  413994:	mov	x3, x19
  413998:	mov	v0.16b, v8.16b
  41399c:	blr	x8
  4139a0:	b	4139e4 <sqrt@plt+0x11d04>
  4139a4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4139a8:	add	x1, x1, #0x8b3
  4139ac:	mov	w0, #0x133                 	// #307
  4139b0:	bl	413ed0 <sqrt@plt+0x121f0>
  4139b4:	b	4139e4 <sqrt@plt+0x11d04>
  4139b8:	mov	x0, x21
  4139bc:	mov	x1, x20
  4139c0:	mov	v0.16b, v9.16b
  4139c4:	mov	x2, x19
  4139c8:	bl	40f280 <sqrt@plt+0xd5a0>
  4139cc:	b	4139e4 <sqrt@plt+0x11d04>
  4139d0:	mov	x0, x21
  4139d4:	mov	x1, x20
  4139d8:	mov	v0.16b, v9.16b
  4139dc:	mov	x2, x19
  4139e0:	bl	40f110 <sqrt@plt+0xd430>
  4139e4:	ldp	x20, x19, [sp, #96]
  4139e8:	ldr	x21, [sp, #80]
  4139ec:	ldp	x29, x30, [sp, #64]
  4139f0:	ldp	d9, d8, [sp, #48]
  4139f4:	add	sp, sp, #0x70
  4139f8:	ret
  4139fc:	sub	sp, sp, #0x50
  413a00:	str	d8, [sp, #16]
  413a04:	stp	x29, x30, [sp, #32]
  413a08:	stp	x22, x21, [sp, #48]
  413a0c:	stp	x20, x19, [sp, #64]
  413a10:	add	x29, sp, #0x10
  413a14:	ldr	w8, [x3]
  413a18:	mov	v8.16b, v0.16b
  413a1c:	mov	x20, x3
  413a20:	mov	x22, x2
  413a24:	mov	x21, x1
  413a28:	mov	x19, x0
  413a2c:	cbz	w8, 413a48 <sqrt@plt+0x11d68>
  413a30:	ldr	x8, [x19]
  413a34:	ldr	d0, [x20, #16]
  413a38:	mov	x0, x19
  413a3c:	ldr	x8, [x8, #184]
  413a40:	blr	x8
  413a44:	b	413a50 <sqrt@plt+0x11d70>
  413a48:	fcmp	d8, #0.0
  413a4c:	b.mi	413b84 <sqrt@plt+0x11ea4>  // b.first
  413a50:	fcmp	d8, #0.0
  413a54:	b.lt	413a6c <sqrt@plt+0x11d8c>  // b.tstop
  413a58:	fmov	d0, #1.000000000000000000e+00
  413a5c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413a60:	fmin	d0, d8, d0
  413a64:	add	x0, x0, #0x88a
  413a68:	bl	401cd0 <printf@plt>
  413a6c:	ldp	d0, d1, [x19, #32]
  413a70:	ldp	d2, d3, [x21]
  413a74:	ldr	d4, [x19, #64]
  413a78:	mov	x0, sp
  413a7c:	fsub	d0, d2, d0
  413a80:	fsub	d1, d1, d3
  413a84:	fdiv	d0, d0, d4
  413a88:	fdiv	d1, d1, d4
  413a8c:	bl	40ad74 <sqrt@plt+0x9094>
  413a90:	ldr	w8, [x20]
  413a94:	cmp	w8, #0x2
  413a98:	b.cc	413ad0 <sqrt@plt+0x11df0>  // b.lo, b.ul, b.last
  413a9c:	b.eq	413b4c <sqrt@plt+0x11e6c>  // b.none
  413aa0:	cmp	w8, #0x3
  413aa4:	b.ne	413b74 <sqrt@plt+0x11e94>  // b.any
  413aa8:	ldr	d0, [x19, #64]
  413aac:	mov	x0, x22
  413ab0:	bl	40ad14 <sqrt@plt+0x9034>
  413ab4:	mov	x2, sp
  413ab8:	mov	x0, x19
  413abc:	mov	x1, x21
  413ac0:	mov	x3, x20
  413ac4:	stp	d0, d1, [sp]
  413ac8:	bl	40f6ec <sqrt@plt+0xda0c>
  413acc:	b	413b84 <sqrt@plt+0x11ea4>
  413ad0:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413ad4:	ldr	d2, [x19, #64]
  413ad8:	ldp	d0, d1, [sp]
  413adc:	ldp	d3, d4, [x22]
  413ae0:	ldr	d5, [x9, #984]
  413ae4:	fadd	d2, d2, d2
  413ae8:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413aec:	fdiv	d3, d3, d2
  413af0:	fdiv	d2, d4, d2
  413af4:	fmul	d0, d0, d5
  413af8:	fmov	d4, #5.000000000000000000e-01
  413afc:	fmul	d1, d1, d5
  413b00:	fadd	d0, d0, d4
  413b04:	fmul	d3, d3, d5
  413b08:	fmul	d2, d2, d5
  413b0c:	fcvtzs	w2, d0
  413b10:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413b14:	fadd	d0, d1, d4
  413b18:	add	x9, x9, #0x91e
  413b1c:	add	x10, x10, #0x91b
  413b20:	cmp	w8, #0x0
  413b24:	fcvtzs	w3, d0
  413b28:	fadd	d0, d3, d4
  413b2c:	fadd	d1, d2, d4
  413b30:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413b34:	csel	x1, x10, x9, eq  // eq = none
  413b38:	fcvtzs	w4, d0
  413b3c:	fcvtzs	w5, d1
  413b40:	add	x0, x0, #0x8f1
  413b44:	bl	401cd0 <printf@plt>
  413b48:	b	413b84 <sqrt@plt+0x11ea4>
  413b4c:	ldr	d0, [x19, #64]
  413b50:	mov	x0, x22
  413b54:	bl	40ad14 <sqrt@plt+0x9034>
  413b58:	mov	x2, sp
  413b5c:	mov	x0, x19
  413b60:	mov	x1, x21
  413b64:	mov	x3, x20
  413b68:	stp	d0, d1, [sp]
  413b6c:	bl	40fa10 <sqrt@plt+0xdd30>
  413b70:	b	413b84 <sqrt@plt+0x11ea4>
  413b74:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413b78:	add	x1, x1, #0x8b3
  413b7c:	mov	w0, #0x157                 	// #343
  413b80:	bl	413ed0 <sqrt@plt+0x121f0>
  413b84:	ldp	x20, x19, [sp, #64]
  413b88:	ldp	x22, x21, [sp, #48]
  413b8c:	ldp	x29, x30, [sp, #32]
  413b90:	ldr	d8, [sp, #16]
  413b94:	add	sp, sp, #0x50
  413b98:	ret
  413b9c:	stp	x29, x30, [sp, #-16]!
  413ba0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  413ba4:	ldr	x8, [x8, #2472]
  413ba8:	mov	x0, x1
  413bac:	mov	x29, sp
  413bb0:	mov	x1, x8
  413bb4:	bl	4018a0 <fputs@plt>
  413bb8:	mov	w0, #0x25                  	// #37
  413bbc:	bl	401a70 <putchar@plt>
  413bc0:	mov	w0, #0xa                   	// #10
  413bc4:	ldp	x29, x30, [sp], #16
  413bc8:	b	401a70 <putchar@plt>
  413bcc:	mov	w0, #0x1                   	// #1
  413bd0:	ret
  413bd4:	sub	sp, sp, #0x40
  413bd8:	str	d8, [sp, #32]
  413bdc:	stp	x29, x30, [sp, #40]
  413be0:	str	x19, [sp, #56]
  413be4:	add	x29, sp, #0x20
  413be8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  413bec:	ldr	w8, [x8, #3764]
  413bf0:	cbz	w8, 413c28 <sqrt@plt+0x11f48>
  413bf4:	ldr	q0, [x2]
  413bf8:	ldr	x8, [x2, #16]
  413bfc:	mov	w9, #0x1                   	// #1
  413c00:	mov	x4, sp
  413c04:	str	q0, [sp]
  413c08:	str	x8, [sp, #16]
  413c0c:	str	w9, [sp]
  413c10:	ldr	x8, [x0]
  413c14:	mov	w3, #0x1                   	// #1
  413c18:	mov	x2, x1
  413c1c:	ldr	x8, [x8, #48]
  413c20:	blr	x8
  413c24:	b	413ca8 <sqrt@plt+0x11fc8>
  413c28:	ldp	d1, d4, [x1]
  413c2c:	ldp	d2, d3, [x0, #32]
  413c30:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413c34:	ldr	d0, [x2, #16]
  413c38:	ldr	d5, [x8, #992]
  413c3c:	fsub	d1, d1, d2
  413c40:	ldr	d2, [x0, #64]
  413c44:	fsub	d3, d3, d4
  413c48:	fmul	d4, d0, d5
  413c4c:	fmov	d8, #5.000000000000000000e-01
  413c50:	fdiv	d0, d1, d2
  413c54:	fadd	d1, d4, d8
  413c58:	fcvtzs	w8, d1
  413c5c:	cmp	w8, #0x0
  413c60:	fdiv	d1, d3, d2
  413c64:	mov	x0, sp
  413c68:	csinc	w19, w8, wzr, ne  // ne = any
  413c6c:	bl	40ad74 <sqrt@plt+0x9094>
  413c70:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413c74:	ldr	d0, [x8, #984]
  413c78:	ldp	d1, d2, [sp]
  413c7c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413c80:	add	x0, x0, #0x921
  413c84:	mov	w3, w19
  413c88:	fmul	d1, d1, d0
  413c8c:	fmul	d0, d2, d0
  413c90:	fadd	d1, d1, d8
  413c94:	fadd	d0, d0, d8
  413c98:	fcvtzs	w1, d1
  413c9c:	fcvtzs	w2, d0
  413ca0:	mov	w4, w19
  413ca4:	bl	401cd0 <printf@plt>
  413ca8:	ldr	x19, [sp, #56]
  413cac:	ldp	x29, x30, [sp, #40]
  413cb0:	ldr	d8, [sp, #32]
  413cb4:	add	sp, sp, #0x40
  413cb8:	ret
  413cbc:	ret
  413cc0:	ret
  413cc4:	mov	x0, xzr
  413cc8:	ret
  413ccc:	mov	x0, xzr
  413cd0:	ret
  413cd4:	stp	x29, x30, [sp, #-32]!
  413cd8:	str	x19, [sp, #16]
  413cdc:	mov	x29, sp
  413ce0:	mov	x19, x0
  413ce4:	bl	4130a8 <sqrt@plt+0x113c8>
  413ce8:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413cec:	add	x8, x8, #0x4d0
  413cf0:	movi	v0.2s, #0x8
  413cf4:	str	x8, [x19]
  413cf8:	str	d0, [x19, #80]
  413cfc:	ldr	x19, [sp, #16]
  413d00:	ldp	x29, x30, [sp], #32
  413d04:	ret
  413d08:	sub	sp, sp, #0x40
  413d0c:	stp	x29, x30, [sp, #16]
  413d10:	stp	x22, x21, [sp, #32]
  413d14:	stp	x20, x19, [sp, #48]
  413d18:	add	x29, sp, #0x10
  413d1c:	ldrb	w8, [x1]
  413d20:	mov	w19, w3
  413d24:	mov	x20, x2
  413d28:	mov	x22, x1
  413d2c:	cmp	w8, #0x2e
  413d30:	mov	x21, x0
  413d34:	b.eq	413d48 <sqrt@plt+0x12068>  // b.none
  413d38:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413d3c:	add	x1, x1, #0x8b3
  413d40:	mov	w0, #0x1a0                 	// #416
  413d44:	bl	413ed0 <sqrt@plt+0x121f0>
  413d48:	mov	x1, x22
  413d4c:	ldrb	w8, [x1, #1]!
  413d50:	cmp	w8, #0x70
  413d54:	b.ne	413d7c <sqrt@plt+0x1209c>  // b.any
  413d58:	ldrb	w8, [x22, #2]
  413d5c:	cmp	w8, #0x73
  413d60:	b.ne	413d7c <sqrt@plt+0x1209c>  // b.any
  413d64:	ldrb	w8, [x22, #3]!
  413d68:	cbz	x8, 413d98 <sqrt@plt+0x120b8>
  413d6c:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x1650>
  413d70:	add	x9, x9, #0xf54
  413d74:	ldrb	w9, [x9, x8]
  413d78:	cbz	w9, 413d98 <sqrt@plt+0x120b8>
  413d7c:	ldp	x20, x19, [sp, #48]
  413d80:	ldp	x22, x21, [sp, #32]
  413d84:	ldp	x29, x30, [sp, #16]
  413d88:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413d8c:	add	x0, x0, #0x993
  413d90:	add	sp, sp, #0x40
  413d94:	b	401cd0 <printf@plt>
  413d98:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2650>
  413d9c:	add	x9, x9, #0x454
  413da0:	ldrb	w10, [x9, x8]
  413da4:	cbz	w10, 413db0 <sqrt@plt+0x120d0>
  413da8:	ldrb	w8, [x22, #1]!
  413dac:	b	413da0 <sqrt@plt+0x120c0>
  413db0:	cbz	w8, 413de0 <sqrt@plt+0x12100>
  413db4:	add	x1, sp, #0x8
  413db8:	mov	w2, #0xa                   	// #10
  413dbc:	mov	x0, x22
  413dc0:	bl	401980 <strtol@plt>
  413dc4:	cbnz	w0, 413df0 <sqrt@plt+0x12110>
  413dc8:	ldr	x8, [sp, #8]
  413dcc:	cmp	x8, x22
  413dd0:	b.ne	413df0 <sqrt@plt+0x12110>  // b.any
  413dd4:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413dd8:	add	x2, x2, #0x960
  413ddc:	b	413e08 <sqrt@plt+0x12128>
  413de0:	ldr	d0, [x21, #80]
  413de4:	rev64	v0.2s, v0.2s
  413de8:	str	d0, [x21, #80]
  413dec:	b	413e24 <sqrt@plt+0x12144>
  413df0:	tbnz	w0, #31, 413e00 <sqrt@plt+0x12120>
  413df4:	ldr	w8, [x21, #80]
  413df8:	stp	w0, w8, [x21, #80]
  413dfc:	b	413e24 <sqrt@plt+0x12144>
  413e00:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413e04:	add	x2, x2, #0x981
  413e08:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x2650>
  413e0c:	add	x3, x3, #0xa58
  413e10:	mov	x0, x20
  413e14:	mov	w1, w19
  413e18:	mov	x4, x3
  413e1c:	mov	x5, x3
  413e20:	bl	4144d4 <sqrt@plt+0x127f4>
  413e24:	ldp	x20, x19, [sp, #48]
  413e28:	ldp	x22, x21, [sp, #32]
  413e2c:	ldp	x29, x30, [sp, #16]
  413e30:	add	sp, sp, #0x40
  413e34:	ret
  413e38:	fcmp	d0, #0.0
  413e3c:	b.pl	413e50 <sqrt@plt+0x12170>  // b.nfrst
  413e40:	ldr	w1, [x0, #80]
  413e44:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413e48:	add	x0, x0, #0x5e0
  413e4c:	b	401cd0 <printf@plt>
  413e50:	b	413114 <sqrt@plt+0x11434>
  413e54:	stp	x29, x30, [sp, #-32]!
  413e58:	stp	x20, x19, [sp, #16]
  413e5c:	mov	x29, sp
  413e60:	mov	w0, #0x58                  	// #88
  413e64:	bl	4154e4 <_Znwm@@Base>
  413e68:	mov	x19, x0
  413e6c:	bl	4130a8 <sqrt@plt+0x113c8>
  413e70:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413e74:	add	x8, x8, #0x4d0
  413e78:	movi	v0.2s, #0x8
  413e7c:	str	x8, [x19]
  413e80:	str	d0, [x19, #80]
  413e84:	mov	x0, x19
  413e88:	ldp	x20, x19, [sp, #16]
  413e8c:	ldp	x29, x30, [sp], #32
  413e90:	ret
  413e94:	mov	x20, x0
  413e98:	mov	x0, x19
  413e9c:	bl	415588 <_ZdlPv@@Base>
  413ea0:	mov	x0, x20
  413ea4:	bl	401c60 <_Unwind_Resume@plt>
  413ea8:	b	40ab18 <sqrt@plt+0x8e38>
  413eac:	stp	x29, x30, [sp, #-32]!
  413eb0:	str	x19, [sp, #16]
  413eb4:	mov	x29, sp
  413eb8:	mov	x19, x0
  413ebc:	bl	40ab18 <sqrt@plt+0x8e38>
  413ec0:	mov	x0, x19
  413ec4:	ldr	x19, [sp, #16]
  413ec8:	ldp	x29, x30, [sp], #32
  413ecc:	b	415588 <_ZdlPv@@Base>
  413ed0:	stp	x29, x30, [sp, #-48]!
  413ed4:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2650>
  413ed8:	ldr	x2, [x8, #2784]
  413edc:	str	x21, [sp, #16]
  413ee0:	stp	x20, x19, [sp, #32]
  413ee4:	mov	x19, x1
  413ee8:	mov	w20, w0
  413eec:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  413ef0:	mov	x29, sp
  413ef4:	cbz	x2, 413f08 <sqrt@plt+0x12228>
  413ef8:	ldr	x0, [x21, #2480]
  413efc:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413f00:	add	x1, x1, #0x99a
  413f04:	bl	401920 <fprintf@plt>
  413f08:	ldr	x0, [x21, #2480]
  413f0c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  413f10:	add	x1, x1, #0x99f
  413f14:	mov	w2, w20
  413f18:	mov	x3, x19
  413f1c:	bl	401920 <fprintf@plt>
  413f20:	ldr	x0, [x21, #2480]
  413f24:	bl	401b50 <fflush@plt>
  413f28:	bl	401c10 <abort@plt>
  413f2c:	stp	x29, x30, [sp, #-16]!
  413f30:	mov	w2, #0x100                 	// #256
  413f34:	mov	w1, wzr
  413f38:	mov	x29, sp
  413f3c:	bl	4019b0 <memset@plt>
  413f40:	ldp	x29, x30, [sp], #16
  413f44:	ret
  413f48:	mov	w2, #0x100                 	// #256
  413f4c:	mov	w1, wzr
  413f50:	b	4019b0 <memset@plt>
  413f54:	stp	x29, x30, [sp, #-32]!
  413f58:	stp	x20, x19, [sp, #16]
  413f5c:	mov	x20, x1
  413f60:	mov	w2, #0x100                 	// #256
  413f64:	mov	w1, wzr
  413f68:	mov	x29, sp
  413f6c:	mov	x19, x0
  413f70:	bl	4019b0 <memset@plt>
  413f74:	ldrb	w8, [x20]
  413f78:	cbz	w8, 413f94 <sqrt@plt+0x122b4>
  413f7c:	add	x9, x20, #0x1
  413f80:	mov	w10, #0x1                   	// #1
  413f84:	and	x8, x8, #0xff
  413f88:	strb	w10, [x19, x8]
  413f8c:	ldrb	w8, [x9], #1
  413f90:	cbnz	w8, 413f84 <sqrt@plt+0x122a4>
  413f94:	ldp	x20, x19, [sp, #16]
  413f98:	ldp	x29, x30, [sp], #32
  413f9c:	ret
  413fa0:	stp	x29, x30, [sp, #-32]!
  413fa4:	stp	x20, x19, [sp, #16]
  413fa8:	mov	x20, x1
  413fac:	mov	w2, #0x100                 	// #256
  413fb0:	mov	w1, wzr
  413fb4:	mov	x29, sp
  413fb8:	mov	x19, x0
  413fbc:	bl	4019b0 <memset@plt>
  413fc0:	ldrb	w8, [x20]
  413fc4:	cbz	w8, 413fe0 <sqrt@plt+0x12300>
  413fc8:	add	x9, x20, #0x1
  413fcc:	mov	w10, #0x1                   	// #1
  413fd0:	and	x8, x8, #0xff
  413fd4:	strb	w10, [x19, x8]
  413fd8:	ldrb	w8, [x9], #1
  413fdc:	cbnz	w8, 413fd0 <sqrt@plt+0x122f0>
  413fe0:	ldp	x20, x19, [sp, #16]
  413fe4:	ldp	x29, x30, [sp], #32
  413fe8:	ret
  413fec:	ret
  413ff0:	mov	x8, xzr
  413ff4:	mov	w9, #0x1                   	// #1
  413ff8:	ldrb	w10, [x1, x8]
  413ffc:	cbz	w10, 414004 <sqrt@plt+0x12324>
  414000:	strb	w9, [x0, x8]
  414004:	add	x8, x8, #0x1
  414008:	cmp	x8, #0x100
  41400c:	b.ne	413ff8 <sqrt@plt+0x12318>  // b.any
  414010:	ret
  414014:	stp	x29, x30, [sp, #-96]!
  414018:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2650>
  41401c:	ldr	w9, [x8, #2644]
  414020:	stp	x28, x27, [sp, #16]
  414024:	stp	x26, x25, [sp, #32]
  414028:	stp	x24, x23, [sp, #48]
  41402c:	stp	x22, x21, [sp, #64]
  414030:	stp	x20, x19, [sp, #80]
  414034:	mov	x29, sp
  414038:	cbnz	w9, 4141cc <sqrt@plt+0x124ec>
  41403c:	adrp	x22, 433000 <stderr@@GLIBC_2.17+0x2650>
  414040:	adrp	x23, 433000 <stderr@@GLIBC_2.17+0x2650>
  414044:	adrp	x24, 433000 <stderr@@GLIBC_2.17+0x2650>
  414048:	adrp	x25, 433000 <stderr@@GLIBC_2.17+0x2650>
  41404c:	adrp	x26, 433000 <stderr@@GLIBC_2.17+0x2650>
  414050:	adrp	x27, 433000 <stderr@@GLIBC_2.17+0x2650>
  414054:	adrp	x28, 433000 <stderr@@GLIBC_2.17+0x2650>
  414058:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x2650>
  41405c:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x2650>
  414060:	mov	x19, xzr
  414064:	mov	w9, #0x1                   	// #1
  414068:	add	x22, x22, #0x154
  41406c:	add	x23, x23, #0x254
  414070:	add	x24, x24, #0x354
  414074:	add	x25, x25, #0x454
  414078:	add	x26, x26, #0x554
  41407c:	add	x27, x27, #0x654
  414080:	add	x28, x28, #0x754
  414084:	add	x20, x20, #0x854
  414088:	add	x21, x21, #0x954
  41408c:	str	w9, [x8, #2644]
  414090:	tst	w19, #0x7fffff80
  414094:	b.eq	4140d8 <sqrt@plt+0x123f8>  // b.none
  414098:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x1650>
  41409c:	add	x9, x9, #0xf54
  4140a0:	strb	wzr, [x9, x19]
  4140a4:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2650>
  4140a8:	mov	w8, wzr
  4140ac:	add	x9, x9, #0x54
  4140b0:	strb	wzr, [x9, x19]
  4140b4:	strb	wzr, [x22, x19]
  4140b8:	strb	wzr, [x23, x19]
  4140bc:	strb	wzr, [x24, x19]
  4140c0:	strb	wzr, [x25, x19]
  4140c4:	strb	wzr, [x26, x19]
  4140c8:	strb	wzr, [x27, x19]
  4140cc:	strb	wzr, [x28, x19]
  4140d0:	strb	wzr, [x20, x19]
  4140d4:	b	4141bc <sqrt@plt+0x124dc>
  4140d8:	mov	w0, w19
  4140dc:	bl	401b60 <isalpha@plt>
  4140e0:	cmp	w0, #0x0
  4140e4:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x1650>
  4140e8:	cset	w8, ne  // ne = any
  4140ec:	add	x9, x9, #0xf54
  4140f0:	mov	w0, w19
  4140f4:	strb	w8, [x9, x19]
  4140f8:	bl	401b00 <isupper@plt>
  4140fc:	cmp	w0, #0x0
  414100:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2650>
  414104:	cset	w8, ne  // ne = any
  414108:	add	x9, x9, #0x54
  41410c:	mov	w0, w19
  414110:	strb	w8, [x9, x19]
  414114:	bl	401940 <islower@plt>
  414118:	cmp	w0, #0x0
  41411c:	sub	w8, w19, #0x30
  414120:	cset	w9, ne  // ne = any
  414124:	cmp	w8, #0xa
  414128:	cset	w8, cc  // cc = lo, ul, last
  41412c:	mov	w0, w19
  414130:	strb	w9, [x22, x19]
  414134:	strb	w8, [x23, x19]
  414138:	bl	401a50 <isxdigit@plt>
  41413c:	cmp	w0, #0x0
  414140:	cset	w8, ne  // ne = any
  414144:	mov	w0, w19
  414148:	strb	w8, [x24, x19]
  41414c:	bl	401960 <isspace@plt>
  414150:	cmp	w0, #0x0
  414154:	cset	w8, ne  // ne = any
  414158:	mov	w0, w19
  41415c:	strb	w8, [x25, x19]
  414160:	bl	401bf0 <ispunct@plt>
  414164:	cmp	w0, #0x0
  414168:	cset	w8, ne  // ne = any
  41416c:	mov	w0, w19
  414170:	strb	w8, [x26, x19]
  414174:	bl	401900 <isalnum@plt>
  414178:	cmp	w0, #0x0
  41417c:	cset	w8, ne  // ne = any
  414180:	mov	w0, w19
  414184:	strb	w8, [x27, x19]
  414188:	bl	401af0 <isprint@plt>
  41418c:	cmp	w0, #0x0
  414190:	cset	w8, ne  // ne = any
  414194:	mov	w0, w19
  414198:	strb	w8, [x28, x19]
  41419c:	bl	401ab0 <isgraph@plt>
  4141a0:	cmp	w0, #0x0
  4141a4:	cset	w8, ne  // ne = any
  4141a8:	mov	w0, w19
  4141ac:	strb	w8, [x20, x19]
  4141b0:	bl	401c00 <iscntrl@plt>
  4141b4:	cmp	w0, #0x0
  4141b8:	cset	w8, ne  // ne = any
  4141bc:	strb	w8, [x21, x19]
  4141c0:	add	x19, x19, #0x1
  4141c4:	cmp	x19, #0x100
  4141c8:	b.ne	414090 <sqrt@plt+0x123b0>  // b.any
  4141cc:	ldp	x20, x19, [sp, #80]
  4141d0:	ldp	x22, x21, [sp, #64]
  4141d4:	ldp	x24, x23, [sp, #48]
  4141d8:	ldp	x26, x25, [sp, #32]
  4141dc:	ldp	x28, x27, [sp, #16]
  4141e0:	ldp	x29, x30, [sp], #96
  4141e4:	ret
  4141e8:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4141ec:	mov	w8, #0x1                   	// #1
  4141f0:	add	x9, x9, #0x9cd
  4141f4:	cmp	x1, #0x0
  4141f8:	str	w8, [x0]
  4141fc:	csel	x8, x9, x1, eq  // eq = none
  414200:	str	x8, [x0, #8]
  414204:	ret
  414208:	str	wzr, [x0]
  41420c:	ret
  414210:	mov	w8, #0x3                   	// #3
  414214:	str	w8, [x0]
  414218:	str	w1, [x0, #8]
  41421c:	ret
  414220:	mov	w8, #0x4                   	// #4
  414224:	str	w8, [x0]
  414228:	str	w1, [x0, #8]
  41422c:	ret
  414230:	mov	w8, #0x2                   	// #2
  414234:	str	w8, [x0]
  414238:	strb	w1, [x0, #8]
  41423c:	ret
  414240:	mov	w8, #0x2                   	// #2
  414244:	str	w8, [x0]
  414248:	strb	w1, [x0, #8]
  41424c:	ret
  414250:	mov	w8, #0x5                   	// #5
  414254:	str	w8, [x0]
  414258:	str	d0, [x0, #8]
  41425c:	ret
  414260:	ldr	w8, [x0]
  414264:	cmp	w8, #0x0
  414268:	cset	w0, eq  // eq = none
  41426c:	ret
  414270:	stp	x29, x30, [sp, #-16]!
  414274:	mov	x29, sp
  414278:	ldr	w8, [x0]
  41427c:	sub	w8, w8, #0x1
  414280:	cmp	w8, #0x4
  414284:	b.hi	4142b4 <sqrt@plt+0x125d4>  // b.pmore
  414288:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6a6c>
  41428c:	add	x9, x9, #0x9c8
  414290:	adr	x10, 4142a0 <sqrt@plt+0x125c0>
  414294:	ldrb	w11, [x9, x8]
  414298:	add	x10, x10, x11, lsl #2
  41429c:	br	x10
  4142a0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4142a4:	ldrb	w0, [x0, #8]
  4142a8:	ldr	x1, [x8, #2480]
  4142ac:	ldp	x29, x30, [sp], #16
  4142b0:	b	401930 <putc@plt>
  4142b4:	ldp	x29, x30, [sp], #16
  4142b8:	ret
  4142bc:	ldr	x0, [x0, #8]
  4142c0:	b	4142d8 <sqrt@plt+0x125f8>
  4142c4:	ldr	w0, [x0, #8]
  4142c8:	bl	41527c <sqrt@plt+0x1359c>
  4142cc:	b	4142d8 <sqrt@plt+0x125f8>
  4142d0:	ldr	w0, [x0, #8]
  4142d4:	bl	415318 <sqrt@plt+0x13638>
  4142d8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4142dc:	ldr	x1, [x8, #2480]
  4142e0:	ldp	x29, x30, [sp], #16
  4142e4:	b	4018a0 <fputs@plt>
  4142e8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4142ec:	ldr	x8, [x8, #2480]
  4142f0:	ldr	d0, [x0, #8]
  4142f4:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3a6c>
  4142f8:	add	x1, x1, #0x98a
  4142fc:	mov	x0, x8
  414300:	ldp	x29, x30, [sp], #16
  414304:	b	401920 <fprintf@plt>
  414308:	stp	x29, x30, [sp, #-80]!
  41430c:	str	x25, [sp, #16]
  414310:	stp	x24, x23, [sp, #32]
  414314:	stp	x22, x21, [sp, #48]
  414318:	stp	x20, x19, [sp, #64]
  41431c:	mov	x29, sp
  414320:	mov	x19, x3
  414324:	mov	x20, x2
  414328:	mov	x21, x1
  41432c:	mov	x23, x0
  414330:	cbnz	x0, 414344 <sqrt@plt+0x12664>
  414334:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  414338:	add	x1, x1, #0x9d4
  41433c:	mov	w0, #0x62                  	// #98
  414340:	bl	413ed0 <sqrt@plt+0x121f0>
  414344:	adrp	x22, 41c000 <_ZdlPvm@@Base+0x6a6c>
  414348:	add	x22, x22, #0x9d4
  41434c:	adrp	x24, 430000 <_Znam@GLIBCXX_3.4>
  414350:	mov	x25, x23
  414354:	ldrb	w0, [x25], #1
  414358:	cmp	w0, #0x25
  41435c:	b.eq	414374 <sqrt@plt+0x12694>  // b.none
  414360:	cbz	w0, 414420 <sqrt@plt+0x12740>
  414364:	ldr	x1, [x24, #2480]
  414368:	bl	401930 <putc@plt>
  41436c:	mov	x23, x25
  414370:	b	414350 <sqrt@plt+0x12670>
  414374:	ldrb	w8, [x23, #1]
  414378:	add	x23, x23, #0x2
  41437c:	cmp	w8, #0x31
  414380:	b.le	4143b4 <sqrt@plt+0x126d4>
  414384:	cmp	w8, #0x32
  414388:	b.eq	4143d8 <sqrt@plt+0x126f8>  // b.none
  41438c:	cmp	w8, #0x33
  414390:	b.ne	414400 <sqrt@plt+0x12720>  // b.any
  414394:	ldr	w8, [x19]
  414398:	cbnz	w8, 4143a8 <sqrt@plt+0x126c8>
  41439c:	mov	w0, #0x74                  	// #116
  4143a0:	mov	x1, x22
  4143a4:	bl	413ed0 <sqrt@plt+0x121f0>
  4143a8:	mov	x0, x19
  4143ac:	bl	414270 <sqrt@plt+0x12590>
  4143b0:	b	414350 <sqrt@plt+0x12670>
  4143b4:	b.ne	4143f8 <sqrt@plt+0x12718>  // b.any
  4143b8:	ldr	w8, [x21]
  4143bc:	cbnz	w8, 4143cc <sqrt@plt+0x126ec>
  4143c0:	mov	w0, #0x6c                  	// #108
  4143c4:	mov	x1, x22
  4143c8:	bl	413ed0 <sqrt@plt+0x121f0>
  4143cc:	mov	x0, x21
  4143d0:	bl	414270 <sqrt@plt+0x12590>
  4143d4:	b	414350 <sqrt@plt+0x12670>
  4143d8:	ldr	w8, [x20]
  4143dc:	cbnz	w8, 4143ec <sqrt@plt+0x1270c>
  4143e0:	mov	w0, #0x70                  	// #112
  4143e4:	mov	x1, x22
  4143e8:	bl	413ed0 <sqrt@plt+0x121f0>
  4143ec:	mov	x0, x20
  4143f0:	bl	414270 <sqrt@plt+0x12590>
  4143f4:	b	414350 <sqrt@plt+0x12670>
  4143f8:	cmp	w8, #0x25
  4143fc:	b.eq	414410 <sqrt@plt+0x12730>  // b.none
  414400:	mov	w0, #0x78                  	// #120
  414404:	mov	x1, x22
  414408:	bl	413ed0 <sqrt@plt+0x121f0>
  41440c:	b	414350 <sqrt@plt+0x12670>
  414410:	ldr	x1, [x24, #2480]
  414414:	mov	w0, #0x25                  	// #37
  414418:	bl	401b10 <fputc@plt>
  41441c:	b	414350 <sqrt@plt+0x12670>
  414420:	ldp	x20, x19, [sp, #64]
  414424:	ldp	x22, x21, [sp, #48]
  414428:	ldp	x24, x23, [sp, #32]
  41442c:	ldr	x25, [sp, #16]
  414430:	ldp	x29, x30, [sp], #80
  414434:	ret
  414438:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2650>
  41443c:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2650>
  414440:	adrp	x10, 433000 <stderr@@GLIBC_2.17+0x2650>
  414444:	ldr	x8, [x8, #2664]
  414448:	mov	x6, x2
  41444c:	mov	x5, x1
  414450:	ldr	x1, [x9, #2672]
  414454:	ldr	w2, [x10, #2780]
  414458:	mov	x7, x3
  41445c:	mov	w3, #0x1                   	// #1
  414460:	mov	x4, x0
  414464:	mov	x0, x8
  414468:	b	4144f4 <sqrt@plt+0x12814>
  41446c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2650>
  414470:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2650>
  414474:	adrp	x10, 433000 <stderr@@GLIBC_2.17+0x2650>
  414478:	ldr	x8, [x8, #2664]
  41447c:	mov	x6, x2
  414480:	mov	x5, x1
  414484:	ldr	x1, [x9, #2672]
  414488:	ldr	w2, [x10, #2780]
  41448c:	mov	x7, x3
  414490:	mov	x4, x0
  414494:	mov	x0, x8
  414498:	mov	w3, wzr
  41449c:	b	4144f4 <sqrt@plt+0x12814>
  4144a0:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2650>
  4144a4:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2650>
  4144a8:	adrp	x10, 433000 <stderr@@GLIBC_2.17+0x2650>
  4144ac:	ldr	x8, [x8, #2664]
  4144b0:	mov	x6, x2
  4144b4:	mov	x5, x1
  4144b8:	ldr	x1, [x9, #2672]
  4144bc:	ldr	w2, [x10, #2780]
  4144c0:	mov	x7, x3
  4144c4:	mov	w3, #0x2                   	// #2
  4144c8:	mov	x4, x0
  4144cc:	mov	x0, x8
  4144d0:	b	4144f4 <sqrt@plt+0x12814>
  4144d4:	mov	x7, x5
  4144d8:	mov	x6, x4
  4144dc:	mov	x5, x3
  4144e0:	mov	x4, x2
  4144e4:	mov	w2, w1
  4144e8:	mov	w3, #0x1                   	// #1
  4144ec:	mov	x1, xzr
  4144f0:	b	4144f4 <sqrt@plt+0x12814>
  4144f4:	stp	x29, x30, [sp, #-96]!
  4144f8:	str	x27, [sp, #16]
  4144fc:	stp	x26, x25, [sp, #32]
  414500:	stp	x24, x23, [sp, #48]
  414504:	stp	x22, x21, [sp, #64]
  414508:	stp	x20, x19, [sp, #80]
  41450c:	mov	x29, sp
  414510:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2650>
  414514:	mov	w24, w2
  414518:	ldr	x2, [x8, #2784]
  41451c:	mov	x20, x7
  414520:	mov	x21, x6
  414524:	mov	x22, x5
  414528:	mov	x23, x4
  41452c:	mov	w19, w3
  414530:	mov	x25, x1
  414534:	mov	x26, x0
  414538:	adrp	x27, 430000 <_Znam@GLIBCXX_3.4>
  41453c:	cbnz	x2, 41454c <sqrt@plt+0x1286c>
  414540:	mov	w8, wzr
  414544:	cbnz	x26, 414564 <sqrt@plt+0x12884>
  414548:	b	4145a8 <sqrt@plt+0x128c8>
  41454c:	ldr	x0, [x27, #2480]
  414550:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  414554:	add	x1, x1, #0x9f1
  414558:	bl	401920 <fprintf@plt>
  41455c:	mov	w8, #0x1                   	// #1
  414560:	cbz	x26, 4145a8 <sqrt@plt+0x128c8>
  414564:	tbnz	w24, #31, 4145a8 <sqrt@plt+0x128c8>
  414568:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  41456c:	add	x1, x1, #0xa30
  414570:	mov	x0, x26
  414574:	bl	401bc0 <strcmp@plt>
  414578:	mov	w8, w0
  41457c:	ldr	x0, [x27, #2480]
  414580:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6a6c>
  414584:	add	x9, x9, #0x9f5
  414588:	cmp	w8, #0x0
  41458c:	csel	x2, x9, x26, eq  // eq = none
  414590:	cbnz	x25, 4145b0 <sqrt@plt+0x128d0>
  414594:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  414598:	add	x1, x1, #0xa12
  41459c:	mov	w3, w24
  4145a0:	bl	401920 <fprintf@plt>
  4145a4:	b	4145c4 <sqrt@plt+0x128e4>
  4145a8:	cbnz	w8, 4145c4 <sqrt@plt+0x128e4>
  4145ac:	b	4145d0 <sqrt@plt+0x128f0>
  4145b0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4145b4:	add	x1, x1, #0xa06
  4145b8:	mov	x3, x25
  4145bc:	mov	w4, w24
  4145c0:	bl	401920 <fprintf@plt>
  4145c4:	ldr	x1, [x27, #2480]
  4145c8:	mov	w0, #0x20                  	// #32
  4145cc:	bl	401b10 <fputc@plt>
  4145d0:	cmp	w19, #0x2
  4145d4:	b.eq	4145e8 <sqrt@plt+0x12908>  // b.none
  4145d8:	cbnz	w19, 414604 <sqrt@plt+0x12924>
  4145dc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4145e0:	add	x0, x0, #0xa26
  4145e4:	b	4145f0 <sqrt@plt+0x12910>
  4145e8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4145ec:	add	x0, x0, #0xa19
  4145f0:	ldr	x1, [x27, #2480]
  4145f4:	bl	4018a0 <fputs@plt>
  4145f8:	ldr	x1, [x27, #2480]
  4145fc:	mov	w0, #0x20                  	// #32
  414600:	bl	401b10 <fputc@plt>
  414604:	mov	x0, x23
  414608:	mov	x1, x22
  41460c:	mov	x2, x21
  414610:	mov	x3, x20
  414614:	bl	414308 <sqrt@plt+0x12628>
  414618:	ldr	x1, [x27, #2480]
  41461c:	mov	w0, #0xa                   	// #10
  414620:	bl	401b10 <fputc@plt>
  414624:	ldr	x0, [x27, #2480]
  414628:	bl	401b50 <fflush@plt>
  41462c:	cmp	w19, #0x2
  414630:	b.ne	414650 <sqrt@plt+0x12970>  // b.any
  414634:	ldp	x20, x19, [sp, #80]
  414638:	ldp	x22, x21, [sp, #64]
  41463c:	ldp	x24, x23, [sp, #48]
  414640:	ldp	x26, x25, [sp, #32]
  414644:	ldr	x27, [sp, #16]
  414648:	ldp	x29, x30, [sp], #96
  41464c:	b	4146ac <sqrt@plt+0x129cc>
  414650:	ldp	x20, x19, [sp, #80]
  414654:	ldp	x22, x21, [sp, #64]
  414658:	ldp	x24, x23, [sp, #48]
  41465c:	ldp	x26, x25, [sp, #32]
  414660:	ldr	x27, [sp, #16]
  414664:	ldp	x29, x30, [sp], #96
  414668:	ret
  41466c:	mov	x7, x5
  414670:	mov	x6, x4
  414674:	mov	x5, x3
  414678:	mov	x4, x2
  41467c:	mov	w2, w1
  414680:	mov	x1, xzr
  414684:	mov	w3, wzr
  414688:	b	4144f4 <sqrt@plt+0x12814>
  41468c:	mov	x7, x5
  414690:	mov	x6, x4
  414694:	mov	x5, x3
  414698:	mov	x4, x2
  41469c:	mov	w2, w1
  4146a0:	mov	w3, #0x2                   	// #2
  4146a4:	mov	x1, xzr
  4146a8:	b	4144f4 <sqrt@plt+0x12814>
  4146ac:	stp	x29, x30, [sp, #-16]!
  4146b0:	mov	w0, #0x3                   	// #3
  4146b4:	mov	x29, sp
  4146b8:	bl	401c40 <exit@plt>
  4146bc:	sub	sp, sp, #0xc0
  4146c0:	stp	x29, x30, [sp, #96]
  4146c4:	stp	x28, x27, [sp, #112]
  4146c8:	stp	x26, x25, [sp, #128]
  4146cc:	stp	x24, x23, [sp, #144]
  4146d0:	stp	x22, x21, [sp, #160]
  4146d4:	stp	x20, x19, [sp, #176]
  4146d8:	ldrb	w8, [x2]
  4146dc:	ldr	w9, [x7, #4]
  4146e0:	add	x29, sp, #0x60
  4146e4:	cmp	w8, #0x3a
  4146e8:	csel	w28, wzr, w9, eq  // eq = none
  4146ec:	cmp	w0, #0x1
  4146f0:	b.lt	414a70 <sqrt@plt+0x12d90>  // b.tstop
  4146f4:	ldr	w22, [x7]
  4146f8:	mov	x19, x7
  4146fc:	mov	x27, x4
  414700:	mov	x20, x3
  414704:	mov	x24, x2
  414708:	mov	w23, w0
  41470c:	mov	x25, x1
  414710:	mov	w21, w5
  414714:	str	xzr, [x7, #16]
  414718:	stur	w5, [x29, #-8]
  41471c:	cbz	w22, 41478c <sqrt@plt+0x12aac>
  414720:	ldr	w8, [x19, #24]
  414724:	cbz	w8, 414794 <sqrt@plt+0x12ab4>
  414728:	mov	x26, x19
  41472c:	ldr	x21, [x26, #32]!
  414730:	cbz	x21, 41480c <sqrt@plt+0x12b2c>
  414734:	ldrb	w8, [x21]
  414738:	cbz	w8, 41480c <sqrt@plt+0x12b2c>
  41473c:	cbz	x20, 414b5c <sqrt@plt+0x12e7c>
  414740:	ldr	x8, [x25, w22, sxtw #3]
  414744:	ldrb	w9, [x8, #1]
  414748:	str	x8, [sp, #32]
  41474c:	cmp	w9, #0x2d
  414750:	b.eq	414768 <sqrt@plt+0x12a88>  // b.none
  414754:	ldur	w8, [x29, #-8]
  414758:	cbz	w8, 414b5c <sqrt@plt+0x12e7c>
  41475c:	ldr	x8, [sp, #32]
  414760:	ldrb	w8, [x8, #2]
  414764:	cbz	w8, 414b44 <sqrt@plt+0x12e64>
  414768:	str	x26, [sp, #40]
  41476c:	sxtw	x10, w22
  414770:	mov	x26, x21
  414774:	ldrb	w8, [x26]
  414778:	cbz	w8, 414964 <sqrt@plt+0x12c84>
  41477c:	cmp	w8, #0x3d
  414780:	b.eq	414964 <sqrt@plt+0x12c84>  // b.none
  414784:	add	x26, x26, #0x1
  414788:	b	414774 <sqrt@plt+0x12a94>
  41478c:	mov	w22, #0x1                   	// #1
  414790:	str	w22, [x19]
  414794:	stp	w22, w22, [x19, #48]
  414798:	str	xzr, [x19, #32]
  41479c:	cbz	w6, 4147a8 <sqrt@plt+0x12ac8>
  4147a0:	mov	w8, #0x1                   	// #1
  4147a4:	b	4147bc <sqrt@plt+0x12adc>
  4147a8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4147ac:	add	x0, x0, #0xbba
  4147b0:	bl	401c20 <getenv@plt>
  4147b4:	cmp	x0, #0x0
  4147b8:	cset	w8, ne  // ne = any
  4147bc:	str	w8, [x19, #44]
  4147c0:	ldrb	w9, [x24]
  4147c4:	cmp	w9, #0x2b
  4147c8:	b.eq	4147e0 <sqrt@plt+0x12b00>  // b.none
  4147cc:	cmp	w9, #0x2d
  4147d0:	b.ne	4147ec <sqrt@plt+0x12b0c>  // b.any
  4147d4:	mov	w8, #0x2                   	// #2
  4147d8:	str	w8, [x19, #40]
  4147dc:	b	4147e4 <sqrt@plt+0x12b04>
  4147e0:	str	wzr, [x19, #40]
  4147e4:	add	x24, x24, #0x1
  4147e8:	b	414800 <sqrt@plt+0x12b20>
  4147ec:	cbz	w8, 4147f8 <sqrt@plt+0x12b18>
  4147f0:	str	wzr, [x19, #40]
  4147f4:	b	414800 <sqrt@plt+0x12b20>
  4147f8:	mov	w8, #0x1                   	// #1
  4147fc:	str	w8, [x19, #40]
  414800:	mov	w8, #0x1                   	// #1
  414804:	add	x26, x19, #0x20
  414808:	str	w8, [x19, #24]
  41480c:	ldr	w21, [x19, #52]
  414810:	cmp	w21, w22
  414814:	b.le	414820 <sqrt@plt+0x12b40>
  414818:	mov	w21, w22
  41481c:	str	w22, [x19, #52]
  414820:	ldr	w8, [x19, #48]
  414824:	cmp	w8, w22
  414828:	b.le	414834 <sqrt@plt+0x12b54>
  41482c:	mov	w8, w22
  414830:	str	w22, [x19, #48]
  414834:	ldr	w9, [x19, #40]
  414838:	cmp	w9, #0x1
  41483c:	b.ne	4148b4 <sqrt@plt+0x12bd4>  // b.any
  414840:	cmp	w8, w21
  414844:	b.eq	414864 <sqrt@plt+0x12b84>  // b.none
  414848:	cmp	w21, w22
  41484c:	b.eq	414864 <sqrt@plt+0x12b84>  // b.none
  414850:	mov	x0, x25
  414854:	mov	x1, x19
  414858:	bl	4150bc <sqrt@plt+0x133dc>
  41485c:	ldr	w22, [x19]
  414860:	b	414870 <sqrt@plt+0x12b90>
  414864:	cmp	w21, w22
  414868:	b.eq	414870 <sqrt@plt+0x12b90>  // b.none
  41486c:	str	w22, [x19, #48]
  414870:	cmp	w22, w23
  414874:	b.ge	4148ac <sqrt@plt+0x12bcc>  // b.tcont
  414878:	add	x8, x25, w22, sxtw #3
  41487c:	ldr	x9, [x8]
  414880:	ldrb	w10, [x9]
  414884:	cmp	w10, #0x2d
  414888:	b.ne	414894 <sqrt@plt+0x12bb4>  // b.any
  41488c:	ldrb	w9, [x9, #1]
  414890:	cbnz	w9, 4148ac <sqrt@plt+0x12bcc>
  414894:	add	w22, w22, #0x1
  414898:	cmp	w23, w22
  41489c:	add	x8, x8, #0x8
  4148a0:	str	w22, [x19]
  4148a4:	b.ne	41487c <sqrt@plt+0x12b9c>  // b.any
  4148a8:	mov	w22, w23
  4148ac:	mov	w21, w22
  4148b0:	str	w22, [x19, #52]
  4148b4:	cmp	w22, w23
  4148b8:	b.eq	414a60 <sqrt@plt+0x12d80>  // b.none
  4148bc:	ldr	x0, [x25, w22, sxtw #3]
  4148c0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4148c4:	add	x1, x1, #0xa2f
  4148c8:	bl	401bc0 <strcmp@plt>
  4148cc:	cbz	w0, 41491c <sqrt@plt+0x12c3c>
  4148d0:	cmp	w22, w23
  4148d4:	b.eq	414a60 <sqrt@plt+0x12d80>  // b.none
  4148d8:	sxtw	x8, w22
  4148dc:	ldr	x8, [x25, x8, lsl #3]
  4148e0:	ldrb	w9, [x8]
  4148e4:	cmp	w9, #0x2d
  4148e8:	b.ne	414948 <sqrt@plt+0x12c68>  // b.any
  4148ec:	mov	x9, x8
  4148f0:	ldrb	w10, [x9, #1]!
  4148f4:	cbz	w10, 414948 <sqrt@plt+0x12c68>
  4148f8:	cmp	x20, #0x0
  4148fc:	cset	w8, ne  // ne = any
  414900:	cmp	w10, #0x2d
  414904:	cset	w10, eq  // eq = none
  414908:	and	w8, w8, w10
  41490c:	add	x21, x9, x8
  414910:	str	x21, [x26]
  414914:	cbnz	x20, 414740 <sqrt@plt+0x12a60>
  414918:	b	414b5c <sqrt@plt+0x12e7c>
  41491c:	ldr	w9, [x19, #48]
  414920:	add	w8, w22, #0x1
  414924:	str	w8, [x19]
  414928:	cmp	w9, w21
  41492c:	b.eq	414a48 <sqrt@plt+0x12d68>  // b.none
  414930:	cmp	w21, w8
  414934:	b.eq	414a48 <sqrt@plt+0x12d68>  // b.none
  414938:	mov	x0, x25
  41493c:	mov	x1, x19
  414940:	bl	4150bc <sqrt@plt+0x133dc>
  414944:	b	414a54 <sqrt@plt+0x12d74>
  414948:	ldr	w9, [x19, #40]
  41494c:	cbz	w9, 414a70 <sqrt@plt+0x12d90>
  414950:	add	w9, w22, #0x1
  414954:	str	x8, [x19, #16]
  414958:	str	w9, [x19]
  41495c:	mov	w27, #0x1                   	// #1
  414960:	b	414a74 <sqrt@plt+0x12d94>
  414964:	stur	w28, [x29, #-44]
  414968:	ldr	x28, [x20]
  41496c:	cbz	x28, 414af0 <sqrt@plt+0x12e10>
  414970:	stur	x27, [x29, #-40]
  414974:	stp	x24, x25, [sp, #8]
  414978:	mov	w25, wzr
  41497c:	sub	x27, x26, x21
  414980:	mov	w8, #0xffffffff            	// #-1
  414984:	mov	x24, x20
  414988:	str	x10, [sp]
  41498c:	str	w9, [sp, #28]
  414990:	stur	xzr, [x29, #-16]
  414994:	stp	w8, wzr, [x29, #-28]
  414998:	mov	x0, x28
  41499c:	mov	x1, x21
  4149a0:	mov	x2, x27
  4149a4:	bl	401ae0 <strncmp@plt>
  4149a8:	cbnz	w0, 414a10 <sqrt@plt+0x12d30>
  4149ac:	mov	x0, x28
  4149b0:	bl	401910 <strlen@plt>
  4149b4:	cmp	w27, w0
  4149b8:	b.eq	414a98 <sqrt@plt+0x12db8>  // b.none
  4149bc:	ldur	x10, [x29, #-16]
  4149c0:	cbz	x10, 414a08 <sqrt@plt+0x12d28>
  4149c4:	ldur	w8, [x29, #-8]
  4149c8:	cbnz	w8, 4149fc <sqrt@plt+0x12d1c>
  4149cc:	ldr	w8, [x10, #8]
  4149d0:	ldr	w9, [x24, #8]
  4149d4:	cmp	w8, w9
  4149d8:	b.ne	4149fc <sqrt@plt+0x12d1c>  // b.any
  4149dc:	ldr	x8, [x10, #16]
  4149e0:	ldr	x9, [x24, #16]
  4149e4:	cmp	x8, x9
  4149e8:	b.ne	4149fc <sqrt@plt+0x12d1c>  // b.any
  4149ec:	ldr	w8, [x10, #24]
  4149f0:	ldr	w9, [x24, #24]
  4149f4:	cmp	w8, w9
  4149f8:	b.eq	414a10 <sqrt@plt+0x12d30>  // b.none
  4149fc:	mov	w8, #0x1                   	// #1
  414a00:	stur	w8, [x29, #-24]
  414a04:	b	414a10 <sqrt@plt+0x12d30>
  414a08:	stur	x24, [x29, #-16]
  414a0c:	stur	w25, [x29, #-28]
  414a10:	ldr	x28, [x24, #32]!
  414a14:	add	w25, w25, #0x1
  414a18:	cbnz	x28, 414998 <sqrt@plt+0x12cb8>
  414a1c:	ldr	x25, [sp, #16]
  414a20:	ldur	w8, [x29, #-24]
  414a24:	cbz	w8, 414ab0 <sqrt@plt+0x12dd0>
  414a28:	ldur	w8, [x29, #-44]
  414a2c:	cbnz	w8, 414f18 <sqrt@plt+0x13238>
  414a30:	mov	x0, x21
  414a34:	bl	401910 <strlen@plt>
  414a38:	add	x8, x21, x0
  414a3c:	add	w9, w22, #0x1
  414a40:	str	wzr, [x19, #8]
  414a44:	b	414d90 <sqrt@plt+0x130b0>
  414a48:	cmp	w9, w21
  414a4c:	b.ne	414a54 <sqrt@plt+0x12d74>  // b.any
  414a50:	str	w8, [x19, #48]
  414a54:	str	w23, [x19, #52]
  414a58:	str	w23, [x19]
  414a5c:	mov	w21, w23
  414a60:	ldr	w8, [x19, #48]
  414a64:	cmp	w8, w21
  414a68:	b.eq	414a70 <sqrt@plt+0x12d90>  // b.none
  414a6c:	str	w8, [x19]
  414a70:	mov	w27, #0xffffffff            	// #-1
  414a74:	mov	w0, w27
  414a78:	ldp	x20, x19, [sp, #176]
  414a7c:	ldp	x22, x21, [sp, #160]
  414a80:	ldp	x24, x23, [sp, #144]
  414a84:	ldp	x26, x25, [sp, #128]
  414a88:	ldp	x28, x27, [sp, #112]
  414a8c:	ldp	x29, x30, [sp, #96]
  414a90:	add	sp, sp, #0xc0
  414a94:	ret
  414a98:	mov	x28, x24
  414a9c:	stur	w25, [x29, #-28]
  414aa0:	ldp	x24, x25, [sp, #8]
  414aa4:	ldur	x27, [x29, #-40]
  414aa8:	ldr	x8, [sp]
  414aac:	b	414ac4 <sqrt@plt+0x12de4>
  414ab0:	ldp	x8, x24, [sp]
  414ab4:	ldur	x27, [x29, #-40]
  414ab8:	ldur	x28, [x29, #-16]
  414abc:	ldr	w9, [sp, #28]
  414ac0:	cbz	x28, 414af0 <sqrt@plt+0x12e10>
  414ac4:	add	x8, x8, #0x1
  414ac8:	str	w8, [x19]
  414acc:	ldrb	w10, [x26]
  414ad0:	ldr	w9, [x28, #8]
  414ad4:	cbz	w10, 414c1c <sqrt@plt+0x12f3c>
  414ad8:	ldur	w8, [x29, #-44]
  414adc:	cbz	w9, 414c88 <sqrt@plt+0x12fa8>
  414ae0:	ldr	x20, [sp, #40]
  414ae4:	add	x8, x26, #0x1
  414ae8:	str	x8, [x19, #16]
  414aec:	b	414c44 <sqrt@plt+0x12f64>
  414af0:	ldr	x26, [sp, #40]
  414af4:	ldur	w28, [x29, #-44]
  414af8:	ldur	w8, [x29, #-8]
  414afc:	cbz	w8, 414b20 <sqrt@plt+0x12e40>
  414b00:	cmp	w9, #0x2d
  414b04:	b.eq	414b20 <sqrt@plt+0x12e40>  // b.none
  414b08:	ldrb	w1, [x21]
  414b0c:	mov	x0, x24
  414b10:	str	w9, [sp, #28]
  414b14:	bl	4019d0 <strchr@plt>
  414b18:	ldr	w9, [sp, #28]
  414b1c:	cbnz	x0, 414b5c <sqrt@plt+0x12e7c>
  414b20:	cbnz	w28, 414ed8 <sqrt@plt+0x131f8>
  414b24:	ldr	w8, [x19]
  414b28:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6a6c>
  414b2c:	add	x9, x9, #0x999
  414b30:	str	wzr, [x19, #8]
  414b34:	add	w8, w8, #0x1
  414b38:	str	x9, [x19, #32]
  414b3c:	str	w8, [x19]
  414b40:	b	414d98 <sqrt@plt+0x130b8>
  414b44:	mov	x0, x24
  414b48:	mov	w1, w9
  414b4c:	str	w9, [sp, #28]
  414b50:	bl	4019d0 <strchr@plt>
  414b54:	ldr	w9, [sp, #28]
  414b58:	cbz	x0, 414768 <sqrt@plt+0x12a88>
  414b5c:	add	x8, x21, #0x1
  414b60:	str	x8, [x26]
  414b64:	stur	x27, [x29, #-40]
  414b68:	ldrb	w27, [x21]
  414b6c:	mov	x0, x24
  414b70:	stur	x8, [x29, #-8]
  414b74:	mov	w1, w27
  414b78:	bl	4019d0 <strchr@plt>
  414b7c:	ldrb	w8, [x21, #1]
  414b80:	cbnz	w8, 414b8c <sqrt@plt+0x12eac>
  414b84:	add	w22, w22, #0x1
  414b88:	str	w22, [x19]
  414b8c:	cmp	w27, #0x3a
  414b90:	b.eq	414bd4 <sqrt@plt+0x12ef4>  // b.none
  414b94:	cbz	x0, 414bd4 <sqrt@plt+0x12ef4>
  414b98:	ldrb	w9, [x0]
  414b9c:	ldrb	w8, [x0, #1]
  414ba0:	cmp	w9, #0x57
  414ba4:	b.ne	414be0 <sqrt@plt+0x12f00>  // b.any
  414ba8:	cmp	w8, #0x3b
  414bac:	b.ne	414be0 <sqrt@plt+0x12f00>  // b.any
  414bb0:	ldur	x9, [x29, #-8]
  414bb4:	ldrb	w8, [x9]
  414bb8:	cbz	w8, 414c08 <sqrt@plt+0x12f28>
  414bbc:	add	w8, w22, #0x1
  414bc0:	str	x25, [sp, #16]
  414bc4:	str	x9, [x19, #16]
  414bc8:	stur	w8, [x29, #-28]
  414bcc:	str	w8, [x19]
  414bd0:	b	414cc8 <sqrt@plt+0x12fe8>
  414bd4:	cbnz	w28, 414df4 <sqrt@plt+0x13114>
  414bd8:	str	w27, [x19, #8]
  414bdc:	b	414d98 <sqrt@plt+0x130b8>
  414be0:	cmp	w8, #0x3a
  414be4:	b.ne	414a74 <sqrt@plt+0x12d94>  // b.any
  414be8:	ldur	x10, [x29, #-8]
  414bec:	ldrb	w9, [x0, #2]
  414bf0:	ldrb	w8, [x10]
  414bf4:	cmp	w9, #0x3a
  414bf8:	b.ne	414c70 <sqrt@plt+0x12f90>  // b.any
  414bfc:	cbnz	w8, 414c74 <sqrt@plt+0x12f94>
  414c00:	str	xzr, [x19, #16]
  414c04:	b	414c80 <sqrt@plt+0x12fa0>
  414c08:	cmp	w22, w23
  414c0c:	b.ne	414cb0 <sqrt@plt+0x12fd0>  // b.any
  414c10:	cbnz	w28, 414fec <sqrt@plt+0x1330c>
  414c14:	str	w27, [x19, #8]
  414c18:	b	414ec4 <sqrt@plt+0x131e4>
  414c1c:	cmp	w9, #0x1
  414c20:	ldr	x20, [sp, #40]
  414c24:	ldur	w9, [x29, #-44]
  414c28:	b.ne	414c44 <sqrt@plt+0x12f64>  // b.any
  414c2c:	cmp	w8, w23
  414c30:	b.ge	414ea8 <sqrt@plt+0x131c8>  // b.tcont
  414c34:	add	w9, w22, #0x2
  414c38:	str	w9, [x19]
  414c3c:	ldr	x8, [x25, x8, lsl #3]
  414c40:	b	414ae8 <sqrt@plt+0x12e08>
  414c44:	mov	x0, x21
  414c48:	bl	401910 <strlen@plt>
  414c4c:	add	x8, x21, x0
  414c50:	str	x8, [x20]
  414c54:	cbz	x27, 414c60 <sqrt@plt+0x12f80>
  414c58:	ldur	w8, [x29, #-28]
  414c5c:	str	w8, [x27]
  414c60:	ldr	x8, [x28, #16]
  414c64:	ldr	w27, [x28, #24]
  414c68:	cbnz	x8, 414e9c <sqrt@plt+0x131bc>
  414c6c:	b	414a74 <sqrt@plt+0x12d94>
  414c70:	cbz	w8, 414e28 <sqrt@plt+0x13148>
  414c74:	add	w8, w22, #0x1
  414c78:	str	x10, [x19, #16]
  414c7c:	str	w8, [x19]
  414c80:	str	xzr, [x26]
  414c84:	b	414a74 <sqrt@plt+0x12d94>
  414c88:	cbnz	w8, 414fbc <sqrt@plt+0x132dc>
  414c8c:	ldr	x20, [x19, #32]
  414c90:	mov	x0, x20
  414c94:	bl	401910 <strlen@plt>
  414c98:	add	x8, x20, x0
  414c9c:	str	x8, [x19, #32]
  414ca0:	ldr	w8, [x28, #24]
  414ca4:	mov	w27, #0x3f                  	// #63
  414ca8:	str	w8, [x19, #8]
  414cac:	b	414a74 <sqrt@plt+0x12d94>
  414cb0:	add	w8, w22, #0x1
  414cb4:	str	w8, [x19]
  414cb8:	ldr	x9, [x25, w22, sxtw #3]
  414cbc:	stur	w8, [x29, #-28]
  414cc0:	str	x25, [sp, #16]
  414cc4:	str	x9, [x19, #16]
  414cc8:	mov	x25, x9
  414ccc:	str	x9, [x26]
  414cd0:	ldrb	w21, [x25]
  414cd4:	cbz	w21, 414ce8 <sqrt@plt+0x13008>
  414cd8:	cmp	w21, #0x3d
  414cdc:	b.eq	414ce8 <sqrt@plt+0x13008>  // b.none
  414ce0:	add	x25, x25, #0x1
  414ce4:	b	414cd0 <sqrt@plt+0x12ff0>
  414ce8:	ldr	x27, [x20]
  414cec:	cbz	x27, 414de8 <sqrt@plt+0x13108>
  414cf0:	str	x26, [sp, #40]
  414cf4:	sub	x26, x25, x9
  414cf8:	stur	w28, [x29, #-44]
  414cfc:	str	x24, [sp, #8]
  414d00:	mov	w24, wzr
  414d04:	mov	w28, wzr
  414d08:	mov	x22, x9
  414d0c:	and	x8, x26, #0xffffffff
  414d10:	stur	wzr, [x29, #-16]
  414d14:	stur	xzr, [x29, #-8]
  414d18:	stur	x8, [x29, #-24]
  414d1c:	mov	x0, x27
  414d20:	mov	x1, x22
  414d24:	mov	x2, x26
  414d28:	bl	401ae0 <strncmp@plt>
  414d2c:	cbnz	w0, 414d64 <sqrt@plt+0x13084>
  414d30:	mov	x0, x27
  414d34:	bl	401910 <strlen@plt>
  414d38:	ldur	x8, [x29, #-24]
  414d3c:	cmp	x8, x0
  414d40:	b.eq	414da0 <sqrt@plt+0x130c0>  // b.none
  414d44:	ldur	x8, [x29, #-8]
  414d48:	cmp	x8, #0x0
  414d4c:	csel	x8, x20, x8, eq  // eq = none
  414d50:	stur	x8, [x29, #-8]
  414d54:	ldur	w8, [x29, #-16]
  414d58:	csinc	w28, w28, wzr, eq  // eq = none
  414d5c:	csel	w8, w24, w8, eq  // eq = none
  414d60:	stur	w8, [x29, #-16]
  414d64:	ldr	x27, [x20, #32]!
  414d68:	add	w24, w24, #0x1
  414d6c:	cbnz	x27, 414d1c <sqrt@plt+0x1303c>
  414d70:	cbz	w28, 414db4 <sqrt@plt+0x130d4>
  414d74:	ldur	w8, [x29, #-44]
  414d78:	cbnz	w8, 414f8c <sqrt@plt+0x132ac>
  414d7c:	ldur	w21, [x29, #-28]
  414d80:	mov	x0, x22
  414d84:	bl	401910 <strlen@plt>
  414d88:	add	x8, x22, x0
  414d8c:	add	w9, w21, #0x1
  414d90:	str	x8, [x19, #32]
  414d94:	str	w9, [x19]
  414d98:	mov	w27, #0x3f                  	// #63
  414d9c:	b	414a74 <sqrt@plt+0x12d94>
  414da0:	mov	x27, x20
  414da4:	ldr	x20, [sp, #8]
  414da8:	ldr	x26, [sp, #40]
  414dac:	ldur	w9, [x29, #-44]
  414db0:	b	414dcc <sqrt@plt+0x130ec>
  414db4:	ldr	x20, [sp, #8]
  414db8:	ldr	x26, [sp, #40]
  414dbc:	ldur	w9, [x29, #-44]
  414dc0:	ldur	x27, [x29, #-8]
  414dc4:	ldur	w24, [x29, #-16]
  414dc8:	cbz	x27, 414de8 <sqrt@plt+0x13108>
  414dcc:	ldr	w8, [x27, #8]
  414dd0:	cbz	w21, 414e4c <sqrt@plt+0x1316c>
  414dd4:	ldur	x21, [x29, #-40]
  414dd8:	cbz	w8, 414f00 <sqrt@plt+0x13220>
  414ddc:	add	x8, x25, #0x1
  414de0:	str	x8, [x19, #16]
  414de4:	b	414e78 <sqrt@plt+0x13198>
  414de8:	str	xzr, [x26]
  414dec:	mov	w27, #0x57                  	// #87
  414df0:	b	414a74 <sqrt@plt+0x12d94>
  414df4:	ldr	w8, [x19, #44]
  414df8:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  414dfc:	ldr	x0, [x9, #2480]
  414e00:	ldr	x2, [x25]
  414e04:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6a6c>
  414e08:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x6a6c>
  414e0c:	add	x9, x9, #0xb10
  414e10:	add	x10, x10, #0xb2a
  414e14:	cmp	w8, #0x0
  414e18:	csel	x1, x10, x9, eq  // eq = none
  414e1c:	mov	w3, w27
  414e20:	bl	401920 <fprintf@plt>
  414e24:	b	414bd8 <sqrt@plt+0x12ef8>
  414e28:	cmp	w22, w23
  414e2c:	b.ne	414f40 <sqrt@plt+0x13260>  // b.any
  414e30:	cbnz	w28, 415070 <sqrt@plt+0x13390>
  414e34:	str	w27, [x19, #8]
  414e38:	ldrb	w8, [x24]
  414e3c:	mov	w9, #0x3f                  	// #63
  414e40:	cmp	w8, #0x3a
  414e44:	csel	w27, w8, w9, eq  // eq = none
  414e48:	b	414c80 <sqrt@plt+0x12fa0>
  414e4c:	ldur	x21, [x29, #-40]
  414e50:	cmp	w8, #0x1
  414e54:	b.ne	414e78 <sqrt@plt+0x13198>  // b.any
  414e58:	ldur	w10, [x29, #-28]
  414e5c:	cmp	w10, w23
  414e60:	b.ge	414f70 <sqrt@plt+0x13290>  // b.tcont
  414e64:	add	w8, w10, #0x1
  414e68:	str	w8, [x19]
  414e6c:	ldr	x8, [sp, #16]
  414e70:	ldr	x8, [x8, w10, sxtw #3]
  414e74:	b	414de0 <sqrt@plt+0x13100>
  414e78:	mov	x0, x22
  414e7c:	bl	401910 <strlen@plt>
  414e80:	add	x8, x22, x0
  414e84:	str	x8, [x26]
  414e88:	cbz	x21, 414e90 <sqrt@plt+0x131b0>
  414e8c:	str	w24, [x21]
  414e90:	ldr	x8, [x27, #16]
  414e94:	ldr	w27, [x27, #24]
  414e98:	cbz	x8, 414a74 <sqrt@plt+0x12d94>
  414e9c:	str	w27, [x8]
  414ea0:	mov	w27, wzr
  414ea4:	b	414a74 <sqrt@plt+0x12d94>
  414ea8:	cbnz	w9, 415024 <sqrt@plt+0x13344>
  414eac:	mov	x0, x21
  414eb0:	bl	401910 <strlen@plt>
  414eb4:	add	x8, x21, x0
  414eb8:	str	x8, [x19, #32]
  414ebc:	ldr	w8, [x28, #24]
  414ec0:	str	w8, [x19, #8]
  414ec4:	ldrb	w8, [x24]
  414ec8:	cmp	w8, #0x3a
  414ecc:	mov	w9, #0x3f                  	// #63
  414ed0:	csel	w27, w8, w9, eq  // eq = none
  414ed4:	b	414a74 <sqrt@plt+0x12d94>
  414ed8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  414edc:	ldr	x0, [x8, #2480]
  414ee0:	ldr	x2, [x25]
  414ee4:	cmp	w9, #0x2d
  414ee8:	b.ne	414f54 <sqrt@plt+0x13274>  // b.any
  414eec:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  414ef0:	add	x1, x1, #0xad0
  414ef4:	mov	x3, x21
  414ef8:	bl	401920 <fprintf@plt>
  414efc:	b	414b24 <sqrt@plt+0x12e44>
  414f00:	cbnz	w9, 415048 <sqrt@plt+0x13368>
  414f04:	mov	x0, x22
  414f08:	bl	401910 <strlen@plt>
  414f0c:	add	x8, x22, x0
  414f10:	str	x8, [x26]
  414f14:	b	414d98 <sqrt@plt+0x130b8>
  414f18:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  414f1c:	ldr	x0, [x8, #2480]
  414f20:	ldr	x2, [x25]
  414f24:	ldr	x3, [sp, #32]
  414f28:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  414f2c:	add	x1, x1, #0xa32
  414f30:	bl	401920 <fprintf@plt>
  414f34:	ldr	x21, [x19, #32]
  414f38:	ldr	w22, [x19]
  414f3c:	b	414a30 <sqrt@plt+0x12d50>
  414f40:	add	w8, w22, #0x1
  414f44:	str	w8, [x19]
  414f48:	ldr	x8, [x25, w22, sxtw #3]
  414f4c:	str	x8, [x19, #16]
  414f50:	b	414c80 <sqrt@plt+0x12fa0>
  414f54:	ldr	x8, [sp, #32]
  414f58:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  414f5c:	add	x1, x1, #0xaf0
  414f60:	mov	x4, x21
  414f64:	ldrb	w3, [x8]
  414f68:	bl	401920 <fprintf@plt>
  414f6c:	b	414b24 <sqrt@plt+0x12e44>
  414f70:	cbnz	w9, 415090 <sqrt@plt+0x133b0>
  414f74:	mov	x0, x22
  414f78:	bl	401910 <strlen@plt>
  414f7c:	add	x8, x22, x0
  414f80:	str	x8, [x26]
  414f84:	ldrb	w8, [x20]
  414f88:	b	414ec8 <sqrt@plt+0x131e8>
  414f8c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  414f90:	ldr	x9, [sp, #16]
  414f94:	ldr	x0, [x8, #2480]
  414f98:	ldur	w8, [x29, #-28]
  414f9c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  414fa0:	ldr	x2, [x9]
  414fa4:	add	x1, x1, #0xb6b
  414fa8:	ldr	x3, [x9, w8, sxtw #3]
  414fac:	bl	401920 <fprintf@plt>
  414fb0:	ldr	x22, [x19, #32]
  414fb4:	ldr	w21, [x19]
  414fb8:	b	414d80 <sqrt@plt+0x130a0>
  414fbc:	ldr	x10, [sp, #32]
  414fc0:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  414fc4:	ldr	x0, [x9, #2480]
  414fc8:	ldr	x2, [x25]
  414fcc:	ldrb	w8, [x10, #1]
  414fd0:	cmp	w8, #0x2d
  414fd4:	b.ne	41500c <sqrt@plt+0x1332c>  // b.any
  414fd8:	ldr	x3, [x28]
  414fdc:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  414fe0:	add	x1, x1, #0xa50
  414fe4:	bl	401920 <fprintf@plt>
  414fe8:	b	414c8c <sqrt@plt+0x12fac>
  414fec:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  414ff0:	ldr	x0, [x8, #2480]
  414ff4:	ldr	x2, [x25]
  414ff8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  414ffc:	add	x1, x1, #0xb44
  415000:	mov	w3, w27
  415004:	bl	401920 <fprintf@plt>
  415008:	b	414c14 <sqrt@plt+0x12f34>
  41500c:	ldrb	w3, [x10]
  415010:	ldr	x4, [x28]
  415014:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  415018:	add	x1, x1, #0xa7d
  41501c:	bl	401920 <fprintf@plt>
  415020:	b	414c8c <sqrt@plt+0x12fac>
  415024:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  415028:	ldr	x0, [x8, #2480]
  41502c:	ldr	x2, [x25]
  415030:	ldr	x3, [sp, #32]
  415034:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  415038:	add	x1, x1, #0xaaa
  41503c:	bl	401920 <fprintf@plt>
  415040:	ldr	x21, [x20]
  415044:	b	414eac <sqrt@plt+0x131cc>
  415048:	ldr	x9, [sp, #16]
  41504c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  415050:	ldr	x0, [x8, #2480]
  415054:	ldr	x3, [x27]
  415058:	ldr	x2, [x9]
  41505c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  415060:	add	x1, x1, #0xb8c
  415064:	bl	401920 <fprintf@plt>
  415068:	ldr	x22, [x26]
  41506c:	b	414f04 <sqrt@plt+0x13224>
  415070:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  415074:	ldr	x0, [x8, #2480]
  415078:	ldr	x2, [x25]
  41507c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  415080:	add	x1, x1, #0xb44
  415084:	mov	w3, w27
  415088:	bl	401920 <fprintf@plt>
  41508c:	b	414e34 <sqrt@plt+0x13154>
  415090:	ldr	x9, [sp, #16]
  415094:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  415098:	ldr	x0, [x8, #2480]
  41509c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4150a0:	ldr	x2, [x9]
  4150a4:	add	x9, x9, w10, sxtw #3
  4150a8:	ldur	x3, [x9, #-8]
  4150ac:	add	x1, x1, #0xaaa
  4150b0:	bl	401920 <fprintf@plt>
  4150b4:	ldr	x22, [x26]
  4150b8:	b	414f74 <sqrt@plt+0x13294>
  4150bc:	ldp	w9, w11, [x1, #48]
  4150c0:	ldr	w8, [x1]
  4150c4:	sxtw	x10, w11
  4150c8:	cmp	w8, w11
  4150cc:	b.le	415168 <sqrt@plt+0x13488>
  4150d0:	cmp	w9, w11
  4150d4:	b.ge	415168 <sqrt@plt+0x13488>  // b.tcont
  4150d8:	add	x11, x0, x10, lsl #3
  4150dc:	mov	w12, w9
  4150e0:	mov	w13, w8
  4150e4:	sub	w14, w13, w10
  4150e8:	sub	w15, w10, w12
  4150ec:	cmp	w14, w15
  4150f0:	b.le	415128 <sqrt@plt+0x13448>
  4150f4:	cmp	w15, #0x1
  4150f8:	sub	w13, w13, w15
  4150fc:	b.lt	415158 <sqrt@plt+0x13478>  // b.tstop
  415100:	mov	w14, w15
  415104:	add	x15, x0, w13, sxtw #3
  415108:	add	x16, x0, w12, sxtw #3
  41510c:	ldr	x17, [x15]
  415110:	ldr	x18, [x16]
  415114:	subs	x14, x14, #0x1
  415118:	str	x17, [x16], #8
  41511c:	str	x18, [x15], #8
  415120:	b.ne	41510c <sqrt@plt+0x1342c>  // b.any
  415124:	b	415158 <sqrt@plt+0x13478>
  415128:	cmp	w14, #0x1
  41512c:	b.lt	415154 <sqrt@plt+0x13474>  // b.tstop
  415130:	sub	w15, w13, w10
  415134:	add	x16, x0, w12, sxtw #3
  415138:	mov	x17, x11
  41513c:	ldr	x18, [x17]
  415140:	ldr	x2, [x16]
  415144:	subs	x15, x15, #0x1
  415148:	str	x18, [x16], #8
  41514c:	str	x2, [x17], #8
  415150:	b.ne	41513c <sqrt@plt+0x1345c>  // b.any
  415154:	add	w12, w12, w14
  415158:	cmp	w13, w10
  41515c:	b.le	415168 <sqrt@plt+0x13488>
  415160:	cmp	w10, w12
  415164:	b.gt	4150e4 <sqrt@plt+0x13404>
  415168:	sub	w9, w9, w10
  41516c:	add	w9, w9, w8
  415170:	stp	w9, w8, [x1, #48]
  415174:	ret
  415178:	stp	x29, x30, [sp, #-32]!
  41517c:	stp	x20, x19, [sp, #16]
  415180:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  415184:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  415188:	ldr	w9, [x20, #2168]
  41518c:	ldr	w8, [x8, #2172]
  415190:	adrp	x19, 433000 <stderr@@GLIBC_2.17+0x2650>
  415194:	add	x19, x19, #0xa78
  415198:	mov	x7, x19
  41519c:	mov	x29, sp
  4151a0:	stp	w9, w8, [x19]
  4151a4:	bl	4146bc <sqrt@plt+0x129dc>
  4151a8:	ldr	w8, [x19]
  4151ac:	ldr	x9, [x19, #16]
  4151b0:	ldr	w11, [x19, #8]
  4151b4:	adrp	x10, 433000 <stderr@@GLIBC_2.17+0x2650>
  4151b8:	str	w8, [x20, #2168]
  4151bc:	ldp	x20, x19, [sp, #16]
  4151c0:	adrp	x12, 430000 <_Znam@GLIBCXX_3.4>
  4151c4:	str	x9, [x10, #2808]
  4151c8:	str	w11, [x12, #2176]
  4151cc:	ldp	x29, x30, [sp], #32
  4151d0:	ret
  4151d4:	stp	x29, x30, [sp, #-32]!
  4151d8:	stp	x20, x19, [sp, #16]
  4151dc:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  4151e0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4151e4:	ldr	w9, [x20, #2168]
  4151e8:	ldr	w8, [x8, #2172]
  4151ec:	adrp	x19, 433000 <stderr@@GLIBC_2.17+0x2650>
  4151f0:	add	x19, x19, #0xa78
  4151f4:	mov	w6, #0x1                   	// #1
  4151f8:	mov	x3, xzr
  4151fc:	mov	x4, xzr
  415200:	mov	w5, wzr
  415204:	mov	x7, x19
  415208:	mov	x29, sp
  41520c:	stp	w9, w8, [x19]
  415210:	bl	4146bc <sqrt@plt+0x129dc>
  415214:	ldr	w8, [x19]
  415218:	ldr	x9, [x19, #16]
  41521c:	ldr	w11, [x19, #8]
  415220:	adrp	x10, 433000 <stderr@@GLIBC_2.17+0x2650>
  415224:	str	w8, [x20, #2168]
  415228:	ldp	x20, x19, [sp, #16]
  41522c:	adrp	x12, 430000 <_Znam@GLIBCXX_3.4>
  415230:	str	x9, [x10, #2808]
  415234:	str	w11, [x12, #2176]
  415238:	ldp	x29, x30, [sp], #32
  41523c:	ret
  415240:	mov	w5, wzr
  415244:	mov	w6, wzr
  415248:	b	415178 <sqrt@plt+0x13498>
  41524c:	mov	x7, x5
  415250:	mov	w5, wzr
  415254:	mov	w6, wzr
  415258:	b	4146bc <sqrt@plt+0x129dc>
  41525c:	mov	w5, #0x1                   	// #1
  415260:	mov	w6, wzr
  415264:	b	415178 <sqrt@plt+0x13498>
  415268:	mov	x7, x5
  41526c:	mov	w5, #0x1                   	// #1
  415270:	mov	w6, wzr
  415274:	b	4146bc <sqrt@plt+0x129dc>
  415278:	b	4018c0 <hypot@plt>
  41527c:	mov	w8, w0
  415280:	tbnz	w0, #31, 4152c8 <sqrt@plt+0x135e8>
  415284:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2650>
  415288:	mov	w9, #0x6667                	// #26215
  41528c:	add	x0, x0, #0xac4
  415290:	movk	w9, #0x6666, lsl #16
  415294:	mov	w10, #0xa                   	// #10
  415298:	smull	x11, w8, w9
  41529c:	lsr	x13, x11, #63
  4152a0:	asr	x11, x11, #34
  4152a4:	add	w11, w11, w13
  4152a8:	add	w12, w8, #0x9
  4152ac:	msub	w8, w11, w10, w8
  4152b0:	add	w8, w8, #0x30
  4152b4:	cmp	w12, #0x12
  4152b8:	strb	w8, [x0, #-1]!
  4152bc:	mov	w8, w11
  4152c0:	b.hi	415298 <sqrt@plt+0x135b8>  // b.pmore
  4152c4:	ret
  4152c8:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2650>
  4152cc:	mov	w9, #0x6667                	// #26215
  4152d0:	add	x0, x0, #0xac3
  4152d4:	movk	w9, #0x6666, lsl #16
  4152d8:	mov	w10, #0xa                   	// #10
  4152dc:	smull	x11, w8, w9
  4152e0:	lsr	x13, x11, #63
  4152e4:	asr	x11, x11, #34
  4152e8:	neg	w12, w8
  4152ec:	add	w11, w11, w13
  4152f0:	madd	w12, w11, w10, w12
  4152f4:	add	w8, w8, #0x9
  4152f8:	add	w12, w12, #0x30
  4152fc:	cmp	w8, #0x12
  415300:	strb	w12, [x0], #-1
  415304:	mov	w8, w11
  415308:	b.hi	4152dc <sqrt@plt+0x135fc>  // b.pmore
  41530c:	mov	w8, #0x2d                  	// #45
  415310:	strb	w8, [x0]
  415314:	ret
  415318:	mov	w8, w0
  41531c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2650>
  415320:	mov	w9, #0xcccd                	// #52429
  415324:	add	x0, x0, #0xad9
  415328:	movk	w9, #0xcccc, lsl #16
  41532c:	mov	w10, #0xa                   	// #10
  415330:	umull	x11, w8, w9
  415334:	lsr	x11, x11, #35
  415338:	msub	w12, w11, w10, w8
  41533c:	orr	w12, w12, #0x30
  415340:	cmp	w8, #0x9
  415344:	strb	w12, [x0, #-1]!
  415348:	mov	w8, w11
  41534c:	b.hi	415330 <sqrt@plt+0x13650>  // b.pmore
  415350:	ret
  415354:	sub	sp, sp, #0x30
  415358:	stp	x29, x30, [sp, #16]
  41535c:	stp	x20, x19, [sp, #32]
  415360:	add	x29, sp, #0x10
  415364:	sub	x1, x0, #0x1
  415368:	ldrb	w8, [x1, #1]!
  41536c:	cmp	x8, #0x20
  415370:	b.eq	415368 <sqrt@plt+0x13688>  // b.none
  415374:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2650>
  415378:	add	x9, x9, #0x254
  41537c:	ldrb	w10, [x9, x8]
  415380:	cbz	w10, 4153fc <sqrt@plt+0x1371c>
  415384:	mov	w19, wzr
  415388:	mov	w10, #0xa                   	// #10
  41538c:	ldrb	w11, [x1, #1]!
  415390:	mul	w13, w19, w10
  415394:	add	w8, w13, w8, uxtb
  415398:	sub	w19, w8, #0x30
  41539c:	ldrb	w12, [x9, x11]
  4153a0:	mov	w8, w11
  4153a4:	cbnz	w12, 41538c <sqrt@plt+0x136ac>
  4153a8:	cmp	w8, #0x20
  4153ac:	mov	w20, wzr
  4153b0:	b.hi	4154b8 <sqrt@plt+0x137d8>  // b.pmore
  4153b4:	mov	w9, #0x1                   	// #1
  4153b8:	mov	x10, #0x401                 	// #1025
  4153bc:	lsl	x9, x9, x8
  4153c0:	movk	x10, #0x1, lsl #32
  4153c4:	tst	x9, x10
  4153c8:	b.eq	4154b8 <sqrt@plt+0x137d8>  // b.none
  4153cc:	and	w9, w8, #0xff
  4153d0:	cmp	w9, #0x20
  4153d4:	b.ne	4153e0 <sqrt@plt+0x13700>  // b.any
  4153d8:	ldrb	w8, [x1, #1]!
  4153dc:	b	4153cc <sqrt@plt+0x136ec>
  4153e0:	cbz	w9, 4153ec <sqrt@plt+0x1370c>
  4153e4:	cmp	w9, #0xa
  4153e8:	b.ne	415404 <sqrt@plt+0x13724>  // b.any
  4153ec:	mov	w0, w19
  4153f0:	bl	4161a8 <_ZdlPvm@@Base+0xc14>
  4153f4:	mov	w20, #0x1                   	// #1
  4153f8:	b	4154b8 <sqrt@plt+0x137d8>
  4153fc:	mov	w20, wzr
  415400:	b	4154b8 <sqrt@plt+0x137d8>
  415404:	mov	x10, #0x401                 	// #1025
  415408:	mov	w9, #0x1                   	// #1
  41540c:	movk	x10, #0x1, lsl #32
  415410:	mov	x20, x1
  415414:	and	w11, w8, #0xff
  415418:	cmp	w11, #0x20
  41541c:	b.hi	415430 <sqrt@plt+0x13750>  // b.pmore
  415420:	and	x8, x8, #0xff
  415424:	lsl	x8, x9, x8
  415428:	tst	x8, x10
  41542c:	b.ne	415440 <sqrt@plt+0x13760>  // b.any
  415430:	cmp	w11, #0x5c
  415434:	b.eq	415440 <sqrt@plt+0x13760>  // b.none
  415438:	ldrb	w8, [x20, #1]!
  41543c:	b	415414 <sqrt@plt+0x13734>
  415440:	sub	w2, w20, w1
  415444:	mov	x0, sp
  415448:	bl	415688 <_ZdlPvm@@Base+0xf4>
  41544c:	ldrb	w8, [x20]
  415450:	cmp	w8, #0x20
  415454:	b.ne	415460 <sqrt@plt+0x13780>  // b.any
  415458:	add	x20, x20, #0x1
  41545c:	b	41544c <sqrt@plt+0x1376c>
  415460:	cbz	w8, 41546c <sqrt@plt+0x1378c>
  415464:	cmp	w8, #0xa
  415468:	b.ne	4154ac <sqrt@plt+0x137cc>  // b.any
  41546c:	ldp	w8, w9, [sp, #8]
  415470:	cmp	w8, w9
  415474:	b.lt	415484 <sqrt@plt+0x137a4>  // b.tstop
  415478:	mov	x0, sp
  41547c:	bl	4159f0 <_ZdlPvm@@Base+0x45c>
  415480:	ldr	w8, [sp, #8]
  415484:	ldr	x9, [sp]
  415488:	add	w10, w8, #0x1
  41548c:	str	w10, [sp, #8]
  415490:	strb	wzr, [x9, w8, sxtw]
  415494:	ldr	x0, [sp]
  415498:	bl	416164 <_ZdlPvm@@Base+0xbd0>
  41549c:	mov	w0, w19
  4154a0:	bl	4161a8 <_ZdlPvm@@Base+0xc14>
  4154a4:	mov	w20, #0x1                   	// #1
  4154a8:	b	4154b0 <sqrt@plt+0x137d0>
  4154ac:	mov	w20, wzr
  4154b0:	mov	x0, sp
  4154b4:	bl	415820 <_ZdlPvm@@Base+0x28c>
  4154b8:	mov	w0, w20
  4154bc:	ldp	x20, x19, [sp, #32]
  4154c0:	ldp	x29, x30, [sp, #16]
  4154c4:	add	sp, sp, #0x30
  4154c8:	ret
  4154cc:	mov	x19, x0
  4154d0:	mov	x0, sp
  4154d4:	bl	415820 <_ZdlPvm@@Base+0x28c>
  4154d8:	mov	x0, x19
  4154dc:	bl	401c60 <_Unwind_Resume@plt>
  4154e0:	ret

00000000004154e4 <_Znwm@@Base>:
  4154e4:	stp	x29, x30, [sp, #-32]!
  4154e8:	str	x19, [sp, #16]
  4154ec:	mov	x29, sp
  4154f0:	and	x8, x0, #0xffffffff
  4154f4:	cmp	x0, #0x0
  4154f8:	csinc	x0, x8, xzr, ne  // ne = any
  4154fc:	bl	401be0 <malloc@plt>
  415500:	cbz	x0, 415510 <_Znwm@@Base+0x2c>
  415504:	ldr	x19, [sp, #16]
  415508:	ldp	x29, x30, [sp], #32
  41550c:	ret
  415510:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2650>
  415514:	ldr	x19, [x8, #2784]
  415518:	cbz	x19, 415548 <_Znwm@@Base+0x64>
  41551c:	mov	x0, x19
  415520:	bl	401910 <strlen@plt>
  415524:	mov	x2, x0
  415528:	mov	w0, #0x2                   	// #2
  41552c:	mov	x1, x19
  415530:	bl	401bd0 <write@plt>
  415534:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  415538:	add	x1, x1, #0x99c
  41553c:	mov	w0, #0x2                   	// #2
  415540:	mov	w2, #0x2                   	// #2
  415544:	bl	401bd0 <write@plt>
  415548:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6a6c>
  41554c:	add	x0, x0, #0xbca
  415550:	bl	41555c <_Znwm@@Base+0x78>
  415554:	mov	w0, #0xffffffff            	// #-1
  415558:	bl	401a00 <_exit@plt>
  41555c:	stp	x29, x30, [sp, #-32]!
  415560:	str	x19, [sp, #16]
  415564:	mov	x29, sp
  415568:	mov	x19, x0
  41556c:	bl	401910 <strlen@plt>
  415570:	mov	x1, x19
  415574:	ldr	x19, [sp, #16]
  415578:	mov	x2, x0
  41557c:	mov	w0, #0x2                   	// #2
  415580:	ldp	x29, x30, [sp], #32
  415584:	b	401bd0 <write@plt>

0000000000415588 <_ZdlPv@@Base>:
  415588:	cbz	x0, 415590 <_ZdlPv@@Base+0x8>
  41558c:	b	401990 <free@plt>
  415590:	ret

0000000000415594 <_ZdlPvm@@Base>:
  415594:	cbz	x0, 41559c <_ZdlPvm@@Base+0x8>
  415598:	b	401990 <free@plt>
  41559c:	ret
  4155a0:	stp	x29, x30, [sp, #-32]!
  4155a4:	str	x19, [sp, #16]
  4155a8:	mov	x29, sp
  4155ac:	mov	x19, x0
  4155b0:	cbnz	x0, 4155c4 <_ZdlPvm@@Base+0x30>
  4155b4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4155b8:	add	x1, x1, #0xbd9
  4155bc:	mov	w0, #0x1b                  	// #27
  4155c0:	bl	413ed0 <sqrt@plt+0x121f0>
  4155c4:	ldrb	w9, [x19]
  4155c8:	cbz	w9, 4155fc <_ZdlPvm@@Base+0x68>
  4155cc:	mov	x0, xzr
  4155d0:	add	x8, x19, #0x1
  4155d4:	lsl	x10, x0, #4
  4155d8:	add	x10, x10, w9, uxtb
  4155dc:	ldrb	w9, [x8], #1
  4155e0:	and	x11, x10, #0xf0000000
  4155e4:	and	x12, x10, #0xffffffff0fffffff
  4155e8:	eor	x11, x12, x11, lsr #24
  4155ec:	tst	x10, #0xf0000000
  4155f0:	csel	x0, x10, x11, eq  // eq = none
  4155f4:	cbnz	w9, 4155d4 <_ZdlPvm@@Base+0x40>
  4155f8:	b	415600 <_ZdlPvm@@Base+0x6c>
  4155fc:	mov	x0, xzr
  415600:	ldr	x19, [sp, #16]
  415604:	ldp	x29, x30, [sp], #32
  415608:	ret
  41560c:	stp	x29, x30, [sp, #-48]!
  415610:	stp	x22, x21, [sp, #16]
  415614:	stp	x20, x19, [sp, #32]
  415618:	mov	x29, sp
  41561c:	cmp	w0, #0x65
  415620:	b.cs	41562c <_ZdlPvm@@Base+0x98>  // b.hs, b.nlast
  415624:	mov	w0, #0x65                  	// #101
  415628:	b	415670 <_ZdlPvm@@Base+0xdc>
  41562c:	adrp	x22, 41c000 <_ZdlPvm@@Base+0x6a6c>
  415630:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x6a6c>
  415634:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x2650>
  415638:	mov	w19, w0
  41563c:	mov	w0, #0x65                  	// #101
  415640:	add	x22, x22, #0xc10
  415644:	add	x20, x20, #0xbf6
  415648:	add	x21, x21, #0xa58
  41564c:	cbnz	w0, 415664 <_ZdlPvm@@Base+0xd0>
  415650:	mov	x0, x20
  415654:	mov	x1, x21
  415658:	mov	x2, x21
  41565c:	mov	x3, x21
  415660:	bl	4144a0 <sqrt@plt+0x127c0>
  415664:	ldr	w0, [x22], #4
  415668:	cmp	w0, w19
  41566c:	b.ls	41564c <_ZdlPvm@@Base+0xb8>  // b.plast
  415670:	ldp	x20, x19, [sp, #32]
  415674:	ldp	x22, x21, [sp, #16]
  415678:	ldp	x29, x30, [sp], #48
  41567c:	ret
  415680:	stp	xzr, xzr, [x0]
  415684:	ret
  415688:	stp	x29, x30, [sp, #-48]!
  41568c:	str	x21, [sp, #16]
  415690:	stp	x20, x19, [sp, #32]
  415694:	mov	x29, sp
  415698:	mov	w21, w2
  41569c:	mov	x20, x1
  4156a0:	mov	x19, x0
  4156a4:	str	w2, [x0, #8]
  4156a8:	tbnz	w2, #31, 4156c8 <_ZdlPvm@@Base+0x134>
  4156ac:	cbnz	w21, 4156d8 <_ZdlPvm@@Base+0x144>
  4156b0:	str	wzr, [x19, #12]
  4156b4:	str	xzr, [x19]
  4156b8:	ldp	x20, x19, [sp, #32]
  4156bc:	ldr	x21, [sp, #16]
  4156c0:	ldp	x29, x30, [sp], #48
  4156c4:	ret
  4156c8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  4156cc:	add	x1, x1, #0xc70
  4156d0:	mov	w0, #0x57                  	// #87
  4156d4:	bl	413ed0 <sqrt@plt+0x121f0>
  4156d8:	lsl	w8, w21, #1
  4156dc:	sxtw	x0, w8
  4156e0:	str	w8, [x19, #12]
  4156e4:	bl	401890 <_Znam@plt>
  4156e8:	str	x0, [x19]
  4156ec:	sxtw	x2, w21
  4156f0:	mov	x1, x20
  4156f4:	ldp	x20, x19, [sp, #32]
  4156f8:	ldr	x21, [sp, #16]
  4156fc:	ldp	x29, x30, [sp], #48
  415700:	b	4018b0 <memcpy@plt>
  415704:	stp	x29, x30, [sp, #-48]!
  415708:	str	x21, [sp, #16]
  41570c:	stp	x20, x19, [sp, #32]
  415710:	mov	x29, sp
  415714:	mov	x19, x0
  415718:	cbz	x1, 415760 <_ZdlPvm@@Base+0x1cc>
  41571c:	mov	x0, x1
  415720:	mov	x20, x1
  415724:	bl	401910 <strlen@plt>
  415728:	mov	x21, x0
  41572c:	str	w21, [x19, #8]
  415730:	cbz	w21, 415768 <_ZdlPvm@@Base+0x1d4>
  415734:	lsl	w8, w21, #1
  415738:	sxtw	x0, w8
  41573c:	str	w8, [x19, #12]
  415740:	bl	401890 <_Znam@plt>
  415744:	str	x0, [x19]
  415748:	sxtw	x2, w21
  41574c:	mov	x1, x20
  415750:	ldp	x20, x19, [sp, #32]
  415754:	ldr	x21, [sp, #16]
  415758:	ldp	x29, x30, [sp], #48
  41575c:	b	4018b0 <memcpy@plt>
  415760:	str	xzr, [x19, #8]
  415764:	b	41576c <_ZdlPvm@@Base+0x1d8>
  415768:	str	wzr, [x19, #12]
  41576c:	str	xzr, [x19]
  415770:	ldp	x20, x19, [sp, #32]
  415774:	ldr	x21, [sp, #16]
  415778:	ldp	x29, x30, [sp], #48
  41577c:	ret
  415780:	stp	x29, x30, [sp, #-32]!
  415784:	stp	x20, x19, [sp, #16]
  415788:	mov	x29, sp
  41578c:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6a6c>
  415790:	ldr	d0, [x8, #3176]
  415794:	mov	x20, x0
  415798:	mov	w19, w1
  41579c:	str	d0, [x0, #8]
  4157a0:	mov	w0, #0x2                   	// #2
  4157a4:	bl	401890 <_Znam@plt>
  4157a8:	str	x0, [x20]
  4157ac:	strb	w19, [x0]
  4157b0:	ldp	x20, x19, [sp, #16]
  4157b4:	ldp	x29, x30, [sp], #32
  4157b8:	ret
  4157bc:	stp	x29, x30, [sp, #-48]!
  4157c0:	str	x21, [sp, #16]
  4157c4:	stp	x20, x19, [sp, #32]
  4157c8:	mov	x29, sp
  4157cc:	ldrsw	x19, [x1, #8]
  4157d0:	mov	x20, x0
  4157d4:	str	w19, [x0, #8]
  4157d8:	cbz	w19, 415808 <_ZdlPvm@@Base+0x274>
  4157dc:	lsl	x0, x19, #1
  4157e0:	mov	x21, x1
  4157e4:	str	w0, [x20, #12]
  4157e8:	bl	401890 <_Znam@plt>
  4157ec:	str	x0, [x20]
  4157f0:	ldr	x1, [x21]
  4157f4:	mov	x2, x19
  4157f8:	ldp	x20, x19, [sp, #32]
  4157fc:	ldr	x21, [sp, #16]
  415800:	ldp	x29, x30, [sp], #48
  415804:	b	4018b0 <memcpy@plt>
  415808:	str	wzr, [x20, #12]
  41580c:	str	xzr, [x20]
  415810:	ldp	x20, x19, [sp, #32]
  415814:	ldr	x21, [sp, #16]
  415818:	ldp	x29, x30, [sp], #48
  41581c:	ret
  415820:	ldr	x0, [x0]
  415824:	cbz	x0, 41582c <_ZdlPvm@@Base+0x298>
  415828:	b	401b70 <_ZdaPv@plt>
  41582c:	ret
  415830:	stp	x29, x30, [sp, #-32]!
  415834:	stp	x20, x19, [sp, #16]
  415838:	mov	x29, sp
  41583c:	mov	x19, x0
  415840:	mov	x20, x1
  415844:	mov	x3, x19
  415848:	ldr	x0, [x0]
  41584c:	ldr	w1, [x3, #12]!
  415850:	ldr	w2, [x20, #8]
  415854:	bl	415880 <_ZdlPvm@@Base+0x2ec>
  415858:	str	x0, [x19]
  41585c:	ldrsw	x2, [x20, #8]
  415860:	str	w2, [x19, #8]
  415864:	cbz	w2, 415870 <_ZdlPvm@@Base+0x2dc>
  415868:	ldr	x1, [x20]
  41586c:	bl	4018b0 <memcpy@plt>
  415870:	mov	x0, x19
  415874:	ldp	x20, x19, [sp, #16]
  415878:	ldp	x29, x30, [sp], #32
  41587c:	ret
  415880:	stp	x29, x30, [sp, #-32]!
  415884:	stp	x20, x19, [sp, #16]
  415888:	mov	x29, sp
  41588c:	mov	x19, x3
  415890:	cmp	w1, w2
  415894:	b.ge	4158c0 <_ZdlPvm@@Base+0x32c>  // b.tcont
  415898:	mov	w20, w2
  41589c:	cbz	x0, 4158a4 <_ZdlPvm@@Base+0x310>
  4158a0:	bl	401b70 <_ZdaPv@plt>
  4158a4:	cbz	w20, 4158c8 <_ZdlPvm@@Base+0x334>
  4158a8:	lsl	w8, w20, #1
  4158ac:	str	w8, [x19]
  4158b0:	ldp	x20, x19, [sp, #16]
  4158b4:	sxtw	x0, w8
  4158b8:	ldp	x29, x30, [sp], #32
  4158bc:	b	401890 <_Znam@plt>
  4158c0:	str	w1, [x19]
  4158c4:	b	4158d0 <_ZdlPvm@@Base+0x33c>
  4158c8:	mov	x0, xzr
  4158cc:	str	wzr, [x19]
  4158d0:	ldp	x20, x19, [sp, #16]
  4158d4:	ldp	x29, x30, [sp], #32
  4158d8:	ret
  4158dc:	stp	x29, x30, [sp, #-48]!
  4158e0:	str	x21, [sp, #16]
  4158e4:	stp	x20, x19, [sp, #32]
  4158e8:	mov	x29, sp
  4158ec:	mov	x19, x0
  4158f0:	cbz	x1, 415938 <_ZdlPvm@@Base+0x3a4>
  4158f4:	mov	x0, x1
  4158f8:	mov	x20, x1
  4158fc:	bl	401910 <strlen@plt>
  415900:	ldr	x8, [x19]
  415904:	mov	x3, x19
  415908:	ldr	w1, [x3, #12]!
  41590c:	mov	x21, x0
  415910:	mov	x0, x8
  415914:	mov	w2, w21
  415918:	bl	415880 <_ZdlPvm@@Base+0x2ec>
  41591c:	str	x0, [x19]
  415920:	str	w21, [x19, #8]
  415924:	cbz	w21, 415948 <_ZdlPvm@@Base+0x3b4>
  415928:	sxtw	x2, w21
  41592c:	mov	x1, x20
  415930:	bl	4018b0 <memcpy@plt>
  415934:	b	415948 <_ZdlPvm@@Base+0x3b4>
  415938:	ldr	x0, [x19]
  41593c:	cbz	x0, 415944 <_ZdlPvm@@Base+0x3b0>
  415940:	bl	401b70 <_ZdaPv@plt>
  415944:	stp	xzr, xzr, [x19]
  415948:	mov	x0, x19
  41594c:	ldp	x20, x19, [sp, #32]
  415950:	ldr	x21, [sp, #16]
  415954:	ldp	x29, x30, [sp], #48
  415958:	ret
  41595c:	stp	x29, x30, [sp, #-48]!
  415960:	str	x21, [sp, #16]
  415964:	stp	x20, x19, [sp, #32]
  415968:	mov	x29, sp
  41596c:	mov	x19, x0
  415970:	mov	x3, x19
  415974:	ldr	x0, [x0]
  415978:	ldr	w8, [x3, #12]!
  41597c:	mov	w20, w1
  415980:	mov	w2, #0x1                   	// #1
  415984:	mov	w21, #0x1                   	// #1
  415988:	mov	w1, w8
  41598c:	bl	415880 <_ZdlPvm@@Base+0x2ec>
  415990:	str	x0, [x19]
  415994:	str	w21, [x19, #8]
  415998:	strb	w20, [x0]
  41599c:	mov	x0, x19
  4159a0:	ldp	x20, x19, [sp, #32]
  4159a4:	ldr	x21, [sp, #16]
  4159a8:	ldp	x29, x30, [sp], #48
  4159ac:	ret
  4159b0:	stp	x29, x30, [sp, #-32]!
  4159b4:	stp	x20, x19, [sp, #16]
  4159b8:	mov	x20, x0
  4159bc:	ldr	x0, [x0]
  4159c0:	mov	x19, x1
  4159c4:	mov	x29, sp
  4159c8:	cbz	x0, 4159d0 <_ZdlPvm@@Base+0x43c>
  4159cc:	bl	401b70 <_ZdaPv@plt>
  4159d0:	ldr	x8, [x19]
  4159d4:	str	x8, [x20]
  4159d8:	ldr	x8, [x19, #8]
  4159dc:	str	x8, [x20, #8]
  4159e0:	stp	xzr, xzr, [x19]
  4159e4:	ldp	x20, x19, [sp, #16]
  4159e8:	ldp	x29, x30, [sp], #32
  4159ec:	ret
  4159f0:	stp	x29, x30, [sp, #-32]!
  4159f4:	str	x19, [sp, #16]
  4159f8:	mov	x29, sp
  4159fc:	mov	x19, x0
  415a00:	mov	x4, x19
  415a04:	ldr	x0, [x0]
  415a08:	ldr	w1, [x4, #12]!
  415a0c:	ldr	w2, [x19, #8]
  415a10:	add	w3, w2, #0x1
  415a14:	bl	415a28 <_ZdlPvm@@Base+0x494>
  415a18:	str	x0, [x19]
  415a1c:	ldr	x19, [sp, #16]
  415a20:	ldp	x29, x30, [sp], #32
  415a24:	ret
  415a28:	stp	x29, x30, [sp, #-48]!
  415a2c:	stp	x22, x21, [sp, #16]
  415a30:	stp	x20, x19, [sp, #32]
  415a34:	mov	x29, sp
  415a38:	mov	x21, x4
  415a3c:	cmp	w1, w3
  415a40:	mov	x19, x0
  415a44:	b.ge	415a98 <_ZdlPvm@@Base+0x504>  // b.tcont
  415a48:	mov	w22, w3
  415a4c:	cbz	w3, 415aa0 <_ZdlPvm@@Base+0x50c>
  415a50:	lsl	w8, w22, #1
  415a54:	sxtw	x0, w8
  415a58:	mov	w20, w2
  415a5c:	str	w8, [x21]
  415a60:	bl	401890 <_Znam@plt>
  415a64:	mov	x21, x0
  415a68:	cbz	w20, 415a84 <_ZdlPvm@@Base+0x4f0>
  415a6c:	cmp	w20, w22
  415a70:	b.ge	415a84 <_ZdlPvm@@Base+0x4f0>  // b.tcont
  415a74:	sxtw	x2, w20
  415a78:	mov	x0, x21
  415a7c:	mov	x1, x19
  415a80:	bl	4018b0 <memcpy@plt>
  415a84:	cbz	x19, 415a90 <_ZdlPvm@@Base+0x4fc>
  415a88:	mov	x0, x19
  415a8c:	bl	401b70 <_ZdaPv@plt>
  415a90:	mov	x19, x21
  415a94:	b	415ab4 <_ZdlPvm@@Base+0x520>
  415a98:	str	w1, [x21]
  415a9c:	b	415ab4 <_ZdlPvm@@Base+0x520>
  415aa0:	cbz	x19, 415aac <_ZdlPvm@@Base+0x518>
  415aa4:	mov	x0, x19
  415aa8:	bl	401b70 <_ZdaPv@plt>
  415aac:	mov	x19, xzr
  415ab0:	str	wzr, [x21]
  415ab4:	mov	x0, x19
  415ab8:	ldp	x20, x19, [sp, #32]
  415abc:	ldp	x22, x21, [sp, #16]
  415ac0:	ldp	x29, x30, [sp], #48
  415ac4:	ret
  415ac8:	stp	x29, x30, [sp, #-48]!
  415acc:	stp	x22, x21, [sp, #16]
  415ad0:	stp	x20, x19, [sp, #32]
  415ad4:	mov	x29, sp
  415ad8:	mov	x19, x0
  415adc:	cbz	x1, 415b30 <_ZdlPvm@@Base+0x59c>
  415ae0:	mov	x0, x1
  415ae4:	mov	x20, x1
  415ae8:	bl	401910 <strlen@plt>
  415aec:	ldr	w2, [x19, #8]
  415af0:	mov	x4, x19
  415af4:	ldr	w1, [x4, #12]!
  415af8:	mov	x21, x0
  415afc:	ldr	x0, [x19]
  415b00:	add	w22, w2, w21
  415b04:	cmp	w22, w1
  415b08:	b.le	415b1c <_ZdlPvm@@Base+0x588>
  415b0c:	mov	w3, w22
  415b10:	bl	415a28 <_ZdlPvm@@Base+0x494>
  415b14:	ldr	w2, [x19, #8]
  415b18:	str	x0, [x19]
  415b1c:	add	x0, x0, w2, sxtw
  415b20:	sxtw	x2, w21
  415b24:	mov	x1, x20
  415b28:	bl	4018b0 <memcpy@plt>
  415b2c:	str	w22, [x19, #8]
  415b30:	mov	x0, x19
  415b34:	ldp	x20, x19, [sp, #32]
  415b38:	ldp	x22, x21, [sp, #16]
  415b3c:	ldp	x29, x30, [sp], #48
  415b40:	ret
  415b44:	stp	x29, x30, [sp, #-48]!
  415b48:	str	x21, [sp, #16]
  415b4c:	stp	x20, x19, [sp, #32]
  415b50:	mov	x29, sp
  415b54:	ldr	w8, [x1, #8]
  415b58:	mov	x19, x0
  415b5c:	cbz	w8, 415ba8 <_ZdlPvm@@Base+0x614>
  415b60:	ldr	w2, [x19, #8]
  415b64:	mov	x4, x19
  415b68:	mov	x20, x1
  415b6c:	ldr	w1, [x4, #12]!
  415b70:	ldr	x0, [x19]
  415b74:	add	w21, w2, w8
  415b78:	cmp	w21, w1
  415b7c:	b.le	415b94 <_ZdlPvm@@Base+0x600>
  415b80:	mov	w3, w21
  415b84:	bl	415a28 <_ZdlPvm@@Base+0x494>
  415b88:	str	x0, [x19]
  415b8c:	ldr	w2, [x19, #8]
  415b90:	ldr	w8, [x20, #8]
  415b94:	ldr	x1, [x20]
  415b98:	add	x0, x0, w2, sxtw
  415b9c:	sxtw	x2, w8
  415ba0:	bl	4018b0 <memcpy@plt>
  415ba4:	str	w21, [x19, #8]
  415ba8:	mov	x0, x19
  415bac:	ldp	x20, x19, [sp, #32]
  415bb0:	ldr	x21, [sp, #16]
  415bb4:	ldp	x29, x30, [sp], #48
  415bb8:	ret
  415bbc:	cmp	w2, #0x1
  415bc0:	b.lt	415c2c <_ZdlPvm@@Base+0x698>  // b.tstop
  415bc4:	stp	x29, x30, [sp, #-48]!
  415bc8:	stp	x22, x21, [sp, #16]
  415bcc:	stp	x20, x19, [sp, #32]
  415bd0:	mov	x29, sp
  415bd4:	mov	w21, w2
  415bd8:	ldr	w2, [x0, #8]
  415bdc:	mov	x4, x0
  415be0:	mov	x20, x1
  415be4:	ldr	w1, [x4, #12]!
  415be8:	mov	x19, x0
  415bec:	ldr	x0, [x0]
  415bf0:	add	w22, w2, w21
  415bf4:	cmp	w22, w1
  415bf8:	b.le	415c0c <_ZdlPvm@@Base+0x678>
  415bfc:	mov	w3, w22
  415c00:	bl	415a28 <_ZdlPvm@@Base+0x494>
  415c04:	ldr	w2, [x19, #8]
  415c08:	str	x0, [x19]
  415c0c:	add	x0, x0, w2, sxtw
  415c10:	mov	w2, w21
  415c14:	mov	x1, x20
  415c18:	bl	4018b0 <memcpy@plt>
  415c1c:	str	w22, [x19, #8]
  415c20:	ldp	x20, x19, [sp, #32]
  415c24:	ldp	x22, x21, [sp, #16]
  415c28:	ldp	x29, x30, [sp], #48
  415c2c:	ret
  415c30:	stp	x29, x30, [sp, #-64]!
  415c34:	stp	x24, x23, [sp, #16]
  415c38:	stp	x22, x21, [sp, #32]
  415c3c:	stp	x20, x19, [sp, #48]
  415c40:	mov	x29, sp
  415c44:	mov	w20, w4
  415c48:	mov	x19, x3
  415c4c:	mov	w22, w2
  415c50:	mov	x21, x1
  415c54:	orr	w8, w4, w2
  415c58:	mov	x23, x0
  415c5c:	tbz	w8, #31, 415c70 <_ZdlPvm@@Base+0x6dc>
  415c60:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  415c64:	add	x1, x1, #0xc70
  415c68:	mov	w0, #0xd7                  	// #215
  415c6c:	bl	413ed0 <sqrt@plt+0x121f0>
  415c70:	adds	w8, w20, w22
  415c74:	str	w8, [x23, #8]
  415c78:	b.eq	415cbc <_ZdlPvm@@Base+0x728>  // b.none
  415c7c:	lsl	w8, w8, #1
  415c80:	sxtw	x0, w8
  415c84:	str	w8, [x23, #12]
  415c88:	bl	401890 <_Znam@plt>
  415c8c:	mov	x24, x0
  415c90:	str	x0, [x23]
  415c94:	cbz	w22, 415cd8 <_ZdlPvm@@Base+0x744>
  415c98:	sxtw	x22, w22
  415c9c:	mov	x0, x24
  415ca0:	mov	x1, x21
  415ca4:	mov	x2, x22
  415ca8:	bl	4018b0 <memcpy@plt>
  415cac:	cbz	w20, 415cc4 <_ZdlPvm@@Base+0x730>
  415cb0:	add	x0, x24, x22
  415cb4:	sxtw	x2, w20
  415cb8:	b	415ce0 <_ZdlPvm@@Base+0x74c>
  415cbc:	str	wzr, [x23, #12]
  415cc0:	str	xzr, [x23]
  415cc4:	ldp	x20, x19, [sp, #48]
  415cc8:	ldp	x22, x21, [sp, #32]
  415ccc:	ldp	x24, x23, [sp, #16]
  415cd0:	ldp	x29, x30, [sp], #64
  415cd4:	ret
  415cd8:	sxtw	x2, w20
  415cdc:	mov	x0, x24
  415ce0:	mov	x1, x19
  415ce4:	ldp	x20, x19, [sp, #48]
  415ce8:	ldp	x22, x21, [sp, #32]
  415cec:	ldp	x24, x23, [sp, #16]
  415cf0:	ldp	x29, x30, [sp], #64
  415cf4:	b	4018b0 <memcpy@plt>
  415cf8:	stp	x29, x30, [sp, #-16]!
  415cfc:	ldrsw	x2, [x0, #8]
  415d00:	ldrsw	x8, [x1, #8]
  415d04:	mov	x29, sp
  415d08:	cmp	w2, w8
  415d0c:	b.le	415d2c <_ZdlPvm@@Base+0x798>
  415d10:	cbz	w8, 415d48 <_ZdlPvm@@Base+0x7b4>
  415d14:	ldr	x0, [x0]
  415d18:	ldr	x1, [x1]
  415d1c:	mov	x2, x8
  415d20:	bl	401970 <memcmp@plt>
  415d24:	lsr	w0, w0, #31
  415d28:	b	415d54 <_ZdlPvm@@Base+0x7c0>
  415d2c:	cbz	w2, 415d50 <_ZdlPvm@@Base+0x7bc>
  415d30:	ldr	x0, [x0]
  415d34:	ldr	x1, [x1]
  415d38:	bl	401970 <memcmp@plt>
  415d3c:	cmp	w0, #0x1
  415d40:	cset	w0, lt  // lt = tstop
  415d44:	b	415d54 <_ZdlPvm@@Base+0x7c0>
  415d48:	mov	w0, wzr
  415d4c:	b	415d54 <_ZdlPvm@@Base+0x7c0>
  415d50:	mov	w0, #0x1                   	// #1
  415d54:	ldp	x29, x30, [sp], #16
  415d58:	ret
  415d5c:	stp	x29, x30, [sp, #-16]!
  415d60:	ldrsw	x2, [x0, #8]
  415d64:	ldrsw	x8, [x1, #8]
  415d68:	mov	x29, sp
  415d6c:	cmp	w2, w8
  415d70:	b.ge	415d90 <_ZdlPvm@@Base+0x7fc>  // b.tcont
  415d74:	cbz	w2, 415dac <_ZdlPvm@@Base+0x818>
  415d78:	ldr	x0, [x0]
  415d7c:	ldr	x1, [x1]
  415d80:	bl	401970 <memcmp@plt>
  415d84:	cmp	w0, #0x1
  415d88:	cset	w0, lt  // lt = tstop
  415d8c:	b	415db8 <_ZdlPvm@@Base+0x824>
  415d90:	cbz	w8, 415db4 <_ZdlPvm@@Base+0x820>
  415d94:	ldr	x0, [x0]
  415d98:	ldr	x1, [x1]
  415d9c:	mov	x2, x8
  415da0:	bl	401970 <memcmp@plt>
  415da4:	lsr	w0, w0, #31
  415da8:	b	415db8 <_ZdlPvm@@Base+0x824>
  415dac:	mov	w0, #0x1                   	// #1
  415db0:	b	415db8 <_ZdlPvm@@Base+0x824>
  415db4:	mov	w0, wzr
  415db8:	ldp	x29, x30, [sp], #16
  415dbc:	ret
  415dc0:	stp	x29, x30, [sp, #-16]!
  415dc4:	ldrsw	x2, [x0, #8]
  415dc8:	ldrsw	x8, [x1, #8]
  415dcc:	mov	x29, sp
  415dd0:	cmp	w2, w8
  415dd4:	b.ge	415df4 <_ZdlPvm@@Base+0x860>  // b.tcont
  415dd8:	cbz	w2, 415e14 <_ZdlPvm@@Base+0x880>
  415ddc:	ldr	x0, [x0]
  415de0:	ldr	x1, [x1]
  415de4:	bl	401970 <memcmp@plt>
  415de8:	cmp	w0, #0x0
  415dec:	cset	w0, gt
  415df0:	b	415e20 <_ZdlPvm@@Base+0x88c>
  415df4:	cbz	w8, 415e1c <_ZdlPvm@@Base+0x888>
  415df8:	ldr	x0, [x0]
  415dfc:	ldr	x1, [x1]
  415e00:	mov	x2, x8
  415e04:	bl	401970 <memcmp@plt>
  415e08:	mvn	w8, w0
  415e0c:	lsr	w0, w8, #31
  415e10:	b	415e20 <_ZdlPvm@@Base+0x88c>
  415e14:	mov	w0, wzr
  415e18:	b	415e20 <_ZdlPvm@@Base+0x88c>
  415e1c:	mov	w0, #0x1                   	// #1
  415e20:	ldp	x29, x30, [sp], #16
  415e24:	ret
  415e28:	stp	x29, x30, [sp, #-16]!
  415e2c:	ldrsw	x2, [x0, #8]
  415e30:	ldrsw	x8, [x1, #8]
  415e34:	mov	x29, sp
  415e38:	cmp	w2, w8
  415e3c:	b.le	415e60 <_ZdlPvm@@Base+0x8cc>
  415e40:	cbz	w8, 415e7c <_ZdlPvm@@Base+0x8e8>
  415e44:	ldr	x0, [x0]
  415e48:	ldr	x1, [x1]
  415e4c:	mov	x2, x8
  415e50:	bl	401970 <memcmp@plt>
  415e54:	mvn	w8, w0
  415e58:	lsr	w0, w8, #31
  415e5c:	b	415e88 <_ZdlPvm@@Base+0x8f4>
  415e60:	cbz	w2, 415e84 <_ZdlPvm@@Base+0x8f0>
  415e64:	ldr	x0, [x0]
  415e68:	ldr	x1, [x1]
  415e6c:	bl	401970 <memcmp@plt>
  415e70:	cmp	w0, #0x0
  415e74:	cset	w0, gt
  415e78:	b	415e88 <_ZdlPvm@@Base+0x8f4>
  415e7c:	mov	w0, #0x1                   	// #1
  415e80:	b	415e88 <_ZdlPvm@@Base+0x8f4>
  415e84:	mov	w0, wzr
  415e88:	ldp	x29, x30, [sp], #16
  415e8c:	ret
  415e90:	stp	x29, x30, [sp, #-32]!
  415e94:	stp	x20, x19, [sp, #16]
  415e98:	mov	x29, sp
  415e9c:	mov	w19, w1
  415ea0:	mov	x20, x0
  415ea4:	tbz	w1, #31, 415eb8 <_ZdlPvm@@Base+0x924>
  415ea8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  415eac:	add	x1, x1, #0xc70
  415eb0:	mov	w0, #0x107                 	// #263
  415eb4:	bl	413ed0 <sqrt@plt+0x121f0>
  415eb8:	mov	x4, x20
  415ebc:	ldr	w1, [x4, #12]!
  415ec0:	cmp	w1, w19
  415ec4:	b.ge	415edc <_ZdlPvm@@Base+0x948>  // b.tcont
  415ec8:	ldr	x0, [x20]
  415ecc:	ldr	w2, [x20, #8]
  415ed0:	mov	w3, w19
  415ed4:	bl	415a28 <_ZdlPvm@@Base+0x494>
  415ed8:	str	x0, [x20]
  415edc:	str	w19, [x20, #8]
  415ee0:	ldp	x20, x19, [sp, #16]
  415ee4:	ldp	x29, x30, [sp], #32
  415ee8:	ret
  415eec:	str	wzr, [x0, #8]
  415ef0:	ret
  415ef4:	stp	x29, x30, [sp, #-32]!
  415ef8:	str	x19, [sp, #16]
  415efc:	ldr	x19, [x0]
  415f00:	mov	x29, sp
  415f04:	cbz	x19, 415f24 <_ZdlPvm@@Base+0x990>
  415f08:	ldrsw	x2, [x0, #8]
  415f0c:	and	w1, w1, #0xff
  415f10:	mov	x0, x19
  415f14:	bl	401aa0 <memchr@plt>
  415f18:	cbz	x0, 415f24 <_ZdlPvm@@Base+0x990>
  415f1c:	sub	w0, w0, w19
  415f20:	b	415f28 <_ZdlPvm@@Base+0x994>
  415f24:	mov	w0, #0xffffffff            	// #-1
  415f28:	ldr	x19, [sp, #16]
  415f2c:	ldp	x29, x30, [sp], #32
  415f30:	ret
  415f34:	stp	x29, x30, [sp, #-32]!
  415f38:	stp	x20, x19, [sp, #16]
  415f3c:	ldr	w19, [x0, #8]
  415f40:	ldr	x20, [x0]
  415f44:	mov	x29, sp
  415f48:	cmp	w19, #0x1
  415f4c:	b.lt	415f74 <_ZdlPvm@@Base+0x9e0>  // b.tstop
  415f50:	mov	w8, wzr
  415f54:	mov	x9, x19
  415f58:	mov	x10, x20
  415f5c:	ldrb	w11, [x10], #1
  415f60:	cmp	w11, #0x0
  415f64:	cinc	w8, w8, eq  // eq = none
  415f68:	subs	x9, x9, #0x1
  415f6c:	b.ne	415f5c <_ZdlPvm@@Base+0x9c8>  // b.any
  415f70:	b	415f78 <_ZdlPvm@@Base+0x9e4>
  415f74:	mov	w8, wzr
  415f78:	sub	w8, w19, w8
  415f7c:	add	w8, w8, #0x1
  415f80:	sxtw	x0, w8
  415f84:	bl	401be0 <malloc@plt>
  415f88:	cmp	w19, #0x1
  415f8c:	mov	x8, x0
  415f90:	b.lt	415fb0 <_ZdlPvm@@Base+0xa1c>  // b.tstop
  415f94:	mov	x8, x0
  415f98:	ldrb	w9, [x20]
  415f9c:	cbz	w9, 415fa4 <_ZdlPvm@@Base+0xa10>
  415fa0:	strb	w9, [x8], #1
  415fa4:	subs	x19, x19, #0x1
  415fa8:	add	x20, x20, #0x1
  415fac:	b.ne	415f98 <_ZdlPvm@@Base+0xa04>  // b.any
  415fb0:	ldp	x20, x19, [sp, #16]
  415fb4:	strb	wzr, [x8]
  415fb8:	ldp	x29, x30, [sp], #32
  415fbc:	ret
  415fc0:	stp	x29, x30, [sp, #-64]!
  415fc4:	str	x23, [sp, #16]
  415fc8:	stp	x22, x21, [sp, #32]
  415fcc:	stp	x20, x19, [sp, #48]
  415fd0:	mov	x29, sp
  415fd4:	ldrsw	x9, [x0, #8]
  415fd8:	ldr	x20, [x0]
  415fdc:	mov	x19, x0
  415fe0:	mov	x10, x9
  415fe4:	subs	x8, x10, #0x1
  415fe8:	b.lt	416030 <_ZdlPvm@@Base+0xa9c>  // b.tstop
  415fec:	add	x10, x20, x10
  415ff0:	ldurb	w10, [x10, #-1]
  415ff4:	cmp	w10, #0x20
  415ff8:	mov	x10, x8
  415ffc:	b.eq	415fe4 <_ZdlPvm@@Base+0xa50>  // b.none
  416000:	add	w10, w8, #0x1
  416004:	cmp	w10, #0x2
  416008:	b.lt	416034 <_ZdlPvm@@Base+0xaa0>  // b.tstop
  41600c:	ldrb	w10, [x20]
  416010:	cmp	w10, #0x20
  416014:	b.ne	416034 <_ZdlPvm@@Base+0xaa0>  // b.any
  416018:	mov	x21, x20
  41601c:	ldrb	w10, [x21, #1]!
  416020:	sub	w8, w8, #0x1
  416024:	cmp	w10, #0x20
  416028:	b.eq	41601c <_ZdlPvm@@Base+0xa88>  // b.none
  41602c:	b	416038 <_ZdlPvm@@Base+0xaa4>
  416030:	sub	w8, w10, #0x1
  416034:	mov	x21, x20
  416038:	sub	w9, w9, #0x1
  41603c:	cmp	w9, w8
  416040:	b.eq	416094 <_ZdlPvm@@Base+0xb00>  // b.none
  416044:	tbnz	w8, #31, 41607c <_ZdlPvm@@Base+0xae8>
  416048:	ldrsw	x0, [x19, #12]
  41604c:	add	w23, w8, #0x1
  416050:	str	w23, [x19, #8]
  416054:	bl	401890 <_Znam@plt>
  416058:	sxtw	x2, w23
  41605c:	mov	x1, x21
  416060:	mov	x22, x0
  416064:	bl	4018b0 <memcpy@plt>
  416068:	cbz	x20, 416074 <_ZdlPvm@@Base+0xae0>
  41606c:	mov	x0, x20
  416070:	bl	401b70 <_ZdaPv@plt>
  416074:	str	x22, [x19]
  416078:	b	416094 <_ZdlPvm@@Base+0xb00>
  41607c:	str	wzr, [x19, #8]
  416080:	cbz	x20, 416094 <_ZdlPvm@@Base+0xb00>
  416084:	mov	x0, x20
  416088:	bl	401b70 <_ZdaPv@plt>
  41608c:	str	xzr, [x19]
  416090:	str	wzr, [x19, #12]
  416094:	ldp	x20, x19, [sp, #48]
  416098:	ldp	x22, x21, [sp, #32]
  41609c:	ldr	x23, [sp, #16]
  4160a0:	ldp	x29, x30, [sp], #64
  4160a4:	ret
  4160a8:	stp	x29, x30, [sp, #-48]!
  4160ac:	stp	x20, x19, [sp, #32]
  4160b0:	ldr	w20, [x0, #8]
  4160b4:	str	x21, [sp, #16]
  4160b8:	mov	x29, sp
  4160bc:	cmp	w20, #0x1
  4160c0:	b.lt	4160e0 <_ZdlPvm@@Base+0xb4c>  // b.tstop
  4160c4:	ldr	x21, [x0]
  4160c8:	mov	x19, x1
  4160cc:	ldrb	w0, [x21], #1
  4160d0:	mov	x1, x19
  4160d4:	bl	401930 <putc@plt>
  4160d8:	subs	x20, x20, #0x1
  4160dc:	b.ne	4160cc <_ZdlPvm@@Base+0xb38>  // b.any
  4160e0:	ldp	x20, x19, [sp, #32]
  4160e4:	ldr	x21, [sp, #16]
  4160e8:	ldp	x29, x30, [sp], #48
  4160ec:	ret
  4160f0:	stp	x29, x30, [sp, #-32]!
  4160f4:	stp	x20, x19, [sp, #16]
  4160f8:	mov	x29, sp
  4160fc:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x2650>
  416100:	add	x20, x20, #0xae8
  416104:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6a6c>
  416108:	mov	w2, w0
  41610c:	add	x1, x1, #0xc8d
  416110:	mov	x0, x20
  416114:	mov	x19, x8
  416118:	bl	401a40 <sprintf@plt>
  41611c:	mov	x0, x19
  416120:	mov	x1, x20
  416124:	ldp	x20, x19, [sp, #16]
  416128:	ldp	x29, x30, [sp], #32
  41612c:	b	415704 <_ZdlPvm@@Base+0x170>
  416130:	cbz	x0, 416160 <_ZdlPvm@@Base+0xbcc>
  416134:	stp	x29, x30, [sp, #-32]!
  416138:	str	x19, [sp, #16]
  41613c:	mov	x29, sp
  416140:	mov	x19, x0
  416144:	bl	401910 <strlen@plt>
  416148:	add	x0, x0, #0x1
  41614c:	bl	401be0 <malloc@plt>
  416150:	mov	x1, x19
  416154:	bl	401a30 <strcpy@plt>
  416158:	ldr	x19, [sp, #16]
  41615c:	ldp	x29, x30, [sp], #32
  416160:	ret
  416164:	stp	x29, x30, [sp, #-32]!
  416168:	stp	x20, x19, [sp, #16]
  41616c:	mov	x29, sp
  416170:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x2650>
  416174:	ldr	x8, [x20, #2664]
  416178:	mov	x19, x0
  41617c:	cbz	x8, 416190 <_ZdlPvm@@Base+0xbfc>
  416180:	mov	x0, x8
  416184:	mov	x1, x19
  416188:	bl	401bc0 <strcmp@plt>
  41618c:	cbz	w0, 41619c <_ZdlPvm@@Base+0xc08>
  416190:	mov	x0, x19
  416194:	bl	416130 <_ZdlPvm@@Base+0xb9c>
  416198:	str	x0, [x20, #2664]
  41619c:	ldp	x20, x19, [sp, #16]
  4161a0:	ldp	x29, x30, [sp], #32
  4161a4:	ret
  4161a8:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2650>
  4161ac:	str	w0, [x8, #2780]
  4161b0:	ret
  4161b4:	nop
  4161b8:	stp	x29, x30, [sp, #-64]!
  4161bc:	mov	x29, sp
  4161c0:	stp	x19, x20, [sp, #16]
  4161c4:	adrp	x20, 42f000 <_ZdlPvm@@Base+0x19a6c>
  4161c8:	add	x20, x20, #0xd10
  4161cc:	stp	x21, x22, [sp, #32]
  4161d0:	adrp	x21, 42f000 <_ZdlPvm@@Base+0x19a6c>
  4161d4:	add	x21, x21, #0xcc0
  4161d8:	sub	x20, x20, x21
  4161dc:	mov	w22, w0
  4161e0:	stp	x23, x24, [sp, #48]
  4161e4:	mov	x23, x1
  4161e8:	mov	x24, x2
  4161ec:	bl	401850 <_Znam@plt-0x40>
  4161f0:	cmp	xzr, x20, asr #3
  4161f4:	b.eq	416220 <_ZdlPvm@@Base+0xc8c>  // b.none
  4161f8:	asr	x20, x20, #3
  4161fc:	mov	x19, #0x0                   	// #0
  416200:	ldr	x3, [x21, x19, lsl #3]
  416204:	mov	x2, x24
  416208:	add	x19, x19, #0x1
  41620c:	mov	x1, x23
  416210:	mov	w0, w22
  416214:	blr	x3
  416218:	cmp	x20, x19
  41621c:	b.ne	416200 <_ZdlPvm@@Base+0xc6c>  // b.any
  416220:	ldp	x19, x20, [sp, #16]
  416224:	ldp	x21, x22, [sp, #32]
  416228:	ldp	x23, x24, [sp, #48]
  41622c:	ldp	x29, x30, [sp], #64
  416230:	ret
  416234:	nop
  416238:	ret

Disassembly of section .fini:

000000000041623c <.fini>:
  41623c:	stp	x29, x30, [sp, #-16]!
  416240:	mov	x29, sp
  416244:	ldp	x29, x30, [sp], #16
  416248:	ret
