0.6
2018.3
Dec  7 2018
00:33:28
D:/HDL_PRAC/project_1_sam_ram/project_1_sam_ram.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/HDL_PRAC/project_1_sam_ram/project_1_sam_ram.srcs/sim_1/new/tb_ram.v,1669528165,verilog,,,,tb_ram,,,,,,,,
D:/HDL_PRAC/project_1_sam_ram/project_1_sam_ram.srcs/sources_1/new/ram.v,1669527982,verilog,,D:/HDL_PRAC/project_1_sam_ram/project_1_sam_ram.srcs/sim_1/new/tb_ram.v,,ram,,,,,,,,
