name: red_pitaya
manufacturer: Xilinx
fpga: xc7z010clg400-1
config_voltage: 1.8
cfgbvs: GND
backend_target: vivado
mmbus_architecture: AXI4-Lite
mmbus_base_address: 0x40000000
# How to address each 32-bit (i.e. 4 indicates byte-addressable)
mmbus_address_alignment: 4
sources: []
constraints:
  - red_pitaya.xdc
provides:
  - sys_clk
pins:
  MEZZANINE_0_INT_N:
    iostd: LVCMOS18
    loc: B31 
  MEZ0_PHY11_LANE_TX_N:
    loc:
      - AC44
      - AD42
      - AE44
      - AF42
