--
-- VHDL Architecture CAD_lib.mem_system.behave
--
-- Created:
--          by - W.UNKNOWN (DESKTOP-86TQKQ1)
--          at - 23:58:56 02/21/2021
--
-- using Mentor Graphics HDL Designer(TM) 2018.2 (Build 19)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

ENTITY mem_system IS
GENERIC(width : NATURAL RANGE 1 TO 64 := 31);
PORT(
   Addr:IN std_ulogic_vector(width downto 0);
  Read,clk: IN std_ulogic;
  Delay,Mdatat : OUT std_ulogic_vector(width downto 0)
);
  

END ENTITY mem_system;




--
ARCHITECTURE behave OF lab3_mem_system IS
BEGIN
  PROCESS(clk,Addr,Read)
  BEGIN
    if falling_edge(clk) then Delay<='1';
    else
      Delay <= '0';
      if Read='1' then 
        Mdata <= Addr;
        Delay <= '0';
      else 
        Delay <='1';
       
    
      end if;
    
    end if;
  END PROCESS;
  
  
END ARCHITECTURE behave;

