/*
 * Copyright (C) 2019 MediaTek Inc.

 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.

 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
 */

#ifndef _MT_PMIC_UPMU_HW_MT6359P_H_
#define _MT_PMIC_UPMU_HW_MT6359P_H_

#define PMU_FLAG_TABLE_ENTRY struct pmu_flag_table_entry_t
#define PMU_FLAGS_LIST_ENUM enum PMU_FLAGS_LIST

#define MT6359_PMIC_REG_BASE                 ((unsigned int)(0x0))

#define MT6359_TOP0_ID                       (MT6359_PMIC_REG_BASE+0x0)
#define MT6359_TOP0_REV0                     (MT6359_PMIC_REG_BASE+0x2)
#define MT6359_TOP0_DSN_DBI                  (MT6359_PMIC_REG_BASE+0x4)
#define MT6359_TOP0_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x6)
#define MT6359_HWCID                         (MT6359_PMIC_REG_BASE+0x8)
#define MT6359_SWCID                         (MT6359_PMIC_REG_BASE+0xa)
#define MT6359_PONSTS                        (MT6359_PMIC_REG_BASE+0xc)
#define MT6359_POFFSTS                       (MT6359_PMIC_REG_BASE+0xe)
#define MT6359_PSTSCTL                       (MT6359_PMIC_REG_BASE+0x10)
#define MT6359_PG_DEB_STS0                   (MT6359_PMIC_REG_BASE+0x12)
#define MT6359_PG_DEB_STS1                   (MT6359_PMIC_REG_BASE+0x14)
#define MT6359_PG_SDN_STS0                   (MT6359_PMIC_REG_BASE+0x16)
#define MT6359_PG_SDN_STS1                   (MT6359_PMIC_REG_BASE+0x18)
#define MT6359_OC_SDN_STS0                   (MT6359_PMIC_REG_BASE+0x1a)
#define MT6359_OC_SDN_STS1                   (MT6359_PMIC_REG_BASE+0x1c)
#define MT6359_THERMALSTATUS                 (MT6359_PMIC_REG_BASE+0x1e)
#define MT6359_TOP_CON                       (MT6359_PMIC_REG_BASE+0x20)
#define MT6359_TEST_OUT                      (MT6359_PMIC_REG_BASE+0x22)
#define MT6359_TEST_CON0                     (MT6359_PMIC_REG_BASE+0x24)
#define MT6359_TEST_CON1                     (MT6359_PMIC_REG_BASE+0x26)
#define MT6359_TESTMODE_SW                   (MT6359_PMIC_REG_BASE+0x28)
#define MT6359_TOPSTATUS                     (MT6359_PMIC_REG_BASE+0x2a)
#define MT6359_TDSEL_CON                     (MT6359_PMIC_REG_BASE+0x2c)
#define MT6359_RDSEL_CON                     (MT6359_PMIC_REG_BASE+0x2e)
#define MT6359_SMT_CON0                      (MT6359_PMIC_REG_BASE+0x30)
#define MT6359_SMT_CON1                      (MT6359_PMIC_REG_BASE+0x32)
#define MT6359_TOP_RSV0                      (MT6359_PMIC_REG_BASE+0x34)
#define MT6359_TOP_RSV1                      (MT6359_PMIC_REG_BASE+0x36)
#define MT6359_DRV_CON0                      (MT6359_PMIC_REG_BASE+0x38)
#define MT6359_DRV_CON1                      (MT6359_PMIC_REG_BASE+0x3a)
#define MT6359_DRV_CON2                      (MT6359_PMIC_REG_BASE+0x3c)
#define MT6359_DRV_CON3                      (MT6359_PMIC_REG_BASE+0x3e)
#define MT6359_DRV_CON4                      (MT6359_PMIC_REG_BASE+0x40)
#define MT6359_FILTER_CON0                   (MT6359_PMIC_REG_BASE+0x42)
#define MT6359_FILTER_CON1                   (MT6359_PMIC_REG_BASE+0x44)
#define MT6359_FILTER_CON2                   (MT6359_PMIC_REG_BASE+0x46)
#define MT6359_FILTER_CON3                   (MT6359_PMIC_REG_BASE+0x48)
#define MT6359_TOP_STATUS                    (MT6359_PMIC_REG_BASE+0x4a)
#define MT6359_TOP_STATUS_SET                (MT6359_PMIC_REG_BASE+0x4c)
#define MT6359_TOP_STATUS_CLR                (MT6359_PMIC_REG_BASE+0x4e)
#define MT6359_TOP_TRAP                      (MT6359_PMIC_REG_BASE+0x50)
#define MT6359_TOP1_ID                       (MT6359_PMIC_REG_BASE+0x80)
#define MT6359_TOP1_REV0                     (MT6359_PMIC_REG_BASE+0x82)
#define MT6359_TOP1_DSN_DBI                  (MT6359_PMIC_REG_BASE+0x84)
#define MT6359_TOP1_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x86)
#define MT6359_GPIO_DIR0                     (MT6359_PMIC_REG_BASE+0x88)
#define MT6359_GPIO_DIR0_SET                 (MT6359_PMIC_REG_BASE+0x8a)
#define MT6359_GPIO_DIR0_CLR                 (MT6359_PMIC_REG_BASE+0x8c)
#define MT6359_GPIO_DIR1                     (MT6359_PMIC_REG_BASE+0x8e)
#define MT6359_GPIO_DIR1_SET                 (MT6359_PMIC_REG_BASE+0x90)
#define MT6359_GPIO_DIR1_CLR                 (MT6359_PMIC_REG_BASE+0x92)
#define MT6359_GPIO_PULLEN0                  (MT6359_PMIC_REG_BASE+0x94)
#define MT6359_GPIO_PULLEN0_SET              (MT6359_PMIC_REG_BASE+0x96)
#define MT6359_GPIO_PULLEN0_CLR              (MT6359_PMIC_REG_BASE+0x98)
#define MT6359_GPIO_PULLEN1                  (MT6359_PMIC_REG_BASE+0x9a)
#define MT6359_GPIO_PULLEN1_SET              (MT6359_PMIC_REG_BASE+0x9c)
#define MT6359_GPIO_PULLEN1_CLR              (MT6359_PMIC_REG_BASE+0x9e)
#define MT6359_GPIO_PULLSEL0                 (MT6359_PMIC_REG_BASE+0xa0)
#define MT6359_GPIO_PULLSEL0_SET             (MT6359_PMIC_REG_BASE+0xa2)
#define MT6359_GPIO_PULLSEL0_CLR             (MT6359_PMIC_REG_BASE+0xa4)
#define MT6359_GPIO_PULLSEL1                 (MT6359_PMIC_REG_BASE+0xa6)
#define MT6359_GPIO_PULLSEL1_SET             (MT6359_PMIC_REG_BASE+0xa8)
#define MT6359_GPIO_PULLSEL1_CLR             (MT6359_PMIC_REG_BASE+0xaa)
#define MT6359_GPIO_DINV0                    (MT6359_PMIC_REG_BASE+0xac)
#define MT6359_GPIO_DINV0_SET                (MT6359_PMIC_REG_BASE+0xae)
#define MT6359_GPIO_DINV0_CLR                (MT6359_PMIC_REG_BASE+0xb0)
#define MT6359_GPIO_DINV1                    (MT6359_PMIC_REG_BASE+0xb2)
#define MT6359_GPIO_DINV1_SET                (MT6359_PMIC_REG_BASE+0xb4)
#define MT6359_GPIO_DINV1_CLR                (MT6359_PMIC_REG_BASE+0xb6)
#define MT6359_GPIO_DOUT0                    (MT6359_PMIC_REG_BASE+0xb8)
#define MT6359_GPIO_DOUT0_SET                (MT6359_PMIC_REG_BASE+0xba)
#define MT6359_GPIO_DOUT0_CLR                (MT6359_PMIC_REG_BASE+0xbc)
#define MT6359_GPIO_DOUT1                    (MT6359_PMIC_REG_BASE+0xbe)
#define MT6359_GPIO_DOUT1_SET                (MT6359_PMIC_REG_BASE+0xc0)
#define MT6359_GPIO_DOUT1_CLR                (MT6359_PMIC_REG_BASE+0xc2)
#define MT6359_GPIO_PI0                      (MT6359_PMIC_REG_BASE+0xc4)
#define MT6359_GPIO_PI1                      (MT6359_PMIC_REG_BASE+0xc6)
#define MT6359_GPIO_POE0                     (MT6359_PMIC_REG_BASE+0xc8)
#define MT6359_GPIO_POE1                     (MT6359_PMIC_REG_BASE+0xca)
#define MT6359_GPIO_MODE0                    (MT6359_PMIC_REG_BASE+0xcc)
#define MT6359_GPIO_MODE0_SET                (MT6359_PMIC_REG_BASE+0xce)
#define MT6359_GPIO_MODE0_CLR                (MT6359_PMIC_REG_BASE+0xd0)
#define MT6359_GPIO_MODE1                    (MT6359_PMIC_REG_BASE+0xd2)
#define MT6359_GPIO_MODE1_SET                (MT6359_PMIC_REG_BASE+0xd4)
#define MT6359_GPIO_MODE1_CLR                (MT6359_PMIC_REG_BASE+0xd6)
#define MT6359_GPIO_MODE2                    (MT6359_PMIC_REG_BASE+0xd8)
#define MT6359_GPIO_MODE2_SET                (MT6359_PMIC_REG_BASE+0xda)
#define MT6359_GPIO_MODE2_CLR                (MT6359_PMIC_REG_BASE+0xdc)
#define MT6359_GPIO_MODE3                    (MT6359_PMIC_REG_BASE+0xde)
#define MT6359_GPIO_MODE3_SET                (MT6359_PMIC_REG_BASE+0xe0)
#define MT6359_GPIO_MODE3_CLR                (MT6359_PMIC_REG_BASE+0xe2)
#define MT6359_GPIO_MODE4                    (MT6359_PMIC_REG_BASE+0xe4)
#define MT6359_GPIO_MODE4_SET                (MT6359_PMIC_REG_BASE+0xe6)
#define MT6359_GPIO_MODE4_CLR                (MT6359_PMIC_REG_BASE+0xe8)
#define MT6359_GPIO_RSV                      (MT6359_PMIC_REG_BASE+0xea)
#define MT6359_TOP2_ID                       (MT6359_PMIC_REG_BASE+0x100)
#define MT6359_TOP2_REV0                     (MT6359_PMIC_REG_BASE+0x102)
#define MT6359_TOP2_DSN_DBI                  (MT6359_PMIC_REG_BASE+0x104)
#define MT6359_TOP2_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x106)
#define MT6359_TOP_PAM0                      (MT6359_PMIC_REG_BASE+0x108)
#define MT6359_TOP_PAM1                      (MT6359_PMIC_REG_BASE+0x10a)
#define MT6359_TOP_CKPDN_CON0                (MT6359_PMIC_REG_BASE+0x10c)
#define MT6359_TOP_CKPDN_CON0_SET            (MT6359_PMIC_REG_BASE+0x10e)
#define MT6359_TOP_CKPDN_CON0_CLR            (MT6359_PMIC_REG_BASE+0x110)
#define MT6359_TOP_CKPDN_CON1                (MT6359_PMIC_REG_BASE+0x112)
#define MT6359_TOP_CKPDN_CON1_SET            (MT6359_PMIC_REG_BASE+0x114)
#define MT6359_TOP_CKPDN_CON1_CLR            (MT6359_PMIC_REG_BASE+0x116)
#define MT6359_TOP_CKSEL_CON0                (MT6359_PMIC_REG_BASE+0x118)
#define MT6359_TOP_CKSEL_CON0_SET            (MT6359_PMIC_REG_BASE+0x11a)
#define MT6359_TOP_CKSEL_CON0_CLR            (MT6359_PMIC_REG_BASE+0x11c)
#define MT6359_TOP_CKSEL_CON1                (MT6359_PMIC_REG_BASE+0x11e)
#define MT6359_TOP_CKSEL_CON1_SET            (MT6359_PMIC_REG_BASE+0x120)
#define MT6359_TOP_CKSEL_CON1_CLR            (MT6359_PMIC_REG_BASE+0x122)
#define MT6359_TOP_CKDIVSEL_CON0             (MT6359_PMIC_REG_BASE+0x124)
#define MT6359_TOP_CKDIVSEL_CON0_SET         (MT6359_PMIC_REG_BASE+0x126)
#define MT6359_TOP_CKDIVSEL_CON0_CLR         (MT6359_PMIC_REG_BASE+0x128)
#define MT6359_TOP_CKHWEN_CON0               (MT6359_PMIC_REG_BASE+0x12a)
#define MT6359_TOP_CKHWEN_CON0_SET           (MT6359_PMIC_REG_BASE+0x12c)
#define MT6359_TOP_CKHWEN_CON0_CLR           (MT6359_PMIC_REG_BASE+0x12e)
#define MT6359_TOP_CKTST_CON0                (MT6359_PMIC_REG_BASE+0x130)
#define MT6359_TOP_CKTST_CON1                (MT6359_PMIC_REG_BASE+0x132)
#define MT6359_TOP_CLK_CON0                  (MT6359_PMIC_REG_BASE+0x134)
#define MT6359_TOP_CLK_CON1                  (MT6359_PMIC_REG_BASE+0x136)
#define MT6359_TOP_CLK_DCM0                  (MT6359_PMIC_REG_BASE+0x138)
#define MT6359_TOP_RST_CON0                  (MT6359_PMIC_REG_BASE+0x13a)
#define MT6359_TOP_RST_CON0_SET              (MT6359_PMIC_REG_BASE+0x13c)
#define MT6359_TOP_RST_CON0_CLR              (MT6359_PMIC_REG_BASE+0x13e)
#define MT6359_TOP_RST_CON1                  (MT6359_PMIC_REG_BASE+0x140)
#define MT6359_TOP_RST_CON1_SET              (MT6359_PMIC_REG_BASE+0x142)
#define MT6359_TOP_RST_CON1_CLR              (MT6359_PMIC_REG_BASE+0x144)
#define MT6359_TOP_RST_CON2                  (MT6359_PMIC_REG_BASE+0x146)
#define MT6359_TOP_RST_CON3                  (MT6359_PMIC_REG_BASE+0x148)
#define MT6359_TOP_RST_MISC                  (MT6359_PMIC_REG_BASE+0x14a)
#define MT6359_TOP_RST_MISC_SET              (MT6359_PMIC_REG_BASE+0x14c)
#define MT6359_TOP_RST_MISC_CLR              (MT6359_PMIC_REG_BASE+0x14e)
#define MT6359_TOP_RST_STATUS                (MT6359_PMIC_REG_BASE+0x150)
#define MT6359_TOP_RST_STATUS_SET            (MT6359_PMIC_REG_BASE+0x152)
#define MT6359_TOP_RST_STATUS_CLR            (MT6359_PMIC_REG_BASE+0x154)
#define MT6359_TOP_CLK_EN_MON                (MT6359_PMIC_REG_BASE+0x156)
#define MT6359_TOP2_ELR_NUM                  (MT6359_PMIC_REG_BASE+0x158)
#define MT6359_TOP2_ELR0                     (MT6359_PMIC_REG_BASE+0x15a)
#define MT6359_TOP2_ELR1                     (MT6359_PMIC_REG_BASE+0x15c)
#define MT6359_TOP3_ID                       (MT6359_PMIC_REG_BASE+0x180)
#define MT6359_TOP3_REV0                     (MT6359_PMIC_REG_BASE+0x182)
#define MT6359_TOP3_DSN_DBI                  (MT6359_PMIC_REG_BASE+0x184)
#define MT6359_TOP3_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x186)
#define MT6359_MISC_TOP_INT_CON0             (MT6359_PMIC_REG_BASE+0x188)
#define MT6359_MISC_TOP_INT_CON0_SET         (MT6359_PMIC_REG_BASE+0x18a)
#define MT6359_MISC_TOP_INT_CON0_CLR         (MT6359_PMIC_REG_BASE+0x18c)
#define MT6359_MISC_TOP_INT_MASK_CON0        (MT6359_PMIC_REG_BASE+0x18e)
#define MT6359_MISC_TOP_INT_MASK_CON0_SET    (MT6359_PMIC_REG_BASE+0x190)
#define MT6359_MISC_TOP_INT_MASK_CON0_CLR    (MT6359_PMIC_REG_BASE+0x192)
#define MT6359_MISC_TOP_INT_STATUS0          (MT6359_PMIC_REG_BASE+0x194)
#define MT6359_MISC_TOP_INT_RAW_STATUS0      (MT6359_PMIC_REG_BASE+0x196)
#define MT6359_TOP_INT_MASK_CON0             (MT6359_PMIC_REG_BASE+0x198)
#define MT6359_TOP_INT_MASK_CON0_SET         (MT6359_PMIC_REG_BASE+0x19a)
#define MT6359_TOP_INT_MASK_CON0_CLR         (MT6359_PMIC_REG_BASE+0x19c)
#define MT6359_TOP_INT_STATUS0               (MT6359_PMIC_REG_BASE+0x19e)
#define MT6359_TOP_INT_RAW_STATUS0           (MT6359_PMIC_REG_BASE+0x1a0)
#define MT6359_TOP_INT_CON0                  (MT6359_PMIC_REG_BASE+0x1a2)
#define MT6359_TOP_DCXO_CKEN_SW              (MT6359_PMIC_REG_BASE+0x1a4)
#define MT6359_PMRC_CON0                     (MT6359_PMIC_REG_BASE+0x1a6)
#define MT6359_PMRC_CON0_SET                 (MT6359_PMIC_REG_BASE+0x1a8)
#define MT6359_PMRC_CON0_CLR                 (MT6359_PMIC_REG_BASE+0x1aa)
#define MT6359_PMRC_CON1                     (MT6359_PMIC_REG_BASE+0x1ac)
#define MT6359_PMRC_CON1_SET                 (MT6359_PMIC_REG_BASE+0x1ae)
#define MT6359_PMRC_CON1_CLR                 (MT6359_PMIC_REG_BASE+0x1b0)
#define MT6359_PMRC_CON2                     (MT6359_PMIC_REG_BASE+0x1b2)
#define MT6359_PLT0_ID                       (MT6359_PMIC_REG_BASE+0x380)
#define MT6359_PLT0_REV0                     (MT6359_PMIC_REG_BASE+0x382)
#define MT6359_PLT0_REV1                     (MT6359_PMIC_REG_BASE+0x384)
#define MT6359_PLT0_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x386)
#define MT6359_TOP_CLK_TRIM                  (MT6359_PMIC_REG_BASE+0x388)
#define MT6359_OTP_CON0                      (MT6359_PMIC_REG_BASE+0x38a)
#define MT6359_OTP_CON1                      (MT6359_PMIC_REG_BASE+0x38c)
#define MT6359_OTP_CON2                      (MT6359_PMIC_REG_BASE+0x38e)
#define MT6359_OTP_CON3                      (MT6359_PMIC_REG_BASE+0x390)
#define MT6359_OTP_CON4                      (MT6359_PMIC_REG_BASE+0x392)
#define MT6359_OTP_CON5                      (MT6359_PMIC_REG_BASE+0x394)
#define MT6359_OTP_CON6                      (MT6359_PMIC_REG_BASE+0x396)
#define MT6359_OTP_CON7                      (MT6359_PMIC_REG_BASE+0x398)
#define MT6359_OTP_CON8                      (MT6359_PMIC_REG_BASE+0x39a)
#define MT6359_OTP_CON9                      (MT6359_PMIC_REG_BASE+0x39c)
#define MT6359_OTP_CON10                     (MT6359_PMIC_REG_BASE+0x39e)
#define MT6359_OTP_CON11                     (MT6359_PMIC_REG_BASE+0x3a0)
#define MT6359_OTP_CON12                     (MT6359_PMIC_REG_BASE+0x3a2)
#define MT6359_OTP_CON13                     (MT6359_PMIC_REG_BASE+0x3a4)
#define MT6359_OTP_CON14                     (MT6359_PMIC_REG_BASE+0x3a6)
#define MT6359_TOP_TMA_KEY                   (MT6359_PMIC_REG_BASE+0x3a8)
#define MT6359_TOP_MDB_CONF0                 (MT6359_PMIC_REG_BASE+0x3aa)
#define MT6359_TOP_MDB_CONF1                 (MT6359_PMIC_REG_BASE+0x3ac)
#define MT6359_TOP_MDB_CONF2                 (MT6359_PMIC_REG_BASE+0x3ae)
#define MT6359_TOP_MDB_CONF3                 (MT6359_PMIC_REG_BASE+0x3b0)
#define MT6359_PLT0_ELR_NUM                  (MT6359_PMIC_REG_BASE+0x3b2)
#define MT6359_PLT0_ELR0                     (MT6359_PMIC_REG_BASE+0x3b4)
#define MT6359_SPISLV_ID                     (MT6359_PMIC_REG_BASE+0x400)
#define MT6359_SPISLV_REV0                   (MT6359_PMIC_REG_BASE+0x402)
#define MT6359_SPISLV_REV1                   (MT6359_PMIC_REG_BASE+0x404)
#define MT6359_SPISLV_DSN_DXI                (MT6359_PMIC_REG_BASE+0x406)
#define MT6359_RG_SPI_CON0                   (MT6359_PMIC_REG_BASE+0x408)
#define MT6359_RG_SPI_RECORD0                (MT6359_PMIC_REG_BASE+0x40a)
#define MT6359_DEW_DIO_EN                    (MT6359_PMIC_REG_BASE+0x40c)
#define MT6359_DEW_READ_TEST                 (MT6359_PMIC_REG_BASE+0x40e)
#define MT6359_DEW_WRITE_TEST                (MT6359_PMIC_REG_BASE+0x410)
#define MT6359_DEW_CRC_SWRST                 (MT6359_PMIC_REG_BASE+0x412)
#define MT6359_DEW_CRC_EN                    (MT6359_PMIC_REG_BASE+0x414)
#define MT6359_DEW_CRC_VAL                   (MT6359_PMIC_REG_BASE+0x416)
#define MT6359_DEW_CIPHER_KEY_SEL            (MT6359_PMIC_REG_BASE+0x418)
#define MT6359_DEW_CIPHER_IV_SEL             (MT6359_PMIC_REG_BASE+0x41a)
#define MT6359_DEW_CIPHER_EN                 (MT6359_PMIC_REG_BASE+0x41c)
#define MT6359_DEW_CIPHER_RDY                (MT6359_PMIC_REG_BASE+0x41e)
#define MT6359_DEW_CIPHER_MODE               (MT6359_PMIC_REG_BASE+0x420)
#define MT6359_DEW_CIPHER_SWRST              (MT6359_PMIC_REG_BASE+0x422)
#define MT6359_DEW_RDDMY_NO                  (MT6359_PMIC_REG_BASE+0x424)
#define MT6359_RG_SPI_CON2                   (MT6359_PMIC_REG_BASE+0x426)
#define MT6359_RECORD_CMD0                   (MT6359_PMIC_REG_BASE+0x428)
#define MT6359_RECORD_CMD1                   (MT6359_PMIC_REG_BASE+0x42a)
#define MT6359_RECORD_CMD2                   (MT6359_PMIC_REG_BASE+0x42c)
#define MT6359_RECORD_CMD3                   (MT6359_PMIC_REG_BASE+0x42e)
#define MT6359_RECORD_CMD4                   (MT6359_PMIC_REG_BASE+0x430)
#define MT6359_RECORD_CMD5                   (MT6359_PMIC_REG_BASE+0x432)
#define MT6359_RECORD_WDATA0                 (MT6359_PMIC_REG_BASE+0x434)
#define MT6359_RECORD_WDATA1                 (MT6359_PMIC_REG_BASE+0x436)
#define MT6359_RECORD_WDATA2                 (MT6359_PMIC_REG_BASE+0x438)
#define MT6359_RECORD_WDATA3                 (MT6359_PMIC_REG_BASE+0x43a)
#define MT6359_RECORD_WDATA4                 (MT6359_PMIC_REG_BASE+0x43c)
#define MT6359_RECORD_WDATA5                 (MT6359_PMIC_REG_BASE+0x43e)
#define MT6359_RG_SPI_CON9                   (MT6359_PMIC_REG_BASE+0x440)
#define MT6359_RG_SPI_CON10                  (MT6359_PMIC_REG_BASE+0x442)
#define MT6359_RG_SPI_CON11                  (MT6359_PMIC_REG_BASE+0x444)
#define MT6359_RG_SPI_CON12                  (MT6359_PMIC_REG_BASE+0x446)
#define MT6359_RG_SPI_CON13                  (MT6359_PMIC_REG_BASE+0x448)
#define MT6359_SPISLV_KEY                    (MT6359_PMIC_REG_BASE+0x44a)
#define MT6359_INT_TYPE_CON0                 (MT6359_PMIC_REG_BASE+0x44c)
#define MT6359_INT_TYPE_CON0_SET             (MT6359_PMIC_REG_BASE+0x44e)
#define MT6359_INT_TYPE_CON0_CLR             (MT6359_PMIC_REG_BASE+0x450)
#define MT6359_INT_STA                       (MT6359_PMIC_REG_BASE+0x452)
#define MT6359_RG_SPI_CON1                   (MT6359_PMIC_REG_BASE+0x454)
#define MT6359_TOP_SPI_CON0                  (MT6359_PMIC_REG_BASE+0x456)
#define MT6359_TOP_SPI_CON1                  (MT6359_PMIC_REG_BASE+0x458)
#define MT6359_SCK_TOP_DSN_ID                (MT6359_PMIC_REG_BASE+0x500)
#define MT6359_SCK_TOP_DSN_REV0              (MT6359_PMIC_REG_BASE+0x502)
#define MT6359_SCK_TOP_DBI                   (MT6359_PMIC_REG_BASE+0x504)
#define MT6359_SCK_TOP_DXI                   (MT6359_PMIC_REG_BASE+0x506)
#define MT6359_SCK_TOP_TPM0                  (MT6359_PMIC_REG_BASE+0x508)
#define MT6359_SCK_TOP_TPM1                  (MT6359_PMIC_REG_BASE+0x50a)
#define MT6359_SCK_TOP_CON0                  (MT6359_PMIC_REG_BASE+0x50c)
#define MT6359_SCK_TOP_CON1                  (MT6359_PMIC_REG_BASE+0x50e)
#define MT6359_SCK_TOP_TEST_OUT              (MT6359_PMIC_REG_BASE+0x510)
#define MT6359_SCK_TOP_TEST_CON0             (MT6359_PMIC_REG_BASE+0x512)
#define MT6359_SCK_TOP_CKPDN_CON0            (MT6359_PMIC_REG_BASE+0x514)
#define MT6359_SCK_TOP_CKPDN_CON0_SET        (MT6359_PMIC_REG_BASE+0x516)
#define MT6359_SCK_TOP_CKPDN_CON0_CLR        (MT6359_PMIC_REG_BASE+0x518)
#define MT6359_SCK_TOP_CKHWEN_CON0           (MT6359_PMIC_REG_BASE+0x51a)
#define MT6359_SCK_TOP_CKHWEN_CON0_SET       (MT6359_PMIC_REG_BASE+0x51c)
#define MT6359_SCK_TOP_CKHWEN_CON0_CLR       (MT6359_PMIC_REG_BASE+0x51e)
#define MT6359_SCK_TOP_CKTST_CON             (MT6359_PMIC_REG_BASE+0x520)
#define MT6359_SCK_TOP_RST_CON0              (MT6359_PMIC_REG_BASE+0x522)
#define MT6359_SCK_TOP_RST_CON0_SET          (MT6359_PMIC_REG_BASE+0x524)
#define MT6359_SCK_TOP_RST_CON0_CLR          (MT6359_PMIC_REG_BASE+0x526)
#define MT6359_SCK_TOP_INT_CON0              (MT6359_PMIC_REG_BASE+0x528)
#define MT6359_SCK_TOP_INT_CON0_SET          (MT6359_PMIC_REG_BASE+0x52a)
#define MT6359_SCK_TOP_INT_CON0_CLR          (MT6359_PMIC_REG_BASE+0x52c)
#define MT6359_SCK_TOP_INT_MASK_CON0         (MT6359_PMIC_REG_BASE+0x52e)
#define MT6359_SCK_TOP_INT_MASK_CON0_SET     (MT6359_PMIC_REG_BASE+0x530)
#define MT6359_SCK_TOP_INT_MASK_CON0_CLR     (MT6359_PMIC_REG_BASE+0x532)
#define MT6359_SCK_TOP_INT_STATUS0           (MT6359_PMIC_REG_BASE+0x534)
#define MT6359_SCK_TOP_INT_RAW_STATUS0       (MT6359_PMIC_REG_BASE+0x536)
#define MT6359_SCK_TOP_INT_MISC_CON          (MT6359_PMIC_REG_BASE+0x538)
#define MT6359_EOSC_CALI_CON0                (MT6359_PMIC_REG_BASE+0x53a)
#define MT6359_EOSC_CALI_CON1                (MT6359_PMIC_REG_BASE+0x53c)
#define MT6359_RTC_MIX_CON0                  (MT6359_PMIC_REG_BASE+0x53e)
#define MT6359_RTC_MIX_CON1                  (MT6359_PMIC_REG_BASE+0x540)
#define MT6359_RTC_MIX_CON2                  (MT6359_PMIC_REG_BASE+0x542)
#define MT6359_RTC_DIG_CON0                  (MT6359_PMIC_REG_BASE+0x544)
#define MT6359_FQMTR_CON0                    (MT6359_PMIC_REG_BASE+0x546)
#define MT6359_FQMTR_CON1                    (MT6359_PMIC_REG_BASE+0x548)
#define MT6359_FQMTR_CON2                    (MT6359_PMIC_REG_BASE+0x54a)
#define MT6359_XO_BUF_CTL0                   (MT6359_PMIC_REG_BASE+0x54c)
#define MT6359_XO_BUF_CTL1                   (MT6359_PMIC_REG_BASE+0x54e)
#define MT6359_XO_BUF_CTL2                   (MT6359_PMIC_REG_BASE+0x550)
#define MT6359_XO_BUF_CTL3                   (MT6359_PMIC_REG_BASE+0x552)
#define MT6359_XO_BUF_CTL4                   (MT6359_PMIC_REG_BASE+0x554)
#define MT6359_XO_CONN_BT0                   (MT6359_PMIC_REG_BASE+0x556)
#define MT6359_RTC_DSN_ID                    (MT6359_PMIC_REG_BASE+0x580)
#define MT6359_RTC_DSN_REV0                  (MT6359_PMIC_REG_BASE+0x582)
#define MT6359_RTC_DBI                       (MT6359_PMIC_REG_BASE+0x584)
#define MT6359_RTC_DXI                       (MT6359_PMIC_REG_BASE+0x586)
#define MT6359_RTC_BBPU                      (MT6359_PMIC_REG_BASE+0x588)
#define MT6359_RTC_IRQ_STA                   (MT6359_PMIC_REG_BASE+0x58a)
#define MT6359_RTC_IRQ_EN                    (MT6359_PMIC_REG_BASE+0x58c)
#define MT6359_RTC_CII_EN                    (MT6359_PMIC_REG_BASE+0x58e)
#define MT6359_RTC_AL_MASK                   (MT6359_PMIC_REG_BASE+0x590)
#define MT6359_RTC_TC_SEC                    (MT6359_PMIC_REG_BASE+0x592)
#define MT6359_RTC_TC_MIN                    (MT6359_PMIC_REG_BASE+0x594)
#define MT6359_RTC_TC_HOU                    (MT6359_PMIC_REG_BASE+0x596)
#define MT6359_RTC_TC_DOM                    (MT6359_PMIC_REG_BASE+0x598)
#define MT6359_RTC_TC_DOW                    (MT6359_PMIC_REG_BASE+0x59a)
#define MT6359_RTC_TC_MTH                    (MT6359_PMIC_REG_BASE+0x59c)
#define MT6359_RTC_TC_YEA                    (MT6359_PMIC_REG_BASE+0x59e)
#define MT6359_RTC_AL_SEC                    (MT6359_PMIC_REG_BASE+0x5a0)
#define MT6359_RTC_AL_MIN                    (MT6359_PMIC_REG_BASE+0x5a2)
#define MT6359_RTC_AL_HOU                    (MT6359_PMIC_REG_BASE+0x5a4)
#define MT6359_RTC_AL_DOM                    (MT6359_PMIC_REG_BASE+0x5a6)
#define MT6359_RTC_AL_DOW                    (MT6359_PMIC_REG_BASE+0x5a8)
#define MT6359_RTC_AL_MTH                    (MT6359_PMIC_REG_BASE+0x5aa)
#define MT6359_RTC_AL_YEA                    (MT6359_PMIC_REG_BASE+0x5ac)
#define MT6359_RTC_OSC32CON                  (MT6359_PMIC_REG_BASE+0x5ae)
#define MT6359_RTC_POWERKEY1                 (MT6359_PMIC_REG_BASE+0x5b0)
#define MT6359_RTC_POWERKEY2                 (MT6359_PMIC_REG_BASE+0x5b2)
#define MT6359_RTC_PDN1                      (MT6359_PMIC_REG_BASE+0x5b4)
#define MT6359_RTC_PDN2                      (MT6359_PMIC_REG_BASE+0x5b6)
#define MT6359_RTC_SPAR0                     (MT6359_PMIC_REG_BASE+0x5b8)
#define MT6359_RTC_SPAR1                     (MT6359_PMIC_REG_BASE+0x5ba)
#define MT6359_RTC_PROT                      (MT6359_PMIC_REG_BASE+0x5bc)
#define MT6359_RTC_DIFF                      (MT6359_PMIC_REG_BASE+0x5be)
#define MT6359_RTC_CALI                      (MT6359_PMIC_REG_BASE+0x5c0)
#define MT6359_RTC_WRTGR                     (MT6359_PMIC_REG_BASE+0x5c2)
#define MT6359_RTC_CON                       (MT6359_PMIC_REG_BASE+0x5c4)
#define MT6359_RTC_SEC_CTRL                  (MT6359_PMIC_REG_BASE+0x5c6)
#define MT6359_RTC_INT_CNT                   (MT6359_PMIC_REG_BASE+0x5c8)
#define MT6359_RTC_SEC_DAT0                  (MT6359_PMIC_REG_BASE+0x5ca)
#define MT6359_RTC_SEC_DAT1                  (MT6359_PMIC_REG_BASE+0x5cc)
#define MT6359_RTC_SEC_DAT2                  (MT6359_PMIC_REG_BASE+0x5ce)
#define MT6359_RTC_SEC_DSN_ID                (MT6359_PMIC_REG_BASE+0x600)
#define MT6359_RTC_SEC_DSN_REV0              (MT6359_PMIC_REG_BASE+0x602)
#define MT6359_RTC_SEC_DBI                   (MT6359_PMIC_REG_BASE+0x604)
#define MT6359_RTC_SEC_DXI                   (MT6359_PMIC_REG_BASE+0x606)
#define MT6359_RTC_TC_SEC_SEC                (MT6359_PMIC_REG_BASE+0x608)
#define MT6359_RTC_TC_MIN_SEC                (MT6359_PMIC_REG_BASE+0x60a)
#define MT6359_RTC_TC_HOU_SEC                (MT6359_PMIC_REG_BASE+0x60c)
#define MT6359_RTC_TC_DOM_SEC                (MT6359_PMIC_REG_BASE+0x60e)
#define MT6359_RTC_TC_DOW_SEC                (MT6359_PMIC_REG_BASE+0x610)
#define MT6359_RTC_TC_MTH_SEC                (MT6359_PMIC_REG_BASE+0x612)
#define MT6359_RTC_TC_YEA_SEC                (MT6359_PMIC_REG_BASE+0x614)
#define MT6359_RTC_SEC_CK_PDN                (MT6359_PMIC_REG_BASE+0x616)
#define MT6359_RTC_SEC_WRTGR                 (MT6359_PMIC_REG_BASE+0x618)
#define MT6359_DCXO_DSN_ID                   (MT6359_PMIC_REG_BASE+0x780)
#define MT6359_DCXO_DSN_REV0                 (MT6359_PMIC_REG_BASE+0x782)
#define MT6359_DCXO_DSN_DBI                  (MT6359_PMIC_REG_BASE+0x784)
#define MT6359_DCXO_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x786)
#define MT6359_DCXO_CW00                     (MT6359_PMIC_REG_BASE+0x788)
#define MT6359_DCXO_CW00_SET                 (MT6359_PMIC_REG_BASE+0x78a)
#define MT6359_DCXO_CW00_CLR                 (MT6359_PMIC_REG_BASE+0x78c)
#define MT6359_DCXO_CW01                     (MT6359_PMIC_REG_BASE+0x78e)
#define MT6359_DCXO_CW02                     (MT6359_PMIC_REG_BASE+0x790)
#define MT6359_DCXO_CW03                     (MT6359_PMIC_REG_BASE+0x792)
#define MT6359_DCXO_CW04                     (MT6359_PMIC_REG_BASE+0x794)
#define MT6359_DCXO_CW05                     (MT6359_PMIC_REG_BASE+0x796)
#define MT6359_DCXO_CW06                     (MT6359_PMIC_REG_BASE+0x798)
#define MT6359_DCXO_CW07                     (MT6359_PMIC_REG_BASE+0x79a)
#define MT6359_DCXO_CW08                     (MT6359_PMIC_REG_BASE+0x79c)
#define MT6359_DCXO_CW09                     (MT6359_PMIC_REG_BASE+0x79e)
#define MT6359_DCXO_CW09_SET                 (MT6359_PMIC_REG_BASE+0x7a0)
#define MT6359_DCXO_CW09_CLR                 (MT6359_PMIC_REG_BASE+0x7a2)
#define MT6359_DCXO_CW10                     (MT6359_PMIC_REG_BASE+0x7a4)
#define MT6359_DCXO_CW11                     (MT6359_PMIC_REG_BASE+0x7a6)
#define MT6359_DCXO_CW12                     (MT6359_PMIC_REG_BASE+0x7a8)
#define MT6359_DCXO_CW13                     (MT6359_PMIC_REG_BASE+0x7aa)
#define MT6359_DCXO_CW14                     (MT6359_PMIC_REG_BASE+0x7ac)
#define MT6359_DCXO_CW15                     (MT6359_PMIC_REG_BASE+0x7ae)
#define MT6359_DCXO_CW16                     (MT6359_PMIC_REG_BASE+0x7b0)
#define MT6359_DCXO_CW17                     (MT6359_PMIC_REG_BASE+0x7b2)
#define MT6359_DCXO_CW18                     (MT6359_PMIC_REG_BASE+0x7b4)
#define MT6359_DCXO_CW19                     (MT6359_PMIC_REG_BASE+0x7b6)
#define MT6359_DCXO_ELR_NUM                  (MT6359_PMIC_REG_BASE+0x7b8)
#define MT6359_DCXO_ELR0                     (MT6359_PMIC_REG_BASE+0x7ba)
#define MT6359_PSC_TOP_ID                    (MT6359_PMIC_REG_BASE+0x900)
#define MT6359_PSC_TOP_REV0                  (MT6359_PMIC_REG_BASE+0x902)
#define MT6359_PSC_TOP_DBI                   (MT6359_PMIC_REG_BASE+0x904)
#define MT6359_PSC_TOP_DXI                   (MT6359_PMIC_REG_BASE+0x906)
#define MT6359_PSC_TPM0                      (MT6359_PMIC_REG_BASE+0x908)
#define MT6359_PSC_TPM1                      (MT6359_PMIC_REG_BASE+0x90a)
#define MT6359_PSC_TOP_CLKCTL_0              (MT6359_PMIC_REG_BASE+0x90c)
#define MT6359_PSC_TOP_RSTCTL_0              (MT6359_PMIC_REG_BASE+0x90e)
#define MT6359_PSC_TOP_INT_CON0              (MT6359_PMIC_REG_BASE+0x910)
#define MT6359_PSC_TOP_INT_CON0_SET          (MT6359_PMIC_REG_BASE+0x912)
#define MT6359_PSC_TOP_INT_CON0_CLR          (MT6359_PMIC_REG_BASE+0x914)
#define MT6359_PSC_TOP_INT_MASK_CON0         (MT6359_PMIC_REG_BASE+0x916)
#define MT6359_PSC_TOP_INT_MASK_CON0_SET     (MT6359_PMIC_REG_BASE+0x918)
#define MT6359_PSC_TOP_INT_MASK_CON0_CLR     (MT6359_PMIC_REG_BASE+0x91a)
#define MT6359_PSC_TOP_INT_STATUS0           (MT6359_PMIC_REG_BASE+0x91c)
#define MT6359_PSC_TOP_INT_RAW_STATUS0       (MT6359_PMIC_REG_BASE+0x91e)
#define MT6359_PSC_TOP_INT_MISC_CON          (MT6359_PMIC_REG_BASE+0x920)
#define MT6359_PSC_TOP_INT_MISC_CON_SET      (MT6359_PMIC_REG_BASE+0x922)
#define MT6359_PSC_TOP_INT_MISC_CON_CLR      (MT6359_PMIC_REG_BASE+0x924)
#define MT6359_PSC_TOP_MON_CTL               (MT6359_PMIC_REG_BASE+0x926)
#define MT6359_STRUP_ID                      (MT6359_PMIC_REG_BASE+0x980)
#define MT6359_STRUP_REV0                    (MT6359_PMIC_REG_BASE+0x982)
#define MT6359_STRUP_DBI                     (MT6359_PMIC_REG_BASE+0x984)
#define MT6359_STRUP_DSN_FPI                 (MT6359_PMIC_REG_BASE+0x986)
#define MT6359_STRUP_ANA_CON0                (MT6359_PMIC_REG_BASE+0x988)
#define MT6359_STRUP_ANA_CON1                (MT6359_PMIC_REG_BASE+0x98a)
#define MT6359_STRUP_ANA_CON2                (MT6359_PMIC_REG_BASE+0x98c)
#define MT6359_STRUP_ANA_CON3                (MT6359_PMIC_REG_BASE+0x98e)
#define MT6359_STRUP_ELR_NUM                 (MT6359_PMIC_REG_BASE+0x990)
#define MT6359_STRUP_ELR_0                   (MT6359_PMIC_REG_BASE+0x992)
#define MT6359_PSEQ_ID                       (MT6359_PMIC_REG_BASE+0xa00)
#define MT6359_PSEQ_REV0                     (MT6359_PMIC_REG_BASE+0xa02)
#define MT6359_PSEQ_DBI                      (MT6359_PMIC_REG_BASE+0xa04)
#define MT6359_PSEQ_DXI                      (MT6359_PMIC_REG_BASE+0xa06)
#define MT6359_PPCCTL0                       (MT6359_PMIC_REG_BASE+0xa08)
#define MT6359_PPCCTL1                       (MT6359_PMIC_REG_BASE+0xa0a)
#define MT6359_PPCCFG0                       (MT6359_PMIC_REG_BASE+0xa0c)
#define MT6359_STRUP_CON9                    (MT6359_PMIC_REG_BASE+0xa0e)
#define MT6359_STRUP_CON11                   (MT6359_PMIC_REG_BASE+0xa10)
#define MT6359_STRUP_CON12                   (MT6359_PMIC_REG_BASE+0xa12)
#define MT6359_STRUP_CON13                   (MT6359_PMIC_REG_BASE+0xa14)
#define MT6359_PWRKEY_PRESS_STS              (MT6359_PMIC_REG_BASE+0xa16)
#define MT6359_PORFLAG                       (MT6359_PMIC_REG_BASE+0xa18)
#define MT6359_STRUP_CON4                    (MT6359_PMIC_REG_BASE+0xa1a)
#define MT6359_STRUP_CON1                    (MT6359_PMIC_REG_BASE+0xa1c)
#define MT6359_STRUP_CON2                    (MT6359_PMIC_REG_BASE+0xa1e)
#define MT6359_STRUP_CON5                    (MT6359_PMIC_REG_BASE+0xa20)
#define MT6359_STRUP_CON19                   (MT6359_PMIC_REG_BASE+0xa22)
#define MT6359_STRUP_PGDEB0                  (MT6359_PMIC_REG_BASE+0xa24)
#define MT6359_STRUP_PGDEB1                  (MT6359_PMIC_REG_BASE+0xa26)
#define MT6359_STRUP_PGENB0                  (MT6359_PMIC_REG_BASE+0xa28)
#define MT6359_STRUP_PGENB1                  (MT6359_PMIC_REG_BASE+0xa2a)
#define MT6359_STRUP_OCENB0                  (MT6359_PMIC_REG_BASE+0xa2c)
#define MT6359_STRUP_OCENB1                  (MT6359_PMIC_REG_BASE+0xa2e)
#define MT6359_PPCTST0                       (MT6359_PMIC_REG_BASE+0xa30)
#define MT6359_PPCCTL2                       (MT6359_PMIC_REG_BASE+0xa32)
#define MT6359_STRUP_CON10                   (MT6359_PMIC_REG_BASE+0xa34)
#define MT6359_STRUP_CON3                    (MT6359_PMIC_REG_BASE+0xa36)
#define MT6359_STRUP_CON6                    (MT6359_PMIC_REG_BASE+0xa38)
#define MT6359_CPSWKEY                       (MT6359_PMIC_REG_BASE+0xa3a)
#define MT6359_CPSCFG0                       (MT6359_PMIC_REG_BASE+0xa3c)
#define MT6359_CPSDSA0                       (MT6359_PMIC_REG_BASE+0xa3e)
#define MT6359_CPSDSA1                       (MT6359_PMIC_REG_BASE+0xa40)
#define MT6359_CPSDSA2                       (MT6359_PMIC_REG_BASE+0xa42)
#define MT6359_CPSDSA3                       (MT6359_PMIC_REG_BASE+0xa44)
#define MT6359_CPSDSA4                       (MT6359_PMIC_REG_BASE+0xa46)
#define MT6359_CPSDSA5                       (MT6359_PMIC_REG_BASE+0xa48)
#define MT6359_CPSDSA6                       (MT6359_PMIC_REG_BASE+0xa4a)
#define MT6359_CPSDSA7                       (MT6359_PMIC_REG_BASE+0xa4c)
#define MT6359_CPSDSA8                       (MT6359_PMIC_REG_BASE+0xa4e)
#define MT6359_CPSDSA9                       (MT6359_PMIC_REG_BASE+0xa50)
#define MT6359_PSEQ_ELR_NUM                  (MT6359_PMIC_REG_BASE+0xa52)
#define MT6359_PSEQ_ELR0                     (MT6359_PMIC_REG_BASE+0xa54)
#define MT6359_PSEQ_ELR1                     (MT6359_PMIC_REG_BASE+0xa56)
#define MT6359_PSEQ_ELR2                     (MT6359_PMIC_REG_BASE+0xa58)
#define MT6359_PSEQ_ELR3                     (MT6359_PMIC_REG_BASE+0xa5a)
#define MT6359_CPSUSA_ELR0                   (MT6359_PMIC_REG_BASE+0xa5c)
#define MT6359_CPSUSA_ELR1                   (MT6359_PMIC_REG_BASE+0xa5e)
#define MT6359_CPSUSA_ELR2                   (MT6359_PMIC_REG_BASE+0xa60)
#define MT6359_CPSUSA_ELR3                   (MT6359_PMIC_REG_BASE+0xa62)
#define MT6359_CPSUSA_ELR4                   (MT6359_PMIC_REG_BASE+0xa64)
#define MT6359_CPSUSA_ELR5                   (MT6359_PMIC_REG_BASE+0xa66)
#define MT6359_CPSUSA_ELR6                   (MT6359_PMIC_REG_BASE+0xa68)
#define MT6359_CPSUSA_ELR7                   (MT6359_PMIC_REG_BASE+0xa6a)
#define MT6359_CPSUSA_ELR8                   (MT6359_PMIC_REG_BASE+0xa6c)
#define MT6359_CPSUSA_ELR9                   (MT6359_PMIC_REG_BASE+0xa6e)
#define MT6359_CHRDET_ID                     (MT6359_PMIC_REG_BASE+0xa80)
#define MT6359_CHRDET_REV0                   (MT6359_PMIC_REG_BASE+0xa82)
#define MT6359_CHRDET_DBI                    (MT6359_PMIC_REG_BASE+0xa84)
#define MT6359_CHRDET_DXI                    (MT6359_PMIC_REG_BASE+0xa86)
#define MT6359_CHR_CON0                      (MT6359_PMIC_REG_BASE+0xa88)
#define MT6359_CHR_CON1                      (MT6359_PMIC_REG_BASE+0xa8a)
#define MT6359_CHR_CON2                      (MT6359_PMIC_REG_BASE+0xa8c)
#define MT6359_PCHR_VREF_ANA_DA0             (MT6359_PMIC_REG_BASE+0xa8e)
#define MT6359_PCHR_VREF_ANA_CON0            (MT6359_PMIC_REG_BASE+0xa90)
#define MT6359_PCHR_VREF_ANA_CON1            (MT6359_PMIC_REG_BASE+0xa92)
#define MT6359_PCHR_VREF_ANA_CON2            (MT6359_PMIC_REG_BASE+0xa94)
#define MT6359_PCHR_VREF_ANA_CON3            (MT6359_PMIC_REG_BASE+0xa96)
#define MT6359_PCHR_VREF_ANA_CON4            (MT6359_PMIC_REG_BASE+0xa98)
#define MT6359_PCHR_VREF_ELR_NUM             (MT6359_PMIC_REG_BASE+0xa9a)
#define MT6359_PCHR_VREF_ELR_0               (MT6359_PMIC_REG_BASE+0xa9c)
#define MT6359_PCHR_VREF_ELR_1               (MT6359_PMIC_REG_BASE+0xa9e)
#define MT6359_BM_TOP_DSN_ID                 (MT6359_PMIC_REG_BASE+0xc00)
#define MT6359_BM_TOP_DSN_REV0               (MT6359_PMIC_REG_BASE+0xc02)
#define MT6359_BM_TOP_DBI                    (MT6359_PMIC_REG_BASE+0xc04)
#define MT6359_BM_TOP_DXI                    (MT6359_PMIC_REG_BASE+0xc06)
#define MT6359_BM_TPM0                       (MT6359_PMIC_REG_BASE+0xc08)
#define MT6359_BM_TPM1                       (MT6359_PMIC_REG_BASE+0xc0a)
#define MT6359_BM_TOP_CKPDN_CON0             (MT6359_PMIC_REG_BASE+0xc0c)
#define MT6359_BM_TOP_CKPDN_CON0_SET         (MT6359_PMIC_REG_BASE+0xc0e)
#define MT6359_BM_TOP_CKPDN_CON0_CLR         (MT6359_PMIC_REG_BASE+0xc10)
#define MT6359_BM_TOP_CKSEL_CON0             (MT6359_PMIC_REG_BASE+0xc12)
#define MT6359_BM_TOP_CKSEL_CON0_SET         (MT6359_PMIC_REG_BASE+0xc14)
#define MT6359_BM_TOP_CKSEL_CON0_CLR         (MT6359_PMIC_REG_BASE+0xc16)
#define MT6359_BM_TOP_CKDIVSEL_CON0          (MT6359_PMIC_REG_BASE+0xc18)
#define MT6359_BM_TOP_CKDIVSEL_CON0_SET      (MT6359_PMIC_REG_BASE+0xc1a)
#define MT6359_BM_TOP_CKDIVSEL_CON0_CLR      (MT6359_PMIC_REG_BASE+0xc1c)
#define MT6359_BM_TOP_CKHWEN_CON0            (MT6359_PMIC_REG_BASE+0xc1e)
#define MT6359_BM_TOP_CKHWEN_CON0_SET        (MT6359_PMIC_REG_BASE+0xc20)
#define MT6359_BM_TOP_CKHWEN_CON0_CLR        (MT6359_PMIC_REG_BASE+0xc22)
#define MT6359_BM_TOP_CKTST_CON0             (MT6359_PMIC_REG_BASE+0xc24)
#define MT6359_BM_TOP_RST_CON0               (MT6359_PMIC_REG_BASE+0xc26)
#define MT6359_BM_TOP_RST_CON0_SET           (MT6359_PMIC_REG_BASE+0xc28)
#define MT6359_BM_TOP_RST_CON0_CLR           (MT6359_PMIC_REG_BASE+0xc2a)
#define MT6359_BM_TOP_RST_CON1               (MT6359_PMIC_REG_BASE+0xc2c)
#define MT6359_BM_TOP_RST_CON1_SET           (MT6359_PMIC_REG_BASE+0xc2e)
#define MT6359_BM_TOP_RST_CON1_CLR           (MT6359_PMIC_REG_BASE+0xc30)
#define MT6359_BM_TOP_INT_CON0               (MT6359_PMIC_REG_BASE+0xc32)
#define MT6359_BM_TOP_INT_CON0_SET           (MT6359_PMIC_REG_BASE+0xc34)
#define MT6359_BM_TOP_INT_CON0_CLR           (MT6359_PMIC_REG_BASE+0xc36)
#define MT6359_BM_TOP_INT_CON1               (MT6359_PMIC_REG_BASE+0xc38)
#define MT6359_BM_TOP_INT_CON1_SET           (MT6359_PMIC_REG_BASE+0xc3a)
#define MT6359_BM_TOP_INT_CON1_CLR           (MT6359_PMIC_REG_BASE+0xc3c)
#define MT6359_BM_TOP_INT_MASK_CON0          (MT6359_PMIC_REG_BASE+0xc3e)
#define MT6359_BM_TOP_INT_MASK_CON0_SET      (MT6359_PMIC_REG_BASE+0xc40)
#define MT6359_BM_TOP_INT_MASK_CON0_CLR      (MT6359_PMIC_REG_BASE+0xc42)
#define MT6359_BM_TOP_INT_MASK_CON1          (MT6359_PMIC_REG_BASE+0xc44)
#define MT6359_BM_TOP_INT_MASK_CON1_SET      (MT6359_PMIC_REG_BASE+0xc46)
#define MT6359_BM_TOP_INT_MASK_CON1_CLR      (MT6359_PMIC_REG_BASE+0xc48)
#define MT6359_BM_TOP_INT_STATUS0            (MT6359_PMIC_REG_BASE+0xc4a)
#define MT6359_BM_TOP_INT_STATUS1            (MT6359_PMIC_REG_BASE+0xc4c)
#define MT6359_BM_TOP_INT_RAW_STATUS0        (MT6359_PMIC_REG_BASE+0xc4e)
#define MT6359_BM_TOP_INT_RAW_STATUS1        (MT6359_PMIC_REG_BASE+0xc50)
#define MT6359_BM_TOP_INT_MISC_CON           (MT6359_PMIC_REG_BASE+0xc52)
#define MT6359_BM_TOP_DBG_CON                (MT6359_PMIC_REG_BASE+0xc54)
#define MT6359_BM_TOP_RSV0                   (MT6359_PMIC_REG_BASE+0xc56)
#define MT6359_BM_WKEY0                      (MT6359_PMIC_REG_BASE+0xc58)
#define MT6359_BM_WKEY1                      (MT6359_PMIC_REG_BASE+0xc5a)
#define MT6359_BM_WKEY2                      (MT6359_PMIC_REG_BASE+0xc5c)
#define MT6359_FGADC_ANA_DSN_ID              (MT6359_PMIC_REG_BASE+0xc80)
#define MT6359_FGADC_ANA_DSN_REV0            (MT6359_PMIC_REG_BASE+0xc82)
#define MT6359_FGADC_ANA_DSN_DBI             (MT6359_PMIC_REG_BASE+0xc84)
#define MT6359_FGADC_ANA_DSN_DXI             (MT6359_PMIC_REG_BASE+0xc86)
#define MT6359_FGADC_ANA_CON0                (MT6359_PMIC_REG_BASE+0xc88)
#define MT6359_FGADC_ANA_TEST_CON0           (MT6359_PMIC_REG_BASE+0xc8a)
#define MT6359_FGADC_ANA_ELR_NUM             (MT6359_PMIC_REG_BASE+0xc8c)
#define MT6359_FGADC_ANA_ELR0                (MT6359_PMIC_REG_BASE+0xc8e)
#define MT6359_FGADC0_DSN_ID                 (MT6359_PMIC_REG_BASE+0xd00)
#define MT6359_FGADC0_DSN_REV0               (MT6359_PMIC_REG_BASE+0xd02)
#define MT6359_FGADC0_DSN_DBI                (MT6359_PMIC_REG_BASE+0xd04)
#define MT6359_FGADC0_DSN_DXI                (MT6359_PMIC_REG_BASE+0xd06)
#define MT6359_FGADC_CON0                    (MT6359_PMIC_REG_BASE+0xd08)
#define MT6359_FGADC_CON1                    (MT6359_PMIC_REG_BASE+0xd0a)
#define MT6359_FGADC_CON2                    (MT6359_PMIC_REG_BASE+0xd0c)
#define MT6359_FGADC_CON3                    (MT6359_PMIC_REG_BASE+0xd0e)
#define MT6359_FGADC_CON4                    (MT6359_PMIC_REG_BASE+0xd10)
#define MT6359_FGADC_CON5                    (MT6359_PMIC_REG_BASE+0xd12)
#define MT6359_FGADC_RST_CON0                (MT6359_PMIC_REG_BASE+0xd14)
#define MT6359_FGADC_CAR_CON0                (MT6359_PMIC_REG_BASE+0xd16)
#define MT6359_FGADC_CAR_CON1                (MT6359_PMIC_REG_BASE+0xd18)
#define MT6359_FGADC_CARTH_CON0              (MT6359_PMIC_REG_BASE+0xd1c)
#define MT6359_FGADC_CARTH_CON1              (MT6359_PMIC_REG_BASE+0xd1e)
#define MT6359_FGADC_CARTH_CON2              (MT6359_PMIC_REG_BASE+0xd20)
#define MT6359_FGADC_CARTH_CON3              (MT6359_PMIC_REG_BASE+0xd22)
#define MT6359_FGADC_NCAR_CON0               (MT6359_PMIC_REG_BASE+0xd24)
#define MT6359_FGADC_NCAR_CON1               (MT6359_PMIC_REG_BASE+0xd26)
#define MT6359_FGADC_NCAR_CON2               (MT6359_PMIC_REG_BASE+0xd28)
#define MT6359_FGADC_NCAR_CON3               (MT6359_PMIC_REG_BASE+0xd2a)
#define MT6359_FGADC_IAVG_CON0               (MT6359_PMIC_REG_BASE+0xd2c)
#define MT6359_FGADC_IAVG_CON1               (MT6359_PMIC_REG_BASE+0xd2e)
#define MT6359_FGADC_IAVG_CON2               (MT6359_PMIC_REG_BASE+0xd30)
#define MT6359_FGADC_IAVG_CON3               (MT6359_PMIC_REG_BASE+0xd32)
#define MT6359_FGADC_IAVG_CON4               (MT6359_PMIC_REG_BASE+0xd34)
#define MT6359_FGADC_IAVG_CON5               (MT6359_PMIC_REG_BASE+0xd36)
#define MT6359_FGADC_NTER_CON0               (MT6359_PMIC_REG_BASE+0xd38)
#define MT6359_FGADC_NTER_CON1               (MT6359_PMIC_REG_BASE+0xd3a)
#define MT6359_FGADC_SON_CON0                (MT6359_PMIC_REG_BASE+0xd3e)
#define MT6359_FGADC_SON_CON1                (MT6359_PMIC_REG_BASE+0xd40)
#define MT6359_FGADC_SON_CON2                (MT6359_PMIC_REG_BASE+0xd42)
#define MT6359_FGADC_SOFF_CON0               (MT6359_PMIC_REG_BASE+0xd44)
#define MT6359_FGADC_SOFF_CON1               (MT6359_PMIC_REG_BASE+0xd46)
#define MT6359_FGADC_SOFF_CON2               (MT6359_PMIC_REG_BASE+0xd48)
#define MT6359_FGADC_SOFF_CON3               (MT6359_PMIC_REG_BASE+0xd4a)
#define MT6359_FGADC_SOFF_CON4               (MT6359_PMIC_REG_BASE+0xd4c)
#define MT6359_FGADC_ZCV_CON0                (MT6359_PMIC_REG_BASE+0xd4e)
#define MT6359_FGADC_ZCV_CON1                (MT6359_PMIC_REG_BASE+0xd50)
#define MT6359_FGADC_ZCV_CON2                (MT6359_PMIC_REG_BASE+0xd52)
#define MT6359_FGADC_ZCV_CON3                (MT6359_PMIC_REG_BASE+0xd54)
#define MT6359_FGADC_ZCVTH_CON0              (MT6359_PMIC_REG_BASE+0xd58)
#define MT6359_FGADC_ZCVTH_CON1              (MT6359_PMIC_REG_BASE+0xd5a)
#define MT6359_FGADC1_DSN_ID                 (MT6359_PMIC_REG_BASE+0xd80)
#define MT6359_FGADC1_DSN_REV0               (MT6359_PMIC_REG_BASE+0xd82)
#define MT6359_FGADC1_DSN_DBI                (MT6359_PMIC_REG_BASE+0xd84)
#define MT6359_FGADC1_DSN_DXI                (MT6359_PMIC_REG_BASE+0xd86)
#define MT6359_FGADC_R_CON0                  (MT6359_PMIC_REG_BASE+0xd88)
#define MT6359_FGADC_CUR_CON0                (MT6359_PMIC_REG_BASE+0xd8a)
#define MT6359_FGADC_CUR_CON1                (MT6359_PMIC_REG_BASE+0xd8c)
#define MT6359_FGADC_CUR_CON2                (MT6359_PMIC_REG_BASE+0xd8e)
#define MT6359_FGADC_CUR_CON3                (MT6359_PMIC_REG_BASE+0xd90)
#define MT6359_FGADC_OFFSET_CON0             (MT6359_PMIC_REG_BASE+0xd92)
#define MT6359_FGADC_OFFSET_CON1             (MT6359_PMIC_REG_BASE+0xd94)
#define MT6359_FGADC_GAIN_CON0               (MT6359_PMIC_REG_BASE+0xd96)
#define MT6359_FGADC_TEST_CON0               (MT6359_PMIC_REG_BASE+0xd98)
#define MT6359_SYSTEM_INFO_CON0              (MT6359_PMIC_REG_BASE+0xd9a)
#define MT6359_SYSTEM_INFO_CON1              (MT6359_PMIC_REG_BASE+0xd9c)
#define MT6359_SYSTEM_INFO_CON2              (MT6359_PMIC_REG_BASE+0xd9e)
#define MT6359_BATON_ANA_DSN_ID              (MT6359_PMIC_REG_BASE+0xe00)
#define MT6359_BATON_ANA_DSN_REV0            (MT6359_PMIC_REG_BASE+0xe02)
#define MT6359_BATON_ANA_DSN_DBI             (MT6359_PMIC_REG_BASE+0xe04)
#define MT6359_BATON_ANA_DSN_DXI             (MT6359_PMIC_REG_BASE+0xe06)
#define MT6359_BATON_ANA_CON0                (MT6359_PMIC_REG_BASE+0xe08)
#define MT6359_BATON_ANA_MON0                (MT6359_PMIC_REG_BASE+0xe0a)
#define MT6359_BIF_ANA_MON0                  (MT6359_PMIC_REG_BASE+0xe0c)
#define MT6359_BATON_DSN_ID                  (MT6359_PMIC_REG_BASE+0xe80)
#define MT6359_BATON_DSN_REV0                (MT6359_PMIC_REG_BASE+0xe82)
#define MT6359_BATON_DSN_DBI                 (MT6359_PMIC_REG_BASE+0xe84)
#define MT6359_BATON_DSN_DXI                 (MT6359_PMIC_REG_BASE+0xe86)
#define MT6359_BATON_CON0                    (MT6359_PMIC_REG_BASE+0xe88)
#define MT6359_BATON_CON1                    (MT6359_PMIC_REG_BASE+0xe8a)
#define MT6359_BATON_CON2                    (MT6359_PMIC_REG_BASE+0xe8c)
#define MT6359_BIF_DSN_ID                    (MT6359_PMIC_REG_BASE+0xf00)
#define MT6359_BIF_DSN_REV0                  (MT6359_PMIC_REG_BASE+0xf02)
#define MT6359_BIF_DSN_DBI                   (MT6359_PMIC_REG_BASE+0xf04)
#define MT6359_BIF_DSN_DXI                   (MT6359_PMIC_REG_BASE+0xf06)
#define MT6359_BIF_CON0                      (MT6359_PMIC_REG_BASE+0xf08)
#define MT6359_BIF_CON1                      (MT6359_PMIC_REG_BASE+0xf0a)
#define MT6359_BIF_CON2                      (MT6359_PMIC_REG_BASE+0xf0c)
#define MT6359_BIF_CON3                      (MT6359_PMIC_REG_BASE+0xf0e)
#define MT6359_BIF_CON4                      (MT6359_PMIC_REG_BASE+0xf10)
#define MT6359_BIF_CON5                      (MT6359_PMIC_REG_BASE+0xf12)
#define MT6359_BIF_CON6                      (MT6359_PMIC_REG_BASE+0xf14)
#define MT6359_BIF_CON7                      (MT6359_PMIC_REG_BASE+0xf16)
#define MT6359_BIF_CON8                      (MT6359_PMIC_REG_BASE+0xf18)
#define MT6359_BIF_CON9                      (MT6359_PMIC_REG_BASE+0xf1a)
#define MT6359_BIF_CON10                     (MT6359_PMIC_REG_BASE+0xf1c)
#define MT6359_BIF_CON11                     (MT6359_PMIC_REG_BASE+0xf1e)
#define MT6359_BIF_CON12                     (MT6359_PMIC_REG_BASE+0xf20)
#define MT6359_BIF_CON13                     (MT6359_PMIC_REG_BASE+0xf22)
#define MT6359_BIF_CON14                     (MT6359_PMIC_REG_BASE+0xf24)
#define MT6359_BIF_CON15                     (MT6359_PMIC_REG_BASE+0xf26)
#define MT6359_BIF_CON16                     (MT6359_PMIC_REG_BASE+0xf28)
#define MT6359_BIF_CON17                     (MT6359_PMIC_REG_BASE+0xf2a)
#define MT6359_BIF_CON18                     (MT6359_PMIC_REG_BASE+0xf2c)
#define MT6359_BIF_CON19                     (MT6359_PMIC_REG_BASE+0xf2e)
#define MT6359_BIF_CON20                     (MT6359_PMIC_REG_BASE+0xf30)
#define MT6359_BIF_CON21                     (MT6359_PMIC_REG_BASE+0xf32)
#define MT6359_BIF_CON22                     (MT6359_PMIC_REG_BASE+0xf34)
#define MT6359_BIF_CON23                     (MT6359_PMIC_REG_BASE+0xf36)
#define MT6359_BIF_CON24                     (MT6359_PMIC_REG_BASE+0xf38)
#define MT6359_BIF_CON25                     (MT6359_PMIC_REG_BASE+0xf3a)
#define MT6359_BIF_CON26                     (MT6359_PMIC_REG_BASE+0xf3c)
#define MT6359_BIF_CON27                     (MT6359_PMIC_REG_BASE+0xf3e)
#define MT6359_BIF_CON28                     (MT6359_PMIC_REG_BASE+0xf40)
#define MT6359_BIF_CON29                     (MT6359_PMIC_REG_BASE+0xf42)
#define MT6359_BIF_CON30                     (MT6359_PMIC_REG_BASE+0xf44)
#define MT6359_BIF_CON31                     (MT6359_PMIC_REG_BASE+0xf46)
#define MT6359_BIF_CON32                     (MT6359_PMIC_REG_BASE+0xf48)
#define MT6359_BIF_CON33                     (MT6359_PMIC_REG_BASE+0xf4a)
#define MT6359_BIF_CON34                     (MT6359_PMIC_REG_BASE+0xf4c)
#define MT6359_BIF_CON35                     (MT6359_PMIC_REG_BASE+0xf4e)
#define MT6359_BIF_CON36                     (MT6359_PMIC_REG_BASE+0xf50)
#define MT6359_BIF_CON37                     (MT6359_PMIC_REG_BASE+0xf52)
#define MT6359_BIF_CON38                     (MT6359_PMIC_REG_BASE+0xf54)
#define MT6359_BIF_CON39                     (MT6359_PMIC_REG_BASE+0xf56)
#define MT6359_HK_TOP_ID                     (MT6359_PMIC_REG_BASE+0xf80)
#define MT6359_HK_TOP_REV0                   (MT6359_PMIC_REG_BASE+0xf82)
#define MT6359_HK_TOP_DBI                    (MT6359_PMIC_REG_BASE+0xf84)
#define MT6359_HK_TOP_DXI                    (MT6359_PMIC_REG_BASE+0xf86)
#define MT6359_HK_TPM0                       (MT6359_PMIC_REG_BASE+0xf88)
#define MT6359_HK_TPM1                       (MT6359_PMIC_REG_BASE+0xf8a)
#define MT6359_HK_TOP_CLK_CON0               (MT6359_PMIC_REG_BASE+0xf8c)
#define MT6359_HK_TOP_CLK_CON1               (MT6359_PMIC_REG_BASE+0xf8e)
#define MT6359_HK_TOP_RST_CON0               (MT6359_PMIC_REG_BASE+0xf90)
#define MT6359_HK_TOP_INT_CON0               (MT6359_PMIC_REG_BASE+0xf92)
#define MT6359_HK_TOP_INT_CON0_SET           (MT6359_PMIC_REG_BASE+0xf94)
#define MT6359_HK_TOP_INT_CON0_CLR           (MT6359_PMIC_REG_BASE+0xf96)
#define MT6359_HK_TOP_INT_MASK_CON0          (MT6359_PMIC_REG_BASE+0xf98)
#define MT6359_HK_TOP_INT_MASK_CON0_SET      (MT6359_PMIC_REG_BASE+0xf9a)
#define MT6359_HK_TOP_INT_MASK_CON0_CLR      (MT6359_PMIC_REG_BASE+0xf9c)
#define MT6359_HK_TOP_INT_STATUS0            (MT6359_PMIC_REG_BASE+0xf9e)
#define MT6359_HK_TOP_INT_RAW_STATUS0        (MT6359_PMIC_REG_BASE+0xfa0)
#define MT6359_HK_TOP_MON_CON0               (MT6359_PMIC_REG_BASE+0xfa2)
#define MT6359_HK_TOP_MON_CON1               (MT6359_PMIC_REG_BASE+0xfa4)
#define MT6359_HK_TOP_MON_CON2               (MT6359_PMIC_REG_BASE+0xfa6)
#define MT6359_HK_TOP_CHR_CON                (MT6359_PMIC_REG_BASE+0xfa8)
#define MT6359_HK_TOP_ANA_CON                (MT6359_PMIC_REG_BASE+0xfaa)
#define MT6359_HK_TOP_AUXADC_ANA             (MT6359_PMIC_REG_BASE+0xfac)
#define MT6359_HK_TOP_STRUP                  (MT6359_PMIC_REG_BASE+0xfae)
#define MT6359_HK_TOP_LDO_CON                (MT6359_PMIC_REG_BASE+0xfb0)
#define MT6359_HK_TOP_LDO_STATUS             (MT6359_PMIC_REG_BASE+0xfb2)
#define MT6359_HK_TOP_WKEY                   (MT6359_PMIC_REG_BASE+0xfb4)
#define MT6359_AUXADC_DSN_ID                 (MT6359_PMIC_REG_BASE+0x1000)
#define MT6359_AUXADC_DSN_REV0               (MT6359_PMIC_REG_BASE+0x1002)
#define MT6359_AUXADC_DSN_DBI                (MT6359_PMIC_REG_BASE+0x1004)
#define MT6359_AUXADC_DSN_FPI                (MT6359_PMIC_REG_BASE+0x1006)
#define MT6359_AUXADC_ANA_CON0               (MT6359_PMIC_REG_BASE+0x1008)
#define MT6359_AUXADC_ANA_CON1               (MT6359_PMIC_REG_BASE+0x100a)
#define MT6359_AUXADC_ELR_NUM                (MT6359_PMIC_REG_BASE+0x100c)
#define MT6359_AUXADC_ELR_0                  (MT6359_PMIC_REG_BASE+0x100e)
#define MT6359_AUXADC_DIG_1_DSN_ID           (MT6359_PMIC_REG_BASE+0x1080)
#define MT6359_AUXADC_DIG_1_DSN_REV0         (MT6359_PMIC_REG_BASE+0x1082)
#define MT6359_AUXADC_DIG_1_DSN_DBI          (MT6359_PMIC_REG_BASE+0x1084)
#define MT6359_AUXADC_DIG_1_DSN_DXI          (MT6359_PMIC_REG_BASE+0x1086)
#define MT6359_AUXADC_ADC0                   (MT6359_PMIC_REG_BASE+0x1088)
#define MT6359_AUXADC_ADC1                   (MT6359_PMIC_REG_BASE+0x108a)
#define MT6359_AUXADC_ADC2                   (MT6359_PMIC_REG_BASE+0x108c)
#define MT6359_AUXADC_ADC3                   (MT6359_PMIC_REG_BASE+0x108e)
#define MT6359_AUXADC_ADC4                   (MT6359_PMIC_REG_BASE+0x1090)
#define MT6359_AUXADC_ADC5                   (MT6359_PMIC_REG_BASE+0x1092)
#define MT6359_AUXADC_ADC6                   (MT6359_PMIC_REG_BASE+0x1094)
#define MT6359_AUXADC_ADC7                   (MT6359_PMIC_REG_BASE+0x1096)
#define MT6359_AUXADC_ADC8                   (MT6359_PMIC_REG_BASE+0x1098)
#define MT6359_AUXADC_ADC9                   (MT6359_PMIC_REG_BASE+0x109a)
#define MT6359_AUXADC_ADC10                  (MT6359_PMIC_REG_BASE+0x109c)
#define MT6359_AUXADC_ADC11                  (MT6359_PMIC_REG_BASE+0x109e)
#define MT6359_AUXADC_ADC12                  (MT6359_PMIC_REG_BASE+0x10a0)
#define MT6359_AUXADC_ADC15                  (MT6359_PMIC_REG_BASE+0x10a2)
#define MT6359_AUXADC_ADC16                  (MT6359_PMIC_REG_BASE+0x10a4)
#define MT6359_AUXADC_ADC17                  (MT6359_PMIC_REG_BASE+0x10a6)
#define MT6359_AUXADC_ADC18                  (MT6359_PMIC_REG_BASE+0x10a8)
#define MT6359_AUXADC_ADC19                  (MT6359_PMIC_REG_BASE+0x10aa)
#define MT6359_AUXADC_ADC20                  (MT6359_PMIC_REG_BASE+0x10ac)
#define MT6359_AUXADC_ADC21                  (MT6359_PMIC_REG_BASE+0x10ae)
#define MT6359_AUXADC_ADC22                  (MT6359_PMIC_REG_BASE+0x10b0)
#define MT6359_AUXADC_ADC23                  (MT6359_PMIC_REG_BASE+0x10b2)
#define MT6359_AUXADC_ADC24                  (MT6359_PMIC_REG_BASE+0x10b4)
#define MT6359_AUXADC_ADC26                  (MT6359_PMIC_REG_BASE+0x10b6)
#define MT6359_AUXADC_ADC27                  (MT6359_PMIC_REG_BASE+0x10b8)
#define MT6359_AUXADC_ADC30                  (MT6359_PMIC_REG_BASE+0x10ba)
#define MT6359_AUXADC_ADC32                  (MT6359_PMIC_REG_BASE+0x10bc)
#define MT6359_AUXADC_ADC33                  (MT6359_PMIC_REG_BASE+0x10be)
#define MT6359_AUXADC_ADC34                  (MT6359_PMIC_REG_BASE+0x10c0)
#define MT6359_AUXADC_ADC37                  (MT6359_PMIC_REG_BASE+0x10c2)
#define MT6359_AUXADC_ADC38                  (MT6359_PMIC_REG_BASE+0x10c4)
#define MT6359_AUXADC_ADC39                  (MT6359_PMIC_REG_BASE+0x10c6)
#define MT6359_AUXADC_ADC40                  (MT6359_PMIC_REG_BASE+0x10c8)
#define MT6359_AUXADC_STA0                   (MT6359_PMIC_REG_BASE+0x10ca)
#define MT6359_AUXADC_STA1                   (MT6359_PMIC_REG_BASE+0x10cc)
#define MT6359_AUXADC_STA2                   (MT6359_PMIC_REG_BASE+0x10ce)
#define MT6359_AUXADC_DIG_2_DSN_ID           (MT6359_PMIC_REG_BASE+0x1100)
#define MT6359_AUXADC_DIG_2_DSN_REV0         (MT6359_PMIC_REG_BASE+0x1102)
#define MT6359_AUXADC_DIG_2_DSN_DBI          (MT6359_PMIC_REG_BASE+0x1104)
#define MT6359_AUXADC_DIG_2_DSN_DXI          (MT6359_PMIC_REG_BASE+0x1106)
#define MT6359_AUXADC_RQST0                  (MT6359_PMIC_REG_BASE+0x1108)
#define MT6359_AUXADC_RQST1                  (MT6359_PMIC_REG_BASE+0x110a)
#define MT6359_AUXADC_DIG_3_DSN_ID           (MT6359_PMIC_REG_BASE+0x1180)
#define MT6359_AUXADC_DIG_3_DSN_REV0         (MT6359_PMIC_REG_BASE+0x1182)
#define MT6359_AUXADC_DIG_3_DSN_DBI          (MT6359_PMIC_REG_BASE+0x1184)
#define MT6359_AUXADC_DIG_3_DSN_DXI          (MT6359_PMIC_REG_BASE+0x1186)
#define MT6359_AUXADC_CON0                   (MT6359_PMIC_REG_BASE+0x1188)
#define MT6359_AUXADC_CON0_SET               (MT6359_PMIC_REG_BASE+0x118a)
#define MT6359_AUXADC_CON0_CLR               (MT6359_PMIC_REG_BASE+0x118c)
#define MT6359_AUXADC_CON1                   (MT6359_PMIC_REG_BASE+0x118e)
#define MT6359_AUXADC_CON2                   (MT6359_PMIC_REG_BASE+0x1190)
#define MT6359_AUXADC_CON3                   (MT6359_PMIC_REG_BASE+0x1192)
#define MT6359_AUXADC_CON4                   (MT6359_PMIC_REG_BASE+0x1194)
#define MT6359_AUXADC_CON5                   (MT6359_PMIC_REG_BASE+0x1196)
#define MT6359_AUXADC_CON6                   (MT6359_PMIC_REG_BASE+0x1198)
#define MT6359_AUXADC_CON7                   (MT6359_PMIC_REG_BASE+0x119a)
#define MT6359_AUXADC_CON8                   (MT6359_PMIC_REG_BASE+0x119c)
#define MT6359_AUXADC_CON9                   (MT6359_PMIC_REG_BASE+0x119e)
#define MT6359_AUXADC_CON10                  (MT6359_PMIC_REG_BASE+0x11a0)
#define MT6359_AUXADC_CON11                  (MT6359_PMIC_REG_BASE+0x11a2)
#define MT6359_AUXADC_CON12                  (MT6359_PMIC_REG_BASE+0x11a4)
#define MT6359_AUXADC_CON13                  (MT6359_PMIC_REG_BASE+0x11a6)
#define MT6359_AUXADC_CON14                  (MT6359_PMIC_REG_BASE+0x11a8)
#define MT6359_AUXADC_CON15                  (MT6359_PMIC_REG_BASE+0x11aa)
#define MT6359_AUXADC_CON16                  (MT6359_PMIC_REG_BASE+0x11ac)
#define MT6359_AUXADC_CON17                  (MT6359_PMIC_REG_BASE+0x11ae)
#define MT6359_AUXADC_CON18                  (MT6359_PMIC_REG_BASE+0x11b0)
#define MT6359_AUXADC_CON19                  (MT6359_PMIC_REG_BASE+0x11b2)
#define MT6359_AUXADC_CON20                  (MT6359_PMIC_REG_BASE+0x11b4)
#define MT6359_AUXADC_CON21                  (MT6359_PMIC_REG_BASE+0x11b6)
#define MT6359_AUXADC_AUTORPT0               (MT6359_PMIC_REG_BASE+0x11b8)
#define MT6359_AUXADC_ACCDET                 (MT6359_PMIC_REG_BASE+0x11ba)
#define MT6359_AUXADC_DBG0                   (MT6359_PMIC_REG_BASE+0x11bc)
#define MT6359_AUXADC_NAG_0                  (MT6359_PMIC_REG_BASE+0x11be)
#define MT6359_AUXADC_NAG_1                  (MT6359_PMIC_REG_BASE+0x11c0)
#define MT6359_AUXADC_NAG_2                  (MT6359_PMIC_REG_BASE+0x11c2)
#define MT6359_AUXADC_NAG_3                  (MT6359_PMIC_REG_BASE+0x11c4)
#define MT6359_AUXADC_NAG_4                  (MT6359_PMIC_REG_BASE+0x11c6)
#define MT6359_AUXADC_NAG_5                  (MT6359_PMIC_REG_BASE+0x11c8)
#define MT6359_AUXADC_NAG_6                  (MT6359_PMIC_REG_BASE+0x11ca)
#define MT6359_AUXADC_NAG_7                  (MT6359_PMIC_REG_BASE+0x11cc)
#define MT6359_AUXADC_NAG_8                  (MT6359_PMIC_REG_BASE+0x11ce)
#define MT6359_AUXADC_NAG_9                  (MT6359_PMIC_REG_BASE+0x11d0)
#define MT6359_AUXADC_NAG_10                 (MT6359_PMIC_REG_BASE+0x11d2)
#define MT6359_AUXADC_NAG_11                 (MT6359_PMIC_REG_BASE+0x11d4)
#define MT6359_AUXADC_DIG_3_ELR_NUM          (MT6359_PMIC_REG_BASE+0x11d6)
#define MT6359_AUXADC_DIG_3_ELR0             (MT6359_PMIC_REG_BASE+0x11d8)
#define MT6359_AUXADC_DIG_3_ELR1             (MT6359_PMIC_REG_BASE+0x11da)
#define MT6359_AUXADC_DIG_3_ELR2             (MT6359_PMIC_REG_BASE+0x11dc)
#define MT6359_AUXADC_DIG_3_ELR3             (MT6359_PMIC_REG_BASE+0x11de)
#define MT6359_AUXADC_DIG_3_ELR4             (MT6359_PMIC_REG_BASE+0x11e0)
#define MT6359_AUXADC_DIG_3_ELR5             (MT6359_PMIC_REG_BASE+0x11e2)
#define MT6359_AUXADC_DIG_3_ELR6             (MT6359_PMIC_REG_BASE+0x11e4)
#define MT6359_AUXADC_DIG_3_ELR7             (MT6359_PMIC_REG_BASE+0x11e6)
#define MT6359_AUXADC_DIG_3_ELR8             (MT6359_PMIC_REG_BASE+0x11e8)
#define MT6359_AUXADC_DIG_3_ELR9             (MT6359_PMIC_REG_BASE+0x11ea)
#define MT6359_AUXADC_DIG_3_ELR10            (MT6359_PMIC_REG_BASE+0x11ec)
#define MT6359_AUXADC_DIG_3_ELR11            (MT6359_PMIC_REG_BASE+0x11ee)
#define MT6359_AUXADC_DIG_3_ELR12            (MT6359_PMIC_REG_BASE+0x11f0)
#define MT6359_AUXADC_DIG_3_ELR13            (MT6359_PMIC_REG_BASE+0x11f2)
#define MT6359_AUXADC_DIG_3_ELR14            (MT6359_PMIC_REG_BASE+0x11f4)
#define MT6359_AUXADC_DIG_3_ELR15            (MT6359_PMIC_REG_BASE+0x11f6)
#define MT6359_AUXADC_DIG_3_ELR16            (MT6359_PMIC_REG_BASE+0x11f8)
#define MT6359_AUXADC_DIG_4_DSN_ID           (MT6359_PMIC_REG_BASE+0x1200)
#define MT6359_AUXADC_DIG_4_DSN_REV0         (MT6359_PMIC_REG_BASE+0x1202)
#define MT6359_AUXADC_DIG_4_DSN_DBI          (MT6359_PMIC_REG_BASE+0x1204)
#define MT6359_AUXADC_DIG_4_DSN_DXI          (MT6359_PMIC_REG_BASE+0x1206)
#define MT6359_AUXADC_IMP0                   (MT6359_PMIC_REG_BASE+0x1208)
#define MT6359_AUXADC_IMP1                   (MT6359_PMIC_REG_BASE+0x120a)
#define MT6359_AUXADC_IMP2                   (MT6359_PMIC_REG_BASE+0x120c)
#define MT6359_AUXADC_IMP3                   (MT6359_PMIC_REG_BASE+0x120e)
#define MT6359_AUXADC_IMP4                   (MT6359_PMIC_REG_BASE+0x1210)
#define MT6359_AUXADC_IMP5                   (MT6359_PMIC_REG_BASE+0x1212)
#define MT6359_AUXADC_LBAT0                  (MT6359_PMIC_REG_BASE+0x1214)
#define MT6359_AUXADC_LBAT1                  (MT6359_PMIC_REG_BASE+0x1216)
#define MT6359_AUXADC_LBAT2                  (MT6359_PMIC_REG_BASE+0x1218)
#define MT6359_AUXADC_LBAT3                  (MT6359_PMIC_REG_BASE+0x121a)
#define MT6359_AUXADC_LBAT4                  (MT6359_PMIC_REG_BASE+0x121c)
#define MT6359_AUXADC_LBAT5                  (MT6359_PMIC_REG_BASE+0x121e)
#define MT6359_AUXADC_LBAT6                  (MT6359_PMIC_REG_BASE+0x1220)
#define MT6359_AUXADC_LBAT7                  (MT6359_PMIC_REG_BASE+0x1222)
#define MT6359_AUXADC_LBAT8                  (MT6359_PMIC_REG_BASE+0x1224)
#define MT6359_AUXADC_BAT_TEMP_0             (MT6359_PMIC_REG_BASE+0x1226)
#define MT6359_AUXADC_BAT_TEMP_1             (MT6359_PMIC_REG_BASE+0x1228)
#define MT6359_AUXADC_BAT_TEMP_2             (MT6359_PMIC_REG_BASE+0x122a)
#define MT6359_AUXADC_BAT_TEMP_3             (MT6359_PMIC_REG_BASE+0x122c)
#define MT6359_AUXADC_BAT_TEMP_4             (MT6359_PMIC_REG_BASE+0x122e)
#define MT6359_AUXADC_BAT_TEMP_5             (MT6359_PMIC_REG_BASE+0x1230)
#define MT6359_AUXADC_BAT_TEMP_6             (MT6359_PMIC_REG_BASE+0x1232)
#define MT6359_AUXADC_BAT_TEMP_7             (MT6359_PMIC_REG_BASE+0x1234)
#define MT6359_AUXADC_BAT_TEMP_8             (MT6359_PMIC_REG_BASE+0x1236)
#define MT6359_AUXADC_BAT_TEMP_9             (MT6359_PMIC_REG_BASE+0x1238)
#define MT6359_AUXADC_LBAT2_0                (MT6359_PMIC_REG_BASE+0x123a)
#define MT6359_AUXADC_LBAT2_1                (MT6359_PMIC_REG_BASE+0x123c)
#define MT6359_AUXADC_LBAT2_2                (MT6359_PMIC_REG_BASE+0x123e)
#define MT6359_AUXADC_LBAT2_3                (MT6359_PMIC_REG_BASE+0x1240)
#define MT6359_AUXADC_LBAT2_4                (MT6359_PMIC_REG_BASE+0x1242)
#define MT6359_AUXADC_LBAT2_5                (MT6359_PMIC_REG_BASE+0x1244)
#define MT6359_AUXADC_LBAT2_6                (MT6359_PMIC_REG_BASE+0x1246)
#define MT6359_AUXADC_LBAT2_7                (MT6359_PMIC_REG_BASE+0x1248)
#define MT6359_AUXADC_LBAT2_8                (MT6359_PMIC_REG_BASE+0x124a)
#define MT6359_AUXADC_THR0                   (MT6359_PMIC_REG_BASE+0x124c)
#define MT6359_AUXADC_THR1                   (MT6359_PMIC_REG_BASE+0x124e)
#define MT6359_AUXADC_THR2                   (MT6359_PMIC_REG_BASE+0x1250)
#define MT6359_AUXADC_THR3                   (MT6359_PMIC_REG_BASE+0x1252)
#define MT6359_AUXADC_THR4                   (MT6359_PMIC_REG_BASE+0x1254)
#define MT6359_AUXADC_THR5                   (MT6359_PMIC_REG_BASE+0x1256)
#define MT6359_AUXADC_THR6                   (MT6359_PMIC_REG_BASE+0x1258)
#define MT6359_AUXADC_THR7                   (MT6359_PMIC_REG_BASE+0x125a)
#define MT6359_AUXADC_THR8                   (MT6359_PMIC_REG_BASE+0x125c)
#define MT6359_AUXADC_MDRT_0                 (MT6359_PMIC_REG_BASE+0x125e)
#define MT6359_AUXADC_MDRT_1                 (MT6359_PMIC_REG_BASE+0x1260)
#define MT6359_AUXADC_MDRT_2                 (MT6359_PMIC_REG_BASE+0x1262)
#define MT6359_AUXADC_MDRT_3                 (MT6359_PMIC_REG_BASE+0x1264)
#define MT6359_AUXADC_MDRT_4                 (MT6359_PMIC_REG_BASE+0x1266)
#define MT6359_AUXADC_MDRT_5                 (MT6359_PMIC_REG_BASE+0x1268)
#define MT6359_AUXADC_DCXO_MDRT_1            (MT6359_PMIC_REG_BASE+0x126a)
#define MT6359_AUXADC_DCXO_MDRT_2            (MT6359_PMIC_REG_BASE+0x126c)
#define MT6359_AUXADC_DCXO_MDRT_3            (MT6359_PMIC_REG_BASE+0x126e)
#define MT6359_AUXADC_DCXO_MDRT_4            (MT6359_PMIC_REG_BASE+0x1270)
#define MT6359_AUXADC_RSV_1                  (MT6359_PMIC_REG_BASE+0x1272)
#define MT6359_AUXADC_PRI_NEW                (MT6359_PMIC_REG_BASE+0x1274)
#define MT6359_AUXADC_SPL_LIST_0             (MT6359_PMIC_REG_BASE+0x1276)
#define MT6359_AUXADC_SPL_LIST_1             (MT6359_PMIC_REG_BASE+0x1278)
#define MT6359_AUXADC_SPL_LIST_2             (MT6359_PMIC_REG_BASE+0x127a)
#define MT6359_BUCK_TOP_DSN_ID               (MT6359_PMIC_REG_BASE+0x1400)
#define MT6359_BUCK_TOP_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1402)
#define MT6359_BUCK_TOP_DBI                  (MT6359_PMIC_REG_BASE+0x1404)
#define MT6359_BUCK_TOP_DXI                  (MT6359_PMIC_REG_BASE+0x1406)
#define MT6359_BUCK_TOP_PAM0                 (MT6359_PMIC_REG_BASE+0x1408)
#define MT6359_BUCK_TOP_PAM1                 (MT6359_PMIC_REG_BASE+0x140a)
#define MT6359_BUCK_TOP_CLK_CON0             (MT6359_PMIC_REG_BASE+0x140c)
#define MT6359_BUCK_TOP_CLK_CON0_SET         (MT6359_PMIC_REG_BASE+0x140e)
#define MT6359_BUCK_TOP_CLK_CON0_CLR         (MT6359_PMIC_REG_BASE+0x1410)
#define MT6359_BUCK_TOP_CLK_HWEN_CON0        (MT6359_PMIC_REG_BASE+0x1412)
#define MT6359_BUCK_TOP_CLK_HWEN_CON0_SET    (MT6359_PMIC_REG_BASE+0x1414)
#define MT6359_BUCK_TOP_CLK_HWEN_CON0_CLR    (MT6359_PMIC_REG_BASE+0x1416)
#define MT6359_BUCK_TOP_INT_CON0             (MT6359_PMIC_REG_BASE+0x1418)
#define MT6359_BUCK_TOP_INT_CON0_SET         (MT6359_PMIC_REG_BASE+0x141a)
#define MT6359_BUCK_TOP_INT_CON0_CLR         (MT6359_PMIC_REG_BASE+0x141c)
#define MT6359_BUCK_TOP_INT_MASK_CON0        (MT6359_PMIC_REG_BASE+0x141e)
#define MT6359_BUCK_TOP_INT_MASK_CON0_SET    (MT6359_PMIC_REG_BASE+0x1420)
#define MT6359_BUCK_TOP_INT_MASK_CON0_CLR    (MT6359_PMIC_REG_BASE+0x1422)
#define MT6359_BUCK_TOP_INT_STATUS0          (MT6359_PMIC_REG_BASE+0x1424)
#define MT6359_BUCK_TOP_INT_RAW_STATUS0      (MT6359_PMIC_REG_BASE+0x1426)
#define MT6359_BUCK_TOP_VOW_CON              (MT6359_PMIC_REG_BASE+0x1428)
#define MT6359_BUCK_TOP_STB_CON              (MT6359_PMIC_REG_BASE+0x142a)
#define MT6359_BUCK_TOP_VGP2_MINFREQ_CON     (MT6359_PMIC_REG_BASE+0x142c)
#define MT6359_BUCK_TOP_VPA_MINFREQ_CON      (MT6359_PMIC_REG_BASE+0x142e)
#define MT6359_BUCK_TOP_OC_CON0              (MT6359_PMIC_REG_BASE+0x1430)
#define MT6359_BUCK_TOP_KEY_PROT             (MT6359_PMIC_REG_BASE+0x1432)
#define MT6359_BUCK_TOP_WDTDBG0              (MT6359_PMIC_REG_BASE+0x1434)
#define MT6359_BUCK_TOP_WDTDBG1              (MT6359_PMIC_REG_BASE+0x1436)
#define MT6359_BUCK_TOP_WDTDBG2              (MT6359_PMIC_REG_BASE+0x1438)
#define MT6359_BUCK_TOP_WDTDBG3              (MT6359_PMIC_REG_BASE+0x143a)
#define MT6359_BUCK_TOP_WDTDBG4              (MT6359_PMIC_REG_BASE+0x143c)
#define MT6359_BUCK_TOP_ELR_NUM              (MT6359_PMIC_REG_BASE+0x143e)
#define MT6359_BUCK_TOP_ELR0                 (MT6359_PMIC_REG_BASE+0x1440)
#define MT6359_BUCK_TOP_ELR1                 (MT6359_PMIC_REG_BASE+0x1442)
#define MT6359_BUCK_TOP_ELR2                 (MT6359_PMIC_REG_BASE+0x1444)
#define MT6359_BUCK_VPU_DSN_ID               (MT6359_PMIC_REG_BASE+0x1480)
#define MT6359_BUCK_VPU_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1482)
#define MT6359_BUCK_VPU_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1484)
#define MT6359_BUCK_VPU_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1486)
#define MT6359_BUCK_VPU_CON0                 (MT6359_PMIC_REG_BASE+0x1488)
#define MT6359_BUCK_VPU_CON0_SET             (MT6359_PMIC_REG_BASE+0x148a)
#define MT6359_BUCK_VPU_CON0_CLR             (MT6359_PMIC_REG_BASE+0x148c)
#define MT6359_BUCK_VPU_CON1                 (MT6359_PMIC_REG_BASE+0x148e)
#define MT6359_BUCK_VPU_SLP_CON              (MT6359_PMIC_REG_BASE+0x1490)
#define MT6359_BUCK_VPU_CFG0                 (MT6359_PMIC_REG_BASE+0x1492)
#define MT6359_BUCK_VPU_OP_EN                (MT6359_PMIC_REG_BASE+0x1494)
#define MT6359_BUCK_VPU_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1496)
#define MT6359_BUCK_VPU_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1498)
#define MT6359_BUCK_VPU_OP_CFG               (MT6359_PMIC_REG_BASE+0x149a)
#define MT6359_BUCK_VPU_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x149c)
#define MT6359_BUCK_VPU_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x149e)
#define MT6359_BUCK_VPU_OP_MODE              (MT6359_PMIC_REG_BASE+0x14a0)
#define MT6359_BUCK_VPU_OP_MODE_SET          (MT6359_PMIC_REG_BASE+0x14a2)
#define MT6359_BUCK_VPU_OP_MODE_CLR          (MT6359_PMIC_REG_BASE+0x14a4)
#define MT6359_BUCK_VPU_DBG0                 (MT6359_PMIC_REG_BASE+0x14a6)
#define MT6359_BUCK_VPU_DBG1                 (MT6359_PMIC_REG_BASE+0x14a8)
#define MT6359_BUCK_VPU_ELR_NUM              (MT6359_PMIC_REG_BASE+0x14aa)
#define MT6359_BUCK_VPU_ELR0                 (MT6359_PMIC_REG_BASE+0x14ac)
#define MT6359_BUCK_VCORE_DSN_ID             (MT6359_PMIC_REG_BASE+0x1500)
#define MT6359_BUCK_VCORE_DSN_REV0           (MT6359_PMIC_REG_BASE+0x1502)
#define MT6359_BUCK_VCORE_DSN_DBI            (MT6359_PMIC_REG_BASE+0x1504)
#define MT6359_BUCK_VCORE_DSN_DXI            (MT6359_PMIC_REG_BASE+0x1506)
#define MT6359_BUCK_VCORE_CON0               (MT6359_PMIC_REG_BASE+0x1508)
#define MT6359_BUCK_VCORE_CON0_SET           (MT6359_PMIC_REG_BASE+0x150a)
#define MT6359_BUCK_VCORE_CON0_CLR           (MT6359_PMIC_REG_BASE+0x150c)
#define MT6359_BUCK_VCORE_CON1               (MT6359_PMIC_REG_BASE+0x150e)
#define MT6359_BUCK_VCORE_SLP_CON            (MT6359_PMIC_REG_BASE+0x1510)
#define MT6359_BUCK_VCORE_CFG0               (MT6359_PMIC_REG_BASE+0x1512)
#define MT6359_BUCK_VCORE_OP_EN              (MT6359_PMIC_REG_BASE+0x1514)
#define MT6359_BUCK_VCORE_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1516)
#define MT6359_BUCK_VCORE_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1518)
#define MT6359_BUCK_VCORE_OP_CFG             (MT6359_PMIC_REG_BASE+0x151a)
#define MT6359_BUCK_VCORE_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x151c)
#define MT6359_BUCK_VCORE_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x151e)
#define MT6359_BUCK_VCORE_OP_MODE            (MT6359_PMIC_REG_BASE+0x1520)
#define MT6359_BUCK_VCORE_OP_MODE_SET        (MT6359_PMIC_REG_BASE+0x1522)
#define MT6359_BUCK_VCORE_OP_MODE_CLR        (MT6359_PMIC_REG_BASE+0x1524)
#define MT6359_BUCK_VCORE_DBG0               (MT6359_PMIC_REG_BASE+0x1526)
#define MT6359_BUCK_VCORE_DBG1               (MT6359_PMIC_REG_BASE+0x1528)
#define MT6359_BUCK_VCORE_ELR_NUM            (MT6359_PMIC_REG_BASE+0x152a)
#define MT6359_BUCK_VCORE_ELR0               (MT6359_PMIC_REG_BASE+0x152c)
#define MT6359_BUCK_VGPU11_DSN_ID            (MT6359_PMIC_REG_BASE+0x1580)
#define MT6359_BUCK_VGPU11_DSN_REV0          (MT6359_PMIC_REG_BASE+0x1582)
#define MT6359_BUCK_VGPU11_DSN_DBI           (MT6359_PMIC_REG_BASE+0x1584)
#define MT6359_BUCK_VGPU11_DSN_DXI           (MT6359_PMIC_REG_BASE+0x1586)
#define MT6359_BUCK_VGPU11_CON0              (MT6359_PMIC_REG_BASE+0x1588)
#define MT6359_BUCK_VGPU11_CON0_SET          (MT6359_PMIC_REG_BASE+0x158a)
#define MT6359_BUCK_VGPU11_CON0_CLR          (MT6359_PMIC_REG_BASE+0x158c)
#define MT6359_BUCK_VGPU11_CON1              (MT6359_PMIC_REG_BASE+0x158e)
#define MT6359_BUCK_VGPU11_SLP_CON           (MT6359_PMIC_REG_BASE+0x1590)
#define MT6359_BUCK_VGPU11_CFG0              (MT6359_PMIC_REG_BASE+0x1592)
#define MT6359_BUCK_VGPU11_OP_EN             (MT6359_PMIC_REG_BASE+0x1594)
#define MT6359_BUCK_VGPU11_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1596)
#define MT6359_BUCK_VGPU11_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1598)
#define MT6359_BUCK_VGPU11_OP_CFG            (MT6359_PMIC_REG_BASE+0x159a)
#define MT6359_BUCK_VGPU11_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x159c)
#define MT6359_BUCK_VGPU11_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x159e)
#define MT6359_BUCK_VGPU11_OP_MODE           (MT6359_PMIC_REG_BASE+0x15a0)
#define MT6359_BUCK_VGPU11_OP_MODE_SET       (MT6359_PMIC_REG_BASE+0x15a2)
#define MT6359_BUCK_VGPU11_OP_MODE_CLR       (MT6359_PMIC_REG_BASE+0x15a4)
#define MT6359_BUCK_VGPU11_DBG0              (MT6359_PMIC_REG_BASE+0x15a6)
#define MT6359_BUCK_VGPU11_DBG1              (MT6359_PMIC_REG_BASE+0x15a8)
#define MT6359_BUCK_VGPU11_SSHUB_CON0        (MT6359_PMIC_REG_BASE+0x15aa)
#define MT6359_BUCK_VGPU11_SPI_CON0          (MT6359_PMIC_REG_BASE+0x15ac)
#define MT6359_BUCK_VGPU11_BT_LP_CON0        (MT6359_PMIC_REG_BASE+0x15ae)
#define MT6359_BUCK_VGPU11_STALL_TRACK0      (MT6359_PMIC_REG_BASE+0x15b0)
#define MT6359_BUCK_VGPU11_ELR_NUM           (MT6359_PMIC_REG_BASE+0x15b2)
#define MT6359_BUCK_VGPU11_ELR0              (MT6359_PMIC_REG_BASE+0x15b4)
#define MT6359_BUCK_VGPU12_DSN_ID            (MT6359_PMIC_REG_BASE+0x1600)
#define MT6359_BUCK_VGPU12_DSN_REV0          (MT6359_PMIC_REG_BASE+0x1602)
#define MT6359_BUCK_VGPU12_DSN_DBI           (MT6359_PMIC_REG_BASE+0x1604)
#define MT6359_BUCK_VGPU12_DSN_DXI           (MT6359_PMIC_REG_BASE+0x1606)
#define MT6359_BUCK_VGPU12_CON0              (MT6359_PMIC_REG_BASE+0x1608)
#define MT6359_BUCK_VGPU12_CON0_SET          (MT6359_PMIC_REG_BASE+0x160a)
#define MT6359_BUCK_VGPU12_CON0_CLR          (MT6359_PMIC_REG_BASE+0x160c)
#define MT6359_BUCK_VGPU12_CON1              (MT6359_PMIC_REG_BASE+0x160e)
#define MT6359_BUCK_VGPU12_SLP_CON           (MT6359_PMIC_REG_BASE+0x1610)
#define MT6359_BUCK_VGPU12_CFG0              (MT6359_PMIC_REG_BASE+0x1612)
#define MT6359_BUCK_VGPU12_OP_EN             (MT6359_PMIC_REG_BASE+0x1614)
#define MT6359_BUCK_VGPU12_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1616)
#define MT6359_BUCK_VGPU12_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1618)
#define MT6359_BUCK_VGPU12_OP_CFG            (MT6359_PMIC_REG_BASE+0x161a)
#define MT6359_BUCK_VGPU12_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x161c)
#define MT6359_BUCK_VGPU12_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x161e)
#define MT6359_BUCK_VGPU12_OP_MODE           (MT6359_PMIC_REG_BASE+0x1620)
#define MT6359_BUCK_VGPU12_OP_MODE_SET       (MT6359_PMIC_REG_BASE+0x1622)
#define MT6359_BUCK_VGPU12_OP_MODE_CLR       (MT6359_PMIC_REG_BASE+0x1624)
#define MT6359_BUCK_VGPU12_DBG0              (MT6359_PMIC_REG_BASE+0x1626)
#define MT6359_BUCK_VGPU12_DBG1              (MT6359_PMIC_REG_BASE+0x1628)
#define MT6359_BUCK_VGPU12_ELR_NUM           (MT6359_PMIC_REG_BASE+0x162a)
#define MT6359_BUCK_VGPU12_ELR0              (MT6359_PMIC_REG_BASE+0x162c)
#define MT6359_BUCK_VMODEM_DSN_ID            (MT6359_PMIC_REG_BASE+0x1680)
#define MT6359_BUCK_VMODEM_DSN_REV0          (MT6359_PMIC_REG_BASE+0x1682)
#define MT6359_BUCK_VMODEM_DSN_DBI           (MT6359_PMIC_REG_BASE+0x1684)
#define MT6359_BUCK_VMODEM_DSN_DXI           (MT6359_PMIC_REG_BASE+0x1686)
#define MT6359_BUCK_VMODEM_CON0              (MT6359_PMIC_REG_BASE+0x1688)
#define MT6359_BUCK_VMODEM_CON0_SET          (MT6359_PMIC_REG_BASE+0x168a)
#define MT6359_BUCK_VMODEM_CON0_CLR          (MT6359_PMIC_REG_BASE+0x168c)
#define MT6359_BUCK_VMODEM_CON1              (MT6359_PMIC_REG_BASE+0x168e)
#define MT6359_BUCK_VMODEM_SLP_CON           (MT6359_PMIC_REG_BASE+0x1690)
#define MT6359_BUCK_VMODEM_CFG0              (MT6359_PMIC_REG_BASE+0x1692)
#define MT6359_BUCK_VMODEM_OP_EN             (MT6359_PMIC_REG_BASE+0x1694)
#define MT6359_BUCK_VMODEM_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1696)
#define MT6359_BUCK_VMODEM_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1698)
#define MT6359_BUCK_VMODEM_OP_CFG            (MT6359_PMIC_REG_BASE+0x169a)
#define MT6359_BUCK_VMODEM_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x169c)
#define MT6359_BUCK_VMODEM_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x169e)
#define MT6359_BUCK_VMODEM_OP_MODE           (MT6359_PMIC_REG_BASE+0x16a0)
#define MT6359_BUCK_VMODEM_OP_MODE_SET       (MT6359_PMIC_REG_BASE+0x16a2)
#define MT6359_BUCK_VMODEM_OP_MODE_CLR       (MT6359_PMIC_REG_BASE+0x16a4)
#define MT6359_BUCK_VMODEM_DBG0              (MT6359_PMIC_REG_BASE+0x16a6)
#define MT6359_BUCK_VMODEM_DBG1              (MT6359_PMIC_REG_BASE+0x16a8)
#define MT6359_BUCK_VMODEM_STALL_TRACK0      (MT6359_PMIC_REG_BASE+0x16aa)
#define MT6359_BUCK_VMODEM_ELR_NUM           (MT6359_PMIC_REG_BASE+0x16ac)
#define MT6359_BUCK_VMODEM_ELR0              (MT6359_PMIC_REG_BASE+0x16ae)
#define MT6359_BUCK_VPROC1_DSN_ID            (MT6359_PMIC_REG_BASE+0x1700)
#define MT6359_BUCK_VPROC1_DSN_REV0          (MT6359_PMIC_REG_BASE+0x1702)
#define MT6359_BUCK_VPROC1_DSN_DBI           (MT6359_PMIC_REG_BASE+0x1704)
#define MT6359_BUCK_VPROC1_DSN_DXI           (MT6359_PMIC_REG_BASE+0x1706)
#define MT6359_BUCK_VPROC1_CON0              (MT6359_PMIC_REG_BASE+0x1708)
#define MT6359_BUCK_VPROC1_CON0_SET          (MT6359_PMIC_REG_BASE+0x170a)
#define MT6359_BUCK_VPROC1_CON0_CLR          (MT6359_PMIC_REG_BASE+0x170c)
#define MT6359_BUCK_VPROC1_CON1              (MT6359_PMIC_REG_BASE+0x170e)
#define MT6359_BUCK_VPROC1_SLP_CON           (MT6359_PMIC_REG_BASE+0x1710)
#define MT6359_BUCK_VPROC1_CFG0              (MT6359_PMIC_REG_BASE+0x1712)
#define MT6359_BUCK_VPROC1_OP_EN             (MT6359_PMIC_REG_BASE+0x1714)
#define MT6359_BUCK_VPROC1_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1716)
#define MT6359_BUCK_VPROC1_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1718)
#define MT6359_BUCK_VPROC1_OP_CFG            (MT6359_PMIC_REG_BASE+0x171a)
#define MT6359_BUCK_VPROC1_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x171c)
#define MT6359_BUCK_VPROC1_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x171e)
#define MT6359_BUCK_VPROC1_OP_MODE           (MT6359_PMIC_REG_BASE+0x1720)
#define MT6359_BUCK_VPROC1_OP_MODE_SET       (MT6359_PMIC_REG_BASE+0x1722)
#define MT6359_BUCK_VPROC1_OP_MODE_CLR       (MT6359_PMIC_REG_BASE+0x1724)
#define MT6359_BUCK_VPROC1_DBG0              (MT6359_PMIC_REG_BASE+0x1726)
#define MT6359_BUCK_VPROC1_DBG1              (MT6359_PMIC_REG_BASE+0x1728)
#define MT6359_BUCK_VPROC1_STALL_TRACK0      (MT6359_PMIC_REG_BASE+0x172a)
#define MT6359_BUCK_VPROC1_ELR_NUM           (MT6359_PMIC_REG_BASE+0x172c)
#define MT6359_BUCK_VPROC1_ELR0              (MT6359_PMIC_REG_BASE+0x172e)
#define MT6359_BUCK_VPROC2_DSN_ID            (MT6359_PMIC_REG_BASE+0x1780)
#define MT6359_BUCK_VPROC2_DSN_REV0          (MT6359_PMIC_REG_BASE+0x1782)
#define MT6359_BUCK_VPROC2_DSN_DBI           (MT6359_PMIC_REG_BASE+0x1784)
#define MT6359_BUCK_VPROC2_DSN_DXI           (MT6359_PMIC_REG_BASE+0x1786)
#define MT6359_BUCK_VPROC2_CON0              (MT6359_PMIC_REG_BASE+0x1788)
#define MT6359_BUCK_VPROC2_CON0_SET          (MT6359_PMIC_REG_BASE+0x178a)
#define MT6359_BUCK_VPROC2_CON0_CLR          (MT6359_PMIC_REG_BASE+0x178c)
#define MT6359_BUCK_VPROC2_CON1              (MT6359_PMIC_REG_BASE+0x178e)
#define MT6359_BUCK_VPROC2_SLP_CON           (MT6359_PMIC_REG_BASE+0x1790)
#define MT6359_BUCK_VPROC2_CFG0              (MT6359_PMIC_REG_BASE+0x1792)
#define MT6359_BUCK_VPROC2_OP_EN             (MT6359_PMIC_REG_BASE+0x1794)
#define MT6359_BUCK_VPROC2_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1796)
#define MT6359_BUCK_VPROC2_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1798)
#define MT6359_BUCK_VPROC2_OP_CFG            (MT6359_PMIC_REG_BASE+0x179a)
#define MT6359_BUCK_VPROC2_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x179c)
#define MT6359_BUCK_VPROC2_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x179e)
#define MT6359_BUCK_VPROC2_OP_MODE           (MT6359_PMIC_REG_BASE+0x17a0)
#define MT6359_BUCK_VPROC2_OP_MODE_SET       (MT6359_PMIC_REG_BASE+0x17a2)
#define MT6359_BUCK_VPROC2_OP_MODE_CLR       (MT6359_PMIC_REG_BASE+0x17a4)
#define MT6359_BUCK_VPROC2_DBG0              (MT6359_PMIC_REG_BASE+0x17a6)
#define MT6359_BUCK_VPROC2_DBG1              (MT6359_PMIC_REG_BASE+0x17a8)
#define MT6359_BUCK_VPROC2_TRACK0            (MT6359_PMIC_REG_BASE+0x17aa)
#define MT6359_BUCK_VPROC2_TRACK1            (MT6359_PMIC_REG_BASE+0x17ac)
#define MT6359_BUCK_VPROC2_STALL_TRACK0      (MT6359_PMIC_REG_BASE+0x17ae)
#define MT6359_BUCK_VPROC2_ELR_NUM           (MT6359_PMIC_REG_BASE+0x17b0)
#define MT6359_BUCK_VPROC2_ELR0              (MT6359_PMIC_REG_BASE+0x17b2)
#define MT6359_BUCK_VS1_DSN_ID               (MT6359_PMIC_REG_BASE+0x1800)
#define MT6359_BUCK_VS1_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1802)
#define MT6359_BUCK_VS1_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1804)
#define MT6359_BUCK_VS1_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1806)
#define MT6359_BUCK_VS1_CON0                 (MT6359_PMIC_REG_BASE+0x1808)
#define MT6359_BUCK_VS1_CON0_SET             (MT6359_PMIC_REG_BASE+0x180a)
#define MT6359_BUCK_VS1_CON0_CLR             (MT6359_PMIC_REG_BASE+0x180c)
#define MT6359_BUCK_VS1_CON1                 (MT6359_PMIC_REG_BASE+0x180e)
#define MT6359_BUCK_VS1_SLP_CON              (MT6359_PMIC_REG_BASE+0x1810)
#define MT6359_BUCK_VS1_CFG0                 (MT6359_PMIC_REG_BASE+0x1812)
#define MT6359_BUCK_VS1_OP_EN                (MT6359_PMIC_REG_BASE+0x1814)
#define MT6359_BUCK_VS1_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1816)
#define MT6359_BUCK_VS1_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1818)
#define MT6359_BUCK_VS1_OP_CFG               (MT6359_PMIC_REG_BASE+0x181a)
#define MT6359_BUCK_VS1_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x181c)
#define MT6359_BUCK_VS1_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x181e)
#define MT6359_BUCK_VS1_OP_MODE              (MT6359_PMIC_REG_BASE+0x1820)
#define MT6359_BUCK_VS1_OP_MODE_SET          (MT6359_PMIC_REG_BASE+0x1822)
#define MT6359_BUCK_VS1_OP_MODE_CLR          (MT6359_PMIC_REG_BASE+0x1824)
#define MT6359_BUCK_VS1_DBG0                 (MT6359_PMIC_REG_BASE+0x1826)
#define MT6359_BUCK_VS1_DBG1                 (MT6359_PMIC_REG_BASE+0x1828)
#define MT6359_BUCK_VS1_VOTER                (MT6359_PMIC_REG_BASE+0x182a)
#define MT6359_BUCK_VS1_VOTER_SET            (MT6359_PMIC_REG_BASE+0x182c)
#define MT6359_BUCK_VS1_VOTER_CLR            (MT6359_PMIC_REG_BASE+0x182e)
#define MT6359_BUCK_VS1_VOTER_CFG            (MT6359_PMIC_REG_BASE+0x1830)
#define MT6359_BUCK_VS1_ELR_NUM              (MT6359_PMIC_REG_BASE+0x1832)
#define MT6359_BUCK_VS1_ELR0                 (MT6359_PMIC_REG_BASE+0x1834)
#define MT6359_BUCK_VS2_DSN_ID               (MT6359_PMIC_REG_BASE+0x1880)
#define MT6359_BUCK_VS2_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1882)
#define MT6359_BUCK_VS2_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1884)
#define MT6359_BUCK_VS2_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1886)
#define MT6359_BUCK_VS2_CON0                 (MT6359_PMIC_REG_BASE+0x1888)
#define MT6359_BUCK_VS2_CON0_SET             (MT6359_PMIC_REG_BASE+0x188a)
#define MT6359_BUCK_VS2_CON0_CLR             (MT6359_PMIC_REG_BASE+0x188c)
#define MT6359_BUCK_VS2_CON1                 (MT6359_PMIC_REG_BASE+0x188e)
#define MT6359_BUCK_VS2_SLP_CON              (MT6359_PMIC_REG_BASE+0x1890)
#define MT6359_BUCK_VS2_CFG0                 (MT6359_PMIC_REG_BASE+0x1892)
#define MT6359_BUCK_VS2_OP_EN                (MT6359_PMIC_REG_BASE+0x1894)
#define MT6359_BUCK_VS2_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1896)
#define MT6359_BUCK_VS2_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1898)
#define MT6359_BUCK_VS2_OP_CFG               (MT6359_PMIC_REG_BASE+0x189a)
#define MT6359_BUCK_VS2_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x189c)
#define MT6359_BUCK_VS2_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x189e)
#define MT6359_BUCK_VS2_OP_MODE              (MT6359_PMIC_REG_BASE+0x18a0)
#define MT6359_BUCK_VS2_OP_MODE_SET          (MT6359_PMIC_REG_BASE+0x18a2)
#define MT6359_BUCK_VS2_OP_MODE_CLR          (MT6359_PMIC_REG_BASE+0x18a4)
#define MT6359_BUCK_VS2_DBG0                 (MT6359_PMIC_REG_BASE+0x18a6)
#define MT6359_BUCK_VS2_DBG1                 (MT6359_PMIC_REG_BASE+0x18a8)
#define MT6359_BUCK_VS2_VOTER                (MT6359_PMIC_REG_BASE+0x18aa)
#define MT6359_BUCK_VS2_VOTER_SET            (MT6359_PMIC_REG_BASE+0x18ac)
#define MT6359_BUCK_VS2_VOTER_CLR            (MT6359_PMIC_REG_BASE+0x18ae)
#define MT6359_BUCK_VS2_VOTER_CFG            (MT6359_PMIC_REG_BASE+0x18b0)
#define MT6359_BUCK_VS2_ELR_NUM              (MT6359_PMIC_REG_BASE+0x18b2)
#define MT6359_BUCK_VS2_ELR0                 (MT6359_PMIC_REG_BASE+0x18b4)
#define MT6359_BUCK_VPA_DSN_ID               (MT6359_PMIC_REG_BASE+0x1900)
#define MT6359_BUCK_VPA_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1902)
#define MT6359_BUCK_VPA_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1904)
#define MT6359_BUCK_VPA_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1906)
#define MT6359_BUCK_VPA_CON0                 (MT6359_PMIC_REG_BASE+0x1908)
#define MT6359_BUCK_VPA_CON0_SET             (MT6359_PMIC_REG_BASE+0x190a)
#define MT6359_BUCK_VPA_CON0_CLR             (MT6359_PMIC_REG_BASE+0x190c)
#define MT6359_BUCK_VPA_CON1                 (MT6359_PMIC_REG_BASE+0x190e)
#define MT6359_BUCK_VPA_CFG0                 (MT6359_PMIC_REG_BASE+0x1910)
#define MT6359_BUCK_VPA_CFG1                 (MT6359_PMIC_REG_BASE+0x1912)
#define MT6359_BUCK_VPA_DBG0                 (MT6359_PMIC_REG_BASE+0x1914)
#define MT6359_BUCK_VPA_DBG1                 (MT6359_PMIC_REG_BASE+0x1916)
#define MT6359_BUCK_VPA_DLC_CON0             (MT6359_PMIC_REG_BASE+0x1918)
#define MT6359_BUCK_VPA_DLC_CON1             (MT6359_PMIC_REG_BASE+0x191a)
#define MT6359_BUCK_VPA_DLC_CON2             (MT6359_PMIC_REG_BASE+0x191c)
#define MT6359_BUCK_VPA_MSFG_CON0            (MT6359_PMIC_REG_BASE+0x191e)
#define MT6359_BUCK_VPA_MSFG_CON1            (MT6359_PMIC_REG_BASE+0x1920)
#define MT6359_BUCK_VPA_MSFG_RRATE0          (MT6359_PMIC_REG_BASE+0x1922)
#define MT6359_BUCK_VPA_MSFG_RRATE1          (MT6359_PMIC_REG_BASE+0x1924)
#define MT6359_BUCK_VPA_MSFG_RRATE2          (MT6359_PMIC_REG_BASE+0x1926)
#define MT6359_BUCK_VPA_MSFG_RTHD0           (MT6359_PMIC_REG_BASE+0x1928)
#define MT6359_BUCK_VPA_MSFG_RTHD1           (MT6359_PMIC_REG_BASE+0x192a)
#define MT6359_BUCK_VPA_MSFG_RTHD2           (MT6359_PMIC_REG_BASE+0x192c)
#define MT6359_BUCK_VPA_MSFG_FRATE0          (MT6359_PMIC_REG_BASE+0x192e)
#define MT6359_BUCK_VPA_MSFG_FRATE1          (MT6359_PMIC_REG_BASE+0x1930)
#define MT6359_BUCK_VPA_MSFG_FRATE2          (MT6359_PMIC_REG_BASE+0x1932)
#define MT6359_BUCK_VPA_MSFG_FTHD0           (MT6359_PMIC_REG_BASE+0x1934)
#define MT6359_BUCK_VPA_MSFG_FTHD1           (MT6359_PMIC_REG_BASE+0x1936)
#define MT6359_BUCK_VPA_MSFG_FTHD2           (MT6359_PMIC_REG_BASE+0x1938)
#define MT6359_BUCK_ANA0_DSN_ID              (MT6359_PMIC_REG_BASE+0x1980)
#define MT6359_BUCK_ANA0_DSN_REV0            (MT6359_PMIC_REG_BASE+0x1982)
#define MT6359_BUCK_ANA0_DSN_DBI             (MT6359_PMIC_REG_BASE+0x1984)
#define MT6359_BUCK_ANA0_DSN_FPI             (MT6359_PMIC_REG_BASE+0x1986)
#define MT6359_SMPS_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x1988)
#define MT6359_VGPUVCORE_ANA_CON0            (MT6359_PMIC_REG_BASE+0x198a)
#define MT6359_VGPUVCORE_ANA_CON1            (MT6359_PMIC_REG_BASE+0x198c)
#define MT6359_VGPUVCORE_ANA_CON2            (MT6359_PMIC_REG_BASE+0x198e)
#define MT6359_VGPUVCORE_ANA_CON3            (MT6359_PMIC_REG_BASE+0x1990)
#define MT6359_VGPUVCORE_ANA_CON4            (MT6359_PMIC_REG_BASE+0x1992)
#define MT6359_VGPUVCORE_ANA_CON5            (MT6359_PMIC_REG_BASE+0x1994)
#define MT6359_VGPUVCORE_ANA_CON6            (MT6359_PMIC_REG_BASE+0x1996)
#define MT6359_VGPUVCORE_ANA_CON7            (MT6359_PMIC_REG_BASE+0x1998)
#define MT6359_VGPUVCORE_ANA_CON8            (MT6359_PMIC_REG_BASE+0x199a)
#define MT6359_VGPUVCORE_ANA_CON9            (MT6359_PMIC_REG_BASE+0x199c)
#define MT6359_VGPUVCORE_ANA_CON10           (MT6359_PMIC_REG_BASE+0x199e)
#define MT6359_VGPUVCORE_ANA_CON11           (MT6359_PMIC_REG_BASE+0x19a0)
#define MT6359_VGPUVCORE_ANA_CON12           (MT6359_PMIC_REG_BASE+0x19a2)
#define MT6359_VGPUVCORE_ANA_CON13           (MT6359_PMIC_REG_BASE+0x19a4)
#define MT6359_VGPUVCORE_ANA_CON14           (MT6359_PMIC_REG_BASE+0x19a6)
#define MT6359_VGPUVCORE_ANA_CON15           (MT6359_PMIC_REG_BASE+0x19a8)
#define MT6359_VGPUVCORE_ANA_CON16           (MT6359_PMIC_REG_BASE+0x19aa)
#define MT6359_VPROC1_ANA_CON0               (MT6359_PMIC_REG_BASE+0x19ac)
#define MT6359_VPROC1_ANA_CON1               (MT6359_PMIC_REG_BASE+0x19ae)
#define MT6359_VPROC1_ANA_CON2               (MT6359_PMIC_REG_BASE+0x19b0)
#define MT6359_VPROC1_ANA_CON3               (MT6359_PMIC_REG_BASE+0x19b2)
#define MT6359_VPROC1_ANA_CON4               (MT6359_PMIC_REG_BASE+0x19b4)
#define MT6359_VPROC1_ANA_CON5               (MT6359_PMIC_REG_BASE+0x19b6)
#define MT6359_BUCK_ANA0_ELR_NUM             (MT6359_PMIC_REG_BASE+0x19b8)
#define MT6359_SMPS_ELR_0                    (MT6359_PMIC_REG_BASE+0x19ba)
#define MT6359_SMPS_ELR_1                    (MT6359_PMIC_REG_BASE+0x19bc)
#define MT6359_SMPS_ELR_2                    (MT6359_PMIC_REG_BASE+0x19be)
#define MT6359_SMPS_ELR_3                    (MT6359_PMIC_REG_BASE+0x19c0)
#define MT6359_SMPS_ELR_4                    (MT6359_PMIC_REG_BASE+0x19c2)
#define MT6359_SMPS_ELR_5                    (MT6359_PMIC_REG_BASE+0x19c4)
#define MT6359_SMPS_ELR_6                    (MT6359_PMIC_REG_BASE+0x19c6)
#define MT6359_SMPS_ELR_7                    (MT6359_PMIC_REG_BASE+0x19c8)
#define MT6359_SMPS_ELR_8                    (MT6359_PMIC_REG_BASE+0x19ca)
#define MT6359_SMPS_ELR_9                    (MT6359_PMIC_REG_BASE+0x19cc)
#define MT6359_SMPS_ELR_10                   (MT6359_PMIC_REG_BASE+0x19ce)
#define MT6359_SMPS_ELR_11                   (MT6359_PMIC_REG_BASE+0x19d0)
#define MT6359_SMPS_ELR_12                   (MT6359_PMIC_REG_BASE+0x19d2)
#define MT6359_SMPS_ELR_13                   (MT6359_PMIC_REG_BASE+0x19d4)
#define MT6359_SMPS_ELR_14                   (MT6359_PMIC_REG_BASE+0x19d6)
#define MT6359_SMPS_ELR_15                   (MT6359_PMIC_REG_BASE+0x19d8)
#define MT6359_SMPS_ELR_16                   (MT6359_PMIC_REG_BASE+0x19da)
#define MT6359_SMPS_ELR_17                   (MT6359_PMIC_REG_BASE+0x19dc)
#define MT6359_SMPS_ELR_18                   (MT6359_PMIC_REG_BASE+0x19de)
#define MT6359_BUCK_ANA1_DSN_ID              (MT6359_PMIC_REG_BASE+0x1a00)
#define MT6359_BUCK_ANA1_DSN_REV0            (MT6359_PMIC_REG_BASE+0x1a02)
#define MT6359_BUCK_ANA1_DSN_DBI             (MT6359_PMIC_REG_BASE+0x1a04)
#define MT6359_BUCK_ANA1_DSN_FPI             (MT6359_PMIC_REG_BASE+0x1a06)
#define MT6359_VPROC2_ANA_CON0               (MT6359_PMIC_REG_BASE+0x1a08)
#define MT6359_VPROC2_ANA_CON1               (MT6359_PMIC_REG_BASE+0x1a0a)
#define MT6359_VPROC2_ANA_CON2               (MT6359_PMIC_REG_BASE+0x1a0c)
#define MT6359_VPROC2_ANA_CON3               (MT6359_PMIC_REG_BASE+0x1a0e)
#define MT6359_VPROC2_ANA_CON4               (MT6359_PMIC_REG_BASE+0x1a10)
#define MT6359_VPROC2_ANA_CON5               (MT6359_PMIC_REG_BASE+0x1a12)
#define MT6359_VMODEM_ANA_CON0               (MT6359_PMIC_REG_BASE+0x1a14)
#define MT6359_VMODEM_ANA_CON1               (MT6359_PMIC_REG_BASE+0x1a16)
#define MT6359_VMODEM_ANA_CON2               (MT6359_PMIC_REG_BASE+0x1a18)
#define MT6359_VMODEM_ANA_CON3               (MT6359_PMIC_REG_BASE+0x1a1a)
#define MT6359_VMODEM_ANA_CON4               (MT6359_PMIC_REG_BASE+0x1a1c)
#define MT6359_VMODEM_ANA_CON5               (MT6359_PMIC_REG_BASE+0x1a1e)
#define MT6359_VPU_ANA_CON0                  (MT6359_PMIC_REG_BASE+0x1a20)
#define MT6359_VPU_ANA_CON1                  (MT6359_PMIC_REG_BASE+0x1a22)
#define MT6359_VPU_ANA_CON2                  (MT6359_PMIC_REG_BASE+0x1a24)
#define MT6359_VPU_ANA_CON3                  (MT6359_PMIC_REG_BASE+0x1a26)
#define MT6359_VPU_ANA_CON4                  (MT6359_PMIC_REG_BASE+0x1a28)
#define MT6359_VPU_ANA_CON5                  (MT6359_PMIC_REG_BASE+0x1a2a)
#define MT6359_VS1_ANA_CON0                  (MT6359_PMIC_REG_BASE+0x1a2c)
#define MT6359_VS1_ANA_CON1                  (MT6359_PMIC_REG_BASE+0x1a2e)
#define MT6359_VS1_ANA_CON2                  (MT6359_PMIC_REG_BASE+0x1a30)
#define MT6359_VS1_ANA_CON3                  (MT6359_PMIC_REG_BASE+0x1a32)
#define MT6359_VS2_ANA_CON0                  (MT6359_PMIC_REG_BASE+0x1a34)
#define MT6359_VS2_ANA_CON1                  (MT6359_PMIC_REG_BASE+0x1a36)
#define MT6359_VS2_ANA_CON2                  (MT6359_PMIC_REG_BASE+0x1a38)
#define MT6359_VS2_ANA_CON3                  (MT6359_PMIC_REG_BASE+0x1a3a)
#define MT6359_VPA_ANA_CON0                  (MT6359_PMIC_REG_BASE+0x1a3c)
#define MT6359_VPA_ANA_CON1                  (MT6359_PMIC_REG_BASE+0x1a3e)
#define MT6359_VPA_ANA_CON2                  (MT6359_PMIC_REG_BASE+0x1a40)
#define MT6359_VPA_ANA_CON3                  (MT6359_PMIC_REG_BASE+0x1a42)
#define MT6359_VPA_ANA_CON4                  (MT6359_PMIC_REG_BASE+0x1a44)
#define MT6359_BUCK_ANA1_ELR_NUM             (MT6359_PMIC_REG_BASE+0x1a46)
#define MT6359_VPROC2_ELR_0                  (MT6359_PMIC_REG_BASE+0x1a48)
#define MT6359_VPROC2_ELR_1                  (MT6359_PMIC_REG_BASE+0x1a4a)
#define MT6359_VPROC2_ELR_2                  (MT6359_PMIC_REG_BASE+0x1a4c)
#define MT6359_VPROC2_ELR_3                  (MT6359_PMIC_REG_BASE+0x1a4e)
#define MT6359_VPROC2_ELR_4                  (MT6359_PMIC_REG_BASE+0x1a50)
#define MT6359_VPROC2_ELR_5                  (MT6359_PMIC_REG_BASE+0x1a52)
#define MT6359_VPROC2_ELR_6                  (MT6359_PMIC_REG_BASE+0x1a54)
#define MT6359_VPROC2_ELR_7                  (MT6359_PMIC_REG_BASE+0x1a56)
#define MT6359_VPROC2_ELR_8                  (MT6359_PMIC_REG_BASE+0x1a58)
#define MT6359_VPROC2_ELR_9                  (MT6359_PMIC_REG_BASE+0x1a5a)
#define MT6359_VPROC2_ELR_10                 (MT6359_PMIC_REG_BASE+0x1a5c)
#define MT6359_VPROC2_ELR_11                 (MT6359_PMIC_REG_BASE+0x1a5e)
#define MT6359_VPROC2_ELR_12                 (MT6359_PMIC_REG_BASE+0x1a60)
#define MT6359_VPROC2_ELR_13                 (MT6359_PMIC_REG_BASE+0x1a62)
#define MT6359_VPROC2_ELR_14                 (MT6359_PMIC_REG_BASE+0x1a64)
#define MT6359_VPROC2_ELR_15                 (MT6359_PMIC_REG_BASE+0x1a66)
#define MT6359_LDO_TOP_ID                    (MT6359_PMIC_REG_BASE+0x1b00)
#define MT6359_LDO_TOP_REV0                  (MT6359_PMIC_REG_BASE+0x1b02)
#define MT6359_LDO_TOP_DBI                   (MT6359_PMIC_REG_BASE+0x1b04)
#define MT6359_LDO_TOP_DXI                   (MT6359_PMIC_REG_BASE+0x1b06)
#define MT6359_LDO_TPM0                      (MT6359_PMIC_REG_BASE+0x1b08)
#define MT6359_LDO_TPM1                      (MT6359_PMIC_REG_BASE+0x1b0a)
#define MT6359_LDO_TOP_CKPDN_CON0            (MT6359_PMIC_REG_BASE+0x1b0c)
#define MT6359_TOP_TOP_CKHWEN_CON0           (MT6359_PMIC_REG_BASE+0x1b0e)
#define MT6359_LDO_TOP_CLK_DCM_CON0          (MT6359_PMIC_REG_BASE+0x1b10)
#define MT6359_LDO_TOP_CLK_VSRAM_CON0        (MT6359_PMIC_REG_BASE+0x1b12)
#define MT6359_LDO_TOP_INT_CON0              (MT6359_PMIC_REG_BASE+0x1b14)
#define MT6359_LDO_TOP_INT_CON0_SET          (MT6359_PMIC_REG_BASE+0x1b16)
#define MT6359_LDO_TOP_INT_CON0_CLR          (MT6359_PMIC_REG_BASE+0x1b18)
#define MT6359_LDO_TOP_INT_CON1              (MT6359_PMIC_REG_BASE+0x1b1a)
#define MT6359_LDO_TOP_INT_MASK_CON0         (MT6359_PMIC_REG_BASE+0x1b1c)
#define MT6359_LDO_TOP_INT_MASK_CON0_SET     (MT6359_PMIC_REG_BASE+0x1b1e)
#define MT6359_LDO_TOP_INT_MASK_CON0_CLR     (MT6359_PMIC_REG_BASE+0x1b20)
#define MT6359_LDO_TOP_INT_MASK_CON1         (MT6359_PMIC_REG_BASE+0x1b22)
#define MT6359_LDO_TOP_INT_MASK_CON1_SET     (MT6359_PMIC_REG_BASE+0x1b24)
#define MT6359_LDO_TOP_INT_MASK_CON1_CLR     (MT6359_PMIC_REG_BASE+0x1b26)
#define MT6359_LDO_TOP_INT_STATUS0           (MT6359_PMIC_REG_BASE+0x1b28)
#define MT6359_LDO_TOP_INT_STATUS1           (MT6359_PMIC_REG_BASE+0x1b2a)
#define MT6359_LDO_TOP_INT_RAW_STATUS0       (MT6359_PMIC_REG_BASE+0x1b2c)
#define MT6359_LDO_TOP_INT_RAW_STATUS1       (MT6359_PMIC_REG_BASE+0x1b2e)
#define MT6359_LDO_TEST_CON0                 (MT6359_PMIC_REG_BASE+0x1b30)
#define MT6359_LDO_TOP_CON                   (MT6359_PMIC_REG_BASE+0x1b32)
#define MT6359_VRTC28_CON                    (MT6359_PMIC_REG_BASE+0x1b34)
#define MT6359_VAUX18_ACK                    (MT6359_PMIC_REG_BASE+0x1b36)
#define MT6359_VBIF28_ACK                    (MT6359_PMIC_REG_BASE+0x1b38)
#define MT6359_VOW_DVS_CON                   (MT6359_PMIC_REG_BASE+0x1b3a)
#define MT6359_VXO22_CON                     (MT6359_PMIC_REG_BASE+0x1b3c)
#define MT6359_LDO_TOP_ELR_NUM               (MT6359_PMIC_REG_BASE+0x1b3e)
#define MT6359_LDO_VRFCK_ELR                 (MT6359_PMIC_REG_BASE+0x1b40)
#define MT6359_LDO_VSRAM_VLIMIT_ELR          (MT6359_PMIC_REG_BASE+0x1b42)
#define MT6359_LDO_VSRAM_PROC1_ELR           (MT6359_PMIC_REG_BASE+0x1b44)
#define MT6359_LDO_VSRAM_PROC2_ELR           (MT6359_PMIC_REG_BASE+0x1b46)
#define MT6359_LDO_VSRAM_OTHERS_ELR          (MT6359_PMIC_REG_BASE+0x1b48)
#define MT6359_LDO_VSRAM_MD_ELR              (MT6359_PMIC_REG_BASE+0x1b4a)
#define MT6359_LDO_VEMC_ELR_0                (MT6359_PMIC_REG_BASE+0x1b4c)
#define MT6359_LDO_VEMC_ELR_1                (MT6359_PMIC_REG_BASE+0x1b4e)
#define MT6359_LDO_GNR0_DSN_ID               (MT6359_PMIC_REG_BASE+0x1b80)
#define MT6359_LDO_GNR0_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1b82)
#define MT6359_LDO_GNR0_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1b84)
#define MT6359_LDO_GNR0_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1b86)
#define MT6359_LDO_VFE28_CON0                (MT6359_PMIC_REG_BASE+0x1b88)
#define MT6359_LDO_VFE28_CON1                (MT6359_PMIC_REG_BASE+0x1b8a)
#define MT6359_LDO_VFE28_MON                 (MT6359_PMIC_REG_BASE+0x1b8c)
#define MT6359_LDO_VFE28_OP_EN               (MT6359_PMIC_REG_BASE+0x1b8e)
#define MT6359_LDO_VFE28_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1b90)
#define MT6359_LDO_VFE28_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1b92)
#define MT6359_LDO_VFE28_OP_CFG              (MT6359_PMIC_REG_BASE+0x1b94)
#define MT6359_LDO_VFE28_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1b96)
#define MT6359_LDO_VFE28_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1b98)
#define MT6359_LDO_VXO22_CON0                (MT6359_PMIC_REG_BASE+0x1b9a)
#define MT6359_LDO_VXO22_CON1                (MT6359_PMIC_REG_BASE+0x1b9c)
#define MT6359_LDO_VXO22_MON                 (MT6359_PMIC_REG_BASE+0x1b9e)
#define MT6359_LDO_VXO22_OP_EN               (MT6359_PMIC_REG_BASE+0x1ba0)
#define MT6359_LDO_VXO22_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1ba2)
#define MT6359_LDO_VXO22_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1ba4)
#define MT6359_LDO_VXO22_OP_CFG              (MT6359_PMIC_REG_BASE+0x1ba6)
#define MT6359_LDO_VXO22_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1ba8)
#define MT6359_LDO_VXO22_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1baa)
#define MT6359_LDO_VRF18_CON0                (MT6359_PMIC_REG_BASE+0x1bac)
#define MT6359_LDO_VRF18_CON1                (MT6359_PMIC_REG_BASE+0x1bae)
#define MT6359_LDO_VRF18_MON                 (MT6359_PMIC_REG_BASE+0x1bb0)
#define MT6359_LDO_VRF18_OP_EN               (MT6359_PMIC_REG_BASE+0x1bb2)
#define MT6359_LDO_VRF18_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1bb4)
#define MT6359_LDO_VRF18_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1bb6)
#define MT6359_LDO_VRF18_OP_CFG              (MT6359_PMIC_REG_BASE+0x1bb8)
#define MT6359_LDO_VRF18_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1bba)
#define MT6359_LDO_VRF18_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1bbc)
#define MT6359_LDO_VRF12_CON0                (MT6359_PMIC_REG_BASE+0x1bbe)
#define MT6359_LDO_VRF12_CON1                (MT6359_PMIC_REG_BASE+0x1bc0)
#define MT6359_LDO_VRF12_MON                 (MT6359_PMIC_REG_BASE+0x1bc2)
#define MT6359_LDO_VRF12_OP_EN               (MT6359_PMIC_REG_BASE+0x1bc4)
#define MT6359_LDO_VRF12_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1bc6)
#define MT6359_LDO_VRF12_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1bc8)
#define MT6359_LDO_VRF12_OP_CFG              (MT6359_PMIC_REG_BASE+0x1bca)
#define MT6359_LDO_VRF12_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1bcc)
#define MT6359_LDO_VRF12_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1bce)
#define MT6359_LDO_VEFUSE_CON0               (MT6359_PMIC_REG_BASE+0x1bd0)
#define MT6359_LDO_VEFUSE_CON1               (MT6359_PMIC_REG_BASE+0x1bd2)
#define MT6359_LDO_VEFUSE_MON                (MT6359_PMIC_REG_BASE+0x1bd4)
#define MT6359_LDO_VEFUSE_OP_EN              (MT6359_PMIC_REG_BASE+0x1bd6)
#define MT6359_LDO_VEFUSE_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1bd8)
#define MT6359_LDO_VEFUSE_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1bda)
#define MT6359_LDO_VEFUSE_OP_CFG             (MT6359_PMIC_REG_BASE+0x1bdc)
#define MT6359_LDO_VEFUSE_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x1bde)
#define MT6359_LDO_VEFUSE_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x1be0)
#define MT6359_LDO_VCN33_1_CON0              (MT6359_PMIC_REG_BASE+0x1be2)
#define MT6359_LDO_VCN33_1_CON1              (MT6359_PMIC_REG_BASE+0x1be4)
#define MT6359_LDO_VCN33_1_MON               (MT6359_PMIC_REG_BASE+0x1be6)
#define MT6359_LDO_VCN33_1_OP_EN             (MT6359_PMIC_REG_BASE+0x1be8)
#define MT6359_LDO_VCN33_1_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1bea)
#define MT6359_LDO_VCN33_1_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1bec)
#define MT6359_LDO_VCN33_1_OP_CFG            (MT6359_PMIC_REG_BASE+0x1bee)
#define MT6359_LDO_VCN33_1_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x1bf0)
#define MT6359_LDO_VCN33_1_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x1bf2)
#define MT6359_LDO_VCN33_1_MULTI_SW          (MT6359_PMIC_REG_BASE+0x1bf4)
#define MT6359_LDO_GNR1_DSN_ID               (MT6359_PMIC_REG_BASE+0x1c00)
#define MT6359_LDO_GNR1_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1c02)
#define MT6359_LDO_GNR1_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1c04)
#define MT6359_LDO_GNR1_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1c06)
#define MT6359_LDO_VCN33_2_CON0              (MT6359_PMIC_REG_BASE+0x1c08)
#define MT6359_LDO_VCN33_2_CON1              (MT6359_PMIC_REG_BASE+0x1c0a)
#define MT6359_LDO_VCN33_2_MON               (MT6359_PMIC_REG_BASE+0x1c0c)
#define MT6359_LDO_VCN33_2_OP_EN             (MT6359_PMIC_REG_BASE+0x1c0e)
#define MT6359_LDO_VCN33_2_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1c10)
#define MT6359_LDO_VCN33_2_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1c12)
#define MT6359_LDO_VCN33_2_OP_CFG            (MT6359_PMIC_REG_BASE+0x1c14)
#define MT6359_LDO_VCN33_2_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x1c16)
#define MT6359_LDO_VCN33_2_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x1c18)
#define MT6359_LDO_VCN33_2_MULTI_SW          (MT6359_PMIC_REG_BASE+0x1c1a)
#define MT6359_LDO_VCN13_CON0                (MT6359_PMIC_REG_BASE+0x1c1c)
#define MT6359_LDO_VCN13_CON1                (MT6359_PMIC_REG_BASE+0x1c1e)
#define MT6359_LDO_VCN13_MON                 (MT6359_PMIC_REG_BASE+0x1c20)
#define MT6359_LDO_VCN13_OP_EN               (MT6359_PMIC_REG_BASE+0x1c22)
#define MT6359_LDO_VCN13_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1c24)
#define MT6359_LDO_VCN13_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1c26)
#define MT6359_LDO_VCN13_OP_CFG              (MT6359_PMIC_REG_BASE+0x1c28)
#define MT6359_LDO_VCN13_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1c2a)
#define MT6359_LDO_VCN13_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1c2c)
#define MT6359_LDO_VCN18_CON0                (MT6359_PMIC_REG_BASE+0x1c2e)
#define MT6359_LDO_VCN18_CON1                (MT6359_PMIC_REG_BASE+0x1c30)
#define MT6359_LDO_VCN18_MON                 (MT6359_PMIC_REG_BASE+0x1c32)
#define MT6359_LDO_VCN18_OP_EN               (MT6359_PMIC_REG_BASE+0x1c34)
#define MT6359_LDO_VCN18_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1c36)
#define MT6359_LDO_VCN18_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1c38)
#define MT6359_LDO_VCN18_OP_CFG              (MT6359_PMIC_REG_BASE+0x1c3a)
#define MT6359_LDO_VCN18_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1c3c)
#define MT6359_LDO_VCN18_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1c3e)
#define MT6359_LDO_VA09_CON0                 (MT6359_PMIC_REG_BASE+0x1c40)
#define MT6359_LDO_VA09_CON1                 (MT6359_PMIC_REG_BASE+0x1c42)
#define MT6359_LDO_VA09_MON                  (MT6359_PMIC_REG_BASE+0x1c44)
#define MT6359_LDO_VA09_OP_EN                (MT6359_PMIC_REG_BASE+0x1c46)
#define MT6359_LDO_VA09_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1c48)
#define MT6359_LDO_VA09_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1c4a)
#define MT6359_LDO_VA09_OP_CFG               (MT6359_PMIC_REG_BASE+0x1c4c)
#define MT6359_LDO_VA09_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1c4e)
#define MT6359_LDO_VA09_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1c50)
#define MT6359_LDO_VCAMIO_CON0               (MT6359_PMIC_REG_BASE+0x1c52)
#define MT6359_LDO_VCAMIO_CON1               (MT6359_PMIC_REG_BASE+0x1c54)
#define MT6359_LDO_VCAMIO_MON                (MT6359_PMIC_REG_BASE+0x1c56)
#define MT6359_LDO_VCAMIO_OP_EN              (MT6359_PMIC_REG_BASE+0x1c58)
#define MT6359_LDO_VCAMIO_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1c5a)
#define MT6359_LDO_VCAMIO_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1c5c)
#define MT6359_LDO_VCAMIO_OP_CFG             (MT6359_PMIC_REG_BASE+0x1c5e)
#define MT6359_LDO_VCAMIO_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x1c60)
#define MT6359_LDO_VCAMIO_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x1c62)
#define MT6359_LDO_VA12_CON0                 (MT6359_PMIC_REG_BASE+0x1c64)
#define MT6359_LDO_VA12_CON1                 (MT6359_PMIC_REG_BASE+0x1c66)
#define MT6359_LDO_VA12_MON                  (MT6359_PMIC_REG_BASE+0x1c68)
#define MT6359_LDO_VA12_OP_EN                (MT6359_PMIC_REG_BASE+0x1c6a)
#define MT6359_LDO_VA12_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1c6c)
#define MT6359_LDO_VA12_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1c6e)
#define MT6359_LDO_VA12_OP_CFG               (MT6359_PMIC_REG_BASE+0x1c70)
#define MT6359_LDO_VA12_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1c72)
#define MT6359_LDO_VA12_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1c74)
#define MT6359_LDO_GNR2_DSN_ID               (MT6359_PMIC_REG_BASE+0x1c80)
#define MT6359_LDO_GNR2_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1c82)
#define MT6359_LDO_GNR2_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1c84)
#define MT6359_LDO_GNR2_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1c86)
#define MT6359_LDO_VAUX18_CON0               (MT6359_PMIC_REG_BASE+0x1c88)
#define MT6359_LDO_VAUX18_CON1               (MT6359_PMIC_REG_BASE+0x1c8a)
#define MT6359_LDO_VAUX18_MON                (MT6359_PMIC_REG_BASE+0x1c8c)
#define MT6359_LDO_VAUX18_OP_EN              (MT6359_PMIC_REG_BASE+0x1c8e)
#define MT6359_LDO_VAUX18_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1c90)
#define MT6359_LDO_VAUX18_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1c92)
#define MT6359_LDO_VAUX18_OP_CFG             (MT6359_PMIC_REG_BASE+0x1c94)
#define MT6359_LDO_VAUX18_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x1c96)
#define MT6359_LDO_VAUX18_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x1c98)
#define MT6359_LDO_VAUD18_CON0               (MT6359_PMIC_REG_BASE+0x1c9a)
#define MT6359_LDO_VAUD18_CON1               (MT6359_PMIC_REG_BASE+0x1c9c)
#define MT6359_LDO_VAUD18_MON                (MT6359_PMIC_REG_BASE+0x1c9e)
#define MT6359_LDO_VAUD18_OP_EN              (MT6359_PMIC_REG_BASE+0x1ca0)
#define MT6359_LDO_VAUD18_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1ca2)
#define MT6359_LDO_VAUD18_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1ca4)
#define MT6359_LDO_VAUD18_OP_CFG             (MT6359_PMIC_REG_BASE+0x1ca6)
#define MT6359_LDO_VAUD18_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x1ca8)
#define MT6359_LDO_VAUD18_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x1caa)
#define MT6359_LDO_VIO18_CON0                (MT6359_PMIC_REG_BASE+0x1cac)
#define MT6359_LDO_VIO18_CON1                (MT6359_PMIC_REG_BASE+0x1cae)
#define MT6359_LDO_VIO18_MON                 (MT6359_PMIC_REG_BASE+0x1cb0)
#define MT6359_LDO_VIO18_OP_EN               (MT6359_PMIC_REG_BASE+0x1cb2)
#define MT6359_LDO_VIO18_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1cb4)
#define MT6359_LDO_VIO18_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1cb6)
#define MT6359_LDO_VIO18_OP_CFG              (MT6359_PMIC_REG_BASE+0x1cb8)
#define MT6359_LDO_VIO18_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1cba)
#define MT6359_LDO_VIO18_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1cbc)
#define MT6359_LDO_VEMC_CON0                 (MT6359_PMIC_REG_BASE+0x1cbe)
#define MT6359_LDO_VEMC_CON1                 (MT6359_PMIC_REG_BASE+0x1cc0)
#define MT6359_LDO_VEMC_MON                  (MT6359_PMIC_REG_BASE+0x1cc2)
#define MT6359_LDO_VEMC_OP_EN                (MT6359_PMIC_REG_BASE+0x1cc4)
#define MT6359_LDO_VEMC_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1cc6)
#define MT6359_LDO_VEMC_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1cc8)
#define MT6359_LDO_VEMC_OP_CFG               (MT6359_PMIC_REG_BASE+0x1cca)
#define MT6359_LDO_VEMC_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1ccc)
#define MT6359_LDO_VEMC_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1cce)
#define MT6359_LDO_VSIM1_CON0                (MT6359_PMIC_REG_BASE+0x1cd0)
#define MT6359_LDO_VSIM1_CON1                (MT6359_PMIC_REG_BASE+0x1cd2)
#define MT6359_LDO_VSIM1_MON                 (MT6359_PMIC_REG_BASE+0x1cd4)
#define MT6359_LDO_VSIM1_OP_EN               (MT6359_PMIC_REG_BASE+0x1cd6)
#define MT6359_LDO_VSIM1_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1cd8)
#define MT6359_LDO_VSIM1_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1cda)
#define MT6359_LDO_VSIM1_OP_CFG              (MT6359_PMIC_REG_BASE+0x1cdc)
#define MT6359_LDO_VSIM1_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1cde)
#define MT6359_LDO_VSIM1_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1ce0)
#define MT6359_LDO_VSIM2_CON0                (MT6359_PMIC_REG_BASE+0x1ce2)
#define MT6359_LDO_VSIM2_CON1                (MT6359_PMIC_REG_BASE+0x1ce4)
#define MT6359_LDO_VSIM2_MON                 (MT6359_PMIC_REG_BASE+0x1ce6)
#define MT6359_LDO_VSIM2_OP_EN               (MT6359_PMIC_REG_BASE+0x1ce8)
#define MT6359_LDO_VSIM2_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1cea)
#define MT6359_LDO_VSIM2_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1cec)
#define MT6359_LDO_VSIM2_OP_CFG              (MT6359_PMIC_REG_BASE+0x1cee)
#define MT6359_LDO_VSIM2_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1cf0)
#define MT6359_LDO_VSIM2_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1cf2)
#define MT6359_LDO_GNR3_DSN_ID               (MT6359_PMIC_REG_BASE+0x1d00)
#define MT6359_LDO_GNR3_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1d02)
#define MT6359_LDO_GNR3_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1d04)
#define MT6359_LDO_GNR3_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1d06)
#define MT6359_LDO_VUSB_CON0                 (MT6359_PMIC_REG_BASE+0x1d08)
#define MT6359_LDO_VUSB_CON1                 (MT6359_PMIC_REG_BASE+0x1d0a)
#define MT6359_LDO_VUSB_MON                  (MT6359_PMIC_REG_BASE+0x1d0c)
#define MT6359_LDO_VUSB_OP_EN                (MT6359_PMIC_REG_BASE+0x1d0e)
#define MT6359_LDO_VUSB_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1d10)
#define MT6359_LDO_VUSB_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1d12)
#define MT6359_LDO_VUSB_OP_CFG               (MT6359_PMIC_REG_BASE+0x1d14)
#define MT6359_LDO_VUSB_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1d16)
#define MT6359_LDO_VUSB_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1d18)
#define MT6359_LDO_VUSB_MULTI_SW             (MT6359_PMIC_REG_BASE+0x1d1a)
#define MT6359_LDO_VRFCK_CON0                (MT6359_PMIC_REG_BASE+0x1d1c)
#define MT6359_LDO_VRFCK_CON1                (MT6359_PMIC_REG_BASE+0x1d1e)
#define MT6359_LDO_VRFCK_MON                 (MT6359_PMIC_REG_BASE+0x1d20)
#define MT6359_LDO_VRFCK_OP_EN               (MT6359_PMIC_REG_BASE+0x1d22)
#define MT6359_LDO_VRFCK_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1d24)
#define MT6359_LDO_VRFCK_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1d26)
#define MT6359_LDO_VRFCK_OP_CFG              (MT6359_PMIC_REG_BASE+0x1d28)
#define MT6359_LDO_VRFCK_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1d2a)
#define MT6359_LDO_VRFCK_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1d2c)
#define MT6359_LDO_VBBCK_CON0                (MT6359_PMIC_REG_BASE+0x1d2e)
#define MT6359_LDO_VBBCK_CON1                (MT6359_PMIC_REG_BASE+0x1d30)
#define MT6359_LDO_VBBCK_MON                 (MT6359_PMIC_REG_BASE+0x1d32)
#define MT6359_LDO_VBBCK_OP_EN               (MT6359_PMIC_REG_BASE+0x1d34)
#define MT6359_LDO_VBBCK_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1d36)
#define MT6359_LDO_VBBCK_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1d38)
#define MT6359_LDO_VBBCK_OP_CFG              (MT6359_PMIC_REG_BASE+0x1d3a)
#define MT6359_LDO_VBBCK_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1d3c)
#define MT6359_LDO_VBBCK_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1d3e)
#define MT6359_LDO_VBIF28_CON0               (MT6359_PMIC_REG_BASE+0x1d40)
#define MT6359_LDO_VBIF28_CON1               (MT6359_PMIC_REG_BASE+0x1d42)
#define MT6359_LDO_VBIF28_MON                (MT6359_PMIC_REG_BASE+0x1d44)
#define MT6359_LDO_VBIF28_OP_EN              (MT6359_PMIC_REG_BASE+0x1d46)
#define MT6359_LDO_VBIF28_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1d48)
#define MT6359_LDO_VBIF28_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1d4a)
#define MT6359_LDO_VBIF28_OP_CFG             (MT6359_PMIC_REG_BASE+0x1d4c)
#define MT6359_LDO_VBIF28_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x1d4e)
#define MT6359_LDO_VBIF28_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x1d50)
#define MT6359_LDO_VIBR_CON0                 (MT6359_PMIC_REG_BASE+0x1d52)
#define MT6359_LDO_VIBR_CON1                 (MT6359_PMIC_REG_BASE+0x1d54)
#define MT6359_LDO_VIBR_MON                  (MT6359_PMIC_REG_BASE+0x1d56)
#define MT6359_LDO_VIBR_OP_EN                (MT6359_PMIC_REG_BASE+0x1d58)
#define MT6359_LDO_VIBR_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1d5a)
#define MT6359_LDO_VIBR_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1d5c)
#define MT6359_LDO_VIBR_OP_CFG               (MT6359_PMIC_REG_BASE+0x1d5e)
#define MT6359_LDO_VIBR_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1d60)
#define MT6359_LDO_VIBR_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1d62)
#define MT6359_LDO_VIO28_CON0                (MT6359_PMIC_REG_BASE+0x1d64)
#define MT6359_LDO_VIO28_CON1                (MT6359_PMIC_REG_BASE+0x1d66)
#define MT6359_LDO_VIO28_MON                 (MT6359_PMIC_REG_BASE+0x1d68)
#define MT6359_LDO_VIO28_OP_EN               (MT6359_PMIC_REG_BASE+0x1d6a)
#define MT6359_LDO_VIO28_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1d6c)
#define MT6359_LDO_VIO28_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1d6e)
#define MT6359_LDO_VIO28_OP_CFG              (MT6359_PMIC_REG_BASE+0x1d70)
#define MT6359_LDO_VIO28_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1d72)
#define MT6359_LDO_VIO28_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1d74)
#define MT6359_LDO_GNR4_DSN_ID               (MT6359_PMIC_REG_BASE+0x1d80)
#define MT6359_LDO_GNR4_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1d82)
#define MT6359_LDO_GNR4_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1d84)
#define MT6359_LDO_GNR4_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1d86)
#define MT6359_LDO_VM18_CON0                 (MT6359_PMIC_REG_BASE+0x1d88)
#define MT6359_LDO_VM18_CON1                 (MT6359_PMIC_REG_BASE+0x1d8a)
#define MT6359_LDO_VM18_MON                  (MT6359_PMIC_REG_BASE+0x1d8c)
#define MT6359_LDO_VM18_OP_EN                (MT6359_PMIC_REG_BASE+0x1d8e)
#define MT6359_LDO_VM18_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1d90)
#define MT6359_LDO_VM18_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1d92)
#define MT6359_LDO_VM18_OP_CFG               (MT6359_PMIC_REG_BASE+0x1d94)
#define MT6359_LDO_VM18_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1d96)
#define MT6359_LDO_VM18_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1d98)
#define MT6359_LDO_VUFS_CON0                 (MT6359_PMIC_REG_BASE+0x1d9a)
#define MT6359_LDO_VUFS_CON1                 (MT6359_PMIC_REG_BASE+0x1d9c)
#define MT6359_LDO_VUFS_MON                  (MT6359_PMIC_REG_BASE+0x1d9e)
#define MT6359_LDO_VUFS_OP_EN                (MT6359_PMIC_REG_BASE+0x1da0)
#define MT6359_LDO_VUFS_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1da2)
#define MT6359_LDO_VUFS_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1da4)
#define MT6359_LDO_VUFS_OP_CFG               (MT6359_PMIC_REG_BASE+0x1da6)
#define MT6359_LDO_VUFS_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1da8)
#define MT6359_LDO_VUFS_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1daa)
#define MT6359_LDO_GNR5_DSN_ID               (MT6359_PMIC_REG_BASE+0x1e00)
#define MT6359_LDO_GNR5_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1e02)
#define MT6359_LDO_GNR5_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1e04)
#define MT6359_LDO_GNR5_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1e06)
#define MT6359_LDO_VSRAM0_DSN_ID             (MT6359_PMIC_REG_BASE+0x1e80)
#define MT6359_LDO_VSRAM0_DSN_REV0           (MT6359_PMIC_REG_BASE+0x1e82)
#define MT6359_LDO_VSRAM0_DSN_DBI            (MT6359_PMIC_REG_BASE+0x1e84)
#define MT6359_LDO_VSRAM0_DSN_DXI            (MT6359_PMIC_REG_BASE+0x1e86)
#define MT6359_LDO_VSRAM_PROC1_CON0          (MT6359_PMIC_REG_BASE+0x1e88)
#define MT6359_LDO_VSRAM_PROC1_CON1          (MT6359_PMIC_REG_BASE+0x1e8a)
#define MT6359_LDO_VSRAM_PROC1_MON           (MT6359_PMIC_REG_BASE+0x1e8c)
#define MT6359_LDO_VSRAM_PROC1_VOSEL0        (MT6359_PMIC_REG_BASE+0x1e8e)
#define MT6359_LDO_VSRAM_PROC1_VOSEL1        (MT6359_PMIC_REG_BASE+0x1e90)
#define MT6359_LDO_VSRAM_PROC1_SFCHG         (MT6359_PMIC_REG_BASE+0x1e92)
#define MT6359_LDO_VSRAM_PROC1_DVS           (MT6359_PMIC_REG_BASE+0x1e94)
#define MT6359_LDO_VSRAM_PROC1_OP_EN         (MT6359_PMIC_REG_BASE+0x1e96)
#define MT6359_LDO_VSRAM_PROC1_OP_EN_SET     (MT6359_PMIC_REG_BASE+0x1e98)
#define MT6359_LDO_VSRAM_PROC1_OP_EN_CLR     (MT6359_PMIC_REG_BASE+0x1e9a)
#define MT6359_LDO_VSRAM_PROC1_OP_CFG        (MT6359_PMIC_REG_BASE+0x1e9c)
#define MT6359_LDO_VSRAM_PROC1_OP_CFG_SET    (MT6359_PMIC_REG_BASE+0x1e9e)
#define MT6359_LDO_VSRAM_PROC1_OP_CFG_CLR    (MT6359_PMIC_REG_BASE+0x1ea0)
#define MT6359_LDO_VSRAM_PROC1_TRACK0        (MT6359_PMIC_REG_BASE+0x1ea2)
#define MT6359_LDO_VSRAM_PROC1_TRACK1        (MT6359_PMIC_REG_BASE+0x1ea4)
#define MT6359_LDO_VSRAM_PROC1_TRACK2        (MT6359_PMIC_REG_BASE+0x1ea6)
#define MT6359_LDO_VSRAM_PROC2_CON0          (MT6359_PMIC_REG_BASE+0x1ea8)
#define MT6359_LDO_VSRAM_PROC2_CON1          (MT6359_PMIC_REG_BASE+0x1eaa)
#define MT6359_LDO_VSRAM_PROC2_MON           (MT6359_PMIC_REG_BASE+0x1eac)
#define MT6359_LDO_VSRAM_PROC2_VOSEL0        (MT6359_PMIC_REG_BASE+0x1eae)
#define MT6359_LDO_VSRAM_PROC2_VOSEL1        (MT6359_PMIC_REG_BASE+0x1eb0)
#define MT6359_LDO_VSRAM_PROC2_SFCHG         (MT6359_PMIC_REG_BASE+0x1eb2)
#define MT6359_LDO_VSRAM_PROC2_DVS           (MT6359_PMIC_REG_BASE+0x1eb4)
#define MT6359_LDO_VSRAM_PROC2_OP_EN         (MT6359_PMIC_REG_BASE+0x1eb6)
#define MT6359_LDO_VSRAM_PROC2_OP_EN_SET     (MT6359_PMIC_REG_BASE+0x1eb8)
#define MT6359_LDO_VSRAM_PROC2_OP_EN_CLR     (MT6359_PMIC_REG_BASE+0x1eba)
#define MT6359_LDO_VSRAM_PROC2_OP_CFG        (MT6359_PMIC_REG_BASE+0x1ebc)
#define MT6359_LDO_VSRAM_PROC2_OP_CFG_SET    (MT6359_PMIC_REG_BASE+0x1ebe)
#define MT6359_LDO_VSRAM_PROC2_OP_CFG_CLR    (MT6359_PMIC_REG_BASE+0x1ec0)
#define MT6359_LDO_VSRAM_PROC2_TRACK0        (MT6359_PMIC_REG_BASE+0x1ec2)
#define MT6359_LDO_VSRAM_PROC2_TRACK1        (MT6359_PMIC_REG_BASE+0x1ec4)
#define MT6359_LDO_VSRAM_PROC2_TRACK2        (MT6359_PMIC_REG_BASE+0x1ec6)
#define MT6359_LDO_VSRAM1_DSN_ID             (MT6359_PMIC_REG_BASE+0x1f00)
#define MT6359_LDO_VSRAM1_DSN_REV0           (MT6359_PMIC_REG_BASE+0x1f02)
#define MT6359_LDO_VSRAM1_DSN_DBI            (MT6359_PMIC_REG_BASE+0x1f04)
#define MT6359_LDO_VSRAM1_DSN_DXI            (MT6359_PMIC_REG_BASE+0x1f06)
#define MT6359_LDO_VSRAM_OTHERS_CON0         (MT6359_PMIC_REG_BASE+0x1f08)
#define MT6359_LDO_VSRAM_OTHERS_CON1         (MT6359_PMIC_REG_BASE+0x1f0a)
#define MT6359_LDO_VSRAM_OTHERS_MON          (MT6359_PMIC_REG_BASE+0x1f0c)
#define MT6359_LDO_VSRAM_OTHERS_VOSEL0       (MT6359_PMIC_REG_BASE+0x1f0e)
#define MT6359_LDO_VSRAM_OTHERS_VOSEL1       (MT6359_PMIC_REG_BASE+0x1f10)
#define MT6359_LDO_VSRAM_OTHERS_SFCHG        (MT6359_PMIC_REG_BASE+0x1f12)
#define MT6359_LDO_VSRAM_OTHERS_DVS          (MT6359_PMIC_REG_BASE+0x1f14)
#define MT6359_LDO_VSRAM_OTHERS_OP_EN        (MT6359_PMIC_REG_BASE+0x1f16)
#define MT6359_LDO_VSRAM_OTHERS_OP_EN_SET    (MT6359_PMIC_REG_BASE+0x1f18)
#define MT6359_LDO_VSRAM_OTHERS_OP_EN_CLR    (MT6359_PMIC_REG_BASE+0x1f1a)
#define MT6359_LDO_VSRAM_OTHERS_OP_CFG       (MT6359_PMIC_REG_BASE+0x1f1c)
#define MT6359_LDO_VSRAM_OTHERS_OP_CFG_SET   (MT6359_PMIC_REG_BASE+0x1f1e)
#define MT6359_LDO_VSRAM_OTHERS_OP_CFG_CLR   (MT6359_PMIC_REG_BASE+0x1f20)
#define MT6359_LDO_VSRAM_OTHERS_TRACK0       (MT6359_PMIC_REG_BASE+0x1f22)
#define MT6359_LDO_VSRAM_OTHERS_TRACK1       (MT6359_PMIC_REG_BASE+0x1f24)
#define MT6359_LDO_VSRAM_OTHERS_TRACK2       (MT6359_PMIC_REG_BASE+0x1f26)
#define MT6359_LDO_VSRAM_OTHERS_SSHUB        (MT6359_PMIC_REG_BASE+0x1f28)
#define MT6359_LDO_VSRAM_OTHERS_BT           (MT6359_PMIC_REG_BASE+0x1f2a)
#define MT6359_LDO_VSRAM_OTHERS_SPI          (MT6359_PMIC_REG_BASE+0x1f2c)
#define MT6359_LDO_VSRAM_MD_CON0             (MT6359_PMIC_REG_BASE+0x1f2e)
#define MT6359_LDO_VSRAM_MD_CON1             (MT6359_PMIC_REG_BASE+0x1f30)
#define MT6359_LDO_VSRAM_MD_MON              (MT6359_PMIC_REG_BASE+0x1f32)
#define MT6359_LDO_VSRAM_MD_VOSEL0           (MT6359_PMIC_REG_BASE+0x1f34)
#define MT6359_LDO_VSRAM_MD_VOSEL1           (MT6359_PMIC_REG_BASE+0x1f36)
#define MT6359_LDO_VSRAM_MD_SFCHG            (MT6359_PMIC_REG_BASE+0x1f38)
#define MT6359_LDO_VSRAM_MD_DVS              (MT6359_PMIC_REG_BASE+0x1f3a)
#define MT6359_LDO_VSRAM_MD_OP_EN            (MT6359_PMIC_REG_BASE+0x1f3c)
#define MT6359_LDO_VSRAM_MD_OP_EN_SET        (MT6359_PMIC_REG_BASE+0x1f3e)
#define MT6359_LDO_VSRAM_MD_OP_EN_CLR        (MT6359_PMIC_REG_BASE+0x1f40)
#define MT6359_LDO_VSRAM_MD_OP_CFG           (MT6359_PMIC_REG_BASE+0x1f42)
#define MT6359_LDO_VSRAM_MD_OP_CFG_SET       (MT6359_PMIC_REG_BASE+0x1f44)
#define MT6359_LDO_VSRAM_MD_OP_CFG_CLR       (MT6359_PMIC_REG_BASE+0x1f46)
#define MT6359_LDO_VSRAM_MD_TRACK0           (MT6359_PMIC_REG_BASE+0x1f48)
#define MT6359_LDO_VSRAM_MD_TRACK1           (MT6359_PMIC_REG_BASE+0x1f4a)
#define MT6359_LDO_VSRAM_MD_TRACK2           (MT6359_PMIC_REG_BASE+0x1f4c)
#define MT6359_LDO_ANA0_DSN_ID               (MT6359_PMIC_REG_BASE+0x1f80)
#define MT6359_LDO_ANA0_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1f82)
#define MT6359_LDO_ANA0_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1f84)
#define MT6359_LDO_ANA0_DSN_FPI              (MT6359_PMIC_REG_BASE+0x1f86)
#define MT6359_VFE28_ANA_CON0                (MT6359_PMIC_REG_BASE+0x1f88)
#define MT6359_VFE28_ANA_CON1                (MT6359_PMIC_REG_BASE+0x1f8a)
#define MT6359_VAUX18_ANA_CON0               (MT6359_PMIC_REG_BASE+0x1f8c)
#define MT6359_VAUX18_ANA_CON1               (MT6359_PMIC_REG_BASE+0x1f8e)
#define MT6359_VUSB_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x1f90)
#define MT6359_VUSB_ANA_CON1                 (MT6359_PMIC_REG_BASE+0x1f92)
#define MT6359_VBIF28_ANA_CON0               (MT6359_PMIC_REG_BASE+0x1f94)
#define MT6359_VBIF28_ANA_CON1               (MT6359_PMIC_REG_BASE+0x1f96)
#define MT6359_VCN33_1_ANA_CON0              (MT6359_PMIC_REG_BASE+0x1f98)
#define MT6359_VCN33_1_ANA_CON1              (MT6359_PMIC_REG_BASE+0x1f9a)
#define MT6359_VCN33_2_ANA_CON0              (MT6359_PMIC_REG_BASE+0x1f9c)
#define MT6359_VCN33_2_ANA_CON1              (MT6359_PMIC_REG_BASE+0x1f9e)
#define MT6359_VEMC_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x1fa0)
#define MT6359_VSIM1_ANA_CON0                (MT6359_PMIC_REG_BASE+0x1fa2)
#define MT6359_VSIM1_ANA_CON1                (MT6359_PMIC_REG_BASE+0x1fa4)
#define MT6359_VSIM2_ANA_CON0                (MT6359_PMIC_REG_BASE+0x1fa6)
#define MT6359_VSIM2_ANA_CON1                (MT6359_PMIC_REG_BASE+0x1fa8)
#define MT6359_VIO28_ANA_CON0                (MT6359_PMIC_REG_BASE+0x1faa)
#define MT6359_VIO28_ANA_CON1                (MT6359_PMIC_REG_BASE+0x1fac)
#define MT6359_VIBR_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x1fae)
#define MT6359_VIBR_ANA_CON1                 (MT6359_PMIC_REG_BASE+0x1fb0)
#define MT6359_ADLDO_ANA_CON0                (MT6359_PMIC_REG_BASE+0x1fb2)
#define MT6359_VA12_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x1fb4)
#define MT6359_LDO_ANA0_ELR_NUM              (MT6359_PMIC_REG_BASE+0x1fb6)
#define MT6359_VFE28_ELR_0                   (MT6359_PMIC_REG_BASE+0x1fb8)
#define MT6359_VFE28_ELR_1                   (MT6359_PMIC_REG_BASE+0x1fba)
#define MT6359_VFE28_ELR_2                   (MT6359_PMIC_REG_BASE+0x1fbc)
#define MT6359_VFE28_ELR_3                   (MT6359_PMIC_REG_BASE+0x1fbe)
#define MT6359_VFE28_ELR_4                   (MT6359_PMIC_REG_BASE+0x1fc0)
#define MT6359_LDO_ANA1_DSN_ID               (MT6359_PMIC_REG_BASE+0x2000)
#define MT6359_LDO_ANA1_DSN_REV0             (MT6359_PMIC_REG_BASE+0x2002)
#define MT6359_LDO_ANA1_DSN_DBI              (MT6359_PMIC_REG_BASE+0x2004)
#define MT6359_LDO_ANA1_DSN_FPI              (MT6359_PMIC_REG_BASE+0x2006)
#define MT6359_VRF18_ANA_CON0                (MT6359_PMIC_REG_BASE+0x2008)
#define MT6359_VRF18_ANA_CON1                (MT6359_PMIC_REG_BASE+0x200a)
#define MT6359_VEFUSE_ANA_CON0               (MT6359_PMIC_REG_BASE+0x200c)
#define MT6359_VEFUSE_ANA_CON1               (MT6359_PMIC_REG_BASE+0x200e)
#define MT6359_VCN18_ANA_CON0                (MT6359_PMIC_REG_BASE+0x2010)
#define MT6359_VCN18_ANA_CON1                (MT6359_PMIC_REG_BASE+0x2012)
#define MT6359_VCAMIO_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2014)
#define MT6359_VCAMIO_ANA_CON1               (MT6359_PMIC_REG_BASE+0x2016)
#define MT6359_VAUD18_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2018)
#define MT6359_VAUD18_ANA_CON1               (MT6359_PMIC_REG_BASE+0x201a)
#define MT6359_VIO18_ANA_CON0                (MT6359_PMIC_REG_BASE+0x201c)
#define MT6359_VIO18_ANA_CON1                (MT6359_PMIC_REG_BASE+0x201e)
#define MT6359_VM18_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x2020)
#define MT6359_VM18_ANA_CON1                 (MT6359_PMIC_REG_BASE+0x2022)
#define MT6359_VUFS_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x2024)
#define MT6359_VUFS_ANA_CON1                 (MT6359_PMIC_REG_BASE+0x2026)
#define MT6359_SLDO20_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2028)
#define MT6359_VRF12_ANA_CON0                (MT6359_PMIC_REG_BASE+0x202a)
#define MT6359_VRF12_ANA_CON1                (MT6359_PMIC_REG_BASE+0x202c)
#define MT6359_VCN13_ANA_CON0                (MT6359_PMIC_REG_BASE+0x202e)
#define MT6359_VCN13_ANA_CON1                (MT6359_PMIC_REG_BASE+0x2030)
#define MT6359_VA09_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x2032)
#define MT6359_VSRAM_PROC1_ANA_CON0          (MT6359_PMIC_REG_BASE+0x2034)
#define MT6359_VSRAM_PROC1_ANA_CON1          (MT6359_PMIC_REG_BASE+0x2036)
#define MT6359_VSRAM_PROC2_ANA_CON0          (MT6359_PMIC_REG_BASE+0x2038)
#define MT6359_VSRAM_PROC2_ANA_CON1          (MT6359_PMIC_REG_BASE+0x203a)
#define MT6359_VSRAM_OTHERS_ANA_CON0         (MT6359_PMIC_REG_BASE+0x203c)
#define MT6359_VSRAM_OTHERS_ANA_CON1         (MT6359_PMIC_REG_BASE+0x203e)
#define MT6359_VSRAM_MD_ANA_CON0             (MT6359_PMIC_REG_BASE+0x2040)
#define MT6359_VSRAM_MD_ANA_CON1             (MT6359_PMIC_REG_BASE+0x2042)
#define MT6359_SLDO14_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2044)
#define MT6359_LDO_ANA1_ELR_NUM              (MT6359_PMIC_REG_BASE+0x2046)
#define MT6359_VRF18_ELR_0                   (MT6359_PMIC_REG_BASE+0x2048)
#define MT6359_VRF18_ELR_1                   (MT6359_PMIC_REG_BASE+0x204a)
#define MT6359_VRF18_ELR_2                   (MT6359_PMIC_REG_BASE+0x204c)
#define MT6359_VRF18_ELR_3                   (MT6359_PMIC_REG_BASE+0x204e)
#define MT6359_LDO_ANA2_DSN_ID               (MT6359_PMIC_REG_BASE+0x2080)
#define MT6359_LDO_ANA2_DSN_REV0             (MT6359_PMIC_REG_BASE+0x2082)
#define MT6359_LDO_ANA2_DSN_DBI              (MT6359_PMIC_REG_BASE+0x2084)
#define MT6359_LDO_ANA2_DSN_FPI              (MT6359_PMIC_REG_BASE+0x2086)
#define MT6359_VXO22_ANA_CON0                (MT6359_PMIC_REG_BASE+0x2088)
#define MT6359_VXO22_ANA_CON1                (MT6359_PMIC_REG_BASE+0x208a)
#define MT6359_VRFCK_ANA_CON0                (MT6359_PMIC_REG_BASE+0x208c)
#define MT6359_VRFCK_ANA_CON1                (MT6359_PMIC_REG_BASE+0x208e)
#define MT6359_VRFCK_ANA_CON2                (MT6359_PMIC_REG_BASE+0x2090)
#define MT6359_VRFCK_1_ANA_CON0              (MT6359_PMIC_REG_BASE+0x2092)
#define MT6359_VRFCK_1_ANA_CON1              (MT6359_PMIC_REG_BASE+0x2094)
#define MT6359_VBBCK_ANA_CON0                (MT6359_PMIC_REG_BASE+0x2096)
#define MT6359_VBBCK_ANA_CON1                (MT6359_PMIC_REG_BASE+0x2098)
#define MT6359_LDO_ANA2_ELR_NUM              (MT6359_PMIC_REG_BASE+0x209a)
#define MT6359_DCXO_ADLDO_BIAS_ELR_0         (MT6359_PMIC_REG_BASE+0x209c)
#define MT6359_DCXO_ADLDO_BIAS_ELR_1         (MT6359_PMIC_REG_BASE+0x209e)
#define MT6359_DUMMYLOAD_DSN_ID              (MT6359_PMIC_REG_BASE+0x2100)
#define MT6359_DUMMYLOAD_DSN_REV0            (MT6359_PMIC_REG_BASE+0x2102)
#define MT6359_DUMMYLOAD_DSN_DBI             (MT6359_PMIC_REG_BASE+0x2104)
#define MT6359_DUMMYLOAD_DSN_FPI             (MT6359_PMIC_REG_BASE+0x2106)
#define MT6359_DUMMYLOAD_ANA_CON0            (MT6359_PMIC_REG_BASE+0x2108)
#define MT6359_ISINK0_CON1                   (MT6359_PMIC_REG_BASE+0x210a)
#define MT6359_ISINK1_CON1                   (MT6359_PMIC_REG_BASE+0x210c)
#define MT6359_ISINK_ANA1_SMPL               (MT6359_PMIC_REG_BASE+0x210e)
#define MT6359_ISINK_EN_CTRL_SMPL            (MT6359_PMIC_REG_BASE+0x2110)
#define MT6359_DUMMYLOAD_ELR_NUM             (MT6359_PMIC_REG_BASE+0x2112)
#define MT6359_DUMMYLOAD_ELR_0               (MT6359_PMIC_REG_BASE+0x2114)
#define MT6359_AUD_TOP_ID                    (MT6359_PMIC_REG_BASE+0x2300)
#define MT6359_AUD_TOP_REV0                  (MT6359_PMIC_REG_BASE+0x2302)
#define MT6359_AUD_TOP_DBI                   (MT6359_PMIC_REG_BASE+0x2304)
#define MT6359_AUD_TOP_DXI                   (MT6359_PMIC_REG_BASE+0x2306)
#define MT6359_AUD_TOP_CKPDN_TPM0            (MT6359_PMIC_REG_BASE+0x2308)
#define MT6359_AUD_TOP_CKPDN_TPM1            (MT6359_PMIC_REG_BASE+0x230a)
#define MT6359_AUD_TOP_CKPDN_CON0            (MT6359_PMIC_REG_BASE+0x230c)
#define MT6359_AUD_TOP_CKPDN_CON0_SET        (MT6359_PMIC_REG_BASE+0x230e)
#define MT6359_AUD_TOP_CKPDN_CON0_CLR        (MT6359_PMIC_REG_BASE+0x2310)
#define MT6359_AUD_TOP_CKSEL_CON0            (MT6359_PMIC_REG_BASE+0x2312)
#define MT6359_AUD_TOP_CKSEL_CON0_SET        (MT6359_PMIC_REG_BASE+0x2314)
#define MT6359_AUD_TOP_CKSEL_CON0_CLR        (MT6359_PMIC_REG_BASE+0x2316)
#define MT6359_AUD_TOP_CKTST_CON0            (MT6359_PMIC_REG_BASE+0x2318)
#define MT6359_AUD_TOP_CLK_HWEN_CON0         (MT6359_PMIC_REG_BASE+0x231a)
#define MT6359_AUD_TOP_CLK_HWEN_CON0_SET     (MT6359_PMIC_REG_BASE+0x231c)
#define MT6359_AUD_TOP_CLK_HWEN_CON0_CLR     (MT6359_PMIC_REG_BASE+0x231e)
#define MT6359_AUD_TOP_RST_CON0              (MT6359_PMIC_REG_BASE+0x2320)
#define MT6359_AUD_TOP_RST_CON0_SET          (MT6359_PMIC_REG_BASE+0x2322)
#define MT6359_AUD_TOP_RST_CON0_CLR          (MT6359_PMIC_REG_BASE+0x2324)
#define MT6359_AUD_TOP_RST_BANK_CON0         (MT6359_PMIC_REG_BASE+0x2326)
#define MT6359_AUD_TOP_INT_CON0              (MT6359_PMIC_REG_BASE+0x2328)
#define MT6359_AUD_TOP_INT_CON0_SET          (MT6359_PMIC_REG_BASE+0x232a)
#define MT6359_AUD_TOP_INT_CON0_CLR          (MT6359_PMIC_REG_BASE+0x232c)
#define MT6359_AUD_TOP_INT_MASK_CON0         (MT6359_PMIC_REG_BASE+0x232e)
#define MT6359_AUD_TOP_INT_MASK_CON0_SET     (MT6359_PMIC_REG_BASE+0x2330)
#define MT6359_AUD_TOP_INT_MASK_CON0_CLR     (MT6359_PMIC_REG_BASE+0x2332)
#define MT6359_AUD_TOP_INT_STATUS0           (MT6359_PMIC_REG_BASE+0x2334)
#define MT6359_AUD_TOP_INT_RAW_STATUS0       (MT6359_PMIC_REG_BASE+0x2336)
#define MT6359_AUD_TOP_INT_MISC_CON0         (MT6359_PMIC_REG_BASE+0x2338)
#define MT6359_AUD_TOP_MON_CON0              (MT6359_PMIC_REG_BASE+0x233a)
#define MT6359_AUDIO_DIG_DSN_ID              (MT6359_PMIC_REG_BASE+0x2380)
#define MT6359_AUDIO_DIG_DSN_REV0            (MT6359_PMIC_REG_BASE+0x2382)
#define MT6359_AUDIO_DIG_DSN_DBI             (MT6359_PMIC_REG_BASE+0x2384)
#define MT6359_AUDIO_DIG_DSN_DXI             (MT6359_PMIC_REG_BASE+0x2386)
#define MT6359_AFE_UL_DL_CON0                (MT6359_PMIC_REG_BASE+0x2388)
#define MT6359_AFE_DL_SRC2_CON0_L            (MT6359_PMIC_REG_BASE+0x238a)
#define MT6359_AFE_UL_SRC_CON0_H             (MT6359_PMIC_REG_BASE+0x238c)
#define MT6359_AFE_UL_SRC_CON0_L             (MT6359_PMIC_REG_BASE+0x238e)
#define MT6359_AFE_ADDA6_L_SRC_CON0_H        (MT6359_PMIC_REG_BASE+0x2390)
#define MT6359_AFE_ADDA6_UL_SRC_CON0_L       (MT6359_PMIC_REG_BASE+0x2392)
#define MT6359_AFE_TOP_CON0                  (MT6359_PMIC_REG_BASE+0x2394)
#define MT6359_AUDIO_TOP_CON0                (MT6359_PMIC_REG_BASE+0x2396)
#define MT6359_AFE_MON_DEBUG0                (MT6359_PMIC_REG_BASE+0x2398)
#define MT6359_AFUNC_AUD_CON0                (MT6359_PMIC_REG_BASE+0x239a)
#define MT6359_AFUNC_AUD_CON1                (MT6359_PMIC_REG_BASE+0x239c)
#define MT6359_AFUNC_AUD_CON2                (MT6359_PMIC_REG_BASE+0x239e)
#define MT6359_AFUNC_AUD_CON3                (MT6359_PMIC_REG_BASE+0x23a0)
#define MT6359_AFUNC_AUD_CON4                (MT6359_PMIC_REG_BASE+0x23a2)
#define MT6359_AFUNC_AUD_CON5                (MT6359_PMIC_REG_BASE+0x23a4)
#define MT6359_AFUNC_AUD_CON6                (MT6359_PMIC_REG_BASE+0x23a6)
#define MT6359_AFUNC_AUD_CON7                (MT6359_PMIC_REG_BASE+0x23a8)
#define MT6359_AFUNC_AUD_CON8                (MT6359_PMIC_REG_BASE+0x23aa)
#define MT6359_AFUNC_AUD_CON9                (MT6359_PMIC_REG_BASE+0x23ac)
#define MT6359_AFUNC_AUD_CON10               (MT6359_PMIC_REG_BASE+0x23ae)
#define MT6359_AFUNC_AUD_CON11               (MT6359_PMIC_REG_BASE+0x23b0)
#define MT6359_AFUNC_AUD_CON12               (MT6359_PMIC_REG_BASE+0x23b2)
#define MT6359_AFUNC_AUD_MON0                (MT6359_PMIC_REG_BASE+0x23b4)
#define MT6359_AFUNC_AUD_MON1                (MT6359_PMIC_REG_BASE+0x23b6)
#define MT6359_AUDRC_TUNE_MON0               (MT6359_PMIC_REG_BASE+0x23b8)
#define MT6359_AFE_ADDA_MTKAIF_FIFO_CFG0     (MT6359_PMIC_REG_BASE+0x23ba)
#define MT6359_AFE_ADDA_MTKAIF_FIFO_LOG_MON1 (MT6359_PMIC_REG_BASE+0x23bc)
#define MT6359_AFE_ADDA_MTKAIF_MON0          (MT6359_PMIC_REG_BASE+0x23be)
#define MT6359_AFE_ADDA_MTKAIF_MON1          (MT6359_PMIC_REG_BASE+0x23c0)
#define MT6359_AFE_ADDA_MTKAIF_MON2          (MT6359_PMIC_REG_BASE+0x23c2)
#define MT6359_AFE_ADDA6_MTKAIF_MON3         (MT6359_PMIC_REG_BASE+0x23c4)
#define MT6359_AFE_ADDA_MTKAIF_MON4          (MT6359_PMIC_REG_BASE+0x23c6)
#define MT6359_AFE_ADDA_MTKAIF_MON5          (MT6359_PMIC_REG_BASE+0x23c8)
#define MT6359_AFE_ADDA_MTKAIF_CFG0          (MT6359_PMIC_REG_BASE+0x23ca)
#define MT6359_AFE_ADDA_MTKAIF_RX_CFG0       (MT6359_PMIC_REG_BASE+0x23cc)
#define MT6359_AFE_ADDA_MTKAIF_RX_CFG1       (MT6359_PMIC_REG_BASE+0x23ce)
#define MT6359_AFE_ADDA_MTKAIF_RX_CFG2       (MT6359_PMIC_REG_BASE+0x23d0)
#define MT6359_AFE_ADDA_MTKAIF_RX_CFG3       (MT6359_PMIC_REG_BASE+0x23d2)
#define MT6359_AFE_ADDA_MTKAIF_SYNCWORD_CFG0 (MT6359_PMIC_REG_BASE+0x23d4)
#define MT6359_AFE_ADDA_MTKAIF_SYNCWORD_CFG1 (MT6359_PMIC_REG_BASE+0x23d6)
#define MT6359_AFE_SGEN_CFG0                 (MT6359_PMIC_REG_BASE+0x23d8)
#define MT6359_AFE_SGEN_CFG1                 (MT6359_PMIC_REG_BASE+0x23da)
#define MT6359_AFE_ADC_ASYNC_FIFO_CFG        (MT6359_PMIC_REG_BASE+0x23dc)
#define MT6359_AFE_ADC_ASYNC_FIFO_CFG1       (MT6359_PMIC_REG_BASE+0x23de)
#define MT6359_AFE_DCCLK_CFG0                (MT6359_PMIC_REG_BASE+0x23e0)
#define MT6359_AFE_DCCLK_CFG1                (MT6359_PMIC_REG_BASE+0x23e2)
#define MT6359_AUDIO_DIG_CFG                 (MT6359_PMIC_REG_BASE+0x23e4)
#define MT6359_AUDIO_DIG_CFG1                (MT6359_PMIC_REG_BASE+0x23e6)
#define MT6359_AFE_AUD_PAD_TOP               (MT6359_PMIC_REG_BASE+0x23e8)
#define MT6359_AFE_AUD_PAD_TOP_MON           (MT6359_PMIC_REG_BASE+0x23ea)
#define MT6359_AFE_AUD_PAD_TOP_MON1          (MT6359_PMIC_REG_BASE+0x23ec)
#define MT6359_AFE_AUD_PAD_TOP_MON2          (MT6359_PMIC_REG_BASE+0x23ee)
#define MT6359_AFE_DL_NLE_CFG                (MT6359_PMIC_REG_BASE+0x23f0)
#define MT6359_AFE_DL_NLE_MON                (MT6359_PMIC_REG_BASE+0x23f2)
#define MT6359_AFE_CG_EN_MON                 (MT6359_PMIC_REG_BASE+0x23f4)
#define MT6359_AFE_MIC_ARRAY_CFG             (MT6359_PMIC_REG_BASE+0x23f6)
#define MT6359_AFE_CHOP_CFG0                 (MT6359_PMIC_REG_BASE+0x23f8)
#define MT6359_AFE_MTKAIF_MUX_CFG            (MT6359_PMIC_REG_BASE+0x23fa)
#define MT6359_AUDIO_DIG_2ND_DSN_ID          (MT6359_PMIC_REG_BASE+0x2400)
#define MT6359_AUDIO_DIG_2ND_DSN_REV0        (MT6359_PMIC_REG_BASE+0x2402)
#define MT6359_AUDIO_DIG_2ND_DSN_DBI         (MT6359_PMIC_REG_BASE+0x2404)
#define MT6359_AUDIO_DIG_2ND_DSN_DXI         (MT6359_PMIC_REG_BASE+0x2406)
#define MT6359_AFE_PMIC_NEWIF_CFG3           (MT6359_PMIC_REG_BASE+0x2408)
#define MT6359_AFE_VOW_TOP_CON0              (MT6359_PMIC_REG_BASE+0x240a)
#define MT6359_AFE_VOW_TOP_CON1              (MT6359_PMIC_REG_BASE+0x240c)
#define MT6359_AFE_VOW_TOP_CON2              (MT6359_PMIC_REG_BASE+0x240e)
#define MT6359_AFE_VOW_TOP_CON3              (MT6359_PMIC_REG_BASE+0x2410)
#define MT6359_AFE_VOW_TOP_CON4              (MT6359_PMIC_REG_BASE+0x2412)
#define MT6359_AFE_VOW_TOP_MON0              (MT6359_PMIC_REG_BASE+0x2414)
#define MT6359_AFE_VOW_VAD_CFG0              (MT6359_PMIC_REG_BASE+0x2416)
#define MT6359_AFE_VOW_VAD_CFG1              (MT6359_PMIC_REG_BASE+0x2418)
#define MT6359_AFE_VOW_VAD_CFG2              (MT6359_PMIC_REG_BASE+0x241a)
#define MT6359_AFE_VOW_VAD_CFG3              (MT6359_PMIC_REG_BASE+0x241c)
#define MT6359_AFE_VOW_VAD_CFG4              (MT6359_PMIC_REG_BASE+0x241e)
#define MT6359_AFE_VOW_VAD_CFG5              (MT6359_PMIC_REG_BASE+0x2420)
#define MT6359_AFE_VOW_VAD_CFG6              (MT6359_PMIC_REG_BASE+0x2422)
#define MT6359_AFE_VOW_VAD_CFG7              (MT6359_PMIC_REG_BASE+0x2424)
#define MT6359_AFE_VOW_VAD_CFG8              (MT6359_PMIC_REG_BASE+0x2426)
#define MT6359_AFE_VOW_VAD_CFG9              (MT6359_PMIC_REG_BASE+0x2428)
#define MT6359_AFE_VOW_VAD_CFG10             (MT6359_PMIC_REG_BASE+0x242a)
#define MT6359_AFE_VOW_VAD_CFG11             (MT6359_PMIC_REG_BASE+0x242c)
#define MT6359_AFE_VOW_VAD_CFG12             (MT6359_PMIC_REG_BASE+0x242e)
#define MT6359_AFE_VOW_VAD_MON0              (MT6359_PMIC_REG_BASE+0x2430)
#define MT6359_AFE_VOW_VAD_MON1              (MT6359_PMIC_REG_BASE+0x2432)
#define MT6359_AFE_VOW_VAD_MON2              (MT6359_PMIC_REG_BASE+0x2434)
#define MT6359_AFE_VOW_VAD_MON3              (MT6359_PMIC_REG_BASE+0x2436)
#define MT6359_AFE_VOW_VAD_MON4              (MT6359_PMIC_REG_BASE+0x2438)
#define MT6359_AFE_VOW_VAD_MON5              (MT6359_PMIC_REG_BASE+0x243a)
#define MT6359_AFE_VOW_VAD_MON6              (MT6359_PMIC_REG_BASE+0x243c)
#define MT6359_AFE_VOW_VAD_MON7              (MT6359_PMIC_REG_BASE+0x243e)
#define MT6359_AFE_VOW_VAD_MON8              (MT6359_PMIC_REG_BASE+0x2440)
#define MT6359_AFE_VOW_VAD_MON9              (MT6359_PMIC_REG_BASE+0x2442)
#define MT6359_AFE_VOW_VAD_MON10             (MT6359_PMIC_REG_BASE+0x2444)
#define MT6359_AFE_VOW_VAD_MON11             (MT6359_PMIC_REG_BASE+0x2446)
#define MT6359_AFE_VOW_TGEN_CFG0             (MT6359_PMIC_REG_BASE+0x2448)
#define MT6359_AFE_VOW_TGEN_CFG1             (MT6359_PMIC_REG_BASE+0x244a)
#define MT6359_AFE_VOW_HPF_CFG0              (MT6359_PMIC_REG_BASE+0x244c)
#define MT6359_AFE_VOW_HPF_CFG1              (MT6359_PMIC_REG_BASE+0x244e)
#define MT6359_AUDIO_DIG_3RD_DSN_ID          (MT6359_PMIC_REG_BASE+0x2480)
#define MT6359_AUDIO_DIG_3RD_DSN_REV0        (MT6359_PMIC_REG_BASE+0x2482)
#define MT6359_AUDIO_DIG_3RD_DSN_DBI         (MT6359_PMIC_REG_BASE+0x2484)
#define MT6359_AUDIO_DIG_3RD_DSN_DXI         (MT6359_PMIC_REG_BASE+0x2486)
#define MT6359_AFE_VOW_PERIODIC_CFG0         (MT6359_PMIC_REG_BASE+0x2488)
#define MT6359_AFE_VOW_PERIODIC_CFG1         (MT6359_PMIC_REG_BASE+0x248a)
#define MT6359_AFE_VOW_PERIODIC_CFG2         (MT6359_PMIC_REG_BASE+0x248c)
#define MT6359_AFE_VOW_PERIODIC_CFG3         (MT6359_PMIC_REG_BASE+0x248e)
#define MT6359_AFE_VOW_PERIODIC_CFG4         (MT6359_PMIC_REG_BASE+0x2490)
#define MT6359_AFE_VOW_PERIODIC_CFG5         (MT6359_PMIC_REG_BASE+0x2492)
#define MT6359_AFE_VOW_PERIODIC_CFG6         (MT6359_PMIC_REG_BASE+0x2494)
#define MT6359_AFE_VOW_PERIODIC_CFG7         (MT6359_PMIC_REG_BASE+0x2496)
#define MT6359_AFE_VOW_PERIODIC_CFG8         (MT6359_PMIC_REG_BASE+0x2498)
#define MT6359_AFE_VOW_PERIODIC_CFG9         (MT6359_PMIC_REG_BASE+0x249a)
#define MT6359_AFE_VOW_PERIODIC_CFG10        (MT6359_PMIC_REG_BASE+0x249c)
#define MT6359_AFE_VOW_PERIODIC_CFG11        (MT6359_PMIC_REG_BASE+0x249e)
#define MT6359_AFE_VOW_PERIODIC_CFG12        (MT6359_PMIC_REG_BASE+0x24a0)
#define MT6359_AFE_VOW_PERIODIC_CFG13        (MT6359_PMIC_REG_BASE+0x24a2)
#define MT6359_AFE_VOW_PERIODIC_CFG14        (MT6359_PMIC_REG_BASE+0x24a4)
#define MT6359_AFE_VOW_PERIODIC_CFG15        (MT6359_PMIC_REG_BASE+0x24a6)
#define MT6359_AFE_VOW_PERIODIC_CFG16        (MT6359_PMIC_REG_BASE+0x24a8)
#define MT6359_AFE_VOW_PERIODIC_CFG17        (MT6359_PMIC_REG_BASE+0x24aa)
#define MT6359_AFE_VOW_PERIODIC_CFG18        (MT6359_PMIC_REG_BASE+0x24ac)
#define MT6359_AFE_VOW_PERIODIC_CFG19        (MT6359_PMIC_REG_BASE+0x24ae)
#define MT6359_AFE_VOW_PERIODIC_CFG20        (MT6359_PMIC_REG_BASE+0x24b0)
#define MT6359_AFE_VOW_PERIODIC_CFG21        (MT6359_PMIC_REG_BASE+0x24b2)
#define MT6359_AFE_VOW_PERIODIC_CFG22        (MT6359_PMIC_REG_BASE+0x24b4)
#define MT6359_AFE_VOW_PERIODIC_CFG23        (MT6359_PMIC_REG_BASE+0x24b6)
#define MT6359_AFE_VOW_PERIODIC_CFG24        (MT6359_PMIC_REG_BASE+0x24b8)
#define MT6359_AFE_VOW_PERIODIC_CFG25        (MT6359_PMIC_REG_BASE+0x24ba)
#define MT6359_AFE_VOW_PERIODIC_CFG26        (MT6359_PMIC_REG_BASE+0x24bc)
#define MT6359_AFE_VOW_PERIODIC_CFG27        (MT6359_PMIC_REG_BASE+0x24be)
#define MT6359_AFE_VOW_PERIODIC_CFG28        (MT6359_PMIC_REG_BASE+0x24c0)
#define MT6359_AFE_VOW_PERIODIC_CFG29        (MT6359_PMIC_REG_BASE+0x24c2)
#define MT6359_AFE_VOW_PERIODIC_CFG30        (MT6359_PMIC_REG_BASE+0x24c4)
#define MT6359_AFE_VOW_PERIODIC_CFG31        (MT6359_PMIC_REG_BASE+0x24c6)
#define MT6359_AFE_VOW_PERIODIC_CFG32        (MT6359_PMIC_REG_BASE+0x24c8)
#define MT6359_AFE_VOW_PERIODIC_CFG33        (MT6359_PMIC_REG_BASE+0x24ca)
#define MT6359_AFE_VOW_PERIODIC_CFG34        (MT6359_PMIC_REG_BASE+0x24cc)
#define MT6359_AFE_VOW_PERIODIC_CFG35        (MT6359_PMIC_REG_BASE+0x24ce)
#define MT6359_AFE_VOW_PERIODIC_CFG36        (MT6359_PMIC_REG_BASE+0x24d0)
#define MT6359_AFE_VOW_PERIODIC_CFG37        (MT6359_PMIC_REG_BASE+0x24d2)
#define MT6359_AFE_VOW_PERIODIC_CFG38        (MT6359_PMIC_REG_BASE+0x24d4)
#define MT6359_AFE_VOW_PERIODIC_CFG39        (MT6359_PMIC_REG_BASE+0x24d6)
#define MT6359_AFE_VOW_PERIODIC_MON0         (MT6359_PMIC_REG_BASE+0x24d8)
#define MT6359_AFE_VOW_PERIODIC_MON1         (MT6359_PMIC_REG_BASE+0x24da)
#define MT6359_AFE_VOW_PERIODIC_MON2         (MT6359_PMIC_REG_BASE+0x24dc)
#define MT6359_AFE_NCP_CFG0                  (MT6359_PMIC_REG_BASE+0x24de)
#define MT6359_AFE_NCP_CFG1                  (MT6359_PMIC_REG_BASE+0x24e0)
#define MT6359_AFE_NCP_CFG2                  (MT6359_PMIC_REG_BASE+0x24e2)
#define MT6359_AUDENC_DSN_ID                 (MT6359_PMIC_REG_BASE+0x2500)
#define MT6359_AUDENC_DSN_REV0               (MT6359_PMIC_REG_BASE+0x2502)
#define MT6359_AUDENC_DSN_DBI                (MT6359_PMIC_REG_BASE+0x2504)
#define MT6359_AUDENC_DSN_FPI                (MT6359_PMIC_REG_BASE+0x2506)
#define MT6359_AUDENC_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2508)
#define MT6359_AUDENC_ANA_CON1               (MT6359_PMIC_REG_BASE+0x250a)
#define MT6359_AUDENC_ANA_CON2               (MT6359_PMIC_REG_BASE+0x250c)
#define MT6359_AUDENC_ANA_CON3               (MT6359_PMIC_REG_BASE+0x250e)
#define MT6359_AUDENC_ANA_CON4               (MT6359_PMIC_REG_BASE+0x2510)
#define MT6359_AUDENC_ANA_CON5               (MT6359_PMIC_REG_BASE+0x2512)
#define MT6359_AUDENC_ANA_CON6               (MT6359_PMIC_REG_BASE+0x2514)
#define MT6359_AUDENC_ANA_CON7               (MT6359_PMIC_REG_BASE+0x2516)
#define MT6359_AUDENC_ANA_CON8               (MT6359_PMIC_REG_BASE+0x2518)
#define MT6359_AUDENC_ANA_CON9               (MT6359_PMIC_REG_BASE+0x251a)
#define MT6359_AUDENC_ANA_CON10              (MT6359_PMIC_REG_BASE+0x251c)
#define MT6359_AUDENC_ANA_CON11              (MT6359_PMIC_REG_BASE+0x251e)
#define MT6359_AUDENC_ANA_CON12              (MT6359_PMIC_REG_BASE+0x2520)
#define MT6359_AUDENC_ANA_CON13              (MT6359_PMIC_REG_BASE+0x2522)
#define MT6359_AUDENC_ANA_CON14              (MT6359_PMIC_REG_BASE+0x2524)
#define MT6359_AUDENC_ANA_CON15              (MT6359_PMIC_REG_BASE+0x2526)
#define MT6359_AUDENC_ANA_CON16              (MT6359_PMIC_REG_BASE+0x2528)
#define MT6359_AUDENC_ANA_CON17              (MT6359_PMIC_REG_BASE+0x252a)
#define MT6359_AUDENC_ANA_CON18              (MT6359_PMIC_REG_BASE+0x252c)
#define MT6359_AUDENC_ANA_CON19              (MT6359_PMIC_REG_BASE+0x252e)
#define MT6359_AUDENC_ANA_CON20              (MT6359_PMIC_REG_BASE+0x2530)
#define MT6359_AUDENC_ANA_CON21              (MT6359_PMIC_REG_BASE+0x2532)
#define MT6359_AUDENC_ANA_CON22              (MT6359_PMIC_REG_BASE+0x2534)
#define MT6359_AUDENC_ANA_CON23              (MT6359_PMIC_REG_BASE+0x2536)
#define MT6359_AUDDEC_DSN_ID                 (MT6359_PMIC_REG_BASE+0x2580)
#define MT6359_AUDDEC_DSN_REV0               (MT6359_PMIC_REG_BASE+0x2582)
#define MT6359_AUDDEC_DSN_DBI                (MT6359_PMIC_REG_BASE+0x2584)
#define MT6359_AUDDEC_DSN_FPI                (MT6359_PMIC_REG_BASE+0x2586)
#define MT6359_AUDDEC_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2588)
#define MT6359_AUDDEC_ANA_CON1               (MT6359_PMIC_REG_BASE+0x258a)
#define MT6359_AUDDEC_ANA_CON2               (MT6359_PMIC_REG_BASE+0x258c)
#define MT6359_AUDDEC_ANA_CON3               (MT6359_PMIC_REG_BASE+0x258e)
#define MT6359_AUDDEC_ANA_CON4               (MT6359_PMIC_REG_BASE+0x2590)
#define MT6359_AUDDEC_ANA_CON5               (MT6359_PMIC_REG_BASE+0x2592)
#define MT6359_AUDDEC_ANA_CON6               (MT6359_PMIC_REG_BASE+0x2594)
#define MT6359_AUDDEC_ANA_CON7               (MT6359_PMIC_REG_BASE+0x2596)
#define MT6359_AUDDEC_ANA_CON8               (MT6359_PMIC_REG_BASE+0x2598)
#define MT6359_AUDDEC_ANA_CON9               (MT6359_PMIC_REG_BASE+0x259a)
#define MT6359_AUDDEC_ANA_CON10              (MT6359_PMIC_REG_BASE+0x259c)
#define MT6359_AUDDEC_ANA_CON11              (MT6359_PMIC_REG_BASE+0x259e)
#define MT6359_AUDDEC_ANA_CON12              (MT6359_PMIC_REG_BASE+0x25a0)
#define MT6359_AUDDEC_ANA_CON13              (MT6359_PMIC_REG_BASE+0x25a2)
#define MT6359_AUDDEC_ANA_CON14              (MT6359_PMIC_REG_BASE+0x25a4)
#define MT6359_AUDZCD_DSN_ID                 (MT6359_PMIC_REG_BASE+0x2600)
#define MT6359_AUDZCD_DSN_REV0               (MT6359_PMIC_REG_BASE+0x2602)
#define MT6359_AUDZCD_DSN_DBI                (MT6359_PMIC_REG_BASE+0x2604)
#define MT6359_AUDZCD_DSN_FPI                (MT6359_PMIC_REG_BASE+0x2606)
#define MT6359_ZCD_CON0                      (MT6359_PMIC_REG_BASE+0x2608)
#define MT6359_ZCD_CON1                      (MT6359_PMIC_REG_BASE+0x260a)
#define MT6359_ZCD_CON2                      (MT6359_PMIC_REG_BASE+0x260c)
#define MT6359_ZCD_CON3                      (MT6359_PMIC_REG_BASE+0x260e)
#define MT6359_ZCD_CON4                      (MT6359_PMIC_REG_BASE+0x2610)
#define MT6359_ZCD_CON5                      (MT6359_PMIC_REG_BASE+0x2612)
#define MT6359_ACCDET_DSN_DIG_ID             (MT6359_PMIC_REG_BASE+0x2680)
#define MT6359_ACCDET_DSN_DIG_REV0           (MT6359_PMIC_REG_BASE+0x2682)
#define MT6359_ACCDET_DSN_DBI                (MT6359_PMIC_REG_BASE+0x2684)
#define MT6359_ACCDET_DSN_FPI                (MT6359_PMIC_REG_BASE+0x2686)
#define MT6359_ACCDET_CON0                   (MT6359_PMIC_REG_BASE+0x2688)
#define MT6359_ACCDET_CON1                   (MT6359_PMIC_REG_BASE+0x268a)
#define MT6359_ACCDET_CON2                   (MT6359_PMIC_REG_BASE+0x268c)
#define MT6359_ACCDET_CON3                   (MT6359_PMIC_REG_BASE+0x268e)
#define MT6359_ACCDET_CON4                   (MT6359_PMIC_REG_BASE+0x2690)
#define MT6359_ACCDET_CON5                   (MT6359_PMIC_REG_BASE+0x2692)
#define MT6359_ACCDET_CON6                   (MT6359_PMIC_REG_BASE+0x2694)
#define MT6359_ACCDET_CON7                   (MT6359_PMIC_REG_BASE+0x2696)
#define MT6359_ACCDET_CON8                   (MT6359_PMIC_REG_BASE+0x2698)
#define MT6359_ACCDET_CON9                   (MT6359_PMIC_REG_BASE+0x269a)
#define MT6359_ACCDET_CON10                  (MT6359_PMIC_REG_BASE+0x269c)
#define MT6359_ACCDET_CON11                  (MT6359_PMIC_REG_BASE+0x269e)
#define MT6359_ACCDET_CON12                  (MT6359_PMIC_REG_BASE+0x26a0)
#define MT6359_ACCDET_CON13                  (MT6359_PMIC_REG_BASE+0x26a2)
#define MT6359_ACCDET_CON14                  (MT6359_PMIC_REG_BASE+0x26a4)
#define MT6359_ACCDET_CON15                  (MT6359_PMIC_REG_BASE+0x26a6)
#define MT6359_ACCDET_CON16                  (MT6359_PMIC_REG_BASE+0x26a8)
#define MT6359_ACCDET_CON17                  (MT6359_PMIC_REG_BASE+0x26aa)
#define MT6359_ACCDET_CON18                  (MT6359_PMIC_REG_BASE+0x26ac)
#define MT6359_ACCDET_CON19                  (MT6359_PMIC_REG_BASE+0x26ae)
#define MT6359_ACCDET_CON20                  (MT6359_PMIC_REG_BASE+0x26b0)
#define MT6359_ACCDET_CON21                  (MT6359_PMIC_REG_BASE+0x26b2)
#define MT6359_ACCDET_CON22                  (MT6359_PMIC_REG_BASE+0x26b4)
#define MT6359_ACCDET_CON23                  (MT6359_PMIC_REG_BASE+0x26b6)
#define MT6359_ACCDET_CON24                  (MT6359_PMIC_REG_BASE+0x26b8)
#define MT6359_ACCDET_CON25                  (MT6359_PMIC_REG_BASE+0x26ba)
#define MT6359_ACCDET_CON26                  (MT6359_PMIC_REG_BASE+0x26bc)
#define MT6359_ACCDET_CON27                  (MT6359_PMIC_REG_BASE+0x26be)
#define MT6359_ACCDET_CON28                  (MT6359_PMIC_REG_BASE+0x26c0)
#define MT6359_ACCDET_CON29                  (MT6359_PMIC_REG_BASE+0x26c2)
#define MT6359_ACCDET_CON30                  (MT6359_PMIC_REG_BASE+0x26c4)
#define MT6359_ACCDET_CON31                  (MT6359_PMIC_REG_BASE+0x26c6)
#define MT6359_ACCDET_CON32                  (MT6359_PMIC_REG_BASE+0x26c8)
#define MT6359_ACCDET_CON33                  (MT6359_PMIC_REG_BASE+0x26ca)
#define MT6359_ACCDET_CON34                  (MT6359_PMIC_REG_BASE+0x26cc)
#define MT6359_ACCDET_CON35                  (MT6359_PMIC_REG_BASE+0x26ce)
#define MT6359_ACCDET_CON36                  (MT6359_PMIC_REG_BASE+0x26d0)
#define MT6359_ACCDET_CON37                  (MT6359_PMIC_REG_BASE+0x26d2)
#define MT6359_ACCDET_CON38                  (MT6359_PMIC_REG_BASE+0x26d4)
#define MT6359_ACCDET_CON39                  (MT6359_PMIC_REG_BASE+0x26d6)
#define MT6359_ACCDET_CON40                  (MT6359_PMIC_REG_BASE+0x26d8)
/* mask is HEX;	shift is Integer */
#define PMIC_TOP0_ANA_ID_ADDR                               \
	MT6359_TOP0_ID
#define PMIC_TOP0_ANA_ID_MASK                               0xFF
#define PMIC_TOP0_ANA_ID_SHIFT                              0
#define PMIC_TOP0_DIG_ID_ADDR                               \
	MT6359_TOP0_ID
#define PMIC_TOP0_DIG_ID_MASK                               0xFF
#define PMIC_TOP0_DIG_ID_SHIFT                              8
#define PMIC_TOP0_ANA_MINOR_REV_ADDR                        \
	MT6359_TOP0_REV0
#define PMIC_TOP0_ANA_MINOR_REV_MASK                        0xF
#define PMIC_TOP0_ANA_MINOR_REV_SHIFT                       0
#define PMIC_TOP0_ANA_MAJOR_REV_ADDR                        \
	MT6359_TOP0_REV0
#define PMIC_TOP0_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_TOP0_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_TOP0_DIG_MINOR_REV_ADDR                        \
	MT6359_TOP0_REV0
#define PMIC_TOP0_DIG_MINOR_REV_MASK                        0xF
#define PMIC_TOP0_DIG_MINOR_REV_SHIFT                       8
#define PMIC_TOP0_DIG_MAJOR_REV_ADDR                        \
	MT6359_TOP0_REV0
#define PMIC_TOP0_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_TOP0_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_TOP0_DSN_CBS_ADDR                              \
	MT6359_TOP0_DSN_DBI
#define PMIC_TOP0_DSN_CBS_MASK                              0x3
#define PMIC_TOP0_DSN_CBS_SHIFT                             0
#define PMIC_TOP0_DSN_BIX_ADDR                              \
	MT6359_TOP0_DSN_DBI
#define PMIC_TOP0_DSN_BIX_MASK                              0x3
#define PMIC_TOP0_DSN_BIX_SHIFT                             2
#define PMIC_TOP0_DSN_ESP_ADDR                              \
	MT6359_TOP0_DSN_DBI
#define PMIC_TOP0_DSN_ESP_MASK                              0xFF
#define PMIC_TOP0_DSN_ESP_SHIFT                             8
#define PMIC_TOP0_DSN_FPI_ADDR                              \
	MT6359_TOP0_DSN_DXI
#define PMIC_TOP0_DSN_FPI_MASK                              0xFF
#define PMIC_TOP0_DSN_FPI_SHIFT                             0
#define PMIC_HWCID_ADDR                                     \
	MT6359_HWCID
#define PMIC_HWCID_MASK                                     0xFFFF
#define PMIC_HWCID_SHIFT                                    0
#define PMIC_SWCID_ADDR                                     \
	MT6359_SWCID
#define PMIC_SWCID_MASK                                     0xFFFF
#define PMIC_SWCID_SHIFT                                    0
#define PMIC_STS_PWRKEY_ADDR                                \
	MT6359_PONSTS
#define PMIC_STS_PWRKEY_MASK                                0x1
#define PMIC_STS_PWRKEY_SHIFT                               0
#define PMIC_STS_RTCA_ADDR                                  \
	MT6359_PONSTS
#define PMIC_STS_RTCA_MASK                                  0x1
#define PMIC_STS_RTCA_SHIFT                                 1
#define PMIC_STS_CHRIN_ADDR                                 \
	MT6359_PONSTS
#define PMIC_STS_CHRIN_MASK                                 0x1
#define PMIC_STS_CHRIN_SHIFT                                2
#define PMIC_STS_SPAR_ADDR                                  \
	MT6359_PONSTS
#define PMIC_STS_SPAR_MASK                                  0x1
#define PMIC_STS_SPAR_SHIFT                                 3
#define PMIC_STS_RBOOT_ADDR                                 \
	MT6359_PONSTS
#define PMIC_STS_RBOOT_MASK                                 0x1
#define PMIC_STS_RBOOT_SHIFT                                4
#define PMIC_STS_UVLO_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_UVLO_MASK                                  0x1
#define PMIC_STS_UVLO_SHIFT                                 0
#define PMIC_STS_PGFAIL_ADDR                                \
	MT6359_POFFSTS
#define PMIC_STS_PGFAIL_MASK                                0x1
#define PMIC_STS_PGFAIL_SHIFT                               1
#define PMIC_STS_PSOC_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_PSOC_MASK                                  0x1
#define PMIC_STS_PSOC_SHIFT                                 2
#define PMIC_STS_THRDN_ADDR                                 \
	MT6359_POFFSTS
#define PMIC_STS_THRDN_MASK                                 0x1
#define PMIC_STS_THRDN_SHIFT                                3
#define PMIC_STS_WRST_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_WRST_MASK                                  0x1
#define PMIC_STS_WRST_SHIFT                                 4
#define PMIC_STS_CRST_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_CRST_MASK                                  0x1
#define PMIC_STS_CRST_SHIFT                                 5
#define PMIC_STS_PKEYLP_ADDR                                \
	MT6359_POFFSTS
#define PMIC_STS_PKEYLP_MASK                                0x1
#define PMIC_STS_PKEYLP_SHIFT                               6
#define PMIC_STS_NORMOFF_ADDR                               \
	MT6359_POFFSTS
#define PMIC_STS_NORMOFF_MASK                               0x1
#define PMIC_STS_NORMOFF_SHIFT                              7
#define PMIC_STS_BWDT_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_BWDT_MASK                                  0x1
#define PMIC_STS_BWDT_SHIFT                                 8
#define PMIC_STS_DDLO_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_DDLO_MASK                                  0x1
#define PMIC_STS_DDLO_SHIFT                                 9
#define PMIC_STS_WDT_ADDR                                   \
	MT6359_POFFSTS
#define PMIC_STS_WDT_MASK                                   0x1
#define PMIC_STS_WDT_SHIFT                                  10
#define PMIC_STS_PUPSRC_ADDR                                \
	MT6359_POFFSTS
#define PMIC_STS_PUPSRC_MASK                                0x1
#define PMIC_STS_PUPSRC_SHIFT                               11
#define PMIC_STS_KEYPWR_ADDR                                \
	MT6359_POFFSTS
#define PMIC_STS_KEYPWR_MASK                                0x1
#define PMIC_STS_KEYPWR_SHIFT                               12
#define PMIC_STS_PKSP_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_PKSP_MASK                                  0x1
#define PMIC_STS_PKSP_SHIFT                                 13
#define PMIC_STS_OVLO_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_OVLO_MASK                                  0x1
#define PMIC_STS_OVLO_SHIFT                                 14
#define PMIC_RG_POFFSTS_CLR_ADDR                            \
	MT6359_PSTSCTL
#define PMIC_RG_POFFSTS_CLR_MASK                            0x1
#define PMIC_RG_POFFSTS_CLR_SHIFT                           0
#define PMIC_RG_PONSTS_CLR_ADDR                             \
	MT6359_PSTSCTL
#define PMIC_RG_PONSTS_CLR_MASK                             0x1
#define PMIC_RG_PONSTS_CLR_SHIFT                            8
#define PMIC_VM18_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS0
#define PMIC_VM18_PG_DEB_MASK                               0x1
#define PMIC_VM18_PG_DEB_SHIFT                              0
#define PMIC_VIO18_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS0
#define PMIC_VIO18_PG_DEB_MASK                              0x1
#define PMIC_VIO18_PG_DEB_SHIFT                             1
#define PMIC_VUFS_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS0
#define PMIC_VUFS_PG_DEB_MASK                               0x1
#define PMIC_VUFS_PG_DEB_SHIFT                              2
#define PMIC_VBBCK_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS0
#define PMIC_VBBCK_PG_DEB_MASK                              0x1
#define PMIC_VBBCK_PG_DEB_SHIFT                             3
#define PMIC_VRFCK_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS0
#define PMIC_VRFCK_PG_DEB_MASK                              0x1
#define PMIC_VRFCK_PG_DEB_SHIFT                             4
#define PMIC_VS1_PG_DEB_ADDR                                \
	MT6359_PG_DEB_STS0
#define PMIC_VS1_PG_DEB_MASK                                0x1
#define PMIC_VS1_PG_DEB_SHIFT                               5
#define PMIC_VA12_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS0
#define PMIC_VA12_PG_DEB_MASK                               0x1
#define PMIC_VA12_PG_DEB_SHIFT                              6
#define PMIC_VA09_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS0
#define PMIC_VA09_PG_DEB_MASK                               0x1
#define PMIC_VA09_PG_DEB_SHIFT                              7
#define PMIC_VS2_PG_DEB_ADDR                                \
	MT6359_PG_DEB_STS0
#define PMIC_VS2_PG_DEB_MASK                                0x1
#define PMIC_VS2_PG_DEB_SHIFT                               8
#define PMIC_VMODEM_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS0
#define PMIC_VMODEM_PG_DEB_MASK                             0x1
#define PMIC_VMODEM_PG_DEB_SHIFT                            9
#define PMIC_VPU_PG_DEB_ADDR                                \
	MT6359_PG_DEB_STS0
#define PMIC_VPU_PG_DEB_MASK                                0x1
#define PMIC_VPU_PG_DEB_SHIFT                               10
#define PMIC_VGPU12_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS0
#define PMIC_VGPU12_PG_DEB_MASK                             0x1
#define PMIC_VGPU12_PG_DEB_SHIFT                            11
#define PMIC_VGPU11_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS0
#define PMIC_VGPU11_PG_DEB_MASK                             0x1
#define PMIC_VGPU11_PG_DEB_SHIFT                            12
#define PMIC_VCORE_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS0
#define PMIC_VCORE_PG_DEB_MASK                              0x1
#define PMIC_VCORE_PG_DEB_SHIFT                             13
#define PMIC_VAUX18_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS0
#define PMIC_VAUX18_PG_DEB_MASK                             0x1
#define PMIC_VAUX18_PG_DEB_SHIFT                            14
#define PMIC_VXO22_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS0
#define PMIC_VXO22_PG_DEB_MASK                              0x1
#define PMIC_VXO22_PG_DEB_SHIFT                             15
#define PMIC_RSV_PG_DEB_ADDR                                \
	MT6359_PG_DEB_STS1
#define PMIC_RSV_PG_DEB_MASK                                0x1
#define PMIC_RSV_PG_DEB_SHIFT                               3
#define PMIC_VRF12_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS1
#define PMIC_VRF12_PG_DEB_MASK                              0x1
#define PMIC_VRF12_PG_DEB_SHIFT                             4
#define PMIC_VRF18_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS1
#define PMIC_VRF18_PG_DEB_MASK                              0x1
#define PMIC_VRF18_PG_DEB_SHIFT                             5
#define PMIC_VUSB_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS1
#define PMIC_VUSB_PG_DEB_MASK                               0x1
#define PMIC_VUSB_PG_DEB_SHIFT                              6
#define PMIC_VAUD18_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS1
#define PMIC_VAUD18_PG_DEB_MASK                             0x1
#define PMIC_VAUD18_PG_DEB_SHIFT                            7
#define PMIC_VSRAM_PROC1_PG_DEB_ADDR                        \
	MT6359_PG_DEB_STS1
#define PMIC_VSRAM_PROC1_PG_DEB_MASK                        0x1
#define PMIC_VSRAM_PROC1_PG_DEB_SHIFT                       8
#define PMIC_VPROC1_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS1
#define PMIC_VPROC1_PG_DEB_MASK                             0x1
#define PMIC_VPROC1_PG_DEB_SHIFT                            9
#define PMIC_VSRAM_PROC2_PG_DEB_ADDR                        \
	MT6359_PG_DEB_STS1
#define PMIC_VSRAM_PROC2_PG_DEB_MASK                        0x1
#define PMIC_VSRAM_PROC2_PG_DEB_SHIFT                       10
#define PMIC_VPROC2_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS1
#define PMIC_VPROC2_PG_DEB_MASK                             0x1
#define PMIC_VPROC2_PG_DEB_SHIFT                            11
#define PMIC_VSRAM_MD_PG_DEB_ADDR                           \
	MT6359_PG_DEB_STS1
#define PMIC_VSRAM_MD_PG_DEB_MASK                           0x1
#define PMIC_VSRAM_MD_PG_DEB_SHIFT                          12
#define PMIC_VSRAM_OTHERS_PG_DEB_ADDR                       \
	MT6359_PG_DEB_STS1
#define PMIC_VSRAM_OTHERS_PG_DEB_MASK                       0x1
#define PMIC_VSRAM_OTHERS_PG_DEB_SHIFT                      13
#define PMIC_VEMC_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS1
#define PMIC_VEMC_PG_DEB_MASK                               0x1
#define PMIC_VEMC_PG_DEB_SHIFT                              14
#define PMIC_EXT_PMIC_PG_DEB_ADDR                           \
	MT6359_PG_DEB_STS1
#define PMIC_EXT_PMIC_PG_DEB_MASK                           0x1
#define PMIC_EXT_PMIC_PG_DEB_SHIFT                          15
#define PMIC_STRUP_VM18_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VM18_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VM18_PG_STATUS_SHIFT                     0
#define PMIC_STRUP_VIO18_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VIO18_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VIO18_PG_STATUS_SHIFT                    1
#define PMIC_STRUP_VUFS_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VUFS_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VUFS_PG_STATUS_SHIFT                     2
#define PMIC_STRUP_VBBCK_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VBBCK_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VBBCK_PG_STATUS_SHIFT                    3
#define PMIC_STRUP_VRFCK_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VRFCK_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VRFCK_PG_STATUS_SHIFT                    4
#define PMIC_STRUP_VS1_PG_STATUS_ADDR                       \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VS1_PG_STATUS_MASK                       0x1
#define PMIC_STRUP_VS1_PG_STATUS_SHIFT                      5
#define PMIC_STRUP_VA12_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VA12_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VA12_PG_STATUS_SHIFT                     6
#define PMIC_STRUP_VA09_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VA09_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VA09_PG_STATUS_SHIFT                     7
#define PMIC_STRUP_VS2_PG_STATUS_ADDR                       \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VS2_PG_STATUS_MASK                       0x1
#define PMIC_STRUP_VS2_PG_STATUS_SHIFT                      8
#define PMIC_STRUP_VMODEM_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VMODEM_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VMODEM_PG_STATUS_SHIFT                   9
#define PMIC_STRUP_VPU_PG_STATUS_ADDR                       \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VPU_PG_STATUS_MASK                       0x1
#define PMIC_STRUP_VPU_PG_STATUS_SHIFT                      10
#define PMIC_STRUP_VGPU12_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VGPU12_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VGPU12_PG_STATUS_SHIFT                   11
#define PMIC_STRUP_VGPU11_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VGPU11_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VGPU11_PG_STATUS_SHIFT                   12
#define PMIC_STRUP_VCORE_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VCORE_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VCORE_PG_STATUS_SHIFT                    13
#define PMIC_STRUP_VAUX18_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VAUX18_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VAUX18_PG_STATUS_SHIFT                   14
#define PMIC_STRUP_VXO22_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VXO22_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VXO22_PG_STATUS_SHIFT                    15
#define PMIC_STRUP_RSV_PG_STATUS_ADDR                       \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_RSV_PG_STATUS_MASK                       0x1
#define PMIC_STRUP_RSV_PG_STATUS_SHIFT                      3
#define PMIC_STRUP_VRF12_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VRF12_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VRF12_PG_STATUS_SHIFT                    4
#define PMIC_STRUP_VRF18_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VRF18_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VRF18_PG_STATUS_SHIFT                    5
#define PMIC_STRUP_VUSB_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VUSB_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VUSB_PG_STATUS_SHIFT                     6
#define PMIC_STRUP_VAUD18_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VAUD18_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VAUD18_PG_STATUS_SHIFT                   7
#define PMIC_STRUP_VSRAM_PROC1_PG_STATUS_ADDR               \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VSRAM_PROC1_PG_STATUS_MASK               0x1
#define PMIC_STRUP_VSRAM_PROC1_PG_STATUS_SHIFT              8
#define PMIC_STRUP_VPROC1_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VPROC1_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VPROC1_PG_STATUS_SHIFT                   9
#define PMIC_STRUP_VSRAM_PROC2_PG_STATUS_ADDR               \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VSRAM_PROC2_PG_STATUS_MASK               0x1
#define PMIC_STRUP_VSRAM_PROC2_PG_STATUS_SHIFT              10
#define PMIC_STRUP_VPROC2_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VPROC2_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VPROC2_PG_STATUS_SHIFT                   11
#define PMIC_STRUP_VSRAM_MD_PG_STATUS_ADDR                  \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VSRAM_MD_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_VSRAM_MD_PG_STATUS_SHIFT                 12
#define PMIC_STRUP_VSRAM_OTHERS_PG_STATUS_ADDR              \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VSRAM_OTHERS_PG_STATUS_MASK              0x1
#define PMIC_STRUP_VSRAM_OTHERS_PG_STATUS_SHIFT             13
#define PMIC_STRUP_VEMC_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VEMC_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VEMC_PG_STATUS_SHIFT                     14
#define PMIC_STRUP_EXT_PMIC_PG_STATUS_ADDR                  \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_EXT_PMIC_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_EXT_PMIC_PG_STATUS_SHIFT                 15
#define PMIC_STRUP_VM18_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VM18_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VM18_OC_STATUS_SHIFT                     0
#define PMIC_STRUP_VIO18_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VIO18_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VIO18_OC_STATUS_SHIFT                    1
#define PMIC_STRUP_VUFS_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VUFS_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VUFS_OC_STATUS_SHIFT                     2
#define PMIC_STRUP_VBBCK_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VBBCK_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VBBCK_OC_STATUS_SHIFT                    3
#define PMIC_STRUP_VRFCK_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VRFCK_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VRFCK_OC_STATUS_SHIFT                    4
#define PMIC_STRUP_VS1_OC_STATUS_ADDR                       \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VS1_OC_STATUS_MASK                       0x1
#define PMIC_STRUP_VS1_OC_STATUS_SHIFT                      5
#define PMIC_STRUP_VA12_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VA12_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VA12_OC_STATUS_SHIFT                     6
#define PMIC_STRUP_VA09_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VA09_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VA09_OC_STATUS_SHIFT                     7
#define PMIC_STRUP_VS2_OC_STATUS_ADDR                       \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VS2_OC_STATUS_MASK                       0x1
#define PMIC_STRUP_VS2_OC_STATUS_SHIFT                      8
#define PMIC_STRUP_VMODEM_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VMODEM_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VMODEM_OC_STATUS_SHIFT                   9
#define PMIC_STRUP_VPU_OC_STATUS_ADDR                       \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VPU_OC_STATUS_MASK                       0x1
#define PMIC_STRUP_VPU_OC_STATUS_SHIFT                      10
#define PMIC_STRUP_VGPU12_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VGPU12_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VGPU12_OC_STATUS_SHIFT                   11
#define PMIC_STRUP_VGPU11_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VGPU11_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VGPU11_OC_STATUS_SHIFT                   12
#define PMIC_STRUP_VCORE_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VCORE_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VCORE_OC_STATUS_SHIFT                    13
#define PMIC_STRUP_VAUX18_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VAUX18_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VAUX18_OC_STATUS_SHIFT                   14
#define PMIC_STRUP_VXO22_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VXO22_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VXO22_OC_STATUS_SHIFT                    15
#define PMIC_STRUP_RSV_OC_STATUS_ADDR                       \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_RSV_OC_STATUS_MASK                       0x1
#define PMIC_STRUP_RSV_OC_STATUS_SHIFT                      4
#define PMIC_STRUP_VRF12_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VRF12_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VRF12_OC_STATUS_SHIFT                    5
#define PMIC_STRUP_VRF18_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VRF18_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VRF18_OC_STATUS_SHIFT                    6
#define PMIC_STRUP_VUSB_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VUSB_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VUSB_OC_STATUS_SHIFT                     7
#define PMIC_STRUP_VAUD18_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VAUD18_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VAUD18_OC_STATUS_SHIFT                   8
#define PMIC_STRUP_VSRAM_PROC1_OC_STATUS_ADDR               \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VSRAM_PROC1_OC_STATUS_MASK               0x1
#define PMIC_STRUP_VSRAM_PROC1_OC_STATUS_SHIFT              9
#define PMIC_STRUP_VPROC1_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VPROC1_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VPROC1_OC_STATUS_SHIFT                   10
#define PMIC_STRUP_VSRAM_PROC2_OC_STATUS_ADDR               \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VSRAM_PROC2_OC_STATUS_MASK               0x1
#define PMIC_STRUP_VSRAM_PROC2_OC_STATUS_SHIFT              11
#define PMIC_STRUP_VPROC2_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VPROC2_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VPROC2_OC_STATUS_SHIFT                   12
#define PMIC_STRUP_VSRAM_MD_OC_STATUS_ADDR                  \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VSRAM_MD_OC_STATUS_MASK                  0x1
#define PMIC_STRUP_VSRAM_MD_OC_STATUS_SHIFT                 13
#define PMIC_STRUP_VSRAM_OTHERS_OC_STATUS_ADDR              \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VSRAM_OTHERS_OC_STATUS_MASK              0x1
#define PMIC_STRUP_VSRAM_OTHERS_OC_STATUS_SHIFT             14
#define PMIC_STRUP_VEMC_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VEMC_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VEMC_OC_STATUS_SHIFT                     15
#define PMIC_PMU_THERMAL_DEB_ADDR                           \
	MT6359_THERMALSTATUS
#define PMIC_PMU_THERMAL_DEB_MASK                           0x1
#define PMIC_PMU_THERMAL_DEB_SHIFT                          14
#define PMIC_STRUP_THERMAL_STATUS_ADDR                      \
	MT6359_THERMALSTATUS
#define PMIC_STRUP_THERMAL_STATUS_MASK                      0x1
#define PMIC_STRUP_THERMAL_STATUS_SHIFT                     15
#define PMIC_RG_SRCLKEN_IN0_EN_ADDR                         \
	MT6359_TOP_CON
#define PMIC_RG_SRCLKEN_IN0_EN_MASK                         0x1
#define PMIC_RG_SRCLKEN_IN0_EN_SHIFT                        0
#define PMIC_RG_SRCLKEN_IN0_HW_MODE_ADDR                    \
	MT6359_TOP_CON
#define PMIC_RG_SRCLKEN_IN0_HW_MODE_MASK                    0x1
#define PMIC_RG_SRCLKEN_IN0_HW_MODE_SHIFT                   1
#define PMIC_RG_SRCLKEN_IN1_EN_ADDR                         \
	MT6359_TOP_CON
#define PMIC_RG_SRCLKEN_IN1_EN_MASK                         0x1
#define PMIC_RG_SRCLKEN_IN1_EN_SHIFT                        2
#define PMIC_RG_SRCLKEN_IN1_HW_MODE_ADDR                    \
	MT6359_TOP_CON
#define PMIC_RG_SRCLKEN_IN1_HW_MODE_MASK                    0x1
#define PMIC_RG_SRCLKEN_IN1_HW_MODE_SHIFT                   3
#define PMIC_RG_SRCLKEN_IN_SYNC_EN_ADDR                     \
	MT6359_TOP_CON
#define PMIC_RG_SRCLKEN_IN_SYNC_EN_MASK                     0x1
#define PMIC_RG_SRCLKEN_IN_SYNC_EN_SHIFT                    8
#define PMIC_RG_OSC_EN_AUTO_OFF_ADDR                        \
	MT6359_TOP_CON
#define PMIC_RG_OSC_EN_AUTO_OFF_MASK                        0x1
#define PMIC_RG_OSC_EN_AUTO_OFF_SHIFT                       9
#define PMIC_TEST_OUT_ADDR                                  \
	MT6359_TEST_OUT
#define PMIC_TEST_OUT_MASK                                  0xFFF
#define PMIC_TEST_OUT_SHIFT                                 0
#define PMIC_RG_MON_FLAG_SEL_ADDR                           \
	MT6359_TEST_CON0
#define PMIC_RG_MON_FLAG_SEL_MASK                           0xFF
#define PMIC_RG_MON_FLAG_SEL_SHIFT                          0
#define PMIC_RG_MON_GRP_SEL_ADDR                            \
	MT6359_TEST_CON0
#define PMIC_RG_MON_GRP_SEL_MASK                            0x1F
#define PMIC_RG_MON_GRP_SEL_SHIFT                           8
#define PMIC_RG_NANDTREE_MODE_ADDR                          \
	MT6359_TEST_CON1
#define PMIC_RG_NANDTREE_MODE_MASK                          0x1
#define PMIC_RG_NANDTREE_MODE_SHIFT                         0
#define PMIC_RG_TEST_AUXADC_ADDR                            \
	MT6359_TEST_CON1
#define PMIC_RG_TEST_AUXADC_MASK                            0x1
#define PMIC_RG_TEST_AUXADC_SHIFT                           1
#define PMIC_RG_EFUSE_MODE_ADDR                             \
	MT6359_TEST_CON1
#define PMIC_RG_EFUSE_MODE_MASK                             0x1
#define PMIC_RG_EFUSE_MODE_SHIFT                            2
#define PMIC_RG_TEST_STRUP_ADDR                             \
	MT6359_TEST_CON1
#define PMIC_RG_TEST_STRUP_MASK                             0x1
#define PMIC_RG_TEST_STRUP_SHIFT                            3
#define PMIC_TESTMODE_SW_ADDR                               \
	MT6359_TESTMODE_SW
#define PMIC_TESTMODE_SW_MASK                               0x1
#define PMIC_TESTMODE_SW_SHIFT                              0
#define PMIC_PMU_TEST_MODE_SCAN_ADDR                        \
	MT6359_TOPSTATUS
#define PMIC_PMU_TEST_MODE_SCAN_MASK                        0x1
#define PMIC_PMU_TEST_MODE_SCAN_SHIFT                       0
#define PMIC_PWRKEY_DEB_ADDR                                \
	MT6359_TOPSTATUS
#define PMIC_PWRKEY_DEB_MASK                                0x1
#define PMIC_PWRKEY_DEB_SHIFT                               1
#define PMIC_CHRDET_DEB_ADDR                                \
	MT6359_TOPSTATUS
#define PMIC_CHRDET_DEB_MASK                                0x1
#define PMIC_CHRDET_DEB_SHIFT                               2
#define PMIC_HOMEKEY_DEB_ADDR                               \
	MT6359_TOPSTATUS
#define PMIC_HOMEKEY_DEB_MASK                               0x1
#define PMIC_HOMEKEY_DEB_SHIFT                              3
#define PMIC_RG_PMU_TDSEL_ADDR                              \
	MT6359_TDSEL_CON
#define PMIC_RG_PMU_TDSEL_MASK                              0x1
#define PMIC_RG_PMU_TDSEL_SHIFT                             0
#define PMIC_RG_SPI_TDSEL_ADDR                              \
	MT6359_TDSEL_CON
#define PMIC_RG_SPI_TDSEL_MASK                              0x1
#define PMIC_RG_SPI_TDSEL_SHIFT                             1
#define PMIC_RG_AUD_TDSEL_ADDR                              \
	MT6359_TDSEL_CON
#define PMIC_RG_AUD_TDSEL_MASK                              0x1
#define PMIC_RG_AUD_TDSEL_SHIFT                             2
#define PMIC_RG_E32CAL_TDSEL_ADDR                           \
	MT6359_TDSEL_CON
#define PMIC_RG_E32CAL_TDSEL_MASK                           0x1
#define PMIC_RG_E32CAL_TDSEL_SHIFT                          3
#define PMIC_RG_PMU_RDSEL_ADDR                              \
	MT6359_RDSEL_CON
#define PMIC_RG_PMU_RDSEL_MASK                              0x1
#define PMIC_RG_PMU_RDSEL_SHIFT                             0
#define PMIC_RG_SPI_RDSEL_ADDR                              \
	MT6359_RDSEL_CON
#define PMIC_RG_SPI_RDSEL_MASK                              0x1
#define PMIC_RG_SPI_RDSEL_SHIFT                             1
#define PMIC_RG_AUD_RDSEL_ADDR                              \
	MT6359_RDSEL_CON
#define PMIC_RG_AUD_RDSEL_MASK                              0x1
#define PMIC_RG_AUD_RDSEL_SHIFT                             2
#define PMIC_RG_E32CAL_RDSEL_ADDR                           \
	MT6359_RDSEL_CON
#define PMIC_RG_E32CAL_RDSEL_MASK                           0x1
#define PMIC_RG_E32CAL_RDSEL_SHIFT                          3
#define PMIC_RG_SMT_WDTRSTB_IN_ADDR                         \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_WDTRSTB_IN_MASK                         0x1
#define PMIC_RG_SMT_WDTRSTB_IN_SHIFT                        0
#define PMIC_RG_SMT_SRCLKEN_IN0_ADDR                        \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_SRCLKEN_IN0_MASK                        0x1
#define PMIC_RG_SMT_SRCLKEN_IN0_SHIFT                       1
#define PMIC_RG_SMT_SRCLKEN_IN1_ADDR                        \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_SRCLKEN_IN1_MASK                        0x1
#define PMIC_RG_SMT_SRCLKEN_IN1_SHIFT                       2
#define PMIC_RG_SMT_RTC_32K1V8_0_ADDR                       \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_RTC_32K1V8_0_MASK                       0x1
#define PMIC_RG_SMT_RTC_32K1V8_0_SHIFT                      3
#define PMIC_RG_SMT_RTC_32K1V8_1_ADDR                       \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_RTC_32K1V8_1_MASK                       0x1
#define PMIC_RG_SMT_RTC_32K1V8_1_SHIFT                      4
#define PMIC_RG_SMT_HOMEKEY_ADDR                            \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_HOMEKEY_MASK                            0x1
#define PMIC_RG_SMT_HOMEKEY_SHIFT                           5
#define PMIC_RG_SMT_SCP_VREQ_VAO_ADDR                       \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_SCP_VREQ_VAO_MASK                       0x1
#define PMIC_RG_SMT_SCP_VREQ_VAO_SHIFT                      6
#define PMIC_RG_SMT_SPI_CLK_ADDR                            \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_SPI_CLK_MASK                            0x1
#define PMIC_RG_SMT_SPI_CLK_SHIFT                           0
#define PMIC_RG_SMT_SPI_CSN_ADDR                            \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_SPI_CSN_MASK                            0x1
#define PMIC_RG_SMT_SPI_CSN_SHIFT                           1
#define PMIC_RG_SMT_SPI_MOSI_ADDR                           \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_SPI_MOSI_MASK                           0x1
#define PMIC_RG_SMT_SPI_MOSI_SHIFT                          2
#define PMIC_RG_SMT_SPI_MISO_ADDR                           \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_SPI_MISO_MASK                           0x1
#define PMIC_RG_SMT_SPI_MISO_SHIFT                          3
#define PMIC_RG_SMT_AUD_CLK_MOSI_ADDR                       \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_CLK_MOSI_MASK                       0x1
#define PMIC_RG_SMT_AUD_CLK_MOSI_SHIFT                      4
#define PMIC_RG_SMT_AUD_DAT_MOSI0_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MOSI0_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MOSI0_SHIFT                     5
#define PMIC_RG_SMT_AUD_DAT_MOSI1_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MOSI1_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MOSI1_SHIFT                     6
#define PMIC_RG_SMT_AUD_DAT_MOSI2_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MOSI2_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MOSI2_SHIFT                     7
#define PMIC_RG_SMT_AUD_SYNC_MOSI_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_SYNC_MOSI_MASK                      0x1
#define PMIC_RG_SMT_AUD_SYNC_MOSI_SHIFT                     8
#define PMIC_RG_SMT_AUD_NLE_MOSI0_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_NLE_MOSI0_MASK                      0x1
#define PMIC_RG_SMT_AUD_NLE_MOSI0_SHIFT                     9
#define PMIC_RG_SMT_AUD_NLE_MOSI1_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_NLE_MOSI1_MASK                      0x1
#define PMIC_RG_SMT_AUD_NLE_MOSI1_SHIFT                     10
#define PMIC_RG_SMT_AUD_DAT_MISO0_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MISO0_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MISO0_SHIFT                     11
#define PMIC_RG_SMT_AUD_DAT_MISO1_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MISO1_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MISO1_SHIFT                     12
#define PMIC_RG_SMT_AUD_DAT_MISO2_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MISO2_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MISO2_SHIFT                     13
#define PMIC_RG_TOP_RSV0_ADDR                               \
	MT6359_TOP_RSV0
#define PMIC_RG_TOP_RSV0_MASK                               0x1
#define PMIC_RG_TOP_RSV0_SHIFT                              0
#define PMIC_RG_TOP_RSV1_ADDR                               \
	MT6359_TOP_RSV1
#define PMIC_RG_TOP_RSV1_MASK                               0x1
#define PMIC_RG_TOP_RSV1_SHIFT                              0
#define PMIC_RG_OCTL_SRCLKEN_IN0_ADDR                       \
	MT6359_DRV_CON0
#define PMIC_RG_OCTL_SRCLKEN_IN0_MASK                       0xF
#define PMIC_RG_OCTL_SRCLKEN_IN0_SHIFT                      0
#define PMIC_RG_OCTL_SRCLKEN_IN1_ADDR                       \
	MT6359_DRV_CON0
#define PMIC_RG_OCTL_SRCLKEN_IN1_MASK                       0xF
#define PMIC_RG_OCTL_SRCLKEN_IN1_SHIFT                      4
#define PMIC_RG_OCTL_RTC_32K1V8_0_ADDR                      \
	MT6359_DRV_CON0
#define PMIC_RG_OCTL_RTC_32K1V8_0_MASK                      0xF
#define PMIC_RG_OCTL_RTC_32K1V8_0_SHIFT                     8
#define PMIC_RG_OCTL_RTC_32K1V8_1_ADDR                      \
	MT6359_DRV_CON0
#define PMIC_RG_OCTL_RTC_32K1V8_1_MASK                      0xF
#define PMIC_RG_OCTL_RTC_32K1V8_1_SHIFT                     12
#define PMIC_RG_OCTL_SPI_CLK_ADDR                           \
	MT6359_DRV_CON1
#define PMIC_RG_OCTL_SPI_CLK_MASK                           0xF
#define PMIC_RG_OCTL_SPI_CLK_SHIFT                          0
#define PMIC_RG_OCTL_SPI_CSN_ADDR                           \
	MT6359_DRV_CON1
#define PMIC_RG_OCTL_SPI_CSN_MASK                           0xF
#define PMIC_RG_OCTL_SPI_CSN_SHIFT                          4
#define PMIC_RG_OCTL_SPI_MOSI_ADDR                          \
	MT6359_DRV_CON1
#define PMIC_RG_OCTL_SPI_MOSI_MASK                          0xF
#define PMIC_RG_OCTL_SPI_MOSI_SHIFT                         8
#define PMIC_RG_OCTL_SPI_MISO_ADDR                          \
	MT6359_DRV_CON1
#define PMIC_RG_OCTL_SPI_MISO_MASK                          0xF
#define PMIC_RG_OCTL_SPI_MISO_SHIFT                         12
#define PMIC_RG_OCTL_AUD_CLK_MOSI_ADDR                      \
	MT6359_DRV_CON2
#define PMIC_RG_OCTL_AUD_CLK_MOSI_MASK                      0xF
#define PMIC_RG_OCTL_AUD_CLK_MOSI_SHIFT                     0
#define PMIC_RG_OCTL_AUD_DAT_MOSI0_ADDR                     \
	MT6359_DRV_CON2
#define PMIC_RG_OCTL_AUD_DAT_MOSI0_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MOSI0_SHIFT                    4
#define PMIC_RG_OCTL_AUD_DAT_MOSI1_ADDR                     \
	MT6359_DRV_CON2
#define PMIC_RG_OCTL_AUD_DAT_MOSI1_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MOSI1_SHIFT                    8
#define PMIC_RG_OCTL_AUD_DAT_MOSI2_ADDR                     \
	MT6359_DRV_CON2
#define PMIC_RG_OCTL_AUD_DAT_MOSI2_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MOSI2_SHIFT                    12
#define PMIC_RG_OCTL_AUD_SYNC_MOSI_ADDR                     \
	MT6359_DRV_CON3
#define PMIC_RG_OCTL_AUD_SYNC_MOSI_MASK                     0xF
#define PMIC_RG_OCTL_AUD_SYNC_MOSI_SHIFT                    0
#define PMIC_RG_OCTL_AUD_NLE_MOSI0_ADDR                     \
	MT6359_DRV_CON3
#define PMIC_RG_OCTL_AUD_NLE_MOSI0_MASK                     0xF
#define PMIC_RG_OCTL_AUD_NLE_MOSI0_SHIFT                    4
#define PMIC_RG_OCTL_AUD_NLE_MOSI1_ADDR                     \
	MT6359_DRV_CON3
#define PMIC_RG_OCTL_AUD_NLE_MOSI1_MASK                     0xF
#define PMIC_RG_OCTL_AUD_NLE_MOSI1_SHIFT                    8
#define PMIC_RG_OCTL_AUD_DAT_MISO0_ADDR                     \
	MT6359_DRV_CON3
#define PMIC_RG_OCTL_AUD_DAT_MISO0_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MISO0_SHIFT                    12
#define PMIC_RG_OCTL_AUD_DAT_MISO1_ADDR                     \
	MT6359_DRV_CON4
#define PMIC_RG_OCTL_AUD_DAT_MISO1_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MISO1_SHIFT                    0
#define PMIC_RG_OCTL_AUD_DAT_MISO2_ADDR                     \
	MT6359_DRV_CON4
#define PMIC_RG_OCTL_AUD_DAT_MISO2_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MISO2_SHIFT                    4
#define PMIC_RG_OCTL_HOMEKEY_ADDR                           \
	MT6359_DRV_CON4
#define PMIC_RG_OCTL_HOMEKEY_MASK                           0xF
#define PMIC_RG_OCTL_HOMEKEY_SHIFT                          8
#define PMIC_RG_OCTL_SCP_VREQ_VAO_ADDR                      \
	MT6359_DRV_CON4
#define PMIC_RG_OCTL_SCP_VREQ_VAO_MASK                      0xF
#define PMIC_RG_OCTL_SCP_VREQ_VAO_SHIFT                     12
#define PMIC_RG_SRCLKEN_IN0_FILTER_EN_ADDR                  \
	MT6359_FILTER_CON0
#define PMIC_RG_SRCLKEN_IN0_FILTER_EN_MASK                  0x1
#define PMIC_RG_SRCLKEN_IN0_FILTER_EN_SHIFT                 0
#define PMIC_RG_SRCLKEN_IN1_FILTER_EN_ADDR                  \
	MT6359_FILTER_CON0
#define PMIC_RG_SRCLKEN_IN1_FILTER_EN_MASK                  0x1
#define PMIC_RG_SRCLKEN_IN1_FILTER_EN_SHIFT                 1
#define PMIC_RG_RTC32K_1V8_0_FILTER_EN_ADDR                 \
	MT6359_FILTER_CON0
#define PMIC_RG_RTC32K_1V8_0_FILTER_EN_MASK                 0x1
#define PMIC_RG_RTC32K_1V8_0_FILTER_EN_SHIFT                2
#define PMIC_RG_RTC32K_1V8_1_FILTER_EN_ADDR                 \
	MT6359_FILTER_CON0
#define PMIC_RG_RTC32K_1V8_1_FILTER_EN_MASK                 0x1
#define PMIC_RG_RTC32K_1V8_1_FILTER_EN_SHIFT                3
#define PMIC_RG_SPI_CLK_FILTER_EN_ADDR                      \
	MT6359_FILTER_CON0
#define PMIC_RG_SPI_CLK_FILTER_EN_MASK                      0x1
#define PMIC_RG_SPI_CLK_FILTER_EN_SHIFT                     4
#define PMIC_RG_SPI_CSN_FILTER_EN_ADDR                      \
	MT6359_FILTER_CON0
#define PMIC_RG_SPI_CSN_FILTER_EN_MASK                      0x1
#define PMIC_RG_SPI_CSN_FILTER_EN_SHIFT                     5
#define PMIC_RG_SPI_MOSI_FILTER_EN_ADDR                     \
	MT6359_FILTER_CON0
#define PMIC_RG_SPI_MOSI_FILTER_EN_MASK                     0x1
#define PMIC_RG_SPI_MOSI_FILTER_EN_SHIFT                    6
#define PMIC_RG_SPI_MISO_FILTER_EN_ADDR                     \
	MT6359_FILTER_CON0
#define PMIC_RG_SPI_MISO_FILTER_EN_MASK                     0x1
#define PMIC_RG_SPI_MISO_FILTER_EN_SHIFT                    7
#define PMIC_RG_AUD_CLK_MOSI_FILTER_EN_ADDR                 \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_CLK_MOSI_FILTER_EN_MASK                 0x1
#define PMIC_RG_AUD_CLK_MOSI_FILTER_EN_SHIFT                8
#define PMIC_RG_AUD_DAT_MOSI0_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MOSI0_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MOSI0_FILTER_EN_SHIFT               9
#define PMIC_RG_AUD_DAT_MOSI1_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MOSI1_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MOSI1_FILTER_EN_SHIFT               10
#define PMIC_RG_AUD_DAT_MOSI2_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MOSI2_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MOSI2_FILTER_EN_SHIFT               11
#define PMIC_RG_AUD_SYNC_MOSI_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_SYNC_MOSI_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_SYNC_MOSI_FILTER_EN_SHIFT               12
#define PMIC_RG_AUD_DAT_MISO0_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MISO0_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MISO0_FILTER_EN_SHIFT               13
#define PMIC_RG_AUD_DAT_MISO1_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MISO1_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MISO1_FILTER_EN_SHIFT               14
#define PMIC_RG_AUD_DAT_MISO2_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MISO2_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MISO2_FILTER_EN_SHIFT               15
#define PMIC_RG_WDTRSTB_IN_FILTER_EN_ADDR                   \
	MT6359_FILTER_CON1
#define PMIC_RG_WDTRSTB_IN_FILTER_EN_MASK                   0x1
#define PMIC_RG_WDTRSTB_IN_FILTER_EN_SHIFT                  0
#define PMIC_RG_HOMEKEY_FILTER_EN_ADDR                      \
	MT6359_FILTER_CON1
#define PMIC_RG_HOMEKEY_FILTER_EN_MASK                      0x1
#define PMIC_RG_HOMEKEY_FILTER_EN_SHIFT                     1
#define PMIC_RG_SCP_VREQ_VAO_FILTER_EN_ADDR                 \
	MT6359_FILTER_CON1
#define PMIC_RG_SCP_VREQ_VAO_FILTER_EN_MASK                 0x1
#define PMIC_RG_SCP_VREQ_VAO_FILTER_EN_SHIFT                2
#define PMIC_RG_AUD_NLE_MOSI0_FILTER_EN_ADDR                \
	MT6359_FILTER_CON1
#define PMIC_RG_AUD_NLE_MOSI0_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_NLE_MOSI0_FILTER_EN_SHIFT               3
#define PMIC_RG_AUD_NLE_MOSI1_FILTER_EN_ADDR                \
	MT6359_FILTER_CON1
#define PMIC_RG_AUD_NLE_MOSI1_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_NLE_MOSI1_FILTER_EN_SHIFT               4
#define PMIC_RG_SRCLKEN_IN0_RCSEL_ADDR                      \
	MT6359_FILTER_CON2
#define PMIC_RG_SRCLKEN_IN0_RCSEL_MASK                      0x1
#define PMIC_RG_SRCLKEN_IN0_RCSEL_SHIFT                     0
#define PMIC_RG_SRCLKEN_IN1_RCSEL_ADDR                      \
	MT6359_FILTER_CON2
#define PMIC_RG_SRCLKEN_IN1_RCSEL_MASK                      0x1
#define PMIC_RG_SRCLKEN_IN1_RCSEL_SHIFT                     1
#define PMIC_RG_RTC32K_1V8_0_RCSEL_ADDR                     \
	MT6359_FILTER_CON2
#define PMIC_RG_RTC32K_1V8_0_RCSEL_MASK                     0x1
#define PMIC_RG_RTC32K_1V8_0_RCSEL_SHIFT                    2
#define PMIC_RG_RTC32K_1V8_1_RCSEL_ADDR                     \
	MT6359_FILTER_CON2
#define PMIC_RG_RTC32K_1V8_1_RCSEL_MASK                     0x1
#define PMIC_RG_RTC32K_1V8_1_RCSEL_SHIFT                    3
#define PMIC_RG_SPI_CLK_RCSEL_ADDR                          \
	MT6359_FILTER_CON2
#define PMIC_RG_SPI_CLK_RCSEL_MASK                          0x1
#define PMIC_RG_SPI_CLK_RCSEL_SHIFT                         4
#define PMIC_RG_SPI_CSN_RCSEL_ADDR                          \
	MT6359_FILTER_CON2
#define PMIC_RG_SPI_CSN_RCSEL_MASK                          0x1
#define PMIC_RG_SPI_CSN_RCSEL_SHIFT                         5
#define PMIC_RG_SPI_MOSI_RCSEL_ADDR                         \
	MT6359_FILTER_CON2
#define PMIC_RG_SPI_MOSI_RCSEL_MASK                         0x1
#define PMIC_RG_SPI_MOSI_RCSEL_SHIFT                        6
#define PMIC_RG_SPI_MISO_RCSEL_ADDR                         \
	MT6359_FILTER_CON2
#define PMIC_RG_SPI_MISO_RCSEL_MASK                         0x1
#define PMIC_RG_SPI_MISO_RCSEL_SHIFT                        7
#define PMIC_RG_AUD_CLK_MOSI_RCSEL_ADDR                     \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_CLK_MOSI_RCSEL_MASK                     0x1
#define PMIC_RG_AUD_CLK_MOSI_RCSEL_SHIFT                    8
#define PMIC_RG_AUD_DAT_MOSI0_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MOSI0_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MOSI0_RCSEL_SHIFT                   9
#define PMIC_RG_AUD_DAT_MOSI1_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MOSI1_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MOSI1_RCSEL_SHIFT                   10
#define PMIC_RG_AUD_DAT_MOSI2_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MOSI2_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MOSI2_RCSEL_SHIFT                   11
#define PMIC_RG_AUD_SYNC_MOSI_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_SYNC_MOSI_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_SYNC_MOSI_RCSEL_SHIFT                   12
#define PMIC_RG_AUD_DAT_MISO0_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MISO0_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MISO0_RCSEL_SHIFT                   13
#define PMIC_RG_AUD_DAT_MISO1_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MISO1_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MISO1_RCSEL_SHIFT                   14
#define PMIC_RG_AUD_DAT_MISO2_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MISO2_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MISO2_RCSEL_SHIFT                   15
#define PMIC_RG_WDTRSTB_IN_RCSEL_ADDR                       \
	MT6359_FILTER_CON3
#define PMIC_RG_WDTRSTB_IN_RCSEL_MASK                       0x1
#define PMIC_RG_WDTRSTB_IN_RCSEL_SHIFT                      0
#define PMIC_RG_HOMEKEY_RCSEL_ADDR                          \
	MT6359_FILTER_CON3
#define PMIC_RG_HOMEKEY_RCSEL_MASK                          0x1
#define PMIC_RG_HOMEKEY_RCSEL_SHIFT                         1
#define PMIC_RG_SCP_VREQ_VAO_RCSEL_ADDR                     \
	MT6359_FILTER_CON3
#define PMIC_RG_SCP_VREQ_VAO_RCSEL_MASK                     0x1
#define PMIC_RG_SCP_VREQ_VAO_RCSEL_SHIFT                    2
#define PMIC_RG_AUD_NLE_MOSI0_RCSEL_ADDR                    \
	MT6359_FILTER_CON3
#define PMIC_RG_AUD_NLE_MOSI0_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_NLE_MOSI0_RCSEL_SHIFT                   3
#define PMIC_RG_AUD_NLE_MOSI1_RCSEL_ADDR                    \
	MT6359_FILTER_CON3
#define PMIC_RG_AUD_NLE_MOSI1_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_NLE_MOSI1_RCSEL_SHIFT                   4
#define PMIC_TOP_STATUS_ADDR                                \
	MT6359_TOP_STATUS
#define PMIC_TOP_STATUS_MASK                                0xF
#define PMIC_TOP_STATUS_SHIFT                               0
#define PMIC_TOP_STATUS_SET_ADDR                            \
	MT6359_TOP_STATUS_SET
#define PMIC_TOP_STATUS_SET_MASK                            0x3
#define PMIC_TOP_STATUS_SET_SHIFT                           0
#define PMIC_TOP_STATUS_CLR_ADDR                            \
	MT6359_TOP_STATUS_CLR
#define PMIC_TOP_STATUS_CLR_MASK                            0x3
#define PMIC_TOP_STATUS_CLR_SHIFT                           0
#define PMIC_VM_MODE_ADDR                                   \
	MT6359_TOP_TRAP
#define PMIC_VM_MODE_MASK                                   0x3
#define PMIC_VM_MODE_SHIFT                                  0
#define PMIC_TOP1_ANA_ID_ADDR                               \
	MT6359_TOP1_ID
#define PMIC_TOP1_ANA_ID_MASK                               0xFF
#define PMIC_TOP1_ANA_ID_SHIFT                              0
#define PMIC_TOP1_DIG_ID_ADDR                               \
	MT6359_TOP1_ID
#define PMIC_TOP1_DIG_ID_MASK                               0xFF
#define PMIC_TOP1_DIG_ID_SHIFT                              8
#define PMIC_TOP1_ANA_MINOR_REV_ADDR                        \
	MT6359_TOP1_REV0
#define PMIC_TOP1_ANA_MINOR_REV_MASK                        0xF
#define PMIC_TOP1_ANA_MINOR_REV_SHIFT                       0
#define PMIC_TOP1_ANA_MAJOR_REV_ADDR                        \
	MT6359_TOP1_REV0
#define PMIC_TOP1_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_TOP1_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_TOP1_DIG_MINOR_REV_ADDR                        \
	MT6359_TOP1_REV0
#define PMIC_TOP1_DIG_MINOR_REV_MASK                        0xF
#define PMIC_TOP1_DIG_MINOR_REV_SHIFT                       8
#define PMIC_TOP1_DIG_MAJOR_REV_ADDR                        \
	MT6359_TOP1_REV0
#define PMIC_TOP1_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_TOP1_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_TOP1_DSN_CBS_ADDR                              \
	MT6359_TOP1_DSN_DBI
#define PMIC_TOP1_DSN_CBS_MASK                              0x3
#define PMIC_TOP1_DSN_CBS_SHIFT                             0
#define PMIC_TOP1_DSN_BIX_ADDR                              \
	MT6359_TOP1_DSN_DBI
#define PMIC_TOP1_DSN_BIX_MASK                              0x3
#define PMIC_TOP1_DSN_BIX_SHIFT                             2
#define PMIC_TOP1_DSN_ESP_ADDR                              \
	MT6359_TOP1_DSN_DBI
#define PMIC_TOP1_DSN_ESP_MASK                              0xFF
#define PMIC_TOP1_DSN_ESP_SHIFT                             8
#define PMIC_TOP1_DSN_FPI_ADDR                              \
	MT6359_TOP1_DSN_DXI
#define PMIC_TOP1_DSN_FPI_MASK                              0xFF
#define PMIC_TOP1_DSN_FPI_SHIFT                             0
#define PMIC_GPIO_DIR0_ADDR                                 \
	MT6359_GPIO_DIR0
#define PMIC_GPIO_DIR0_MASK                                 0xFFFF
#define PMIC_GPIO_DIR0_SHIFT                                0
#define PMIC_GPIO_DIR0_SET_ADDR                             \
	MT6359_GPIO_DIR0_SET
#define PMIC_GPIO_DIR0_SET_MASK                             0xFFFF
#define PMIC_GPIO_DIR0_SET_SHIFT                            0
#define PMIC_GPIO_DIR0_CLR_ADDR                             \
	MT6359_GPIO_DIR0_CLR
#define PMIC_GPIO_DIR0_CLR_MASK                             0xFFFF
#define PMIC_GPIO_DIR0_CLR_SHIFT                            0
#define PMIC_GPIO_DIR1_ADDR                                 \
	MT6359_GPIO_DIR1
#define PMIC_GPIO_DIR1_MASK                                 0xF
#define PMIC_GPIO_DIR1_SHIFT                                0
#define PMIC_GPIO_DIR1_SET_ADDR                             \
	MT6359_GPIO_DIR1_SET
#define PMIC_GPIO_DIR1_SET_MASK                             0xFFFF
#define PMIC_GPIO_DIR1_SET_SHIFT                            0
#define PMIC_GPIO_DIR1_CLR_ADDR                             \
	MT6359_GPIO_DIR1_CLR
#define PMIC_GPIO_DIR1_CLR_MASK                             0xFFFF
#define PMIC_GPIO_DIR1_CLR_SHIFT                            0
#define PMIC_GPIO_PULLEN0_ADDR                              \
	MT6359_GPIO_PULLEN0
#define PMIC_GPIO_PULLEN0_MASK                              0xFFFF
#define PMIC_GPIO_PULLEN0_SHIFT                             0
#define PMIC_GPIO_PULLEN0_SET_ADDR                          \
	MT6359_GPIO_PULLEN0_SET
#define PMIC_GPIO_PULLEN0_SET_MASK                          0xFFFF
#define PMIC_GPIO_PULLEN0_SET_SHIFT                         0
#define PMIC_GPIO_PULLEN0_CLR_ADDR                          \
	MT6359_GPIO_PULLEN0_CLR
#define PMIC_GPIO_PULLEN0_CLR_MASK                          0xFFFF
#define PMIC_GPIO_PULLEN0_CLR_SHIFT                         0
#define PMIC_GPIO_PULLEN1_ADDR                              \
	MT6359_GPIO_PULLEN1
#define PMIC_GPIO_PULLEN1_MASK                              0xF
#define PMIC_GPIO_PULLEN1_SHIFT                             0
#define PMIC_GPIO_PULLEN1_SET_ADDR                          \
	MT6359_GPIO_PULLEN1_SET
#define PMIC_GPIO_PULLEN1_SET_MASK                          0xFFFF
#define PMIC_GPIO_PULLEN1_SET_SHIFT                         0
#define PMIC_GPIO_PULLEN1_CLR_ADDR                          \
	MT6359_GPIO_PULLEN1_CLR
#define PMIC_GPIO_PULLEN1_CLR_MASK                          0xFFFF
#define PMIC_GPIO_PULLEN1_CLR_SHIFT                         0
#define PMIC_GPIO_PULLSEL0_ADDR                             \
	MT6359_GPIO_PULLSEL0
#define PMIC_GPIO_PULLSEL0_MASK                             0xFFFF
#define PMIC_GPIO_PULLSEL0_SHIFT                            0
#define PMIC_GPIO_PULLSEL0_SET_ADDR                         \
	MT6359_GPIO_PULLSEL0_SET
#define PMIC_GPIO_PULLSEL0_SET_MASK                         0xFFFF
#define PMIC_GPIO_PULLSEL0_SET_SHIFT                        0
#define PMIC_GPIO_PULLSEL0_CLR_ADDR                         \
	MT6359_GPIO_PULLSEL0_CLR
#define PMIC_GPIO_PULLSEL0_CLR_MASK                         0xFFFF
#define PMIC_GPIO_PULLSEL0_CLR_SHIFT                        0
#define PMIC_GPIO_PULLSEL1_ADDR                             \
	MT6359_GPIO_PULLSEL1
#define PMIC_GPIO_PULLSEL1_MASK                             0xF
#define PMIC_GPIO_PULLSEL1_SHIFT                            0
#define PMIC_GPIO_PULLSEL1_SET_ADDR                         \
	MT6359_GPIO_PULLSEL1_SET
#define PMIC_GPIO_PULLSEL1_SET_MASK                         0xFFFF
#define PMIC_GPIO_PULLSEL1_SET_SHIFT                        0
#define PMIC_GPIO_PULLSEL1_CLR_ADDR                         \
	MT6359_GPIO_PULLSEL1_CLR
#define PMIC_GPIO_PULLSEL1_CLR_MASK                         0xFFFF
#define PMIC_GPIO_PULLSEL1_CLR_SHIFT                        0
#define PMIC_GPIO_DINV0_ADDR                                \
	MT6359_GPIO_DINV0
#define PMIC_GPIO_DINV0_MASK                                0xFFFF
#define PMIC_GPIO_DINV0_SHIFT                               0
#define PMIC_GPIO_DINV0_SET_ADDR                            \
	MT6359_GPIO_DINV0_SET
#define PMIC_GPIO_DINV0_SET_MASK                            0xFFFF
#define PMIC_GPIO_DINV0_SET_SHIFT                           0
#define PMIC_GPIO_DINV0_CLR_ADDR                            \
	MT6359_GPIO_DINV0_CLR
#define PMIC_GPIO_DINV0_CLR_MASK                            0xFFFF
#define PMIC_GPIO_DINV0_CLR_SHIFT                           0
#define PMIC_GPIO_DINV1_ADDR                                \
	MT6359_GPIO_DINV1
#define PMIC_GPIO_DINV1_MASK                                0xF
#define PMIC_GPIO_DINV1_SHIFT                               0
#define PMIC_GPIO_DINV1_SET_ADDR                            \
	MT6359_GPIO_DINV1_SET
#define PMIC_GPIO_DINV1_SET_MASK                            0xFFFF
#define PMIC_GPIO_DINV1_SET_SHIFT                           0
#define PMIC_GPIO_DINV1_CLR_ADDR                            \
	MT6359_GPIO_DINV1_CLR
#define PMIC_GPIO_DINV1_CLR_MASK                            0xFFFF
#define PMIC_GPIO_DINV1_CLR_SHIFT                           0
#define PMIC_GPIO_DOUT0_ADDR                                \
	MT6359_GPIO_DOUT0
#define PMIC_GPIO_DOUT0_MASK                                0xFFFF
#define PMIC_GPIO_DOUT0_SHIFT                               0
#define PMIC_GPIO_DOUT0_SET_ADDR                            \
	MT6359_GPIO_DOUT0_SET
#define PMIC_GPIO_DOUT0_SET_MASK                            0xFFFF
#define PMIC_GPIO_DOUT0_SET_SHIFT                           0
#define PMIC_GPIO_DOUT0_CLR_ADDR                            \
	MT6359_GPIO_DOUT0_CLR
#define PMIC_GPIO_DOUT0_CLR_MASK                            0xFFFF
#define PMIC_GPIO_DOUT0_CLR_SHIFT                           0
#define PMIC_GPIO_DOUT1_ADDR                                \
	MT6359_GPIO_DOUT1
#define PMIC_GPIO_DOUT1_MASK                                0xF
#define PMIC_GPIO_DOUT1_SHIFT                               0
#define PMIC_GPIO_DOUT1_SET_ADDR                            \
	MT6359_GPIO_DOUT1_SET
#define PMIC_GPIO_DOUT1_SET_MASK                            0xFFFF
#define PMIC_GPIO_DOUT1_SET_SHIFT                           0
#define PMIC_GPIO_DOUT1_CLR_ADDR                            \
	MT6359_GPIO_DOUT1_CLR
#define PMIC_GPIO_DOUT1_CLR_MASK                            0xFFFF
#define PMIC_GPIO_DOUT1_CLR_SHIFT                           0
#define PMIC_GPIO_PI0_ADDR                                  \
	MT6359_GPIO_PI0
#define PMIC_GPIO_PI0_MASK                                  0xFFFF
#define PMIC_GPIO_PI0_SHIFT                                 0
#define PMIC_GPIO_PI1_ADDR                                  \
	MT6359_GPIO_PI1
#define PMIC_GPIO_PI1_MASK                                  0xF
#define PMIC_GPIO_PI1_SHIFT                                 0
#define PMIC_GPIO_POE0_ADDR                                 \
	MT6359_GPIO_POE0
#define PMIC_GPIO_POE0_MASK                                 0xFFFF
#define PMIC_GPIO_POE0_SHIFT                                0
#define PMIC_GPIO_POE1_ADDR                                 \
	MT6359_GPIO_POE1
#define PMIC_GPIO_POE1_MASK                                 0xF
#define PMIC_GPIO_POE1_SHIFT                                0
#define PMIC_GPIO0_MODE_ADDR                                \
	MT6359_GPIO_MODE0
#define PMIC_GPIO0_MODE_MASK                                0x7
#define PMIC_GPIO0_MODE_SHIFT                               0
#define PMIC_GPIO1_MODE_ADDR                                \
	MT6359_GPIO_MODE0
#define PMIC_GPIO1_MODE_MASK                                0x7
#define PMIC_GPIO1_MODE_SHIFT                               3
#define PMIC_GPIO2_MODE_ADDR                                \
	MT6359_GPIO_MODE0
#define PMIC_GPIO2_MODE_MASK                                0x7
#define PMIC_GPIO2_MODE_SHIFT                               6
#define PMIC_GPIO3_MODE_ADDR                                \
	MT6359_GPIO_MODE0
#define PMIC_GPIO3_MODE_MASK                                0x7
#define PMIC_GPIO3_MODE_SHIFT                               9
#define PMIC_GPIO_MODE0_SET_ADDR                            \
	MT6359_GPIO_MODE0_SET
#define PMIC_GPIO_MODE0_SET_MASK                            0xFFFF
#define PMIC_GPIO_MODE0_SET_SHIFT                           0
#define PMIC_GPIO_MODE0_CLR_ADDR                            \
	MT6359_GPIO_MODE0_CLR
#define PMIC_GPIO_MODE0_CLR_MASK                            0xFFFF
#define PMIC_GPIO_MODE0_CLR_SHIFT                           0
#define PMIC_GPIO4_MODE_ADDR                                \
	MT6359_GPIO_MODE1
#define PMIC_GPIO4_MODE_MASK                                0x7
#define PMIC_GPIO4_MODE_SHIFT                               0
#define PMIC_GPIO5_MODE_ADDR                                \
	MT6359_GPIO_MODE1
#define PMIC_GPIO5_MODE_MASK                                0x7
#define PMIC_GPIO5_MODE_SHIFT                               3
#define PMIC_GPIO6_MODE_ADDR                                \
	MT6359_GPIO_MODE1
#define PMIC_GPIO6_MODE_MASK                                0x7
#define PMIC_GPIO6_MODE_SHIFT                               6
#define PMIC_GPIO7_MODE_ADDR                                \
	MT6359_GPIO_MODE1
#define PMIC_GPIO7_MODE_MASK                                0x7
#define PMIC_GPIO7_MODE_SHIFT                               9
#define PMIC_GPIO_MODE1_SET_ADDR                            \
	MT6359_GPIO_MODE1_SET
#define PMIC_GPIO_MODE1_SET_MASK                            0xFFFF
#define PMIC_GPIO_MODE1_SET_SHIFT                           0
#define PMIC_GPIO_MODE1_CLR_ADDR                            \
	MT6359_GPIO_MODE1_CLR
#define PMIC_GPIO_MODE1_CLR_MASK                            0xFFFF
#define PMIC_GPIO_MODE1_CLR_SHIFT                           0
#define PMIC_GPIO8_MODE_ADDR                                \
	MT6359_GPIO_MODE2
#define PMIC_GPIO8_MODE_MASK                                0x7
#define PMIC_GPIO8_MODE_SHIFT                               0
#define PMIC_GPIO9_MODE_ADDR                                \
	MT6359_GPIO_MODE2
#define PMIC_GPIO9_MODE_MASK                                0x7
#define PMIC_GPIO9_MODE_SHIFT                               3
#define PMIC_GPIO10_MODE_ADDR                               \
	MT6359_GPIO_MODE2
#define PMIC_GPIO10_MODE_MASK                               0x7
#define PMIC_GPIO10_MODE_SHIFT                              6
#define PMIC_GPIO11_MODE_ADDR                               \
	MT6359_GPIO_MODE2
#define PMIC_GPIO11_MODE_MASK                               0x7
#define PMIC_GPIO11_MODE_SHIFT                              9
#define PMIC_GPIO_MODE2_SET_ADDR                            \
	MT6359_GPIO_MODE2_SET
#define PMIC_GPIO_MODE2_SET_MASK                            0xFFFF
#define PMIC_GPIO_MODE2_SET_SHIFT                           0
#define PMIC_GPIO_MODE2_CLR_ADDR                            \
	MT6359_GPIO_MODE2_CLR
#define PMIC_GPIO_MODE2_CLR_MASK                            0xFFFF
#define PMIC_GPIO_MODE2_CLR_SHIFT                           0
#define PMIC_GPIO12_MODE_ADDR                               \
	MT6359_GPIO_MODE3
#define PMIC_GPIO12_MODE_MASK                               0x7
#define PMIC_GPIO12_MODE_SHIFT                              0
#define PMIC_GPIO13_MODE_ADDR                               \
	MT6359_GPIO_MODE3
#define PMIC_GPIO13_MODE_MASK                               0x7
#define PMIC_GPIO13_MODE_SHIFT                              3
#define PMIC_GPIO14_MODE_ADDR                               \
	MT6359_GPIO_MODE3
#define PMIC_GPIO14_MODE_MASK                               0x7
#define PMIC_GPIO14_MODE_SHIFT                              6
#define PMIC_GPIO15_MODE_ADDR                               \
	MT6359_GPIO_MODE3
#define PMIC_GPIO15_MODE_MASK                               0x7
#define PMIC_GPIO15_MODE_SHIFT                              9
#define PMIC_GPIO_MODE3_SET_ADDR                            \
	MT6359_GPIO_MODE3_SET
#define PMIC_GPIO_MODE3_SET_MASK                            0xFFFF
#define PMIC_GPIO_MODE3_SET_SHIFT                           0
#define PMIC_GPIO_MODE3_CLR_ADDR                            \
	MT6359_GPIO_MODE3_CLR
#define PMIC_GPIO_MODE3_CLR_MASK                            0xFFFF
#define PMIC_GPIO_MODE3_CLR_SHIFT                           0
#define PMIC_GPIO16_MODE_ADDR                               \
	MT6359_GPIO_MODE4
#define PMIC_GPIO16_MODE_MASK                               0x7
#define PMIC_GPIO16_MODE_SHIFT                              0
#define PMIC_GPIO17_MODE_ADDR                               \
	MT6359_GPIO_MODE4
#define PMIC_GPIO17_MODE_MASK                               0x7
#define PMIC_GPIO17_MODE_SHIFT                              3
#define PMIC_GPIO18_MODE_ADDR                               \
	MT6359_GPIO_MODE4
#define PMIC_GPIO18_MODE_MASK                               0x7
#define PMIC_GPIO18_MODE_SHIFT                              6
#define PMIC_GPIO19_MODE_ADDR                               \
	MT6359_GPIO_MODE4
#define PMIC_GPIO19_MODE_MASK                               0x7
#define PMIC_GPIO19_MODE_SHIFT                              9
#define PMIC_GPIO_MODE4_SET_ADDR                            \
	MT6359_GPIO_MODE4_SET
#define PMIC_GPIO_MODE4_SET_MASK                            0xFFFF
#define PMIC_GPIO_MODE4_SET_SHIFT                           0
#define PMIC_GPIO_MODE4_CLR_ADDR                            \
	MT6359_GPIO_MODE4_CLR
#define PMIC_GPIO_MODE4_CLR_MASK                            0xFFFF
#define PMIC_GPIO_MODE4_CLR_SHIFT                           0
#define PMIC_GPIO_RSV_ADDR                                  \
	MT6359_GPIO_RSV
#define PMIC_GPIO_RSV_MASK                                  0x1
#define PMIC_GPIO_RSV_SHIFT                                 0
#define PMIC_TOP2_ANA_ID_ADDR                               \
	MT6359_TOP2_ID
#define PMIC_TOP2_ANA_ID_MASK                               0xFF
#define PMIC_TOP2_ANA_ID_SHIFT                              0
#define PMIC_TOP2_DIG_ID_ADDR                               \
	MT6359_TOP2_ID
#define PMIC_TOP2_DIG_ID_MASK                               0xFF
#define PMIC_TOP2_DIG_ID_SHIFT                              8
#define PMIC_TOP2_ANA_MINOR_REV_ADDR                        \
	MT6359_TOP2_REV0
#define PMIC_TOP2_ANA_MINOR_REV_MASK                        0xF
#define PMIC_TOP2_ANA_MINOR_REV_SHIFT                       0
#define PMIC_TOP2_ANA_MAJOR_REV_ADDR                        \
	MT6359_TOP2_REV0
#define PMIC_TOP2_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_TOP2_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_TOP2_DIG_MINOR_REV_ADDR                        \
	MT6359_TOP2_REV0
#define PMIC_TOP2_DIG_MINOR_REV_MASK                        0xF
#define PMIC_TOP2_DIG_MINOR_REV_SHIFT                       8
#define PMIC_TOP2_DIG_MAJOR_REV_ADDR                        \
	MT6359_TOP2_REV0
#define PMIC_TOP2_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_TOP2_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_TOP2_DSN_CBS_ADDR                              \
	MT6359_TOP2_DSN_DBI
#define PMIC_TOP2_DSN_CBS_MASK                              0x3
#define PMIC_TOP2_DSN_CBS_SHIFT                             0
#define PMIC_TOP2_DSN_BIX_ADDR                              \
	MT6359_TOP2_DSN_DBI
#define PMIC_TOP2_DSN_BIX_MASK                              0x3
#define PMIC_TOP2_DSN_BIX_SHIFT                             2
#define PMIC_TOP2_DSN_ESP_ADDR                              \
	MT6359_TOP2_DSN_DBI
#define PMIC_TOP2_DSN_ESP_MASK                              0xFF
#define PMIC_TOP2_DSN_ESP_SHIFT                             8
#define PMIC_TOP2_DSN_FPI_ADDR                              \
	MT6359_TOP2_DSN_DXI
#define PMIC_TOP2_DSN_FPI_MASK                              0xFF
#define PMIC_TOP2_DSN_FPI_SHIFT                             0
#define PMIC_TOP_CLK_OFFSET_ADDR                            \
	MT6359_TOP_PAM0
#define PMIC_TOP_CLK_OFFSET_MASK                            0xFF
#define PMIC_TOP_CLK_OFFSET_SHIFT                           0
#define PMIC_TOP_RST_OFFSET_ADDR                            \
	MT6359_TOP_PAM0
#define PMIC_TOP_RST_OFFSET_MASK                            0xFF
#define PMIC_TOP_RST_OFFSET_SHIFT                           8
#define PMIC_TOP_INT_OFFSET_ADDR                            \
	MT6359_TOP_PAM1
#define PMIC_TOP_INT_OFFSET_MASK                            0xFF
#define PMIC_TOP_INT_OFFSET_SHIFT                           0
#define PMIC_TOP_INT_LEN_ADDR                               \
	MT6359_TOP_PAM1
#define PMIC_TOP_INT_LEN_MASK                               0xFF
#define PMIC_TOP_INT_LEN_SHIFT                              8
#define PMIC_RG_SCK32K_CK_PDN_ADDR                          \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_SCK32K_CK_PDN_MASK                          0x1
#define PMIC_RG_SCK32K_CK_PDN_SHIFT                         0
#define PMIC_RG_INTRP_CK_PDN_ADDR                           \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_INTRP_CK_PDN_MASK                           0x1
#define PMIC_RG_INTRP_CK_PDN_SHIFT                          2
#define PMIC_RG_EFUSE_CK_PDN_ADDR                           \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_EFUSE_CK_PDN_MASK                           0x1
#define PMIC_RG_EFUSE_CK_PDN_SHIFT                          4
#define PMIC_RG_CK_PDN_RSV0_ADDR                            \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_CK_PDN_RSV0_MASK                            0x1
#define PMIC_RG_CK_PDN_RSV0_SHIFT                           5
#define PMIC_RG_CK_PDN_RSV1_ADDR                            \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_CK_PDN_RSV1_MASK                            0x1
#define PMIC_RG_CK_PDN_RSV1_SHIFT                           6
#define PMIC_RG_SPI_CK_PDN_ADDR                             \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_SPI_CK_PDN_MASK                             0x1
#define PMIC_RG_SPI_CK_PDN_SHIFT                            7
#define PMIC_RG_CK_PDN_RSV2_ADDR                            \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_CK_PDN_RSV2_MASK                            0x1
#define PMIC_RG_CK_PDN_RSV2_SHIFT                           8
#define PMIC_RG_PMU32K_CK_PDN_ADDR                          \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_PMU32K_CK_PDN_MASK                          0x1
#define PMIC_RG_PMU32K_CK_PDN_SHIFT                         9
#define PMIC_RG_FQMTR_32K_CK_PDN_ADDR                       \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_FQMTR_32K_CK_PDN_MASK                       0x1
#define PMIC_RG_FQMTR_32K_CK_PDN_SHIFT                      10
#define PMIC_RG_FQMTR_CK_PDN_ADDR                           \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_FQMTR_CK_PDN_MASK                           0x1
#define PMIC_RG_FQMTR_CK_PDN_SHIFT                          11
#define PMIC_RG_PMU128K_CK_PDN_ADDR                         \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_PMU128K_CK_PDN_MASK                         0x1
#define PMIC_RG_PMU128K_CK_PDN_SHIFT                        13
#define PMIC_RG_RTC26M_CK_PDN_ADDR                          \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_RTC26M_CK_PDN_MASK                          0x1
#define PMIC_RG_RTC26M_CK_PDN_SHIFT                         14
#define PMIC_RG_RTC32K_CK_PDN_ADDR                          \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_RTC32K_CK_PDN_MASK                          0x1
#define PMIC_RG_RTC32K_CK_PDN_SHIFT                         15
#define PMIC_TOP_CKPDN_CON0_SET_ADDR                        \
	MT6359_TOP_CKPDN_CON0_SET
#define PMIC_TOP_CKPDN_CON0_SET_MASK                        0xFFFF
#define PMIC_TOP_CKPDN_CON0_SET_SHIFT                       0
#define PMIC_TOP_CKPDN_CON0_CLR_ADDR                        \
	MT6359_TOP_CKPDN_CON0_CLR
#define PMIC_TOP_CKPDN_CON0_CLR_MASK                        0xFFFF
#define PMIC_TOP_CKPDN_CON0_CLR_SHIFT                       0
#define PMIC_RG_RTC32K_1V8_0_PDN_ADDR                       \
	MT6359_TOP_CKPDN_CON1
#define PMIC_RG_RTC32K_1V8_0_PDN_MASK                       0x1
#define PMIC_RG_RTC32K_1V8_0_PDN_SHIFT                      0
#define PMIC_RG_RTC32K_1V8_1_PDN_ADDR                       \
	MT6359_TOP_CKPDN_CON1
#define PMIC_RG_RTC32K_1V8_1_PDN_MASK                       0x1
#define PMIC_RG_RTC32K_1V8_1_PDN_SHIFT                      1
#define PMIC_RG_TRIM_128K_CK_PDN_ADDR                       \
	MT6359_TOP_CKPDN_CON1
#define PMIC_RG_TRIM_128K_CK_PDN_MASK                       0x1
#define PMIC_RG_TRIM_128K_CK_PDN_SHIFT                      2
#define PMIC_RG_BGR_TEST_CK_PDN_ADDR                        \
	MT6359_TOP_CKPDN_CON1
#define PMIC_RG_BGR_TEST_CK_PDN_MASK                        0x1
#define PMIC_RG_BGR_TEST_CK_PDN_SHIFT                       3
#define PMIC_RG_PCHR_TEST_CK_PDN_ADDR                       \
	MT6359_TOP_CKPDN_CON1
#define PMIC_RG_PCHR_TEST_CK_PDN_MASK                       0x1
#define PMIC_RG_PCHR_TEST_CK_PDN_SHIFT                      4
#define PMIC_TOP_CKPDN_CON1_SET_ADDR                        \
	MT6359_TOP_CKPDN_CON1_SET
#define PMIC_TOP_CKPDN_CON1_SET_MASK                        0xFFFF
#define PMIC_TOP_CKPDN_CON1_SET_SHIFT                       0
#define PMIC_TOP_CKPDN_CON1_CLR_ADDR                        \
	MT6359_TOP_CKPDN_CON1_CLR
#define PMIC_TOP_CKPDN_CON1_CLR_MASK                        0xFFFF
#define PMIC_TOP_CKPDN_CON1_CLR_SHIFT                       0
#define PMIC_RG_FQMTR_CK_CKSEL_ADDR                         \
	MT6359_TOP_CKSEL_CON0
#define PMIC_RG_FQMTR_CK_CKSEL_MASK                         0x7
#define PMIC_RG_FQMTR_CK_CKSEL_SHIFT                        0
#define PMIC_RG_RTC_32K1V8_SEL_ADDR                         \
	MT6359_TOP_CKSEL_CON0
#define PMIC_RG_RTC_32K1V8_SEL_MASK                         0x1
#define PMIC_RG_RTC_32K1V8_SEL_SHIFT                        3
#define PMIC_RG_PMU32K_CK_CKSEL_ADDR                        \
	MT6359_TOP_CKSEL_CON0
#define PMIC_RG_PMU32K_CK_CKSEL_MASK                        0x1
#define PMIC_RG_PMU32K_CK_CKSEL_SHIFT                       10
#define PMIC_RG_TOP_CKSEL_CON0_RSV_ADDR                     \
	MT6359_TOP_CKSEL_CON0
#define PMIC_RG_TOP_CKSEL_CON0_RSV_MASK                     0x1F
#define PMIC_RG_TOP_CKSEL_CON0_RSV_SHIFT                    11
#define PMIC_TOP_CKSEL_CON0_SET_ADDR                        \
	MT6359_TOP_CKSEL_CON0_SET
#define PMIC_TOP_CKSEL_CON0_SET_MASK                        0xFFFF
#define PMIC_TOP_CKSEL_CON0_SET_SHIFT                       0
#define PMIC_TOP_CKSEL_CON0_CLR_ADDR                        \
	MT6359_TOP_CKSEL_CON0_CLR
#define PMIC_TOP_CKSEL_CON0_CLR_MASK                        0xFFFF
#define PMIC_TOP_CKSEL_CON0_CLR_SHIFT                       0
#define PMIC_RG_SRCVOLTEN_SW_ADDR                           \
	MT6359_TOP_CKSEL_CON1
#define PMIC_RG_SRCVOLTEN_SW_MASK                           0x1
#define PMIC_RG_SRCVOLTEN_SW_SHIFT                          0
#define PMIC_RG_VOWEN_SW_ADDR                               \
	MT6359_TOP_CKSEL_CON1
#define PMIC_RG_VOWEN_SW_MASK                               0x1
#define PMIC_RG_VOWEN_SW_SHIFT                              1
#define PMIC_RG_SRCVOLTEN_MODE_ADDR                         \
	MT6359_TOP_CKSEL_CON1
#define PMIC_RG_SRCVOLTEN_MODE_MASK                         0x1
#define PMIC_RG_SRCVOLTEN_MODE_SHIFT                        8
#define PMIC_RG_VOWEN_MODE_ADDR                             \
	MT6359_TOP_CKSEL_CON1
#define PMIC_RG_VOWEN_MODE_MASK                             0x1
#define PMIC_RG_VOWEN_MODE_SHIFT                            9
#define PMIC_RG_TOP_CKSEL_CON2_RSV_ADDR                     \
	MT6359_TOP_CKSEL_CON1
#define PMIC_RG_TOP_CKSEL_CON2_RSV_MASK                     0xF
#define PMIC_RG_TOP_CKSEL_CON2_RSV_SHIFT                    12
#define PMIC_TOP_CKSEL_CON1_SET_ADDR                        \
	MT6359_TOP_CKSEL_CON1_SET
#define PMIC_TOP_CKSEL_CON1_SET_MASK                        0xFFFF
#define PMIC_TOP_CKSEL_CON1_SET_SHIFT                       0
#define PMIC_TOP_CKSEL_CON1_CLR_ADDR                        \
	MT6359_TOP_CKSEL_CON1_CLR
#define PMIC_TOP_CKSEL_CON1_CLR_MASK                        0xFFFF
#define PMIC_TOP_CKSEL_CON1_CLR_SHIFT                       0
#define PMIC_RG_REG_CK_DIVSEL_ADDR                          \
	MT6359_TOP_CKDIVSEL_CON0
#define PMIC_RG_REG_CK_DIVSEL_MASK                          0x3
#define PMIC_RG_REG_CK_DIVSEL_SHIFT                         0
#define PMIC_TOP_CKDIVSEL_CON0_RSV_ADDR                     \
	MT6359_TOP_CKDIVSEL_CON0
#define PMIC_TOP_CKDIVSEL_CON0_RSV_MASK                     0x3F
#define PMIC_TOP_CKDIVSEL_CON0_RSV_SHIFT                    10
#define PMIC_TOP_CKDIVSEL_CON0_SET_ADDR                     \
	MT6359_TOP_CKDIVSEL_CON0_SET
#define PMIC_TOP_CKDIVSEL_CON0_SET_MASK                     0xFFFF
#define PMIC_TOP_CKDIVSEL_CON0_SET_SHIFT                    0
#define PMIC_TOP_CKDIVSEL_CON0_CLR_ADDR                     \
	MT6359_TOP_CKDIVSEL_CON0_CLR
#define PMIC_TOP_CKDIVSEL_CON0_CLR_MASK                     0xFFFF
#define PMIC_TOP_CKDIVSEL_CON0_CLR_SHIFT                    0
#define PMIC_RG_EFUSE_CK_PDN_HWEN_ADDR                      \
	MT6359_TOP_CKHWEN_CON0
#define PMIC_RG_EFUSE_CK_PDN_HWEN_MASK                      0x1
#define PMIC_RG_EFUSE_CK_PDN_HWEN_SHIFT                     2
#define PMIC_RG_EINT_32K_CK_PDN_HWEN_ADDR                   \
	MT6359_TOP_CKHWEN_CON0
#define PMIC_RG_EINT_32K_CK_PDN_HWEN_MASK                   0x1
#define PMIC_RG_EINT_32K_CK_PDN_HWEN_SHIFT                  3
#define PMIC_RG_RTC26M_CK_PDN_HWEN_ADDR                     \
	MT6359_TOP_CKHWEN_CON0
#define PMIC_RG_RTC26M_CK_PDN_HWEN_MASK                     0x1
#define PMIC_RG_RTC26M_CK_PDN_HWEN_SHIFT                    5
#define PMIC_TOP_CKHWEN_CON0_RSV_ADDR                       \
	MT6359_TOP_CKHWEN_CON0
#define PMIC_TOP_CKHWEN_CON0_RSV_MASK                       0x3
#define PMIC_TOP_CKHWEN_CON0_RSV_SHIFT                      14
#define PMIC_TOP_CKHWEN_CON0_SET_ADDR                       \
	MT6359_TOP_CKHWEN_CON0_SET
#define PMIC_TOP_CKHWEN_CON0_SET_MASK                       0xFFFF
#define PMIC_TOP_CKHWEN_CON0_SET_SHIFT                      0
#define PMIC_TOP_CKHWEN_CON0_CLR_ADDR                       \
	MT6359_TOP_CKHWEN_CON0_CLR
#define PMIC_TOP_CKHWEN_CON0_CLR_MASK                       0xFFFF
#define PMIC_TOP_CKHWEN_CON0_CLR_SHIFT                      0
#define PMIC_RG_PMU128K_CK_TST_DIS_ADDR                     \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_PMU128K_CK_TST_DIS_MASK                     0x1
#define PMIC_RG_PMU128K_CK_TST_DIS_SHIFT                    0
#define PMIC_RG_DCXO_1M_CK_TST_DIS_ADDR                     \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_DCXO_1M_CK_TST_DIS_MASK                     0x1
#define PMIC_RG_DCXO_1M_CK_TST_DIS_SHIFT                    1
#define PMIC_RG_DCXO_26M_CK_TST_DIS_ADDR                    \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_DCXO_26M_CK_TST_DIS_MASK                    0x1
#define PMIC_RG_DCXO_26M_CK_TST_DIS_SHIFT                   2
#define PMIC_RG_XO_CLK_26M_DIG_TST_DIS_ADDR                 \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_XO_CLK_26M_DIG_TST_DIS_MASK                 0x1
#define PMIC_RG_XO_CLK_26M_DIG_TST_DIS_SHIFT                3
#define PMIC_RG_RTC_26M_CK_TST_DIS_ADDR                     \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_RTC_26M_CK_TST_DIS_MASK                     0x1
#define PMIC_RG_RTC_26M_CK_TST_DIS_SHIFT                    4
#define PMIC_RG_RTC_32K_CK_TST_DIS_ADDR                     \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_RTC_32K_CK_TST_DIS_MASK                     0x1
#define PMIC_RG_RTC_32K_CK_TST_DIS_SHIFT                    5
#define PMIC_RG_SCK_32K_CK_TST_DIS_ADDR                     \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_SCK_32K_CK_TST_DIS_MASK                     0x1
#define PMIC_RG_SCK_32K_CK_TST_DIS_SHIFT                    6
#define PMIC_TOP_CKTST_CON0_RSV_ADDR                        \
	MT6359_TOP_CKTST_CON0
#define PMIC_TOP_CKTST_CON0_RSV_MASK                        0xFF
#define PMIC_TOP_CKTST_CON0_RSV_SHIFT                       8
#define PMIC_RG_PMU128K_CK_TSTSEL_ADDR                      \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_PMU128K_CK_TSTSEL_MASK                      0x1
#define PMIC_RG_PMU128K_CK_TSTSEL_SHIFT                     0
#define PMIC_RG_DCXO_1M_CK_TSTSEL_ADDR                      \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_DCXO_1M_CK_TSTSEL_MASK                      0x1
#define PMIC_RG_DCXO_1M_CK_TSTSEL_SHIFT                     1
#define PMIC_RG_DCXO_26M_CK_TSTSEL_ADDR                     \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_DCXO_26M_CK_TSTSEL_MASK                     0x1
#define PMIC_RG_DCXO_26M_CK_TSTSEL_SHIFT                    2
#define PMIC_RG_XO_CLK_26M_DIG_TSTSEL_ADDR                  \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_XO_CLK_26M_DIG_TSTSEL_MASK                  0x1
#define PMIC_RG_XO_CLK_26M_DIG_TSTSEL_SHIFT                 3
#define PMIC_RG_RTC_26M_CK_TSTSEL_ADDR                      \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_RTC_26M_CK_TSTSEL_MASK                      0x1
#define PMIC_RG_RTC_26M_CK_TSTSEL_SHIFT                     4
#define PMIC_RG_RTC_32K_CK_TSTSEL_ADDR                      \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_RTC_32K_CK_TSTSEL_MASK                      0x1
#define PMIC_RG_RTC_32K_CK_TSTSEL_SHIFT                     5
#define PMIC_RG_SCK_32K_CK_TSTSEL_ADDR                      \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_SCK_32K_CK_TSTSEL_MASK                      0x1
#define PMIC_RG_SCK_32K_CK_TSTSEL_SHIFT                     6
#define PMIC_RG_EFUSE_CK_TSTSEL_ADDR                        \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_EFUSE_CK_TSTSEL_MASK                        0x1
#define PMIC_RG_EFUSE_CK_TSTSEL_SHIFT                       7
#define PMIC_RG_BGR_TEST_CK_TSTSEL_ADDR                     \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_BGR_TEST_CK_TSTSEL_MASK                     0x1
#define PMIC_RG_BGR_TEST_CK_TSTSEL_SHIFT                    8
#define PMIC_RG_PCHR_TEST_CK_TSTSEL_ADDR                    \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_PCHR_TEST_CK_TSTSEL_MASK                    0x1
#define PMIC_RG_PCHR_TEST_CK_TSTSEL_SHIFT                   9
#define PMIC_RG_FQMTR_CK_TSTSEL_ADDR                        \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_FQMTR_CK_TSTSEL_MASK                        0x1
#define PMIC_RG_FQMTR_CK_TSTSEL_SHIFT                       10
#define PMIC_RG_DCXO1M_TSTCK_SEL_ADDR                       \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_DCXO1M_TSTCK_SEL_MASK                       0x1
#define PMIC_RG_DCXO1M_TSTCK_SEL_SHIFT                      11
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_SEL_ADDR               \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_SEL_MASK               0x1
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_SEL_SHIFT              0
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_ADDR                   \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_MASK                   0x1
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_SHIFT                  1
#define PMIC_RG_DCXO26M_CKEN_BM_SW_SEL_ADDR                 \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_BM_SW_SEL_MASK                 0x1
#define PMIC_RG_DCXO26M_CKEN_BM_SW_SEL_SHIFT                2
#define PMIC_RG_DCXO26M_CKEN_BM_SW_ADDR                     \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_BM_SW_MASK                     0x1
#define PMIC_RG_DCXO26M_CKEN_BM_SW_SHIFT                    3
#define PMIC_RG_DCXO26M_CKEN_HK_SW_SEL_ADDR                 \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_HK_SW_SEL_MASK                 0x1
#define PMIC_RG_DCXO26M_CKEN_HK_SW_SEL_SHIFT                4
#define PMIC_RG_DCXO26M_CKEN_HK_SW_ADDR                     \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_HK_SW_MASK                     0x1
#define PMIC_RG_DCXO26M_CKEN_HK_SW_SHIFT                    5
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_SEL_ADDR                \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_SEL_MASK                0x1
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_SEL_SHIFT               6
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_ADDR                    \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_MASK                    0x1
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_SHIFT                   7
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_SEL_ADDR                \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_SEL_MASK                0x1
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_SEL_SHIFT               8
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_ADDR                    \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_MASK                    0x1
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_SHIFT                   9
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_SEL_ADDR                \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_SEL_MASK                0x1
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_SEL_SHIFT               10
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_ADDR                    \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_MASK                    0x1
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_SHIFT                   11
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_SEL_ADDR                \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_SEL_MASK                0x1
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_SEL_SHIFT               0
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_ADDR                    \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_MASK                    0x1
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_SHIFT                   1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_SEL_ADDR                 \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_SEL_MASK                 0x1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_SEL_SHIFT                2
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_ADDR                     \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_MASK                     0x1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_SHIFT                    3
#define PMIC_RG_DCXO1M_CKEN_HK_SW_SEL_ADDR                  \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_HK_SW_SEL_MASK                  0x1
#define PMIC_RG_DCXO1M_CKEN_HK_SW_SEL_SHIFT                 4
#define PMIC_RG_DCXO1M_CKEN_HK_SW_ADDR                      \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_HK_SW_MASK                      0x1
#define PMIC_RG_DCXO1M_CKEN_HK_SW_SHIFT                     5
#define PMIC_RG_TOP_MDB_DCM_SW_MODE_ADDR                    \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_TOP_MDB_DCM_SW_MODE_MASK                    0x1
#define PMIC_RG_TOP_MDB_DCM_SW_MODE_SHIFT                   0
#define PMIC_RG_TOP_MDB_DCM_SW_EN_ADDR                      \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_TOP_MDB_DCM_SW_EN_MASK                      0x1
#define PMIC_RG_TOP_MDB_DCM_SW_EN_SHIFT                     1
#define PMIC_RG_SCK_MDB_DCM_SW_MODE_ADDR                    \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_SCK_MDB_DCM_SW_MODE_MASK                    0x1
#define PMIC_RG_SCK_MDB_DCM_SW_MODE_SHIFT                   2
#define PMIC_RG_SCK_MDB_DCM_SW_EN_ADDR                      \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_SCK_MDB_DCM_SW_EN_MASK                      0x1
#define PMIC_RG_SCK_MDB_DCM_SW_EN_SHIFT                     3
#define PMIC_RG_LDO_MDB_DCM_SW_MODE_ADDR                    \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_LDO_MDB_DCM_SW_MODE_MASK                    0x1
#define PMIC_RG_LDO_MDB_DCM_SW_MODE_SHIFT                   4
#define PMIC_RG_LDO_MDB_DCM_SW_EN_ADDR                      \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_LDO_MDB_DCM_SW_EN_MASK                      0x1
#define PMIC_RG_LDO_MDB_DCM_SW_EN_SHIFT                     5
#define PMIC_RG_BUCK_MDB_DCM_SW_MODE_ADDR                   \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_BUCK_MDB_DCM_SW_MODE_MASK                   0x1
#define PMIC_RG_BUCK_MDB_DCM_SW_MODE_SHIFT                  6
#define PMIC_RG_BUCK_MDB_DCM_SW_EN_ADDR                     \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_BUCK_MDB_DCM_SW_EN_MASK                     0x1
#define PMIC_RG_BUCK_MDB_DCM_SW_EN_SHIFT                    7
#define PMIC_RG_MDB_DCXO26M_DCM_LP_EN_ADDR                  \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_MDB_DCXO26M_DCM_LP_EN_MASK                  0x1
#define PMIC_RG_MDB_DCXO26M_DCM_LP_EN_SHIFT                 12
#define PMIC_RG_EFUSE_MAN_RST_ADDR                          \
	MT6359_TOP_RST_CON0
#define PMIC_RG_EFUSE_MAN_RST_MASK                          0x1
#define PMIC_RG_EFUSE_MAN_RST_SHIFT                         0
#define PMIC_RG_DRIVER_RST_ADDR                             \
	MT6359_TOP_RST_CON0
#define PMIC_RG_DRIVER_RST_MASK                             0x1
#define PMIC_RG_DRIVER_RST_SHIFT                            6
#define PMIC_RG_FQMTR_RST_ADDR                              \
	MT6359_TOP_RST_CON0
#define PMIC_RG_FQMTR_RST_MASK                              0x1
#define PMIC_RG_FQMTR_RST_SHIFT                             8
#define PMIC_RG_RTC_RST_ADDR                                \
	MT6359_TOP_RST_CON0
#define PMIC_RG_RTC_RST_MASK                                0x1
#define PMIC_RG_RTC_RST_SHIFT                               9
#define PMIC_RG_TYPE_C_CC_RST_ADDR                          \
	MT6359_TOP_RST_CON0
#define PMIC_RG_TYPE_C_CC_RST_MASK                          0x1
#define PMIC_RG_TYPE_C_CC_RST_SHIFT                         10
#define PMIC_RG_CLK_TRIM_RST_ADDR                           \
	MT6359_TOP_RST_CON0
#define PMIC_RG_CLK_TRIM_RST_MASK                           0x1
#define PMIC_RG_CLK_TRIM_RST_SHIFT                          14
#define PMIC_RG_BUCK_SRCLKEN_RST_ADDR                       \
	MT6359_TOP_RST_CON0
#define PMIC_RG_BUCK_SRCLKEN_RST_MASK                       0x1
#define PMIC_RG_BUCK_SRCLKEN_RST_SHIFT                      15
#define PMIC_TOP_RST_CON0_SET_ADDR                          \
	MT6359_TOP_RST_CON0_SET
#define PMIC_TOP_RST_CON0_SET_MASK                          0xFFFF
#define PMIC_TOP_RST_CON0_SET_SHIFT                         0
#define PMIC_TOP_RST_CON0_CLR_ADDR                          \
	MT6359_TOP_RST_CON0_CLR
#define PMIC_TOP_RST_CON0_CLR_MASK                          0xFFFF
#define PMIC_TOP_RST_CON0_CLR_SHIFT                         0
#define PMIC_RG_BUCK_PROT_PMPP_RST_ADDR                     \
	MT6359_TOP_RST_CON1
#define PMIC_RG_BUCK_PROT_PMPP_RST_MASK                     0x1
#define PMIC_RG_BUCK_PROT_PMPP_RST_SHIFT                    1
#define PMIC_RG_SPK_RST_ADDR                                \
	MT6359_TOP_RST_CON1
#define PMIC_RG_SPK_RST_MASK                                0x1
#define PMIC_RG_SPK_RST_SHIFT                               2
#define PMIC_RG_FT_VR_SYSRSTB_ADDR                          \
	MT6359_TOP_RST_CON1
#define PMIC_RG_FT_VR_SYSRSTB_MASK                          0x1
#define PMIC_RG_FT_VR_SYSRSTB_SHIFT                         4
#define PMIC_RG_LDO_CALI_RST_ADDR                           \
	MT6359_TOP_RST_CON1
#define PMIC_RG_LDO_CALI_RST_MASK                           0x1
#define PMIC_RG_LDO_CALI_RST_SHIFT                          7
#define PMIC_TOP_RST_CON1_RSV_ADDR                          \
	MT6359_TOP_RST_CON1
#define PMIC_TOP_RST_CON1_RSV_MASK                          0x1
#define PMIC_TOP_RST_CON1_RSV_SHIFT                         8
#define PMIC_TOP_RST_CON1_SET_ADDR                          \
	MT6359_TOP_RST_CON1_SET
#define PMIC_TOP_RST_CON1_SET_MASK                          0xFFFF
#define PMIC_TOP_RST_CON1_SET_SHIFT                         0
#define PMIC_TOP_RST_CON1_CLR_ADDR                          \
	MT6359_TOP_RST_CON1_CLR
#define PMIC_TOP_RST_CON1_CLR_MASK                          0xFFFF
#define PMIC_TOP_RST_CON1_CLR_SHIFT                         0
#define PMIC_RG_CHR_LDO_DET_MODE_ADDR                       \
	MT6359_TOP_RST_CON2
#define PMIC_RG_CHR_LDO_DET_MODE_MASK                       0x1
#define PMIC_RG_CHR_LDO_DET_MODE_SHIFT                      0
#define PMIC_RG_CHR_LDO_DET_SW_ADDR                         \
	MT6359_TOP_RST_CON2
#define PMIC_RG_CHR_LDO_DET_SW_MASK                         0x1
#define PMIC_RG_CHR_LDO_DET_SW_SHIFT                        1
#define PMIC_RG_CHRWDT_FLAG_MODE_ADDR                       \
	MT6359_TOP_RST_CON2
#define PMIC_RG_CHRWDT_FLAG_MODE_MASK                       0x1
#define PMIC_RG_CHRWDT_FLAG_MODE_SHIFT                      2
#define PMIC_RG_CHRWDT_FLAG_SW_ADDR                         \
	MT6359_TOP_RST_CON2
#define PMIC_RG_CHRWDT_FLAG_SW_MASK                         0x1
#define PMIC_RG_CHRWDT_FLAG_SW_SHIFT                        3
#define PMIC_TOP_RST_CON2_RSV_ADDR                          \
	MT6359_TOP_RST_CON2
#define PMIC_TOP_RST_CON2_RSV_MASK                          0xF
#define PMIC_TOP_RST_CON2_RSV_SHIFT                         4
#define PMIC_RG_GPIO_RST_SEL_ADDR                           \
	MT6359_TOP_RST_CON3
#define PMIC_RG_GPIO_RST_SEL_MASK                           0x1
#define PMIC_RG_GPIO_RST_SEL_SHIFT                          0
#define PMIC_RG_WDTRSTB_EN_ADDR                             \
	MT6359_TOP_RST_MISC
#define PMIC_RG_WDTRSTB_EN_MASK                             0x1
#define PMIC_RG_WDTRSTB_EN_SHIFT                            0
#define PMIC_RG_WDTRSTB_MODE_ADDR                           \
	MT6359_TOP_RST_MISC
#define PMIC_RG_WDTRSTB_MODE_MASK                           0x1
#define PMIC_RG_WDTRSTB_MODE_SHIFT                          1
#define PMIC_WDTRSTB_STATUS_ADDR                            \
	MT6359_TOP_RST_MISC
#define PMIC_WDTRSTB_STATUS_MASK                            0x1
#define PMIC_WDTRSTB_STATUS_SHIFT                           2
#define PMIC_WDTRSTB_STATUS_CLR_ADDR                        \
	MT6359_TOP_RST_MISC
#define PMIC_WDTRSTB_STATUS_CLR_MASK                        0x1
#define PMIC_WDTRSTB_STATUS_CLR_SHIFT                       3
#define PMIC_RG_WDTRSTB_FB_EN_ADDR                          \
	MT6359_TOP_RST_MISC
#define PMIC_RG_WDTRSTB_FB_EN_MASK                          0x1
#define PMIC_RG_WDTRSTB_FB_EN_SHIFT                         4
#define PMIC_RG_WDTRSTB_DEB_ADDR                            \
	MT6359_TOP_RST_MISC
#define PMIC_RG_WDTRSTB_DEB_MASK                            0x1
#define PMIC_RG_WDTRSTB_DEB_SHIFT                           5
#define PMIC_RG_PWRKEY_KEY_MODE_RSV_ADDR                    \
	MT6359_TOP_RST_MISC
#define PMIC_RG_PWRKEY_KEY_MODE_RSV_MASK                    0x1
#define PMIC_RG_PWRKEY_KEY_MODE_RSV_SHIFT                   8
#define PMIC_RG_PWRKEY_RST_EN_RSV_ADDR                      \
	MT6359_TOP_RST_MISC
#define PMIC_RG_PWRKEY_RST_EN_RSV_MASK                      0x1
#define PMIC_RG_PWRKEY_RST_EN_RSV_SHIFT                     9
#define PMIC_RG_PWRRST_TMR_DIS_RSV_ADDR                     \
	MT6359_TOP_RST_MISC
#define PMIC_RG_PWRRST_TMR_DIS_RSV_MASK                     0x1
#define PMIC_RG_PWRRST_TMR_DIS_RSV_SHIFT                    10
#define PMIC_RG_PWRKEY_RST_TD_RSV_ADDR                      \
	MT6359_TOP_RST_MISC
#define PMIC_RG_PWRKEY_RST_TD_RSV_MASK                      0x3
#define PMIC_RG_PWRKEY_RST_TD_RSV_SHIFT                     12
#define PMIC_TOP_RST_MISC_RSV_ADDR                          \
	MT6359_TOP_RST_MISC
#define PMIC_TOP_RST_MISC_RSV_MASK                          0x3
#define PMIC_TOP_RST_MISC_RSV_SHIFT                         14
#define PMIC_TOP_RST_MISC_SET_ADDR                          \
	MT6359_TOP_RST_MISC_SET
#define PMIC_TOP_RST_MISC_SET_MASK                          0xFFFF
#define PMIC_TOP_RST_MISC_SET_SHIFT                         0
#define PMIC_TOP_RST_MISC_CLR_ADDR                          \
	MT6359_TOP_RST_MISC_CLR
#define PMIC_TOP_RST_MISC_CLR_MASK                          0xFFFF
#define PMIC_TOP_RST_MISC_CLR_SHIFT                         0
#define PMIC_VPWRIN_RSTB_STATUS_ADDR                        \
	MT6359_TOP_RST_STATUS
#define PMIC_VPWRIN_RSTB_STATUS_MASK                        0x1
#define PMIC_VPWRIN_RSTB_STATUS_SHIFT                       0
#define PMIC_DDLO_RSTB_STATUS_ADDR                          \
	MT6359_TOP_RST_STATUS
#define PMIC_DDLO_RSTB_STATUS_MASK                          0x1
#define PMIC_DDLO_RSTB_STATUS_SHIFT                         1
#define PMIC_UVLO_RSTB_STATUS_ADDR                          \
	MT6359_TOP_RST_STATUS
#define PMIC_UVLO_RSTB_STATUS_MASK                          0x1
#define PMIC_UVLO_RSTB_STATUS_SHIFT                         2
#define PMIC_RTC_DDLO_RSTB_STATUS_ADDR                      \
	MT6359_TOP_RST_STATUS
#define PMIC_RTC_DDLO_RSTB_STATUS_MASK                      0x1
#define PMIC_RTC_DDLO_RSTB_STATUS_SHIFT                     3
#define PMIC_CHRWDT_REG_RSTB_STATUS_ADDR                    \
	MT6359_TOP_RST_STATUS
#define PMIC_CHRWDT_REG_RSTB_STATUS_MASK                    0x1
#define PMIC_CHRWDT_REG_RSTB_STATUS_SHIFT                   4
#define PMIC_CHRDET_REG_RSTB_STATUS_ADDR                    \
	MT6359_TOP_RST_STATUS
#define PMIC_CHRDET_REG_RSTB_STATUS_MASK                    0x1
#define PMIC_CHRDET_REG_RSTB_STATUS_SHIFT                   5
#define PMIC_BWDT_DDLO_RSTB_STATUS_ADDR                     \
	MT6359_TOP_RST_STATUS
#define PMIC_BWDT_DDLO_RSTB_STATUS_MASK                     0x1
#define PMIC_BWDT_DDLO_RSTB_STATUS_SHIFT                    6
#define PMIC_TOP_RST_STATUS_RSV_ADDR                        \
	MT6359_TOP_RST_STATUS
#define PMIC_TOP_RST_STATUS_RSV_MASK                        0x1
#define PMIC_TOP_RST_STATUS_RSV_SHIFT                       7
#define PMIC_TOP_RST_STATUS_SET_ADDR                        \
	MT6359_TOP_RST_STATUS_SET
#define PMIC_TOP_RST_STATUS_SET_MASK                        0xFFFF
#define PMIC_TOP_RST_STATUS_SET_SHIFT                       0
#define PMIC_TOP_RST_STATUS_CLR_ADDR                        \
	MT6359_TOP_RST_STATUS_CLR
#define PMIC_TOP_RST_STATUS_CLR_MASK                        0xFFFF
#define PMIC_TOP_RST_STATUS_CLR_SHIFT                       0
#define PMIC_DCXO1M_CKEN_BUCK_ADDR                          \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO1M_CKEN_BUCK_MASK                          0x1
#define PMIC_DCXO1M_CKEN_BUCK_SHIFT                         0
#define PMIC_DCXO1M_CKEN_LDO_ADDR                           \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO1M_CKEN_LDO_MASK                           0x1
#define PMIC_DCXO1M_CKEN_LDO_SHIFT                          1
#define PMIC_DCXO1M_CKEN_HK_ADDR                            \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO1M_CKEN_HK_MASK                            0x1
#define PMIC_DCXO1M_CKEN_HK_SHIFT                           2
#define PMIC_DCXO26M_CKEN_BUCK_ADDR                         \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_BUCK_MASK                         0x1
#define PMIC_DCXO26M_CKEN_BUCK_SHIFT                        4
#define PMIC_DCXO26M_CKEN_LDO_ADDR                          \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_LDO_MASK                          0x1
#define PMIC_DCXO26M_CKEN_LDO_SHIFT                         5
#define PMIC_DCXO26M_CKEN_HK_ADDR                           \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_HK_MASK                           0x1
#define PMIC_DCXO26M_CKEN_HK_SHIFT                          6
#define PMIC_DCXO26M_CKEN_BM_ADDR                           \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_BM_MASK                           0x1
#define PMIC_DCXO26M_CKEN_BM_SHIFT                          7
#define PMIC_DCXO26M_CKEN_SCK_ADDR                          \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_SCK_MASK                          0x1
#define PMIC_DCXO26M_CKEN_SCK_SHIFT                         8
#define PMIC_DCXO26M_CKEN_MDB_ADDR                          \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_MDB_MASK                          0x1
#define PMIC_DCXO26M_CKEN_MDB_SHIFT                         9
#define PMIC_DCXO1M_CKEN_ADDR                               \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO1M_CKEN_MASK                               0x1
#define PMIC_DCXO1M_CKEN_SHIFT                              12
#define PMIC_DCXO26M_CKEN_ADDR                              \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_MASK                              0x1
#define PMIC_DCXO26M_CKEN_SHIFT                             13
#define PMIC_TOP2_ELR_LEN_ADDR                              \
	MT6359_TOP2_ELR_NUM
#define PMIC_TOP2_ELR_LEN_MASK                              0xFF
#define PMIC_TOP2_ELR_LEN_SHIFT                             0
#define PMIC_RG_TOP2_RSV0_ADDR                              \
	MT6359_TOP2_ELR0
#define PMIC_RG_TOP2_RSV0_MASK                              0xFFFF
#define PMIC_RG_TOP2_RSV0_SHIFT                             0
#define PMIC_RG_TOP2_RSV1_ADDR                              \
	MT6359_TOP2_ELR1
#define PMIC_RG_TOP2_RSV1_MASK                              0xFFFF
#define PMIC_RG_TOP2_RSV1_SHIFT                             0
#define PMIC_TOP3_ANA_ID_ADDR                               \
	MT6359_TOP3_ID
#define PMIC_TOP3_ANA_ID_MASK                               0xFF
#define PMIC_TOP3_ANA_ID_SHIFT                              0
#define PMIC_TOP3_DIG_ID_ADDR                               \
	MT6359_TOP3_ID
#define PMIC_TOP3_DIG_ID_MASK                               0xFF
#define PMIC_TOP3_DIG_ID_SHIFT                              8
#define PMIC_TOP3_ANA_MINOR_REV_ADDR                        \
	MT6359_TOP3_REV0
#define PMIC_TOP3_ANA_MINOR_REV_MASK                        0xF
#define PMIC_TOP3_ANA_MINOR_REV_SHIFT                       0
#define PMIC_TOP3_ANA_MAJOR_REV_ADDR                        \
	MT6359_TOP3_REV0
#define PMIC_TOP3_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_TOP3_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_TOP3_DIG_MINOR_REV_ADDR                        \
	MT6359_TOP3_REV0
#define PMIC_TOP3_DIG_MINOR_REV_MASK                        0xF
#define PMIC_TOP3_DIG_MINOR_REV_SHIFT                       8
#define PMIC_TOP3_DIG_MAJOR_REV_ADDR                        \
	MT6359_TOP3_REV0
#define PMIC_TOP3_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_TOP3_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_TOP3_DSN_CBS_ADDR                              \
	MT6359_TOP3_DSN_DBI
#define PMIC_TOP3_DSN_CBS_MASK                              0x3
#define PMIC_TOP3_DSN_CBS_SHIFT                             0
#define PMIC_TOP3_DSN_BIX_ADDR                              \
	MT6359_TOP3_DSN_DBI
#define PMIC_TOP3_DSN_BIX_MASK                              0x3
#define PMIC_TOP3_DSN_BIX_SHIFT                             2
#define PMIC_TOP3_DSN_ESP_ADDR                              \
	MT6359_TOP3_DSN_DBI
#define PMIC_TOP3_DSN_ESP_MASK                              0xFF
#define PMIC_TOP3_DSN_ESP_SHIFT                             8
#define PMIC_TOP3_DSN_FPI_ADDR                              \
	MT6359_TOP3_DSN_DXI
#define PMIC_TOP3_DSN_FPI_MASK                              0xFF
#define PMIC_TOP3_DSN_FPI_SHIFT                             0
#define PMIC_RG_INT_EN_SPI_CMD_ALERT_ADDR                   \
	MT6359_MISC_TOP_INT_CON0
#define PMIC_RG_INT_EN_SPI_CMD_ALERT_MASK                   0x1
#define PMIC_RG_INT_EN_SPI_CMD_ALERT_SHIFT                  0
#define PMIC_MISC_TOP_INT_CON0_SET_ADDR                     \
	MT6359_MISC_TOP_INT_CON0_SET
#define PMIC_MISC_TOP_INT_CON0_SET_MASK                     0xFFFF
#define PMIC_MISC_TOP_INT_CON0_SET_SHIFT                    0
#define PMIC_MISC_TOP_INT_CON0_CLR_ADDR                     \
	MT6359_MISC_TOP_INT_CON0_CLR
#define PMIC_MISC_TOP_INT_CON0_CLR_MASK                     0xFFFF
#define PMIC_MISC_TOP_INT_CON0_CLR_SHIFT                    0
#define PMIC_RG_INT_MASK_SPI_CMD_ALERT_ADDR                 \
	MT6359_MISC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_SPI_CMD_ALERT_MASK                 0x1
#define PMIC_RG_INT_MASK_SPI_CMD_ALERT_SHIFT                0
#define PMIC_MISC_TOP_INT_MASK_CON0_SET_ADDR                \
	MT6359_MISC_TOP_INT_MASK_CON0_SET
#define PMIC_MISC_TOP_INT_MASK_CON0_SET_MASK                0xFFFF
#define PMIC_MISC_TOP_INT_MASK_CON0_SET_SHIFT               0
#define PMIC_MISC_TOP_INT_MASK_CON0_CLR_ADDR                \
	MT6359_MISC_TOP_INT_MASK_CON0_CLR
#define PMIC_MISC_TOP_INT_MASK_CON0_CLR_MASK                0xFFFF
#define PMIC_MISC_TOP_INT_MASK_CON0_CLR_SHIFT               0
#define PMIC_RG_INT_STATUS_SPI_CMD_ALERT_ADDR               \
	MT6359_MISC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_SPI_CMD_ALERT_MASK               0x1
#define PMIC_RG_INT_STATUS_SPI_CMD_ALERT_SHIFT              0
#define PMIC_RG_INT_RAW_STATUS_SPI_CMD_ALERT_ADDR           \
	MT6359_MISC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_SPI_CMD_ALERT_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_SPI_CMD_ALERT_SHIFT          0
#define PMIC_RG_INT_MASK_BUCK_TOP_ADDR                      \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BUCK_TOP_MASK                      0x1
#define PMIC_RG_INT_MASK_BUCK_TOP_SHIFT                     0
#define PMIC_RG_INT_MASK_LDO_TOP_ADDR                       \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_LDO_TOP_MASK                       0x1
#define PMIC_RG_INT_MASK_LDO_TOP_SHIFT                      1
#define PMIC_RG_INT_MASK_PSC_TOP_ADDR                       \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_PSC_TOP_MASK                       0x1
#define PMIC_RG_INT_MASK_PSC_TOP_SHIFT                      2
#define PMIC_RG_INT_MASK_SCK_TOP_ADDR                       \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_SCK_TOP_MASK                       0x1
#define PMIC_RG_INT_MASK_SCK_TOP_SHIFT                      3
#define PMIC_RG_INT_MASK_BM_TOP_ADDR                        \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BM_TOP_MASK                        0x1
#define PMIC_RG_INT_MASK_BM_TOP_SHIFT                       4
#define PMIC_RG_INT_MASK_HK_TOP_ADDR                        \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_HK_TOP_MASK                        0x1
#define PMIC_RG_INT_MASK_HK_TOP_SHIFT                       5
#define PMIC_RG_INT_MASK_XPP_TOP_ADDR                       \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_XPP_TOP_MASK                       0x1
#define PMIC_RG_INT_MASK_XPP_TOP_SHIFT                      6
#define PMIC_RG_INT_MASK_AUD_TOP_ADDR                       \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_AUD_TOP_MASK                       0x1
#define PMIC_RG_INT_MASK_AUD_TOP_SHIFT                      7
#define PMIC_RG_INT_MASK_MISC_TOP_ADDR                      \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_MISC_TOP_MASK                      0x1
#define PMIC_RG_INT_MASK_MISC_TOP_SHIFT                     8
#define PMIC_TOP_INT_MASK_CON0_SET_ADDR                     \
	MT6359_TOP_INT_MASK_CON0_SET
#define PMIC_TOP_INT_MASK_CON0_SET_MASK                     0xFFFF
#define PMIC_TOP_INT_MASK_CON0_SET_SHIFT                    0
#define PMIC_TOP_INT_MASK_CON0_CLR_ADDR                     \
	MT6359_TOP_INT_MASK_CON0_CLR
#define PMIC_TOP_INT_MASK_CON0_CLR_MASK                     0xFFFF
#define PMIC_TOP_INT_MASK_CON0_CLR_SHIFT                    0
#define PMIC_INT_STATUS_BUCK_TOP_ADDR                       \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_BUCK_TOP_MASK                       0x1
#define PMIC_INT_STATUS_BUCK_TOP_SHIFT                      0
#define PMIC_INT_STATUS_LDO_TOP_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_LDO_TOP_MASK                        0x1
#define PMIC_INT_STATUS_LDO_TOP_SHIFT                       1
#define PMIC_INT_STATUS_PSC_TOP_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_PSC_TOP_MASK                        0x1
#define PMIC_INT_STATUS_PSC_TOP_SHIFT                       2
#define PMIC_INT_STATUS_SCK_TOP_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_SCK_TOP_MASK                        0x1
#define PMIC_INT_STATUS_SCK_TOP_SHIFT                       3
#define PMIC_INT_STATUS_BM_TOP_ADDR                         \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_BM_TOP_MASK                         0x1
#define PMIC_INT_STATUS_BM_TOP_SHIFT                        4
#define PMIC_INT_STATUS_HK_TOP_ADDR                         \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_HK_TOP_MASK                         0x1
#define PMIC_INT_STATUS_HK_TOP_SHIFT                        5
#define PMIC_INT_STATUS_XPP_TOP_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_XPP_TOP_MASK                        0x1
#define PMIC_INT_STATUS_XPP_TOP_SHIFT                       6
#define PMIC_INT_STATUS_AUD_TOP_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_AUD_TOP_MASK                        0x1
#define PMIC_INT_STATUS_AUD_TOP_SHIFT                       7
#define PMIC_INT_STATUS_MISC_TOP_ADDR                       \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_MISC_TOP_MASK                       0x1
#define PMIC_INT_STATUS_MISC_TOP_SHIFT                      8
#define PMIC_INT_STATUS_TOP_RSV_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_TOP_RSV_MASK                        0x7F
#define PMIC_INT_STATUS_TOP_RSV_SHIFT                       9
#define PMIC_INT_RAW_STATUS_BUCK_TOP_ADDR                   \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_BUCK_TOP_MASK                   0x1
#define PMIC_INT_RAW_STATUS_BUCK_TOP_SHIFT                  0
#define PMIC_INT_RAW_STATUS_LDO_TOP_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_LDO_TOP_MASK                    0x1
#define PMIC_INT_RAW_STATUS_LDO_TOP_SHIFT                   1
#define PMIC_INT_RAW_STATUS_PSC_TOP_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_PSC_TOP_MASK                    0x1
#define PMIC_INT_RAW_STATUS_PSC_TOP_SHIFT                   2
#define PMIC_INT_RAW_STATUS_SCK_TOP_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_SCK_TOP_MASK                    0x1
#define PMIC_INT_RAW_STATUS_SCK_TOP_SHIFT                   3
#define PMIC_INT_RAW_STATUS_BM_TOP_ADDR                     \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_BM_TOP_MASK                     0x1
#define PMIC_INT_RAW_STATUS_BM_TOP_SHIFT                    4
#define PMIC_INT_RAW_STATUS_HK_TOP_ADDR                     \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_HK_TOP_MASK                     0x1
#define PMIC_INT_RAW_STATUS_HK_TOP_SHIFT                    5
#define PMIC_INT_RAW_STATUS_XPP_TOP_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_XPP_TOP_MASK                    0x1
#define PMIC_INT_RAW_STATUS_XPP_TOP_SHIFT                   6
#define PMIC_INT_RAW_STATUS_AUD_TOP_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_AUD_TOP_MASK                    0x1
#define PMIC_INT_RAW_STATUS_AUD_TOP_SHIFT                   7
#define PMIC_INT_RAW_STATUS_MISC_TOP_ADDR                   \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_MISC_TOP_MASK                   0x1
#define PMIC_INT_RAW_STATUS_MISC_TOP_SHIFT                  8
#define PMIC_INT_RAW_STATUS_TOP_RSV_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_TOP_RSV_MASK                    0x7F
#define PMIC_INT_RAW_STATUS_TOP_RSV_SHIFT                   9
#define PMIC_RG_INT_POLARITY_ADDR                           \
	MT6359_TOP_INT_CON0
#define PMIC_RG_INT_POLARITY_MASK                           0x1
#define PMIC_RG_INT_POLARITY_SHIFT                          0
#define PMIC_RG_DCXO26M_CKEN_SW_SEL_ADDR                    \
	MT6359_TOP_DCXO_CKEN_SW
#define PMIC_RG_DCXO26M_CKEN_SW_SEL_MASK                    0x1
#define PMIC_RG_DCXO26M_CKEN_SW_SEL_SHIFT                   0
#define PMIC_RG_DCXO26M_CKEN_SW_ADDR                        \
	MT6359_TOP_DCXO_CKEN_SW
#define PMIC_RG_DCXO26M_CKEN_SW_MASK                        0x1
#define PMIC_RG_DCXO26M_CKEN_SW_SHIFT                       1
#define PMIC_RG_DCXO1M_CKEN_SW_SEL_ADDR                     \
	MT6359_TOP_DCXO_CKEN_SW
#define PMIC_RG_DCXO1M_CKEN_SW_SEL_MASK                     0x1
#define PMIC_RG_DCXO1M_CKEN_SW_SEL_SHIFT                    2
#define PMIC_RG_DCXO1M_CKEN_SW_ADDR                         \
	MT6359_TOP_DCXO_CKEN_SW
#define PMIC_RG_DCXO1M_CKEN_SW_MASK                         0x1
#define PMIC_RG_DCXO1M_CKEN_SW_SHIFT                        3
#define PMIC_PMRC_EN_ADDR                                   \
	MT6359_PMRC_CON0
#define PMIC_PMRC_EN_MASK                                   0xFFFF
#define PMIC_PMRC_EN_SHIFT                                  0
#define PMIC_PMRC_EN_SET_ADDR                               \
	MT6359_PMRC_CON0_SET
#define PMIC_PMRC_EN_SET_MASK                               0xFFFF
#define PMIC_PMRC_EN_SET_SHIFT                              0
#define PMIC_PMRC_EN_CLR_ADDR                               \
	MT6359_PMRC_CON0_CLR
#define PMIC_PMRC_EN_CLR_MASK                               0xFFFF
#define PMIC_PMRC_EN_CLR_SHIFT                              0
#define PMIC_RG_VR_SPM_MODE_ADDR                            \
	MT6359_PMRC_CON1
#define PMIC_RG_VR_SPM_MODE_MASK                            0x1
#define PMIC_RG_VR_SPM_MODE_SHIFT                           0
#define PMIC_RG_VR_MD_MODE_ADDR                             \
	MT6359_PMRC_CON1
#define PMIC_RG_VR_MD_MODE_MASK                             0x1
#define PMIC_RG_VR_MD_MODE_SHIFT                            1
#define PMIC_RG_VR_SSHUB_MODE_ADDR                          \
	MT6359_PMRC_CON1
#define PMIC_RG_VR_SSHUB_MODE_MASK                          0x1
#define PMIC_RG_VR_SSHUB_MODE_SHIFT                         2
#define PMIC_PMRC_CON1_SET_ADDR                             \
	MT6359_PMRC_CON1_SET
#define PMIC_PMRC_CON1_SET_MASK                             0xFFFF
#define PMIC_PMRC_CON1_SET_SHIFT                            0
#define PMIC_PMRC_CON1_CLR_ADDR                             \
	MT6359_PMRC_CON1_CLR
#define PMIC_PMRC_CON1_CLR_MASK                             0xFFFF
#define PMIC_PMRC_CON1_CLR_SHIFT                            0
#define PMIC_RG_SRCLKEN2_MODE_ADDR                          \
	MT6359_PMRC_CON2
#define PMIC_RG_SRCLKEN2_MODE_MASK                          0x1
#define PMIC_RG_SRCLKEN2_MODE_SHIFT                         0
#define PMIC_RG_SRCLKEN3_MODE_ADDR                          \
	MT6359_PMRC_CON2
#define PMIC_RG_SRCLKEN3_MODE_MASK                          0x1
#define PMIC_RG_SRCLKEN3_MODE_SHIFT                         1
#define PMIC_PLT0_ANA_ID_ADDR                               \
	MT6359_PLT0_ID
#define PMIC_PLT0_ANA_ID_MASK                               0xFF
#define PMIC_PLT0_ANA_ID_SHIFT                              0
#define PMIC_PLT0_DIG_ID_ADDR                               \
	MT6359_PLT0_ID
#define PMIC_PLT0_DIG_ID_MASK                               0xFF
#define PMIC_PLT0_DIG_ID_SHIFT                              8
#define PMIC_PLT0_ANA_MINOR_REV_ADDR                        \
	MT6359_PLT0_REV0
#define PMIC_PLT0_ANA_MINOR_REV_MASK                        0xF
#define PMIC_PLT0_ANA_MINOR_REV_SHIFT                       0
#define PMIC_PLT0_ANA_MAJOR_REV_ADDR                        \
	MT6359_PLT0_REV0
#define PMIC_PLT0_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_PLT0_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_PLT0_DIG_MINOR_REV_ADDR                        \
	MT6359_PLT0_REV0
#define PMIC_PLT0_DIG_MINOR_REV_MASK                        0xF
#define PMIC_PLT0_DIG_MINOR_REV_SHIFT                       8
#define PMIC_PLT0_DIG_MAJOR_REV_ADDR                        \
	MT6359_PLT0_REV0
#define PMIC_PLT0_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_PLT0_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_PLT0_DSN_CBS_ADDR                              \
	MT6359_PLT0_REV1
#define PMIC_PLT0_DSN_CBS_MASK                              0x3
#define PMIC_PLT0_DSN_CBS_SHIFT                             0
#define PMIC_PLT0_DSN_BIX_ADDR                              \
	MT6359_PLT0_REV1
#define PMIC_PLT0_DSN_BIX_MASK                              0x3
#define PMIC_PLT0_DSN_BIX_SHIFT                             2
#define PMIC_PLT0_DSN_ESP_ADDR                              \
	MT6359_PLT0_REV1
#define PMIC_PLT0_DSN_ESP_MASK                              0xFF
#define PMIC_PLT0_DSN_ESP_SHIFT                             8
#define PMIC_PLT0_DSN_FPI_ADDR                              \
	MT6359_PLT0_DSN_DXI
#define PMIC_PLT0_DSN_FPI_MASK                              0xFF
#define PMIC_PLT0_DSN_FPI_SHIFT                             0
#define PMIC_RG_OSC_128K_TRIM_EN_ADDR                       \
	MT6359_TOP_CLK_TRIM
#define PMIC_RG_OSC_128K_TRIM_EN_MASK                       0x1
#define PMIC_RG_OSC_128K_TRIM_EN_SHIFT                      6
#define PMIC_RG_OSC_128K_TRIM_RATE_ADDR                     \
	MT6359_TOP_CLK_TRIM
#define PMIC_RG_OSC_128K_TRIM_RATE_MASK                     0x3
#define PMIC_RG_OSC_128K_TRIM_RATE_SHIFT                    7
#define PMIC_DA_OSC_128K_TRIM_ADDR                          \
	MT6359_TOP_CLK_TRIM
#define PMIC_DA_OSC_128K_TRIM_MASK                          0x3F
#define PMIC_DA_OSC_128K_TRIM_SHIFT                         9
#define PMIC_RG_OTP_PA_ADDR                                 \
	MT6359_OTP_CON0
#define PMIC_RG_OTP_PA_MASK                                 0xFF
#define PMIC_RG_OTP_PA_SHIFT                                0
#define PMIC_RG_OTP_PDIN_ADDR                               \
	MT6359_OTP_CON1
#define PMIC_RG_OTP_PDIN_MASK                               0xFF
#define PMIC_RG_OTP_PDIN_SHIFT                              0
#define PMIC_RG_OTP_PTM_ADDR                                \
	MT6359_OTP_CON2
#define PMIC_RG_OTP_PTM_MASK                                0x3
#define PMIC_RG_OTP_PTM_SHIFT                               0
#define PMIC_RG_OTP_PWE_ADDR                                \
	MT6359_OTP_CON3
#define PMIC_RG_OTP_PWE_MASK                                0x3
#define PMIC_RG_OTP_PWE_SHIFT                               0
#define PMIC_RG_OTP_PPROG_ADDR                              \
	MT6359_OTP_CON4
#define PMIC_RG_OTP_PPROG_MASK                              0x1
#define PMIC_RG_OTP_PPROG_SHIFT                             0
#define PMIC_RG_OTP_PWE_SRC_ADDR                            \
	MT6359_OTP_CON5
#define PMIC_RG_OTP_PWE_SRC_MASK                            0x1
#define PMIC_RG_OTP_PWE_SRC_SHIFT                           0
#define PMIC_RG_OTP_PROG_PKEY_ADDR                          \
	MT6359_OTP_CON6
#define PMIC_RG_OTP_PROG_PKEY_MASK                          0xFFFF
#define PMIC_RG_OTP_PROG_PKEY_SHIFT                         0
#define PMIC_RG_OTP_RD_PKEY_ADDR                            \
	MT6359_OTP_CON7
#define PMIC_RG_OTP_RD_PKEY_MASK                            0xFFFF
#define PMIC_RG_OTP_RD_PKEY_SHIFT                           0
#define PMIC_RG_OTP_RD_TRIG_ADDR                            \
	MT6359_OTP_CON8
#define PMIC_RG_OTP_RD_TRIG_MASK                            0x1
#define PMIC_RG_OTP_RD_TRIG_SHIFT                           0
#define PMIC_RG_RD_RDY_BYPASS_ADDR                          \
	MT6359_OTP_CON9
#define PMIC_RG_RD_RDY_BYPASS_MASK                          0x1
#define PMIC_RG_RD_RDY_BYPASS_SHIFT                         0
#define PMIC_RG_SKIP_OTP_OUT_ADDR                           \
	MT6359_OTP_CON10
#define PMIC_RG_SKIP_OTP_OUT_MASK                           0x1
#define PMIC_RG_SKIP_OTP_OUT_SHIFT                          0
#define PMIC_RG_OTP_RD_SW_ADDR                              \
	MT6359_OTP_CON11
#define PMIC_RG_OTP_RD_SW_MASK                              0x1
#define PMIC_RG_OTP_RD_SW_SHIFT                             0
#define PMIC_RG_OTP_DOUT_SW_ADDR                            \
	MT6359_OTP_CON12
#define PMIC_RG_OTP_DOUT_SW_MASK                            0xFFFF
#define PMIC_RG_OTP_DOUT_SW_SHIFT                           0
#define PMIC_RG_OTP_RD_BUSY_ADDR                            \
	MT6359_OTP_CON13
#define PMIC_RG_OTP_RD_BUSY_MASK                            0x1
#define PMIC_RG_OTP_RD_BUSY_SHIFT                           0
#define PMIC_RG_OTP_RD_ACK_ADDR                             \
	MT6359_OTP_CON13
#define PMIC_RG_OTP_RD_ACK_MASK                             0x1
#define PMIC_RG_OTP_RD_ACK_SHIFT                            2
#define PMIC_RG_OTP_PA_SW_ADDR                              \
	MT6359_OTP_CON14
#define PMIC_RG_OTP_PA_SW_MASK                              0x7F
#define PMIC_RG_OTP_PA_SW_SHIFT                             0
#define PMIC_TMA_KEY_ADDR                                   \
	MT6359_TOP_TMA_KEY
#define PMIC_TMA_KEY_MASK                                   0xFFFF
#define PMIC_TMA_KEY_SHIFT                                  0
#define PMIC_TOP_MDB_RSV0_ADDR                              \
	MT6359_TOP_MDB_CONF0
#define PMIC_TOP_MDB_RSV0_MASK                              0xFFFF
#define PMIC_TOP_MDB_RSV0_SHIFT                             0
#define PMIC_TOP_MDB_RSV1_ADDR                              \
	MT6359_TOP_MDB_CONF1
#define PMIC_TOP_MDB_RSV1_MASK                              0xFFFF
#define PMIC_TOP_MDB_RSV1_SHIFT                             0
#define PMIC_RG_MDB_DM1_DS_EN_ADDR                          \
	MT6359_TOP_MDB_CONF2
#define PMIC_RG_MDB_DM1_DS_EN_MASK                          0x1
#define PMIC_RG_MDB_DM1_DS_EN_SHIFT                         0
#define PMIC_RG_AUTO_LOAD_FORCE_ADDR                        \
	MT6359_TOP_MDB_CONF2
#define PMIC_RG_AUTO_LOAD_FORCE_MASK                        0x1
#define PMIC_RG_AUTO_LOAD_FORCE_SHIFT                       1
#define PMIC_RG_OTP_WRITE_SEL_ADDR                          \
	MT6359_TOP_MDB_CONF2
#define PMIC_RG_OTP_WRITE_SEL_MASK                          0x1
#define PMIC_RG_OTP_WRITE_SEL_SHIFT                         2
#define PMIC_RG_TOP_MDB_BRIDGE_BYPASS_EN_ADDR               \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_TOP_MDB_BRIDGE_BYPASS_EN_MASK               0x1
#define PMIC_RG_TOP_MDB_BRIDGE_BYPASS_EN_SHIFT              0
#define PMIC_RG_SCK_MDB_BRIDGE_BYPASS_EN_ADDR               \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_SCK_MDB_BRIDGE_BYPASS_EN_MASK               0x1
#define PMIC_RG_SCK_MDB_BRIDGE_BYPASS_EN_SHIFT              1
#define PMIC_RG_LDO_MDB_BRIDGE_BYPASS_EN_ADDR               \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_LDO_MDB_BRIDGE_BYPASS_EN_MASK               0x1
#define PMIC_RG_LDO_MDB_BRIDGE_BYPASS_EN_SHIFT              2
#define PMIC_RG_BUCK_MDB_BRIDGE_BYPASS_EN_ADDR              \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_BUCK_MDB_BRIDGE_BYPASS_EN_MASK              0x1
#define PMIC_RG_BUCK_MDB_BRIDGE_BYPASS_EN_SHIFT             3
#define PMIC_RG_MDB_BRDG_ACS_SUSPEND_ADDR                   \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_MDB_BRDG_ACS_SUSPEND_MASK                   0x1
#define PMIC_RG_MDB_BRDG_ACS_SUSPEND_SHIFT                  8
#define PMIC_RG_MDB_BRDG_ACS_DEEPIDLE_ADDR                  \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_MDB_BRDG_ACS_DEEPIDLE_MASK                  0x1
#define PMIC_RG_MDB_BRDG_ACS_DEEPIDLE_SHIFT                 9
#define PMIC_PLT0_ELR_LEN_ADDR                              \
	MT6359_PLT0_ELR_NUM
#define PMIC_PLT0_ELR_LEN_MASK                              0xFF
#define PMIC_PLT0_ELR_LEN_SHIFT                             0
#define PMIC_RG_OSC_128K_TRIM_ADDR                          \
	MT6359_PLT0_ELR0
#define PMIC_RG_OSC_128K_TRIM_MASK                          0x3F
#define PMIC_RG_OSC_128K_TRIM_SHIFT                         0
#define PMIC_SPISLV_ANA_ID_ADDR                             \
	MT6359_SPISLV_ID
#define PMIC_SPISLV_ANA_ID_MASK                             0xFF
#define PMIC_SPISLV_ANA_ID_SHIFT                            0
#define PMIC_SPISLV_DIG_ID_ADDR                             \
	MT6359_SPISLV_ID
#define PMIC_SPISLV_DIG_ID_MASK                             0xFF
#define PMIC_SPISLV_DIG_ID_SHIFT                            8
#define PMIC_SPISLV_ANA_MINOR_REV_ADDR                      \
	MT6359_SPISLV_REV0
#define PMIC_SPISLV_ANA_MINOR_REV_MASK                      0xF
#define PMIC_SPISLV_ANA_MINOR_REV_SHIFT                     0
#define PMIC_SPISLV_ANA_MAJOR_REV_ADDR                      \
	MT6359_SPISLV_REV0
#define PMIC_SPISLV_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_SPISLV_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_SPISLV_DIG_MINOR_REV_ADDR                      \
	MT6359_SPISLV_REV0
#define PMIC_SPISLV_DIG_MINOR_REV_MASK                      0xF
#define PMIC_SPISLV_DIG_MINOR_REV_SHIFT                     8
#define PMIC_SPISLV_DIG_MAJOR_REV_ADDR                      \
	MT6359_SPISLV_REV0
#define PMIC_SPISLV_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_SPISLV_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_SPISLV_DSN_CBS_ADDR                            \
	MT6359_SPISLV_REV1
#define PMIC_SPISLV_DSN_CBS_MASK                            0x3
#define PMIC_SPISLV_DSN_CBS_SHIFT                           0
#define PMIC_SPISLV_DSN_BIX_ADDR                            \
	MT6359_SPISLV_REV1
#define PMIC_SPISLV_DSN_BIX_MASK                            0x3
#define PMIC_SPISLV_DSN_BIX_SHIFT                           2
#define PMIC_SPISLV_DSN_ESP_ADDR                            \
	MT6359_SPISLV_REV1
#define PMIC_SPISLV_DSN_ESP_MASK                            0xFF
#define PMIC_SPISLV_DSN_ESP_SHIFT                           8
#define PMIC_SPISLV_DSN_FPI_ADDR                            \
	MT6359_SPISLV_DSN_DXI
#define PMIC_SPISLV_DSN_FPI_MASK                            0xFF
#define PMIC_SPISLV_DSN_FPI_SHIFT                           0
#define PMIC_RG_SPI_MISO_MODE_SEL_ADDR                      \
	MT6359_RG_SPI_CON0
#define PMIC_RG_SPI_MISO_MODE_SEL_MASK                      0x3
#define PMIC_RG_SPI_MISO_MODE_SEL_SHIFT                     0
#define PMIC_RG_EN_RECORD_ADDR                              \
	MT6359_RG_SPI_RECORD0
#define PMIC_RG_EN_RECORD_MASK                              0x1
#define PMIC_RG_EN_RECORD_SHIFT                             0
#define PMIC_RG_RD_RECORD_EN_ADDR                           \
	MT6359_RG_SPI_RECORD0
#define PMIC_RG_RD_RECORD_EN_MASK                           0x1
#define PMIC_RG_RD_RECORD_EN_SHIFT                          1
#define PMIC_RG_SPI_RSV_ADDR                                \
	MT6359_RG_SPI_RECORD0
#define PMIC_RG_SPI_RSV_MASK                                0x3FFF
#define PMIC_RG_SPI_RSV_SHIFT                               2
#define PMIC_DEW_DIO_EN_ADDR                                \
	MT6359_DEW_DIO_EN
#define PMIC_DEW_DIO_EN_MASK                                0x1
#define PMIC_DEW_DIO_EN_SHIFT                               0
#define PMIC_DEW_READ_TEST_ADDR                             \
	MT6359_DEW_READ_TEST
#define PMIC_DEW_READ_TEST_MASK                             0xFFFF
#define PMIC_DEW_READ_TEST_SHIFT                            0
#define PMIC_DEW_WRITE_TEST_ADDR                            \
	MT6359_DEW_WRITE_TEST
#define PMIC_DEW_WRITE_TEST_MASK                            0xFFFF
#define PMIC_DEW_WRITE_TEST_SHIFT                           0
#define PMIC_DEW_CRC_SWRST_ADDR                             \
	MT6359_DEW_CRC_SWRST
#define PMIC_DEW_CRC_SWRST_MASK                             0x1
#define PMIC_DEW_CRC_SWRST_SHIFT                            0
#define PMIC_DEW_CRC_EN_ADDR                                \
	MT6359_DEW_CRC_EN
#define PMIC_DEW_CRC_EN_MASK                                0x1
#define PMIC_DEW_CRC_EN_SHIFT                               0
#define PMIC_DEW_CRC_VAL_ADDR                               \
	MT6359_DEW_CRC_VAL
#define PMIC_DEW_CRC_VAL_MASK                               0xFF
#define PMIC_DEW_CRC_VAL_SHIFT                              0
#define PMIC_DEW_CIPHER_KEY_SEL_ADDR                        \
	MT6359_DEW_CIPHER_KEY_SEL
#define PMIC_DEW_CIPHER_KEY_SEL_MASK                        0x3
#define PMIC_DEW_CIPHER_KEY_SEL_SHIFT                       0
#define PMIC_DEW_CIPHER_IV_SEL_ADDR                         \
	MT6359_DEW_CIPHER_IV_SEL
#define PMIC_DEW_CIPHER_IV_SEL_MASK                         0x3
#define PMIC_DEW_CIPHER_IV_SEL_SHIFT                        0
#define PMIC_DEW_CIPHER_EN_ADDR                             \
	MT6359_DEW_CIPHER_EN
#define PMIC_DEW_CIPHER_EN_MASK                             0x1
#define PMIC_DEW_CIPHER_EN_SHIFT                            0
#define PMIC_DEW_CIPHER_RDY_ADDR                            \
	MT6359_DEW_CIPHER_RDY
#define PMIC_DEW_CIPHER_RDY_MASK                            0x1
#define PMIC_DEW_CIPHER_RDY_SHIFT                           0
#define PMIC_DEW_CIPHER_MODE_ADDR                           \
	MT6359_DEW_CIPHER_MODE
#define PMIC_DEW_CIPHER_MODE_MASK                           0x1
#define PMIC_DEW_CIPHER_MODE_SHIFT                          0
#define PMIC_DEW_CIPHER_SWRST_ADDR                          \
	MT6359_DEW_CIPHER_SWRST
#define PMIC_DEW_CIPHER_SWRST_MASK                          0x1
#define PMIC_DEW_CIPHER_SWRST_SHIFT                         0
#define PMIC_DEW_RDDMY_NO_ADDR                              \
	MT6359_DEW_RDDMY_NO
#define PMIC_DEW_RDDMY_NO_MASK                              0xF
#define PMIC_DEW_RDDMY_NO_SHIFT                             0
#define PMIC_RG_SPI_DLY_SEL_ADDR                            \
	MT6359_RG_SPI_CON2
#define PMIC_RG_SPI_DLY_SEL_MASK                            0xF
#define PMIC_RG_SPI_DLY_SEL_SHIFT                           0
#define PMIC_RECORD_CMD0_ADDR                               \
	MT6359_RECORD_CMD0
#define PMIC_RECORD_CMD0_MASK                               0xFFFF
#define PMIC_RECORD_CMD0_SHIFT                              0
#define PMIC_RECORD_CMD1_ADDR                               \
	MT6359_RECORD_CMD1
#define PMIC_RECORD_CMD1_MASK                               0xFFFF
#define PMIC_RECORD_CMD1_SHIFT                              0
#define PMIC_RECORD_CMD2_ADDR                               \
	MT6359_RECORD_CMD2
#define PMIC_RECORD_CMD2_MASK                               0xFFFF
#define PMIC_RECORD_CMD2_SHIFT                              0
#define PMIC_RECORD_CMD3_ADDR                               \
	MT6359_RECORD_CMD3
#define PMIC_RECORD_CMD3_MASK                               0xFFFF
#define PMIC_RECORD_CMD3_SHIFT                              0
#define PMIC_RECORD_CMD4_ADDR                               \
	MT6359_RECORD_CMD4
#define PMIC_RECORD_CMD4_MASK                               0xFFFF
#define PMIC_RECORD_CMD4_SHIFT                              0
#define PMIC_RECORD_CMD5_ADDR                               \
	MT6359_RECORD_CMD5
#define PMIC_RECORD_CMD5_MASK                               0xFFFF
#define PMIC_RECORD_CMD5_SHIFT                              0
#define PMIC_RECORD_WDATA0_ADDR                             \
	MT6359_RECORD_WDATA0
#define PMIC_RECORD_WDATA0_MASK                             0xFFFF
#define PMIC_RECORD_WDATA0_SHIFT                            0
#define PMIC_RECORD_WDATA1_ADDR                             \
	MT6359_RECORD_WDATA1
#define PMIC_RECORD_WDATA1_MASK                             0xFFFF
#define PMIC_RECORD_WDATA1_SHIFT                            0
#define PMIC_RECORD_WDATA2_ADDR                             \
	MT6359_RECORD_WDATA2
#define PMIC_RECORD_WDATA2_MASK                             0xFFFF
#define PMIC_RECORD_WDATA2_SHIFT                            0
#define PMIC_RECORD_WDATA3_ADDR                             \
	MT6359_RECORD_WDATA3
#define PMIC_RECORD_WDATA3_MASK                             0xFFFF
#define PMIC_RECORD_WDATA3_SHIFT                            0
#define PMIC_RECORD_WDATA4_ADDR                             \
	MT6359_RECORD_WDATA4
#define PMIC_RECORD_WDATA4_MASK                             0xFFFF
#define PMIC_RECORD_WDATA4_SHIFT                            0
#define PMIC_RECORD_WDATA5_ADDR                             \
	MT6359_RECORD_WDATA5
#define PMIC_RECORD_WDATA5_MASK                             0xFFFF
#define PMIC_RECORD_WDATA5_SHIFT                            0
#define PMIC_RG_ADDR_TARGET_ADDR                            \
	MT6359_RG_SPI_CON9
#define PMIC_RG_ADDR_TARGET_MASK                            0xFFFF
#define PMIC_RG_ADDR_TARGET_SHIFT                           0
#define PMIC_RG_ADDR_MASK_ADDR                              \
	MT6359_RG_SPI_CON10
#define PMIC_RG_ADDR_MASK_MASK                              0xFFFF
#define PMIC_RG_ADDR_MASK_SHIFT                             0
#define PMIC_RG_WDATA_TARGET_ADDR                           \
	MT6359_RG_SPI_CON11
#define PMIC_RG_WDATA_TARGET_MASK                           0xFFFF
#define PMIC_RG_WDATA_TARGET_SHIFT                          0
#define PMIC_RG_WDATA_MASK_ADDR                             \
	MT6359_RG_SPI_CON12
#define PMIC_RG_WDATA_MASK_MASK                             0xFFFF
#define PMIC_RG_WDATA_MASK_SHIFT                            0
#define PMIC_RG_SPI_RECORD_CLR_ADDR                         \
	MT6359_RG_SPI_CON13
#define PMIC_RG_SPI_RECORD_CLR_MASK                         0x1
#define PMIC_RG_SPI_RECORD_CLR_SHIFT                        0
#define PMIC_RG_CMD_ALERT_CLR_ADDR                          \
	MT6359_RG_SPI_CON13
#define PMIC_RG_CMD_ALERT_CLR_MASK                          0x1
#define PMIC_RG_CMD_ALERT_CLR_SHIFT                         15
#define PMIC_SPISLV_KEY_ADDR                                \
	MT6359_SPISLV_KEY
#define PMIC_SPISLV_KEY_MASK                                0xFFFF
#define PMIC_SPISLV_KEY_SHIFT                               0
#define PMIC_INT_TYPE_CON0_ADDR                             \
	MT6359_INT_TYPE_CON0
#define PMIC_INT_TYPE_CON0_MASK                             0xFFFF
#define PMIC_INT_TYPE_CON0_SHIFT                            0
#define PMIC_INT_TYPE_CON0_SET_ADDR                         \
	MT6359_INT_TYPE_CON0_SET
#define PMIC_INT_TYPE_CON0_SET_MASK                         0xFFFF
#define PMIC_INT_TYPE_CON0_SET_SHIFT                        0
#define PMIC_INT_TYPE_CON0_CLR_ADDR                         \
	MT6359_INT_TYPE_CON0_CLR
#define PMIC_INT_TYPE_CON0_CLR_MASK                         0xFFFF
#define PMIC_INT_TYPE_CON0_CLR_SHIFT                        0
#define PMIC_CPU_INT_STA_ADDR                               \
	MT6359_INT_STA
#define PMIC_CPU_INT_STA_MASK                               0x1
#define PMIC_CPU_INT_STA_SHIFT                              0
#define PMIC_MD32_INT_STA_ADDR                              \
	MT6359_INT_STA
#define PMIC_MD32_INT_STA_MASK                              0x1
#define PMIC_MD32_INT_STA_SHIFT                             1
#define PMIC_RG_SRCLKEN_IN3_SMPS_CLK_MODE_ADDR              \
	MT6359_RG_SPI_CON1
#define PMIC_RG_SRCLKEN_IN3_SMPS_CLK_MODE_MASK              0x1
#define PMIC_RG_SRCLKEN_IN3_SMPS_CLK_MODE_SHIFT             0
#define PMIC_RG_SRCLKEN_IN3_EN_SMPS_TEST_ADDR               \
	MT6359_RG_SPI_CON1
#define PMIC_RG_SRCLKEN_IN3_EN_SMPS_TEST_MASK               0x1
#define PMIC_RG_SRCLKEN_IN3_EN_SMPS_TEST_SHIFT              1
#define PMIC_RG_SRCLKEN_IN2_SMPS_CLK_MODE_ADDR              \
	MT6359_RG_SPI_CON1
#define PMIC_RG_SRCLKEN_IN2_SMPS_CLK_MODE_MASK              0x1
#define PMIC_RG_SRCLKEN_IN2_SMPS_CLK_MODE_SHIFT             2
#define PMIC_RG_SRCLKEN_IN2_EN_SMPS_TEST_ADDR               \
	MT6359_RG_SPI_CON1
#define PMIC_RG_SRCLKEN_IN2_EN_SMPS_TEST_MASK               0x1
#define PMIC_RG_SRCLKEN_IN2_EN_SMPS_TEST_SHIFT              3
#define PMIC_RG_SRCLKEN_IN2_EN_ADDR                         \
	MT6359_TOP_SPI_CON0
#define PMIC_RG_SRCLKEN_IN2_EN_MASK                         0x1
#define PMIC_RG_SRCLKEN_IN2_EN_SHIFT                        0
#define PMIC_RG_SRCLKEN_IN3_EN_ADDR                         \
	MT6359_TOP_SPI_CON1
#define PMIC_RG_SRCLKEN_IN3_EN_MASK                         0x1
#define PMIC_RG_SRCLKEN_IN3_EN_SHIFT                        0
#define PMIC_SCK_TOP_ANA_ID_ADDR                            \
	MT6359_SCK_TOP_DSN_ID
#define PMIC_SCK_TOP_ANA_ID_MASK                            0xFF
#define PMIC_SCK_TOP_ANA_ID_SHIFT                           0
#define PMIC_SCK_TOP_DIG_ID_ADDR                            \
	MT6359_SCK_TOP_DSN_ID
#define PMIC_SCK_TOP_DIG_ID_MASK                            0xFF
#define PMIC_SCK_TOP_DIG_ID_SHIFT                           8
#define PMIC_SCK_TOP_ANA_MINOR_REV_ADDR                     \
	MT6359_SCK_TOP_DSN_REV0
#define PMIC_SCK_TOP_ANA_MINOR_REV_MASK                     0xF
#define PMIC_SCK_TOP_ANA_MINOR_REV_SHIFT                    0
#define PMIC_SCK_TOP_ANA_MAJOR_REV_ADDR                     \
	MT6359_SCK_TOP_DSN_REV0
#define PMIC_SCK_TOP_ANA_MAJOR_REV_MASK                     0xF
#define PMIC_SCK_TOP_ANA_MAJOR_REV_SHIFT                    4
#define PMIC_SCK_TOP_DIG_MINOR_REV_ADDR                     \
	MT6359_SCK_TOP_DSN_REV0
#define PMIC_SCK_TOP_DIG_MINOR_REV_MASK                     0xF
#define PMIC_SCK_TOP_DIG_MINOR_REV_SHIFT                    8
#define PMIC_SCK_TOP_DIG_MAJOR_REV_ADDR                     \
	MT6359_SCK_TOP_DSN_REV0
#define PMIC_SCK_TOP_DIG_MAJOR_REV_MASK                     0xF
#define PMIC_SCK_TOP_DIG_MAJOR_REV_SHIFT                    12
#define PMIC_SCK_TOP_CBS_ADDR                               \
	MT6359_SCK_TOP_DBI
#define PMIC_SCK_TOP_CBS_MASK                               0x3
#define PMIC_SCK_TOP_CBS_SHIFT                              0
#define PMIC_SCK_TOP_BIX_ADDR                               \
	MT6359_SCK_TOP_DBI
#define PMIC_SCK_TOP_BIX_MASK                               0x3
#define PMIC_SCK_TOP_BIX_SHIFT                              2
#define PMIC_SCK_TOP_ESP_ADDR                               \
	MT6359_SCK_TOP_DBI
#define PMIC_SCK_TOP_ESP_MASK                               0xFF
#define PMIC_SCK_TOP_ESP_SHIFT                              8
#define PMIC_SCK_TOP_FPI_ADDR                               \
	MT6359_SCK_TOP_DXI
#define PMIC_SCK_TOP_FPI_MASK                               0xFF
#define PMIC_SCK_TOP_FPI_SHIFT                              0
#define PMIC_SCK_TOP_CLK_OFFSET_ADDR                        \
	MT6359_SCK_TOP_TPM0
#define PMIC_SCK_TOP_CLK_OFFSET_MASK                        0xFF
#define PMIC_SCK_TOP_CLK_OFFSET_SHIFT                       0
#define PMIC_SCK_TOP_RST_OFFSET_ADDR                        \
	MT6359_SCK_TOP_TPM0
#define PMIC_SCK_TOP_RST_OFFSET_MASK                        0xFF
#define PMIC_SCK_TOP_RST_OFFSET_SHIFT                       8
#define PMIC_SCK_TOP_INT_OFFSET_ADDR                        \
	MT6359_SCK_TOP_TPM1
#define PMIC_SCK_TOP_INT_OFFSET_MASK                        0xFF
#define PMIC_SCK_TOP_INT_OFFSET_SHIFT                       0
#define PMIC_SCK_TOP_INT_LEN_ADDR                           \
	MT6359_SCK_TOP_TPM1
#define PMIC_SCK_TOP_INT_LEN_MASK                           0xFF
#define PMIC_SCK_TOP_INT_LEN_SHIFT                          8
#define PMIC_SCK_TOP_XTAL_SEL_ADDR                          \
	MT6359_SCK_TOP_CON0
#define PMIC_SCK_TOP_XTAL_SEL_MASK                          0x1
#define PMIC_SCK_TOP_XTAL_SEL_SHIFT                         0
#define PMIC_SCK_TOP_RESERVED_ADDR                          \
	MT6359_SCK_TOP_CON0
#define PMIC_SCK_TOP_RESERVED_MASK                          0x7FFF
#define PMIC_SCK_TOP_RESERVED_SHIFT                         1
#define PMIC_XOSC32_ENB_DET_ADDR                            \
	MT6359_SCK_TOP_CON1
#define PMIC_XOSC32_ENB_DET_MASK                            0x1
#define PMIC_XOSC32_ENB_DET_SHIFT                           0
#define PMIC_SCK_TOP_TEST_OUT_ADDR                          \
	MT6359_SCK_TOP_TEST_OUT
#define PMIC_SCK_TOP_TEST_OUT_MASK                          0xFF
#define PMIC_SCK_TOP_TEST_OUT_SHIFT                         0
#define PMIC_SCK_TOP_MON_FLAG_SEL_ADDR                      \
	MT6359_SCK_TOP_TEST_CON0
#define PMIC_SCK_TOP_MON_FLAG_SEL_MASK                      0xFF
#define PMIC_SCK_TOP_MON_FLAG_SEL_SHIFT                     0
#define PMIC_SCK_TOP_MON_GRP_SEL_ADDR                       \
	MT6359_SCK_TOP_TEST_CON0
#define PMIC_SCK_TOP_MON_GRP_SEL_MASK                       0x3
#define PMIC_SCK_TOP_MON_GRP_SEL_SHIFT                      8
#define PMIC_RG_RTC_SEC_MCLK_PDN_ADDR                       \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_SEC_MCLK_PDN_MASK                       0x1
#define PMIC_RG_RTC_SEC_MCLK_PDN_SHIFT                      0
#define PMIC_RG_EOSC_CALI_TEST_CK_PDN_ADDR                  \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_EOSC_CALI_TEST_CK_PDN_MASK                  0x1
#define PMIC_RG_EOSC_CALI_TEST_CK_PDN_SHIFT                 1
#define PMIC_RG_RTC_EOSC32_CK_PDN_ADDR                      \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_EOSC32_CK_PDN_MASK                      0x1
#define PMIC_RG_RTC_EOSC32_CK_PDN_SHIFT                     2
#define PMIC_RG_RTC_SEC_32K_CK_PDN_ADDR                     \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_SEC_32K_CK_PDN_MASK                     0x1
#define PMIC_RG_RTC_SEC_32K_CK_PDN_SHIFT                    3
#define PMIC_RG_RTC_MCLK_PDN_ADDR                           \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_MCLK_PDN_MASK                           0x1
#define PMIC_RG_RTC_MCLK_PDN_SHIFT                          4
#define PMIC_RG_RTC_32K_CK_PDN_ADDR                         \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_32K_CK_PDN_MASK                         0x1
#define PMIC_RG_RTC_32K_CK_PDN_SHIFT                        5
#define PMIC_RG_RTC_26M_CK_PDN_ADDR                         \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_26M_CK_PDN_MASK                         0x1
#define PMIC_RG_RTC_26M_CK_PDN_SHIFT                        6
#define PMIC_RG_RTC_2SEC_OFF_DET_PDN_ADDR                   \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_2SEC_OFF_DET_PDN_MASK                   0x1
#define PMIC_RG_RTC_2SEC_OFF_DET_PDN_SHIFT                  7
#define PMIC_RG_RTC_INTRP_CK_PDN_ADDR                       \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_INTRP_CK_PDN_MASK                       0x1
#define PMIC_RG_RTC_INTRP_CK_PDN_SHIFT                      8
#define PMIC_SCK_TOP_CKPDN_CON0_SET_ADDR                    \
	MT6359_SCK_TOP_CKPDN_CON0_SET
#define PMIC_SCK_TOP_CKPDN_CON0_SET_MASK                    0xFF
#define PMIC_SCK_TOP_CKPDN_CON0_SET_SHIFT                   0
#define PMIC_SCK_TOP_CKPDN_CON0_CLR_ADDR                    \
	MT6359_SCK_TOP_CKPDN_CON0_CLR
#define PMIC_SCK_TOP_CKPDN_CON0_CLR_MASK                    0xFF
#define PMIC_SCK_TOP_CKPDN_CON0_CLR_SHIFT                   0
#define PMIC_RG_RTC_26M_CK_PDN_HWEN_ADDR                    \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_26M_CK_PDN_HWEN_MASK                    0x1
#define PMIC_RG_RTC_26M_CK_PDN_HWEN_SHIFT                   0
#define PMIC_RG_RTC_MCLK_PDN_HWEN_ADDR                      \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_MCLK_PDN_HWEN_MASK                      0x1
#define PMIC_RG_RTC_MCLK_PDN_HWEN_SHIFT                     1
#define PMIC_RG_RTC_SEC_32K_CK_PDN_HWEN_ADDR                \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_SEC_32K_CK_PDN_HWEN_MASK                0x1
#define PMIC_RG_RTC_SEC_32K_CK_PDN_HWEN_SHIFT               2
#define PMIC_RG_RTC_SEC_MCLK_PDN_HWEN_ADDR                  \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_SEC_MCLK_PDN_HWEN_MASK                  0x1
#define PMIC_RG_RTC_SEC_MCLK_PDN_HWEN_SHIFT                 3
#define PMIC_RG_RTC_INTRP_CK_PDN_HWEN_ADDR                  \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_INTRP_CK_PDN_HWEN_MASK                  0x1
#define PMIC_RG_RTC_INTRP_CK_PDN_HWEN_SHIFT                 4
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_1_ADDR                 \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_1_MASK                 0x1F
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_1_SHIFT                5
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_0_ADDR                 \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_0_MASK                 0x3F
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_0_SHIFT                10
#define PMIC_SCK_TOP_CKHWEN_CON_SET_ADDR                    \
	MT6359_SCK_TOP_CKHWEN_CON0_SET
#define PMIC_SCK_TOP_CKHWEN_CON_SET_MASK                    0xFFFF
#define PMIC_SCK_TOP_CKHWEN_CON_SET_SHIFT                   0
#define PMIC_SCK_TOP_CKHWEN_CON_CLR_ADDR                    \
	MT6359_SCK_TOP_CKHWEN_CON0_CLR
#define PMIC_SCK_TOP_CKHWEN_CON_CLR_MASK                    0xFFFF
#define PMIC_SCK_TOP_CKHWEN_CON_CLR_SHIFT                   0
#define PMIC_RG_RTC_CK_TSTSEL_RSV_ADDR                      \
	MT6359_SCK_TOP_CKTST_CON
#define PMIC_RG_RTC_CK_TSTSEL_RSV_MASK                      0xF
#define PMIC_RG_RTC_CK_TSTSEL_RSV_SHIFT                     0
#define PMIC_RG_RTCDET_CK_TSTSEL_ADDR                       \
	MT6359_SCK_TOP_CKTST_CON
#define PMIC_RG_RTCDET_CK_TSTSEL_MASK                       0x1
#define PMIC_RG_RTCDET_CK_TSTSEL_SHIFT                      4
#define PMIC_RG_EOSC_CALI_TEST_CK_TSTSEL_ADDR               \
	MT6359_SCK_TOP_CKTST_CON
#define PMIC_RG_EOSC_CALI_TEST_CK_TSTSEL_MASK               0x1
#define PMIC_RG_EOSC_CALI_TEST_CK_TSTSEL_SHIFT              5
#define PMIC_RG_RTC_EOSC32_CK_TSTSEL_ADDR                   \
	MT6359_SCK_TOP_CKTST_CON
#define PMIC_RG_RTC_EOSC32_CK_TSTSEL_MASK                   0x1
#define PMIC_RG_RTC_EOSC32_CK_TSTSEL_SHIFT                  6
#define PMIC_RG_RTC_SWRST_ADDR                              \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_RTC_SWRST_MASK                              0x1
#define PMIC_RG_RTC_SWRST_SHIFT                             0
#define PMIC_RG_RTC_SEC_SWRST_ADDR                          \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_RTC_SEC_SWRST_MASK                          0x1
#define PMIC_RG_RTC_SEC_SWRST_SHIFT                         1
#define PMIC_RG_BANK_RTC_SWRST_ADDR                         \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_BANK_RTC_SWRST_MASK                         0x1
#define PMIC_RG_BANK_RTC_SWRST_SHIFT                        2
#define PMIC_RG_BANK_RTC_SEC_SWRST_ADDR                     \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_BANK_RTC_SEC_SWRST_MASK                     0x1
#define PMIC_RG_BANK_RTC_SEC_SWRST_SHIFT                    3
#define PMIC_RG_BANK_EOSC_CALI_SWRST_ADDR                   \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_BANK_EOSC_CALI_SWRST_MASK                   0x1
#define PMIC_RG_BANK_EOSC_CALI_SWRST_SHIFT                  4
#define PMIC_RG_BANK_SCK_TOP_SWRST_ADDR                     \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_BANK_SCK_TOP_SWRST_MASK                     0x1
#define PMIC_RG_BANK_SCK_TOP_SWRST_SHIFT                    5
#define PMIC_RG_BANK_FQMTR_RST_ADDR                         \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_BANK_FQMTR_RST_MASK                         0x1
#define PMIC_RG_BANK_FQMTR_RST_SHIFT                        6
#define PMIC_SCK_TOP_RST_CON0_SET_ADDR                      \
	MT6359_SCK_TOP_RST_CON0_SET
#define PMIC_SCK_TOP_RST_CON0_SET_MASK                      0x3F
#define PMIC_SCK_TOP_RST_CON0_SET_SHIFT                     0
#define PMIC_SCK_TOP_RST_CON0_CLR_ADDR                      \
	MT6359_SCK_TOP_RST_CON0_CLR
#define PMIC_SCK_TOP_RST_CON0_CLR_MASK                      0x3F
#define PMIC_SCK_TOP_RST_CON0_CLR_SHIFT                     0
#define PMIC_RG_INT_EN_RTC_ADDR                             \
	MT6359_SCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_RTC_MASK                             0x1
#define PMIC_RG_INT_EN_RTC_SHIFT                            0
#define PMIC_SCK_TOP_INT_CON0_SET_ADDR                      \
	MT6359_SCK_TOP_INT_CON0_SET
#define PMIC_SCK_TOP_INT_CON0_SET_MASK                      0x1
#define PMIC_SCK_TOP_INT_CON0_SET_SHIFT                     0
#define PMIC_SCK_TOP_INT_CON0_CLR_ADDR                      \
	MT6359_SCK_TOP_INT_CON0_CLR
#define PMIC_SCK_TOP_INT_CON0_CLR_MASK                      0x1
#define PMIC_SCK_TOP_INT_CON0_CLR_SHIFT                     0
#define PMIC_RG_INT_MASK_RTC_ADDR                           \
	MT6359_SCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_RTC_MASK                           0x1
#define PMIC_RG_INT_MASK_RTC_SHIFT                          0
#define PMIC_SCK_TOP_INT_MASK_CON0_SET_ADDR                 \
	MT6359_SCK_TOP_INT_MASK_CON0_SET
#define PMIC_SCK_TOP_INT_MASK_CON0_SET_MASK                 0x1
#define PMIC_SCK_TOP_INT_MASK_CON0_SET_SHIFT                0
#define PMIC_SCK_TOP_INT_MASK_CON0_CLR_ADDR                 \
	MT6359_SCK_TOP_INT_MASK_CON0_CLR
#define PMIC_SCK_TOP_INT_MASK_CON0_CLR_MASK                 0x1
#define PMIC_SCK_TOP_INT_MASK_CON0_CLR_SHIFT                0
#define PMIC_RG_INT_STATUS_RTC_ADDR                         \
	MT6359_SCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_RTC_MASK                         0x1
#define PMIC_RG_INT_STATUS_RTC_SHIFT                        0
#define PMIC_RG_INT_RAW_STATUS_RTC_ADDR                     \
	MT6359_SCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_RTC_MASK                     0x1
#define PMIC_RG_INT_RAW_STATUS_RTC_SHIFT                    0
#define PMIC_SCK_TOP_POLARITY_ADDR                          \
	MT6359_SCK_TOP_INT_MISC_CON
#define PMIC_SCK_TOP_POLARITY_MASK                          0x1
#define PMIC_SCK_TOP_POLARITY_SHIFT                         0
#define PMIC_EOSC_CALI_START_ADDR                           \
	MT6359_EOSC_CALI_CON0
#define PMIC_EOSC_CALI_START_MASK                           0x1
#define PMIC_EOSC_CALI_START_SHIFT                          0
#define PMIC_EOSC_CALI_TD_ADDR                              \
	MT6359_EOSC_CALI_CON0
#define PMIC_EOSC_CALI_TD_MASK                              0x7
#define PMIC_EOSC_CALI_TD_SHIFT                             5
#define PMIC_EOSC_CALI_TEST_ADDR                            \
	MT6359_EOSC_CALI_CON0
#define PMIC_EOSC_CALI_TEST_MASK                            0xF
#define PMIC_EOSC_CALI_TEST_SHIFT                           9
#define PMIC_EOSC_CALI_DCXO_RDY_TD_ADDR                     \
	MT6359_EOSC_CALI_CON1
#define PMIC_EOSC_CALI_DCXO_RDY_TD_MASK                     0x7
#define PMIC_EOSC_CALI_DCXO_RDY_TD_SHIFT                    0
#define PMIC_FRC_VTCXO0_ON_ADDR                             \
	MT6359_EOSC_CALI_CON1
#define PMIC_FRC_VTCXO0_ON_MASK                             0x1
#define PMIC_FRC_VTCXO0_ON_SHIFT                            8
#define PMIC_EOSC_CALI_RSV_ADDR                             \
	MT6359_EOSC_CALI_CON1
#define PMIC_EOSC_CALI_RSV_MASK                             0xF
#define PMIC_EOSC_CALI_RSV_SHIFT                            11
#define PMIC_MIX_EOSC32_STP_LPDTB_ADDR                      \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_EOSC32_STP_LPDTB_MASK                      0x1
#define PMIC_MIX_EOSC32_STP_LPDTB_SHIFT                     1
#define PMIC_MIX_EOSC32_STP_LPDEN_ADDR                      \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_EOSC32_STP_LPDEN_MASK                      0x1
#define PMIC_MIX_EOSC32_STP_LPDEN_SHIFT                     2
#define PMIC_MIX_XOSC32_STP_PWDB_ADDR                       \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_XOSC32_STP_PWDB_MASK                       0x1
#define PMIC_MIX_XOSC32_STP_PWDB_SHIFT                      3
#define PMIC_MIX_XOSC32_STP_LPDTB_ADDR                      \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_XOSC32_STP_LPDTB_MASK                      0x1
#define PMIC_MIX_XOSC32_STP_LPDTB_SHIFT                     4
#define PMIC_MIX_XOSC32_STP_LPDEN_ADDR                      \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_XOSC32_STP_LPDEN_MASK                      0x1
#define PMIC_MIX_XOSC32_STP_LPDEN_SHIFT                     5
#define PMIC_MIX_XOSC32_STP_LPDRST_ADDR                     \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_XOSC32_STP_LPDRST_MASK                     0x1
#define PMIC_MIX_XOSC32_STP_LPDRST_SHIFT                    6
#define PMIC_MIX_XOSC32_STP_CALI_ADDR                       \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_XOSC32_STP_CALI_MASK                       0x1F
#define PMIC_MIX_XOSC32_STP_CALI_SHIFT                      7
#define PMIC_STMP_MODE_ADDR                                 \
	MT6359_RTC_MIX_CON0
#define PMIC_STMP_MODE_MASK                                 0x1
#define PMIC_STMP_MODE_SHIFT                                12
#define PMIC_MIX_EOSC32_STP_CHOP_EN_ADDR                    \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_EOSC32_STP_CHOP_EN_MASK                    0x1
#define PMIC_MIX_EOSC32_STP_CHOP_EN_SHIFT                   0
#define PMIC_MIX_DCXO_STP_LVSH_EN_ADDR                      \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_DCXO_STP_LVSH_EN_MASK                      0x1
#define PMIC_MIX_DCXO_STP_LVSH_EN_SHIFT                     1
#define PMIC_MIX_PMU_STP_DDLO_VRTC_ADDR                     \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_PMU_STP_DDLO_VRTC_MASK                     0x1
#define PMIC_MIX_PMU_STP_DDLO_VRTC_SHIFT                    2
#define PMIC_MIX_PMU_STP_DDLO_VRTC_EN_ADDR                  \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_PMU_STP_DDLO_VRTC_EN_MASK                  0x1
#define PMIC_MIX_PMU_STP_DDLO_VRTC_EN_SHIFT                 3
#define PMIC_MIX_RTC_STP_XOSC32_ENB_ADDR                    \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_RTC_STP_XOSC32_ENB_MASK                    0x1
#define PMIC_MIX_RTC_STP_XOSC32_ENB_SHIFT                   4
#define PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_ADDR           \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_MASK           0x1
#define PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_SHIFT          5
#define PMIC_MIX_EOSC32_STP_RSV_ADDR                        \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_EOSC32_STP_RSV_MASK                        0x3
#define PMIC_MIX_EOSC32_STP_RSV_SHIFT                       6
#define PMIC_MIX_EOSC32_VCT_EN_ADDR                         \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_EOSC32_VCT_EN_MASK                         0x1
#define PMIC_MIX_EOSC32_VCT_EN_SHIFT                        8
#define PMIC_MIX_EOSC32_OPT_ADDR                            \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_EOSC32_OPT_MASK                            0x3
#define PMIC_MIX_EOSC32_OPT_SHIFT                           9
#define PMIC_MIX_DCXO_STP_LVSH_EN_INT_ADDR                  \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_DCXO_STP_LVSH_EN_INT_MASK                  0x1
#define PMIC_MIX_DCXO_STP_LVSH_EN_INT_SHIFT                 11
#define PMIC_MIX_RTC_GPIO_COREDETB_ADDR                     \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_RTC_GPIO_COREDETB_MASK                     0x1
#define PMIC_MIX_RTC_GPIO_COREDETB_SHIFT                    12
#define PMIC_MIX_RTC_GPIO_F32KOB_ADDR                       \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_RTC_GPIO_F32KOB_MASK                       0x1
#define PMIC_MIX_RTC_GPIO_F32KOB_SHIFT                      13
#define PMIC_MIX_RTC_GPIO_GPO_ADDR                          \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_RTC_GPIO_GPO_MASK                          0x1
#define PMIC_MIX_RTC_GPIO_GPO_SHIFT                         14
#define PMIC_MIX_RTC_GPIO_OE_ADDR                           \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_RTC_GPIO_OE_MASK                           0x1
#define PMIC_MIX_RTC_GPIO_OE_SHIFT                          15
#define PMIC_MIX_RTC_STP_DEBUG_OUT_ADDR                     \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_RTC_STP_DEBUG_OUT_MASK                     0x3
#define PMIC_MIX_RTC_STP_DEBUG_OUT_SHIFT                    0
#define PMIC_MIX_RTC_STP_DEBUG_SEL_ADDR                     \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_RTC_STP_DEBUG_SEL_MASK                     0x3
#define PMIC_MIX_RTC_STP_DEBUG_SEL_SHIFT                    4
#define PMIC_MIX_RTC_STP_K_EOSC32_EN_ADDR                   \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_RTC_STP_K_EOSC32_EN_MASK                   0x1
#define PMIC_MIX_RTC_STP_K_EOSC32_EN_SHIFT                  7
#define PMIC_MIX_RTC_STP_EMBCK_SEL_ADDR                     \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_RTC_STP_EMBCK_SEL_MASK                     0x1
#define PMIC_MIX_RTC_STP_EMBCK_SEL_SHIFT                    8
#define PMIC_MIX_STP_BBWAKEUP_ADDR                          \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_STP_BBWAKEUP_MASK                          0x1
#define PMIC_MIX_STP_BBWAKEUP_SHIFT                         9
#define PMIC_MIX_STP_RTC_DDLO_ADDR                          \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_STP_RTC_DDLO_MASK                          0x1
#define PMIC_MIX_STP_RTC_DDLO_SHIFT                         10
#define PMIC_MIX_RTC_XOSC32_ENB_ADDR                        \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_RTC_XOSC32_ENB_MASK                        0x1
#define PMIC_MIX_RTC_XOSC32_ENB_SHIFT                       11
#define PMIC_MIX_EFUSE_XOSC32_ENB_OPT_ADDR                  \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_EFUSE_XOSC32_ENB_OPT_MASK                  0x1
#define PMIC_MIX_EFUSE_XOSC32_ENB_OPT_SHIFT                 12
#define PMIC_RG_RTC_TEST_OUT_ADDR                           \
	MT6359_RTC_DIG_CON0
#define PMIC_RG_RTC_TEST_OUT_MASK                           0x3
#define PMIC_RG_RTC_TEST_OUT_SHIFT                          0
#define PMIC_RG_RTC_DIG_TEST_IN_ADDR                        \
	MT6359_RTC_DIG_CON0
#define PMIC_RG_RTC_DIG_TEST_IN_MASK                        0x1
#define PMIC_RG_RTC_DIG_TEST_IN_SHIFT                       3
#define PMIC_RG_RTC_DIG_TEST_MODE_ADDR                      \
	MT6359_RTC_DIG_CON0
#define PMIC_RG_RTC_DIG_TEST_MODE_MASK                      0x1
#define PMIC_RG_RTC_DIG_TEST_MODE_SHIFT                     15
#define PMIC_FQMTR_TCKSEL_ADDR                              \
	MT6359_FQMTR_CON0
#define PMIC_FQMTR_TCKSEL_MASK                              0x7
#define PMIC_FQMTR_TCKSEL_SHIFT                             0
#define PMIC_FQMTR_BUSY_ADDR                                \
	MT6359_FQMTR_CON0
#define PMIC_FQMTR_BUSY_MASK                                0x1
#define PMIC_FQMTR_BUSY_SHIFT                               3
#define PMIC_FQMTR_DCXO26M_EN_ADDR                          \
	MT6359_FQMTR_CON0
#define PMIC_FQMTR_DCXO26M_EN_MASK                          0x1
#define PMIC_FQMTR_DCXO26M_EN_SHIFT                         4
#define PMIC_FQMTR_EN_ADDR                                  \
	MT6359_FQMTR_CON0
#define PMIC_FQMTR_EN_MASK                                  0x1
#define PMIC_FQMTR_EN_SHIFT                                 15
#define PMIC_FQMTR_WINSET_ADDR                              \
	MT6359_FQMTR_CON1
#define PMIC_FQMTR_WINSET_MASK                              0xFFFF
#define PMIC_FQMTR_WINSET_SHIFT                             0
#define PMIC_FQMTR_DATA_ADDR                                \
	MT6359_FQMTR_CON2
#define PMIC_FQMTR_DATA_MASK                                0xFFFF
#define PMIC_FQMTR_DATA_SHIFT                               0
#define PMIC_XO_SOC_VOTE_ADDR                               \
	MT6359_XO_BUF_CTL0
#define PMIC_XO_SOC_VOTE_MASK                               0x7FF
#define PMIC_XO_SOC_VOTE_SHIFT                              0
#define PMIC_XO_WCN_VOTE_ADDR                               \
	MT6359_XO_BUF_CTL1
#define PMIC_XO_WCN_VOTE_MASK                               0x7FF
#define PMIC_XO_WCN_VOTE_SHIFT                              0
#define PMIC_XO_NFC_VOTE_ADDR                               \
	MT6359_XO_BUF_CTL2
#define PMIC_XO_NFC_VOTE_MASK                               0x7FF
#define PMIC_XO_NFC_VOTE_SHIFT                              0
#define PMIC_XO_CEL_VOTE_ADDR                               \
	MT6359_XO_BUF_CTL3
#define PMIC_XO_CEL_VOTE_MASK                               0x7FF
#define PMIC_XO_CEL_VOTE_SHIFT                              0
#define PMIC_XO_EXT_VOTE_ADDR                               \
	MT6359_XO_BUF_CTL4
#define PMIC_XO_EXT_VOTE_MASK                               0x7FF
#define PMIC_XO_EXT_VOTE_SHIFT                              0
#define PMIC_XO_MODE_CONN_BT_MASK_ADDR                      \
	MT6359_XO_CONN_BT0
#define PMIC_XO_MODE_CONN_BT_MASK_MASK                      0x1
#define PMIC_XO_MODE_CONN_BT_MASK_SHIFT                     0
#define PMIC_XO_BUF_CONN_BT_MASK_ADDR                       \
	MT6359_XO_CONN_BT0
#define PMIC_XO_BUF_CONN_BT_MASK_MASK                       0x1
#define PMIC_XO_BUF_CONN_BT_MASK_SHIFT                      1
#define PMIC_RTC_ANA_ID_ADDR                                \
	MT6359_RTC_DSN_ID
#define PMIC_RTC_ANA_ID_MASK                                0xFF
#define PMIC_RTC_ANA_ID_SHIFT                               0
#define PMIC_RTC_DIG_ID_ADDR                                \
	MT6359_RTC_DSN_ID
#define PMIC_RTC_DIG_ID_MASK                                0xFF
#define PMIC_RTC_DIG_ID_SHIFT                               8
#define PMIC_RTC_ANA_MINOR_REV_ADDR                         \
	MT6359_RTC_DSN_REV0
#define PMIC_RTC_ANA_MINOR_REV_MASK                         0xF
#define PMIC_RTC_ANA_MINOR_REV_SHIFT                        0
#define PMIC_RTC_ANA_MAJOR_REV_ADDR                         \
	MT6359_RTC_DSN_REV0
#define PMIC_RTC_ANA_MAJOR_REV_MASK                         0xF
#define PMIC_RTC_ANA_MAJOR_REV_SHIFT                        4
#define PMIC_RTC_DIG_MINOR_REV_ADDR                         \
	MT6359_RTC_DSN_REV0
#define PMIC_RTC_DIG_MINOR_REV_MASK                         0xF
#define PMIC_RTC_DIG_MINOR_REV_SHIFT                        8
#define PMIC_RTC_DIG_MAJOR_REV_ADDR                         \
	MT6359_RTC_DSN_REV0
#define PMIC_RTC_DIG_MAJOR_REV_MASK                         0xF
#define PMIC_RTC_DIG_MAJOR_REV_SHIFT                        12
#define PMIC_RTC_DSN_CBS_ADDR                               \
	MT6359_RTC_DBI
#define PMIC_RTC_DSN_CBS_MASK                               0x3
#define PMIC_RTC_DSN_CBS_SHIFT                              0
#define PMIC_RTC_DSN_BIX_ADDR                               \
	MT6359_RTC_DBI
#define PMIC_RTC_DSN_BIX_MASK                               0x3
#define PMIC_RTC_DSN_BIX_SHIFT                              2
#define PMIC_RTC_DSN_ESP_ADDR                               \
	MT6359_RTC_DBI
#define PMIC_RTC_DSN_ESP_MASK                               0xFF
#define PMIC_RTC_DSN_ESP_SHIFT                              8
#define PMIC_RTC_DSN_FPI_ADDR                               \
	MT6359_RTC_DXI
#define PMIC_RTC_DSN_FPI_MASK                               0xFF
#define PMIC_RTC_DSN_FPI_SHIFT                              0
#define PMIC_BBPU_ADDR                                      \
	MT6359_RTC_BBPU
#define PMIC_BBPU_MASK                                      0xF
#define PMIC_BBPU_SHIFT                                     0
#define PMIC_CLRPKY_ADDR                                    \
	MT6359_RTC_BBPU
#define PMIC_CLRPKY_MASK                                    0x1
#define PMIC_CLRPKY_SHIFT                                   4
#define PMIC_RELOAD_ADDR                                    \
	MT6359_RTC_BBPU
#define PMIC_RELOAD_MASK                                    0x1
#define PMIC_RELOAD_SHIFT                                   5
#define PMIC_CBUSY_ADDR                                     \
	MT6359_RTC_BBPU
#define PMIC_CBUSY_MASK                                     0x1
#define PMIC_CBUSY_SHIFT                                    6
#define PMIC_ALARM_STATUS_ADDR                              \
	MT6359_RTC_BBPU
#define PMIC_ALARM_STATUS_MASK                              0x1
#define PMIC_ALARM_STATUS_SHIFT                             7
#define PMIC_KEY_BBPU_ADDR                                  \
	MT6359_RTC_BBPU
#define PMIC_KEY_BBPU_MASK                                  0xFF
#define PMIC_KEY_BBPU_SHIFT                                 8
#define PMIC_ALSTA_ADDR                                     \
	MT6359_RTC_IRQ_STA
#define PMIC_ALSTA_MASK                                     0x1
#define PMIC_ALSTA_SHIFT                                    0
#define PMIC_TCSTA_ADDR                                     \
	MT6359_RTC_IRQ_STA
#define PMIC_TCSTA_MASK                                     0x1
#define PMIC_TCSTA_SHIFT                                    1
#define PMIC_LPSTA_ADDR                                     \
	MT6359_RTC_IRQ_STA
#define PMIC_LPSTA_MASK                                     0x1
#define PMIC_LPSTA_SHIFT                                    3
#define PMIC_AL_EN_ADDR                                     \
	MT6359_RTC_IRQ_EN
#define PMIC_AL_EN_MASK                                     0x1
#define PMIC_AL_EN_SHIFT                                    0
#define PMIC_TC_EN_ADDR                                     \
	MT6359_RTC_IRQ_EN
#define PMIC_TC_EN_MASK                                     0x1
#define PMIC_TC_EN_SHIFT                                    1
#define PMIC_ONESHOT_ADDR                                   \
	MT6359_RTC_IRQ_EN
#define PMIC_ONESHOT_MASK                                   0x1
#define PMIC_ONESHOT_SHIFT                                  2
#define PMIC_LP_EN_ADDR                                     \
	MT6359_RTC_IRQ_EN
#define PMIC_LP_EN_MASK                                     0x1
#define PMIC_LP_EN_SHIFT                                    3
#define PMIC_SECCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_SECCII_MASK                                    0x1
#define PMIC_SECCII_SHIFT                                   0
#define PMIC_MINCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_MINCII_MASK                                    0x1
#define PMIC_MINCII_SHIFT                                   1
#define PMIC_HOUCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_HOUCII_MASK                                    0x1
#define PMIC_HOUCII_SHIFT                                   2
#define PMIC_DOMCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_DOMCII_MASK                                    0x1
#define PMIC_DOMCII_SHIFT                                   3
#define PMIC_DOWCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_DOWCII_MASK                                    0x1
#define PMIC_DOWCII_SHIFT                                   4
#define PMIC_MTHCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_MTHCII_MASK                                    0x1
#define PMIC_MTHCII_SHIFT                                   5
#define PMIC_YEACII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_YEACII_MASK                                    0x1
#define PMIC_YEACII_SHIFT                                   6
#define PMIC_SECCII_1_2_ADDR                                \
	MT6359_RTC_CII_EN
#define PMIC_SECCII_1_2_MASK                                0x1
#define PMIC_SECCII_1_2_SHIFT                               7
#define PMIC_SECCII_1_4_ADDR                                \
	MT6359_RTC_CII_EN
#define PMIC_SECCII_1_4_MASK                                0x1
#define PMIC_SECCII_1_4_SHIFT                               8
#define PMIC_SECCII_1_8_ADDR                                \
	MT6359_RTC_CII_EN
#define PMIC_SECCII_1_8_MASK                                0x1
#define PMIC_SECCII_1_8_SHIFT                               9
#define PMIC_SEC_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_SEC_MSK_MASK                                   0x1
#define PMIC_SEC_MSK_SHIFT                                  0
#define PMIC_MIN_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_MIN_MSK_MASK                                   0x1
#define PMIC_MIN_MSK_SHIFT                                  1
#define PMIC_HOU_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_HOU_MSK_MASK                                   0x1
#define PMIC_HOU_MSK_SHIFT                                  2
#define PMIC_DOM_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_DOM_MSK_MASK                                   0x1
#define PMIC_DOM_MSK_SHIFT                                  3
#define PMIC_DOW_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_DOW_MSK_MASK                                   0x1
#define PMIC_DOW_MSK_SHIFT                                  4
#define PMIC_MTH_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_MTH_MSK_MASK                                   0x1
#define PMIC_MTH_MSK_SHIFT                                  5
#define PMIC_YEA_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_YEA_MSK_MASK                                   0x1
#define PMIC_YEA_MSK_SHIFT                                  6
#define PMIC_TC_SECOND_ADDR                                 \
	MT6359_RTC_TC_SEC
#define PMIC_TC_SECOND_MASK                                 0x3F
#define PMIC_TC_SECOND_SHIFT                                0
#define PMIC_TC_MINUTE_ADDR                                 \
	MT6359_RTC_TC_MIN
#define PMIC_TC_MINUTE_MASK                                 0x3F
#define PMIC_TC_MINUTE_SHIFT                                0
#define PMIC_TC_HOUR_ADDR                                   \
	MT6359_RTC_TC_HOU
#define PMIC_TC_HOUR_MASK                                   0x1F
#define PMIC_TC_HOUR_SHIFT                                  0
#define PMIC_TC_DOM_ADDR                                    \
	MT6359_RTC_TC_DOM
#define PMIC_TC_DOM_MASK                                    0x1F
#define PMIC_TC_DOM_SHIFT                                   0
#define PMIC_TC_DOW_ADDR                                    \
	MT6359_RTC_TC_DOW
#define PMIC_TC_DOW_MASK                                    0x7
#define PMIC_TC_DOW_SHIFT                                   0
#define PMIC_TC_MONTH_ADDR                                  \
	MT6359_RTC_TC_MTH
#define PMIC_TC_MONTH_MASK                                  0xF
#define PMIC_TC_MONTH_SHIFT                                 0
#define PMIC_RTC_MACRO_ID_ADDR                              \
	MT6359_RTC_TC_MTH
#define PMIC_RTC_MACRO_ID_MASK                              0xFFF
#define PMIC_RTC_MACRO_ID_SHIFT                             4
#define PMIC_TC_YEAR_ADDR                                   \
	MT6359_RTC_TC_YEA
#define PMIC_TC_YEAR_MASK                                   0x7F
#define PMIC_TC_YEAR_SHIFT                                  0
#define PMIC_AL_SECOND_ADDR                                 \
	MT6359_RTC_AL_SEC
#define PMIC_AL_SECOND_MASK                                 0x3F
#define PMIC_AL_SECOND_SHIFT                                0
#define PMIC_BBPU_AUTO_PDN_SEL_ADDR                         \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_AUTO_PDN_SEL_MASK                         0x1
#define PMIC_BBPU_AUTO_PDN_SEL_SHIFT                        6
#define PMIC_BBPU_2SEC_CK_SEL_ADDR                          \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_2SEC_CK_SEL_MASK                          0x1
#define PMIC_BBPU_2SEC_CK_SEL_SHIFT                         7
#define PMIC_BBPU_2SEC_EN_ADDR                              \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_2SEC_EN_MASK                              0x1
#define PMIC_BBPU_2SEC_EN_SHIFT                             8
#define PMIC_BBPU_2SEC_MODE_ADDR                            \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_2SEC_MODE_MASK                            0x3
#define PMIC_BBPU_2SEC_MODE_SHIFT                           9
#define PMIC_BBPU_2SEC_STAT_CLEAR_ADDR                      \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_2SEC_STAT_CLEAR_MASK                      0x1
#define PMIC_BBPU_2SEC_STAT_CLEAR_SHIFT                     11
#define PMIC_BBPU_2SEC_STAT_STA_ADDR                        \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_2SEC_STAT_STA_MASK                        0x1
#define PMIC_BBPU_2SEC_STAT_STA_SHIFT                       12
#define PMIC_RTC_LPD_OPT_ADDR                               \
	MT6359_RTC_AL_SEC
#define PMIC_RTC_LPD_OPT_MASK                               0x3
#define PMIC_RTC_LPD_OPT_SHIFT                              13
#define PMIC_K_EOSC32_VTCXO_ON_SEL_ADDR                     \
	MT6359_RTC_AL_SEC
#define PMIC_K_EOSC32_VTCXO_ON_SEL_MASK                     0x1
#define PMIC_K_EOSC32_VTCXO_ON_SEL_SHIFT                    15
#define PMIC_AL_MINUTE_ADDR                                 \
	MT6359_RTC_AL_MIN
#define PMIC_AL_MINUTE_MASK                                 0x3F
#define PMIC_AL_MINUTE_SHIFT                                0
#define PMIC_AL_HOUR_ADDR                                   \
	MT6359_RTC_AL_HOU
#define PMIC_AL_HOUR_MASK                                   0x1F
#define PMIC_AL_HOUR_SHIFT                                  0
#define PMIC_NEW_SPARE0_ADDR                                \
	MT6359_RTC_AL_HOU
#define PMIC_NEW_SPARE0_MASK                                0xFF
#define PMIC_NEW_SPARE0_SHIFT                               8
#define PMIC_AL_DOM_ADDR                                    \
	MT6359_RTC_AL_DOM
#define PMIC_AL_DOM_MASK                                    0x1F
#define PMIC_AL_DOM_SHIFT                                   0
#define PMIC_NEW_SPARE1_ADDR                                \
	MT6359_RTC_AL_DOM
#define PMIC_NEW_SPARE1_MASK                                0xFF
#define PMIC_NEW_SPARE1_SHIFT                               8
#define PMIC_AL_DOW_ADDR                                    \
	MT6359_RTC_AL_DOW
#define PMIC_AL_DOW_MASK                                    0x7
#define PMIC_AL_DOW_SHIFT                                   0
#define PMIC_RG_EOSC_CALI_TD_ADDR                           \
	MT6359_RTC_AL_DOW
#define PMIC_RG_EOSC_CALI_TD_MASK                           0x7
#define PMIC_RG_EOSC_CALI_TD_SHIFT                          5
#define PMIC_NEW_SPARE2_ADDR                                \
	MT6359_RTC_AL_DOW
#define PMIC_NEW_SPARE2_MASK                                0xFF
#define PMIC_NEW_SPARE2_SHIFT                               8
#define PMIC_AL_MONTH_ADDR                                  \
	MT6359_RTC_AL_MTH
#define PMIC_AL_MONTH_MASK                                  0xF
#define PMIC_AL_MONTH_SHIFT                                 0
#define PMIC_NEW_SPARE3_ADDR                                \
	MT6359_RTC_AL_MTH
#define PMIC_NEW_SPARE3_MASK                                0xFF
#define PMIC_NEW_SPARE3_SHIFT                               8
#define PMIC_AL_YEAR_ADDR                                   \
	MT6359_RTC_AL_YEA
#define PMIC_AL_YEAR_MASK                                   0x7F
#define PMIC_AL_YEAR_SHIFT                                  0
#define PMIC_RTC_K_EOSC_RSV_ADDR                            \
	MT6359_RTC_AL_YEA
#define PMIC_RTC_K_EOSC_RSV_MASK                            0xFF
#define PMIC_RTC_K_EOSC_RSV_SHIFT                           8
#define PMIC_XOSCCALI_ADDR                                  \
	MT6359_RTC_OSC32CON
#define PMIC_XOSCCALI_MASK                                  0x1F
#define PMIC_XOSCCALI_SHIFT                                 0
#define PMIC_RTC_XOSC32_ENB_ADDR                            \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_XOSC32_ENB_MASK                            0x1
#define PMIC_RTC_XOSC32_ENB_SHIFT                           5
#define PMIC_RTC_EMBCK_SEL_MODE_ADDR                        \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_EMBCK_SEL_MODE_MASK                        0x3
#define PMIC_RTC_EMBCK_SEL_MODE_SHIFT                       6
#define PMIC_RTC_EMBCK_SRC_SEL_ADDR                         \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_EMBCK_SRC_SEL_MASK                         0x1
#define PMIC_RTC_EMBCK_SRC_SEL_SHIFT                        8
#define PMIC_RTC_EMBCK_SEL_OPTION_ADDR                      \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_EMBCK_SEL_OPTION_MASK                      0x1
#define PMIC_RTC_EMBCK_SEL_OPTION_SHIFT                     9
#define PMIC_RTC_GPS_CKOUT_EN_ADDR                          \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_GPS_CKOUT_EN_MASK                          0x1
#define PMIC_RTC_GPS_CKOUT_EN_SHIFT                         10
#define PMIC_RTC_EOSC32_VCT_EN_ADDR                         \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_EOSC32_VCT_EN_MASK                         0x1
#define PMIC_RTC_EOSC32_VCT_EN_SHIFT                        11
#define PMIC_RTC_EOSC32_CHOP_EN_ADDR                        \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_EOSC32_CHOP_EN_MASK                        0x1
#define PMIC_RTC_EOSC32_CHOP_EN_SHIFT                       12
#define PMIC_RTC_GP_OSC32_CON_ADDR                          \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_GP_OSC32_CON_MASK                          0x3
#define PMIC_RTC_GP_OSC32_CON_SHIFT                         13
#define PMIC_RTC_REG_XOSC32_ENB_ADDR                        \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_REG_XOSC32_ENB_MASK                        0x1
#define PMIC_RTC_REG_XOSC32_ENB_SHIFT                       15
#define PMIC_RTC_POWERKEY1_ADDR                             \
	MT6359_RTC_POWERKEY1
#define PMIC_RTC_POWERKEY1_MASK                             0xFFFF
#define PMIC_RTC_POWERKEY1_SHIFT                            0
#define PMIC_RTC_POWERKEY2_ADDR                             \
	MT6359_RTC_POWERKEY2
#define PMIC_RTC_POWERKEY2_MASK                             0xFFFF
#define PMIC_RTC_POWERKEY2_SHIFT                            0
#define PMIC_RTC_PDN1_ADDR                                  \
	MT6359_RTC_PDN1
#define PMIC_RTC_PDN1_MASK                                  0xFFFF
#define PMIC_RTC_PDN1_SHIFT                                 0
#define PMIC_RTC_PDN2_ADDR                                  \
	MT6359_RTC_PDN2
#define PMIC_RTC_PDN2_MASK                                  0xFFFF
#define PMIC_RTC_PDN2_SHIFT                                 0
#define PMIC_RTC_SPAR0_ADDR                                 \
	MT6359_RTC_SPAR0
#define PMIC_RTC_SPAR0_MASK                                 0xFFFF
#define PMIC_RTC_SPAR0_SHIFT                                0
#define PMIC_RTC_SPAR1_ADDR                                 \
	MT6359_RTC_SPAR1
#define PMIC_RTC_SPAR1_MASK                                 0xFFFF
#define PMIC_RTC_SPAR1_SHIFT                                0
#define PMIC_RTC_PROT_ADDR                                  \
	MT6359_RTC_PROT
#define PMIC_RTC_PROT_MASK                                  0xFFFF
#define PMIC_RTC_PROT_SHIFT                                 0
#define PMIC_RTC_DIFF_ADDR                                  \
	MT6359_RTC_DIFF
#define PMIC_RTC_DIFF_MASK                                  0xFFF
#define PMIC_RTC_DIFF_SHIFT                                 0
#define PMIC_POWER_DETECTED_ADDR                            \
	MT6359_RTC_DIFF
#define PMIC_POWER_DETECTED_MASK                            0x1
#define PMIC_POWER_DETECTED_SHIFT                           12
#define PMIC_K_EOSC32_RSV_ADDR                              \
	MT6359_RTC_DIFF
#define PMIC_K_EOSC32_RSV_MASK                              0x1
#define PMIC_K_EOSC32_RSV_SHIFT                             14
#define PMIC_CALI_RD_SEL_ADDR                               \
	MT6359_RTC_DIFF
#define PMIC_CALI_RD_SEL_MASK                               0x1
#define PMIC_CALI_RD_SEL_SHIFT                              15
#define PMIC_RTC_CALI_ADDR                                  \
	MT6359_RTC_CALI
#define PMIC_RTC_CALI_MASK                                  0x3FFF
#define PMIC_RTC_CALI_SHIFT                                 0
#define PMIC_CALI_WR_SEL_ADDR                               \
	MT6359_RTC_CALI
#define PMIC_CALI_WR_SEL_MASK                               0x1
#define PMIC_CALI_WR_SEL_SHIFT                              14
#define PMIC_K_EOSC32_OVERFLOW_ADDR                         \
	MT6359_RTC_CALI
#define PMIC_K_EOSC32_OVERFLOW_MASK                         0x1
#define PMIC_K_EOSC32_OVERFLOW_SHIFT                        15
#define PMIC_WRTGR_ADDR                                     \
	MT6359_RTC_WRTGR
#define PMIC_WRTGR_MASK                                     0x1
#define PMIC_WRTGR_SHIFT                                    0
#define PMIC_VBAT_LPSTA_RAW_ADDR                            \
	MT6359_RTC_CON
#define PMIC_VBAT_LPSTA_RAW_MASK                            0x1
#define PMIC_VBAT_LPSTA_RAW_SHIFT                           0
#define PMIC_EOSC32_LPEN_ADDR                               \
	MT6359_RTC_CON
#define PMIC_EOSC32_LPEN_MASK                               0x1
#define PMIC_EOSC32_LPEN_SHIFT                              1
#define PMIC_XOSC32_LPEN_ADDR                               \
	MT6359_RTC_CON
#define PMIC_XOSC32_LPEN_MASK                               0x1
#define PMIC_XOSC32_LPEN_SHIFT                              2
#define PMIC_LPRST_ADDR                                     \
	MT6359_RTC_CON
#define PMIC_LPRST_MASK                                     0x1
#define PMIC_LPRST_SHIFT                                    3
#define PMIC_CDBO_ADDR                                      \
	MT6359_RTC_CON
#define PMIC_CDBO_MASK                                      0x1
#define PMIC_CDBO_SHIFT                                     4
#define PMIC_F32KOB_ADDR                                    \
	MT6359_RTC_CON
#define PMIC_F32KOB_MASK                                    0x1
#define PMIC_F32KOB_SHIFT                                   5
#define PMIC_GPO_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GPO_MASK                                       0x1
#define PMIC_GPO_SHIFT                                      6
#define PMIC_GOE_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GOE_MASK                                       0x1
#define PMIC_GOE_SHIFT                                      7
#define PMIC_GSR_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GSR_MASK                                       0x1
#define PMIC_GSR_SHIFT                                      8
#define PMIC_GSMT_ADDR                                      \
	MT6359_RTC_CON
#define PMIC_GSMT_MASK                                      0x1
#define PMIC_GSMT_SHIFT                                     9
#define PMIC_GPEN_ADDR                                      \
	MT6359_RTC_CON
#define PMIC_GPEN_MASK                                      0x1
#define PMIC_GPEN_SHIFT                                     10
#define PMIC_GPU_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GPU_MASK                                       0x1
#define PMIC_GPU_SHIFT                                      11
#define PMIC_GE4_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GE4_MASK                                       0x1
#define PMIC_GE4_SHIFT                                      12
#define PMIC_GE8_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GE8_MASK                                       0x1
#define PMIC_GE8_SHIFT                                      13
#define PMIC_GPI_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GPI_MASK                                       0x1
#define PMIC_GPI_SHIFT                                      14
#define PMIC_LPSTA_RAW_ADDR                                 \
	MT6359_RTC_CON
#define PMIC_LPSTA_RAW_MASK                                 0x1
#define PMIC_LPSTA_RAW_SHIFT                                15
#define PMIC_DAT0_LOCK_ADDR                                 \
	MT6359_RTC_SEC_CTRL
#define PMIC_DAT0_LOCK_MASK                                 0x1
#define PMIC_DAT0_LOCK_SHIFT                                0
#define PMIC_DAT1_LOCK_ADDR                                 \
	MT6359_RTC_SEC_CTRL
#define PMIC_DAT1_LOCK_MASK                                 0x1
#define PMIC_DAT1_LOCK_SHIFT                                1
#define PMIC_DAT2_LOCK_ADDR                                 \
	MT6359_RTC_SEC_CTRL
#define PMIC_DAT2_LOCK_MASK                                 0x1
#define PMIC_DAT2_LOCK_SHIFT                                2
#define PMIC_RTC_INT_CNT_ADDR                               \
	MT6359_RTC_INT_CNT
#define PMIC_RTC_INT_CNT_MASK                               0x7FFF
#define PMIC_RTC_INT_CNT_SHIFT                              0
#define PMIC_RTC_SEC_DAT0_ADDR                              \
	MT6359_RTC_SEC_DAT0
#define PMIC_RTC_SEC_DAT0_MASK                              0xFFFF
#define PMIC_RTC_SEC_DAT0_SHIFT                             0
#define PMIC_RTC_SEC_DAT1_ADDR                              \
	MT6359_RTC_SEC_DAT1
#define PMIC_RTC_SEC_DAT1_MASK                              0xFFFF
#define PMIC_RTC_SEC_DAT1_SHIFT                             0
#define PMIC_RTC_SEC_DAT2_ADDR                              \
	MT6359_RTC_SEC_DAT2
#define PMIC_RTC_SEC_DAT2_MASK                              0xFFFF
#define PMIC_RTC_SEC_DAT2_SHIFT                             0
#define PMIC_RTC_SEC_ANA_ID_ADDR                            \
	MT6359_RTC_SEC_DSN_ID
#define PMIC_RTC_SEC_ANA_ID_MASK                            0xFF
#define PMIC_RTC_SEC_ANA_ID_SHIFT                           0
#define PMIC_RTC_SEC_DIG_ID_ADDR                            \
	MT6359_RTC_SEC_DSN_ID
#define PMIC_RTC_SEC_DIG_ID_MASK                            0xFF
#define PMIC_RTC_SEC_DIG_ID_SHIFT                           8
#define PMIC_RTC_SEC_ANA_MINOR_REV_ADDR                     \
	MT6359_RTC_SEC_DSN_REV0
#define PMIC_RTC_SEC_ANA_MINOR_REV_MASK                     0xF
#define PMIC_RTC_SEC_ANA_MINOR_REV_SHIFT                    0
#define PMIC_RTC_SEC_ANA_MAJOR_REV_ADDR                     \
	MT6359_RTC_SEC_DSN_REV0
#define PMIC_RTC_SEC_ANA_MAJOR_REV_MASK                     0xF
#define PMIC_RTC_SEC_ANA_MAJOR_REV_SHIFT                    4
#define PMIC_RTC_SEC_DIG_MINOR_REV_ADDR                     \
	MT6359_RTC_SEC_DSN_REV0
#define PMIC_RTC_SEC_DIG_MINOR_REV_MASK                     0xF
#define PMIC_RTC_SEC_DIG_MINOR_REV_SHIFT                    8
#define PMIC_RTC_SEC_DIG_MAJOR_REV_ADDR                     \
	MT6359_RTC_SEC_DSN_REV0
#define PMIC_RTC_SEC_DIG_MAJOR_REV_MASK                     0xF
#define PMIC_RTC_SEC_DIG_MAJOR_REV_SHIFT                    12
#define PMIC_RTC_SEC_DSN_CBS_ADDR                           \
	MT6359_RTC_SEC_DBI
#define PMIC_RTC_SEC_DSN_CBS_MASK                           0x3
#define PMIC_RTC_SEC_DSN_CBS_SHIFT                          0
#define PMIC_RTC_SEC_DSN_BIX_ADDR                           \
	MT6359_RTC_SEC_DBI
#define PMIC_RTC_SEC_DSN_BIX_MASK                           0x3
#define PMIC_RTC_SEC_DSN_BIX_SHIFT                          2
#define PMIC_RTC_SEC_DSN_ESP_ADDR                           \
	MT6359_RTC_SEC_DBI
#define PMIC_RTC_SEC_DSN_ESP_MASK                           0xFF
#define PMIC_RTC_SEC_DSN_ESP_SHIFT                          8
#define PMIC_RTC_SEC_DSN_FPI_ADDR                           \
	MT6359_RTC_SEC_DXI
#define PMIC_RTC_SEC_DSN_FPI_MASK                           0xFF
#define PMIC_RTC_SEC_DSN_FPI_SHIFT                          0
#define PMIC_TC_SECOND_SEC_ADDR                             \
	MT6359_RTC_TC_SEC_SEC
#define PMIC_TC_SECOND_SEC_MASK                             0x3F
#define PMIC_TC_SECOND_SEC_SHIFT                            0
#define PMIC_TC_MINUTE_SEC_ADDR                             \
	MT6359_RTC_TC_MIN_SEC
#define PMIC_TC_MINUTE_SEC_MASK                             0x3F
#define PMIC_TC_MINUTE_SEC_SHIFT                            0
#define PMIC_TC_HOUR_SEC_ADDR                               \
	MT6359_RTC_TC_HOU_SEC
#define PMIC_TC_HOUR_SEC_MASK                               0x1F
#define PMIC_TC_HOUR_SEC_SHIFT                              0
#define PMIC_TC_DOM_SEC_ADDR                                \
	MT6359_RTC_TC_DOM_SEC
#define PMIC_TC_DOM_SEC_MASK                                0x1F
#define PMIC_TC_DOM_SEC_SHIFT                               0
#define PMIC_TC_DOW_SEC_ADDR                                \
	MT6359_RTC_TC_DOW_SEC
#define PMIC_TC_DOW_SEC_MASK                                0x7
#define PMIC_TC_DOW_SEC_SHIFT                               0
#define PMIC_TC_MONTH_SEC_ADDR                              \
	MT6359_RTC_TC_MTH_SEC
#define PMIC_TC_MONTH_SEC_MASK                              0xF
#define PMIC_TC_MONTH_SEC_SHIFT                             0
#define PMIC_TC_YEAR_SEC_ADDR                               \
	MT6359_RTC_TC_YEA_SEC
#define PMIC_TC_YEAR_SEC_MASK                               0x7F
#define PMIC_TC_YEAR_SEC_SHIFT                              0
#define PMIC_RTC_SEC_CK_PDN_ADDR                            \
	MT6359_RTC_SEC_CK_PDN
#define PMIC_RTC_SEC_CK_PDN_MASK                            0x1
#define PMIC_RTC_SEC_CK_PDN_SHIFT                           0
#define PMIC_RTC_SEC_WRTGR_ADDR                             \
	MT6359_RTC_SEC_WRTGR
#define PMIC_RTC_SEC_WRTGR_MASK                             0x1
#define PMIC_RTC_SEC_WRTGR_SHIFT                            0
#define PMIC_DCXO_ANA_ID_ADDR                               \
	MT6359_DCXO_DSN_ID
#define PMIC_DCXO_ANA_ID_MASK                               0xFF
#define PMIC_DCXO_ANA_ID_SHIFT                              0
#define PMIC_DCXO_DIG_ID_ADDR                               \
	MT6359_DCXO_DSN_ID
#define PMIC_DCXO_DIG_ID_MASK                               0xFF
#define PMIC_DCXO_DIG_ID_SHIFT                              8
#define PMIC_DCXO_ANA_MINOR_REV_ADDR                        \
	MT6359_DCXO_DSN_REV0
#define PMIC_DCXO_ANA_MINOR_REV_MASK                        0xF
#define PMIC_DCXO_ANA_MINOR_REV_SHIFT                       0
#define PMIC_DCXO_ANA_MAJOR_REV_ADDR                        \
	MT6359_DCXO_DSN_REV0
#define PMIC_DCXO_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_DCXO_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_DCXO_DIG_MINOR_REV_ADDR                        \
	MT6359_DCXO_DSN_REV0
#define PMIC_DCXO_DIG_MINOR_REV_MASK                        0xF
#define PMIC_DCXO_DIG_MINOR_REV_SHIFT                       8
#define PMIC_DCXO_DIG_MAJOR_REV_ADDR                        \
	MT6359_DCXO_DSN_REV0
#define PMIC_DCXO_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_DCXO_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_DCXO_DSN_CBS_ADDR                              \
	MT6359_DCXO_DSN_DBI
#define PMIC_DCXO_DSN_CBS_MASK                              0x3
#define PMIC_DCXO_DSN_CBS_SHIFT                             0
#define PMIC_DCXO_DSN_BIX_ADDR                              \
	MT6359_DCXO_DSN_DBI
#define PMIC_DCXO_DSN_BIX_MASK                              0x3
#define PMIC_DCXO_DSN_BIX_SHIFT                             2
#define PMIC_DCXO_DSN_ESP_ADDR                              \
	MT6359_DCXO_DSN_DBI
#define PMIC_DCXO_DSN_ESP_MASK                              0xFF
#define PMIC_DCXO_DSN_ESP_SHIFT                             8
#define PMIC_DCXO_DSN_FPI_ADDR                              \
	MT6359_DCXO_DSN_DXI
#define PMIC_DCXO_DSN_FPI_MASK                              0xFF
#define PMIC_DCXO_DSN_FPI_SHIFT                             0
#define PMIC_XO_EXTBUF1_MODE_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF1_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF1_MODE_SHIFT                          0
#define PMIC_XO_EXTBUF1_EN_M_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF1_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF1_EN_M_SHIFT                          2
#define PMIC_XO_EXTBUF2_MODE_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF2_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF2_MODE_SHIFT                          3
#define PMIC_XO_EXTBUF2_EN_M_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF2_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF2_EN_M_SHIFT                          5
#define PMIC_XO_EXTBUF3_MODE_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF3_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF3_MODE_SHIFT                          6
#define PMIC_XO_EXTBUF3_EN_M_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF3_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF3_EN_M_SHIFT                          8
#define PMIC_XO_EXTBUF4_MODE_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF4_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF4_MODE_SHIFT                          9
#define PMIC_XO_EXTBUF4_EN_M_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF4_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF4_EN_M_SHIFT                          11
#define PMIC_XO_BB_LPM_EN_M_ADDR                            \
	MT6359_DCXO_CW00
#define PMIC_XO_BB_LPM_EN_M_MASK                            0x1
#define PMIC_XO_BB_LPM_EN_M_SHIFT                           12
#define PMIC_XO_ENBB_MAN_ADDR                               \
	MT6359_DCXO_CW00
#define PMIC_XO_ENBB_MAN_MASK                               0x1
#define PMIC_XO_ENBB_MAN_SHIFT                              13
#define PMIC_XO_ENBB_EN_M_ADDR                              \
	MT6359_DCXO_CW00
#define PMIC_XO_ENBB_EN_M_MASK                              0x1
#define PMIC_XO_ENBB_EN_M_SHIFT                             14
#define PMIC_XO_CLKSEL_MAN_ADDR                             \
	MT6359_DCXO_CW00
#define PMIC_XO_CLKSEL_MAN_MASK                             0x1
#define PMIC_XO_CLKSEL_MAN_SHIFT                            15
#define PMIC_DCXO_CW00_SET_ADDR                             \
	MT6359_DCXO_CW00_SET
#define PMIC_DCXO_CW00_SET_MASK                             0xFFFF
#define PMIC_DCXO_CW00_SET_SHIFT                            0
#define PMIC_DCXO_CW00_CLR_ADDR                             \
	MT6359_DCXO_CW00_CLR
#define PMIC_DCXO_CW00_CLR_MASK                             0xFFFF
#define PMIC_DCXO_CW00_CLR_SHIFT                            0
#define PMIC_XO_CLKSEL_EN_M_ADDR                            \
	MT6359_DCXO_CW01
#define PMIC_XO_CLKSEL_EN_M_MASK                            0x1
#define PMIC_XO_CLKSEL_EN_M_SHIFT                           0
#define PMIC_XO_EXTBUF1_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF1_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF1_CKG_MAN_SHIFT                       1
#define PMIC_XO_EXTBUF1_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF1_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF1_CKG_EN_M_SHIFT                      2
#define PMIC_XO_EXTBUF2_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF2_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF2_CKG_MAN_SHIFT                       3
#define PMIC_XO_EXTBUF2_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF2_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF2_CKG_EN_M_SHIFT                      4
#define PMIC_XO_EXTBUF3_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF3_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF3_CKG_MAN_SHIFT                       5
#define PMIC_XO_EXTBUF3_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF3_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF3_CKG_EN_M_SHIFT                      6
#define PMIC_XO_EXTBUF4_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF4_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF4_CKG_MAN_SHIFT                       7
#define PMIC_XO_EXTBUF4_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF4_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF4_CKG_EN_M_SHIFT                      8
#define PMIC_XO_HV_PBUF_MAN_ADDR                            \
	MT6359_DCXO_CW01
#define PMIC_XO_HV_PBUF_MAN_MASK                            0x1
#define PMIC_XO_HV_PBUF_MAN_SHIFT                           9
#define PMIC_XO_HV_PBUF_EN_SYNC_M_ADDR                      \
	MT6359_DCXO_CW01
#define PMIC_XO_HV_PBUF_EN_SYNC_M_MASK                      0x1
#define PMIC_XO_HV_PBUF_EN_SYNC_M_SHIFT                     10
#define PMIC_XO_HV_PBUFBIAS_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_HV_PBUFBIAS_EN_M_MASK                       0x1
#define PMIC_XO_HV_PBUFBIAS_EN_M_SHIFT                      11
#define PMIC_XO_LV_PBUF_MAN_ADDR                            \
	MT6359_DCXO_CW01
#define PMIC_XO_LV_PBUF_MAN_MASK                            0x1
#define PMIC_XO_LV_PBUF_MAN_SHIFT                           12
#define PMIC_XO_LV_PBUFBIAS_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_LV_PBUFBIAS_EN_M_MASK                       0x1
#define PMIC_XO_LV_PBUFBIAS_EN_M_SHIFT                      13
#define PMIC_XO_LV_PBUF_EN_M_ADDR                           \
	MT6359_DCXO_CW01
#define PMIC_XO_LV_PBUF_EN_M_MASK                           0x1
#define PMIC_XO_LV_PBUF_EN_M_SHIFT                          14
#define PMIC_XO_BBLPM_CKSEL_M_ADDR                          \
	MT6359_DCXO_CW01
#define PMIC_XO_BBLPM_CKSEL_M_MASK                          0x1
#define PMIC_XO_BBLPM_CKSEL_M_SHIFT                         15
#define PMIC_XO_EN32K_MAN_ADDR                              \
	MT6359_DCXO_CW02
#define PMIC_XO_EN32K_MAN_MASK                              0x1
#define PMIC_XO_EN32K_MAN_SHIFT                             0
#define PMIC_XO_EN32K_M_ADDR                                \
	MT6359_DCXO_CW02
#define PMIC_XO_EN32K_M_MASK                                0x1
#define PMIC_XO_EN32K_M_SHIFT                               1
#define PMIC_RG_XO_CBANK_POL_ADDR                           \
	MT6359_DCXO_CW02
#define PMIC_RG_XO_CBANK_POL_MASK                           0x1
#define PMIC_RG_XO_CBANK_POL_SHIFT                          2
#define PMIC_XO_XMODE_M_ADDR                                \
	MT6359_DCXO_CW02
#define PMIC_XO_XMODE_M_MASK                                0x1
#define PMIC_XO_XMODE_M_SHIFT                               3
#define PMIC_XO_STRUP_MODE_ADDR                             \
	MT6359_DCXO_CW02
#define PMIC_XO_STRUP_MODE_MASK                             0x1
#define PMIC_XO_STRUP_MODE_SHIFT                            4
#define PMIC_RG_XO_PCTAT_CCOMP_ADDR                         \
	MT6359_DCXO_CW02
#define PMIC_RG_XO_PCTAT_CCOMP_MASK                         0x3
#define PMIC_RG_XO_PCTAT_CCOMP_SHIFT                        5
#define PMIC_RG_XO_VTEST_SEL_MUX_ADDR                       \
	MT6359_DCXO_CW02
#define PMIC_RG_XO_VTEST_SEL_MUX_MASK                       0x1F
#define PMIC_RG_XO_VTEST_SEL_MUX_SHIFT                      7
#define PMIC_XO_SWRST_ADDR                                  \
	MT6359_DCXO_CW02
#define PMIC_XO_SWRST_MASK                                  0x1
#define PMIC_XO_SWRST_SHIFT                                 12
#define PMIC_XO_CBANK_SYNC_DYN_ADDR                         \
	MT6359_DCXO_CW02
#define PMIC_XO_CBANK_SYNC_DYN_MASK                         0x1
#define PMIC_XO_CBANK_SYNC_DYN_SHIFT                        13
#define PMIC_XO_PCTAT_EN_MAN_ADDR                           \
	MT6359_DCXO_CW02
#define PMIC_XO_PCTAT_EN_MAN_MASK                           0x1
#define PMIC_XO_PCTAT_EN_MAN_SHIFT                          14
#define PMIC_XO_PCTAT_EN_M_ADDR                             \
	MT6359_DCXO_CW02
#define PMIC_XO_PCTAT_EN_M_MASK                             0x1
#define PMIC_XO_PCTAT_EN_M_SHIFT                            15
#define PMIC_XO_PMU_CKEN_M_ADDR                             \
	MT6359_DCXO_CW03
#define PMIC_XO_PMU_CKEN_M_MASK                             0x1
#define PMIC_XO_PMU_CKEN_M_SHIFT                            0
#define PMIC_XO_PMU_CKEN_MAN_ADDR                           \
	MT6359_DCXO_CW03
#define PMIC_XO_PMU_CKEN_MAN_MASK                           0x1
#define PMIC_XO_PMU_CKEN_MAN_SHIFT                          1
#define PMIC_XO_EXTBUF6_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW03
#define PMIC_XO_EXTBUF6_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF6_CKG_MAN_SHIFT                       2
#define PMIC_XO_EXTBUF6_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW03
#define PMIC_XO_EXTBUF6_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF6_CKG_EN_M_SHIFT                      3
#define PMIC_XO_EXTBUF7_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW03
#define PMIC_XO_EXTBUF7_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF7_CKG_MAN_SHIFT                       4
#define PMIC_XO_EXTBUF7_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW03
#define PMIC_XO_EXTBUF7_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF7_CKG_EN_M_SHIFT                      5
#define PMIC_RG_XO_CORE_LPM_ISEL_ADDR                       \
	MT6359_DCXO_CW03
#define PMIC_RG_XO_CORE_LPM_ISEL_MASK                       0x1F
#define PMIC_RG_XO_CORE_LPM_ISEL_SHIFT                      6
#define PMIC_XO_FPM_ISEL_M_ADDR                             \
	MT6359_DCXO_CW03
#define PMIC_XO_FPM_ISEL_M_MASK                             0x1F
#define PMIC_XO_FPM_ISEL_M_SHIFT                            11
#define PMIC_XO_CDAC_FPM_ADDR                               \
	MT6359_DCXO_CW04
#define PMIC_XO_CDAC_FPM_MASK                               0xFF
#define PMIC_XO_CDAC_FPM_SHIFT                              0
#define PMIC_XO_CDAC_LPM_ADDR                               \
	MT6359_DCXO_CW04
#define PMIC_XO_CDAC_LPM_MASK                               0xFF
#define PMIC_XO_CDAC_LPM_SHIFT                              8
#define PMIC_XO_32KDIV_NFRAC_FPM_ADDR                       \
	MT6359_DCXO_CW05
#define PMIC_XO_32KDIV_NFRAC_FPM_MASK                       0x3FFF
#define PMIC_XO_32KDIV_NFRAC_FPM_SHIFT                      0
#define PMIC_XO_COFST_FPM_ADDR                              \
	MT6359_DCXO_CW05
#define PMIC_XO_COFST_FPM_MASK                              0x3
#define PMIC_XO_COFST_FPM_SHIFT                             14
#define PMIC_XO_32KDIV_NFRAC_LPM_ADDR                       \
	MT6359_DCXO_CW06
#define PMIC_XO_32KDIV_NFRAC_LPM_MASK                       0x3FFF
#define PMIC_XO_32KDIV_NFRAC_LPM_SHIFT                      0
#define PMIC_XO_COFST_LPM_ADDR                              \
	MT6359_DCXO_CW06
#define PMIC_XO_COFST_LPM_MASK                              0x3
#define PMIC_XO_COFST_LPM_SHIFT                             14
#define PMIC_XO_CORE_MAN_ADDR                               \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_MAN_MASK                               0x1
#define PMIC_XO_CORE_MAN_SHIFT                              0
#define PMIC_XO_CORE_EN_M_ADDR                              \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_EN_M_MASK                              0x1
#define PMIC_XO_CORE_EN_M_SHIFT                             1
#define PMIC_XO_CORE_TURBO_EN_SYNC_M_ADDR                   \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_TURBO_EN_SYNC_M_MASK                   0x1
#define PMIC_XO_CORE_TURBO_EN_SYNC_M_SHIFT                  2
#define PMIC_RG_XO_PCTAT_IS_EN_ADDR                         \
	MT6359_DCXO_CW07
#define PMIC_RG_XO_PCTAT_IS_EN_MASK                         0x1
#define PMIC_RG_XO_PCTAT_IS_EN_SHIFT                        3
#define PMIC_XO_STARTUP_EN_M_ADDR                           \
	MT6359_DCXO_CW07
#define PMIC_XO_STARTUP_EN_M_MASK                           0x1
#define PMIC_XO_STARTUP_EN_M_SHIFT                          4
#define PMIC_RG_XO_CMP_GSEL_ADDR                            \
	MT6359_DCXO_CW07
#define PMIC_RG_XO_CMP_GSEL_MASK                            0x3
#define PMIC_RG_XO_CMP_GSEL_SHIFT                           5
#define PMIC_XO_CORE_VBSEL_SYNC_M_ADDR                      \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_VBSEL_SYNC_M_MASK                      0x1
#define PMIC_XO_CORE_VBSEL_SYNC_M_SHIFT                     7
#define PMIC_XO_CORE_FPMBIAS_EN_M_ADDR                      \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_FPMBIAS_EN_M_MASK                      0x1
#define PMIC_XO_CORE_FPMBIAS_EN_M_SHIFT                     8
#define PMIC_XO_CORE_LPMCF_SYNC_FPM_ADDR                    \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_LPMCF_SYNC_FPM_MASK                    0x1
#define PMIC_XO_CORE_LPMCF_SYNC_FPM_SHIFT                   9
#define PMIC_XO_CORE_LPMCF_SYNC_LPM_ADDR                    \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_LPMCF_SYNC_LPM_MASK                    0x1
#define PMIC_XO_CORE_LPMCF_SYNC_LPM_SHIFT                   10
#define PMIC_RG_XO_CORE_LPM_ISEL_MAN_ADDR                   \
	MT6359_DCXO_CW07
#define PMIC_RG_XO_CORE_LPM_ISEL_MAN_MASK                   0x1
#define PMIC_RG_XO_CORE_LPM_ISEL_MAN_SHIFT                  11
#define PMIC_RG_XO_CORE_LPM_IDAC_ADDR                       \
	MT6359_DCXO_CW07
#define PMIC_RG_XO_CORE_LPM_IDAC_MASK                       0xF
#define PMIC_RG_XO_CORE_LPM_IDAC_SHIFT                      12
#define PMIC_XO_AAC_CMP_MAN_ADDR                            \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_CMP_MAN_MASK                            0x1
#define PMIC_XO_AAC_CMP_MAN_SHIFT                           0
#define PMIC_XO_AAC_EN_M_ADDR                               \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_EN_M_MASK                               0x1
#define PMIC_XO_AAC_EN_M_SHIFT                              1
#define PMIC_XO_PMIC_TOP_DIG_SW_ADDR                        \
	MT6359_DCXO_CW08
#define PMIC_XO_PMIC_TOP_DIG_SW_MASK                        0x1
#define PMIC_XO_PMIC_TOP_DIG_SW_SHIFT                       2
#define PMIC_XO_CMP_EN_M_ADDR                               \
	MT6359_DCXO_CW08
#define PMIC_XO_CMP_EN_M_MASK                               0x1
#define PMIC_XO_CMP_EN_M_SHIFT                              3
#define PMIC_XO_AAC_VSEL_M_ADDR                             \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_VSEL_M_MASK                             0xF
#define PMIC_XO_AAC_VSEL_M_SHIFT                            4
#define PMIC_RG_XO_AAC_X1EN_ADDR                            \
	MT6359_DCXO_CW08
#define PMIC_RG_XO_AAC_X1EN_MASK                            0x1
#define PMIC_RG_XO_AAC_X1EN_SHIFT                           8
#define PMIC_RG_XO_LVBUF_CKSEL_ADDR                         \
	MT6359_DCXO_CW08
#define PMIC_RG_XO_LVBUF_CKSEL_MASK                         0x1
#define PMIC_RG_XO_LVBUF_CKSEL_SHIFT                        9
#define PMIC_RG_XO_RFCK_EXTBUF_LP_ADDR                      \
	MT6359_DCXO_CW08
#define PMIC_RG_XO_RFCK_EXTBUF_LP_MASK                      0x1
#define PMIC_RG_XO_RFCK_EXTBUF_LP_SHIFT                     10
#define PMIC_RG_XO_BBCK_EXTBUF_LP_ADDR                      \
	MT6359_DCXO_CW08
#define PMIC_RG_XO_BBCK_EXTBUF_LP_MASK                      0x1
#define PMIC_RG_XO_BBCK_EXTBUF_LP_SHIFT                     11
#define PMIC_XO_AAC_FPM_TIME_ADDR                           \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_FPM_TIME_MASK                           0x3
#define PMIC_XO_AAC_FPM_TIME_SHIFT                          12
#define PMIC_XO_AAC_ISEL_MAN_ADDR                           \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_ISEL_MAN_MASK                           0x1
#define PMIC_XO_AAC_ISEL_MAN_SHIFT                          14
#define PMIC_XO_AAC_FPM_SWEN_ADDR                           \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_FPM_SWEN_MASK                           0x1
#define PMIC_XO_AAC_FPM_SWEN_SHIFT                          15
#define PMIC_XO_32KDIV_SWRST_ADDR                           \
	MT6359_DCXO_CW09
#define PMIC_XO_32KDIV_SWRST_MASK                           0x1
#define PMIC_XO_32KDIV_SWRST_SHIFT                          0
#define PMIC_XO_32KDIV_RATIO_MAN_ADDR                       \
	MT6359_DCXO_CW09
#define PMIC_XO_32KDIV_RATIO_MAN_MASK                       0x1
#define PMIC_XO_32KDIV_RATIO_MAN_SHIFT                      1
#define PMIC_XO_32KDIV_TEST_EN_ADDR                         \
	MT6359_DCXO_CW09
#define PMIC_XO_32KDIV_TEST_EN_MASK                         0x1
#define PMIC_XO_32KDIV_TEST_EN_SHIFT                        2
#define PMIC_XO_CTL_SYNC_BUF_MAN_ADDR                       \
	MT6359_DCXO_CW09
#define PMIC_XO_CTL_SYNC_BUF_MAN_MASK                       0x1
#define PMIC_XO_CTL_SYNC_BUF_MAN_SHIFT                      3
#define PMIC_XO_CTL_SYNC_BUF_EN_M_ADDR                      \
	MT6359_DCXO_CW09
#define PMIC_XO_CTL_SYNC_BUF_EN_M_MASK                      0x1
#define PMIC_XO_CTL_SYNC_BUF_EN_M_SHIFT                     4
#define PMIC_RG_XO_HV_PBUF_VSET_ADDR                        \
	MT6359_DCXO_CW09
#define PMIC_RG_XO_HV_PBUF_VSET_MASK                        0xF
#define PMIC_RG_XO_HV_PBUF_VSET_SHIFT                       5
#define PMIC_XO_EXTBUF6_MODE_ADDR                           \
	MT6359_DCXO_CW09
#define PMIC_XO_EXTBUF6_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF6_MODE_SHIFT                          9
#define PMIC_XO_EXTBUF6_EN_M_ADDR                           \
	MT6359_DCXO_CW09
#define PMIC_XO_EXTBUF6_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF6_EN_M_SHIFT                          11
#define PMIC_XO_EXTBUF7_MODE_ADDR                           \
	MT6359_DCXO_CW09
#define PMIC_XO_EXTBUF7_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF7_MODE_SHIFT                          12
#define PMIC_XO_EXTBUF7_EN_M_ADDR                           \
	MT6359_DCXO_CW09
#define PMIC_XO_EXTBUF7_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF7_EN_M_SHIFT                          14
#define PMIC_DCXO_CW09_SET_ADDR                             \
	MT6359_DCXO_CW09_SET
#define PMIC_DCXO_CW09_SET_MASK                             0xFFFF
#define PMIC_DCXO_CW09_SET_SHIFT                            0
#define PMIC_DCXO_CW09_CLR_ADDR                             \
	MT6359_DCXO_CW09_CLR
#define PMIC_DCXO_CW09_CLR_MASK                             0xFFFF
#define PMIC_DCXO_CW09_CLR_SHIFT                            0
#define PMIC_XO_MDB_TBO_EN_SEL_ADDR                         \
	MT6359_DCXO_CW10
#define PMIC_XO_MDB_TBO_EN_SEL_MASK                         0x1
#define PMIC_XO_MDB_TBO_EN_SEL_SHIFT                        0
#define PMIC_XO_EXTBUF4_CLKSEL_MAN_ADDR                     \
	MT6359_DCXO_CW10
#define PMIC_XO_EXTBUF4_CLKSEL_MAN_MASK                     0x1
#define PMIC_XO_EXTBUF4_CLKSEL_MAN_SHIFT                    1
#define PMIC_XO_VIO18PG_BUFEN_ADDR                          \
	MT6359_DCXO_CW10
#define PMIC_XO_VIO18PG_BUFEN_MASK                          0x1
#define PMIC_XO_VIO18PG_BUFEN_SHIFT                         2
#define PMIC_XO_CAL_EN_MAN_ADDR                             \
	MT6359_DCXO_CW10
#define PMIC_XO_CAL_EN_MAN_MASK                             0x1
#define PMIC_XO_CAL_EN_MAN_SHIFT                            3
#define PMIC_XO_CAL_EN_M_ADDR                               \
	MT6359_DCXO_CW10
#define PMIC_XO_CAL_EN_M_MASK                               0x1
#define PMIC_XO_CAL_EN_M_SHIFT                              4
#define PMIC_RG_XO_CORE_OSCTD_ADDR                          \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_CORE_OSCTD_MASK                          0x3
#define PMIC_RG_XO_CORE_OSCTD_SHIFT                         5
#define PMIC_XO_THADC_EN_ADDR                               \
	MT6359_DCXO_CW10
#define PMIC_XO_THADC_EN_MASK                               0x1
#define PMIC_XO_THADC_EN_SHIFT                              7
#define PMIC_RG_XO_SYNC_CKPOL_ADDR                          \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_SYNC_CKPOL_MASK                          0x1
#define PMIC_RG_XO_SYNC_CKPOL_SHIFT                         8
#define PMIC_RG_XO_CORE_FPM_IDAC_ADDR                       \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_CORE_FPM_IDAC_MASK                       0x3
#define PMIC_RG_XO_CORE_FPM_IDAC_SHIFT                      9
#define PMIC_RG_XO_CTL_POL_ADDR                             \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_CTL_POL_MASK                             0x1
#define PMIC_RG_XO_CTL_POL_SHIFT                            11
#define PMIC_RG_XO_CTL_SYNC_BYP_ADDR                        \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_CTL_SYNC_BYP_MASK                        0x1
#define PMIC_RG_XO_CTL_SYNC_BYP_SHIFT                       12
#define PMIC_RG_XO_VXO22PG_MAN_ADDR                         \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_VXO22PG_MAN_MASK                         0x1
#define PMIC_RG_XO_VXO22PG_MAN_SHIFT                        13
#define PMIC_RG_XO_HV_PBUF_BYP_ADDR                         \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_HV_PBUF_BYP_MASK                         0x1
#define PMIC_RG_XO_HV_PBUF_BYP_SHIFT                        14
#define PMIC_RG_XO_HV_PBUF_ENCL_ADDR                        \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_HV_PBUF_ENCL_MASK                        0x1
#define PMIC_RG_XO_HV_PBUF_ENCL_SHIFT                       15
#define PMIC_RG_XO_CORE_VGBIAS_VSET_ADDR                    \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_CORE_VGBIAS_VSET_MASK                    0x7
#define PMIC_RG_XO_CORE_VGBIAS_VSET_SHIFT                   0
#define PMIC_XO_CORE_TURBO_EN_SYNC_MAN_ADDR                 \
	MT6359_DCXO_CW11
#define PMIC_XO_CORE_TURBO_EN_SYNC_MAN_MASK                 0x1
#define PMIC_XO_CORE_TURBO_EN_SYNC_MAN_SHIFT                3
#define PMIC_RG_XO_HV_PBUF_ISET_ADDR                        \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_HV_PBUF_ISET_MASK                        0x3
#define PMIC_RG_XO_HV_PBUF_ISET_SHIFT                       4
#define PMIC_RG_XO_HEATER_SEL_ADDR                          \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_HEATER_SEL_MASK                          0x3
#define PMIC_RG_XO_HEATER_SEL_SHIFT                         6
#define PMIC_RG_XO_RESERVED6_ADDR                           \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_RESERVED6_MASK                           0x1
#define PMIC_RG_XO_RESERVED6_SHIFT                          8
#define PMIC_RG_XO_VOW_EN_ADDR                              \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_VOW_EN_MASK                              0x1
#define PMIC_RG_XO_VOW_EN_SHIFT                             9
#define PMIC_RG_XO_LV_PBUF_ISET_ADDR                        \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_LV_PBUF_ISET_MASK                        0x7
#define PMIC_RG_XO_LV_PBUF_ISET_SHIFT                       10
#define PMIC_RG_XO_LV_PBUF_FPMISET_ADDR                     \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_LV_PBUF_FPMISET_MASK                     0x7
#define PMIC_RG_XO_LV_PBUF_FPMISET_SHIFT                    13
#define PMIC_XO_BB_LPM_EN_SEL_ADDR                          \
	MT6359_DCXO_CW12
#define PMIC_XO_BB_LPM_EN_SEL_MASK                          0x1
#define PMIC_XO_BB_LPM_EN_SEL_SHIFT                         0
#define PMIC_XO_EXTBUF1_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF1_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF1_BBLPM_EN_MASK_SHIFT                 1
#define PMIC_XO_EXTBUF2_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF2_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF2_BBLPM_EN_MASK_SHIFT                 2
#define PMIC_XO_EXTBUF3_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF3_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF3_BBLPM_EN_MASK_SHIFT                 3
#define PMIC_XO_EXTBUF4_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF4_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF4_BBLPM_EN_MASK_SHIFT                 4
#define PMIC_XO_EXTBUF6_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF6_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF6_BBLPM_EN_MASK_SHIFT                 5
#define PMIC_XO_EXTBUF7_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF7_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF7_BBLPM_EN_MASK_SHIFT                 6
#define PMIC_RG_XO_DIG26M_DIV4_32KDIV_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_DIG26M_DIV4_32KDIV_MASK                  0x1
#define PMIC_RG_XO_DIG26M_DIV4_32KDIV_SHIFT                 7
#define PMIC_RG_XO_BBLPM_FREQ_FPM_ADDR                      \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_BBLPM_FREQ_FPM_MASK                      0x1
#define PMIC_RG_XO_BBLPM_FREQ_FPM_SHIFT                     8
#define PMIC_RG_XO_EXTBUF2_INV_ADDR                         \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_EXTBUF2_INV_MASK                         0x1
#define PMIC_RG_XO_EXTBUF2_INV_SHIFT                        9
#define PMIC_RG_XO_EXTBUF3_INV_ADDR                         \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_EXTBUF3_INV_MASK                         0x1
#define PMIC_RG_XO_EXTBUF3_INV_SHIFT                        10
#define PMIC_XO_THADC_EN_MAN_ADDR                           \
	MT6359_DCXO_CW12
#define PMIC_XO_THADC_EN_MAN_MASK                           0x1
#define PMIC_XO_THADC_EN_MAN_SHIFT                          11
#define PMIC_XO_EXTBUF2_CLKSEL_MAN_ADDR                     \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF2_CLKSEL_MAN_MASK                     0x1
#define PMIC_XO_EXTBUF2_CLKSEL_MAN_SHIFT                    12
#define PMIC_RG_XO_AUDIO_EN_ADDR                            \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_AUDIO_EN_MASK                            0x1
#define PMIC_RG_XO_AUDIO_EN_SHIFT                           13
#define PMIC_RG_XO_AUDIO_ATTEN_ADDR                         \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_AUDIO_ATTEN_MASK                         0x3
#define PMIC_RG_XO_AUDIO_ATTEN_SHIFT                        14
#define PMIC_RG_XO_EXTBUF2_SRSEL_ADDR                       \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF2_SRSEL_MASK                       0x7
#define PMIC_RG_XO_EXTBUF2_SRSEL_SHIFT                      0
#define PMIC_RG_XO_DIG26M_DEGLITCH_ADDR                     \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_DIG26M_DEGLITCH_MASK                     0x1
#define PMIC_RG_XO_DIG26M_DEGLITCH_SHIFT                    3
#define PMIC_RG_XO_EXTBUF4_SRSEL_ADDR                       \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF4_SRSEL_MASK                       0x7
#define PMIC_RG_XO_EXTBUF4_SRSEL_SHIFT                      4
#define PMIC_RG_XO_DIG26M_DIV2_SW_MAN_ADDR                  \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_DIG26M_DIV2_SW_MAN_MASK                  0x1
#define PMIC_RG_XO_DIG26M_DIV2_SW_MAN_SHIFT                 7
#define PMIC_RG_XO_EXTBUF1_HD_ADDR                          \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF1_HD_MASK                          0x3
#define PMIC_RG_XO_EXTBUF1_HD_SHIFT                         8
#define PMIC_RG_XO_EXTBUF3_HD_ADDR                          \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF3_HD_MASK                          0x3
#define PMIC_RG_XO_EXTBUF3_HD_SHIFT                         10
#define PMIC_RG_XO_EXTBUF6_HD_ADDR                          \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF6_HD_MASK                          0x3
#define PMIC_RG_XO_EXTBUF6_HD_SHIFT                         12
#define PMIC_RG_XO_EXTBUF7_HD_ADDR                          \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF7_HD_MASK                          0x3
#define PMIC_RG_XO_EXTBUF7_HD_SHIFT                         14
#define PMIC_XO_STA_CTL_MAN_ADDR                            \
	MT6359_DCXO_CW14
#define PMIC_XO_STA_CTL_MAN_MASK                            0x1
#define PMIC_XO_STA_CTL_MAN_SHIFT                           0
#define PMIC_XO_STA_CTL_M_ADDR                              \
	MT6359_DCXO_CW14
#define PMIC_XO_STA_CTL_M_MASK                              0x7
#define PMIC_XO_STA_CTL_M_SHIFT                             1
#define PMIC_XO_VBBCK_EN_MAN_ADDR                           \
	MT6359_DCXO_CW14
#define PMIC_XO_VBBCK_EN_MAN_MASK                           0x1
#define PMIC_XO_VBBCK_EN_MAN_SHIFT                          4
#define PMIC_XO_VBBCK_EN_M_ADDR                             \
	MT6359_DCXO_CW14
#define PMIC_XO_VBBCK_EN_M_MASK                             0x1
#define PMIC_XO_VBBCK_EN_M_SHIFT                            5
#define PMIC_XO_VRFCK_EN_MAN_ADDR                           \
	MT6359_DCXO_CW14
#define PMIC_XO_VRFCK_EN_MAN_MASK                           0x1
#define PMIC_XO_VRFCK_EN_MAN_SHIFT                          6
#define PMIC_XO_VRFCK_EN_M_ADDR                             \
	MT6359_DCXO_CW14
#define PMIC_XO_VRFCK_EN_M_MASK                             0x1
#define PMIC_XO_VRFCK_EN_M_SHIFT                            7
#define PMIC_XO_RESERVED2_ADDR                              \
	MT6359_DCXO_CW14
#define PMIC_XO_RESERVED2_MASK                              0xFF
#define PMIC_XO_RESERVED2_SHIFT                             8
#define PMIC_RG_XO_RESERVED1_ADDR                           \
	MT6359_DCXO_CW15
#define PMIC_RG_XO_RESERVED1_MASK                           0xFF
#define PMIC_RG_XO_RESERVED1_SHIFT                          0
#define PMIC_RG_XO_RESERVED2_ADDR                           \
	MT6359_DCXO_CW15
#define PMIC_RG_XO_RESERVED2_MASK                           0xFF
#define PMIC_RG_XO_RESERVED2_SHIFT                          8
#define PMIC_XO_STATIC_AUXOUT_SEL_ADDR                      \
	MT6359_DCXO_CW16
#define PMIC_XO_STATIC_AUXOUT_SEL_MASK                      0x3F
#define PMIC_XO_STATIC_AUXOUT_SEL_SHIFT                     0
#define PMIC_XO_AUXOUT_SEL_ADDR                             \
	MT6359_DCXO_CW16
#define PMIC_XO_AUXOUT_SEL_MASK                             0x3FF
#define PMIC_XO_AUXOUT_SEL_SHIFT                            6
#define PMIC_XO_STATIC_AUXOUT_ADDR                          \
	MT6359_DCXO_CW17
#define PMIC_XO_STATIC_AUXOUT_MASK                          0xFFFF
#define PMIC_XO_STATIC_AUXOUT_SHIFT                         0
#define PMIC_RG_XO_PCTAT_BG_EN_ADDR                         \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_BG_EN_MASK                         0x1
#define PMIC_RG_XO_PCTAT_BG_EN_SHIFT                        0
#define PMIC_RG_XO_PCTAT_RPTAT_SEL_ADDR                     \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_RPTAT_SEL_MASK                     0x7
#define PMIC_RG_XO_PCTAT_RPTAT_SEL_SHIFT                    1
#define PMIC_RG_XO_PCTAT_IPTAT_SEL_ADDR                     \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_IPTAT_SEL_MASK                     0x3
#define PMIC_RG_XO_PCTAT_IPTAT_SEL_SHIFT                    4
#define PMIC_RG_XO_PCTAT_RCTAT_SEL_ADDR                     \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_RCTAT_SEL_MASK                     0x7
#define PMIC_RG_XO_PCTAT_RCTAT_SEL_SHIFT                    6
#define PMIC_RG_XO_PCTAT_ICTAT_SEL_ADDR                     \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_ICTAT_SEL_MASK                     0x3
#define PMIC_RG_XO_PCTAT_ICTAT_SEL_SHIFT                    9
#define PMIC_RG_XO_CBANK_SYNC_BYP_ADDR                      \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_CBANK_SYNC_BYP_MASK                      0x1
#define PMIC_RG_XO_CBANK_SYNC_BYP_SHIFT                     11
#define PMIC_RG_XO_PCTAT_VCTAT_SEL_ADDR                     \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_VCTAT_SEL_MASK                     0x1
#define PMIC_RG_XO_PCTAT_VCTAT_SEL_SHIFT                    12
#define PMIC_RG_XO_PCTAT_VTEMP_ADDR                         \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_VTEMP_MASK                         0x7
#define PMIC_RG_XO_PCTAT_VTEMP_SHIFT                        13
#define PMIC_RG_XO_CORE_LPM_PMICBIAS_ADDR                   \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_CORE_LPM_PMICBIAS_MASK                   0x1
#define PMIC_RG_XO_CORE_LPM_PMICBIAS_SHIFT                  0
#define PMIC_RG_XO_EXTBUF1_RSEL_ADDR                        \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_EXTBUF1_RSEL_MASK                        0x7
#define PMIC_RG_XO_EXTBUF1_RSEL_SHIFT                       1
#define PMIC_RG_XO_EXTBUF2_RSEL_ADDR                        \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_EXTBUF2_RSEL_MASK                        0x7
#define PMIC_RG_XO_EXTBUF2_RSEL_SHIFT                       4
#define PMIC_RG_XO_EXTBUF3_RSEL_ADDR                        \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_EXTBUF3_RSEL_MASK                        0x7
#define PMIC_RG_XO_EXTBUF3_RSEL_SHIFT                       7
#define PMIC_RG_XO_EXTBUF4_RSEL_ADDR                        \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_EXTBUF4_RSEL_MASK                        0x7
#define PMIC_RG_XO_EXTBUF4_RSEL_SHIFT                       10
#define PMIC_RG_XO_EXTBUF7_RSEL_ADDR                        \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_EXTBUF7_RSEL_MASK                        0x7
#define PMIC_RG_XO_EXTBUF7_RSEL_SHIFT                       13
#define PMIC_DCXO_ELR_LEN_ADDR                              \
	MT6359_DCXO_ELR_NUM
#define PMIC_DCXO_ELR_LEN_MASK                              0xFF
#define PMIC_DCXO_ELR_LEN_SHIFT                             0
#define PMIC_RG_XO_DIG26M_DIV2_ADDR                         \
	MT6359_DCXO_ELR0
#define PMIC_RG_XO_DIG26M_DIV2_MASK                         0x1
#define PMIC_RG_XO_DIG26M_DIV2_SHIFT                        0
#define PMIC_XO_PWRKEY_RSTB_SEL_ADDR                        \
	MT6359_DCXO_ELR0
#define PMIC_XO_PWRKEY_RSTB_SEL_MASK                        0x1
#define PMIC_XO_PWRKEY_RSTB_SEL_SHIFT                       1
#define PMIC_XO_ELR_RESERVED_ADDR                           \
	MT6359_DCXO_ELR0
#define PMIC_XO_ELR_RESERVED_MASK                           0x3F
#define PMIC_XO_ELR_RESERVED_SHIFT                          2
#define PMIC_PSC_TOP_ANA_ID_ADDR                            \
	MT6359_PSC_TOP_ID
#define PMIC_PSC_TOP_ANA_ID_MASK                            0xFF
#define PMIC_PSC_TOP_ANA_ID_SHIFT                           0
#define PMIC_PSC_TOP_DIG_ID_ADDR                            \
	MT6359_PSC_TOP_ID
#define PMIC_PSC_TOP_DIG_ID_MASK                            0xFF
#define PMIC_PSC_TOP_DIG_ID_SHIFT                           8
#define PMIC_PSC_TOP_ANA_MINOR_REV_ADDR                     \
	MT6359_PSC_TOP_REV0
#define PMIC_PSC_TOP_ANA_MINOR_REV_MASK                     0xF
#define PMIC_PSC_TOP_ANA_MINOR_REV_SHIFT                    0
#define PMIC_PSC_TOP_ANA_MAJOR_REV_ADDR                     \
	MT6359_PSC_TOP_REV0
#define PMIC_PSC_TOP_ANA_MAJOR_REV_MASK                     0xF
#define PMIC_PSC_TOP_ANA_MAJOR_REV_SHIFT                    4
#define PMIC_PSC_TOP_DIG_MINOR_REV_ADDR                     \
	MT6359_PSC_TOP_REV0
#define PMIC_PSC_TOP_DIG_MINOR_REV_MASK                     0xF
#define PMIC_PSC_TOP_DIG_MINOR_REV_SHIFT                    8
#define PMIC_PSC_TOP_DIG_MAJOR_REV_ADDR                     \
	MT6359_PSC_TOP_REV0
#define PMIC_PSC_TOP_DIG_MAJOR_REV_MASK                     0xF
#define PMIC_PSC_TOP_DIG_MAJOR_REV_SHIFT                    12
#define PMIC_PSC_TOP_CBS_ADDR                               \
	MT6359_PSC_TOP_DBI
#define PMIC_PSC_TOP_CBS_MASK                               0x3
#define PMIC_PSC_TOP_CBS_SHIFT                              0
#define PMIC_PSC_TOP_BIX_ADDR                               \
	MT6359_PSC_TOP_DBI
#define PMIC_PSC_TOP_BIX_MASK                               0x3
#define PMIC_PSC_TOP_BIX_SHIFT                              2
#define PMIC_PSC_TOP_ESP_ADDR                               \
	MT6359_PSC_TOP_DBI
#define PMIC_PSC_TOP_ESP_MASK                               0xFF
#define PMIC_PSC_TOP_ESP_SHIFT                              8
#define PMIC_PSC_TOP_FPI_ADDR                               \
	MT6359_PSC_TOP_DXI
#define PMIC_PSC_TOP_FPI_MASK                               0xFF
#define PMIC_PSC_TOP_FPI_SHIFT                              0
#define PMIC_PSC_TOP_CLK_OFFSET_ADDR                        \
	MT6359_PSC_TPM0
#define PMIC_PSC_TOP_CLK_OFFSET_MASK                        0xFF
#define PMIC_PSC_TOP_CLK_OFFSET_SHIFT                       0
#define PMIC_PSC_TOP_RST_OFFSET_ADDR                        \
	MT6359_PSC_TPM0
#define PMIC_PSC_TOP_RST_OFFSET_MASK                        0xFF
#define PMIC_PSC_TOP_RST_OFFSET_SHIFT                       8
#define PMIC_PSC_TOP_INT_OFFSET_ADDR                        \
	MT6359_PSC_TPM1
#define PMIC_PSC_TOP_INT_OFFSET_MASK                        0xFF
#define PMIC_PSC_TOP_INT_OFFSET_SHIFT                       0
#define PMIC_PSC_TOP_INT_LEN_ADDR                           \
	MT6359_PSC_TPM1
#define PMIC_PSC_TOP_INT_LEN_MASK                           0xFF
#define PMIC_PSC_TOP_INT_LEN_SHIFT                          8
#define PMIC_RG_CHRDET_32K_CK_PDN_ADDR                      \
	MT6359_PSC_TOP_CLKCTL_0
#define PMIC_RG_CHRDET_32K_CK_PDN_MASK                      0x1
#define PMIC_RG_CHRDET_32K_CK_PDN_SHIFT                     0
#define PMIC_RG_STRUP_LONG_PRESS_RST_ADDR                   \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_RG_STRUP_LONG_PRESS_RST_MASK                   0x1
#define PMIC_RG_STRUP_LONG_PRESS_RST_SHIFT                  0
#define PMIC_RG_PSEQ_PWRMSK_RST_SEL_ADDR                    \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_RG_PSEQ_PWRMSK_RST_SEL_MASK                    0x1
#define PMIC_RG_PSEQ_PWRMSK_RST_SEL_SHIFT                   4
#define PMIC_BANK_STRUP_SWRST_ADDR                          \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_BANK_STRUP_SWRST_MASK                          0x1
#define PMIC_BANK_STRUP_SWRST_SHIFT                         8
#define PMIC_BANK_PSEQ_SWRST_ADDR                           \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_BANK_PSEQ_SWRST_MASK                           0x1
#define PMIC_BANK_PSEQ_SWRST_SHIFT                          9
#define PMIC_BANK_CHRDET_SWRST_ADDR                         \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_BANK_CHRDET_SWRST_MASK                         0x1
#define PMIC_BANK_CHRDET_SWRST_SHIFT                        12
#define PMIC_RG_CHRDET_RST_ADDR                             \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_RG_CHRDET_RST_MASK                             0x1
#define PMIC_RG_CHRDET_RST_SHIFT                            13
#define PMIC_RG_INT_EN_PWRKEY_ADDR                          \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_PWRKEY_MASK                          0x1
#define PMIC_RG_INT_EN_PWRKEY_SHIFT                         0
#define PMIC_RG_INT_EN_HOMEKEY_ADDR                         \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_HOMEKEY_MASK                         0x1
#define PMIC_RG_INT_EN_HOMEKEY_SHIFT                        1
#define PMIC_RG_INT_EN_PWRKEY_R_ADDR                        \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_PWRKEY_R_MASK                        0x1
#define PMIC_RG_INT_EN_PWRKEY_R_SHIFT                       2
#define PMIC_RG_INT_EN_HOMEKEY_R_ADDR                       \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_HOMEKEY_R_MASK                       0x1
#define PMIC_RG_INT_EN_HOMEKEY_R_SHIFT                      3
#define PMIC_RG_INT_EN_NI_LBAT_INT_ADDR                     \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_NI_LBAT_INT_MASK                     0x1
#define PMIC_RG_INT_EN_NI_LBAT_INT_SHIFT                    4
#define PMIC_RG_INT_EN_CHRDET_EDGE_ADDR                     \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_CHRDET_EDGE_MASK                     0x1
#define PMIC_RG_INT_EN_CHRDET_EDGE_SHIFT                    5
#define PMIC_PSC_INT_CON0_SET_ADDR                          \
	MT6359_PSC_TOP_INT_CON0_SET
#define PMIC_PSC_INT_CON0_SET_MASK                          0xFFFF
#define PMIC_PSC_INT_CON0_SET_SHIFT                         0
#define PMIC_PSC_INT_CON0_CLR_ADDR                          \
	MT6359_PSC_TOP_INT_CON0_CLR
#define PMIC_PSC_INT_CON0_CLR_MASK                          0xFFFF
#define PMIC_PSC_INT_CON0_CLR_SHIFT                         0
#define PMIC_RG_INT_MASK_PWRKEY_ADDR                        \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_PWRKEY_MASK                        0x1
#define PMIC_RG_INT_MASK_PWRKEY_SHIFT                       0
#define PMIC_RG_INT_MASK_HOMEKEY_ADDR                       \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_HOMEKEY_MASK                       0x1
#define PMIC_RG_INT_MASK_HOMEKEY_SHIFT                      1
#define PMIC_RG_INT_MASK_PWRKEY_R_ADDR                      \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_PWRKEY_R_MASK                      0x1
#define PMIC_RG_INT_MASK_PWRKEY_R_SHIFT                     2
#define PMIC_RG_INT_MASK_HOMEKEY_R_ADDR                     \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_HOMEKEY_R_MASK                     0x1
#define PMIC_RG_INT_MASK_HOMEKEY_R_SHIFT                    3
#define PMIC_RG_INT_MASK_NI_LBAT_INT_ADDR                   \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_NI_LBAT_INT_MASK                   0x1
#define PMIC_RG_INT_MASK_NI_LBAT_INT_SHIFT                  4
#define PMIC_RG_INT_MASK_CHRDET_EDGE_ADDR                   \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_CHRDET_EDGE_MASK                   0x1
#define PMIC_RG_INT_MASK_CHRDET_EDGE_SHIFT                  5
#define PMIC_PSC_INT_MASK_CON0_SET_ADDR                     \
	MT6359_PSC_TOP_INT_MASK_CON0_SET
#define PMIC_PSC_INT_MASK_CON0_SET_MASK                     0xFFFF
#define PMIC_PSC_INT_MASK_CON0_SET_SHIFT                    0
#define PMIC_PSC_INT_MASK_CON0_CLR_ADDR                     \
	MT6359_PSC_TOP_INT_MASK_CON0_CLR
#define PMIC_PSC_INT_MASK_CON0_CLR_MASK                     0xFFFF
#define PMIC_PSC_INT_MASK_CON0_CLR_SHIFT                    0
#define PMIC_RG_INT_STATUS_PWRKEY_ADDR                      \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_PWRKEY_MASK                      0x1
#define PMIC_RG_INT_STATUS_PWRKEY_SHIFT                     0
#define PMIC_RG_INT_STATUS_HOMEKEY_ADDR                     \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_HOMEKEY_MASK                     0x1
#define PMIC_RG_INT_STATUS_HOMEKEY_SHIFT                    1
#define PMIC_RG_INT_STATUS_PWRKEY_R_ADDR                    \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_PWRKEY_R_MASK                    0x1
#define PMIC_RG_INT_STATUS_PWRKEY_R_SHIFT                   2
#define PMIC_RG_INT_STATUS_HOMEKEY_R_ADDR                   \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_HOMEKEY_R_MASK                   0x1
#define PMIC_RG_INT_STATUS_HOMEKEY_R_SHIFT                  3
#define PMIC_RG_INT_STATUS_NI_LBAT_INT_ADDR                 \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_NI_LBAT_INT_MASK                 0x1
#define PMIC_RG_INT_STATUS_NI_LBAT_INT_SHIFT                4
#define PMIC_RG_INT_STATUS_CHRDET_EDGE_ADDR                 \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_CHRDET_EDGE_MASK                 0x1
#define PMIC_RG_INT_STATUS_CHRDET_EDGE_SHIFT                5
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_ADDR                  \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_SHIFT                 0
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_ADDR                 \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_MASK                 0x1
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_SHIFT                1
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_R_ADDR                \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_R_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_R_SHIFT               2
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_R_ADDR               \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_R_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_R_SHIFT              3
#define PMIC_RG_INT_RAW_STATUS_NI_LBAT_INT_ADDR             \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_NI_LBAT_INT_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_NI_LBAT_INT_SHIFT            4
#define PMIC_RG_INT_RAW_STATUS_CHRDET_EDGE_ADDR             \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_CHRDET_EDGE_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_CHRDET_EDGE_SHIFT            5
#define PMIC_RG_PSC_INT_POLARITY_ADDR                       \
	MT6359_PSC_TOP_INT_MISC_CON
#define PMIC_RG_PSC_INT_POLARITY_MASK                       0x1
#define PMIC_RG_PSC_INT_POLARITY_SHIFT                      0
#define PMIC_RG_HOMEKEY_INT_SEL_ADDR                        \
	MT6359_PSC_TOP_INT_MISC_CON
#define PMIC_RG_HOMEKEY_INT_SEL_MASK                        0x1
#define PMIC_RG_HOMEKEY_INT_SEL_SHIFT                       1
#define PMIC_RG_PWRKEY_INT_SEL_ADDR                         \
	MT6359_PSC_TOP_INT_MISC_CON
#define PMIC_RG_PWRKEY_INT_SEL_MASK                         0x1
#define PMIC_RG_PWRKEY_INT_SEL_SHIFT                        2
#define PMIC_INT_MISC_CON_SET_ADDR                          \
	MT6359_PSC_TOP_INT_MISC_CON_SET
#define PMIC_INT_MISC_CON_SET_MASK                          0xFFFF
#define PMIC_INT_MISC_CON_SET_SHIFT                         0
#define PMIC_INT_MISC_CON_CLR_ADDR                          \
	MT6359_PSC_TOP_INT_MISC_CON_CLR
#define PMIC_INT_MISC_CON_CLR_MASK                          0xFFFF
#define PMIC_INT_MISC_CON_CLR_SHIFT                         0
#define PMIC_RG_PSC_MON_GRP_SEL_ADDR                        \
	MT6359_PSC_TOP_MON_CTL
#define PMIC_RG_PSC_MON_GRP_SEL_MASK                        0x7
#define PMIC_RG_PSC_MON_GRP_SEL_SHIFT                       0
#define PMIC_STRUP_ANA_ID_ADDR                              \
	MT6359_STRUP_ID
#define PMIC_STRUP_ANA_ID_MASK                              0xFF
#define PMIC_STRUP_ANA_ID_SHIFT                             0
#define PMIC_STRUP_DIG_ID_ADDR                              \
	MT6359_STRUP_ID
#define PMIC_STRUP_DIG_ID_MASK                              0xFF
#define PMIC_STRUP_DIG_ID_SHIFT                             8
#define PMIC_STRUP_ANA_MINOR_REV_ADDR                       \
	MT6359_STRUP_REV0
#define PMIC_STRUP_ANA_MINOR_REV_MASK                       0xF
#define PMIC_STRUP_ANA_MINOR_REV_SHIFT                      0
#define PMIC_STRUP_ANA_MAJOR_REV_ADDR                       \
	MT6359_STRUP_REV0
#define PMIC_STRUP_ANA_MAJOR_REV_MASK                       0xF
#define PMIC_STRUP_ANA_MAJOR_REV_SHIFT                      4
#define PMIC_STRUP_DIG_MINOR_REV_ADDR                       \
	MT6359_STRUP_REV0
#define PMIC_STRUP_DIG_MINOR_REV_MASK                       0xF
#define PMIC_STRUP_DIG_MINOR_REV_SHIFT                      8
#define PMIC_STRUP_DIG_MAJOR_REV_ADDR                       \
	MT6359_STRUP_REV0
#define PMIC_STRUP_DIG_MAJOR_REV_MASK                       0xF
#define PMIC_STRUP_DIG_MAJOR_REV_SHIFT                      12
#define PMIC_STRUP_CBS_ADDR                                 \
	MT6359_STRUP_DBI
#define PMIC_STRUP_CBS_MASK                                 0x3
#define PMIC_STRUP_CBS_SHIFT                                0
#define PMIC_STRUP_BIX_ADDR                                 \
	MT6359_STRUP_DBI
#define PMIC_STRUP_BIX_MASK                                 0x3
#define PMIC_STRUP_BIX_SHIFT                                2
#define PMIC_STRUP_DSN_ESP_ADDR                             \
	MT6359_STRUP_DBI
#define PMIC_STRUP_DSN_ESP_MASK                             0xFF
#define PMIC_STRUP_DSN_ESP_SHIFT                            8
#define PMIC_STRUP_DSN_FPI_ADDR                             \
	MT6359_STRUP_DSN_FPI
#define PMIC_STRUP_DSN_FPI_MASK                             0xFF
#define PMIC_STRUP_DSN_FPI_SHIFT                            0
#define PMIC_RG_TM_OUT_ADDR                                 \
	MT6359_STRUP_ANA_CON0
#define PMIC_RG_TM_OUT_MASK                                 0xF
#define PMIC_RG_TM_OUT_SHIFT                                0
#define PMIC_RG_THRDET_SEL_ADDR                             \
	MT6359_STRUP_ANA_CON0
#define PMIC_RG_THRDET_SEL_MASK                             0x1
#define PMIC_RG_THRDET_SEL_SHIFT                            8
#define PMIC_RG_STRUP_THR_SEL_ADDR                          \
	MT6359_STRUP_ANA_CON0
#define PMIC_RG_STRUP_THR_SEL_MASK                          0x3
#define PMIC_RG_STRUP_THR_SEL_SHIFT                         9
#define PMIC_RG_THR_TMODE_ADDR                              \
	MT6359_STRUP_ANA_CON0
#define PMIC_RG_THR_TMODE_MASK                              0x1
#define PMIC_RG_THR_TMODE_SHIFT                             11
#define PMIC_RG_VREF_BG_ADDR                                \
	MT6359_STRUP_ANA_CON0
#define PMIC_RG_VREF_BG_MASK                                0x7
#define PMIC_RG_VREF_BG_SHIFT                               12
#define PMIC_RGS_ANA_CHIP_ID_ADDR                           \
	MT6359_STRUP_ANA_CON1
#define PMIC_RGS_ANA_CHIP_ID_MASK                           0x7
#define PMIC_RGS_ANA_CHIP_ID_SHIFT                          0
#define PMIC_RG_PMU_RSV_ADDR                                \
	MT6359_STRUP_ANA_CON1
#define PMIC_RG_PMU_RSV_MASK                                0xF
#define PMIC_RG_PMU_RSV_SHIFT                               3
#define PMIC_RG_RST_DRVSEL_ADDR                             \
	MT6359_STRUP_ANA_CON1
#define PMIC_RG_RST_DRVSEL_MASK                             0x1
#define PMIC_RG_RST_DRVSEL_SHIFT                            7
#define PMIC_RG_EN1_DRVSEL_ADDR                             \
	MT6359_STRUP_ANA_CON1
#define PMIC_RG_EN1_DRVSEL_MASK                             0x1
#define PMIC_RG_EN1_DRVSEL_SHIFT                            8
#define PMIC_RG_EN2_DRVSEL_ADDR                             \
	MT6359_STRUP_ANA_CON1
#define PMIC_RG_EN2_DRVSEL_MASK                             0x1
#define PMIC_RG_EN2_DRVSEL_SHIFT                            9
#define PMIC_RGS_VUSB_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VUSB_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VUSB_PG_STATUS_SHIFT                       0
#define PMIC_RGS_VAUX18_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VAUX18_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VAUX18_PG_STATUS_SHIFT                     1
#define PMIC_RGS_VAUD18_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VAUD18_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VAUD18_PG_STATUS_SHIFT                     2
#define PMIC_RGS_VXO22_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VXO22_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VXO22_PG_STATUS_SHIFT                      3
#define PMIC_RGS_VEMC_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VEMC_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VEMC_PG_STATUS_SHIFT                       4
#define PMIC_RGS_VIO18_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VIO18_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VIO18_PG_STATUS_SHIFT                      5
#define PMIC_RGS_VUFS_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VUFS_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VUFS_PG_STATUS_SHIFT                       6
#define PMIC_RGS_VSRAM_MD_PG_STATUS_ADDR                    \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VSRAM_MD_PG_STATUS_MASK                    0x1
#define PMIC_RGS_VSRAM_MD_PG_STATUS_SHIFT                   7
#define PMIC_RGS_VSRAM_OTHERS_PG_STATUS_ADDR                \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VSRAM_OTHERS_PG_STATUS_MASK                0x1
#define PMIC_RGS_VSRAM_OTHERS_PG_STATUS_SHIFT               8
#define PMIC_RGS_VSRAM_PROC1_PG_STATUS_ADDR                 \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VSRAM_PROC1_PG_STATUS_MASK                 0x1
#define PMIC_RGS_VSRAM_PROC1_PG_STATUS_SHIFT                9
#define PMIC_RGS_VSRAM_PROC2_PG_STATUS_ADDR                 \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VSRAM_PROC2_PG_STATUS_MASK                 0x1
#define PMIC_RGS_VSRAM_PROC2_PG_STATUS_SHIFT                10
#define PMIC_RGS_VA12_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VA12_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VA12_PG_STATUS_SHIFT                       11
#define PMIC_RGS_VA09_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VA09_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VA09_PG_STATUS_SHIFT                       12
#define PMIC_RGS_VM18_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VM18_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VM18_PG_STATUS_SHIFT                       13
#define PMIC_RGS_VRFCK_1_PG_STATUS_ADDR                     \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VRFCK_1_PG_STATUS_MASK                     0x1
#define PMIC_RGS_VRFCK_1_PG_STATUS_SHIFT                    14
#define PMIC_RGS_VRFCK_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VRFCK_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VRFCK_PG_STATUS_SHIFT                      15
#define PMIC_RGS_VBBCK_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VBBCK_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VBBCK_PG_STATUS_SHIFT                      0
#define PMIC_RGS_VRF18_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VRF18_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VRF18_PG_STATUS_SHIFT                      1
#define PMIC_RGS_VS1_PG_STATUS_ADDR                         \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VS1_PG_STATUS_MASK                         0x1
#define PMIC_RGS_VS1_PG_STATUS_SHIFT                        2
#define PMIC_RGS_VMODEM_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VMODEM_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VMODEM_PG_STATUS_SHIFT                     3
#define PMIC_RGS_VPROC1_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VPROC1_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VPROC1_PG_STATUS_SHIFT                     4
#define PMIC_RGS_VPROC2_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VPROC2_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VPROC2_PG_STATUS_SHIFT                     5
#define PMIC_RGS_VCORE_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VCORE_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VCORE_PG_STATUS_SHIFT                      6
#define PMIC_RGS_VPU_PG_STATUS_ADDR                         \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VPU_PG_STATUS_MASK                         0x1
#define PMIC_RGS_VPU_PG_STATUS_SHIFT                        7
#define PMIC_RGS_VGPU11_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VGPU11_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VGPU11_PG_STATUS_SHIFT                     8
#define PMIC_RGS_VGPU12_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VGPU12_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VGPU12_PG_STATUS_SHIFT                     9
#define PMIC_RGS_VS2_PG_STATUS_ADDR                         \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VS2_PG_STATUS_MASK                         0x1
#define PMIC_RGS_VS2_PG_STATUS_SHIFT                        10
#define PMIC_RGS_VRF12_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VRF12_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VRF12_PG_STATUS_SHIFT                      11
#define PMIC_STRUP_ELR_LEN_ADDR                             \
	MT6359_STRUP_ELR_NUM
#define PMIC_STRUP_ELR_LEN_MASK                             0xFF
#define PMIC_STRUP_ELR_LEN_SHIFT                            0
#define PMIC_RG_STRUP_IREF_TRIM_ADDR                        \
	MT6359_STRUP_ELR_0
#define PMIC_RG_STRUP_IREF_TRIM_MASK                        0x3F
#define PMIC_RG_STRUP_IREF_TRIM_SHIFT                       0
#define PMIC_RG_THR_LOC_SEL_ADDR                            \
	MT6359_STRUP_ELR_0
#define PMIC_RG_THR_LOC_SEL_MASK                            0xF
#define PMIC_RG_THR_LOC_SEL_SHIFT                           8
#define PMIC_PSEQ_ANA_ID_ADDR                               \
	MT6359_PSEQ_ID
#define PMIC_PSEQ_ANA_ID_MASK                               0xFF
#define PMIC_PSEQ_ANA_ID_SHIFT                              0
#define PMIC_PSEQ_DIG_ID_ADDR                               \
	MT6359_PSEQ_ID
#define PMIC_PSEQ_DIG_ID_MASK                               0xFF
#define PMIC_PSEQ_DIG_ID_SHIFT                              8
#define PMIC_PSEQ_ANA_MINOR_REV_ADDR                        \
	MT6359_PSEQ_REV0
#define PMIC_PSEQ_ANA_MINOR_REV_MASK                        0xF
#define PMIC_PSEQ_ANA_MINOR_REV_SHIFT                       0
#define PMIC_PSEQ_ANA_MAJOR_REV_ADDR                        \
	MT6359_PSEQ_REV0
#define PMIC_PSEQ_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_PSEQ_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_PSEQ_DIG_MINOR_REV_ADDR                        \
	MT6359_PSEQ_REV0
#define PMIC_PSEQ_DIG_MINOR_REV_MASK                        0xF
#define PMIC_PSEQ_DIG_MINOR_REV_SHIFT                       8
#define PMIC_PSEQ_DIG_MAJOR_REV_ADDR                        \
	MT6359_PSEQ_REV0
#define PMIC_PSEQ_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_PSEQ_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_PSEQ_CBS_ADDR                                  \
	MT6359_PSEQ_DBI
#define PMIC_PSEQ_CBS_MASK                                  0x3
#define PMIC_PSEQ_CBS_SHIFT                                 0
#define PMIC_PSEQ_BIX_ADDR                                  \
	MT6359_PSEQ_DBI
#define PMIC_PSEQ_BIX_MASK                                  0x3
#define PMIC_PSEQ_BIX_SHIFT                                 2
#define PMIC_PSEQ_ESP_ADDR                                  \
	MT6359_PSEQ_DBI
#define PMIC_PSEQ_ESP_MASK                                  0xFF
#define PMIC_PSEQ_ESP_SHIFT                                 8
#define PMIC_PSEQ_FPI_ADDR                                  \
	MT6359_PSEQ_DXI
#define PMIC_PSEQ_FPI_MASK                                  0xFF
#define PMIC_PSEQ_FPI_SHIFT                                 0
#define PMIC_RG_PWRHOLD_ADDR                                \
	MT6359_PPCCTL0
#define PMIC_RG_PWRHOLD_MASK                                0x1
#define PMIC_RG_PWRHOLD_SHIFT                               0
#define PMIC_RG_USBDL_MODE_ADDR                             \
	MT6359_PPCCTL0
#define PMIC_RG_USBDL_MODE_MASK                             0x1
#define PMIC_RG_USBDL_MODE_SHIFT                            4
#define PMIC_RG_WDTRST_ACT_ADDR                             \
	MT6359_PPCCTL0
#define PMIC_RG_WDTRST_ACT_MASK                             0x3
#define PMIC_RG_WDTRST_ACT_SHIFT                            5
#define PMIC_RG_CRST_ADDR                                   \
	MT6359_PPCCTL1
#define PMIC_RG_CRST_MASK                                   0x1
#define PMIC_RG_CRST_SHIFT                                  0
#define PMIC_RG_WRST_ADDR                                   \
	MT6359_PPCCTL1
#define PMIC_RG_WRST_MASK                                   0x1
#define PMIC_RG_WRST_SHIFT                                  1
#define PMIC_RG_CRST_INTV_ADDR                              \
	MT6359_PPCCTL1
#define PMIC_RG_CRST_INTV_MASK                              0x3
#define PMIC_RG_CRST_INTV_SHIFT                             8
#define PMIC_RG_WRST_INTV_ADDR                              \
	MT6359_PPCCTL1
#define PMIC_RG_WRST_INTV_MASK                              0x3
#define PMIC_RG_WRST_INTV_SHIFT                             10
#define PMIC_RG_WDTRST_EN_ADDR                              \
	MT6359_PPCCFG0
#define PMIC_RG_WDTRST_EN_MASK                              0x1
#define PMIC_RG_WDTRST_EN_SHIFT                             0
#define PMIC_RG_KEYPWR_VCORE_OPT_ADDR                       \
	MT6359_PPCCFG0
#define PMIC_RG_KEYPWR_VCORE_OPT_MASK                       0x1
#define PMIC_RG_KEYPWR_VCORE_OPT_SHIFT                      8
#define PMIC_RG_KEYPWR_VCORE_SEL_ADDR                       \
	MT6359_PPCCFG0
#define PMIC_RG_KEYPWR_VCORE_SEL_MASK                       0x1
#define PMIC_RG_KEYPWR_VCORE_SEL_SHIFT                      9
#define PMIC_RG_RSV_SWREG_ADDR                              \
	MT6359_STRUP_CON9
#define PMIC_RG_RSV_SWREG_MASK                              0xFFFF
#define PMIC_RG_RSV_SWREG_SHIFT                             0
#define PMIC_RG_STRUP_THR_CLR_ADDR                          \
	MT6359_STRUP_CON11
#define PMIC_RG_STRUP_THR_CLR_MASK                          0x1
#define PMIC_RG_STRUP_THR_CLR_SHIFT                         0
#define PMIC_RG_UVLO_DEC_EN_ADDR                            \
	MT6359_STRUP_CON11
#define PMIC_RG_UVLO_DEC_EN_MASK                            0x1
#define PMIC_RG_UVLO_DEC_EN_SHIFT                           14
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SEL_ADDR               \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SEL_MASK               0x3
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SEL_SHIFT              0
#define PMIC_RG_STRUP_LONG_PRESS_EXT_TD_ADDR                \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_TD_MASK                0x3
#define PMIC_RG_STRUP_LONG_PRESS_EXT_TD_SHIFT               2
#define PMIC_RG_STRUP_LONG_PRESS_EXT_EN_ADDR                \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_EN_MASK                0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_EN_SHIFT               4
#define PMIC_RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_ADDR          \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_MASK          0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_SHIFT         5
#define PMIC_RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_ADDR       \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_MASK       0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_SHIFT      6
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SPAR_CTRL_ADDR         \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SPAR_CTRL_MASK         0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SPAR_CTRL_SHIFT        7
#define PMIC_RG_STRUP_LONG_PRESS_EXT_RTCA_CTRL_ADDR         \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_RTCA_CTRL_MASK         0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_RTCA_CTRL_SHIFT        8
#define PMIC_RG_SMART_RST_SDN_EN_ADDR                       \
	MT6359_STRUP_CON12
#define PMIC_RG_SMART_RST_SDN_EN_MASK                       0x1
#define PMIC_RG_SMART_RST_SDN_EN_SHIFT                      9
#define PMIC_RG_SMART_RST_MODE_ADDR                         \
	MT6359_STRUP_CON12
#define PMIC_RG_SMART_RST_MODE_MASK                         0x1
#define PMIC_RG_SMART_RST_MODE_SHIFT                        10
#define PMIC_RG_PWRRST_TMR_DIS_ADDR                         \
	MT6359_STRUP_CON12
#define PMIC_RG_PWRRST_TMR_DIS_MASK                         0x1
#define PMIC_RG_PWRRST_TMR_DIS_SHIFT                        11
#define PMIC_RG_PWRKEY_KEY_MODE_ADDR                        \
	MT6359_STRUP_CON12
#define PMIC_RG_PWRKEY_KEY_MODE_MASK                        0x1
#define PMIC_RG_PWRKEY_KEY_MODE_SHIFT                       12
#define PMIC_RG_PWRKEY_RST_EN_ADDR                          \
	MT6359_STRUP_CON12
#define PMIC_RG_PWRKEY_RST_EN_MASK                          0x1
#define PMIC_RG_PWRKEY_RST_EN_SHIFT                         13
#define PMIC_RG_PWRKEY_RST_TD_ADDR                          \
	MT6359_STRUP_CON12
#define PMIC_RG_PWRKEY_RST_TD_MASK                          0x3
#define PMIC_RG_PWRKEY_RST_TD_SHIFT                         14
#define PMIC_RG_STRUP_PWRKEY_COUNT_RESET_ADDR               \
	MT6359_STRUP_CON13
#define PMIC_RG_STRUP_PWRKEY_COUNT_RESET_MASK               0x1
#define PMIC_RG_STRUP_PWRKEY_COUNT_RESET_SHIFT              0
#define PMIC_PUP_PKEY_RELEASE_ADDR                          \
	MT6359_PWRKEY_PRESS_STS
#define PMIC_PUP_PKEY_RELEASE_MASK                          0x1
#define PMIC_PUP_PKEY_RELEASE_SHIFT                         0
#define PMIC_PWRKEY_LONG_PRESS_COUNT_ADDR                   \
	MT6359_PWRKEY_PRESS_STS
#define PMIC_PWRKEY_LONG_PRESS_COUNT_MASK                   0x3FF
#define PMIC_PWRKEY_LONG_PRESS_COUNT_SHIFT                  5
#define PMIC_RG_POR_FLAG_ADDR                               \
	MT6359_PORFLAG
#define PMIC_RG_POR_FLAG_MASK                               0x1
#define PMIC_RG_POR_FLAG_SHIFT                              0
#define PMIC_USBDL_ADDR                                     \
	MT6359_STRUP_CON4
#define PMIC_USBDL_MASK                                     0x1
#define PMIC_USBDL_SHIFT                                    0
#define PMIC_JUST_SMART_RST_ADDR                            \
	MT6359_STRUP_CON4
#define PMIC_JUST_SMART_RST_MASK                            0x1
#define PMIC_JUST_SMART_RST_SHIFT                           1
#define PMIC_JUST_PWRKEY_RST_ADDR                           \
	MT6359_STRUP_CON4
#define PMIC_JUST_PWRKEY_RST_MASK                           0x1
#define PMIC_JUST_PWRKEY_RST_SHIFT                          2
#define PMIC_RG_CLR_JUST_SMART_RST_ADDR                     \
	MT6359_STRUP_CON4
#define PMIC_RG_CLR_JUST_SMART_RST_MASK                     0x1
#define PMIC_RG_CLR_JUST_SMART_RST_SHIFT                    3
#define PMIC_CLR_JUST_RST_ADDR                              \
	MT6359_STRUP_CON4
#define PMIC_CLR_JUST_RST_MASK                              0x1
#define PMIC_CLR_JUST_RST_SHIFT                             4
#define PMIC_RG_STRUP_THER_DEB_RTD_ADDR                     \
	MT6359_STRUP_CON1
#define PMIC_RG_STRUP_THER_DEB_RTD_MASK                     0x3
#define PMIC_RG_STRUP_THER_DEB_RTD_SHIFT                    0
#define PMIC_RG_STRUP_THER_DEB_FTD_ADDR                     \
	MT6359_STRUP_CON2
#define PMIC_RG_STRUP_THER_DEB_FTD_MASK                     0x3
#define PMIC_RG_STRUP_THER_DEB_FTD_SHIFT                    0
#define PMIC_RG_STRUP_EXT_PMIC_EN_ADDR                      \
	MT6359_STRUP_CON5
#define PMIC_RG_STRUP_EXT_PMIC_EN_MASK                      0x3
#define PMIC_RG_STRUP_EXT_PMIC_EN_SHIFT                     0
#define PMIC_RG_STRUP_EXT_PMIC_SEL_ADDR                     \
	MT6359_STRUP_CON5
#define PMIC_RG_STRUP_EXT_PMIC_SEL_MASK                     0x3
#define PMIC_RG_STRUP_EXT_PMIC_SEL_SHIFT                    4
#define PMIC_RGS_EXT_PMIC_PG_ADDR                           \
	MT6359_STRUP_CON5
#define PMIC_RGS_EXT_PMIC_PG_MASK                           0x1
#define PMIC_RGS_EXT_PMIC_PG_SHIFT                          6
#define PMIC_DA_EXT_PMIC_EN1_ADDR                           \
	MT6359_STRUP_CON5
#define PMIC_DA_EXT_PMIC_EN1_MASK                           0x1
#define PMIC_DA_EXT_PMIC_EN1_SHIFT                          8
#define PMIC_DA_EXT_PMIC_EN2_ADDR                           \
	MT6359_STRUP_CON5
#define PMIC_DA_EXT_PMIC_EN2_MASK                           0x1
#define PMIC_DA_EXT_PMIC_EN2_SHIFT                          9
#define PMIC_RG_EXT_PMIC_PG_DEBTD_ADDR                      \
	MT6359_STRUP_CON5
#define PMIC_RG_EXT_PMIC_PG_DEBTD_MASK                      0x1
#define PMIC_RG_EXT_PMIC_PG_DEBTD_SHIFT                     10
#define PMIC_RG_RTC_SPAR_DEB_EN_ADDR                        \
	MT6359_STRUP_CON19
#define PMIC_RG_RTC_SPAR_DEB_EN_MASK                        0x1
#define PMIC_RG_RTC_SPAR_DEB_EN_SHIFT                       8
#define PMIC_RG_RTC_ALARM_DEB_EN_ADDR                       \
	MT6359_STRUP_CON19
#define PMIC_RG_RTC_ALARM_DEB_EN_MASK                       0x1
#define PMIC_RG_RTC_ALARM_DEB_EN_SHIFT                      9
#define PMIC_RG_STRUP_EXT_PMIC_PG_H2L_EN_ADDR               \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_EXT_PMIC_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_EXT_PMIC_PG_H2L_EN_SHIFT              0
#define PMIC_RG_STRUP_VM18_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VM18_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VM18_PG_H2L_EN_SHIFT                  1
#define PMIC_RG_STRUP_VIO18_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VIO18_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VIO18_PG_H2L_EN_SHIFT                 2
#define PMIC_RG_STRUP_VUFS_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VUFS_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VUFS_PG_H2L_EN_SHIFT                  3
#define PMIC_RG_STRUP_VBBCK_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VBBCK_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VBBCK_PG_H2L_EN_SHIFT                 4
#define PMIC_RG_STRUP_VRFCK_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VRFCK_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VRFCK_PG_H2L_EN_SHIFT                 5
#define PMIC_RG_STRUP_VS1_PG_H2L_EN_ADDR                    \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VS1_PG_H2L_EN_MASK                    0x1
#define PMIC_RG_STRUP_VS1_PG_H2L_EN_SHIFT                   6
#define PMIC_RG_STRUP_VA12_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VA12_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VA12_PG_H2L_EN_SHIFT                  7
#define PMIC_RG_STRUP_VA09_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VA09_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VA09_PG_H2L_EN_SHIFT                  8
#define PMIC_RG_STRUP_VS2_PG_H2L_EN_ADDR                    \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VS2_PG_H2L_EN_MASK                    0x1
#define PMIC_RG_STRUP_VS2_PG_H2L_EN_SHIFT                   9
#define PMIC_RG_STRUP_VMODEM_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VMODEM_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VMODEM_PG_H2L_EN_SHIFT                10
#define PMIC_RG_STRUP_VPU_PG_H2L_EN_ADDR                    \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VPU_PG_H2L_EN_MASK                    0x1
#define PMIC_RG_STRUP_VPU_PG_H2L_EN_SHIFT                   11
#define PMIC_RG_STRUP_VGPU12_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VGPU12_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VGPU12_PG_H2L_EN_SHIFT                12
#define PMIC_RG_STRUP_VGPU11_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VGPU11_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VGPU11_PG_H2L_EN_SHIFT                13
#define PMIC_RG_STRUP_VCORE_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VCORE_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VCORE_PG_H2L_EN_SHIFT                 14
#define PMIC_RG_STRUP_VAUX18_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VAUX18_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VAUX18_PG_H2L_EN_SHIFT                15
#define PMIC_RG_STRUP_RSV_PG_H2L_EN_ADDR                    \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_RSV_PG_H2L_EN_MASK                    0x1
#define PMIC_RG_STRUP_RSV_PG_H2L_EN_SHIFT                   4
#define PMIC_RG_STRUP_VRF12_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VRF12_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VRF12_PG_H2L_EN_SHIFT                 5
#define PMIC_RG_STRUP_VRF18_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VRF18_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VRF18_PG_H2L_EN_SHIFT                 6
#define PMIC_RG_STRUP_VUSB_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VUSB_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VUSB_PG_H2L_EN_SHIFT                  7
#define PMIC_RG_STRUP_VAUD18_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VAUD18_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VAUD18_PG_H2L_EN_SHIFT                8
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_H2L_EN_ADDR            \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_H2L_EN_MASK            0x1
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_H2L_EN_SHIFT           9
#define PMIC_RG_STRUP_VPROC1_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VPROC1_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VPROC1_PG_H2L_EN_SHIFT                10
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_H2L_EN_ADDR            \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_H2L_EN_MASK            0x1
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_H2L_EN_SHIFT           11
#define PMIC_RG_STRUP_VPROC2_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VPROC2_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VPROC2_PG_H2L_EN_SHIFT                12
#define PMIC_RG_STRUP_VSRAM_MD_PG_H2L_EN_ADDR               \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VSRAM_MD_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_VSRAM_MD_PG_H2L_EN_SHIFT              13
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_H2L_EN_ADDR           \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_H2L_EN_MASK           0x1
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_H2L_EN_SHIFT          14
#define PMIC_RG_STRUP_VEMC_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VEMC_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VEMC_PG_H2L_EN_SHIFT                  15
#define PMIC_RG_STRUP_VM18_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VM18_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VM18_PG_ENB_SHIFT                     0
#define PMIC_RG_STRUP_VIO18_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VIO18_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VIO18_PG_ENB_SHIFT                    1
#define PMIC_RG_STRUP_VUFS_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VUFS_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VUFS_PG_ENB_SHIFT                     2
#define PMIC_RG_STRUP_VBBCK_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VBBCK_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VBBCK_PG_ENB_SHIFT                    3
#define PMIC_RG_STRUP_VRFCK_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VRFCK_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRFCK_PG_ENB_SHIFT                    4
#define PMIC_RG_STRUP_VS1_PG_ENB_ADDR                       \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VS1_PG_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VS1_PG_ENB_SHIFT                      5
#define PMIC_RG_STRUP_VA12_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VA12_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VA12_PG_ENB_SHIFT                     6
#define PMIC_RG_STRUP_VA09_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VA09_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VA09_PG_ENB_SHIFT                     7
#define PMIC_RG_STRUP_VS2_PG_ENB_ADDR                       \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VS2_PG_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VS2_PG_ENB_SHIFT                      8
#define PMIC_RG_STRUP_VMODEM_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VMODEM_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VMODEM_PG_ENB_SHIFT                   9
#define PMIC_RG_STRUP_VPU_PG_ENB_ADDR                       \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VPU_PG_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VPU_PG_ENB_SHIFT                      10
#define PMIC_RG_STRUP_VGPU12_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VGPU12_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VGPU12_PG_ENB_SHIFT                   11
#define PMIC_RG_STRUP_VGPU11_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VGPU11_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VGPU11_PG_ENB_SHIFT                   12
#define PMIC_RG_STRUP_VCORE_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VCORE_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VCORE_PG_ENB_SHIFT                    13
#define PMIC_RG_STRUP_VAUX18_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VAUX18_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VAUX18_PG_ENB_SHIFT                   14
#define PMIC_RG_STRUP_VXO22_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VXO22_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VXO22_PG_ENB_SHIFT                    15
#define PMIC_RG_STRUP_RSV_PG_ENB_ADDR                       \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_RSV_PG_ENB_MASK                       0x1
#define PMIC_RG_STRUP_RSV_PG_ENB_SHIFT                      3
#define PMIC_RG_STRUP_VRF12_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VRF12_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRF12_PG_ENB_SHIFT                    4
#define PMIC_RG_STRUP_VRF18_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VRF18_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRF18_PG_ENB_SHIFT                    5
#define PMIC_RG_STRUP_VUSB_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VUSB_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VUSB_PG_ENB_SHIFT                     6
#define PMIC_RG_STRUP_VAUD18_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VAUD18_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VAUD18_PG_ENB_SHIFT                   7
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_ENB_ADDR               \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_ENB_MASK               0x1
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_ENB_SHIFT              8
#define PMIC_RG_STRUP_VPROC1_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VPROC1_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VPROC1_PG_ENB_SHIFT                   9
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_ENB_ADDR               \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_ENB_MASK               0x1
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_ENB_SHIFT              10
#define PMIC_RG_STRUP_VPROC2_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VPROC2_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VPROC2_PG_ENB_SHIFT                   11
#define PMIC_RG_STRUP_VSRAM_MD_PG_ENB_ADDR                  \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VSRAM_MD_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VSRAM_MD_PG_ENB_SHIFT                 12
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_ENB_ADDR              \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_ENB_MASK              0x1
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_ENB_SHIFT             13
#define PMIC_RG_STRUP_VEMC_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VEMC_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VEMC_PG_ENB_SHIFT                     14
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_RSV_ADDR              \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_RSV_MASK              0x1
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_RSV_SHIFT             15
#define PMIC_RG_STRUP_VM18_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VM18_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VM18_OC_ENB_SHIFT                     0
#define PMIC_RG_STRUP_VIO18_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VIO18_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VIO18_OC_ENB_SHIFT                    1
#define PMIC_RG_STRUP_VUFS_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VUFS_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VUFS_OC_ENB_SHIFT                     2
#define PMIC_RG_STRUP_VBBCK_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VBBCK_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VBBCK_OC_ENB_SHIFT                    3
#define PMIC_RG_STRUP_VRFCK_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VRFCK_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRFCK_OC_ENB_SHIFT                    4
#define PMIC_RG_STRUP_VS1_OC_ENB_ADDR                       \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VS1_OC_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VS1_OC_ENB_SHIFT                      5
#define PMIC_RG_STRUP_VA12_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VA12_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VA12_OC_ENB_SHIFT                     6
#define PMIC_RG_STRUP_VA09_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VA09_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VA09_OC_ENB_SHIFT                     7
#define PMIC_RG_STRUP_VS2_OC_ENB_ADDR                       \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VS2_OC_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VS2_OC_ENB_SHIFT                      8
#define PMIC_RG_STRUP_VMODEM_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VMODEM_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VMODEM_OC_ENB_SHIFT                   9
#define PMIC_RG_STRUP_VPU_OC_ENB_ADDR                       \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VPU_OC_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VPU_OC_ENB_SHIFT                      10
#define PMIC_RG_STRUP_VGPU12_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VGPU12_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VGPU12_OC_ENB_SHIFT                   11
#define PMIC_RG_STRUP_VGPU11_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VGPU11_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VGPU11_OC_ENB_SHIFT                   12
#define PMIC_RG_STRUP_VCORE_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VCORE_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VCORE_OC_ENB_SHIFT                    13
#define PMIC_RG_STRUP_VAUX18_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VAUX18_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VAUX18_OC_ENB_SHIFT                   14
#define PMIC_RG_STRUP_VXO22_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VXO22_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VXO22_OC_ENB_SHIFT                    15
#define PMIC_RG_STRUP_RSV_OC_ENB_ADDR                       \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_RSV_OC_ENB_MASK                       0x1
#define PMIC_RG_STRUP_RSV_OC_ENB_SHIFT                      4
#define PMIC_RG_STRUP_VRF12_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VRF12_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRF12_OC_ENB_SHIFT                    5
#define PMIC_RG_STRUP_VRF18_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VRF18_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRF18_OC_ENB_SHIFT                    6
#define PMIC_RG_STRUP_VUSB_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VUSB_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VUSB_OC_ENB_SHIFT                     7
#define PMIC_RG_STRUP_VAUD18_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VAUD18_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VAUD18_OC_ENB_SHIFT                   8
#define PMIC_RG_STRUP_VSRAM_PROC1_OC_ENB_ADDR               \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VSRAM_PROC1_OC_ENB_MASK               0x1
#define PMIC_RG_STRUP_VSRAM_PROC1_OC_ENB_SHIFT              9
#define PMIC_RG_STRUP_VPROC1_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VPROC1_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VPROC1_OC_ENB_SHIFT                   10
#define PMIC_RG_STRUP_VSRAM_PROC2_OC_ENB_ADDR               \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VSRAM_PROC2_OC_ENB_MASK               0x1
#define PMIC_RG_STRUP_VSRAM_PROC2_OC_ENB_SHIFT              11
#define PMIC_RG_STRUP_VPROC2_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VPROC2_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VPROC2_OC_ENB_SHIFT                   12
#define PMIC_RG_STRUP_VSRAM_MD_OC_ENB_ADDR                  \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VSRAM_MD_OC_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VSRAM_MD_OC_ENB_SHIFT                 13
#define PMIC_RG_STRUP_VSRAM_OTHERS_OC_ENB_ADDR              \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VSRAM_OTHERS_OC_ENB_MASK              0x1
#define PMIC_RG_STRUP_VSRAM_OTHERS_OC_ENB_SHIFT             14
#define PMIC_RG_STRUP_VEMC_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VEMC_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VEMC_OC_ENB_SHIFT                     15
#define PMIC_RG_PSEQ_FORCE_ON_ADDR                          \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_FORCE_ON_MASK                          0x1
#define PMIC_RG_PSEQ_FORCE_ON_SHIFT                         0
#define PMIC_RG_PSEQ_FORCE_TEST_EN_ADDR                     \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_FORCE_TEST_EN_MASK                     0x1
#define PMIC_RG_PSEQ_FORCE_TEST_EN_SHIFT                    1
#define PMIC_RG_PSEQ_BYPASS_DEB_ADDR                        \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_BYPASS_DEB_MASK                        0x1
#define PMIC_RG_PSEQ_BYPASS_DEB_SHIFT                       4
#define PMIC_RG_PSEQ_BYPASS_SEQ_ADDR                        \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_BYPASS_SEQ_MASK                        0x1
#define PMIC_RG_PSEQ_BYPASS_SEQ_SHIFT                       5
#define PMIC_RG_PSEQ_LPBWDT_ACC_ADDR                        \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_LPBWDT_ACC_MASK                        0x1
#define PMIC_RG_PSEQ_LPBWDT_ACC_SHIFT                       6
#define PMIC_RG_PSEQ_FORCE_ALL_DOFF_ADDR                    \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_FORCE_ALL_DOFF_MASK                    0x1
#define PMIC_RG_PSEQ_FORCE_ALL_DOFF_SHIFT                   8
#define PMIC_RG_PSEQ_PG_CK_SEL_ADDR                         \
	MT6359_PPCCTL2
#define PMIC_RG_PSEQ_PG_CK_SEL_MASK                         0x1
#define PMIC_RG_PSEQ_PG_CK_SEL_SHIFT                        0
#define PMIC_RG_PSEQ_SPAR_XCPT_MASK_ADDR                    \
	MT6359_PPCCTL2
#define PMIC_RG_PSEQ_SPAR_XCPT_MASK_MASK                    0x1
#define PMIC_RG_PSEQ_SPAR_XCPT_MASK_SHIFT                   4
#define PMIC_RG_PSEQ_RTCA_XCPT_MASK_ADDR                    \
	MT6359_PPCCTL2
#define PMIC_RG_PSEQ_RTCA_XCPT_MASK_MASK                    0x1
#define PMIC_RG_PSEQ_RTCA_XCPT_MASK_SHIFT                   5
#define PMIC_RG_THM_SHDN_EN_ADDR                            \
	MT6359_PPCCTL2
#define PMIC_RG_THM_SHDN_EN_MASK                            0x1
#define PMIC_RG_THM_SHDN_EN_SHIFT                           8
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_ADDR                    \
	MT6359_STRUP_CON10
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_MASK                    0x1
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_SHIFT                   0
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_SWCTRL_ADDR             \
	MT6359_STRUP_CON10
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_SWCTRL_MASK             0x1
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_SWCTRL_SHIFT            1
#define PMIC_RG_OVLO_RDB_TD_ADDR                            \
	MT6359_STRUP_CON10
#define PMIC_RG_OVLO_RDB_TD_MASK                            0x1
#define PMIC_RG_OVLO_RDB_TD_SHIFT                           4
#define PMIC_RG_OVLO_RDB_EN_ADDR                            \
	MT6359_STRUP_CON10
#define PMIC_RG_OVLO_RDB_EN_MASK                            0x1
#define PMIC_RG_OVLO_RDB_EN_SHIFT                           5
#define PMIC_RG_THR_TEST_ADDR                               \
	MT6359_STRUP_CON10
#define PMIC_RG_THR_TEST_MASK                               0x3
#define PMIC_RG_THR_TEST_SHIFT                              12
#define PMIC_RG_STRUP_ENVTEM_ADDR                           \
	MT6359_STRUP_CON10
#define PMIC_RG_STRUP_ENVTEM_MASK                           0x1
#define PMIC_RG_STRUP_ENVTEM_SHIFT                          14
#define PMIC_RG_STRUP_ENVTEM_CTRL_ADDR                      \
	MT6359_STRUP_CON10
#define PMIC_RG_STRUP_ENVTEM_CTRL_MASK                      0x1
#define PMIC_RG_STRUP_ENVTEM_CTRL_SHIFT                     15
#define PMIC_DDUVLO_DEB_EN_ADDR                             \
	MT6359_STRUP_CON3
#define PMIC_DDUVLO_DEB_EN_MASK                             0x1
#define PMIC_DDUVLO_DEB_EN_SHIFT                            4
#define PMIC_RG_STRUP_FT_CTRL_ADDR                          \
	MT6359_STRUP_CON3
#define PMIC_RG_STRUP_FT_CTRL_MASK                          0x3
#define PMIC_RG_STRUP_FT_CTRL_SHIFT                         5
#define PMIC_RG_BIASGEN_FORCE_ADDR                          \
	MT6359_STRUP_CON3
#define PMIC_RG_BIASGEN_FORCE_MASK                          0x1
#define PMIC_RG_BIASGEN_FORCE_SHIFT                         8
#define PMIC_RG_STRUP_PWRON_ADDR                            \
	MT6359_STRUP_CON3
#define PMIC_RG_STRUP_PWRON_MASK                            0x1
#define PMIC_RG_STRUP_PWRON_SHIFT                           9
#define PMIC_RG_STRUP_PWRON_SEL_ADDR                        \
	MT6359_STRUP_CON3
#define PMIC_RG_STRUP_PWRON_SEL_MASK                        0x1
#define PMIC_RG_STRUP_PWRON_SEL_SHIFT                       10
#define PMIC_RG_BIASGEN_ADDR                                \
	MT6359_STRUP_CON3
#define PMIC_RG_BIASGEN_MASK                                0x1
#define PMIC_RG_BIASGEN_SHIFT                               11
#define PMIC_RG_BIASGEN_SEL_ADDR                            \
	MT6359_STRUP_CON3
#define PMIC_RG_BIASGEN_SEL_MASK                            0x1
#define PMIC_RG_BIASGEN_SEL_SHIFT                           12
#define PMIC_RG_DCXO_PMU_CKEN_ADDR                          \
	MT6359_STRUP_CON3
#define PMIC_RG_DCXO_PMU_CKEN_MASK                          0x1
#define PMIC_RG_DCXO_PMU_CKEN_SHIFT                         13
#define PMIC_RG_DCXO_PMU_CKEN_SEL_ADDR                      \
	MT6359_STRUP_CON3
#define PMIC_RG_DCXO_PMU_CKEN_SEL_MASK                      0x1
#define PMIC_RG_DCXO_PMU_CKEN_SEL_SHIFT                     14
#define PMIC_STRUP_DIG_IO_PG_FORCE_ADDR                     \
	MT6359_STRUP_CON3
#define PMIC_STRUP_DIG_IO_PG_FORCE_MASK                     0x1
#define PMIC_STRUP_DIG_IO_PG_FORCE_SHIFT                    15
#define PMIC_RG_ATST_PG_CHK_ADDR                            \
	MT6359_STRUP_CON6
#define PMIC_RG_ATST_PG_CHK_MASK                            0x1
#define PMIC_RG_ATST_PG_CHK_SHIFT                           0
#define PMIC_RG_STRUP_PG_DEB_MODE_ADDR                      \
	MT6359_STRUP_CON6
#define PMIC_RG_STRUP_PG_DEB_MODE_MASK                      0x1
#define PMIC_RG_STRUP_PG_DEB_MODE_SHIFT                     1
#define PMIC_RG_OVLO_FCMPL_SW_SEL_ADDR                      \
	MT6359_STRUP_CON6
#define PMIC_RG_OVLO_FCMPL_SW_SEL_MASK                      0x1
#define PMIC_RG_OVLO_FCMPL_SW_SEL_SHIFT                     2
#define PMIC_RG_OVLO_FCMPL_SW_ADDR                          \
	MT6359_STRUP_CON6
#define PMIC_RG_OVLO_FCMPL_SW_MASK                          0x1
#define PMIC_RG_OVLO_FCMPL_SW_SHIFT                         3
#define PMIC_RG_UVLO_VSYS_VTH_SW_SEL_ADDR                   \
	MT6359_STRUP_CON6
#define PMIC_RG_UVLO_VSYS_VTH_SW_SEL_MASK                   0x1
#define PMIC_RG_UVLO_VSYS_VTH_SW_SEL_SHIFT                  4
#define PMIC_RG_UVLO_VSYS_VTH_SW_ADDR                       \
	MT6359_STRUP_CON6
#define PMIC_RG_UVLO_VSYS_VTH_SW_MASK                       0x1
#define PMIC_RG_UVLO_VSYS_VTH_SW_SHIFT                      5
#define PMIC_RG_CPS_W_KEY_ADDR                              \
	MT6359_CPSWKEY
#define PMIC_RG_CPS_W_KEY_MASK                              0xFFFF
#define PMIC_RG_CPS_W_KEY_SHIFT                             0
#define PMIC_RG_SLOT_INTV_DOWN_ADDR                         \
	MT6359_CPSCFG0
#define PMIC_RG_SLOT_INTV_DOWN_MASK                         0x3
#define PMIC_RG_SLOT_INTV_DOWN_SHIFT                        0
#define PMIC_RG_DSEQ_LEN_ADDR                               \
	MT6359_CPSCFG0
#define PMIC_RG_DSEQ_LEN_MASK                               0x1F
#define PMIC_RG_DSEQ_LEN_SHIFT                              8
#define PMIC_RG_VXO22_DSA_ADDR                              \
	MT6359_CPSDSA0
#define PMIC_RG_VXO22_DSA_MASK                              0x1F
#define PMIC_RG_VXO22_DSA_SHIFT                             0
#define PMIC_RG_VAUX18_DSA_ADDR                             \
	MT6359_CPSDSA0
#define PMIC_RG_VAUX18_DSA_MASK                             0x1F
#define PMIC_RG_VAUX18_DSA_SHIFT                            5
#define PMIC_RG_VCORE_DSA_ADDR                              \
	MT6359_CPSDSA0
#define PMIC_RG_VCORE_DSA_MASK                              0x1F
#define PMIC_RG_VCORE_DSA_SHIFT                             10
#define PMIC_RG_VGPU11_DSA_ADDR                             \
	MT6359_CPSDSA1
#define PMIC_RG_VGPU11_DSA_MASK                             0x1F
#define PMIC_RG_VGPU11_DSA_SHIFT                            0
#define PMIC_RG_VGPU12_DSA_ADDR                             \
	MT6359_CPSDSA1
#define PMIC_RG_VGPU12_DSA_MASK                             0x1F
#define PMIC_RG_VGPU12_DSA_SHIFT                            5
#define PMIC_RG_VPU_DSA_ADDR                                \
	MT6359_CPSDSA1
#define PMIC_RG_VPU_DSA_MASK                                0x1F
#define PMIC_RG_VPU_DSA_SHIFT                               10
#define PMIC_RG_EXT_PMIC_EN2_DSA_ADDR                       \
	MT6359_CPSDSA2
#define PMIC_RG_EXT_PMIC_EN2_DSA_MASK                       0x1F
#define PMIC_RG_EXT_PMIC_EN2_DSA_SHIFT                      0
#define PMIC_RG_VMODEM_DSA_ADDR                             \
	MT6359_CPSDSA2
#define PMIC_RG_VMODEM_DSA_MASK                             0x1F
#define PMIC_RG_VMODEM_DSA_SHIFT                            5
#define PMIC_RG_VS2_DSA_ADDR                                \
	MT6359_CPSDSA2
#define PMIC_RG_VS2_DSA_MASK                                0x1F
#define PMIC_RG_VS2_DSA_SHIFT                               10
#define PMIC_RG_VA09_DSA_ADDR                               \
	MT6359_CPSDSA3
#define PMIC_RG_VA09_DSA_MASK                               0x1F
#define PMIC_RG_VA09_DSA_SHIFT                              0
#define PMIC_RG_VA12_DSA_ADDR                               \
	MT6359_CPSDSA3
#define PMIC_RG_VA12_DSA_MASK                               0x1F
#define PMIC_RG_VA12_DSA_SHIFT                              5
#define PMIC_RG_VS1_DSA_ADDR                                \
	MT6359_CPSDSA3
#define PMIC_RG_VS1_DSA_MASK                                0x1F
#define PMIC_RG_VS1_DSA_SHIFT                               10
#define PMIC_RG_VRFCK_DSA_ADDR                              \
	MT6359_CPSDSA4
#define PMIC_RG_VRFCK_DSA_MASK                              0x1F
#define PMIC_RG_VRFCK_DSA_SHIFT                             0
#define PMIC_RG_VBBCK_DSA_ADDR                              \
	MT6359_CPSDSA4
#define PMIC_RG_VBBCK_DSA_MASK                              0x1F
#define PMIC_RG_VBBCK_DSA_SHIFT                             5
#define PMIC_RG_VUFS_DSA_ADDR                               \
	MT6359_CPSDSA4
#define PMIC_RG_VUFS_DSA_MASK                               0x1F
#define PMIC_RG_VUFS_DSA_SHIFT                              10
#define PMIC_RG_VIO18_DSA_ADDR                              \
	MT6359_CPSDSA5
#define PMIC_RG_VIO18_DSA_MASK                              0x1F
#define PMIC_RG_VIO18_DSA_SHIFT                             0
#define PMIC_RG_VM18_DSA_ADDR                               \
	MT6359_CPSDSA5
#define PMIC_RG_VM18_DSA_MASK                               0x1F
#define PMIC_RG_VM18_DSA_SHIFT                              5
#define PMIC_RG_EXT_PMIC_EN1_DSA_ADDR                       \
	MT6359_CPSDSA5
#define PMIC_RG_EXT_PMIC_EN1_DSA_MASK                       0x1F
#define PMIC_RG_EXT_PMIC_EN1_DSA_SHIFT                      10
#define PMIC_RG_VEMC_DSA_ADDR                               \
	MT6359_CPSDSA6
#define PMIC_RG_VEMC_DSA_MASK                               0x1F
#define PMIC_RG_VEMC_DSA_SHIFT                              0
#define PMIC_RG_VSRAM_OTHERS_DSA_ADDR                       \
	MT6359_CPSDSA6
#define PMIC_RG_VSRAM_OTHERS_DSA_MASK                       0x1F
#define PMIC_RG_VSRAM_OTHERS_DSA_SHIFT                      5
#define PMIC_RG_VSRAM_MD_DSA_ADDR                           \
	MT6359_CPSDSA6
#define PMIC_RG_VSRAM_MD_DSA_MASK                           0x1F
#define PMIC_RG_VSRAM_MD_DSA_SHIFT                          10
#define PMIC_RG_VPROC2_DSA_ADDR                             \
	MT6359_CPSDSA7
#define PMIC_RG_VPROC2_DSA_MASK                             0x1F
#define PMIC_RG_VPROC2_DSA_SHIFT                            0
#define PMIC_RG_VSRAM_PROC2_DSA_ADDR                        \
	MT6359_CPSDSA7
#define PMIC_RG_VSRAM_PROC2_DSA_MASK                        0x1F
#define PMIC_RG_VSRAM_PROC2_DSA_SHIFT                       5
#define PMIC_RG_VPROC1_DSA_ADDR                             \
	MT6359_CPSDSA7
#define PMIC_RG_VPROC1_DSA_MASK                             0x1F
#define PMIC_RG_VPROC1_DSA_SHIFT                            10
#define PMIC_RG_VSRAM_PROC1_DSA_ADDR                        \
	MT6359_CPSDSA8
#define PMIC_RG_VSRAM_PROC1_DSA_MASK                        0x1F
#define PMIC_RG_VSRAM_PROC1_DSA_SHIFT                       0
#define PMIC_RG_VAUD18_DSA_ADDR                             \
	MT6359_CPSDSA8
#define PMIC_RG_VAUD18_DSA_MASK                             0x1F
#define PMIC_RG_VAUD18_DSA_SHIFT                            5
#define PMIC_RG_VUSB_DSA_ADDR                               \
	MT6359_CPSDSA8
#define PMIC_RG_VUSB_DSA_MASK                               0x1F
#define PMIC_RG_VUSB_DSA_SHIFT                              10
#define PMIC_RG_VRF18_DSA_ADDR                              \
	MT6359_CPSDSA9
#define PMIC_RG_VRF18_DSA_MASK                              0x1F
#define PMIC_RG_VRF18_DSA_SHIFT                             0
#define PMIC_RG_VRF12_DSA_ADDR                              \
	MT6359_CPSDSA9
#define PMIC_RG_VRF12_DSA_MASK                              0x1F
#define PMIC_RG_VRF12_DSA_SHIFT                             5
#define PMIC_RG_RSV_DSA_ADDR                                \
	MT6359_CPSDSA9
#define PMIC_RG_RSV_DSA_MASK                                0x1F
#define PMIC_RG_RSV_DSA_SHIFT                               10
#define PMIC_PSEQ_ELR_LEN_ADDR                              \
	MT6359_PSEQ_ELR_NUM
#define PMIC_PSEQ_ELR_LEN_MASK                              0xFF
#define PMIC_PSEQ_ELR_LEN_SHIFT                             0
#define PMIC_RG_BWDT_EN_ADDR                                \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_EN_MASK                                0x1
#define PMIC_RG_BWDT_EN_SHIFT                               0
#define PMIC_RG_BWDT_TSEL_ADDR                              \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_TSEL_MASK                              0x1
#define PMIC_RG_BWDT_TSEL_SHIFT                             1
#define PMIC_RG_BWDT_CSEL_ADDR                              \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_CSEL_MASK                              0x1
#define PMIC_RG_BWDT_CSEL_SHIFT                             2
#define PMIC_RG_BWDT_TD_ADDR                                \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_TD_MASK                                0x3
#define PMIC_RG_BWDT_TD_SHIFT                               3
#define PMIC_RG_BWDT_CHRTD_ADDR                             \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_CHRTD_MASK                             0x1
#define PMIC_RG_BWDT_CHRTD_SHIFT                            5
#define PMIC_RG_BWDT_DDLO_TD_ADDR                           \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_DDLO_TD_MASK                           0x3
#define PMIC_RG_BWDT_DDLO_TD_SHIFT                          6
#define PMIC_RG_SLOT_INTV_UP_ADDR                           \
	MT6359_PSEQ_ELR0
#define PMIC_RG_SLOT_INTV_UP_MASK                           0x3
#define PMIC_RG_SLOT_INTV_UP_SHIFT                          8
#define PMIC_RG_SEQ_LEN_ADDR                                \
	MT6359_PSEQ_ELR0
#define PMIC_RG_SEQ_LEN_MASK                                0x1F
#define PMIC_RG_SEQ_LEN_SHIFT                               10
#define PMIC_RG_PSEQ_ELR_RSV0_ADDR                          \
	MT6359_PSEQ_ELR0
#define PMIC_RG_PSEQ_ELR_RSV0_MASK                          0x1
#define PMIC_RG_PSEQ_ELR_RSV0_SHIFT                         15
#define PMIC_RG_PSPG_SHDN_ENB_ADDR                          \
	MT6359_PSEQ_ELR1
#define PMIC_RG_PSPG_SHDN_ENB_MASK                          0x3
#define PMIC_RG_PSPG_SHDN_ENB_SHIFT                         0
#define PMIC_RG_PSEQ_F32K_FORCE_ADDR                        \
	MT6359_PSEQ_ELR1
#define PMIC_RG_PSEQ_F32K_FORCE_MASK                        0x1
#define PMIC_RG_PSEQ_F32K_FORCE_SHIFT                       2
#define PMIC_RG_EXT_PMIC_PG_CHK_SEL_ADDR                    \
	MT6359_PSEQ_ELR1
#define PMIC_RG_EXT_PMIC_PG_CHK_SEL_MASK                    0x3
#define PMIC_RG_EXT_PMIC_PG_CHK_SEL_SHIFT                   3
#define PMIC_RG_STRUP_LONG_PRESS_RESET_EXTEND_ADDR          \
	MT6359_PSEQ_ELR1
#define PMIC_RG_STRUP_LONG_PRESS_RESET_EXTEND_MASK          0x1
#define PMIC_RG_STRUP_LONG_PRESS_RESET_EXTEND_SHIFT         5
#define PMIC_RG_CPS_S0EXT_ENB_ADDR                          \
	MT6359_PSEQ_ELR1
#define PMIC_RG_CPS_S0EXT_ENB_MASK                          0x1
#define PMIC_RG_CPS_S0EXT_ENB_SHIFT                         6
#define PMIC_RG_CPS_S0EXT_TD_ADDR                           \
	MT6359_PSEQ_ELR1
#define PMIC_RG_CPS_S0EXT_TD_MASK                           0x1
#define PMIC_RG_CPS_S0EXT_TD_SHIFT                          7
#define PMIC_RG_SDN_DLY_ENB_ADDR                            \
	MT6359_PSEQ_ELR1
#define PMIC_RG_SDN_DLY_ENB_MASK                            0x1
#define PMIC_RG_SDN_DLY_ENB_SHIFT                           8
#define PMIC_RG_CHRDET_DEB_TD_ADDR                          \
	MT6359_PSEQ_ELR1
#define PMIC_RG_CHRDET_DEB_TD_MASK                          0x1
#define PMIC_RG_CHRDET_DEB_TD_SHIFT                         9
#define PMIC_RG_PWRKEY_EVENT_MODE_ADDR                      \
	MT6359_PSEQ_ELR1
#define PMIC_RG_PWRKEY_EVENT_MODE_MASK                      0x1
#define PMIC_RG_PWRKEY_EVENT_MODE_SHIFT                     10
#define PMIC_RG_PWRKEY_EVENT_MODE_HW_ADDR                   \
	MT6359_PSEQ_ELR1
#define PMIC_RG_PWRKEY_EVENT_MODE_HW_MASK                   0x1
#define PMIC_RG_PWRKEY_EVENT_MODE_HW_SHIFT                  11
#define PMIC_RG_LDO_PG_STB_MODE_ADDR                        \
	MT6359_PSEQ_ELR1
#define PMIC_RG_LDO_PG_STB_MODE_MASK                        0x1
#define PMIC_RG_LDO_PG_STB_MODE_SHIFT                       12
#define PMIC_RG_BUCK_PG_STB_MODE_ADDR                       \
	MT6359_PSEQ_ELR1
#define PMIC_RG_BUCK_PG_STB_MODE_MASK                       0x1
#define PMIC_RG_BUCK_PG_STB_MODE_SHIFT                      13
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_ADDR                  \
	MT6359_PSEQ_ELR1
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_SHIFT                 14
#define PMIC_RG_PSC_ELR1_RSV1_ADDR                          \
	MT6359_PSEQ_ELR1
#define PMIC_RG_PSC_ELR1_RSV1_MASK                          0x1
#define PMIC_RG_PSC_ELR1_RSV1_SHIFT                         15
#define PMIC_RG_PSC_ELR_RSV0_ADDR                           \
	MT6359_PSEQ_ELR2
#define PMIC_RG_PSC_ELR_RSV0_MASK                           0xFFFF
#define PMIC_RG_PSC_ELR_RSV0_SHIFT                          0
#define PMIC_RG_PSC_ELR_RSV1_ADDR                           \
	MT6359_PSEQ_ELR3
#define PMIC_RG_PSC_ELR_RSV1_MASK                           0xFFFF
#define PMIC_RG_PSC_ELR_RSV1_SHIFT                          0
#define PMIC_RG_VXO22_USA_ADDR                              \
	MT6359_CPSUSA_ELR0
#define PMIC_RG_VXO22_USA_MASK                              0x1F
#define PMIC_RG_VXO22_USA_SHIFT                             0
#define PMIC_RG_VAUX18_USA_ADDR                             \
	MT6359_CPSUSA_ELR0
#define PMIC_RG_VAUX18_USA_MASK                             0x1F
#define PMIC_RG_VAUX18_USA_SHIFT                            5
#define PMIC_RG_VCORE_USA_ADDR                              \
	MT6359_CPSUSA_ELR0
#define PMIC_RG_VCORE_USA_MASK                              0x1F
#define PMIC_RG_VCORE_USA_SHIFT                             10
#define PMIC_RG_VGPU11_USA_ADDR                             \
	MT6359_CPSUSA_ELR1
#define PMIC_RG_VGPU11_USA_MASK                             0x1F
#define PMIC_RG_VGPU11_USA_SHIFT                            0
#define PMIC_RG_VGPU12_USA_ADDR                             \
	MT6359_CPSUSA_ELR1
#define PMIC_RG_VGPU12_USA_MASK                             0x1F
#define PMIC_RG_VGPU12_USA_SHIFT                            5
#define PMIC_RG_VPU_USA_ADDR                                \
	MT6359_CPSUSA_ELR1
#define PMIC_RG_VPU_USA_MASK                                0x1F
#define PMIC_RG_VPU_USA_SHIFT                               10
#define PMIC_RG_EXT_PMIC_EN2_USA_ADDR                       \
	MT6359_CPSUSA_ELR2
#define PMIC_RG_EXT_PMIC_EN2_USA_MASK                       0x1F
#define PMIC_RG_EXT_PMIC_EN2_USA_SHIFT                      0
#define PMIC_RG_VMODEM_USA_ADDR                             \
	MT6359_CPSUSA_ELR2
#define PMIC_RG_VMODEM_USA_MASK                             0x1F
#define PMIC_RG_VMODEM_USA_SHIFT                            5
#define PMIC_RG_VS2_USA_ADDR                                \
	MT6359_CPSUSA_ELR2
#define PMIC_RG_VS2_USA_MASK                                0x1F
#define PMIC_RG_VS2_USA_SHIFT                               10
#define PMIC_RG_VA09_USA_ADDR                               \
	MT6359_CPSUSA_ELR3
#define PMIC_RG_VA09_USA_MASK                               0x1F
#define PMIC_RG_VA09_USA_SHIFT                              0
#define PMIC_RG_VA12_USA_ADDR                               \
	MT6359_CPSUSA_ELR3
#define PMIC_RG_VA12_USA_MASK                               0x1F
#define PMIC_RG_VA12_USA_SHIFT                              5
#define PMIC_RG_VS1_USA_ADDR                                \
	MT6359_CPSUSA_ELR3
#define PMIC_RG_VS1_USA_MASK                                0x1F
#define PMIC_RG_VS1_USA_SHIFT                               10
#define PMIC_RG_VRFCK_USA_ADDR                              \
	MT6359_CPSUSA_ELR4
#define PMIC_RG_VRFCK_USA_MASK                              0x1F
#define PMIC_RG_VRFCK_USA_SHIFT                             0
#define PMIC_RG_VBBCK_USA_ADDR                              \
	MT6359_CPSUSA_ELR4
#define PMIC_RG_VBBCK_USA_MASK                              0x1F
#define PMIC_RG_VBBCK_USA_SHIFT                             5
#define PMIC_RG_VUFS_USA_ADDR                               \
	MT6359_CPSUSA_ELR4
#define PMIC_RG_VUFS_USA_MASK                               0x1F
#define PMIC_RG_VUFS_USA_SHIFT                              10
#define PMIC_RG_VIO18_USA_ADDR                              \
	MT6359_CPSUSA_ELR5
#define PMIC_RG_VIO18_USA_MASK                              0x1F
#define PMIC_RG_VIO18_USA_SHIFT                             0
#define PMIC_RG_VM18_USA_ADDR                               \
	MT6359_CPSUSA_ELR5
#define PMIC_RG_VM18_USA_MASK                               0x1F
#define PMIC_RG_VM18_USA_SHIFT                              5
#define PMIC_RG_EXT_PMIC_EN1_USA_ADDR                       \
	MT6359_CPSUSA_ELR5
#define PMIC_RG_EXT_PMIC_EN1_USA_MASK                       0x1F
#define PMIC_RG_EXT_PMIC_EN1_USA_SHIFT                      10
#define PMIC_RG_VEMC_USA_ADDR                               \
	MT6359_CPSUSA_ELR6
#define PMIC_RG_VEMC_USA_MASK                               0x1F
#define PMIC_RG_VEMC_USA_SHIFT                              0
#define PMIC_RG_VSRAM_OTHERS_USA_ADDR                       \
	MT6359_CPSUSA_ELR6
#define PMIC_RG_VSRAM_OTHERS_USA_MASK                       0x1F
#define PMIC_RG_VSRAM_OTHERS_USA_SHIFT                      5
#define PMIC_RG_VSRAM_MD_USA_ADDR                           \
	MT6359_CPSUSA_ELR6
#define PMIC_RG_VSRAM_MD_USA_MASK                           0x1F
#define PMIC_RG_VSRAM_MD_USA_SHIFT                          10
#define PMIC_RG_VPROC2_USA_ADDR                             \
	MT6359_CPSUSA_ELR7
#define PMIC_RG_VPROC2_USA_MASK                             0x1F
#define PMIC_RG_VPROC2_USA_SHIFT                            0
#define PMIC_RG_VSRAM_PROC2_USA_ADDR                        \
	MT6359_CPSUSA_ELR7
#define PMIC_RG_VSRAM_PROC2_USA_MASK                        0x1F
#define PMIC_RG_VSRAM_PROC2_USA_SHIFT                       5
#define PMIC_RG_VPROC1_USA_ADDR                             \
	MT6359_CPSUSA_ELR7
#define PMIC_RG_VPROC1_USA_MASK                             0x1F
#define PMIC_RG_VPROC1_USA_SHIFT                            10
#define PMIC_RG_VSRAM_PROC1_USA_ADDR                        \
	MT6359_CPSUSA_ELR8
#define PMIC_RG_VSRAM_PROC1_USA_MASK                        0x1F
#define PMIC_RG_VSRAM_PROC1_USA_SHIFT                       0
#define PMIC_RG_VAUD18_USA_ADDR                             \
	MT6359_CPSUSA_ELR8
#define PMIC_RG_VAUD18_USA_MASK                             0x1F
#define PMIC_RG_VAUD18_USA_SHIFT                            5
#define PMIC_RG_VUSB_USA_ADDR                               \
	MT6359_CPSUSA_ELR8
#define PMIC_RG_VUSB_USA_MASK                               0x1F
#define PMIC_RG_VUSB_USA_SHIFT                              10
#define PMIC_RG_VRF18_USA_ADDR                              \
	MT6359_CPSUSA_ELR9
#define PMIC_RG_VRF18_USA_MASK                              0x1F
#define PMIC_RG_VRF18_USA_SHIFT                             0
#define PMIC_RG_VRF12_USA_ADDR                              \
	MT6359_CPSUSA_ELR9
#define PMIC_RG_VRF12_USA_MASK                              0x1F
#define PMIC_RG_VRF12_USA_SHIFT                             5
#define PMIC_RG_RSV_USA_ADDR                                \
	MT6359_CPSUSA_ELR9
#define PMIC_RG_RSV_USA_MASK                                0x1F
#define PMIC_RG_RSV_USA_SHIFT                               10
#define PMIC_CHRDET_ANA_ID_ADDR                             \
	MT6359_CHRDET_ID
#define PMIC_CHRDET_ANA_ID_MASK                             0xFF
#define PMIC_CHRDET_ANA_ID_SHIFT                            0
#define PMIC_CHRDET_DIG_ID_ADDR                             \
	MT6359_CHRDET_ID
#define PMIC_CHRDET_DIG_ID_MASK                             0xFF
#define PMIC_CHRDET_DIG_ID_SHIFT                            8
#define PMIC_CHRDET_ANA_MINOR_REV_ADDR                      \
	MT6359_CHRDET_REV0
#define PMIC_CHRDET_ANA_MINOR_REV_MASK                      0xF
#define PMIC_CHRDET_ANA_MINOR_REV_SHIFT                     0
#define PMIC_CHRDET_ANA_MAJOR_REV_ADDR                      \
	MT6359_CHRDET_REV0
#define PMIC_CHRDET_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_CHRDET_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_CHRDET_DIG_MINOR_REV_ADDR                      \
	MT6359_CHRDET_REV0
#define PMIC_CHRDET_DIG_MINOR_REV_MASK                      0xF
#define PMIC_CHRDET_DIG_MINOR_REV_SHIFT                     8
#define PMIC_CHRDET_DIG_MAJOR_REV_ADDR                      \
	MT6359_CHRDET_REV0
#define PMIC_CHRDET_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_CHRDET_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_CHRDET_CBS_ADDR                                \
	MT6359_CHRDET_DBI
#define PMIC_CHRDET_CBS_MASK                                0x3
#define PMIC_CHRDET_CBS_SHIFT                               0
#define PMIC_CHRDET_BIX_ADDR                                \
	MT6359_CHRDET_DBI
#define PMIC_CHRDET_BIX_MASK                                0x3
#define PMIC_CHRDET_BIX_SHIFT                               2
#define PMIC_CHRDET_ESP_ADDR                                \
	MT6359_CHRDET_DBI
#define PMIC_CHRDET_ESP_MASK                                0xFF
#define PMIC_CHRDET_ESP_SHIFT                               8
#define PMIC_CHRDET_FPI_ADDR                                \
	MT6359_CHRDET_DXI
#define PMIC_CHRDET_FPI_MASK                                0xFF
#define PMIC_CHRDET_FPI_SHIFT                               0
#define PMIC_RGS_CHRDET_ADDR                                \
	MT6359_CHR_CON0
#define PMIC_RGS_CHRDET_MASK                                0x1
#define PMIC_RGS_CHRDET_SHIFT                               0
#define PMIC_AD_CHRDETB_ADDR                                \
	MT6359_CHR_CON0
#define PMIC_AD_CHRDETB_MASK                                0x1
#define PMIC_AD_CHRDETB_SHIFT                               1
#define PMIC_RG_CHRDET_DEB_BYPASS_ADDR                      \
	MT6359_CHR_CON1
#define PMIC_RG_CHRDET_DEB_BYPASS_MASK                      0x1
#define PMIC_RG_CHRDET_DEB_BYPASS_SHIFT                     0
#define PMIC_RG_ENVTEM_D_ADDR                               \
	MT6359_CHR_CON2
#define PMIC_RG_ENVTEM_D_MASK                               0x1
#define PMIC_RG_ENVTEM_D_SHIFT                              0
#define PMIC_RG_ENVTEM_EN_ADDR                              \
	MT6359_CHR_CON2
#define PMIC_RG_ENVTEM_EN_MASK                              0x1
#define PMIC_RG_ENVTEM_EN_SHIFT                             1
#define PMIC_DA_QI_BGR_EXT_BUF_EN_ADDR                      \
	MT6359_PCHR_VREF_ANA_DA0
#define PMIC_DA_QI_BGR_EXT_BUF_EN_MASK                      0x1
#define PMIC_DA_QI_BGR_EXT_BUF_EN_SHIFT                     1
#define PMIC_RG_BGR_TEST_RSTB_ADDR                          \
	MT6359_PCHR_VREF_ANA_CON0
#define PMIC_RG_BGR_TEST_RSTB_MASK                          0x1
#define PMIC_RG_BGR_TEST_RSTB_SHIFT                         1
#define PMIC_RG_BGR_TEST_EN_ADDR                            \
	MT6359_PCHR_VREF_ANA_CON0
#define PMIC_RG_BGR_TEST_EN_MASK                            0x1
#define PMIC_RG_BGR_TEST_EN_SHIFT                           2
#define PMIC_RG_BGR_UNCHOP_ADDR                             \
	MT6359_PCHR_VREF_ANA_CON1
#define PMIC_RG_BGR_UNCHOP_MASK                             0x1
#define PMIC_RG_BGR_UNCHOP_SHIFT                            0
#define PMIC_RG_BGR_UNCHOP_PH_ADDR                          \
	MT6359_PCHR_VREF_ANA_CON1
#define PMIC_RG_BGR_UNCHOP_PH_MASK                          0x1
#define PMIC_RG_BGR_UNCHOP_PH_SHIFT                         1
#define PMIC_RG_UVLO_VTHL_ADDR                              \
	MT6359_PCHR_VREF_ANA_CON1
#define PMIC_RG_UVLO_VTHL_MASK                              0x1F
#define PMIC_RG_UVLO_VTHL_SHIFT                             2
#define PMIC_RG_LBAT_INT_VTH_ADDR                           \
	MT6359_PCHR_VREF_ANA_CON2
#define PMIC_RG_LBAT_INT_VTH_MASK                           0x1F
#define PMIC_RG_LBAT_INT_VTH_SHIFT                          0
#define PMIC_RG_OVLO_VTH_SEL_ADDR                           \
	MT6359_PCHR_VREF_ANA_CON3
#define PMIC_RG_OVLO_VTH_SEL_MASK                           0x7
#define PMIC_RG_OVLO_VTH_SEL_SHIFT                          0
#define PMIC_RG_PCHR_RV_ADDR                                \
	MT6359_PCHR_VREF_ANA_CON4
#define PMIC_RG_PCHR_RV_MASK                                0xF
#define PMIC_RG_PCHR_RV_SHIFT                               3
#define PMIC_CHRDET_ELR_LEN_ADDR                            \
	MT6359_PCHR_VREF_ELR_NUM
#define PMIC_CHRDET_ELR_LEN_MASK                            0xFF
#define PMIC_CHRDET_ELR_LEN_SHIFT                           0
#define PMIC_RG_BGR_TRIM_ADDR                               \
	MT6359_PCHR_VREF_ELR_0
#define PMIC_RG_BGR_TRIM_MASK                               0x3F
#define PMIC_RG_BGR_TRIM_SHIFT                              0
#define PMIC_RG_BGR_TRIM_EN_ADDR                            \
	MT6359_PCHR_VREF_ELR_0
#define PMIC_RG_BGR_TRIM_EN_MASK                            0x1
#define PMIC_RG_BGR_TRIM_EN_SHIFT                           8
#define PMIC_RG_BGR_RSEL_ADDR                               \
	MT6359_PCHR_VREF_ELR_0
#define PMIC_RG_BGR_RSEL_MASK                               0x1F
#define PMIC_RG_BGR_RSEL_SHIFT                              9
#define PMIC_RG_OVLO_EN_ADDR                                \
	MT6359_PCHR_VREF_ELR_0
#define PMIC_RG_OVLO_EN_MASK                                0x1
#define PMIC_RG_OVLO_EN_SHIFT                               14
#define PMIC_RG_FGD_BGR_PCAS_EN_ADDR                        \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_PCAS_EN_MASK                        0x1
#define PMIC_RG_FGD_BGR_PCAS_EN_SHIFT                       0
#define PMIC_RG_FGD_BGR_NCAS_EN_ADDR                        \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_NCAS_EN_MASK                        0x1
#define PMIC_RG_FGD_BGR_NCAS_EN_SHIFT                       1
#define PMIC_RG_FGD_BGR_EN_ADDR                             \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_EN_MASK                             0x1
#define PMIC_RG_FGD_BGR_EN_SHIFT                            2
#define PMIC_RG_FGD_BGR_BIAS_SELECT_ADDR                    \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_BIAS_SELECT_MASK                    0x1
#define PMIC_RG_FGD_BGR_BIAS_SELECT_SHIFT                   3
#define PMIC_RG_FGD_BGR_SIZE_SELECT_ADDR                    \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_SIZE_SELECT_MASK                    0x1
#define PMIC_RG_FGD_BGR_SIZE_SELECT_SHIFT                   4
#define PMIC_RG_FGD_BGR_RSV_ADDR                            \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_RSV_MASK                            0x7
#define PMIC_RG_FGD_BGR_RSV_SHIFT                           5
#define PMIC_RG_FGD_BGR_CURRENT_TRIM_ADDR                   \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_CURRENT_TRIM_MASK                   0xFF
#define PMIC_RG_FGD_BGR_CURRENT_TRIM_SHIFT                  8
#define PMIC_BM_TOP_ANA_ID_ADDR                             \
	MT6359_BM_TOP_DSN_ID
#define PMIC_BM_TOP_ANA_ID_MASK                             0xFF
#define PMIC_BM_TOP_ANA_ID_SHIFT                            0
#define PMIC_BM_TOP_DIG_ID_ADDR                             \
	MT6359_BM_TOP_DSN_ID
#define PMIC_BM_TOP_DIG_ID_MASK                             0xFF
#define PMIC_BM_TOP_DIG_ID_SHIFT                            8
#define PMIC_BM_TOP_ANA_MINOR_REV_ADDR                      \
	MT6359_BM_TOP_DSN_REV0
#define PMIC_BM_TOP_ANA_MINOR_REV_MASK                      0xF
#define PMIC_BM_TOP_ANA_MINOR_REV_SHIFT                     0
#define PMIC_BM_TOP_ANA_MAJOR_REV_ADDR                      \
	MT6359_BM_TOP_DSN_REV0
#define PMIC_BM_TOP_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_BM_TOP_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_BM_TOP_DIG_MINOR_REV_ADDR                      \
	MT6359_BM_TOP_DSN_REV0
#define PMIC_BM_TOP_DIG_MINOR_REV_MASK                      0xF
#define PMIC_BM_TOP_DIG_MINOR_REV_SHIFT                     8
#define PMIC_BM_TOP_DIG_MAJOR_REV_ADDR                      \
	MT6359_BM_TOP_DSN_REV0
#define PMIC_BM_TOP_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_BM_TOP_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_BM_TOP_CBS_ADDR                                \
	MT6359_BM_TOP_DBI
#define PMIC_BM_TOP_CBS_MASK                                0x3
#define PMIC_BM_TOP_CBS_SHIFT                               0
#define PMIC_BM_TOP_BIX_ADDR                                \
	MT6359_BM_TOP_DBI
#define PMIC_BM_TOP_BIX_MASK                                0x3
#define PMIC_BM_TOP_BIX_SHIFT                               2
#define PMIC_BM_TOP_ESP_ADDR                                \
	MT6359_BM_TOP_DBI
#define PMIC_BM_TOP_ESP_MASK                                0xFF
#define PMIC_BM_TOP_ESP_SHIFT                               8
#define PMIC_BM_TOP_FPI_ADDR                                \
	MT6359_BM_TOP_DXI
#define PMIC_BM_TOP_FPI_MASK                                0xFF
#define PMIC_BM_TOP_FPI_SHIFT                               0
#define PMIC_BM_TOP_CLK_OFFSET_ADDR                         \
	MT6359_BM_TPM0
#define PMIC_BM_TOP_CLK_OFFSET_MASK                         0xFF
#define PMIC_BM_TOP_CLK_OFFSET_SHIFT                        0
#define PMIC_BM_TOP_RST_OFFSET_ADDR                         \
	MT6359_BM_TPM0
#define PMIC_BM_TOP_RST_OFFSET_MASK                         0xFF
#define PMIC_BM_TOP_RST_OFFSET_SHIFT                        8
#define PMIC_BM_TOP_INT_OFFSET_ADDR                         \
	MT6359_BM_TPM1
#define PMIC_BM_TOP_INT_OFFSET_MASK                         0xFF
#define PMIC_BM_TOP_INT_OFFSET_SHIFT                        0
#define PMIC_BM_TOP_INT_LEN_ADDR                            \
	MT6359_BM_TPM1
#define PMIC_BM_TOP_INT_LEN_MASK                            0xFF
#define PMIC_BM_TOP_INT_LEN_SHIFT                           8
#define PMIC_RG_BATON_32K_CK_PDN_ADDR                       \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BATON_32K_CK_PDN_MASK                       0x1
#define PMIC_RG_BATON_32K_CK_PDN_SHIFT                      0
#define PMIC_RG_FGADC_FT_CK_PDN_ADDR                        \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_FGADC_FT_CK_PDN_MASK                        0x1
#define PMIC_RG_FGADC_FT_CK_PDN_SHIFT                       2
#define PMIC_RG_FGADC_DIG_CK_PDN_ADDR                       \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_FGADC_DIG_CK_PDN_MASK                       0x1
#define PMIC_RG_FGADC_DIG_CK_PDN_SHIFT                      3
#define PMIC_RG_FGADC_ANA_CK_PDN_ADDR                       \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_FGADC_ANA_CK_PDN_MASK                       0x1
#define PMIC_RG_FGADC_ANA_CK_PDN_SHIFT                      4
#define PMIC_RG_G_BIF_1M_CK_PDN_ADDR                        \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_G_BIF_1M_CK_PDN_MASK                        0x1
#define PMIC_RG_G_BIF_1M_CK_PDN_SHIFT                       5
#define PMIC_RG_BIF_X1_CK_PDN_ADDR                          \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BIF_X1_CK_PDN_MASK                          0x1
#define PMIC_RG_BIF_X1_CK_PDN_SHIFT                         6
#define PMIC_RG_BIF_X4_CK_PDN_ADDR                          \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BIF_X4_CK_PDN_MASK                          0x1
#define PMIC_RG_BIF_X4_CK_PDN_SHIFT                         7
#define PMIC_RG_BIF_X104_CK_PDN_ADDR                        \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BIF_X104_CK_PDN_MASK                        0x1
#define PMIC_RG_BIF_X104_CK_PDN_SHIFT                       8
#define PMIC_RG_BM_INTRP_CK_PDN_ADDR                        \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BM_INTRP_CK_PDN_MASK                        0x1
#define PMIC_RG_BM_INTRP_CK_PDN_SHIFT                       10
#define PMIC_RG_BM_TOP_CKPDN_CON0_RSV_ADDR                  \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BM_TOP_CKPDN_CON0_RSV_MASK                  0x3
#define PMIC_RG_BM_TOP_CKPDN_CON0_RSV_SHIFT                 12
#define PMIC_BM_TOP_CKPDN_CON0_SET_ADDR                     \
	MT6359_BM_TOP_CKPDN_CON0_SET
#define PMIC_BM_TOP_CKPDN_CON0_SET_MASK                     0xFFFF
#define PMIC_BM_TOP_CKPDN_CON0_SET_SHIFT                    0
#define PMIC_BM_TOP_CKPDN_CON0_CLR_ADDR                     \
	MT6359_BM_TOP_CKPDN_CON0_CLR
#define PMIC_BM_TOP_CKPDN_CON0_CLR_MASK                     0xFFFF
#define PMIC_BM_TOP_CKPDN_CON0_CLR_SHIFT                    0
#define PMIC_RG_FGADC_ANA_CK_CKSEL_ADDR                     \
	MT6359_BM_TOP_CKSEL_CON0
#define PMIC_RG_FGADC_ANA_CK_CKSEL_MASK                     0x1
#define PMIC_RG_FGADC_ANA_CK_CKSEL_SHIFT                    0
#define PMIC_BM_TOP_CKSEL_CON0_SET_ADDR                     \
	MT6359_BM_TOP_CKSEL_CON0_SET
#define PMIC_BM_TOP_CKSEL_CON0_SET_MASK                     0xFFFF
#define PMIC_BM_TOP_CKSEL_CON0_SET_SHIFT                    0
#define PMIC_BM_TOP_CKSEL_CON0_CLR_ADDR                     \
	MT6359_BM_TOP_CKSEL_CON0_CLR
#define PMIC_BM_TOP_CKSEL_CON0_CLR_MASK                     0xFFFF
#define PMIC_BM_TOP_CKSEL_CON0_CLR_SHIFT                    0
#define PMIC_RG_BIF_X4_CK_DIVSEL_ADDR                       \
	MT6359_BM_TOP_CKDIVSEL_CON0
#define PMIC_RG_BIF_X4_CK_DIVSEL_MASK                       0x7
#define PMIC_RG_BIF_X4_CK_DIVSEL_SHIFT                      0
#define PMIC_BM_TOP_CKDIVSEL_CON0_RSV_ADDR                  \
	MT6359_BM_TOP_CKDIVSEL_CON0
#define PMIC_BM_TOP_CKDIVSEL_CON0_RSV_MASK                  0x3
#define PMIC_BM_TOP_CKDIVSEL_CON0_RSV_SHIFT                 3
#define PMIC_BM_TOP_CKDIVSEL_CON0_SET_ADDR                  \
	MT6359_BM_TOP_CKDIVSEL_CON0_SET
#define PMIC_BM_TOP_CKDIVSEL_CON0_SET_MASK                  0xFFFF
#define PMIC_BM_TOP_CKDIVSEL_CON0_SET_SHIFT                 0
#define PMIC_BM_TOP_CKDIVSEL_CON0_CLR_ADDR                  \
	MT6359_BM_TOP_CKDIVSEL_CON0_CLR
#define PMIC_BM_TOP_CKDIVSEL_CON0_CLR_MASK                  0xFFFF
#define PMIC_BM_TOP_CKDIVSEL_CON0_CLR_SHIFT                 0
#define PMIC_RG_BIF_X4_CK_PDN_HWEN_ADDR                     \
	MT6359_BM_TOP_CKHWEN_CON0
#define PMIC_RG_BIF_X4_CK_PDN_HWEN_MASK                     0x1
#define PMIC_RG_BIF_X4_CK_PDN_HWEN_SHIFT                    0
#define PMIC_RG_BIF_X104_CK_PDN_HWEN_ADDR                   \
	MT6359_BM_TOP_CKHWEN_CON0
#define PMIC_RG_BIF_X104_CK_PDN_HWEN_MASK                   0x1
#define PMIC_RG_BIF_X104_CK_PDN_HWEN_SHIFT                  1
#define PMIC_BM_TOP_CKHWEN_CON0_RSV_ADDR                    \
	MT6359_BM_TOP_CKHWEN_CON0
#define PMIC_BM_TOP_CKHWEN_CON0_RSV_MASK                    0x3
#define PMIC_BM_TOP_CKHWEN_CON0_RSV_SHIFT                   2
#define PMIC_BM_TOP_CKHWEN_CON0_SET_ADDR                    \
	MT6359_BM_TOP_CKHWEN_CON0_SET
#define PMIC_BM_TOP_CKHWEN_CON0_SET_MASK                    0xFFFF
#define PMIC_BM_TOP_CKHWEN_CON0_SET_SHIFT                   0
#define PMIC_BM_TOP_CKHWEN_CON0_CLR_ADDR                    \
	MT6359_BM_TOP_CKHWEN_CON0_CLR
#define PMIC_BM_TOP_CKHWEN_CON0_CLR_MASK                    0xFFFF
#define PMIC_BM_TOP_CKHWEN_CON0_CLR_SHIFT                   0
#define PMIC_RG_FG_CK_TSTSEL_ADDR                           \
	MT6359_BM_TOP_CKTST_CON0
#define PMIC_RG_FG_CK_TSTSEL_MASK                           0x1
#define PMIC_RG_FG_CK_TSTSEL_SHIFT                          0
#define PMIC_RG_FGADC_ANA_CK_TSTSEL_ADDR                    \
	MT6359_BM_TOP_CKTST_CON0
#define PMIC_RG_FGADC_ANA_CK_TSTSEL_MASK                    0x1
#define PMIC_RG_FGADC_ANA_CK_TSTSEL_SHIFT                   1
#define PMIC_RG_FG_CK_TST_DIS_ADDR                          \
	MT6359_BM_TOP_CKTST_CON0
#define PMIC_RG_FG_CK_TST_DIS_MASK                          0x1
#define PMIC_RG_FG_CK_TST_DIS_SHIFT                         2
#define PMIC_RG_FGADC_SWRST_ADDR                            \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_FGADC_SWRST_MASK                            0x1
#define PMIC_RG_FGADC_SWRST_SHIFT                           0
#define PMIC_RG_BATON_SWRST_ADDR                            \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BATON_SWRST_MASK                            0x1
#define PMIC_RG_BATON_SWRST_SHIFT                           1
#define PMIC_RG_BIF_SWRST_ADDR                              \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BIF_SWRST_MASK                              0x1
#define PMIC_RG_BIF_SWRST_SHIFT                             2
#define PMIC_RG_BATON_BATDEB_SWRST_ADDR                     \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BATON_BATDEB_SWRST_MASK                     0x1
#define PMIC_RG_BATON_BATDEB_SWRST_SHIFT                    3
#define PMIC_RG_BANK_FGADC_ANA_SWRST_ADDR                   \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_FGADC_ANA_SWRST_MASK                   0x1
#define PMIC_RG_BANK_FGADC_ANA_SWRST_SHIFT                  4
#define PMIC_RG_BANK_FGADC0_SWRST_ADDR                      \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_FGADC0_SWRST_MASK                      0x1
#define PMIC_RG_BANK_FGADC0_SWRST_SHIFT                     5
#define PMIC_RG_BANK_FGADC1_SWRST_ADDR                      \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_FGADC1_SWRST_MASK                      0x1
#define PMIC_RG_BANK_FGADC1_SWRST_SHIFT                     6
#define PMIC_RG_BANK_BATON_ANA_SWRST_ADDR                   \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_BATON_ANA_SWRST_MASK                   0x1
#define PMIC_RG_BANK_BATON_ANA_SWRST_SHIFT                  7
#define PMIC_RG_BANK_BATON_SWRST_ADDR                       \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_BATON_SWRST_MASK                       0x1
#define PMIC_RG_BANK_BATON_SWRST_SHIFT                      8
#define PMIC_RG_BANK_BIF_SWRST_ADDR                         \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_BIF_SWRST_MASK                         0x1
#define PMIC_RG_BANK_BIF_SWRST_SHIFT                        9
#define PMIC_BM_TOP_RST_CON0_SET_ADDR                       \
	MT6359_BM_TOP_RST_CON0_SET
#define PMIC_BM_TOP_RST_CON0_SET_MASK                       0xFFFF
#define PMIC_BM_TOP_RST_CON0_SET_SHIFT                      0
#define PMIC_BM_TOP_RST_CON0_CLR_ADDR                       \
	MT6359_BM_TOP_RST_CON0_CLR
#define PMIC_BM_TOP_RST_CON0_CLR_MASK                       0xFFFF
#define PMIC_BM_TOP_RST_CON0_CLR_SHIFT                      0
#define PMIC_RG_FGADC_RST_SRC_SEL_ADDR                      \
	MT6359_BM_TOP_RST_CON1
#define PMIC_RG_FGADC_RST_SRC_SEL_MASK                      0x1
#define PMIC_RG_FGADC_RST_SRC_SEL_SHIFT                     0
#define PMIC_BM_TOP_RST_CON1_RSV_ADDR                       \
	MT6359_BM_TOP_RST_CON1
#define PMIC_BM_TOP_RST_CON1_RSV_MASK                       0x1
#define PMIC_BM_TOP_RST_CON1_RSV_SHIFT                      1
#define PMIC_BM_TOP_RST_CON1_SET_ADDR                       \
	MT6359_BM_TOP_RST_CON1_SET
#define PMIC_BM_TOP_RST_CON1_SET_MASK                       0xFFFF
#define PMIC_BM_TOP_RST_CON1_SET_SHIFT                      0
#define PMIC_BM_TOP_RST_CON1_CLR_ADDR                       \
	MT6359_BM_TOP_RST_CON1_CLR
#define PMIC_BM_TOP_RST_CON1_CLR_MASK                       0xFFFF
#define PMIC_BM_TOP_RST_CON1_CLR_SHIFT                      0
#define PMIC_RG_INT_EN_FG_BAT_H_ADDR                        \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_BAT_H_MASK                        0x1
#define PMIC_RG_INT_EN_FG_BAT_H_SHIFT                       0
#define PMIC_RG_INT_EN_FG_BAT_L_ADDR                        \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_BAT_L_MASK                        0x1
#define PMIC_RG_INT_EN_FG_BAT_L_SHIFT                       1
#define PMIC_RG_INT_EN_FG_CUR_H_ADDR                        \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_CUR_H_MASK                        0x1
#define PMIC_RG_INT_EN_FG_CUR_H_SHIFT                       2
#define PMIC_RG_INT_EN_FG_CUR_L_ADDR                        \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_CUR_L_MASK                        0x1
#define PMIC_RG_INT_EN_FG_CUR_L_SHIFT                       3
#define PMIC_RG_INT_EN_FG_ZCV_ADDR                          \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_ZCV_MASK                          0x1
#define PMIC_RG_INT_EN_FG_ZCV_SHIFT                         4
#define PMIC_RG_INT_EN_FG_N_CHARGE_L_ADDR                   \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_N_CHARGE_L_MASK                   0x1
#define PMIC_RG_INT_EN_FG_N_CHARGE_L_SHIFT                  7
#define PMIC_RG_INT_EN_FG_IAVG_H_ADDR                       \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_IAVG_H_MASK                       0x1
#define PMIC_RG_INT_EN_FG_IAVG_H_SHIFT                      8
#define PMIC_RG_INT_EN_FG_IAVG_L_ADDR                       \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_IAVG_L_MASK                       0x1
#define PMIC_RG_INT_EN_FG_IAVG_L_SHIFT                      9
#define PMIC_RG_INT_EN_FG_DISCHARGE_ADDR                    \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_DISCHARGE_MASK                    0x1
#define PMIC_RG_INT_EN_FG_DISCHARGE_SHIFT                   11
#define PMIC_RG_INT_EN_FG_CHARGE_ADDR                       \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_CHARGE_MASK                       0x1
#define PMIC_RG_INT_EN_FG_CHARGE_SHIFT                      12
#define PMIC_RG_BM_INT_EN_CON0_RSV_ADDR                     \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_BM_INT_EN_CON0_RSV_MASK                     0x1
#define PMIC_RG_BM_INT_EN_CON0_RSV_SHIFT                    13
#define PMIC_BM_TOP_INT_CON0_SET_ADDR                       \
	MT6359_BM_TOP_INT_CON0_SET
#define PMIC_BM_TOP_INT_CON0_SET_MASK                       0xFFFF
#define PMIC_BM_TOP_INT_CON0_SET_SHIFT                      0
#define PMIC_BM_TOP_INT_CON0_CLR_ADDR                       \
	MT6359_BM_TOP_INT_CON0_CLR
#define PMIC_BM_TOP_INT_CON0_CLR_MASK                       0xFFFF
#define PMIC_BM_TOP_INT_CON0_CLR_SHIFT                      0
#define PMIC_RG_INT_EN_BATON_LV_ADDR                        \
	MT6359_BM_TOP_INT_CON1
#define PMIC_RG_INT_EN_BATON_LV_MASK                        0x1
#define PMIC_RG_INT_EN_BATON_LV_SHIFT                       0
#define PMIC_RG_INT_EN_BATON_BAT_IN_ADDR                    \
	MT6359_BM_TOP_INT_CON1
#define PMIC_RG_INT_EN_BATON_BAT_IN_MASK                    0x1
#define PMIC_RG_INT_EN_BATON_BAT_IN_SHIFT                   2
#define PMIC_RG_INT_EN_BATON_BAT_OUT_ADDR                   \
	MT6359_BM_TOP_INT_CON1
#define PMIC_RG_INT_EN_BATON_BAT_OUT_MASK                   0x1
#define PMIC_RG_INT_EN_BATON_BAT_OUT_SHIFT                  3
#define PMIC_RG_INT_EN_BIF_ADDR                             \
	MT6359_BM_TOP_INT_CON1
#define PMIC_RG_INT_EN_BIF_MASK                             0x1
#define PMIC_RG_INT_EN_BIF_SHIFT                            4
#define PMIC_BM_TOP_INT_CON1_SET_ADDR                       \
	MT6359_BM_TOP_INT_CON1_SET
#define PMIC_BM_TOP_INT_CON1_SET_MASK                       0xFFFF
#define PMIC_BM_TOP_INT_CON1_SET_SHIFT                      0
#define PMIC_BM_TOP_INT_CON1_CLR_ADDR                       \
	MT6359_BM_TOP_INT_CON1_CLR
#define PMIC_BM_TOP_INT_CON1_CLR_MASK                       0xFFFF
#define PMIC_BM_TOP_INT_CON1_CLR_SHIFT                      0
#define PMIC_RG_INT_MASK_FG_BAT_H_ADDR                      \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_BAT_H_MASK                      0x1
#define PMIC_RG_INT_MASK_FG_BAT_H_SHIFT                     0
#define PMIC_RG_INT_MASK_FG_BAT_L_ADDR                      \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_BAT_L_MASK                      0x1
#define PMIC_RG_INT_MASK_FG_BAT_L_SHIFT                     1
#define PMIC_RG_INT_MASK_FG_CUR_H_ADDR                      \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_CUR_H_MASK                      0x1
#define PMIC_RG_INT_MASK_FG_CUR_H_SHIFT                     2
#define PMIC_RG_INT_MASK_FG_CUR_L_ADDR                      \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_CUR_L_MASK                      0x1
#define PMIC_RG_INT_MASK_FG_CUR_L_SHIFT                     3
#define PMIC_RG_INT_MASK_FG_ZCV_ADDR                        \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_ZCV_MASK                        0x1
#define PMIC_RG_INT_MASK_FG_ZCV_SHIFT                       4
#define PMIC_RG_INT_MASK_FG_N_CHARGE_L_ADDR                 \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_N_CHARGE_L_MASK                 0x1
#define PMIC_RG_INT_MASK_FG_N_CHARGE_L_SHIFT                7
#define PMIC_RG_INT_MASK_FG_IAVG_H_ADDR                     \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_IAVG_H_MASK                     0x1
#define PMIC_RG_INT_MASK_FG_IAVG_H_SHIFT                    8
#define PMIC_RG_INT_MASK_FG_IAVG_L_ADDR                     \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_IAVG_L_MASK                     0x1
#define PMIC_RG_INT_MASK_FG_IAVG_L_SHIFT                    9
#define PMIC_RG_INT_MASK_FG_DISCHARGE_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_DISCHARGE_MASK                  0x1
#define PMIC_RG_INT_MASK_FG_DISCHARGE_SHIFT                 11
#define PMIC_RG_INT_MASK_FG_CHARGE_ADDR                     \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_CHARGE_MASK                     0x1
#define PMIC_RG_INT_MASK_FG_CHARGE_SHIFT                    12
#define PMIC_RG_BM_INT_MASK_CON0_RSV_ADDR                   \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_BM_INT_MASK_CON0_RSV_MASK                   0x1
#define PMIC_RG_BM_INT_MASK_CON0_RSV_SHIFT                  13
#define PMIC_BM_TOP_INT_MASK_CON0_SET_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON0_SET
#define PMIC_BM_TOP_INT_MASK_CON0_SET_MASK                  0xFFFF
#define PMIC_BM_TOP_INT_MASK_CON0_SET_SHIFT                 0
#define PMIC_BM_TOP_INT_MASK_CON0_CLR_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON0_CLR
#define PMIC_BM_TOP_INT_MASK_CON0_CLR_MASK                  0xFFFF
#define PMIC_BM_TOP_INT_MASK_CON0_CLR_SHIFT                 0
#define PMIC_RG_INT_MASK_BATON_LV_ADDR                      \
	MT6359_BM_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_BATON_LV_MASK                      0x1
#define PMIC_RG_INT_MASK_BATON_LV_SHIFT                     0
#define PMIC_RG_INT_MASK_BATON_BAT_IN_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_BATON_BAT_IN_MASK                  0x1
#define PMIC_RG_INT_MASK_BATON_BAT_IN_SHIFT                 2
#define PMIC_RG_INT_MASK_BATON_BAT_OUT_ADDR                 \
	MT6359_BM_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_BATON_BAT_OUT_MASK                 0x1
#define PMIC_RG_INT_MASK_BATON_BAT_OUT_SHIFT                3
#define PMIC_RG_INT_MASK_BIF_ADDR                           \
	MT6359_BM_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_BIF_MASK                           0x1
#define PMIC_RG_INT_MASK_BIF_SHIFT                          4
#define PMIC_BM_TOP_INT_MASK_CON1_SET_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON1_SET
#define PMIC_BM_TOP_INT_MASK_CON1_SET_MASK                  0xFFFF
#define PMIC_BM_TOP_INT_MASK_CON1_SET_SHIFT                 0
#define PMIC_BM_TOP_INT_MASK_CON1_CLR_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON1_CLR
#define PMIC_BM_TOP_INT_MASK_CON1_CLR_MASK                  0xFFFF
#define PMIC_BM_TOP_INT_MASK_CON1_CLR_SHIFT                 0
#define PMIC_RG_INT_STATUS_FG_BAT_H_ADDR                    \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_BAT_H_MASK                    0x1
#define PMIC_RG_INT_STATUS_FG_BAT_H_SHIFT                   0
#define PMIC_RG_INT_STATUS_FG_BAT_L_ADDR                    \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_BAT_L_MASK                    0x1
#define PMIC_RG_INT_STATUS_FG_BAT_L_SHIFT                   1
#define PMIC_RG_INT_STATUS_FG_CUR_H_ADDR                    \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_CUR_H_MASK                    0x1
#define PMIC_RG_INT_STATUS_FG_CUR_H_SHIFT                   2
#define PMIC_RG_INT_STATUS_FG_CUR_L_ADDR                    \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_CUR_L_MASK                    0x1
#define PMIC_RG_INT_STATUS_FG_CUR_L_SHIFT                   3
#define PMIC_RG_INT_STATUS_FG_ZCV_ADDR                      \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_ZCV_MASK                      0x1
#define PMIC_RG_INT_STATUS_FG_ZCV_SHIFT                     4
#define PMIC_RG_INT_STATUS_FG_N_CHARGE_L_ADDR               \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_N_CHARGE_L_MASK               0x1
#define PMIC_RG_INT_STATUS_FG_N_CHARGE_L_SHIFT              7
#define PMIC_RG_INT_STATUS_FG_IAVG_H_ADDR                   \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_IAVG_H_MASK                   0x1
#define PMIC_RG_INT_STATUS_FG_IAVG_H_SHIFT                  8
#define PMIC_RG_INT_STATUS_FG_IAVG_L_ADDR                   \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_IAVG_L_MASK                   0x1
#define PMIC_RG_INT_STATUS_FG_IAVG_L_SHIFT                  9
#define PMIC_RG_INT_STATUS_FG_DISCHARGE_ADDR                \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_DISCHARGE_MASK                0x1
#define PMIC_RG_INT_STATUS_FG_DISCHARGE_SHIFT               11
#define PMIC_RG_INT_STATUS_FG_CHARGE_ADDR                   \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_CHARGE_MASK                   0x1
#define PMIC_RG_INT_STATUS_FG_CHARGE_SHIFT                  12
#define PMIC_RG_BM_INT_STATUS0_RSV_ADDR                     \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_BM_INT_STATUS0_RSV_MASK                     0x1
#define PMIC_RG_BM_INT_STATUS0_RSV_SHIFT                    13
#define PMIC_RG_INT_STATUS_BATON_LV_ADDR                    \
	MT6359_BM_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_BATON_LV_MASK                    0x1
#define PMIC_RG_INT_STATUS_BATON_LV_SHIFT                   0
#define PMIC_RG_INT_STATUS_BATON_BAT_IN_ADDR                \
	MT6359_BM_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_BATON_BAT_IN_MASK                0x1
#define PMIC_RG_INT_STATUS_BATON_BAT_IN_SHIFT               2
#define PMIC_RG_INT_STATUS_BATON_BAT_OUT_ADDR               \
	MT6359_BM_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_BATON_BAT_OUT_MASK               0x1
#define PMIC_RG_INT_STATUS_BATON_BAT_OUT_SHIFT              3
#define PMIC_RG_INT_STATUS_BIF_ADDR                         \
	MT6359_BM_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_BIF_MASK                         0x1
#define PMIC_RG_INT_STATUS_BIF_SHIFT                        4
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_H_ADDR                \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_H_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_H_SHIFT               0
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_L_ADDR                \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_L_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_L_SHIFT               1
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_H_ADDR                \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_H_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_H_SHIFT               2
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_L_ADDR                \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_L_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_L_SHIFT               3
#define PMIC_RG_INT_RAW_STATUS_FG_ZCV_ADDR                  \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_ZCV_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_FG_ZCV_SHIFT                 4
#define PMIC_RG_INT_RAW_STATUS_FG_N_CHARGE_L_ADDR           \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_N_CHARGE_L_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_FG_N_CHARGE_L_SHIFT          7
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_H_ADDR               \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_H_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_H_SHIFT              8
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_L_ADDR               \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_L_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_L_SHIFT              9
#define PMIC_RG_INT_RAW_STATUS_FG_DISCHARGE_ADDR            \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_DISCHARGE_MASK            0x1
#define PMIC_RG_INT_RAW_STATUS_FG_DISCHARGE_SHIFT           11
#define PMIC_RG_INT_RAW_STATUS_FG_CHARGE_ADDR               \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_CHARGE_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_FG_CHARGE_SHIFT              12
#define PMIC_RG_BM_INT_RAW_STATUS_RSV_ADDR                  \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_BM_INT_RAW_STATUS_RSV_MASK                  0x1
#define PMIC_RG_BM_INT_RAW_STATUS_RSV_SHIFT                 13
#define PMIC_RG_INT_RAW_STATUS_BATON_LV_ADDR                \
	MT6359_BM_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_BATON_LV_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_BATON_LV_SHIFT               0
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_IN_ADDR            \
	MT6359_BM_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_IN_MASK            0x1
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_IN_SHIFT           2
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_OUT_ADDR           \
	MT6359_BM_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_OUT_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_OUT_SHIFT          3
#define PMIC_RG_INT_RAW_STATUS_BIF_ADDR                     \
	MT6359_BM_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_BIF_MASK                     0x1
#define PMIC_RG_INT_RAW_STATUS_BIF_SHIFT                    4
#define PMIC_POLARITY_ADDR                                  \
	MT6359_BM_TOP_INT_MISC_CON
#define PMIC_POLARITY_MASK                                  0x1
#define PMIC_POLARITY_SHIFT                                 0
#define PMIC_RG_BM_MON_FLAG_SEL_ADDR                        \
	MT6359_BM_TOP_DBG_CON
#define PMIC_RG_BM_MON_FLAG_SEL_MASK                        0xFF
#define PMIC_RG_BM_MON_FLAG_SEL_SHIFT                       0
#define PMIC_RG_BM_MON_GRP_SEL_ADDR                         \
	MT6359_BM_TOP_DBG_CON
#define PMIC_RG_BM_MON_GRP_SEL_MASK                         0x7
#define PMIC_RG_BM_MON_GRP_SEL_SHIFT                        8
#define PMIC_RG_BM_TOP_RSV0_ADDR                            \
	MT6359_BM_TOP_RSV0
#define PMIC_RG_BM_TOP_RSV0_MASK                            0x3
#define PMIC_RG_BM_TOP_RSV0_SHIFT                           0
#define PMIC_BM_FGADC_KEY_ADDR                              \
	MT6359_BM_WKEY0
#define PMIC_BM_FGADC_KEY_MASK                              0xFFFF
#define PMIC_BM_FGADC_KEY_SHIFT                             0
#define PMIC_BM_BATON_KEY_ADDR                              \
	MT6359_BM_WKEY1
#define PMIC_BM_BATON_KEY_MASK                              0xFFFF
#define PMIC_BM_BATON_KEY_SHIFT                             0
#define PMIC_BM_BIF_KEY_ADDR                                \
	MT6359_BM_WKEY2
#define PMIC_BM_BIF_KEY_MASK                                0xFFFF
#define PMIC_BM_BIF_KEY_SHIFT                               0
#define PMIC_FGADC_ANA_ANA_ID_ADDR                          \
	MT6359_FGADC_ANA_DSN_ID
#define PMIC_FGADC_ANA_ANA_ID_MASK                          0xFF
#define PMIC_FGADC_ANA_ANA_ID_SHIFT                         0
#define PMIC_FGADC_ANA_DIG_ID_ADDR                          \
	MT6359_FGADC_ANA_DSN_ID
#define PMIC_FGADC_ANA_DIG_ID_MASK                          0xFF
#define PMIC_FGADC_ANA_DIG_ID_SHIFT                         8
#define PMIC_FGADC_ANA_ANA_MINOR_REV_ADDR                   \
	MT6359_FGADC_ANA_DSN_REV0
#define PMIC_FGADC_ANA_ANA_MINOR_REV_MASK                   0xF
#define PMIC_FGADC_ANA_ANA_MINOR_REV_SHIFT                  0
#define PMIC_FGADC_ANA_ANA_MAJOR_REV_ADDR                   \
	MT6359_FGADC_ANA_DSN_REV0
#define PMIC_FGADC_ANA_ANA_MAJOR_REV_MASK                   0xF
#define PMIC_FGADC_ANA_ANA_MAJOR_REV_SHIFT                  4
#define PMIC_FGADC_ANA_DIG_MINOR_REV_ADDR                   \
	MT6359_FGADC_ANA_DSN_REV0
#define PMIC_FGADC_ANA_DIG_MINOR_REV_MASK                   0xF
#define PMIC_FGADC_ANA_DIG_MINOR_REV_SHIFT                  8
#define PMIC_FGADC_ANA_DIG_MAJOR_REV_ADDR                   \
	MT6359_FGADC_ANA_DSN_REV0
#define PMIC_FGADC_ANA_DIG_MAJOR_REV_MASK                   0xF
#define PMIC_FGADC_ANA_DIG_MAJOR_REV_SHIFT                  12
#define PMIC_FGADC_ANA_DSN_CBS_ADDR                         \
	MT6359_FGADC_ANA_DSN_DBI
#define PMIC_FGADC_ANA_DSN_CBS_MASK                         0x3
#define PMIC_FGADC_ANA_DSN_CBS_SHIFT                        0
#define PMIC_FGADC_ANA_DSN_BIX_ADDR                         \
	MT6359_FGADC_ANA_DSN_DBI
#define PMIC_FGADC_ANA_DSN_BIX_MASK                         0x3
#define PMIC_FGADC_ANA_DSN_BIX_SHIFT                        2
#define PMIC_FGADC_ANA_DSN_ESP_ADDR                         \
	MT6359_FGADC_ANA_DSN_DBI
#define PMIC_FGADC_ANA_DSN_ESP_MASK                         0xFF
#define PMIC_FGADC_ANA_DSN_ESP_SHIFT                        8
#define PMIC_FGADC_ANA_DSN_FPI_ADDR                         \
	MT6359_FGADC_ANA_DSN_DXI
#define PMIC_FGADC_ANA_DSN_FPI_MASK                         0xFF
#define PMIC_FGADC_ANA_DSN_FPI_SHIFT                        0
#define PMIC_RG_FGANALOGTEST_ADDR                           \
	MT6359_FGADC_ANA_CON0
#define PMIC_RG_FGANALOGTEST_MASK                           0x7
#define PMIC_RG_FGANALOGTEST_SHIFT                          0
#define PMIC_RG_FGINTMODE_ADDR                              \
	MT6359_FGADC_ANA_CON0
#define PMIC_RG_FGINTMODE_MASK                              0x1
#define PMIC_RG_FGINTMODE_SHIFT                             3
#define PMIC_RG_SPARE_ADDR                                  \
	MT6359_FGADC_ANA_CON0
#define PMIC_RG_SPARE_MASK                                  0xFF
#define PMIC_RG_SPARE_SHIFT                                 4
#define PMIC_RG_CHOP_EN_ADDR                                \
	MT6359_FGADC_ANA_CON0
#define PMIC_RG_CHOP_EN_MASK                                0x1
#define PMIC_RG_CHOP_EN_SHIFT                               12
#define PMIC_FG_RNG_BIT_MODE_ADDR                           \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_RNG_BIT_MODE_MASK                           0x1
#define PMIC_FG_RNG_BIT_MODE_SHIFT                          0
#define PMIC_FG_RNG_BIT_SW_ADDR                             \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_RNG_BIT_SW_MASK                             0x1
#define PMIC_FG_RNG_BIT_SW_SHIFT                            1
#define PMIC_FG_RNG_EN_MODE_ADDR                            \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_RNG_EN_MODE_MASK                            0x1
#define PMIC_FG_RNG_EN_MODE_SHIFT                           2
#define PMIC_FG_RNG_EN_SW_ADDR                              \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_RNG_EN_SW_MASK                              0x1
#define PMIC_FG_RNG_EN_SW_SHIFT                             3
#define PMIC_DA_FG_RNG_EN_ADDR                              \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_FG_RNG_EN_MASK                              0x1
#define PMIC_DA_FG_RNG_EN_SHIFT                             4
#define PMIC_DA_FG_RNG_BIT_ADDR                             \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_FG_RNG_BIT_MASK                             0x1
#define PMIC_DA_FG_RNG_BIT_SHIFT                            5
#define PMIC_DA_FGCAL_EN_ADDR                               \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_FGCAL_EN_MASK                               0x1
#define PMIC_DA_FGCAL_EN_SHIFT                              6
#define PMIC_DA_FGADC_EN_ADDR                               \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_FGADC_EN_MASK                               0x1
#define PMIC_DA_FGADC_EN_SHIFT                              7
#define PMIC_FG_DWA_T0_ADDR                                 \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_DWA_T0_MASK                                 0x3
#define PMIC_FG_DWA_T0_SHIFT                                8
#define PMIC_FG_DWA_T1_ADDR                                 \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_DWA_T1_MASK                                 0x3
#define PMIC_FG_DWA_T1_SHIFT                                10
#define PMIC_FG_DWA_RST_MODE_ADDR                           \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_DWA_RST_MODE_MASK                           0x1
#define PMIC_FG_DWA_RST_MODE_SHIFT                          12
#define PMIC_FG_DWA_RST_SW_ADDR                             \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_DWA_RST_SW_MASK                             0x1
#define PMIC_FG_DWA_RST_SW_SHIFT                            13
#define PMIC_DA_DWA_RST_ADDR                                \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_DWA_RST_MASK                                0x1
#define PMIC_DA_DWA_RST_SHIFT                               14
#define PMIC_DA_FG_RST_ADDR                                 \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_FG_RST_MASK                                 0x1
#define PMIC_DA_FG_RST_SHIFT                                15
#define PMIC_FGADC_ANA_ELR_LEN_ADDR                         \
	MT6359_FGADC_ANA_ELR_NUM
#define PMIC_FGADC_ANA_ELR_LEN_MASK                         0xFF
#define PMIC_FGADC_ANA_ELR_LEN_SHIFT                        0
#define PMIC_RG_FGADC_GAINERR_CAL_ADDR                      \
	MT6359_FGADC_ANA_ELR0
#define PMIC_RG_FGADC_GAINERR_CAL_MASK                      0x1FFF
#define PMIC_RG_FGADC_GAINERR_CAL_SHIFT                     0
#define PMIC_RG_FG_OFFSET_SWAP_ADDR                         \
	MT6359_FGADC_ANA_ELR0
#define PMIC_RG_FG_OFFSET_SWAP_MASK                         0x7
#define PMIC_RG_FG_OFFSET_SWAP_SHIFT                        13
#define PMIC_FGADC0_ANA_ID_ADDR                             \
	MT6359_FGADC0_DSN_ID
#define PMIC_FGADC0_ANA_ID_MASK                             0xFF
#define PMIC_FGADC0_ANA_ID_SHIFT                            0
#define PMIC_FGADC0_DIG_ID_ADDR                             \
	MT6359_FGADC0_DSN_ID
#define PMIC_FGADC0_DIG_ID_MASK                             0xFF
#define PMIC_FGADC0_DIG_ID_SHIFT                            8
#define PMIC_FGADC0_ANA_MINOR_REV_ADDR                      \
	MT6359_FGADC0_DSN_REV0
#define PMIC_FGADC0_ANA_MINOR_REV_MASK                      0xF
#define PMIC_FGADC0_ANA_MINOR_REV_SHIFT                     0
#define PMIC_FGADC0_ANA_MAJOR_REV_ADDR                      \
	MT6359_FGADC0_DSN_REV0
#define PMIC_FGADC0_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_FGADC0_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_FGADC0_DIG_MINOR_REV_ADDR                      \
	MT6359_FGADC0_DSN_REV0
#define PMIC_FGADC0_DIG_MINOR_REV_MASK                      0xF
#define PMIC_FGADC0_DIG_MINOR_REV_SHIFT                     8
#define PMIC_FGADC0_DIG_MAJOR_REV_ADDR                      \
	MT6359_FGADC0_DSN_REV0
#define PMIC_FGADC0_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_FGADC0_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_FGADC0_DSN_CBS_ADDR                            \
	MT6359_FGADC0_DSN_DBI
#define PMIC_FGADC0_DSN_CBS_MASK                            0x3
#define PMIC_FGADC0_DSN_CBS_SHIFT                           0
#define PMIC_FGADC0_DSN_BIX_ADDR                            \
	MT6359_FGADC0_DSN_DBI
#define PMIC_FGADC0_DSN_BIX_MASK                            0x3
#define PMIC_FGADC0_DSN_BIX_SHIFT                           2
#define PMIC_FGADC0_DSN_ESP_ADDR                            \
	MT6359_FGADC0_DSN_DBI
#define PMIC_FGADC0_DSN_ESP_MASK                            0xFF
#define PMIC_FGADC0_DSN_ESP_SHIFT                           8
#define PMIC_FGADC0_DSN_FPI_ADDR                            \
	MT6359_FGADC0_DSN_DXI
#define PMIC_FGADC0_DSN_FPI_MASK                            0xFF
#define PMIC_FGADC0_DSN_FPI_SHIFT                           0
#define PMIC_FG_ON_ADDR                                     \
	MT6359_FGADC_CON0
#define PMIC_FG_ON_MASK                                     0x1
#define PMIC_FG_ON_SHIFT                                    0
#define PMIC_FG_CAL_ADDR                                    \
	MT6359_FGADC_CON0
#define PMIC_FG_CAL_MASK                                    0x3
#define PMIC_FG_CAL_SHIFT                                   2
#define PMIC_FG_AUTOCALRATE_ADDR                            \
	MT6359_FGADC_CON0
#define PMIC_FG_AUTOCALRATE_MASK                            0x7
#define PMIC_FG_AUTOCALRATE_SHIFT                           4
#define PMIC_FG_SON_SLP_EN_ADDR                             \
	MT6359_FGADC_CON0
#define PMIC_FG_SON_SLP_EN_MASK                             0x1
#define PMIC_FG_SON_SLP_EN_SHIFT                            8
#define PMIC_FG_SOFF_SLP_EN_ADDR                            \
	MT6359_FGADC_CON0
#define PMIC_FG_SOFF_SLP_EN_MASK                            0x1
#define PMIC_FG_SOFF_SLP_EN_SHIFT                           9
#define PMIC_FG_ZCV_DET_EN_ADDR                             \
	MT6359_FGADC_CON0
#define PMIC_FG_ZCV_DET_EN_MASK                             0x1
#define PMIC_FG_ZCV_DET_EN_SHIFT                            10
#define PMIC_FG_AUXADC_R_ADDR                               \
	MT6359_FGADC_CON0
#define PMIC_FG_AUXADC_R_MASK                               0x1
#define PMIC_FG_AUXADC_R_SHIFT                              11
#define PMIC_FG_IAVG_MODE_ADDR                              \
	MT6359_FGADC_CON0
#define PMIC_FG_IAVG_MODE_MASK                              0xF
#define PMIC_FG_IAVG_MODE_SHIFT                             12
#define PMIC_FG_SW_READ_PRE_ADDR                            \
	MT6359_FGADC_CON1
#define PMIC_FG_SW_READ_PRE_MASK                            0x1
#define PMIC_FG_SW_READ_PRE_SHIFT                           0
#define PMIC_FG_SW_RSTCLR_ADDR                              \
	MT6359_FGADC_CON1
#define PMIC_FG_SW_RSTCLR_MASK                              0x1
#define PMIC_FG_SW_RSTCLR_SHIFT                             1
#define PMIC_FG_SW_CR_ADDR                                  \
	MT6359_FGADC_CON1
#define PMIC_FG_SW_CR_MASK                                  0x1
#define PMIC_FG_SW_CR_SHIFT                                 2
#define PMIC_FG_SW_CLEAR_ADDR                               \
	MT6359_FGADC_CON1
#define PMIC_FG_SW_CLEAR_MASK                               0x1
#define PMIC_FG_SW_CLEAR_SHIFT                              3
#define PMIC_FG_SON_FP_EN_ADDR                              \
	MT6359_FGADC_CON1
#define PMIC_FG_SON_FP_EN_MASK                              0x1
#define PMIC_FG_SON_FP_EN_SHIFT                             4
#define PMIC_FG_SON_SLP_HS_ADDR                             \
	MT6359_FGADC_CON1
#define PMIC_FG_SON_SLP_HS_MASK                             0x1
#define PMIC_FG_SON_SLP_HS_SHIFT                            5
#define PMIC_FG_OFFSET_RST_ADDR                             \
	MT6359_FGADC_CON1
#define PMIC_FG_OFFSET_RST_MASK                             0x1
#define PMIC_FG_OFFSET_RST_SHIFT                            8
#define PMIC_FG_TIME_RST_ADDR                               \
	MT6359_FGADC_CON1
#define PMIC_FG_TIME_RST_MASK                               0x1
#define PMIC_FG_TIME_RST_SHIFT                              9
#define PMIC_FG_CHARGE_RST_ADDR                             \
	MT6359_FGADC_CON1
#define PMIC_FG_CHARGE_RST_MASK                             0x1
#define PMIC_FG_CHARGE_RST_SHIFT                            10
#define PMIC_FG_N_CHARGE_RST_ADDR                           \
	MT6359_FGADC_CON1
#define PMIC_FG_N_CHARGE_RST_MASK                           0x1
#define PMIC_FG_N_CHARGE_RST_SHIFT                          11
#define PMIC_FG_SOFF_RST_ADDR                               \
	MT6359_FGADC_CON1
#define PMIC_FG_SOFF_RST_MASK                               0x1
#define PMIC_FG_SOFF_RST_SHIFT                              12
#define PMIC_FG_VA_ERR_RST_ADDR                             \
	MT6359_FGADC_CON1
#define PMIC_FG_VA_ERR_RST_MASK                             0x1
#define PMIC_FG_VA_ERR_RST_SHIFT                            13
#define PMIC_FG_LATCHDATA_ST_ADDR                           \
	MT6359_FGADC_CON1
#define PMIC_FG_LATCHDATA_ST_MASK                           0x1
#define PMIC_FG_LATCHDATA_ST_SHIFT                          15
#define PMIC_EVENT_FG_BAT_H_ADDR                            \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_BAT_H_MASK                            0x1
#define PMIC_EVENT_FG_BAT_H_SHIFT                           0
#define PMIC_EVENT_FG_BAT_L_ADDR                            \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_BAT_L_MASK                            0x1
#define PMIC_EVENT_FG_BAT_L_SHIFT                           1
#define PMIC_EVENT_FG_CUR_H_ADDR                            \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_CUR_H_MASK                            0x1
#define PMIC_EVENT_FG_CUR_H_SHIFT                           2
#define PMIC_EVENT_FG_CUR_L_ADDR                            \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_CUR_L_MASK                            0x1
#define PMIC_EVENT_FG_CUR_L_SHIFT                           3
#define PMIC_EVENT_FG_ZCV_ADDR                              \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_ZCV_MASK                              0x1
#define PMIC_EVENT_FG_ZCV_SHIFT                             4
#define PMIC_EVENT_FG_N_CHARGE_L_ADDR                       \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_N_CHARGE_L_MASK                       0x1
#define PMIC_EVENT_FG_N_CHARGE_L_SHIFT                      9
#define PMIC_EVENT_FG_IAVG_H_ADDR                           \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_IAVG_H_MASK                           0x1
#define PMIC_EVENT_FG_IAVG_H_SHIFT                          10
#define PMIC_EVENT_FG_IAVG_L_ADDR                           \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_IAVG_L_MASK                           0x1
#define PMIC_EVENT_FG_IAVG_L_SHIFT                          11
#define PMIC_EVENT_FG_DISCHARGE_ADDR                        \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_DISCHARGE_MASK                        0x1
#define PMIC_EVENT_FG_DISCHARGE_SHIFT                       14
#define PMIC_EVENT_FG_CHARGE_ADDR                           \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_CHARGE_MASK                           0x1
#define PMIC_EVENT_FG_CHARGE_SHIFT                          15
#define PMIC_FG_OSR1_ADDR                                   \
	MT6359_FGADC_CON3
#define PMIC_FG_OSR1_MASK                                   0xF
#define PMIC_FG_OSR1_SHIFT                                  0
#define PMIC_FG_OSR2_ADDR                                   \
	MT6359_FGADC_CON3
#define PMIC_FG_OSR2_MASK                                   0x7
#define PMIC_FG_OSR2_SHIFT                                  8
#define PMIC_FG_FP_RECAL_EN_ADDR                            \
	MT6359_FGADC_CON4
#define PMIC_FG_FP_RECAL_EN_MASK                            0x1
#define PMIC_FG_FP_RECAL_EN_SHIFT                           0
#define PMIC_FG_CUR_OV_MULT_ADDR                            \
	MT6359_FGADC_CON4
#define PMIC_FG_CUR_OV_MULT_MASK                            0x1
#define PMIC_FG_CUR_OV_MULT_SHIFT                           1
#define PMIC_FG_ADJ_OFFSET_EN_ADDR                          \
	MT6359_FGADC_CON4
#define PMIC_FG_ADJ_OFFSET_EN_MASK                          0x1
#define PMIC_FG_ADJ_OFFSET_EN_SHIFT                         2
#define PMIC_FG_ADC_AUTORST_ADDR                            \
	MT6359_FGADC_CON4
#define PMIC_FG_ADC_AUTORST_MASK                            0x1
#define PMIC_FG_ADC_AUTORST_SHIFT                           3
#define PMIC_FG_ADC_RSTDETECT_ADDR                          \
	MT6359_FGADC_CON4
#define PMIC_FG_ADC_RSTDETECT_MASK                          0x1
#define PMIC_FG_ADC_RSTDETECT_SHIFT                         4
#define PMIC_FG_VA_ERR_ADDR                                 \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_ERR_MASK                                 0x1
#define PMIC_FG_VA_ERR_SHIFT                                5
#define PMIC_FG_VA_AON_ADDR                                 \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_AON_MASK                                 0x1
#define PMIC_FG_VA_AON_SHIFT                                6
#define PMIC_FG_VA_AOFF_ADDR                                \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_AOFF_MASK                                0x1
#define PMIC_FG_VA_AOFF_SHIFT                               7
#define PMIC_FG_SON_SW_ADDR                                 \
	MT6359_FGADC_CON4
#define PMIC_FG_SON_SW_MASK                                 0x1
#define PMIC_FG_SON_SW_SHIFT                                8
#define PMIC_FG_SON_SW_MODE_ADDR                            \
	MT6359_FGADC_CON4
#define PMIC_FG_SON_SW_MODE_MASK                            0x1
#define PMIC_FG_SON_SW_MODE_SHIFT                           9
#define PMIC_PWR_FG_VA_ACK_ADDR                             \
	MT6359_FGADC_CON4
#define PMIC_PWR_FG_VA_ACK_MASK                             0x1
#define PMIC_PWR_FG_VA_ACK_SHIFT                            10
#define PMIC_PWR_FG_VA_REQ_ADDR                             \
	MT6359_FGADC_CON4
#define PMIC_PWR_FG_VA_REQ_MASK                             0x1
#define PMIC_PWR_FG_VA_REQ_SHIFT                            11
#define PMIC_FG_VA_ACK_SW_ADDR                              \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_ACK_SW_MASK                              0x1
#define PMIC_FG_VA_ACK_SW_SHIFT                             12
#define PMIC_FG_VA_ACK_SW_MODE_ADDR                         \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_ACK_SW_MODE_MASK                         0x1
#define PMIC_FG_VA_ACK_SW_MODE_SHIFT                        13
#define PMIC_FG_VA_REQ_SW_ADDR                              \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_REQ_SW_MASK                              0x1
#define PMIC_FG_VA_REQ_SW_SHIFT                             14
#define PMIC_FG_VA_REQ_SW_MODE_ADDR                         \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_REQ_SW_MODE_MASK                         0x1
#define PMIC_FG_VA_REQ_SW_MODE_SHIFT                        15
#define PMIC_FGADC_CON5_RSV_ADDR                            \
	MT6359_FGADC_CON5
#define PMIC_FGADC_CON5_RSV_MASK                            0xF
#define PMIC_FGADC_CON5_RSV_SHIFT                           0
#define PMIC_FG_RSTB_STATUS_ADDR                            \
	MT6359_FGADC_RST_CON0
#define PMIC_FG_RSTB_STATUS_MASK                            0x1
#define PMIC_FG_RSTB_STATUS_SHIFT                           0
#define PMIC_FG_CAR_15_00_ADDR                              \
	MT6359_FGADC_CAR_CON0
#define PMIC_FG_CAR_15_00_MASK                              0xFFFF
#define PMIC_FG_CAR_15_00_SHIFT                             0
#define PMIC_FG_CAR_31_16_ADDR                              \
	MT6359_FGADC_CAR_CON1
#define PMIC_FG_CAR_31_16_MASK                              0xFFFF
#define PMIC_FG_CAR_31_16_SHIFT                             0
#define PMIC_FG_BAT_LTH_15_00_ADDR                          \
	MT6359_FGADC_CARTH_CON0
#define PMIC_FG_BAT_LTH_15_00_MASK                          0xFFFF
#define PMIC_FG_BAT_LTH_15_00_SHIFT                         0
#define PMIC_FG_BAT_LTH_31_16_ADDR                          \
	MT6359_FGADC_CARTH_CON1
#define PMIC_FG_BAT_LTH_31_16_MASK                          0xFFFF
#define PMIC_FG_BAT_LTH_31_16_SHIFT                         0
#define PMIC_FG_BAT_HTH_15_00_ADDR                          \
	MT6359_FGADC_CARTH_CON2
#define PMIC_FG_BAT_HTH_15_00_MASK                          0xFFFF
#define PMIC_FG_BAT_HTH_15_00_SHIFT                         0
#define PMIC_FG_BAT_HTH_31_16_ADDR                          \
	MT6359_FGADC_CARTH_CON3
#define PMIC_FG_BAT_HTH_31_16_MASK                          0xFFFF
#define PMIC_FG_BAT_HTH_31_16_SHIFT                         0
#define PMIC_FG_NCAR_15_00_ADDR                             \
	MT6359_FGADC_NCAR_CON0
#define PMIC_FG_NCAR_15_00_MASK                             0xFFFF
#define PMIC_FG_NCAR_15_00_SHIFT                            0
#define PMIC_FG_NCAR_31_16_ADDR                             \
	MT6359_FGADC_NCAR_CON1
#define PMIC_FG_NCAR_31_16_MASK                             0xFFFF
#define PMIC_FG_NCAR_31_16_SHIFT                            0
#define PMIC_FG_N_CHARGE_LTH_15_00_ADDR                     \
	MT6359_FGADC_NCAR_CON2
#define PMIC_FG_N_CHARGE_LTH_15_00_MASK                     0xFFFF
#define PMIC_FG_N_CHARGE_LTH_15_00_SHIFT                    0
#define PMIC_FG_N_CHARGE_LTH_31_16_ADDR                     \
	MT6359_FGADC_NCAR_CON3
#define PMIC_FG_N_CHARGE_LTH_31_16_MASK                     0xFFFF
#define PMIC_FG_N_CHARGE_LTH_31_16_SHIFT                    0
#define PMIC_FG_IAVG_15_00_ADDR                             \
	MT6359_FGADC_IAVG_CON0
#define PMIC_FG_IAVG_15_00_MASK                             0xFFFF
#define PMIC_FG_IAVG_15_00_SHIFT                            0
#define PMIC_FG_IAVG_27_16_ADDR                             \
	MT6359_FGADC_IAVG_CON1
#define PMIC_FG_IAVG_27_16_MASK                             0xFFF
#define PMIC_FG_IAVG_27_16_SHIFT                            0
#define PMIC_FG_IAVG_VLD_ADDR                               \
	MT6359_FGADC_IAVG_CON1
#define PMIC_FG_IAVG_VLD_MASK                               0x1
#define PMIC_FG_IAVG_VLD_SHIFT                              15
#define PMIC_FG_IAVG_LTH_15_00_ADDR                         \
	MT6359_FGADC_IAVG_CON2
#define PMIC_FG_IAVG_LTH_15_00_MASK                         0xFFFF
#define PMIC_FG_IAVG_LTH_15_00_SHIFT                        0
#define PMIC_FG_IAVG_LTH_28_16_ADDR                         \
	MT6359_FGADC_IAVG_CON3
#define PMIC_FG_IAVG_LTH_28_16_MASK                         0x1FFF
#define PMIC_FG_IAVG_LTH_28_16_SHIFT                        0
#define PMIC_FG_IAVG_HTH_15_00_ADDR                         \
	MT6359_FGADC_IAVG_CON4
#define PMIC_FG_IAVG_HTH_15_00_MASK                         0xFFFF
#define PMIC_FG_IAVG_HTH_15_00_SHIFT                        0
#define PMIC_FG_IAVG_HTH_28_16_ADDR                         \
	MT6359_FGADC_IAVG_CON5
#define PMIC_FG_IAVG_HTH_28_16_MASK                         0x1FFF
#define PMIC_FG_IAVG_HTH_28_16_SHIFT                        0
#define PMIC_FG_NTER_15_00_ADDR                             \
	MT6359_FGADC_NTER_CON0
#define PMIC_FG_NTER_15_00_MASK                             0xFFFF
#define PMIC_FG_NTER_15_00_SHIFT                            0
#define PMIC_FG_NTER_29_16_ADDR                             \
	MT6359_FGADC_NTER_CON1
#define PMIC_FG_NTER_29_16_MASK                             0x3FFF
#define PMIC_FG_NTER_29_16_SHIFT                            0
#define PMIC_FG_SON_SLP_CUR_TH_ADDR                         \
	MT6359_FGADC_SON_CON0
#define PMIC_FG_SON_SLP_CUR_TH_MASK                         0xFFFF
#define PMIC_FG_SON_SLP_CUR_TH_SHIFT                        0
#define PMIC_FG_SON_SLP_TIME_ADDR                           \
	MT6359_FGADC_SON_CON1
#define PMIC_FG_SON_SLP_TIME_MASK                           0x3FF
#define PMIC_FG_SON_SLP_TIME_SHIFT                          0
#define PMIC_FG_SON_DET_TIME_ADDR                           \
	MT6359_FGADC_SON_CON2
#define PMIC_FG_SON_DET_TIME_MASK                           0x3FF
#define PMIC_FG_SON_DET_TIME_SHIFT                          0
#define PMIC_FG_SOFF_SLP_CUR_TH_ADDR                        \
	MT6359_FGADC_SOFF_CON0
#define PMIC_FG_SOFF_SLP_CUR_TH_MASK                        0xFFFF
#define PMIC_FG_SOFF_SLP_CUR_TH_SHIFT                       0
#define PMIC_FG_SOFF_SLP_TIME_ADDR                          \
	MT6359_FGADC_SOFF_CON1
#define PMIC_FG_SOFF_SLP_TIME_MASK                          0x3FF
#define PMIC_FG_SOFF_SLP_TIME_SHIFT                         0
#define PMIC_FG_SOFF_DET_TIME_ADDR                          \
	MT6359_FGADC_SOFF_CON2
#define PMIC_FG_SOFF_DET_TIME_MASK                          0x3FF
#define PMIC_FG_SOFF_DET_TIME_SHIFT                         0
#define PMIC_FG_SOFF_TIME_15_00_ADDR                        \
	MT6359_FGADC_SOFF_CON3
#define PMIC_FG_SOFF_TIME_15_00_MASK                        0xFFFF
#define PMIC_FG_SOFF_TIME_15_00_SHIFT                       0
#define PMIC_FG_SOFF_TIME_29_16_ADDR                        \
	MT6359_FGADC_SOFF_CON4
#define PMIC_FG_SOFF_TIME_29_16_MASK                        0x3FFF
#define PMIC_FG_SOFF_TIME_29_16_SHIFT                       0
#define PMIC_FG_SOFF_ADDR                                   \
	MT6359_FGADC_SOFF_CON4
#define PMIC_FG_SOFF_MASK                                   0x1
#define PMIC_FG_SOFF_SHIFT                                  15
#define PMIC_FG_ZCV_DET_IV_ADDR                             \
	MT6359_FGADC_ZCV_CON0
#define PMIC_FG_ZCV_DET_IV_MASK                             0xF
#define PMIC_FG_ZCV_DET_IV_SHIFT                            0
#define PMIC_FGADC_ZCV_CON0_RSV_ADDR                        \
	MT6359_FGADC_ZCV_CON0
#define PMIC_FGADC_ZCV_CON0_RSV_MASK                        0x1
#define PMIC_FGADC_ZCV_CON0_RSV_SHIFT                       15
#define PMIC_FG_ZCV_CURR_ADDR                               \
	MT6359_FGADC_ZCV_CON1
#define PMIC_FG_ZCV_CURR_MASK                               0xFFFF
#define PMIC_FG_ZCV_CURR_SHIFT                              0
#define PMIC_FG_ZCV_CAR_15_00_ADDR                          \
	MT6359_FGADC_ZCV_CON2
#define PMIC_FG_ZCV_CAR_15_00_MASK                          0xFFFF
#define PMIC_FG_ZCV_CAR_15_00_SHIFT                         0
#define PMIC_FG_ZCV_CAR_31_16_ADDR                          \
	MT6359_FGADC_ZCV_CON3
#define PMIC_FG_ZCV_CAR_31_16_MASK                          0xFFFF
#define PMIC_FG_ZCV_CAR_31_16_SHIFT                         0
#define PMIC_FG_ZCV_CAR_TH_15_00_ADDR                       \
	MT6359_FGADC_ZCVTH_CON0
#define PMIC_FG_ZCV_CAR_TH_15_00_MASK                       0xFFFF
#define PMIC_FG_ZCV_CAR_TH_15_00_SHIFT                      0
#define PMIC_FG_ZCV_CAR_TH_30_16_ADDR                       \
	MT6359_FGADC_ZCVTH_CON1
#define PMIC_FG_ZCV_CAR_TH_30_16_MASK                       0x7FFF
#define PMIC_FG_ZCV_CAR_TH_30_16_SHIFT                      0
#define PMIC_FGADC1_ANA_ID_ADDR                             \
	MT6359_FGADC1_DSN_ID
#define PMIC_FGADC1_ANA_ID_MASK                             0xFF
#define PMIC_FGADC1_ANA_ID_SHIFT                            0
#define PMIC_FGADC1_DIG_ID_ADDR                             \
	MT6359_FGADC1_DSN_ID
#define PMIC_FGADC1_DIG_ID_MASK                             0xFF
#define PMIC_FGADC1_DIG_ID_SHIFT                            8
#define PMIC_FGADC1_ANA_MINOR_REV_ADDR                      \
	MT6359_FGADC1_DSN_REV0
#define PMIC_FGADC1_ANA_MINOR_REV_MASK                      0xF
#define PMIC_FGADC1_ANA_MINOR_REV_SHIFT                     0
#define PMIC_FGADC1_ANA_MAJOR_REV_ADDR                      \
	MT6359_FGADC1_DSN_REV0
#define PMIC_FGADC1_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_FGADC1_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_FGADC1_DIG_MINOR_REV_ADDR                      \
	MT6359_FGADC1_DSN_REV0
#define PMIC_FGADC1_DIG_MINOR_REV_MASK                      0xF
#define PMIC_FGADC1_DIG_MINOR_REV_SHIFT                     8
#define PMIC_FGADC1_DIG_MAJOR_REV_ADDR                      \
	MT6359_FGADC1_DSN_REV0
#define PMIC_FGADC1_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_FGADC1_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_FGADC1_DSN_CBS_ADDR                            \
	MT6359_FGADC1_DSN_DBI
#define PMIC_FGADC1_DSN_CBS_MASK                            0x3
#define PMIC_FGADC1_DSN_CBS_SHIFT                           0
#define PMIC_FGADC1_DSN_BIX_ADDR                            \
	MT6359_FGADC1_DSN_DBI
#define PMIC_FGADC1_DSN_BIX_MASK                            0x3
#define PMIC_FGADC1_DSN_BIX_SHIFT                           2
#define PMIC_FGADC1_DSN_ESP_ADDR                            \
	MT6359_FGADC1_DSN_DBI
#define PMIC_FGADC1_DSN_ESP_MASK                            0xFF
#define PMIC_FGADC1_DSN_ESP_SHIFT                           8
#define PMIC_FGADC1_DSN_FPI_ADDR                            \
	MT6359_FGADC1_DSN_DXI
#define PMIC_FGADC1_DSN_FPI_MASK                            0xFF
#define PMIC_FGADC1_DSN_FPI_SHIFT                           0
#define PMIC_FG_R_CURR_ADDR                                 \
	MT6359_FGADC_R_CON0
#define PMIC_FG_R_CURR_MASK                                 0xFFFF
#define PMIC_FG_R_CURR_SHIFT                                0
#define PMIC_FG_CURRENT_OUT_ADDR                            \
	MT6359_FGADC_CUR_CON0
#define PMIC_FG_CURRENT_OUT_MASK                            0xFFFF
#define PMIC_FG_CURRENT_OUT_SHIFT                           0
#define PMIC_FG_CUR_LTH_ADDR                                \
	MT6359_FGADC_CUR_CON1
#define PMIC_FG_CUR_LTH_MASK                                0xFFFF
#define PMIC_FG_CUR_LTH_SHIFT                               0
#define PMIC_FG_CUR_HTH_ADDR                                \
	MT6359_FGADC_CUR_CON2
#define PMIC_FG_CUR_HTH_MASK                                0xFFFF
#define PMIC_FG_CUR_HTH_SHIFT                               0
#define PMIC_FG_CIC2_ADDR                                   \
	MT6359_FGADC_CUR_CON3
#define PMIC_FG_CIC2_MASK                                   0xFFFF
#define PMIC_FG_CIC2_SHIFT                                  0
#define PMIC_FG_OFFSET_ADDR                                 \
	MT6359_FGADC_OFFSET_CON0
#define PMIC_FG_OFFSET_MASK                                 0xFFFF
#define PMIC_FG_OFFSET_SHIFT                                0
#define PMIC_FG_ADJUST_OFFSET_VALUE_ADDR                    \
	MT6359_FGADC_OFFSET_CON1
#define PMIC_FG_ADJUST_OFFSET_VALUE_MASK                    0xFFFF
#define PMIC_FG_ADJUST_OFFSET_VALUE_SHIFT                   0
#define PMIC_FG_GAIN_ADDR                                   \
	MT6359_FGADC_GAIN_CON0
#define PMIC_FG_GAIN_MASK                                   0x1FFF
#define PMIC_FG_GAIN_SHIFT                                  0
#define PMIC_FG_MODE_ADDR                                   \
	MT6359_FGADC_TEST_CON0
#define PMIC_FG_MODE_MASK                                   0x1
#define PMIC_FG_MODE_SHIFT                                  0
#define PMIC_FG_RST_SW_ADDR                                 \
	MT6359_FGADC_TEST_CON0
#define PMIC_FG_RST_SW_MASK                                 0x1
#define PMIC_FG_RST_SW_SHIFT                                1
#define PMIC_FG_FGCAL_EN_SW_ADDR                            \
	MT6359_FGADC_TEST_CON0
#define PMIC_FG_FGCAL_EN_SW_MASK                            0x1
#define PMIC_FG_FGCAL_EN_SW_SHIFT                           2
#define PMIC_FG_FGADC_EN_SW_ADDR                            \
	MT6359_FGADC_TEST_CON0
#define PMIC_FG_FGADC_EN_SW_MASK                            0x1
#define PMIC_FG_FGADC_EN_SW_SHIFT                           3
#define PMIC_RG_SYSTEM_INFO_CON0_ADDR                       \
	MT6359_SYSTEM_INFO_CON0
#define PMIC_RG_SYSTEM_INFO_CON0_MASK                       0xFFFF
#define PMIC_RG_SYSTEM_INFO_CON0_SHIFT                      0
#define PMIC_RG_SYSTEM_INFO_CON1_ADDR                       \
	MT6359_SYSTEM_INFO_CON1
#define PMIC_RG_SYSTEM_INFO_CON1_MASK                       0xFFFF
#define PMIC_RG_SYSTEM_INFO_CON1_SHIFT                      0
#define PMIC_RG_SYSTEM_INFO_CON2_ADDR                       \
	MT6359_SYSTEM_INFO_CON2
#define PMIC_RG_SYSTEM_INFO_CON2_MASK                       0xFFFF
#define PMIC_RG_SYSTEM_INFO_CON2_SHIFT                      0
#define PMIC_BATON_ANA_ANA_ID_ADDR                          \
	MT6359_BATON_ANA_DSN_ID
#define PMIC_BATON_ANA_ANA_ID_MASK                          0xFF
#define PMIC_BATON_ANA_ANA_ID_SHIFT                         0
#define PMIC_BATON_ANA_DIG_ID_ADDR                          \
	MT6359_BATON_ANA_DSN_ID
#define PMIC_BATON_ANA_DIG_ID_MASK                          0xFF
#define PMIC_BATON_ANA_DIG_ID_SHIFT                         8
#define PMIC_BATON_ANA_ANA_MINOR_REV_ADDR                   \
	MT6359_BATON_ANA_DSN_REV0
#define PMIC_BATON_ANA_ANA_MINOR_REV_MASK                   0xF
#define PMIC_BATON_ANA_ANA_MINOR_REV_SHIFT                  0
#define PMIC_BATON_ANA_ANA_MAJOR_REV_ADDR                   \
	MT6359_BATON_ANA_DSN_REV0
#define PMIC_BATON_ANA_ANA_MAJOR_REV_MASK                   0xF
#define PMIC_BATON_ANA_ANA_MAJOR_REV_SHIFT                  4
#define PMIC_BATON_ANA_DIG_MINOR_REV_ADDR                   \
	MT6359_BATON_ANA_DSN_REV0
#define PMIC_BATON_ANA_DIG_MINOR_REV_MASK                   0xF
#define PMIC_BATON_ANA_DIG_MINOR_REV_SHIFT                  8
#define PMIC_BATON_ANA_DIG_MAJOR_REV_ADDR                   \
	MT6359_BATON_ANA_DSN_REV0
#define PMIC_BATON_ANA_DIG_MAJOR_REV_MASK                   0xF
#define PMIC_BATON_ANA_DIG_MAJOR_REV_SHIFT                  12
#define PMIC_BATON_ANA_DSN_CBS_ADDR                         \
	MT6359_BATON_ANA_DSN_DBI
#define PMIC_BATON_ANA_DSN_CBS_MASK                         0x3
#define PMIC_BATON_ANA_DSN_CBS_SHIFT                        0
#define PMIC_BATON_ANA_DSN_BIX_ADDR                         \
	MT6359_BATON_ANA_DSN_DBI
#define PMIC_BATON_ANA_DSN_BIX_MASK                         0x3
#define PMIC_BATON_ANA_DSN_BIX_SHIFT                        2
#define PMIC_BATON_ANA_DSN_ESP_ADDR                         \
	MT6359_BATON_ANA_DSN_DBI
#define PMIC_BATON_ANA_DSN_ESP_MASK                         0xFF
#define PMIC_BATON_ANA_DSN_ESP_SHIFT                        8
#define PMIC_BATON_ANA_DSN_FPI_ADDR                         \
	MT6359_BATON_ANA_DSN_DXI
#define PMIC_BATON_ANA_DSN_FPI_MASK                         0xFF
#define PMIC_BATON_ANA_DSN_FPI_SHIFT                        0
#define PMIC_RG_BATON_EN_ADDR                               \
	MT6359_BATON_ANA_CON0
#define PMIC_RG_BATON_EN_MASK                               0x1
#define PMIC_RG_BATON_EN_SHIFT                              0
#define PMIC_RG_BIF_BATID_SW_EN_ADDR                        \
	MT6359_BATON_ANA_CON0
#define PMIC_RG_BIF_BATID_SW_EN_MASK                        0x1
#define PMIC_RG_BIF_BATID_SW_EN_SHIFT                       1
#define PMIC_RG_QI_BATON_LT_EN_ADDR                         \
	MT6359_BATON_ANA_CON0
#define PMIC_RG_QI_BATON_LT_EN_MASK                         0x1
#define PMIC_RG_QI_BATON_LT_EN_SHIFT                        2
#define PMIC_RG_BATON_HT_EN_ADDR                            \
	MT6359_BATON_ANA_CON0
#define PMIC_RG_BATON_HT_EN_MASK                            0x1
#define PMIC_RG_BATON_HT_EN_SHIFT                           3
#define PMIC_DA_BATON_HT_EN_ADDR                            \
	MT6359_BATON_ANA_MON0
#define PMIC_DA_BATON_HT_EN_MASK                            0x1
#define PMIC_DA_BATON_HT_EN_SHIFT                           0
#define PMIC_AD_BATON_UNDET_ADDR                            \
	MT6359_BATON_ANA_MON0
#define PMIC_AD_BATON_UNDET_MASK                            0x1
#define PMIC_AD_BATON_UNDET_SHIFT                           1
#define PMIC_AD_BATON_UNDET_RAW_ADDR                        \
	MT6359_BATON_ANA_MON0
#define PMIC_AD_BATON_UNDET_RAW_MASK                        0x1
#define PMIC_AD_BATON_UNDET_RAW_SHIFT                       2
#define PMIC_DA_BIF_TX_EN_ADDR                              \
	MT6359_BIF_ANA_MON0
#define PMIC_DA_BIF_TX_EN_MASK                              0x1
#define PMIC_DA_BIF_TX_EN_SHIFT                             0
#define PMIC_DA_BIF_TX_DATA_ADDR                            \
	MT6359_BIF_ANA_MON0
#define PMIC_DA_BIF_TX_DATA_MASK                            0x1
#define PMIC_DA_BIF_TX_DATA_SHIFT                           1
#define PMIC_DA_BIF_RX_EN_ADDR                              \
	MT6359_BIF_ANA_MON0
#define PMIC_DA_BIF_RX_EN_MASK                              0x1
#define PMIC_DA_BIF_RX_EN_SHIFT                             2
#define PMIC_AD_BIF_RX_DATA_ADDR                            \
	MT6359_BIF_ANA_MON0
#define PMIC_AD_BIF_RX_DATA_MASK                            0x1
#define PMIC_AD_BIF_RX_DATA_SHIFT                           3
#define PMIC_BATON_ANA_ID_ADDR                              \
	MT6359_BATON_DSN_ID
#define PMIC_BATON_ANA_ID_MASK                              0xFF
#define PMIC_BATON_ANA_ID_SHIFT                             0
#define PMIC_BATON_DIG_ID_ADDR                              \
	MT6359_BATON_DSN_ID
#define PMIC_BATON_DIG_ID_MASK                              0xFF
#define PMIC_BATON_DIG_ID_SHIFT                             8
#define PMIC_BATON_ANA_MINOR_REV_ADDR                       \
	MT6359_BATON_DSN_REV0
#define PMIC_BATON_ANA_MINOR_REV_MASK                       0xF
#define PMIC_BATON_ANA_MINOR_REV_SHIFT                      0
#define PMIC_BATON_ANA_MAJOR_REV_ADDR                       \
	MT6359_BATON_DSN_REV0
#define PMIC_BATON_ANA_MAJOR_REV_MASK                       0xF
#define PMIC_BATON_ANA_MAJOR_REV_SHIFT                      4
#define PMIC_BATON_DIG_MINOR_REV_ADDR                       \
	MT6359_BATON_DSN_REV0
#define PMIC_BATON_DIG_MINOR_REV_MASK                       0xF
#define PMIC_BATON_DIG_MINOR_REV_SHIFT                      8
#define PMIC_BATON_DIG_MAJOR_REV_ADDR                       \
	MT6359_BATON_DSN_REV0
#define PMIC_BATON_DIG_MAJOR_REV_MASK                       0xF
#define PMIC_BATON_DIG_MAJOR_REV_SHIFT                      12
#define PMIC_BATON_DSN_CBS_ADDR                             \
	MT6359_BATON_DSN_DBI
#define PMIC_BATON_DSN_CBS_MASK                             0x3
#define PMIC_BATON_DSN_CBS_SHIFT                            0
#define PMIC_BATON_DSN_BIX_ADDR                             \
	MT6359_BATON_DSN_DBI
#define PMIC_BATON_DSN_BIX_MASK                             0x3
#define PMIC_BATON_DSN_BIX_SHIFT                            2
#define PMIC_BATON_DSN_ESP_ADDR                             \
	MT6359_BATON_DSN_DBI
#define PMIC_BATON_DSN_ESP_MASK                             0xFF
#define PMIC_BATON_DSN_ESP_SHIFT                            8
#define PMIC_BATON_DSN_FPI_ADDR                             \
	MT6359_BATON_DSN_DXI
#define PMIC_BATON_DSN_FPI_MASK                             0xFF
#define PMIC_BATON_DSN_FPI_SHIFT                            0
#define PMIC_RG_BATON_DEBOUNCE_WND_ADDR                     \
	MT6359_BATON_CON0
#define PMIC_RG_BATON_DEBOUNCE_WND_MASK                     0x3
#define PMIC_RG_BATON_DEBOUNCE_WND_SHIFT                    0
#define PMIC_RG_BATON_DEBOUNCE_THD_ADDR                     \
	MT6359_BATON_CON0
#define PMIC_RG_BATON_DEBOUNCE_THD_MASK                     0x3
#define PMIC_RG_BATON_DEBOUNCE_THD_SHIFT                    2
#define PMIC_RG_BATON_CHRDET_TESTMODE_ADDR                  \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_CHRDET_TESTMODE_MASK                  0x1
#define PMIC_RG_BATON_CHRDET_TESTMODE_SHIFT                 0
#define PMIC_RG_BATON_UNDET_TESTMODE_ADDR                   \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_UNDET_TESTMODE_MASK                   0x1
#define PMIC_RG_BATON_UNDET_TESTMODE_SHIFT                  1
#define PMIC_RG_BATON_AUXADC_TESTMODE_ADDR                  \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_AUXADC_TESTMODE_MASK                  0x1
#define PMIC_RG_BATON_AUXADC_TESTMODE_SHIFT                 2
#define PMIC_RG_BATON_FGADC_TESTMODE_ADDR                   \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_FGADC_TESTMODE_MASK                   0x1
#define PMIC_RG_BATON_FGADC_TESTMODE_SHIFT                  3
#define PMIC_RG_BATON_RTC_TESTMODE_ADDR                     \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_RTC_TESTMODE_MASK                     0x1
#define PMIC_RG_BATON_RTC_TESTMODE_SHIFT                    4
#define PMIC_RG_BATON_BIF_TESTMODE_ADDR                     \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_BIF_TESTMODE_MASK                     0x1
#define PMIC_RG_BATON_BIF_TESTMODE_SHIFT                    5
#define PMIC_RG_BATON_VBIF28_REQ_TESTMODE_ADDR              \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_VBIF28_REQ_TESTMODE_MASK              0x1
#define PMIC_RG_BATON_VBIF28_REQ_TESTMODE_SHIFT             6
#define PMIC_RG_BATON_VBIF28_ACK_TESTMODE_ADDR              \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_VBIF28_ACK_TESTMODE_MASK              0x1
#define PMIC_RG_BATON_VBIF28_ACK_TESTMODE_SHIFT             7
#define PMIC_RG_BATON_CHRDET_SW_ADDR                        \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_CHRDET_SW_MASK                        0x1
#define PMIC_RG_BATON_CHRDET_SW_SHIFT                       8
#define PMIC_RG_BATON_UNDET_SW_ADDR                         \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_UNDET_SW_MASK                         0x1
#define PMIC_RG_BATON_UNDET_SW_SHIFT                        9
#define PMIC_RG_BATON_AUXADC_SW_ADDR                        \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_AUXADC_SW_MASK                        0x1
#define PMIC_RG_BATON_AUXADC_SW_SHIFT                       10
#define PMIC_RG_BATON_FGADC_SW_ADDR                         \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_FGADC_SW_MASK                         0x1
#define PMIC_RG_BATON_FGADC_SW_SHIFT                        11
#define PMIC_RG_BATON_RTC_SW_ADDR                           \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_RTC_SW_MASK                           0x1
#define PMIC_RG_BATON_RTC_SW_SHIFT                          12
#define PMIC_RG_BATON_BIF_SW_ADDR                           \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_BIF_SW_MASK                           0x1
#define PMIC_RG_BATON_BIF_SW_SHIFT                          13
#define PMIC_RG_BATON_VBIF28_REQ_SW_ADDR                    \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_VBIF28_REQ_SW_MASK                    0x1
#define PMIC_RG_BATON_VBIF28_REQ_SW_SHIFT                   14
#define PMIC_RG_BATON_VBIF28_ACK_SW_ADDR                    \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_VBIF28_ACK_SW_MASK                    0x1
#define PMIC_RG_BATON_VBIF28_ACK_SW_SHIFT                   15
#define PMIC_BATON_DEB_ADDR                                 \
	MT6359_BATON_CON2
#define PMIC_BATON_DEB_MASK                                 0x1
#define PMIC_BATON_DEB_SHIFT                                0
#define PMIC_BATON_AUXADC_SET_ADDR                          \
	MT6359_BATON_CON2
#define PMIC_BATON_AUXADC_SET_MASK                          0x1
#define PMIC_BATON_AUXADC_SET_SHIFT                         1
#define PMIC_BATON_DEB_VLD_ADDR                             \
	MT6359_BATON_CON2
#define PMIC_BATON_DEB_VLD_MASK                             0x1
#define PMIC_BATON_DEB_VLD_SHIFT                            2
#define PMIC_BATON_BIF_STATUS_ADDR                          \
	MT6359_BATON_CON2
#define PMIC_BATON_BIF_STATUS_MASK                          0x1
#define PMIC_BATON_BIF_STATUS_SHIFT                         3
#define PMIC_BATON_RTC_STATUS_ADDR                          \
	MT6359_BATON_CON2
#define PMIC_BATON_RTC_STATUS_MASK                          0x1
#define PMIC_BATON_RTC_STATUS_SHIFT                         4
#define PMIC_BATON_FGADC_STATUS_ADDR                        \
	MT6359_BATON_CON2
#define PMIC_BATON_FGADC_STATUS_MASK                        0x1
#define PMIC_BATON_FGADC_STATUS_SHIFT                       5
#define PMIC_BATON_AUXADC_TRIG_ADDR                         \
	MT6359_BATON_CON2
#define PMIC_BATON_AUXADC_TRIG_MASK                         0x1
#define PMIC_BATON_AUXADC_TRIG_SHIFT                        6
#define PMIC_BATON_CHRDET_DEB_ADDR                          \
	MT6359_BATON_CON2
#define PMIC_BATON_CHRDET_DEB_MASK                          0x1
#define PMIC_BATON_CHRDET_DEB_SHIFT                         7
#define PMIC_PWR_BATON_VBIF28_ACK_ADDR                      \
	MT6359_BATON_CON2
#define PMIC_PWR_BATON_VBIF28_ACK_MASK                      0x1
#define PMIC_PWR_BATON_VBIF28_ACK_SHIFT                     10
#define PMIC_PWR_BATON_VBIF28_REQ_ADDR                      \
	MT6359_BATON_CON2
#define PMIC_PWR_BATON_VBIF28_REQ_MASK                      0x1
#define PMIC_PWR_BATON_VBIF28_REQ_SHIFT                     11
#define PMIC_BATON_RSV_0_ADDR                               \
	MT6359_BATON_CON2
#define PMIC_BATON_RSV_0_MASK                               0xF
#define PMIC_BATON_RSV_0_SHIFT                              12
#define PMIC_BIF_ANA_ID_ADDR                                \
	MT6359_BIF_DSN_ID
#define PMIC_BIF_ANA_ID_MASK                                0xFF
#define PMIC_BIF_ANA_ID_SHIFT                               0
#define PMIC_BIF_DIG_ID_ADDR                                \
	MT6359_BIF_DSN_ID
#define PMIC_BIF_DIG_ID_MASK                                0xFF
#define PMIC_BIF_DIG_ID_SHIFT                               8
#define PMIC_BIF_ANA_MINOR_REV_ADDR                         \
	MT6359_BIF_DSN_REV0
#define PMIC_BIF_ANA_MINOR_REV_MASK                         0xF
#define PMIC_BIF_ANA_MINOR_REV_SHIFT                        0
#define PMIC_BIF_ANA_MAJOR_REV_ADDR                         \
	MT6359_BIF_DSN_REV0
#define PMIC_BIF_ANA_MAJOR_REV_MASK                         0xF
#define PMIC_BIF_ANA_MAJOR_REV_SHIFT                        4
#define PMIC_BIF_DIG_MINOR_REV_ADDR                         \
	MT6359_BIF_DSN_REV0
#define PMIC_BIF_DIG_MINOR_REV_MASK                         0xF
#define PMIC_BIF_DIG_MINOR_REV_SHIFT                        8
#define PMIC_BIF_DIG_MAJOR_REV_ADDR                         \
	MT6359_BIF_DSN_REV0
#define PMIC_BIF_DIG_MAJOR_REV_MASK                         0xF
#define PMIC_BIF_DIG_MAJOR_REV_SHIFT                        12
#define PMIC_BIF_DSN_CBS_ADDR                               \
	MT6359_BIF_DSN_DBI
#define PMIC_BIF_DSN_CBS_MASK                               0x3
#define PMIC_BIF_DSN_CBS_SHIFT                              0
#define PMIC_BIF_DSN_BIX_ADDR                               \
	MT6359_BIF_DSN_DBI
#define PMIC_BIF_DSN_BIX_MASK                               0x3
#define PMIC_BIF_DSN_BIX_SHIFT                              2
#define PMIC_BIF_ESP_ADDR                                   \
	MT6359_BIF_DSN_DBI
#define PMIC_BIF_ESP_MASK                                   0xFF
#define PMIC_BIF_ESP_SHIFT                                  8
#define PMIC_BIF_DSN_FPI_ADDR                               \
	MT6359_BIF_DSN_DXI
#define PMIC_BIF_DSN_FPI_MASK                               0xFF
#define PMIC_BIF_DSN_FPI_SHIFT                              0
#define PMIC_BIF_COMMAND_0_ADDR                             \
	MT6359_BIF_CON0
#define PMIC_BIF_COMMAND_0_MASK                             0x7FF
#define PMIC_BIF_COMMAND_0_SHIFT                            0
#define PMIC_BIF_COMMAND_1_ADDR                             \
	MT6359_BIF_CON1
#define PMIC_BIF_COMMAND_1_MASK                             0x7FF
#define PMIC_BIF_COMMAND_1_SHIFT                            0
#define PMIC_BIF_COMMAND_2_ADDR                             \
	MT6359_BIF_CON2
#define PMIC_BIF_COMMAND_2_MASK                             0x7FF
#define PMIC_BIF_COMMAND_2_SHIFT                            0
#define PMIC_BIF_COMMAND_3_ADDR                             \
	MT6359_BIF_CON3
#define PMIC_BIF_COMMAND_3_MASK                             0x7FF
#define PMIC_BIF_COMMAND_3_SHIFT                            0
#define PMIC_BIF_COMMAND_4_ADDR                             \
	MT6359_BIF_CON4
#define PMIC_BIF_COMMAND_4_MASK                             0x7FF
#define PMIC_BIF_COMMAND_4_SHIFT                            0
#define PMIC_BIF_COMMAND_5_ADDR                             \
	MT6359_BIF_CON5
#define PMIC_BIF_COMMAND_5_MASK                             0x7FF
#define PMIC_BIF_COMMAND_5_SHIFT                            0
#define PMIC_BIF_COMMAND_6_ADDR                             \
	MT6359_BIF_CON6
#define PMIC_BIF_COMMAND_6_MASK                             0x7FF
#define PMIC_BIF_COMMAND_6_SHIFT                            0
#define PMIC_BIF_COMMAND_7_ADDR                             \
	MT6359_BIF_CON7
#define PMIC_BIF_COMMAND_7_MASK                             0x7FF
#define PMIC_BIF_COMMAND_7_SHIFT                            0
#define PMIC_BIF_COMMAND_8_ADDR                             \
	MT6359_BIF_CON8
#define PMIC_BIF_COMMAND_8_MASK                             0x7FF
#define PMIC_BIF_COMMAND_8_SHIFT                            0
#define PMIC_BIF_COMMAND_9_ADDR                             \
	MT6359_BIF_CON9
#define PMIC_BIF_COMMAND_9_MASK                             0x7FF
#define PMIC_BIF_COMMAND_9_SHIFT                            0
#define PMIC_BIF_COMMAND_10_ADDR                            \
	MT6359_BIF_CON10
#define PMIC_BIF_COMMAND_10_MASK                            0x7FF
#define PMIC_BIF_COMMAND_10_SHIFT                           0
#define PMIC_BIF_COMMAND_11_ADDR                            \
	MT6359_BIF_CON11
#define PMIC_BIF_COMMAND_11_MASK                            0x7FF
#define PMIC_BIF_COMMAND_11_SHIFT                           0
#define PMIC_BIF_COMMAND_12_ADDR                            \
	MT6359_BIF_CON12
#define PMIC_BIF_COMMAND_12_MASK                            0x7FF
#define PMIC_BIF_COMMAND_12_SHIFT                           0
#define PMIC_BIF_COMMAND_13_ADDR                            \
	MT6359_BIF_CON13
#define PMIC_BIF_COMMAND_13_MASK                            0x7FF
#define PMIC_BIF_COMMAND_13_SHIFT                           0
#define PMIC_BIF_COMMAND_14_ADDR                            \
	MT6359_BIF_CON14
#define PMIC_BIF_COMMAND_14_MASK                            0x7FF
#define PMIC_BIF_COMMAND_14_SHIFT                           0
#define PMIC_BIF_RSV_ADDR                                   \
	MT6359_BIF_CON15
#define PMIC_BIF_RSV_MASK                                   0x7F
#define PMIC_BIF_RSV_SHIFT                                  0
#define PMIC_BIF_COMMAND_TYPE_ADDR                          \
	MT6359_BIF_CON15
#define PMIC_BIF_COMMAND_TYPE_MASK                          0x3
#define PMIC_BIF_COMMAND_TYPE_SHIFT                         8
#define PMIC_BIF_LOGIC_0_SET_ADDR                           \
	MT6359_BIF_CON16
#define PMIC_BIF_LOGIC_0_SET_MASK                           0xF
#define PMIC_BIF_LOGIC_0_SET_SHIFT                          0
#define PMIC_BIF_LOGIC_1_SET_ADDR                           \
	MT6359_BIF_CON16
#define PMIC_BIF_LOGIC_1_SET_MASK                           0x1F
#define PMIC_BIF_LOGIC_1_SET_SHIFT                          4
#define PMIC_BIF_STOP_SET_ADDR                              \
	MT6359_BIF_CON16
#define PMIC_BIF_STOP_SET_MASK                              0x3F
#define PMIC_BIF_STOP_SET_SHIFT                             10
#define PMIC_BIF_DEBOUNCE_EN_ADDR                           \
	MT6359_BIF_CON17
#define PMIC_BIF_DEBOUNCE_EN_MASK                           0x1
#define PMIC_BIF_DEBOUNCE_EN_SHIFT                          4
#define PMIC_BIF_READ_EXPECT_NUM_ADDR                       \
	MT6359_BIF_CON17
#define PMIC_BIF_READ_EXPECT_NUM_MASK                       0xF
#define PMIC_BIF_READ_EXPECT_NUM_SHIFT                      12
#define PMIC_BIF_TRASACT_TRIGGER_ADDR                       \
	MT6359_BIF_CON18
#define PMIC_BIF_TRASACT_TRIGGER_MASK                       0x1
#define PMIC_BIF_TRASACT_TRIGGER_SHIFT                      0
#define PMIC_BIF_DATA_NUM_ADDR                              \
	MT6359_BIF_CON19
#define PMIC_BIF_DATA_NUM_MASK                              0xF
#define PMIC_BIF_DATA_NUM_SHIFT                             0
#define PMIC_BIF_RESPONSE_ADDR                              \
	MT6359_BIF_CON19
#define PMIC_BIF_RESPONSE_MASK                              0x1
#define PMIC_BIF_RESPONSE_SHIFT                             12
#define PMIC_BIF_DATA_0_ADDR                                \
	MT6359_BIF_CON20
#define PMIC_BIF_DATA_0_MASK                                0xFF
#define PMIC_BIF_DATA_0_SHIFT                               0
#define PMIC_BIF_ACK_0_ADDR                                 \
	MT6359_BIF_CON20
#define PMIC_BIF_ACK_0_MASK                                 0x1
#define PMIC_BIF_ACK_0_SHIFT                                8
#define PMIC_BIF_ERR_0_ADDR                                 \
	MT6359_BIF_CON20
#define PMIC_BIF_ERR_0_MASK                                 0x1
#define PMIC_BIF_ERR_0_SHIFT                                15
#define PMIC_BIF_DATA_1_ADDR                                \
	MT6359_BIF_CON21
#define PMIC_BIF_DATA_1_MASK                                0xFF
#define PMIC_BIF_DATA_1_SHIFT                               0
#define PMIC_BIF_ACK_1_ADDR                                 \
	MT6359_BIF_CON21
#define PMIC_BIF_ACK_1_MASK                                 0x1
#define PMIC_BIF_ACK_1_SHIFT                                8
#define PMIC_BIF_ERR_1_ADDR                                 \
	MT6359_BIF_CON21
#define PMIC_BIF_ERR_1_MASK                                 0x1
#define PMIC_BIF_ERR_1_SHIFT                                15
#define PMIC_BIF_DATA_2_ADDR                                \
	MT6359_BIF_CON22
#define PMIC_BIF_DATA_2_MASK                                0xFF
#define PMIC_BIF_DATA_2_SHIFT                               0
#define PMIC_BIF_ACK_2_ADDR                                 \
	MT6359_BIF_CON22
#define PMIC_BIF_ACK_2_MASK                                 0x1
#define PMIC_BIF_ACK_2_SHIFT                                8
#define PMIC_BIF_ERR_2_ADDR                                 \
	MT6359_BIF_CON22
#define PMIC_BIF_ERR_2_MASK                                 0x1
#define PMIC_BIF_ERR_2_SHIFT                                15
#define PMIC_BIF_DATA_3_ADDR                                \
	MT6359_BIF_CON23
#define PMIC_BIF_DATA_3_MASK                                0xFF
#define PMIC_BIF_DATA_3_SHIFT                               0
#define PMIC_BIF_ACK_3_ADDR                                 \
	MT6359_BIF_CON23
#define PMIC_BIF_ACK_3_MASK                                 0x1
#define PMIC_BIF_ACK_3_SHIFT                                8
#define PMIC_BIF_ERR_3_ADDR                                 \
	MT6359_BIF_CON23
#define PMIC_BIF_ERR_3_MASK                                 0x1
#define PMIC_BIF_ERR_3_SHIFT                                15
#define PMIC_BIF_DATA_4_ADDR                                \
	MT6359_BIF_CON24
#define PMIC_BIF_DATA_4_MASK                                0xFF
#define PMIC_BIF_DATA_4_SHIFT                               0
#define PMIC_BIF_ACK_4_ADDR                                 \
	MT6359_BIF_CON24
#define PMIC_BIF_ACK_4_MASK                                 0x1
#define PMIC_BIF_ACK_4_SHIFT                                8
#define PMIC_BIF_ERR_4_ADDR                                 \
	MT6359_BIF_CON24
#define PMIC_BIF_ERR_4_MASK                                 0x1
#define PMIC_BIF_ERR_4_SHIFT                                15
#define PMIC_BIF_DATA_5_ADDR                                \
	MT6359_BIF_CON25
#define PMIC_BIF_DATA_5_MASK                                0xFF
#define PMIC_BIF_DATA_5_SHIFT                               0
#define PMIC_BIF_ACK_5_ADDR                                 \
	MT6359_BIF_CON25
#define PMIC_BIF_ACK_5_MASK                                 0x1
#define PMIC_BIF_ACK_5_SHIFT                                8
#define PMIC_BIF_ERR_5_ADDR                                 \
	MT6359_BIF_CON25
#define PMIC_BIF_ERR_5_MASK                                 0x1
#define PMIC_BIF_ERR_5_SHIFT                                15
#define PMIC_BIF_DATA_6_ADDR                                \
	MT6359_BIF_CON26
#define PMIC_BIF_DATA_6_MASK                                0xFF
#define PMIC_BIF_DATA_6_SHIFT                               0
#define PMIC_BIF_ACK_6_ADDR                                 \
	MT6359_BIF_CON26
#define PMIC_BIF_ACK_6_MASK                                 0x1
#define PMIC_BIF_ACK_6_SHIFT                                8
#define PMIC_BIF_ERR_6_ADDR                                 \
	MT6359_BIF_CON26
#define PMIC_BIF_ERR_6_MASK                                 0x1
#define PMIC_BIF_ERR_6_SHIFT                                15
#define PMIC_BIF_DATA_7_ADDR                                \
	MT6359_BIF_CON27
#define PMIC_BIF_DATA_7_MASK                                0xFF
#define PMIC_BIF_DATA_7_SHIFT                               0
#define PMIC_BIF_ACK_7_ADDR                                 \
	MT6359_BIF_CON27
#define PMIC_BIF_ACK_7_MASK                                 0x1
#define PMIC_BIF_ACK_7_SHIFT                                8
#define PMIC_BIF_ERR_7_ADDR                                 \
	MT6359_BIF_CON27
#define PMIC_BIF_ERR_7_MASK                                 0x1
#define PMIC_BIF_ERR_7_SHIFT                                15
#define PMIC_BIF_DATA_8_ADDR                                \
	MT6359_BIF_CON28
#define PMIC_BIF_DATA_8_MASK                                0xFF
#define PMIC_BIF_DATA_8_SHIFT                               0
#define PMIC_BIF_ACK_8_ADDR                                 \
	MT6359_BIF_CON28
#define PMIC_BIF_ACK_8_MASK                                 0x1
#define PMIC_BIF_ACK_8_SHIFT                                8
#define PMIC_BIF_ERR_8_ADDR                                 \
	MT6359_BIF_CON28
#define PMIC_BIF_ERR_8_MASK                                 0x1
#define PMIC_BIF_ERR_8_SHIFT                                15
#define PMIC_BIF_DATA_9_ADDR                                \
	MT6359_BIF_CON29
#define PMIC_BIF_DATA_9_MASK                                0xFF
#define PMIC_BIF_DATA_9_SHIFT                               0
#define PMIC_BIF_ACK_9_ADDR                                 \
	MT6359_BIF_CON29
#define PMIC_BIF_ACK_9_MASK                                 0x1
#define PMIC_BIF_ACK_9_SHIFT                                8
#define PMIC_BIF_ERR_9_ADDR                                 \
	MT6359_BIF_CON29
#define PMIC_BIF_ERR_9_MASK                                 0x1
#define PMIC_BIF_ERR_9_SHIFT                                15
#define PMIC_BIF_TEST_MODE0_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE0_MASK                            0x1
#define PMIC_BIF_TEST_MODE0_SHIFT                           0
#define PMIC_BIF_TEST_MODE1_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE1_MASK                            0x1
#define PMIC_BIF_TEST_MODE1_SHIFT                           1
#define PMIC_BIF_TEST_MODE2_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE2_MASK                            0x1
#define PMIC_BIF_TEST_MODE2_SHIFT                           2
#define PMIC_BIF_TEST_MODE3_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE3_MASK                            0x1
#define PMIC_BIF_TEST_MODE3_SHIFT                           3
#define PMIC_BIF_TEST_MODE4_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE4_MASK                            0x1
#define PMIC_BIF_TEST_MODE4_SHIFT                           4
#define PMIC_BIF_TEST_MODE5_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE5_MASK                            0x1
#define PMIC_BIF_TEST_MODE5_SHIFT                           5
#define PMIC_BIF_TEST_MODE6_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE6_MASK                            0x1
#define PMIC_BIF_TEST_MODE6_SHIFT                           6
#define PMIC_BIF_TEST_MODE7_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE7_MASK                            0x1
#define PMIC_BIF_TEST_MODE7_SHIFT                           7
#define PMIC_BIF_TEST_MODE8_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE8_MASK                            0x1
#define PMIC_BIF_TEST_MODE8_SHIFT                           8
#define PMIC_BIF_BAT_LOST_SW_ADDR                           \
	MT6359_BIF_CON30
#define PMIC_BIF_BAT_LOST_SW_MASK                           0x1
#define PMIC_BIF_BAT_LOST_SW_SHIFT                          11
#define PMIC_BIF_RX_DATA_SW_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_RX_DATA_SW_MASK                            0x1
#define PMIC_BIF_RX_DATA_SW_SHIFT                           12
#define PMIC_BIF_TX_DATA_SW_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TX_DATA_SW_MASK                            0x1
#define PMIC_BIF_TX_DATA_SW_SHIFT                           13
#define PMIC_BIF_RX_EN_SW_ADDR                              \
	MT6359_BIF_CON30
#define PMIC_BIF_RX_EN_SW_MASK                              0x1
#define PMIC_BIF_RX_EN_SW_SHIFT                             14
#define PMIC_BIF_TX_EN_SW_ADDR                              \
	MT6359_BIF_CON30
#define PMIC_BIF_TX_EN_SW_MASK                              0x1
#define PMIC_BIF_TX_EN_SW_SHIFT                             15
#define PMIC_BIF_BACK_NORMAL_ADDR                           \
	MT6359_BIF_CON31
#define PMIC_BIF_BACK_NORMAL_MASK                           0x1
#define PMIC_BIF_BACK_NORMAL_SHIFT                          0
#define PMIC_BIF_IRQ_CLR_ADDR                               \
	MT6359_BIF_CON31
#define PMIC_BIF_IRQ_CLR_MASK                               0x1
#define PMIC_BIF_IRQ_CLR_SHIFT                              1
#define PMIC_BIF_IRQ_ADDR                                   \
	MT6359_BIF_CON31
#define PMIC_BIF_IRQ_MASK                                   0x1
#define PMIC_BIF_IRQ_SHIFT                                  11
#define PMIC_BIF_TIMEOUT_ADDR                               \
	MT6359_BIF_CON31
#define PMIC_BIF_TIMEOUT_MASK                               0x1
#define PMIC_BIF_TIMEOUT_SHIFT                              12
#define PMIC_BIF_BAT_UNDET_ADDR                             \
	MT6359_BIF_CON31
#define PMIC_BIF_BAT_UNDET_MASK                             0x1
#define PMIC_BIF_BAT_UNDET_SHIFT                            13
#define PMIC_BIF_TOTAL_VALID_ADDR                           \
	MT6359_BIF_CON31
#define PMIC_BIF_TOTAL_VALID_MASK                           0x1
#define PMIC_BIF_TOTAL_VALID_SHIFT                          14
#define PMIC_BIF_BUS_STATUS_ADDR                            \
	MT6359_BIF_CON31
#define PMIC_BIF_BUS_STATUS_MASK                            0x1
#define PMIC_BIF_BUS_STATUS_SHIFT                           15
#define PMIC_BIF_POWER_UP_COUNT_ADDR                        \
	MT6359_BIF_CON32
#define PMIC_BIF_POWER_UP_COUNT_MASK                        0x1F
#define PMIC_BIF_POWER_UP_COUNT_SHIFT                       0
#define PMIC_BIF_POWER_UP_ADDR                              \
	MT6359_BIF_CON32
#define PMIC_BIF_POWER_UP_MASK                              0x1
#define PMIC_BIF_POWER_UP_SHIFT                             15
#define PMIC_BIF_RX_ERR_UNKNOWN_ADDR                        \
	MT6359_BIF_CON33
#define PMIC_BIF_RX_ERR_UNKNOWN_MASK                        0x1
#define PMIC_BIF_RX_ERR_UNKNOWN_SHIFT                       2
#define PMIC_BIF_RX_ERR_INSUFF_ADDR                         \
	MT6359_BIF_CON33
#define PMIC_BIF_RX_ERR_INSUFF_MASK                         0x1
#define PMIC_BIF_RX_ERR_INSUFF_SHIFT                        3
#define PMIC_BIF_RX_ERR_LOWPHASE_ADDR                       \
	MT6359_BIF_CON33
#define PMIC_BIF_RX_ERR_LOWPHASE_MASK                       0x1
#define PMIC_BIF_RX_ERR_LOWPHASE_SHIFT                      4
#define PMIC_BIF_RX_STATE_ADDR                              \
	MT6359_BIF_CON33
#define PMIC_BIF_RX_STATE_MASK                              0x7
#define PMIC_BIF_RX_STATE_SHIFT                             5
#define PMIC_BIF_FLOW_CTL_STATE_ADDR                        \
	MT6359_BIF_CON33
#define PMIC_BIF_FLOW_CTL_STATE_MASK                        0x3
#define PMIC_BIF_FLOW_CTL_STATE_SHIFT                       8
#define PMIC_BIF_TX_STATE_ADDR                              \
	MT6359_BIF_CON33
#define PMIC_BIF_TX_STATE_MASK                              0x3
#define PMIC_BIF_TX_STATE_SHIFT                             10
#define PMIC_BIF_TX_DATA_FIANL_ADDR                         \
	MT6359_BIF_CON34
#define PMIC_BIF_TX_DATA_FIANL_MASK                         0xFFFF
#define PMIC_BIF_TX_DATA_FIANL_SHIFT                        0
#define PMIC_BIF_RX_DATA_SAMPLING_ADDR                      \
	MT6359_BIF_CON35
#define PMIC_BIF_RX_DATA_SAMPLING_MASK                      0xFFFF
#define PMIC_BIF_RX_DATA_SAMPLING_SHIFT                     0
#define PMIC_BIF_RX_DATA_RECOVERY_ADDR                      \
	MT6359_BIF_CON36
#define PMIC_BIF_RX_DATA_RECOVERY_MASK                      0x3FFF
#define PMIC_BIF_RX_DATA_RECOVERY_SHIFT                     0
#define PMIC_RG_BATON_HT_EN_PRE_ADDR                        \
	MT6359_BIF_CON36
#define PMIC_RG_BATON_HT_EN_PRE_MASK                        0x1
#define PMIC_RG_BATON_HT_EN_PRE_SHIFT                       14
#define PMIC_RG_BATON_HT_EN_DLY_TIME_ADDR                   \
	MT6359_BIF_CON36
#define PMIC_RG_BATON_HT_EN_DLY_TIME_MASK                   0x1
#define PMIC_RG_BATON_HT_EN_DLY_TIME_SHIFT                  15
#define PMIC_BIF_TIMEOUT_SET_ADDR                           \
	MT6359_BIF_CON37
#define PMIC_BIF_TIMEOUT_SET_MASK                           0xFFFF
#define PMIC_BIF_TIMEOUT_SET_SHIFT                          0
#define PMIC_BIF_RX_DEG_WND_ADDR                            \
	MT6359_BIF_CON38
#define PMIC_BIF_RX_DEG_WND_MASK                            0x7FF
#define PMIC_BIF_RX_DEG_WND_SHIFT                           0
#define PMIC_BIF_RX_DEG_EN_ADDR                             \
	MT6359_BIF_CON38
#define PMIC_BIF_RX_DEG_EN_MASK                             0x1
#define PMIC_BIF_RX_DEG_EN_SHIFT                            15
#define PMIC_BIF_RSV1_ADDR                                  \
	MT6359_BIF_CON39
#define PMIC_BIF_RSV1_MASK                                  0xFF
#define PMIC_BIF_RSV1_SHIFT                                 0
#define PMIC_BIF_RSV0_ADDR                                  \
	MT6359_BIF_CON39
#define PMIC_BIF_RSV0_MASK                                  0xFF
#define PMIC_BIF_RSV0_SHIFT                                 8
#define PMIC_HK_TOP_ANA_ID_ADDR                             \
	MT6359_HK_TOP_ID
#define PMIC_HK_TOP_ANA_ID_MASK                             0xFF
#define PMIC_HK_TOP_ANA_ID_SHIFT                            0
#define PMIC_HK_TOP_DIG_ID_ADDR                             \
	MT6359_HK_TOP_ID
#define PMIC_HK_TOP_DIG_ID_MASK                             0xFF
#define PMIC_HK_TOP_DIG_ID_SHIFT                            8
#define PMIC_HK_TOP_ANA_MINOR_REV_ADDR                      \
	MT6359_HK_TOP_REV0
#define PMIC_HK_TOP_ANA_MINOR_REV_MASK                      0xF
#define PMIC_HK_TOP_ANA_MINOR_REV_SHIFT                     0
#define PMIC_HK_TOP_ANA_MAJOR_REV_ADDR                      \
	MT6359_HK_TOP_REV0
#define PMIC_HK_TOP_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_HK_TOP_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_HK_TOP_DIG_MINOR_REV_ADDR                      \
	MT6359_HK_TOP_REV0
#define PMIC_HK_TOP_DIG_MINOR_REV_MASK                      0xF
#define PMIC_HK_TOP_DIG_MINOR_REV_SHIFT                     8
#define PMIC_HK_TOP_DIG_MAJOR_REV_ADDR                      \
	MT6359_HK_TOP_REV0
#define PMIC_HK_TOP_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_HK_TOP_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_HK_TOP_CBS_ADDR                                \
	MT6359_HK_TOP_DBI
#define PMIC_HK_TOP_CBS_MASK                                0x3
#define PMIC_HK_TOP_CBS_SHIFT                               0
#define PMIC_HK_TOP_BIX_ADDR                                \
	MT6359_HK_TOP_DBI
#define PMIC_HK_TOP_BIX_MASK                                0x3
#define PMIC_HK_TOP_BIX_SHIFT                               2
#define PMIC_HK_TOP_ESP_ADDR                                \
	MT6359_HK_TOP_DBI
#define PMIC_HK_TOP_ESP_MASK                                0xFF
#define PMIC_HK_TOP_ESP_SHIFT                               8
#define PMIC_HK_TOP_FPI_ADDR                                \
	MT6359_HK_TOP_DXI
#define PMIC_HK_TOP_FPI_MASK                                0xFF
#define PMIC_HK_TOP_FPI_SHIFT                               0
#define PMIC_HK_CLK_OFFSET_ADDR                             \
	MT6359_HK_TPM0
#define PMIC_HK_CLK_OFFSET_MASK                             0xFF
#define PMIC_HK_CLK_OFFSET_SHIFT                            0
#define PMIC_HK_RST_OFFSET_ADDR                             \
	MT6359_HK_TPM0
#define PMIC_HK_RST_OFFSET_MASK                             0xFF
#define PMIC_HK_RST_OFFSET_SHIFT                            8
#define PMIC_HK_INT_OFFSET_ADDR                             \
	MT6359_HK_TPM1
#define PMIC_HK_INT_OFFSET_MASK                             0xFF
#define PMIC_HK_INT_OFFSET_SHIFT                            0
#define PMIC_HK_INT_LEN_ADDR                                \
	MT6359_HK_TPM1
#define PMIC_HK_INT_LEN_MASK                                0xFF
#define PMIC_HK_INT_LEN_SHIFT                               8
#define PMIC_RG_AUXADC_26M_CK_PDN_HWEN_ADDR                 \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_26M_CK_PDN_HWEN_MASK                 0x1
#define PMIC_RG_AUXADC_26M_CK_PDN_HWEN_SHIFT                0
#define PMIC_RG_AUXADC_26M_CK_PDN_ADDR                      \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_26M_CK_PDN_MASK                      0x1
#define PMIC_RG_AUXADC_26M_CK_PDN_SHIFT                     1
#define PMIC_RG_AUXADC_CK_PDN_HWEN_ADDR                     \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_CK_PDN_HWEN_MASK                     0x1
#define PMIC_RG_AUXADC_CK_PDN_HWEN_SHIFT                    2
#define PMIC_RG_AUXADC_CK_PDN_ADDR                          \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_CK_PDN_MASK                          0x1
#define PMIC_RG_AUXADC_CK_PDN_SHIFT                         3
#define PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_ADDR                 \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_MASK                 0x1
#define PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_SHIFT                4
#define PMIC_RG_AUXADC_RNG_CK_PDN_ADDR                      \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_RNG_CK_PDN_MASK                      0x1
#define PMIC_RG_AUXADC_RNG_CK_PDN_SHIFT                     5
#define PMIC_RG_AUXADC_1M_CK_PDN_ADDR                       \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_1M_CK_PDN_MASK                       0x1
#define PMIC_RG_AUXADC_1M_CK_PDN_SHIFT                      6
#define PMIC_RG_AUXADC_32K_CK_PDN_ADDR                      \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_32K_CK_PDN_MASK                      0x1
#define PMIC_RG_AUXADC_32K_CK_PDN_SHIFT                     7
#define PMIC_RG_HK_INTRP_CK_PDN_HWEN_ADDR                   \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_HK_INTRP_CK_PDN_HWEN_MASK                   0x1
#define PMIC_RG_HK_INTRP_CK_PDN_HWEN_SHIFT                  8
#define PMIC_RG_HK_INTRP_CK_PDN_ADDR                        \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_HK_INTRP_CK_PDN_MASK                        0x1
#define PMIC_RG_HK_INTRP_CK_PDN_SHIFT                       9
#define PMIC_RG_AUXADC_26M_CK_TSTSEL_ADDR                   \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_AUXADC_26M_CK_TSTSEL_MASK                   0x1
#define PMIC_RG_AUXADC_26M_CK_TSTSEL_SHIFT                  0
#define PMIC_RG_AUXADC_CK_TSTSEL_ADDR                       \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_AUXADC_CK_TSTSEL_MASK                       0x1
#define PMIC_RG_AUXADC_CK_TSTSEL_SHIFT                      1
#define PMIC_RG_AUXADC_RNG_CK_TSTSEL_ADDR                   \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_AUXADC_RNG_CK_TSTSEL_MASK                   0x1
#define PMIC_RG_AUXADC_RNG_CK_TSTSEL_SHIFT                  2
#define PMIC_RG_AUXADC_1M_CK_TSTSEL_ADDR                    \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_AUXADC_1M_CK_TSTSEL_MASK                    0x1
#define PMIC_RG_AUXADC_1M_CK_TSTSEL_SHIFT                   3
#define PMIC_RG_AUXADC_32K_CK_TSTSEL_ADDR                   \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_AUXADC_32K_CK_TSTSEL_MASK                   0x1
#define PMIC_RG_AUXADC_32K_CK_TSTSEL_SHIFT                  4
#define PMIC_RG_HK_INTRP_CK_TSTSEL_ADDR                     \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_HK_INTRP_CK_TSTSEL_MASK                     0x1
#define PMIC_RG_HK_INTRP_CK_TSTSEL_SHIFT                    5
#define PMIC_RG_AUXADC_RST_ADDR                             \
	MT6359_HK_TOP_RST_CON0
#define PMIC_RG_AUXADC_RST_MASK                             0x1
#define PMIC_RG_AUXADC_RST_SHIFT                            0
#define PMIC_RG_AUXADC_REG_RST_ADDR                         \
	MT6359_HK_TOP_RST_CON0
#define PMIC_RG_AUXADC_REG_RST_MASK                         0x1
#define PMIC_RG_AUXADC_REG_RST_SHIFT                        1
#define PMIC_BANK_HK_TOP_SWRST_ADDR                         \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_HK_TOP_SWRST_MASK                         0x1
#define PMIC_BANK_HK_TOP_SWRST_SHIFT                        2
#define PMIC_BANK_AUXADC_SWRST_ADDR                         \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_SWRST_MASK                         0x1
#define PMIC_BANK_AUXADC_SWRST_SHIFT                        3
#define PMIC_BANK_AUXADC_DIG_1_SWRST_ADDR                   \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_DIG_1_SWRST_MASK                   0x1
#define PMIC_BANK_AUXADC_DIG_1_SWRST_SHIFT                  4
#define PMIC_BANK_AUXADC_DIG_2_SWRST_ADDR                   \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_DIG_2_SWRST_MASK                   0x1
#define PMIC_BANK_AUXADC_DIG_2_SWRST_SHIFT                  5
#define PMIC_BANK_AUXADC_DIG_3_SWRST_ADDR                   \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_DIG_3_SWRST_MASK                   0x1
#define PMIC_BANK_AUXADC_DIG_3_SWRST_SHIFT                  6
#define PMIC_BANK_AUXADC_DIG_4_SWRST_ADDR                   \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_DIG_4_SWRST_MASK                   0x1
#define PMIC_BANK_AUXADC_DIG_4_SWRST_SHIFT                  7
#define PMIC_RG_INT_EN_BAT_H_ADDR                           \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT_H_MASK                           0x1
#define PMIC_RG_INT_EN_BAT_H_SHIFT                          0
#define PMIC_RG_INT_EN_BAT_L_ADDR                           \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT_L_MASK                           0x1
#define PMIC_RG_INT_EN_BAT_L_SHIFT                          1
#define PMIC_RG_INT_EN_BAT2_H_ADDR                          \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT2_H_MASK                          0x1
#define PMIC_RG_INT_EN_BAT2_H_SHIFT                         2
#define PMIC_RG_INT_EN_BAT2_L_ADDR                          \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT2_L_MASK                          0x1
#define PMIC_RG_INT_EN_BAT2_L_SHIFT                         3
#define PMIC_RG_INT_EN_BAT_TEMP_H_ADDR                      \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT_TEMP_H_MASK                      0x1
#define PMIC_RG_INT_EN_BAT_TEMP_H_SHIFT                     4
#define PMIC_RG_INT_EN_BAT_TEMP_L_ADDR                      \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT_TEMP_L_MASK                      0x1
#define PMIC_RG_INT_EN_BAT_TEMP_L_SHIFT                     5
#define PMIC_RG_INT_EN_THR_H_ADDR                           \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_THR_H_MASK                           0x1
#define PMIC_RG_INT_EN_THR_H_SHIFT                          6
#define PMIC_RG_INT_EN_THR_L_ADDR                           \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_THR_L_MASK                           0x1
#define PMIC_RG_INT_EN_THR_L_SHIFT                          7
#define PMIC_RG_INT_EN_AUXADC_IMP_ADDR                      \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_AUXADC_IMP_MASK                      0x1
#define PMIC_RG_INT_EN_AUXADC_IMP_SHIFT                     8
#define PMIC_RG_INT_EN_NAG_C_DLTV_ADDR                      \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_NAG_C_DLTV_MASK                      0x1
#define PMIC_RG_INT_EN_NAG_C_DLTV_SHIFT                     9
#define PMIC_HK_INT_CON0_SET_ADDR                           \
	MT6359_HK_TOP_INT_CON0_SET
#define PMIC_HK_INT_CON0_SET_MASK                           0xFFFF
#define PMIC_HK_INT_CON0_SET_SHIFT                          0
#define PMIC_HK_INT_CON0_CLR_ADDR                           \
	MT6359_HK_TOP_INT_CON0_CLR
#define PMIC_HK_INT_CON0_CLR_MASK                           0xFFFF
#define PMIC_HK_INT_CON0_CLR_SHIFT                          0
#define PMIC_RG_INT_MASK_BAT_H_ADDR                         \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT_H_MASK                         0x1
#define PMIC_RG_INT_MASK_BAT_H_SHIFT                        0
#define PMIC_RG_INT_MASK_BAT_L_ADDR                         \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT_L_MASK                         0x1
#define PMIC_RG_INT_MASK_BAT_L_SHIFT                        1
#define PMIC_RG_INT_MASK_BAT2_H_ADDR                        \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT2_H_MASK                        0x1
#define PMIC_RG_INT_MASK_BAT2_H_SHIFT                       2
#define PMIC_RG_INT_MASK_BAT2_L_ADDR                        \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT2_L_MASK                        0x1
#define PMIC_RG_INT_MASK_BAT2_L_SHIFT                       3
#define PMIC_RG_INT_MASK_BAT_TEMP_H_ADDR                    \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT_TEMP_H_MASK                    0x1
#define PMIC_RG_INT_MASK_BAT_TEMP_H_SHIFT                   4
#define PMIC_RG_INT_MASK_BAT_TEMP_L_ADDR                    \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT_TEMP_L_MASK                    0x1
#define PMIC_RG_INT_MASK_BAT_TEMP_L_SHIFT                   5
#define PMIC_RG_INT_MASK_THR_H_ADDR                         \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_THR_H_MASK                         0x1
#define PMIC_RG_INT_MASK_THR_H_SHIFT                        6
#define PMIC_RG_INT_MASK_THR_L_ADDR                         \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_THR_L_MASK                         0x1
#define PMIC_RG_INT_MASK_THR_L_SHIFT                        7
#define PMIC_RG_INT_MASK_AUXADC_IMP_ADDR                    \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_AUXADC_IMP_MASK                    0x1
#define PMIC_RG_INT_MASK_AUXADC_IMP_SHIFT                   8
#define PMIC_RG_INT_MASK_NAG_C_DLTV_ADDR                    \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_NAG_C_DLTV_MASK                    0x1
#define PMIC_RG_INT_MASK_NAG_C_DLTV_SHIFT                   9
#define PMIC_HK_INT_MASK_CON0_SET_ADDR                      \
	MT6359_HK_TOP_INT_MASK_CON0_SET
#define PMIC_HK_INT_MASK_CON0_SET_MASK                      0xFFFF
#define PMIC_HK_INT_MASK_CON0_SET_SHIFT                     0
#define PMIC_HK_INT_MASK_CON0_CLR_ADDR                      \
	MT6359_HK_TOP_INT_MASK_CON0_CLR
#define PMIC_HK_INT_MASK_CON0_CLR_MASK                      0xFFFF
#define PMIC_HK_INT_MASK_CON0_CLR_SHIFT                     0
#define PMIC_RG_INT_STATUS_BAT_H_ADDR                       \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT_H_MASK                       0x1
#define PMIC_RG_INT_STATUS_BAT_H_SHIFT                      0
#define PMIC_RG_INT_STATUS_BAT_L_ADDR                       \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT_L_MASK                       0x1
#define PMIC_RG_INT_STATUS_BAT_L_SHIFT                      1
#define PMIC_RG_INT_STATUS_BAT2_H_ADDR                      \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT2_H_MASK                      0x1
#define PMIC_RG_INT_STATUS_BAT2_H_SHIFT                     2
#define PMIC_RG_INT_STATUS_BAT2_L_ADDR                      \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT2_L_MASK                      0x1
#define PMIC_RG_INT_STATUS_BAT2_L_SHIFT                     3
#define PMIC_RG_INT_STATUS_BAT_TEMP_H_ADDR                  \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT_TEMP_H_MASK                  0x1
#define PMIC_RG_INT_STATUS_BAT_TEMP_H_SHIFT                 4
#define PMIC_RG_INT_STATUS_BAT_TEMP_L_ADDR                  \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT_TEMP_L_MASK                  0x1
#define PMIC_RG_INT_STATUS_BAT_TEMP_L_SHIFT                 5
#define PMIC_RG_INT_STATUS_THR_H_ADDR                       \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_THR_H_MASK                       0x1
#define PMIC_RG_INT_STATUS_THR_H_SHIFT                      6
#define PMIC_RG_INT_STATUS_THR_L_ADDR                       \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_THR_L_MASK                       0x1
#define PMIC_RG_INT_STATUS_THR_L_SHIFT                      7
#define PMIC_RG_INT_STATUS_AUXADC_IMP_ADDR                  \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_AUXADC_IMP_MASK                  0x1
#define PMIC_RG_INT_STATUS_AUXADC_IMP_SHIFT                 8
#define PMIC_RG_INT_STATUS_NAG_C_DLTV_ADDR                  \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_NAG_C_DLTV_MASK                  0x1
#define PMIC_RG_INT_STATUS_NAG_C_DLTV_SHIFT                 9
#define PMIC_RG_INT_RAW_STATUS_BAT_H_ADDR                   \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT_H_MASK                   0x1
#define PMIC_RG_INT_RAW_STATUS_BAT_H_SHIFT                  0
#define PMIC_RG_INT_RAW_STATUS_BAT_L_ADDR                   \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT_L_MASK                   0x1
#define PMIC_RG_INT_RAW_STATUS_BAT_L_SHIFT                  1
#define PMIC_RG_INT_RAW_STATUS_BAT2_H_ADDR                  \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT2_H_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_BAT2_H_SHIFT                 2
#define PMIC_RG_INT_RAW_STATUS_BAT2_L_ADDR                  \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT2_L_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_BAT2_L_SHIFT                 3
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_H_ADDR              \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_H_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_H_SHIFT             4
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_L_ADDR              \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_L_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_L_SHIFT             5
#define PMIC_RG_INT_RAW_STATUS_THR_H_ADDR                   \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_THR_H_MASK                   0x1
#define PMIC_RG_INT_RAW_STATUS_THR_H_SHIFT                  6
#define PMIC_RG_INT_RAW_STATUS_THR_L_ADDR                   \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_THR_L_MASK                   0x1
#define PMIC_RG_INT_RAW_STATUS_THR_L_SHIFT                  7
#define PMIC_RG_INT_RAW_STATUS_AUXADC_IMP_ADDR              \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_AUXADC_IMP_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_AUXADC_IMP_SHIFT             8
#define PMIC_RG_INT_RAW_STATUS_NAG_C_DLTV_ADDR              \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_NAG_C_DLTV_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_NAG_C_DLTV_SHIFT             9
#define PMIC_RG_CLK_MON_FLAG_EN_ADDR                        \
	MT6359_HK_TOP_MON_CON0
#define PMIC_RG_CLK_MON_FLAG_EN_MASK                        0x1
#define PMIC_RG_CLK_MON_FLAG_EN_SHIFT                       0
#define PMIC_RG_CLK_MON_FLAG_SEL_ADDR                       \
	MT6359_HK_TOP_MON_CON0
#define PMIC_RG_CLK_MON_FLAG_SEL_MASK                       0xFF
#define PMIC_RG_CLK_MON_FLAG_SEL_SHIFT                      1
#define PMIC_RG_INT_MON_FLAG_EN_ADDR                        \
	MT6359_HK_TOP_MON_CON1
#define PMIC_RG_INT_MON_FLAG_EN_MASK                        0x1
#define PMIC_RG_INT_MON_FLAG_EN_SHIFT                       0
#define PMIC_RG_INT_MON_FLAG_SEL_ADDR                       \
	MT6359_HK_TOP_MON_CON1
#define PMIC_RG_INT_MON_FLAG_SEL_MASK                       0xFF
#define PMIC_RG_INT_MON_FLAG_SEL_SHIFT                      1
#define PMIC_RG_HK_MON_FLAG_SEL_ADDR                        \
	MT6359_HK_TOP_MON_CON2
#define PMIC_RG_HK_MON_FLAG_SEL_MASK                        0xFF
#define PMIC_RG_HK_MON_FLAG_SEL_SHIFT                       0
#define PMIC_RG_MON_FLAG_SEL_AUXADC_ADDR                    \
	MT6359_HK_TOP_MON_CON2
#define PMIC_RG_MON_FLAG_SEL_AUXADC_MASK                    0x1
#define PMIC_RG_MON_FLAG_SEL_AUXADC_SHIFT                   8
#define PMIC_RG_ADCIN_VSEN_MUX_EN_ADDR                      \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_VSEN_MUX_EN_MASK                      0x1
#define PMIC_RG_ADCIN_VSEN_MUX_EN_SHIFT                     0
#define PMIC_RG_BATON_TDET_EN_ADDR                          \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_BATON_TDET_EN_MASK                          0x1
#define PMIC_RG_BATON_TDET_EN_SHIFT                         1
#define PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_ADDR                \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_MASK                0x1
#define PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_SHIFT               2
#define PMIC_RG_ADCIN_VBAT_EN_ADDR                          \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_VBAT_EN_MASK                          0x1
#define PMIC_RG_ADCIN_VBAT_EN_SHIFT                         3
#define PMIC_RG_ADCIN_VSEN_EN_ADDR                          \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_VSEN_EN_MASK                          0x1
#define PMIC_RG_ADCIN_VSEN_EN_SHIFT                         4
#define PMIC_RG_ADCIN_CHR_EN_ADDR                           \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_CHR_EN_MASK                           0x1
#define PMIC_RG_ADCIN_CHR_EN_SHIFT                          5
#define PMIC_RG_AUXADC_DIFFBUF_SWEN_ADDR                    \
	MT6359_HK_TOP_ANA_CON
#define PMIC_RG_AUXADC_DIFFBUF_SWEN_MASK                    0x1
#define PMIC_RG_AUXADC_DIFFBUF_SWEN_SHIFT                   0
#define PMIC_RG_AUXADC_DIFFBUF_EN_ADDR                      \
	MT6359_HK_TOP_ANA_CON
#define PMIC_RG_AUXADC_DIFFBUF_EN_MASK                      0x1
#define PMIC_RG_AUXADC_DIFFBUF_EN_SHIFT                     1
#define PMIC_DA_ADCIN_VBAT_EN_ADDR                          \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_VBAT_EN_MASK                          0x1
#define PMIC_DA_ADCIN_VBAT_EN_SHIFT                         0
#define PMIC_DA_AUXADC_VBAT_EN_ADDR                         \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_AUXADC_VBAT_EN_MASK                         0x1
#define PMIC_DA_AUXADC_VBAT_EN_SHIFT                        1
#define PMIC_DA_ADCIN_VSEN_MUX_EN_ADDR                      \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_VSEN_MUX_EN_MASK                      0x1
#define PMIC_DA_ADCIN_VSEN_MUX_EN_SHIFT                     2
#define PMIC_DA_ADCIN_VSEN_EN_ADDR                          \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_VSEN_EN_MASK                          0x1
#define PMIC_DA_ADCIN_VSEN_EN_SHIFT                         3
#define PMIC_DA_ADCIN_CHR_EN_ADDR                           \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_CHR_EN_MASK                           0x1
#define PMIC_DA_ADCIN_CHR_EN_SHIFT                          4
#define PMIC_DA_BATON_TDET_EN_ADDR                          \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_BATON_TDET_EN_MASK                          0x1
#define PMIC_DA_BATON_TDET_EN_SHIFT                         5
#define PMIC_DA_ADCIN_BATID_SW_EN_ADDR                      \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_BATID_SW_EN_MASK                      0x1
#define PMIC_DA_ADCIN_BATID_SW_EN_SHIFT                     6
#define PMIC_DA_AUXADC_DIFFBUF_EN_ADDR                      \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_AUXADC_DIFFBUF_EN_MASK                      0x1
#define PMIC_DA_AUXADC_DIFFBUF_EN_SHIFT                     7
#define PMIC_RG_HK_STRUP_AUXADC_START_SW_ADDR               \
	MT6359_HK_TOP_STRUP
#define PMIC_RG_HK_STRUP_AUXADC_START_SW_MASK               0x1
#define PMIC_RG_HK_STRUP_AUXADC_START_SW_SHIFT              0
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SW_ADDR                \
	MT6359_HK_TOP_STRUP
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SW_MASK                0x1
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SW_SHIFT               1
#define PMIC_RG_HK_STRUP_AUXADC_START_SEL_ADDR              \
	MT6359_HK_TOP_STRUP
#define PMIC_RG_HK_STRUP_AUXADC_START_SEL_MASK              0x1
#define PMIC_RG_HK_STRUP_AUXADC_START_SEL_SHIFT             2
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SEL_ADDR               \
	MT6359_HK_TOP_STRUP
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SEL_MASK               0x1
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SEL_SHIFT              3
#define PMIC_RG_HK_STRUP_AUXADC_RPCNT_MAX_ADDR              \
	MT6359_HK_TOP_STRUP
#define PMIC_RG_HK_STRUP_AUXADC_RPCNT_MAX_MASK              0x7F
#define PMIC_RG_HK_STRUP_AUXADC_RPCNT_MAX_SHIFT             4
#define PMIC_RG_VAUX18_AUXADC_STB_SWEN_ADDR                 \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VAUX18_AUXADC_STB_SWEN_MASK                 0x1
#define PMIC_RG_VAUX18_AUXADC_STB_SWEN_SHIFT                0
#define PMIC_RG_VAUX18_AUXADC_STB_EN_ADDR                   \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VAUX18_AUXADC_STB_EN_MASK                   0x1
#define PMIC_RG_VAUX18_AUXADC_STB_EN_SHIFT                  1
#define PMIC_RG_VAUX18_AUXADC_ACK_SWEN_ADDR                 \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VAUX18_AUXADC_ACK_SWEN_MASK                 0x1
#define PMIC_RG_VAUX18_AUXADC_ACK_SWEN_SHIFT                2
#define PMIC_RG_VAUX18_AUXADC_ACK_EN_ADDR                   \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VAUX18_AUXADC_ACK_EN_MASK                   0x1
#define PMIC_RG_VAUX18_AUXADC_ACK_EN_SHIFT                  3
#define PMIC_RG_VBIF28_AUXADC_STB_SWEN_ADDR                 \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VBIF28_AUXADC_STB_SWEN_MASK                 0x1
#define PMIC_RG_VBIF28_AUXADC_STB_SWEN_SHIFT                4
#define PMIC_RG_VBIF28_AUXADC_STB_EN_ADDR                   \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VBIF28_AUXADC_STB_EN_MASK                   0x1
#define PMIC_RG_VBIF28_AUXADC_STB_EN_SHIFT                  5
#define PMIC_RG_VBIF28_AUXADC_ACK_SWEN_ADDR                 \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VBIF28_AUXADC_ACK_SWEN_MASK                 0x1
#define PMIC_RG_VBIF28_AUXADC_ACK_SWEN_SHIFT                6
#define PMIC_RG_VBIF28_AUXADC_ACK_EN_ADDR                   \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VBIF28_AUXADC_ACK_EN_MASK                   0x1
#define PMIC_RG_VBIF28_AUXADC_ACK_EN_SHIFT                  7
#define PMIC_DD_AUXADC_VAUX18_REQ_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_AUXADC_VAUX18_REQ_MASK                      0x1
#define PMIC_DD_AUXADC_VAUX18_REQ_SHIFT                     0
#define PMIC_DD_VAUX18_AUXADC_STB_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_VAUX18_AUXADC_STB_MASK                      0x1
#define PMIC_DD_VAUX18_AUXADC_STB_SHIFT                     1
#define PMIC_DD_AUXADC_VAUX18_PWDB_ADDR                     \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_AUXADC_VAUX18_PWDB_MASK                     0x1
#define PMIC_DD_AUXADC_VAUX18_PWDB_SHIFT                    2
#define PMIC_DD_VAUX18_AUXADC_ACK_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_VAUX18_AUXADC_ACK_MASK                      0x1
#define PMIC_DD_VAUX18_AUXADC_ACK_SHIFT                     3
#define PMIC_DD_AUXADC_VBIF28_REQ_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_AUXADC_VBIF28_REQ_MASK                      0x1
#define PMIC_DD_AUXADC_VBIF28_REQ_SHIFT                     4
#define PMIC_DD_VBIF28_AUXADC_STB_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_VBIF28_AUXADC_STB_MASK                      0x1
#define PMIC_DD_VBIF28_AUXADC_STB_SHIFT                     5
#define PMIC_DD_AUXADC_VBIF28_PWDB_ADDR                     \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_AUXADC_VBIF28_PWDB_MASK                     0x1
#define PMIC_DD_AUXADC_VBIF28_PWDB_SHIFT                    6
#define PMIC_DD_VBIF28_AUXADC_ACK_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_VBIF28_AUXADC_ACK_MASK                      0x1
#define PMIC_DD_VBIF28_AUXADC_ACK_SHIFT                     7
#define PMIC_HK_AUXADC_KEY_ADDR                             \
	MT6359_HK_TOP_WKEY
#define PMIC_HK_AUXADC_KEY_MASK                             0xFFFF
#define PMIC_HK_AUXADC_KEY_SHIFT                            0
#define PMIC_AUXADC_ANA_ID_ADDR                             \
	MT6359_AUXADC_DSN_ID
#define PMIC_AUXADC_ANA_ID_MASK                             0xFF
#define PMIC_AUXADC_ANA_ID_SHIFT                            0
#define PMIC_AUXADC_DIG_ID_ADDR                             \
	MT6359_AUXADC_DSN_ID
#define PMIC_AUXADC_DIG_ID_MASK                             0xFF
#define PMIC_AUXADC_DIG_ID_SHIFT                            8
#define PMIC_AUXADC_ANA_MINOR_REV_ADDR                      \
	MT6359_AUXADC_DSN_REV0
#define PMIC_AUXADC_ANA_MINOR_REV_MASK                      0xF
#define PMIC_AUXADC_ANA_MINOR_REV_SHIFT                     0
#define PMIC_AUXADC_ANA_MAJOR_REV_ADDR                      \
	MT6359_AUXADC_DSN_REV0
#define PMIC_AUXADC_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_AUXADC_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_AUXADC_DIG_MINOR_REV_ADDR                      \
	MT6359_AUXADC_DSN_REV0
#define PMIC_AUXADC_DIG_MINOR_REV_MASK                      0xF
#define PMIC_AUXADC_DIG_MINOR_REV_SHIFT                     8
#define PMIC_AUXADC_DIG_MAJOR_REV_ADDR                      \
	MT6359_AUXADC_DSN_REV0
#define PMIC_AUXADC_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_AUXADC_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_AUXADC_DSN_CBS_ADDR                            \
	MT6359_AUXADC_DSN_DBI
#define PMIC_AUXADC_DSN_CBS_MASK                            0x3
#define PMIC_AUXADC_DSN_CBS_SHIFT                           0
#define PMIC_AUXADC_DSN_BIX_ADDR                            \
	MT6359_AUXADC_DSN_DBI
#define PMIC_AUXADC_DSN_BIX_MASK                            0x3
#define PMIC_AUXADC_DSN_BIX_SHIFT                           2
#define PMIC_AUXADC_DSN_ESP_ADDR                            \
	MT6359_AUXADC_DSN_DBI
#define PMIC_AUXADC_DSN_ESP_MASK                            0xFF
#define PMIC_AUXADC_DSN_ESP_SHIFT                           8
#define PMIC_AUXADC_DSN_FPI_ADDR                            \
	MT6359_AUXADC_DSN_FPI
#define PMIC_AUXADC_DSN_FPI_MASK                            0xFF
#define PMIC_AUXADC_DSN_FPI_SHIFT                           0
#define PMIC_RG_AUX_RSV_ADDR                                \
	MT6359_AUXADC_ANA_CON0
#define PMIC_RG_AUX_RSV_MASK                                0xFFFF
#define PMIC_RG_AUX_RSV_SHIFT                               0
#define PMIC_RG_AUXADC_CALI_ADDR                            \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_AUXADC_CALI_MASK                            0xF
#define PMIC_RG_AUXADC_CALI_SHIFT                           0
#define PMIC_RG_VBUF_BYP_ADDR                               \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_VBUF_BYP_MASK                               0x1
#define PMIC_RG_VBUF_BYP_SHIFT                              4
#define PMIC_RG_VBUF_CALEN_ADDR                             \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_VBUF_CALEN_MASK                             0x1
#define PMIC_RG_VBUF_CALEN_SHIFT                            5
#define PMIC_RG_VBUF_EXTEN_ADDR                             \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_VBUF_EXTEN_MASK                             0x1
#define PMIC_RG_VBUF_EXTEN_SHIFT                            6
#define PMIC_RG_AUXADC_RNG_EN_ADDR                          \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_AUXADC_RNG_EN_MASK                          0x1
#define PMIC_RG_AUXADC_RNG_EN_SHIFT                         7
#define PMIC_RG_AUXADC_NOISE_RES_ADDR                       \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_AUXADC_NOISE_RES_MASK                       0x3
#define PMIC_RG_AUXADC_NOISE_RES_SHIFT                      8
#define PMIC_RG_AUXADC_PULLH_EN_ADDR                        \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_AUXADC_PULLH_EN_MASK                        0x1
#define PMIC_RG_AUXADC_PULLH_EN_SHIFT                       10
#define PMIC_AUXADC_ELR_LEN_ADDR                            \
	MT6359_AUXADC_ELR_NUM
#define PMIC_AUXADC_ELR_LEN_MASK                            0xFF
#define PMIC_AUXADC_ELR_LEN_SHIFT                           0
#define PMIC_RG_EFUSE_AUXADC_NDIF_EN_ADDR                   \
	MT6359_AUXADC_ELR_0
#define PMIC_RG_EFUSE_AUXADC_NDIF_EN_MASK                   0x1
#define PMIC_RG_EFUSE_AUXADC_NDIF_EN_SHIFT                  0
#define PMIC_AUXADC_DIG_1_ANA_ID_ADDR                       \
	MT6359_AUXADC_DIG_1_DSN_ID
#define PMIC_AUXADC_DIG_1_ANA_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_1_ANA_ID_SHIFT                      0
#define PMIC_AUXADC_DIG_1_DIG_ID_ADDR                       \
	MT6359_AUXADC_DIG_1_DSN_ID
#define PMIC_AUXADC_DIG_1_DIG_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_1_DIG_ID_SHIFT                      8
#define PMIC_AUXADC_DIG_1_ANA_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_1_DSN_REV0
#define PMIC_AUXADC_DIG_1_ANA_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_1_ANA_MINOR_REV_SHIFT               0
#define PMIC_AUXADC_DIG_1_ANA_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_1_DSN_REV0
#define PMIC_AUXADC_DIG_1_ANA_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_1_ANA_MAJOR_REV_SHIFT               4
#define PMIC_AUXADC_DIG_1_DIG_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_1_DSN_REV0
#define PMIC_AUXADC_DIG_1_DIG_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_1_DIG_MINOR_REV_SHIFT               8
#define PMIC_AUXADC_DIG_1_DIG_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_1_DSN_REV0
#define PMIC_AUXADC_DIG_1_DIG_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_1_DIG_MAJOR_REV_SHIFT               12
#define PMIC_AUXADC_DIG_1_DSN_CBS_ADDR                      \
	MT6359_AUXADC_DIG_1_DSN_DBI
#define PMIC_AUXADC_DIG_1_DSN_CBS_MASK                      0x3
#define PMIC_AUXADC_DIG_1_DSN_CBS_SHIFT                     0
#define PMIC_AUXADC_DIG_1_DSN_BIX_ADDR                      \
	MT6359_AUXADC_DIG_1_DSN_DBI
#define PMIC_AUXADC_DIG_1_DSN_BIX_MASK                      0x3
#define PMIC_AUXADC_DIG_1_DSN_BIX_SHIFT                     2
#define PMIC_AUXADC_DIG_1_DSN_ESP_ADDR                      \
	MT6359_AUXADC_DIG_1_DSN_DBI
#define PMIC_AUXADC_DIG_1_DSN_ESP_MASK                      0xFF
#define PMIC_AUXADC_DIG_1_DSN_ESP_SHIFT                     8
#define PMIC_AUXADC_DIG_1_DSN_FPI_ADDR                      \
	MT6359_AUXADC_DIG_1_DSN_DXI
#define PMIC_AUXADC_DIG_1_DSN_FPI_MASK                      0xFF
#define PMIC_AUXADC_DIG_1_DSN_FPI_SHIFT                     0
#define PMIC_AUXADC_ADC_OUT_CH0_ADDR                        \
	MT6359_AUXADC_ADC0
#define PMIC_AUXADC_ADC_OUT_CH0_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH0_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH0_ADDR                        \
	MT6359_AUXADC_ADC0
#define PMIC_AUXADC_ADC_RDY_CH0_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH0_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH1_ADDR                        \
	MT6359_AUXADC_ADC1
#define PMIC_AUXADC_ADC_OUT_CH1_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH1_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH1_ADDR                        \
	MT6359_AUXADC_ADC1
#define PMIC_AUXADC_ADC_RDY_CH1_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH1_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH2_ADDR                        \
	MT6359_AUXADC_ADC2
#define PMIC_AUXADC_ADC_OUT_CH2_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH2_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH2_ADDR                        \
	MT6359_AUXADC_ADC2
#define PMIC_AUXADC_ADC_RDY_CH2_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH2_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH3_ADDR                        \
	MT6359_AUXADC_ADC3
#define PMIC_AUXADC_ADC_OUT_CH3_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH3_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH3_ADDR                        \
	MT6359_AUXADC_ADC3
#define PMIC_AUXADC_ADC_RDY_CH3_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH3_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH4_ADDR                        \
	MT6359_AUXADC_ADC4
#define PMIC_AUXADC_ADC_OUT_CH4_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH4_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH4_ADDR                        \
	MT6359_AUXADC_ADC4
#define PMIC_AUXADC_ADC_RDY_CH4_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH4_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH5_ADDR                        \
	MT6359_AUXADC_ADC5
#define PMIC_AUXADC_ADC_OUT_CH5_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH5_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH5_ADDR                        \
	MT6359_AUXADC_ADC5
#define PMIC_AUXADC_ADC_RDY_CH5_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH5_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH6_ADDR                        \
	MT6359_AUXADC_ADC6
#define PMIC_AUXADC_ADC_OUT_CH6_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH6_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH6_ADDR                        \
	MT6359_AUXADC_ADC6
#define PMIC_AUXADC_ADC_RDY_CH6_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH6_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH7_ADDR                        \
	MT6359_AUXADC_ADC7
#define PMIC_AUXADC_ADC_OUT_CH7_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH7_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH7_ADDR                        \
	MT6359_AUXADC_ADC7
#define PMIC_AUXADC_ADC_RDY_CH7_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH7_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH8_ADDR                        \
	MT6359_AUXADC_ADC8
#define PMIC_AUXADC_ADC_OUT_CH8_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH8_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH8_ADDR                        \
	MT6359_AUXADC_ADC8
#define PMIC_AUXADC_ADC_RDY_CH8_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH8_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH9_ADDR                        \
	MT6359_AUXADC_ADC9
#define PMIC_AUXADC_ADC_OUT_CH9_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH9_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH9_ADDR                        \
	MT6359_AUXADC_ADC9
#define PMIC_AUXADC_ADC_RDY_CH9_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH9_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH10_ADDR                       \
	MT6359_AUXADC_ADC10
#define PMIC_AUXADC_ADC_OUT_CH10_MASK                       0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH10_SHIFT                      0
#define PMIC_AUXADC_ADC_RDY_CH10_ADDR                       \
	MT6359_AUXADC_ADC10
#define PMIC_AUXADC_ADC_RDY_CH10_MASK                       0x1
#define PMIC_AUXADC_ADC_RDY_CH10_SHIFT                      15
#define PMIC_AUXADC_ADC_OUT_CH11_ADDR                       \
	MT6359_AUXADC_ADC11
#define PMIC_AUXADC_ADC_OUT_CH11_MASK                       0xFFF
#define PMIC_AUXADC_ADC_OUT_CH11_SHIFT                      0
#define PMIC_AUXADC_ADC_RDY_CH11_ADDR                       \
	MT6359_AUXADC_ADC11
#define PMIC_AUXADC_ADC_RDY_CH11_MASK                       0x1
#define PMIC_AUXADC_ADC_RDY_CH11_SHIFT                      15
#define PMIC_AUXADC_ADC_OUT_CH12_15_ADDR                    \
	MT6359_AUXADC_ADC12
#define PMIC_AUXADC_ADC_OUT_CH12_15_MASK                    0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH12_15_SHIFT                   0
#define PMIC_AUXADC_ADC_RDY_CH12_15_ADDR                    \
	MT6359_AUXADC_ADC12
#define PMIC_AUXADC_ADC_RDY_CH12_15_MASK                    0x1
#define PMIC_AUXADC_ADC_RDY_CH12_15_SHIFT                   15
#define PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_ADDR                 \
	MT6359_AUXADC_ADC15
#define PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_MASK                 0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_ADDR                 \
	MT6359_AUXADC_ADC15
#define PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_SHIFT                15
#define PMIC_AUXADC_ADC_OUT_CH7_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC16
#define PMIC_AUXADC_ADC_OUT_CH7_BY_MD_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH7_BY_MD_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH7_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC16
#define PMIC_AUXADC_ADC_RDY_CH7_BY_MD_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH7_BY_MD_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_CH7_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC17
#define PMIC_AUXADC_ADC_OUT_CH7_BY_AP_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH7_BY_AP_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH7_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC17
#define PMIC_AUXADC_ADC_RDY_CH7_BY_AP_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH7_BY_AP_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_CH4_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC18
#define PMIC_AUXADC_ADC_OUT_CH4_BY_MD_MASK                  0xFFF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_MD_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH4_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC18
#define PMIC_AUXADC_ADC_RDY_CH4_BY_MD_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH4_BY_MD_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_PWRON_PCHR_ADDR                 \
	MT6359_AUXADC_ADC19
#define PMIC_AUXADC_ADC_OUT_PWRON_PCHR_MASK                 0x7FFF
#define PMIC_AUXADC_ADC_OUT_PWRON_PCHR_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_PWRON_PCHR_ADDR                 \
	MT6359_AUXADC_ADC19
#define PMIC_AUXADC_ADC_RDY_PWRON_PCHR_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_PWRON_PCHR_SHIFT                15
#define PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_ADDR                \
	MT6359_AUXADC_ADC20
#define PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_MASK                0x7FFF
#define PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_SHIFT               0
#define PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_ADDR                \
	MT6359_AUXADC_ADC20
#define PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_SHIFT               15
#define PMIC_AUXADC_ADC_OUT_CH0_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC21
#define PMIC_AUXADC_ADC_OUT_CH0_BY_MD_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH0_BY_MD_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH0_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC21
#define PMIC_AUXADC_ADC_RDY_CH0_BY_MD_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH0_BY_MD_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_CH0_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC22
#define PMIC_AUXADC_ADC_OUT_CH0_BY_AP_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH0_BY_AP_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH0_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC22
#define PMIC_AUXADC_ADC_RDY_CH0_BY_AP_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH0_BY_AP_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_CH1_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC23
#define PMIC_AUXADC_ADC_OUT_CH1_BY_MD_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH1_BY_MD_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH1_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC23
#define PMIC_AUXADC_ADC_RDY_CH1_BY_MD_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH1_BY_MD_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_CH1_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC24
#define PMIC_AUXADC_ADC_OUT_CH1_BY_AP_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH1_BY_AP_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH1_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC24
#define PMIC_AUXADC_ADC_RDY_CH1_BY_AP_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH1_BY_AP_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_FGADC_PCHR_ADDR                 \
	MT6359_AUXADC_ADC26
#define PMIC_AUXADC_ADC_OUT_FGADC_PCHR_MASK                 0x7FFF
#define PMIC_AUXADC_ADC_OUT_FGADC_PCHR_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_FGADC_PCHR_ADDR                 \
	MT6359_AUXADC_ADC26
#define PMIC_AUXADC_ADC_RDY_FGADC_PCHR_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_FGADC_PCHR_SHIFT                15
#define PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_ADDR            \
	MT6359_AUXADC_ADC27
#define PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_MASK            0x7FFF
#define PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_SHIFT           0
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR_ADDR            \
	MT6359_AUXADC_ADC27
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR_MASK            0x1
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR_SHIFT           15
#define PMIC_AUXADC_ADC_OUT_RAW_ADDR                        \
	MT6359_AUXADC_ADC30
#define PMIC_AUXADC_ADC_OUT_RAW_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_RAW_SHIFT                       0
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_ADDR                \
	MT6359_AUXADC_ADC32
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_MASK                0x7FFF
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_SHIFT               0
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_GPS_ADDR                \
	MT6359_AUXADC_ADC32
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_GPS_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_GPS_SHIFT               15
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_ADDR                 \
	MT6359_AUXADC_ADC33
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_MASK                 0x7FFF
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_MD_ADDR                 \
	MT6359_AUXADC_ADC33
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_MD_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_MD_SHIFT                15
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_ADDR                 \
	MT6359_AUXADC_ADC34
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_MASK                 0x7FFF
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_AP_ADDR                 \
	MT6359_AUXADC_ADC34
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_AP_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_AP_SHIFT                15
#define PMIC_AUXADC_ADC_OUT_BATID_ADDR                      \
	MT6359_AUXADC_ADC37
#define PMIC_AUXADC_ADC_OUT_BATID_MASK                      0xFFF
#define PMIC_AUXADC_ADC_OUT_BATID_SHIFT                     0
#define PMIC_AUXADC_ADC_RDY_BATID_ADDR                      \
	MT6359_AUXADC_ADC37
#define PMIC_AUXADC_ADC_RDY_BATID_MASK                      0x1
#define PMIC_AUXADC_ADC_RDY_BATID_SHIFT                     15
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_ADDR                \
	MT6359_AUXADC_ADC38
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_MASK                0xFFF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_SHIFT               0
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR1_ADDR                \
	MT6359_AUXADC_ADC38
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR1_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR1_SHIFT               15
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_ADDR                \
	MT6359_AUXADC_ADC39
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_MASK                0xFFF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_SHIFT               0
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR2_ADDR                \
	MT6359_AUXADC_ADC39
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR2_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR2_SHIFT               15
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_ADDR                \
	MT6359_AUXADC_ADC40
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_MASK                0xFFF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_SHIFT               0
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR3_ADDR                \
	MT6359_AUXADC_ADC40
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR3_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR3_SHIFT               15
#define PMIC_AUXADC_ADC_BUSY_IN_ADDR                        \
	MT6359_AUXADC_STA0
#define PMIC_AUXADC_ADC_BUSY_IN_MASK                        0xFFF
#define PMIC_AUXADC_ADC_BUSY_IN_SHIFT                       0
#define PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_ADDR                 \
	MT6359_AUXADC_STA0
#define PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_SHIFT                15
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_ADDR            \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_MASK            0x1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_SHIFT           1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_ADDR            \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_MASK            0x1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_SHIFT           2
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_ADDR               \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MASK               0x1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_SHIFT              3
#define PMIC_AUXADC_ADC_BUSY_IN_SHARE_ADDR                  \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_SHARE_MASK                  0x1
#define PMIC_AUXADC_ADC_BUSY_IN_SHARE_SHIFT                 7
#define PMIC_AUXADC_ADC_BUSY_IN_FGADC_PCHR_ADDR             \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_FGADC_PCHR_MASK             0x1
#define PMIC_AUXADC_ADC_BUSY_IN_FGADC_PCHR_SHIFT            9
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_ADDR                 \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_SHIFT                11
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_ADDR                 \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_SHIFT                12
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_ADDR                    \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_MASK                    0x1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_SHIFT                   13
#define PMIC_AUXADC_ADC_BUSY_IN_THR_MD_ADDR                 \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_THR_MD_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR_MD_SHIFT                15
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_PLUGIN_PCHR_ADDR        \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_PLUGIN_PCHR_MASK        0x1
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_PLUGIN_PCHR_SHIFT       0
#define PMIC_AUXADC_ADC_BUSY_IN_BATID_ADDR                  \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_BATID_MASK                  0x1
#define PMIC_AUXADC_ADC_BUSY_IN_BATID_SHIFT                 2
#define PMIC_AUXADC_ADC_BUSY_IN_PWRON_ADDR                  \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_PWRON_MASK                  0x1
#define PMIC_AUXADC_ADC_BUSY_IN_PWRON_SHIFT                 3
#define PMIC_AUXADC_ADC_BUSY_IN_THR1_ADDR                   \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_THR1_MASK                   0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR1_SHIFT                  11
#define PMIC_AUXADC_ADC_BUSY_IN_THR2_ADDR                   \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_THR2_MASK                   0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR2_SHIFT                  12
#define PMIC_AUXADC_ADC_BUSY_IN_THR3_ADDR                   \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_THR3_MASK                   0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR3_SHIFT                  13
#define PMIC_AUXADC_DIG_2_ANA_ID_ADDR                       \
	MT6359_AUXADC_DIG_2_DSN_ID
#define PMIC_AUXADC_DIG_2_ANA_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_2_ANA_ID_SHIFT                      0
#define PMIC_AUXADC_DIG_2_DIG_ID_ADDR                       \
	MT6359_AUXADC_DIG_2_DSN_ID
#define PMIC_AUXADC_DIG_2_DIG_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_2_DIG_ID_SHIFT                      8
#define PMIC_AUXADC_DIG_2_ANA_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_2_DSN_REV0
#define PMIC_AUXADC_DIG_2_ANA_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_2_ANA_MINOR_REV_SHIFT               0
#define PMIC_AUXADC_DIG_2_ANA_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_2_DSN_REV0
#define PMIC_AUXADC_DIG_2_ANA_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_2_ANA_MAJOR_REV_SHIFT               4
#define PMIC_AUXADC_DIG_2_DIG_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_2_DSN_REV0
#define PMIC_AUXADC_DIG_2_DIG_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_2_DIG_MINOR_REV_SHIFT               8
#define PMIC_AUXADC_DIG_2_DIG_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_2_DSN_REV0
#define PMIC_AUXADC_DIG_2_DIG_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_2_DIG_MAJOR_REV_SHIFT               12
#define PMIC_AUXADC_DIG_2_DSN_CBS_ADDR                      \
	MT6359_AUXADC_DIG_2_DSN_DBI
#define PMIC_AUXADC_DIG_2_DSN_CBS_MASK                      0x3
#define PMIC_AUXADC_DIG_2_DSN_CBS_SHIFT                     0
#define PMIC_AUXADC_DIG_2_DSN_BIX_ADDR                      \
	MT6359_AUXADC_DIG_2_DSN_DBI
#define PMIC_AUXADC_DIG_2_DSN_BIX_MASK                      0x3
#define PMIC_AUXADC_DIG_2_DSN_BIX_SHIFT                     2
#define PMIC_AUXADC_DIG_2_DSN_ESP_ADDR                      \
	MT6359_AUXADC_DIG_2_DSN_DBI
#define PMIC_AUXADC_DIG_2_DSN_ESP_MASK                      0xFF
#define PMIC_AUXADC_DIG_2_DSN_ESP_SHIFT                     8
#define PMIC_AUXADC_DIG_2_DSN_FPI_ADDR                      \
	MT6359_AUXADC_DIG_2_DSN_DXI
#define PMIC_AUXADC_DIG_2_DSN_FPI_MASK                      0xFF
#define PMIC_AUXADC_DIG_2_DSN_FPI_SHIFT                     0
#define PMIC_AUXADC_RQST_CH0_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH0_MASK                           0x1
#define PMIC_AUXADC_RQST_CH0_SHIFT                          0
#define PMIC_AUXADC_RQST_CH1_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH1_MASK                           0x1
#define PMIC_AUXADC_RQST_CH1_SHIFT                          1
#define PMIC_AUXADC_RQST_CH2_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH2_MASK                           0x1
#define PMIC_AUXADC_RQST_CH2_SHIFT                          2
#define PMIC_AUXADC_RQST_CH3_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH3_MASK                           0x1
#define PMIC_AUXADC_RQST_CH3_SHIFT                          3
#define PMIC_AUXADC_RQST_CH4_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH4_MASK                           0x1
#define PMIC_AUXADC_RQST_CH4_SHIFT                          4
#define PMIC_AUXADC_RQST_CH5_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH5_MASK                           0x1
#define PMIC_AUXADC_RQST_CH5_SHIFT                          5
#define PMIC_AUXADC_RQST_CH6_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH6_MASK                           0x1
#define PMIC_AUXADC_RQST_CH6_SHIFT                          6
#define PMIC_AUXADC_RQST_CH7_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH7_MASK                           0x1
#define PMIC_AUXADC_RQST_CH7_SHIFT                          7
#define PMIC_AUXADC_RQST_CH8_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH8_MASK                           0x1
#define PMIC_AUXADC_RQST_CH8_SHIFT                          8
#define PMIC_AUXADC_RQST_CH9_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH9_MASK                           0x1
#define PMIC_AUXADC_RQST_CH9_SHIFT                          9
#define PMIC_AUXADC_RQST_CH10_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH10_MASK                          0x1
#define PMIC_AUXADC_RQST_CH10_SHIFT                         10
#define PMIC_AUXADC_RQST_CH11_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH11_MASK                          0x1
#define PMIC_AUXADC_RQST_CH11_SHIFT                         11
#define PMIC_AUXADC_RQST_CH12_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH12_MASK                          0x1
#define PMIC_AUXADC_RQST_CH12_SHIFT                         12
#define PMIC_AUXADC_RQST_CH13_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH13_MASK                          0x1
#define PMIC_AUXADC_RQST_CH13_SHIFT                         13
#define PMIC_AUXADC_RQST_CH14_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH14_MASK                          0x1
#define PMIC_AUXADC_RQST_CH14_SHIFT                         14
#define PMIC_AUXADC_RQST_CH15_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH15_MASK                          0x1
#define PMIC_AUXADC_RQST_CH15_SHIFT                         15
#define PMIC_AUXADC_RQST_CH0_BY_MD_ADDR                     \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH0_BY_MD_MASK                     0x1
#define PMIC_AUXADC_RQST_CH0_BY_MD_SHIFT                    0
#define PMIC_AUXADC_RQST_CH1_BY_MD_ADDR                     \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH1_BY_MD_MASK                     0x1
#define PMIC_AUXADC_RQST_CH1_BY_MD_SHIFT                    1
#define PMIC_AUXADC_RQST_CH4_BY_MD_ADDR                     \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH4_BY_MD_MASK                     0x1
#define PMIC_AUXADC_RQST_CH4_BY_MD_SHIFT                    2
#define PMIC_AUXADC_RQST_CH7_BY_MD_ADDR                     \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH7_BY_MD_MASK                     0x1
#define PMIC_AUXADC_RQST_CH7_BY_MD_SHIFT                    3
#define PMIC_AUXADC_RQST_CH7_BY_GPS_ADDR                    \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH7_BY_GPS_MASK                    0x1
#define PMIC_AUXADC_RQST_CH7_BY_GPS_SHIFT                   4
#define PMIC_AUXADC_RQST_DCXO_BY_MD_ADDR                    \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_DCXO_BY_MD_MASK                    0x1
#define PMIC_AUXADC_RQST_DCXO_BY_MD_SHIFT                   5
#define PMIC_AUXADC_RQST_DCXO_BY_GPS_ADDR                   \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_DCXO_BY_GPS_MASK                   0x1
#define PMIC_AUXADC_RQST_DCXO_BY_GPS_SHIFT                  6
#define PMIC_AUXADC_RQST_BATID_ADDR                         \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_BATID_MASK                         0x1
#define PMIC_AUXADC_RQST_BATID_SHIFT                        7
#define PMIC_AUXADC_RQST_CH4_BY_THR1_ADDR                   \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH4_BY_THR1_MASK                   0x1
#define PMIC_AUXADC_RQST_CH4_BY_THR1_SHIFT                  8
#define PMIC_AUXADC_RQST_CH4_BY_THR2_ADDR                   \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH4_BY_THR2_MASK                   0x1
#define PMIC_AUXADC_RQST_CH4_BY_THR2_SHIFT                  9
#define PMIC_AUXADC_RQST_CH4_BY_THR3_ADDR                   \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH4_BY_THR3_MASK                   0x1
#define PMIC_AUXADC_RQST_CH4_BY_THR3_SHIFT                  10
#define PMIC_AUXADC_RQST_RSV1_ADDR                          \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_RSV1_MASK                          0x1
#define PMIC_AUXADC_RQST_RSV1_SHIFT                         11
#define PMIC_AUXADC_DIG_3_ANA_ID_ADDR                       \
	MT6359_AUXADC_DIG_3_DSN_ID
#define PMIC_AUXADC_DIG_3_ANA_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_3_ANA_ID_SHIFT                      0
#define PMIC_AUXADC_DIG_3_DIG_ID_ADDR                       \
	MT6359_AUXADC_DIG_3_DSN_ID
#define PMIC_AUXADC_DIG_3_DIG_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_3_DIG_ID_SHIFT                      8
#define PMIC_AUXADC_DIG_3_ANA_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_3_DSN_REV0
#define PMIC_AUXADC_DIG_3_ANA_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_3_ANA_MINOR_REV_SHIFT               0
#define PMIC_AUXADC_DIG_3_ANA_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_3_DSN_REV0
#define PMIC_AUXADC_DIG_3_ANA_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_3_ANA_MAJOR_REV_SHIFT               4
#define PMIC_AUXADC_DIG_3_DIG_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_3_DSN_REV0
#define PMIC_AUXADC_DIG_3_DIG_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_3_DIG_MINOR_REV_SHIFT               8
#define PMIC_AUXADC_DIG_3_DIG_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_3_DSN_REV0
#define PMIC_AUXADC_DIG_3_DIG_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_3_DIG_MAJOR_REV_SHIFT               12
#define PMIC_AUXADC_DIG_3_DSN_CBS_ADDR                      \
	MT6359_AUXADC_DIG_3_DSN_DBI
#define PMIC_AUXADC_DIG_3_DSN_CBS_MASK                      0x3
#define PMIC_AUXADC_DIG_3_DSN_CBS_SHIFT                     0
#define PMIC_AUXADC_DIG_3_DSN_BIX_ADDR                      \
	MT6359_AUXADC_DIG_3_DSN_DBI
#define PMIC_AUXADC_DIG_3_DSN_BIX_MASK                      0x3
#define PMIC_AUXADC_DIG_3_DSN_BIX_SHIFT                     2
#define PMIC_AUXADC_DIG_3_DSN_ESP_ADDR                      \
	MT6359_AUXADC_DIG_3_DSN_DBI
#define PMIC_AUXADC_DIG_3_DSN_ESP_MASK                      0xFF
#define PMIC_AUXADC_DIG_3_DSN_ESP_SHIFT                     8
#define PMIC_AUXADC_DIG_3_DSN_FPI_ADDR                      \
	MT6359_AUXADC_DIG_3_DSN_DXI
#define PMIC_AUXADC_DIG_3_DSN_FPI_MASK                      0xFF
#define PMIC_AUXADC_DIG_3_DSN_FPI_SHIFT                     0
#define PMIC_AUXADC_CK_ON_EXTD_ADDR                         \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_CK_ON_EXTD_MASK                         0x3F
#define PMIC_AUXADC_CK_ON_EXTD_SHIFT                        0
#define PMIC_AUXADC_SRCLKEN_SRC_SEL_ADDR                    \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_SRCLKEN_SRC_SEL_MASK                    0x3
#define PMIC_AUXADC_SRCLKEN_SRC_SEL_SHIFT                   6
#define PMIC_AUXADC_ADC_PWDB_ADDR                           \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_ADC_PWDB_MASK                           0x1
#define PMIC_AUXADC_ADC_PWDB_SHIFT                          8
#define PMIC_AUXADC_ADC_PWDB_SWCTRL_ADDR                    \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_ADC_PWDB_SWCTRL_MASK                    0x1
#define PMIC_AUXADC_ADC_PWDB_SWCTRL_SHIFT                   9
#define PMIC_AUXADC_STRUP_CK_ON_ENB_ADDR                    \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_STRUP_CK_ON_ENB_MASK                    0x1
#define PMIC_AUXADC_STRUP_CK_ON_ENB_SHIFT                   10
#define PMIC_AUXADC_SRCLKEN_CK_EN_ADDR                      \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_SRCLKEN_CK_EN_MASK                      0x1
#define PMIC_AUXADC_SRCLKEN_CK_EN_SHIFT                     12
#define PMIC_AUXADC_CK_AON_GPS_ADDR                         \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_CK_AON_GPS_MASK                         0x1
#define PMIC_AUXADC_CK_AON_GPS_SHIFT                        13
#define PMIC_AUXADC_CK_AON_MD_ADDR                          \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_CK_AON_MD_MASK                          0x1
#define PMIC_AUXADC_CK_AON_MD_SHIFT                         14
#define PMIC_AUXADC_CK_AON_ADDR                             \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_CK_AON_MASK                             0x1
#define PMIC_AUXADC_CK_AON_SHIFT                            15
#define PMIC_AUXADC_CON0_SET_ADDR                           \
	MT6359_AUXADC_CON0_SET
#define PMIC_AUXADC_CON0_SET_MASK                           0xFFFF
#define PMIC_AUXADC_CON0_SET_SHIFT                          0
#define PMIC_AUXADC_CON0_CLR_ADDR                           \
	MT6359_AUXADC_CON0_CLR
#define PMIC_AUXADC_CON0_CLR_MASK                           0xFFFF
#define PMIC_AUXADC_CON0_CLR_SHIFT                          0
#define PMIC_AUXADC_AVG_NUM_SMALL_ADDR                      \
	MT6359_AUXADC_CON1
#define PMIC_AUXADC_AVG_NUM_SMALL_MASK                      0x7
#define PMIC_AUXADC_AVG_NUM_SMALL_SHIFT                     0
#define PMIC_AUXADC_AVG_NUM_LARGE_ADDR                      \
	MT6359_AUXADC_CON1
#define PMIC_AUXADC_AVG_NUM_LARGE_MASK                      0x7
#define PMIC_AUXADC_AVG_NUM_LARGE_SHIFT                     3
#define PMIC_AUXADC_SPL_NUM_ADDR                            \
	MT6359_AUXADC_CON1
#define PMIC_AUXADC_SPL_NUM_MASK                            0x3FF
#define PMIC_AUXADC_SPL_NUM_SHIFT                           6
#define PMIC_AUXADC_AVG_NUM_SEL_ADDR                        \
	MT6359_AUXADC_CON2
#define PMIC_AUXADC_AVG_NUM_SEL_MASK                        0xFFF
#define PMIC_AUXADC_AVG_NUM_SEL_SHIFT                       0
#define PMIC_AUXADC_AVG_NUM_SEL_SHARE_ADDR                  \
	MT6359_AUXADC_CON2
#define PMIC_AUXADC_AVG_NUM_SEL_SHARE_MASK                  0x1
#define PMIC_AUXADC_AVG_NUM_SEL_SHARE_SHIFT                 12
#define PMIC_AUXADC_AVG_NUM_SEL_LBAT_ADDR                   \
	MT6359_AUXADC_CON2
#define PMIC_AUXADC_AVG_NUM_SEL_LBAT_MASK                   0x1
#define PMIC_AUXADC_AVG_NUM_SEL_LBAT_SHIFT                  13
#define PMIC_AUXADC_AVG_NUM_SEL_BAT_TEMP_ADDR               \
	MT6359_AUXADC_CON2
#define PMIC_AUXADC_AVG_NUM_SEL_BAT_TEMP_MASK               0x1
#define PMIC_AUXADC_AVG_NUM_SEL_BAT_TEMP_SHIFT              14
#define PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_ADDR                 \
	MT6359_AUXADC_CON2
#define PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_MASK                 0x1
#define PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_SHIFT                15
#define PMIC_AUXADC_SPL_NUM_LARGE_ADDR                      \
	MT6359_AUXADC_CON3
#define PMIC_AUXADC_SPL_NUM_LARGE_MASK                      0x3FF
#define PMIC_AUXADC_SPL_NUM_LARGE_SHIFT                     0
#define PMIC_AUXADC_SPL_NUM_SLEEP_ADDR                      \
	MT6359_AUXADC_CON4
#define PMIC_AUXADC_SPL_NUM_SLEEP_MASK                      0x3FF
#define PMIC_AUXADC_SPL_NUM_SLEEP_SHIFT                     0
#define PMIC_AUXADC_SPL_NUM_SLEEP_SEL_ADDR                  \
	MT6359_AUXADC_CON4
#define PMIC_AUXADC_SPL_NUM_SLEEP_SEL_MASK                  0x1
#define PMIC_AUXADC_SPL_NUM_SLEEP_SEL_SHIFT                 15
#define PMIC_AUXADC_SPL_NUM_SEL_ADDR                        \
	MT6359_AUXADC_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_MASK                        0xFFF
#define PMIC_AUXADC_SPL_NUM_SEL_SHIFT                       0
#define PMIC_AUXADC_SPL_NUM_SEL_SHARE_ADDR                  \
	MT6359_AUXADC_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_SHARE_MASK                  0x1
#define PMIC_AUXADC_SPL_NUM_SEL_SHARE_SHIFT                 12
#define PMIC_AUXADC_SPL_NUM_SEL_LBAT_ADDR                   \
	MT6359_AUXADC_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_LBAT_MASK                   0x1
#define PMIC_AUXADC_SPL_NUM_SEL_LBAT_SHIFT                  13
#define PMIC_AUXADC_SPL_NUM_SEL_BAT_TEMP_ADDR               \
	MT6359_AUXADC_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_BAT_TEMP_MASK               0x1
#define PMIC_AUXADC_SPL_NUM_SEL_BAT_TEMP_SHIFT              14
#define PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_ADDR                 \
	MT6359_AUXADC_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_MASK                 0x1
#define PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_SHIFT                15
#define PMIC_AUXADC_SPL_NUM_CH0_ADDR                        \
	MT6359_AUXADC_CON6
#define PMIC_AUXADC_SPL_NUM_CH0_MASK                        0x3FF
#define PMIC_AUXADC_SPL_NUM_CH0_SHIFT                       0
#define PMIC_AUXADC_SPL_NUM_CH3_ADDR                        \
	MT6359_AUXADC_CON7
#define PMIC_AUXADC_SPL_NUM_CH3_MASK                        0x3FF
#define PMIC_AUXADC_SPL_NUM_CH3_SHIFT                       0
#define PMIC_AUXADC_SPL_NUM_CH7_ADDR                        \
	MT6359_AUXADC_CON8
#define PMIC_AUXADC_SPL_NUM_CH7_MASK                        0x3FF
#define PMIC_AUXADC_SPL_NUM_CH7_SHIFT                       0
#define PMIC_AUXADC_AVG_NUM_LBAT_ADDR                       \
	MT6359_AUXADC_CON9
#define PMIC_AUXADC_AVG_NUM_LBAT_MASK                       0x7
#define PMIC_AUXADC_AVG_NUM_LBAT_SHIFT                      0
#define PMIC_AUXADC_AVG_NUM_CH7_ADDR                        \
	MT6359_AUXADC_CON9
#define PMIC_AUXADC_AVG_NUM_CH7_MASK                        0x7
#define PMIC_AUXADC_AVG_NUM_CH7_SHIFT                       4
#define PMIC_AUXADC_AVG_NUM_CH3_ADDR                        \
	MT6359_AUXADC_CON9
#define PMIC_AUXADC_AVG_NUM_CH3_MASK                        0x7
#define PMIC_AUXADC_AVG_NUM_CH3_SHIFT                       8
#define PMIC_AUXADC_AVG_NUM_CH0_ADDR                        \
	MT6359_AUXADC_CON9
#define PMIC_AUXADC_AVG_NUM_CH0_MASK                        0x7
#define PMIC_AUXADC_AVG_NUM_CH0_SHIFT                       12
#define PMIC_AUXADC_AVG_NUM_HPC_ADDR                        \
	MT6359_AUXADC_CON10
#define PMIC_AUXADC_AVG_NUM_HPC_MASK                        0x7
#define PMIC_AUXADC_AVG_NUM_HPC_SHIFT                       0
#define PMIC_AUXADC_AVG_NUM_DCXO_ADDR                       \
	MT6359_AUXADC_CON10
#define PMIC_AUXADC_AVG_NUM_DCXO_MASK                       0x7
#define PMIC_AUXADC_AVG_NUM_DCXO_SHIFT                      4
#define PMIC_AUXADC_AVG_NUM_CH7_WAKEUP_ADDR                 \
	MT6359_AUXADC_CON10
#define PMIC_AUXADC_AVG_NUM_CH7_WAKEUP_MASK                 0x7
#define PMIC_AUXADC_AVG_NUM_CH7_WAKEUP_SHIFT                8
#define PMIC_AUXADC_AVG_NUM_BTMP_ADDR                       \
	MT6359_AUXADC_CON10
#define PMIC_AUXADC_AVG_NUM_BTMP_MASK                       0x7
#define PMIC_AUXADC_AVG_NUM_BTMP_SHIFT                      12
#define PMIC_AUXADC_TRIM_CH0_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH0_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH0_SEL_SHIFT                      0
#define PMIC_AUXADC_TRIM_CH1_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH1_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH1_SEL_SHIFT                      2
#define PMIC_AUXADC_TRIM_CH2_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH2_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH2_SEL_SHIFT                      4
#define PMIC_AUXADC_TRIM_CH3_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH3_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH3_SEL_SHIFT                      6
#define PMIC_AUXADC_TRIM_CH4_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH4_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH4_SEL_SHIFT                      8
#define PMIC_AUXADC_TRIM_CH5_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH5_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH5_SEL_SHIFT                      10
#define PMIC_AUXADC_TRIM_CH6_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH6_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH6_SEL_SHIFT                      12
#define PMIC_AUXADC_TRIM_CH7_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH7_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH7_SEL_SHIFT                      14
#define PMIC_AUXADC_TRIM_CH8_SEL_ADDR                       \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_TRIM_CH8_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH8_SEL_SHIFT                      0
#define PMIC_AUXADC_TRIM_CH9_SEL_ADDR                       \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_TRIM_CH9_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH9_SEL_SHIFT                      2
#define PMIC_AUXADC_TRIM_CH10_SEL_ADDR                      \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_TRIM_CH10_SEL_MASK                      0x3
#define PMIC_AUXADC_TRIM_CH10_SEL_SHIFT                     4
#define PMIC_AUXADC_TRIM_CH11_SEL_ADDR                      \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_TRIM_CH11_SEL_MASK                      0x3
#define PMIC_AUXADC_TRIM_CH11_SEL_SHIFT                     6
#define PMIC_AUXADC_ADC_2S_COMP_ENB_ADDR                    \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_ADC_2S_COMP_ENB_MASK                    0x1
#define PMIC_AUXADC_ADC_2S_COMP_ENB_SHIFT                   14
#define PMIC_AUXADC_ADC_TRIM_COMP_ADDR                      \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_ADC_TRIM_COMP_MASK                      0x1
#define PMIC_AUXADC_ADC_TRIM_COMP_SHIFT                     15
#define PMIC_AUXADC_RNG_EN_ADDR                             \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_RNG_EN_MASK                             0x1
#define PMIC_AUXADC_RNG_EN_SHIFT                            0
#define PMIC_AUXADC_TEST_MODE_ADDR                          \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_TEST_MODE_MASK                          0x1
#define PMIC_AUXADC_TEST_MODE_SHIFT                         3
#define PMIC_AUXADC_BIT_SEL_ADDR                            \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_BIT_SEL_MASK                            0x1
#define PMIC_AUXADC_BIT_SEL_SHIFT                           4
#define PMIC_AUXADC_START_SW_ADDR                           \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_START_SW_MASK                           0x1
#define PMIC_AUXADC_START_SW_SHIFT                          5
#define PMIC_AUXADC_START_SWCTRL_ADDR                       \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_START_SWCTRL_MASK                       0x1
#define PMIC_AUXADC_START_SWCTRL_SHIFT                      6
#define PMIC_AUXADC_TS_VBE_SEL_ADDR                         \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_TS_VBE_SEL_MASK                         0x7
#define PMIC_AUXADC_TS_VBE_SEL_SHIFT                        7
#define PMIC_AUXADC_TS_VBE_SEL_SWCTRL_ADDR                  \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_TS_VBE_SEL_SWCTRL_MASK                  0x1
#define PMIC_AUXADC_TS_VBE_SEL_SWCTRL_SHIFT                 10
#define PMIC_AUXADC_VBUF_EN_ADDR                            \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_VBUF_EN_MASK                            0x1
#define PMIC_AUXADC_VBUF_EN_SHIFT                           11
#define PMIC_AUXADC_VBUF_EN_SWCTRL_ADDR                     \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_VBUF_EN_SWCTRL_MASK                     0x1
#define PMIC_AUXADC_VBUF_EN_SWCTRL_SHIFT                    12
#define PMIC_AUXADC_OUT_SEL_ADDR                            \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_OUT_SEL_MASK                            0x1
#define PMIC_AUXADC_OUT_SEL_SHIFT                           13
#define PMIC_AUXADC_DA_DAC_ADDR                             \
	MT6359_AUXADC_CON14
#define PMIC_AUXADC_DA_DAC_MASK                             0xFFF
#define PMIC_AUXADC_DA_DAC_SHIFT                            0
#define PMIC_AUXADC_DA_DAC_SWCTRL_ADDR                      \
	MT6359_AUXADC_CON14
#define PMIC_AUXADC_DA_DAC_SWCTRL_MASK                      0x1
#define PMIC_AUXADC_DA_DAC_SWCTRL_SHIFT                     12
#define PMIC_AD_AUXADC_COMP_ADDR                            \
	MT6359_AUXADC_CON14
#define PMIC_AD_AUXADC_COMP_MASK                            0x1
#define PMIC_AD_AUXADC_COMP_SHIFT                           15
#define PMIC_AUXADC_ADCIN_VSEN_EN_ADDR                      \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_ADCIN_VSEN_EN_MASK                      0x1
#define PMIC_AUXADC_ADCIN_VSEN_EN_SHIFT                     0
#define PMIC_AUXADC_ADCIN_VBAT_EN_ADDR                      \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_ADCIN_VBAT_EN_MASK                      0x1
#define PMIC_AUXADC_ADCIN_VBAT_EN_SHIFT                     1
#define PMIC_AUXADC_ADCIN_VSEN_MUX_EN_ADDR                  \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_ADCIN_VSEN_MUX_EN_MASK                  0x1
#define PMIC_AUXADC_ADCIN_VSEN_MUX_EN_SHIFT                 2
#define PMIC_AUXADC_ADCIN_VSEN_EXT_BATON_EN_ADDR            \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_ADCIN_VSEN_EXT_BATON_EN_MASK            0x1
#define PMIC_AUXADC_ADCIN_VSEN_EXT_BATON_EN_SHIFT           3
#define PMIC_AUXADC_ADCIN_CHR_EN_ADDR                       \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_ADCIN_CHR_EN_MASK                       0x1
#define PMIC_AUXADC_ADCIN_CHR_EN_SHIFT                      4
#define PMIC_AUXADC_ADCIN_BATON_TDET_EN_ADDR                \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_ADCIN_BATON_TDET_EN_MASK                0x1
#define PMIC_AUXADC_ADCIN_BATON_TDET_EN_SHIFT               5
#define PMIC_AUXADC_ACCDET_ANASWCTRL_EN_ADDR                \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_ACCDET_ANASWCTRL_EN_MASK                0x1
#define PMIC_AUXADC_ACCDET_ANASWCTRL_EN_SHIFT               6
#define PMIC_AUXADC_XO_THADC_EN_ADDR                        \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_XO_THADC_EN_MASK                        0x1
#define PMIC_AUXADC_XO_THADC_EN_SHIFT                       7
#define PMIC_AUXADC_ADCIN_BATID_SW_EN_ADDR                  \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_ADCIN_BATID_SW_EN_MASK                  0x1
#define PMIC_AUXADC_ADCIN_BATID_SW_EN_SHIFT                 8
#define PMIC_AUXADC_VXO22_EN_ADDR                           \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_VXO22_EN_MASK                           0x1
#define PMIC_AUXADC_VXO22_EN_SHIFT                          9
#define PMIC_AUXADC_DIG0_RSV0_ADDR                          \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_DIG0_RSV0_MASK                          0x1
#define PMIC_AUXADC_DIG0_RSV0_SHIFT                         10
#define PMIC_AUXADC_CHSEL_ADDR                              \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_CHSEL_MASK                              0xF
#define PMIC_AUXADC_CHSEL_SHIFT                             11
#define PMIC_AUXADC_SWCTRL_EN_ADDR                          \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_SWCTRL_EN_MASK                          0x1
#define PMIC_AUXADC_SWCTRL_EN_SHIFT                         15
#define PMIC_AUXADC_SOURCE_LBAT_SEL_ADDR                    \
	MT6359_AUXADC_CON16
#define PMIC_AUXADC_SOURCE_LBAT_SEL_MASK                    0x1
#define PMIC_AUXADC_SOURCE_LBAT_SEL_SHIFT                   0
#define PMIC_AUXADC_SOURCE_LBAT2_SEL_ADDR                   \
	MT6359_AUXADC_CON16
#define PMIC_AUXADC_SOURCE_LBAT2_SEL_MASK                   0x1
#define PMIC_AUXADC_SOURCE_LBAT2_SEL_SHIFT                  1
#define PMIC_AUXADC_START_EXTD_ADDR                         \
	MT6359_AUXADC_CON16
#define PMIC_AUXADC_START_EXTD_MASK                         0x7F
#define PMIC_AUXADC_START_EXTD_SHIFT                        2
#define PMIC_AUXADC_DAC_EXTD_ADDR                           \
	MT6359_AUXADC_CON16
#define PMIC_AUXADC_DAC_EXTD_MASK                           0xF
#define PMIC_AUXADC_DAC_EXTD_SHIFT                          11
#define PMIC_AUXADC_DAC_EXTD_EN_ADDR                        \
	MT6359_AUXADC_CON16
#define PMIC_AUXADC_DAC_EXTD_EN_MASK                        0x1
#define PMIC_AUXADC_DAC_EXTD_EN_SHIFT                       15
#define PMIC_AUXADC_DIG0_RSV1_ADDR                          \
	MT6359_AUXADC_CON17
#define PMIC_AUXADC_DIG0_RSV1_MASK                          0x7
#define PMIC_AUXADC_DIG0_RSV1_SHIFT                         13
#define PMIC_AUXADC_START_SHADE_NUM_ADDR                    \
	MT6359_AUXADC_CON18
#define PMIC_AUXADC_START_SHADE_NUM_MASK                    0x3FF
#define PMIC_AUXADC_START_SHADE_NUM_SHIFT                   0
#define PMIC_AUXADC_START_SHADE_EN_ADDR                     \
	MT6359_AUXADC_CON18
#define PMIC_AUXADC_START_SHADE_EN_MASK                     0x1
#define PMIC_AUXADC_START_SHADE_EN_SHIFT                    14
#define PMIC_AUXADC_START_SHADE_SEL_ADDR                    \
	MT6359_AUXADC_CON18
#define PMIC_AUXADC_START_SHADE_SEL_MASK                    0x1
#define PMIC_AUXADC_START_SHADE_SEL_SHIFT                   15
#define PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_ADDR                 \
	MT6359_AUXADC_CON19
#define PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_FGADC_CLR_ADDR                  \
	MT6359_AUXADC_CON19
#define PMIC_AUXADC_ADC_RDY_FGADC_CLR_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_FGADC_CLR_SHIFT                 1
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_CLR_ADDR             \
	MT6359_AUXADC_CON19
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_CLR_MASK             0x1
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_CLR_SHIFT            2
#define PMIC_AUXADC_ADC_RDY_PWRON_CLR_ADDR                  \
	MT6359_AUXADC_CON19
#define PMIC_AUXADC_ADC_RDY_PWRON_CLR_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_PWRON_CLR_SHIFT                 3
#define PMIC_AUXADC_DATA_REUSE_SEL_ADDR                     \
	MT6359_AUXADC_CON20
#define PMIC_AUXADC_DATA_REUSE_SEL_MASK                     0x3
#define PMIC_AUXADC_DATA_REUSE_SEL_SHIFT                    0
#define PMIC_AUXADC_CH0_DATA_REUSE_SEL_ADDR                 \
	MT6359_AUXADC_CON20
#define PMIC_AUXADC_CH0_DATA_REUSE_SEL_MASK                 0x3
#define PMIC_AUXADC_CH0_DATA_REUSE_SEL_SHIFT                2
#define PMIC_AUXADC_CH1_DATA_REUSE_SEL_ADDR                 \
	MT6359_AUXADC_CON20
#define PMIC_AUXADC_CH1_DATA_REUSE_SEL_MASK                 0x3
#define PMIC_AUXADC_CH1_DATA_REUSE_SEL_SHIFT                4
#define PMIC_AUXADC_DCXO_DATA_REUSE_SEL_ADDR                \
	MT6359_AUXADC_CON20
#define PMIC_AUXADC_DCXO_DATA_REUSE_SEL_MASK                0x3
#define PMIC_AUXADC_DCXO_DATA_REUSE_SEL_SHIFT               6
#define PMIC_AUXADC_DATA_REUSE_EN_ADDR                      \
	MT6359_AUXADC_CON20
#define PMIC_AUXADC_DATA_REUSE_EN_MASK                      0x1
#define PMIC_AUXADC_DATA_REUSE_EN_SHIFT                     8
#define PMIC_AUXADC_CH0_DATA_REUSE_EN_ADDR                  \
	MT6359_AUXADC_CON20
#define PMIC_AUXADC_CH0_DATA_REUSE_EN_MASK                  0x1
#define PMIC_AUXADC_CH0_DATA_REUSE_EN_SHIFT                 9
#define PMIC_AUXADC_CH1_DATA_REUSE_EN_ADDR                  \
	MT6359_AUXADC_CON20
#define PMIC_AUXADC_CH1_DATA_REUSE_EN_MASK                  0x1
#define PMIC_AUXADC_CH1_DATA_REUSE_EN_SHIFT                 10
#define PMIC_AUXADC_DCXO_DATA_REUSE_EN_ADDR                 \
	MT6359_AUXADC_CON20
#define PMIC_AUXADC_DCXO_DATA_REUSE_EN_MASK                 0x1
#define PMIC_AUXADC_DCXO_DATA_REUSE_EN_SHIFT                11
#define PMIC_AUXADC_STATE_CS_S_ADDR                         \
	MT6359_AUXADC_CON21
#define PMIC_AUXADC_STATE_CS_S_MASK                         0xF
#define PMIC_AUXADC_STATE_CS_S_SHIFT                        12
#define PMIC_AUXADC_AUTORPT_PRD_ADDR                        \
	MT6359_AUXADC_AUTORPT0
#define PMIC_AUXADC_AUTORPT_PRD_MASK                        0x3FF
#define PMIC_AUXADC_AUTORPT_PRD_SHIFT                       0
#define PMIC_AUXADC_AUTORPT_EN_ADDR                         \
	MT6359_AUXADC_AUTORPT0
#define PMIC_AUXADC_AUTORPT_EN_MASK                         0x1
#define PMIC_AUXADC_AUTORPT_EN_SHIFT                        15
#define PMIC_AUXADC_ACCDET_AUTO_SPL_ADDR                    \
	MT6359_AUXADC_ACCDET
#define PMIC_AUXADC_ACCDET_AUTO_SPL_MASK                    0x1
#define PMIC_AUXADC_ACCDET_AUTO_SPL_SHIFT                   0
#define PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_ADDR               \
	MT6359_AUXADC_ACCDET
#define PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_MASK               0x1
#define PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_SHIFT              1
#define PMIC_AUXADC_ACCDET_DIG1_RSV0_ADDR                   \
	MT6359_AUXADC_ACCDET
#define PMIC_AUXADC_ACCDET_DIG1_RSV0_MASK                   0x3F
#define PMIC_AUXADC_ACCDET_DIG1_RSV0_SHIFT                  2
#define PMIC_AUXADC_ACCDET_DIG0_RSV0_ADDR                   \
	MT6359_AUXADC_ACCDET
#define PMIC_AUXADC_ACCDET_DIG0_RSV0_MASK                   0xFF
#define PMIC_AUXADC_ACCDET_DIG0_RSV0_SHIFT                  8
#define PMIC_AUXADC_FGADC_START_SW_ADDR                     \
	MT6359_AUXADC_DBG0
#define PMIC_AUXADC_FGADC_START_SW_MASK                     0x1
#define PMIC_AUXADC_FGADC_START_SW_SHIFT                    0
#define PMIC_AUXADC_FGADC_START_SEL_ADDR                    \
	MT6359_AUXADC_DBG0
#define PMIC_AUXADC_FGADC_START_SEL_MASK                    0x1
#define PMIC_AUXADC_FGADC_START_SEL_SHIFT                   1
#define PMIC_AUXADC_IMP_FGADC_R_SW_ADDR                     \
	MT6359_AUXADC_DBG0
#define PMIC_AUXADC_IMP_FGADC_R_SW_MASK                     0x1
#define PMIC_AUXADC_IMP_FGADC_R_SW_SHIFT                    2
#define PMIC_AUXADC_IMP_FGADC_R_SEL_ADDR                    \
	MT6359_AUXADC_DBG0
#define PMIC_AUXADC_IMP_FGADC_R_SEL_MASK                    0x1
#define PMIC_AUXADC_IMP_FGADC_R_SEL_SHIFT                   3
#define PMIC_AUXADC_BAT_PLUGIN_START_SW_ADDR                \
	MT6359_AUXADC_DBG0
#define PMIC_AUXADC_BAT_PLUGIN_START_SW_MASK                0x1
#define PMIC_AUXADC_BAT_PLUGIN_START_SW_SHIFT               4
#define PMIC_AUXADC_BAT_PLUGIN_START_SEL_ADDR               \
	MT6359_AUXADC_DBG0
#define PMIC_AUXADC_BAT_PLUGIN_START_SEL_MASK               0x1
#define PMIC_AUXADC_BAT_PLUGIN_START_SEL_SHIFT              5
#define PMIC_AUXADC_DBG_DIG0_RSV2_ADDR                      \
	MT6359_AUXADC_DBG0
#define PMIC_AUXADC_DBG_DIG0_RSV2_MASK                      0xF
#define PMIC_AUXADC_DBG_DIG0_RSV2_SHIFT                     6
#define PMIC_AUXADC_DBG_DIG1_RSV2_ADDR                      \
	MT6359_AUXADC_DBG0
#define PMIC_AUXADC_DBG_DIG1_RSV2_MASK                      0x3F
#define PMIC_AUXADC_DBG_DIG1_RSV2_SHIFT                     10
#define PMIC_AUXADC_NAG_EN_ADDR                             \
	MT6359_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_EN_MASK                             0x1
#define PMIC_AUXADC_NAG_EN_SHIFT                            0
#define PMIC_AUXADC_NAG_CLR_ADDR                            \
	MT6359_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_CLR_MASK                            0x1
#define PMIC_AUXADC_NAG_CLR_SHIFT                           1
#define PMIC_AUXADC_NAG_VBAT1_SEL_ADDR                      \
	MT6359_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_VBAT1_SEL_MASK                      0x1
#define PMIC_AUXADC_NAG_VBAT1_SEL_SHIFT                     2
#define PMIC_AUXADC_NAG_PRD_SEL_ADDR                        \
	MT6359_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_PRD_SEL_MASK                        0x3
#define PMIC_AUXADC_NAG_PRD_SEL_SHIFT                       3
#define PMIC_AUXADC_NAG_IRQ_EN_ADDR                         \
	MT6359_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_IRQ_EN_MASK                         0x1
#define PMIC_AUXADC_NAG_IRQ_EN_SHIFT                        10
#define PMIC_AUXADC_NAG_C_DLTV_IRQ_ADDR                     \
	MT6359_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_C_DLTV_IRQ_MASK                     0x1
#define PMIC_AUXADC_NAG_C_DLTV_IRQ_SHIFT                    15
#define PMIC_AUXADC_NAG_ZCV_ADDR                            \
	MT6359_AUXADC_NAG_1
#define PMIC_AUXADC_NAG_ZCV_MASK                            0x7FFF
#define PMIC_AUXADC_NAG_ZCV_SHIFT                           0
#define PMIC_AUXADC_NAG_C_DLTV_TH_15_0_ADDR                 \
	MT6359_AUXADC_NAG_2
#define PMIC_AUXADC_NAG_C_DLTV_TH_15_0_MASK                 0xFFFF
#define PMIC_AUXADC_NAG_C_DLTV_TH_15_0_SHIFT                0
#define PMIC_AUXADC_NAG_C_DLTV_TH_26_16_ADDR                \
	MT6359_AUXADC_NAG_3
#define PMIC_AUXADC_NAG_C_DLTV_TH_26_16_MASK                0x7FF
#define PMIC_AUXADC_NAG_C_DLTV_TH_26_16_SHIFT               0
#define PMIC_AUXADC_NAG_CNT_15_0_ADDR                       \
	MT6359_AUXADC_NAG_4
#define PMIC_AUXADC_NAG_CNT_15_0_MASK                       0xFFFF
#define PMIC_AUXADC_NAG_CNT_15_0_SHIFT                      0
#define PMIC_AUXADC_NAG_CNT_25_16_ADDR                      \
	MT6359_AUXADC_NAG_5
#define PMIC_AUXADC_NAG_CNT_25_16_MASK                      0x3FF
#define PMIC_AUXADC_NAG_CNT_25_16_SHIFT                     0
#define PMIC_AUXADC_NAG_DLTV_ADDR                           \
	MT6359_AUXADC_NAG_6
#define PMIC_AUXADC_NAG_DLTV_MASK                           0xFFFF
#define PMIC_AUXADC_NAG_DLTV_SHIFT                          0
#define PMIC_AUXADC_NAG_C_DLTV_15_0_ADDR                    \
	MT6359_AUXADC_NAG_7
#define PMIC_AUXADC_NAG_C_DLTV_15_0_MASK                    0xFFFF
#define PMIC_AUXADC_NAG_C_DLTV_15_0_SHIFT                   0
#define PMIC_AUXADC_NAG_C_DLTV_26_16_ADDR                   \
	MT6359_AUXADC_NAG_8
#define PMIC_AUXADC_NAG_C_DLTV_26_16_MASK                   0x7FF
#define PMIC_AUXADC_NAG_C_DLTV_26_16_SHIFT                  0
#define PMIC_AUXADC_NAG_AUXADC_START_ADDR                   \
	MT6359_AUXADC_NAG_9
#define PMIC_AUXADC_NAG_AUXADC_START_MASK                   0x1
#define PMIC_AUXADC_NAG_AUXADC_START_SHIFT                  0
#define PMIC_AUXADC_NAG_STATE_ADDR                          \
	MT6359_AUXADC_NAG_9
#define PMIC_AUXADC_NAG_STATE_MASK                          0x7
#define PMIC_AUXADC_NAG_STATE_SHIFT                         1
#define PMIC_AUXADC_ADC_OUT_NAG_ADDR                        \
	MT6359_AUXADC_NAG_10
#define PMIC_AUXADC_ADC_OUT_NAG_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_NAG_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_NAG_ADDR                        \
	MT6359_AUXADC_NAG_10
#define PMIC_AUXADC_ADC_RDY_NAG_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_NAG_SHIFT                       15
#define PMIC_AUXADC_NAG_CK_SW_EN_ADDR                       \
	MT6359_AUXADC_NAG_11
#define PMIC_AUXADC_NAG_CK_SW_EN_MASK                       0x1
#define PMIC_AUXADC_NAG_CK_SW_EN_SHIFT                      0
#define PMIC_AUXADC_NAG_CK_SW_MODE_ADDR                     \
	MT6359_AUXADC_NAG_11
#define PMIC_AUXADC_NAG_CK_SW_MODE_MASK                     0x1
#define PMIC_AUXADC_NAG_CK_SW_MODE_SHIFT                    1
#define PMIC_AUXADC_ADC_BUSY_IN_NAG_ADDR                    \
	MT6359_AUXADC_NAG_11
#define PMIC_AUXADC_ADC_BUSY_IN_NAG_MASK                    0x1
#define PMIC_AUXADC_ADC_BUSY_IN_NAG_SHIFT                   15
#define PMIC_AUXADC_DIG_3_ELR_LEN_ADDR                      \
	MT6359_AUXADC_DIG_3_ELR_NUM
#define PMIC_AUXADC_DIG_3_ELR_LEN_MASK                      0xFF
#define PMIC_AUXADC_DIG_3_ELR_LEN_SHIFT                     0
#define PMIC_EFUSE_GAIN_CH7_TRIM_ADDR                       \
	MT6359_AUXADC_DIG_3_ELR0
#define PMIC_EFUSE_GAIN_CH7_TRIM_MASK                       0x7FFF
#define PMIC_EFUSE_GAIN_CH7_TRIM_SHIFT                      0
#define PMIC_EFUSE_OFFSET_CH7_TRIM_ADDR                     \
	MT6359_AUXADC_DIG_3_ELR1
#define PMIC_EFUSE_OFFSET_CH7_TRIM_MASK                     0x7FFF
#define PMIC_EFUSE_OFFSET_CH7_TRIM_SHIFT                    0
#define PMIC_EFUSE_GAIN_CH4_TRIM_ADDR                       \
	MT6359_AUXADC_DIG_3_ELR2
#define PMIC_EFUSE_GAIN_CH4_TRIM_MASK                       0x7FFF
#define PMIC_EFUSE_GAIN_CH4_TRIM_SHIFT                      0
#define PMIC_EFUSE_OFFSET_CH4_TRIM_ADDR                     \
	MT6359_AUXADC_DIG_3_ELR3
#define PMIC_EFUSE_OFFSET_CH4_TRIM_MASK                     0x7FFF
#define PMIC_EFUSE_OFFSET_CH4_TRIM_SHIFT                    0
#define PMIC_EFUSE_GAIN_CH0_TRIM_ADDR                       \
	MT6359_AUXADC_DIG_3_ELR4
#define PMIC_EFUSE_GAIN_CH0_TRIM_MASK                       0x7FFF
#define PMIC_EFUSE_GAIN_CH0_TRIM_SHIFT                      0
#define PMIC_EFUSE_OFFSET_CH0_TRIM_ADDR                     \
	MT6359_AUXADC_DIG_3_ELR5
#define PMIC_EFUSE_OFFSET_CH0_TRIM_MASK                     0x7FFF
#define PMIC_EFUSE_OFFSET_CH0_TRIM_SHIFT                    0
#define PMIC_AUXADC_SW_GAIN_TRIM_ADDR                       \
	MT6359_AUXADC_DIG_3_ELR6
#define PMIC_AUXADC_SW_GAIN_TRIM_MASK                       0x7FFF
#define PMIC_AUXADC_SW_GAIN_TRIM_SHIFT                      0
#define PMIC_AUXADC_SW_OFFSET_TRIM_ADDR                     \
	MT6359_AUXADC_DIG_3_ELR7
#define PMIC_AUXADC_SW_OFFSET_TRIM_MASK                     0x7FFF
#define PMIC_AUXADC_SW_OFFSET_TRIM_SHIFT                    0
#define PMIC_AUXADC_EFUSE_ID_ADDR                           \
	MT6359_AUXADC_DIG_3_ELR8
#define PMIC_AUXADC_EFUSE_ID_MASK                           0x1
#define PMIC_AUXADC_EFUSE_ID_SHIFT                          0
#define PMIC_AUXADC_EFUSE_O_SLOPE_ADDR                      \
	MT6359_AUXADC_DIG_3_ELR8
#define PMIC_AUXADC_EFUSE_O_SLOPE_MASK                      0x3F
#define PMIC_AUXADC_EFUSE_O_SLOPE_SHIFT                     1
#define PMIC_AUXADC_EFUSE_O_SLOPE_SIGN_ADDR                 \
	MT6359_AUXADC_DIG_3_ELR8
#define PMIC_AUXADC_EFUSE_O_SLOPE_SIGN_MASK                 0x1
#define PMIC_AUXADC_EFUSE_O_SLOPE_SIGN_SHIFT                7
#define PMIC_AUXADC_EFUSE_DEGC_CALI_ADDR                    \
	MT6359_AUXADC_DIG_3_ELR8
#define PMIC_AUXADC_EFUSE_DEGC_CALI_MASK                    0x3F
#define PMIC_AUXADC_EFUSE_DEGC_CALI_SHIFT                   8
#define PMIC_AUXADC_EFUSE_ADC_CALI_EN_ADDR                  \
	MT6359_AUXADC_DIG_3_ELR8
#define PMIC_AUXADC_EFUSE_ADC_CALI_EN_MASK                  0x1
#define PMIC_AUXADC_EFUSE_ADC_CALI_EN_SHIFT                 14
#define PMIC_AUXADC_EFUSE_RSV0_ADDR                         \
	MT6359_AUXADC_DIG_3_ELR8
#define PMIC_AUXADC_EFUSE_RSV0_MASK                         0x1
#define PMIC_AUXADC_EFUSE_RSV0_SHIFT                        15
#define PMIC_AUXADC_EFUSE_O_VTS_ADDR                        \
	MT6359_AUXADC_DIG_3_ELR9
#define PMIC_AUXADC_EFUSE_O_VTS_MASK                        0x1FFF
#define PMIC_AUXADC_EFUSE_O_VTS_SHIFT                       0
#define PMIC_AUXADC_EFUSE_RSV1_ADDR                         \
	MT6359_AUXADC_DIG_3_ELR9
#define PMIC_AUXADC_EFUSE_RSV1_MASK                         0x7
#define PMIC_AUXADC_EFUSE_RSV1_SHIFT                        13
#define PMIC_AUXADC_EFUSE_O_VTS_2_ADDR                      \
	MT6359_AUXADC_DIG_3_ELR10
#define PMIC_AUXADC_EFUSE_O_VTS_2_MASK                      0x1FFF
#define PMIC_AUXADC_EFUSE_O_VTS_2_SHIFT                     0
#define PMIC_AUXADC_EFUSE_RSV2_ADDR                         \
	MT6359_AUXADC_DIG_3_ELR10
#define PMIC_AUXADC_EFUSE_RSV2_MASK                         0x7
#define PMIC_AUXADC_EFUSE_RSV2_SHIFT                        13
#define PMIC_AUXADC_EFUSE_O_VTS_3_ADDR                      \
	MT6359_AUXADC_DIG_3_ELR11
#define PMIC_AUXADC_EFUSE_O_VTS_3_MASK                      0x1FFF
#define PMIC_AUXADC_EFUSE_O_VTS_3_SHIFT                     0
#define PMIC_AUXADC_EFUSE_RSV3_ADDR                         \
	MT6359_AUXADC_DIG_3_ELR11
#define PMIC_AUXADC_EFUSE_RSV3_MASK                         0x7
#define PMIC_AUXADC_EFUSE_RSV3_SHIFT                        13
#define PMIC_AUXADC_EFUSE_O_VTS_4_ADDR                      \
	MT6359_AUXADC_DIG_3_ELR12
#define PMIC_AUXADC_EFUSE_O_VTS_4_MASK                      0x1FFF
#define PMIC_AUXADC_EFUSE_O_VTS_4_SHIFT                     0
#define PMIC_AUXADC_EFUSE_RSV4_ADDR                         \
	MT6359_AUXADC_DIG_3_ELR12
#define PMIC_AUXADC_EFUSE_RSV4_MASK                         0x7
#define PMIC_AUXADC_EFUSE_RSV4_SHIFT                        13
#define PMIC_AUXADC_EFUSE_GAIN_AUX_ADDR                     \
	MT6359_AUXADC_DIG_3_ELR13
#define PMIC_AUXADC_EFUSE_GAIN_AUX_MASK                     0xFF
#define PMIC_AUXADC_EFUSE_GAIN_AUX_SHIFT                    0
#define PMIC_AUXADC_EFUSE_RSV5_ADDR                         \
	MT6359_AUXADC_DIG_3_ELR13
#define PMIC_AUXADC_EFUSE_RSV5_MASK                         0xFF
#define PMIC_AUXADC_EFUSE_RSV5_SHIFT                        8
#define PMIC_AUXADC_EFUSE_GAIN_BGRL_ADDR                    \
	MT6359_AUXADC_DIG_3_ELR14
#define PMIC_AUXADC_EFUSE_GAIN_BGRL_MASK                    0x7F
#define PMIC_AUXADC_EFUSE_GAIN_BGRL_SHIFT                   0
#define PMIC_AUXADC_EFUSE_GAIN_BGRH_ADDR                    \
	MT6359_AUXADC_DIG_3_ELR14
#define PMIC_AUXADC_EFUSE_GAIN_BGRH_MASK                    0x7F
#define PMIC_AUXADC_EFUSE_GAIN_BGRH_SHIFT                   7
#define PMIC_AUXADC_EFUSE_RSV6_ADDR                         \
	MT6359_AUXADC_DIG_3_ELR14
#define PMIC_AUXADC_EFUSE_RSV6_MASK                         0x3
#define PMIC_AUXADC_EFUSE_RSV6_SHIFT                        14
#define PMIC_AUXADC_EFUSE_CALI_FROM_EFUSE_EN_ADDR           \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_CALI_FROM_EFUSE_EN_MASK           0x1
#define PMIC_AUXADC_EFUSE_CALI_FROM_EFUSE_EN_SHIFT          0
#define PMIC_AUXADC_EFUSE_ADC_BGRCALI_EN_ADDR               \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_ADC_BGRCALI_EN_MASK               0x1
#define PMIC_AUXADC_EFUSE_ADC_BGRCALI_EN_SHIFT              1
#define PMIC_AUXADC_EFUSE_ADC_AUXCALI_EN_ADDR               \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_ADC_AUXCALI_EN_MASK               0x1
#define PMIC_AUXADC_EFUSE_ADC_AUXCALI_EN_SHIFT              2
#define PMIC_AUXADC_EFUSE_TRMPL_CALI_ADDR                   \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_TRMPL_CALI_MASK                   0x7
#define PMIC_AUXADC_EFUSE_TRMPL_CALI_SHIFT                  3
#define PMIC_AUXADC_EFUSE_TRMPH_CALI_ADDR                   \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_TRMPH_CALI_MASK                   0x7
#define PMIC_AUXADC_EFUSE_TRMPH_CALI_SHIFT                  6
#define PMIC_AUXADC_EFUSE_SIGN_BGRL_ADDR                    \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_SIGN_BGRL_MASK                    0x1
#define PMIC_AUXADC_EFUSE_SIGN_BGRL_SHIFT                   9
#define PMIC_AUXADC_EFUSE_SIGN_BGRH_ADDR                    \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_SIGN_BGRH_MASK                    0x1
#define PMIC_AUXADC_EFUSE_SIGN_BGRH_SHIFT                   10
#define PMIC_AUXADC_EFUSE_SIGN_AUX_ADDR                     \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_SIGN_AUX_MASK                     0x1
#define PMIC_AUXADC_EFUSE_SIGN_AUX_SHIFT                    11
#define PMIC_AUXADC_EFUSE_RSV7_ADDR                         \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_RSV7_MASK                         0xF
#define PMIC_AUXADC_EFUSE_RSV7_SHIFT                        12
#define PMIC_AUXADC_EFUSE_VBG12_ADDR                        \
	MT6359_AUXADC_DIG_3_ELR16
#define PMIC_AUXADC_EFUSE_VBG12_MASK                        0x7F
#define PMIC_AUXADC_EFUSE_VBG12_SHIFT                       0
#define PMIC_AUXADC_EFUSE_VAUX18_ADDR                       \
	MT6359_AUXADC_DIG_3_ELR16
#define PMIC_AUXADC_EFUSE_VAUX18_MASK                       0x7F
#define PMIC_AUXADC_EFUSE_VAUX18_SHIFT                      7
#define PMIC_AUXADC_DIG_4_ANA_ID_ADDR                       \
	MT6359_AUXADC_DIG_4_DSN_ID
#define PMIC_AUXADC_DIG_4_ANA_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_4_ANA_ID_SHIFT                      0
#define PMIC_AUXADC_DIG_4_DIG_ID_ADDR                       \
	MT6359_AUXADC_DIG_4_DSN_ID
#define PMIC_AUXADC_DIG_4_DIG_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_4_DIG_ID_SHIFT                      8
#define PMIC_AUXADC_DIG_4_ANA_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_4_DSN_REV0
#define PMIC_AUXADC_DIG_4_ANA_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_4_ANA_MINOR_REV_SHIFT               0
#define PMIC_AUXADC_DIG_4_ANA_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_4_DSN_REV0
#define PMIC_AUXADC_DIG_4_ANA_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_4_ANA_MAJOR_REV_SHIFT               4
#define PMIC_AUXADC_DIG_4_DIG_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_4_DSN_REV0
#define PMIC_AUXADC_DIG_4_DIG_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_4_DIG_MINOR_REV_SHIFT               8
#define PMIC_AUXADC_DIG_4_DIG_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_4_DSN_REV0
#define PMIC_AUXADC_DIG_4_DIG_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_4_DIG_MAJOR_REV_SHIFT               12
#define PMIC_AUXADC_DIG_4_DSN_CBS_ADDR                      \
	MT6359_AUXADC_DIG_4_DSN_DBI
#define PMIC_AUXADC_DIG_4_DSN_CBS_MASK                      0x3
#define PMIC_AUXADC_DIG_4_DSN_CBS_SHIFT                     0
#define PMIC_AUXADC_DIG_4_DSN_BIX_ADDR                      \
	MT6359_AUXADC_DIG_4_DSN_DBI
#define PMIC_AUXADC_DIG_4_DSN_BIX_MASK                      0x3
#define PMIC_AUXADC_DIG_4_DSN_BIX_SHIFT                     2
#define PMIC_AUXADC_DIG_4_DSN_ESP_ADDR                      \
	MT6359_AUXADC_DIG_4_DSN_DBI
#define PMIC_AUXADC_DIG_4_DSN_ESP_MASK                      0xFF
#define PMIC_AUXADC_DIG_4_DSN_ESP_SHIFT                     8
#define PMIC_AUXADC_DIG_4_DSN_FPI_ADDR                      \
	MT6359_AUXADC_DIG_4_DSN_DXI
#define PMIC_AUXADC_DIG_4_DSN_FPI_MASK                      0xFF
#define PMIC_AUXADC_DIG_4_DSN_FPI_SHIFT                     0
#define PMIC_AUXADC_IMP_EN_ADDR                             \
	MT6359_AUXADC_IMP0
#define PMIC_AUXADC_IMP_EN_MASK                             0x1
#define PMIC_AUXADC_IMP_EN_SHIFT                            0
#define PMIC_AUXADC_IMP_PRD_SEL_ADDR                        \
	MT6359_AUXADC_IMP1
#define PMIC_AUXADC_IMP_PRD_SEL_MASK                        0x3
#define PMIC_AUXADC_IMP_PRD_SEL_SHIFT                       0
#define PMIC_AUXADC_IMP_CNT_SEL_ADDR                        \
	MT6359_AUXADC_IMP1
#define PMIC_AUXADC_IMP_CNT_SEL_MASK                        0x3
#define PMIC_AUXADC_IMP_CNT_SEL_SHIFT                       2
#define PMIC_AUXADC_IMPEDANCE_CHSEL_ADDR                    \
	MT6359_AUXADC_IMP1
#define PMIC_AUXADC_IMPEDANCE_CHSEL_MASK                    0x1
#define PMIC_AUXADC_IMPEDANCE_CHSEL_SHIFT                   4
#define PMIC_AUXADC_IMPEDANCE_IRQ_STATUS_ADDR               \
	MT6359_AUXADC_IMP1
#define PMIC_AUXADC_IMPEDANCE_IRQ_STATUS_MASK               0x1
#define PMIC_AUXADC_IMPEDANCE_IRQ_STATUS_SHIFT              15
#define PMIC_AUXADC_IMP_START_ADDR                          \
	MT6359_AUXADC_IMP2
#define PMIC_AUXADC_IMP_START_MASK                          0x1
#define PMIC_AUXADC_IMP_START_SHIFT                         0
#define PMIC_AUXADC_IMP_STATE_ADDR                          \
	MT6359_AUXADC_IMP2
#define PMIC_AUXADC_IMP_STATE_MASK                          0xF
#define PMIC_AUXADC_IMP_STATE_SHIFT                         1
#define PMIC_AUXADC_IMP_COUNT_ADDR                          \
	MT6359_AUXADC_IMP2
#define PMIC_AUXADC_IMP_COUNT_MASK                          0xF
#define PMIC_AUXADC_IMP_COUNT_SHIFT                         5
#define PMIC_AUXADC_IMP_FGADC_R_S_ADDR                      \
	MT6359_AUXADC_IMP2
#define PMIC_AUXADC_IMP_FGADC_R_S_MASK                      0x1
#define PMIC_AUXADC_IMP_FGADC_R_S_SHIFT                     9
#define PMIC_FGADC_AUXADC_IMP_R_DONE_S_ADDR                 \
	MT6359_AUXADC_IMP2
#define PMIC_FGADC_AUXADC_IMP_R_DONE_S_MASK                 0x1
#define PMIC_FGADC_AUXADC_IMP_R_DONE_S_SHIFT                10
#define PMIC_AUXADC_ADC_OUT_IMP_ADDR                        \
	MT6359_AUXADC_IMP3
#define PMIC_AUXADC_ADC_OUT_IMP_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_IMP_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_IMP_ADDR                        \
	MT6359_AUXADC_IMP3
#define PMIC_AUXADC_ADC_RDY_IMP_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_IMP_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_IMP_AVG_ADDR                    \
	MT6359_AUXADC_IMP4
#define PMIC_AUXADC_ADC_OUT_IMP_AVG_MASK                    0x7FFF
#define PMIC_AUXADC_ADC_OUT_IMP_AVG_SHIFT                   0
#define PMIC_AUXADC_ADC_RDY_IMP_AVG_ADDR                    \
	MT6359_AUXADC_IMP4
#define PMIC_AUXADC_ADC_RDY_IMP_AVG_MASK                    0x1
#define PMIC_AUXADC_ADC_RDY_IMP_AVG_SHIFT                   15
#define PMIC_AUXADC_IMP_CK_SW_EN_ADDR                       \
	MT6359_AUXADC_IMP5
#define PMIC_AUXADC_IMP_CK_SW_EN_MASK                       0x1
#define PMIC_AUXADC_IMP_CK_SW_EN_SHIFT                      0
#define PMIC_AUXADC_IMP_CK_SW_MODE_ADDR                     \
	MT6359_AUXADC_IMP5
#define PMIC_AUXADC_IMP_CK_SW_MODE_MASK                     0x1
#define PMIC_AUXADC_IMP_CK_SW_MODE_SHIFT                    1
#define PMIC_AUXADC_ADC_BUSY_IN_IMP_ADDR                    \
	MT6359_AUXADC_IMP5
#define PMIC_AUXADC_ADC_BUSY_IN_IMP_MASK                    0x1
#define PMIC_AUXADC_ADC_BUSY_IN_IMP_SHIFT                   15
#define PMIC_AUXADC_LBAT_EN_ADDR                            \
	MT6359_AUXADC_LBAT0
#define PMIC_AUXADC_LBAT_EN_MASK                            0x1
#define PMIC_AUXADC_LBAT_EN_SHIFT                           0
#define PMIC_AUXADC_LBAT_DET_PRD_SEL_ADDR                   \
	MT6359_AUXADC_LBAT1
#define PMIC_AUXADC_LBAT_DET_PRD_SEL_MASK                   0x3
#define PMIC_AUXADC_LBAT_DET_PRD_SEL_SHIFT                  0
#define PMIC_AUXADC_LBAT_DEBT_MAX_SEL_ADDR                  \
	MT6359_AUXADC_LBAT1
#define PMIC_AUXADC_LBAT_DEBT_MAX_SEL_MASK                  0x3
#define PMIC_AUXADC_LBAT_DEBT_MAX_SEL_SHIFT                 2
#define PMIC_AUXADC_LBAT_DEBT_MIN_SEL_ADDR                  \
	MT6359_AUXADC_LBAT1
#define PMIC_AUXADC_LBAT_DEBT_MIN_SEL_MASK                  0x3
#define PMIC_AUXADC_LBAT_DEBT_MIN_SEL_SHIFT                 4
#define PMIC_AUXADC_LBAT_VOLT_MAX_ADDR                      \
	MT6359_AUXADC_LBAT2
#define PMIC_AUXADC_LBAT_VOLT_MAX_MASK                      0xFFF
#define PMIC_AUXADC_LBAT_VOLT_MAX_SHIFT                     0
#define PMIC_AUXADC_LBAT_IRQ_EN_MAX_ADDR                    \
	MT6359_AUXADC_LBAT2
#define PMIC_AUXADC_LBAT_IRQ_EN_MAX_MASK                    0x1
#define PMIC_AUXADC_LBAT_IRQ_EN_MAX_SHIFT                   12
#define PMIC_AUXADC_LBAT_DET_MAX_ADDR                       \
	MT6359_AUXADC_LBAT2
#define PMIC_AUXADC_LBAT_DET_MAX_MASK                       0x1
#define PMIC_AUXADC_LBAT_DET_MAX_SHIFT                      13
#define PMIC_AUXADC_LBAT_MAX_IRQ_B_ADDR                     \
	MT6359_AUXADC_LBAT2
#define PMIC_AUXADC_LBAT_MAX_IRQ_B_MASK                     0x1
#define PMIC_AUXADC_LBAT_MAX_IRQ_B_SHIFT                    15
#define PMIC_AUXADC_LBAT_VOLT_MIN_ADDR                      \
	MT6359_AUXADC_LBAT3
#define PMIC_AUXADC_LBAT_VOLT_MIN_MASK                      0xFFF
#define PMIC_AUXADC_LBAT_VOLT_MIN_SHIFT                     0
#define PMIC_AUXADC_LBAT_IRQ_EN_MIN_ADDR                    \
	MT6359_AUXADC_LBAT3
#define PMIC_AUXADC_LBAT_IRQ_EN_MIN_MASK                    0x1
#define PMIC_AUXADC_LBAT_IRQ_EN_MIN_SHIFT                   12
#define PMIC_AUXADC_LBAT_DET_MIN_ADDR                       \
	MT6359_AUXADC_LBAT3
#define PMIC_AUXADC_LBAT_DET_MIN_MASK                       0x1
#define PMIC_AUXADC_LBAT_DET_MIN_SHIFT                      13
#define PMIC_AUXADC_LBAT_MIN_IRQ_B_ADDR                     \
	MT6359_AUXADC_LBAT3
#define PMIC_AUXADC_LBAT_MIN_IRQ_B_MASK                     0x1
#define PMIC_AUXADC_LBAT_MIN_IRQ_B_SHIFT                    15
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_ADDR            \
	MT6359_AUXADC_LBAT4
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_MASK            0xF
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_SHIFT           0
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_ADDR            \
	MT6359_AUXADC_LBAT5
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_MASK            0xF
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_SHIFT           0
#define PMIC_AUXADC_LBAT_STATE_ADDR                         \
	MT6359_AUXADC_LBAT6
#define PMIC_AUXADC_LBAT_STATE_MASK                         0x7
#define PMIC_AUXADC_LBAT_STATE_SHIFT                        12
#define PMIC_AUXADC_LBAT_AUXADC_START_ADDR                  \
	MT6359_AUXADC_LBAT6
#define PMIC_AUXADC_LBAT_AUXADC_START_MASK                  0x1
#define PMIC_AUXADC_LBAT_AUXADC_START_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_LBAT_ADDR                       \
	MT6359_AUXADC_LBAT7
#define PMIC_AUXADC_ADC_OUT_LBAT_MASK                       0xFFF
#define PMIC_AUXADC_ADC_OUT_LBAT_SHIFT                      0
#define PMIC_AUXADC_ADC_RDY_LBAT_ADDR                       \
	MT6359_AUXADC_LBAT7
#define PMIC_AUXADC_ADC_RDY_LBAT_MASK                       0x1
#define PMIC_AUXADC_ADC_RDY_LBAT_SHIFT                      15
#define PMIC_AUXADC_LBAT_CK_SW_EN_ADDR                      \
	MT6359_AUXADC_LBAT8
#define PMIC_AUXADC_LBAT_CK_SW_EN_MASK                      0x1
#define PMIC_AUXADC_LBAT_CK_SW_EN_SHIFT                     0
#define PMIC_AUXADC_LBAT_CK_SW_MODE_ADDR                    \
	MT6359_AUXADC_LBAT8
#define PMIC_AUXADC_LBAT_CK_SW_MODE_MASK                    0x1
#define PMIC_AUXADC_LBAT_CK_SW_MODE_SHIFT                   1
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT_ADDR                   \
	MT6359_AUXADC_LBAT8
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT_MASK                   0x1
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT_SHIFT                  15
#define PMIC_AUXADC_BAT_TEMP_EN_ADDR                        \
	MT6359_AUXADC_BAT_TEMP_0
#define PMIC_AUXADC_BAT_TEMP_EN_MASK                        0x1
#define PMIC_AUXADC_BAT_TEMP_EN_SHIFT                       0
#define PMIC_AUXADC_BAT_TEMP_FROZE_EN_ADDR                  \
	MT6359_AUXADC_BAT_TEMP_1
#define PMIC_AUXADC_BAT_TEMP_FROZE_EN_MASK                  0x1
#define PMIC_AUXADC_BAT_TEMP_FROZE_EN_SHIFT                 0
#define PMIC_AUXADC_BAT_TEMP_DET_PRD_SEL_ADDR               \
	MT6359_AUXADC_BAT_TEMP_2
#define PMIC_AUXADC_BAT_TEMP_DET_PRD_SEL_MASK               0x3
#define PMIC_AUXADC_BAT_TEMP_DET_PRD_SEL_SHIFT              0
#define PMIC_AUXADC_BAT_TEMP_DEBT_MAX_SEL_ADDR              \
	MT6359_AUXADC_BAT_TEMP_2
#define PMIC_AUXADC_BAT_TEMP_DEBT_MAX_SEL_MASK              0x3
#define PMIC_AUXADC_BAT_TEMP_DEBT_MAX_SEL_SHIFT             2
#define PMIC_AUXADC_BAT_TEMP_DEBT_MIN_SEL_ADDR              \
	MT6359_AUXADC_BAT_TEMP_2
#define PMIC_AUXADC_BAT_TEMP_DEBT_MIN_SEL_MASK              0x3
#define PMIC_AUXADC_BAT_TEMP_DEBT_MIN_SEL_SHIFT             4
#define PMIC_AUXADC_BAT_TEMP_VOLT_MAX_ADDR                  \
	MT6359_AUXADC_BAT_TEMP_3
#define PMIC_AUXADC_BAT_TEMP_VOLT_MAX_MASK                  0xFFF
#define PMIC_AUXADC_BAT_TEMP_VOLT_MAX_SHIFT                 0
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MAX_ADDR                \
	MT6359_AUXADC_BAT_TEMP_3
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MAX_MASK                0x1
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MAX_SHIFT               12
#define PMIC_AUXADC_BAT_TEMP_DET_MAX_ADDR                   \
	MT6359_AUXADC_BAT_TEMP_3
#define PMIC_AUXADC_BAT_TEMP_DET_MAX_MASK                   0x1
#define PMIC_AUXADC_BAT_TEMP_DET_MAX_SHIFT                  13
#define PMIC_AUXADC_BAT_TEMP_MAX_IRQ_B_ADDR                 \
	MT6359_AUXADC_BAT_TEMP_3
#define PMIC_AUXADC_BAT_TEMP_MAX_IRQ_B_MASK                 0x1
#define PMIC_AUXADC_BAT_TEMP_MAX_IRQ_B_SHIFT                15
#define PMIC_AUXADC_BAT_TEMP_VOLT_MIN_ADDR                  \
	MT6359_AUXADC_BAT_TEMP_4
#define PMIC_AUXADC_BAT_TEMP_VOLT_MIN_MASK                  0xFFF
#define PMIC_AUXADC_BAT_TEMP_VOLT_MIN_SHIFT                 0
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MIN_ADDR                \
	MT6359_AUXADC_BAT_TEMP_4
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MIN_MASK                0x1
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MIN_SHIFT               12
#define PMIC_AUXADC_BAT_TEMP_DET_MIN_ADDR                   \
	MT6359_AUXADC_BAT_TEMP_4
#define PMIC_AUXADC_BAT_TEMP_DET_MIN_MASK                   0x1
#define PMIC_AUXADC_BAT_TEMP_DET_MIN_SHIFT                  13
#define PMIC_AUXADC_BAT_TEMP_MIN_IRQ_B_ADDR                 \
	MT6359_AUXADC_BAT_TEMP_4
#define PMIC_AUXADC_BAT_TEMP_MIN_IRQ_B_MASK                 0x1
#define PMIC_AUXADC_BAT_TEMP_MIN_IRQ_B_SHIFT                15
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MAX_ADDR        \
	MT6359_AUXADC_BAT_TEMP_5
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MAX_MASK        0xF
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MAX_SHIFT       0
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MIN_ADDR        \
	MT6359_AUXADC_BAT_TEMP_6
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MIN_MASK        0xF
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MIN_SHIFT       0
#define PMIC_AUXADC_BAT_TEMP_STATE_ADDR                     \
	MT6359_AUXADC_BAT_TEMP_7
#define PMIC_AUXADC_BAT_TEMP_STATE_MASK                     0x7
#define PMIC_AUXADC_BAT_TEMP_STATE_SHIFT                    12
#define PMIC_AUXADC_BAT_TEMP_AUXADC_START_ADDR              \
	MT6359_AUXADC_BAT_TEMP_7
#define PMIC_AUXADC_BAT_TEMP_AUXADC_START_MASK              0x1
#define PMIC_AUXADC_BAT_TEMP_AUXADC_START_SHIFT             15
#define PMIC_AUXADC_ADC_OUT_BAT_TEMP_ADDR                   \
	MT6359_AUXADC_BAT_TEMP_8
#define PMIC_AUXADC_ADC_OUT_BAT_TEMP_MASK                   0xFFF
#define PMIC_AUXADC_ADC_OUT_BAT_TEMP_SHIFT                  0
#define PMIC_AUXADC_ADC_RDY_BAT_TEMP_ADDR                   \
	MT6359_AUXADC_BAT_TEMP_8
#define PMIC_AUXADC_ADC_RDY_BAT_TEMP_MASK                   0x1
#define PMIC_AUXADC_ADC_RDY_BAT_TEMP_SHIFT                  15
#define PMIC_AUXADC_BAT_TEMP_CK_SW_EN_ADDR                  \
	MT6359_AUXADC_BAT_TEMP_9
#define PMIC_AUXADC_BAT_TEMP_CK_SW_EN_MASK                  0x1
#define PMIC_AUXADC_BAT_TEMP_CK_SW_EN_SHIFT                 0
#define PMIC_AUXADC_BAT_TEMP_CK_SW_MODE_ADDR                \
	MT6359_AUXADC_BAT_TEMP_9
#define PMIC_AUXADC_BAT_TEMP_CK_SW_MODE_MASK                0x1
#define PMIC_AUXADC_BAT_TEMP_CK_SW_MODE_SHIFT               1
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_TEMP_ADDR               \
	MT6359_AUXADC_BAT_TEMP_9
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_TEMP_MASK               0x1
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_TEMP_SHIFT              15
#define PMIC_AUXADC_LBAT2_EN_ADDR                           \
	MT6359_AUXADC_LBAT2_0
#define PMIC_AUXADC_LBAT2_EN_MASK                           0x1
#define PMIC_AUXADC_LBAT2_EN_SHIFT                          0
#define PMIC_AUXADC_LBAT2_DET_PRD_SEL_ADDR                  \
	MT6359_AUXADC_LBAT2_1
#define PMIC_AUXADC_LBAT2_DET_PRD_SEL_MASK                  0x3
#define PMIC_AUXADC_LBAT2_DET_PRD_SEL_SHIFT                 0
#define PMIC_AUXADC_LBAT2_DEBT_MAX_SEL_ADDR                 \
	MT6359_AUXADC_LBAT2_1
#define PMIC_AUXADC_LBAT2_DEBT_MAX_SEL_MASK                 0x3
#define PMIC_AUXADC_LBAT2_DEBT_MAX_SEL_SHIFT                2
#define PMIC_AUXADC_LBAT2_DEBT_MIN_SEL_ADDR                 \
	MT6359_AUXADC_LBAT2_1
#define PMIC_AUXADC_LBAT2_DEBT_MIN_SEL_MASK                 0x3
#define PMIC_AUXADC_LBAT2_DEBT_MIN_SEL_SHIFT                4
#define PMIC_AUXADC_LBAT2_VOLT_MAX_ADDR                     \
	MT6359_AUXADC_LBAT2_2
#define PMIC_AUXADC_LBAT2_VOLT_MAX_MASK                     0xFFF
#define PMIC_AUXADC_LBAT2_VOLT_MAX_SHIFT                    0
#define PMIC_AUXADC_LBAT2_IRQ_EN_MAX_ADDR                   \
	MT6359_AUXADC_LBAT2_2
#define PMIC_AUXADC_LBAT2_IRQ_EN_MAX_MASK                   0x1
#define PMIC_AUXADC_LBAT2_IRQ_EN_MAX_SHIFT                  12
#define PMIC_AUXADC_LBAT2_DET_MAX_ADDR                      \
	MT6359_AUXADC_LBAT2_2
#define PMIC_AUXADC_LBAT2_DET_MAX_MASK                      0x1
#define PMIC_AUXADC_LBAT2_DET_MAX_SHIFT                     13
#define PMIC_AUXADC_LBAT2_MAX_IRQ_B_ADDR                    \
	MT6359_AUXADC_LBAT2_2
#define PMIC_AUXADC_LBAT2_MAX_IRQ_B_MASK                    0x1
#define PMIC_AUXADC_LBAT2_MAX_IRQ_B_SHIFT                   15
#define PMIC_AUXADC_LBAT2_VOLT_MIN_ADDR                     \
	MT6359_AUXADC_LBAT2_3
#define PMIC_AUXADC_LBAT2_VOLT_MIN_MASK                     0xFFF
#define PMIC_AUXADC_LBAT2_VOLT_MIN_SHIFT                    0
#define PMIC_AUXADC_LBAT2_IRQ_EN_MIN_ADDR                   \
	MT6359_AUXADC_LBAT2_3
#define PMIC_AUXADC_LBAT2_IRQ_EN_MIN_MASK                   0x1
#define PMIC_AUXADC_LBAT2_IRQ_EN_MIN_SHIFT                  12
#define PMIC_AUXADC_LBAT2_DET_MIN_ADDR                      \
	MT6359_AUXADC_LBAT2_3
#define PMIC_AUXADC_LBAT2_DET_MIN_MASK                      0x1
#define PMIC_AUXADC_LBAT2_DET_MIN_SHIFT                     13
#define PMIC_AUXADC_LBAT2_MIN_IRQ_B_ADDR                    \
	MT6359_AUXADC_LBAT2_3
#define PMIC_AUXADC_LBAT2_MIN_IRQ_B_MASK                    0x1
#define PMIC_AUXADC_LBAT2_MIN_IRQ_B_SHIFT                   15
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MAX_ADDR           \
	MT6359_AUXADC_LBAT2_4
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MAX_MASK           0xF
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MAX_SHIFT          0
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MIN_ADDR           \
	MT6359_AUXADC_LBAT2_5
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MIN_MASK           0xF
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MIN_SHIFT          0
#define PMIC_AUXADC_LBAT2_STATE_ADDR                        \
	MT6359_AUXADC_LBAT2_6
#define PMIC_AUXADC_LBAT2_STATE_MASK                        0x7
#define PMIC_AUXADC_LBAT2_STATE_SHIFT                       12
#define PMIC_AUXADC_LBAT2_AUXADC_START_ADDR                 \
	MT6359_AUXADC_LBAT2_6
#define PMIC_AUXADC_LBAT2_AUXADC_START_MASK                 0x1
#define PMIC_AUXADC_LBAT2_AUXADC_START_SHIFT                15
#define PMIC_AUXADC_ADC_OUT_LBAT2_ADDR                      \
	MT6359_AUXADC_LBAT2_7
#define PMIC_AUXADC_ADC_OUT_LBAT2_MASK                      0xFFF
#define PMIC_AUXADC_ADC_OUT_LBAT2_SHIFT                     0
#define PMIC_AUXADC_ADC_RDY_LBAT2_ADDR                      \
	MT6359_AUXADC_LBAT2_7
#define PMIC_AUXADC_ADC_RDY_LBAT2_MASK                      0x1
#define PMIC_AUXADC_ADC_RDY_LBAT2_SHIFT                     15
#define PMIC_AUXADC_LBAT2_CK_SW_EN_ADDR                     \
	MT6359_AUXADC_LBAT2_8
#define PMIC_AUXADC_LBAT2_CK_SW_EN_MASK                     0x1
#define PMIC_AUXADC_LBAT2_CK_SW_EN_SHIFT                    0
#define PMIC_AUXADC_LBAT2_CK_SW_MODE_ADDR                   \
	MT6359_AUXADC_LBAT2_8
#define PMIC_AUXADC_LBAT2_CK_SW_MODE_MASK                   0x1
#define PMIC_AUXADC_LBAT2_CK_SW_MODE_SHIFT                  1
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT2_ADDR                  \
	MT6359_AUXADC_LBAT2_8
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT2_MASK                  0x1
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT2_SHIFT                 15
#define PMIC_AUXADC_THR_EN_ADDR                             \
	MT6359_AUXADC_THR0
#define PMIC_AUXADC_THR_EN_MASK                             0x1
#define PMIC_AUXADC_THR_EN_SHIFT                            0
#define PMIC_AUXADC_THR_DET_PRD_SEL_ADDR                    \
	MT6359_AUXADC_THR1
#define PMIC_AUXADC_THR_DET_PRD_SEL_MASK                    0x3
#define PMIC_AUXADC_THR_DET_PRD_SEL_SHIFT                   0
#define PMIC_AUXADC_THR_DEBT_MAX_SEL_ADDR                   \
	MT6359_AUXADC_THR1
#define PMIC_AUXADC_THR_DEBT_MAX_SEL_MASK                   0x3
#define PMIC_AUXADC_THR_DEBT_MAX_SEL_SHIFT                  2
#define PMIC_AUXADC_THR_DEBT_MIN_SEL_ADDR                   \
	MT6359_AUXADC_THR1
#define PMIC_AUXADC_THR_DEBT_MIN_SEL_MASK                   0x3
#define PMIC_AUXADC_THR_DEBT_MIN_SEL_SHIFT                  4
#define PMIC_AUXADC_THR_VOLT_MAX_ADDR                       \
	MT6359_AUXADC_THR2
#define PMIC_AUXADC_THR_VOLT_MAX_MASK                       0xFFF
#define PMIC_AUXADC_THR_VOLT_MAX_SHIFT                      0
#define PMIC_AUXADC_THR_IRQ_EN_MAX_ADDR                     \
	MT6359_AUXADC_THR2
#define PMIC_AUXADC_THR_IRQ_EN_MAX_MASK                     0x1
#define PMIC_AUXADC_THR_IRQ_EN_MAX_SHIFT                    12
#define PMIC_AUXADC_THR_DET_MAX_ADDR                        \
	MT6359_AUXADC_THR2
#define PMIC_AUXADC_THR_DET_MAX_MASK                        0x1
#define PMIC_AUXADC_THR_DET_MAX_SHIFT                       13
#define PMIC_AUXADC_THR_MAX_IRQ_B_ADDR                      \
	MT6359_AUXADC_THR2
#define PMIC_AUXADC_THR_MAX_IRQ_B_MASK                      0x1
#define PMIC_AUXADC_THR_MAX_IRQ_B_SHIFT                     15
#define PMIC_AUXADC_THR_VOLT_MIN_ADDR                       \
	MT6359_AUXADC_THR3
#define PMIC_AUXADC_THR_VOLT_MIN_MASK                       0xFFF
#define PMIC_AUXADC_THR_VOLT_MIN_SHIFT                      0
#define PMIC_AUXADC_THR_IRQ_EN_MIN_ADDR                     \
	MT6359_AUXADC_THR3
#define PMIC_AUXADC_THR_IRQ_EN_MIN_MASK                     0x1
#define PMIC_AUXADC_THR_IRQ_EN_MIN_SHIFT                    12
#define PMIC_AUXADC_THR_DET_MIN_ADDR                        \
	MT6359_AUXADC_THR3
#define PMIC_AUXADC_THR_DET_MIN_MASK                        0x1
#define PMIC_AUXADC_THR_DET_MIN_SHIFT                       13
#define PMIC_AUXADC_THR_MIN_IRQ_B_ADDR                      \
	MT6359_AUXADC_THR3
#define PMIC_AUXADC_THR_MIN_IRQ_B_MASK                      0x1
#define PMIC_AUXADC_THR_MIN_IRQ_B_SHIFT                     15
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_ADDR             \
	MT6359_AUXADC_THR4
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_MASK             0xF
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_SHIFT            0
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_ADDR             \
	MT6359_AUXADC_THR5
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_MASK             0xF
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_SHIFT            0
#define PMIC_AUXADC_THR_STATE_ADDR                          \
	MT6359_AUXADC_THR6
#define PMIC_AUXADC_THR_STATE_MASK                          0x7
#define PMIC_AUXADC_THR_STATE_SHIFT                         12
#define PMIC_AUXADC_THR_AUXADC_START_ADDR                   \
	MT6359_AUXADC_THR6
#define PMIC_AUXADC_THR_AUXADC_START_MASK                   0x1
#define PMIC_AUXADC_THR_AUXADC_START_SHIFT                  15
#define PMIC_AUXADC_ADC_OUT_THR_HW_ADDR                     \
	MT6359_AUXADC_THR7
#define PMIC_AUXADC_ADC_OUT_THR_HW_MASK                     0xFFF
#define PMIC_AUXADC_ADC_OUT_THR_HW_SHIFT                    0
#define PMIC_AUXADC_ADC_RDY_THR_HW_ADDR                     \
	MT6359_AUXADC_THR7
#define PMIC_AUXADC_ADC_RDY_THR_HW_MASK                     0x1
#define PMIC_AUXADC_ADC_RDY_THR_HW_SHIFT                    15
#define PMIC_AUXADC_THR_CK_SW_EN_ADDR                       \
	MT6359_AUXADC_THR8
#define PMIC_AUXADC_THR_CK_SW_EN_MASK                       0x1
#define PMIC_AUXADC_THR_CK_SW_EN_SHIFT                      0
#define PMIC_AUXADC_THR_CK_SW_MODE_ADDR                     \
	MT6359_AUXADC_THR8
#define PMIC_AUXADC_THR_CK_SW_MODE_MASK                     0x1
#define PMIC_AUXADC_THR_CK_SW_MODE_SHIFT                    1
#define PMIC_AUXADC_ADC_BUSY_IN_THR_HW_ADDR                 \
	MT6359_AUXADC_THR8
#define PMIC_AUXADC_ADC_BUSY_IN_THR_HW_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR_HW_SHIFT                15
#define PMIC_AUXADC_MDRT_DET_PRD_SEL_ADDR                   \
	MT6359_AUXADC_MDRT_0
#define PMIC_AUXADC_MDRT_DET_PRD_SEL_MASK                   0x3
#define PMIC_AUXADC_MDRT_DET_PRD_SEL_SHIFT                  0
#define PMIC_AUXADC_MDRT_DET_EN_ADDR                        \
	MT6359_AUXADC_MDRT_0
#define PMIC_AUXADC_MDRT_DET_EN_MASK                        0x1
#define PMIC_AUXADC_MDRT_DET_EN_SHIFT                       15
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_ADDR            \
	MT6359_AUXADC_MDRT_1
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_MASK            0xFFF
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_SHIFT           0
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CLR_ADDR            \
	MT6359_AUXADC_MDRT_1
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CLR_MASK            0x1
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CLR_SHIFT           15
#define PMIC_AUXADC_MDRT_DET_WKUP_START_ADDR                \
	MT6359_AUXADC_MDRT_2
#define PMIC_AUXADC_MDRT_DET_WKUP_START_MASK                0x1
#define PMIC_AUXADC_MDRT_DET_WKUP_START_SHIFT               0
#define PMIC_AUXADC_MDRT_DET_WKUP_START_SEL_ADDR            \
	MT6359_AUXADC_MDRT_2
#define PMIC_AUXADC_MDRT_DET_WKUP_START_SEL_MASK            0x1
#define PMIC_AUXADC_MDRT_DET_WKUP_START_SEL_SHIFT           1
#define PMIC_AUXADC_MDRT_DET_WKUP_EN_ADDR                   \
	MT6359_AUXADC_MDRT_2
#define PMIC_AUXADC_MDRT_DET_WKUP_EN_MASK                   0x1
#define PMIC_AUXADC_MDRT_DET_WKUP_EN_SHIFT                  2
#define PMIC_AUXADC_MDRT_DET_SRCLKEN_IND_ADDR               \
	MT6359_AUXADC_MDRT_2
#define PMIC_AUXADC_MDRT_DET_SRCLKEN_IND_MASK               0x1
#define PMIC_AUXADC_MDRT_DET_SRCLKEN_IND_SHIFT              3
#define PMIC_AUXADC_MDRT_STATE_ADDR                         \
	MT6359_AUXADC_MDRT_3
#define PMIC_AUXADC_MDRT_STATE_MASK                         0x3
#define PMIC_AUXADC_MDRT_STATE_SHIFT                        0
#define PMIC_AUXADC_MDRT_START_ADDR                         \
	MT6359_AUXADC_MDRT_3
#define PMIC_AUXADC_MDRT_START_MASK                         0x1
#define PMIC_AUXADC_MDRT_START_SHIFT                        15
#define PMIC_AUXADC_ADC_OUT_MDRT_ADDR                       \
	MT6359_AUXADC_MDRT_4
#define PMIC_AUXADC_ADC_OUT_MDRT_MASK                       0x7FFF
#define PMIC_AUXADC_ADC_OUT_MDRT_SHIFT                      0
#define PMIC_AUXADC_ADC_RDY_MDRT_ADDR                       \
	MT6359_AUXADC_MDRT_4
#define PMIC_AUXADC_ADC_RDY_MDRT_MASK                       0x1
#define PMIC_AUXADC_ADC_RDY_MDRT_SHIFT                      15
#define PMIC_AUXADC_MDRT_CK_SW_EN_ADDR                      \
	MT6359_AUXADC_MDRT_5
#define PMIC_AUXADC_MDRT_CK_SW_EN_MASK                      0x1
#define PMIC_AUXADC_MDRT_CK_SW_EN_SHIFT                     0
#define PMIC_AUXADC_MDRT_CK_SW_MODE_ADDR                    \
	MT6359_AUXADC_MDRT_5
#define PMIC_AUXADC_MDRT_CK_SW_MODE_MASK                    0x1
#define PMIC_AUXADC_MDRT_CK_SW_MODE_SHIFT                   1
#define PMIC_AUXADC_ADC_BUSY_IN_MDRT_ADDR                   \
	MT6359_AUXADC_MDRT_5
#define PMIC_AUXADC_ADC_BUSY_IN_MDRT_MASK                   0x1
#define PMIC_AUXADC_ADC_BUSY_IN_MDRT_SHIFT                  15
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_ADDR       \
	MT6359_AUXADC_DCXO_MDRT_1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_MASK       0xFFF
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_SHIFT      0
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CLR_ADDR       \
	MT6359_AUXADC_DCXO_MDRT_1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CLR_MASK       0x1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CLR_SHIFT      15
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_EN_ADDR              \
	MT6359_AUXADC_DCXO_MDRT_2
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_EN_MASK              0x1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_EN_SHIFT             0
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_SEL_ADDR       \
	MT6359_AUXADC_DCXO_MDRT_2
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_SEL_MASK       0x1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_SEL_SHIFT      1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_ADDR           \
	MT6359_AUXADC_DCXO_MDRT_2
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_MASK           0x1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_SHIFT          2
#define PMIC_AUXADC_ADC_OUT_DCXO_MDRT_ADDR                  \
	MT6359_AUXADC_DCXO_MDRT_3
#define PMIC_AUXADC_ADC_OUT_DCXO_MDRT_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_DCXO_MDRT_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_DCXO_MDRT_ADDR                  \
	MT6359_AUXADC_DCXO_MDRT_3
#define PMIC_AUXADC_ADC_RDY_DCXO_MDRT_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_DCXO_MDRT_SHIFT                 15
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_MDRT_ADDR              \
	MT6359_AUXADC_DCXO_MDRT_4
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_MDRT_MASK              0x1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_MDRT_SHIFT             15
#define PMIC_AUXADC_RSV_1RSV0_ADDR                          \
	MT6359_AUXADC_RSV_1
#define PMIC_AUXADC_RSV_1RSV0_MASK                          0xFFFF
#define PMIC_AUXADC_RSV_1RSV0_SHIFT                         0
#define PMIC_AUXADC_NEW_PRIORITY_LIST_SEL_ADDR              \
	MT6359_AUXADC_PRI_NEW
#define PMIC_AUXADC_NEW_PRIORITY_LIST_SEL_MASK              0x1
#define PMIC_AUXADC_NEW_PRIORITY_LIST_SEL_SHIFT             0
#define PMIC_AUXADC_SAMPLE_LIST_15_0_ADDR                   \
	MT6359_AUXADC_SPL_LIST_0
#define PMIC_AUXADC_SAMPLE_LIST_15_0_MASK                   0xFFFF
#define PMIC_AUXADC_SAMPLE_LIST_15_0_SHIFT                  0
#define PMIC_AUXADC_SAMPLE_LIST_31_16_ADDR                  \
	MT6359_AUXADC_SPL_LIST_1
#define PMIC_AUXADC_SAMPLE_LIST_31_16_MASK                  0xFFFF
#define PMIC_AUXADC_SAMPLE_LIST_31_16_SHIFT                 0
#define PMIC_AUXADC_SAMPLE_LIST_33_32_ADDR                  \
	MT6359_AUXADC_SPL_LIST_2
#define PMIC_AUXADC_SAMPLE_LIST_33_32_MASK                  0x3
#define PMIC_AUXADC_SAMPLE_LIST_33_32_SHIFT                 0
#define PMIC_BUCK_TOP_ANA_ID_ADDR                           \
	MT6359_BUCK_TOP_DSN_ID
#define PMIC_BUCK_TOP_ANA_ID_MASK                           0xFF
#define PMIC_BUCK_TOP_ANA_ID_SHIFT                          0
#define PMIC_BUCK_TOP_DIG_ID_ADDR                           \
	MT6359_BUCK_TOP_DSN_ID
#define PMIC_BUCK_TOP_DIG_ID_MASK                           0xFF
#define PMIC_BUCK_TOP_DIG_ID_SHIFT                          8
#define PMIC_BUCK_TOP_ANA_MINOR_REV_ADDR                    \
	MT6359_BUCK_TOP_DSN_REV0
#define PMIC_BUCK_TOP_ANA_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_TOP_ANA_MINOR_REV_SHIFT                   0
#define PMIC_BUCK_TOP_ANA_MAJOR_REV_ADDR                    \
	MT6359_BUCK_TOP_DSN_REV0
#define PMIC_BUCK_TOP_ANA_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_TOP_ANA_MAJOR_REV_SHIFT                   4
#define PMIC_BUCK_TOP_DIG_MINOR_REV_ADDR                    \
	MT6359_BUCK_TOP_DSN_REV0
#define PMIC_BUCK_TOP_DIG_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_TOP_DIG_MINOR_REV_SHIFT                   8
#define PMIC_BUCK_TOP_DIG_MAJOR_REV_ADDR                    \
	MT6359_BUCK_TOP_DSN_REV0
#define PMIC_BUCK_TOP_DIG_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_TOP_DIG_MAJOR_REV_SHIFT                   12
#define PMIC_BUCK_TOP_CBS_ADDR                              \
	MT6359_BUCK_TOP_DBI
#define PMIC_BUCK_TOP_CBS_MASK                              0x3
#define PMIC_BUCK_TOP_CBS_SHIFT                             0
#define PMIC_BUCK_TOP_BIX_ADDR                              \
	MT6359_BUCK_TOP_DBI
#define PMIC_BUCK_TOP_BIX_MASK                              0x3
#define PMIC_BUCK_TOP_BIX_SHIFT                             2
#define PMIC_BUCK_TOP_ESP_ADDR                              \
	MT6359_BUCK_TOP_DBI
#define PMIC_BUCK_TOP_ESP_MASK                              0xFF
#define PMIC_BUCK_TOP_ESP_SHIFT                             8
#define PMIC_BUCK_TOP_FPI_ADDR                              \
	MT6359_BUCK_TOP_DXI
#define PMIC_BUCK_TOP_FPI_MASK                              0xFF
#define PMIC_BUCK_TOP_FPI_SHIFT                             0
#define PMIC_BUCK_TOP_CLK_OFFSET_ADDR                       \
	MT6359_BUCK_TOP_PAM0
#define PMIC_BUCK_TOP_CLK_OFFSET_MASK                       0xFF
#define PMIC_BUCK_TOP_CLK_OFFSET_SHIFT                      0
#define PMIC_BUCK_TOP_RST_OFFSET_ADDR                       \
	MT6359_BUCK_TOP_PAM0
#define PMIC_BUCK_TOP_RST_OFFSET_MASK                       0xFF
#define PMIC_BUCK_TOP_RST_OFFSET_SHIFT                      8
#define PMIC_BUCK_TOP_INT_OFFSET_ADDR                       \
	MT6359_BUCK_TOP_PAM1
#define PMIC_BUCK_TOP_INT_OFFSET_MASK                       0xFF
#define PMIC_BUCK_TOP_INT_OFFSET_SHIFT                      0
#define PMIC_BUCK_TOP_INT_LEN_ADDR                          \
	MT6359_BUCK_TOP_PAM1
#define PMIC_BUCK_TOP_INT_LEN_MASK                          0xFF
#define PMIC_BUCK_TOP_INT_LEN_SHIFT                         8
#define PMIC_RG_BUCK32K_CK_PDN_ADDR                         \
	MT6359_BUCK_TOP_CLK_CON0
#define PMIC_RG_BUCK32K_CK_PDN_MASK                         0x1
#define PMIC_RG_BUCK32K_CK_PDN_SHIFT                        0
#define PMIC_RG_BUCK1M_CK_PDN_ADDR                          \
	MT6359_BUCK_TOP_CLK_CON0
#define PMIC_RG_BUCK1M_CK_PDN_MASK                          0x1
#define PMIC_RG_BUCK1M_CK_PDN_SHIFT                         1
#define PMIC_RG_BUCK26M_CK_PDN_ADDR                         \
	MT6359_BUCK_TOP_CLK_CON0
#define PMIC_RG_BUCK26M_CK_PDN_MASK                         0x1
#define PMIC_RG_BUCK26M_CK_PDN_SHIFT                        2
#define PMIC_RG_BUCK_VPA_ANA_2M_CK_PDN_ADDR                 \
	MT6359_BUCK_TOP_CLK_CON0
#define PMIC_RG_BUCK_VPA_ANA_2M_CK_PDN_MASK                 0x1
#define PMIC_RG_BUCK_VPA_ANA_2M_CK_PDN_SHIFT                3
#define PMIC_RG_BUCK_TOP_CLK_CON0_SET_ADDR                  \
	MT6359_BUCK_TOP_CLK_CON0_SET
#define PMIC_RG_BUCK_TOP_CLK_CON0_SET_MASK                  0xFFFF
#define PMIC_RG_BUCK_TOP_CLK_CON0_SET_SHIFT                 0
#define PMIC_RG_BUCK_TOP_CLK_CON0_CLR_ADDR                  \
	MT6359_BUCK_TOP_CLK_CON0_CLR
#define PMIC_RG_BUCK_TOP_CLK_CON0_CLR_MASK                  0xFFFF
#define PMIC_RG_BUCK_TOP_CLK_CON0_CLR_SHIFT                 0
#define PMIC_RG_BUCK32K_CK_PDN_HWEN_ADDR                    \
	MT6359_BUCK_TOP_CLK_HWEN_CON0
#define PMIC_RG_BUCK32K_CK_PDN_HWEN_MASK                    0x1
#define PMIC_RG_BUCK32K_CK_PDN_HWEN_SHIFT                   0
#define PMIC_RG_BUCK1M_CK_PDN_HWEN_ADDR                     \
	MT6359_BUCK_TOP_CLK_HWEN_CON0
#define PMIC_RG_BUCK1M_CK_PDN_HWEN_MASK                     0x1
#define PMIC_RG_BUCK1M_CK_PDN_HWEN_SHIFT                    1
#define PMIC_RG_BUCK26M_CK_PDN_HWEN_ADDR                    \
	MT6359_BUCK_TOP_CLK_HWEN_CON0
#define PMIC_RG_BUCK26M_CK_PDN_HWEN_MASK                    0x1
#define PMIC_RG_BUCK26M_CK_PDN_HWEN_SHIFT                   2
#define PMIC_RG_BUCK_SLEEP_CTRL_MODE_ADDR                   \
	MT6359_BUCK_TOP_CLK_HWEN_CON0
#define PMIC_RG_BUCK_SLEEP_CTRL_MODE_MASK                   0x1
#define PMIC_RG_BUCK_SLEEP_CTRL_MODE_SHIFT                  3
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_SET_ADDR             \
	MT6359_BUCK_TOP_CLK_HWEN_CON0_SET
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_SET_MASK             0xFFFF
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_SET_SHIFT            0
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_CLR_ADDR             \
	MT6359_BUCK_TOP_CLK_HWEN_CON0_CLR
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_CLR_MASK             0xFFFF
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_CLR_SHIFT            0
#define PMIC_RG_INT_EN_VPU_OC_ADDR                          \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VPU_OC_MASK                          0x1
#define PMIC_RG_INT_EN_VPU_OC_SHIFT                         0
#define PMIC_RG_INT_EN_VCORE_OC_ADDR                        \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VCORE_OC_MASK                        0x1
#define PMIC_RG_INT_EN_VCORE_OC_SHIFT                       1
#define PMIC_RG_INT_EN_VGPU11_OC_ADDR                       \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VGPU11_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VGPU11_OC_SHIFT                      2
#define PMIC_RG_INT_EN_VGPU12_OC_ADDR                       \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VGPU12_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VGPU12_OC_SHIFT                      3
#define PMIC_RG_INT_EN_VMODEM_OC_ADDR                       \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VMODEM_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VMODEM_OC_SHIFT                      4
#define PMIC_RG_INT_EN_VPROC1_OC_ADDR                       \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VPROC1_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VPROC1_OC_SHIFT                      5
#define PMIC_RG_INT_EN_VPROC2_OC_ADDR                       \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VPROC2_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VPROC2_OC_SHIFT                      6
#define PMIC_RG_INT_EN_VS1_OC_ADDR                          \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VS1_OC_MASK                          0x1
#define PMIC_RG_INT_EN_VS1_OC_SHIFT                         7
#define PMIC_RG_INT_EN_VS2_OC_ADDR                          \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VS2_OC_MASK                          0x1
#define PMIC_RG_INT_EN_VS2_OC_SHIFT                         8
#define PMIC_RG_INT_EN_VPA_OC_ADDR                          \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VPA_OC_MASK                          0x1
#define PMIC_RG_INT_EN_VPA_OC_SHIFT                         9
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_SET_ADDR               \
	MT6359_BUCK_TOP_INT_CON0_SET
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_SET_MASK               0xFFFF
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_SET_SHIFT              0
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_CLR_ADDR               \
	MT6359_BUCK_TOP_INT_CON0_CLR
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_CLR_MASK               0xFFFF
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_CLR_SHIFT              0
#define PMIC_RG_INT_MASK_VPU_OC_ADDR                        \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VPU_OC_MASK                        0x1
#define PMIC_RG_INT_MASK_VPU_OC_SHIFT                       0
#define PMIC_RG_INT_MASK_VCORE_OC_ADDR                      \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VCORE_OC_MASK                      0x1
#define PMIC_RG_INT_MASK_VCORE_OC_SHIFT                     1
#define PMIC_RG_INT_MASK_VGPU11_OC_ADDR                     \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VGPU11_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VGPU11_OC_SHIFT                    2
#define PMIC_RG_INT_MASK_VGPU12_OC_ADDR                     \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VGPU12_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VGPU12_OC_SHIFT                    3
#define PMIC_RG_INT_MASK_VMODEM_OC_ADDR                     \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VMODEM_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VMODEM_OC_SHIFT                    4
#define PMIC_RG_INT_MASK_VPROC1_OC_ADDR                     \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VPROC1_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VPROC1_OC_SHIFT                    5
#define PMIC_RG_INT_MASK_VPROC2_OC_ADDR                     \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VPROC2_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VPROC2_OC_SHIFT                    6
#define PMIC_RG_INT_MASK_VS1_OC_ADDR                        \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VS1_OC_MASK                        0x1
#define PMIC_RG_INT_MASK_VS1_OC_SHIFT                       7
#define PMIC_RG_INT_MASK_VS2_OC_ADDR                        \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VS2_OC_MASK                        0x1
#define PMIC_RG_INT_MASK_VS2_OC_SHIFT                       8
#define PMIC_RG_INT_MASK_VPA_OC_ADDR                        \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VPA_OC_MASK                        0x1
#define PMIC_RG_INT_MASK_VPA_OC_SHIFT                       9
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_SET_ADDR             \
	MT6359_BUCK_TOP_INT_MASK_CON0_SET
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_SET_MASK             0xFFFF
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_SET_SHIFT            0
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_CLR_ADDR             \
	MT6359_BUCK_TOP_INT_MASK_CON0_CLR
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_CLR_MASK             0xFFFF
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_CLR_SHIFT            0
#define PMIC_RG_INT_STATUS_VPU_OC_ADDR                      \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VPU_OC_MASK                      0x1
#define PMIC_RG_INT_STATUS_VPU_OC_SHIFT                     0
#define PMIC_RG_INT_STATUS_VCORE_OC_ADDR                    \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VCORE_OC_MASK                    0x1
#define PMIC_RG_INT_STATUS_VCORE_OC_SHIFT                   1
#define PMIC_RG_INT_STATUS_VGPU11_OC_ADDR                   \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VGPU11_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VGPU11_OC_SHIFT                  2
#define PMIC_RG_INT_STATUS_VGPU12_OC_ADDR                   \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VGPU12_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VGPU12_OC_SHIFT                  3
#define PMIC_RG_INT_STATUS_VMODEM_OC_ADDR                   \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VMODEM_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VMODEM_OC_SHIFT                  4
#define PMIC_RG_INT_STATUS_VPROC1_OC_ADDR                   \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VPROC1_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VPROC1_OC_SHIFT                  5
#define PMIC_RG_INT_STATUS_VPROC2_OC_ADDR                   \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VPROC2_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VPROC2_OC_SHIFT                  6
#define PMIC_RG_INT_STATUS_VS1_OC_ADDR                      \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VS1_OC_MASK                      0x1
#define PMIC_RG_INT_STATUS_VS1_OC_SHIFT                     7
#define PMIC_RG_INT_STATUS_VS2_OC_ADDR                      \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VS2_OC_MASK                      0x1
#define PMIC_RG_INT_STATUS_VS2_OC_SHIFT                     8
#define PMIC_RG_INT_STATUS_VPA_OC_ADDR                      \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VPA_OC_MASK                      0x1
#define PMIC_RG_INT_STATUS_VPA_OC_SHIFT                     9
#define PMIC_RG_INT_RAW_STATUS_VPU_OC_ADDR                  \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VPU_OC_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_VPU_OC_SHIFT                 0
#define PMIC_RG_INT_RAW_STATUS_VCORE_OC_ADDR                \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VCORE_OC_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_VCORE_OC_SHIFT               1
#define PMIC_RG_INT_RAW_STATUS_VGPU11_OC_ADDR               \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VGPU11_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VGPU11_OC_SHIFT              2
#define PMIC_RG_INT_RAW_STATUS_VGPU12_OC_ADDR               \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VGPU12_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VGPU12_OC_SHIFT              3
#define PMIC_RG_INT_RAW_STATUS_VMODEM_OC_ADDR               \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VMODEM_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VMODEM_OC_SHIFT              4
#define PMIC_RG_INT_RAW_STATUS_VPROC1_OC_ADDR               \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VPROC1_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VPROC1_OC_SHIFT              5
#define PMIC_RG_INT_RAW_STATUS_VPROC2_OC_ADDR               \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VPROC2_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VPROC2_OC_SHIFT              6
#define PMIC_RG_INT_RAW_STATUS_VS1_OC_ADDR                  \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VS1_OC_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_VS1_OC_SHIFT                 7
#define PMIC_RG_INT_RAW_STATUS_VS2_OC_ADDR                  \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VS2_OC_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_VS2_OC_SHIFT                 8
#define PMIC_RG_INT_RAW_STATUS_VPA_OC_ADDR                  \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VPA_OC_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_VPA_OC_SHIFT                 9
#define PMIC_RG_VOW_BUCK_VCORE_DVS_DONE_ADDR                \
	MT6359_BUCK_TOP_VOW_CON
#define PMIC_RG_VOW_BUCK_VCORE_DVS_DONE_MASK                0x1
#define PMIC_RG_VOW_BUCK_VCORE_DVS_DONE_SHIFT               0
#define PMIC_RG_VOW_BUCK_VCORE_DVS_SW_MODE_ADDR             \
	MT6359_BUCK_TOP_VOW_CON
#define PMIC_RG_VOW_BUCK_VCORE_DVS_SW_MODE_MASK             0x1
#define PMIC_RG_VOW_BUCK_VCORE_DVS_SW_MODE_SHIFT            1
#define PMIC_RG_BUCK_STB_MAX_ADDR                           \
	MT6359_BUCK_TOP_STB_CON
#define PMIC_RG_BUCK_STB_MAX_MASK                           0x1FF
#define PMIC_RG_BUCK_STB_MAX_SHIFT                          0
#define PMIC_RG_BUCK_VGP2_MINFREQ_LATENCY_MAX_ADDR          \
	MT6359_BUCK_TOP_VGP2_MINFREQ_CON
#define PMIC_RG_BUCK_VGP2_MINFREQ_LATENCY_MAX_MASK          0xFF
#define PMIC_RG_BUCK_VGP2_MINFREQ_LATENCY_MAX_SHIFT         0
#define PMIC_RG_BUCK_VGP2_MINFREQ_DURATION_MAX_ADDR         \
	MT6359_BUCK_TOP_VGP2_MINFREQ_CON
#define PMIC_RG_BUCK_VGP2_MINFREQ_DURATION_MAX_MASK         0x7
#define PMIC_RG_BUCK_VGP2_MINFREQ_DURATION_MAX_SHIFT        8
#define PMIC_RG_BUCK_VPA_MINFREQ_LATENCY_MAX_ADDR           \
	MT6359_BUCK_TOP_VPA_MINFREQ_CON
#define PMIC_RG_BUCK_VPA_MINFREQ_LATENCY_MAX_MASK           0xFF
#define PMIC_RG_BUCK_VPA_MINFREQ_LATENCY_MAX_SHIFT          0
#define PMIC_RG_BUCK_VPA_MINFREQ_DURATION_MAX_ADDR          \
	MT6359_BUCK_TOP_VPA_MINFREQ_CON
#define PMIC_RG_BUCK_VPA_MINFREQ_DURATION_MAX_MASK          0xF
#define PMIC_RG_BUCK_VPA_MINFREQ_DURATION_MAX_SHIFT         8
#define PMIC_RG_BUCK_VPU_OC_SDN_STATUS_ADDR                 \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VPU_OC_SDN_STATUS_MASK                 0x1
#define PMIC_RG_BUCK_VPU_OC_SDN_STATUS_SHIFT                0
#define PMIC_RG_BUCK_VCORE_OC_SDN_STATUS_ADDR               \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VCORE_OC_SDN_STATUS_MASK               0x1
#define PMIC_RG_BUCK_VCORE_OC_SDN_STATUS_SHIFT              1
#define PMIC_RG_BUCK_VGPU11_OC_SDN_STATUS_ADDR              \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VGPU11_OC_SDN_STATUS_MASK              0x1
#define PMIC_RG_BUCK_VGPU11_OC_SDN_STATUS_SHIFT             2
#define PMIC_RG_BUCK_VGPU12_OC_SDN_STATUS_ADDR              \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VGPU12_OC_SDN_STATUS_MASK              0x1
#define PMIC_RG_BUCK_VGPU12_OC_SDN_STATUS_SHIFT             3
#define PMIC_RG_BUCK_VMODEM_OC_SDN_STATUS_ADDR              \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VMODEM_OC_SDN_STATUS_MASK              0x1
#define PMIC_RG_BUCK_VMODEM_OC_SDN_STATUS_SHIFT             4
#define PMIC_RG_BUCK_VPROC1_OC_SDN_STATUS_ADDR              \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VPROC1_OC_SDN_STATUS_MASK              0x1
#define PMIC_RG_BUCK_VPROC1_OC_SDN_STATUS_SHIFT             5
#define PMIC_RG_BUCK_VPROC2_OC_SDN_STATUS_ADDR              \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VPROC2_OC_SDN_STATUS_MASK              0x1
#define PMIC_RG_BUCK_VPROC2_OC_SDN_STATUS_SHIFT             6
#define PMIC_RG_BUCK_VS1_OC_SDN_STATUS_ADDR                 \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VS1_OC_SDN_STATUS_MASK                 0x1
#define PMIC_RG_BUCK_VS1_OC_SDN_STATUS_SHIFT                7
#define PMIC_RG_BUCK_VS2_OC_SDN_STATUS_ADDR                 \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VS2_OC_SDN_STATUS_MASK                 0x1
#define PMIC_RG_BUCK_VS2_OC_SDN_STATUS_SHIFT                8
#define PMIC_RG_BUCK_VPA_OC_SDN_STATUS_ADDR                 \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VPA_OC_SDN_STATUS_MASK                 0x1
#define PMIC_RG_BUCK_VPA_OC_SDN_STATUS_SHIFT                9
#define PMIC_BUCK_TOP_WRITE_KEY_ADDR                        \
	MT6359_BUCK_TOP_KEY_PROT
#define PMIC_BUCK_TOP_WRITE_KEY_MASK                        0xFFFF
#define PMIC_BUCK_TOP_WRITE_KEY_SHIFT                       0
#define PMIC_BUCK_VPU_WDTDBG_VOSEL_ADDR                     \
	MT6359_BUCK_TOP_WDTDBG0
#define PMIC_BUCK_VPU_WDTDBG_VOSEL_MASK                     0x7F
#define PMIC_BUCK_VPU_WDTDBG_VOSEL_SHIFT                    0
#define PMIC_BUCK_VCORE_WDTDBG_VOSEL_ADDR                   \
	MT6359_BUCK_TOP_WDTDBG0
#define PMIC_BUCK_VCORE_WDTDBG_VOSEL_MASK                   0x7F
#define PMIC_BUCK_VCORE_WDTDBG_VOSEL_SHIFT                  8
#define PMIC_BUCK_VGPU11_WDTDBG_VOSEL_ADDR                  \
	MT6359_BUCK_TOP_WDTDBG1
#define PMIC_BUCK_VGPU11_WDTDBG_VOSEL_MASK                  0x7F
#define PMIC_BUCK_VGPU11_WDTDBG_VOSEL_SHIFT                 0
#define PMIC_BUCK_VGPU12_WDTDBG_VOSEL_ADDR                  \
	MT6359_BUCK_TOP_WDTDBG1
#define PMIC_BUCK_VGPU12_WDTDBG_VOSEL_MASK                  0x7F
#define PMIC_BUCK_VGPU12_WDTDBG_VOSEL_SHIFT                 8
#define PMIC_BUCK_VMODEM_WDTDBG_VOSEL_ADDR                  \
	MT6359_BUCK_TOP_WDTDBG2
#define PMIC_BUCK_VMODEM_WDTDBG_VOSEL_MASK                  0x7F
#define PMIC_BUCK_VMODEM_WDTDBG_VOSEL_SHIFT                 0
#define PMIC_BUCK_VPROC1_WDTDBG_VOSEL_ADDR                  \
	MT6359_BUCK_TOP_WDTDBG2
#define PMIC_BUCK_VPROC1_WDTDBG_VOSEL_MASK                  0x7F
#define PMIC_BUCK_VPROC1_WDTDBG_VOSEL_SHIFT                 8
#define PMIC_BUCK_VPROC2_WDTDBG_VOSEL_ADDR                  \
	MT6359_BUCK_TOP_WDTDBG3
#define PMIC_BUCK_VPROC2_WDTDBG_VOSEL_MASK                  0x7F
#define PMIC_BUCK_VPROC2_WDTDBG_VOSEL_SHIFT                 0
#define PMIC_BUCK_VS1_WDTDBG_VOSEL_ADDR                     \
	MT6359_BUCK_TOP_WDTDBG3
#define PMIC_BUCK_VS1_WDTDBG_VOSEL_MASK                     0x7F
#define PMIC_BUCK_VS1_WDTDBG_VOSEL_SHIFT                    8
#define PMIC_BUCK_VS2_WDTDBG_VOSEL_ADDR                     \
	MT6359_BUCK_TOP_WDTDBG4
#define PMIC_BUCK_VS2_WDTDBG_VOSEL_MASK                     0x7F
#define PMIC_BUCK_VS2_WDTDBG_VOSEL_SHIFT                    0
#define PMIC_BUCK_VPA_WDTDBG_VOSEL_ADDR                     \
	MT6359_BUCK_TOP_WDTDBG4
#define PMIC_BUCK_VPA_WDTDBG_VOSEL_MASK                     0x3F
#define PMIC_BUCK_VPA_WDTDBG_VOSEL_SHIFT                    8
#define PMIC_BUCK_TOP_ELR_LEN_ADDR                          \
	MT6359_BUCK_TOP_ELR_NUM
#define PMIC_BUCK_TOP_ELR_LEN_MASK                          0xFF
#define PMIC_BUCK_TOP_ELR_LEN_SHIFT                         0
#define PMIC_RG_BUCK_VPU_OC_SDN_EN_ADDR                     \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VPU_OC_SDN_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_OC_SDN_EN_SHIFT                    0
#define PMIC_RG_BUCK_VCORE_OC_SDN_EN_ADDR                   \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VCORE_OC_SDN_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_OC_SDN_EN_SHIFT                  1
#define PMIC_RG_BUCK_VGPU11_OC_SDN_EN_ADDR                  \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VGPU11_OC_SDN_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_OC_SDN_EN_SHIFT                 2
#define PMIC_RG_BUCK_VGPU12_OC_SDN_EN_ADDR                  \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VGPU12_OC_SDN_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_OC_SDN_EN_SHIFT                 3
#define PMIC_RG_BUCK_VMODEM_OC_SDN_EN_ADDR                  \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VMODEM_OC_SDN_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_OC_SDN_EN_SHIFT                 4
#define PMIC_RG_BUCK_VPROC1_OC_SDN_EN_ADDR                  \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VPROC1_OC_SDN_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_OC_SDN_EN_SHIFT                 5
#define PMIC_RG_BUCK_VPROC2_OC_SDN_EN_ADDR                  \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VPROC2_OC_SDN_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_OC_SDN_EN_SHIFT                 6
#define PMIC_RG_BUCK_VS1_OC_SDN_EN_ADDR                     \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VS1_OC_SDN_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_OC_SDN_EN_SHIFT                    7
#define PMIC_RG_BUCK_VS2_OC_SDN_EN_ADDR                     \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VS2_OC_SDN_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS2_OC_SDN_EN_SHIFT                    8
#define PMIC_RG_BUCK_VPA_OC_SDN_EN_ADDR                     \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VPA_OC_SDN_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPA_OC_SDN_EN_SHIFT                    9
#define PMIC_RG_BUCK_DCM_MODE_ADDR                          \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_DCM_MODE_MASK                          0x1
#define PMIC_RG_BUCK_DCM_MODE_SHIFT                         10
#define PMIC_RG_BUCK_VPU_VOSEL_LIMIT_SEL_ADDR               \
	MT6359_BUCK_TOP_ELR1
#define PMIC_RG_BUCK_VPU_VOSEL_LIMIT_SEL_MASK               0x3
#define PMIC_RG_BUCK_VPU_VOSEL_LIMIT_SEL_SHIFT              0
#define PMIC_RG_BUCK_VCORE_VOSEL_LIMIT_SEL_ADDR             \
	MT6359_BUCK_TOP_ELR1
#define PMIC_RG_BUCK_VCORE_VOSEL_LIMIT_SEL_MASK             0x3
#define PMIC_RG_BUCK_VCORE_VOSEL_LIMIT_SEL_SHIFT            2
#define PMIC_RG_BUCK_VGPU11_VOSEL_LIMIT_SEL_ADDR            \
	MT6359_BUCK_TOP_ELR1
#define PMIC_RG_BUCK_VGPU11_VOSEL_LIMIT_SEL_MASK            0x3
#define PMIC_RG_BUCK_VGPU11_VOSEL_LIMIT_SEL_SHIFT           4
#define PMIC_RG_BUCK_VGPU12_VOSEL_LIMIT_SEL_ADDR            \
	MT6359_BUCK_TOP_ELR1
#define PMIC_RG_BUCK_VGPU12_VOSEL_LIMIT_SEL_MASK            0x3
#define PMIC_RG_BUCK_VGPU12_VOSEL_LIMIT_SEL_SHIFT           6
#define PMIC_RG_BUCK_VMODEM_VOSEL_LIMIT_SEL_ADDR            \
	MT6359_BUCK_TOP_ELR1
#define PMIC_RG_BUCK_VMODEM_VOSEL_LIMIT_SEL_MASK            0x3
#define PMIC_RG_BUCK_VMODEM_VOSEL_LIMIT_SEL_SHIFT           8
#define PMIC_RG_BUCK_VPROC1_VOSEL_LIMIT_SEL_ADDR            \
	MT6359_BUCK_TOP_ELR1
#define PMIC_RG_BUCK_VPROC1_VOSEL_LIMIT_SEL_MASK            0x3
#define PMIC_RG_BUCK_VPROC1_VOSEL_LIMIT_SEL_SHIFT           10
#define PMIC_RG_BUCK_VPROC2_VOSEL_LIMIT_SEL_ADDR            \
	MT6359_BUCK_TOP_ELR1
#define PMIC_RG_BUCK_VPROC2_VOSEL_LIMIT_SEL_MASK            0x3
#define PMIC_RG_BUCK_VPROC2_VOSEL_LIMIT_SEL_SHIFT           12
#define PMIC_RG_BUCK_VS1_VOSEL_LIMIT_SEL_ADDR               \
	MT6359_BUCK_TOP_ELR1
#define PMIC_RG_BUCK_VS1_VOSEL_LIMIT_SEL_MASK               0x3
#define PMIC_RG_BUCK_VS1_VOSEL_LIMIT_SEL_SHIFT              14
#define PMIC_RG_BUCK_VS2_VOSEL_LIMIT_SEL_ADDR               \
	MT6359_BUCK_TOP_ELR2
#define PMIC_RG_BUCK_VS2_VOSEL_LIMIT_SEL_MASK               0x3
#define PMIC_RG_BUCK_VS2_VOSEL_LIMIT_SEL_SHIFT              0
#define PMIC_RG_BUCK_VPA_VOSEL_LIMIT_SEL_ADDR               \
	MT6359_BUCK_TOP_ELR2
#define PMIC_RG_BUCK_VPA_VOSEL_LIMIT_SEL_MASK               0x3
#define PMIC_RG_BUCK_VPA_VOSEL_LIMIT_SEL_SHIFT              2
#define PMIC_BUCK_VPU_ANA_ID_ADDR                           \
	MT6359_BUCK_VPU_DSN_ID
#define PMIC_BUCK_VPU_ANA_ID_MASK                           0xFF
#define PMIC_BUCK_VPU_ANA_ID_SHIFT                          0
#define PMIC_BUCK_VPU_DIG_ID_ADDR                           \
	MT6359_BUCK_VPU_DSN_ID
#define PMIC_BUCK_VPU_DIG_ID_MASK                           0xFF
#define PMIC_BUCK_VPU_DIG_ID_SHIFT                          8
#define PMIC_BUCK_VPU_ANA_MINOR_REV_ADDR                    \
	MT6359_BUCK_VPU_DSN_REV0
#define PMIC_BUCK_VPU_ANA_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_VPU_ANA_MINOR_REV_SHIFT                   0
#define PMIC_BUCK_VPU_ANA_MAJOR_REV_ADDR                    \
	MT6359_BUCK_VPU_DSN_REV0
#define PMIC_BUCK_VPU_ANA_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_VPU_ANA_MAJOR_REV_SHIFT                   4
#define PMIC_BUCK_VPU_DIG_MINOR_REV_ADDR                    \
	MT6359_BUCK_VPU_DSN_REV0
#define PMIC_BUCK_VPU_DIG_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_VPU_DIG_MINOR_REV_SHIFT                   8
#define PMIC_BUCK_VPU_DIG_MAJOR_REV_ADDR                    \
	MT6359_BUCK_VPU_DSN_REV0
#define PMIC_BUCK_VPU_DIG_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_VPU_DIG_MAJOR_REV_SHIFT                   12
#define PMIC_BUCK_VPU_DSN_CBS_ADDR                          \
	MT6359_BUCK_VPU_DSN_DBI
#define PMIC_BUCK_VPU_DSN_CBS_MASK                          0x3
#define PMIC_BUCK_VPU_DSN_CBS_SHIFT                         0
#define PMIC_BUCK_VPU_DSN_BIX_ADDR                          \
	MT6359_BUCK_VPU_DSN_DBI
#define PMIC_BUCK_VPU_DSN_BIX_MASK                          0x3
#define PMIC_BUCK_VPU_DSN_BIX_SHIFT                         2
#define PMIC_BUCK_VPU_DSN_ESP_ADDR                          \
	MT6359_BUCK_VPU_DSN_DBI
#define PMIC_BUCK_VPU_DSN_ESP_MASK                          0xFF
#define PMIC_BUCK_VPU_DSN_ESP_SHIFT                         8
#define PMIC_BUCK_VPU_DSN_FPI_SSHUB_ADDR                    \
	MT6359_BUCK_VPU_DSN_DXI
#define PMIC_BUCK_VPU_DSN_FPI_SSHUB_MASK                    0x1
#define PMIC_BUCK_VPU_DSN_FPI_SSHUB_SHIFT                   0
#define PMIC_BUCK_VPU_DSN_FPI_TRACKING_ADDR                 \
	MT6359_BUCK_VPU_DSN_DXI
#define PMIC_BUCK_VPU_DSN_FPI_TRACKING_MASK                 0x1
#define PMIC_BUCK_VPU_DSN_FPI_TRACKING_SHIFT                1
#define PMIC_BUCK_VPU_DSN_FPI_PREOC_ADDR                    \
	MT6359_BUCK_VPU_DSN_DXI
#define PMIC_BUCK_VPU_DSN_FPI_PREOC_MASK                    0x1
#define PMIC_BUCK_VPU_DSN_FPI_PREOC_SHIFT                   2
#define PMIC_BUCK_VPU_DSN_FPI_VOTER_ADDR                    \
	MT6359_BUCK_VPU_DSN_DXI
#define PMIC_BUCK_VPU_DSN_FPI_VOTER_MASK                    0x1
#define PMIC_BUCK_VPU_DSN_FPI_VOTER_SHIFT                   3
#define PMIC_BUCK_VPU_DSN_FPI_ULTRASONIC_ADDR               \
	MT6359_BUCK_VPU_DSN_DXI
#define PMIC_BUCK_VPU_DSN_FPI_ULTRASONIC_MASK               0x1
#define PMIC_BUCK_VPU_DSN_FPI_ULTRASONIC_SHIFT              4
#define PMIC_BUCK_VPU_DSN_FPI_DLC_ADDR                      \
	MT6359_BUCK_VPU_DSN_DXI
#define PMIC_BUCK_VPU_DSN_FPI_DLC_MASK                      0x1
#define PMIC_BUCK_VPU_DSN_FPI_DLC_SHIFT                     5
#define PMIC_BUCK_VPU_DSN_FPI_TRAP_ADDR                     \
	MT6359_BUCK_VPU_DSN_DXI
#define PMIC_BUCK_VPU_DSN_FPI_TRAP_MASK                     0x1
#define PMIC_BUCK_VPU_DSN_FPI_TRAP_SHIFT                    6
#define PMIC_RG_BUCK_VPU_EN_ADDR                            \
	MT6359_BUCK_VPU_CON0
#define PMIC_RG_BUCK_VPU_EN_MASK                            0x1
#define PMIC_RG_BUCK_VPU_EN_SHIFT                           0
#define PMIC_RG_BUCK_VPU_LP_ADDR                            \
	MT6359_BUCK_VPU_CON0
#define PMIC_RG_BUCK_VPU_LP_MASK                            0x1
#define PMIC_RG_BUCK_VPU_LP_SHIFT                           1
#define PMIC_RG_BUCK_VPU_CON0_SET_ADDR                      \
	MT6359_BUCK_VPU_CON0_SET
#define PMIC_RG_BUCK_VPU_CON0_SET_MASK                      0xFFFF
#define PMIC_RG_BUCK_VPU_CON0_SET_SHIFT                     0
#define PMIC_RG_BUCK_VPU_CON0_CLR_ADDR                      \
	MT6359_BUCK_VPU_CON0_CLR
#define PMIC_RG_BUCK_VPU_CON0_CLR_MASK                      0xFFFF
#define PMIC_RG_BUCK_VPU_CON0_CLR_SHIFT                     0
#define PMIC_RG_BUCK_VPU_VOSEL_SLEEP_ADDR                   \
	MT6359_BUCK_VPU_CON1
#define PMIC_RG_BUCK_VPU_VOSEL_SLEEP_MASK                   0x7F
#define PMIC_RG_BUCK_VPU_VOSEL_SLEEP_SHIFT                  0
#define PMIC_RG_BUCK_VPU_SELR2R_CTRL_ADDR                   \
	MT6359_BUCK_VPU_SLP_CON
#define PMIC_RG_BUCK_VPU_SELR2R_CTRL_MASK                   0x1
#define PMIC_RG_BUCK_VPU_SELR2R_CTRL_SHIFT                  0
#define PMIC_RG_BUCK_VPU_SFCHG_FRATE_ADDR                   \
	MT6359_BUCK_VPU_CFG0
#define PMIC_RG_BUCK_VPU_SFCHG_FRATE_MASK                   0x7F
#define PMIC_RG_BUCK_VPU_SFCHG_FRATE_SHIFT                  0
#define PMIC_RG_BUCK_VPU_SFCHG_FEN_ADDR                     \
	MT6359_BUCK_VPU_CFG0
#define PMIC_RG_BUCK_VPU_SFCHG_FEN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_SFCHG_FEN_SHIFT                    7
#define PMIC_RG_BUCK_VPU_SFCHG_RRATE_ADDR                   \
	MT6359_BUCK_VPU_CFG0
#define PMIC_RG_BUCK_VPU_SFCHG_RRATE_MASK                   0x7F
#define PMIC_RG_BUCK_VPU_SFCHG_RRATE_SHIFT                  8
#define PMIC_RG_BUCK_VPU_SFCHG_REN_ADDR                     \
	MT6359_BUCK_VPU_CFG0
#define PMIC_RG_BUCK_VPU_SFCHG_REN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_SFCHG_REN_SHIFT                    15
#define PMIC_RG_BUCK_VPU_HW0_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW0_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW0_OP_EN_SHIFT                    0
#define PMIC_RG_BUCK_VPU_HW1_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW1_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW1_OP_EN_SHIFT                    1
#define PMIC_RG_BUCK_VPU_HW2_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW2_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW2_OP_EN_SHIFT                    2
#define PMIC_RG_BUCK_VPU_HW3_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW3_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW3_OP_EN_SHIFT                    3
#define PMIC_RG_BUCK_VPU_HW4_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW4_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW4_OP_EN_SHIFT                    4
#define PMIC_RG_BUCK_VPU_HW5_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW5_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW5_OP_EN_SHIFT                    5
#define PMIC_RG_BUCK_VPU_HW6_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW6_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW6_OP_EN_SHIFT                    6
#define PMIC_RG_BUCK_VPU_HW7_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW7_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW7_OP_EN_SHIFT                    7
#define PMIC_RG_BUCK_VPU_HW8_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW8_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW8_OP_EN_SHIFT                    8
#define PMIC_RG_BUCK_VPU_HW9_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW9_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW9_OP_EN_SHIFT                    9
#define PMIC_RG_BUCK_VPU_HW10_OP_EN_ADDR                    \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW10_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW10_OP_EN_SHIFT                   10
#define PMIC_RG_BUCK_VPU_HW11_OP_EN_ADDR                    \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW11_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW11_OP_EN_SHIFT                   11
#define PMIC_RG_BUCK_VPU_HW12_OP_EN_ADDR                    \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW12_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW12_OP_EN_SHIFT                   12
#define PMIC_RG_BUCK_VPU_HW13_OP_EN_ADDR                    \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW13_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW13_OP_EN_SHIFT                   13
#define PMIC_RG_BUCK_VPU_HW14_OP_EN_ADDR                    \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW14_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW14_OP_EN_SHIFT                   14
#define PMIC_RG_BUCK_VPU_SW_OP_EN_ADDR                      \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_SW_OP_EN_MASK                      0x1
#define PMIC_RG_BUCK_VPU_SW_OP_EN_SHIFT                     15
#define PMIC_RG_BUCK_VPU_OP_EN_SET_ADDR                     \
	MT6359_BUCK_VPU_OP_EN_SET
#define PMIC_RG_BUCK_VPU_OP_EN_SET_MASK                     0xFFFF
#define PMIC_RG_BUCK_VPU_OP_EN_SET_SHIFT                    0
#define PMIC_RG_BUCK_VPU_OP_EN_CLR_ADDR                     \
	MT6359_BUCK_VPU_OP_EN_CLR
#define PMIC_RG_BUCK_VPU_OP_EN_CLR_MASK                     0xFFFF
#define PMIC_RG_BUCK_VPU_OP_EN_CLR_SHIFT                    0
#define PMIC_RG_BUCK_VPU_HW0_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW0_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW0_OP_CFG_SHIFT                   0
#define PMIC_RG_BUCK_VPU_HW1_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW1_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW1_OP_CFG_SHIFT                   1
#define PMIC_RG_BUCK_VPU_HW2_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW2_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW2_OP_CFG_SHIFT                   2
#define PMIC_RG_BUCK_VPU_HW3_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW3_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW3_OP_CFG_SHIFT                   3
#define PMIC_RG_BUCK_VPU_HW4_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW4_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW4_OP_CFG_SHIFT                   4
#define PMIC_RG_BUCK_VPU_HW5_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW5_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW5_OP_CFG_SHIFT                   5
#define PMIC_RG_BUCK_VPU_HW6_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW6_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW6_OP_CFG_SHIFT                   6
#define PMIC_RG_BUCK_VPU_HW7_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW7_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW7_OP_CFG_SHIFT                   7
#define PMIC_RG_BUCK_VPU_HW8_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW8_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW8_OP_CFG_SHIFT                   8
#define PMIC_RG_BUCK_VPU_HW9_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW9_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW9_OP_CFG_SHIFT                   9
#define PMIC_RG_BUCK_VPU_HW10_OP_CFG_ADDR                   \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW10_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW10_OP_CFG_SHIFT                  10
#define PMIC_RG_BUCK_VPU_HW11_OP_CFG_ADDR                   \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW11_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW11_OP_CFG_SHIFT                  11
#define PMIC_RG_BUCK_VPU_HW12_OP_CFG_ADDR                   \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW12_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW12_OP_CFG_SHIFT                  12
#define PMIC_RG_BUCK_VPU_HW13_OP_CFG_ADDR                   \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW13_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW13_OP_CFG_SHIFT                  13
#define PMIC_RG_BUCK_VPU_HW14_OP_CFG_ADDR                   \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW14_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW14_OP_CFG_SHIFT                  14
#define PMIC_RG_BUCK_VPU_OP_CFG_SET_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG_SET
#define PMIC_RG_BUCK_VPU_OP_CFG_SET_MASK                    0xFFFF
#define PMIC_RG_BUCK_VPU_OP_CFG_SET_SHIFT                   0
#define PMIC_RG_BUCK_VPU_OP_CFG_CLR_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG_CLR
#define PMIC_RG_BUCK_VPU_OP_CFG_CLR_MASK                    0xFFFF
#define PMIC_RG_BUCK_VPU_OP_CFG_CLR_SHIFT                   0
#define PMIC_RG_BUCK_VPU_HW0_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW0_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW0_OP_MODE_SHIFT                  0
#define PMIC_RG_BUCK_VPU_HW1_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW1_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW1_OP_MODE_SHIFT                  1
#define PMIC_RG_BUCK_VPU_HW2_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW2_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW2_OP_MODE_SHIFT                  2
#define PMIC_RG_BUCK_VPU_HW3_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW3_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW3_OP_MODE_SHIFT                  3
#define PMIC_RG_BUCK_VPU_HW4_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW4_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW4_OP_MODE_SHIFT                  4
#define PMIC_RG_BUCK_VPU_HW5_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW5_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW5_OP_MODE_SHIFT                  5
#define PMIC_RG_BUCK_VPU_HW6_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW6_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW6_OP_MODE_SHIFT                  6
#define PMIC_RG_BUCK_VPU_HW7_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW7_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW7_OP_MODE_SHIFT                  7
#define PMIC_RG_BUCK_VPU_HW8_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW8_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW8_OP_MODE_SHIFT                  8
#define PMIC_RG_BUCK_VPU_HW9_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW9_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW9_OP_MODE_SHIFT                  9
#define PMIC_RG_BUCK_VPU_HW10_OP_MODE_ADDR                  \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW10_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VPU_HW10_OP_MODE_SHIFT                 10
#define PMIC_RG_BUCK_VPU_HW11_OP_MODE_ADDR                  \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW11_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VPU_HW11_OP_MODE_SHIFT                 11
#define PMIC_RG_BUCK_VPU_HW12_OP_MODE_ADDR                  \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW12_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VPU_HW12_OP_MODE_SHIFT                 12
#define PMIC_RG_BUCK_VPU_HW13_OP_MODE_ADDR                  \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW13_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VPU_HW13_OP_MODE_SHIFT                 13
#define PMIC_RG_BUCK_VPU_HW14_OP_MODE_ADDR                  \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW14_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VPU_HW14_OP_MODE_SHIFT                 14
#define PMIC_RG_BUCK_VPU_OP_MODE_SET_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE_SET
#define PMIC_RG_BUCK_VPU_OP_MODE_SET_MASK                   0xFFFF
#define PMIC_RG_BUCK_VPU_OP_MODE_SET_SHIFT                  0
#define PMIC_RG_BUCK_VPU_OP_MODE_CLR_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE_CLR
#define PMIC_RG_BUCK_VPU_OP_MODE_CLR_MASK                   0xFFFF
#define PMIC_RG_BUCK_VPU_OP_MODE_CLR_SHIFT                  0
#define PMIC_DA_VPU_VOSEL_ADDR                              \
	MT6359_BUCK_VPU_DBG0
#define PMIC_DA_VPU_VOSEL_MASK                              0x7F
#define PMIC_DA_VPU_VOSEL_SHIFT                             0
#define PMIC_DA_VPU_VOSEL_GRAY_ADDR                         \
	MT6359_BUCK_VPU_DBG0
#define PMIC_DA_VPU_VOSEL_GRAY_MASK                         0x7F
#define PMIC_DA_VPU_VOSEL_GRAY_SHIFT                        8
#define PMIC_DA_VPU_EN_ADDR                                 \
	MT6359_BUCK_VPU_DBG1
#define PMIC_DA_VPU_EN_MASK                                 0x1
#define PMIC_DA_VPU_EN_SHIFT                                0
#define PMIC_DA_VPU_STB_ADDR                                \
	MT6359_BUCK_VPU_DBG1
#define PMIC_DA_VPU_STB_MASK                                0x1
#define PMIC_DA_VPU_STB_SHIFT                               1
#define PMIC_DA_VPU_LOOP_SEL_ADDR                           \
	MT6359_BUCK_VPU_DBG1
#define PMIC_DA_VPU_LOOP_SEL_MASK                           0x1
#define PMIC_DA_VPU_LOOP_SEL_SHIFT                          2
#define PMIC_DA_VPU_R2R_PDN_ADDR                            \
	MT6359_BUCK_VPU_DBG1
#define PMIC_DA_VPU_R2R_PDN_MASK                            0x1
#define PMIC_DA_VPU_R2R_PDN_SHIFT                           3
#define PMIC_DA_VPU_DVS_EN_ADDR                             \
	MT6359_BUCK_VPU_DBG1
#define PMIC_DA_VPU_DVS_EN_MASK                             0x1
#define PMIC_DA_VPU_DVS_EN_SHIFT                            4
#define PMIC_DA_VPU_DVS_DOWN_ADDR                           \
	MT6359_BUCK_VPU_DBG1
#define PMIC_DA_VPU_DVS_DOWN_MASK                           0x1
#define PMIC_DA_VPU_DVS_DOWN_SHIFT                          5
#define PMIC_DA_VPU_SSH_ADDR                                \
	MT6359_BUCK_VPU_DBG1
#define PMIC_DA_VPU_SSH_MASK                                0x1
#define PMIC_DA_VPU_SSH_SHIFT                               6
#define PMIC_DA_VPU_MINFREQ_DISCHARGE_ADDR                  \
	MT6359_BUCK_VPU_DBG1
#define PMIC_DA_VPU_MINFREQ_DISCHARGE_MASK                  0x1
#define PMIC_DA_VPU_MINFREQ_DISCHARGE_SHIFT                 8
#define PMIC_RG_BUCK_VPU_CK_SW_MODE_ADDR                    \
	MT6359_BUCK_VPU_DBG1
#define PMIC_RG_BUCK_VPU_CK_SW_MODE_MASK                    0x1
#define PMIC_RG_BUCK_VPU_CK_SW_MODE_SHIFT                   12
#define PMIC_RG_BUCK_VPU_CK_SW_EN_ADDR                      \
	MT6359_BUCK_VPU_DBG1
#define PMIC_RG_BUCK_VPU_CK_SW_EN_MASK                      0x1
#define PMIC_RG_BUCK_VPU_CK_SW_EN_SHIFT                     13
#define PMIC_BUCK_VPU_ELR_LEN_ADDR                          \
	MT6359_BUCK_VPU_ELR_NUM
#define PMIC_BUCK_VPU_ELR_LEN_MASK                          0xFF
#define PMIC_BUCK_VPU_ELR_LEN_SHIFT                         0
#define PMIC_RG_BUCK_VPU_VOSEL_ADDR                         \
	MT6359_BUCK_VPU_ELR0
#define PMIC_RG_BUCK_VPU_VOSEL_MASK                         0x7F
#define PMIC_RG_BUCK_VPU_VOSEL_SHIFT                        0
#define PMIC_BUCK_VCORE_ANA_ID_ADDR                         \
	MT6359_BUCK_VCORE_DSN_ID
#define PMIC_BUCK_VCORE_ANA_ID_MASK                         0xFF
#define PMIC_BUCK_VCORE_ANA_ID_SHIFT                        0
#define PMIC_BUCK_VCORE_DIG_ID_ADDR                         \
	MT6359_BUCK_VCORE_DSN_ID
#define PMIC_BUCK_VCORE_DIG_ID_MASK                         0xFF
#define PMIC_BUCK_VCORE_DIG_ID_SHIFT                        8
#define PMIC_BUCK_VCORE_ANA_MINOR_REV_ADDR                  \
	MT6359_BUCK_VCORE_DSN_REV0
#define PMIC_BUCK_VCORE_ANA_MINOR_REV_MASK                  0xF
#define PMIC_BUCK_VCORE_ANA_MINOR_REV_SHIFT                 0
#define PMIC_BUCK_VCORE_ANA_MAJOR_REV_ADDR                  \
	MT6359_BUCK_VCORE_DSN_REV0
#define PMIC_BUCK_VCORE_ANA_MAJOR_REV_MASK                  0xF
#define PMIC_BUCK_VCORE_ANA_MAJOR_REV_SHIFT                 4
#define PMIC_BUCK_VCORE_DIG_MINOR_REV_ADDR                  \
	MT6359_BUCK_VCORE_DSN_REV0
#define PMIC_BUCK_VCORE_DIG_MINOR_REV_MASK                  0xF
#define PMIC_BUCK_VCORE_DIG_MINOR_REV_SHIFT                 8
#define PMIC_BUCK_VCORE_DIG_MAJOR_REV_ADDR                  \
	MT6359_BUCK_VCORE_DSN_REV0
#define PMIC_BUCK_VCORE_DIG_MAJOR_REV_MASK                  0xF
#define PMIC_BUCK_VCORE_DIG_MAJOR_REV_SHIFT                 12
#define PMIC_BUCK_VCORE_DSN_CBS_ADDR                        \
	MT6359_BUCK_VCORE_DSN_DBI
#define PMIC_BUCK_VCORE_DSN_CBS_MASK                        0x3
#define PMIC_BUCK_VCORE_DSN_CBS_SHIFT                       0
#define PMIC_BUCK_VCORE_DSN_BIX_ADDR                        \
	MT6359_BUCK_VCORE_DSN_DBI
#define PMIC_BUCK_VCORE_DSN_BIX_MASK                        0x3
#define PMIC_BUCK_VCORE_DSN_BIX_SHIFT                       2
#define PMIC_BUCK_VCORE_DSN_ESP_ADDR                        \
	MT6359_BUCK_VCORE_DSN_DBI
#define PMIC_BUCK_VCORE_DSN_ESP_MASK                        0xFF
#define PMIC_BUCK_VCORE_DSN_ESP_SHIFT                       8
#define PMIC_BUCK_VCORE_DSN_FPI_SSHUB_ADDR                  \
	MT6359_BUCK_VCORE_DSN_DXI
#define PMIC_BUCK_VCORE_DSN_FPI_SSHUB_MASK                  0x1
#define PMIC_BUCK_VCORE_DSN_FPI_SSHUB_SHIFT                 0
#define PMIC_BUCK_VCORE_DSN_FPI_TRACKING_ADDR               \
	MT6359_BUCK_VCORE_DSN_DXI
#define PMIC_BUCK_VCORE_DSN_FPI_TRACKING_MASK               0x1
#define PMIC_BUCK_VCORE_DSN_FPI_TRACKING_SHIFT              1
#define PMIC_BUCK_VCORE_DSN_FPI_PREOC_ADDR                  \
	MT6359_BUCK_VCORE_DSN_DXI
#define PMIC_BUCK_VCORE_DSN_FPI_PREOC_MASK                  0x1
#define PMIC_BUCK_VCORE_DSN_FPI_PREOC_SHIFT                 2
#define PMIC_BUCK_VCORE_DSN_FPI_VOTER_ADDR                  \
	MT6359_BUCK_VCORE_DSN_DXI
#define PMIC_BUCK_VCORE_DSN_FPI_VOTER_MASK                  0x1
#define PMIC_BUCK_VCORE_DSN_FPI_VOTER_SHIFT                 3
#define PMIC_BUCK_VCORE_DSN_FPI_ULTRASONIC_ADDR             \
	MT6359_BUCK_VCORE_DSN_DXI
#define PMIC_BUCK_VCORE_DSN_FPI_ULTRASONIC_MASK             0x1
#define PMIC_BUCK_VCORE_DSN_FPI_ULTRASONIC_SHIFT            4
#define PMIC_BUCK_VCORE_DSN_FPI_DLC_ADDR                    \
	MT6359_BUCK_VCORE_DSN_DXI
#define PMIC_BUCK_VCORE_DSN_FPI_DLC_MASK                    0x1
#define PMIC_BUCK_VCORE_DSN_FPI_DLC_SHIFT                   5
#define PMIC_BUCK_VCORE_DSN_FPI_TRAP_ADDR                   \
	MT6359_BUCK_VCORE_DSN_DXI
#define PMIC_BUCK_VCORE_DSN_FPI_TRAP_MASK                   0x1
#define PMIC_BUCK_VCORE_DSN_FPI_TRAP_SHIFT                  6
#define PMIC_RG_BUCK_VCORE_EN_ADDR                          \
	MT6359_BUCK_VCORE_CON0
#define PMIC_RG_BUCK_VCORE_EN_MASK                          0x1
#define PMIC_RG_BUCK_VCORE_EN_SHIFT                         0
#define PMIC_RG_BUCK_VCORE_LP_ADDR                          \
	MT6359_BUCK_VCORE_CON0
#define PMIC_RG_BUCK_VCORE_LP_MASK                          0x1
#define PMIC_RG_BUCK_VCORE_LP_SHIFT                         1
#define PMIC_RG_BUCK_VCORE_CON0_SET_ADDR                    \
	MT6359_BUCK_VCORE_CON0_SET
#define PMIC_RG_BUCK_VCORE_CON0_SET_MASK                    0xFFFF
#define PMIC_RG_BUCK_VCORE_CON0_SET_SHIFT                   0
#define PMIC_RG_BUCK_VCORE_CON0_CLR_ADDR                    \
	MT6359_BUCK_VCORE_CON0_CLR
#define PMIC_RG_BUCK_VCORE_CON0_CLR_MASK                    0xFFFF
#define PMIC_RG_BUCK_VCORE_CON0_CLR_SHIFT                   0
#define PMIC_RG_BUCK_VCORE_VOSEL_SLEEP_ADDR                 \
	MT6359_BUCK_VCORE_CON1
#define PMIC_RG_BUCK_VCORE_VOSEL_SLEEP_MASK                 0x7F
#define PMIC_RG_BUCK_VCORE_VOSEL_SLEEP_SHIFT                0
#define PMIC_RG_BUCK_VCORE_SELR2R_CTRL_ADDR                 \
	MT6359_BUCK_VCORE_SLP_CON
#define PMIC_RG_BUCK_VCORE_SELR2R_CTRL_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_SELR2R_CTRL_SHIFT                0
#define PMIC_RG_BUCK_VCORE_SFCHG_FRATE_ADDR                 \
	MT6359_BUCK_VCORE_CFG0
#define PMIC_RG_BUCK_VCORE_SFCHG_FRATE_MASK                 0x7F
#define PMIC_RG_BUCK_VCORE_SFCHG_FRATE_SHIFT                0
#define PMIC_RG_BUCK_VCORE_SFCHG_FEN_ADDR                   \
	MT6359_BUCK_VCORE_CFG0
#define PMIC_RG_BUCK_VCORE_SFCHG_FEN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_SFCHG_FEN_SHIFT                  7
#define PMIC_RG_BUCK_VCORE_SFCHG_RRATE_ADDR                 \
	MT6359_BUCK_VCORE_CFG0
#define PMIC_RG_BUCK_VCORE_SFCHG_RRATE_MASK                 0x7F
#define PMIC_RG_BUCK_VCORE_SFCHG_RRATE_SHIFT                8
#define PMIC_RG_BUCK_VCORE_SFCHG_REN_ADDR                   \
	MT6359_BUCK_VCORE_CFG0
#define PMIC_RG_BUCK_VCORE_SFCHG_REN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_SFCHG_REN_SHIFT                  15
#define PMIC_RG_BUCK_VCORE_HW0_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW0_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW0_OP_EN_SHIFT                  0
#define PMIC_RG_BUCK_VCORE_HW1_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW1_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW1_OP_EN_SHIFT                  1
#define PMIC_RG_BUCK_VCORE_HW2_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW2_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW2_OP_EN_SHIFT                  2
#define PMIC_RG_BUCK_VCORE_HW3_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW3_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW3_OP_EN_SHIFT                  3
#define PMIC_RG_BUCK_VCORE_HW4_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW4_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW4_OP_EN_SHIFT                  4
#define PMIC_RG_BUCK_VCORE_HW5_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW5_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW5_OP_EN_SHIFT                  5
#define PMIC_RG_BUCK_VCORE_HW6_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW6_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW6_OP_EN_SHIFT                  6
#define PMIC_RG_BUCK_VCORE_HW7_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW7_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW7_OP_EN_SHIFT                  7
#define PMIC_RG_BUCK_VCORE_HW8_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW8_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW8_OP_EN_SHIFT                  8
#define PMIC_RG_BUCK_VCORE_HW9_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW9_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW9_OP_EN_SHIFT                  9
#define PMIC_RG_BUCK_VCORE_HW10_OP_EN_ADDR                  \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW10_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW10_OP_EN_SHIFT                 10
#define PMIC_RG_BUCK_VCORE_HW11_OP_EN_ADDR                  \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW11_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW11_OP_EN_SHIFT                 11
#define PMIC_RG_BUCK_VCORE_HW12_OP_EN_ADDR                  \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW12_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW12_OP_EN_SHIFT                 12
#define PMIC_RG_BUCK_VCORE_HW13_OP_EN_ADDR                  \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW13_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW13_OP_EN_SHIFT                 13
#define PMIC_RG_BUCK_VCORE_HW14_OP_EN_ADDR                  \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW14_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW14_OP_EN_SHIFT                 14
#define PMIC_RG_BUCK_VCORE_SW_OP_EN_ADDR                    \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_SW_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VCORE_SW_OP_EN_SHIFT                   15
#define PMIC_RG_BUCK_VCORE_OP_EN_SET_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN_SET
#define PMIC_RG_BUCK_VCORE_OP_EN_SET_MASK                   0xFFFF
#define PMIC_RG_BUCK_VCORE_OP_EN_SET_SHIFT                  0
#define PMIC_RG_BUCK_VCORE_OP_EN_CLR_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN_CLR
#define PMIC_RG_BUCK_VCORE_OP_EN_CLR_MASK                   0xFFFF
#define PMIC_RG_BUCK_VCORE_OP_EN_CLR_SHIFT                  0
#define PMIC_RG_BUCK_VCORE_HW0_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW0_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW0_OP_CFG_SHIFT                 0
#define PMIC_RG_BUCK_VCORE_HW1_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW1_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW1_OP_CFG_SHIFT                 1
#define PMIC_RG_BUCK_VCORE_HW2_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW2_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW2_OP_CFG_SHIFT                 2
#define PMIC_RG_BUCK_VCORE_HW3_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW3_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW3_OP_CFG_SHIFT                 3
#define PMIC_RG_BUCK_VCORE_HW4_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW4_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW4_OP_CFG_SHIFT                 4
#define PMIC_RG_BUCK_VCORE_HW5_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW5_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW5_OP_CFG_SHIFT                 5
#define PMIC_RG_BUCK_VCORE_HW6_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW6_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW6_OP_CFG_SHIFT                 6
#define PMIC_RG_BUCK_VCORE_HW7_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW7_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW7_OP_CFG_SHIFT                 7
#define PMIC_RG_BUCK_VCORE_HW8_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW8_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW8_OP_CFG_SHIFT                 8
#define PMIC_RG_BUCK_VCORE_HW9_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW9_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW9_OP_CFG_SHIFT                 9
#define PMIC_RG_BUCK_VCORE_HW10_OP_CFG_ADDR                 \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW10_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW10_OP_CFG_SHIFT                10
#define PMIC_RG_BUCK_VCORE_HW11_OP_CFG_ADDR                 \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW11_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW11_OP_CFG_SHIFT                11
#define PMIC_RG_BUCK_VCORE_HW12_OP_CFG_ADDR                 \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW12_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW12_OP_CFG_SHIFT                12
#define PMIC_RG_BUCK_VCORE_HW13_OP_CFG_ADDR                 \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW13_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW13_OP_CFG_SHIFT                13
#define PMIC_RG_BUCK_VCORE_HW14_OP_CFG_ADDR                 \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW14_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW14_OP_CFG_SHIFT                14
#define PMIC_RG_BUCK_VCORE_OP_CFG_SET_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG_SET
#define PMIC_RG_BUCK_VCORE_OP_CFG_SET_MASK                  0xFFFF
#define PMIC_RG_BUCK_VCORE_OP_CFG_SET_SHIFT                 0
#define PMIC_RG_BUCK_VCORE_OP_CFG_CLR_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG_CLR
#define PMIC_RG_BUCK_VCORE_OP_CFG_CLR_MASK                  0xFFFF
#define PMIC_RG_BUCK_VCORE_OP_CFG_CLR_SHIFT                 0
#define PMIC_RG_BUCK_VCORE_HW0_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW0_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW0_OP_MODE_SHIFT                0
#define PMIC_RG_BUCK_VCORE_HW1_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW1_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW1_OP_MODE_SHIFT                1
#define PMIC_RG_BUCK_VCORE_HW2_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW2_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW2_OP_MODE_SHIFT                2
#define PMIC_RG_BUCK_VCORE_HW3_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW3_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW3_OP_MODE_SHIFT                3
#define PMIC_RG_BUCK_VCORE_HW4_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW4_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW4_OP_MODE_SHIFT                4
#define PMIC_RG_BUCK_VCORE_HW5_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW5_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW5_OP_MODE_SHIFT                5
#define PMIC_RG_BUCK_VCORE_HW6_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW6_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW6_OP_MODE_SHIFT                6
#define PMIC_RG_BUCK_VCORE_HW7_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW7_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW7_OP_MODE_SHIFT                7
#define PMIC_RG_BUCK_VCORE_HW8_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW8_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW8_OP_MODE_SHIFT                8
#define PMIC_RG_BUCK_VCORE_HW9_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW9_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW9_OP_MODE_SHIFT                9
#define PMIC_RG_BUCK_VCORE_HW10_OP_MODE_ADDR                \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW10_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VCORE_HW10_OP_MODE_SHIFT               10
#define PMIC_RG_BUCK_VCORE_HW11_OP_MODE_ADDR                \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW11_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VCORE_HW11_OP_MODE_SHIFT               11
#define PMIC_RG_BUCK_VCORE_HW12_OP_MODE_ADDR                \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW12_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VCORE_HW12_OP_MODE_SHIFT               12
#define PMIC_RG_BUCK_VCORE_HW13_OP_MODE_ADDR                \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW13_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VCORE_HW13_OP_MODE_SHIFT               13
#define PMIC_RG_BUCK_VCORE_HW14_OP_MODE_ADDR                \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW14_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VCORE_HW14_OP_MODE_SHIFT               14
#define PMIC_RG_BUCK_VCORE_OP_MODE_SET_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE_SET
#define PMIC_RG_BUCK_VCORE_OP_MODE_SET_MASK                 0xFFFF
#define PMIC_RG_BUCK_VCORE_OP_MODE_SET_SHIFT                0
#define PMIC_RG_BUCK_VCORE_OP_MODE_CLR_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE_CLR
#define PMIC_RG_BUCK_VCORE_OP_MODE_CLR_MASK                 0xFFFF
#define PMIC_RG_BUCK_VCORE_OP_MODE_CLR_SHIFT                0
#define PMIC_DA_VCORE_VOSEL_ADDR                            \
	MT6359_BUCK_VCORE_DBG0
#define PMIC_DA_VCORE_VOSEL_MASK                            0x7F
#define PMIC_DA_VCORE_VOSEL_SHIFT                           0
#define PMIC_DA_VCORE_VOSEL_GRAY_ADDR                       \
	MT6359_BUCK_VCORE_DBG0
#define PMIC_DA_VCORE_VOSEL_GRAY_MASK                       0x7F
#define PMIC_DA_VCORE_VOSEL_GRAY_SHIFT                      8
#define PMIC_DA_VCORE_EN_ADDR                               \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_DA_VCORE_EN_MASK                               0x1
#define PMIC_DA_VCORE_EN_SHIFT                              0
#define PMIC_DA_VCORE_STB_ADDR                              \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_DA_VCORE_STB_MASK                              0x1
#define PMIC_DA_VCORE_STB_SHIFT                             1
#define PMIC_DA_VCORE_LOOP_SEL_ADDR                         \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_DA_VCORE_LOOP_SEL_MASK                         0x1
#define PMIC_DA_VCORE_LOOP_SEL_SHIFT                        2
#define PMIC_DA_VCORE_R2R_PDN_ADDR                          \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_DA_VCORE_R2R_PDN_MASK                          0x1
#define PMIC_DA_VCORE_R2R_PDN_SHIFT                         3
#define PMIC_DA_VCORE_DVS_EN_ADDR                           \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_DA_VCORE_DVS_EN_MASK                           0x1
#define PMIC_DA_VCORE_DVS_EN_SHIFT                          4
#define PMIC_DA_VCORE_DVS_DOWN_ADDR                         \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_DA_VCORE_DVS_DOWN_MASK                         0x1
#define PMIC_DA_VCORE_DVS_DOWN_SHIFT                        5
#define PMIC_DA_VCORE_SSH_ADDR                              \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_DA_VCORE_SSH_MASK                              0x1
#define PMIC_DA_VCORE_SSH_SHIFT                             6
#define PMIC_DA_VCORE_MINFREQ_DISCHARGE_ADDR                \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_DA_VCORE_MINFREQ_DISCHARGE_MASK                0x1
#define PMIC_DA_VCORE_MINFREQ_DISCHARGE_SHIFT               8
#define PMIC_RG_BUCK_VCORE_CK_SW_MODE_ADDR                  \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_RG_BUCK_VCORE_CK_SW_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_CK_SW_MODE_SHIFT                 12
#define PMIC_RG_BUCK_VCORE_CK_SW_EN_ADDR                    \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_RG_BUCK_VCORE_CK_SW_EN_MASK                    0x1
#define PMIC_RG_BUCK_VCORE_CK_SW_EN_SHIFT                   13
#define PMIC_BUCK_VCORE_ELR_LEN_ADDR                        \
	MT6359_BUCK_VCORE_ELR_NUM
#define PMIC_BUCK_VCORE_ELR_LEN_MASK                        0xFF
#define PMIC_BUCK_VCORE_ELR_LEN_SHIFT                       0
#define PMIC_RG_BUCK_VCORE_VOSEL_ADDR                       \
	MT6359_BUCK_VCORE_ELR0
#define PMIC_RG_BUCK_VCORE_VOSEL_MASK                       0x7F
#define PMIC_RG_BUCK_VCORE_VOSEL_SHIFT                      0
#define PMIC_BUCK_VGPU11_ANA_ID_ADDR                        \
	MT6359_BUCK_VGPU11_DSN_ID
#define PMIC_BUCK_VGPU11_ANA_ID_MASK                        0xFF
#define PMIC_BUCK_VGPU11_ANA_ID_SHIFT                       0
#define PMIC_BUCK_VGPU11_DIG_ID_ADDR                        \
	MT6359_BUCK_VGPU11_DSN_ID
#define PMIC_BUCK_VGPU11_DIG_ID_MASK                        0xFF
#define PMIC_BUCK_VGPU11_DIG_ID_SHIFT                       8
#define PMIC_BUCK_VGPU11_ANA_MINOR_REV_ADDR                 \
	MT6359_BUCK_VGPU11_DSN_REV0
#define PMIC_BUCK_VGPU11_ANA_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VGPU11_ANA_MINOR_REV_SHIFT                0
#define PMIC_BUCK_VGPU11_ANA_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VGPU11_DSN_REV0
#define PMIC_BUCK_VGPU11_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VGPU11_ANA_MAJOR_REV_SHIFT                4
#define PMIC_BUCK_VGPU11_DIG_MINOR_REV_ADDR                 \
	MT6359_BUCK_VGPU11_DSN_REV0
#define PMIC_BUCK_VGPU11_DIG_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VGPU11_DIG_MINOR_REV_SHIFT                8
#define PMIC_BUCK_VGPU11_DIG_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VGPU11_DSN_REV0
#define PMIC_BUCK_VGPU11_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VGPU11_DIG_MAJOR_REV_SHIFT                12
#define PMIC_BUCK_VGPU11_DSN_CBS_ADDR                       \
	MT6359_BUCK_VGPU11_DSN_DBI
#define PMIC_BUCK_VGPU11_DSN_CBS_MASK                       0x3
#define PMIC_BUCK_VGPU11_DSN_CBS_SHIFT                      0
#define PMIC_BUCK_VGPU11_DSN_BIX_ADDR                       \
	MT6359_BUCK_VGPU11_DSN_DBI
#define PMIC_BUCK_VGPU11_DSN_BIX_MASK                       0x3
#define PMIC_BUCK_VGPU11_DSN_BIX_SHIFT                      2
#define PMIC_BUCK_VGPU11_DSN_ESP_ADDR                       \
	MT6359_BUCK_VGPU11_DSN_DBI
#define PMIC_BUCK_VGPU11_DSN_ESP_MASK                       0xFF
#define PMIC_BUCK_VGPU11_DSN_ESP_SHIFT                      8
#define PMIC_BUCK_VGPU11_DSN_FPI_SSHUB_ADDR                 \
	MT6359_BUCK_VGPU11_DSN_DXI
#define PMIC_BUCK_VGPU11_DSN_FPI_SSHUB_MASK                 0x1
#define PMIC_BUCK_VGPU11_DSN_FPI_SSHUB_SHIFT                0
#define PMIC_BUCK_VGPU11_DSN_FPI_TRACKING_ADDR              \
	MT6359_BUCK_VGPU11_DSN_DXI
#define PMIC_BUCK_VGPU11_DSN_FPI_TRACKING_MASK              0x1
#define PMIC_BUCK_VGPU11_DSN_FPI_TRACKING_SHIFT             1
#define PMIC_BUCK_VGPU11_DSN_FPI_PREOC_ADDR                 \
	MT6359_BUCK_VGPU11_DSN_DXI
#define PMIC_BUCK_VGPU11_DSN_FPI_PREOC_MASK                 0x1
#define PMIC_BUCK_VGPU11_DSN_FPI_PREOC_SHIFT                2
#define PMIC_BUCK_VGPU11_DSN_FPI_VOTER_ADDR                 \
	MT6359_BUCK_VGPU11_DSN_DXI
#define PMIC_BUCK_VGPU11_DSN_FPI_VOTER_MASK                 0x1
#define PMIC_BUCK_VGPU11_DSN_FPI_VOTER_SHIFT                3
#define PMIC_BUCK_VGPU11_DSN_FPI_ULTRASONIC_ADDR            \
	MT6359_BUCK_VGPU11_DSN_DXI
#define PMIC_BUCK_VGPU11_DSN_FPI_ULTRASONIC_MASK            0x1
#define PMIC_BUCK_VGPU11_DSN_FPI_ULTRASONIC_SHIFT           4
#define PMIC_BUCK_VGPU11_DSN_FPI_DLC_ADDR                   \
	MT6359_BUCK_VGPU11_DSN_DXI
#define PMIC_BUCK_VGPU11_DSN_FPI_DLC_MASK                   0x1
#define PMIC_BUCK_VGPU11_DSN_FPI_DLC_SHIFT                  5
#define PMIC_BUCK_VGPU11_DSN_FPI_TRAP_ADDR                  \
	MT6359_BUCK_VGPU11_DSN_DXI
#define PMIC_BUCK_VGPU11_DSN_FPI_TRAP_MASK                  0x1
#define PMIC_BUCK_VGPU11_DSN_FPI_TRAP_SHIFT                 6
#define PMIC_RG_BUCK_VGPU11_EN_ADDR                         \
	MT6359_BUCK_VGPU11_CON0
#define PMIC_RG_BUCK_VGPU11_EN_MASK                         0x1
#define PMIC_RG_BUCK_VGPU11_EN_SHIFT                        0
#define PMIC_RG_BUCK_VGPU11_LP_ADDR                         \
	MT6359_BUCK_VGPU11_CON0
#define PMIC_RG_BUCK_VGPU11_LP_MASK                         0x1
#define PMIC_RG_BUCK_VGPU11_LP_SHIFT                        1
#define PMIC_RG_BUCK_VGPU11_CON0_SET_ADDR                   \
	MT6359_BUCK_VGPU11_CON0_SET
#define PMIC_RG_BUCK_VGPU11_CON0_SET_MASK                   0xFFFF
#define PMIC_RG_BUCK_VGPU11_CON0_SET_SHIFT                  0
#define PMIC_RG_BUCK_VGPU11_CON0_CLR_ADDR                   \
	MT6359_BUCK_VGPU11_CON0_CLR
#define PMIC_RG_BUCK_VGPU11_CON0_CLR_MASK                   0xFFFF
#define PMIC_RG_BUCK_VGPU11_CON0_CLR_SHIFT                  0
#define PMIC_RG_BUCK_VGPU11_VOSEL_SLEEP_ADDR                \
	MT6359_BUCK_VGPU11_CON1
#define PMIC_RG_BUCK_VGPU11_VOSEL_SLEEP_MASK                0x7F
#define PMIC_RG_BUCK_VGPU11_VOSEL_SLEEP_SHIFT               0
#define PMIC_RG_BUCK_VGPU11_SELR2R_CTRL_ADDR                \
	MT6359_BUCK_VGPU11_SLP_CON
#define PMIC_RG_BUCK_VGPU11_SELR2R_CTRL_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_SELR2R_CTRL_SHIFT               0
#define PMIC_RG_BUCK_VGPU11_SFCHG_FRATE_ADDR                \
	MT6359_BUCK_VGPU11_CFG0
#define PMIC_RG_BUCK_VGPU11_SFCHG_FRATE_MASK                0x7F
#define PMIC_RG_BUCK_VGPU11_SFCHG_FRATE_SHIFT               0
#define PMIC_RG_BUCK_VGPU11_SFCHG_FEN_ADDR                  \
	MT6359_BUCK_VGPU11_CFG0
#define PMIC_RG_BUCK_VGPU11_SFCHG_FEN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_SFCHG_FEN_SHIFT                 7
#define PMIC_RG_BUCK_VGPU11_SFCHG_RRATE_ADDR                \
	MT6359_BUCK_VGPU11_CFG0
#define PMIC_RG_BUCK_VGPU11_SFCHG_RRATE_MASK                0x7F
#define PMIC_RG_BUCK_VGPU11_SFCHG_RRATE_SHIFT               8
#define PMIC_RG_BUCK_VGPU11_SFCHG_REN_ADDR                  \
	MT6359_BUCK_VGPU11_CFG0
#define PMIC_RG_BUCK_VGPU11_SFCHG_REN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_SFCHG_REN_SHIFT                 15
#define PMIC_RG_BUCK_VGPU11_HW0_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_BUCK_VGPU11_HW1_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_BUCK_VGPU11_HW2_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_BUCK_VGPU11_HW3_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_BUCK_VGPU11_HW4_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_BUCK_VGPU11_HW5_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_BUCK_VGPU11_HW6_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_BUCK_VGPU11_HW7_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW7_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW7_OP_EN_SHIFT                 7
#define PMIC_RG_BUCK_VGPU11_HW8_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW8_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW8_OP_EN_SHIFT                 8
#define PMIC_RG_BUCK_VGPU11_HW9_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW9_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW9_OP_EN_SHIFT                 9
#define PMIC_RG_BUCK_VGPU11_HW10_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW10_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW10_OP_EN_SHIFT                10
#define PMIC_RG_BUCK_VGPU11_HW11_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW11_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW11_OP_EN_SHIFT                11
#define PMIC_RG_BUCK_VGPU11_HW12_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW12_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW12_OP_EN_SHIFT                12
#define PMIC_RG_BUCK_VGPU11_HW13_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW13_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW13_OP_EN_SHIFT                13
#define PMIC_RG_BUCK_VGPU11_HW14_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW14_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW14_OP_EN_SHIFT                14
#define PMIC_RG_BUCK_VGPU11_SW_OP_EN_ADDR                   \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_SW_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VGPU11_SW_OP_EN_SHIFT                  15
#define PMIC_RG_BUCK_VGPU11_OP_EN_SET_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN_SET
#define PMIC_RG_BUCK_VGPU11_OP_EN_SET_MASK                  0xFFFF
#define PMIC_RG_BUCK_VGPU11_OP_EN_SET_SHIFT                 0
#define PMIC_RG_BUCK_VGPU11_OP_EN_CLR_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN_CLR
#define PMIC_RG_BUCK_VGPU11_OP_EN_CLR_MASK                  0xFFFF
#define PMIC_RG_BUCK_VGPU11_OP_EN_CLR_SHIFT                 0
#define PMIC_RG_BUCK_VGPU11_HW0_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_BUCK_VGPU11_HW1_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_BUCK_VGPU11_HW2_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_BUCK_VGPU11_HW3_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_BUCK_VGPU11_HW4_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_BUCK_VGPU11_HW5_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_BUCK_VGPU11_HW6_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_BUCK_VGPU11_HW7_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW7_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW7_OP_CFG_SHIFT                7
#define PMIC_RG_BUCK_VGPU11_HW8_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW8_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW8_OP_CFG_SHIFT                8
#define PMIC_RG_BUCK_VGPU11_HW9_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW9_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW9_OP_CFG_SHIFT                9
#define PMIC_RG_BUCK_VGPU11_HW10_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW10_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW10_OP_CFG_SHIFT               10
#define PMIC_RG_BUCK_VGPU11_HW11_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW11_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW11_OP_CFG_SHIFT               11
#define PMIC_RG_BUCK_VGPU11_HW12_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW12_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW12_OP_CFG_SHIFT               12
#define PMIC_RG_BUCK_VGPU11_HW13_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW13_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW13_OP_CFG_SHIFT               13
#define PMIC_RG_BUCK_VGPU11_HW14_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW14_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW14_OP_CFG_SHIFT               14
#define PMIC_RG_BUCK_VGPU11_OP_CFG_SET_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG_SET
#define PMIC_RG_BUCK_VGPU11_OP_CFG_SET_MASK                 0xFFFF
#define PMIC_RG_BUCK_VGPU11_OP_CFG_SET_SHIFT                0
#define PMIC_RG_BUCK_VGPU11_OP_CFG_CLR_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG_CLR
#define PMIC_RG_BUCK_VGPU11_OP_CFG_CLR_MASK                 0xFFFF
#define PMIC_RG_BUCK_VGPU11_OP_CFG_CLR_SHIFT                0
#define PMIC_RG_BUCK_VGPU11_HW0_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW0_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW0_OP_MODE_SHIFT               0
#define PMIC_RG_BUCK_VGPU11_HW1_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW1_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW1_OP_MODE_SHIFT               1
#define PMIC_RG_BUCK_VGPU11_HW2_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW2_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW2_OP_MODE_SHIFT               2
#define PMIC_RG_BUCK_VGPU11_HW3_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW3_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW3_OP_MODE_SHIFT               3
#define PMIC_RG_BUCK_VGPU11_HW4_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW4_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW4_OP_MODE_SHIFT               4
#define PMIC_RG_BUCK_VGPU11_HW5_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW5_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW5_OP_MODE_SHIFT               5
#define PMIC_RG_BUCK_VGPU11_HW6_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW6_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW6_OP_MODE_SHIFT               6
#define PMIC_RG_BUCK_VGPU11_HW7_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW7_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW7_OP_MODE_SHIFT               7
#define PMIC_RG_BUCK_VGPU11_HW8_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW8_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW8_OP_MODE_SHIFT               8
#define PMIC_RG_BUCK_VGPU11_HW9_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW9_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW9_OP_MODE_SHIFT               9
#define PMIC_RG_BUCK_VGPU11_HW10_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW10_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU11_HW10_OP_MODE_SHIFT              10
#define PMIC_RG_BUCK_VGPU11_HW11_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW11_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU11_HW11_OP_MODE_SHIFT              11
#define PMIC_RG_BUCK_VGPU11_HW12_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW12_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU11_HW12_OP_MODE_SHIFT              12
#define PMIC_RG_BUCK_VGPU11_HW13_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW13_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU11_HW13_OP_MODE_SHIFT              13
#define PMIC_RG_BUCK_VGPU11_HW14_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW14_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU11_HW14_OP_MODE_SHIFT              14
#define PMIC_RG_BUCK_VGPU11_OP_MODE_SET_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE_SET
#define PMIC_RG_BUCK_VGPU11_OP_MODE_SET_MASK                0xFFFF
#define PMIC_RG_BUCK_VGPU11_OP_MODE_SET_SHIFT               0
#define PMIC_RG_BUCK_VGPU11_OP_MODE_CLR_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE_CLR
#define PMIC_RG_BUCK_VGPU11_OP_MODE_CLR_MASK                0xFFFF
#define PMIC_RG_BUCK_VGPU11_OP_MODE_CLR_SHIFT               0
#define PMIC_DA_VGPU11_VOSEL_ADDR                           \
	MT6359_BUCK_VGPU11_DBG0
#define PMIC_DA_VGPU11_VOSEL_MASK                           0x7F
#define PMIC_DA_VGPU11_VOSEL_SHIFT                          0
#define PMIC_DA_VGPU11_VOSEL_GRAY_ADDR                      \
	MT6359_BUCK_VGPU11_DBG0
#define PMIC_DA_VGPU11_VOSEL_GRAY_MASK                      0x7F
#define PMIC_DA_VGPU11_VOSEL_GRAY_SHIFT                     8
#define PMIC_DA_VGPU11_EN_ADDR                              \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_DA_VGPU11_EN_MASK                              0x1
#define PMIC_DA_VGPU11_EN_SHIFT                             0
#define PMIC_DA_VGPU11_STB_ADDR                             \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_DA_VGPU11_STB_MASK                             0x1
#define PMIC_DA_VGPU11_STB_SHIFT                            1
#define PMIC_DA_VGPU11_LOOP_SEL_ADDR                        \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_DA_VGPU11_LOOP_SEL_MASK                        0x1
#define PMIC_DA_VGPU11_LOOP_SEL_SHIFT                       2
#define PMIC_DA_VGPU11_R2R_PDN_ADDR                         \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_DA_VGPU11_R2R_PDN_MASK                         0x1
#define PMIC_DA_VGPU11_R2R_PDN_SHIFT                        3
#define PMIC_DA_VGPU11_DVS_EN_ADDR                          \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_DA_VGPU11_DVS_EN_MASK                          0x1
#define PMIC_DA_VGPU11_DVS_EN_SHIFT                         4
#define PMIC_DA_VGPU11_DVS_DOWN_ADDR                        \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_DA_VGPU11_DVS_DOWN_MASK                        0x1
#define PMIC_DA_VGPU11_DVS_DOWN_SHIFT                       5
#define PMIC_DA_VGPU11_SSH_ADDR                             \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_DA_VGPU11_SSH_MASK                             0x1
#define PMIC_DA_VGPU11_SSH_SHIFT                            6
#define PMIC_DA_VGPU11_MINFREQ_DISCHARGE_ADDR               \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_DA_VGPU11_MINFREQ_DISCHARGE_MASK               0x1
#define PMIC_DA_VGPU11_MINFREQ_DISCHARGE_SHIFT              8
#define PMIC_RG_BUCK_VGPU11_CK_SW_MODE_ADDR                 \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_RG_BUCK_VGPU11_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_CK_SW_MODE_SHIFT                12
#define PMIC_RG_BUCK_VGPU11_CK_SW_EN_ADDR                   \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_RG_BUCK_VGPU11_CK_SW_EN_MASK                   0x1
#define PMIC_RG_BUCK_VGPU11_CK_SW_EN_SHIFT                  13
#define PMIC_RG_BUCK_VGPU11_SSHUB_EN_ADDR                   \
	MT6359_BUCK_VGPU11_SSHUB_CON0
#define PMIC_RG_BUCK_VGPU11_SSHUB_EN_MASK                   0x1
#define PMIC_RG_BUCK_VGPU11_SSHUB_EN_SHIFT                  0
#define PMIC_RG_BUCK_VGPU11_SSHUB_VOSEL_ADDR                \
	MT6359_BUCK_VGPU11_SSHUB_CON0
#define PMIC_RG_BUCK_VGPU11_SSHUB_VOSEL_MASK                0x7F
#define PMIC_RG_BUCK_VGPU11_SSHUB_VOSEL_SHIFT               4
#define PMIC_RG_BUCK_VGPU11_SPI_EN_ADDR                     \
	MT6359_BUCK_VGPU11_SPI_CON0
#define PMIC_RG_BUCK_VGPU11_SPI_EN_MASK                     0x1
#define PMIC_RG_BUCK_VGPU11_SPI_EN_SHIFT                    0
#define PMIC_RG_BUCK_VGPU11_SPI_VOSEL_ADDR                  \
	MT6359_BUCK_VGPU11_SPI_CON0
#define PMIC_RG_BUCK_VGPU11_SPI_VOSEL_MASK                  0x7F
#define PMIC_RG_BUCK_VGPU11_SPI_VOSEL_SHIFT                 4
#define PMIC_RG_BUCK_VGPU11_BT_LP_EN_ADDR                   \
	MT6359_BUCK_VGPU11_BT_LP_CON0
#define PMIC_RG_BUCK_VGPU11_BT_LP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VGPU11_BT_LP_EN_SHIFT                  0
#define PMIC_RG_BUCK_VGPU11_BT_LP_VOSEL_ADDR                \
	MT6359_BUCK_VGPU11_BT_LP_CON0
#define PMIC_RG_BUCK_VGPU11_BT_LP_VOSEL_MASK                0x7F
#define PMIC_RG_BUCK_VGPU11_BT_LP_VOSEL_SHIFT               4
#define PMIC_RG_BUCK_VGPU11_TRACK_STALL_BYPASS_ADDR         \
	MT6359_BUCK_VGPU11_STALL_TRACK0
#define PMIC_RG_BUCK_VGPU11_TRACK_STALL_BYPASS_MASK         0x1
#define PMIC_RG_BUCK_VGPU11_TRACK_STALL_BYPASS_SHIFT        0
#define PMIC_BUCK_VGPU11_ELR_LEN_ADDR                       \
	MT6359_BUCK_VGPU11_ELR_NUM
#define PMIC_BUCK_VGPU11_ELR_LEN_MASK                       0xFF
#define PMIC_BUCK_VGPU11_ELR_LEN_SHIFT                      0
#define PMIC_RG_BUCK_VGPU11_VOSEL_ADDR                      \
	MT6359_BUCK_VGPU11_ELR0
#define PMIC_RG_BUCK_VGPU11_VOSEL_MASK                      0x7F
#define PMIC_RG_BUCK_VGPU11_VOSEL_SHIFT                     0
#define PMIC_BUCK_VGPU12_ANA_ID_ADDR                        \
	MT6359_BUCK_VGPU12_DSN_ID
#define PMIC_BUCK_VGPU12_ANA_ID_MASK                        0xFF
#define PMIC_BUCK_VGPU12_ANA_ID_SHIFT                       0
#define PMIC_BUCK_VGPU12_DIG_ID_ADDR                        \
	MT6359_BUCK_VGPU12_DSN_ID
#define PMIC_BUCK_VGPU12_DIG_ID_MASK                        0xFF
#define PMIC_BUCK_VGPU12_DIG_ID_SHIFT                       8
#define PMIC_BUCK_VGPU12_ANA_MINOR_REV_ADDR                 \
	MT6359_BUCK_VGPU12_DSN_REV0
#define PMIC_BUCK_VGPU12_ANA_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VGPU12_ANA_MINOR_REV_SHIFT                0
#define PMIC_BUCK_VGPU12_ANA_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VGPU12_DSN_REV0
#define PMIC_BUCK_VGPU12_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VGPU12_ANA_MAJOR_REV_SHIFT                4
#define PMIC_BUCK_VGPU12_DIG_MINOR_REV_ADDR                 \
	MT6359_BUCK_VGPU12_DSN_REV0
#define PMIC_BUCK_VGPU12_DIG_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VGPU12_DIG_MINOR_REV_SHIFT                8
#define PMIC_BUCK_VGPU12_DIG_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VGPU12_DSN_REV0
#define PMIC_BUCK_VGPU12_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VGPU12_DIG_MAJOR_REV_SHIFT                12
#define PMIC_BUCK_VGPU12_DSN_CBS_ADDR                       \
	MT6359_BUCK_VGPU12_DSN_DBI
#define PMIC_BUCK_VGPU12_DSN_CBS_MASK                       0x3
#define PMIC_BUCK_VGPU12_DSN_CBS_SHIFT                      0
#define PMIC_BUCK_VGPU12_DSN_BIX_ADDR                       \
	MT6359_BUCK_VGPU12_DSN_DBI
#define PMIC_BUCK_VGPU12_DSN_BIX_MASK                       0x3
#define PMIC_BUCK_VGPU12_DSN_BIX_SHIFT                      2
#define PMIC_BUCK_VGPU12_DSN_ESP_ADDR                       \
	MT6359_BUCK_VGPU12_DSN_DBI
#define PMIC_BUCK_VGPU12_DSN_ESP_MASK                       0xFF
#define PMIC_BUCK_VGPU12_DSN_ESP_SHIFT                      8
#define PMIC_BUCK_VGPU12_DSN_FPI_SSHUB_ADDR                 \
	MT6359_BUCK_VGPU12_DSN_DXI
#define PMIC_BUCK_VGPU12_DSN_FPI_SSHUB_MASK                 0x1
#define PMIC_BUCK_VGPU12_DSN_FPI_SSHUB_SHIFT                0
#define PMIC_BUCK_VGPU12_DSN_FPI_TRACKING_ADDR              \
	MT6359_BUCK_VGPU12_DSN_DXI
#define PMIC_BUCK_VGPU12_DSN_FPI_TRACKING_MASK              0x1
#define PMIC_BUCK_VGPU12_DSN_FPI_TRACKING_SHIFT             1
#define PMIC_BUCK_VGPU12_DSN_FPI_PREOC_ADDR                 \
	MT6359_BUCK_VGPU12_DSN_DXI
#define PMIC_BUCK_VGPU12_DSN_FPI_PREOC_MASK                 0x1
#define PMIC_BUCK_VGPU12_DSN_FPI_PREOC_SHIFT                2
#define PMIC_BUCK_VGPU12_DSN_FPI_VOTER_ADDR                 \
	MT6359_BUCK_VGPU12_DSN_DXI
#define PMIC_BUCK_VGPU12_DSN_FPI_VOTER_MASK                 0x1
#define PMIC_BUCK_VGPU12_DSN_FPI_VOTER_SHIFT                3
#define PMIC_BUCK_VGPU12_DSN_FPI_ULTRASONIC_ADDR            \
	MT6359_BUCK_VGPU12_DSN_DXI
#define PMIC_BUCK_VGPU12_DSN_FPI_ULTRASONIC_MASK            0x1
#define PMIC_BUCK_VGPU12_DSN_FPI_ULTRASONIC_SHIFT           4
#define PMIC_BUCK_VGPU12_DSN_FPI_DLC_ADDR                   \
	MT6359_BUCK_VGPU12_DSN_DXI
#define PMIC_BUCK_VGPU12_DSN_FPI_DLC_MASK                   0x1
#define PMIC_BUCK_VGPU12_DSN_FPI_DLC_SHIFT                  5
#define PMIC_BUCK_VGPU12_DSN_FPI_TRAP_ADDR                  \
	MT6359_BUCK_VGPU12_DSN_DXI
#define PMIC_BUCK_VGPU12_DSN_FPI_TRAP_MASK                  0x1
#define PMIC_BUCK_VGPU12_DSN_FPI_TRAP_SHIFT                 6
#define PMIC_RG_BUCK_VGPU12_EN_ADDR                         \
	MT6359_BUCK_VGPU12_CON0
#define PMIC_RG_BUCK_VGPU12_EN_MASK                         0x1
#define PMIC_RG_BUCK_VGPU12_EN_SHIFT                        0
#define PMIC_RG_BUCK_VGPU12_LP_ADDR                         \
	MT6359_BUCK_VGPU12_CON0
#define PMIC_RG_BUCK_VGPU12_LP_MASK                         0x1
#define PMIC_RG_BUCK_VGPU12_LP_SHIFT                        1
#define PMIC_RG_BUCK_VGPU12_CON0_SET_ADDR                   \
	MT6359_BUCK_VGPU12_CON0_SET
#define PMIC_RG_BUCK_VGPU12_CON0_SET_MASK                   0xFFFF
#define PMIC_RG_BUCK_VGPU12_CON0_SET_SHIFT                  0
#define PMIC_RG_BUCK_VGPU12_CON0_CLR_ADDR                   \
	MT6359_BUCK_VGPU12_CON0_CLR
#define PMIC_RG_BUCK_VGPU12_CON0_CLR_MASK                   0xFFFF
#define PMIC_RG_BUCK_VGPU12_CON0_CLR_SHIFT                  0
#define PMIC_RG_BUCK_VGPU12_VOSEL_SLEEP_ADDR                \
	MT6359_BUCK_VGPU12_CON1
#define PMIC_RG_BUCK_VGPU12_VOSEL_SLEEP_MASK                0x7F
#define PMIC_RG_BUCK_VGPU12_VOSEL_SLEEP_SHIFT               0
#define PMIC_RG_BUCK_VGPU12_SELR2R_CTRL_ADDR                \
	MT6359_BUCK_VGPU12_SLP_CON
#define PMIC_RG_BUCK_VGPU12_SELR2R_CTRL_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_SELR2R_CTRL_SHIFT               0
#define PMIC_RG_BUCK_VGPU12_SFCHG_FRATE_ADDR                \
	MT6359_BUCK_VGPU12_CFG0
#define PMIC_RG_BUCK_VGPU12_SFCHG_FRATE_MASK                0x7F
#define PMIC_RG_BUCK_VGPU12_SFCHG_FRATE_SHIFT               0
#define PMIC_RG_BUCK_VGPU12_SFCHG_FEN_ADDR                  \
	MT6359_BUCK_VGPU12_CFG0
#define PMIC_RG_BUCK_VGPU12_SFCHG_FEN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_SFCHG_FEN_SHIFT                 7
#define PMIC_RG_BUCK_VGPU12_SFCHG_RRATE_ADDR                \
	MT6359_BUCK_VGPU12_CFG0
#define PMIC_RG_BUCK_VGPU12_SFCHG_RRATE_MASK                0x7F
#define PMIC_RG_BUCK_VGPU12_SFCHG_RRATE_SHIFT               8
#define PMIC_RG_BUCK_VGPU12_SFCHG_REN_ADDR                  \
	MT6359_BUCK_VGPU12_CFG0
#define PMIC_RG_BUCK_VGPU12_SFCHG_REN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_SFCHG_REN_SHIFT                 15
#define PMIC_RG_BUCK_VGPU12_HW0_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_BUCK_VGPU12_HW1_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_BUCK_VGPU12_HW2_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_BUCK_VGPU12_HW3_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_BUCK_VGPU12_HW4_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_BUCK_VGPU12_HW5_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_BUCK_VGPU12_HW6_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_BUCK_VGPU12_HW7_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW7_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW7_OP_EN_SHIFT                 7
#define PMIC_RG_BUCK_VGPU12_HW8_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW8_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW8_OP_EN_SHIFT                 8
#define PMIC_RG_BUCK_VGPU12_HW9_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW9_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW9_OP_EN_SHIFT                 9
#define PMIC_RG_BUCK_VGPU12_HW10_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW10_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW10_OP_EN_SHIFT                10
#define PMIC_RG_BUCK_VGPU12_HW11_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW11_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW11_OP_EN_SHIFT                11
#define PMIC_RG_BUCK_VGPU12_HW12_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW12_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW12_OP_EN_SHIFT                12
#define PMIC_RG_BUCK_VGPU12_HW13_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW13_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW13_OP_EN_SHIFT                13
#define PMIC_RG_BUCK_VGPU12_HW14_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW14_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW14_OP_EN_SHIFT                14
#define PMIC_RG_BUCK_VGPU12_SW_OP_EN_ADDR                   \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_SW_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VGPU12_SW_OP_EN_SHIFT                  15
#define PMIC_RG_BUCK_VGPU12_OP_EN_SET_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN_SET
#define PMIC_RG_BUCK_VGPU12_OP_EN_SET_MASK                  0xFFFF
#define PMIC_RG_BUCK_VGPU12_OP_EN_SET_SHIFT                 0
#define PMIC_RG_BUCK_VGPU12_OP_EN_CLR_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN_CLR
#define PMIC_RG_BUCK_VGPU12_OP_EN_CLR_MASK                  0xFFFF
#define PMIC_RG_BUCK_VGPU12_OP_EN_CLR_SHIFT                 0
#define PMIC_RG_BUCK_VGPU12_HW0_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_BUCK_VGPU12_HW1_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_BUCK_VGPU12_HW2_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_BUCK_VGPU12_HW3_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_BUCK_VGPU12_HW4_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_BUCK_VGPU12_HW5_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_BUCK_VGPU12_HW6_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_BUCK_VGPU12_HW7_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW7_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW7_OP_CFG_SHIFT                7
#define PMIC_RG_BUCK_VGPU12_HW8_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW8_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW8_OP_CFG_SHIFT                8
#define PMIC_RG_BUCK_VGPU12_HW9_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW9_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW9_OP_CFG_SHIFT                9
#define PMIC_RG_BUCK_VGPU12_HW10_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW10_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW10_OP_CFG_SHIFT               10
#define PMIC_RG_BUCK_VGPU12_HW11_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW11_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW11_OP_CFG_SHIFT               11
#define PMIC_RG_BUCK_VGPU12_HW12_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW12_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW12_OP_CFG_SHIFT               12
#define PMIC_RG_BUCK_VGPU12_HW13_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW13_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW13_OP_CFG_SHIFT               13
#define PMIC_RG_BUCK_VGPU12_HW14_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW14_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW14_OP_CFG_SHIFT               14
#define PMIC_RG_BUCK_VGPU12_OP_CFG_SET_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG_SET
#define PMIC_RG_BUCK_VGPU12_OP_CFG_SET_MASK                 0xFFFF
#define PMIC_RG_BUCK_VGPU12_OP_CFG_SET_SHIFT                0
#define PMIC_RG_BUCK_VGPU12_OP_CFG_CLR_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG_CLR
#define PMIC_RG_BUCK_VGPU12_OP_CFG_CLR_MASK                 0xFFFF
#define PMIC_RG_BUCK_VGPU12_OP_CFG_CLR_SHIFT                0
#define PMIC_RG_BUCK_VGPU12_HW0_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW0_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW0_OP_MODE_SHIFT               0
#define PMIC_RG_BUCK_VGPU12_HW1_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW1_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW1_OP_MODE_SHIFT               1
#define PMIC_RG_BUCK_VGPU12_HW2_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW2_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW2_OP_MODE_SHIFT               2
#define PMIC_RG_BUCK_VGPU12_HW3_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW3_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW3_OP_MODE_SHIFT               3
#define PMIC_RG_BUCK_VGPU12_HW4_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW4_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW4_OP_MODE_SHIFT               4
#define PMIC_RG_BUCK_VGPU12_HW5_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW5_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW5_OP_MODE_SHIFT               5
#define PMIC_RG_BUCK_VGPU12_HW6_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW6_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW6_OP_MODE_SHIFT               6
#define PMIC_RG_BUCK_VGPU12_HW7_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW7_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW7_OP_MODE_SHIFT               7
#define PMIC_RG_BUCK_VGPU12_HW8_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW8_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW8_OP_MODE_SHIFT               8
#define PMIC_RG_BUCK_VGPU12_HW9_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW9_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW9_OP_MODE_SHIFT               9
#define PMIC_RG_BUCK_VGPU12_HW10_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW10_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU12_HW10_OP_MODE_SHIFT              10
#define PMIC_RG_BUCK_VGPU12_HW11_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW11_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU12_HW11_OP_MODE_SHIFT              11
#define PMIC_RG_BUCK_VGPU12_HW12_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW12_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU12_HW12_OP_MODE_SHIFT              12
#define PMIC_RG_BUCK_VGPU12_HW13_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW13_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU12_HW13_OP_MODE_SHIFT              13
#define PMIC_RG_BUCK_VGPU12_HW14_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW14_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU12_HW14_OP_MODE_SHIFT              14
#define PMIC_RG_BUCK_VGPU12_OP_MODE_SET_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE_SET
#define PMIC_RG_BUCK_VGPU12_OP_MODE_SET_MASK                0xFFFF
#define PMIC_RG_BUCK_VGPU12_OP_MODE_SET_SHIFT               0
#define PMIC_RG_BUCK_VGPU12_OP_MODE_CLR_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE_CLR
#define PMIC_RG_BUCK_VGPU12_OP_MODE_CLR_MASK                0xFFFF
#define PMIC_RG_BUCK_VGPU12_OP_MODE_CLR_SHIFT               0
#define PMIC_DA_VGPU12_VOSEL_ADDR                           \
	MT6359_BUCK_VGPU12_DBG0
#define PMIC_DA_VGPU12_VOSEL_MASK                           0x7F
#define PMIC_DA_VGPU12_VOSEL_SHIFT                          0
#define PMIC_DA_VGPU12_VOSEL_GRAY_ADDR                      \
	MT6359_BUCK_VGPU12_DBG0
#define PMIC_DA_VGPU12_VOSEL_GRAY_MASK                      0x7F
#define PMIC_DA_VGPU12_VOSEL_GRAY_SHIFT                     8
#define PMIC_DA_VGPU12_EN_ADDR                              \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_DA_VGPU12_EN_MASK                              0x1
#define PMIC_DA_VGPU12_EN_SHIFT                             0
#define PMIC_DA_VGPU12_STB_ADDR                             \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_DA_VGPU12_STB_MASK                             0x1
#define PMIC_DA_VGPU12_STB_SHIFT                            1
#define PMIC_DA_VGPU12_LOOP_SEL_ADDR                        \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_DA_VGPU12_LOOP_SEL_MASK                        0x1
#define PMIC_DA_VGPU12_LOOP_SEL_SHIFT                       2
#define PMIC_DA_VGPU12_R2R_PDN_ADDR                         \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_DA_VGPU12_R2R_PDN_MASK                         0x1
#define PMIC_DA_VGPU12_R2R_PDN_SHIFT                        3
#define PMIC_DA_VGPU12_DVS_EN_ADDR                          \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_DA_VGPU12_DVS_EN_MASK                          0x1
#define PMIC_DA_VGPU12_DVS_EN_SHIFT                         4
#define PMIC_DA_VGPU12_DVS_DOWN_ADDR                        \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_DA_VGPU12_DVS_DOWN_MASK                        0x1
#define PMIC_DA_VGPU12_DVS_DOWN_SHIFT                       5
#define PMIC_DA_VGPU12_SSH_ADDR                             \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_DA_VGPU12_SSH_MASK                             0x1
#define PMIC_DA_VGPU12_SSH_SHIFT                            6
#define PMIC_DA_VGPU12_MINFREQ_DISCHARGE_ADDR               \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_DA_VGPU12_MINFREQ_DISCHARGE_MASK               0x1
#define PMIC_DA_VGPU12_MINFREQ_DISCHARGE_SHIFT              8
#define PMIC_RG_BUCK_VGPU12_CK_SW_MODE_ADDR                 \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_RG_BUCK_VGPU12_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_CK_SW_MODE_SHIFT                12
#define PMIC_RG_BUCK_VGPU12_CK_SW_EN_ADDR                   \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_RG_BUCK_VGPU12_CK_SW_EN_MASK                   0x1
#define PMIC_RG_BUCK_VGPU12_CK_SW_EN_SHIFT                  13
#define PMIC_BUCK_VGPU12_ELR_LEN_ADDR                       \
	MT6359_BUCK_VGPU12_ELR_NUM
#define PMIC_BUCK_VGPU12_ELR_LEN_MASK                       0xFF
#define PMIC_BUCK_VGPU12_ELR_LEN_SHIFT                      0
#define PMIC_RG_BUCK_VGPU12_VOSEL_ADDR                      \
	MT6359_BUCK_VGPU12_ELR0
#define PMIC_RG_BUCK_VGPU12_VOSEL_MASK                      0x7F
#define PMIC_RG_BUCK_VGPU12_VOSEL_SHIFT                     0
#define PMIC_BUCK_VMODEM_ANA_ID_ADDR                        \
	MT6359_BUCK_VMODEM_DSN_ID
#define PMIC_BUCK_VMODEM_ANA_ID_MASK                        0xFF
#define PMIC_BUCK_VMODEM_ANA_ID_SHIFT                       0
#define PMIC_BUCK_VMODEM_DIG_ID_ADDR                        \
	MT6359_BUCK_VMODEM_DSN_ID
#define PMIC_BUCK_VMODEM_DIG_ID_MASK                        0xFF
#define PMIC_BUCK_VMODEM_DIG_ID_SHIFT                       8
#define PMIC_BUCK_VMODEM_ANA_MINOR_REV_ADDR                 \
	MT6359_BUCK_VMODEM_DSN_REV0
#define PMIC_BUCK_VMODEM_ANA_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VMODEM_ANA_MINOR_REV_SHIFT                0
#define PMIC_BUCK_VMODEM_ANA_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VMODEM_DSN_REV0
#define PMIC_BUCK_VMODEM_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VMODEM_ANA_MAJOR_REV_SHIFT                4
#define PMIC_BUCK_VMODEM_DIG_MINOR_REV_ADDR                 \
	MT6359_BUCK_VMODEM_DSN_REV0
#define PMIC_BUCK_VMODEM_DIG_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VMODEM_DIG_MINOR_REV_SHIFT                8
#define PMIC_BUCK_VMODEM_DIG_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VMODEM_DSN_REV0
#define PMIC_BUCK_VMODEM_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VMODEM_DIG_MAJOR_REV_SHIFT                12
#define PMIC_BUCK_VMODEM_DSN_CBS_ADDR                       \
	MT6359_BUCK_VMODEM_DSN_DBI
#define PMIC_BUCK_VMODEM_DSN_CBS_MASK                       0x3
#define PMIC_BUCK_VMODEM_DSN_CBS_SHIFT                      0
#define PMIC_BUCK_VMODEM_DSN_BIX_ADDR                       \
	MT6359_BUCK_VMODEM_DSN_DBI
#define PMIC_BUCK_VMODEM_DSN_BIX_MASK                       0x3
#define PMIC_BUCK_VMODEM_DSN_BIX_SHIFT                      2
#define PMIC_BUCK_VMODEM_DSN_ESP_ADDR                       \
	MT6359_BUCK_VMODEM_DSN_DBI
#define PMIC_BUCK_VMODEM_DSN_ESP_MASK                       0xFF
#define PMIC_BUCK_VMODEM_DSN_ESP_SHIFT                      8
#define PMIC_BUCK_VMODEM_DSN_FPI_SSHUB_ADDR                 \
	MT6359_BUCK_VMODEM_DSN_DXI
#define PMIC_BUCK_VMODEM_DSN_FPI_SSHUB_MASK                 0x1
#define PMIC_BUCK_VMODEM_DSN_FPI_SSHUB_SHIFT                0
#define PMIC_BUCK_VMODEM_DSN_FPI_TRACKING_ADDR              \
	MT6359_BUCK_VMODEM_DSN_DXI
#define PMIC_BUCK_VMODEM_DSN_FPI_TRACKING_MASK              0x1
#define PMIC_BUCK_VMODEM_DSN_FPI_TRACKING_SHIFT             1
#define PMIC_BUCK_VMODEM_DSN_FPI_PREOC_ADDR                 \
	MT6359_BUCK_VMODEM_DSN_DXI
#define PMIC_BUCK_VMODEM_DSN_FPI_PREOC_MASK                 0x1
#define PMIC_BUCK_VMODEM_DSN_FPI_PREOC_SHIFT                2
#define PMIC_BUCK_VMODEM_DSN_FPI_VOTER_ADDR                 \
	MT6359_BUCK_VMODEM_DSN_DXI
#define PMIC_BUCK_VMODEM_DSN_FPI_VOTER_MASK                 0x1
#define PMIC_BUCK_VMODEM_DSN_FPI_VOTER_SHIFT                3
#define PMIC_BUCK_VMODEM_DSN_FPI_ULTRASONIC_ADDR            \
	MT6359_BUCK_VMODEM_DSN_DXI
#define PMIC_BUCK_VMODEM_DSN_FPI_ULTRASONIC_MASK            0x1
#define PMIC_BUCK_VMODEM_DSN_FPI_ULTRASONIC_SHIFT           4
#define PMIC_BUCK_VMODEM_DSN_FPI_DLC_ADDR                   \
	MT6359_BUCK_VMODEM_DSN_DXI
#define PMIC_BUCK_VMODEM_DSN_FPI_DLC_MASK                   0x1
#define PMIC_BUCK_VMODEM_DSN_FPI_DLC_SHIFT                  5
#define PMIC_BUCK_VMODEM_DSN_FPI_TRAP_ADDR                  \
	MT6359_BUCK_VMODEM_DSN_DXI
#define PMIC_BUCK_VMODEM_DSN_FPI_TRAP_MASK                  0x1
#define PMIC_BUCK_VMODEM_DSN_FPI_TRAP_SHIFT                 6
#define PMIC_RG_BUCK_VMODEM_EN_ADDR                         \
	MT6359_BUCK_VMODEM_CON0
#define PMIC_RG_BUCK_VMODEM_EN_MASK                         0x1
#define PMIC_RG_BUCK_VMODEM_EN_SHIFT                        0
#define PMIC_RG_BUCK_VMODEM_LP_ADDR                         \
	MT6359_BUCK_VMODEM_CON0
#define PMIC_RG_BUCK_VMODEM_LP_MASK                         0x1
#define PMIC_RG_BUCK_VMODEM_LP_SHIFT                        1
#define PMIC_RG_BUCK_VMODEM_CON0_SET_ADDR                   \
	MT6359_BUCK_VMODEM_CON0_SET
#define PMIC_RG_BUCK_VMODEM_CON0_SET_MASK                   0xFFFF
#define PMIC_RG_BUCK_VMODEM_CON0_SET_SHIFT                  0
#define PMIC_RG_BUCK_VMODEM_CON0_CLR_ADDR                   \
	MT6359_BUCK_VMODEM_CON0_CLR
#define PMIC_RG_BUCK_VMODEM_CON0_CLR_MASK                   0xFFFF
#define PMIC_RG_BUCK_VMODEM_CON0_CLR_SHIFT                  0
#define PMIC_RG_BUCK_VMODEM_VOSEL_SLEEP_ADDR                \
	MT6359_BUCK_VMODEM_CON1
#define PMIC_RG_BUCK_VMODEM_VOSEL_SLEEP_MASK                0x7F
#define PMIC_RG_BUCK_VMODEM_VOSEL_SLEEP_SHIFT               0
#define PMIC_RG_BUCK_VMODEM_SELR2R_CTRL_ADDR                \
	MT6359_BUCK_VMODEM_SLP_CON
#define PMIC_RG_BUCK_VMODEM_SELR2R_CTRL_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_SELR2R_CTRL_SHIFT               0
#define PMIC_RG_BUCK_VMODEM_SFCHG_FRATE_ADDR                \
	MT6359_BUCK_VMODEM_CFG0
#define PMIC_RG_BUCK_VMODEM_SFCHG_FRATE_MASK                0x7F
#define PMIC_RG_BUCK_VMODEM_SFCHG_FRATE_SHIFT               0
#define PMIC_RG_BUCK_VMODEM_SFCHG_FEN_ADDR                  \
	MT6359_BUCK_VMODEM_CFG0
#define PMIC_RG_BUCK_VMODEM_SFCHG_FEN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_SFCHG_FEN_SHIFT                 7
#define PMIC_RG_BUCK_VMODEM_SFCHG_RRATE_ADDR                \
	MT6359_BUCK_VMODEM_CFG0
#define PMIC_RG_BUCK_VMODEM_SFCHG_RRATE_MASK                0x7F
#define PMIC_RG_BUCK_VMODEM_SFCHG_RRATE_SHIFT               8
#define PMIC_RG_BUCK_VMODEM_SFCHG_REN_ADDR                  \
	MT6359_BUCK_VMODEM_CFG0
#define PMIC_RG_BUCK_VMODEM_SFCHG_REN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_SFCHG_REN_SHIFT                 15
#define PMIC_RG_BUCK_VMODEM_HW0_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_BUCK_VMODEM_HW1_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_BUCK_VMODEM_HW2_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_BUCK_VMODEM_HW3_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_BUCK_VMODEM_HW4_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_BUCK_VMODEM_HW5_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_BUCK_VMODEM_HW6_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_BUCK_VMODEM_HW7_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW7_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW7_OP_EN_SHIFT                 7
#define PMIC_RG_BUCK_VMODEM_HW8_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW8_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW8_OP_EN_SHIFT                 8
#define PMIC_RG_BUCK_VMODEM_HW9_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW9_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW9_OP_EN_SHIFT                 9
#define PMIC_RG_BUCK_VMODEM_HW10_OP_EN_ADDR                 \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW10_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW10_OP_EN_SHIFT                10
#define PMIC_RG_BUCK_VMODEM_HW11_OP_EN_ADDR                 \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW11_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW11_OP_EN_SHIFT                11
#define PMIC_RG_BUCK_VMODEM_HW12_OP_EN_ADDR                 \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW12_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW12_OP_EN_SHIFT                12
#define PMIC_RG_BUCK_VMODEM_HW13_OP_EN_ADDR                 \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW13_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW13_OP_EN_SHIFT                13
#define PMIC_RG_BUCK_VMODEM_HW14_OP_EN_ADDR                 \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW14_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW14_OP_EN_SHIFT                14
#define PMIC_RG_BUCK_VMODEM_SW_OP_EN_ADDR                   \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_SW_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VMODEM_SW_OP_EN_SHIFT                  15
#define PMIC_RG_BUCK_VMODEM_OP_EN_SET_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN_SET
#define PMIC_RG_BUCK_VMODEM_OP_EN_SET_MASK                  0xFFFF
#define PMIC_RG_BUCK_VMODEM_OP_EN_SET_SHIFT                 0
#define PMIC_RG_BUCK_VMODEM_OP_EN_CLR_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN_CLR
#define PMIC_RG_BUCK_VMODEM_OP_EN_CLR_MASK                  0xFFFF
#define PMIC_RG_BUCK_VMODEM_OP_EN_CLR_SHIFT                 0
#define PMIC_RG_BUCK_VMODEM_HW0_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_BUCK_VMODEM_HW1_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_BUCK_VMODEM_HW2_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_BUCK_VMODEM_HW3_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_BUCK_VMODEM_HW4_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_BUCK_VMODEM_HW5_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_BUCK_VMODEM_HW6_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_BUCK_VMODEM_HW7_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW7_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW7_OP_CFG_SHIFT                7
#define PMIC_RG_BUCK_VMODEM_HW8_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW8_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW8_OP_CFG_SHIFT                8
#define PMIC_RG_BUCK_VMODEM_HW9_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW9_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW9_OP_CFG_SHIFT                9
#define PMIC_RG_BUCK_VMODEM_HW10_OP_CFG_ADDR                \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW10_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW10_OP_CFG_SHIFT               10
#define PMIC_RG_BUCK_VMODEM_HW11_OP_CFG_ADDR                \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW11_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW11_OP_CFG_SHIFT               11
#define PMIC_RG_BUCK_VMODEM_HW12_OP_CFG_ADDR                \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW12_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW12_OP_CFG_SHIFT               12
#define PMIC_RG_BUCK_VMODEM_HW13_OP_CFG_ADDR                \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW13_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW13_OP_CFG_SHIFT               13
#define PMIC_RG_BUCK_VMODEM_HW14_OP_CFG_ADDR                \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW14_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW14_OP_CFG_SHIFT               14
#define PMIC_RG_BUCK_VMODEM_OP_CFG_SET_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG_SET
#define PMIC_RG_BUCK_VMODEM_OP_CFG_SET_MASK                 0xFFFF
#define PMIC_RG_BUCK_VMODEM_OP_CFG_SET_SHIFT                0
#define PMIC_RG_BUCK_VMODEM_OP_CFG_CLR_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG_CLR
#define PMIC_RG_BUCK_VMODEM_OP_CFG_CLR_MASK                 0xFFFF
#define PMIC_RG_BUCK_VMODEM_OP_CFG_CLR_SHIFT                0
#define PMIC_RG_BUCK_VMODEM_HW0_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW0_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW0_OP_MODE_SHIFT               0
#define PMIC_RG_BUCK_VMODEM_HW1_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW1_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW1_OP_MODE_SHIFT               1
#define PMIC_RG_BUCK_VMODEM_HW2_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW2_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW2_OP_MODE_SHIFT               2
#define PMIC_RG_BUCK_VMODEM_HW3_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW3_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW3_OP_MODE_SHIFT               3
#define PMIC_RG_BUCK_VMODEM_HW4_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW4_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW4_OP_MODE_SHIFT               4
#define PMIC_RG_BUCK_VMODEM_HW5_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW5_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW5_OP_MODE_SHIFT               5
#define PMIC_RG_BUCK_VMODEM_HW6_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW6_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW6_OP_MODE_SHIFT               6
#define PMIC_RG_BUCK_VMODEM_HW7_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW7_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW7_OP_MODE_SHIFT               7
#define PMIC_RG_BUCK_VMODEM_HW8_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW8_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW8_OP_MODE_SHIFT               8
#define PMIC_RG_BUCK_VMODEM_HW9_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW9_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW9_OP_MODE_SHIFT               9
#define PMIC_RG_BUCK_VMODEM_HW10_OP_MODE_ADDR               \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW10_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VMODEM_HW10_OP_MODE_SHIFT              10
#define PMIC_RG_BUCK_VMODEM_HW11_OP_MODE_ADDR               \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW11_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VMODEM_HW11_OP_MODE_SHIFT              11
#define PMIC_RG_BUCK_VMODEM_HW12_OP_MODE_ADDR               \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW12_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VMODEM_HW12_OP_MODE_SHIFT              12
#define PMIC_RG_BUCK_VMODEM_HW13_OP_MODE_ADDR               \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW13_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VMODEM_HW13_OP_MODE_SHIFT              13
#define PMIC_RG_BUCK_VMODEM_HW14_OP_MODE_ADDR               \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW14_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VMODEM_HW14_OP_MODE_SHIFT              14
#define PMIC_RG_BUCK_VMODEM_OP_MODE_SET_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE_SET
#define PMIC_RG_BUCK_VMODEM_OP_MODE_SET_MASK                0xFFFF
#define PMIC_RG_BUCK_VMODEM_OP_MODE_SET_SHIFT               0
#define PMIC_RG_BUCK_VMODEM_OP_MODE_CLR_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE_CLR
#define PMIC_RG_BUCK_VMODEM_OP_MODE_CLR_MASK                0xFFFF
#define PMIC_RG_BUCK_VMODEM_OP_MODE_CLR_SHIFT               0
#define PMIC_DA_VMODEM_VOSEL_ADDR                           \
	MT6359_BUCK_VMODEM_DBG0
#define PMIC_DA_VMODEM_VOSEL_MASK                           0x7F
#define PMIC_DA_VMODEM_VOSEL_SHIFT                          0
#define PMIC_DA_VMODEM_VOSEL_GRAY_ADDR                      \
	MT6359_BUCK_VMODEM_DBG0
#define PMIC_DA_VMODEM_VOSEL_GRAY_MASK                      0x7F
#define PMIC_DA_VMODEM_VOSEL_GRAY_SHIFT                     8
#define PMIC_DA_VMODEM_EN_ADDR                              \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_DA_VMODEM_EN_MASK                              0x1
#define PMIC_DA_VMODEM_EN_SHIFT                             0
#define PMIC_DA_VMODEM_STB_ADDR                             \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_DA_VMODEM_STB_MASK                             0x1
#define PMIC_DA_VMODEM_STB_SHIFT                            1
#define PMIC_DA_VMODEM_LOOP_SEL_ADDR                        \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_DA_VMODEM_LOOP_SEL_MASK                        0x1
#define PMIC_DA_VMODEM_LOOP_SEL_SHIFT                       2
#define PMIC_DA_VMODEM_R2R_PDN_ADDR                         \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_DA_VMODEM_R2R_PDN_MASK                         0x1
#define PMIC_DA_VMODEM_R2R_PDN_SHIFT                        3
#define PMIC_DA_VMODEM_DVS_EN_ADDR                          \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_DA_VMODEM_DVS_EN_MASK                          0x1
#define PMIC_DA_VMODEM_DVS_EN_SHIFT                         4
#define PMIC_DA_VMODEM_DVS_DOWN_ADDR                        \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_DA_VMODEM_DVS_DOWN_MASK                        0x1
#define PMIC_DA_VMODEM_DVS_DOWN_SHIFT                       5
#define PMIC_DA_VMODEM_SSH_ADDR                             \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_DA_VMODEM_SSH_MASK                             0x1
#define PMIC_DA_VMODEM_SSH_SHIFT                            6
#define PMIC_DA_VMODEM_MINFREQ_DISCHARGE_ADDR               \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_DA_VMODEM_MINFREQ_DISCHARGE_MASK               0x1
#define PMIC_DA_VMODEM_MINFREQ_DISCHARGE_SHIFT              8
#define PMIC_RG_BUCK_VMODEM_CK_SW_MODE_ADDR                 \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_RG_BUCK_VMODEM_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_CK_SW_MODE_SHIFT                12
#define PMIC_RG_BUCK_VMODEM_CK_SW_EN_ADDR                   \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_RG_BUCK_VMODEM_CK_SW_EN_MASK                   0x1
#define PMIC_RG_BUCK_VMODEM_CK_SW_EN_SHIFT                  13
#define PMIC_RG_BUCK_VMODEM_TRACK_STALL_BYPASS_ADDR         \
	MT6359_BUCK_VMODEM_STALL_TRACK0
#define PMIC_RG_BUCK_VMODEM_TRACK_STALL_BYPASS_MASK         0x1
#define PMIC_RG_BUCK_VMODEM_TRACK_STALL_BYPASS_SHIFT        0
#define PMIC_BUCK_VMODEM_ELR_LEN_ADDR                       \
	MT6359_BUCK_VMODEM_ELR_NUM
#define PMIC_BUCK_VMODEM_ELR_LEN_MASK                       0xFF
#define PMIC_BUCK_VMODEM_ELR_LEN_SHIFT                      0
#define PMIC_RG_BUCK_VMODEM_VOSEL_ADDR                      \
	MT6359_BUCK_VMODEM_ELR0
#define PMIC_RG_BUCK_VMODEM_VOSEL_MASK                      0x7F
#define PMIC_RG_BUCK_VMODEM_VOSEL_SHIFT                     0
#define PMIC_BUCK_VPROC1_ANA_ID_ADDR                        \
	MT6359_BUCK_VPROC1_DSN_ID
#define PMIC_BUCK_VPROC1_ANA_ID_MASK                        0xFF
#define PMIC_BUCK_VPROC1_ANA_ID_SHIFT                       0
#define PMIC_BUCK_VPROC1_DIG_ID_ADDR                        \
	MT6359_BUCK_VPROC1_DSN_ID
#define PMIC_BUCK_VPROC1_DIG_ID_MASK                        0xFF
#define PMIC_BUCK_VPROC1_DIG_ID_SHIFT                       8
#define PMIC_BUCK_VPROC1_ANA_MINOR_REV_ADDR                 \
	MT6359_BUCK_VPROC1_DSN_REV0
#define PMIC_BUCK_VPROC1_ANA_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VPROC1_ANA_MINOR_REV_SHIFT                0
#define PMIC_BUCK_VPROC1_ANA_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VPROC1_DSN_REV0
#define PMIC_BUCK_VPROC1_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VPROC1_ANA_MAJOR_REV_SHIFT                4
#define PMIC_BUCK_VPROC1_DIG_MINOR_REV_ADDR                 \
	MT6359_BUCK_VPROC1_DSN_REV0
#define PMIC_BUCK_VPROC1_DIG_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VPROC1_DIG_MINOR_REV_SHIFT                8
#define PMIC_BUCK_VPROC1_DIG_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VPROC1_DSN_REV0
#define PMIC_BUCK_VPROC1_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VPROC1_DIG_MAJOR_REV_SHIFT                12
#define PMIC_BUCK_VPROC1_DSN_CBS_ADDR                       \
	MT6359_BUCK_VPROC1_DSN_DBI
#define PMIC_BUCK_VPROC1_DSN_CBS_MASK                       0x3
#define PMIC_BUCK_VPROC1_DSN_CBS_SHIFT                      0
#define PMIC_BUCK_VPROC1_DSN_BIX_ADDR                       \
	MT6359_BUCK_VPROC1_DSN_DBI
#define PMIC_BUCK_VPROC1_DSN_BIX_MASK                       0x3
#define PMIC_BUCK_VPROC1_DSN_BIX_SHIFT                      2
#define PMIC_BUCK_VPROC1_DSN_ESP_ADDR                       \
	MT6359_BUCK_VPROC1_DSN_DBI
#define PMIC_BUCK_VPROC1_DSN_ESP_MASK                       0xFF
#define PMIC_BUCK_VPROC1_DSN_ESP_SHIFT                      8
#define PMIC_BUCK_VPROC1_DSN_FPI_SSHUB_ADDR                 \
	MT6359_BUCK_VPROC1_DSN_DXI
#define PMIC_BUCK_VPROC1_DSN_FPI_SSHUB_MASK                 0x1
#define PMIC_BUCK_VPROC1_DSN_FPI_SSHUB_SHIFT                0
#define PMIC_BUCK_VPROC1_DSN_FPI_TRACKING_ADDR              \
	MT6359_BUCK_VPROC1_DSN_DXI
#define PMIC_BUCK_VPROC1_DSN_FPI_TRACKING_MASK              0x1
#define PMIC_BUCK_VPROC1_DSN_FPI_TRACKING_SHIFT             1
#define PMIC_BUCK_VPROC1_DSN_FPI_PREOC_ADDR                 \
	MT6359_BUCK_VPROC1_DSN_DXI
#define PMIC_BUCK_VPROC1_DSN_FPI_PREOC_MASK                 0x1
#define PMIC_BUCK_VPROC1_DSN_FPI_PREOC_SHIFT                2
#define PMIC_BUCK_VPROC1_DSN_FPI_VOTER_ADDR                 \
	MT6359_BUCK_VPROC1_DSN_DXI
#define PMIC_BUCK_VPROC1_DSN_FPI_VOTER_MASK                 0x1
#define PMIC_BUCK_VPROC1_DSN_FPI_VOTER_SHIFT                3
#define PMIC_BUCK_VPROC1_DSN_FPI_ULTRASONIC_ADDR            \
	MT6359_BUCK_VPROC1_DSN_DXI
#define PMIC_BUCK_VPROC1_DSN_FPI_ULTRASONIC_MASK            0x1
#define PMIC_BUCK_VPROC1_DSN_FPI_ULTRASONIC_SHIFT           4
#define PMIC_BUCK_VPROC1_DSN_FPI_DLC_ADDR                   \
	MT6359_BUCK_VPROC1_DSN_DXI
#define PMIC_BUCK_VPROC1_DSN_FPI_DLC_MASK                   0x1
#define PMIC_BUCK_VPROC1_DSN_FPI_DLC_SHIFT                  5
#define PMIC_BUCK_VPROC1_DSN_FPI_TRAP_ADDR                  \
	MT6359_BUCK_VPROC1_DSN_DXI
#define PMIC_BUCK_VPROC1_DSN_FPI_TRAP_MASK                  0x1
#define PMIC_BUCK_VPROC1_DSN_FPI_TRAP_SHIFT                 6
#define PMIC_RG_BUCK_VPROC1_EN_ADDR                         \
	MT6359_BUCK_VPROC1_CON0
#define PMIC_RG_BUCK_VPROC1_EN_MASK                         0x1
#define PMIC_RG_BUCK_VPROC1_EN_SHIFT                        0
#define PMIC_RG_BUCK_VPROC1_LP_ADDR                         \
	MT6359_BUCK_VPROC1_CON0
#define PMIC_RG_BUCK_VPROC1_LP_MASK                         0x1
#define PMIC_RG_BUCK_VPROC1_LP_SHIFT                        1
#define PMIC_RG_BUCK_VPROC1_CON0_SET_ADDR                   \
	MT6359_BUCK_VPROC1_CON0_SET
#define PMIC_RG_BUCK_VPROC1_CON0_SET_MASK                   0xFFFF
#define PMIC_RG_BUCK_VPROC1_CON0_SET_SHIFT                  0
#define PMIC_RG_BUCK_VPROC1_CON0_CLR_ADDR                   \
	MT6359_BUCK_VPROC1_CON0_CLR
#define PMIC_RG_BUCK_VPROC1_CON0_CLR_MASK                   0xFFFF
#define PMIC_RG_BUCK_VPROC1_CON0_CLR_SHIFT                  0
#define PMIC_RG_BUCK_VPROC1_VOSEL_SLEEP_ADDR                \
	MT6359_BUCK_VPROC1_CON1
#define PMIC_RG_BUCK_VPROC1_VOSEL_SLEEP_MASK                0x7F
#define PMIC_RG_BUCK_VPROC1_VOSEL_SLEEP_SHIFT               0
#define PMIC_RG_BUCK_VPROC1_SELR2R_CTRL_ADDR                \
	MT6359_BUCK_VPROC1_SLP_CON
#define PMIC_RG_BUCK_VPROC1_SELR2R_CTRL_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_SELR2R_CTRL_SHIFT               0
#define PMIC_RG_BUCK_VPROC1_SFCHG_FRATE_ADDR                \
	MT6359_BUCK_VPROC1_CFG0
#define PMIC_RG_BUCK_VPROC1_SFCHG_FRATE_MASK                0x7F
#define PMIC_RG_BUCK_VPROC1_SFCHG_FRATE_SHIFT               0
#define PMIC_RG_BUCK_VPROC1_SFCHG_FEN_ADDR                  \
	MT6359_BUCK_VPROC1_CFG0
#define PMIC_RG_BUCK_VPROC1_SFCHG_FEN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_SFCHG_FEN_SHIFT                 7
#define PMIC_RG_BUCK_VPROC1_SFCHG_RRATE_ADDR                \
	MT6359_BUCK_VPROC1_CFG0
#define PMIC_RG_BUCK_VPROC1_SFCHG_RRATE_MASK                0x7F
#define PMIC_RG_BUCK_VPROC1_SFCHG_RRATE_SHIFT               8
#define PMIC_RG_BUCK_VPROC1_SFCHG_REN_ADDR                  \
	MT6359_BUCK_VPROC1_CFG0
#define PMIC_RG_BUCK_VPROC1_SFCHG_REN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_SFCHG_REN_SHIFT                 15
#define PMIC_RG_BUCK_VPROC1_HW0_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_BUCK_VPROC1_HW1_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_BUCK_VPROC1_HW2_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_BUCK_VPROC1_HW3_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_BUCK_VPROC1_HW4_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_BUCK_VPROC1_HW5_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_BUCK_VPROC1_HW6_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_BUCK_VPROC1_HW7_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW7_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW7_OP_EN_SHIFT                 7
#define PMIC_RG_BUCK_VPROC1_HW8_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW8_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW8_OP_EN_SHIFT                 8
#define PMIC_RG_BUCK_VPROC1_HW9_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW9_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW9_OP_EN_SHIFT                 9
#define PMIC_RG_BUCK_VPROC1_HW10_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW10_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW10_OP_EN_SHIFT                10
#define PMIC_RG_BUCK_VPROC1_HW11_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW11_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW11_OP_EN_SHIFT                11
#define PMIC_RG_BUCK_VPROC1_HW12_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW12_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW12_OP_EN_SHIFT                12
#define PMIC_RG_BUCK_VPROC1_HW13_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW13_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW13_OP_EN_SHIFT                13
#define PMIC_RG_BUCK_VPROC1_HW14_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW14_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW14_OP_EN_SHIFT                14
#define PMIC_RG_BUCK_VPROC1_SW_OP_EN_ADDR                   \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_SW_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VPROC1_SW_OP_EN_SHIFT                  15
#define PMIC_RG_BUCK_VPROC1_OP_EN_SET_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN_SET
#define PMIC_RG_BUCK_VPROC1_OP_EN_SET_MASK                  0xFFFF
#define PMIC_RG_BUCK_VPROC1_OP_EN_SET_SHIFT                 0
#define PMIC_RG_BUCK_VPROC1_OP_EN_CLR_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN_CLR
#define PMIC_RG_BUCK_VPROC1_OP_EN_CLR_MASK                  0xFFFF
#define PMIC_RG_BUCK_VPROC1_OP_EN_CLR_SHIFT                 0
#define PMIC_RG_BUCK_VPROC1_HW0_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_BUCK_VPROC1_HW1_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_BUCK_VPROC1_HW2_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_BUCK_VPROC1_HW3_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_BUCK_VPROC1_HW4_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_BUCK_VPROC1_HW5_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_BUCK_VPROC1_HW6_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_BUCK_VPROC1_HW7_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW7_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW7_OP_CFG_SHIFT                7
#define PMIC_RG_BUCK_VPROC1_HW8_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW8_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW8_OP_CFG_SHIFT                8
#define PMIC_RG_BUCK_VPROC1_HW9_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW9_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW9_OP_CFG_SHIFT                9
#define PMIC_RG_BUCK_VPROC1_HW10_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW10_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW10_OP_CFG_SHIFT               10
#define PMIC_RG_BUCK_VPROC1_HW11_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW11_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW11_OP_CFG_SHIFT               11
#define PMIC_RG_BUCK_VPROC1_HW12_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW12_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW12_OP_CFG_SHIFT               12
#define PMIC_RG_BUCK_VPROC1_HW13_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW13_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW13_OP_CFG_SHIFT               13
#define PMIC_RG_BUCK_VPROC1_HW14_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW14_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW14_OP_CFG_SHIFT               14
#define PMIC_RG_BUCK_VPROC1_OP_CFG_SET_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG_SET
#define PMIC_RG_BUCK_VPROC1_OP_CFG_SET_MASK                 0xFFFF
#define PMIC_RG_BUCK_VPROC1_OP_CFG_SET_SHIFT                0
#define PMIC_RG_BUCK_VPROC1_OP_CFG_CLR_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG_CLR
#define PMIC_RG_BUCK_VPROC1_OP_CFG_CLR_MASK                 0xFFFF
#define PMIC_RG_BUCK_VPROC1_OP_CFG_CLR_SHIFT                0
#define PMIC_RG_BUCK_VPROC1_HW0_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW0_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW0_OP_MODE_SHIFT               0
#define PMIC_RG_BUCK_VPROC1_HW1_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW1_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW1_OP_MODE_SHIFT               1
#define PMIC_RG_BUCK_VPROC1_HW2_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW2_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW2_OP_MODE_SHIFT               2
#define PMIC_RG_BUCK_VPROC1_HW3_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW3_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW3_OP_MODE_SHIFT               3
#define PMIC_RG_BUCK_VPROC1_HW4_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW4_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW4_OP_MODE_SHIFT               4
#define PMIC_RG_BUCK_VPROC1_HW5_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW5_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW5_OP_MODE_SHIFT               5
#define PMIC_RG_BUCK_VPROC1_HW6_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW6_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW6_OP_MODE_SHIFT               6
#define PMIC_RG_BUCK_VPROC1_HW7_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW7_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW7_OP_MODE_SHIFT               7
#define PMIC_RG_BUCK_VPROC1_HW8_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW8_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW8_OP_MODE_SHIFT               8
#define PMIC_RG_BUCK_VPROC1_HW9_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW9_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW9_OP_MODE_SHIFT               9
#define PMIC_RG_BUCK_VPROC1_HW10_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW10_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC1_HW10_OP_MODE_SHIFT              10
#define PMIC_RG_BUCK_VPROC1_HW11_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW11_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC1_HW11_OP_MODE_SHIFT              11
#define PMIC_RG_BUCK_VPROC1_HW12_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW12_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC1_HW12_OP_MODE_SHIFT              12
#define PMIC_RG_BUCK_VPROC1_HW13_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW13_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC1_HW13_OP_MODE_SHIFT              13
#define PMIC_RG_BUCK_VPROC1_HW14_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW14_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC1_HW14_OP_MODE_SHIFT              14
#define PMIC_RG_BUCK_VPROC1_OP_MODE_SET_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE_SET
#define PMIC_RG_BUCK_VPROC1_OP_MODE_SET_MASK                0xFFFF
#define PMIC_RG_BUCK_VPROC1_OP_MODE_SET_SHIFT               0
#define PMIC_RG_BUCK_VPROC1_OP_MODE_CLR_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE_CLR
#define PMIC_RG_BUCK_VPROC1_OP_MODE_CLR_MASK                0xFFFF
#define PMIC_RG_BUCK_VPROC1_OP_MODE_CLR_SHIFT               0
#define PMIC_DA_VPROC1_VOSEL_ADDR                           \
	MT6359_BUCK_VPROC1_DBG0
#define PMIC_DA_VPROC1_VOSEL_MASK                           0x7F
#define PMIC_DA_VPROC1_VOSEL_SHIFT                          0
#define PMIC_DA_VPROC1_VOSEL_GRAY_ADDR                      \
	MT6359_BUCK_VPROC1_DBG0
#define PMIC_DA_VPROC1_VOSEL_GRAY_MASK                      0x7F
#define PMIC_DA_VPROC1_VOSEL_GRAY_SHIFT                     8
#define PMIC_DA_VPROC1_EN_ADDR                              \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_DA_VPROC1_EN_MASK                              0x1
#define PMIC_DA_VPROC1_EN_SHIFT                             0
#define PMIC_DA_VPROC1_STB_ADDR                             \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_DA_VPROC1_STB_MASK                             0x1
#define PMIC_DA_VPROC1_STB_SHIFT                            1
#define PMIC_DA_VPROC1_LOOP_SEL_ADDR                        \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_DA_VPROC1_LOOP_SEL_MASK                        0x1
#define PMIC_DA_VPROC1_LOOP_SEL_SHIFT                       2
#define PMIC_DA_VPROC1_R2R_PDN_ADDR                         \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_DA_VPROC1_R2R_PDN_MASK                         0x1
#define PMIC_DA_VPROC1_R2R_PDN_SHIFT                        3
#define PMIC_DA_VPROC1_DVS_EN_ADDR                          \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_DA_VPROC1_DVS_EN_MASK                          0x1
#define PMIC_DA_VPROC1_DVS_EN_SHIFT                         4
#define PMIC_DA_VPROC1_DVS_DOWN_ADDR                        \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_DA_VPROC1_DVS_DOWN_MASK                        0x1
#define PMIC_DA_VPROC1_DVS_DOWN_SHIFT                       5
#define PMIC_DA_VPROC1_SSH_ADDR                             \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_DA_VPROC1_SSH_MASK                             0x1
#define PMIC_DA_VPROC1_SSH_SHIFT                            6
#define PMIC_DA_VPROC1_MINFREQ_DISCHARGE_ADDR               \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_DA_VPROC1_MINFREQ_DISCHARGE_MASK               0x1
#define PMIC_DA_VPROC1_MINFREQ_DISCHARGE_SHIFT              8
#define PMIC_RG_BUCK_VPROC1_CK_SW_MODE_ADDR                 \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_RG_BUCK_VPROC1_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_CK_SW_MODE_SHIFT                12
#define PMIC_RG_BUCK_VPROC1_CK_SW_EN_ADDR                   \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_RG_BUCK_VPROC1_CK_SW_EN_MASK                   0x1
#define PMIC_RG_BUCK_VPROC1_CK_SW_EN_SHIFT                  13
#define PMIC_RG_BUCK_VPROC1_TRACK_STALL_BYPASS_ADDR         \
	MT6359_BUCK_VPROC1_STALL_TRACK0
#define PMIC_RG_BUCK_VPROC1_TRACK_STALL_BYPASS_MASK         0x1
#define PMIC_RG_BUCK_VPROC1_TRACK_STALL_BYPASS_SHIFT        0
#define PMIC_BUCK_VPROC1_ELR_LEN_ADDR                       \
	MT6359_BUCK_VPROC1_ELR_NUM
#define PMIC_BUCK_VPROC1_ELR_LEN_MASK                       0xFF
#define PMIC_BUCK_VPROC1_ELR_LEN_SHIFT                      0
#define PMIC_RG_BUCK_VPROC1_VOSEL_ADDR                      \
	MT6359_BUCK_VPROC1_ELR0
#define PMIC_RG_BUCK_VPROC1_VOSEL_MASK                      0x7F
#define PMIC_RG_BUCK_VPROC1_VOSEL_SHIFT                     0
#define PMIC_BUCK_VPROC2_ANA_ID_ADDR                        \
	MT6359_BUCK_VPROC2_DSN_ID
#define PMIC_BUCK_VPROC2_ANA_ID_MASK                        0xFF
#define PMIC_BUCK_VPROC2_ANA_ID_SHIFT                       0
#define PMIC_BUCK_VPROC2_DIG_ID_ADDR                        \
	MT6359_BUCK_VPROC2_DSN_ID
#define PMIC_BUCK_VPROC2_DIG_ID_MASK                        0xFF
#define PMIC_BUCK_VPROC2_DIG_ID_SHIFT                       8
#define PMIC_BUCK_VPROC2_ANA_MINOR_REV_ADDR                 \
	MT6359_BUCK_VPROC2_DSN_REV0
#define PMIC_BUCK_VPROC2_ANA_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VPROC2_ANA_MINOR_REV_SHIFT                0
#define PMIC_BUCK_VPROC2_ANA_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VPROC2_DSN_REV0
#define PMIC_BUCK_VPROC2_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VPROC2_ANA_MAJOR_REV_SHIFT                4
#define PMIC_BUCK_VPROC2_DIG_MINOR_REV_ADDR                 \
	MT6359_BUCK_VPROC2_DSN_REV0
#define PMIC_BUCK_VPROC2_DIG_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VPROC2_DIG_MINOR_REV_SHIFT                8
#define PMIC_BUCK_VPROC2_DIG_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VPROC2_DSN_REV0
#define PMIC_BUCK_VPROC2_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VPROC2_DIG_MAJOR_REV_SHIFT                12
#define PMIC_BUCK_VPROC2_DSN_CBS_ADDR                       \
	MT6359_BUCK_VPROC2_DSN_DBI
#define PMIC_BUCK_VPROC2_DSN_CBS_MASK                       0x3
#define PMIC_BUCK_VPROC2_DSN_CBS_SHIFT                      0
#define PMIC_BUCK_VPROC2_DSN_BIX_ADDR                       \
	MT6359_BUCK_VPROC2_DSN_DBI
#define PMIC_BUCK_VPROC2_DSN_BIX_MASK                       0x3
#define PMIC_BUCK_VPROC2_DSN_BIX_SHIFT                      2
#define PMIC_BUCK_VPROC2_DSN_ESP_ADDR                       \
	MT6359_BUCK_VPROC2_DSN_DBI
#define PMIC_BUCK_VPROC2_DSN_ESP_MASK                       0xFF
#define PMIC_BUCK_VPROC2_DSN_ESP_SHIFT                      8
#define PMIC_BUCK_VPROC2_DSN_FPI_SSHUB_ADDR                 \
	MT6359_BUCK_VPROC2_DSN_DXI
#define PMIC_BUCK_VPROC2_DSN_FPI_SSHUB_MASK                 0x1
#define PMIC_BUCK_VPROC2_DSN_FPI_SSHUB_SHIFT                0
#define PMIC_BUCK_VPROC2_DSN_FPI_TRACKING_ADDR              \
	MT6359_BUCK_VPROC2_DSN_DXI
#define PMIC_BUCK_VPROC2_DSN_FPI_TRACKING_MASK              0x1
#define PMIC_BUCK_VPROC2_DSN_FPI_TRACKING_SHIFT             1
#define PMIC_BUCK_VPROC2_DSN_FPI_PREOC_ADDR                 \
	MT6359_BUCK_VPROC2_DSN_DXI
#define PMIC_BUCK_VPROC2_DSN_FPI_PREOC_MASK                 0x1
#define PMIC_BUCK_VPROC2_DSN_FPI_PREOC_SHIFT                2
#define PMIC_BUCK_VPROC2_DSN_FPI_VOTER_ADDR                 \
	MT6359_BUCK_VPROC2_DSN_DXI
#define PMIC_BUCK_VPROC2_DSN_FPI_VOTER_MASK                 0x1
#define PMIC_BUCK_VPROC2_DSN_FPI_VOTER_SHIFT                3
#define PMIC_BUCK_VPROC2_DSN_FPI_ULTRASONIC_ADDR            \
	MT6359_BUCK_VPROC2_DSN_DXI
#define PMIC_BUCK_VPROC2_DSN_FPI_ULTRASONIC_MASK            0x1
#define PMIC_BUCK_VPROC2_DSN_FPI_ULTRASONIC_SHIFT           4
#define PMIC_BUCK_VPROC2_DSN_FPI_DLC_ADDR                   \
	MT6359_BUCK_VPROC2_DSN_DXI
#define PMIC_BUCK_VPROC2_DSN_FPI_DLC_MASK                   0x1
#define PMIC_BUCK_VPROC2_DSN_FPI_DLC_SHIFT                  5
#define PMIC_BUCK_VPROC2_DSN_FPI_TRAP_ADDR                  \
	MT6359_BUCK_VPROC2_DSN_DXI
#define PMIC_BUCK_VPROC2_DSN_FPI_TRAP_MASK                  0x1
#define PMIC_BUCK_VPROC2_DSN_FPI_TRAP_SHIFT                 6
#define PMIC_RG_BUCK_VPROC2_EN_ADDR                         \
	MT6359_BUCK_VPROC2_CON0
#define PMIC_RG_BUCK_VPROC2_EN_MASK                         0x1
#define PMIC_RG_BUCK_VPROC2_EN_SHIFT                        0
#define PMIC_RG_BUCK_VPROC2_LP_ADDR                         \
	MT6359_BUCK_VPROC2_CON0
#define PMIC_RG_BUCK_VPROC2_LP_MASK                         0x1
#define PMIC_RG_BUCK_VPROC2_LP_SHIFT                        1
#define PMIC_RG_BUCK_VPROC2_CON0_SET_ADDR                   \
	MT6359_BUCK_VPROC2_CON0_SET
#define PMIC_RG_BUCK_VPROC2_CON0_SET_MASK                   0xFFFF
#define PMIC_RG_BUCK_VPROC2_CON0_SET_SHIFT                  0
#define PMIC_RG_BUCK_VPROC2_CON0_CLR_ADDR                   \
	MT6359_BUCK_VPROC2_CON0_CLR
#define PMIC_RG_BUCK_VPROC2_CON0_CLR_MASK                   0xFFFF
#define PMIC_RG_BUCK_VPROC2_CON0_CLR_SHIFT                  0
#define PMIC_RG_BUCK_VPROC2_VOSEL_SLEEP_ADDR                \
	MT6359_BUCK_VPROC2_CON1
#define PMIC_RG_BUCK_VPROC2_VOSEL_SLEEP_MASK                0x7F
#define PMIC_RG_BUCK_VPROC2_VOSEL_SLEEP_SHIFT               0
#define PMIC_RG_BUCK_VPROC2_SELR2R_CTRL_ADDR                \
	MT6359_BUCK_VPROC2_SLP_CON
#define PMIC_RG_BUCK_VPROC2_SELR2R_CTRL_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_SELR2R_CTRL_SHIFT               0
#define PMIC_RG_BUCK_VPROC2_SFCHG_FRATE_ADDR                \
	MT6359_BUCK_VPROC2_CFG0
#define PMIC_RG_BUCK_VPROC2_SFCHG_FRATE_MASK                0x7F
#define PMIC_RG_BUCK_VPROC2_SFCHG_FRATE_SHIFT               0
#define PMIC_RG_BUCK_VPROC2_SFCHG_FEN_ADDR                  \
	MT6359_BUCK_VPROC2_CFG0
#define PMIC_RG_BUCK_VPROC2_SFCHG_FEN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_SFCHG_FEN_SHIFT                 7
#define PMIC_RG_BUCK_VPROC2_SFCHG_RRATE_ADDR                \
	MT6359_BUCK_VPROC2_CFG0
#define PMIC_RG_BUCK_VPROC2_SFCHG_RRATE_MASK                0x7F
#define PMIC_RG_BUCK_VPROC2_SFCHG_RRATE_SHIFT               8
#define PMIC_RG_BUCK_VPROC2_SFCHG_REN_ADDR                  \
	MT6359_BUCK_VPROC2_CFG0
#define PMIC_RG_BUCK_VPROC2_SFCHG_REN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_SFCHG_REN_SHIFT                 15
#define PMIC_RG_BUCK_VPROC2_HW0_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_BUCK_VPROC2_HW1_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_BUCK_VPROC2_HW2_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_BUCK_VPROC2_HW3_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_BUCK_VPROC2_HW4_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_BUCK_VPROC2_HW5_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_BUCK_VPROC2_HW6_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_BUCK_VPROC2_HW7_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW7_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW7_OP_EN_SHIFT                 7
#define PMIC_RG_BUCK_VPROC2_HW8_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW8_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW8_OP_EN_SHIFT                 8
#define PMIC_RG_BUCK_VPROC2_HW9_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW9_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW9_OP_EN_SHIFT                 9
#define PMIC_RG_BUCK_VPROC2_HW10_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW10_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW10_OP_EN_SHIFT                10
#define PMIC_RG_BUCK_VPROC2_HW11_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW11_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW11_OP_EN_SHIFT                11
#define PMIC_RG_BUCK_VPROC2_HW12_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW12_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW12_OP_EN_SHIFT                12
#define PMIC_RG_BUCK_VPROC2_HW13_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW13_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW13_OP_EN_SHIFT                13
#define PMIC_RG_BUCK_VPROC2_HW14_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW14_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW14_OP_EN_SHIFT                14
#define PMIC_RG_BUCK_VPROC2_SW_OP_EN_ADDR                   \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_SW_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VPROC2_SW_OP_EN_SHIFT                  15
#define PMIC_RG_BUCK_VPROC2_OP_EN_SET_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN_SET
#define PMIC_RG_BUCK_VPROC2_OP_EN_SET_MASK                  0xFFFF
#define PMIC_RG_BUCK_VPROC2_OP_EN_SET_SHIFT                 0
#define PMIC_RG_BUCK_VPROC2_OP_EN_CLR_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN_CLR
#define PMIC_RG_BUCK_VPROC2_OP_EN_CLR_MASK                  0xFFFF
#define PMIC_RG_BUCK_VPROC2_OP_EN_CLR_SHIFT                 0
#define PMIC_RG_BUCK_VPROC2_HW0_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_BUCK_VPROC2_HW1_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_BUCK_VPROC2_HW2_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_BUCK_VPROC2_HW3_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_BUCK_VPROC2_HW4_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_BUCK_VPROC2_HW5_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_BUCK_VPROC2_HW6_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_BUCK_VPROC2_HW7_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW7_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW7_OP_CFG_SHIFT                7
#define PMIC_RG_BUCK_VPROC2_HW8_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW8_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW8_OP_CFG_SHIFT                8
#define PMIC_RG_BUCK_VPROC2_HW9_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW9_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW9_OP_CFG_SHIFT                9
#define PMIC_RG_BUCK_VPROC2_HW10_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW10_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW10_OP_CFG_SHIFT               10
#define PMIC_RG_BUCK_VPROC2_HW11_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW11_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW11_OP_CFG_SHIFT               11
#define PMIC_RG_BUCK_VPROC2_HW12_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW12_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW12_OP_CFG_SHIFT               12
#define PMIC_RG_BUCK_VPROC2_HW13_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW13_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW13_OP_CFG_SHIFT               13
#define PMIC_RG_BUCK_VPROC2_HW14_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW14_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW14_OP_CFG_SHIFT               14
#define PMIC_RG_BUCK_VPROC2_OP_CFG_SET_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG_SET
#define PMIC_RG_BUCK_VPROC2_OP_CFG_SET_MASK                 0xFFFF
#define PMIC_RG_BUCK_VPROC2_OP_CFG_SET_SHIFT                0
#define PMIC_RG_BUCK_VPROC2_OP_CFG_CLR_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG_CLR
#define PMIC_RG_BUCK_VPROC2_OP_CFG_CLR_MASK                 0xFFFF
#define PMIC_RG_BUCK_VPROC2_OP_CFG_CLR_SHIFT                0
#define PMIC_RG_BUCK_VPROC2_HW0_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW0_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW0_OP_MODE_SHIFT               0
#define PMIC_RG_BUCK_VPROC2_HW1_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW1_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW1_OP_MODE_SHIFT               1
#define PMIC_RG_BUCK_VPROC2_HW2_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW2_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW2_OP_MODE_SHIFT               2
#define PMIC_RG_BUCK_VPROC2_HW3_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW3_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW3_OP_MODE_SHIFT               3
#define PMIC_RG_BUCK_VPROC2_HW4_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW4_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW4_OP_MODE_SHIFT               4
#define PMIC_RG_BUCK_VPROC2_HW5_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW5_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW5_OP_MODE_SHIFT               5
#define PMIC_RG_BUCK_VPROC2_HW6_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW6_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW6_OP_MODE_SHIFT               6
#define PMIC_RG_BUCK_VPROC2_HW7_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW7_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW7_OP_MODE_SHIFT               7
#define PMIC_RG_BUCK_VPROC2_HW8_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW8_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW8_OP_MODE_SHIFT               8
#define PMIC_RG_BUCK_VPROC2_HW9_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW9_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW9_OP_MODE_SHIFT               9
#define PMIC_RG_BUCK_VPROC2_HW10_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW10_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC2_HW10_OP_MODE_SHIFT              10
#define PMIC_RG_BUCK_VPROC2_HW11_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW11_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC2_HW11_OP_MODE_SHIFT              11
#define PMIC_RG_BUCK_VPROC2_HW12_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW12_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC2_HW12_OP_MODE_SHIFT              12
#define PMIC_RG_BUCK_VPROC2_HW13_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW13_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC2_HW13_OP_MODE_SHIFT              13
#define PMIC_RG_BUCK_VPROC2_HW14_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW14_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC2_HW14_OP_MODE_SHIFT              14
#define PMIC_RG_BUCK_VPROC2_OP_MODE_SET_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE_SET
#define PMIC_RG_BUCK_VPROC2_OP_MODE_SET_MASK                0xFFFF
#define PMIC_RG_BUCK_VPROC2_OP_MODE_SET_SHIFT               0
#define PMIC_RG_BUCK_VPROC2_OP_MODE_CLR_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE_CLR
#define PMIC_RG_BUCK_VPROC2_OP_MODE_CLR_MASK                0xFFFF
#define PMIC_RG_BUCK_VPROC2_OP_MODE_CLR_SHIFT               0
#define PMIC_DA_VPROC2_VOSEL_ADDR                           \
	MT6359_BUCK_VPROC2_DBG0
#define PMIC_DA_VPROC2_VOSEL_MASK                           0x7F
#define PMIC_DA_VPROC2_VOSEL_SHIFT                          0
#define PMIC_DA_VPROC2_VOSEL_GRAY_ADDR                      \
	MT6359_BUCK_VPROC2_DBG0
#define PMIC_DA_VPROC2_VOSEL_GRAY_MASK                      0x7F
#define PMIC_DA_VPROC2_VOSEL_GRAY_SHIFT                     8
#define PMIC_DA_VPROC2_EN_ADDR                              \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_DA_VPROC2_EN_MASK                              0x1
#define PMIC_DA_VPROC2_EN_SHIFT                             0
#define PMIC_DA_VPROC2_STB_ADDR                             \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_DA_VPROC2_STB_MASK                             0x1
#define PMIC_DA_VPROC2_STB_SHIFT                            1
#define PMIC_DA_VPROC2_LOOP_SEL_ADDR                        \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_DA_VPROC2_LOOP_SEL_MASK                        0x1
#define PMIC_DA_VPROC2_LOOP_SEL_SHIFT                       2
#define PMIC_DA_VPROC2_R2R_PDN_ADDR                         \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_DA_VPROC2_R2R_PDN_MASK                         0x1
#define PMIC_DA_VPROC2_R2R_PDN_SHIFT                        3
#define PMIC_DA_VPROC2_DVS_EN_ADDR                          \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_DA_VPROC2_DVS_EN_MASK                          0x1
#define PMIC_DA_VPROC2_DVS_EN_SHIFT                         4
#define PMIC_DA_VPROC2_DVS_DOWN_ADDR                        \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_DA_VPROC2_DVS_DOWN_MASK                        0x1
#define PMIC_DA_VPROC2_DVS_DOWN_SHIFT                       5
#define PMIC_DA_VPROC2_SSH_ADDR                             \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_DA_VPROC2_SSH_MASK                             0x1
#define PMIC_DA_VPROC2_SSH_SHIFT                            6
#define PMIC_DA_VPROC2_MINFREQ_DISCHARGE_ADDR               \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_DA_VPROC2_MINFREQ_DISCHARGE_MASK               0x1
#define PMIC_DA_VPROC2_MINFREQ_DISCHARGE_SHIFT              8
#define PMIC_RG_BUCK_VPROC2_CK_SW_MODE_ADDR                 \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_RG_BUCK_VPROC2_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_CK_SW_MODE_SHIFT                12
#define PMIC_RG_BUCK_VPROC2_CK_SW_EN_ADDR                   \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_RG_BUCK_VPROC2_CK_SW_EN_MASK                   0x1
#define PMIC_RG_BUCK_VPROC2_CK_SW_EN_SHIFT                  13
#define PMIC_RG_BUCK_VPROC2_TRACK_EN_ADDR                   \
	MT6359_BUCK_VPROC2_TRACK0
#define PMIC_RG_BUCK_VPROC2_TRACK_EN_MASK                   0x1
#define PMIC_RG_BUCK_VPROC2_TRACK_EN_SHIFT                  0
#define PMIC_RG_BUCK_VPROC2_TRACK_MODE_ADDR                 \
	MT6359_BUCK_VPROC2_TRACK0
#define PMIC_RG_BUCK_VPROC2_TRACK_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_TRACK_MODE_SHIFT                1
#define PMIC_RG_BUCK_VPROC2_VOSEL_DELTA_ADDR                \
	MT6359_BUCK_VPROC2_TRACK0
#define PMIC_RG_BUCK_VPROC2_VOSEL_DELTA_MASK                0xF
#define PMIC_RG_BUCK_VPROC2_VOSEL_DELTA_SHIFT               4
#define PMIC_RG_BUCK_VPROC2_VOSEL_OFFSET_ADDR               \
	MT6359_BUCK_VPROC2_TRACK0
#define PMIC_RG_BUCK_VPROC2_VOSEL_OFFSET_MASK               0x7F
#define PMIC_RG_BUCK_VPROC2_VOSEL_OFFSET_SHIFT              8
#define PMIC_RG_BUCK_VPROC2_VOSEL_LB_ADDR                   \
	MT6359_BUCK_VPROC2_TRACK1
#define PMIC_RG_BUCK_VPROC2_VOSEL_LB_MASK                   0x7F
#define PMIC_RG_BUCK_VPROC2_VOSEL_LB_SHIFT                  0
#define PMIC_RG_BUCK_VPROC2_VOSEL_HB_ADDR                   \
	MT6359_BUCK_VPROC2_TRACK1
#define PMIC_RG_BUCK_VPROC2_VOSEL_HB_MASK                   0x7F
#define PMIC_RG_BUCK_VPROC2_VOSEL_HB_SHIFT                  8
#define PMIC_RG_BUCK_VPROC2_TRACK_STALL_BYPASS_ADDR         \
	MT6359_BUCK_VPROC2_STALL_TRACK0
#define PMIC_RG_BUCK_VPROC2_TRACK_STALL_BYPASS_MASK         0x1
#define PMIC_RG_BUCK_VPROC2_TRACK_STALL_BYPASS_SHIFT        0
#define PMIC_BUCK_VPROC2_ELR_LEN_ADDR                       \
	MT6359_BUCK_VPROC2_ELR_NUM
#define PMIC_BUCK_VPROC2_ELR_LEN_MASK                       0xFF
#define PMIC_BUCK_VPROC2_ELR_LEN_SHIFT                      0
#define PMIC_RG_BUCK_VPROC2_VOSEL_ADDR                      \
	MT6359_BUCK_VPROC2_ELR0
#define PMIC_RG_BUCK_VPROC2_VOSEL_MASK                      0x7F
#define PMIC_RG_BUCK_VPROC2_VOSEL_SHIFT                     0
#define PMIC_BUCK_VS1_ANA_ID_ADDR                           \
	MT6359_BUCK_VS1_DSN_ID
#define PMIC_BUCK_VS1_ANA_ID_MASK                           0xFF
#define PMIC_BUCK_VS1_ANA_ID_SHIFT                          0
#define PMIC_BUCK_VS1_DIG_ID_ADDR                           \
	MT6359_BUCK_VS1_DSN_ID
#define PMIC_BUCK_VS1_DIG_ID_MASK                           0xFF
#define PMIC_BUCK_VS1_DIG_ID_SHIFT                          8
#define PMIC_BUCK_VS1_ANA_MINOR_REV_ADDR                    \
	MT6359_BUCK_VS1_DSN_REV0
#define PMIC_BUCK_VS1_ANA_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_VS1_ANA_MINOR_REV_SHIFT                   0
#define PMIC_BUCK_VS1_ANA_MAJOR_REV_ADDR                    \
	MT6359_BUCK_VS1_DSN_REV0
#define PMIC_BUCK_VS1_ANA_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_VS1_ANA_MAJOR_REV_SHIFT                   4
#define PMIC_BUCK_VS1_DIG_MINOR_REV_ADDR                    \
	MT6359_BUCK_VS1_DSN_REV0
#define PMIC_BUCK_VS1_DIG_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_VS1_DIG_MINOR_REV_SHIFT                   8
#define PMIC_BUCK_VS1_DIG_MAJOR_REV_ADDR                    \
	MT6359_BUCK_VS1_DSN_REV0
#define PMIC_BUCK_VS1_DIG_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_VS1_DIG_MAJOR_REV_SHIFT                   12
#define PMIC_BUCK_VS1_DSN_CBS_ADDR                          \
	MT6359_BUCK_VS1_DSN_DBI
#define PMIC_BUCK_VS1_DSN_CBS_MASK                          0x3
#define PMIC_BUCK_VS1_DSN_CBS_SHIFT                         0
#define PMIC_BUCK_VS1_DSN_BIX_ADDR                          \
	MT6359_BUCK_VS1_DSN_DBI
#define PMIC_BUCK_VS1_DSN_BIX_MASK                          0x3
#define PMIC_BUCK_VS1_DSN_BIX_SHIFT                         2
#define PMIC_BUCK_VS1_DSN_ESP_ADDR                          \
	MT6359_BUCK_VS1_DSN_DBI
#define PMIC_BUCK_VS1_DSN_ESP_MASK                          0xFF
#define PMIC_BUCK_VS1_DSN_ESP_SHIFT                         8
#define PMIC_BUCK_VS1_DSN_FPI_SSHUB_ADDR                    \
	MT6359_BUCK_VS1_DSN_DXI
#define PMIC_BUCK_VS1_DSN_FPI_SSHUB_MASK                    0x1
#define PMIC_BUCK_VS1_DSN_FPI_SSHUB_SHIFT                   0
#define PMIC_BUCK_VS1_DSN_FPI_TRACKING_ADDR                 \
	MT6359_BUCK_VS1_DSN_DXI
#define PMIC_BUCK_VS1_DSN_FPI_TRACKING_MASK                 0x1
#define PMIC_BUCK_VS1_DSN_FPI_TRACKING_SHIFT                1
#define PMIC_BUCK_VS1_DSN_FPI_PREOC_ADDR                    \
	MT6359_BUCK_VS1_DSN_DXI
#define PMIC_BUCK_VS1_DSN_FPI_PREOC_MASK                    0x1
#define PMIC_BUCK_VS1_DSN_FPI_PREOC_SHIFT                   2
#define PMIC_BUCK_VS1_DSN_FPI_VOTER_ADDR                    \
	MT6359_BUCK_VS1_DSN_DXI
#define PMIC_BUCK_VS1_DSN_FPI_VOTER_MASK                    0x1
#define PMIC_BUCK_VS1_DSN_FPI_VOTER_SHIFT                   3
#define PMIC_BUCK_VS1_DSN_FPI_ULTRASONIC_ADDR               \
	MT6359_BUCK_VS1_DSN_DXI
#define PMIC_BUCK_VS1_DSN_FPI_ULTRASONIC_MASK               0x1
#define PMIC_BUCK_VS1_DSN_FPI_ULTRASONIC_SHIFT              4
#define PMIC_BUCK_VS1_DSN_FPI_DLC_ADDR                      \
	MT6359_BUCK_VS1_DSN_DXI
#define PMIC_BUCK_VS1_DSN_FPI_DLC_MASK                      0x1
#define PMIC_BUCK_VS1_DSN_FPI_DLC_SHIFT                     5
#define PMIC_BUCK_VS1_DSN_FPI_TRAP_ADDR                     \
	MT6359_BUCK_VS1_DSN_DXI
#define PMIC_BUCK_VS1_DSN_FPI_TRAP_MASK                     0x1
#define PMIC_BUCK_VS1_DSN_FPI_TRAP_SHIFT                    6
#define PMIC_RG_BUCK_VS1_EN_ADDR                            \
	MT6359_BUCK_VS1_CON0
#define PMIC_RG_BUCK_VS1_EN_MASK                            0x1
#define PMIC_RG_BUCK_VS1_EN_SHIFT                           0
#define PMIC_RG_BUCK_VS1_LP_ADDR                            \
	MT6359_BUCK_VS1_CON0
#define PMIC_RG_BUCK_VS1_LP_MASK                            0x1
#define PMIC_RG_BUCK_VS1_LP_SHIFT                           1
#define PMIC_RG_BUCK_VS1_CON0_SET_ADDR                      \
	MT6359_BUCK_VS1_CON0_SET
#define PMIC_RG_BUCK_VS1_CON0_SET_MASK                      0xFFFF
#define PMIC_RG_BUCK_VS1_CON0_SET_SHIFT                     0
#define PMIC_RG_BUCK_VS1_CON0_CLR_ADDR                      \
	MT6359_BUCK_VS1_CON0_CLR
#define PMIC_RG_BUCK_VS1_CON0_CLR_MASK                      0xFFFF
#define PMIC_RG_BUCK_VS1_CON0_CLR_SHIFT                     0
#define PMIC_RG_BUCK_VS1_VOSEL_SLEEP_ADDR                   \
	MT6359_BUCK_VS1_CON1
#define PMIC_RG_BUCK_VS1_VOSEL_SLEEP_MASK                   0x7F
#define PMIC_RG_BUCK_VS1_VOSEL_SLEEP_SHIFT                  0
#define PMIC_RG_BUCK_VS1_SELR2R_CTRL_ADDR                   \
	MT6359_BUCK_VS1_SLP_CON
#define PMIC_RG_BUCK_VS1_SELR2R_CTRL_MASK                   0x1
#define PMIC_RG_BUCK_VS1_SELR2R_CTRL_SHIFT                  0
#define PMIC_RG_BUCK_VS1_SFCHG_FRATE_ADDR                   \
	MT6359_BUCK_VS1_CFG0
#define PMIC_RG_BUCK_VS1_SFCHG_FRATE_MASK                   0x7F
#define PMIC_RG_BUCK_VS1_SFCHG_FRATE_SHIFT                  0
#define PMIC_RG_BUCK_VS1_SFCHG_FEN_ADDR                     \
	MT6359_BUCK_VS1_CFG0
#define PMIC_RG_BUCK_VS1_SFCHG_FEN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_SFCHG_FEN_SHIFT                    7
#define PMIC_RG_BUCK_VS1_SFCHG_RRATE_ADDR                   \
	MT6359_BUCK_VS1_CFG0
#define PMIC_RG_BUCK_VS1_SFCHG_RRATE_MASK                   0x7F
#define PMIC_RG_BUCK_VS1_SFCHG_RRATE_SHIFT                  8
#define PMIC_RG_BUCK_VS1_SFCHG_REN_ADDR                     \
	MT6359_BUCK_VS1_CFG0
#define PMIC_RG_BUCK_VS1_SFCHG_REN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_SFCHG_REN_SHIFT                    15
#define PMIC_RG_BUCK_VS1_HW0_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW0_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW0_OP_EN_SHIFT                    0
#define PMIC_RG_BUCK_VS1_HW1_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW1_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW1_OP_EN_SHIFT                    1
#define PMIC_RG_BUCK_VS1_HW2_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW2_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW2_OP_EN_SHIFT                    2
#define PMIC_RG_BUCK_VS1_HW3_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW3_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW3_OP_EN_SHIFT                    3
#define PMIC_RG_BUCK_VS1_HW4_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW4_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW4_OP_EN_SHIFT                    4
#define PMIC_RG_BUCK_VS1_HW5_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW5_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW5_OP_EN_SHIFT                    5
#define PMIC_RG_BUCK_VS1_HW6_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW6_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW6_OP_EN_SHIFT                    6
#define PMIC_RG_BUCK_VS1_HW7_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW7_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW7_OP_EN_SHIFT                    7
#define PMIC_RG_BUCK_VS1_HW8_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW8_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW8_OP_EN_SHIFT                    8
#define PMIC_RG_BUCK_VS1_HW9_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW9_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW9_OP_EN_SHIFT                    9
#define PMIC_RG_BUCK_VS1_HW10_OP_EN_ADDR                    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW10_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW10_OP_EN_SHIFT                   10
#define PMIC_RG_BUCK_VS1_HW11_OP_EN_ADDR                    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW11_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW11_OP_EN_SHIFT                   11
#define PMIC_RG_BUCK_VS1_HW12_OP_EN_ADDR                    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW12_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW12_OP_EN_SHIFT                   12
#define PMIC_RG_BUCK_VS1_HW13_OP_EN_ADDR                    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW13_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW13_OP_EN_SHIFT                   13
#define PMIC_RG_BUCK_VS1_HW14_OP_EN_ADDR                    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW14_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW14_OP_EN_SHIFT                   14
#define PMIC_RG_BUCK_VS1_SW_OP_EN_ADDR                      \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_SW_OP_EN_MASK                      0x1
#define PMIC_RG_BUCK_VS1_SW_OP_EN_SHIFT                     15
#define PMIC_RG_BUCK_VS1_OP_EN_SET_ADDR                     \
	MT6359_BUCK_VS1_OP_EN_SET
#define PMIC_RG_BUCK_VS1_OP_EN_SET_MASK                     0xFFFF
#define PMIC_RG_BUCK_VS1_OP_EN_SET_SHIFT                    0
#define PMIC_RG_BUCK_VS1_OP_EN_CLR_ADDR                     \
	MT6359_BUCK_VS1_OP_EN_CLR
#define PMIC_RG_BUCK_VS1_OP_EN_CLR_MASK                     0xFFFF
#define PMIC_RG_BUCK_VS1_OP_EN_CLR_SHIFT                    0
#define PMIC_RG_BUCK_VS1_HW0_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW0_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW0_OP_CFG_SHIFT                   0
#define PMIC_RG_BUCK_VS1_HW1_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW1_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW1_OP_CFG_SHIFT                   1
#define PMIC_RG_BUCK_VS1_HW2_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW2_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW2_OP_CFG_SHIFT                   2
#define PMIC_RG_BUCK_VS1_HW3_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW3_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW3_OP_CFG_SHIFT                   3
#define PMIC_RG_BUCK_VS1_HW4_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW4_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW4_OP_CFG_SHIFT                   4
#define PMIC_RG_BUCK_VS1_HW5_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW5_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW5_OP_CFG_SHIFT                   5
#define PMIC_RG_BUCK_VS1_HW6_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW6_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW6_OP_CFG_SHIFT                   6
#define PMIC_RG_BUCK_VS1_HW7_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW7_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW7_OP_CFG_SHIFT                   7
#define PMIC_RG_BUCK_VS1_HW8_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW8_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW8_OP_CFG_SHIFT                   8
#define PMIC_RG_BUCK_VS1_HW9_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW9_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW9_OP_CFG_SHIFT                   9
#define PMIC_RG_BUCK_VS1_HW10_OP_CFG_ADDR                   \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW10_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW10_OP_CFG_SHIFT                  10
#define PMIC_RG_BUCK_VS1_HW11_OP_CFG_ADDR                   \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW11_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW11_OP_CFG_SHIFT                  11
#define PMIC_RG_BUCK_VS1_HW12_OP_CFG_ADDR                   \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW12_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW12_OP_CFG_SHIFT                  12
#define PMIC_RG_BUCK_VS1_HW13_OP_CFG_ADDR                   \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW13_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW13_OP_CFG_SHIFT                  13
#define PMIC_RG_BUCK_VS1_HW14_OP_CFG_ADDR                   \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW14_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW14_OP_CFG_SHIFT                  14
#define PMIC_RG_BUCK_VS1_OP_CFG_SET_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG_SET
#define PMIC_RG_BUCK_VS1_OP_CFG_SET_MASK                    0xFFFF
#define PMIC_RG_BUCK_VS1_OP_CFG_SET_SHIFT                   0
#define PMIC_RG_BUCK_VS1_OP_CFG_CLR_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG_CLR
#define PMIC_RG_BUCK_VS1_OP_CFG_CLR_MASK                    0xFFFF
#define PMIC_RG_BUCK_VS1_OP_CFG_CLR_SHIFT                   0
#define PMIC_RG_BUCK_VS1_HW0_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW0_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW0_OP_MODE_SHIFT                  0
#define PMIC_RG_BUCK_VS1_HW1_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW1_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW1_OP_MODE_SHIFT                  1
#define PMIC_RG_BUCK_VS1_HW2_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW2_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW2_OP_MODE_SHIFT                  2
#define PMIC_RG_BUCK_VS1_HW3_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW3_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW3_OP_MODE_SHIFT                  3
#define PMIC_RG_BUCK_VS1_HW4_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW4_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW4_OP_MODE_SHIFT                  4
#define PMIC_RG_BUCK_VS1_HW5_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW5_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW5_OP_MODE_SHIFT                  5
#define PMIC_RG_BUCK_VS1_HW6_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW6_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW6_OP_MODE_SHIFT                  6
#define PMIC_RG_BUCK_VS1_HW7_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW7_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW7_OP_MODE_SHIFT                  7
#define PMIC_RG_BUCK_VS1_HW8_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW8_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW8_OP_MODE_SHIFT                  8
#define PMIC_RG_BUCK_VS1_HW9_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW9_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW9_OP_MODE_SHIFT                  9
#define PMIC_RG_BUCK_VS1_HW10_OP_MODE_ADDR                  \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW10_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS1_HW10_OP_MODE_SHIFT                 10
#define PMIC_RG_BUCK_VS1_HW11_OP_MODE_ADDR                  \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW11_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS1_HW11_OP_MODE_SHIFT                 11
#define PMIC_RG_BUCK_VS1_HW12_OP_MODE_ADDR                  \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW12_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS1_HW12_OP_MODE_SHIFT                 12
#define PMIC_RG_BUCK_VS1_HW13_OP_MODE_ADDR                  \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW13_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS1_HW13_OP_MODE_SHIFT                 13
#define PMIC_RG_BUCK_VS1_HW14_OP_MODE_ADDR                  \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW14_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS1_HW14_OP_MODE_SHIFT                 14
#define PMIC_RG_BUCK_VS1_OP_MODE_SET_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE_SET
#define PMIC_RG_BUCK_VS1_OP_MODE_SET_MASK                   0xFFFF
#define PMIC_RG_BUCK_VS1_OP_MODE_SET_SHIFT                  0
#define PMIC_RG_BUCK_VS1_OP_MODE_CLR_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE_CLR
#define PMIC_RG_BUCK_VS1_OP_MODE_CLR_MASK                   0xFFFF
#define PMIC_RG_BUCK_VS1_OP_MODE_CLR_SHIFT                  0
#define PMIC_DA_VS1_VOSEL_ADDR                              \
	MT6359_BUCK_VS1_DBG0
#define PMIC_DA_VS1_VOSEL_MASK                              0x7F
#define PMIC_DA_VS1_VOSEL_SHIFT                             0
#define PMIC_DA_VS1_VOSEL_GRAY_ADDR                         \
	MT6359_BUCK_VS1_DBG0
#define PMIC_DA_VS1_VOSEL_GRAY_MASK                         0x7F
#define PMIC_DA_VS1_VOSEL_GRAY_SHIFT                        8
#define PMIC_DA_VS1_EN_ADDR                                 \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS1_EN_MASK                                 0x1
#define PMIC_DA_VS1_EN_SHIFT                                0
#define PMIC_DA_VS1_STB_ADDR                                \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS1_STB_MASK                                0x1
#define PMIC_DA_VS1_STB_SHIFT                               1
#define PMIC_DA_VS1_LOOP_SEL_ADDR                           \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS1_LOOP_SEL_MASK                           0x1
#define PMIC_DA_VS1_LOOP_SEL_SHIFT                          2
#define PMIC_DA_VS1_R2R_PDN_ADDR                            \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS1_R2R_PDN_MASK                            0x1
#define PMIC_DA_VS1_R2R_PDN_SHIFT                           3
#define PMIC_DA_VS1_DVS_EN_ADDR                             \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS1_DVS_EN_MASK                             0x1
#define PMIC_DA_VS1_DVS_EN_SHIFT                            4
#define PMIC_DA_VS1_DVS_DOWN_ADDR                           \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS1_DVS_DOWN_MASK                           0x1
#define PMIC_DA_VS1_DVS_DOWN_SHIFT                          5
#define PMIC_DA_VS1_SSH_ADDR                                \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS1_SSH_MASK                                0x1
#define PMIC_DA_VS1_SSH_SHIFT                               6
#define PMIC_DA_VS1_MINFREQ_DISCHARGE_ADDR                  \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS1_MINFREQ_DISCHARGE_MASK                  0x1
#define PMIC_DA_VS1_MINFREQ_DISCHARGE_SHIFT                 8
#define PMIC_RG_BUCK_VS1_CK_SW_MODE_ADDR                    \
	MT6359_BUCK_VS1_DBG1
#define PMIC_RG_BUCK_VS1_CK_SW_MODE_MASK                    0x1
#define PMIC_RG_BUCK_VS1_CK_SW_MODE_SHIFT                   12
#define PMIC_RG_BUCK_VS1_CK_SW_EN_ADDR                      \
	MT6359_BUCK_VS1_DBG1
#define PMIC_RG_BUCK_VS1_CK_SW_EN_MASK                      0x1
#define PMIC_RG_BUCK_VS1_CK_SW_EN_SHIFT                     13
#define PMIC_RG_BUCK_VS1_VOTER_EN_ADDR                      \
	MT6359_BUCK_VS1_VOTER
#define PMIC_RG_BUCK_VS1_VOTER_EN_MASK                      0xFFF
#define PMIC_RG_BUCK_VS1_VOTER_EN_SHIFT                     0
#define PMIC_RG_BUCK_VS1_VOTER_EN_SET_ADDR                  \
	MT6359_BUCK_VS1_VOTER_SET
#define PMIC_RG_BUCK_VS1_VOTER_EN_SET_MASK                  0xFFF
#define PMIC_RG_BUCK_VS1_VOTER_EN_SET_SHIFT                 0
#define PMIC_RG_BUCK_VS1_VOTER_EN_CLR_ADDR                  \
	MT6359_BUCK_VS1_VOTER_CLR
#define PMIC_RG_BUCK_VS1_VOTER_EN_CLR_MASK                  0xFFF
#define PMIC_RG_BUCK_VS1_VOTER_EN_CLR_SHIFT                 0
#define PMIC_RG_BUCK_VS1_VOTER_VOSEL_ADDR                   \
	MT6359_BUCK_VS1_VOTER_CFG
#define PMIC_RG_BUCK_VS1_VOTER_VOSEL_MASK                   0x7F
#define PMIC_RG_BUCK_VS1_VOTER_VOSEL_SHIFT                  0
#define PMIC_BUCK_VS1_ELR_LEN_ADDR                          \
	MT6359_BUCK_VS1_ELR_NUM
#define PMIC_BUCK_VS1_ELR_LEN_MASK                          0xFF
#define PMIC_BUCK_VS1_ELR_LEN_SHIFT                         0
#define PMIC_RG_BUCK_VS1_VOSEL_ADDR                         \
	MT6359_BUCK_VS1_ELR0
#define PMIC_RG_BUCK_VS1_VOSEL_MASK                         0x7F
#define PMIC_RG_BUCK_VS1_VOSEL_SHIFT                        0
#define PMIC_BUCK_VS2_ANA_ID_ADDR                           \
	MT6359_BUCK_VS2_DSN_ID
#define PMIC_BUCK_VS2_ANA_ID_MASK                           0xFF
#define PMIC_BUCK_VS2_ANA_ID_SHIFT                          0
#define PMIC_BUCK_VS2_DIG_ID_ADDR                           \
	MT6359_BUCK_VS2_DSN_ID
#define PMIC_BUCK_VS2_DIG_ID_MASK                           0xFF
#define PMIC_BUCK_VS2_DIG_ID_SHIFT                          8
#define PMIC_BUCK_VS2_ANA_MINOR_REV_ADDR                    \
	MT6359_BUCK_VS2_DSN_REV0
#define PMIC_BUCK_VS2_ANA_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_VS2_ANA_MINOR_REV_SHIFT                   0
#define PMIC_BUCK_VS2_ANA_MAJOR_REV_ADDR                    \
	MT6359_BUCK_VS2_DSN_REV0
#define PMIC_BUCK_VS2_ANA_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_VS2_ANA_MAJOR_REV_SHIFT                   4
#define PMIC_BUCK_VS2_DIG_MINOR_REV_ADDR                    \
	MT6359_BUCK_VS2_DSN_REV0
#define PMIC_BUCK_VS2_DIG_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_VS2_DIG_MINOR_REV_SHIFT                   8
#define PMIC_BUCK_VS2_DIG_MAJOR_REV_ADDR                    \
	MT6359_BUCK_VS2_DSN_REV0
#define PMIC_BUCK_VS2_DIG_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_VS2_DIG_MAJOR_REV_SHIFT                   12
#define PMIC_BUCK_VS2_DSN_CBS_ADDR                          \
	MT6359_BUCK_VS2_DSN_DBI
#define PMIC_BUCK_VS2_DSN_CBS_MASK                          0x3
#define PMIC_BUCK_VS2_DSN_CBS_SHIFT                         0
#define PMIC_BUCK_VS2_DSN_BIX_ADDR                          \
	MT6359_BUCK_VS2_DSN_DBI
#define PMIC_BUCK_VS2_DSN_BIX_MASK                          0x3
#define PMIC_BUCK_VS2_DSN_BIX_SHIFT                         2
#define PMIC_BUCK_VS2_DSN_ESP_ADDR                          \
	MT6359_BUCK_VS2_DSN_DBI
#define PMIC_BUCK_VS2_DSN_ESP_MASK                          0xFF
#define PMIC_BUCK_VS2_DSN_ESP_SHIFT                         8
#define PMIC_BUCK_VS2_DSN_FPI_SSHUB_ADDR                    \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VS2_DSN_FPI_SSHUB_MASK                    0x1
#define PMIC_BUCK_VS2_DSN_FPI_SSHUB_SHIFT                   0
#define PMIC_BUCK_VS2_DSN_FPI_TRACKING_ADDR                 \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VS2_DSN_FPI_TRACKING_MASK                 0x1
#define PMIC_BUCK_VS2_DSN_FPI_TRACKING_SHIFT                1
#define PMIC_BUCK_VS2_DSN_FPI_PREOC_ADDR                    \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VS2_DSN_FPI_PREOC_MASK                    0x1
#define PMIC_BUCK_VS2_DSN_FPI_PREOC_SHIFT                   2
#define PMIC_BUCK_VS2_DSN_FPI_VOTER_ADDR                    \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VS2_DSN_FPI_VOTER_MASK                    0x1
#define PMIC_BUCK_VS2_DSN_FPI_VOTER_SHIFT                   3
#define PMIC_BUCK_VS2_DSN_FPI_ULTRASONIC_ADDR               \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VS2_DSN_FPI_ULTRASONIC_MASK               0x1
#define PMIC_BUCK_VS2_DSN_FPI_ULTRASONIC_SHIFT              4
#define PMIC_BUCK_VS2_DSN_FPI_DLC_ADDR                      \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VS2_DSN_FPI_DLC_MASK                      0x1
#define PMIC_BUCK_VS2_DSN_FPI_DLC_SHIFT                     5
#define PMIC_BUCK_VS2_DSN_FPI_TRAP_ADDR                     \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VS2_DSN_FPI_TRAP_MASK                     0x1
#define PMIC_BUCK_VS2_DSN_FPI_TRAP_SHIFT                    6
#define PMIC_RG_BUCK_VS2_EN_ADDR                            \
	MT6359_BUCK_VS2_CON0
#define PMIC_RG_BUCK_VS2_EN_MASK                            0x1
#define PMIC_RG_BUCK_VS2_EN_SHIFT                           0
#define PMIC_RG_BUCK_VS2_LP_ADDR                            \
	MT6359_BUCK_VS2_CON0
#define PMIC_RG_BUCK_VS2_LP_MASK                            0x1
#define PMIC_RG_BUCK_VS2_LP_SHIFT                           1
#define PMIC_RG_BUCK_VS2_CON0_SET_ADDR                      \
	MT6359_BUCK_VS2_CON0_SET
#define PMIC_RG_BUCK_VS2_CON0_SET_MASK                      0xFFFF
#define PMIC_RG_BUCK_VS2_CON0_SET_SHIFT                     0
#define PMIC_RG_BUCK_VS2_CON0_CLR_ADDR                      \
	MT6359_BUCK_VS2_CON0_CLR
#define PMIC_RG_BUCK_VS2_CON0_CLR_MASK                      0xFFFF
#define PMIC_RG_BUCK_VS2_CON0_CLR_SHIFT                     0
#define PMIC_RG_BUCK_VS2_VOSEL_SLEEP_ADDR                   \
	MT6359_BUCK_VS2_CON1
#define PMIC_RG_BUCK_VS2_VOSEL_SLEEP_MASK                   0x7F
#define PMIC_RG_BUCK_VS2_VOSEL_SLEEP_SHIFT                  0
#define PMIC_RG_BUCK_VS2_SELR2R_CTRL_ADDR                   \
	MT6359_BUCK_VS2_SLP_CON
#define PMIC_RG_BUCK_VS2_SELR2R_CTRL_MASK                   0x1
#define PMIC_RG_BUCK_VS2_SELR2R_CTRL_SHIFT                  0
#define PMIC_RG_BUCK_VS2_SFCHG_FRATE_ADDR                   \
	MT6359_BUCK_VS2_CFG0
#define PMIC_RG_BUCK_VS2_SFCHG_FRATE_MASK                   0x7F
#define PMIC_RG_BUCK_VS2_SFCHG_FRATE_SHIFT                  0
#define PMIC_RG_BUCK_VS2_SFCHG_FEN_ADDR                     \
	MT6359_BUCK_VS2_CFG0
#define PMIC_RG_BUCK_VS2_SFCHG_FEN_MASK                     0x1
#define PMIC_RG_BUCK_VS2_SFCHG_FEN_SHIFT                    7
#define PMIC_RG_BUCK_VS2_SFCHG_RRATE_ADDR                   \
	MT6359_BUCK_VS2_CFG0
#define PMIC_RG_BUCK_VS2_SFCHG_RRATE_MASK                   0x7F
#define PMIC_RG_BUCK_VS2_SFCHG_RRATE_SHIFT                  8
#define PMIC_RG_BUCK_VS2_SFCHG_REN_ADDR                     \
	MT6359_BUCK_VS2_CFG0
#define PMIC_RG_BUCK_VS2_SFCHG_REN_MASK                     0x1
#define PMIC_RG_BUCK_VS2_SFCHG_REN_SHIFT                    15
#define PMIC_RG_BUCK_VS2_HW0_OP_EN_ADDR                     \
	MT6359_BUCK_VS2_OP_EN
#define PMIC_RG_BUCK_VS2_HW0_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS2_HW0_OP_EN_SHIFT                    0
#define PMIC_RG_BUCK_VS2_HW1_OP_EN_ADDR                     \
	MT6359_BUCK_VS2_OP_EN
#define PMIC_RG_BUCK_VS2_HW1_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS2_HW1_OP_EN_SHIFT                    1
#define PMIC_RG_BUCK_VS2_HW2_OP_EN_ADDR                     \
	MT6359_BUCK_VS2_OP_EN
#define PMIC_RG_BUCK_VS2_HW2_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS2_HW2_OP_EN_SHIFT                    2
#define PMIC_RG_BUCK_VS2_HW3_OP_EN_ADDR                     \
	MT6359_BUCK_VS2_OP_EN
#define PMIC_RG_BUCK_VS2_HW3_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS2_HW3_OP_EN_SHIFT                    3
#define PMIC_RG_BUCK_VS2_HW4_OP_EN_ADDR                     \
	MT6359_BUCK_VS2_OP_EN
#define PMIC_RG_BUCK_VS2_HW4_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS2_HW4_OP_EN_SHIFT                    4
#define PMIC_RG_BUCK_VS2_HW5_OP_EN_ADDR                     \
	MT6359_BUCK_VS2_OP_EN
#define PMIC_RG_BUCK_VS2_HW5_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS2_HW5_OP_EN_SHIFT                    5
#define PMIC_RG_BUCK_VS2_HW6_OP_EN_ADDR                     \
	MT6359_BUCK_VS2_OP_EN
#define PMIC_RG_BUCK_VS2_HW6_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS2_HW6_OP_EN_SHIFT                    6
#define PMIC_RG_BUCK_VS2_HW7_OP_EN_ADDR                     \
	MT6359_BUCK_VS2_OP_EN
#define PMIC_RG_BUCK_VS2_HW7_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS2_HW7_OP_EN_SHIFT                    7
#define PMIC_RG_BUCK_VS2_HW8_OP_EN_ADDR                     \
	MT6359_BUCK_VS2_OP_EN
#define PMIC_RG_BUCK_VS2_HW8_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS2_HW8_OP_EN_SHIFT                    8
#define PMIC_RG_BUCK_VS2_HW9_OP_EN_ADDR                     \
	MT6359_BUCK_VS2_OP_EN
#define PMIC_RG_BUCK_VS2_HW9_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS2_HW9_OP_EN_SHIFT                    9
#define PMIC_RG_BUCK_VS2_HW10_OP_EN_ADDR                    \
	MT6359_BUCK_VS2_OP_EN
#define PMIC_RG_BUCK_VS2_HW10_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS2_HW10_OP_EN_SHIFT                   10
#define PMIC_RG_BUCK_VS2_HW11_OP_EN_ADDR                    \
	MT6359_BUCK_VS2_OP_EN
#define PMIC_RG_BUCK_VS2_HW11_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS2_HW11_OP_EN_SHIFT                   11
#define PMIC_RG_BUCK_VS2_HW12_OP_EN_ADDR                    \
	MT6359_BUCK_VS2_OP_EN
#define PMIC_RG_BUCK_VS2_HW12_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS2_HW12_OP_EN_SHIFT                   12
#define PMIC_RG_BUCK_VS2_HW13_OP_EN_ADDR                    \
	MT6359_BUCK_VS2_OP_EN
#define PMIC_RG_BUCK_VS2_HW13_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS2_HW13_OP_EN_SHIFT                   13
#define PMIC_RG_BUCK_VS2_HW14_OP_EN_ADDR                    \
	MT6359_BUCK_VS2_OP_EN
#define PMIC_RG_BUCK_VS2_HW14_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS2_HW14_OP_EN_SHIFT                   14
#define PMIC_RG_BUCK_VS2_SW_OP_EN_ADDR                      \
	MT6359_BUCK_VS2_OP_EN
#define PMIC_RG_BUCK_VS2_SW_OP_EN_MASK                      0x1
#define PMIC_RG_BUCK_VS2_SW_OP_EN_SHIFT                     15
#define PMIC_RG_BUCK_VS2_OP_EN_SET_ADDR                     \
	MT6359_BUCK_VS2_OP_EN_SET
#define PMIC_RG_BUCK_VS2_OP_EN_SET_MASK                     0xFFFF
#define PMIC_RG_BUCK_VS2_OP_EN_SET_SHIFT                    0
#define PMIC_RG_BUCK_VS2_OP_EN_CLR_ADDR                     \
	MT6359_BUCK_VS2_OP_EN_CLR
#define PMIC_RG_BUCK_VS2_OP_EN_CLR_MASK                     0xFFFF
#define PMIC_RG_BUCK_VS2_OP_EN_CLR_SHIFT                    0
#define PMIC_RG_BUCK_VS2_HW0_OP_CFG_ADDR                    \
	MT6359_BUCK_VS2_OP_CFG
#define PMIC_RG_BUCK_VS2_HW0_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS2_HW0_OP_CFG_SHIFT                   0
#define PMIC_RG_BUCK_VS2_HW1_OP_CFG_ADDR                    \
	MT6359_BUCK_VS2_OP_CFG
#define PMIC_RG_BUCK_VS2_HW1_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS2_HW1_OP_CFG_SHIFT                   1
#define PMIC_RG_BUCK_VS2_HW2_OP_CFG_ADDR                    \
	MT6359_BUCK_VS2_OP_CFG
#define PMIC_RG_BUCK_VS2_HW2_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS2_HW2_OP_CFG_SHIFT                   2
#define PMIC_RG_BUCK_VS2_HW3_OP_CFG_ADDR                    \
	MT6359_BUCK_VS2_OP_CFG
#define PMIC_RG_BUCK_VS2_HW3_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS2_HW3_OP_CFG_SHIFT                   3
#define PMIC_RG_BUCK_VS2_HW4_OP_CFG_ADDR                    \
	MT6359_BUCK_VS2_OP_CFG
#define PMIC_RG_BUCK_VS2_HW4_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS2_HW4_OP_CFG_SHIFT                   4
#define PMIC_RG_BUCK_VS2_HW5_OP_CFG_ADDR                    \
	MT6359_BUCK_VS2_OP_CFG
#define PMIC_RG_BUCK_VS2_HW5_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS2_HW5_OP_CFG_SHIFT                   5
#define PMIC_RG_BUCK_VS2_HW6_OP_CFG_ADDR                    \
	MT6359_BUCK_VS2_OP_CFG
#define PMIC_RG_BUCK_VS2_HW6_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS2_HW6_OP_CFG_SHIFT                   6
#define PMIC_RG_BUCK_VS2_HW7_OP_CFG_ADDR                    \
	MT6359_BUCK_VS2_OP_CFG
#define PMIC_RG_BUCK_VS2_HW7_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS2_HW7_OP_CFG_SHIFT                   7
#define PMIC_RG_BUCK_VS2_HW8_OP_CFG_ADDR                    \
	MT6359_BUCK_VS2_OP_CFG
#define PMIC_RG_BUCK_VS2_HW8_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS2_HW8_OP_CFG_SHIFT                   8
#define PMIC_RG_BUCK_VS2_HW9_OP_CFG_ADDR                    \
	MT6359_BUCK_VS2_OP_CFG
#define PMIC_RG_BUCK_VS2_HW9_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS2_HW9_OP_CFG_SHIFT                   9
#define PMIC_RG_BUCK_VS2_HW10_OP_CFG_ADDR                   \
	MT6359_BUCK_VS2_OP_CFG
#define PMIC_RG_BUCK_VS2_HW10_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW10_OP_CFG_SHIFT                  10
#define PMIC_RG_BUCK_VS2_HW11_OP_CFG_ADDR                   \
	MT6359_BUCK_VS2_OP_CFG
#define PMIC_RG_BUCK_VS2_HW11_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW11_OP_CFG_SHIFT                  11
#define PMIC_RG_BUCK_VS2_HW12_OP_CFG_ADDR                   \
	MT6359_BUCK_VS2_OP_CFG
#define PMIC_RG_BUCK_VS2_HW12_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW12_OP_CFG_SHIFT                  12
#define PMIC_RG_BUCK_VS2_HW13_OP_CFG_ADDR                   \
	MT6359_BUCK_VS2_OP_CFG
#define PMIC_RG_BUCK_VS2_HW13_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW13_OP_CFG_SHIFT                  13
#define PMIC_RG_BUCK_VS2_HW14_OP_CFG_ADDR                   \
	MT6359_BUCK_VS2_OP_CFG
#define PMIC_RG_BUCK_VS2_HW14_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW14_OP_CFG_SHIFT                  14
#define PMIC_RG_BUCK_VS2_OP_CFG_SET_ADDR                    \
	MT6359_BUCK_VS2_OP_CFG_SET
#define PMIC_RG_BUCK_VS2_OP_CFG_SET_MASK                    0xFFFF
#define PMIC_RG_BUCK_VS2_OP_CFG_SET_SHIFT                   0
#define PMIC_RG_BUCK_VS2_OP_CFG_CLR_ADDR                    \
	MT6359_BUCK_VS2_OP_CFG_CLR
#define PMIC_RG_BUCK_VS2_OP_CFG_CLR_MASK                    0xFFFF
#define PMIC_RG_BUCK_VS2_OP_CFG_CLR_SHIFT                   0
#define PMIC_RG_BUCK_VS2_HW0_OP_MODE_ADDR                   \
	MT6359_BUCK_VS2_OP_MODE
#define PMIC_RG_BUCK_VS2_HW0_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW0_OP_MODE_SHIFT                  0
#define PMIC_RG_BUCK_VS2_HW1_OP_MODE_ADDR                   \
	MT6359_BUCK_VS2_OP_MODE
#define PMIC_RG_BUCK_VS2_HW1_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW1_OP_MODE_SHIFT                  1
#define PMIC_RG_BUCK_VS2_HW2_OP_MODE_ADDR                   \
	MT6359_BUCK_VS2_OP_MODE
#define PMIC_RG_BUCK_VS2_HW2_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW2_OP_MODE_SHIFT                  2
#define PMIC_RG_BUCK_VS2_HW3_OP_MODE_ADDR                   \
	MT6359_BUCK_VS2_OP_MODE
#define PMIC_RG_BUCK_VS2_HW3_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW3_OP_MODE_SHIFT                  3
#define PMIC_RG_BUCK_VS2_HW4_OP_MODE_ADDR                   \
	MT6359_BUCK_VS2_OP_MODE
#define PMIC_RG_BUCK_VS2_HW4_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW4_OP_MODE_SHIFT                  4
#define PMIC_RG_BUCK_VS2_HW5_OP_MODE_ADDR                   \
	MT6359_BUCK_VS2_OP_MODE
#define PMIC_RG_BUCK_VS2_HW5_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW5_OP_MODE_SHIFT                  5
#define PMIC_RG_BUCK_VS2_HW6_OP_MODE_ADDR                   \
	MT6359_BUCK_VS2_OP_MODE
#define PMIC_RG_BUCK_VS2_HW6_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW6_OP_MODE_SHIFT                  6
#define PMIC_RG_BUCK_VS2_HW7_OP_MODE_ADDR                   \
	MT6359_BUCK_VS2_OP_MODE
#define PMIC_RG_BUCK_VS2_HW7_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW7_OP_MODE_SHIFT                  7
#define PMIC_RG_BUCK_VS2_HW8_OP_MODE_ADDR                   \
	MT6359_BUCK_VS2_OP_MODE
#define PMIC_RG_BUCK_VS2_HW8_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW8_OP_MODE_SHIFT                  8
#define PMIC_RG_BUCK_VS2_HW9_OP_MODE_ADDR                   \
	MT6359_BUCK_VS2_OP_MODE
#define PMIC_RG_BUCK_VS2_HW9_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS2_HW9_OP_MODE_SHIFT                  9
#define PMIC_RG_BUCK_VS2_HW10_OP_MODE_ADDR                  \
	MT6359_BUCK_VS2_OP_MODE
#define PMIC_RG_BUCK_VS2_HW10_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS2_HW10_OP_MODE_SHIFT                 10
#define PMIC_RG_BUCK_VS2_HW11_OP_MODE_ADDR                  \
	MT6359_BUCK_VS2_OP_MODE
#define PMIC_RG_BUCK_VS2_HW11_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS2_HW11_OP_MODE_SHIFT                 11
#define PMIC_RG_BUCK_VS2_HW12_OP_MODE_ADDR                  \
	MT6359_BUCK_VS2_OP_MODE
#define PMIC_RG_BUCK_VS2_HW12_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS2_HW12_OP_MODE_SHIFT                 12
#define PMIC_RG_BUCK_VS2_HW13_OP_MODE_ADDR                  \
	MT6359_BUCK_VS2_OP_MODE
#define PMIC_RG_BUCK_VS2_HW13_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS2_HW13_OP_MODE_SHIFT                 13
#define PMIC_RG_BUCK_VS2_HW14_OP_MODE_ADDR                  \
	MT6359_BUCK_VS2_OP_MODE
#define PMIC_RG_BUCK_VS2_HW14_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS2_HW14_OP_MODE_SHIFT                 14
#define PMIC_RG_BUCK_VS2_OP_MODE_SET_ADDR                   \
	MT6359_BUCK_VS2_OP_MODE_SET
#define PMIC_RG_BUCK_VS2_OP_MODE_SET_MASK                   0xFFFF
#define PMIC_RG_BUCK_VS2_OP_MODE_SET_SHIFT                  0
#define PMIC_RG_BUCK_VS2_OP_MODE_CLR_ADDR                   \
	MT6359_BUCK_VS2_OP_MODE_CLR
#define PMIC_RG_BUCK_VS2_OP_MODE_CLR_MASK                   0xFFFF
#define PMIC_RG_BUCK_VS2_OP_MODE_CLR_SHIFT                  0
#define PMIC_DA_VS2_VOSEL_ADDR                              \
	MT6359_BUCK_VS2_DBG0
#define PMIC_DA_VS2_VOSEL_MASK                              0x7F
#define PMIC_DA_VS2_VOSEL_SHIFT                             0
#define PMIC_DA_VS2_VOSEL_GRAY_ADDR                         \
	MT6359_BUCK_VS2_DBG0
#define PMIC_DA_VS2_VOSEL_GRAY_MASK                         0x7F
#define PMIC_DA_VS2_VOSEL_GRAY_SHIFT                        8
#define PMIC_DA_VS2_EN_ADDR                                 \
	MT6359_BUCK_VS2_DBG1
#define PMIC_DA_VS2_EN_MASK                                 0x1
#define PMIC_DA_VS2_EN_SHIFT                                0
#define PMIC_DA_VS2_STB_ADDR                                \
	MT6359_BUCK_VS2_DBG1
#define PMIC_DA_VS2_STB_MASK                                0x1
#define PMIC_DA_VS2_STB_SHIFT                               1
#define PMIC_DA_VS2_LOOP_SEL_ADDR                           \
	MT6359_BUCK_VS2_DBG1
#define PMIC_DA_VS2_LOOP_SEL_MASK                           0x1
#define PMIC_DA_VS2_LOOP_SEL_SHIFT                          2
#define PMIC_DA_VS2_R2R_PDN_ADDR                            \
	MT6359_BUCK_VS2_DBG1
#define PMIC_DA_VS2_R2R_PDN_MASK                            0x1
#define PMIC_DA_VS2_R2R_PDN_SHIFT                           3
#define PMIC_DA_VS2_DVS_EN_ADDR                             \
	MT6359_BUCK_VS2_DBG1
#define PMIC_DA_VS2_DVS_EN_MASK                             0x1
#define PMIC_DA_VS2_DVS_EN_SHIFT                            4
#define PMIC_DA_VS2_DVS_DOWN_ADDR                           \
	MT6359_BUCK_VS2_DBG1
#define PMIC_DA_VS2_DVS_DOWN_MASK                           0x1
#define PMIC_DA_VS2_DVS_DOWN_SHIFT                          5
#define PMIC_DA_VS2_SSH_ADDR                                \
	MT6359_BUCK_VS2_DBG1
#define PMIC_DA_VS2_SSH_MASK                                0x1
#define PMIC_DA_VS2_SSH_SHIFT                               6
#define PMIC_DA_VS2_MINFREQ_DISCHARGE_ADDR                  \
	MT6359_BUCK_VS2_DBG1
#define PMIC_DA_VS2_MINFREQ_DISCHARGE_MASK                  0x1
#define PMIC_DA_VS2_MINFREQ_DISCHARGE_SHIFT                 8
#define PMIC_RG_BUCK_VS2_CK_SW_MODE_ADDR                    \
	MT6359_BUCK_VS2_DBG1
#define PMIC_RG_BUCK_VS2_CK_SW_MODE_MASK                    0x1
#define PMIC_RG_BUCK_VS2_CK_SW_MODE_SHIFT                   12
#define PMIC_RG_BUCK_VS2_CK_SW_EN_ADDR                      \
	MT6359_BUCK_VS2_DBG1
#define PMIC_RG_BUCK_VS2_CK_SW_EN_MASK                      0x1
#define PMIC_RG_BUCK_VS2_CK_SW_EN_SHIFT                     13
#define PMIC_RG_BUCK_VS2_VOTER_EN_ADDR                      \
	MT6359_BUCK_VS2_VOTER
#define PMIC_RG_BUCK_VS2_VOTER_EN_MASK                      0xFFF
#define PMIC_RG_BUCK_VS2_VOTER_EN_SHIFT                     0
#define PMIC_RG_BUCK_VS2_VOTER_EN_SET_ADDR                  \
	MT6359_BUCK_VS2_VOTER_SET
#define PMIC_RG_BUCK_VS2_VOTER_EN_SET_MASK                  0xFFF
#define PMIC_RG_BUCK_VS2_VOTER_EN_SET_SHIFT                 0
#define PMIC_RG_BUCK_VS2_VOTER_EN_CLR_ADDR                  \
	MT6359_BUCK_VS2_VOTER_CLR
#define PMIC_RG_BUCK_VS2_VOTER_EN_CLR_MASK                  0xFFF
#define PMIC_RG_BUCK_VS2_VOTER_EN_CLR_SHIFT                 0
#define PMIC_RG_BUCK_VS2_VOTER_VOSEL_ADDR                   \
	MT6359_BUCK_VS2_VOTER_CFG
#define PMIC_RG_BUCK_VS2_VOTER_VOSEL_MASK                   0x7F
#define PMIC_RG_BUCK_VS2_VOTER_VOSEL_SHIFT                  0
#define PMIC_BUCK_VS2_ELR_LEN_ADDR                          \
	MT6359_BUCK_VS2_ELR_NUM
#define PMIC_BUCK_VS2_ELR_LEN_MASK                          0xFF
#define PMIC_BUCK_VS2_ELR_LEN_SHIFT                         0
#define PMIC_RG_BUCK_VS2_VOSEL_ADDR                         \
	MT6359_BUCK_VS2_ELR0
#define PMIC_RG_BUCK_VS2_VOSEL_MASK                         0x7F
#define PMIC_RG_BUCK_VS2_VOSEL_SHIFT                        0
#define PMIC_BUCK_VPA_ANA_ID_ADDR                           \
	MT6359_BUCK_VPA_DSN_ID
#define PMIC_BUCK_VPA_ANA_ID_MASK                           0xFF
#define PMIC_BUCK_VPA_ANA_ID_SHIFT                          0
#define PMIC_BUCK_VPA_DIG_ID_ADDR                           \
	MT6359_BUCK_VPA_DSN_ID
#define PMIC_BUCK_VPA_DIG_ID_MASK                           0xFF
#define PMIC_BUCK_VPA_DIG_ID_SHIFT                          8
#define PMIC_BUCK_VPA_ANA_MINOR_REV_ADDR                    \
	MT6359_BUCK_VPA_DSN_REV0
#define PMIC_BUCK_VPA_ANA_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_VPA_ANA_MINOR_REV_SHIFT                   0
#define PMIC_BUCK_VPA_ANA_MAJOR_REV_ADDR                    \
	MT6359_BUCK_VPA_DSN_REV0
#define PMIC_BUCK_VPA_ANA_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_VPA_ANA_MAJOR_REV_SHIFT                   4
#define PMIC_BUCK_VPA_DIG_MINOR_REV_ADDR                    \
	MT6359_BUCK_VPA_DSN_REV0
#define PMIC_BUCK_VPA_DIG_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_VPA_DIG_MINOR_REV_SHIFT                   8
#define PMIC_BUCK_VPA_DIG_MAJOR_REV_ADDR                    \
	MT6359_BUCK_VPA_DSN_REV0
#define PMIC_BUCK_VPA_DIG_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_VPA_DIG_MAJOR_REV_SHIFT                   12
#define PMIC_BUCK_VPA_DSN_CBS_ADDR                          \
	MT6359_BUCK_VPA_DSN_DBI
#define PMIC_BUCK_VPA_DSN_CBS_MASK                          0x3
#define PMIC_BUCK_VPA_DSN_CBS_SHIFT                         0
#define PMIC_BUCK_VPA_DSN_BIX_ADDR                          \
	MT6359_BUCK_VPA_DSN_DBI
#define PMIC_BUCK_VPA_DSN_BIX_MASK                          0x3
#define PMIC_BUCK_VPA_DSN_BIX_SHIFT                         2
#define PMIC_BUCK_VPA_DSN_ESP_ADDR                          \
	MT6359_BUCK_VPA_DSN_DBI
#define PMIC_BUCK_VPA_DSN_ESP_MASK                          0xFF
#define PMIC_BUCK_VPA_DSN_ESP_SHIFT                         8
#define PMIC_BUCK_VPA_DSN_FPI_SSHUB_ADDR                    \
	MT6359_BUCK_VPA_DSN_DXI
#define PMIC_BUCK_VPA_DSN_FPI_SSHUB_MASK                    0x1
#define PMIC_BUCK_VPA_DSN_FPI_SSHUB_SHIFT                   0
#define PMIC_BUCK_VPA_DSN_FPI_TRACKING_ADDR                 \
	MT6359_BUCK_VPA_DSN_DXI
#define PMIC_BUCK_VPA_DSN_FPI_TRACKING_MASK                 0x1
#define PMIC_BUCK_VPA_DSN_FPI_TRACKING_SHIFT                1
#define PMIC_BUCK_VPA_DSN_FPI_PREOC_ADDR                    \
	MT6359_BUCK_VPA_DSN_DXI
#define PMIC_BUCK_VPA_DSN_FPI_PREOC_MASK                    0x1
#define PMIC_BUCK_VPA_DSN_FPI_PREOC_SHIFT                   2
#define PMIC_BUCK_VPA_DSN_FPI_VOTER_ADDR                    \
	MT6359_BUCK_VPA_DSN_DXI
#define PMIC_BUCK_VPA_DSN_FPI_VOTER_MASK                    0x1
#define PMIC_BUCK_VPA_DSN_FPI_VOTER_SHIFT                   3
#define PMIC_BUCK_VPA_DSN_FPI_ULTRASONIC_ADDR               \
	MT6359_BUCK_VPA_DSN_DXI
#define PMIC_BUCK_VPA_DSN_FPI_ULTRASONIC_MASK               0x1
#define PMIC_BUCK_VPA_DSN_FPI_ULTRASONIC_SHIFT              4
#define PMIC_BUCK_VPA_DSN_FPI_DLC_ADDR                      \
	MT6359_BUCK_VPA_DSN_DXI
#define PMIC_BUCK_VPA_DSN_FPI_DLC_MASK                      0x1
#define PMIC_BUCK_VPA_DSN_FPI_DLC_SHIFT                     5
#define PMIC_BUCK_VPA_DSN_FPI_TRAP_ADDR                     \
	MT6359_BUCK_VPA_DSN_DXI
#define PMIC_BUCK_VPA_DSN_FPI_TRAP_MASK                     0x1
#define PMIC_BUCK_VPA_DSN_FPI_TRAP_SHIFT                    6
#define PMIC_RG_BUCK_VPA_EN_ADDR                            \
	MT6359_BUCK_VPA_CON0
#define PMIC_RG_BUCK_VPA_EN_MASK                            0x1
#define PMIC_RG_BUCK_VPA_EN_SHIFT                           0
#define PMIC_RG_BUCK_VPA_LP_ADDR                            \
	MT6359_BUCK_VPA_CON0
#define PMIC_RG_BUCK_VPA_LP_MASK                            0x1
#define PMIC_RG_BUCK_VPA_LP_SHIFT                           1
#define PMIC_RG_BUCK_VPA_CON0_SET_ADDR                      \
	MT6359_BUCK_VPA_CON0_SET
#define PMIC_RG_BUCK_VPA_CON0_SET_MASK                      0xFFFF
#define PMIC_RG_BUCK_VPA_CON0_SET_SHIFT                     0
#define PMIC_RG_BUCK_VPA_CON0_CLR_ADDR                      \
	MT6359_BUCK_VPA_CON0_CLR
#define PMIC_RG_BUCK_VPA_CON0_CLR_MASK                      0xFFFF
#define PMIC_RG_BUCK_VPA_CON0_CLR_SHIFT                     0
#define PMIC_RG_BUCK_VPA_VOSEL_ADDR                         \
	MT6359_BUCK_VPA_CON1
#define PMIC_RG_BUCK_VPA_VOSEL_MASK                         0x3F
#define PMIC_RG_BUCK_VPA_VOSEL_SHIFT                        0
#define PMIC_RG_BUCK_VPA_SFCHG_FRATE_ADDR                   \
	MT6359_BUCK_VPA_CFG0
#define PMIC_RG_BUCK_VPA_SFCHG_FRATE_MASK                   0x7F
#define PMIC_RG_BUCK_VPA_SFCHG_FRATE_SHIFT                  0
#define PMIC_RG_BUCK_VPA_SFCHG_FEN_ADDR                     \
	MT6359_BUCK_VPA_CFG0
#define PMIC_RG_BUCK_VPA_SFCHG_FEN_MASK                     0x1
#define PMIC_RG_BUCK_VPA_SFCHG_FEN_SHIFT                    7
#define PMIC_RG_BUCK_VPA_SFCHG_RRATE_ADDR                   \
	MT6359_BUCK_VPA_CFG0
#define PMIC_RG_BUCK_VPA_SFCHG_RRATE_MASK                   0x7F
#define PMIC_RG_BUCK_VPA_SFCHG_RRATE_SHIFT                  8
#define PMIC_RG_BUCK_VPA_SFCHG_REN_ADDR                     \
	MT6359_BUCK_VPA_CFG0
#define PMIC_RG_BUCK_VPA_SFCHG_REN_MASK                     0x1
#define PMIC_RG_BUCK_VPA_SFCHG_REN_SHIFT                    15
#define PMIC_RG_BUCK_VPA_DVS_DOWN_CTRL_ADDR                 \
	MT6359_BUCK_VPA_CFG1
#define PMIC_RG_BUCK_VPA_DVS_DOWN_CTRL_MASK                 0x1
#define PMIC_RG_BUCK_VPA_DVS_DOWN_CTRL_SHIFT                0
#define PMIC_DA_VPA_VOSEL_ADDR                              \
	MT6359_BUCK_VPA_DBG0
#define PMIC_DA_VPA_VOSEL_MASK                              0x3F
#define PMIC_DA_VPA_VOSEL_SHIFT                             0
#define PMIC_DA_VPA_VOSEL_GRAY_ADDR                         \
	MT6359_BUCK_VPA_DBG0
#define PMIC_DA_VPA_VOSEL_GRAY_MASK                         0x3F
#define PMIC_DA_VPA_VOSEL_GRAY_SHIFT                        8
#define PMIC_DA_VPA_EN_ADDR                                 \
	MT6359_BUCK_VPA_DBG1
#define PMIC_DA_VPA_EN_MASK                                 0x1
#define PMIC_DA_VPA_EN_SHIFT                                0
#define PMIC_DA_VPA_STB_ADDR                                \
	MT6359_BUCK_VPA_DBG1
#define PMIC_DA_VPA_STB_MASK                                0x1
#define PMIC_DA_VPA_STB_SHIFT                               1
#define PMIC_DA_VPA_DVS_TRANST_ADDR                         \
	MT6359_BUCK_VPA_DBG1
#define PMIC_DA_VPA_DVS_TRANST_MASK                         0x1
#define PMIC_DA_VPA_DVS_TRANST_SHIFT                        5
#define PMIC_DA_VPA_DVS_BW_ADDR                             \
	MT6359_BUCK_VPA_DBG1
#define PMIC_DA_VPA_DVS_BW_MASK                             0x1
#define PMIC_DA_VPA_DVS_BW_SHIFT                            6
#define PMIC_DA_VPA_DVS_DOWN_ADDR                           \
	MT6359_BUCK_VPA_DBG1
#define PMIC_DA_VPA_DVS_DOWN_MASK                           0x1
#define PMIC_DA_VPA_DVS_DOWN_SHIFT                          7
#define PMIC_DA_VPA_MINFREQ_DISCHARGE_ADDR                  \
	MT6359_BUCK_VPA_DBG1
#define PMIC_DA_VPA_MINFREQ_DISCHARGE_MASK                  0x1
#define PMIC_DA_VPA_MINFREQ_DISCHARGE_SHIFT                 8
#define PMIC_RG_BUCK_VPA_CK_SW_MODE_ADDR                    \
	MT6359_BUCK_VPA_DBG1
#define PMIC_RG_BUCK_VPA_CK_SW_MODE_MASK                    0x1
#define PMIC_RG_BUCK_VPA_CK_SW_MODE_SHIFT                   12
#define PMIC_RG_BUCK_VPA_CK_SW_EN_ADDR                      \
	MT6359_BUCK_VPA_DBG1
#define PMIC_RG_BUCK_VPA_CK_SW_EN_MASK                      0x1
#define PMIC_RG_BUCK_VPA_CK_SW_EN_SHIFT                     13
#define PMIC_RG_BUCK_VPA_VOSEL_DLC011_ADDR                  \
	MT6359_BUCK_VPA_DLC_CON0
#define PMIC_RG_BUCK_VPA_VOSEL_DLC011_MASK                  0x3F
#define PMIC_RG_BUCK_VPA_VOSEL_DLC011_SHIFT                 0
#define PMIC_RG_BUCK_VPA_VOSEL_DLC111_ADDR                  \
	MT6359_BUCK_VPA_DLC_CON0
#define PMIC_RG_BUCK_VPA_VOSEL_DLC111_MASK                  0x3F
#define PMIC_RG_BUCK_VPA_VOSEL_DLC111_SHIFT                 8
#define PMIC_RG_BUCK_VPA_VOSEL_DLC001_ADDR                  \
	MT6359_BUCK_VPA_DLC_CON1
#define PMIC_RG_BUCK_VPA_VOSEL_DLC001_MASK                  0x3F
#define PMIC_RG_BUCK_VPA_VOSEL_DLC001_SHIFT                 8
#define PMIC_RG_BUCK_VPA_DLC_MAP_EN_ADDR                    \
	MT6359_BUCK_VPA_DLC_CON2
#define PMIC_RG_BUCK_VPA_DLC_MAP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VPA_DLC_MAP_EN_SHIFT                   0
#define PMIC_RG_BUCK_VPA_DLC_ADDR                           \
	MT6359_BUCK_VPA_DLC_CON2
#define PMIC_RG_BUCK_VPA_DLC_MASK                           0x7
#define PMIC_RG_BUCK_VPA_DLC_SHIFT                          8
#define PMIC_DA_VPA_DLC_ADDR                                \
	MT6359_BUCK_VPA_DLC_CON2
#define PMIC_DA_VPA_DLC_MASK                                0x7
#define PMIC_DA_VPA_DLC_SHIFT                               12
#define PMIC_RG_BUCK_VPA_MSFG_EN_ADDR                       \
	MT6359_BUCK_VPA_MSFG_CON0
#define PMIC_RG_BUCK_VPA_MSFG_EN_MASK                       0x1
#define PMIC_RG_BUCK_VPA_MSFG_EN_SHIFT                      0
#define PMIC_RG_BUCK_VPA_MSFG_RDELTA2GO_ADDR                \
	MT6359_BUCK_VPA_MSFG_CON1
#define PMIC_RG_BUCK_VPA_MSFG_RDELTA2GO_MASK                0x3F
#define PMIC_RG_BUCK_VPA_MSFG_RDELTA2GO_SHIFT               0
#define PMIC_RG_BUCK_VPA_MSFG_FDELTA2GO_ADDR                \
	MT6359_BUCK_VPA_MSFG_CON1
#define PMIC_RG_BUCK_VPA_MSFG_FDELTA2GO_MASK                0x3F
#define PMIC_RG_BUCK_VPA_MSFG_FDELTA2GO_SHIFT               8
#define PMIC_RG_BUCK_VPA_MSFG_RRATE0_ADDR                   \
	MT6359_BUCK_VPA_MSFG_RRATE0
#define PMIC_RG_BUCK_VPA_MSFG_RRATE0_MASK                   0x3F
#define PMIC_RG_BUCK_VPA_MSFG_RRATE0_SHIFT                  0
#define PMIC_RG_BUCK_VPA_MSFG_RRATE1_ADDR                   \
	MT6359_BUCK_VPA_MSFG_RRATE0
#define PMIC_RG_BUCK_VPA_MSFG_RRATE1_MASK                   0x3F
#define PMIC_RG_BUCK_VPA_MSFG_RRATE1_SHIFT                  8
#define PMIC_RG_BUCK_VPA_MSFG_RRATE2_ADDR                   \
	MT6359_BUCK_VPA_MSFG_RRATE1
#define PMIC_RG_BUCK_VPA_MSFG_RRATE2_MASK                   0x3F
#define PMIC_RG_BUCK_VPA_MSFG_RRATE2_SHIFT                  0
#define PMIC_RG_BUCK_VPA_MSFG_RRATE3_ADDR                   \
	MT6359_BUCK_VPA_MSFG_RRATE1
#define PMIC_RG_BUCK_VPA_MSFG_RRATE3_MASK                   0x3F
#define PMIC_RG_BUCK_VPA_MSFG_RRATE3_SHIFT                  8
#define PMIC_RG_BUCK_VPA_MSFG_RRATE4_ADDR                   \
	MT6359_BUCK_VPA_MSFG_RRATE2
#define PMIC_RG_BUCK_VPA_MSFG_RRATE4_MASK                   0x3F
#define PMIC_RG_BUCK_VPA_MSFG_RRATE4_SHIFT                  0
#define PMIC_RG_BUCK_VPA_MSFG_RRATE5_ADDR                   \
	MT6359_BUCK_VPA_MSFG_RRATE2
#define PMIC_RG_BUCK_VPA_MSFG_RRATE5_MASK                   0x3F
#define PMIC_RG_BUCK_VPA_MSFG_RRATE5_SHIFT                  8
#define PMIC_RG_BUCK_VPA_MSFG_RTHD0_ADDR                    \
	MT6359_BUCK_VPA_MSFG_RTHD0
#define PMIC_RG_BUCK_VPA_MSFG_RTHD0_MASK                    0x3F
#define PMIC_RG_BUCK_VPA_MSFG_RTHD0_SHIFT                   0
#define PMIC_RG_BUCK_VPA_MSFG_RTHD1_ADDR                    \
	MT6359_BUCK_VPA_MSFG_RTHD0
#define PMIC_RG_BUCK_VPA_MSFG_RTHD1_MASK                    0x3F
#define PMIC_RG_BUCK_VPA_MSFG_RTHD1_SHIFT                   8
#define PMIC_RG_BUCK_VPA_MSFG_RTHD2_ADDR                    \
	MT6359_BUCK_VPA_MSFG_RTHD1
#define PMIC_RG_BUCK_VPA_MSFG_RTHD2_MASK                    0x3F
#define PMIC_RG_BUCK_VPA_MSFG_RTHD2_SHIFT                   0
#define PMIC_RG_BUCK_VPA_MSFG_RTHD3_ADDR                    \
	MT6359_BUCK_VPA_MSFG_RTHD1
#define PMIC_RG_BUCK_VPA_MSFG_RTHD3_MASK                    0x3F
#define PMIC_RG_BUCK_VPA_MSFG_RTHD3_SHIFT                   8
#define PMIC_RG_BUCK_VPA_MSFG_RTHD4_ADDR                    \
	MT6359_BUCK_VPA_MSFG_RTHD2
#define PMIC_RG_BUCK_VPA_MSFG_RTHD4_MASK                    0x3F
#define PMIC_RG_BUCK_VPA_MSFG_RTHD4_SHIFT                   0
#define PMIC_RG_BUCK_VPA_MSFG_FRATE0_ADDR                   \
	MT6359_BUCK_VPA_MSFG_FRATE0
#define PMIC_RG_BUCK_VPA_MSFG_FRATE0_MASK                   0x3F
#define PMIC_RG_BUCK_VPA_MSFG_FRATE0_SHIFT                  0
#define PMIC_RG_BUCK_VPA_MSFG_FRATE1_ADDR                   \
	MT6359_BUCK_VPA_MSFG_FRATE0
#define PMIC_RG_BUCK_VPA_MSFG_FRATE1_MASK                   0x3F
#define PMIC_RG_BUCK_VPA_MSFG_FRATE1_SHIFT                  8
#define PMIC_RG_BUCK_VPA_MSFG_FRATE2_ADDR                   \
	MT6359_BUCK_VPA_MSFG_FRATE1
#define PMIC_RG_BUCK_VPA_MSFG_FRATE2_MASK                   0x3F
#define PMIC_RG_BUCK_VPA_MSFG_FRATE2_SHIFT                  0
#define PMIC_RG_BUCK_VPA_MSFG_FRATE3_ADDR                   \
	MT6359_BUCK_VPA_MSFG_FRATE1
#define PMIC_RG_BUCK_VPA_MSFG_FRATE3_MASK                   0x3F
#define PMIC_RG_BUCK_VPA_MSFG_FRATE3_SHIFT                  8
#define PMIC_RG_BUCK_VPA_MSFG_FRATE4_ADDR                   \
	MT6359_BUCK_VPA_MSFG_FRATE2
#define PMIC_RG_BUCK_VPA_MSFG_FRATE4_MASK                   0x3F
#define PMIC_RG_BUCK_VPA_MSFG_FRATE4_SHIFT                  0
#define PMIC_RG_BUCK_VPA_MSFG_FRATE5_ADDR                   \
	MT6359_BUCK_VPA_MSFG_FRATE2
#define PMIC_RG_BUCK_VPA_MSFG_FRATE5_MASK                   0x3F
#define PMIC_RG_BUCK_VPA_MSFG_FRATE5_SHIFT                  8
#define PMIC_RG_BUCK_VPA_MSFG_FTHD0_ADDR                    \
	MT6359_BUCK_VPA_MSFG_FTHD0
#define PMIC_RG_BUCK_VPA_MSFG_FTHD0_MASK                    0x3F
#define PMIC_RG_BUCK_VPA_MSFG_FTHD0_SHIFT                   0
#define PMIC_RG_BUCK_VPA_MSFG_FTHD1_ADDR                    \
	MT6359_BUCK_VPA_MSFG_FTHD0
#define PMIC_RG_BUCK_VPA_MSFG_FTHD1_MASK                    0x3F
#define PMIC_RG_BUCK_VPA_MSFG_FTHD1_SHIFT                   8
#define PMIC_RG_BUCK_VPA_MSFG_FTHD2_ADDR                    \
	MT6359_BUCK_VPA_MSFG_FTHD1
#define PMIC_RG_BUCK_VPA_MSFG_FTHD2_MASK                    0x3F
#define PMIC_RG_BUCK_VPA_MSFG_FTHD2_SHIFT                   0
#define PMIC_RG_BUCK_VPA_MSFG_FTHD3_ADDR                    \
	MT6359_BUCK_VPA_MSFG_FTHD1
#define PMIC_RG_BUCK_VPA_MSFG_FTHD3_MASK                    0x3F
#define PMIC_RG_BUCK_VPA_MSFG_FTHD3_SHIFT                   8
#define PMIC_RG_BUCK_VPA_MSFG_FTHD4_ADDR                    \
	MT6359_BUCK_VPA_MSFG_FTHD2
#define PMIC_RG_BUCK_VPA_MSFG_FTHD4_MASK                    0x3F
#define PMIC_RG_BUCK_VPA_MSFG_FTHD4_SHIFT                   0
#define PMIC_BUCK_ANA0_ANA_ID_ADDR                          \
	MT6359_BUCK_ANA0_DSN_ID
#define PMIC_BUCK_ANA0_ANA_ID_MASK                          0xFF
#define PMIC_BUCK_ANA0_ANA_ID_SHIFT                         0
#define PMIC_BUCK_ANA0_DIG_ID_ADDR                          \
	MT6359_BUCK_ANA0_DSN_ID
#define PMIC_BUCK_ANA0_DIG_ID_MASK                          0xFF
#define PMIC_BUCK_ANA0_DIG_ID_SHIFT                         8
#define PMIC_BUCK_ANA0_ANA_MINOR_REV_ADDR                   \
	MT6359_BUCK_ANA0_DSN_REV0
#define PMIC_BUCK_ANA0_ANA_MINOR_REV_MASK                   0xF
#define PMIC_BUCK_ANA0_ANA_MINOR_REV_SHIFT                  0
#define PMIC_BUCK_ANA0_ANA_MAJOR_REV_ADDR                   \
	MT6359_BUCK_ANA0_DSN_REV0
#define PMIC_BUCK_ANA0_ANA_MAJOR_REV_MASK                   0xF
#define PMIC_BUCK_ANA0_ANA_MAJOR_REV_SHIFT                  4
#define PMIC_BUCK_ANA0_DIG_MINOR_REV_ADDR                   \
	MT6359_BUCK_ANA0_DSN_REV0
#define PMIC_BUCK_ANA0_DIG_MINOR_REV_MASK                   0xF
#define PMIC_BUCK_ANA0_DIG_MINOR_REV_SHIFT                  8
#define PMIC_BUCK_ANA0_DIG_MAJOR_REV_ADDR                   \
	MT6359_BUCK_ANA0_DSN_REV0
#define PMIC_BUCK_ANA0_DIG_MAJOR_REV_MASK                   0xF
#define PMIC_BUCK_ANA0_DIG_MAJOR_REV_SHIFT                  12
#define PMIC_BUCK_ANA0_DSN_CBS_ADDR                         \
	MT6359_BUCK_ANA0_DSN_DBI
#define PMIC_BUCK_ANA0_DSN_CBS_MASK                         0x3
#define PMIC_BUCK_ANA0_DSN_CBS_SHIFT                        0
#define PMIC_BUCK_ANA0_DSN_BIX_ADDR                         \
	MT6359_BUCK_ANA0_DSN_DBI
#define PMIC_BUCK_ANA0_DSN_BIX_MASK                         0x3
#define PMIC_BUCK_ANA0_DSN_BIX_SHIFT                        2
#define PMIC_BUCK_ANA0_DSN_ESP_ADDR                         \
	MT6359_BUCK_ANA0_DSN_DBI
#define PMIC_BUCK_ANA0_DSN_ESP_MASK                         0xFF
#define PMIC_BUCK_ANA0_DSN_ESP_SHIFT                        8
#define PMIC_BUCK_ANA0_DSN_FPI_ADDR                         \
	MT6359_BUCK_ANA0_DSN_FPI
#define PMIC_BUCK_ANA0_DSN_FPI_MASK                         0xFF
#define PMIC_BUCK_ANA0_DSN_FPI_SHIFT                        0
#define PMIC_RG_SMPS_TESTMODE_B_ADDR                        \
	MT6359_SMPS_ANA_CON0
#define PMIC_RG_SMPS_TESTMODE_B_MASK                        0x3F
#define PMIC_RG_SMPS_TESTMODE_B_SHIFT                       0
#define PMIC_RG_AUTOK_RST_ADDR                              \
	MT6359_SMPS_ANA_CON0
#define PMIC_RG_AUTOK_RST_MASK                              0x1
#define PMIC_RG_AUTOK_RST_SHIFT                             6
#define PMIC_RG_SMPS_DISAUTOK_ADDR                          \
	MT6359_SMPS_ANA_CON0
#define PMIC_RG_SMPS_DISAUTOK_MASK                          0x1
#define PMIC_RG_SMPS_DISAUTOK_SHIFT                         7
#define PMIC_RG_VGPU11_NDIS_EN_ADDR                         \
	MT6359_VGPUVCORE_ANA_CON0
#define PMIC_RG_VGPU11_NDIS_EN_MASK                         0x1
#define PMIC_RG_VGPU11_NDIS_EN_SHIFT                        0
#define PMIC_RG_VGPU11_PWM_RSTRAMP_EN_ADDR                  \
	MT6359_VGPUVCORE_ANA_CON0
#define PMIC_RG_VGPU11_PWM_RSTRAMP_EN_MASK                  0x1
#define PMIC_RG_VGPU11_PWM_RSTRAMP_EN_SHIFT                 1
#define PMIC_RG_VGPU11_SLEEP_TIME_ADDR                      \
	MT6359_VGPUVCORE_ANA_CON0
#define PMIC_RG_VGPU11_SLEEP_TIME_MASK                      0x3
#define PMIC_RG_VGPU11_SLEEP_TIME_SHIFT                     2
#define PMIC_RG_VGPU11_LOOPSEL_DIS_ADDR                     \
	MT6359_VGPUVCORE_ANA_CON0
#define PMIC_RG_VGPU11_LOOPSEL_DIS_MASK                     0x1
#define PMIC_RG_VGPU11_LOOPSEL_DIS_SHIFT                    4
#define PMIC_RG_VGPU11_TB_DIS_ADDR                          \
	MT6359_VGPUVCORE_ANA_CON0
#define PMIC_RG_VGPU11_TB_DIS_MASK                          0x1
#define PMIC_RG_VGPU11_TB_DIS_SHIFT                         5
#define PMIC_RG_VGPU11_TB_PFM_OFF_ADDR                      \
	MT6359_VGPUVCORE_ANA_CON0
#define PMIC_RG_VGPU11_TB_PFM_OFF_MASK                      0x1
#define PMIC_RG_VGPU11_TB_PFM_OFF_SHIFT                     6
#define PMIC_RG_VGPU11_DUMMY_LOAD_EN_ADDR                   \
	MT6359_VGPUVCORE_ANA_CON0
#define PMIC_RG_VGPU11_DUMMY_LOAD_EN_MASK                   0x1
#define PMIC_RG_VGPU11_DUMMY_LOAD_EN_SHIFT                  7
#define PMIC_RG_VGPU11_TB_VREFSEL_ADDR                      \
	MT6359_VGPUVCORE_ANA_CON0
#define PMIC_RG_VGPU11_TB_VREFSEL_MASK                      0x3
#define PMIC_RG_VGPU11_TB_VREFSEL_SHIFT                     8
#define PMIC_RG_VGPU11_TON_EXTEND_EN_ADDR                   \
	MT6359_VGPUVCORE_ANA_CON0
#define PMIC_RG_VGPU11_TON_EXTEND_EN_MASK                   0x1
#define PMIC_RG_VGPU11_TON_EXTEND_EN_SHIFT                  10
#define PMIC_RG_VGPU11_URT_EN_ADDR                          \
	MT6359_VGPUVCORE_ANA_CON0
#define PMIC_RG_VGPU11_URT_EN_MASK                          0x1
#define PMIC_RG_VGPU11_URT_EN_SHIFT                         11
#define PMIC_RG_VGPU11_OVP_EN_ADDR                          \
	MT6359_VGPUVCORE_ANA_CON0
#define PMIC_RG_VGPU11_OVP_EN_MASK                          0x1
#define PMIC_RG_VGPU11_OVP_EN_SHIFT                         12
#define PMIC_RG_VGPU11_OVP_VREFSEL_ADDR                     \
	MT6359_VGPUVCORE_ANA_CON0
#define PMIC_RG_VGPU11_OVP_VREFSEL_MASK                     0x1
#define PMIC_RG_VGPU11_OVP_VREFSEL_SHIFT                    13
#define PMIC_RG_VGPU11_RAMP_AC_ADDR                         \
	MT6359_VGPUVCORE_ANA_CON0
#define PMIC_RG_VGPU11_RAMP_AC_MASK                         0x1
#define PMIC_RG_VGPU11_RAMP_AC_SHIFT                        14
#define PMIC_RG_VGPU11_OCP_ADDR                             \
	MT6359_VGPUVCORE_ANA_CON1
#define PMIC_RG_VGPU11_OCP_MASK                             0x7
#define PMIC_RG_VGPU11_OCP_SHIFT                            0
#define PMIC_RG_VGPU11_OCN_ADDR                             \
	MT6359_VGPUVCORE_ANA_CON1
#define PMIC_RG_VGPU11_OCN_MASK                             0x7
#define PMIC_RG_VGPU11_OCN_SHIFT                            3
#define PMIC_RG_VGPU11_FUGON_ADDR                           \
	MT6359_VGPUVCORE_ANA_CON1
#define PMIC_RG_VGPU11_FUGON_MASK                           0x1
#define PMIC_RG_VGPU11_FUGON_SHIFT                          6
#define PMIC_RG_VGPU11_FLGON_ADDR                           \
	MT6359_VGPUVCORE_ANA_CON1
#define PMIC_RG_VGPU11_FLGON_MASK                           0x1
#define PMIC_RG_VGPU11_FLGON_SHIFT                          7
#define PMIC_RG_VGPU11_PFM_PEAK_ADDR                        \
	MT6359_VGPUVCORE_ANA_CON1
#define PMIC_RG_VGPU11_PFM_PEAK_MASK                        0xF
#define PMIC_RG_VGPU11_PFM_PEAK_SHIFT                       8
#define PMIC_RG_VGPU11_SONIC_PFM_PEAK_ADDR                  \
	MT6359_VGPUVCORE_ANA_CON2
#define PMIC_RG_VGPU11_SONIC_PFM_PEAK_MASK                  0xF
#define PMIC_RG_VGPU11_SONIC_PFM_PEAK_SHIFT                 0
#define PMIC_RG_VGPU11_VDIFF_GROUNDSEL_ADDR                 \
	MT6359_VGPUVCORE_ANA_CON2
#define PMIC_RG_VGPU11_VDIFF_GROUNDSEL_MASK                 0x1
#define PMIC_RG_VGPU11_VDIFF_GROUNDSEL_SHIFT                4
#define PMIC_RG_VGPU11_UG_SR_ADDR                           \
	MT6359_VGPUVCORE_ANA_CON2
#define PMIC_RG_VGPU11_UG_SR_MASK                           0x3
#define PMIC_RG_VGPU11_UG_SR_SHIFT                          5
#define PMIC_RG_VGPU11_LG_SR_ADDR                           \
	MT6359_VGPUVCORE_ANA_CON2
#define PMIC_RG_VGPU11_LG_SR_MASK                           0x3
#define PMIC_RG_VGPU11_LG_SR_SHIFT                          7
#define PMIC_RG_VGPU11_FCCM_ADDR                            \
	MT6359_VGPUVCORE_ANA_CON2
#define PMIC_RG_VGPU11_FCCM_MASK                            0x1
#define PMIC_RG_VGPU11_FCCM_SHIFT                           9
#define PMIC_RG_VGPU11_RETENTION_EN_ADDR                    \
	MT6359_VGPUVCORE_ANA_CON2
#define PMIC_RG_VGPU11_RETENTION_EN_MASK                    0x1
#define PMIC_RG_VGPU11_RETENTION_EN_SHIFT                   10
#define PMIC_RG_VGPU11_NONAUDIBLE_EN_ADDR                   \
	MT6359_VGPUVCORE_ANA_CON2
#define PMIC_RG_VGPU11_NONAUDIBLE_EN_MASK                   0x1
#define PMIC_RG_VGPU11_NONAUDIBLE_EN_SHIFT                  11
#define PMIC_RG_VGPU11_RSVH_ADDR                            \
	MT6359_VGPUVCORE_ANA_CON3
#define PMIC_RG_VGPU11_RSVH_MASK                            0xFF
#define PMIC_RG_VGPU11_RSVH_SHIFT                           0
#define PMIC_RG_VGPU11_RSVL_ADDR                            \
	MT6359_VGPUVCORE_ANA_CON3
#define PMIC_RG_VGPU11_RSVL_MASK                            0xFF
#define PMIC_RG_VGPU11_RSVL_SHIFT                           8
#define PMIC_RGS_VGPU11_OC_STATUS_ADDR                      \
	MT6359_VGPUVCORE_ANA_CON4
#define PMIC_RGS_VGPU11_OC_STATUS_MASK                      0x1
#define PMIC_RGS_VGPU11_OC_STATUS_SHIFT                     0
#define PMIC_RGS_VGPU11_DIG_MON_ADDR                        \
	MT6359_VGPUVCORE_ANA_CON4
#define PMIC_RGS_VGPU11_DIG_MON_MASK                        0x1
#define PMIC_RGS_VGPU11_DIG_MON_SHIFT                       1
#define PMIC_RG_VGPU11_DIGMON_SEL_ADDR                      \
	MT6359_VGPUVCORE_ANA_CON4
#define PMIC_RG_VGPU11_DIGMON_SEL_MASK                      0x7
#define PMIC_RG_VGPU11_DIGMON_SEL_SHIFT                     2
#define PMIC_RG_VGPU11_VBAT_LOW_DIS_ADDR                    \
	MT6359_VGPUVCORE_ANA_CON5
#define PMIC_RG_VGPU11_VBAT_LOW_DIS_MASK                    0x1
#define PMIC_RG_VGPU11_VBAT_LOW_DIS_SHIFT                   0
#define PMIC_RG_VGPU11_VBAT_HI_DIS_ADDR                     \
	MT6359_VGPUVCORE_ANA_CON5
#define PMIC_RG_VGPU11_VBAT_HI_DIS_MASK                     0x1
#define PMIC_RG_VGPU11_VBAT_HI_DIS_SHIFT                    1
#define PMIC_RG_VGPU11_VOUT_HI_DIS_ADDR                     \
	MT6359_VGPUVCORE_ANA_CON5
#define PMIC_RG_VGPU11_VOUT_HI_DIS_MASK                     0x1
#define PMIC_RG_VGPU11_VOUT_HI_DIS_SHIFT                    2
#define PMIC_RG_VGPU11_RCB_ADDR                             \
	MT6359_VGPUVCORE_ANA_CON5
#define PMIC_RG_VGPU11_RCB_MASK                             0x7
#define PMIC_RG_VGPU11_RCB_SHIFT                            3
#define PMIC_RG_VGPU11_VDIFF_OFF_ADDR                       \
	MT6359_VGPUVCORE_ANA_CON5
#define PMIC_RG_VGPU11_VDIFF_OFF_MASK                       0x1
#define PMIC_RG_VGPU11_VDIFF_OFF_SHIFT                      6
#define PMIC_RG_VGPU11_VDIFFCAP_EN_ADDR                     \
	MT6359_VGPUVCORE_ANA_CON5
#define PMIC_RG_VGPU11_VDIFFCAP_EN_MASK                     0x1
#define PMIC_RG_VGPU11_VDIFFCAP_EN_SHIFT                    7
#define PMIC_RG_VGPU11_DAC_VREF_1P1V_EN_ADDR                \
	MT6359_VGPUVCORE_ANA_CON5
#define PMIC_RG_VGPU11_DAC_VREF_1P1V_EN_MASK                0x1
#define PMIC_RG_VGPU11_DAC_VREF_1P1V_EN_SHIFT               8
#define PMIC_RG_VGPU11_DAC_VREF_1P2V_EN_ADDR                \
	MT6359_VGPUVCORE_ANA_CON5
#define PMIC_RG_VGPU11_DAC_VREF_1P2V_EN_MASK                0x1
#define PMIC_RG_VGPU11_DAC_VREF_1P2V_EN_SHIFT               9
#define PMIC_RG_VGPU12_NDIS_EN_ADDR                         \
	MT6359_VGPUVCORE_ANA_CON6
#define PMIC_RG_VGPU12_NDIS_EN_MASK                         0x1
#define PMIC_RG_VGPU12_NDIS_EN_SHIFT                        0
#define PMIC_RG_VGPU12_PWM_RSTRAMP_EN_ADDR                  \
	MT6359_VGPUVCORE_ANA_CON6
#define PMIC_RG_VGPU12_PWM_RSTRAMP_EN_MASK                  0x1
#define PMIC_RG_VGPU12_PWM_RSTRAMP_EN_SHIFT                 1
#define PMIC_RG_VGPU12_SLEEP_TIME_ADDR                      \
	MT6359_VGPUVCORE_ANA_CON6
#define PMIC_RG_VGPU12_SLEEP_TIME_MASK                      0x3
#define PMIC_RG_VGPU12_SLEEP_TIME_SHIFT                     2
#define PMIC_RG_VGPU12_LOOPSEL_DIS_ADDR                     \
	MT6359_VGPUVCORE_ANA_CON6
#define PMIC_RG_VGPU12_LOOPSEL_DIS_MASK                     0x1
#define PMIC_RG_VGPU12_LOOPSEL_DIS_SHIFT                    4
#define PMIC_RG_VGPU12_TB_DIS_ADDR                          \
	MT6359_VGPUVCORE_ANA_CON6
#define PMIC_RG_VGPU12_TB_DIS_MASK                          0x1
#define PMIC_RG_VGPU12_TB_DIS_SHIFT                         5
#define PMIC_RG_VGPU12_TB_PFM_OFF_ADDR                      \
	MT6359_VGPUVCORE_ANA_CON6
#define PMIC_RG_VGPU12_TB_PFM_OFF_MASK                      0x1
#define PMIC_RG_VGPU12_TB_PFM_OFF_SHIFT                     6
#define PMIC_RG_VGPU12_TB_VREFSEL_ADDR                      \
	MT6359_VGPUVCORE_ANA_CON6
#define PMIC_RG_VGPU12_TB_VREFSEL_MASK                      0x3
#define PMIC_RG_VGPU12_TB_VREFSEL_SHIFT                     8
#define PMIC_RG_VGPU12_TON_EXTEND_EN_ADDR                   \
	MT6359_VGPUVCORE_ANA_CON6
#define PMIC_RG_VGPU12_TON_EXTEND_EN_MASK                   0x1
#define PMIC_RG_VGPU12_TON_EXTEND_EN_SHIFT                  10
#define PMIC_RG_VGPU12_URT_EN_ADDR                          \
	MT6359_VGPUVCORE_ANA_CON6
#define PMIC_RG_VGPU12_URT_EN_MASK                          0x1
#define PMIC_RG_VGPU12_URT_EN_SHIFT                         11
#define PMIC_RG_VGPU12_DUMMY_LOAD_EN_ADDR                   \
	MT6359_VGPUVCORE_ANA_CON6
#define PMIC_RG_VGPU12_DUMMY_LOAD_EN_MASK                   0x1
#define PMIC_RG_VGPU12_DUMMY_LOAD_EN_SHIFT                  12
#define PMIC_RG_VGPU12_OVP_EN_ADDR                          \
	MT6359_VGPUVCORE_ANA_CON6
#define PMIC_RG_VGPU12_OVP_EN_MASK                          0x1
#define PMIC_RG_VGPU12_OVP_EN_SHIFT                         13
#define PMIC_RG_VGPU12_OVP_VREFSEL_ADDR                     \
	MT6359_VGPUVCORE_ANA_CON6
#define PMIC_RG_VGPU12_OVP_VREFSEL_MASK                     0x1
#define PMIC_RG_VGPU12_OVP_VREFSEL_SHIFT                    14
#define PMIC_RG_VGPU12_RAMP_AC_ADDR                         \
	MT6359_VGPUVCORE_ANA_CON6
#define PMIC_RG_VGPU12_RAMP_AC_MASK                         0x1
#define PMIC_RG_VGPU12_RAMP_AC_SHIFT                        15
#define PMIC_RG_VGPU12_OCP_ADDR                             \
	MT6359_VGPUVCORE_ANA_CON7
#define PMIC_RG_VGPU12_OCP_MASK                             0x7
#define PMIC_RG_VGPU12_OCP_SHIFT                            0
#define PMIC_RG_VGPU12_OCN_ADDR                             \
	MT6359_VGPUVCORE_ANA_CON7
#define PMIC_RG_VGPU12_OCN_MASK                             0x7
#define PMIC_RG_VGPU12_OCN_SHIFT                            3
#define PMIC_RG_VGPU12_PFM_PEAK_ADDR                        \
	MT6359_VGPUVCORE_ANA_CON7
#define PMIC_RG_VGPU12_PFM_PEAK_MASK                        0xF
#define PMIC_RG_VGPU12_PFM_PEAK_SHIFT                       8
#define PMIC_RG_VGPU12_SONIC_PFM_PEAK_ADDR                  \
	MT6359_VGPUVCORE_ANA_CON7
#define PMIC_RG_VGPU12_SONIC_PFM_PEAK_MASK                  0xF
#define PMIC_RG_VGPU12_SONIC_PFM_PEAK_SHIFT                 12
#define PMIC_RG_VGPU12_FLGON_ADDR                           \
	MT6359_VGPUVCORE_ANA_CON8
#define PMIC_RG_VGPU12_FLGON_MASK                           0x1
#define PMIC_RG_VGPU12_FLGON_SHIFT                          0
#define PMIC_RG_VGPU12_FUGON_ADDR                           \
	MT6359_VGPUVCORE_ANA_CON8
#define PMIC_RG_VGPU12_FUGON_MASK                           0x1
#define PMIC_RG_VGPU12_FUGON_SHIFT                          1
#define PMIC_RG_VGPU12_VDIFF_GROUNDSEL_ADDR                 \
	MT6359_VGPUVCORE_ANA_CON8
#define PMIC_RG_VGPU12_VDIFF_GROUNDSEL_MASK                 0x1
#define PMIC_RG_VGPU12_VDIFF_GROUNDSEL_SHIFT                2
#define PMIC_RG_VGPU12_UG_SR_ADDR                           \
	MT6359_VGPUVCORE_ANA_CON8
#define PMIC_RG_VGPU12_UG_SR_MASK                           0x3
#define PMIC_RG_VGPU12_UG_SR_SHIFT                          3
#define PMIC_RG_VGPU12_LG_SR_ADDR                           \
	MT6359_VGPUVCORE_ANA_CON8
#define PMIC_RG_VGPU12_LG_SR_MASK                           0x3
#define PMIC_RG_VGPU12_LG_SR_SHIFT                          5
#define PMIC_RG_VGPU12_FCCM_ADDR                            \
	MT6359_VGPUVCORE_ANA_CON8
#define PMIC_RG_VGPU12_FCCM_MASK                            0x1
#define PMIC_RG_VGPU12_FCCM_SHIFT                           7
#define PMIC_RG_VGPU12_RSVH_ADDR                            \
	MT6359_VGPUVCORE_ANA_CON8
#define PMIC_RG_VGPU12_RSVH_MASK                            0xFF
#define PMIC_RG_VGPU12_RSVH_SHIFT                           8
#define PMIC_RG_VGPU12_RSVL_ADDR                            \
	MT6359_VGPUVCORE_ANA_CON9
#define PMIC_RG_VGPU12_RSVL_MASK                            0xFF
#define PMIC_RG_VGPU12_RSVL_SHIFT                           0
#define PMIC_RG_VGPU12_NONAUDIBLE_EN_ADDR                   \
	MT6359_VGPUVCORE_ANA_CON9
#define PMIC_RG_VGPU12_NONAUDIBLE_EN_MASK                   0x1
#define PMIC_RG_VGPU12_NONAUDIBLE_EN_SHIFT                  8
#define PMIC_RG_VGPU12_RETENTION_EN_ADDR                    \
	MT6359_VGPUVCORE_ANA_CON9
#define PMIC_RG_VGPU12_RETENTION_EN_MASK                    0x1
#define PMIC_RG_VGPU12_RETENTION_EN_SHIFT                   9
#define PMIC_RGS_VGPU12_OC_STATUS_ADDR                      \
	MT6359_VGPUVCORE_ANA_CON9
#define PMIC_RGS_VGPU12_OC_STATUS_MASK                      0x1
#define PMIC_RGS_VGPU12_OC_STATUS_SHIFT                     10
#define PMIC_RGS_VGPU12_DIG_MON_ADDR                        \
	MT6359_VGPUVCORE_ANA_CON9
#define PMIC_RGS_VGPU12_DIG_MON_MASK                        0x1
#define PMIC_RGS_VGPU12_DIG_MON_SHIFT                       11
#define PMIC_RG_VGPU12_DIGMON_SEL_ADDR                      \
	MT6359_VGPUVCORE_ANA_CON9
#define PMIC_RG_VGPU12_DIGMON_SEL_MASK                      0x7
#define PMIC_RG_VGPU12_DIGMON_SEL_SHIFT                     12
#define PMIC_RG_VGPU12_RCB_ADDR                             \
	MT6359_VGPUVCORE_ANA_CON10
#define PMIC_RG_VGPU12_RCB_MASK                             0x7
#define PMIC_RG_VGPU12_RCB_SHIFT                            0
#define PMIC_RG_VGPU12_VBAT_HI_DIS_ADDR                     \
	MT6359_VGPUVCORE_ANA_CON10
#define PMIC_RG_VGPU12_VBAT_HI_DIS_MASK                     0x1
#define PMIC_RG_VGPU12_VBAT_HI_DIS_SHIFT                    3
#define PMIC_RG_VGPU12_VBAT_LOW_DIS_ADDR                    \
	MT6359_VGPUVCORE_ANA_CON10
#define PMIC_RG_VGPU12_VBAT_LOW_DIS_MASK                    0x1
#define PMIC_RG_VGPU12_VBAT_LOW_DIS_SHIFT                   4
#define PMIC_RG_VGPU12_VOUT_HI_DIS_ADDR                     \
	MT6359_VGPUVCORE_ANA_CON10
#define PMIC_RG_VGPU12_VOUT_HI_DIS_MASK                     0x1
#define PMIC_RG_VGPU12_VOUT_HI_DIS_SHIFT                    5
#define PMIC_RG_VGPU12_VDIFF_OFF_ADDR                       \
	MT6359_VGPUVCORE_ANA_CON10
#define PMIC_RG_VGPU12_VDIFF_OFF_MASK                       0x1
#define PMIC_RG_VGPU12_VDIFF_OFF_SHIFT                      6
#define PMIC_RG_VGPU12_VDIFFCAP_EN_ADDR                     \
	MT6359_VGPUVCORE_ANA_CON10
#define PMIC_RG_VGPU12_VDIFFCAP_EN_MASK                     0x1
#define PMIC_RG_VGPU12_VDIFFCAP_EN_SHIFT                    7
#define PMIC_RG_VGPU12_DAC_VREF_1P1V_EN_ADDR                \
	MT6359_VGPUVCORE_ANA_CON10
#define PMIC_RG_VGPU12_DAC_VREF_1P1V_EN_MASK                0x1
#define PMIC_RG_VGPU12_DAC_VREF_1P1V_EN_SHIFT               8
#define PMIC_RG_VGPU12_DAC_VREF_1P2V_EN_ADDR                \
	MT6359_VGPUVCORE_ANA_CON10
#define PMIC_RG_VGPU12_DAC_VREF_1P2V_EN_MASK                0x1
#define PMIC_RG_VGPU12_DAC_VREF_1P2V_EN_SHIFT               9
#define PMIC_RG_VCORE_TB_DIS_ADDR                           \
	MT6359_VGPUVCORE_ANA_CON11
#define PMIC_RG_VCORE_TB_DIS_MASK                           0x1
#define PMIC_RG_VCORE_TB_DIS_SHIFT                          0
#define PMIC_RG_VCORE_NDIS_EN_ADDR                          \
	MT6359_VGPUVCORE_ANA_CON11
#define PMIC_RG_VCORE_NDIS_EN_MASK                          0x1
#define PMIC_RG_VCORE_NDIS_EN_SHIFT                         1
#define PMIC_RG_VCORE_LOOPSEL_DIS_ADDR                      \
	MT6359_VGPUVCORE_ANA_CON11
#define PMIC_RG_VCORE_LOOPSEL_DIS_MASK                      0x1
#define PMIC_RG_VCORE_LOOPSEL_DIS_SHIFT                     2
#define PMIC_RG_VCORE_PWM_RSTRAMP_EN_ADDR                   \
	MT6359_VGPUVCORE_ANA_CON11
#define PMIC_RG_VCORE_PWM_RSTRAMP_EN_MASK                   0x1
#define PMIC_RG_VCORE_PWM_RSTRAMP_EN_SHIFT                  3
#define PMIC_RG_VCORE_SLEEP_TIME_ADDR                       \
	MT6359_VGPUVCORE_ANA_CON11
#define PMIC_RG_VCORE_SLEEP_TIME_MASK                       0x3
#define PMIC_RG_VCORE_SLEEP_TIME_SHIFT                      4
#define PMIC_RG_VCORE_TB_VREFSEL_ADDR                       \
	MT6359_VGPUVCORE_ANA_CON11
#define PMIC_RG_VCORE_TB_VREFSEL_MASK                       0x3
#define PMIC_RG_VCORE_TB_VREFSEL_SHIFT                      6
#define PMIC_RG_VCORE_TB_PFM_OFF_ADDR                       \
	MT6359_VGPUVCORE_ANA_CON11
#define PMIC_RG_VCORE_TB_PFM_OFF_MASK                       0x1
#define PMIC_RG_VCORE_TB_PFM_OFF_SHIFT                      8
#define PMIC_RG_VCORE_TON_EXTEND_EN_ADDR                    \
	MT6359_VGPUVCORE_ANA_CON11
#define PMIC_RG_VCORE_TON_EXTEND_EN_MASK                    0x1
#define PMIC_RG_VCORE_TON_EXTEND_EN_SHIFT                   9
#define PMIC_RG_VCORE_URT_EN_ADDR                           \
	MT6359_VGPUVCORE_ANA_CON11
#define PMIC_RG_VCORE_URT_EN_MASK                           0x1
#define PMIC_RG_VCORE_URT_EN_SHIFT                          10
#define PMIC_RG_VCORE_DUMMY_LOAD_EN_ADDR                    \
	MT6359_VGPUVCORE_ANA_CON11
#define PMIC_RG_VCORE_DUMMY_LOAD_EN_MASK                    0x1
#define PMIC_RG_VCORE_DUMMY_LOAD_EN_SHIFT                   11
#define PMIC_RG_VCORE_OVP_EN_ADDR                           \
	MT6359_VGPUVCORE_ANA_CON11
#define PMIC_RG_VCORE_OVP_EN_MASK                           0x1
#define PMIC_RG_VCORE_OVP_EN_SHIFT                          12
#define PMIC_RG_VCORE_OVP_VREFSEL_ADDR                      \
	MT6359_VGPUVCORE_ANA_CON11
#define PMIC_RG_VCORE_OVP_VREFSEL_MASK                      0x1
#define PMIC_RG_VCORE_OVP_VREFSEL_SHIFT                     13
#define PMIC_RG_VCORE_RAMP_AC_ADDR                          \
	MT6359_VGPUVCORE_ANA_CON11
#define PMIC_RG_VCORE_RAMP_AC_MASK                          0x1
#define PMIC_RG_VCORE_RAMP_AC_SHIFT                         14
#define PMIC_RG_VCORE_OCP_ADDR                              \
	MT6359_VGPUVCORE_ANA_CON12
#define PMIC_RG_VCORE_OCP_MASK                              0x7
#define PMIC_RG_VCORE_OCP_SHIFT                             0
#define PMIC_RG_VCORE_OCN_ADDR                              \
	MT6359_VGPUVCORE_ANA_CON12
#define PMIC_RG_VCORE_OCN_MASK                              0x7
#define PMIC_RG_VCORE_OCN_SHIFT                             3
#define PMIC_RG_VCORE_FUGON_ADDR                            \
	MT6359_VGPUVCORE_ANA_CON12
#define PMIC_RG_VCORE_FUGON_MASK                            0x1
#define PMIC_RG_VCORE_FUGON_SHIFT                           6
#define PMIC_RG_VCORE_FLGON_ADDR                            \
	MT6359_VGPUVCORE_ANA_CON12
#define PMIC_RG_VCORE_FLGON_MASK                            0x1
#define PMIC_RG_VCORE_FLGON_SHIFT                           7
#define PMIC_RG_VCORE_PFM_PEAK_ADDR                         \
	MT6359_VGPUVCORE_ANA_CON12
#define PMIC_RG_VCORE_PFM_PEAK_MASK                         0xF
#define PMIC_RG_VCORE_PFM_PEAK_SHIFT                        8
#define PMIC_RG_VCORE_SONIC_PFM_PEAK_ADDR                   \
	MT6359_VGPUVCORE_ANA_CON12
#define PMIC_RG_VCORE_SONIC_PFM_PEAK_MASK                   0xF
#define PMIC_RG_VCORE_SONIC_PFM_PEAK_SHIFT                  12
#define PMIC_RG_VCORE_UG_SR_ADDR                            \
	MT6359_VGPUVCORE_ANA_CON13
#define PMIC_RG_VCORE_UG_SR_MASK                            0x3
#define PMIC_RG_VCORE_UG_SR_SHIFT                           0
#define PMIC_RG_VCORE_LG_SR_ADDR                            \
	MT6359_VGPUVCORE_ANA_CON13
#define PMIC_RG_VCORE_LG_SR_MASK                            0x3
#define PMIC_RG_VCORE_LG_SR_SHIFT                           2
#define PMIC_RG_VCORE_VDIFF_GROUNDSEL_ADDR                  \
	MT6359_VGPUVCORE_ANA_CON13
#define PMIC_RG_VCORE_VDIFF_GROUNDSEL_MASK                  0x1
#define PMIC_RG_VCORE_VDIFF_GROUNDSEL_SHIFT                 4
#define PMIC_RG_VCORE_FCCM_ADDR                             \
	MT6359_VGPUVCORE_ANA_CON13
#define PMIC_RG_VCORE_FCCM_MASK                             0x1
#define PMIC_RG_VCORE_FCCM_SHIFT                            5
#define PMIC_RG_VCORE_NONAUDIBLE_EN_ADDR                    \
	MT6359_VGPUVCORE_ANA_CON13
#define PMIC_RG_VCORE_NONAUDIBLE_EN_MASK                    0x1
#define PMIC_RG_VCORE_NONAUDIBLE_EN_SHIFT                   6
#define PMIC_RG_VCORE_RETENTION_EN_ADDR                     \
	MT6359_VGPUVCORE_ANA_CON13
#define PMIC_RG_VCORE_RETENTION_EN_MASK                     0x1
#define PMIC_RG_VCORE_RETENTION_EN_SHIFT                    7
#define PMIC_RG_VCORE_RSVH_ADDR                             \
	MT6359_VGPUVCORE_ANA_CON13
#define PMIC_RG_VCORE_RSVH_MASK                             0xFF
#define PMIC_RG_VCORE_RSVH_SHIFT                            8
#define PMIC_RG_VCORE_RSVL_ADDR                             \
	MT6359_VGPUVCORE_ANA_CON14
#define PMIC_RG_VCORE_RSVL_MASK                             0xFF
#define PMIC_RG_VCORE_RSVL_SHIFT                            0
#define PMIC_RGS_VCORE_OC_STATUS_ADDR                       \
	MT6359_VGPUVCORE_ANA_CON14
#define PMIC_RGS_VCORE_OC_STATUS_MASK                       0x1
#define PMIC_RGS_VCORE_OC_STATUS_SHIFT                      8
#define PMIC_RGS_VCORE_DIG_MON_ADDR                         \
	MT6359_VGPUVCORE_ANA_CON14
#define PMIC_RGS_VCORE_DIG_MON_MASK                         0x1
#define PMIC_RGS_VCORE_DIG_MON_SHIFT                        9
#define PMIC_RG_VCORE_DIGMON_SEL_ADDR                       \
	MT6359_VGPUVCORE_ANA_CON14
#define PMIC_RG_VCORE_DIGMON_SEL_MASK                       0x7
#define PMIC_RG_VCORE_DIGMON_SEL_SHIFT                      10
#define PMIC_RG_VGPUVCORE_TMDL_ADDR                         \
	MT6359_VGPUVCORE_ANA_CON14
#define PMIC_RG_VGPUVCORE_TMDL_MASK                         0x1
#define PMIC_RG_VGPUVCORE_TMDL_SHIFT                        15
#define PMIC_RG_VCORE_RCB_ADDR                              \
	MT6359_VGPUVCORE_ANA_CON15
#define PMIC_RG_VCORE_RCB_MASK                              0x7
#define PMIC_RG_VCORE_RCB_SHIFT                             0
#define PMIC_RG_VCORE_VBAT_LOW_DIS_ADDR                     \
	MT6359_VGPUVCORE_ANA_CON15
#define PMIC_RG_VCORE_VBAT_LOW_DIS_MASK                     0x1
#define PMIC_RG_VCORE_VBAT_LOW_DIS_SHIFT                    3
#define PMIC_RG_VCORE_VBAT_HI_DIS_ADDR                      \
	MT6359_VGPUVCORE_ANA_CON15
#define PMIC_RG_VCORE_VBAT_HI_DIS_MASK                      0x1
#define PMIC_RG_VCORE_VBAT_HI_DIS_SHIFT                     4
#define PMIC_RG_VCORE_VOUT_HI_DIS_ADDR                      \
	MT6359_VGPUVCORE_ANA_CON15
#define PMIC_RG_VCORE_VOUT_HI_DIS_MASK                      0x1
#define PMIC_RG_VCORE_VOUT_HI_DIS_SHIFT                     5
#define PMIC_RG_VCORE_VDIFF_OFF_ADDR                        \
	MT6359_VGPUVCORE_ANA_CON15
#define PMIC_RG_VCORE_VDIFF_OFF_MASK                        0x1
#define PMIC_RG_VCORE_VDIFF_OFF_SHIFT                       6
#define PMIC_RG_VCORE_VDIFFCAP_EN_ADDR                      \
	MT6359_VGPUVCORE_ANA_CON15
#define PMIC_RG_VCORE_VDIFFCAP_EN_MASK                      0x1
#define PMIC_RG_VCORE_VDIFFCAP_EN_SHIFT                     7
#define PMIC_RG_VCORE_DAC_VREF_1P1V_EN_ADDR                 \
	MT6359_VGPUVCORE_ANA_CON15
#define PMIC_RG_VCORE_DAC_VREF_1P1V_EN_MASK                 0x1
#define PMIC_RG_VCORE_DAC_VREF_1P1V_EN_SHIFT                8
#define PMIC_RG_VCORE_DAC_VREF_1P2V_EN_ADDR                 \
	MT6359_VGPUVCORE_ANA_CON15
#define PMIC_RG_VCORE_DAC_VREF_1P2V_EN_MASK                 0x1
#define PMIC_RG_VCORE_DAC_VREF_1P2V_EN_SHIFT                9
#define PMIC_RG_VGPUVCORE_DIFF_L_ADDR                       \
	MT6359_VGPUVCORE_ANA_CON15
#define PMIC_RG_VGPUVCORE_DIFF_L_MASK                       0x1
#define PMIC_RG_VGPUVCORE_DIFF_L_SHIFT                      10
#define PMIC_RG_VGPUVCORE_SR_VBAT_ADDR                      \
	MT6359_VGPUVCORE_ANA_CON16
#define PMIC_RG_VGPUVCORE_SR_VBAT_MASK                      0x1
#define PMIC_RG_VGPUVCORE_SR_VBAT_SHIFT                     0
#define PMIC_RG_VGPUVCORE_CONFIG_LAT_RSVH_ADDR              \
	MT6359_VGPUVCORE_ANA_CON16
#define PMIC_RG_VGPUVCORE_CONFIG_LAT_RSVH_MASK              0x1
#define PMIC_RG_VGPUVCORE_CONFIG_LAT_RSVH_SHIFT             1
#define PMIC_RG_VGPUVCORE_RECONFIG_RSVH_ADDR                \
	MT6359_VGPUVCORE_ANA_CON16
#define PMIC_RG_VGPUVCORE_RECONFIG_RSVH_MASK                0x1
#define PMIC_RG_VGPUVCORE_RECONFIG_RSVH_SHIFT               2
#define PMIC_RG_VGPUVCORE_RECONFIG_EN_ADDR                  \
	MT6359_VGPUVCORE_ANA_CON16
#define PMIC_RG_VGPUVCORE_RECONFIG_EN_MASK                  0x1
#define PMIC_RG_VGPUVCORE_RECONFIG_EN_SHIFT                 3
#define PMIC_RGS_3PH1_VGPU11_DIGCFG_EN_ADDR                 \
	MT6359_VGPUVCORE_ANA_CON16
#define PMIC_RGS_3PH1_VGPU11_DIGCFG_EN_MASK                 0x1
#define PMIC_RGS_3PH1_VGPU11_DIGCFG_EN_SHIFT                4
#define PMIC_RGS_3PH2_VCORE_DIGCFG_EN_ADDR                  \
	MT6359_VGPUVCORE_ANA_CON16
#define PMIC_RGS_3PH2_VCORE_DIGCFG_EN_MASK                  0x1
#define PMIC_RGS_3PH2_VCORE_DIGCFG_EN_SHIFT                 5
#define PMIC_RGS_3PH3_VGPU12_DIGCFG_EN_ADDR                 \
	MT6359_VGPUVCORE_ANA_CON16
#define PMIC_RGS_3PH3_VGPU12_DIGCFG_EN_MASK                 0x1
#define PMIC_RGS_3PH3_VGPU12_DIGCFG_EN_SHIFT                6
#define PMIC_RG_VPROC1_SR_VBAT_ADDR                         \
	MT6359_VPROC1_ANA_CON0
#define PMIC_RG_VPROC1_SR_VBAT_MASK                         0x1
#define PMIC_RG_VPROC1_SR_VBAT_SHIFT                        0
#define PMIC_RG_VPROC1_NDIS_EN_ADDR                         \
	MT6359_VPROC1_ANA_CON0
#define PMIC_RG_VPROC1_NDIS_EN_MASK                         0x1
#define PMIC_RG_VPROC1_NDIS_EN_SHIFT                        1
#define PMIC_RG_VPROC1_PWM_RSTRAMP_EN_ADDR                  \
	MT6359_VPROC1_ANA_CON0
#define PMIC_RG_VPROC1_PWM_RSTRAMP_EN_MASK                  0x1
#define PMIC_RG_VPROC1_PWM_RSTRAMP_EN_SHIFT                 2
#define PMIC_RG_VPROC1_SLEEP_TIME_ADDR                      \
	MT6359_VPROC1_ANA_CON0
#define PMIC_RG_VPROC1_SLEEP_TIME_MASK                      0x3
#define PMIC_RG_VPROC1_SLEEP_TIME_SHIFT                     3
#define PMIC_RG_VPROC1_LOOPSEL_DIS_ADDR                     \
	MT6359_VPROC1_ANA_CON0
#define PMIC_RG_VPROC1_LOOPSEL_DIS_MASK                     0x1
#define PMIC_RG_VPROC1_LOOPSEL_DIS_SHIFT                    5
#define PMIC_RG_VPROC1_RAMP_AC_ADDR                         \
	MT6359_VPROC1_ANA_CON0
#define PMIC_RG_VPROC1_RAMP_AC_MASK                         0x1
#define PMIC_RG_VPROC1_RAMP_AC_SHIFT                        6
#define PMIC_RG_VPROC1_TB_DIS_ADDR                          \
	MT6359_VPROC1_ANA_CON0
#define PMIC_RG_VPROC1_TB_DIS_MASK                          0x1
#define PMIC_RG_VPROC1_TB_DIS_SHIFT                         7
#define PMIC_RG_VPROC1_TB_PFM_OFF_ADDR                      \
	MT6359_VPROC1_ANA_CON0
#define PMIC_RG_VPROC1_TB_PFM_OFF_MASK                      0x1
#define PMIC_RG_VPROC1_TB_PFM_OFF_SHIFT                     8
#define PMIC_RG_VPROC1_TB_VREFSEL_ADDR                      \
	MT6359_VPROC1_ANA_CON0
#define PMIC_RG_VPROC1_TB_VREFSEL_MASK                      0x3
#define PMIC_RG_VPROC1_TB_VREFSEL_SHIFT                     9
#define PMIC_RG_VPROC1_TON_EXTEND_EN_ADDR                   \
	MT6359_VPROC1_ANA_CON0
#define PMIC_RG_VPROC1_TON_EXTEND_EN_MASK                   0x1
#define PMIC_RG_VPROC1_TON_EXTEND_EN_SHIFT                  11
#define PMIC_RG_VPROC1_URT_EN_ADDR                          \
	MT6359_VPROC1_ANA_CON0
#define PMIC_RG_VPROC1_URT_EN_MASK                          0x1
#define PMIC_RG_VPROC1_URT_EN_SHIFT                         12
#define PMIC_RG_VPROC1_DUMMY_LOAD_EN_ADDR                   \
	MT6359_VPROC1_ANA_CON0
#define PMIC_RG_VPROC1_DUMMY_LOAD_EN_MASK                   0x1
#define PMIC_RG_VPROC1_DUMMY_LOAD_EN_SHIFT                  13
#define PMIC_RG_VPROC1_OVP_EN_ADDR                          \
	MT6359_VPROC1_ANA_CON0
#define PMIC_RG_VPROC1_OVP_EN_MASK                          0x1
#define PMIC_RG_VPROC1_OVP_EN_SHIFT                         14
#define PMIC_RG_VPROC1_OVP_VREFSEL_ADDR                     \
	MT6359_VPROC1_ANA_CON0
#define PMIC_RG_VPROC1_OVP_VREFSEL_MASK                     0x1
#define PMIC_RG_VPROC1_OVP_VREFSEL_SHIFT                    15
#define PMIC_RG_VPROC1_OCN_ADDR                             \
	MT6359_VPROC1_ANA_CON1
#define PMIC_RG_VPROC1_OCN_MASK                             0x7
#define PMIC_RG_VPROC1_OCN_SHIFT                            1
#define PMIC_RG_VPROC1_OCP_ADDR                             \
	MT6359_VPROC1_ANA_CON1
#define PMIC_RG_VPROC1_OCP_MASK                             0x7
#define PMIC_RG_VPROC1_OCP_SHIFT                            4
#define PMIC_RG_VPROC1_PFM_PEAK_ADDR                        \
	MT6359_VPROC1_ANA_CON1
#define PMIC_RG_VPROC1_PFM_PEAK_MASK                        0xF
#define PMIC_RG_VPROC1_PFM_PEAK_SHIFT                       7
#define PMIC_RG_VPROC1_SONIC_PFM_PEAK_ADDR                  \
	MT6359_VPROC1_ANA_CON1
#define PMIC_RG_VPROC1_SONIC_PFM_PEAK_MASK                  0xF
#define PMIC_RG_VPROC1_SONIC_PFM_PEAK_SHIFT                 11
#define PMIC_RGS_VPROC1_OC_STATUS_ADDR                      \
	MT6359_VPROC1_ANA_CON1
#define PMIC_RGS_VPROC1_OC_STATUS_MASK                      0x1
#define PMIC_RGS_VPROC1_OC_STATUS_SHIFT                     15
#define PMIC_RGS_VPROC1_DIG_MON_ADDR                        \
	MT6359_VPROC1_ANA_CON2
#define PMIC_RGS_VPROC1_DIG_MON_MASK                        0x1
#define PMIC_RGS_VPROC1_DIG_MON_SHIFT                       9
#define PMIC_RG_VPROC1_UG_SR_ADDR                           \
	MT6359_VPROC1_ANA_CON2
#define PMIC_RG_VPROC1_UG_SR_MASK                           0x3
#define PMIC_RG_VPROC1_UG_SR_SHIFT                          10
#define PMIC_RG_VPROC1_LG_SR_ADDR                           \
	MT6359_VPROC1_ANA_CON2
#define PMIC_RG_VPROC1_LG_SR_MASK                           0x3
#define PMIC_RG_VPROC1_LG_SR_SHIFT                          12
#define PMIC_RG_VPROC1_TMDL_ADDR                            \
	MT6359_VPROC1_ANA_CON2
#define PMIC_RG_VPROC1_TMDL_MASK                            0x1
#define PMIC_RG_VPROC1_TMDL_SHIFT                           14
#define PMIC_RG_VPROC1_FUGON_ADDR                           \
	MT6359_VPROC1_ANA_CON2
#define PMIC_RG_VPROC1_FUGON_MASK                           0x1
#define PMIC_RG_VPROC1_FUGON_SHIFT                          15
#define PMIC_RG_VPROC1_FLGON_ADDR                           \
	MT6359_VPROC1_ANA_CON3
#define PMIC_RG_VPROC1_FLGON_MASK                           0x1
#define PMIC_RG_VPROC1_FLGON_SHIFT                          0
#define PMIC_RG_VPROC1_FCCM_ADDR                            \
	MT6359_VPROC1_ANA_CON3
#define PMIC_RG_VPROC1_FCCM_MASK                            0x1
#define PMIC_RG_VPROC1_FCCM_SHIFT                           1
#define PMIC_RG_VPROC1_NONAUDIBLE_EN_ADDR                   \
	MT6359_VPROC1_ANA_CON3
#define PMIC_RG_VPROC1_NONAUDIBLE_EN_MASK                   0x1
#define PMIC_RG_VPROC1_NONAUDIBLE_EN_SHIFT                  2
#define PMIC_RG_VPROC1_RETENTION_EN_ADDR                    \
	MT6359_VPROC1_ANA_CON3
#define PMIC_RG_VPROC1_RETENTION_EN_MASK                    0x1
#define PMIC_RG_VPROC1_RETENTION_EN_SHIFT                   3
#define PMIC_RG_VPROC1_VDIFF_GROUNDSEL_ADDR                 \
	MT6359_VPROC1_ANA_CON3
#define PMIC_RG_VPROC1_VDIFF_GROUNDSEL_MASK                 0x1
#define PMIC_RG_VPROC1_VDIFF_GROUNDSEL_SHIFT                4
#define PMIC_RG_VPROC1_DIGMON_SEL_ADDR                      \
	MT6359_VPROC1_ANA_CON3
#define PMIC_RG_VPROC1_DIGMON_SEL_MASK                      0x7
#define PMIC_RG_VPROC1_DIGMON_SEL_SHIFT                     5
#define PMIC_RG_VPROC1_RSVH_ADDR                            \
	MT6359_VPROC1_ANA_CON4
#define PMIC_RG_VPROC1_RSVH_MASK                            0xFF
#define PMIC_RG_VPROC1_RSVH_SHIFT                           0
#define PMIC_RG_VPROC1_RSVL_ADDR                            \
	MT6359_VPROC1_ANA_CON4
#define PMIC_RG_VPROC1_RSVL_MASK                            0xFF
#define PMIC_RG_VPROC1_RSVL_SHIFT                           8
#define PMIC_RG_VPROC1_RCB_ADDR                             \
	MT6359_VPROC1_ANA_CON5
#define PMIC_RG_VPROC1_RCB_MASK                             0x7
#define PMIC_RG_VPROC1_RCB_SHIFT                            1
#define PMIC_RG_VPROC1_VDIFFCAP_EN_ADDR                     \
	MT6359_VPROC1_ANA_CON5
#define PMIC_RG_VPROC1_VDIFFCAP_EN_MASK                     0x1
#define PMIC_RG_VPROC1_VDIFFCAP_EN_SHIFT                    4
#define PMIC_RG_VPROC1_VBAT_HI_DIS_ADDR                     \
	MT6359_VPROC1_ANA_CON5
#define PMIC_RG_VPROC1_VBAT_HI_DIS_MASK                     0x1
#define PMIC_RG_VPROC1_VBAT_HI_DIS_SHIFT                    5
#define PMIC_RG_VPROC1_VBAT_LOW_DIS_ADDR                    \
	MT6359_VPROC1_ANA_CON5
#define PMIC_RG_VPROC1_VBAT_LOW_DIS_MASK                    0x1
#define PMIC_RG_VPROC1_VBAT_LOW_DIS_SHIFT                   6
#define PMIC_RG_VPROC1_VOUT_HI_DIS_ADDR                     \
	MT6359_VPROC1_ANA_CON5
#define PMIC_RG_VPROC1_VOUT_HI_DIS_MASK                     0x1
#define PMIC_RG_VPROC1_VOUT_HI_DIS_SHIFT                    7
#define PMIC_RG_VPROC1_DAC_VREF_1P1V_EN_ADDR                \
	MT6359_VPROC1_ANA_CON5
#define PMIC_RG_VPROC1_DAC_VREF_1P1V_EN_MASK                0x1
#define PMIC_RG_VPROC1_DAC_VREF_1P1V_EN_SHIFT               8
#define PMIC_RG_VPROC1_DAC_VREF_1P2V_EN_ADDR                \
	MT6359_VPROC1_ANA_CON5
#define PMIC_RG_VPROC1_DAC_VREF_1P2V_EN_MASK                0x1
#define PMIC_RG_VPROC1_DAC_VREF_1P2V_EN_SHIFT               9
#define PMIC_RG_VPROC1_VDIFF_OFF_ADDR                       \
	MT6359_VPROC1_ANA_CON5
#define PMIC_RG_VPROC1_VDIFF_OFF_MASK                       0x1
#define PMIC_RG_VPROC1_VDIFF_OFF_SHIFT                      10
#define PMIC_BUCK_ANA0_ELR_LEN_ADDR                         \
	MT6359_BUCK_ANA0_ELR_NUM
#define PMIC_BUCK_ANA0_ELR_LEN_MASK                         0xFF
#define PMIC_BUCK_ANA0_ELR_LEN_SHIFT                        0
#define PMIC_RG_VGPU11_DRIVER_SR_TRIM_ADDR                  \
	MT6359_SMPS_ELR_0
#define PMIC_RG_VGPU11_DRIVER_SR_TRIM_MASK                  0x7
#define PMIC_RG_VGPU11_DRIVER_SR_TRIM_SHIFT                 0
#define PMIC_RG_VGPU11_CCOMP_ADDR                           \
	MT6359_SMPS_ELR_0
#define PMIC_RG_VGPU11_CCOMP_MASK                           0x3
#define PMIC_RG_VGPU11_CCOMP_SHIFT                          3
#define PMIC_RG_VGPU11_RCOMP_ADDR                           \
	MT6359_SMPS_ELR_0
#define PMIC_RG_VGPU11_RCOMP_MASK                           0xF
#define PMIC_RG_VGPU11_RCOMP_SHIFT                          5
#define PMIC_RG_VGPU11_RAMP_SLP_ADDR                        \
	MT6359_SMPS_ELR_0
#define PMIC_RG_VGPU11_RAMP_SLP_MASK                        0x7
#define PMIC_RG_VGPU11_RAMP_SLP_SHIFT                       9
#define PMIC_RG_VGPU11_NLIM_TRIM_ADDR                       \
	MT6359_SMPS_ELR_0
#define PMIC_RG_VGPU11_NLIM_TRIM_MASK                       0xF
#define PMIC_RG_VGPU11_NLIM_TRIM_SHIFT                      12
#define PMIC_RG_VGPU12_DRIVER_SR_TRIM_ADDR                  \
	MT6359_SMPS_ELR_1
#define PMIC_RG_VGPU12_DRIVER_SR_TRIM_MASK                  0x7
#define PMIC_RG_VGPU12_DRIVER_SR_TRIM_SHIFT                 0
#define PMIC_RG_VGPU12_CCOMP_ADDR                           \
	MT6359_SMPS_ELR_1
#define PMIC_RG_VGPU12_CCOMP_MASK                           0x3
#define PMIC_RG_VGPU12_CCOMP_SHIFT                          3
#define PMIC_RG_VGPU12_RCOMP_ADDR                           \
	MT6359_SMPS_ELR_1
#define PMIC_RG_VGPU12_RCOMP_MASK                           0xF
#define PMIC_RG_VGPU12_RCOMP_SHIFT                          5
#define PMIC_RG_VGPU12_RAMP_SLP_ADDR                        \
	MT6359_SMPS_ELR_1
#define PMIC_RG_VGPU12_RAMP_SLP_MASK                        0x7
#define PMIC_RG_VGPU12_RAMP_SLP_SHIFT                       9
#define PMIC_RG_VGPU12_NLIM_TRIM_ADDR                       \
	MT6359_SMPS_ELR_1
#define PMIC_RG_VGPU12_NLIM_TRIM_MASK                       0xF
#define PMIC_RG_VGPU12_NLIM_TRIM_SHIFT                      12
#define PMIC_RG_VCORE_DRIVER_SR_TRIM_ADDR                   \
	MT6359_SMPS_ELR_2
#define PMIC_RG_VCORE_DRIVER_SR_TRIM_MASK                   0x7
#define PMIC_RG_VCORE_DRIVER_SR_TRIM_SHIFT                  0
#define PMIC_RG_VCORE_CCOMP_ADDR                            \
	MT6359_SMPS_ELR_2
#define PMIC_RG_VCORE_CCOMP_MASK                            0x3
#define PMIC_RG_VCORE_CCOMP_SHIFT                           3
#define PMIC_RG_VCORE_RCOMP_ADDR                            \
	MT6359_SMPS_ELR_2
#define PMIC_RG_VCORE_RCOMP_MASK                            0xF
#define PMIC_RG_VCORE_RCOMP_SHIFT                           5
#define PMIC_RG_VCORE_RAMP_SLP_ADDR                         \
	MT6359_SMPS_ELR_2
#define PMIC_RG_VCORE_RAMP_SLP_MASK                         0x7
#define PMIC_RG_VCORE_RAMP_SLP_SHIFT                        9
#define PMIC_RG_VCORE_NLIM_TRIM_ADDR                        \
	MT6359_SMPS_ELR_2
#define PMIC_RG_VCORE_NLIM_TRIM_MASK                        0xF
#define PMIC_RG_VCORE_NLIM_TRIM_SHIFT                       12
#define PMIC_RG_VGPU11_CSNSLP_TRIM_ADDR                     \
	MT6359_SMPS_ELR_3
#define PMIC_RG_VGPU11_CSNSLP_TRIM_MASK                     0xF
#define PMIC_RG_VGPU11_CSNSLP_TRIM_SHIFT                    0
#define PMIC_RG_VGPU11_ZC_TRIM_ADDR                         \
	MT6359_SMPS_ELR_3
#define PMIC_RG_VGPU11_ZC_TRIM_MASK                         0x3
#define PMIC_RG_VGPU11_ZC_TRIM_SHIFT                        4
#define PMIC_RG_VGPU12_CSNSLP_TRIM_ADDR                     \
	MT6359_SMPS_ELR_4
#define PMIC_RG_VGPU12_CSNSLP_TRIM_MASK                     0xF
#define PMIC_RG_VGPU12_CSNSLP_TRIM_SHIFT                    0
#define PMIC_RG_VGPU12_ZC_TRIM_ADDR                         \
	MT6359_SMPS_ELR_4
#define PMIC_RG_VGPU12_ZC_TRIM_MASK                         0x3
#define PMIC_RG_VGPU12_ZC_TRIM_SHIFT                        4
#define PMIC_RG_VCORE_CSNSLP_TRIM_ADDR                      \
	MT6359_SMPS_ELR_5
#define PMIC_RG_VCORE_CSNSLP_TRIM_MASK                      0xF
#define PMIC_RG_VCORE_CSNSLP_TRIM_SHIFT                     0
#define PMIC_RG_VCORE_ZC_TRIM_ADDR                          \
	MT6359_SMPS_ELR_5
#define PMIC_RG_VCORE_ZC_TRIM_MASK                          0x3
#define PMIC_RG_VCORE_ZC_TRIM_SHIFT                         4
#define PMIC_RG_VGPU11_CSPSLP_TRIM_ADDR                     \
	MT6359_SMPS_ELR_6
#define PMIC_RG_VGPU11_CSPSLP_TRIM_MASK                     0xF
#define PMIC_RG_VGPU11_CSPSLP_TRIM_SHIFT                    0
#define PMIC_RG_VGPU12_CSPSLP_TRIM_ADDR                     \
	MT6359_SMPS_ELR_7
#define PMIC_RG_VGPU12_CSPSLP_TRIM_MASK                     0xF
#define PMIC_RG_VGPU12_CSPSLP_TRIM_SHIFT                    0
#define PMIC_RG_VCORE_CSPSLP_TRIM_ADDR                      \
	MT6359_SMPS_ELR_8
#define PMIC_RG_VCORE_CSPSLP_TRIM_MASK                      0xF
#define PMIC_RG_VCORE_CSPSLP_TRIM_SHIFT                     0
#define PMIC_RG_VGPUVCORE_PHIN_TRIM_ADDR                    \
	MT6359_SMPS_ELR_9
#define PMIC_RG_VGPUVCORE_PHIN_TRIM_MASK                    0xF
#define PMIC_RG_VGPUVCORE_PHIN_TRIM_SHIFT                   0
#define PMIC_RG_VPROC1_DRIVER_SR_TRIM_ADDR                  \
	MT6359_SMPS_ELR_10
#define PMIC_RG_VPROC1_DRIVER_SR_TRIM_MASK                  0x7
#define PMIC_RG_VPROC1_DRIVER_SR_TRIM_SHIFT                 0
#define PMIC_RG_VPROC1_CCOMP_ADDR                           \
	MT6359_SMPS_ELR_10
#define PMIC_RG_VPROC1_CCOMP_MASK                           0x3
#define PMIC_RG_VPROC1_CCOMP_SHIFT                          3
#define PMIC_RG_VPROC1_RCOMP_ADDR                           \
	MT6359_SMPS_ELR_10
#define PMIC_RG_VPROC1_RCOMP_MASK                           0xF
#define PMIC_RG_VPROC1_RCOMP_SHIFT                          5
#define PMIC_RG_VPROC1_RAMP_SLP_ADDR                        \
	MT6359_SMPS_ELR_10
#define PMIC_RG_VPROC1_RAMP_SLP_MASK                        0x7
#define PMIC_RG_VPROC1_RAMP_SLP_SHIFT                       9
#define PMIC_RG_VPROC1_NLIM_TRIM_ADDR                       \
	MT6359_SMPS_ELR_10
#define PMIC_RG_VPROC1_NLIM_TRIM_MASK                       0xF
#define PMIC_RG_VPROC1_NLIM_TRIM_SHIFT                      12
#define PMIC_RG_VPROC1_CSNSLP_TRIM_ADDR                     \
	MT6359_SMPS_ELR_11
#define PMIC_RG_VPROC1_CSNSLP_TRIM_MASK                     0xF
#define PMIC_RG_VPROC1_CSNSLP_TRIM_SHIFT                    0
#define PMIC_RG_VPROC1_ZC_TRIM_ADDR                         \
	MT6359_SMPS_ELR_11
#define PMIC_RG_VPROC1_ZC_TRIM_MASK                         0x3
#define PMIC_RG_VPROC1_ZC_TRIM_SHIFT                        4
#define PMIC_RG_VPROC1_CSPSLP_TRIM_ADDR                     \
	MT6359_SMPS_ELR_12
#define PMIC_RG_VPROC1_CSPSLP_TRIM_MASK                     0xF
#define PMIC_RG_VPROC1_CSPSLP_TRIM_SHIFT                    0
#define PMIC_RG_VS1_TRIMH_ADDR                              \
	MT6359_SMPS_ELR_13
#define PMIC_RG_VS1_TRIMH_MASK                              0xF
#define PMIC_RG_VS1_TRIMH_SHIFT                             0
#define PMIC_RG_VS2_TRIMH_ADDR                              \
	MT6359_SMPS_ELR_13
#define PMIC_RG_VS2_TRIMH_MASK                              0xF
#define PMIC_RG_VS2_TRIMH_SHIFT                             4
#define PMIC_RG_VGPU11_TRIMH_ADDR                           \
	MT6359_SMPS_ELR_13
#define PMIC_RG_VGPU11_TRIMH_MASK                           0xF
#define PMIC_RG_VGPU11_TRIMH_SHIFT                          8
#define PMIC_RG_VGPU12_TRIMH_ADDR                           \
	MT6359_SMPS_ELR_13
#define PMIC_RG_VGPU12_TRIMH_MASK                           0xF
#define PMIC_RG_VGPU12_TRIMH_SHIFT                          12
#define PMIC_RG_VPROC2_TRIMH_ADDR                           \
	MT6359_SMPS_ELR_14
#define PMIC_RG_VPROC2_TRIMH_MASK                           0xF
#define PMIC_RG_VPROC2_TRIMH_SHIFT                          0
#define PMIC_RG_VPROC1_TRIMH_ADDR                           \
	MT6359_SMPS_ELR_14
#define PMIC_RG_VPROC1_TRIMH_MASK                           0xF
#define PMIC_RG_VPROC1_TRIMH_SHIFT                          4
#define PMIC_RG_VCORE_TRIMH_ADDR                            \
	MT6359_SMPS_ELR_14
#define PMIC_RG_VCORE_TRIMH_MASK                            0xF
#define PMIC_RG_VCORE_TRIMH_SHIFT                           8
#define PMIC_RG_VMODEM_TRIMH_ADDR                           \
	MT6359_SMPS_ELR_14
#define PMIC_RG_VMODEM_TRIMH_MASK                           0xF
#define PMIC_RG_VMODEM_TRIMH_SHIFT                          12
#define PMIC_RG_VPA_TRIMH_ADDR                              \
	MT6359_SMPS_ELR_15
#define PMIC_RG_VPA_TRIMH_MASK                              0xF
#define PMIC_RG_VPA_TRIMH_SHIFT                             0
#define PMIC_RG_VPU_TRIMH_ADDR                              \
	MT6359_SMPS_ELR_15
#define PMIC_RG_VPU_TRIMH_MASK                              0xF
#define PMIC_RG_VPU_TRIMH_SHIFT                             4
#define PMIC_RG_VSRAM_PROC1_TRIMH_ADDR                      \
	MT6359_SMPS_ELR_15
#define PMIC_RG_VSRAM_PROC1_TRIMH_MASK                      0x1F
#define PMIC_RG_VSRAM_PROC1_TRIMH_SHIFT                     8
#define PMIC_RG_VSRAM_PROC2_TRIMH_ADDR                      \
	MT6359_SMPS_ELR_16
#define PMIC_RG_VSRAM_PROC2_TRIMH_MASK                      0x1F
#define PMIC_RG_VSRAM_PROC2_TRIMH_SHIFT                     0
#define PMIC_RG_VSRAM_MD_TRIMH_ADDR                         \
	MT6359_SMPS_ELR_16
#define PMIC_RG_VSRAM_MD_TRIMH_MASK                         0x1F
#define PMIC_RG_VSRAM_MD_TRIMH_SHIFT                        5
#define PMIC_RG_VSRAM_OTHERS_TRIMH_ADDR                     \
	MT6359_SMPS_ELR_16
#define PMIC_RG_VSRAM_OTHERS_TRIMH_MASK                     0x1F
#define PMIC_RG_VSRAM_OTHERS_TRIMH_SHIFT                    10
#define PMIC_RG_VGPU11_TON_TRIM_ADDR                        \
	MT6359_SMPS_ELR_17
#define PMIC_RG_VGPU11_TON_TRIM_MASK                        0x3F
#define PMIC_RG_VGPU11_TON_TRIM_SHIFT                       0
#define PMIC_RG_VGPU12_TON_TRIM_ADDR                        \
	MT6359_SMPS_ELR_17
#define PMIC_RG_VGPU12_TON_TRIM_MASK                        0x3F
#define PMIC_RG_VGPU12_TON_TRIM_SHIFT                       6
#define PMIC_RG_VCORE_TON_TRIM_ADDR                         \
	MT6359_SMPS_ELR_18
#define PMIC_RG_VCORE_TON_TRIM_MASK                         0x3F
#define PMIC_RG_VCORE_TON_TRIM_SHIFT                        0
#define PMIC_RG_VGPUVCORE_PH2_OFF_ADDR                      \
	MT6359_SMPS_ELR_18
#define PMIC_RG_VGPUVCORE_PH2_OFF_MASK                      0x1
#define PMIC_RG_VGPUVCORE_PH2_OFF_SHIFT                     6
#define PMIC_RG_VGPUVCORE_PH3_OFF_ADDR                      \
	MT6359_SMPS_ELR_18
#define PMIC_RG_VGPUVCORE_PH3_OFF_MASK                      0x1
#define PMIC_RG_VGPUVCORE_PH3_OFF_SHIFT                     7
#define PMIC_RG_VGPUVCORE_PG_FB3_ADDR                       \
	MT6359_SMPS_ELR_18
#define PMIC_RG_VGPUVCORE_PG_FB3_MASK                       0x1
#define PMIC_RG_VGPUVCORE_PG_FB3_SHIFT                      8
#define PMIC_RG_VGPUVCORE_DAC_SEL_ADDR                      \
	MT6359_SMPS_ELR_18
#define PMIC_RG_VGPUVCORE_DAC_SEL_MASK                      0x1
#define PMIC_RG_VGPUVCORE_DAC_SEL_SHIFT                     9
#define PMIC_RG_VPROC1_TON_TRIM_ADDR                        \
	MT6359_SMPS_ELR_18
#define PMIC_RG_VPROC1_TON_TRIM_MASK                        0x3F
#define PMIC_RG_VPROC1_TON_TRIM_SHIFT                       10
#define PMIC_BUCK_ANA1_ANA_ID_ADDR                          \
	MT6359_BUCK_ANA1_DSN_ID
#define PMIC_BUCK_ANA1_ANA_ID_MASK                          0xFF
#define PMIC_BUCK_ANA1_ANA_ID_SHIFT                         0
#define PMIC_BUCK_ANA1_DIG_ID_ADDR                          \
	MT6359_BUCK_ANA1_DSN_ID
#define PMIC_BUCK_ANA1_DIG_ID_MASK                          0xFF
#define PMIC_BUCK_ANA1_DIG_ID_SHIFT                         8
#define PMIC_BUCK_ANA1_ANA_MINOR_REV_ADDR                   \
	MT6359_BUCK_ANA1_DSN_REV0
#define PMIC_BUCK_ANA1_ANA_MINOR_REV_MASK                   0xF
#define PMIC_BUCK_ANA1_ANA_MINOR_REV_SHIFT                  0
#define PMIC_BUCK_ANA1_ANA_MAJOR_REV_ADDR                   \
	MT6359_BUCK_ANA1_DSN_REV0
#define PMIC_BUCK_ANA1_ANA_MAJOR_REV_MASK                   0xF
#define PMIC_BUCK_ANA1_ANA_MAJOR_REV_SHIFT                  4
#define PMIC_BUCK_ANA1_DIG_MINOR_REV_ADDR                   \
	MT6359_BUCK_ANA1_DSN_REV0
#define PMIC_BUCK_ANA1_DIG_MINOR_REV_MASK                   0xF
#define PMIC_BUCK_ANA1_DIG_MINOR_REV_SHIFT                  8
#define PMIC_BUCK_ANA1_DIG_MAJOR_REV_ADDR                   \
	MT6359_BUCK_ANA1_DSN_REV0
#define PMIC_BUCK_ANA1_DIG_MAJOR_REV_MASK                   0xF
#define PMIC_BUCK_ANA1_DIG_MAJOR_REV_SHIFT                  12
#define PMIC_BUCK_ANA1_DSN_CBS_ADDR                         \
	MT6359_BUCK_ANA1_DSN_DBI
#define PMIC_BUCK_ANA1_DSN_CBS_MASK                         0x3
#define PMIC_BUCK_ANA1_DSN_CBS_SHIFT                        0
#define PMIC_BUCK_ANA1_DSN_BIX_ADDR                         \
	MT6359_BUCK_ANA1_DSN_DBI
#define PMIC_BUCK_ANA1_DSN_BIX_MASK                         0x3
#define PMIC_BUCK_ANA1_DSN_BIX_SHIFT                        2
#define PMIC_BUCK_ANA1_DSN_ESP_ADDR                         \
	MT6359_BUCK_ANA1_DSN_DBI
#define PMIC_BUCK_ANA1_DSN_ESP_MASK                         0xFF
#define PMIC_BUCK_ANA1_DSN_ESP_SHIFT                        8
#define PMIC_BUCK_ANA1_DSN_FPI_ADDR                         \
	MT6359_BUCK_ANA1_DSN_FPI
#define PMIC_BUCK_ANA1_DSN_FPI_MASK                         0xFF
#define PMIC_BUCK_ANA1_DSN_FPI_SHIFT                        0
#define PMIC_RG_VPROC2_SR_VBAT_ADDR                         \
	MT6359_VPROC2_ANA_CON0
#define PMIC_RG_VPROC2_SR_VBAT_MASK                         0x1
#define PMIC_RG_VPROC2_SR_VBAT_SHIFT                        0
#define PMIC_RG_VPROC2_NDIS_EN_ADDR                         \
	MT6359_VPROC2_ANA_CON0
#define PMIC_RG_VPROC2_NDIS_EN_MASK                         0x1
#define PMIC_RG_VPROC2_NDIS_EN_SHIFT                        1
#define PMIC_RG_VPROC2_PWM_RSTRAMP_EN_ADDR                  \
	MT6359_VPROC2_ANA_CON0
#define PMIC_RG_VPROC2_PWM_RSTRAMP_EN_MASK                  0x1
#define PMIC_RG_VPROC2_PWM_RSTRAMP_EN_SHIFT                 2
#define PMIC_RG_VPROC2_SLEEP_TIME_ADDR                      \
	MT6359_VPROC2_ANA_CON0
#define PMIC_RG_VPROC2_SLEEP_TIME_MASK                      0x3
#define PMIC_RG_VPROC2_SLEEP_TIME_SHIFT                     3
#define PMIC_RG_VPROC2_LOOPSEL_DIS_ADDR                     \
	MT6359_VPROC2_ANA_CON0
#define PMIC_RG_VPROC2_LOOPSEL_DIS_MASK                     0x1
#define PMIC_RG_VPROC2_LOOPSEL_DIS_SHIFT                    5
#define PMIC_RG_VPROC2_RAMP_AC_ADDR                         \
	MT6359_VPROC2_ANA_CON0
#define PMIC_RG_VPROC2_RAMP_AC_MASK                         0x1
#define PMIC_RG_VPROC2_RAMP_AC_SHIFT                        6
#define PMIC_RG_VPROC2_TB_DIS_ADDR                          \
	MT6359_VPROC2_ANA_CON0
#define PMIC_RG_VPROC2_TB_DIS_MASK                          0x1
#define PMIC_RG_VPROC2_TB_DIS_SHIFT                         7
#define PMIC_RG_VPROC2_TB_PFM_OFF_ADDR                      \
	MT6359_VPROC2_ANA_CON0
#define PMIC_RG_VPROC2_TB_PFM_OFF_MASK                      0x1
#define PMIC_RG_VPROC2_TB_PFM_OFF_SHIFT                     8
#define PMIC_RG_VPROC2_TB_VREFSEL_ADDR                      \
	MT6359_VPROC2_ANA_CON0
#define PMIC_RG_VPROC2_TB_VREFSEL_MASK                      0x3
#define PMIC_RG_VPROC2_TB_VREFSEL_SHIFT                     9
#define PMIC_RG_VPROC2_TON_EXTEND_EN_ADDR                   \
	MT6359_VPROC2_ANA_CON0
#define PMIC_RG_VPROC2_TON_EXTEND_EN_MASK                   0x1
#define PMIC_RG_VPROC2_TON_EXTEND_EN_SHIFT                  11
#define PMIC_RG_VPROC2_URT_EN_ADDR                          \
	MT6359_VPROC2_ANA_CON0
#define PMIC_RG_VPROC2_URT_EN_MASK                          0x1
#define PMIC_RG_VPROC2_URT_EN_SHIFT                         12
#define PMIC_RG_VPROC2_DUMMY_LOAD_EN_ADDR                   \
	MT6359_VPROC2_ANA_CON0
#define PMIC_RG_VPROC2_DUMMY_LOAD_EN_MASK                   0x1
#define PMIC_RG_VPROC2_DUMMY_LOAD_EN_SHIFT                  13
#define PMIC_RG_VPROC2_OVP_EN_ADDR                          \
	MT6359_VPROC2_ANA_CON0
#define PMIC_RG_VPROC2_OVP_EN_MASK                          0x1
#define PMIC_RG_VPROC2_OVP_EN_SHIFT                         14
#define PMIC_RG_VPROC2_OVP_VREFSEL_ADDR                     \
	MT6359_VPROC2_ANA_CON0
#define PMIC_RG_VPROC2_OVP_VREFSEL_MASK                     0x1
#define PMIC_RG_VPROC2_OVP_VREFSEL_SHIFT                    15
#define PMIC_RG_VPROC2_OCN_ADDR                             \
	MT6359_VPROC2_ANA_CON1
#define PMIC_RG_VPROC2_OCN_MASK                             0x7
#define PMIC_RG_VPROC2_OCN_SHIFT                            1
#define PMIC_RG_VPROC2_OCP_ADDR                             \
	MT6359_VPROC2_ANA_CON1
#define PMIC_RG_VPROC2_OCP_MASK                             0x7
#define PMIC_RG_VPROC2_OCP_SHIFT                            4
#define PMIC_RG_VPROC2_PFM_PEAK_ADDR                        \
	MT6359_VPROC2_ANA_CON1
#define PMIC_RG_VPROC2_PFM_PEAK_MASK                        0xF
#define PMIC_RG_VPROC2_PFM_PEAK_SHIFT                       7
#define PMIC_RG_VPROC2_SONIC_PFM_PEAK_ADDR                  \
	MT6359_VPROC2_ANA_CON1
#define PMIC_RG_VPROC2_SONIC_PFM_PEAK_MASK                  0xF
#define PMIC_RG_VPROC2_SONIC_PFM_PEAK_SHIFT                 11
#define PMIC_RGS_VPROC2_OC_STATUS_ADDR                      \
	MT6359_VPROC2_ANA_CON1
#define PMIC_RGS_VPROC2_OC_STATUS_MASK                      0x1
#define PMIC_RGS_VPROC2_OC_STATUS_SHIFT                     15
#define PMIC_RGS_VPROC2_DIG_MON_ADDR                        \
	MT6359_VPROC2_ANA_CON2
#define PMIC_RGS_VPROC2_DIG_MON_MASK                        0x1
#define PMIC_RGS_VPROC2_DIG_MON_SHIFT                       9
#define PMIC_RG_VPROC2_UG_SR_ADDR                           \
	MT6359_VPROC2_ANA_CON2
#define PMIC_RG_VPROC2_UG_SR_MASK                           0x3
#define PMIC_RG_VPROC2_UG_SR_SHIFT                          10
#define PMIC_RG_VPROC2_LG_SR_ADDR                           \
	MT6359_VPROC2_ANA_CON2
#define PMIC_RG_VPROC2_LG_SR_MASK                           0x3
#define PMIC_RG_VPROC2_LG_SR_SHIFT                          12
#define PMIC_RG_VPROC2_TMDL_ADDR                            \
	MT6359_VPROC2_ANA_CON2
#define PMIC_RG_VPROC2_TMDL_MASK                            0x1
#define PMIC_RG_VPROC2_TMDL_SHIFT                           14
#define PMIC_RG_VPROC2_FUGON_ADDR                           \
	MT6359_VPROC2_ANA_CON2
#define PMIC_RG_VPROC2_FUGON_MASK                           0x1
#define PMIC_RG_VPROC2_FUGON_SHIFT                          15
#define PMIC_RG_VPROC2_FLGON_ADDR                           \
	MT6359_VPROC2_ANA_CON3
#define PMIC_RG_VPROC2_FLGON_MASK                           0x1
#define PMIC_RG_VPROC2_FLGON_SHIFT                          0
#define PMIC_RG_VPROC2_FCCM_ADDR                            \
	MT6359_VPROC2_ANA_CON3
#define PMIC_RG_VPROC2_FCCM_MASK                            0x1
#define PMIC_RG_VPROC2_FCCM_SHIFT                           1
#define PMIC_RG_VPROC2_NONAUDIBLE_EN_ADDR                   \
	MT6359_VPROC2_ANA_CON3
#define PMIC_RG_VPROC2_NONAUDIBLE_EN_MASK                   0x1
#define PMIC_RG_VPROC2_NONAUDIBLE_EN_SHIFT                  2
#define PMIC_RG_VPROC2_RETENTION_EN_ADDR                    \
	MT6359_VPROC2_ANA_CON3
#define PMIC_RG_VPROC2_RETENTION_EN_MASK                    0x1
#define PMIC_RG_VPROC2_RETENTION_EN_SHIFT                   3
#define PMIC_RG_VPROC2_VDIFF_GROUNDSEL_ADDR                 \
	MT6359_VPROC2_ANA_CON3
#define PMIC_RG_VPROC2_VDIFF_GROUNDSEL_MASK                 0x1
#define PMIC_RG_VPROC2_VDIFF_GROUNDSEL_SHIFT                4
#define PMIC_RG_VPROC2_DIGMON_SEL_ADDR                      \
	MT6359_VPROC2_ANA_CON3
#define PMIC_RG_VPROC2_DIGMON_SEL_MASK                      0x7
#define PMIC_RG_VPROC2_DIGMON_SEL_SHIFT                     5
#define PMIC_RG_VPROC2_RSVH_ADDR                            \
	MT6359_VPROC2_ANA_CON4
#define PMIC_RG_VPROC2_RSVH_MASK                            0xFF
#define PMIC_RG_VPROC2_RSVH_SHIFT                           0
#define PMIC_RG_VPROC2_RSVL_ADDR                            \
	MT6359_VPROC2_ANA_CON4
#define PMIC_RG_VPROC2_RSVL_MASK                            0xFF
#define PMIC_RG_VPROC2_RSVL_SHIFT                           8
#define PMIC_RG_VPROC2_RCB_ADDR                             \
	MT6359_VPROC2_ANA_CON5
#define PMIC_RG_VPROC2_RCB_MASK                             0x7
#define PMIC_RG_VPROC2_RCB_SHIFT                            1
#define PMIC_RG_VPROC2_VDIFFCAP_EN_ADDR                     \
	MT6359_VPROC2_ANA_CON5
#define PMIC_RG_VPROC2_VDIFFCAP_EN_MASK                     0x1
#define PMIC_RG_VPROC2_VDIFFCAP_EN_SHIFT                    4
#define PMIC_RG_VPROC2_VBAT_HI_DIS_ADDR                     \
	MT6359_VPROC2_ANA_CON5
#define PMIC_RG_VPROC2_VBAT_HI_DIS_MASK                     0x1
#define PMIC_RG_VPROC2_VBAT_HI_DIS_SHIFT                    5
#define PMIC_RG_VPROC2_VBAT_LOW_DIS_ADDR                    \
	MT6359_VPROC2_ANA_CON5
#define PMIC_RG_VPROC2_VBAT_LOW_DIS_MASK                    0x1
#define PMIC_RG_VPROC2_VBAT_LOW_DIS_SHIFT                   6
#define PMIC_RG_VPROC2_VOUT_HI_DIS_ADDR                     \
	MT6359_VPROC2_ANA_CON5
#define PMIC_RG_VPROC2_VOUT_HI_DIS_MASK                     0x1
#define PMIC_RG_VPROC2_VOUT_HI_DIS_SHIFT                    7
#define PMIC_RG_VPROC2_DAC_VREF_1P1V_EN_ADDR                \
	MT6359_VPROC2_ANA_CON5
#define PMIC_RG_VPROC2_DAC_VREF_1P1V_EN_MASK                0x1
#define PMIC_RG_VPROC2_DAC_VREF_1P1V_EN_SHIFT               8
#define PMIC_RG_VPROC2_DAC_VREF_1P2V_EN_ADDR                \
	MT6359_VPROC2_ANA_CON5
#define PMIC_RG_VPROC2_DAC_VREF_1P2V_EN_MASK                0x1
#define PMIC_RG_VPROC2_DAC_VREF_1P2V_EN_SHIFT               9
#define PMIC_RG_VPROC2_VDIFF_OFF_ADDR                       \
	MT6359_VPROC2_ANA_CON5
#define PMIC_RG_VPROC2_VDIFF_OFF_MASK                       0x1
#define PMIC_RG_VPROC2_VDIFF_OFF_SHIFT                      10
#define PMIC_RG_VMODEM_SR_VBAT_ADDR                         \
	MT6359_VMODEM_ANA_CON0
#define PMIC_RG_VMODEM_SR_VBAT_MASK                         0x1
#define PMIC_RG_VMODEM_SR_VBAT_SHIFT                        0
#define PMIC_RG_VMODEM_NDIS_EN_ADDR                         \
	MT6359_VMODEM_ANA_CON0
#define PMIC_RG_VMODEM_NDIS_EN_MASK                         0x1
#define PMIC_RG_VMODEM_NDIS_EN_SHIFT                        1
#define PMIC_RG_VMODEM_PWM_RSTRAMP_EN_ADDR                  \
	MT6359_VMODEM_ANA_CON0
#define PMIC_RG_VMODEM_PWM_RSTRAMP_EN_MASK                  0x1
#define PMIC_RG_VMODEM_PWM_RSTRAMP_EN_SHIFT                 2
#define PMIC_RG_VMODEM_SLEEP_TIME_ADDR                      \
	MT6359_VMODEM_ANA_CON0
#define PMIC_RG_VMODEM_SLEEP_TIME_MASK                      0x3
#define PMIC_RG_VMODEM_SLEEP_TIME_SHIFT                     3
#define PMIC_RG_VMODEM_LOOPSEL_DIS_ADDR                     \
	MT6359_VMODEM_ANA_CON0
#define PMIC_RG_VMODEM_LOOPSEL_DIS_MASK                     0x1
#define PMIC_RG_VMODEM_LOOPSEL_DIS_SHIFT                    5
#define PMIC_RG_VMODEM_RAMP_AC_ADDR                         \
	MT6359_VMODEM_ANA_CON0
#define PMIC_RG_VMODEM_RAMP_AC_MASK                         0x1
#define PMIC_RG_VMODEM_RAMP_AC_SHIFT                        6
#define PMIC_RG_VMODEM_TB_DIS_ADDR                          \
	MT6359_VMODEM_ANA_CON0
#define PMIC_RG_VMODEM_TB_DIS_MASK                          0x1
#define PMIC_RG_VMODEM_TB_DIS_SHIFT                         7
#define PMIC_RG_VMODEM_TB_PFM_OFF_ADDR                      \
	MT6359_VMODEM_ANA_CON0
#define PMIC_RG_VMODEM_TB_PFM_OFF_MASK                      0x1
#define PMIC_RG_VMODEM_TB_PFM_OFF_SHIFT                     8
#define PMIC_RG_VMODEM_TB_VREFSEL_ADDR                      \
	MT6359_VMODEM_ANA_CON0
#define PMIC_RG_VMODEM_TB_VREFSEL_MASK                      0x3
#define PMIC_RG_VMODEM_TB_VREFSEL_SHIFT                     9
#define PMIC_RG_VMODEM_TON_EXTEND_EN_ADDR                   \
	MT6359_VMODEM_ANA_CON0
#define PMIC_RG_VMODEM_TON_EXTEND_EN_MASK                   0x1
#define PMIC_RG_VMODEM_TON_EXTEND_EN_SHIFT                  11
#define PMIC_RG_VMODEM_URT_EN_ADDR                          \
	MT6359_VMODEM_ANA_CON0
#define PMIC_RG_VMODEM_URT_EN_MASK                          0x1
#define PMIC_RG_VMODEM_URT_EN_SHIFT                         12
#define PMIC_RG_VMODEM_DUMMY_LOAD_EN_ADDR                   \
	MT6359_VMODEM_ANA_CON0
#define PMIC_RG_VMODEM_DUMMY_LOAD_EN_MASK                   0x1
#define PMIC_RG_VMODEM_DUMMY_LOAD_EN_SHIFT                  13
#define PMIC_RG_VMODEM_OVP_EN_ADDR                          \
	MT6359_VMODEM_ANA_CON0
#define PMIC_RG_VMODEM_OVP_EN_MASK                          0x1
#define PMIC_RG_VMODEM_OVP_EN_SHIFT                         14
#define PMIC_RG_VMODEM_OVP_VREFSEL_ADDR                     \
	MT6359_VMODEM_ANA_CON0
#define PMIC_RG_VMODEM_OVP_VREFSEL_MASK                     0x1
#define PMIC_RG_VMODEM_OVP_VREFSEL_SHIFT                    15
#define PMIC_RG_VMODEM_OCN_ADDR                             \
	MT6359_VMODEM_ANA_CON1
#define PMIC_RG_VMODEM_OCN_MASK                             0x7
#define PMIC_RG_VMODEM_OCN_SHIFT                            1
#define PMIC_RG_VMODEM_OCP_ADDR                             \
	MT6359_VMODEM_ANA_CON1
#define PMIC_RG_VMODEM_OCP_MASK                             0x7
#define PMIC_RG_VMODEM_OCP_SHIFT                            4
#define PMIC_RG_VMODEM_PFM_PEAK_ADDR                        \
	MT6359_VMODEM_ANA_CON1
#define PMIC_RG_VMODEM_PFM_PEAK_MASK                        0xF
#define PMIC_RG_VMODEM_PFM_PEAK_SHIFT                       7
#define PMIC_RG_VMODEM_SONIC_PFM_PEAK_ADDR                  \
	MT6359_VMODEM_ANA_CON1
#define PMIC_RG_VMODEM_SONIC_PFM_PEAK_MASK                  0xF
#define PMIC_RG_VMODEM_SONIC_PFM_PEAK_SHIFT                 11
#define PMIC_RGS_VMODEM_OC_STATUS_ADDR                      \
	MT6359_VMODEM_ANA_CON1
#define PMIC_RGS_VMODEM_OC_STATUS_MASK                      0x1
#define PMIC_RGS_VMODEM_OC_STATUS_SHIFT                     15
#define PMIC_RGS_VMODEM_DIG_MON_ADDR                        \
	MT6359_VMODEM_ANA_CON2
#define PMIC_RGS_VMODEM_DIG_MON_MASK                        0x1
#define PMIC_RGS_VMODEM_DIG_MON_SHIFT                       9
#define PMIC_RG_VMODEM_UG_SR_ADDR                           \
	MT6359_VMODEM_ANA_CON2
#define PMIC_RG_VMODEM_UG_SR_MASK                           0x3
#define PMIC_RG_VMODEM_UG_SR_SHIFT                          10
#define PMIC_RG_VMODEM_LG_SR_ADDR                           \
	MT6359_VMODEM_ANA_CON2
#define PMIC_RG_VMODEM_LG_SR_MASK                           0x3
#define PMIC_RG_VMODEM_LG_SR_SHIFT                          12
#define PMIC_RG_VMODEM_TMDL_ADDR                            \
	MT6359_VMODEM_ANA_CON2
#define PMIC_RG_VMODEM_TMDL_MASK                            0x1
#define PMIC_RG_VMODEM_TMDL_SHIFT                           14
#define PMIC_RG_VMODEM_FUGON_ADDR                           \
	MT6359_VMODEM_ANA_CON2
#define PMIC_RG_VMODEM_FUGON_MASK                           0x1
#define PMIC_RG_VMODEM_FUGON_SHIFT                          15
#define PMIC_RG_VMODEM_FLGON_ADDR                           \
	MT6359_VMODEM_ANA_CON3
#define PMIC_RG_VMODEM_FLGON_MASK                           0x1
#define PMIC_RG_VMODEM_FLGON_SHIFT                          0
#define PMIC_RG_VMODEM_FCCM_ADDR                            \
	MT6359_VMODEM_ANA_CON3
#define PMIC_RG_VMODEM_FCCM_MASK                            0x1
#define PMIC_RG_VMODEM_FCCM_SHIFT                           1
#define PMIC_RG_VMODEM_NONAUDIBLE_EN_ADDR                   \
	MT6359_VMODEM_ANA_CON3
#define PMIC_RG_VMODEM_NONAUDIBLE_EN_MASK                   0x1
#define PMIC_RG_VMODEM_NONAUDIBLE_EN_SHIFT                  2
#define PMIC_RG_VMODEM_RETENTION_EN_ADDR                    \
	MT6359_VMODEM_ANA_CON3
#define PMIC_RG_VMODEM_RETENTION_EN_MASK                    0x1
#define PMIC_RG_VMODEM_RETENTION_EN_SHIFT                   3
#define PMIC_RG_VMODEM_VDIFF_GROUNDSEL_ADDR                 \
	MT6359_VMODEM_ANA_CON3
#define PMIC_RG_VMODEM_VDIFF_GROUNDSEL_MASK                 0x1
#define PMIC_RG_VMODEM_VDIFF_GROUNDSEL_SHIFT                4
#define PMIC_RG_VMODEM_DIGMON_SEL_ADDR                      \
	MT6359_VMODEM_ANA_CON3
#define PMIC_RG_VMODEM_DIGMON_SEL_MASK                      0x7
#define PMIC_RG_VMODEM_DIGMON_SEL_SHIFT                     5
#define PMIC_RG_VMODEM_RSVH_ADDR                            \
	MT6359_VMODEM_ANA_CON4
#define PMIC_RG_VMODEM_RSVH_MASK                            0xFF
#define PMIC_RG_VMODEM_RSVH_SHIFT                           0
#define PMIC_RG_VMODEM_RSVL_ADDR                            \
	MT6359_VMODEM_ANA_CON4
#define PMIC_RG_VMODEM_RSVL_MASK                            0xFF
#define PMIC_RG_VMODEM_RSVL_SHIFT                           8
#define PMIC_RG_VMODEM_RCB_ADDR                             \
	MT6359_VMODEM_ANA_CON5
#define PMIC_RG_VMODEM_RCB_MASK                             0x7
#define PMIC_RG_VMODEM_RCB_SHIFT                            1
#define PMIC_RG_VMODEM_VDIFFCAP_EN_ADDR                     \
	MT6359_VMODEM_ANA_CON5
#define PMIC_RG_VMODEM_VDIFFCAP_EN_MASK                     0x1
#define PMIC_RG_VMODEM_VDIFFCAP_EN_SHIFT                    4
#define PMIC_RG_VMODEM_VBAT_HI_DIS_ADDR                     \
	MT6359_VMODEM_ANA_CON5
#define PMIC_RG_VMODEM_VBAT_HI_DIS_MASK                     0x1
#define PMIC_RG_VMODEM_VBAT_HI_DIS_SHIFT                    5
#define PMIC_RG_VMODEM_VBAT_LOW_DIS_ADDR                    \
	MT6359_VMODEM_ANA_CON5
#define PMIC_RG_VMODEM_VBAT_LOW_DIS_MASK                    0x1
#define PMIC_RG_VMODEM_VBAT_LOW_DIS_SHIFT                   6
#define PMIC_RG_VMODEM_VOUT_HI_DIS_ADDR                     \
	MT6359_VMODEM_ANA_CON5
#define PMIC_RG_VMODEM_VOUT_HI_DIS_MASK                     0x1
#define PMIC_RG_VMODEM_VOUT_HI_DIS_SHIFT                    7
#define PMIC_RG_VMODEM_DAC_VREF_1P1V_EN_ADDR                \
	MT6359_VMODEM_ANA_CON5
#define PMIC_RG_VMODEM_DAC_VREF_1P1V_EN_MASK                0x1
#define PMIC_RG_VMODEM_DAC_VREF_1P1V_EN_SHIFT               8
#define PMIC_RG_VMODEM_DAC_VREF_1P2V_EN_ADDR                \
	MT6359_VMODEM_ANA_CON5
#define PMIC_RG_VMODEM_DAC_VREF_1P2V_EN_MASK                0x1
#define PMIC_RG_VMODEM_DAC_VREF_1P2V_EN_SHIFT               9
#define PMIC_RG_VMODEM_VDIFF_OFF_ADDR                       \
	MT6359_VMODEM_ANA_CON5
#define PMIC_RG_VMODEM_VDIFF_OFF_MASK                       0x1
#define PMIC_RG_VMODEM_VDIFF_OFF_SHIFT                      10
#define PMIC_RG_VPU_SR_VBAT_ADDR                            \
	MT6359_VPU_ANA_CON0
#define PMIC_RG_VPU_SR_VBAT_MASK                            0x1
#define PMIC_RG_VPU_SR_VBAT_SHIFT                           0
#define PMIC_RG_VPU_NDIS_EN_ADDR                            \
	MT6359_VPU_ANA_CON0
#define PMIC_RG_VPU_NDIS_EN_MASK                            0x1
#define PMIC_RG_VPU_NDIS_EN_SHIFT                           1
#define PMIC_RG_VPU_PWM_RSTRAMP_EN_ADDR                     \
	MT6359_VPU_ANA_CON0
#define PMIC_RG_VPU_PWM_RSTRAMP_EN_MASK                     0x1
#define PMIC_RG_VPU_PWM_RSTRAMP_EN_SHIFT                    2
#define PMIC_RG_VPU_SLEEP_TIME_ADDR                         \
	MT6359_VPU_ANA_CON0
#define PMIC_RG_VPU_SLEEP_TIME_MASK                         0x3
#define PMIC_RG_VPU_SLEEP_TIME_SHIFT                        3
#define PMIC_RG_VPU_LOOPSEL_DIS_ADDR                        \
	MT6359_VPU_ANA_CON0
#define PMIC_RG_VPU_LOOPSEL_DIS_MASK                        0x1
#define PMIC_RG_VPU_LOOPSEL_DIS_SHIFT                       5
#define PMIC_RG_VPU_RAMP_AC_ADDR                            \
	MT6359_VPU_ANA_CON0
#define PMIC_RG_VPU_RAMP_AC_MASK                            0x1
#define PMIC_RG_VPU_RAMP_AC_SHIFT                           6
#define PMIC_RG_VPU_TB_DIS_ADDR                             \
	MT6359_VPU_ANA_CON0
#define PMIC_RG_VPU_TB_DIS_MASK                             0x1
#define PMIC_RG_VPU_TB_DIS_SHIFT                            7
#define PMIC_RG_VPU_TB_PFM_OFF_ADDR                         \
	MT6359_VPU_ANA_CON0
#define PMIC_RG_VPU_TB_PFM_OFF_MASK                         0x1
#define PMIC_RG_VPU_TB_PFM_OFF_SHIFT                        8
#define PMIC_RG_VPU_TB_VREFSEL_ADDR                         \
	MT6359_VPU_ANA_CON0
#define PMIC_RG_VPU_TB_VREFSEL_MASK                         0x3
#define PMIC_RG_VPU_TB_VREFSEL_SHIFT                        9
#define PMIC_RG_VPU_TON_EXTEND_EN_ADDR                      \
	MT6359_VPU_ANA_CON0
#define PMIC_RG_VPU_TON_EXTEND_EN_MASK                      0x1
#define PMIC_RG_VPU_TON_EXTEND_EN_SHIFT                     11
#define PMIC_RG_VPU_URT_EN_ADDR                             \
	MT6359_VPU_ANA_CON0
#define PMIC_RG_VPU_URT_EN_MASK                             0x1
#define PMIC_RG_VPU_URT_EN_SHIFT                            12
#define PMIC_RG_VPU_DUMMY_LOAD_EN_ADDR                      \
	MT6359_VPU_ANA_CON0
#define PMIC_RG_VPU_DUMMY_LOAD_EN_MASK                      0x1
#define PMIC_RG_VPU_DUMMY_LOAD_EN_SHIFT                     13
#define PMIC_RG_VPU_OVP_EN_ADDR                             \
	MT6359_VPU_ANA_CON0
#define PMIC_RG_VPU_OVP_EN_MASK                             0x1
#define PMIC_RG_VPU_OVP_EN_SHIFT                            14
#define PMIC_RG_VPU_OVP_VREFSEL_ADDR                        \
	MT6359_VPU_ANA_CON0
#define PMIC_RG_VPU_OVP_VREFSEL_MASK                        0x1
#define PMIC_RG_VPU_OVP_VREFSEL_SHIFT                       15
#define PMIC_RG_VPU_OCN_ADDR                                \
	MT6359_VPU_ANA_CON1
#define PMIC_RG_VPU_OCN_MASK                                0x7
#define PMIC_RG_VPU_OCN_SHIFT                               1
#define PMIC_RG_VPU_OCP_ADDR                                \
	MT6359_VPU_ANA_CON1
#define PMIC_RG_VPU_OCP_MASK                                0x7
#define PMIC_RG_VPU_OCP_SHIFT                               4
#define PMIC_RG_VPU_PFM_PEAK_ADDR                           \
	MT6359_VPU_ANA_CON1
#define PMIC_RG_VPU_PFM_PEAK_MASK                           0xF
#define PMIC_RG_VPU_PFM_PEAK_SHIFT                          7
#define PMIC_RG_VPU_SONIC_PFM_PEAK_ADDR                     \
	MT6359_VPU_ANA_CON1
#define PMIC_RG_VPU_SONIC_PFM_PEAK_MASK                     0xF
#define PMIC_RG_VPU_SONIC_PFM_PEAK_SHIFT                    11
#define PMIC_RGS_VPU_OC_STATUS_ADDR                         \
	MT6359_VPU_ANA_CON1
#define PMIC_RGS_VPU_OC_STATUS_MASK                         0x1
#define PMIC_RGS_VPU_OC_STATUS_SHIFT                        15
#define PMIC_RGS_VPU_DIG_MON_ADDR                           \
	MT6359_VPU_ANA_CON2
#define PMIC_RGS_VPU_DIG_MON_MASK                           0x1
#define PMIC_RGS_VPU_DIG_MON_SHIFT                          9
#define PMIC_RG_VPU_UG_SR_ADDR                              \
	MT6359_VPU_ANA_CON2
#define PMIC_RG_VPU_UG_SR_MASK                              0x3
#define PMIC_RG_VPU_UG_SR_SHIFT                             10
#define PMIC_RG_VPU_LG_SR_ADDR                              \
	MT6359_VPU_ANA_CON2
#define PMIC_RG_VPU_LG_SR_MASK                              0x3
#define PMIC_RG_VPU_LG_SR_SHIFT                             12
#define PMIC_RG_VPU_TMDL_ADDR                               \
	MT6359_VPU_ANA_CON2
#define PMIC_RG_VPU_TMDL_MASK                               0x1
#define PMIC_RG_VPU_TMDL_SHIFT                              14
#define PMIC_RG_VPU_FUGON_ADDR                              \
	MT6359_VPU_ANA_CON2
#define PMIC_RG_VPU_FUGON_MASK                              0x1
#define PMIC_RG_VPU_FUGON_SHIFT                             15
#define PMIC_RG_VPU_FLGON_ADDR                              \
	MT6359_VPU_ANA_CON3
#define PMIC_RG_VPU_FLGON_MASK                              0x1
#define PMIC_RG_VPU_FLGON_SHIFT                             0
#define PMIC_RG_VPU_FCCM_ADDR                               \
	MT6359_VPU_ANA_CON3
#define PMIC_RG_VPU_FCCM_MASK                               0x1
#define PMIC_RG_VPU_FCCM_SHIFT                              1
#define PMIC_RG_VPU_NONAUDIBLE_EN_ADDR                      \
	MT6359_VPU_ANA_CON3
#define PMIC_RG_VPU_NONAUDIBLE_EN_MASK                      0x1
#define PMIC_RG_VPU_NONAUDIBLE_EN_SHIFT                     2
#define PMIC_RG_VPU_RETENTION_EN_ADDR                       \
	MT6359_VPU_ANA_CON3
#define PMIC_RG_VPU_RETENTION_EN_MASK                       0x1
#define PMIC_RG_VPU_RETENTION_EN_SHIFT                      3
#define PMIC_RG_VPU_VDIFF_GROUNDSEL_ADDR                    \
	MT6359_VPU_ANA_CON3
#define PMIC_RG_VPU_VDIFF_GROUNDSEL_MASK                    0x1
#define PMIC_RG_VPU_VDIFF_GROUNDSEL_SHIFT                   4
#define PMIC_RG_VPU_DIGMON_SEL_ADDR                         \
	MT6359_VPU_ANA_CON3
#define PMIC_RG_VPU_DIGMON_SEL_MASK                         0x7
#define PMIC_RG_VPU_DIGMON_SEL_SHIFT                        5
#define PMIC_RG_VPU_RSVH_ADDR                               \
	MT6359_VPU_ANA_CON4
#define PMIC_RG_VPU_RSVH_MASK                               0xFF
#define PMIC_RG_VPU_RSVH_SHIFT                              0
#define PMIC_RG_VPU_RSVL_ADDR                               \
	MT6359_VPU_ANA_CON4
#define PMIC_RG_VPU_RSVL_MASK                               0xFF
#define PMIC_RG_VPU_RSVL_SHIFT                              8
#define PMIC_RG_VPU_RCB_ADDR                                \
	MT6359_VPU_ANA_CON5
#define PMIC_RG_VPU_RCB_MASK                                0x7
#define PMIC_RG_VPU_RCB_SHIFT                               1
#define PMIC_RG_VPU_VDIFFCAP_EN_ADDR                        \
	MT6359_VPU_ANA_CON5
#define PMIC_RG_VPU_VDIFFCAP_EN_MASK                        0x1
#define PMIC_RG_VPU_VDIFFCAP_EN_SHIFT                       4
#define PMIC_RG_VPU_VBAT_HI_DIS_ADDR                        \
	MT6359_VPU_ANA_CON5
#define PMIC_RG_VPU_VBAT_HI_DIS_MASK                        0x1
#define PMIC_RG_VPU_VBAT_HI_DIS_SHIFT                       5
#define PMIC_RG_VPU_VBAT_LOW_DIS_ADDR                       \
	MT6359_VPU_ANA_CON5
#define PMIC_RG_VPU_VBAT_LOW_DIS_MASK                       0x1
#define PMIC_RG_VPU_VBAT_LOW_DIS_SHIFT                      6
#define PMIC_RG_VPU_VOUT_HI_DIS_ADDR                        \
	MT6359_VPU_ANA_CON5
#define PMIC_RG_VPU_VOUT_HI_DIS_MASK                        0x1
#define PMIC_RG_VPU_VOUT_HI_DIS_SHIFT                       7
#define PMIC_RG_VPU_DAC_VREF_1P1V_EN_ADDR                   \
	MT6359_VPU_ANA_CON5
#define PMIC_RG_VPU_DAC_VREF_1P1V_EN_MASK                   0x1
#define PMIC_RG_VPU_DAC_VREF_1P1V_EN_SHIFT                  8
#define PMIC_RG_VPU_DAC_VREF_1P2V_EN_ADDR                   \
	MT6359_VPU_ANA_CON5
#define PMIC_RG_VPU_DAC_VREF_1P2V_EN_MASK                   0x1
#define PMIC_RG_VPU_DAC_VREF_1P2V_EN_SHIFT                  9
#define PMIC_RG_VPU_VDIFF_OFF_ADDR                          \
	MT6359_VPU_ANA_CON5
#define PMIC_RG_VPU_VDIFF_OFF_MASK                          0x1
#define PMIC_RG_VPU_VDIFF_OFF_SHIFT                         10
#define PMIC_RG_VS1_TON_TRIM_EN_ADDR                        \
	MT6359_VS1_ANA_CON0
#define PMIC_RG_VS1_TON_TRIM_EN_MASK                        0x1
#define PMIC_RG_VS1_TON_TRIM_EN_SHIFT                       1
#define PMIC_RG_VS1_TB_DIS_ADDR                             \
	MT6359_VS1_ANA_CON0
#define PMIC_RG_VS1_TB_DIS_MASK                             0x1
#define PMIC_RG_VS1_TB_DIS_SHIFT                            2
#define PMIC_RG_VS1_FPWM_ADDR                               \
	MT6359_VS1_ANA_CON0
#define PMIC_RG_VS1_FPWM_MASK                               0x1
#define PMIC_RG_VS1_FPWM_SHIFT                              3
#define PMIC_RG_VS1_PFM_TON_ADDR                            \
	MT6359_VS1_ANA_CON0
#define PMIC_RG_VS1_PFM_TON_MASK                            0x7
#define PMIC_RG_VS1_PFM_TON_SHIFT                           4
#define PMIC_RG_VS1_VREF_TRIM_EN_ADDR                       \
	MT6359_VS1_ANA_CON0
#define PMIC_RG_VS1_VREF_TRIM_EN_MASK                       0x1
#define PMIC_RG_VS1_VREF_TRIM_EN_SHIFT                      7
#define PMIC_RG_VS1_SLEEP_TIME_ADDR                         \
	MT6359_VS1_ANA_CON0
#define PMIC_RG_VS1_SLEEP_TIME_MASK                         0x3
#define PMIC_RG_VS1_SLEEP_TIME_SHIFT                        8
#define PMIC_RG_VS1_NLIM_GATING_ADDR                        \
	MT6359_VS1_ANA_CON0
#define PMIC_RG_VS1_NLIM_GATING_MASK                        0x1
#define PMIC_RG_VS1_NLIM_GATING_SHIFT                       10
#define PMIC_RG_VS1_VREFUP_ADDR                             \
	MT6359_VS1_ANA_CON0
#define PMIC_RG_VS1_VREFUP_MASK                             0x3
#define PMIC_RG_VS1_VREFUP_SHIFT                            11
#define PMIC_RG_VS1_TB_WIDTH_ADDR                           \
	MT6359_VS1_ANA_CON0
#define PMIC_RG_VS1_TB_WIDTH_MASK                           0x3
#define PMIC_RG_VS1_TB_WIDTH_SHIFT                          13
#define PMIC_RG_VS1_VDIFFPFMOFF_ADDR                        \
	MT6359_VS1_ANA_CON0
#define PMIC_RG_VS1_VDIFFPFMOFF_MASK                        0x1
#define PMIC_RG_VS1_VDIFFPFMOFF_SHIFT                       15
#define PMIC_RG_VS1_VDIFF_OFF_ADDR                          \
	MT6359_VS1_ANA_CON1
#define PMIC_RG_VS1_VDIFF_OFF_MASK                          0x1
#define PMIC_RG_VS1_VDIFF_OFF_SHIFT                         0
#define PMIC_RG_VS1_UG_SR_ADDR                              \
	MT6359_VS1_ANA_CON1
#define PMIC_RG_VS1_UG_SR_MASK                              0x3
#define PMIC_RG_VS1_UG_SR_SHIFT                             1
#define PMIC_RG_VS1_LG_SR_ADDR                              \
	MT6359_VS1_ANA_CON1
#define PMIC_RG_VS1_LG_SR_MASK                              0x3
#define PMIC_RG_VS1_LG_SR_SHIFT                             3
#define PMIC_RG_VS1_NDIS_EN_ADDR                            \
	MT6359_VS1_ANA_CON1
#define PMIC_RG_VS1_NDIS_EN_MASK                            0x1
#define PMIC_RG_VS1_NDIS_EN_SHIFT                           5
#define PMIC_RG_VS1_TMDL_ADDR                               \
	MT6359_VS1_ANA_CON1
#define PMIC_RG_VS1_TMDL_MASK                               0x1
#define PMIC_RG_VS1_TMDL_SHIFT                              6
#define PMIC_RG_VS1_CMPV_FCOT_ADDR                          \
	MT6359_VS1_ANA_CON1
#define PMIC_RG_VS1_CMPV_FCOT_MASK                          0x1
#define PMIC_RG_VS1_CMPV_FCOT_SHIFT                         7
#define PMIC_RG_VS1_RSV1_ADDR                               \
	MT6359_VS1_ANA_CON1
#define PMIC_RG_VS1_RSV1_MASK                               0xFF
#define PMIC_RG_VS1_RSV1_SHIFT                              8
#define PMIC_RG_VS1_RSV2_ADDR                               \
	MT6359_VS1_ANA_CON2
#define PMIC_RG_VS1_RSV2_MASK                               0xFF
#define PMIC_RG_VS1_RSV2_SHIFT                              0
#define PMIC_RG_VS1_FUGON_ADDR                              \
	MT6359_VS1_ANA_CON2
#define PMIC_RG_VS1_FUGON_MASK                              0x1
#define PMIC_RG_VS1_FUGON_SHIFT                             8
#define PMIC_RG_VS1_FLGON_ADDR                              \
	MT6359_VS1_ANA_CON2
#define PMIC_RG_VS1_FLGON_MASK                              0x1
#define PMIC_RG_VS1_FLGON_SHIFT                             9
#define PMIC_RGS_VS1_OC_STATUS_ADDR                         \
	MT6359_VS1_ANA_CON2
#define PMIC_RGS_VS1_OC_STATUS_MASK                         0x1
#define PMIC_RGS_VS1_OC_STATUS_SHIFT                        10
#define PMIC_RGS_VS1_DIG_MON_ADDR                           \
	MT6359_VS1_ANA_CON3
#define PMIC_RGS_VS1_DIG_MON_MASK                           0x1
#define PMIC_RGS_VS1_DIG_MON_SHIFT                          0
#define PMIC_RG_VS1_NONAUDIBLE_EN_ADDR                      \
	MT6359_VS1_ANA_CON3
#define PMIC_RG_VS1_NONAUDIBLE_EN_MASK                      0x1
#define PMIC_RG_VS1_NONAUDIBLE_EN_SHIFT                     1
#define PMIC_RG_VS1_OCP_ADDR                                \
	MT6359_VS1_ANA_CON3
#define PMIC_RG_VS1_OCP_MASK                                0x7
#define PMIC_RG_VS1_OCP_SHIFT                               2
#define PMIC_RG_VS1_OCN_ADDR                                \
	MT6359_VS1_ANA_CON3
#define PMIC_RG_VS1_OCN_MASK                                0x7
#define PMIC_RG_VS1_OCN_SHIFT                               5
#define PMIC_RG_VS1_SONIC_PFM_TON_ADDR                      \
	MT6359_VS1_ANA_CON3
#define PMIC_RG_VS1_SONIC_PFM_TON_MASK                      0x7
#define PMIC_RG_VS1_SONIC_PFM_TON_SHIFT                     8
#define PMIC_RG_VS1_RETENTION_EN_ADDR                       \
	MT6359_VS1_ANA_CON3
#define PMIC_RG_VS1_RETENTION_EN_MASK                       0x1
#define PMIC_RG_VS1_RETENTION_EN_SHIFT                      11
#define PMIC_RG_VS1_DIGMON_SEL_ADDR                         \
	MT6359_VS1_ANA_CON3
#define PMIC_RG_VS1_DIGMON_SEL_MASK                         0x7
#define PMIC_RG_VS1_DIGMON_SEL_SHIFT                        12
#define PMIC_RG_VS2_TON_TRIM_EN_ADDR                        \
	MT6359_VS2_ANA_CON0
#define PMIC_RG_VS2_TON_TRIM_EN_MASK                        0x1
#define PMIC_RG_VS2_TON_TRIM_EN_SHIFT                       1
#define PMIC_RG_VS2_TB_DIS_ADDR                             \
	MT6359_VS2_ANA_CON0
#define PMIC_RG_VS2_TB_DIS_MASK                             0x1
#define PMIC_RG_VS2_TB_DIS_SHIFT                            2
#define PMIC_RG_VS2_FPWM_ADDR                               \
	MT6359_VS2_ANA_CON0
#define PMIC_RG_VS2_FPWM_MASK                               0x1
#define PMIC_RG_VS2_FPWM_SHIFT                              3
#define PMIC_RG_VS2_PFM_TON_ADDR                            \
	MT6359_VS2_ANA_CON0
#define PMIC_RG_VS2_PFM_TON_MASK                            0x7
#define PMIC_RG_VS2_PFM_TON_SHIFT                           4
#define PMIC_RG_VS2_VREF_TRIM_EN_ADDR                       \
	MT6359_VS2_ANA_CON0
#define PMIC_RG_VS2_VREF_TRIM_EN_MASK                       0x1
#define PMIC_RG_VS2_VREF_TRIM_EN_SHIFT                      7
#define PMIC_RG_VS2_SLEEP_TIME_ADDR                         \
	MT6359_VS2_ANA_CON0
#define PMIC_RG_VS2_SLEEP_TIME_MASK                         0x3
#define PMIC_RG_VS2_SLEEP_TIME_SHIFT                        8
#define PMIC_RG_VS2_NLIM_GATING_ADDR                        \
	MT6359_VS2_ANA_CON0
#define PMIC_RG_VS2_NLIM_GATING_MASK                        0x1
#define PMIC_RG_VS2_NLIM_GATING_SHIFT                       10
#define PMIC_RG_VS2_VREFUP_ADDR                             \
	MT6359_VS2_ANA_CON0
#define PMIC_RG_VS2_VREFUP_MASK                             0x3
#define PMIC_RG_VS2_VREFUP_SHIFT                            11
#define PMIC_RG_VS2_TB_WIDTH_ADDR                           \
	MT6359_VS2_ANA_CON0
#define PMIC_RG_VS2_TB_WIDTH_MASK                           0x3
#define PMIC_RG_VS2_TB_WIDTH_SHIFT                          13
#define PMIC_RG_VS2_VDIFFPFMOFF_ADDR                        \
	MT6359_VS2_ANA_CON0
#define PMIC_RG_VS2_VDIFFPFMOFF_MASK                        0x1
#define PMIC_RG_VS2_VDIFFPFMOFF_SHIFT                       15
#define PMIC_RG_VS2_VDIFF_OFF_ADDR                          \
	MT6359_VS2_ANA_CON1
#define PMIC_RG_VS2_VDIFF_OFF_MASK                          0x1
#define PMIC_RG_VS2_VDIFF_OFF_SHIFT                         0
#define PMIC_RG_VS2_UG_SR_ADDR                              \
	MT6359_VS2_ANA_CON1
#define PMIC_RG_VS2_UG_SR_MASK                              0x3
#define PMIC_RG_VS2_UG_SR_SHIFT                             1
#define PMIC_RG_VS2_LG_SR_ADDR                              \
	MT6359_VS2_ANA_CON1
#define PMIC_RG_VS2_LG_SR_MASK                              0x3
#define PMIC_RG_VS2_LG_SR_SHIFT                             3
#define PMIC_RG_VS2_NDIS_EN_ADDR                            \
	MT6359_VS2_ANA_CON1
#define PMIC_RG_VS2_NDIS_EN_MASK                            0x1
#define PMIC_RG_VS2_NDIS_EN_SHIFT                           5
#define PMIC_RG_VS2_TMDL_ADDR                               \
	MT6359_VS2_ANA_CON1
#define PMIC_RG_VS2_TMDL_MASK                               0x1
#define PMIC_RG_VS2_TMDL_SHIFT                              6
#define PMIC_RG_VS2_CMPV_FCOT_ADDR                          \
	MT6359_VS2_ANA_CON1
#define PMIC_RG_VS2_CMPV_FCOT_MASK                          0x1
#define PMIC_RG_VS2_CMPV_FCOT_SHIFT                         7
#define PMIC_RG_VS2_RSV1_ADDR                               \
	MT6359_VS2_ANA_CON1
#define PMIC_RG_VS2_RSV1_MASK                               0xFF
#define PMIC_RG_VS2_RSV1_SHIFT                              8
#define PMIC_RG_VS2_RSV2_ADDR                               \
	MT6359_VS2_ANA_CON2
#define PMIC_RG_VS2_RSV2_MASK                               0xFF
#define PMIC_RG_VS2_RSV2_SHIFT                              0
#define PMIC_RG_VS2_FUGON_ADDR                              \
	MT6359_VS2_ANA_CON2
#define PMIC_RG_VS2_FUGON_MASK                              0x1
#define PMIC_RG_VS2_FUGON_SHIFT                             8
#define PMIC_RG_VS2_FLGON_ADDR                              \
	MT6359_VS2_ANA_CON2
#define PMIC_RG_VS2_FLGON_MASK                              0x1
#define PMIC_RG_VS2_FLGON_SHIFT                             9
#define PMIC_RGS_VS2_OC_STATUS_ADDR                         \
	MT6359_VS2_ANA_CON2
#define PMIC_RGS_VS2_OC_STATUS_MASK                         0x1
#define PMIC_RGS_VS2_OC_STATUS_SHIFT                        10
#define PMIC_RGS_VS2_DIG_MON_ADDR                           \
	MT6359_VS2_ANA_CON3
#define PMIC_RGS_VS2_DIG_MON_MASK                           0x1
#define PMIC_RGS_VS2_DIG_MON_SHIFT                          0
#define PMIC_RG_VS2_NONAUDIBLE_EN_ADDR                      \
	MT6359_VS2_ANA_CON3
#define PMIC_RG_VS2_NONAUDIBLE_EN_MASK                      0x1
#define PMIC_RG_VS2_NONAUDIBLE_EN_SHIFT                     1
#define PMIC_RG_VS2_OCP_ADDR                                \
	MT6359_VS2_ANA_CON3
#define PMIC_RG_VS2_OCP_MASK                                0x7
#define PMIC_RG_VS2_OCP_SHIFT                               2
#define PMIC_RG_VS2_OCN_ADDR                                \
	MT6359_VS2_ANA_CON3
#define PMIC_RG_VS2_OCN_MASK                                0x7
#define PMIC_RG_VS2_OCN_SHIFT                               5
#define PMIC_RG_VS2_SONIC_PFM_TON_ADDR                      \
	MT6359_VS2_ANA_CON3
#define PMIC_RG_VS2_SONIC_PFM_TON_MASK                      0x7
#define PMIC_RG_VS2_SONIC_PFM_TON_SHIFT                     8
#define PMIC_RG_VS2_RETENTION_EN_ADDR                       \
	MT6359_VS2_ANA_CON3
#define PMIC_RG_VS2_RETENTION_EN_MASK                       0x1
#define PMIC_RG_VS2_RETENTION_EN_SHIFT                      11
#define PMIC_RG_VS2_DIGMON_SEL_ADDR                         \
	MT6359_VS2_ANA_CON3
#define PMIC_RG_VS2_DIGMON_SEL_MASK                         0x7
#define PMIC_RG_VS2_DIGMON_SEL_SHIFT                        12
#define PMIC_RG_VPA_NDIS_EN_ADDR                            \
	MT6359_VPA_ANA_CON0
#define PMIC_RG_VPA_NDIS_EN_MASK                            0x1
#define PMIC_RG_VPA_NDIS_EN_SHIFT                           0
#define PMIC_RG_VPA_MODESET_ADDR                            \
	MT6359_VPA_ANA_CON0
#define PMIC_RG_VPA_MODESET_MASK                            0x1
#define PMIC_RG_VPA_MODESET_SHIFT                           1
#define PMIC_RG_VPA_CC_ADDR                                 \
	MT6359_VPA_ANA_CON0
#define PMIC_RG_VPA_CC_MASK                                 0x3
#define PMIC_RG_VPA_CC_SHIFT                                2
#define PMIC_RG_VPA_CSR_ADDR                                \
	MT6359_VPA_ANA_CON0
#define PMIC_RG_VPA_CSR_MASK                                0x3
#define PMIC_RG_VPA_CSR_SHIFT                               4
#define PMIC_RG_VPA_CSMIR_ADDR                              \
	MT6359_VPA_ANA_CON0
#define PMIC_RG_VPA_CSMIR_MASK                              0x3
#define PMIC_RG_VPA_CSMIR_SHIFT                             6
#define PMIC_RG_VPA_CSL_ADDR                                \
	MT6359_VPA_ANA_CON0
#define PMIC_RG_VPA_CSL_MASK                                0x3
#define PMIC_RG_VPA_CSL_SHIFT                               8
#define PMIC_RG_VPA_SLP_ADDR                                \
	MT6359_VPA_ANA_CON0
#define PMIC_RG_VPA_SLP_MASK                                0x3
#define PMIC_RG_VPA_SLP_SHIFT                               10
#define PMIC_RG_VPA_ZXFT_L_ADDR                             \
	MT6359_VPA_ANA_CON0
#define PMIC_RG_VPA_ZXFT_L_MASK                             0x1
#define PMIC_RG_VPA_ZXFT_L_SHIFT                            12
#define PMIC_RG_VPA_CP_FWUPOFF_ADDR                         \
	MT6359_VPA_ANA_CON0
#define PMIC_RG_VPA_CP_FWUPOFF_MASK                         0x1
#define PMIC_RG_VPA_CP_FWUPOFF_SHIFT                        13
#define PMIC_RG_VPA_NONAUDIBLE_EN_ADDR                      \
	MT6359_VPA_ANA_CON0
#define PMIC_RG_VPA_NONAUDIBLE_EN_MASK                      0x1
#define PMIC_RG_VPA_NONAUDIBLE_EN_SHIFT                     14
#define PMIC_RG_VPA_RZSEL_ADDR                              \
	MT6359_VPA_ANA_CON1
#define PMIC_RG_VPA_RZSEL_MASK                              0x3
#define PMIC_RG_VPA_RZSEL_SHIFT                             0
#define PMIC_RG_VPA_SLEW_ADDR                               \
	MT6359_VPA_ANA_CON1
#define PMIC_RG_VPA_SLEW_MASK                               0x3
#define PMIC_RG_VPA_SLEW_SHIFT                              2
#define PMIC_RG_VPA_SLEW_NMOS_ADDR                          \
	MT6359_VPA_ANA_CON1
#define PMIC_RG_VPA_SLEW_NMOS_MASK                          0x3
#define PMIC_RG_VPA_SLEW_NMOS_SHIFT                         4
#define PMIC_RG_VPA_MIN_ON_ADDR                             \
	MT6359_VPA_ANA_CON1
#define PMIC_RG_VPA_MIN_ON_MASK                             0x3
#define PMIC_RG_VPA_MIN_ON_SHIFT                            6
#define PMIC_RG_VPA_BURST_SEL_ADDR                          \
	MT6359_VPA_ANA_CON1
#define PMIC_RG_VPA_BURST_SEL_MASK                          0x3
#define PMIC_RG_VPA_BURST_SEL_SHIFT                         8
#define PMIC_RG_VPA_ZC_ADDR                                 \
	MT6359_VPA_ANA_CON2
#define PMIC_RG_VPA_ZC_MASK                                 0x3
#define PMIC_RG_VPA_ZC_SHIFT                                0
#define PMIC_RG_VPA_RSV1_ADDR                               \
	MT6359_VPA_ANA_CON2
#define PMIC_RG_VPA_RSV1_MASK                               0xFF
#define PMIC_RG_VPA_RSV1_SHIFT                              8
#define PMIC_RG_VPA_RSV2_ADDR                               \
	MT6359_VPA_ANA_CON3
#define PMIC_RG_VPA_RSV2_MASK                               0xFF
#define PMIC_RG_VPA_RSV2_SHIFT                              0
#define PMIC_RGS_VPA_OC_STATUS_ADDR                         \
	MT6359_VPA_ANA_CON3
#define PMIC_RGS_VPA_OC_STATUS_MASK                         0x1
#define PMIC_RGS_VPA_OC_STATUS_SHIFT                        8
#define PMIC_RGS_VPA_AZC_ZX_ADDR                            \
	MT6359_VPA_ANA_CON3
#define PMIC_RGS_VPA_AZC_ZX_MASK                            0x1
#define PMIC_RGS_VPA_AZC_ZX_SHIFT                           9
#define PMIC_RGS_VPA_DIG_MON_ADDR                           \
	MT6359_VPA_ANA_CON3
#define PMIC_RGS_VPA_DIG_MON_MASK                           0x1
#define PMIC_RGS_VPA_DIG_MON_SHIFT                          10
#define PMIC_RG_VPA_PFM_DLC1_VTH_ADDR                       \
	MT6359_VPA_ANA_CON3
#define PMIC_RG_VPA_PFM_DLC1_VTH_MASK                       0x3
#define PMIC_RG_VPA_PFM_DLC1_VTH_SHIFT                      11
#define PMIC_RG_VPA_PFM_DLC2_VTH_ADDR                       \
	MT6359_VPA_ANA_CON3
#define PMIC_RG_VPA_PFM_DLC2_VTH_MASK                       0x3
#define PMIC_RG_VPA_PFM_DLC2_VTH_SHIFT                      13
#define PMIC_RG_VPA_PFM_DLC3_VTH_ADDR                       \
	MT6359_VPA_ANA_CON4
#define PMIC_RG_VPA_PFM_DLC3_VTH_MASK                       0x3
#define PMIC_RG_VPA_PFM_DLC3_VTH_SHIFT                      0
#define PMIC_RG_VPA_PFM_DLC4_VTH_ADDR                       \
	MT6359_VPA_ANA_CON4
#define PMIC_RG_VPA_PFM_DLC4_VTH_MASK                       0x3
#define PMIC_RG_VPA_PFM_DLC4_VTH_SHIFT                      2
#define PMIC_RG_VPA_ZXFT_H_ADDR                             \
	MT6359_VPA_ANA_CON4
#define PMIC_RG_VPA_ZXFT_H_MASK                             0x1
#define PMIC_RG_VPA_ZXFT_H_SHIFT                            4
#define PMIC_RG_VPA_DECODE_TMB_ADDR                         \
	MT6359_VPA_ANA_CON4
#define PMIC_RG_VPA_DECODE_TMB_MASK                         0x1
#define PMIC_RG_VPA_DECODE_TMB_SHIFT                        5
#define PMIC_RG_VPA_RSV3_ADDR                               \
	MT6359_VPA_ANA_CON4
#define PMIC_RG_VPA_RSV3_MASK                               0xFF
#define PMIC_RG_VPA_RSV3_SHIFT                              8
#define PMIC_BUCK_ANA1_ELR_LEN_ADDR                         \
	MT6359_BUCK_ANA1_ELR_NUM
#define PMIC_BUCK_ANA1_ELR_LEN_MASK                         0xFF
#define PMIC_BUCK_ANA1_ELR_LEN_SHIFT                        0
#define PMIC_RG_VPROC2_DRIVER_SR_TRIM_ADDR                  \
	MT6359_VPROC2_ELR_0
#define PMIC_RG_VPROC2_DRIVER_SR_TRIM_MASK                  0x7
#define PMIC_RG_VPROC2_DRIVER_SR_TRIM_SHIFT                 0
#define PMIC_RG_VPROC2_CCOMP_ADDR                           \
	MT6359_VPROC2_ELR_0
#define PMIC_RG_VPROC2_CCOMP_MASK                           0x3
#define PMIC_RG_VPROC2_CCOMP_SHIFT                          3
#define PMIC_RG_VPROC2_RCOMP_ADDR                           \
	MT6359_VPROC2_ELR_0
#define PMIC_RG_VPROC2_RCOMP_MASK                           0xF
#define PMIC_RG_VPROC2_RCOMP_SHIFT                          5
#define PMIC_RG_VPROC2_RAMP_SLP_ADDR                        \
	MT6359_VPROC2_ELR_0
#define PMIC_RG_VPROC2_RAMP_SLP_MASK                        0x7
#define PMIC_RG_VPROC2_RAMP_SLP_SHIFT                       9
#define PMIC_RG_VPROC2_NLIM_TRIM_ADDR                       \
	MT6359_VPROC2_ELR_0
#define PMIC_RG_VPROC2_NLIM_TRIM_MASK                       0xF
#define PMIC_RG_VPROC2_NLIM_TRIM_SHIFT                      12
#define PMIC_RG_VPROC2_CSNSLP_TRIM_ADDR                     \
	MT6359_VPROC2_ELR_1
#define PMIC_RG_VPROC2_CSNSLP_TRIM_MASK                     0xF
#define PMIC_RG_VPROC2_CSNSLP_TRIM_SHIFT                    0
#define PMIC_RG_VPROC2_ZC_TRIM_ADDR                         \
	MT6359_VPROC2_ELR_1
#define PMIC_RG_VPROC2_ZC_TRIM_MASK                         0x3
#define PMIC_RG_VPROC2_ZC_TRIM_SHIFT                        4
#define PMIC_RG_VPROC2_CSPSLP_TRIM_ADDR                     \
	MT6359_VPROC2_ELR_2
#define PMIC_RG_VPROC2_CSPSLP_TRIM_MASK                     0xF
#define PMIC_RG_VPROC2_CSPSLP_TRIM_SHIFT                    0
#define PMIC_RG_VMODEM_DRIVER_SR_TRIM_ADDR                  \
	MT6359_VPROC2_ELR_3
#define PMIC_RG_VMODEM_DRIVER_SR_TRIM_MASK                  0x7
#define PMIC_RG_VMODEM_DRIVER_SR_TRIM_SHIFT                 0
#define PMIC_RG_VMODEM_CCOMP_ADDR                           \
	MT6359_VPROC2_ELR_3
#define PMIC_RG_VMODEM_CCOMP_MASK                           0x3
#define PMIC_RG_VMODEM_CCOMP_SHIFT                          3
#define PMIC_RG_VMODEM_RCOMP_ADDR                           \
	MT6359_VPROC2_ELR_3
#define PMIC_RG_VMODEM_RCOMP_MASK                           0xF
#define PMIC_RG_VMODEM_RCOMP_SHIFT                          5
#define PMIC_RG_VMODEM_RAMP_SLP_ADDR                        \
	MT6359_VPROC2_ELR_3
#define PMIC_RG_VMODEM_RAMP_SLP_MASK                        0x7
#define PMIC_RG_VMODEM_RAMP_SLP_SHIFT                       9
#define PMIC_RG_VMODEM_NLIM_TRIM_ADDR                       \
	MT6359_VPROC2_ELR_3
#define PMIC_RG_VMODEM_NLIM_TRIM_MASK                       0xF
#define PMIC_RG_VMODEM_NLIM_TRIM_SHIFT                      12
#define PMIC_RG_VMODEM_CSNSLP_TRIM_ADDR                     \
	MT6359_VPROC2_ELR_4
#define PMIC_RG_VMODEM_CSNSLP_TRIM_MASK                     0xF
#define PMIC_RG_VMODEM_CSNSLP_TRIM_SHIFT                    0
#define PMIC_RG_VMODEM_ZC_TRIM_ADDR                         \
	MT6359_VPROC2_ELR_4
#define PMIC_RG_VMODEM_ZC_TRIM_MASK                         0x3
#define PMIC_RG_VMODEM_ZC_TRIM_SHIFT                        4
#define PMIC_RG_VMODEM_CSPSLP_TRIM_ADDR                     \
	MT6359_VPROC2_ELR_5
#define PMIC_RG_VMODEM_CSPSLP_TRIM_MASK                     0xF
#define PMIC_RG_VMODEM_CSPSLP_TRIM_SHIFT                    0
#define PMIC_RG_VPU_DRIVER_SR_TRIM_ADDR                     \
	MT6359_VPROC2_ELR_6
#define PMIC_RG_VPU_DRIVER_SR_TRIM_MASK                     0x7
#define PMIC_RG_VPU_DRIVER_SR_TRIM_SHIFT                    0
#define PMIC_RG_VPU_CCOMP_ADDR                              \
	MT6359_VPROC2_ELR_6
#define PMIC_RG_VPU_CCOMP_MASK                              0x3
#define PMIC_RG_VPU_CCOMP_SHIFT                             3
#define PMIC_RG_VPU_RCOMP_ADDR                              \
	MT6359_VPROC2_ELR_6
#define PMIC_RG_VPU_RCOMP_MASK                              0xF
#define PMIC_RG_VPU_RCOMP_SHIFT                             5
#define PMIC_RG_VPU_RAMP_SLP_ADDR                           \
	MT6359_VPROC2_ELR_6
#define PMIC_RG_VPU_RAMP_SLP_MASK                           0x7
#define PMIC_RG_VPU_RAMP_SLP_SHIFT                          9
#define PMIC_RG_VPU_NLIM_TRIM_ADDR                          \
	MT6359_VPROC2_ELR_6
#define PMIC_RG_VPU_NLIM_TRIM_MASK                          0xF
#define PMIC_RG_VPU_NLIM_TRIM_SHIFT                         12
#define PMIC_RG_VPU_CSNSLP_TRIM_ADDR                        \
	MT6359_VPROC2_ELR_7
#define PMIC_RG_VPU_CSNSLP_TRIM_MASK                        0xF
#define PMIC_RG_VPU_CSNSLP_TRIM_SHIFT                       0
#define PMIC_RG_VPU_ZC_TRIM_ADDR                            \
	MT6359_VPROC2_ELR_7
#define PMIC_RG_VPU_ZC_TRIM_MASK                            0x3
#define PMIC_RG_VPU_ZC_TRIM_SHIFT                           4
#define PMIC_RG_VPU_CSPSLP_TRIM_ADDR                        \
	MT6359_VPROC2_ELR_8
#define PMIC_RG_VPU_CSPSLP_TRIM_MASK                        0xF
#define PMIC_RG_VPU_CSPSLP_TRIM_SHIFT                       0
#define PMIC_RG_VS1_CSNSLP_TRIM_ADDR                        \
	MT6359_VPROC2_ELR_9
#define PMIC_RG_VS1_CSNSLP_TRIM_MASK                        0xF
#define PMIC_RG_VS1_CSNSLP_TRIM_SHIFT                       0
#define PMIC_RG_VS1_CCOMP_ADDR                              \
	MT6359_VPROC2_ELR_9
#define PMIC_RG_VS1_CCOMP_MASK                              0x3
#define PMIC_RG_VS1_CCOMP_SHIFT                             4
#define PMIC_RG_VS1_RCOMP_ADDR                              \
	MT6359_VPROC2_ELR_9
#define PMIC_RG_VS1_RCOMP_MASK                              0xF
#define PMIC_RG_VS1_RCOMP_SHIFT                             6
#define PMIC_RG_VS1_COTRAMP_SLP_ADDR                        \
	MT6359_VPROC2_ELR_9
#define PMIC_RG_VS1_COTRAMP_SLP_MASK                        0x7
#define PMIC_RG_VS1_COTRAMP_SLP_SHIFT                       10
#define PMIC_RG_VS1_ZC_TRIM_ADDR                            \
	MT6359_VPROC2_ELR_9
#define PMIC_RG_VS1_ZC_TRIM_MASK                            0x3
#define PMIC_RG_VS1_ZC_TRIM_SHIFT                           13
#define PMIC_RG_VS1_LDO_SENSE_ADDR                          \
	MT6359_VPROC2_ELR_9
#define PMIC_RG_VS1_LDO_SENSE_MASK                          0x1
#define PMIC_RG_VS1_LDO_SENSE_SHIFT                         15
#define PMIC_RG_VS1_CSPSLP_TRIM_ADDR                        \
	MT6359_VPROC2_ELR_10
#define PMIC_RG_VS1_CSPSLP_TRIM_MASK                        0xF
#define PMIC_RG_VS1_CSPSLP_TRIM_SHIFT                       0
#define PMIC_RG_VS1_NLIM_TRIM_ADDR                          \
	MT6359_VPROC2_ELR_10
#define PMIC_RG_VS1_NLIM_TRIM_MASK                          0xF
#define PMIC_RG_VS1_NLIM_TRIM_SHIFT                         4
#define PMIC_RG_VS2_CSNSLP_TRIM_ADDR                        \
	MT6359_VPROC2_ELR_11
#define PMIC_RG_VS2_CSNSLP_TRIM_MASK                        0xF
#define PMIC_RG_VS2_CSNSLP_TRIM_SHIFT                       0
#define PMIC_RG_VS2_CCOMP_ADDR                              \
	MT6359_VPROC2_ELR_11
#define PMIC_RG_VS2_CCOMP_MASK                              0x3
#define PMIC_RG_VS2_CCOMP_SHIFT                             4
#define PMIC_RG_VS2_RCOMP_ADDR                              \
	MT6359_VPROC2_ELR_11
#define PMIC_RG_VS2_RCOMP_MASK                              0xF
#define PMIC_RG_VS2_RCOMP_SHIFT                             6
#define PMIC_RG_VS2_COTRAMP_SLP_ADDR                        \
	MT6359_VPROC2_ELR_11
#define PMIC_RG_VS2_COTRAMP_SLP_MASK                        0x7
#define PMIC_RG_VS2_COTRAMP_SLP_SHIFT                       10
#define PMIC_RG_VS2_ZC_TRIM_ADDR                            \
	MT6359_VPROC2_ELR_11
#define PMIC_RG_VS2_ZC_TRIM_MASK                            0x3
#define PMIC_RG_VS2_ZC_TRIM_SHIFT                           13
#define PMIC_RG_VS2_LDO_SENSE_ADDR                          \
	MT6359_VPROC2_ELR_11
#define PMIC_RG_VS2_LDO_SENSE_MASK                          0x1
#define PMIC_RG_VS2_LDO_SENSE_SHIFT                         15
#define PMIC_RG_VS2_CSPSLP_TRIM_ADDR                        \
	MT6359_VPROC2_ELR_12
#define PMIC_RG_VS2_CSPSLP_TRIM_MASK                        0xF
#define PMIC_RG_VS2_CSPSLP_TRIM_SHIFT                       0
#define PMIC_RG_VS2_NLIM_TRIM_ADDR                          \
	MT6359_VPROC2_ELR_12
#define PMIC_RG_VS2_NLIM_TRIM_MASK                          0xF
#define PMIC_RG_VS2_NLIM_TRIM_SHIFT                         4
#define PMIC_RG_VPROC2_TON_TRIM_ADDR                        \
	MT6359_VPROC2_ELR_13
#define PMIC_RG_VPROC2_TON_TRIM_MASK                        0x3F
#define PMIC_RG_VPROC2_TON_TRIM_SHIFT                       0
#define PMIC_RG_VMODEM_TON_TRIM_ADDR                        \
	MT6359_VPROC2_ELR_13
#define PMIC_RG_VMODEM_TON_TRIM_MASK                        0x3F
#define PMIC_RG_VMODEM_TON_TRIM_SHIFT                       6
#define PMIC_RG_VPU_TON_TRIM_ADDR                           \
	MT6359_VPROC2_ELR_14
#define PMIC_RG_VPU_TON_TRIM_MASK                           0x3F
#define PMIC_RG_VPU_TON_TRIM_SHIFT                          0
#define PMIC_RG_VS1_TON_TRIM_ADDR                           \
	MT6359_VPROC2_ELR_14
#define PMIC_RG_VS1_TON_TRIM_MASK                           0x3F
#define PMIC_RG_VS1_TON_TRIM_SHIFT                          6
#define PMIC_RG_VS2_TON_TRIM_ADDR                           \
	MT6359_VPROC2_ELR_15
#define PMIC_RG_VS2_TON_TRIM_MASK                           0x3F
#define PMIC_RG_VS2_TON_TRIM_SHIFT                          0
#define PMIC_RG_VPA_NLIM_SEL_ADDR                           \
	MT6359_VPROC2_ELR_15
#define PMIC_RG_VPA_NLIM_SEL_MASK                           0xF
#define PMIC_RG_VPA_NLIM_SEL_SHIFT                          6
#define PMIC_LDO_TOP_ANA_ID_ADDR                            \
	MT6359_LDO_TOP_ID
#define PMIC_LDO_TOP_ANA_ID_MASK                            0xFF
#define PMIC_LDO_TOP_ANA_ID_SHIFT                           0
#define PMIC_LDO_TOP_DIG_ID_ADDR                            \
	MT6359_LDO_TOP_ID
#define PMIC_LDO_TOP_DIG_ID_MASK                            0xFF
#define PMIC_LDO_TOP_DIG_ID_SHIFT                           8
#define PMIC_LDO_TOP_ANA_MINOR_REV_ADDR                     \
	MT6359_LDO_TOP_REV0
#define PMIC_LDO_TOP_ANA_MINOR_REV_MASK                     0xF
#define PMIC_LDO_TOP_ANA_MINOR_REV_SHIFT                    0
#define PMIC_LDO_TOP_ANA_MAJOR_REV_ADDR                     \
	MT6359_LDO_TOP_REV0
#define PMIC_LDO_TOP_ANA_MAJOR_REV_MASK                     0xF
#define PMIC_LDO_TOP_ANA_MAJOR_REV_SHIFT                    4
#define PMIC_LDO_TOP_DIG_MINOR_REV_ADDR                     \
	MT6359_LDO_TOP_REV0
#define PMIC_LDO_TOP_DIG_MINOR_REV_MASK                     0xF
#define PMIC_LDO_TOP_DIG_MINOR_REV_SHIFT                    8
#define PMIC_LDO_TOP_DIG_MAJOR_REV_ADDR                     \
	MT6359_LDO_TOP_REV0
#define PMIC_LDO_TOP_DIG_MAJOR_REV_MASK                     0xF
#define PMIC_LDO_TOP_DIG_MAJOR_REV_SHIFT                    12
#define PMIC_LDO_TOP_CBS_ADDR                               \
	MT6359_LDO_TOP_DBI
#define PMIC_LDO_TOP_CBS_MASK                               0x3
#define PMIC_LDO_TOP_CBS_SHIFT                              0
#define PMIC_LDO_TOP_BIX_ADDR                               \
	MT6359_LDO_TOP_DBI
#define PMIC_LDO_TOP_BIX_MASK                               0x3
#define PMIC_LDO_TOP_BIX_SHIFT                              2
#define PMIC_LDO_TOP_ESP_ADDR                               \
	MT6359_LDO_TOP_DBI
#define PMIC_LDO_TOP_ESP_MASK                               0xFF
#define PMIC_LDO_TOP_ESP_SHIFT                              8
#define PMIC_LDO_TOP_FPI_ADDR                               \
	MT6359_LDO_TOP_DXI
#define PMIC_LDO_TOP_FPI_MASK                               0xFF
#define PMIC_LDO_TOP_FPI_SHIFT                              0
#define PMIC_LDO_TOP_CLK_OFFSET_ADDR                        \
	MT6359_LDO_TPM0
#define PMIC_LDO_TOP_CLK_OFFSET_MASK                        0xFF
#define PMIC_LDO_TOP_CLK_OFFSET_SHIFT                       0
#define PMIC_LDO_TOP_RST_OFFSET_ADDR                        \
	MT6359_LDO_TPM0
#define PMIC_LDO_TOP_RST_OFFSET_MASK                        0xFF
#define PMIC_LDO_TOP_RST_OFFSET_SHIFT                       8
#define PMIC_LDO_TOP_INT_OFFSET_ADDR                        \
	MT6359_LDO_TPM1
#define PMIC_LDO_TOP_INT_OFFSET_MASK                        0xFF
#define PMIC_LDO_TOP_INT_OFFSET_SHIFT                       0
#define PMIC_LDO_TOP_INT_LEN_ADDR                           \
	MT6359_LDO_TPM1
#define PMIC_LDO_TOP_INT_LEN_MASK                           0xFF
#define PMIC_LDO_TOP_INT_LEN_SHIFT                          8
#define PMIC_RG_LDO_32K_CK_PDN_ADDR                         \
	MT6359_LDO_TOP_CKPDN_CON0
#define PMIC_RG_LDO_32K_CK_PDN_MASK                         0x1
#define PMIC_RG_LDO_32K_CK_PDN_SHIFT                        0
#define PMIC_RG_LDO_INTRP_CK_PDN_ADDR                       \
	MT6359_LDO_TOP_CKPDN_CON0
#define PMIC_RG_LDO_INTRP_CK_PDN_MASK                       0x1
#define PMIC_RG_LDO_INTRP_CK_PDN_SHIFT                      1
#define PMIC_RG_LDO_1M_CK_PDN_ADDR                          \
	MT6359_LDO_TOP_CKPDN_CON0
#define PMIC_RG_LDO_1M_CK_PDN_MASK                          0x1
#define PMIC_RG_LDO_1M_CK_PDN_SHIFT                         2
#define PMIC_RG_LDO_26M_CK_PDN_ADDR                         \
	MT6359_LDO_TOP_CKPDN_CON0
#define PMIC_RG_LDO_26M_CK_PDN_MASK                         0x1
#define PMIC_RG_LDO_26M_CK_PDN_SHIFT                        3
#define PMIC_RG_LDO_32K_CK_PDN_HWEN_ADDR                    \
	MT6359_TOP_TOP_CKHWEN_CON0
#define PMIC_RG_LDO_32K_CK_PDN_HWEN_MASK                    0x1
#define PMIC_RG_LDO_32K_CK_PDN_HWEN_SHIFT                   0
#define PMIC_RG_LDO_INTRP_CK_PDN_HWEN_ADDR                  \
	MT6359_TOP_TOP_CKHWEN_CON0
#define PMIC_RG_LDO_INTRP_CK_PDN_HWEN_MASK                  0x1
#define PMIC_RG_LDO_INTRP_CK_PDN_HWEN_SHIFT                 1
#define PMIC_RG_LDO_1M_CK_PDN_HWEN_ADDR                     \
	MT6359_TOP_TOP_CKHWEN_CON0
#define PMIC_RG_LDO_1M_CK_PDN_HWEN_MASK                     0x1
#define PMIC_RG_LDO_1M_CK_PDN_HWEN_SHIFT                    2
#define PMIC_RG_LDO_26M_CK_PDN_HWEN_ADDR                    \
	MT6359_TOP_TOP_CKHWEN_CON0
#define PMIC_RG_LDO_26M_CK_PDN_HWEN_MASK                    0x1
#define PMIC_RG_LDO_26M_CK_PDN_HWEN_SHIFT                   3
#define PMIC_RG_LDO_DCM_MODE_ADDR                           \
	MT6359_LDO_TOP_CLK_DCM_CON0
#define PMIC_RG_LDO_DCM_MODE_MASK                           0x1
#define PMIC_RG_LDO_DCM_MODE_SHIFT                          0
#define PMIC_RG_LDO_VSRAM_PROC1_OSC_SEL_DIS_ADDR            \
	MT6359_LDO_TOP_CLK_VSRAM_CON0
#define PMIC_RG_LDO_VSRAM_PROC1_OSC_SEL_DIS_MASK            0x1
#define PMIC_RG_LDO_VSRAM_PROC1_OSC_SEL_DIS_SHIFT           0
#define PMIC_RG_LDO_VSRAM_PROC2_OSC_SEL_DIS_ADDR            \
	MT6359_LDO_TOP_CLK_VSRAM_CON0
#define PMIC_RG_LDO_VSRAM_PROC2_OSC_SEL_DIS_MASK            0x1
#define PMIC_RG_LDO_VSRAM_PROC2_OSC_SEL_DIS_SHIFT           1
#define PMIC_RG_LDO_VSRAM_OTHERS_OSC_SEL_DIS_ADDR           \
	MT6359_LDO_TOP_CLK_VSRAM_CON0
#define PMIC_RG_LDO_VSRAM_OTHERS_OSC_SEL_DIS_MASK           0x1
#define PMIC_RG_LDO_VSRAM_OTHERS_OSC_SEL_DIS_SHIFT          2
#define PMIC_RG_LDO_VSRAM_MD_OSC_SEL_DIS_ADDR               \
	MT6359_LDO_TOP_CLK_VSRAM_CON0
#define PMIC_RG_LDO_VSRAM_MD_OSC_SEL_DIS_MASK               0x1
#define PMIC_RG_LDO_VSRAM_MD_OSC_SEL_DIS_SHIFT              3
#define PMIC_RG_INT_EN_VFE28_OC_ADDR                        \
	MT6359_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VFE28_OC_MASK                        0x1
#define PMIC_RG_INT_EN_VFE28_OC_SHIFT                       0
#define PMIC_RG_INT_EN_VXO22_OC_ADDR                        \
	MT6359_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VXO22_OC_MASK                        0x1
#define PMIC_RG_INT_EN_VXO22_OC_SHIFT                       1
#define PMIC_RG_INT_EN_VRF18_OC_ADDR                        \
	MT6359_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VRF18_OC_MASK                        0x1
#define PMIC_RG_INT_EN_VRF18_OC_SHIFT                       2
#define PMIC_RG_INT_EN_VRF12_OC_ADDR                        \
	MT6359_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VRF12_OC_MASK                        0x1
#define PMIC_RG_INT_EN_VRF12_OC_SHIFT                       3
#define PMIC_RG_INT_EN_VEFUSE_OC_ADDR                       \
	MT6359_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VEFUSE_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VEFUSE_OC_SHIFT                      4
#define PMIC_RG_INT_EN_VCN33_1_OC_ADDR                      \
	MT6359_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VCN33_1_OC_MASK                      0x1
#define PMIC_RG_INT_EN_VCN33_1_OC_SHIFT                     5
#define PMIC_RG_INT_EN_VCN33_2_OC_ADDR                      \
	MT6359_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VCN33_2_OC_MASK                      0x1
#define PMIC_RG_INT_EN_VCN33_2_OC_SHIFT                     6
#define PMIC_RG_INT_EN_VCN13_OC_ADDR                        \
	MT6359_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VCN13_OC_MASK                        0x1
#define PMIC_RG_INT_EN_VCN13_OC_SHIFT                       7
#define PMIC_RG_INT_EN_VCN18_OC_ADDR                        \
	MT6359_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VCN18_OC_MASK                        0x1
#define PMIC_RG_INT_EN_VCN18_OC_SHIFT                       8
#define PMIC_RG_INT_EN_VA09_OC_ADDR                         \
	MT6359_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VA09_OC_MASK                         0x1
#define PMIC_RG_INT_EN_VA09_OC_SHIFT                        9
#define PMIC_RG_INT_EN_VCAMIO_OC_ADDR                       \
	MT6359_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VCAMIO_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VCAMIO_OC_SHIFT                      10
#define PMIC_RG_INT_EN_VA12_OC_ADDR                         \
	MT6359_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VA12_OC_MASK                         0x1
#define PMIC_RG_INT_EN_VA12_OC_SHIFT                        11
#define PMIC_RG_INT_EN_VAUX18_OC_ADDR                       \
	MT6359_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VAUX18_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VAUX18_OC_SHIFT                      12
#define PMIC_RG_INT_EN_VAUD18_OC_ADDR                       \
	MT6359_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VAUD18_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VAUD18_OC_SHIFT                      13
#define PMIC_RG_INT_EN_VIO18_OC_ADDR                        \
	MT6359_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VIO18_OC_MASK                        0x1
#define PMIC_RG_INT_EN_VIO18_OC_SHIFT                       14
#define PMIC_RG_INT_EN_VSRAM_PROC1_OC_ADDR                  \
	MT6359_LDO_TOP_INT_CON0
#define PMIC_RG_INT_EN_VSRAM_PROC1_OC_MASK                  0x1
#define PMIC_RG_INT_EN_VSRAM_PROC1_OC_SHIFT                 15
#define PMIC_LDO_INT_CON0_SET_ADDR                          \
	MT6359_LDO_TOP_INT_CON0_SET
#define PMIC_LDO_INT_CON0_SET_MASK                          0xFFFF
#define PMIC_LDO_INT_CON0_SET_SHIFT                         0
#define PMIC_LDO_INT_CON0_CLR_ADDR                          \
	MT6359_LDO_TOP_INT_CON0_CLR
#define PMIC_LDO_INT_CON0_CLR_MASK                          0xFFFF
#define PMIC_LDO_INT_CON0_CLR_SHIFT                         0
#define PMIC_RG_INT_EN_VSRAM_PROC2_OC_ADDR                  \
	MT6359_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VSRAM_PROC2_OC_MASK                  0x1
#define PMIC_RG_INT_EN_VSRAM_PROC2_OC_SHIFT                 0
#define PMIC_RG_INT_EN_VSRAM_OTHERS_OC_ADDR                 \
	MT6359_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VSRAM_OTHERS_OC_MASK                 0x1
#define PMIC_RG_INT_EN_VSRAM_OTHERS_OC_SHIFT                1
#define PMIC_RG_INT_EN_VSRAM_MD_OC_ADDR                     \
	MT6359_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VSRAM_MD_OC_MASK                     0x1
#define PMIC_RG_INT_EN_VSRAM_MD_OC_SHIFT                    2
#define PMIC_RG_INT_EN_VEMC_OC_ADDR                         \
	MT6359_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VEMC_OC_MASK                         0x1
#define PMIC_RG_INT_EN_VEMC_OC_SHIFT                        3
#define PMIC_RG_INT_EN_VSIM1_OC_ADDR                        \
	MT6359_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VSIM1_OC_MASK                        0x1
#define PMIC_RG_INT_EN_VSIM1_OC_SHIFT                       4
#define PMIC_RG_INT_EN_VSIM2_OC_ADDR                        \
	MT6359_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VSIM2_OC_MASK                        0x1
#define PMIC_RG_INT_EN_VSIM2_OC_SHIFT                       5
#define PMIC_RG_INT_EN_VUSB_OC_ADDR                         \
	MT6359_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VUSB_OC_MASK                         0x1
#define PMIC_RG_INT_EN_VUSB_OC_SHIFT                        6
#define PMIC_RG_INT_EN_VRFCK_OC_ADDR                        \
	MT6359_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VRFCK_OC_MASK                        0x1
#define PMIC_RG_INT_EN_VRFCK_OC_SHIFT                       7
#define PMIC_RG_INT_EN_VBBCK_OC_ADDR                        \
	MT6359_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VBBCK_OC_MASK                        0x1
#define PMIC_RG_INT_EN_VBBCK_OC_SHIFT                       8
#define PMIC_RG_INT_EN_VBIF28_OC_ADDR                       \
	MT6359_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VBIF28_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VBIF28_OC_SHIFT                      9
#define PMIC_RG_INT_EN_VIBR_OC_ADDR                         \
	MT6359_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VIBR_OC_MASK                         0x1
#define PMIC_RG_INT_EN_VIBR_OC_SHIFT                        10
#define PMIC_RG_INT_EN_VIO28_OC_ADDR                        \
	MT6359_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VIO28_OC_MASK                        0x1
#define PMIC_RG_INT_EN_VIO28_OC_SHIFT                       11
#define PMIC_RG_INT_EN_VM18_OC_ADDR                         \
	MT6359_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VM18_OC_MASK                         0x1
#define PMIC_RG_INT_EN_VM18_OC_SHIFT                        12
#define PMIC_RG_INT_EN_VUFS_OC_ADDR                         \
	MT6359_LDO_TOP_INT_CON1
#define PMIC_RG_INT_EN_VUFS_OC_MASK                         0x1
#define PMIC_RG_INT_EN_VUFS_OC_SHIFT                        13
#define PMIC_RG_INT_MASK_VFE28_OC_ADDR                      \
	MT6359_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VFE28_OC_MASK                      0x1
#define PMIC_RG_INT_MASK_VFE28_OC_SHIFT                     0
#define PMIC_RG_INT_MASK_VXO22_OC_ADDR                      \
	MT6359_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VXO22_OC_MASK                      0x1
#define PMIC_RG_INT_MASK_VXO22_OC_SHIFT                     1
#define PMIC_RG_INT_MASK_VRF18_OC_ADDR                      \
	MT6359_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VRF18_OC_MASK                      0x1
#define PMIC_RG_INT_MASK_VRF18_OC_SHIFT                     2
#define PMIC_RG_INT_MASK_VRF12_OC_ADDR                      \
	MT6359_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VRF12_OC_MASK                      0x1
#define PMIC_RG_INT_MASK_VRF12_OC_SHIFT                     3
#define PMIC_RG_INT_MASK_VEFUSE_OC_ADDR                     \
	MT6359_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VEFUSE_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VEFUSE_OC_SHIFT                    4
#define PMIC_RG_INT_MASK_VCN33_1_OC_ADDR                    \
	MT6359_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VCN33_1_OC_MASK                    0x1
#define PMIC_RG_INT_MASK_VCN33_1_OC_SHIFT                   5
#define PMIC_RG_INT_MASK_VCN33_2_OC_ADDR                    \
	MT6359_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VCN33_2_OC_MASK                    0x1
#define PMIC_RG_INT_MASK_VCN33_2_OC_SHIFT                   6
#define PMIC_RG_INT_MASK_VCN13_OC_ADDR                      \
	MT6359_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VCN13_OC_MASK                      0x1
#define PMIC_RG_INT_MASK_VCN13_OC_SHIFT                     7
#define PMIC_RG_INT_MASK_VCN18_OC_ADDR                      \
	MT6359_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VCN18_OC_MASK                      0x1
#define PMIC_RG_INT_MASK_VCN18_OC_SHIFT                     8
#define PMIC_RG_INT_MASK_VA09_OC_ADDR                       \
	MT6359_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VA09_OC_MASK                       0x1
#define PMIC_RG_INT_MASK_VA09_OC_SHIFT                      9
#define PMIC_RG_INT_MASK_VCAMIO_OC_ADDR                     \
	MT6359_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VCAMIO_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VCAMIO_OC_SHIFT                    10
#define PMIC_RG_INT_MASK_VA12_OC_ADDR                       \
	MT6359_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VA12_OC_MASK                       0x1
#define PMIC_RG_INT_MASK_VA12_OC_SHIFT                      11
#define PMIC_RG_INT_MASK_VAUX18_OC_ADDR                     \
	MT6359_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VAUX18_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VAUX18_OC_SHIFT                    12
#define PMIC_RG_INT_MASK_VAUD18_OC_ADDR                     \
	MT6359_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VAUD18_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VAUD18_OC_SHIFT                    13
#define PMIC_RG_INT_MASK_VIO18_OC_ADDR                      \
	MT6359_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VIO18_OC_MASK                      0x1
#define PMIC_RG_INT_MASK_VIO18_OC_SHIFT                     14
#define PMIC_RG_INT_MASK_VSRAM_PROC1_OC_ADDR                \
	MT6359_LDO_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VSRAM_PROC1_OC_MASK                0x1
#define PMIC_RG_INT_MASK_VSRAM_PROC1_OC_SHIFT               15
#define PMIC_LDO_INT_MASK_CON0_SET_ADDR                     \
	MT6359_LDO_TOP_INT_MASK_CON0_SET
#define PMIC_LDO_INT_MASK_CON0_SET_MASK                     0xFFFF
#define PMIC_LDO_INT_MASK_CON0_SET_SHIFT                    0
#define PMIC_LDO_INT_MASK_CON0_CLR_ADDR                     \
	MT6359_LDO_TOP_INT_MASK_CON0_CLR
#define PMIC_LDO_INT_MASK_CON0_CLR_MASK                     0xFFFF
#define PMIC_LDO_INT_MASK_CON0_CLR_SHIFT                    0
#define PMIC_RG_INT_MASK_VSRAM_PROC2_OC_ADDR                \
	MT6359_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VSRAM_PROC2_OC_MASK                0x1
#define PMIC_RG_INT_MASK_VSRAM_PROC2_OC_SHIFT               0
#define PMIC_RG_INT_MASK_VSRAM_OTHERS_OC_ADDR               \
	MT6359_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VSRAM_OTHERS_OC_MASK               0x1
#define PMIC_RG_INT_MASK_VSRAM_OTHERS_OC_SHIFT              1
#define PMIC_RG_INT_MASK_VSRAM_MD_OC_ADDR                   \
	MT6359_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VSRAM_MD_OC_MASK                   0x1
#define PMIC_RG_INT_MASK_VSRAM_MD_OC_SHIFT                  2
#define PMIC_RG_INT_MASK_VEMC_OC_ADDR                       \
	MT6359_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VEMC_OC_MASK                       0x1
#define PMIC_RG_INT_MASK_VEMC_OC_SHIFT                      3
#define PMIC_RG_INT_MASK_VSIM1_OC_ADDR                      \
	MT6359_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VSIM1_OC_MASK                      0x1
#define PMIC_RG_INT_MASK_VSIM1_OC_SHIFT                     4
#define PMIC_RG_INT_MASK_VSIM2_OC_ADDR                      \
	MT6359_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VSIM2_OC_MASK                      0x1
#define PMIC_RG_INT_MASK_VSIM2_OC_SHIFT                     5
#define PMIC_RG_INT_MASK_VUSB_OC_ADDR                       \
	MT6359_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VUSB_OC_MASK                       0x1
#define PMIC_RG_INT_MASK_VUSB_OC_SHIFT                      6
#define PMIC_RG_INT_MASK_VRFCK_OC_ADDR                      \
	MT6359_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VRFCK_OC_MASK                      0x1
#define PMIC_RG_INT_MASK_VRFCK_OC_SHIFT                     7
#define PMIC_RG_INT_MASK_VBBCK_OC_ADDR                      \
	MT6359_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VBBCK_OC_MASK                      0x1
#define PMIC_RG_INT_MASK_VBBCK_OC_SHIFT                     8
#define PMIC_RG_INT_MASK_VBIF28_OC_ADDR                     \
	MT6359_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VBIF28_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VBIF28_OC_SHIFT                    9
#define PMIC_RG_INT_MASK_VIBR_OC_ADDR                       \
	MT6359_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VIBR_OC_MASK                       0x1
#define PMIC_RG_INT_MASK_VIBR_OC_SHIFT                      10
#define PMIC_RG_INT_MASK_VIO28_OC_ADDR                      \
	MT6359_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VIO28_OC_MASK                      0x1
#define PMIC_RG_INT_MASK_VIO28_OC_SHIFT                     11
#define PMIC_RG_INT_MASK_VM18_OC_ADDR                       \
	MT6359_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VM18_OC_MASK                       0x1
#define PMIC_RG_INT_MASK_VM18_OC_SHIFT                      12
#define PMIC_RG_INT_MASK_VUFS_OC_ADDR                       \
	MT6359_LDO_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_VUFS_OC_MASK                       0x1
#define PMIC_RG_INT_MASK_VUFS_OC_SHIFT                      13
#define PMIC_LDO_INT_MASK_CON1_SET_ADDR                     \
	MT6359_LDO_TOP_INT_MASK_CON1_SET
#define PMIC_LDO_INT_MASK_CON1_SET_MASK                     0xFFFF
#define PMIC_LDO_INT_MASK_CON1_SET_SHIFT                    0
#define PMIC_LDO_INT_MASK_CON1_CLR_ADDR                     \
	MT6359_LDO_TOP_INT_MASK_CON1_CLR
#define PMIC_LDO_INT_MASK_CON1_CLR_MASK                     0xFFFF
#define PMIC_LDO_INT_MASK_CON1_CLR_SHIFT                    0
#define PMIC_RG_INT_STATUS_VFE28_OC_ADDR                    \
	MT6359_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VFE28_OC_MASK                    0x1
#define PMIC_RG_INT_STATUS_VFE28_OC_SHIFT                   0
#define PMIC_RG_INT_STATUS_VXO22_OC_ADDR                    \
	MT6359_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VXO22_OC_MASK                    0x1
#define PMIC_RG_INT_STATUS_VXO22_OC_SHIFT                   1
#define PMIC_RG_INT_STATUS_VRF18_OC_ADDR                    \
	MT6359_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VRF18_OC_MASK                    0x1
#define PMIC_RG_INT_STATUS_VRF18_OC_SHIFT                   2
#define PMIC_RG_INT_STATUS_VRF12_OC_ADDR                    \
	MT6359_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VRF12_OC_MASK                    0x1
#define PMIC_RG_INT_STATUS_VRF12_OC_SHIFT                   3
#define PMIC_RG_INT_STATUS_VEFUSE_OC_ADDR                   \
	MT6359_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VEFUSE_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VEFUSE_OC_SHIFT                  4
#define PMIC_RG_INT_STATUS_VCN33_1_OC_ADDR                  \
	MT6359_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VCN33_1_OC_MASK                  0x1
#define PMIC_RG_INT_STATUS_VCN33_1_OC_SHIFT                 5
#define PMIC_RG_INT_STATUS_VCN33_2_OC_ADDR                  \
	MT6359_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VCN33_2_OC_MASK                  0x1
#define PMIC_RG_INT_STATUS_VCN33_2_OC_SHIFT                 6
#define PMIC_RG_INT_STATUS_VCN13_OC_ADDR                    \
	MT6359_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VCN13_OC_MASK                    0x1
#define PMIC_RG_INT_STATUS_VCN13_OC_SHIFT                   7
#define PMIC_RG_INT_STATUS_VCN18_OC_ADDR                    \
	MT6359_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VCN18_OC_MASK                    0x1
#define PMIC_RG_INT_STATUS_VCN18_OC_SHIFT                   8
#define PMIC_RG_INT_STATUS_VA09_OC_ADDR                     \
	MT6359_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VA09_OC_MASK                     0x1
#define PMIC_RG_INT_STATUS_VA09_OC_SHIFT                    9
#define PMIC_RG_INT_STATUS_VCAMIO_OC_ADDR                   \
	MT6359_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VCAMIO_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VCAMIO_OC_SHIFT                  10
#define PMIC_RG_INT_STATUS_VA12_OC_ADDR                     \
	MT6359_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VA12_OC_MASK                     0x1
#define PMIC_RG_INT_STATUS_VA12_OC_SHIFT                    11
#define PMIC_RG_INT_STATUS_VAUX18_OC_ADDR                   \
	MT6359_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VAUX18_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VAUX18_OC_SHIFT                  12
#define PMIC_RG_INT_STATUS_VAUD18_OC_ADDR                   \
	MT6359_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VAUD18_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VAUD18_OC_SHIFT                  13
#define PMIC_RG_INT_STATUS_VIO18_OC_ADDR                    \
	MT6359_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VIO18_OC_MASK                    0x1
#define PMIC_RG_INT_STATUS_VIO18_OC_SHIFT                   14
#define PMIC_RG_INT_STATUS_VSRAM_PROC1_OC_ADDR              \
	MT6359_LDO_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VSRAM_PROC1_OC_MASK              0x1
#define PMIC_RG_INT_STATUS_VSRAM_PROC1_OC_SHIFT             15
#define PMIC_RG_INT_STATUS_VSRAM_PROC2_OC_ADDR              \
	MT6359_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VSRAM_PROC2_OC_MASK              0x1
#define PMIC_RG_INT_STATUS_VSRAM_PROC2_OC_SHIFT             0
#define PMIC_RG_INT_STATUS_VSRAM_OTHERS_OC_ADDR             \
	MT6359_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VSRAM_OTHERS_OC_MASK             0x1
#define PMIC_RG_INT_STATUS_VSRAM_OTHERS_OC_SHIFT            1
#define PMIC_RG_INT_STATUS_VSRAM_MD_OC_ADDR                 \
	MT6359_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VSRAM_MD_OC_MASK                 0x1
#define PMIC_RG_INT_STATUS_VSRAM_MD_OC_SHIFT                2
#define PMIC_RG_INT_STATUS_VEMC_OC_ADDR                     \
	MT6359_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VEMC_OC_MASK                     0x1
#define PMIC_RG_INT_STATUS_VEMC_OC_SHIFT                    3
#define PMIC_RG_INT_STATUS_VSIM1_OC_ADDR                    \
	MT6359_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VSIM1_OC_MASK                    0x1
#define PMIC_RG_INT_STATUS_VSIM1_OC_SHIFT                   4
#define PMIC_RG_INT_STATUS_VSIM2_OC_ADDR                    \
	MT6359_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VSIM2_OC_MASK                    0x1
#define PMIC_RG_INT_STATUS_VSIM2_OC_SHIFT                   5
#define PMIC_RG_INT_STATUS_VUSB_OC_ADDR                     \
	MT6359_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VUSB_OC_MASK                     0x1
#define PMIC_RG_INT_STATUS_VUSB_OC_SHIFT                    6
#define PMIC_RG_INT_STATUS_VRFCK_OC_ADDR                    \
	MT6359_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VRFCK_OC_MASK                    0x1
#define PMIC_RG_INT_STATUS_VRFCK_OC_SHIFT                   7
#define PMIC_RG_INT_STATUS_VBBCK_OC_ADDR                    \
	MT6359_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VBBCK_OC_MASK                    0x1
#define PMIC_RG_INT_STATUS_VBBCK_OC_SHIFT                   8
#define PMIC_RG_INT_STATUS_VBIF28_OC_ADDR                   \
	MT6359_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VBIF28_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VBIF28_OC_SHIFT                  9
#define PMIC_RG_INT_STATUS_VIBR_OC_ADDR                     \
	MT6359_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VIBR_OC_MASK                     0x1
#define PMIC_RG_INT_STATUS_VIBR_OC_SHIFT                    10
#define PMIC_RG_INT_STATUS_VIO28_OC_ADDR                    \
	MT6359_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VIO28_OC_MASK                    0x1
#define PMIC_RG_INT_STATUS_VIO28_OC_SHIFT                   11
#define PMIC_RG_INT_STATUS_VM18_OC_ADDR                     \
	MT6359_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VM18_OC_MASK                     0x1
#define PMIC_RG_INT_STATUS_VM18_OC_SHIFT                    12
#define PMIC_RG_INT_STATUS_VUFS_OC_ADDR                     \
	MT6359_LDO_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_VUFS_OC_MASK                     0x1
#define PMIC_RG_INT_STATUS_VUFS_OC_SHIFT                    13
#define PMIC_RG_INT_RAW_STATUS_VFE28_OC_ADDR                \
	MT6359_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VFE28_OC_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_VFE28_OC_SHIFT               0
#define PMIC_RG_INT_RAW_STATUS_VXO22_OC_ADDR                \
	MT6359_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VXO22_OC_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_VXO22_OC_SHIFT               1
#define PMIC_RG_INT_RAW_STATUS_VRF18_OC_ADDR                \
	MT6359_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VRF18_OC_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_VRF18_OC_SHIFT               2
#define PMIC_RG_INT_RAW_STATUS_VRF12_OC_ADDR                \
	MT6359_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VRF12_OC_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_VRF12_OC_SHIFT               3
#define PMIC_RG_INT_RAW_STATUS_VEFUSE_OC_ADDR               \
	MT6359_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VEFUSE_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VEFUSE_OC_SHIFT              4
#define PMIC_RG_INT_RAW_STATUS_VCN33_1_OC_ADDR              \
	MT6359_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VCN33_1_OC_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_VCN33_1_OC_SHIFT             5
#define PMIC_RG_INT_RAW_STATUS_VCN33_2_OC_ADDR              \
	MT6359_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VCN33_2_OC_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_VCN33_2_OC_SHIFT             6
#define PMIC_RG_INT_RAW_STATUS_VCN13_OC_ADDR                \
	MT6359_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VCN13_OC_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_VCN13_OC_SHIFT               7
#define PMIC_RG_INT_RAW_STATUS_VCN18_OC_ADDR                \
	MT6359_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VCN18_OC_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_VCN18_OC_SHIFT               8
#define PMIC_RG_INT_RAW_STATUS_VA09_OC_ADDR                 \
	MT6359_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VA09_OC_MASK                 0x1
#define PMIC_RG_INT_RAW_STATUS_VA09_OC_SHIFT                9
#define PMIC_RG_INT_RAW_STATUS_VCAMIO_OC_ADDR               \
	MT6359_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VCAMIO_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VCAMIO_OC_SHIFT              10
#define PMIC_RG_INT_RAW_STATUS_VA12_OC_ADDR                 \
	MT6359_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VA12_OC_MASK                 0x1
#define PMIC_RG_INT_RAW_STATUS_VA12_OC_SHIFT                11
#define PMIC_RG_INT_RAW_STATUS_VAUX18_OC_ADDR               \
	MT6359_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VAUX18_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VAUX18_OC_SHIFT              12
#define PMIC_RG_INT_RAW_STATUS_VAUD18_OC_ADDR               \
	MT6359_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VAUD18_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VAUD18_OC_SHIFT              13
#define PMIC_RG_INT_RAW_STATUS_VIO18_OC_ADDR                \
	MT6359_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VIO18_OC_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_VIO18_OC_SHIFT               14
#define PMIC_RG_INT_RAW_STATUS_VSRAM_PROC1_OC_ADDR          \
	MT6359_LDO_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VSRAM_PROC1_OC_MASK          0x1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_PROC1_OC_SHIFT         15
#define PMIC_RG_INT_RAW_STATUS_VSRAM_PROC2_OC_ADDR          \
	MT6359_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_PROC2_OC_MASK          0x1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_PROC2_OC_SHIFT         0
#define PMIC_RG_INT_RAW_STATUS_VSRAM_OTHERS_OC_ADDR         \
	MT6359_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_OTHERS_OC_MASK         0x1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_OTHERS_OC_SHIFT        1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_MD_OC_ADDR             \
	MT6359_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_MD_OC_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_VSRAM_MD_OC_SHIFT            2
#define PMIC_RG_INT_RAW_STATUS_VEMC_OC_ADDR                 \
	MT6359_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VEMC_OC_MASK                 0x1
#define PMIC_RG_INT_RAW_STATUS_VEMC_OC_SHIFT                3
#define PMIC_RG_INT_RAW_STATUS_VSIM1_OC_ADDR                \
	MT6359_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VSIM1_OC_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_VSIM1_OC_SHIFT               4
#define PMIC_RG_INT_RAW_STATUS_VSIM2_OC_ADDR                \
	MT6359_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VSIM2_OC_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_VSIM2_OC_SHIFT               5
#define PMIC_RG_INT_RAW_STATUS_VUSB_OC_ADDR                 \
	MT6359_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VUSB_OC_MASK                 0x1
#define PMIC_RG_INT_RAW_STATUS_VUSB_OC_SHIFT                6
#define PMIC_RG_INT_RAW_STATUS_VRFCK_OC_ADDR                \
	MT6359_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VRFCK_OC_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_VRFCK_OC_SHIFT               7
#define PMIC_RG_INT_RAW_STATUS_VBBCK_OC_ADDR                \
	MT6359_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VBBCK_OC_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_VBBCK_OC_SHIFT               8
#define PMIC_RG_INT_RAW_STATUS_VBIF28_OC_ADDR               \
	MT6359_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VBIF28_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VBIF28_OC_SHIFT              9
#define PMIC_RG_INT_RAW_STATUS_VIBR_OC_ADDR                 \
	MT6359_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VIBR_OC_MASK                 0x1
#define PMIC_RG_INT_RAW_STATUS_VIBR_OC_SHIFT                10
#define PMIC_RG_INT_RAW_STATUS_VIO28_OC_ADDR                \
	MT6359_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VIO28_OC_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_VIO28_OC_SHIFT               11
#define PMIC_RG_INT_RAW_STATUS_VM18_OC_ADDR                 \
	MT6359_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VM18_OC_MASK                 0x1
#define PMIC_RG_INT_RAW_STATUS_VM18_OC_SHIFT                12
#define PMIC_RG_INT_RAW_STATUS_VUFS_OC_ADDR                 \
	MT6359_LDO_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_VUFS_OC_MASK                 0x1
#define PMIC_RG_INT_RAW_STATUS_VUFS_OC_SHIFT                13
#define PMIC_RG_LDO_MON_FLAG_SEL_ADDR                       \
	MT6359_LDO_TEST_CON0
#define PMIC_RG_LDO_MON_FLAG_SEL_MASK                       0xFF
#define PMIC_RG_LDO_MON_FLAG_SEL_SHIFT                      0
#define PMIC_RG_LDO_INT_FLAG_EN_ADDR                        \
	MT6359_LDO_TEST_CON0
#define PMIC_RG_LDO_INT_FLAG_EN_MASK                        0x1
#define PMIC_RG_LDO_INT_FLAG_EN_SHIFT                       9
#define PMIC_RG_LDO_MON_GRP_SEL_ADDR                        \
	MT6359_LDO_TEST_CON0
#define PMIC_RG_LDO_MON_GRP_SEL_MASK                        0x1
#define PMIC_RG_LDO_MON_GRP_SEL_SHIFT                       10
#define PMIC_RG_LDO_WDT_MODE_ADDR                           \
	MT6359_LDO_TOP_CON
#define PMIC_RG_LDO_WDT_MODE_MASK                           0x1
#define PMIC_RG_LDO_WDT_MODE_SHIFT                          0
#define PMIC_RG_LDO_DUMMY_LOAD_GATED_DIS_ADDR               \
	MT6359_LDO_TOP_CON
#define PMIC_RG_LDO_DUMMY_LOAD_GATED_DIS_MASK               0x1
#define PMIC_RG_LDO_DUMMY_LOAD_GATED_DIS_SHIFT              1
#define PMIC_RG_LDO_LP_PROT_DISABLE_ADDR                    \
	MT6359_LDO_TOP_CON
#define PMIC_RG_LDO_LP_PROT_DISABLE_MASK                    0x1
#define PMIC_RG_LDO_LP_PROT_DISABLE_SHIFT                   2
#define PMIC_RG_LDO_SLEEP_CTRL_MODE_ADDR                    \
	MT6359_LDO_TOP_CON
#define PMIC_RG_LDO_SLEEP_CTRL_MODE_MASK                    0x1
#define PMIC_RG_LDO_SLEEP_CTRL_MODE_SHIFT                   3
#define PMIC_RG_LDO_TOP_RSV1_ADDR                           \
	MT6359_LDO_TOP_CON
#define PMIC_RG_LDO_TOP_RSV1_MASK                           0xF
#define PMIC_RG_LDO_TOP_RSV1_SHIFT                          8
#define PMIC_RG_LDO_TOP_RSV0_ADDR                           \
	MT6359_LDO_TOP_CON
#define PMIC_RG_LDO_TOP_RSV0_MASK                           0xF
#define PMIC_RG_LDO_TOP_RSV0_SHIFT                          12
#define PMIC_RG_VRTC28_EN_ADDR                              \
	MT6359_VRTC28_CON
#define PMIC_RG_VRTC28_EN_MASK                              0x1
#define PMIC_RG_VRTC28_EN_SHIFT                             1
#define PMIC_DA_VRTC28_EN_ADDR                              \
	MT6359_VRTC28_CON
#define PMIC_DA_VRTC28_EN_MASK                              0x1
#define PMIC_DA_VRTC28_EN_SHIFT                             15
#define PMIC_RG_VAUX18_OFF_ACKTIME_SEL_ADDR                 \
	MT6359_VAUX18_ACK
#define PMIC_RG_VAUX18_OFF_ACKTIME_SEL_MASK                 0x1
#define PMIC_RG_VAUX18_OFF_ACKTIME_SEL_SHIFT                0
#define PMIC_RG_VAUX18_LP_ACKTIME_SEL_ADDR                  \
	MT6359_VAUX18_ACK
#define PMIC_RG_VAUX18_LP_ACKTIME_SEL_MASK                  0x1
#define PMIC_RG_VAUX18_LP_ACKTIME_SEL_SHIFT                 1
#define PMIC_RG_VBIF28_OFF_ACKTIME_SEL_ADDR                 \
	MT6359_VBIF28_ACK
#define PMIC_RG_VBIF28_OFF_ACKTIME_SEL_MASK                 0x1
#define PMIC_RG_VBIF28_OFF_ACKTIME_SEL_SHIFT                0
#define PMIC_RG_VBIF28_LP_ACKTIME_SEL_ADDR                  \
	MT6359_VBIF28_ACK
#define PMIC_RG_VBIF28_LP_ACKTIME_SEL_MASK                  0x1
#define PMIC_RG_VBIF28_LP_ACKTIME_SEL_SHIFT                 1
#define PMIC_RG_VOW_LDO_VSRAM_CORE_DVS_DONE_ADDR            \
	MT6359_VOW_DVS_CON
#define PMIC_RG_VOW_LDO_VSRAM_CORE_DVS_DONE_MASK            0x1
#define PMIC_RG_VOW_LDO_VSRAM_CORE_DVS_DONE_SHIFT           0
#define PMIC_RG_VOW_LDO_VSRAM_CORE_DVS_SW_MODE_ADDR         \
	MT6359_VOW_DVS_CON
#define PMIC_RG_VOW_LDO_VSRAM_CORE_DVS_SW_MODE_MASK         0x1
#define PMIC_RG_VOW_LDO_VSRAM_CORE_DVS_SW_MODE_SHIFT        1
#define PMIC_RG_LDO_VXO22_EN_SW_MODE_ADDR                   \
	MT6359_VXO22_CON
#define PMIC_RG_LDO_VXO22_EN_SW_MODE_MASK                   0x1
#define PMIC_RG_LDO_VXO22_EN_SW_MODE_SHIFT                  0
#define PMIC_RG_LDO_VXO22_EN_TEST_ADDR                      \
	MT6359_VXO22_CON
#define PMIC_RG_LDO_VXO22_EN_TEST_MASK                      0x1
#define PMIC_RG_LDO_VXO22_EN_TEST_SHIFT                     1
#define PMIC_LDO_TOP_ELR_LEN_ADDR                           \
	MT6359_LDO_TOP_ELR_NUM
#define PMIC_LDO_TOP_ELR_LEN_MASK                           0xFF
#define PMIC_LDO_TOP_ELR_LEN_SHIFT                          0
#define PMIC_RG_LDO_VRFCK_ANA_SEL_ADDR                      \
	MT6359_LDO_VRFCK_ELR
#define PMIC_RG_LDO_VRFCK_ANA_SEL_MASK                      0x1
#define PMIC_RG_LDO_VRFCK_ANA_SEL_SHIFT                     0
#define PMIC_RG_LDO_VSRAM_PROC1_VOSEL_LIMIT_SEL_ADDR        \
	MT6359_LDO_VSRAM_VLIMIT_ELR
#define PMIC_RG_LDO_VSRAM_PROC1_VOSEL_LIMIT_SEL_MASK        0x3
#define PMIC_RG_LDO_VSRAM_PROC1_VOSEL_LIMIT_SEL_SHIFT       0
#define PMIC_RG_LDO_VSRAM_PROC2_VOSEL_LIMIT_SEL_ADDR        \
	MT6359_LDO_VSRAM_VLIMIT_ELR
#define PMIC_RG_LDO_VSRAM_PROC2_VOSEL_LIMIT_SEL_MASK        0x3
#define PMIC_RG_LDO_VSRAM_PROC2_VOSEL_LIMIT_SEL_SHIFT       2
#define PMIC_RG_LDO_VSRAM_OTHERS_VOSEL_LIMIT_SEL_ADDR       \
	MT6359_LDO_VSRAM_VLIMIT_ELR
#define PMIC_RG_LDO_VSRAM_OTHERS_VOSEL_LIMIT_SEL_MASK       0x3
#define PMIC_RG_LDO_VSRAM_OTHERS_VOSEL_LIMIT_SEL_SHIFT      4
#define PMIC_RG_LDO_VSRAM_MD_VOSEL_LIMIT_SEL_ADDR           \
	MT6359_LDO_VSRAM_VLIMIT_ELR
#define PMIC_RG_LDO_VSRAM_MD_VOSEL_LIMIT_SEL_MASK           0x3
#define PMIC_RG_LDO_VSRAM_MD_VOSEL_LIMIT_SEL_SHIFT          6
#define PMIC_RG_LDO_VSRAM_PROC1_VOSEL_ADDR                  \
	MT6359_LDO_VSRAM_PROC1_ELR
#define PMIC_RG_LDO_VSRAM_PROC1_VOSEL_MASK                  0x7F
#define PMIC_RG_LDO_VSRAM_PROC1_VOSEL_SHIFT                 0
#define PMIC_RG_LDO_VSRAM_PROC2_VOSEL_ADDR                  \
	MT6359_LDO_VSRAM_PROC2_ELR
#define PMIC_RG_LDO_VSRAM_PROC2_VOSEL_MASK                  0x7F
#define PMIC_RG_LDO_VSRAM_PROC2_VOSEL_SHIFT                 0
#define PMIC_RG_LDO_VSRAM_OTHERS_VOSEL_ADDR                 \
	MT6359_LDO_VSRAM_OTHERS_ELR
#define PMIC_RG_LDO_VSRAM_OTHERS_VOSEL_MASK                 0x7F
#define PMIC_RG_LDO_VSRAM_OTHERS_VOSEL_SHIFT                0
#define PMIC_RG_LDO_VSRAM_MD_VOSEL_ADDR                     \
	MT6359_LDO_VSRAM_MD_ELR
#define PMIC_RG_LDO_VSRAM_MD_VOSEL_MASK                     0x7F
#define PMIC_RG_LDO_VSRAM_MD_VOSEL_SHIFT                    0
#define PMIC_RG_VEMC_VOSEL_0_ADDR                           \
	MT6359_LDO_VEMC_ELR_0
#define PMIC_RG_VEMC_VOSEL_0_MASK                           0xF
#define PMIC_RG_VEMC_VOSEL_0_SHIFT                          0
#define PMIC_RG_VEMC_VOCAL_0_ADDR                           \
	MT6359_LDO_VEMC_ELR_0
#define PMIC_RG_VEMC_VOCAL_0_MASK                           0xF
#define PMIC_RG_VEMC_VOCAL_0_SHIFT                          4
#define PMIC_RG_VEMC_VOTRIM_0_ADDR                          \
	MT6359_LDO_VEMC_ELR_0
#define PMIC_RG_VEMC_VOTRIM_0_MASK                          0xF
#define PMIC_RG_VEMC_VOTRIM_0_SHIFT                         8
#define PMIC_RG_VEMC_VOSEL_1_ADDR                           \
	MT6359_LDO_VEMC_ELR_1
#define PMIC_RG_VEMC_VOSEL_1_MASK                           0xF
#define PMIC_RG_VEMC_VOSEL_1_SHIFT                          0
#define PMIC_RG_VEMC_VOCAL_1_ADDR                           \
	MT6359_LDO_VEMC_ELR_1
#define PMIC_RG_VEMC_VOCAL_1_MASK                           0xF
#define PMIC_RG_VEMC_VOCAL_1_SHIFT                          4
#define PMIC_RG_VEMC_VOTRIM_1_ADDR                          \
	MT6359_LDO_VEMC_ELR_1
#define PMIC_RG_VEMC_VOTRIM_1_MASK                          0xF
#define PMIC_RG_VEMC_VOTRIM_1_SHIFT                         8
#define PMIC_LDO_GNR0_ANA_ID_ADDR                           \
	MT6359_LDO_GNR0_DSN_ID
#define PMIC_LDO_GNR0_ANA_ID_MASK                           0xFF
#define PMIC_LDO_GNR0_ANA_ID_SHIFT                          0
#define PMIC_LDO_GNR0_DIG_ID_ADDR                           \
	MT6359_LDO_GNR0_DSN_ID
#define PMIC_LDO_GNR0_DIG_ID_MASK                           0xFF
#define PMIC_LDO_GNR0_DIG_ID_SHIFT                          8
#define PMIC_LDO_GNR0_ANA_MINOR_REV_ADDR                    \
	MT6359_LDO_GNR0_DSN_REV0
#define PMIC_LDO_GNR0_ANA_MINOR_REV_MASK                    0xF
#define PMIC_LDO_GNR0_ANA_MINOR_REV_SHIFT                   0
#define PMIC_LDO_GNR0_ANA_MAJOR_REV_ADDR                    \
	MT6359_LDO_GNR0_DSN_REV0
#define PMIC_LDO_GNR0_ANA_MAJOR_REV_MASK                    0xF
#define PMIC_LDO_GNR0_ANA_MAJOR_REV_SHIFT                   4
#define PMIC_LDO_GNR0_DIG_MINOR_REV_ADDR                    \
	MT6359_LDO_GNR0_DSN_REV0
#define PMIC_LDO_GNR0_DIG_MINOR_REV_MASK                    0xF
#define PMIC_LDO_GNR0_DIG_MINOR_REV_SHIFT                   8
#define PMIC_LDO_GNR0_DIG_MAJOR_REV_ADDR                    \
	MT6359_LDO_GNR0_DSN_REV0
#define PMIC_LDO_GNR0_DIG_MAJOR_REV_MASK                    0xF
#define PMIC_LDO_GNR0_DIG_MAJOR_REV_SHIFT                   12
#define PMIC_LDO_GNR0_DSN_CBS_ADDR                          \
	MT6359_LDO_GNR0_DSN_DBI
#define PMIC_LDO_GNR0_DSN_CBS_MASK                          0x3
#define PMIC_LDO_GNR0_DSN_CBS_SHIFT                         0
#define PMIC_LDO_GNR0_DSN_BIX_ADDR                          \
	MT6359_LDO_GNR0_DSN_DBI
#define PMIC_LDO_GNR0_DSN_BIX_MASK                          0x3
#define PMIC_LDO_GNR0_DSN_BIX_SHIFT                         2
#define PMIC_LDO_GNR0_DSN_ESP_ADDR                          \
	MT6359_LDO_GNR0_DSN_DBI
#define PMIC_LDO_GNR0_DSN_ESP_MASK                          0xFF
#define PMIC_LDO_GNR0_DSN_ESP_SHIFT                         8
#define PMIC_LDO_GNR0_DSN_FPI_ADDR                          \
	MT6359_LDO_GNR0_DSN_DXI
#define PMIC_LDO_GNR0_DSN_FPI_MASK                          0xFF
#define PMIC_LDO_GNR0_DSN_FPI_SHIFT                         0
#define PMIC_RG_LDO_VFE28_EN_ADDR                           \
	MT6359_LDO_VFE28_CON0
#define PMIC_RG_LDO_VFE28_EN_MASK                           0x1
#define PMIC_RG_LDO_VFE28_EN_SHIFT                          0
#define PMIC_RG_LDO_VFE28_LP_ADDR                           \
	MT6359_LDO_VFE28_CON0
#define PMIC_RG_LDO_VFE28_LP_MASK                           0x1
#define PMIC_RG_LDO_VFE28_LP_SHIFT                          1
#define PMIC_RG_LDO_VFE28_STBTD_ADDR                        \
	MT6359_LDO_VFE28_CON1
#define PMIC_RG_LDO_VFE28_STBTD_MASK                        0x3
#define PMIC_RG_LDO_VFE28_STBTD_SHIFT                       0
#define PMIC_RG_LDO_VFE28_ULP_ADDR                          \
	MT6359_LDO_VFE28_CON1
#define PMIC_RG_LDO_VFE28_ULP_MASK                          0x1
#define PMIC_RG_LDO_VFE28_ULP_SHIFT                         2
#define PMIC_RG_LDO_VFE28_OCFB_EN_ADDR                      \
	MT6359_LDO_VFE28_CON1
#define PMIC_RG_LDO_VFE28_OCFB_EN_MASK                      0x1
#define PMIC_RG_LDO_VFE28_OCFB_EN_SHIFT                     4
#define PMIC_RG_LDO_VFE28_OC_MODE_ADDR                      \
	MT6359_LDO_VFE28_CON1
#define PMIC_RG_LDO_VFE28_OC_MODE_MASK                      0x1
#define PMIC_RG_LDO_VFE28_OC_MODE_SHIFT                     5
#define PMIC_RG_LDO_VFE28_OC_TSEL_ADDR                      \
	MT6359_LDO_VFE28_CON1
#define PMIC_RG_LDO_VFE28_OC_TSEL_MASK                      0x1
#define PMIC_RG_LDO_VFE28_OC_TSEL_SHIFT                     6
#define PMIC_RG_LDO_VFE28_DUMMY_LOAD_ADDR                   \
	MT6359_LDO_VFE28_CON1
#define PMIC_RG_LDO_VFE28_DUMMY_LOAD_MASK                   0x3
#define PMIC_RG_LDO_VFE28_DUMMY_LOAD_SHIFT                  8
#define PMIC_RG_LDO_VFE28_OP_MODE_ADDR                      \
	MT6359_LDO_VFE28_CON1
#define PMIC_RG_LDO_VFE28_OP_MODE_MASK                      0x7
#define PMIC_RG_LDO_VFE28_OP_MODE_SHIFT                     10
#define PMIC_RG_LDO_VFE28_CK_SW_MODE_ADDR                   \
	MT6359_LDO_VFE28_CON1
#define PMIC_RG_LDO_VFE28_CK_SW_MODE_MASK                   0x1
#define PMIC_RG_LDO_VFE28_CK_SW_MODE_SHIFT                  15
#define PMIC_DA_VFE28_B_EN_ADDR                             \
	MT6359_LDO_VFE28_MON
#define PMIC_DA_VFE28_B_EN_MASK                             0x1
#define PMIC_DA_VFE28_B_EN_SHIFT                            0
#define PMIC_DA_VFE28_B_STB_ADDR                            \
	MT6359_LDO_VFE28_MON
#define PMIC_DA_VFE28_B_STB_MASK                            0x1
#define PMIC_DA_VFE28_B_STB_SHIFT                           1
#define PMIC_DA_VFE28_B_LP_ADDR                             \
	MT6359_LDO_VFE28_MON
#define PMIC_DA_VFE28_B_LP_MASK                             0x1
#define PMIC_DA_VFE28_B_LP_SHIFT                            2
#define PMIC_DA_VFE28_L_EN_ADDR                             \
	MT6359_LDO_VFE28_MON
#define PMIC_DA_VFE28_L_EN_MASK                             0x1
#define PMIC_DA_VFE28_L_EN_SHIFT                            3
#define PMIC_DA_VFE28_L_STB_ADDR                            \
	MT6359_LDO_VFE28_MON
#define PMIC_DA_VFE28_L_STB_MASK                            0x1
#define PMIC_DA_VFE28_L_STB_SHIFT                           4
#define PMIC_DA_VFE28_OCFB_EN_ADDR                          \
	MT6359_LDO_VFE28_MON
#define PMIC_DA_VFE28_OCFB_EN_MASK                          0x1
#define PMIC_DA_VFE28_OCFB_EN_SHIFT                         5
#define PMIC_DA_VFE28_DUMMY_LOAD_ADDR                       \
	MT6359_LDO_VFE28_MON
#define PMIC_DA_VFE28_DUMMY_LOAD_MASK                       0x3
#define PMIC_DA_VFE28_DUMMY_LOAD_SHIFT                      6
#define PMIC_RG_LDO_VFE28_HW0_OP_EN_ADDR                    \
	MT6359_LDO_VFE28_OP_EN
#define PMIC_RG_LDO_VFE28_HW0_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VFE28_HW0_OP_EN_SHIFT                   0
#define PMIC_RG_LDO_VFE28_HW1_OP_EN_ADDR                    \
	MT6359_LDO_VFE28_OP_EN
#define PMIC_RG_LDO_VFE28_HW1_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VFE28_HW1_OP_EN_SHIFT                   1
#define PMIC_RG_LDO_VFE28_HW2_OP_EN_ADDR                    \
	MT6359_LDO_VFE28_OP_EN
#define PMIC_RG_LDO_VFE28_HW2_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VFE28_HW2_OP_EN_SHIFT                   2
#define PMIC_RG_LDO_VFE28_HW3_OP_EN_ADDR                    \
	MT6359_LDO_VFE28_OP_EN
#define PMIC_RG_LDO_VFE28_HW3_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VFE28_HW3_OP_EN_SHIFT                   3
#define PMIC_RG_LDO_VFE28_HW4_OP_EN_ADDR                    \
	MT6359_LDO_VFE28_OP_EN
#define PMIC_RG_LDO_VFE28_HW4_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VFE28_HW4_OP_EN_SHIFT                   4
#define PMIC_RG_LDO_VFE28_HW5_OP_EN_ADDR                    \
	MT6359_LDO_VFE28_OP_EN
#define PMIC_RG_LDO_VFE28_HW5_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VFE28_HW5_OP_EN_SHIFT                   5
#define PMIC_RG_LDO_VFE28_HW6_OP_EN_ADDR                    \
	MT6359_LDO_VFE28_OP_EN
#define PMIC_RG_LDO_VFE28_HW6_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VFE28_HW6_OP_EN_SHIFT                   6
#define PMIC_RG_LDO_VFE28_HW7_OP_EN_ADDR                    \
	MT6359_LDO_VFE28_OP_EN
#define PMIC_RG_LDO_VFE28_HW7_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VFE28_HW7_OP_EN_SHIFT                   7
#define PMIC_RG_LDO_VFE28_HW8_OP_EN_ADDR                    \
	MT6359_LDO_VFE28_OP_EN
#define PMIC_RG_LDO_VFE28_HW8_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VFE28_HW8_OP_EN_SHIFT                   8
#define PMIC_RG_LDO_VFE28_HW9_OP_EN_ADDR                    \
	MT6359_LDO_VFE28_OP_EN
#define PMIC_RG_LDO_VFE28_HW9_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VFE28_HW9_OP_EN_SHIFT                   9
#define PMIC_RG_LDO_VFE28_HW10_OP_EN_ADDR                   \
	MT6359_LDO_VFE28_OP_EN
#define PMIC_RG_LDO_VFE28_HW10_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VFE28_HW10_OP_EN_SHIFT                  10
#define PMIC_RG_LDO_VFE28_HW11_OP_EN_ADDR                   \
	MT6359_LDO_VFE28_OP_EN
#define PMIC_RG_LDO_VFE28_HW11_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VFE28_HW11_OP_EN_SHIFT                  11
#define PMIC_RG_LDO_VFE28_HW12_OP_EN_ADDR                   \
	MT6359_LDO_VFE28_OP_EN
#define PMIC_RG_LDO_VFE28_HW12_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VFE28_HW12_OP_EN_SHIFT                  12
#define PMIC_RG_LDO_VFE28_HW13_OP_EN_ADDR                   \
	MT6359_LDO_VFE28_OP_EN
#define PMIC_RG_LDO_VFE28_HW13_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VFE28_HW13_OP_EN_SHIFT                  13
#define PMIC_RG_LDO_VFE28_HW14_OP_EN_ADDR                   \
	MT6359_LDO_VFE28_OP_EN
#define PMIC_RG_LDO_VFE28_HW14_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VFE28_HW14_OP_EN_SHIFT                  14
#define PMIC_RG_LDO_VFE28_SW_OP_EN_ADDR                     \
	MT6359_LDO_VFE28_OP_EN
#define PMIC_RG_LDO_VFE28_SW_OP_EN_MASK                     0x1
#define PMIC_RG_LDO_VFE28_SW_OP_EN_SHIFT                    15
#define PMIC_RG_LDO_VFE28_OP_EN_SET_ADDR                    \
	MT6359_LDO_VFE28_OP_EN_SET
#define PMIC_RG_LDO_VFE28_OP_EN_SET_MASK                    0xFFFF
#define PMIC_RG_LDO_VFE28_OP_EN_SET_SHIFT                   0
#define PMIC_RG_LDO_VFE28_OP_EN_CLR_ADDR                    \
	MT6359_LDO_VFE28_OP_EN_CLR
#define PMIC_RG_LDO_VFE28_OP_EN_CLR_MASK                    0xFFFF
#define PMIC_RG_LDO_VFE28_OP_EN_CLR_SHIFT                   0
#define PMIC_RG_LDO_VFE28_HW0_OP_CFG_ADDR                   \
	MT6359_LDO_VFE28_OP_CFG
#define PMIC_RG_LDO_VFE28_HW0_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VFE28_HW0_OP_CFG_SHIFT                  0
#define PMIC_RG_LDO_VFE28_HW1_OP_CFG_ADDR                   \
	MT6359_LDO_VFE28_OP_CFG
#define PMIC_RG_LDO_VFE28_HW1_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VFE28_HW1_OP_CFG_SHIFT                  1
#define PMIC_RG_LDO_VFE28_HW2_OP_CFG_ADDR                   \
	MT6359_LDO_VFE28_OP_CFG
#define PMIC_RG_LDO_VFE28_HW2_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VFE28_HW2_OP_CFG_SHIFT                  2
#define PMIC_RG_LDO_VFE28_HW3_OP_CFG_ADDR                   \
	MT6359_LDO_VFE28_OP_CFG
#define PMIC_RG_LDO_VFE28_HW3_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VFE28_HW3_OP_CFG_SHIFT                  3
#define PMIC_RG_LDO_VFE28_HW4_OP_CFG_ADDR                   \
	MT6359_LDO_VFE28_OP_CFG
#define PMIC_RG_LDO_VFE28_HW4_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VFE28_HW4_OP_CFG_SHIFT                  4
#define PMIC_RG_LDO_VFE28_HW5_OP_CFG_ADDR                   \
	MT6359_LDO_VFE28_OP_CFG
#define PMIC_RG_LDO_VFE28_HW5_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VFE28_HW5_OP_CFG_SHIFT                  5
#define PMIC_RG_LDO_VFE28_HW6_OP_CFG_ADDR                   \
	MT6359_LDO_VFE28_OP_CFG
#define PMIC_RG_LDO_VFE28_HW6_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VFE28_HW6_OP_CFG_SHIFT                  6
#define PMIC_RG_LDO_VFE28_HW7_OP_CFG_ADDR                   \
	MT6359_LDO_VFE28_OP_CFG
#define PMIC_RG_LDO_VFE28_HW7_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VFE28_HW7_OP_CFG_SHIFT                  7
#define PMIC_RG_LDO_VFE28_HW8_OP_CFG_ADDR                   \
	MT6359_LDO_VFE28_OP_CFG
#define PMIC_RG_LDO_VFE28_HW8_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VFE28_HW8_OP_CFG_SHIFT                  8
#define PMIC_RG_LDO_VFE28_HW9_OP_CFG_ADDR                   \
	MT6359_LDO_VFE28_OP_CFG
#define PMIC_RG_LDO_VFE28_HW9_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VFE28_HW9_OP_CFG_SHIFT                  9
#define PMIC_RG_LDO_VFE28_HW10_OP_CFG_ADDR                  \
	MT6359_LDO_VFE28_OP_CFG
#define PMIC_RG_LDO_VFE28_HW10_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VFE28_HW10_OP_CFG_SHIFT                 10
#define PMIC_RG_LDO_VFE28_HW11_OP_CFG_ADDR                  \
	MT6359_LDO_VFE28_OP_CFG
#define PMIC_RG_LDO_VFE28_HW11_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VFE28_HW11_OP_CFG_SHIFT                 11
#define PMIC_RG_LDO_VFE28_HW12_OP_CFG_ADDR                  \
	MT6359_LDO_VFE28_OP_CFG
#define PMIC_RG_LDO_VFE28_HW12_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VFE28_HW12_OP_CFG_SHIFT                 12
#define PMIC_RG_LDO_VFE28_HW13_OP_CFG_ADDR                  \
	MT6359_LDO_VFE28_OP_CFG
#define PMIC_RG_LDO_VFE28_HW13_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VFE28_HW13_OP_CFG_SHIFT                 13
#define PMIC_RG_LDO_VFE28_HW14_OP_CFG_ADDR                  \
	MT6359_LDO_VFE28_OP_CFG
#define PMIC_RG_LDO_VFE28_HW14_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VFE28_HW14_OP_CFG_SHIFT                 14
#define PMIC_RG_LDO_VFE28_SW_OP_CFG_ADDR                    \
	MT6359_LDO_VFE28_OP_CFG
#define PMIC_RG_LDO_VFE28_SW_OP_CFG_MASK                    0x1
#define PMIC_RG_LDO_VFE28_SW_OP_CFG_SHIFT                   15
#define PMIC_RG_LDO_VFE28_OP_CFG_SET_ADDR                   \
	MT6359_LDO_VFE28_OP_CFG_SET
#define PMIC_RG_LDO_VFE28_OP_CFG_SET_MASK                   0xFFFF
#define PMIC_RG_LDO_VFE28_OP_CFG_SET_SHIFT                  0
#define PMIC_RG_LDO_VFE28_OP_CFG_CLR_ADDR                   \
	MT6359_LDO_VFE28_OP_CFG_CLR
#define PMIC_RG_LDO_VFE28_OP_CFG_CLR_MASK                   0xFFFF
#define PMIC_RG_LDO_VFE28_OP_CFG_CLR_SHIFT                  0
#define PMIC_RG_LDO_VXO22_EN_ADDR                           \
	MT6359_LDO_VXO22_CON0
#define PMIC_RG_LDO_VXO22_EN_MASK                           0x1
#define PMIC_RG_LDO_VXO22_EN_SHIFT                          0
#define PMIC_RG_LDO_VXO22_LP_ADDR                           \
	MT6359_LDO_VXO22_CON0
#define PMIC_RG_LDO_VXO22_LP_MASK                           0x1
#define PMIC_RG_LDO_VXO22_LP_SHIFT                          1
#define PMIC_RG_LDO_VXO22_STBTD_ADDR                        \
	MT6359_LDO_VXO22_CON1
#define PMIC_RG_LDO_VXO22_STBTD_MASK                        0x3
#define PMIC_RG_LDO_VXO22_STBTD_SHIFT                       0
#define PMIC_RG_LDO_VXO22_ULP_ADDR                          \
	MT6359_LDO_VXO22_CON1
#define PMIC_RG_LDO_VXO22_ULP_MASK                          0x1
#define PMIC_RG_LDO_VXO22_ULP_SHIFT                         2
#define PMIC_RG_LDO_VXO22_OCFB_EN_ADDR                      \
	MT6359_LDO_VXO22_CON1
#define PMIC_RG_LDO_VXO22_OCFB_EN_MASK                      0x1
#define PMIC_RG_LDO_VXO22_OCFB_EN_SHIFT                     4
#define PMIC_RG_LDO_VXO22_OC_MODE_ADDR                      \
	MT6359_LDO_VXO22_CON1
#define PMIC_RG_LDO_VXO22_OC_MODE_MASK                      0x1
#define PMIC_RG_LDO_VXO22_OC_MODE_SHIFT                     5
#define PMIC_RG_LDO_VXO22_OC_TSEL_ADDR                      \
	MT6359_LDO_VXO22_CON1
#define PMIC_RG_LDO_VXO22_OC_TSEL_MASK                      0x1
#define PMIC_RG_LDO_VXO22_OC_TSEL_SHIFT                     6
#define PMIC_RG_LDO_VXO22_DUMMY_LOAD_ADDR                   \
	MT6359_LDO_VXO22_CON1
#define PMIC_RG_LDO_VXO22_DUMMY_LOAD_MASK                   0x3
#define PMIC_RG_LDO_VXO22_DUMMY_LOAD_SHIFT                  8
#define PMIC_RG_LDO_VXO22_OP_MODE_ADDR                      \
	MT6359_LDO_VXO22_CON1
#define PMIC_RG_LDO_VXO22_OP_MODE_MASK                      0x7
#define PMIC_RG_LDO_VXO22_OP_MODE_SHIFT                     10
#define PMIC_RG_LDO_VXO22_CK_SW_MODE_ADDR                   \
	MT6359_LDO_VXO22_CON1
#define PMIC_RG_LDO_VXO22_CK_SW_MODE_MASK                   0x1
#define PMIC_RG_LDO_VXO22_CK_SW_MODE_SHIFT                  15
#define PMIC_DA_VXO22_B_EN_ADDR                             \
	MT6359_LDO_VXO22_MON
#define PMIC_DA_VXO22_B_EN_MASK                             0x1
#define PMIC_DA_VXO22_B_EN_SHIFT                            0
#define PMIC_DA_VXO22_B_STB_ADDR                            \
	MT6359_LDO_VXO22_MON
#define PMIC_DA_VXO22_B_STB_MASK                            0x1
#define PMIC_DA_VXO22_B_STB_SHIFT                           1
#define PMIC_DA_VXO22_B_LP_ADDR                             \
	MT6359_LDO_VXO22_MON
#define PMIC_DA_VXO22_B_LP_MASK                             0x1
#define PMIC_DA_VXO22_B_LP_SHIFT                            2
#define PMIC_DA_VXO22_L_EN_ADDR                             \
	MT6359_LDO_VXO22_MON
#define PMIC_DA_VXO22_L_EN_MASK                             0x1
#define PMIC_DA_VXO22_L_EN_SHIFT                            3
#define PMIC_DA_VXO22_L_STB_ADDR                            \
	MT6359_LDO_VXO22_MON
#define PMIC_DA_VXO22_L_STB_MASK                            0x1
#define PMIC_DA_VXO22_L_STB_SHIFT                           4
#define PMIC_DA_VXO22_OCFB_EN_ADDR                          \
	MT6359_LDO_VXO22_MON
#define PMIC_DA_VXO22_OCFB_EN_MASK                          0x1
#define PMIC_DA_VXO22_OCFB_EN_SHIFT                         5
#define PMIC_DA_VXO22_DUMMY_LOAD_ADDR                       \
	MT6359_LDO_VXO22_MON
#define PMIC_DA_VXO22_DUMMY_LOAD_MASK                       0x3
#define PMIC_DA_VXO22_DUMMY_LOAD_SHIFT                      6
#define PMIC_RG_LDO_VXO22_HW0_OP_EN_ADDR                    \
	MT6359_LDO_VXO22_OP_EN
#define PMIC_RG_LDO_VXO22_HW0_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VXO22_HW0_OP_EN_SHIFT                   0
#define PMIC_RG_LDO_VXO22_HW1_OP_EN_ADDR                    \
	MT6359_LDO_VXO22_OP_EN
#define PMIC_RG_LDO_VXO22_HW1_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VXO22_HW1_OP_EN_SHIFT                   1
#define PMIC_RG_LDO_VXO22_HW2_OP_EN_ADDR                    \
	MT6359_LDO_VXO22_OP_EN
#define PMIC_RG_LDO_VXO22_HW2_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VXO22_HW2_OP_EN_SHIFT                   2
#define PMIC_RG_LDO_VXO22_HW3_OP_EN_ADDR                    \
	MT6359_LDO_VXO22_OP_EN
#define PMIC_RG_LDO_VXO22_HW3_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VXO22_HW3_OP_EN_SHIFT                   3
#define PMIC_RG_LDO_VXO22_HW4_OP_EN_ADDR                    \
	MT6359_LDO_VXO22_OP_EN
#define PMIC_RG_LDO_VXO22_HW4_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VXO22_HW4_OP_EN_SHIFT                   4
#define PMIC_RG_LDO_VXO22_HW5_OP_EN_ADDR                    \
	MT6359_LDO_VXO22_OP_EN
#define PMIC_RG_LDO_VXO22_HW5_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VXO22_HW5_OP_EN_SHIFT                   5
#define PMIC_RG_LDO_VXO22_HW6_OP_EN_ADDR                    \
	MT6359_LDO_VXO22_OP_EN
#define PMIC_RG_LDO_VXO22_HW6_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VXO22_HW6_OP_EN_SHIFT                   6
#define PMIC_RG_LDO_VXO22_HW7_OP_EN_ADDR                    \
	MT6359_LDO_VXO22_OP_EN
#define PMIC_RG_LDO_VXO22_HW7_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VXO22_HW7_OP_EN_SHIFT                   7
#define PMIC_RG_LDO_VXO22_HW8_OP_EN_ADDR                    \
	MT6359_LDO_VXO22_OP_EN
#define PMIC_RG_LDO_VXO22_HW8_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VXO22_HW8_OP_EN_SHIFT                   8
#define PMIC_RG_LDO_VXO22_HW9_OP_EN_ADDR                    \
	MT6359_LDO_VXO22_OP_EN
#define PMIC_RG_LDO_VXO22_HW9_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VXO22_HW9_OP_EN_SHIFT                   9
#define PMIC_RG_LDO_VXO22_HW10_OP_EN_ADDR                   \
	MT6359_LDO_VXO22_OP_EN
#define PMIC_RG_LDO_VXO22_HW10_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VXO22_HW10_OP_EN_SHIFT                  10
#define PMIC_RG_LDO_VXO22_HW11_OP_EN_ADDR                   \
	MT6359_LDO_VXO22_OP_EN
#define PMIC_RG_LDO_VXO22_HW11_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VXO22_HW11_OP_EN_SHIFT                  11
#define PMIC_RG_LDO_VXO22_HW12_OP_EN_ADDR                   \
	MT6359_LDO_VXO22_OP_EN
#define PMIC_RG_LDO_VXO22_HW12_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VXO22_HW12_OP_EN_SHIFT                  12
#define PMIC_RG_LDO_VXO22_HW13_OP_EN_ADDR                   \
	MT6359_LDO_VXO22_OP_EN
#define PMIC_RG_LDO_VXO22_HW13_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VXO22_HW13_OP_EN_SHIFT                  13
#define PMIC_RG_LDO_VXO22_HW14_OP_EN_ADDR                   \
	MT6359_LDO_VXO22_OP_EN
#define PMIC_RG_LDO_VXO22_HW14_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VXO22_HW14_OP_EN_SHIFT                  14
#define PMIC_RG_LDO_VXO22_SW_OP_EN_ADDR                     \
	MT6359_LDO_VXO22_OP_EN
#define PMIC_RG_LDO_VXO22_SW_OP_EN_MASK                     0x1
#define PMIC_RG_LDO_VXO22_SW_OP_EN_SHIFT                    15
#define PMIC_RG_LDO_VXO22_OP_EN_SET_ADDR                    \
	MT6359_LDO_VXO22_OP_EN_SET
#define PMIC_RG_LDO_VXO22_OP_EN_SET_MASK                    0xFFFF
#define PMIC_RG_LDO_VXO22_OP_EN_SET_SHIFT                   0
#define PMIC_RG_LDO_VXO22_OP_EN_CLR_ADDR                    \
	MT6359_LDO_VXO22_OP_EN_CLR
#define PMIC_RG_LDO_VXO22_OP_EN_CLR_MASK                    0xFFFF
#define PMIC_RG_LDO_VXO22_OP_EN_CLR_SHIFT                   0
#define PMIC_RG_LDO_VXO22_HW0_OP_CFG_ADDR                   \
	MT6359_LDO_VXO22_OP_CFG
#define PMIC_RG_LDO_VXO22_HW0_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VXO22_HW0_OP_CFG_SHIFT                  0
#define PMIC_RG_LDO_VXO22_HW1_OP_CFG_ADDR                   \
	MT6359_LDO_VXO22_OP_CFG
#define PMIC_RG_LDO_VXO22_HW1_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VXO22_HW1_OP_CFG_SHIFT                  1
#define PMIC_RG_LDO_VXO22_HW2_OP_CFG_ADDR                   \
	MT6359_LDO_VXO22_OP_CFG
#define PMIC_RG_LDO_VXO22_HW2_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VXO22_HW2_OP_CFG_SHIFT                  2
#define PMIC_RG_LDO_VXO22_HW3_OP_CFG_ADDR                   \
	MT6359_LDO_VXO22_OP_CFG
#define PMIC_RG_LDO_VXO22_HW3_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VXO22_HW3_OP_CFG_SHIFT                  3
#define PMIC_RG_LDO_VXO22_HW4_OP_CFG_ADDR                   \
	MT6359_LDO_VXO22_OP_CFG
#define PMIC_RG_LDO_VXO22_HW4_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VXO22_HW4_OP_CFG_SHIFT                  4
#define PMIC_RG_LDO_VXO22_HW5_OP_CFG_ADDR                   \
	MT6359_LDO_VXO22_OP_CFG
#define PMIC_RG_LDO_VXO22_HW5_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VXO22_HW5_OP_CFG_SHIFT                  5
#define PMIC_RG_LDO_VXO22_HW6_OP_CFG_ADDR                   \
	MT6359_LDO_VXO22_OP_CFG
#define PMIC_RG_LDO_VXO22_HW6_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VXO22_HW6_OP_CFG_SHIFT                  6
#define PMIC_RG_LDO_VXO22_HW7_OP_CFG_ADDR                   \
	MT6359_LDO_VXO22_OP_CFG
#define PMIC_RG_LDO_VXO22_HW7_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VXO22_HW7_OP_CFG_SHIFT                  7
#define PMIC_RG_LDO_VXO22_HW8_OP_CFG_ADDR                   \
	MT6359_LDO_VXO22_OP_CFG
#define PMIC_RG_LDO_VXO22_HW8_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VXO22_HW8_OP_CFG_SHIFT                  8
#define PMIC_RG_LDO_VXO22_HW9_OP_CFG_ADDR                   \
	MT6359_LDO_VXO22_OP_CFG
#define PMIC_RG_LDO_VXO22_HW9_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VXO22_HW9_OP_CFG_SHIFT                  9
#define PMIC_RG_LDO_VXO22_HW10_OP_CFG_ADDR                  \
	MT6359_LDO_VXO22_OP_CFG
#define PMIC_RG_LDO_VXO22_HW10_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VXO22_HW10_OP_CFG_SHIFT                 10
#define PMIC_RG_LDO_VXO22_HW11_OP_CFG_ADDR                  \
	MT6359_LDO_VXO22_OP_CFG
#define PMIC_RG_LDO_VXO22_HW11_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VXO22_HW11_OP_CFG_SHIFT                 11
#define PMIC_RG_LDO_VXO22_HW12_OP_CFG_ADDR                  \
	MT6359_LDO_VXO22_OP_CFG
#define PMIC_RG_LDO_VXO22_HW12_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VXO22_HW12_OP_CFG_SHIFT                 12
#define PMIC_RG_LDO_VXO22_HW13_OP_CFG_ADDR                  \
	MT6359_LDO_VXO22_OP_CFG
#define PMIC_RG_LDO_VXO22_HW13_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VXO22_HW13_OP_CFG_SHIFT                 13
#define PMIC_RG_LDO_VXO22_HW14_OP_CFG_ADDR                  \
	MT6359_LDO_VXO22_OP_CFG
#define PMIC_RG_LDO_VXO22_HW14_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VXO22_HW14_OP_CFG_SHIFT                 14
#define PMIC_RG_LDO_VXO22_SW_OP_CFG_ADDR                    \
	MT6359_LDO_VXO22_OP_CFG
#define PMIC_RG_LDO_VXO22_SW_OP_CFG_MASK                    0x1
#define PMIC_RG_LDO_VXO22_SW_OP_CFG_SHIFT                   15
#define PMIC_RG_LDO_VXO22_OP_CFG_SET_ADDR                   \
	MT6359_LDO_VXO22_OP_CFG_SET
#define PMIC_RG_LDO_VXO22_OP_CFG_SET_MASK                   0xFFFF
#define PMIC_RG_LDO_VXO22_OP_CFG_SET_SHIFT                  0
#define PMIC_RG_LDO_VXO22_OP_CFG_CLR_ADDR                   \
	MT6359_LDO_VXO22_OP_CFG_CLR
#define PMIC_RG_LDO_VXO22_OP_CFG_CLR_MASK                   0xFFFF
#define PMIC_RG_LDO_VXO22_OP_CFG_CLR_SHIFT                  0
#define PMIC_RG_LDO_VRF18_EN_ADDR                           \
	MT6359_LDO_VRF18_CON0
#define PMIC_RG_LDO_VRF18_EN_MASK                           0x1
#define PMIC_RG_LDO_VRF18_EN_SHIFT                          0
#define PMIC_RG_LDO_VRF18_LP_ADDR                           \
	MT6359_LDO_VRF18_CON0
#define PMIC_RG_LDO_VRF18_LP_MASK                           0x1
#define PMIC_RG_LDO_VRF18_LP_SHIFT                          1
#define PMIC_RG_LDO_VRF18_STBTD_ADDR                        \
	MT6359_LDO_VRF18_CON1
#define PMIC_RG_LDO_VRF18_STBTD_MASK                        0x3
#define PMIC_RG_LDO_VRF18_STBTD_SHIFT                       0
#define PMIC_RG_LDO_VRF18_ULP_ADDR                          \
	MT6359_LDO_VRF18_CON1
#define PMIC_RG_LDO_VRF18_ULP_MASK                          0x1
#define PMIC_RG_LDO_VRF18_ULP_SHIFT                         2
#define PMIC_RG_LDO_VRF18_OCFB_EN_ADDR                      \
	MT6359_LDO_VRF18_CON1
#define PMIC_RG_LDO_VRF18_OCFB_EN_MASK                      0x1
#define PMIC_RG_LDO_VRF18_OCFB_EN_SHIFT                     4
#define PMIC_RG_LDO_VRF18_OC_MODE_ADDR                      \
	MT6359_LDO_VRF18_CON1
#define PMIC_RG_LDO_VRF18_OC_MODE_MASK                      0x1
#define PMIC_RG_LDO_VRF18_OC_MODE_SHIFT                     5
#define PMIC_RG_LDO_VRF18_OC_TSEL_ADDR                      \
	MT6359_LDO_VRF18_CON1
#define PMIC_RG_LDO_VRF18_OC_TSEL_MASK                      0x1
#define PMIC_RG_LDO_VRF18_OC_TSEL_SHIFT                     6
#define PMIC_RG_LDO_VRF18_DUMMY_LOAD_ADDR                   \
	MT6359_LDO_VRF18_CON1
#define PMIC_RG_LDO_VRF18_DUMMY_LOAD_MASK                   0x3
#define PMIC_RG_LDO_VRF18_DUMMY_LOAD_SHIFT                  8
#define PMIC_RG_LDO_VRF18_OP_MODE_ADDR                      \
	MT6359_LDO_VRF18_CON1
#define PMIC_RG_LDO_VRF18_OP_MODE_MASK                      0x7
#define PMIC_RG_LDO_VRF18_OP_MODE_SHIFT                     10
#define PMIC_RG_LDO_VRF18_CK_SW_MODE_ADDR                   \
	MT6359_LDO_VRF18_CON1
#define PMIC_RG_LDO_VRF18_CK_SW_MODE_MASK                   0x1
#define PMIC_RG_LDO_VRF18_CK_SW_MODE_SHIFT                  15
#define PMIC_DA_VRF18_B_EN_ADDR                             \
	MT6359_LDO_VRF18_MON
#define PMIC_DA_VRF18_B_EN_MASK                             0x1
#define PMIC_DA_VRF18_B_EN_SHIFT                            0
#define PMIC_DA_VRF18_B_STB_ADDR                            \
	MT6359_LDO_VRF18_MON
#define PMIC_DA_VRF18_B_STB_MASK                            0x1
#define PMIC_DA_VRF18_B_STB_SHIFT                           1
#define PMIC_DA_VRF18_B_LP_ADDR                             \
	MT6359_LDO_VRF18_MON
#define PMIC_DA_VRF18_B_LP_MASK                             0x1
#define PMIC_DA_VRF18_B_LP_SHIFT                            2
#define PMIC_DA_VRF18_L_EN_ADDR                             \
	MT6359_LDO_VRF18_MON
#define PMIC_DA_VRF18_L_EN_MASK                             0x1
#define PMIC_DA_VRF18_L_EN_SHIFT                            3
#define PMIC_DA_VRF18_L_STB_ADDR                            \
	MT6359_LDO_VRF18_MON
#define PMIC_DA_VRF18_L_STB_MASK                            0x1
#define PMIC_DA_VRF18_L_STB_SHIFT                           4
#define PMIC_DA_VRF18_OCFB_EN_ADDR                          \
	MT6359_LDO_VRF18_MON
#define PMIC_DA_VRF18_OCFB_EN_MASK                          0x1
#define PMIC_DA_VRF18_OCFB_EN_SHIFT                         5
#define PMIC_DA_VRF18_DUMMY_LOAD_ADDR                       \
	MT6359_LDO_VRF18_MON
#define PMIC_DA_VRF18_DUMMY_LOAD_MASK                       0x3
#define PMIC_DA_VRF18_DUMMY_LOAD_SHIFT                      6
#define PMIC_RG_LDO_VRF18_HW0_OP_EN_ADDR                    \
	MT6359_LDO_VRF18_OP_EN
#define PMIC_RG_LDO_VRF18_HW0_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF18_HW0_OP_EN_SHIFT                   0
#define PMIC_RG_LDO_VRF18_HW1_OP_EN_ADDR                    \
	MT6359_LDO_VRF18_OP_EN
#define PMIC_RG_LDO_VRF18_HW1_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF18_HW1_OP_EN_SHIFT                   1
#define PMIC_RG_LDO_VRF18_HW2_OP_EN_ADDR                    \
	MT6359_LDO_VRF18_OP_EN
#define PMIC_RG_LDO_VRF18_HW2_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF18_HW2_OP_EN_SHIFT                   2
#define PMIC_RG_LDO_VRF18_HW3_OP_EN_ADDR                    \
	MT6359_LDO_VRF18_OP_EN
#define PMIC_RG_LDO_VRF18_HW3_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF18_HW3_OP_EN_SHIFT                   3
#define PMIC_RG_LDO_VRF18_HW4_OP_EN_ADDR                    \
	MT6359_LDO_VRF18_OP_EN
#define PMIC_RG_LDO_VRF18_HW4_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF18_HW4_OP_EN_SHIFT                   4
#define PMIC_RG_LDO_VRF18_HW5_OP_EN_ADDR                    \
	MT6359_LDO_VRF18_OP_EN
#define PMIC_RG_LDO_VRF18_HW5_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF18_HW5_OP_EN_SHIFT                   5
#define PMIC_RG_LDO_VRF18_HW6_OP_EN_ADDR                    \
	MT6359_LDO_VRF18_OP_EN
#define PMIC_RG_LDO_VRF18_HW6_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF18_HW6_OP_EN_SHIFT                   6
#define PMIC_RG_LDO_VRF18_HW7_OP_EN_ADDR                    \
	MT6359_LDO_VRF18_OP_EN
#define PMIC_RG_LDO_VRF18_HW7_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF18_HW7_OP_EN_SHIFT                   7
#define PMIC_RG_LDO_VRF18_HW8_OP_EN_ADDR                    \
	MT6359_LDO_VRF18_OP_EN
#define PMIC_RG_LDO_VRF18_HW8_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF18_HW8_OP_EN_SHIFT                   8
#define PMIC_RG_LDO_VRF18_HW9_OP_EN_ADDR                    \
	MT6359_LDO_VRF18_OP_EN
#define PMIC_RG_LDO_VRF18_HW9_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF18_HW9_OP_EN_SHIFT                   9
#define PMIC_RG_LDO_VRF18_HW10_OP_EN_ADDR                   \
	MT6359_LDO_VRF18_OP_EN
#define PMIC_RG_LDO_VRF18_HW10_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VRF18_HW10_OP_EN_SHIFT                  10
#define PMIC_RG_LDO_VRF18_HW11_OP_EN_ADDR                   \
	MT6359_LDO_VRF18_OP_EN
#define PMIC_RG_LDO_VRF18_HW11_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VRF18_HW11_OP_EN_SHIFT                  11
#define PMIC_RG_LDO_VRF18_HW12_OP_EN_ADDR                   \
	MT6359_LDO_VRF18_OP_EN
#define PMIC_RG_LDO_VRF18_HW12_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VRF18_HW12_OP_EN_SHIFT                  12
#define PMIC_RG_LDO_VRF18_HW13_OP_EN_ADDR                   \
	MT6359_LDO_VRF18_OP_EN
#define PMIC_RG_LDO_VRF18_HW13_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VRF18_HW13_OP_EN_SHIFT                  13
#define PMIC_RG_LDO_VRF18_HW14_OP_EN_ADDR                   \
	MT6359_LDO_VRF18_OP_EN
#define PMIC_RG_LDO_VRF18_HW14_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VRF18_HW14_OP_EN_SHIFT                  14
#define PMIC_RG_LDO_VRF18_SW_OP_EN_ADDR                     \
	MT6359_LDO_VRF18_OP_EN
#define PMIC_RG_LDO_VRF18_SW_OP_EN_MASK                     0x1
#define PMIC_RG_LDO_VRF18_SW_OP_EN_SHIFT                    15
#define PMIC_RG_LDO_VRF18_OP_EN_SET_ADDR                    \
	MT6359_LDO_VRF18_OP_EN_SET
#define PMIC_RG_LDO_VRF18_OP_EN_SET_MASK                    0xFFFF
#define PMIC_RG_LDO_VRF18_OP_EN_SET_SHIFT                   0
#define PMIC_RG_LDO_VRF18_OP_EN_CLR_ADDR                    \
	MT6359_LDO_VRF18_OP_EN_CLR
#define PMIC_RG_LDO_VRF18_OP_EN_CLR_MASK                    0xFFFF
#define PMIC_RG_LDO_VRF18_OP_EN_CLR_SHIFT                   0
#define PMIC_RG_LDO_VRF18_HW0_OP_CFG_ADDR                   \
	MT6359_LDO_VRF18_OP_CFG
#define PMIC_RG_LDO_VRF18_HW0_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF18_HW0_OP_CFG_SHIFT                  0
#define PMIC_RG_LDO_VRF18_HW1_OP_CFG_ADDR                   \
	MT6359_LDO_VRF18_OP_CFG
#define PMIC_RG_LDO_VRF18_HW1_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF18_HW1_OP_CFG_SHIFT                  1
#define PMIC_RG_LDO_VRF18_HW2_OP_CFG_ADDR                   \
	MT6359_LDO_VRF18_OP_CFG
#define PMIC_RG_LDO_VRF18_HW2_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF18_HW2_OP_CFG_SHIFT                  2
#define PMIC_RG_LDO_VRF18_HW3_OP_CFG_ADDR                   \
	MT6359_LDO_VRF18_OP_CFG
#define PMIC_RG_LDO_VRF18_HW3_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF18_HW3_OP_CFG_SHIFT                  3
#define PMIC_RG_LDO_VRF18_HW4_OP_CFG_ADDR                   \
	MT6359_LDO_VRF18_OP_CFG
#define PMIC_RG_LDO_VRF18_HW4_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF18_HW4_OP_CFG_SHIFT                  4
#define PMIC_RG_LDO_VRF18_HW5_OP_CFG_ADDR                   \
	MT6359_LDO_VRF18_OP_CFG
#define PMIC_RG_LDO_VRF18_HW5_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF18_HW5_OP_CFG_SHIFT                  5
#define PMIC_RG_LDO_VRF18_HW6_OP_CFG_ADDR                   \
	MT6359_LDO_VRF18_OP_CFG
#define PMIC_RG_LDO_VRF18_HW6_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF18_HW6_OP_CFG_SHIFT                  6
#define PMIC_RG_LDO_VRF18_HW7_OP_CFG_ADDR                   \
	MT6359_LDO_VRF18_OP_CFG
#define PMIC_RG_LDO_VRF18_HW7_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF18_HW7_OP_CFG_SHIFT                  7
#define PMIC_RG_LDO_VRF18_HW8_OP_CFG_ADDR                   \
	MT6359_LDO_VRF18_OP_CFG
#define PMIC_RG_LDO_VRF18_HW8_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF18_HW8_OP_CFG_SHIFT                  8
#define PMIC_RG_LDO_VRF18_HW9_OP_CFG_ADDR                   \
	MT6359_LDO_VRF18_OP_CFG
#define PMIC_RG_LDO_VRF18_HW9_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF18_HW9_OP_CFG_SHIFT                  9
#define PMIC_RG_LDO_VRF18_HW10_OP_CFG_ADDR                  \
	MT6359_LDO_VRF18_OP_CFG
#define PMIC_RG_LDO_VRF18_HW10_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VRF18_HW10_OP_CFG_SHIFT                 10
#define PMIC_RG_LDO_VRF18_HW11_OP_CFG_ADDR                  \
	MT6359_LDO_VRF18_OP_CFG
#define PMIC_RG_LDO_VRF18_HW11_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VRF18_HW11_OP_CFG_SHIFT                 11
#define PMIC_RG_LDO_VRF18_HW12_OP_CFG_ADDR                  \
	MT6359_LDO_VRF18_OP_CFG
#define PMIC_RG_LDO_VRF18_HW12_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VRF18_HW12_OP_CFG_SHIFT                 12
#define PMIC_RG_LDO_VRF18_HW13_OP_CFG_ADDR                  \
	MT6359_LDO_VRF18_OP_CFG
#define PMIC_RG_LDO_VRF18_HW13_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VRF18_HW13_OP_CFG_SHIFT                 13
#define PMIC_RG_LDO_VRF18_HW14_OP_CFG_ADDR                  \
	MT6359_LDO_VRF18_OP_CFG
#define PMIC_RG_LDO_VRF18_HW14_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VRF18_HW14_OP_CFG_SHIFT                 14
#define PMIC_RG_LDO_VRF18_SW_OP_CFG_ADDR                    \
	MT6359_LDO_VRF18_OP_CFG
#define PMIC_RG_LDO_VRF18_SW_OP_CFG_MASK                    0x1
#define PMIC_RG_LDO_VRF18_SW_OP_CFG_SHIFT                   15
#define PMIC_RG_LDO_VRF18_OP_CFG_SET_ADDR                   \
	MT6359_LDO_VRF18_OP_CFG_SET
#define PMIC_RG_LDO_VRF18_OP_CFG_SET_MASK                   0xFFFF
#define PMIC_RG_LDO_VRF18_OP_CFG_SET_SHIFT                  0
#define PMIC_RG_LDO_VRF18_OP_CFG_CLR_ADDR                   \
	MT6359_LDO_VRF18_OP_CFG_CLR
#define PMIC_RG_LDO_VRF18_OP_CFG_CLR_MASK                   0xFFFF
#define PMIC_RG_LDO_VRF18_OP_CFG_CLR_SHIFT                  0
#define PMIC_RG_LDO_VRF12_EN_ADDR                           \
	MT6359_LDO_VRF12_CON0
#define PMIC_RG_LDO_VRF12_EN_MASK                           0x1
#define PMIC_RG_LDO_VRF12_EN_SHIFT                          0
#define PMIC_RG_LDO_VRF12_LP_ADDR                           \
	MT6359_LDO_VRF12_CON0
#define PMIC_RG_LDO_VRF12_LP_MASK                           0x1
#define PMIC_RG_LDO_VRF12_LP_SHIFT                          1
#define PMIC_RG_LDO_VRF12_STBTD_ADDR                        \
	MT6359_LDO_VRF12_CON1
#define PMIC_RG_LDO_VRF12_STBTD_MASK                        0x3
#define PMIC_RG_LDO_VRF12_STBTD_SHIFT                       0
#define PMIC_RG_LDO_VRF12_ULP_ADDR                          \
	MT6359_LDO_VRF12_CON1
#define PMIC_RG_LDO_VRF12_ULP_MASK                          0x1
#define PMIC_RG_LDO_VRF12_ULP_SHIFT                         2
#define PMIC_RG_LDO_VRF12_OCFB_EN_ADDR                      \
	MT6359_LDO_VRF12_CON1
#define PMIC_RG_LDO_VRF12_OCFB_EN_MASK                      0x1
#define PMIC_RG_LDO_VRF12_OCFB_EN_SHIFT                     4
#define PMIC_RG_LDO_VRF12_OC_MODE_ADDR                      \
	MT6359_LDO_VRF12_CON1
#define PMIC_RG_LDO_VRF12_OC_MODE_MASK                      0x1
#define PMIC_RG_LDO_VRF12_OC_MODE_SHIFT                     5
#define PMIC_RG_LDO_VRF12_OC_TSEL_ADDR                      \
	MT6359_LDO_VRF12_CON1
#define PMIC_RG_LDO_VRF12_OC_TSEL_MASK                      0x1
#define PMIC_RG_LDO_VRF12_OC_TSEL_SHIFT                     6
#define PMIC_RG_LDO_VRF12_DUMMY_LOAD_ADDR                   \
	MT6359_LDO_VRF12_CON1
#define PMIC_RG_LDO_VRF12_DUMMY_LOAD_MASK                   0x3
#define PMIC_RG_LDO_VRF12_DUMMY_LOAD_SHIFT                  8
#define PMIC_RG_LDO_VRF12_OP_MODE_ADDR                      \
	MT6359_LDO_VRF12_CON1
#define PMIC_RG_LDO_VRF12_OP_MODE_MASK                      0x7
#define PMIC_RG_LDO_VRF12_OP_MODE_SHIFT                     10
#define PMIC_RG_LDO_VRF12_CK_SW_MODE_ADDR                   \
	MT6359_LDO_VRF12_CON1
#define PMIC_RG_LDO_VRF12_CK_SW_MODE_MASK                   0x1
#define PMIC_RG_LDO_VRF12_CK_SW_MODE_SHIFT                  15
#define PMIC_DA_VRF12_B_EN_ADDR                             \
	MT6359_LDO_VRF12_MON
#define PMIC_DA_VRF12_B_EN_MASK                             0x1
#define PMIC_DA_VRF12_B_EN_SHIFT                            0
#define PMIC_DA_VRF12_B_STB_ADDR                            \
	MT6359_LDO_VRF12_MON
#define PMIC_DA_VRF12_B_STB_MASK                            0x1
#define PMIC_DA_VRF12_B_STB_SHIFT                           1
#define PMIC_DA_VRF12_B_LP_ADDR                             \
	MT6359_LDO_VRF12_MON
#define PMIC_DA_VRF12_B_LP_MASK                             0x1
#define PMIC_DA_VRF12_B_LP_SHIFT                            2
#define PMIC_DA_VRF12_L_EN_ADDR                             \
	MT6359_LDO_VRF12_MON
#define PMIC_DA_VRF12_L_EN_MASK                             0x1
#define PMIC_DA_VRF12_L_EN_SHIFT                            3
#define PMIC_DA_VRF12_L_STB_ADDR                            \
	MT6359_LDO_VRF12_MON
#define PMIC_DA_VRF12_L_STB_MASK                            0x1
#define PMIC_DA_VRF12_L_STB_SHIFT                           4
#define PMIC_DA_VRF12_OCFB_EN_ADDR                          \
	MT6359_LDO_VRF12_MON
#define PMIC_DA_VRF12_OCFB_EN_MASK                          0x1
#define PMIC_DA_VRF12_OCFB_EN_SHIFT                         5
#define PMIC_DA_VRF12_DUMMY_LOAD_ADDR                       \
	MT6359_LDO_VRF12_MON
#define PMIC_DA_VRF12_DUMMY_LOAD_MASK                       0x3
#define PMIC_DA_VRF12_DUMMY_LOAD_SHIFT                      6
#define PMIC_RG_LDO_VRF12_HW0_OP_EN_ADDR                    \
	MT6359_LDO_VRF12_OP_EN
#define PMIC_RG_LDO_VRF12_HW0_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF12_HW0_OP_EN_SHIFT                   0
#define PMIC_RG_LDO_VRF12_HW1_OP_EN_ADDR                    \
	MT6359_LDO_VRF12_OP_EN
#define PMIC_RG_LDO_VRF12_HW1_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF12_HW1_OP_EN_SHIFT                   1
#define PMIC_RG_LDO_VRF12_HW2_OP_EN_ADDR                    \
	MT6359_LDO_VRF12_OP_EN
#define PMIC_RG_LDO_VRF12_HW2_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF12_HW2_OP_EN_SHIFT                   2
#define PMIC_RG_LDO_VRF12_HW3_OP_EN_ADDR                    \
	MT6359_LDO_VRF12_OP_EN
#define PMIC_RG_LDO_VRF12_HW3_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF12_HW3_OP_EN_SHIFT                   3
#define PMIC_RG_LDO_VRF12_HW4_OP_EN_ADDR                    \
	MT6359_LDO_VRF12_OP_EN
#define PMIC_RG_LDO_VRF12_HW4_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF12_HW4_OP_EN_SHIFT                   4
#define PMIC_RG_LDO_VRF12_HW5_OP_EN_ADDR                    \
	MT6359_LDO_VRF12_OP_EN
#define PMIC_RG_LDO_VRF12_HW5_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF12_HW5_OP_EN_SHIFT                   5
#define PMIC_RG_LDO_VRF12_HW6_OP_EN_ADDR                    \
	MT6359_LDO_VRF12_OP_EN
#define PMIC_RG_LDO_VRF12_HW6_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF12_HW6_OP_EN_SHIFT                   6
#define PMIC_RG_LDO_VRF12_HW7_OP_EN_ADDR                    \
	MT6359_LDO_VRF12_OP_EN
#define PMIC_RG_LDO_VRF12_HW7_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF12_HW7_OP_EN_SHIFT                   7
#define PMIC_RG_LDO_VRF12_HW8_OP_EN_ADDR                    \
	MT6359_LDO_VRF12_OP_EN
#define PMIC_RG_LDO_VRF12_HW8_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF12_HW8_OP_EN_SHIFT                   8
#define PMIC_RG_LDO_VRF12_HW9_OP_EN_ADDR                    \
	MT6359_LDO_VRF12_OP_EN
#define PMIC_RG_LDO_VRF12_HW9_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VRF12_HW9_OP_EN_SHIFT                   9
#define PMIC_RG_LDO_VRF12_HW10_OP_EN_ADDR                   \
	MT6359_LDO_VRF12_OP_EN
#define PMIC_RG_LDO_VRF12_HW10_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VRF12_HW10_OP_EN_SHIFT                  10
#define PMIC_RG_LDO_VRF12_HW11_OP_EN_ADDR                   \
	MT6359_LDO_VRF12_OP_EN
#define PMIC_RG_LDO_VRF12_HW11_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VRF12_HW11_OP_EN_SHIFT                  11
#define PMIC_RG_LDO_VRF12_HW12_OP_EN_ADDR                   \
	MT6359_LDO_VRF12_OP_EN
#define PMIC_RG_LDO_VRF12_HW12_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VRF12_HW12_OP_EN_SHIFT                  12
#define PMIC_RG_LDO_VRF12_HW13_OP_EN_ADDR                   \
	MT6359_LDO_VRF12_OP_EN
#define PMIC_RG_LDO_VRF12_HW13_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VRF12_HW13_OP_EN_SHIFT                  13
#define PMIC_RG_LDO_VRF12_HW14_OP_EN_ADDR                   \
	MT6359_LDO_VRF12_OP_EN
#define PMIC_RG_LDO_VRF12_HW14_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VRF12_HW14_OP_EN_SHIFT                  14
#define PMIC_RG_LDO_VRF12_SW_OP_EN_ADDR                     \
	MT6359_LDO_VRF12_OP_EN
#define PMIC_RG_LDO_VRF12_SW_OP_EN_MASK                     0x1
#define PMIC_RG_LDO_VRF12_SW_OP_EN_SHIFT                    15
#define PMIC_RG_LDO_VRF12_OP_EN_SET_ADDR                    \
	MT6359_LDO_VRF12_OP_EN_SET
#define PMIC_RG_LDO_VRF12_OP_EN_SET_MASK                    0xFFFF
#define PMIC_RG_LDO_VRF12_OP_EN_SET_SHIFT                   0
#define PMIC_RG_LDO_VRF12_OP_EN_CLR_ADDR                    \
	MT6359_LDO_VRF12_OP_EN_CLR
#define PMIC_RG_LDO_VRF12_OP_EN_CLR_MASK                    0xFFFF
#define PMIC_RG_LDO_VRF12_OP_EN_CLR_SHIFT                   0
#define PMIC_RG_LDO_VRF12_HW0_OP_CFG_ADDR                   \
	MT6359_LDO_VRF12_OP_CFG
#define PMIC_RG_LDO_VRF12_HW0_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF12_HW0_OP_CFG_SHIFT                  0
#define PMIC_RG_LDO_VRF12_HW1_OP_CFG_ADDR                   \
	MT6359_LDO_VRF12_OP_CFG
#define PMIC_RG_LDO_VRF12_HW1_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF12_HW1_OP_CFG_SHIFT                  1
#define PMIC_RG_LDO_VRF12_HW2_OP_CFG_ADDR                   \
	MT6359_LDO_VRF12_OP_CFG
#define PMIC_RG_LDO_VRF12_HW2_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF12_HW2_OP_CFG_SHIFT                  2
#define PMIC_RG_LDO_VRF12_HW3_OP_CFG_ADDR                   \
	MT6359_LDO_VRF12_OP_CFG
#define PMIC_RG_LDO_VRF12_HW3_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF12_HW3_OP_CFG_SHIFT                  3
#define PMIC_RG_LDO_VRF12_HW4_OP_CFG_ADDR                   \
	MT6359_LDO_VRF12_OP_CFG
#define PMIC_RG_LDO_VRF12_HW4_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF12_HW4_OP_CFG_SHIFT                  4
#define PMIC_RG_LDO_VRF12_HW5_OP_CFG_ADDR                   \
	MT6359_LDO_VRF12_OP_CFG
#define PMIC_RG_LDO_VRF12_HW5_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF12_HW5_OP_CFG_SHIFT                  5
#define PMIC_RG_LDO_VRF12_HW6_OP_CFG_ADDR                   \
	MT6359_LDO_VRF12_OP_CFG
#define PMIC_RG_LDO_VRF12_HW6_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF12_HW6_OP_CFG_SHIFT                  6
#define PMIC_RG_LDO_VRF12_HW7_OP_CFG_ADDR                   \
	MT6359_LDO_VRF12_OP_CFG
#define PMIC_RG_LDO_VRF12_HW7_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF12_HW7_OP_CFG_SHIFT                  7
#define PMIC_RG_LDO_VRF12_HW8_OP_CFG_ADDR                   \
	MT6359_LDO_VRF12_OP_CFG
#define PMIC_RG_LDO_VRF12_HW8_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF12_HW8_OP_CFG_SHIFT                  8
#define PMIC_RG_LDO_VRF12_HW9_OP_CFG_ADDR                   \
	MT6359_LDO_VRF12_OP_CFG
#define PMIC_RG_LDO_VRF12_HW9_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VRF12_HW9_OP_CFG_SHIFT                  9
#define PMIC_RG_LDO_VRF12_HW10_OP_CFG_ADDR                  \
	MT6359_LDO_VRF12_OP_CFG
#define PMIC_RG_LDO_VRF12_HW10_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VRF12_HW10_OP_CFG_SHIFT                 10
#define PMIC_RG_LDO_VRF12_HW11_OP_CFG_ADDR                  \
	MT6359_LDO_VRF12_OP_CFG
#define PMIC_RG_LDO_VRF12_HW11_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VRF12_HW11_OP_CFG_SHIFT                 11
#define PMIC_RG_LDO_VRF12_HW12_OP_CFG_ADDR                  \
	MT6359_LDO_VRF12_OP_CFG
#define PMIC_RG_LDO_VRF12_HW12_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VRF12_HW12_OP_CFG_SHIFT                 12
#define PMIC_RG_LDO_VRF12_HW13_OP_CFG_ADDR                  \
	MT6359_LDO_VRF12_OP_CFG
#define PMIC_RG_LDO_VRF12_HW13_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VRF12_HW13_OP_CFG_SHIFT                 13
#define PMIC_RG_LDO_VRF12_HW14_OP_CFG_ADDR                  \
	MT6359_LDO_VRF12_OP_CFG
#define PMIC_RG_LDO_VRF12_HW14_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VRF12_HW14_OP_CFG_SHIFT                 14
#define PMIC_RG_LDO_VRF12_SW_OP_CFG_ADDR                    \
	MT6359_LDO_VRF12_OP_CFG
#define PMIC_RG_LDO_VRF12_SW_OP_CFG_MASK                    0x1
#define PMIC_RG_LDO_VRF12_SW_OP_CFG_SHIFT                   15
#define PMIC_RG_LDO_VRF12_OP_CFG_SET_ADDR                   \
	MT6359_LDO_VRF12_OP_CFG_SET
#define PMIC_RG_LDO_VRF12_OP_CFG_SET_MASK                   0xFFFF
#define PMIC_RG_LDO_VRF12_OP_CFG_SET_SHIFT                  0
#define PMIC_RG_LDO_VRF12_OP_CFG_CLR_ADDR                   \
	MT6359_LDO_VRF12_OP_CFG_CLR
#define PMIC_RG_LDO_VRF12_OP_CFG_CLR_MASK                   0xFFFF
#define PMIC_RG_LDO_VRF12_OP_CFG_CLR_SHIFT                  0
#define PMIC_RG_LDO_VEFUSE_EN_ADDR                          \
	MT6359_LDO_VEFUSE_CON0
#define PMIC_RG_LDO_VEFUSE_EN_MASK                          0x1
#define PMIC_RG_LDO_VEFUSE_EN_SHIFT                         0
#define PMIC_RG_LDO_VEFUSE_LP_ADDR                          \
	MT6359_LDO_VEFUSE_CON0
#define PMIC_RG_LDO_VEFUSE_LP_MASK                          0x1
#define PMIC_RG_LDO_VEFUSE_LP_SHIFT                         1
#define PMIC_RG_LDO_VEFUSE_STBTD_ADDR                       \
	MT6359_LDO_VEFUSE_CON1
#define PMIC_RG_LDO_VEFUSE_STBTD_MASK                       0x3
#define PMIC_RG_LDO_VEFUSE_STBTD_SHIFT                      0
#define PMIC_RG_LDO_VEFUSE_ULP_ADDR                         \
	MT6359_LDO_VEFUSE_CON1
#define PMIC_RG_LDO_VEFUSE_ULP_MASK                         0x1
#define PMIC_RG_LDO_VEFUSE_ULP_SHIFT                        2
#define PMIC_RG_LDO_VEFUSE_OCFB_EN_ADDR                     \
	MT6359_LDO_VEFUSE_CON1
#define PMIC_RG_LDO_VEFUSE_OCFB_EN_MASK                     0x1
#define PMIC_RG_LDO_VEFUSE_OCFB_EN_SHIFT                    4
#define PMIC_RG_LDO_VEFUSE_OC_MODE_ADDR                     \
	MT6359_LDO_VEFUSE_CON1
#define PMIC_RG_LDO_VEFUSE_OC_MODE_MASK                     0x1
#define PMIC_RG_LDO_VEFUSE_OC_MODE_SHIFT                    5
#define PMIC_RG_LDO_VEFUSE_OC_TSEL_ADDR                     \
	MT6359_LDO_VEFUSE_CON1
#define PMIC_RG_LDO_VEFUSE_OC_TSEL_MASK                     0x1
#define PMIC_RG_LDO_VEFUSE_OC_TSEL_SHIFT                    6
#define PMIC_RG_LDO_VEFUSE_DUMMY_LOAD_ADDR                  \
	MT6359_LDO_VEFUSE_CON1
#define PMIC_RG_LDO_VEFUSE_DUMMY_LOAD_MASK                  0x3
#define PMIC_RG_LDO_VEFUSE_DUMMY_LOAD_SHIFT                 8
#define PMIC_RG_LDO_VEFUSE_OP_MODE_ADDR                     \
	MT6359_LDO_VEFUSE_CON1
#define PMIC_RG_LDO_VEFUSE_OP_MODE_MASK                     0x7
#define PMIC_RG_LDO_VEFUSE_OP_MODE_SHIFT                    10
#define PMIC_RG_LDO_VEFUSE_CK_SW_MODE_ADDR                  \
	MT6359_LDO_VEFUSE_CON1
#define PMIC_RG_LDO_VEFUSE_CK_SW_MODE_MASK                  0x1
#define PMIC_RG_LDO_VEFUSE_CK_SW_MODE_SHIFT                 15
#define PMIC_DA_VEFUSE_B_EN_ADDR                            \
	MT6359_LDO_VEFUSE_MON
#define PMIC_DA_VEFUSE_B_EN_MASK                            0x1
#define PMIC_DA_VEFUSE_B_EN_SHIFT                           0
#define PMIC_DA_VEFUSE_B_STB_ADDR                           \
	MT6359_LDO_VEFUSE_MON
#define PMIC_DA_VEFUSE_B_STB_MASK                           0x1
#define PMIC_DA_VEFUSE_B_STB_SHIFT                          1
#define PMIC_DA_VEFUSE_B_LP_ADDR                            \
	MT6359_LDO_VEFUSE_MON
#define PMIC_DA_VEFUSE_B_LP_MASK                            0x1
#define PMIC_DA_VEFUSE_B_LP_SHIFT                           2
#define PMIC_DA_VEFUSE_L_EN_ADDR                            \
	MT6359_LDO_VEFUSE_MON
#define PMIC_DA_VEFUSE_L_EN_MASK                            0x1
#define PMIC_DA_VEFUSE_L_EN_SHIFT                           3
#define PMIC_DA_VEFUSE_L_STB_ADDR                           \
	MT6359_LDO_VEFUSE_MON
#define PMIC_DA_VEFUSE_L_STB_MASK                           0x1
#define PMIC_DA_VEFUSE_L_STB_SHIFT                          4
#define PMIC_DA_VEFUSE_OCFB_EN_ADDR                         \
	MT6359_LDO_VEFUSE_MON
#define PMIC_DA_VEFUSE_OCFB_EN_MASK                         0x1
#define PMIC_DA_VEFUSE_OCFB_EN_SHIFT                        5
#define PMIC_DA_VEFUSE_DUMMY_LOAD_ADDR                      \
	MT6359_LDO_VEFUSE_MON
#define PMIC_DA_VEFUSE_DUMMY_LOAD_MASK                      0x3
#define PMIC_DA_VEFUSE_DUMMY_LOAD_SHIFT                     6
#define PMIC_RG_LDO_VEFUSE_HW0_OP_EN_ADDR                   \
	MT6359_LDO_VEFUSE_OP_EN
#define PMIC_RG_LDO_VEFUSE_HW0_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEFUSE_HW0_OP_EN_SHIFT                  0
#define PMIC_RG_LDO_VEFUSE_HW1_OP_EN_ADDR                   \
	MT6359_LDO_VEFUSE_OP_EN
#define PMIC_RG_LDO_VEFUSE_HW1_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEFUSE_HW1_OP_EN_SHIFT                  1
#define PMIC_RG_LDO_VEFUSE_HW2_OP_EN_ADDR                   \
	MT6359_LDO_VEFUSE_OP_EN
#define PMIC_RG_LDO_VEFUSE_HW2_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEFUSE_HW2_OP_EN_SHIFT                  2
#define PMIC_RG_LDO_VEFUSE_HW3_OP_EN_ADDR                   \
	MT6359_LDO_VEFUSE_OP_EN
#define PMIC_RG_LDO_VEFUSE_HW3_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEFUSE_HW3_OP_EN_SHIFT                  3
#define PMIC_RG_LDO_VEFUSE_HW4_OP_EN_ADDR                   \
	MT6359_LDO_VEFUSE_OP_EN
#define PMIC_RG_LDO_VEFUSE_HW4_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEFUSE_HW4_OP_EN_SHIFT                  4
#define PMIC_RG_LDO_VEFUSE_HW5_OP_EN_ADDR                   \
	MT6359_LDO_VEFUSE_OP_EN
#define PMIC_RG_LDO_VEFUSE_HW5_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEFUSE_HW5_OP_EN_SHIFT                  5
#define PMIC_RG_LDO_VEFUSE_HW6_OP_EN_ADDR                   \
	MT6359_LDO_VEFUSE_OP_EN
#define PMIC_RG_LDO_VEFUSE_HW6_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEFUSE_HW6_OP_EN_SHIFT                  6
#define PMIC_RG_LDO_VEFUSE_HW7_OP_EN_ADDR                   \
	MT6359_LDO_VEFUSE_OP_EN
#define PMIC_RG_LDO_VEFUSE_HW7_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEFUSE_HW7_OP_EN_SHIFT                  7
#define PMIC_RG_LDO_VEFUSE_HW8_OP_EN_ADDR                   \
	MT6359_LDO_VEFUSE_OP_EN
#define PMIC_RG_LDO_VEFUSE_HW8_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEFUSE_HW8_OP_EN_SHIFT                  8
#define PMIC_RG_LDO_VEFUSE_HW9_OP_EN_ADDR                   \
	MT6359_LDO_VEFUSE_OP_EN
#define PMIC_RG_LDO_VEFUSE_HW9_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VEFUSE_HW9_OP_EN_SHIFT                  9
#define PMIC_RG_LDO_VEFUSE_HW10_OP_EN_ADDR                  \
	MT6359_LDO_VEFUSE_OP_EN
#define PMIC_RG_LDO_VEFUSE_HW10_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VEFUSE_HW10_OP_EN_SHIFT                 10
#define PMIC_RG_LDO_VEFUSE_HW11_OP_EN_ADDR                  \
	MT6359_LDO_VEFUSE_OP_EN
#define PMIC_RG_LDO_VEFUSE_HW11_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VEFUSE_HW11_OP_EN_SHIFT                 11
#define PMIC_RG_LDO_VEFUSE_HW12_OP_EN_ADDR                  \
	MT6359_LDO_VEFUSE_OP_EN
#define PMIC_RG_LDO_VEFUSE_HW12_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VEFUSE_HW12_OP_EN_SHIFT                 12
#define PMIC_RG_LDO_VEFUSE_HW13_OP_EN_ADDR                  \
	MT6359_LDO_VEFUSE_OP_EN
#define PMIC_RG_LDO_VEFUSE_HW13_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VEFUSE_HW13_OP_EN_SHIFT                 13
#define PMIC_RG_LDO_VEFUSE_HW14_OP_EN_ADDR                  \
	MT6359_LDO_VEFUSE_OP_EN
#define PMIC_RG_LDO_VEFUSE_HW14_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VEFUSE_HW14_OP_EN_SHIFT                 14
#define PMIC_RG_LDO_VEFUSE_SW_OP_EN_ADDR                    \
	MT6359_LDO_VEFUSE_OP_EN
#define PMIC_RG_LDO_VEFUSE_SW_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VEFUSE_SW_OP_EN_SHIFT                   15
#define PMIC_RG_LDO_VEFUSE_OP_EN_SET_ADDR                   \
	MT6359_LDO_VEFUSE_OP_EN_SET
#define PMIC_RG_LDO_VEFUSE_OP_EN_SET_MASK                   0xFFFF
#define PMIC_RG_LDO_VEFUSE_OP_EN_SET_SHIFT                  0
#define PMIC_RG_LDO_VEFUSE_OP_EN_CLR_ADDR                   \
	MT6359_LDO_VEFUSE_OP_EN_CLR
#define PMIC_RG_LDO_VEFUSE_OP_EN_CLR_MASK                   0xFFFF
#define PMIC_RG_LDO_VEFUSE_OP_EN_CLR_SHIFT                  0
#define PMIC_RG_LDO_VEFUSE_HW0_OP_CFG_ADDR                  \
	MT6359_LDO_VEFUSE_OP_CFG
#define PMIC_RG_LDO_VEFUSE_HW0_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEFUSE_HW0_OP_CFG_SHIFT                 0
#define PMIC_RG_LDO_VEFUSE_HW1_OP_CFG_ADDR                  \
	MT6359_LDO_VEFUSE_OP_CFG
#define PMIC_RG_LDO_VEFUSE_HW1_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEFUSE_HW1_OP_CFG_SHIFT                 1
#define PMIC_RG_LDO_VEFUSE_HW2_OP_CFG_ADDR                  \
	MT6359_LDO_VEFUSE_OP_CFG
#define PMIC_RG_LDO_VEFUSE_HW2_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEFUSE_HW2_OP_CFG_SHIFT                 2
#define PMIC_RG_LDO_VEFUSE_HW3_OP_CFG_ADDR                  \
	MT6359_LDO_VEFUSE_OP_CFG
#define PMIC_RG_LDO_VEFUSE_HW3_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEFUSE_HW3_OP_CFG_SHIFT                 3
#define PMIC_RG_LDO_VEFUSE_HW4_OP_CFG_ADDR                  \
	MT6359_LDO_VEFUSE_OP_CFG
#define PMIC_RG_LDO_VEFUSE_HW4_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEFUSE_HW4_OP_CFG_SHIFT                 4
#define PMIC_RG_LDO_VEFUSE_HW5_OP_CFG_ADDR                  \
	MT6359_LDO_VEFUSE_OP_CFG
#define PMIC_RG_LDO_VEFUSE_HW5_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEFUSE_HW5_OP_CFG_SHIFT                 5
#define PMIC_RG_LDO_VEFUSE_HW6_OP_CFG_ADDR                  \
	MT6359_LDO_VEFUSE_OP_CFG
#define PMIC_RG_LDO_VEFUSE_HW6_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEFUSE_HW6_OP_CFG_SHIFT                 6
#define PMIC_RG_LDO_VEFUSE_HW7_OP_CFG_ADDR                  \
	MT6359_LDO_VEFUSE_OP_CFG
#define PMIC_RG_LDO_VEFUSE_HW7_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEFUSE_HW7_OP_CFG_SHIFT                 7
#define PMIC_RG_LDO_VEFUSE_HW8_OP_CFG_ADDR                  \
	MT6359_LDO_VEFUSE_OP_CFG
#define PMIC_RG_LDO_VEFUSE_HW8_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEFUSE_HW8_OP_CFG_SHIFT                 8
#define PMIC_RG_LDO_VEFUSE_HW9_OP_CFG_ADDR                  \
	MT6359_LDO_VEFUSE_OP_CFG
#define PMIC_RG_LDO_VEFUSE_HW9_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VEFUSE_HW9_OP_CFG_SHIFT                 9
#define PMIC_RG_LDO_VEFUSE_HW10_OP_CFG_ADDR                 \
	MT6359_LDO_VEFUSE_OP_CFG
#define PMIC_RG_LDO_VEFUSE_HW10_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VEFUSE_HW10_OP_CFG_SHIFT                10
#define PMIC_RG_LDO_VEFUSE_HW11_OP_CFG_ADDR                 \
	MT6359_LDO_VEFUSE_OP_CFG
#define PMIC_RG_LDO_VEFUSE_HW11_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VEFUSE_HW11_OP_CFG_SHIFT                11
#define PMIC_RG_LDO_VEFUSE_HW12_OP_CFG_ADDR                 \
	MT6359_LDO_VEFUSE_OP_CFG
#define PMIC_RG_LDO_VEFUSE_HW12_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VEFUSE_HW12_OP_CFG_SHIFT                12
#define PMIC_RG_LDO_VEFUSE_HW13_OP_CFG_ADDR                 \
	MT6359_LDO_VEFUSE_OP_CFG
#define PMIC_RG_LDO_VEFUSE_HW13_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VEFUSE_HW13_OP_CFG_SHIFT                13
#define PMIC_RG_LDO_VEFUSE_HW14_OP_CFG_ADDR                 \
	MT6359_LDO_VEFUSE_OP_CFG
#define PMIC_RG_LDO_VEFUSE_HW14_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VEFUSE_HW14_OP_CFG_SHIFT                14
#define PMIC_RG_LDO_VEFUSE_SW_OP_CFG_ADDR                   \
	MT6359_LDO_VEFUSE_OP_CFG
#define PMIC_RG_LDO_VEFUSE_SW_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VEFUSE_SW_OP_CFG_SHIFT                  15
#define PMIC_RG_LDO_VEFUSE_OP_CFG_SET_ADDR                  \
	MT6359_LDO_VEFUSE_OP_CFG_SET
#define PMIC_RG_LDO_VEFUSE_OP_CFG_SET_MASK                  0xFFFF
#define PMIC_RG_LDO_VEFUSE_OP_CFG_SET_SHIFT                 0
#define PMIC_RG_LDO_VEFUSE_OP_CFG_CLR_ADDR                  \
	MT6359_LDO_VEFUSE_OP_CFG_CLR
#define PMIC_RG_LDO_VEFUSE_OP_CFG_CLR_MASK                  0xFFFF
#define PMIC_RG_LDO_VEFUSE_OP_CFG_CLR_SHIFT                 0
#define PMIC_RG_LDO_VCN33_1_EN_0_ADDR                       \
	MT6359_LDO_VCN33_1_CON0
#define PMIC_RG_LDO_VCN33_1_EN_0_MASK                       0x1
#define PMIC_RG_LDO_VCN33_1_EN_0_SHIFT                      0
#define PMIC_RG_LDO_VCN33_1_LP_ADDR                         \
	MT6359_LDO_VCN33_1_CON0
#define PMIC_RG_LDO_VCN33_1_LP_MASK                         0x1
#define PMIC_RG_LDO_VCN33_1_LP_SHIFT                        1
#define PMIC_RG_LDO_VCN33_1_STBTD_ADDR                      \
	MT6359_LDO_VCN33_1_CON1
#define PMIC_RG_LDO_VCN33_1_STBTD_MASK                      0x3
#define PMIC_RG_LDO_VCN33_1_STBTD_SHIFT                     0
#define PMIC_RG_LDO_VCN33_1_ULP_ADDR                        \
	MT6359_LDO_VCN33_1_CON1
#define PMIC_RG_LDO_VCN33_1_ULP_MASK                        0x1
#define PMIC_RG_LDO_VCN33_1_ULP_SHIFT                       2
#define PMIC_RG_LDO_VCN33_1_OCFB_EN_ADDR                    \
	MT6359_LDO_VCN33_1_CON1
#define PMIC_RG_LDO_VCN33_1_OCFB_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN33_1_OCFB_EN_SHIFT                   4
#define PMIC_RG_LDO_VCN33_1_OC_MODE_ADDR                    \
	MT6359_LDO_VCN33_1_CON1
#define PMIC_RG_LDO_VCN33_1_OC_MODE_MASK                    0x1
#define PMIC_RG_LDO_VCN33_1_OC_MODE_SHIFT                   5
#define PMIC_RG_LDO_VCN33_1_OC_TSEL_ADDR                    \
	MT6359_LDO_VCN33_1_CON1
#define PMIC_RG_LDO_VCN33_1_OC_TSEL_MASK                    0x1
#define PMIC_RG_LDO_VCN33_1_OC_TSEL_SHIFT                   6
#define PMIC_RG_LDO_VCN33_1_DUMMY_LOAD_ADDR                 \
	MT6359_LDO_VCN33_1_CON1
#define PMIC_RG_LDO_VCN33_1_DUMMY_LOAD_MASK                 0x3
#define PMIC_RG_LDO_VCN33_1_DUMMY_LOAD_SHIFT                8
#define PMIC_RG_LDO_VCN33_1_OP_MODE_ADDR                    \
	MT6359_LDO_VCN33_1_CON1
#define PMIC_RG_LDO_VCN33_1_OP_MODE_MASK                    0x7
#define PMIC_RG_LDO_VCN33_1_OP_MODE_SHIFT                   10
#define PMIC_RG_LDO_VCN33_1_CK_SW_MODE_ADDR                 \
	MT6359_LDO_VCN33_1_CON1
#define PMIC_RG_LDO_VCN33_1_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_LDO_VCN33_1_CK_SW_MODE_SHIFT                15
#define PMIC_DA_VCN33_1_B_EN_ADDR                           \
	MT6359_LDO_VCN33_1_MON
#define PMIC_DA_VCN33_1_B_EN_MASK                           0x1
#define PMIC_DA_VCN33_1_B_EN_SHIFT                          0
#define PMIC_DA_VCN33_1_B_STB_ADDR                          \
	MT6359_LDO_VCN33_1_MON
#define PMIC_DA_VCN33_1_B_STB_MASK                          0x1
#define PMIC_DA_VCN33_1_B_STB_SHIFT                         1
#define PMIC_DA_VCN33_1_B_LP_ADDR                           \
	MT6359_LDO_VCN33_1_MON
#define PMIC_DA_VCN33_1_B_LP_MASK                           0x1
#define PMIC_DA_VCN33_1_B_LP_SHIFT                          2
#define PMIC_DA_VCN33_1_L_EN_ADDR                           \
	MT6359_LDO_VCN33_1_MON
#define PMIC_DA_VCN33_1_L_EN_MASK                           0x1
#define PMIC_DA_VCN33_1_L_EN_SHIFT                          3
#define PMIC_DA_VCN33_1_L_STB_ADDR                          \
	MT6359_LDO_VCN33_1_MON
#define PMIC_DA_VCN33_1_L_STB_MASK                          0x1
#define PMIC_DA_VCN33_1_L_STB_SHIFT                         4
#define PMIC_DA_VCN33_1_OCFB_EN_ADDR                        \
	MT6359_LDO_VCN33_1_MON
#define PMIC_DA_VCN33_1_OCFB_EN_MASK                        0x1
#define PMIC_DA_VCN33_1_OCFB_EN_SHIFT                       5
#define PMIC_DA_VCN33_1_DUMMY_LOAD_ADDR                     \
	MT6359_LDO_VCN33_1_MON
#define PMIC_DA_VCN33_1_DUMMY_LOAD_MASK                     0x3
#define PMIC_DA_VCN33_1_DUMMY_LOAD_SHIFT                    6
#define PMIC_RG_LDO_VCN33_1_HW0_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_1_OP_EN
#define PMIC_RG_LDO_VCN33_1_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_1_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VCN33_1_HW1_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_1_OP_EN
#define PMIC_RG_LDO_VCN33_1_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_1_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VCN33_1_HW2_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_1_OP_EN
#define PMIC_RG_LDO_VCN33_1_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_1_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VCN33_1_HW3_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_1_OP_EN
#define PMIC_RG_LDO_VCN33_1_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_1_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VCN33_1_HW4_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_1_OP_EN
#define PMIC_RG_LDO_VCN33_1_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_1_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VCN33_1_HW5_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_1_OP_EN
#define PMIC_RG_LDO_VCN33_1_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_1_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VCN33_1_HW6_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_1_OP_EN
#define PMIC_RG_LDO_VCN33_1_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_1_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_LDO_VCN33_1_HW7_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_1_OP_EN
#define PMIC_RG_LDO_VCN33_1_HW7_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_1_HW7_OP_EN_SHIFT                 7
#define PMIC_RG_LDO_VCN33_1_HW8_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_1_OP_EN
#define PMIC_RG_LDO_VCN33_1_HW8_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_1_HW8_OP_EN_SHIFT                 8
#define PMIC_RG_LDO_VCN33_1_HW9_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_1_OP_EN
#define PMIC_RG_LDO_VCN33_1_HW9_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_1_HW9_OP_EN_SHIFT                 9
#define PMIC_RG_LDO_VCN33_1_HW10_OP_EN_ADDR                 \
	MT6359_LDO_VCN33_1_OP_EN
#define PMIC_RG_LDO_VCN33_1_HW10_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN33_1_HW10_OP_EN_SHIFT                10
#define PMIC_RG_LDO_VCN33_1_HW11_OP_EN_ADDR                 \
	MT6359_LDO_VCN33_1_OP_EN
#define PMIC_RG_LDO_VCN33_1_HW11_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN33_1_HW11_OP_EN_SHIFT                11
#define PMIC_RG_LDO_VCN33_1_HW12_OP_EN_ADDR                 \
	MT6359_LDO_VCN33_1_OP_EN
#define PMIC_RG_LDO_VCN33_1_HW12_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN33_1_HW12_OP_EN_SHIFT                12
#define PMIC_RG_LDO_VCN33_1_HW13_OP_EN_ADDR                 \
	MT6359_LDO_VCN33_1_OP_EN
#define PMIC_RG_LDO_VCN33_1_HW13_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN33_1_HW13_OP_EN_SHIFT                13
#define PMIC_RG_LDO_VCN33_1_HW14_OP_EN_ADDR                 \
	MT6359_LDO_VCN33_1_OP_EN
#define PMIC_RG_LDO_VCN33_1_HW14_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN33_1_HW14_OP_EN_SHIFT                14
#define PMIC_RG_LDO_VCN33_1_SW_OP_EN_ADDR                   \
	MT6359_LDO_VCN33_1_OP_EN
#define PMIC_RG_LDO_VCN33_1_SW_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VCN33_1_SW_OP_EN_SHIFT                  15
#define PMIC_RG_LDO_VCN33_1_OP_EN_SET_ADDR                  \
	MT6359_LDO_VCN33_1_OP_EN_SET
#define PMIC_RG_LDO_VCN33_1_OP_EN_SET_MASK                  0xFFFF
#define PMIC_RG_LDO_VCN33_1_OP_EN_SET_SHIFT                 0
#define PMIC_RG_LDO_VCN33_1_OP_EN_CLR_ADDR                  \
	MT6359_LDO_VCN33_1_OP_EN_CLR
#define PMIC_RG_LDO_VCN33_1_OP_EN_CLR_MASK                  0xFFFF
#define PMIC_RG_LDO_VCN33_1_OP_EN_CLR_SHIFT                 0
#define PMIC_RG_LDO_VCN33_1_HW0_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_1_OP_CFG
#define PMIC_RG_LDO_VCN33_1_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_1_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VCN33_1_HW1_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_1_OP_CFG
#define PMIC_RG_LDO_VCN33_1_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_1_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VCN33_1_HW2_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_1_OP_CFG
#define PMIC_RG_LDO_VCN33_1_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_1_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VCN33_1_HW3_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_1_OP_CFG
#define PMIC_RG_LDO_VCN33_1_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_1_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VCN33_1_HW4_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_1_OP_CFG
#define PMIC_RG_LDO_VCN33_1_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_1_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VCN33_1_HW5_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_1_OP_CFG
#define PMIC_RG_LDO_VCN33_1_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_1_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VCN33_1_HW6_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_1_OP_CFG
#define PMIC_RG_LDO_VCN33_1_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_1_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_LDO_VCN33_1_HW7_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_1_OP_CFG
#define PMIC_RG_LDO_VCN33_1_HW7_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_1_HW7_OP_CFG_SHIFT                7
#define PMIC_RG_LDO_VCN33_1_HW8_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_1_OP_CFG
#define PMIC_RG_LDO_VCN33_1_HW8_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_1_HW8_OP_CFG_SHIFT                8
#define PMIC_RG_LDO_VCN33_1_HW9_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_1_OP_CFG
#define PMIC_RG_LDO_VCN33_1_HW9_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_1_HW9_OP_CFG_SHIFT                9
#define PMIC_RG_LDO_VCN33_1_HW10_OP_CFG_ADDR                \
	MT6359_LDO_VCN33_1_OP_CFG
#define PMIC_RG_LDO_VCN33_1_HW10_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN33_1_HW10_OP_CFG_SHIFT               10
#define PMIC_RG_LDO_VCN33_1_HW11_OP_CFG_ADDR                \
	MT6359_LDO_VCN33_1_OP_CFG
#define PMIC_RG_LDO_VCN33_1_HW11_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN33_1_HW11_OP_CFG_SHIFT               11
#define PMIC_RG_LDO_VCN33_1_HW12_OP_CFG_ADDR                \
	MT6359_LDO_VCN33_1_OP_CFG
#define PMIC_RG_LDO_VCN33_1_HW12_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN33_1_HW12_OP_CFG_SHIFT               12
#define PMIC_RG_LDO_VCN33_1_HW13_OP_CFG_ADDR                \
	MT6359_LDO_VCN33_1_OP_CFG
#define PMIC_RG_LDO_VCN33_1_HW13_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN33_1_HW13_OP_CFG_SHIFT               13
#define PMIC_RG_LDO_VCN33_1_HW14_OP_CFG_ADDR                \
	MT6359_LDO_VCN33_1_OP_CFG
#define PMIC_RG_LDO_VCN33_1_HW14_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN33_1_HW14_OP_CFG_SHIFT               14
#define PMIC_RG_LDO_VCN33_1_SW_OP_CFG_ADDR                  \
	MT6359_LDO_VCN33_1_OP_CFG
#define PMIC_RG_LDO_VCN33_1_SW_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VCN33_1_SW_OP_CFG_SHIFT                 15
#define PMIC_RG_LDO_VCN33_1_OP_CFG_SET_ADDR                 \
	MT6359_LDO_VCN33_1_OP_CFG_SET
#define PMIC_RG_LDO_VCN33_1_OP_CFG_SET_MASK                 0xFFFF
#define PMIC_RG_LDO_VCN33_1_OP_CFG_SET_SHIFT                0
#define PMIC_RG_LDO_VCN33_1_OP_CFG_CLR_ADDR                 \
	MT6359_LDO_VCN33_1_OP_CFG_CLR
#define PMIC_RG_LDO_VCN33_1_OP_CFG_CLR_MASK                 0xFFFF
#define PMIC_RG_LDO_VCN33_1_OP_CFG_CLR_SHIFT                0
#define PMIC_RG_LDO_VCN33_1_EN_1_ADDR                       \
	MT6359_LDO_VCN33_1_MULTI_SW
#define PMIC_RG_LDO_VCN33_1_EN_1_MASK                       0x1
#define PMIC_RG_LDO_VCN33_1_EN_1_SHIFT                      15
#define PMIC_LDO_GNR1_ANA_ID_ADDR                           \
	MT6359_LDO_GNR1_DSN_ID
#define PMIC_LDO_GNR1_ANA_ID_MASK                           0xFF
#define PMIC_LDO_GNR1_ANA_ID_SHIFT                          0
#define PMIC_LDO_GNR1_DIG_ID_ADDR                           \
	MT6359_LDO_GNR1_DSN_ID
#define PMIC_LDO_GNR1_DIG_ID_MASK                           0xFF
#define PMIC_LDO_GNR1_DIG_ID_SHIFT                          8
#define PMIC_LDO_GNR1_ANA_MINOR_REV_ADDR                    \
	MT6359_LDO_GNR1_DSN_REV0
#define PMIC_LDO_GNR1_ANA_MINOR_REV_MASK                    0xF
#define PMIC_LDO_GNR1_ANA_MINOR_REV_SHIFT                   0
#define PMIC_LDO_GNR1_ANA_MAJOR_REV_ADDR                    \
	MT6359_LDO_GNR1_DSN_REV0
#define PMIC_LDO_GNR1_ANA_MAJOR_REV_MASK                    0xF
#define PMIC_LDO_GNR1_ANA_MAJOR_REV_SHIFT                   4
#define PMIC_LDO_GNR1_DIG_MINOR_REV_ADDR                    \
	MT6359_LDO_GNR1_DSN_REV0
#define PMIC_LDO_GNR1_DIG_MINOR_REV_MASK                    0xF
#define PMIC_LDO_GNR1_DIG_MINOR_REV_SHIFT                   8
#define PMIC_LDO_GNR1_DIG_MAJOR_REV_ADDR                    \
	MT6359_LDO_GNR1_DSN_REV0
#define PMIC_LDO_GNR1_DIG_MAJOR_REV_MASK                    0xF
#define PMIC_LDO_GNR1_DIG_MAJOR_REV_SHIFT                   12
#define PMIC_LDO_GNR1_DSN_CBS_ADDR                          \
	MT6359_LDO_GNR1_DSN_DBI
#define PMIC_LDO_GNR1_DSN_CBS_MASK                          0x3
#define PMIC_LDO_GNR1_DSN_CBS_SHIFT                         0
#define PMIC_LDO_GNR1_DSN_BIX_ADDR                          \
	MT6359_LDO_GNR1_DSN_DBI
#define PMIC_LDO_GNR1_DSN_BIX_MASK                          0x3
#define PMIC_LDO_GNR1_DSN_BIX_SHIFT                         2
#define PMIC_LDO_GNR1_DSN_ESP_ADDR                          \
	MT6359_LDO_GNR1_DSN_DBI
#define PMIC_LDO_GNR1_DSN_ESP_MASK                          0xFF
#define PMIC_LDO_GNR1_DSN_ESP_SHIFT                         8
#define PMIC_LDO_GNR1_DSN_FPI_ADDR                          \
	MT6359_LDO_GNR1_DSN_DXI
#define PMIC_LDO_GNR1_DSN_FPI_MASK                          0xFF
#define PMIC_LDO_GNR1_DSN_FPI_SHIFT                         0
#define PMIC_RG_LDO_VCN33_2_EN_0_ADDR                       \
	MT6359_LDO_VCN33_2_CON0
#define PMIC_RG_LDO_VCN33_2_EN_0_MASK                       0x1
#define PMIC_RG_LDO_VCN33_2_EN_0_SHIFT                      0
#define PMIC_RG_LDO_VCN33_2_LP_ADDR                         \
	MT6359_LDO_VCN33_2_CON0
#define PMIC_RG_LDO_VCN33_2_LP_MASK                         0x1
#define PMIC_RG_LDO_VCN33_2_LP_SHIFT                        1
#define PMIC_RG_LDO_VCN33_2_STBTD_ADDR                      \
	MT6359_LDO_VCN33_2_CON1
#define PMIC_RG_LDO_VCN33_2_STBTD_MASK                      0x3
#define PMIC_RG_LDO_VCN33_2_STBTD_SHIFT                     0
#define PMIC_RG_LDO_VCN33_2_ULP_ADDR                        \
	MT6359_LDO_VCN33_2_CON1
#define PMIC_RG_LDO_VCN33_2_ULP_MASK                        0x1
#define PMIC_RG_LDO_VCN33_2_ULP_SHIFT                       2
#define PMIC_RG_LDO_VCN33_2_OCFB_EN_ADDR                    \
	MT6359_LDO_VCN33_2_CON1
#define PMIC_RG_LDO_VCN33_2_OCFB_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN33_2_OCFB_EN_SHIFT                   4
#define PMIC_RG_LDO_VCN33_2_OC_MODE_ADDR                    \
	MT6359_LDO_VCN33_2_CON1
#define PMIC_RG_LDO_VCN33_2_OC_MODE_MASK                    0x1
#define PMIC_RG_LDO_VCN33_2_OC_MODE_SHIFT                   5
#define PMIC_RG_LDO_VCN33_2_OC_TSEL_ADDR                    \
	MT6359_LDO_VCN33_2_CON1
#define PMIC_RG_LDO_VCN33_2_OC_TSEL_MASK                    0x1
#define PMIC_RG_LDO_VCN33_2_OC_TSEL_SHIFT                   6
#define PMIC_RG_LDO_VCN33_2_DUMMY_LOAD_ADDR                 \
	MT6359_LDO_VCN33_2_CON1
#define PMIC_RG_LDO_VCN33_2_DUMMY_LOAD_MASK                 0x3
#define PMIC_RG_LDO_VCN33_2_DUMMY_LOAD_SHIFT                8
#define PMIC_RG_LDO_VCN33_2_OP_MODE_ADDR                    \
	MT6359_LDO_VCN33_2_CON1
#define PMIC_RG_LDO_VCN33_2_OP_MODE_MASK                    0x7
#define PMIC_RG_LDO_VCN33_2_OP_MODE_SHIFT                   10
#define PMIC_RG_LDO_VCN33_2_CK_SW_MODE_ADDR                 \
	MT6359_LDO_VCN33_2_CON1
#define PMIC_RG_LDO_VCN33_2_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_LDO_VCN33_2_CK_SW_MODE_SHIFT                15
#define PMIC_DA_VCN33_2_B_EN_ADDR                           \
	MT6359_LDO_VCN33_2_MON
#define PMIC_DA_VCN33_2_B_EN_MASK                           0x1
#define PMIC_DA_VCN33_2_B_EN_SHIFT                          0
#define PMIC_DA_VCN33_2_B_STB_ADDR                          \
	MT6359_LDO_VCN33_2_MON
#define PMIC_DA_VCN33_2_B_STB_MASK                          0x1
#define PMIC_DA_VCN33_2_B_STB_SHIFT                         1
#define PMIC_DA_VCN33_2_B_LP_ADDR                           \
	MT6359_LDO_VCN33_2_MON
#define PMIC_DA_VCN33_2_B_LP_MASK                           0x1
#define PMIC_DA_VCN33_2_B_LP_SHIFT                          2
#define PMIC_DA_VCN33_2_L_EN_ADDR                           \
	MT6359_LDO_VCN33_2_MON
#define PMIC_DA_VCN33_2_L_EN_MASK                           0x1
#define PMIC_DA_VCN33_2_L_EN_SHIFT                          3
#define PMIC_DA_VCN33_2_L_STB_ADDR                          \
	MT6359_LDO_VCN33_2_MON
#define PMIC_DA_VCN33_2_L_STB_MASK                          0x1
#define PMIC_DA_VCN33_2_L_STB_SHIFT                         4
#define PMIC_DA_VCN33_2_OCFB_EN_ADDR                        \
	MT6359_LDO_VCN33_2_MON
#define PMIC_DA_VCN33_2_OCFB_EN_MASK                        0x1
#define PMIC_DA_VCN33_2_OCFB_EN_SHIFT                       5
#define PMIC_DA_VCN33_2_DUMMY_LOAD_ADDR                     \
	MT6359_LDO_VCN33_2_MON
#define PMIC_DA_VCN33_2_DUMMY_LOAD_MASK                     0x3
#define PMIC_DA_VCN33_2_DUMMY_LOAD_SHIFT                    6
#define PMIC_RG_LDO_VCN33_2_HW0_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_2_OP_EN
#define PMIC_RG_LDO_VCN33_2_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_2_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_LDO_VCN33_2_HW1_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_2_OP_EN
#define PMIC_RG_LDO_VCN33_2_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_2_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_LDO_VCN33_2_HW2_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_2_OP_EN
#define PMIC_RG_LDO_VCN33_2_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_2_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_LDO_VCN33_2_HW3_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_2_OP_EN
#define PMIC_RG_LDO_VCN33_2_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_2_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_LDO_VCN33_2_HW4_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_2_OP_EN
#define PMIC_RG_LDO_VCN33_2_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_2_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_LDO_VCN33_2_HW5_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_2_OP_EN
#define PMIC_RG_LDO_VCN33_2_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_2_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_LDO_VCN33_2_HW6_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_2_OP_EN
#define PMIC_RG_LDO_VCN33_2_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_2_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_LDO_VCN33_2_HW7_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_2_OP_EN
#define PMIC_RG_LDO_VCN33_2_HW7_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_2_HW7_OP_EN_SHIFT                 7
#define PMIC_RG_LDO_VCN33_2_HW8_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_2_OP_EN
#define PMIC_RG_LDO_VCN33_2_HW8_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_2_HW8_OP_EN_SHIFT                 8
#define PMIC_RG_LDO_VCN33_2_HW9_OP_EN_ADDR                  \
	MT6359_LDO_VCN33_2_OP_EN
#define PMIC_RG_LDO_VCN33_2_HW9_OP_EN_MASK                  0x1
#define PMIC_RG_LDO_VCN33_2_HW9_OP_EN_SHIFT                 9
#define PMIC_RG_LDO_VCN33_2_HW10_OP_EN_ADDR                 \
	MT6359_LDO_VCN33_2_OP_EN
#define PMIC_RG_LDO_VCN33_2_HW10_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN33_2_HW10_OP_EN_SHIFT                10
#define PMIC_RG_LDO_VCN33_2_HW11_OP_EN_ADDR                 \
	MT6359_LDO_VCN33_2_OP_EN
#define PMIC_RG_LDO_VCN33_2_HW11_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN33_2_HW11_OP_EN_SHIFT                11
#define PMIC_RG_LDO_VCN33_2_HW12_OP_EN_ADDR                 \
	MT6359_LDO_VCN33_2_OP_EN
#define PMIC_RG_LDO_VCN33_2_HW12_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN33_2_HW12_OP_EN_SHIFT                12
#define PMIC_RG_LDO_VCN33_2_HW13_OP_EN_ADDR                 \
	MT6359_LDO_VCN33_2_OP_EN
#define PMIC_RG_LDO_VCN33_2_HW13_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN33_2_HW13_OP_EN_SHIFT                13
#define PMIC_RG_LDO_VCN33_2_HW14_OP_EN_ADDR                 \
	MT6359_LDO_VCN33_2_OP_EN
#define PMIC_RG_LDO_VCN33_2_HW14_OP_EN_MASK                 0x1
#define PMIC_RG_LDO_VCN33_2_HW14_OP_EN_SHIFT                14
#define PMIC_RG_LDO_VCN33_2_SW_OP_EN_ADDR                   \
	MT6359_LDO_VCN33_2_OP_EN
#define PMIC_RG_LDO_VCN33_2_SW_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VCN33_2_SW_OP_EN_SHIFT                  15
#define PMIC_RG_LDO_VCN33_2_OP_EN_SET_ADDR                  \
	MT6359_LDO_VCN33_2_OP_EN_SET
#define PMIC_RG_LDO_VCN33_2_OP_EN_SET_MASK                  0xFFFF
#define PMIC_RG_LDO_VCN33_2_OP_EN_SET_SHIFT                 0
#define PMIC_RG_LDO_VCN33_2_OP_EN_CLR_ADDR                  \
	MT6359_LDO_VCN33_2_OP_EN_CLR
#define PMIC_RG_LDO_VCN33_2_OP_EN_CLR_MASK                  0xFFFF
#define PMIC_RG_LDO_VCN33_2_OP_EN_CLR_SHIFT                 0
#define PMIC_RG_LDO_VCN33_2_HW0_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_2_OP_CFG
#define PMIC_RG_LDO_VCN33_2_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_2_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_LDO_VCN33_2_HW1_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_2_OP_CFG
#define PMIC_RG_LDO_VCN33_2_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_2_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_LDO_VCN33_2_HW2_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_2_OP_CFG
#define PMIC_RG_LDO_VCN33_2_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_2_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_LDO_VCN33_2_HW3_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_2_OP_CFG
#define PMIC_RG_LDO_VCN33_2_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_2_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_LDO_VCN33_2_HW4_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_2_OP_CFG
#define PMIC_RG_LDO_VCN33_2_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_2_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_LDO_VCN33_2_HW5_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_2_OP_CFG
#define PMIC_RG_LDO_VCN33_2_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_2_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_LDO_VCN33_2_HW6_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_2_OP_CFG
#define PMIC_RG_LDO_VCN33_2_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_2_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_LDO_VCN33_2_HW7_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_2_OP_CFG
#define PMIC_RG_LDO_VCN33_2_HW7_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_2_HW7_OP_CFG_SHIFT                7
#define PMIC_RG_LDO_VCN33_2_HW8_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_2_OP_CFG
#define PMIC_RG_LDO_VCN33_2_HW8_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_2_HW8_OP_CFG_SHIFT                8
#define PMIC_RG_LDO_VCN33_2_HW9_OP_CFG_ADDR                 \
	MT6359_LDO_VCN33_2_OP_CFG
#define PMIC_RG_LDO_VCN33_2_HW9_OP_CFG_MASK                 0x1
#define PMIC_RG_LDO_VCN33_2_HW9_OP_CFG_SHIFT                9
#define PMIC_RG_LDO_VCN33_2_HW10_OP_CFG_ADDR                \
	MT6359_LDO_VCN33_2_OP_CFG
#define PMIC_RG_LDO_VCN33_2_HW10_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN33_2_HW10_OP_CFG_SHIFT               10
#define PMIC_RG_LDO_VCN33_2_HW11_OP_CFG_ADDR                \
	MT6359_LDO_VCN33_2_OP_CFG
#define PMIC_RG_LDO_VCN33_2_HW11_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN33_2_HW11_OP_CFG_SHIFT               11
#define PMIC_RG_LDO_VCN33_2_HW12_OP_CFG_ADDR                \
	MT6359_LDO_VCN33_2_OP_CFG
#define PMIC_RG_LDO_VCN33_2_HW12_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN33_2_HW12_OP_CFG_SHIFT               12
#define PMIC_RG_LDO_VCN33_2_HW13_OP_CFG_ADDR                \
	MT6359_LDO_VCN33_2_OP_CFG
#define PMIC_RG_LDO_VCN33_2_HW13_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN33_2_HW13_OP_CFG_SHIFT               13
#define PMIC_RG_LDO_VCN33_2_HW14_OP_CFG_ADDR                \
	MT6359_LDO_VCN33_2_OP_CFG
#define PMIC_RG_LDO_VCN33_2_HW14_OP_CFG_MASK                0x1
#define PMIC_RG_LDO_VCN33_2_HW14_OP_CFG_SHIFT               14
#define PMIC_RG_LDO_VCN33_2_SW_OP_CFG_ADDR                  \
	MT6359_LDO_VCN33_2_OP_CFG
#define PMIC_RG_LDO_VCN33_2_SW_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VCN33_2_SW_OP_CFG_SHIFT                 15
#define PMIC_RG_LDO_VCN33_2_OP_CFG_SET_ADDR                 \
	MT6359_LDO_VCN33_2_OP_CFG_SET
#define PMIC_RG_LDO_VCN33_2_OP_CFG_SET_MASK                 0xFFFF
#define PMIC_RG_LDO_VCN33_2_OP_CFG_SET_SHIFT                0
#define PMIC_RG_LDO_VCN33_2_OP_CFG_CLR_ADDR                 \
	MT6359_LDO_VCN33_2_OP_CFG_CLR
#define PMIC_RG_LDO_VCN33_2_OP_CFG_CLR_MASK                 0xFFFF
#define PMIC_RG_LDO_VCN33_2_OP_CFG_CLR_SHIFT                0
#define PMIC_RG_LDO_VCN33_2_EN_1_ADDR                       \
	MT6359_LDO_VCN33_2_MULTI_SW
#define PMIC_RG_LDO_VCN33_2_EN_1_MASK                       0x1
#define PMIC_RG_LDO_VCN33_2_EN_1_SHIFT                      15
#define PMIC_RG_LDO_VCN13_EN_ADDR                           \
	MT6359_LDO_VCN13_CON0
#define PMIC_RG_LDO_VCN13_EN_MASK                           0x1
#define PMIC_RG_LDO_VCN13_EN_SHIFT                          0
#define PMIC_RG_LDO_VCN13_LP_ADDR                           \
	MT6359_LDO_VCN13_CON0
#define PMIC_RG_LDO_VCN13_LP_MASK                           0x1
#define PMIC_RG_LDO_VCN13_LP_SHIFT                          1
#define PMIC_RG_LDO_VCN13_STBTD_ADDR                        \
	MT6359_LDO_VCN13_CON1
#define PMIC_RG_LDO_VCN13_STBTD_MASK                        0x3
#define PMIC_RG_LDO_VCN13_STBTD_SHIFT                       0
#define PMIC_RG_LDO_VCN13_ULP_ADDR                          \
	MT6359_LDO_VCN13_CON1
#define PMIC_RG_LDO_VCN13_ULP_MASK                          0x1
#define PMIC_RG_LDO_VCN13_ULP_SHIFT                         2
#define PMIC_RG_LDO_VCN13_OCFB_EN_ADDR                      \
	MT6359_LDO_VCN13_CON1
#define PMIC_RG_LDO_VCN13_OCFB_EN_MASK                      0x1
#define PMIC_RG_LDO_VCN13_OCFB_EN_SHIFT                     4
#define PMIC_RG_LDO_VCN13_OC_MODE_ADDR                      \
	MT6359_LDO_VCN13_CON1
#define PMIC_RG_LDO_VCN13_OC_MODE_MASK                      0x1
#define PMIC_RG_LDO_VCN13_OC_MODE_SHIFT                     5
#define PMIC_RG_LDO_VCN13_OC_TSEL_ADDR                      \
	MT6359_LDO_VCN13_CON1
#define PMIC_RG_LDO_VCN13_OC_TSEL_MASK                      0x1
#define PMIC_RG_LDO_VCN13_OC_TSEL_SHIFT                     6
#define PMIC_RG_LDO_VCN13_DUMMY_LOAD_ADDR                   \
	MT6359_LDO_VCN13_CON1
#define PMIC_RG_LDO_VCN13_DUMMY_LOAD_MASK                   0x3
#define PMIC_RG_LDO_VCN13_DUMMY_LOAD_SHIFT                  8
#define PMIC_RG_LDO_VCN13_OP_MODE_ADDR                      \
	MT6359_LDO_VCN13_CON1
#define PMIC_RG_LDO_VCN13_OP_MODE_MASK                      0x7
#define PMIC_RG_LDO_VCN13_OP_MODE_SHIFT                     10
#define PMIC_RG_LDO_VCN13_CK_SW_MODE_ADDR                   \
	MT6359_LDO_VCN13_CON1
#define PMIC_RG_LDO_VCN13_CK_SW_MODE_MASK                   0x1
#define PMIC_RG_LDO_VCN13_CK_SW_MODE_SHIFT                  15
#define PMIC_DA_VCN13_B_EN_ADDR                             \
	MT6359_LDO_VCN13_MON
#define PMIC_DA_VCN13_B_EN_MASK                             0x1
#define PMIC_DA_VCN13_B_EN_SHIFT                            0
#define PMIC_DA_VCN13_B_STB_ADDR                            \
	MT6359_LDO_VCN13_MON
#define PMIC_DA_VCN13_B_STB_MASK                            0x1
#define PMIC_DA_VCN13_B_STB_SHIFT                           1
#define PMIC_DA_VCN13_B_LP_ADDR                             \
	MT6359_LDO_VCN13_MON
#define PMIC_DA_VCN13_B_LP_MASK                             0x1
#define PMIC_DA_VCN13_B_LP_SHIFT                            2
#define PMIC_DA_VCN13_L_EN_ADDR                             \
	MT6359_LDO_VCN13_MON
#define PMIC_DA_VCN13_L_EN_MASK                             0x1
#define PMIC_DA_VCN13_L_EN_SHIFT                            3
#define PMIC_DA_VCN13_L_STB_ADDR                            \
	MT6359_LDO_VCN13_MON
#define PMIC_DA_VCN13_L_STB_MASK                            0x1
#define PMIC_DA_VCN13_L_STB_SHIFT                           4
#define PMIC_DA_VCN13_OCFB_EN_ADDR                          \
	MT6359_LDO_VCN13_MON
#define PMIC_DA_VCN13_OCFB_EN_MASK                          0x1
#define PMIC_DA_VCN13_OCFB_EN_SHIFT                         5
#define PMIC_DA_VCN13_DUMMY_LOAD_ADDR                       \
	MT6359_LDO_VCN13_MON
#define PMIC_DA_VCN13_DUMMY_LOAD_MASK                       0x3
#define PMIC_DA_VCN13_DUMMY_LOAD_SHIFT                      6
#define PMIC_RG_LDO_VCN13_HW0_OP_EN_ADDR                    \
	MT6359_LDO_VCN13_OP_EN
#define PMIC_RG_LDO_VCN13_HW0_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN13_HW0_OP_EN_SHIFT                   0
#define PMIC_RG_LDO_VCN13_HW1_OP_EN_ADDR                    \
	MT6359_LDO_VCN13_OP_EN
#define PMIC_RG_LDO_VCN13_HW1_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN13_HW1_OP_EN_SHIFT                   1
#define PMIC_RG_LDO_VCN13_HW2_OP_EN_ADDR                    \
	MT6359_LDO_VCN13_OP_EN
#define PMIC_RG_LDO_VCN13_HW2_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN13_HW2_OP_EN_SHIFT                   2
#define PMIC_RG_LDO_VCN13_HW3_OP_EN_ADDR                    \
	MT6359_LDO_VCN13_OP_EN
#define PMIC_RG_LDO_VCN13_HW3_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN13_HW3_OP_EN_SHIFT                   3
#define PMIC_RG_LDO_VCN13_HW4_OP_EN_ADDR                    \
	MT6359_LDO_VCN13_OP_EN
#define PMIC_RG_LDO_VCN13_HW4_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN13_HW4_OP_EN_SHIFT                   4
#define PMIC_RG_LDO_VCN13_HW5_OP_EN_ADDR                    \
	MT6359_LDO_VCN13_OP_EN
#define PMIC_RG_LDO_VCN13_HW5_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN13_HW5_OP_EN_SHIFT                   5
#define PMIC_RG_LDO_VCN13_HW6_OP_EN_ADDR                    \
	MT6359_LDO_VCN13_OP_EN
#define PMIC_RG_LDO_VCN13_HW6_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN13_HW6_OP_EN_SHIFT                   6
#define PMIC_RG_LDO_VCN13_HW7_OP_EN_ADDR                    \
	MT6359_LDO_VCN13_OP_EN
#define PMIC_RG_LDO_VCN13_HW7_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN13_HW7_OP_EN_SHIFT                   7
#define PMIC_RG_LDO_VCN13_HW8_OP_EN_ADDR                    \
	MT6359_LDO_VCN13_OP_EN
#define PMIC_RG_LDO_VCN13_HW8_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN13_HW8_OP_EN_SHIFT                   8
#define PMIC_RG_LDO_VCN13_HW9_OP_EN_ADDR                    \
	MT6359_LDO_VCN13_OP_EN
#define PMIC_RG_LDO_VCN13_HW9_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN13_HW9_OP_EN_SHIFT                   9
#define PMIC_RG_LDO_VCN13_HW10_OP_EN_ADDR                   \
	MT6359_LDO_VCN13_OP_EN
#define PMIC_RG_LDO_VCN13_HW10_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VCN13_HW10_OP_EN_SHIFT                  10
#define PMIC_RG_LDO_VCN13_HW11_OP_EN_ADDR                   \
	MT6359_LDO_VCN13_OP_EN
#define PMIC_RG_LDO_VCN13_HW11_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VCN13_HW11_OP_EN_SHIFT                  11
#define PMIC_RG_LDO_VCN13_HW12_OP_EN_ADDR                   \
	MT6359_LDO_VCN13_OP_EN
#define PMIC_RG_LDO_VCN13_HW12_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VCN13_HW12_OP_EN_SHIFT                  12
#define PMIC_RG_LDO_VCN13_HW13_OP_EN_ADDR                   \
	MT6359_LDO_VCN13_OP_EN
#define PMIC_RG_LDO_VCN13_HW13_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VCN13_HW13_OP_EN_SHIFT                  13
#define PMIC_RG_LDO_VCN13_HW14_OP_EN_ADDR                   \
	MT6359_LDO_VCN13_OP_EN
#define PMIC_RG_LDO_VCN13_HW14_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VCN13_HW14_OP_EN_SHIFT                  14
#define PMIC_RG_LDO_VCN13_SW_OP_EN_ADDR                     \
	MT6359_LDO_VCN13_OP_EN
#define PMIC_RG_LDO_VCN13_SW_OP_EN_MASK                     0x1
#define PMIC_RG_LDO_VCN13_SW_OP_EN_SHIFT                    15
#define PMIC_RG_LDO_VCN13_OP_EN_SET_ADDR                    \
	MT6359_LDO_VCN13_OP_EN_SET
#define PMIC_RG_LDO_VCN13_OP_EN_SET_MASK                    0xFFFF
#define PMIC_RG_LDO_VCN13_OP_EN_SET_SHIFT                   0
#define PMIC_RG_LDO_VCN13_OP_EN_CLR_ADDR                    \
	MT6359_LDO_VCN13_OP_EN_CLR
#define PMIC_RG_LDO_VCN13_OP_EN_CLR_MASK                    0xFFFF
#define PMIC_RG_LDO_VCN13_OP_EN_CLR_SHIFT                   0
#define PMIC_RG_LDO_VCN13_HW0_OP_CFG_ADDR                   \
	MT6359_LDO_VCN13_OP_CFG
#define PMIC_RG_LDO_VCN13_HW0_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN13_HW0_OP_CFG_SHIFT                  0
#define PMIC_RG_LDO_VCN13_HW1_OP_CFG_ADDR                   \
	MT6359_LDO_VCN13_OP_CFG
#define PMIC_RG_LDO_VCN13_HW1_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN13_HW1_OP_CFG_SHIFT                  1
#define PMIC_RG_LDO_VCN13_HW2_OP_CFG_ADDR                   \
	MT6359_LDO_VCN13_OP_CFG
#define PMIC_RG_LDO_VCN13_HW2_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN13_HW2_OP_CFG_SHIFT                  2
#define PMIC_RG_LDO_VCN13_HW3_OP_CFG_ADDR                   \
	MT6359_LDO_VCN13_OP_CFG
#define PMIC_RG_LDO_VCN13_HW3_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN13_HW3_OP_CFG_SHIFT                  3
#define PMIC_RG_LDO_VCN13_HW4_OP_CFG_ADDR                   \
	MT6359_LDO_VCN13_OP_CFG
#define PMIC_RG_LDO_VCN13_HW4_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN13_HW4_OP_CFG_SHIFT                  4
#define PMIC_RG_LDO_VCN13_HW5_OP_CFG_ADDR                   \
	MT6359_LDO_VCN13_OP_CFG
#define PMIC_RG_LDO_VCN13_HW5_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN13_HW5_OP_CFG_SHIFT                  5
#define PMIC_RG_LDO_VCN13_HW6_OP_CFG_ADDR                   \
	MT6359_LDO_VCN13_OP_CFG
#define PMIC_RG_LDO_VCN13_HW6_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN13_HW6_OP_CFG_SHIFT                  6
#define PMIC_RG_LDO_VCN13_HW7_OP_CFG_ADDR                   \
	MT6359_LDO_VCN13_OP_CFG
#define PMIC_RG_LDO_VCN13_HW7_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN13_HW7_OP_CFG_SHIFT                  7
#define PMIC_RG_LDO_VCN13_HW8_OP_CFG_ADDR                   \
	MT6359_LDO_VCN13_OP_CFG
#define PMIC_RG_LDO_VCN13_HW8_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN13_HW8_OP_CFG_SHIFT                  8
#define PMIC_RG_LDO_VCN13_HW9_OP_CFG_ADDR                   \
	MT6359_LDO_VCN13_OP_CFG
#define PMIC_RG_LDO_VCN13_HW9_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN13_HW9_OP_CFG_SHIFT                  9
#define PMIC_RG_LDO_VCN13_HW10_OP_CFG_ADDR                  \
	MT6359_LDO_VCN13_OP_CFG
#define PMIC_RG_LDO_VCN13_HW10_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VCN13_HW10_OP_CFG_SHIFT                 10
#define PMIC_RG_LDO_VCN13_HW11_OP_CFG_ADDR                  \
	MT6359_LDO_VCN13_OP_CFG
#define PMIC_RG_LDO_VCN13_HW11_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VCN13_HW11_OP_CFG_SHIFT                 11
#define PMIC_RG_LDO_VCN13_HW12_OP_CFG_ADDR                  \
	MT6359_LDO_VCN13_OP_CFG
#define PMIC_RG_LDO_VCN13_HW12_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VCN13_HW12_OP_CFG_SHIFT                 12
#define PMIC_RG_LDO_VCN13_HW13_OP_CFG_ADDR                  \
	MT6359_LDO_VCN13_OP_CFG
#define PMIC_RG_LDO_VCN13_HW13_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VCN13_HW13_OP_CFG_SHIFT                 13
#define PMIC_RG_LDO_VCN13_HW14_OP_CFG_ADDR                  \
	MT6359_LDO_VCN13_OP_CFG
#define PMIC_RG_LDO_VCN13_HW14_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VCN13_HW14_OP_CFG_SHIFT                 14
#define PMIC_RG_LDO_VCN13_SW_OP_CFG_ADDR                    \
	MT6359_LDO_VCN13_OP_CFG
#define PMIC_RG_LDO_VCN13_SW_OP_CFG_MASK                    0x1
#define PMIC_RG_LDO_VCN13_SW_OP_CFG_SHIFT                   15
#define PMIC_RG_LDO_VCN13_OP_CFG_SET_ADDR                   \
	MT6359_LDO_VCN13_OP_CFG_SET
#define PMIC_RG_LDO_VCN13_OP_CFG_SET_MASK                   0xFFFF
#define PMIC_RG_LDO_VCN13_OP_CFG_SET_SHIFT                  0
#define PMIC_RG_LDO_VCN13_OP_CFG_CLR_ADDR                   \
	MT6359_LDO_VCN13_OP_CFG_CLR
#define PMIC_RG_LDO_VCN13_OP_CFG_CLR_MASK                   0xFFFF
#define PMIC_RG_LDO_VCN13_OP_CFG_CLR_SHIFT                  0
#define PMIC_RG_LDO_VCN18_EN_ADDR                           \
	MT6359_LDO_VCN18_CON0
#define PMIC_RG_LDO_VCN18_EN_MASK                           0x1
#define PMIC_RG_LDO_VCN18_EN_SHIFT                          0
#define PMIC_RG_LDO_VCN18_LP_ADDR                           \
	MT6359_LDO_VCN18_CON0
#define PMIC_RG_LDO_VCN18_LP_MASK                           0x1
#define PMIC_RG_LDO_VCN18_LP_SHIFT                          1
#define PMIC_RG_LDO_VCN18_STBTD_ADDR                        \
	MT6359_LDO_VCN18_CON1
#define PMIC_RG_LDO_VCN18_STBTD_MASK                        0x3
#define PMIC_RG_LDO_VCN18_STBTD_SHIFT                       0
#define PMIC_RG_LDO_VCN18_ULP_ADDR                          \
	MT6359_LDO_VCN18_CON1
#define PMIC_RG_LDO_VCN18_ULP_MASK                          0x1
#define PMIC_RG_LDO_VCN18_ULP_SHIFT                         2
#define PMIC_RG_LDO_VCN18_OCFB_EN_ADDR                      \
	MT6359_LDO_VCN18_CON1
#define PMIC_RG_LDO_VCN18_OCFB_EN_MASK                      0x1
#define PMIC_RG_LDO_VCN18_OCFB_EN_SHIFT                     4
#define PMIC_RG_LDO_VCN18_OC_MODE_ADDR                      \
	MT6359_LDO_VCN18_CON1
#define PMIC_RG_LDO_VCN18_OC_MODE_MASK                      0x1
#define PMIC_RG_LDO_VCN18_OC_MODE_SHIFT                     5
#define PMIC_RG_LDO_VCN18_OC_TSEL_ADDR                      \
	MT6359_LDO_VCN18_CON1
#define PMIC_RG_LDO_VCN18_OC_TSEL_MASK                      0x1
#define PMIC_RG_LDO_VCN18_OC_TSEL_SHIFT                     6
#define PMIC_RG_LDO_VCN18_DUMMY_LOAD_ADDR                   \
	MT6359_LDO_VCN18_CON1
#define PMIC_RG_LDO_VCN18_DUMMY_LOAD_MASK                   0x3
#define PMIC_RG_LDO_VCN18_DUMMY_LOAD_SHIFT                  8
#define PMIC_RG_LDO_VCN18_OP_MODE_ADDR                      \
	MT6359_LDO_VCN18_CON1
#define PMIC_RG_LDO_VCN18_OP_MODE_MASK                      0x7
#define PMIC_RG_LDO_VCN18_OP_MODE_SHIFT                     10
#define PMIC_RG_LDO_VCN18_CK_SW_MODE_ADDR                   \
	MT6359_LDO_VCN18_CON1
#define PMIC_RG_LDO_VCN18_CK_SW_MODE_MASK                   0x1
#define PMIC_RG_LDO_VCN18_CK_SW_MODE_SHIFT                  15
#define PMIC_DA_VCN18_B_EN_ADDR                             \
	MT6359_LDO_VCN18_MON
#define PMIC_DA_VCN18_B_EN_MASK                             0x1
#define PMIC_DA_VCN18_B_EN_SHIFT                            0
#define PMIC_DA_VCN18_B_STB_ADDR                            \
	MT6359_LDO_VCN18_MON
#define PMIC_DA_VCN18_B_STB_MASK                            0x1
#define PMIC_DA_VCN18_B_STB_SHIFT                           1
#define PMIC_DA_VCN18_B_LP_ADDR                             \
	MT6359_LDO_VCN18_MON
#define PMIC_DA_VCN18_B_LP_MASK                             0x1
#define PMIC_DA_VCN18_B_LP_SHIFT                            2
#define PMIC_DA_VCN18_L_EN_ADDR                             \
	MT6359_LDO_VCN18_MON
#define PMIC_DA_VCN18_L_EN_MASK                             0x1
#define PMIC_DA_VCN18_L_EN_SHIFT                            3
#define PMIC_DA_VCN18_L_STB_ADDR                            \
	MT6359_LDO_VCN18_MON
#define PMIC_DA_VCN18_L_STB_MASK                            0x1
#define PMIC_DA_VCN18_L_STB_SHIFT                           4
#define PMIC_DA_VCN18_OCFB_EN_ADDR                          \
	MT6359_LDO_VCN18_MON
#define PMIC_DA_VCN18_OCFB_EN_MASK                          0x1
#define PMIC_DA_VCN18_OCFB_EN_SHIFT                         5
#define PMIC_DA_VCN18_DUMMY_LOAD_ADDR                       \
	MT6359_LDO_VCN18_MON
#define PMIC_DA_VCN18_DUMMY_LOAD_MASK                       0x3
#define PMIC_DA_VCN18_DUMMY_LOAD_SHIFT                      6
#define PMIC_RG_LDO_VCN18_HW0_OP_EN_ADDR                    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HW0_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN18_HW0_OP_EN_SHIFT                   0
#define PMIC_RG_LDO_VCN18_HW1_OP_EN_ADDR                    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HW1_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN18_HW1_OP_EN_SHIFT                   1
#define PMIC_RG_LDO_VCN18_HW2_OP_EN_ADDR                    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HW2_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN18_HW2_OP_EN_SHIFT                   2
#define PMIC_RG_LDO_VCN18_HW3_OP_EN_ADDR                    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HW3_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN18_HW3_OP_EN_SHIFT                   3
#define PMIC_RG_LDO_VCN18_HW4_OP_EN_ADDR                    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HW4_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN18_HW4_OP_EN_SHIFT                   4
#define PMIC_RG_LDO_VCN18_HW5_OP_EN_ADDR                    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HW5_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN18_HW5_OP_EN_SHIFT                   5
#define PMIC_RG_LDO_VCN18_HW6_OP_EN_ADDR                    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HW6_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN18_HW6_OP_EN_SHIFT                   6
#define PMIC_RG_LDO_VCN18_HW7_OP_EN_ADDR                    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HW7_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN18_HW7_OP_EN_SHIFT                   7
#define PMIC_RG_LDO_VCN18_HW8_OP_EN_ADDR                    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HW8_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN18_HW8_OP_EN_SHIFT                   8
#define PMIC_RG_LDO_VCN18_HW9_OP_EN_ADDR                    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HW9_OP_EN_MASK                    0x1
#define PMIC_RG_LDO_VCN18_HW9_OP_EN_SHIFT                   9
#define PMIC_RG_LDO_VCN18_HW10_OP_EN_ADDR                   \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HW10_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VCN18_HW10_OP_EN_SHIFT                  10
#define PMIC_RG_LDO_VCN18_HW11_OP_EN_ADDR                   \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HW11_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VCN18_HW11_OP_EN_SHIFT                  11
#define PMIC_RG_LDO_VCN18_HW12_OP_EN_ADDR                   \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HW12_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VCN18_HW12_OP_EN_SHIFT                  12
#define PMIC_RG_LDO_VCN18_HW13_OP_EN_ADDR                   \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HW13_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VCN18_HW13_OP_EN_SHIFT                  13
#define PMIC_RG_LDO_VCN18_HW14_OP_EN_ADDR                   \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HW14_OP_EN_MASK                   0x1
#define PMIC_RG_LDO_VCN18_HW14_OP_EN_SHIFT                  14
#define PMIC_RG_LDO_VCN18_SW_OP_EN_ADDR                     \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_SW_OP_EN_MASK                     0x1
#define PMIC_RG_LDO_VCN18_SW_OP_EN_SHIFT                    15
#define PMIC_RG_LDO_VCN18_OP_EN_SET_ADDR                    \
	MT6359_LDO_VCN18_OP_EN_SET
#define PMIC_RG_LDO_VCN18_OP_EN_SET_MASK                    0xFFFF
#define PMIC_RG_LDO_VCN18_OP_EN_SET_SHIFT                   0
#define PMIC_RG_LDO_VCN18_OP_EN_CLR_ADDR                    \
	MT6359_LDO_VCN18_OP_EN_CLR
#define PMIC_RG_LDO_VCN18_OP_EN_CLR_MASK                    0xFFFF
#define PMIC_RG_LDO_VCN18_OP_EN_CLR_SHIFT                   0
#define PMIC_RG_LDO_VCN18_HW0_OP_CFG_ADDR                   \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW0_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN18_HW0_OP_CFG_SHIFT                  0
#define PMIC_RG_LDO_VCN18_HW1_OP_CFG_ADDR                   \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN18_HW1_OP_CFG_SHIFT                  1
#define PMIC_RG_LDO_VCN18_HW2_OP_CFG_ADDR                   \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW2_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN18_HW2_OP_CFG_SHIFT                  2
#define PMIC_RG_LDO_VCN18_HW3_OP_CFG_ADDR                   \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW3_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN18_HW3_OP_CFG_SHIFT                  3
#define PMIC_RG_LDO_VCN18_HW4_OP_CFG_ADDR                   \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW4_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN18_HW4_OP_CFG_SHIFT                  4
#define PMIC_RG_LDO_VCN18_HW5_OP_CFG_ADDR                   \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW5_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN18_HW5_OP_CFG_SHIFT                  5
#define PMIC_RG_LDO_VCN18_HW6_OP_CFG_ADDR                   \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW6_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN18_HW6_OP_CFG_SHIFT                  6
#define PMIC_RG_LDO_VCN18_HW7_OP_CFG_ADDR                   \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW7_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN18_HW7_OP_CFG_SHIFT                  7
#define PMIC_RG_LDO_VCN18_HW8_OP_CFG_ADDR                   \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW8_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN18_HW8_OP_CFG_SHIFT                  8
#define PMIC_RG_LDO_VCN18_HW9_OP_CFG_ADDR                   \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW9_OP_CFG_MASK                   0x1
#define PMIC_RG_LDO_VCN18_HW9_OP_CFG_SHIFT                  9
#define PMIC_RG_LDO_VCN18_HW10_OP_CFG_ADDR                  \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW10_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VCN18_HW10_OP_CFG_SHIFT                 10
#define PMIC_RG_LDO_VCN18_HW11_OP_CFG_ADDR                  \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW11_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VCN18_HW11_OP_CFG_SHIFT                 11
#define PMIC_RG_LDO_VCN18_HW12_OP_CFG_ADDR                  \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW12_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VCN18_HW12_OP_CFG_SHIFT                 12
#define PMIC_RG_LDO_VCN18_HW13_OP_CFG_ADDR                  \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW13_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VCN18_HW13_OP_CFG_SHIFT                 13
#define PMIC_RG_LDO_VCN18_HW14_OP_CFG_ADDR                  \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW14_OP_CFG_MASK                  0x1
#define PMIC_RG_LDO_VCN18_HW14_OP_CFG_SHIFT                 14
#define PMIC_RG_LDO_VCN18_SW_OP_CFG_ADDR                    \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_SW_OP_CFG_MASK                    0x1
#define PMIC_RG_LDO_VCN18_SW_OP_CFG_SHIFT                   15
#define PMIC_RG_LDO_VCN18_OP_CFG_SET_ADDR                   \
	MT6359_LDO_VCN18_OP_CFG_SET
#define PMIC_RG_LDO_VCN18_OP_CFG_SET_MASK                   0xFFFF
#define PMIC_RG_LDO_VCN18_OP_CFG_SET_SHIFT                  0
#define PMIC_RG_LDO_VCN18_OP_CFG_CLR_ADDR                   \
	MT6359_LDO_VCN18_OP_CFG_CLR
#define PMIC_RG_LDO_VCN18_OP_CFG_CLR_MASK                   0xFFFF
#define PMIC_RG_LDO_VCN18_OP_CFG_CLR_SHIFT                  0
#define PMIC_RG_LDO_VA09_EN_ADDR                            \
	MT6359_LDO_VA09_CON0
#define PMIC_RG_LDO_VA09_EN_MASK                            0x1
#define PMIC_RG_LDO_VA09_EN_SHIFT                           0
#define PMIC_RG_LDO_VA09_LP_ADDR                            \
	MT6359_LDO_VA09_CON0
#define PMIC_RG_LDO_VA09_LP_MASK                            0x1
#define PMIC_RG_LDO_VA09_LP_SHIFT                           1
#define PMIC_RG_LDO_VA09_STBTD_ADDR                         \
	MT6359_LDO_VA09_CON1
#define PMIC_RG_LDO_VA09_STBTD_MASK                         0x3
#define PMIC_RG_LDO_VA09_STBTD_SHIFT                        0
#define PMIC_RG_LDO_VA09_ULP_ADDR                           \
	MT6359_LDO_VA09_CON1
#define PMIC_RG_LDO_VA09_ULP_MASK                           0x1
#define PMIC_RG_LDO_VA09_ULP_SHIFT                          2
#define PMIC_RG_LDO_VA09_OCFB_EN_ADDR                       \
	MT6359_LDO_VA09_CON1
#define PMIC_RG_LDO_VA09_OCFB_EN_MASK                       0x1
#define PMIC_RG_LDO_VA09_OCFB_EN_SHIFT                      4
#define PMIC_RG_LDO_VA09_OC_MODE_ADDR                       \
	MT6359_LDO_VA09_CON1
#define PMIC_RG_LDO_VA09_OC_MODE_MASK                       0x1
#define PMIC_RG_LDO_VA09_OC_MODE_SHIFT                      5
#define PMIC_RG_LDO_VA09_OC_TSEL_ADDR                       \
	MT6359_LDO_VA09_CON1
#define PMIC_RG_LDO_VA09_OC_TSEL_MASK                       0x1
#define PMIC_RG_LDO_VA09_OC_TSEL_SHIFT                      6
#define PMIC_RG_LDO_VA09_DUMMY_LOAD_ADDR                    \
	MT6359_LDO_VA09_CON1
#define PMIC_RG_LDO_VA09_DUMMY_LOAD_MASK                    0x3
#define PMIC_RG_LDO_VA09_DUMMY_LOAD_SHIFT                   8
#define PMIC_RG_LDO_VA09_OP_MODE_ADDR                       \
	MT6359_LDO_VA09_CON1
#define PMIC_RG_LDO_VA09_OP_MODE_MASK                       0x7
#define PMIC_RG_LDO_VA09_OP_MODE_SHIFT                      10
#define PMIC_RG_LDO_VA09_CK_SW_MODE_ADDR                    \
	MT6359_LDO_VA09_CON1
#define PMIC_RG_LDO_VA09_CK_SW_MODE_MASK                    0x1
#define PMIC_RG_LDO_VA09_LDO_VCN18_CON1
#define PMIC_RG_LDO              10
#defdefine PMIC_RG_LDO_VCN18_HW9_OP_CFG_MASK                   0x1
#de                       0x7
#_MASK           define PMIC_RG_LDO_VCN13_HW4_OP_CFG_SHIFT                  4
#define PMIC_RG_LDO_V     10
#define PMIC_RG_LDO_VCN18_HE3OVCN18_HW0_OP_EN_MASK   0x1
#define PMIC_RG_LDO_VCN13fine PMIC_RG_LDORSG_LDO_VCN18_ULP_SHIFT                         2
#define PMIC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCN18_HW10_OP_CFG_SHIFT         3SLDO_VCN13_SW_OP_CFG_SHIFT                   15
#define PMIC_RG_LDO_VCN13_OP_CFG_SE_RG_LDO_VCN18_HW10_OP_CFG_SHIFT         3SLDO_VCN13_SW_OP_CFG_SHIFT                                                                                           _OCFB_EN_ADDR                       \
	MT6359_LDO_VA09_CON1
#define PMIC_RG_LDO_OCFB_EN_MASK        9C_RG_LDO_VCN18_HW10_OP_CFG_SADDR            RR                       \
	MT6359_LDO_VCN13_MON
#define PMICE3S9_OC_MODE_ADDR    18_OP_EN
#define PMI9\
	MT6359_LDO_VCN13_MON
#defOCFB_EN_MASK        9C_RG_LDO_T6359_LDO_VCN18_MON
#define PMIC_DA_VCN18_OCFB_EN_T    CN18_MON
#define PMIC_DA_VCNC    5
#define PMIC_RG_LDO_VA09_OC_TSEL_A3_MON
#define PMIC_DMT6359_LDO_VCN13_OP_CFG
#define PMIC_RG_LD PMIC_RG_LDO_VA09_LP_MASK RG_LDO_VCN33_2_SW_OP_C_HW14_OP_CFG_SHIFT                 14
#define PMIC_RG_LDO_VCN18_S1
#define PMIC_RG_LDO_VCN18_LP_SHIFT                          1
#define PMIC_RG_LDKRG_LDO_VCN18_LP_SHIFS0S_SET_MAS   1
B_LP_ADDR XB_EN_T    CN18_MON
#define Px3
#define PMIC__STBTD_MASK                        0x3
#define PMIC_RG_LDO_VCN18_STBTD_SHIFT      K
	MT6359_LDO_VCN18_O9G_LDO_VA09_LP_MASK RG_LDO_VCHIFT            RS_EN_CLR_MASK   C       K                   CN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1_OP_CFG_MASK      CN13_OP_CFG_CLC
#define PMIC_RG_LDO_VCN13_OP_CFG_CLR_MASK                   0xFFCOLDO_VA09_EN_MASK                            0x1
#define PMU      K                   CN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1_OP_CFG_MASE3SP_CFG_CLC
#deOP_CLDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HW6_                       E3S                    \
	MT6359_LDO_VCN18_CON1
#define PMIC_RG_LDO_VCN18_OC_MODE_MASKx1
#define PMIC_RG_L9_VCN13_HW12_OP_EN_ADDR      ine PMIC_DA_VCN18_OCFB_EN_MASK                          0x1
#defiG_SHIFT         PMIC_RG_LDO_VCN33_2_HW2_OP_CFG_M PMICC_RG_LDO_VCN33_2_HW11_              \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG PMIC_RG_LDO_VCN18_OC_TSEL_SHIFT                     6
#define PMIC_RG_LDO_VCN18_DKefine PMIC_RG_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HW0_OOP_MODE_SHIFT                    6
#define PMIC_RG_LDO_VCN18_DKefine PMIC_RG_LDO_VCN18_OP_EN
#define PMIC_RG_LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLCFB_EN_MASK        9C_RG_LDO_VCN18_HW10_OP_CFG_SADDR            RR              HIFT                2CPFG_SADDR            RR              HIFT   define PMIC_RG_LDO_VCN18_HW4_OP_CFG_LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL_CFG_ADDR                   \
	MT635PIN18_HW2_OP_EN_SLLLL_CFG_ADDR_HW10_OP_CFG_SADDR            RR             3_2_SW_OP_C_HW       2CPFG_SADDR            RR             G_CLC
#deOP_CL_RG_LDO_VCN18_HW9_OP_CFG_1G_LLLLL        \
	MT635PIN18_HW2_OP_EN_SLLLL_CFG_ADDR_HWe PMIC_RG_LDO_VA09_OP_MODEIC_RG_LDO_VCN18_OP_EN_CLR_MASK                    0xFFFF
#define P_RG_LDO_VCN18_OASK                    0xA09_LP_MASK RG_LDO_VCN33_2_SW_N_SHIFT                         5
#define PMIC__HWe PMIC_RG_LDO_VA09_OP_MODEIC_RG_LDO        \
	MT6359_LDO_VCN18_MON
#define PMIC_DA_VCN18_DUM_RG_LDO        ASK                    0xefine PMIC_DA_VCN18_DUM_RG_LDOAD_SHIFT                      6
#define PMIC_RG_HWe PMIC_RG_LDO_VA09_OP_MODEIC_RG_LDO      \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_RG_LDO      \
ASK                    0xS_EN_CLR_MASK   C       K    _EN_SHIFT                  10
#d
#define PMIC_RG_HWe PMIC_RG_LDO_VA09_OP_MODEIC_RG_LDO      \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_RG_LDO      \
ASK                    0x                  0x1
#define_EN_SHIFT                  11
#d
#define PMIC_RG_HWe PMIC_RG_LDO_VA09_OP_MODEIC_RG_LDO      \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_RG_LDO      \
ASK                    0x            \
	MT6359_LDO_VOP_EN_SHIFT                  12
#d
#define PMIC_RG_HWe PMIC_RG_LDO_VA09_OP_MODEIC_RG_      \
	MT6359_LDO_VCN18_OP_EN
#d
#define PMIC_RG_LDO_VCN18_RG_P_EN_MASK                   0x1
#dfine PMIC_RG_LDO_VCN18_HW_HWe PMIC_SHIFT                  13
#d
#define PMIC_RG_HWe PMIC_OP_CFG_ADDR              _HWe PMIC_SHIFR             3_2_SW_OP_C_HLDO_VCN18_SW_OP_CFG_MASK  _HWe PMIC_SHIF PMIC_RG_LD PMIC_RG_LDO_VA09_LP_MASK RG_LDO_VCN33_2_OHIFT                  14
#define 
#define PMIC_RG_HWe PMIC_DDR                    \
3_2_OHIFT     R             3_2_SW_OP_C_HLDO_VCN18_SW_OP_CFG_MASK  _HWe PMIC_         0x1
#define PMIC_RGVA09_LP_MASK RG_LDO_VCN33_2_SW               15
#define PMIC_R
#define PMIC_RG_HWe PMW13_OP_CFG_ADDR          3_2_SW         	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_RG_LD                 0xFFFF
#define VA09_LP_MASK RG_LDO_VCN33_2_SW_OP_C          15
#define PMIC_R
#define PMIC_RG_HWe PMW13_OP_CFG_ADDR          3_2_SWMT6359_LDO_VCN18_OP_EN_CLR
#defi               1
#define PMIC_RG_LDKRSK                  0x1
#defi359_LDO_VCN18_O9G_LDO_VA09_LP_MAS          15
#define PMIC_R
#define PMIC_RG_HWe PMW13_OP_CFG_ADDR          3_2_SW   \
	MT6359_LDO_VCN18_OP_CFG
#d	MT6359_LDO_VCN18_O9G_LDO_VA09_LP_MASSK                  0x1
#defS_EN_CLR_MASK   C       K                   15
#define PMIC_R
#define PMIC_RG_HWe PMW13_OP_CFG_ADDR          3_2_SW   \
	MT6359_LDO_VCN18_OP_CFG
#dP_CFG_CLR_MASK                   0xFFSK                  0x1
#def                  0x1
#define PMU           15
#define PMIC_R
#define PMIC_RG_HWe PMW13_OP_CFG_ADDR          3_2_SW   \
	MT6359_LDO_VCN18_OP_CFG
#d
#define PMIC_RG_LDO_VCN18_HW6_      SK                  0x1
#def            \
	MT6359_LDO_VCN18_CO          15
#define PMIC_R
#define PMIC_RG_HWe PMW13_OP_CFG_ADDR          3_2_SW   \
	MT6359_LDO_VCN18_OP_CFG
#d_EN_MASK                          0x1SK                  0x1
#defG_LDO_VCN33_2_HW2_OP_CFG_M PMICC_R          15
#define PMIC_R
#define PMIC_RG_HWe PMW13_OP_CFG_ADDR          3_2_SW   \
	MT6359_LDO_VCN18_OP_CFG
#d               6
#define PMIC_RG_LDO_SK                  0x1
#defN18_OP_EN
#define PMIC_RG_LDO_VCN1          15
#define PMIC_R
#define PMIC_RG_HWe PMW13_OP_CFG_ADDR          3_2_SW   \
	MT6359_LDO_VCN18_OP_CFG
#d_RG_LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLSK                  0x1
#defLLLLLLLLLLLLLLLLLLCFB_EN_MASK               15
#define PMIC_R
#define PMIC_RG_HWe PMW13_OP_CFG_ADDR          3_2_SW   \
	MT6359_LDO_VCN18_OP_CFG
#d           HIFT   define PMIC_RG_LDO_SK                  0x1
#defLLLLLLLLLLLLLLLLLLLLLLLLL_CFG_ADDR          15
#define PMIC_R
#define PMIC_RG_HWe PMW13_OP_CFG_ADDR          3_2_SW   \
	MT6359_LDO_VCN18_OP_CFG
#dC_HW       2CPFG_SADDR            RR SK                  0x1
#defG_LDO_VCN18_HW9_OP_CFG_1G_LLLLL    SHIFT                  6
#define PMIC_RG_L_HWe PMW13_OP_CFG_ADDR          3_2_SWM_LDO_VCN18_OP_EN_SET
#define PMIC_RG_LDO_VCN18_OP_EN_SET_3_2_SWM_LDO_VCN1                   0x1
#define PMIC_RG_LDO_VCN1_RG_LDO     SHIFT                  6
#define PMIC_RG_L_HWe PMW13_OP_CFG_ADDR          3_2_SWMMT6359_LDO_VCN18_OP_EN_CLR
#define PMIC_RG_LDO_VCN18_OP_E3_2_SWMMT6359_LD                  0x1
#define PMIC_RG_LDO_VCN18_RG_LDO     SHIFT                  6
#define PMIC_RG_L_HWe PMW13_OP_CFG_ADDR          3_2_SWM   \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_H3_2_SWM   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18__RG_LDO     SHIFT                  6
#define PMIC_RG_L_HWe PMW13_OP_CFG_ADDR          3_2_SWM   \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_H3_2_SWM   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18__RG_LDO     SHIFT                  6
#define PMIC_RG_L_HWe PMW13_OP_CFG_ADDR          3_2_SWM   \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_H3_2_SWM   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18__RG_P_EN_M          15
#define PMIC_R
define PMIC_RG_L_HWe PMW13_OP_CFG_ADDR          3_2_   \
	MT6359_LDO_VCN18_OP_CFG
#def
#define PMIC_RG_LDO_VCN18_RG_P_EN_MSK                  0x1
#deffine PMIC_RG_LDO_VCN18_HW_HWe PMG_SHIFT                 13
#defdefine PMIC_RG_L_HWe PMW13_OP_CFG_ADDR              _HWe PMT6359_LDO_VCN18_OP_CFG
#define C_HLDO_VCN18_SW_OP_CFG_MASK  _HWe PM                0x1
#define PMIVA09_LP_MASK RG_LDO_VCN33_2_OHIT                 14
#define PMdefine PMIC_RG_L_HWe PMW13_DDR                    \
3_2_OHILDO_VCN18_OP_CFG
#define PMIC_RC_HLDO_VCN18_SW_OP_CFG_MASK  _HWe PM             0x1
#define PMIC_RG_LDO_VCN18_SW_OP_EN_SHIFAMIOSHIFT                             IC_RG_LDO_VCN18_AMIOSP_CFG_CLR_ADDR             AMIOSHIF       \
	MT6359_LDO_VCN18_CON0
#define PMIC_RG_LDO_VCN1AMIOSHIFCON1
#define PMIC_RG_LDO_OCFB_FG_CLR_ADDR             AMIOSN_SHIFT                          0
#define PMIC_RAMIOSP_CFG_CLR_ADDR             AMIOS          \
	MT6359_LDO_VCN18_CON0
#define PMIC_RG_LDO_VCN1AMIOS   CON1
#define PMIC_RG_LDO_OCFB_#define PMIC_RG_LDO_VCN1AMIOS18_OP_CFG_CLR_SHIFT              0
#define PMIC_RAMIOSP_C#define PMIC_RG_LDO_VCN1AMIOS18_OP_       \
	MT6359_LDO_VCN18_MON
#define PMIC__LDO_VCN1AMIOS18_OP_CON1
#define PMIC_RG_LDO_OCFG_CLR_ADDR             AMIOS9_EN_SHIFT                       0
#define PMIC_RAMIOSP_C#define PMIC_RG_LDO_VCN1AMIOS               \
	MT6359_LDO_VA090
#define PMIC_RG_LDO_VCN1AMIOSLP_MASK                          ne PMIC_RG_LDO_VCN18_HW1AMIOSCFG_SHIFT                        0
#define PMIC_RAMIOSP_C#define PMIC_RG_LDO_VCN1AMIOS                 _OCFB_EN_ADDR   0
#define PMIC_RG_LDO_VCN1AMIOSDO_VA09_CON1
#define PMIC_RG_LDO_ne PMIC_RG_LDO_VCN18_HW1AMIOSDOOC_MODE_SHIFT                  0
#define PMIC_RAMIOSP_C#define PMIC_RG_LDO_VCN1AMIOS               \
	MT6359_LDO_VA090
#define PMIC_RG_LDO_VCN1AMIOSDO_TSEL_MASK                     ne PMIC_RG_LDO_VCN18_HW1AMIOSDO_LP_SHIFT                      0
#define PMIC_RAMIOSP_C#define PMIC_RG_LDO_VCN1AMIOS               \
	MT6359_LDO_VA090
#define PMIC_RG_LDO_VCN1AMIOSDO_B_EN_MASK                     efine PMIC_RG_LDO_VCN18_AMIOS_VCN18_HW10_OP_CFG_SADDR         0
#define PMIC_RAMIOSP_C#define PMIC_RG_LDO_VCN1AMIOSN
#define PMICE3S9_OC_MODE_ADDR  MON
#define PMIC__LDO_VCN1AMIOS9_LDO_VCN13_MON
#defOCFB_EN_MASK efine PMIC_RG_LDO_VCN18_AMIOSD_OC_MODE_SHIFT                  0
#define PMIC_RAMIOSP_C#define PMIC_RG_LDO_VCN1AMIOS               \
	MT6359_LDO_VA091
#define PMIC_RG_LDO_VCN1AMIOS                        0x1
#deffiFG_CLR_ADDR             AMIOS_OC_TSEL_SHIFT                   0
#define PMIC_RAMIOSP_C#define PMIC_RG_LDO_VCN1AMIOS              \
	MT6359_LDO_VA09_0
#define PMIC_RG_LDO_VCN1AMIOSUMMY_LOAD_MASK                   
#define PMIC_RG_LDO_AMIOSA09_DUMMY_LOAD_SHIFT                 0
#define PMIC_RAMIOSVCN18_L_STB_ADDR      AMIOSA09_D            \
	MT6359_LDO_VCN18_MON
#define PMIC_DA_VCAMIOSA09_D                   0xFFFF
#define PMIC_RG_LDO_VDA_VCAMIOSA0IC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VC0
#define PMIC_RAMIOSVCN18_L_STB_ADDR      AMIOSA0CFG_SHIFT                   15
#defMON
#define PMIC_DA_VCAMIOSA0SE_RG_LDO_VCN18_HW10_OP_CFG_SHIFT  N
#define PMIC_DA_VCAMIOSA0SET_SHIFT                  0
#define PMIC_RG_LDO_VRAMIOSVCN18_L_STB_ADDR      AMIOSA0     \
	MT6359_LDO_VCN18_OP_CFG_CLR
#define PMIC_RG_     AMIOSA0                      0xFFFF
#defin0x1
#define PMIC_DA_AMIOS 09_DUMMY_LOAD_SHIFT                 0
#define PMIC_RAMIOSVCN18_L_STB_ADDR      AMIOSVCN18_HW0_OP_EN_MASK   0x1
#define PM
#define PMIC_RG_     AMIOS_LDORSG_LDO_VCN18_ULP_SHIFT          N
#define PMIC_DA_VCAMIOS_LIC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VC0
#define PMIC_RAMIOSVCN18_L_STB_ADDR      AMIOSP_CFG_SHIFT                   15
#def
#define PMIC_RG_     AMIOS_LSE_RG_LDO_VCN18_HW10_OP_CFG_SHIFT  0x1
#define PMIC_DA_AMIOSCFG_SHIFT                        O_VC0
#define PMIC_RAMIOSVCN18_L_STB_ADDR      AMIOS                 _OCFB_EN_ADDR       
#define PMIC_RG_     AMIOSDO_VA09_CON1
#define PMIC_RG_LDO_OCFB#define PMIC_RG_LDO_AMIOS_VCN18_HW10_OP_CFG_SADDR            R0
#define PMIC_RAMIOSVCN18_L_STB_ADDR      AMIOSN
#define PMICE3S9_OC_MODE_ADDR    18MON
#define PMIC_DA_VCAMIOS9_LDO_VCN13_MON
#defOCFB_EN_MASK     efine PMIC_RG_LDO_VCN18_AMIOSMON
#define PMIC_DA_VCN18_OCFB_EN0
#define PMIC_RAMIOS PMIC_RG_LDO_VA09_OP_MODEIC_AMIOSMON
#defin359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HWAMIOSMON
#defin        0x1
#define PMIC_RG_LDO_VCN18_HW14_OP_CAMIOSMO_EN_SHIFT                   8
#define PMIC_RG_LAMIOS PMIC_RG_LDO_VA09_OP_MODEIC_AMIOSMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HAMIOSMO    \
	M              0xFFFF
#define PMIC_RG_LDO_VCN18_AMIOSMOEN_SHIFT                   9
#define PMIC_RG_LDAMIOS PMIC_RG_LDO_VA09_OP_MODEIC_AMIOSMO   \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HWAMIOSMO   \
	MT                 0x1
#define PMIC_RG_LDO_VCN18_AMIOSMOEN_SHIFT                  10
#define PMIC_RG_LDAMIOS PMIC_RG_LDO_VA09_OP_MODEIC_AMIOSMO   \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HWAMIOSMO   \
	MT                 0x1
#define PMIC_RG_LDO_VCN18_AMIOSMOEN_SHIFT                  11
#define PMIC_RG_LDAMIOS PMIC_RG_LDO_VA09_OP_MODEIC_AMIOSMO   \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HWAMIOSMO   \
	MT                 0x1
#define PMIC_RG_LDO_VCN18_AMIOSMO18_CON1
#define PMIC_RG_LDO_VCNefine PMIC_RG_LDAMIOS PMIC_RG_LDO_VA09_OP_MODEIC_AMIOSMOADDR      ine PMIC_DA_VCN18_OCFefine PMIC_RG_LDO_VCN18_HWAMIOSMO  0x1
#defiG_SHIFT         PMICne PMIC_RG_LDO_VCN18_HW1AMIOSPMICC_RG_LDO_VCN33_2_HW11_       efine PMIC_RG_LDAMIOS PMIC_RG_LDO_VA09_OP_MODEIC_AMIOSMORG_LDO_VCN18_OC_TSEL_SHIFT     efine PMIC_RG_LDO_VCN18_HWAMIOSMO_LDO_VCN18_DKefine PMIC_RG_LDO_efine PMIC_RG_LDO_VCN18_AMIOSMO_VCN18_HW0_OOP_MODE_SHIFT      efine PMIC_RG_LDAMIOS PMIC_RG_LDO_VA09_OP_MODEIC_AMIOSMO_RG_LDO_VCN18_OP_EN
#define PMIefine PMIC_RG_LDO_VCN18_HWAMIOSMOLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL#define PMIC_RG_LDO_VCN1AMIOSSK        9C_RG_LDO_VCN18_HW10_OPefine PMIC_RG_LDAMIOS PMIC_RG_LDO_VA09_OP_MODEIC_AMIOSMO    2CPFG_SADDR            RR  efine PMIC_RG_LDO_VCN18_HWAMIOSMO_LDO_VCN18_HW4_OP_CFG_LLLLLLLLLefine PMIC_RG_LDO_VCN18_AMIOSFG_ADDR                   \
	MT63efine PMIC_RG_LDAMIOS PMIC_RG_LDO_VA09_OP_MODEIC_AMIOSMO       RR             3_2_SW_OPefine PMIC_RG_LDO_VCN18_HWAMIOSMO  RR             G_CLC
#deOP_CLefine PMIC_RG_LDO_VCN18_AMIOSMO N
#define PMIC_DA_VCN18_OCFB_Edefine PMIC_RG_LAMIOS PMIC_RG_LDO_VA09_OP_MODEIC_AMIOSMO N
#defin359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HAMIOSMO N
#defin        0x1
#define PMiFG_CLR_ADDR             AMIOSSW_N_SHIFT                       define PMIC_RG_LAMIOS PMIC_RG_LDO_VA09_OP_MODEIC_AMIOSMO     \
	MT6359_LDO_VCN18_OP_EN
define PMIC_RG_LDO_VCN18_HAMIOSMO     \
	M              0xFFFF
#fine PMIC_RG_LDO_VCN18_HWAMIOSMO EN_SHIFT                   9
#define PMIC_RG_LAMIOS PMIC_RG_LDO_VA09_OP_MODEIC_AMIOSMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HAMIOSMO    \
	MT                 0x1
#ine PMIC_RG_LDO_VCN18_HW1AMIOSMO EN_SHIFT                  10
#define PMIC_RG_LAMIOS PMIC_RG_LDO_VA09_OP_MODEIC_AMIOSMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HAMIOSMO    \
	MT                 0x1
#ine PMIC_RG_LDO_VCN18_HW1AMIOSMO EN_SHIFT                  11
#define PMIC_RG_LAMIOS PMIC_RG_LDO_VA09_OP_MODEIC_AMIOSMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HAMIOSMO    \
	MT                 0x1
#ine PMIC_RG_LDO_VCN18_HW1AMIOS1P_EN_SHIFT                  12
#define PMIC_RG_LAMIOS PMIC_RG_LDO_VA09_OP_MODEIC_AMIOS      \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HAMIOSP_EN_MASK                   0x1
#ine PMIC_RG_LDO_VCN18_HW1AMIOS PMICHIFT                 13
#define PMIC_RG_LDO_AMIOS PMICHIFTe PMIC_RG_LDO_VCN18_HW1AMIOS PMICHIFT 8_OP_CFG
#define PMIC_RG_LDO_VCN18_SW_OP_CFG_MASK   AMIOS PMICHIFT         0x1
#define PMIC_RG_LDO_VCN18_HW14_OP_CAMIOSOHIFT                  14
#defineine PMIC_RG_LDO_AMIOS PMICHDDR                    \
	AMIOSOHIFT     8_OP_CFG
#define PMIC_RG_LDO_VCN18_SW_OP_CFG_MASK   AMIOS PMICH      0x1
#define PMIC_RG_LDO_VCN13_SW_OP_CFG_SHIFTAMIOSMON
#deFT                 11
#define PMIC_RG_LDO_AMIOS PMW13_OP_CFG_ADDR           AMIOSMON
#deFT  6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HAMIOSMO_LDO_VCN1                   0x1C_RG_LDO_VCN18_HW14_OP_CAMIOSMO_EN_SFT                 11
#define PMIC_RG_LDO_AMIOS PMW13_OP_CFG_ADDR           AMIOSMO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW9AMIOSMO \
	MT635                 0x1
#ine PMIC_RG_LDO_VCN18_HWAMIOSMO   \
FT                 11
#define PMIC_RG_LDO_AMIOS PMW13_OP_CFG_ADDR           AMIOSMO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW10AMIOSMO\
	MT6359                 0x1
#efine PMIC_RG_LDO_VCN18_AMIOSMOEN_SHFT                 11
#define PMIC_RG_LDO_AMIOS PMW13_OP_CFG_ADDR           AMIOSMO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW11AMIOSMO\
	MT6359                 0x1
#efine PMIC_RG_LDO_VCN18_AMIOSMOEN_SHFT                 11
#define PMIC_RG_LDO_AMIOS PMW13_OP_CFG_ADDR           AMIOSMO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW12AMIOSMO\
	MT6359                 0x1
#efine PMIC_RG_LDO_VCN18_AMIOSMO18_COFT                 11
#define PMIC_RG_LDO_AMIOS PMW13_OP_CFG_ADDR           AMIOSMO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_HWAMIOSMO  0x16359                 0x1
#ne PMIC_RG_LDO_VCN18_HW1AMIOSPMICC_RFT                 11
#define PMIC_RG_LDO_AMIOS PMW13_OP_CFG_ADDR           AMIOSMO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_HWAMIOSMO_LDO_6359                 0x1
#efine PMIC_RG_LDO_VCN18_AMIOSMO_VCN1FT                 11
#define PMIC_RG_LDO_AMIOS PMW13_OP_CFG_ADDR           AMIOSMO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_HWAMIOSMOLLLLL6359                 0x1
##define PMIC_RG_LDO_VCN1AMIOSSK     FT                 11
#define PMIC_RG_LDO_AMIOS PMW13_OP_CFG_ADDR           AMIOSMO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_HWAMIOSMO_LDO_6359                 0x1
#efine PMIC_RG_LDO_VCN18_AMIOSFG_ADDRFT                 11
#define PMIC_RG_LDO_AMIOS PMW13_OP_CFG_ADDR           AMIOSMO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_HWAMIOSMO  RR 6359                 0x1
#efine PMIC_RG_LDO_VCN18_AMIOSMO N
#deFT                 11
#deine PMIC_RG_LDO_AMIOS PMW13_OP_CFG_ADDR           AMIOSMO N
#deFT  6359_LDO_VCN18_OP_EN
define PMIC_RG_LDO_VCN18_HAMIOSMO N
#de6359                 0x1
iFG_CLR_ADDR             AMIOSSW_N_SHIFT                 11
#deine PMIC_RG_LDO_AMIOS PMW13_OP_CFG_ADDR           AMIOSMO  \
	MT6359_LDO_VCN18_OP_CFG
#ddefine PMIC_RG_LDO_VCN18_HAMIOSMO     \6359                 0x1
ifine PMIC_RG_LDO_VCN18_HAMIOSMO    \
FT                 11
#deine PMIC_RG_LDO_AMIOS PMW13_OP_CFG_ADDR           AMIOSMO \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_HAMIOSMO    \
6359                 0x1
ine PMIC_RG_LDO_VCN18_HW1AMIOSMO EN_SHFT                 11
#deine PMIC_RG_LDO_AMIOS PMW13_OP_CFG_ADDR           AMIOSMO \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_HAMIOSMO    \
6359                 0x1
ine PMIC_RG_LDO_VCN18_HW1AMIOSMO EN_SHFT                 11
#deine PMIC_RG_LDO_AMIOS PMW13_OP_CFG_ADDR           AMIOSMO \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_HAMIOSMO    \
6359                 0x1
ine PMIC_RG_LDO_VCN18_HW1AMIOS1P_EN_SHIFT                  6
#define PMIC_RG_L_AMIOS PMW13_OP_CFG_ADDR           AMIOS   \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_HAMIOSP_EN_M	MT6                 0x1
#dene PMIC_RG_LDO_VCN18_HW1AMIOS PMG_SHIFT                 13
#deefine PMIC_RG_L_AMIOS PMW13HIFTe PMIC_RG_LDO_VCN18_HW1AMIOS PMT6359_LDO_VCN18_OP_CFG
#defineG_LDO_VCN18_SW_OP_CFG_MASK   AMIOS PM                0x1
#define PMC_RG_LDO_VCN18_HW14_OP_CAMIOSOHIT                 14
#define Pefine PMIC_RG_L_AMIOS PMW13HDDR                    \
	AMIOSOHILDO_VCN18_OP_CFG
#define PMIC_G_LDO_VCN18_SW_OP_CFG_MASK   AMIOS PM          0x1
#define PMIC_RG_A09_LP_MASK RG_LDO_VCN33   9_DUMMY_LOAD_SHIFT                 0
#define PMIC_3   _OP_CFG_CLR_ADDR              9_D  \
	MT6359_LDO_VCN18_OP_CFG_CLR
#define PMIC_RG_LDO_VCN18   9_D                   0xFFFF
#define PMIC_RG_LDO_VCN18_OP_C   SET_SHIFT                  0
#define PMIC_RG_LDO_VC   _OP_CFG_CLR_ADDR                   \
	MT6359_LDO_VCN18_OP_CFG_CLR
#define PMIC_RG_LDO_VCN18      G_CLR_MASK                   0xFFFF
#define PMIC_RG_LDO_   18_OP_CFG_CLR_SHIFT                  0
#define PMIC   _OPFFF
#define PMIC_RG_LDO_   18_OP_         \
	MT6359_LDO_VA09_CON0
#define PMIC_RG_LDO_VA   18_OP_K                            0x1
#define PMIC_RG_LDO_   9_EN_SHIFT                           0
#define PMIC   _OPFFF
#define PMIC_RG_LDO_                  \
	MT6359_LDO_VA09_CON0
#define PMIC_RG_LDO_VA       ASK                            0x1
#define PMIC_RG_LDO_    _LP_SHIFT                           1
#define PMIC   _OPFFF
#define PMIC_RG_LDO_                  \
	MT6359_LDO_VA09_CON1
#define PMIC_RG_LDO_VA           SK                         0x3
#define PMIC_RG_LDO_     OC_MODE_SHIFT                      5
#define PMIC   _OPFFF
#define PMIC_RG_LDO_                  \
	MT6359_LDO_VA09_CON1
#define PMIC_RG_LDO_VA                                      0x1
#define PMIC_RG_LDO_      LP_SHIFT                          2
#define PMIC   _OPFFF
#define PMIC_RG_LDO_                  \
	MT6359_LDO_VA09_CON1
#define PMIC_RG_LDO_VA           MASK                       0x1
#define PMIC_RG_LDO_   9_OCFB_EN_SHIFT                      4
#define PMIC   _OPFFF
#define PMIC_RG_LDO_                  \
	MT6359_LDO_VA09_CON1
#define PMIC_RG_LDO_VA                              0x1
#defLLLLLLLLLLLLLLLLLLLLLLLL    \
C_MODE_SHIFT                      5
#define PMIC   _OPFFF
#define PMIC_RG_LDO_                  \
	MT6359_LDO_VA09_CON1
#define PMIC_RG_LDO_VA           MASK                       0x1
#define PMIC_RG_LDO_V   _OC_TSEL_SHIFT                      6
#define PMIC_   _OPFFF
#define PMIC_RG_LDO_                 \
	MT6359_LDO_VA09_CON1
#define PMIC_RG_LDO_VA0              ASK                    0x3
#define PMIC_RG_LD   A09_DUMMY_LOAD_SHIFT                   8
#define PMIC_R      \
	MT6359_LDO_VCN13   A09_D_HW0_OP_EN_MASK   0x1
#define PMIC_RG_LDO_VCN13fine PMIC   A09_D_MODE_MASK                       0x7
#define PMIC_RG_L   A0IC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCN18_HW10_OP_CFG_SH      \
	MT6359_LDO_VCN13   A0CFG_SHIFT                   15
#define PMIC_RG_LDO_VCN13_OP   A0CFG_K_SW_MODE_MASK                    0x1
#define PMIC_RG   A0VA09_LDO_VCN18_CON1
#define PMIC_RG_LDO                    \
	MT6359_LDO_VCN13   A08_HW9_OP_CFG_MASK                   0x1
#de                   A08_Hx7
#_MASK           define PMIC_RG_LDO_VCN13_HW4_OP_CF    09_DUMMY_LOAD_SHIFT                   8
#define PMIC_R      \
	MT6359_LDO_VCN13   VCN18_HW0_OP_EN_MASK   0x1
#define PMIC_RG_LDO_VCN13fine PMIC   VCN18SG_LDO_VCN18_ULP_SHIFT                         2
#defi   VCIC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCN18_HW10_OP_CFG_SH      \
	MT6359_LDO_VCN13   P_CFG_SHIFT                   15
#define PMIC_RG_LDO_VCN13_OP   P_CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT         3SLDO_VCN13_SW_    _LP_SHIFT                         VCN18_HW10_OP_CFG_SH      \
	MT6359_LDO_VCN13                    _OCFB_EN_ADDR                       \
	MT635           SK                             3
#define PMIC_RG_LD   _VCN18_HW10_OP_CFG_SADDR            RR                       \
	MT6359_LDO_VCN13   N
#define PMICE3S9_OC_MODE_ADDR    18_OP_EN
#define PMI9\
	MT                              0x1
#defffff0x1
#define PMIC_RG_LDO_   MON
#define PMIC_DA_VCN18_OCFB_EN_T    CN18_MON
#de    \
	Mx1
#define PMIC_RG_LDO_   MON
#defin59_LDO_VCN18_OP_CFG
#def
#define PMIC_RG_LDO_VCN18_   MON
#defin     0x1
#define PMIC_RGVA09_LP_MASK RG_LDO_VCN33   MO_OP_C_HW14_OP_CFG_SHIFT                 14
#defin    \
	Mx1
#define PMIC_RG_LDO_   MORG_LDO_VCN18_LP_SHIFT                          1
#define PM   MORG_LDO_VDO_VCN18_LP_SHIFS0S_SET_MAS   1
B_LP_ADDR XB_EN_T   MON18_MON
#define Px3
#define PMIC__STBTD_MASK         \
	Mx1
#define PMIC_RG_LDO_   MORG_LDO_VCN18_STBTD_SHIFT      K
	MT6359_LDO_VCN18_O9G_LDO_V   MORG_LDO_VG_LDO_VCHIFT            RS_EN_CLR_MASK   C          MO               CN18_OP_CFG
#define PMIC_RG_LDO_VC    \
	Mx1
#define PMIC_RG_LDO_   MO_CLC
#define PMIC_RG_LDO_VCN13_OP_CFG_CLR_MASK                MO_CLC
#deDO_VA09_EN_MASK                            0x1
#d   MO PMU      K                   CN18_OP_CFG
#define    \
	Mx1
#define PMIC_RG_LDO_   MOP_CFG_CLC
#deOP_CLDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_   MOP_CFG_CL              E3S                    \
	MT6359_LD   MO18_CON1
#define PMIC_RG_LDO_VCN18_OC_MODE_MASKx1
    \
	Mx1
#define PMIC_RG_LDO_   MOADDR      ine PMIC_DA_VCN18_OCFB_EN_MASK                      MOADDR    efiG_SHIFT         PMIC_RG_LDO_VCN33_2_HW2_OP_CFG   MOICC_RG_LDO_VCN33_2_HW11_              \
	MT6359_L    \
	Mx1
#define PMIC_RG_LDO_   MORG_LDO_VCN18_OC_TSEL_SHIFT                     6
#define PM   MORG_LDO_V18_DKefine PMIC_RG_LDO_VCN18_OP_EN
#define PMIC_R   MO_VCN18_HW0_OOP_MODE_SHIFT                    6
#d    \
	Mx1
#define PMIC_RG_LDO_   MO_RG_LDO_VCN18_OP_EN
#define PMIC_RG_LLLLLLLLLLLLLLLLLLLLLLL   MO_RG_LDO_LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLCFB_EN   MO        9C_RG_LDO_VCN18_HW10_OP_CFG_SADDR            \
	Mx1
#define PMIC_RG_LDO_   MO    2CPFG_SADDR            RR              HIFT   define PM   MO    2CPF18_HW4_OP_CFG_LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL   MO_ADDR                   \
	MT635PIN18_HW2_OP_EN_S    \
	Mx1
#define PMIC_RG_LDO_   MO       RR             3_2_SW_OP_C_HW       2CPFG_SADDR        MO       R         G_CLC
#deOP_CL_RG_LDO_VCN18_HW9_OP_CFG_1   MORL        \
	MT635PIN18_HW2_OP_EN_SLLLL_CFG_ADDR_    \
	Mx1
#define PMIC_RG_LDO_   MOR_VCN18_OP_EN_CLR_MASK                    0xFFFF
#define P_   MOR_VCN18_OASK                    0xA09_LP_MASK RG_LDO_VCN33   MORN_SHIFT                         5
#define PMIC__    \
	Mx1
#define PMIC_RG_LDO_   MOR        \
	MT6359_LDO_VCN18_MON
#define PMIC_DA_VCN18_DUM_   MOR        ASK                    0xefine PMIC_DA_VCN18_DUM_   MORAD_SHIFT                      6
#define PMIC_RG_    \
	Mx1
#define PMIC_RG_LDO_   MOR      \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_   MOR      \
ASK                    0xS_EN_CLR_MASK   C          MOREN_SHIFT                  10
#d
#define PMIC_RG_    \
	Mx1
#define PMIC_RG_LDO_   MOR      \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_   MOR      \
ASK                    0x                  0x1
#d   MOREN_SHIFT                  11
#d
#define PMIC_RG_    \
	Mx1
#define PMIC_RG_LDO_   MOR      \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_   MOR      \
ASK                    0x            \
	MT6359_LD   1P_EN_SHIFT                  12
#d
#define PMIC_RG_    \
	Mx1
#define PMIC_RG_LDO_         \
	MT6359_LDO_VCN18_OP_EN
#d
#define PMIC_RG_LDO_VCN18_         \
	                   0x1
#dfine PMIC_RG_LDO_VCN18_HW_R      \
AHIFT                  13
#d
#define PMIC_RG_R      \
AHIe PMIC_RG_LDO_VCN18_HW_R      \
AHIFR             3_2_SW_OP_C_HLDO_VCN18_SW_OP_CFG_MASK  _R      \
AHIF     0x1
#define PMIC_RGVA09_LP_MASK RG_LDO_VCN33   OHIFT                  14
#defined
#define PMIC_RG_R      \
DDR                    \
3   OHIFT     R             3_2_SW_OP_C_HLDO_VCN18_SW_OP_CFG_MASK  _R      \
         0x1
#define PMIC_RGVA09_LP_MASK RG_LDO_VCN33   MON
#de          15
#define PMIC_R
#define PMIC_RG_1   \
63509_LP_MASK RG_LDO_VCN33   MON
#de    	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_   MO                 0xFFFF
#define VA09_LP_MASK RG_LDO_VCN33   MORG_LD          15
#define PMIC_R
#define PMIC_RG_1   \
63509_LP_MASK RG_LDO_VCN33   MOMT6359_LDO_VCN18_OP_EN_CLR
#defi               1
#define PM   MOMT6359_LD                0x1
#defi359_LDO_VCN18_O9G_LDO_V   MORG_LD          15
#define PMIC_R
#define PMIC_RG_1   \
63509_LP_MASK RG_LDO_VCN33   MO   \
	MT6359_LDO_VCN18_OP_CFG
#d	MT6359_LDO_VCN18_O9G_LDO_V   MO   \
	MT6                0x1
#defS_EN_CLR_MASK   C          MO_CLC
          15
#define PMIC_R
#define PMIC_RG_1   \
63509_LP_MASK RG_LDO_VCN33   MO   \
	MT6359_LDO_VCN18_OP_CFG
#dP_CFG_CLR_MASK                MO   \
	MT6                0x1
#def                  0x1
#d   MOP_CFG          15
#define PMIC_R
#define PMIC_RG_1   \
63509_LP_MASK RG_LDO_VCN33   MO   \
	MT6359_LDO_VCN18_OP_CFG
#d
#define PMIC_RG_LDO_VCN18_   MO   \
	MT6                0x1
#def            \
	MT6359_LD   MOADDR           15
#define PMIC_R
#define PMIC_RG_1   \
63509_LP_MASK RG_LDO_VCN33   MO   \
	MT6359_LDO_VCN18_OP_CFG
#d_EN_MASK                      MO   \
	MT6                0x1
#defG_LDO_VCN33_2_HW2_OP_CFG   MORG_LD          15
#define PMIC_R
#define PMIC_RG_1   \
63509_LP_MASK RG_LDO_VCN33   MO   \
	MT6359_LDO_VCN18_OP_CFG
#d               6
#define PM   MO   \
	MT6                0x1
#defN18_OP_EN
#define PMIC_R   MO_RG_L          15
#define PMIC_R
#define PMIC_RG_1   \
63509_LP_MASK RG_LDO_VCN33   MO   \
	MT6359_LDO_VCN18_OP_CFG
#d_RG_LLLLLLLLLLLLLLLLLLLLLLL   MO   \
	MT6                0x1
#defLLLLLLLLLLLLLLLLLLCFB_EN   MO    2          15
#define PMIC_R
#define PMIC_RG_1   \
63509_LP_MASK RG_LDO_VCN33   MO   \
	MT6359_LDO_VCN18_OP_CFG
#d           HIFT   define PM   MO   \
	MT6                0x1
#defLLLLLLLLLLLLLLLLLLLLLLLL   FG_ADDR          15
#define PMIC_R
#define PMIC_RG_1   \
63509_LP_MASK RG_LDO_VCN33   MO   \
	MT6359_LDO_VCN18_OP_CFG
#dC_HW       2CPFG_SADDR        MO   \
	MT6                0x1
#defG_LDO_VCN18_HW9_OP_CFG_1   MOR_VCN1SHIFT                  6
#define PMIC_RG_L_1   \
63509_LP_MASK RG_LDO_VCN33   MOM_LDO_VCN18_OP_EN_SET
#define PMIC_RG_LDO_VCN18_OP_EN_SET_3   MOM_LDO_VCN1                   0x1
#define PMIC_RG_LDO_VCN1_   MOR     SHIFT                  6
#define PMIC_RG_L_1   \
63509_LP_MASK RG_LDO_VCN33   MOMMT6359_LDO_VCN18_OP_EN_CLR
#define PMIC_RG_LDO_VCN18_OP_E3   MOMMT6359_LD                  0x1
#define PMIC_RG_LDO_VCN18_   MOR     SHIFT                  6
#define PMIC_RG_L_1   \
63509_LP_MASK RG_LDO_VCN33   MOM   \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_H3   MOM   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18__   MOR     SHIFT                  6
#define PMIC_RG_L_1   \
63509_LP_MASK RG_LDO_VCN33   MOM   \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_H3   MOM   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18__   MOR     SHIFT                  6
#define PMIC_RG_L_1   \
63509_LP_MASK RG_LDO_VCN33   MOM   \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_H3   MOM   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18__                   15
#define PMIC_R
define PMIC_RG_L_1   \
63509_LP_MASK RG_LDO_VCN33      \
	MT6359_LDO_VCN18_OP_CFG
#def
#define PMIC_RG_LDO_VCN18_      \
	MT63                0x1
#deffine PMIC_RG_LDO_VCN18_HW_M   \
	MT6 FT                 13
#defdefine PMIC_RG_L_M   \
	MT6 FTe PMIC_RG_LDO_VCN18_HW_M   \
	MT6 FT 8_OP_CFG
#define PMIC_RC_HLDO_VCN18_SW_OP_CFG_MASK  _M   \
	MT6 FT         0xFFFF
#define VA09_LP_MASK RG_LDO_VCN33   OHIT                 14
#define Pfdefine PMIC_RG_L_M   \
	MT6DDR                    \
3   OHILDO_VCN18_OP_CFG
#define PMIC_RC_HLDO_VCN18_SW_OP_CFG_MASK  _M   \
	MT6         0x1
#define PMIC_RG_LDO_VCN18_SW_OASK GNR2_ANA_IP_CFG_CLR_SHIFT                fdefine PMIC_RG_GNR2_DSN_IPLDO_VCN18_SW_OASK GNR2_ANA_IP_         _OCFB_EN_ADDR           O_VCN18_SW_OP_CFASK GNR2_ANA_IP_SK                             _LDO_VCN18_SW_OASK GNR2_DIG_IP_CFG_CLR_SHIFT                fdefine PMIC_RG_GNR2_DSN_IPLDO_VCN18_SW_OASK GNR2_DIG_IP_         _OCFB_EN_ADDR           O_VCN18_SW_OP_CFASK GNR2_DIG_IP_SK                             8VCN18_SW_OP_CFASK GNR2_ANA_MINOR_REV           14
#define Pfdefine PMIC_RG_GNR2_DSN_REV_LDO_VCN18_SW_OASK GNR2_ANA_MINOR_REV 8_OP_CFG
#define PMIC_RC_HLLDO_VCN18_SW_OASK GNR2_ANA_MINOR_REV      0x1
#define PMIC_RG_LDO_VCN18_SW_OASK GNR2_ANA_MAJOR_REV           14
#define Pfdefine PMIC_RG_GNR2_DSN_REV_LDO_VCN18_SW_OASK GNR2_ANA_MAJOR_REV 8_OP_CFG
#define PMIC_RC_HLLDO_VCN18_SW_OASK GNR2_ANA_MAJOR_REV                 0x1
#def            \
	ASK GNR2_DIG_MINOR_REV           14
#define Pfdefine PMIC_RG_GNR2_DSN_REV_LDO_VCN18_SW_OASK GNR2_DIG_MINOR_REV 8_OP_CFG
#define PMIC_RC_HLLDO_VCN18_SW_OASK GNR2_DIG_MINOR_REV                 0x1
#defLLLLLLLLLLLLLLLASK GNR2_DIG_MAJOR_REV           14
#define Pfdefine PMIC_RG_GNR2_DSN_REV_LDO_VCN18_SW_OASK GNR2_DIG_MAJOR_REV 8_OP_CFG
#define PMIC_RC_HLLDO_VCN18_SW_OASK GNR2_DIG_MAJOR_REV                 0x1
#defefine PMIC_RG_LD_RG_GNR2_DSN_CBSSHIFT                          0
#define PMICGNR2_DSN_DBIine PMIC_RG_LD_RG_GNR2_DSN_CBSS       \
	MT6359_LDO_VCN18_CON0
3ine PMIC_RG_LD_RG_GNR2_DSN_CBSSCON1
#define PMIC_RG_LDO_OCFB_FG_CLR_ADDR    _RG_GNR2_DSN_BIXSHIFT                          0
#define PMICGNR2_DSN_DBIine PMIC_RG_LD_RG_GNR2_DSN_BIXS       \
	MT6359_LDO_VCN18_CON0
3ine PMIC_RG_LD_RG_GNR2_DSN_BIXSCON1
#define PMIC_RG_LDO_OCFB_fine PMIC_RG_LD_RG_GNR2_DSN_ES_SHIFT                          0
#define PMICGNR2_DSN_DBIine PMIC_RG_LD_RG_GNR2_DSN_ES_S       \
	MT6359_LDO_VCN18_CON0
O_VCN18_SW_OP_CFASK GNR2_DSN_ES_SCON1
#define PMIC_RG_LDO_OCFB_LLLLLLLLLLLLLLLASK GNR2_DSN_FPISHIFT                          0
#define PMICGNR2_DSN_DXIine PMIC_RG_LD_RG_GNR2_DSN_FPIS       \
	MT6359_LDO_VCN18_CON0
O_VCN18_SW_OP_CFASK GNR2_DSN_FPISCON1
#define PMIC_RG_LDO_OCFB_FG_CLR_ADDR            AUX18_SHIFT                         VCNefine PMIC_RG_L_UX18__OP_CFG_CLR_ADDR           UX18_SHI       \
	MT6359_LDO_VCN18_CON0
#define PMIC_RG_LDO_VCN UX18_SHICON1
#define PMIC_RG_LDO_OCFB_FG_CLR_ADDR            AUX18_N_SHIFT                          0
#define PMIC__UX18__OP_CFG_CLR_ADDR           UX18_          \
	MT6359_LDO_VCN18_CON0
#define PMIC_RG_LDO_VCN UX18_   CON1
#define PMIC_RG_LDO_OCFB_#define PMIC_RG_LDO_VCN UX18_18_OP_CFG_CLR_SHIFT              0
#define PMIC__UX18__OP#define PMIC_RG_LDO_VCN UX18_18_OP_       \
	MT6359_LDO_VCN18_MON
#define PMIC__LDO_VCN UX18_18_OP_CON1
#define PMIC_RG_LDO_OCFG_CLR_ADDR             UX18_9_EN_SHIFT                       0
#define PMIC__UX18__OP#define PMIC_RG_LDO_VCN UX18_               \
	MT6359_LDO_VA090
#define PMIC_RG_LDO_VCN UX18_    ASK                          ne PMIC_RG_LDO_VCN18_HW UX18_CFG_SHIFT                        0
#define PMIC__UX18__OP#define PMIC_RG_LDO_VCN UX18_                 _OCFB_EN_ADDR   0
#define PMIC_RG_LDO_VCN UX18_                      E3S                    \
	MT6359_LDUX18_  OC_MODE_SHIFT                  0
#define PMIC__UX18__OP#define PMIC_RG_LDO_VCN UX18_               \
	MT6359_LDO_VA090
#define PMIC_RG_LDO_VCN UX18_        efiG_SHIFT         PMIC_RG_LDO_VCN33_2_HW2_OP_CFGUX18_   LP_SHIFT                      0
#define PMIC__UX18__OP#define PMIC_RG_LDO_VCN UX18_               \
	MT6359_LDO_VA090
#define PMIC_RG_LDO_VCN UX18_        18_DKefine PMIC_RG_LDO_VCN18_OP_EN
#define PMIC_RUX18__VCN18_HW10_OP_CFG_SADDR         0
#define PMIC__UX18__OP#define PMIC_RG_LDO_VCN UX18_N
#define PMICE3S9_OC_MODE_ADDR  MON
#define PMIC__LDO_VCN UX18_N
#define P                 0x1
#efine PMIC_RG_LDO_VCN18 UX18_ _OC_MODE_SHIFT                  0
#define PMIC__UX18__OP#define PMIC_RG_LDO_VCN UX18_               \
	MT6359_LDO_VA091
#define PMIC_RG_LDO_VCN UX18_                        0x1
#deffiFG_CLR_ADDR            _UX18__OC_TSEL_SHIFT                   0
#define PMIC__UX18__OP#define PMIC_RG_LDO_VCN UX18_              \
	MT6359_LDO_VA09_0
#define PMIC_RG_LDO_VCN UX18_           ASK                   
#define PMIC_RG_LDO UX18_A09_DUMMY_LOAD_SHIFT                 0
#define PMIC_ UX18_   \
	MT6359_LDO_VCN13UX18_A09_D_HW0_OP_EN_MASK   0x1
#define PM
#define PMIC_RG_    3UX18_A09_D                   0xFFFF
#define PMIC_RG_LDO_VDA_V3UX18_A0IC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VC0
#define PMIC_ UX18_   \
	MT6359_LDO_VCN13UX18_A0CFG_SHIFT                   15
#def
#define PMIC_RG_    3UX18_A0CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT  N
#define PMIC_DA_V3UX18_A0SET_SHIFT                  0
#define PMIC_RG_LDO_VCUX18_   \
	MT6359_LDO_VCN13UX18_A0     \
	MT6359_LDO_VCN18_OP_CFG_CLR
#define PMIC_RG_    3UX18_A0                      0xFFFF
#defin0x1
#define PMIC_DA UX18_ 09_DUMMY_LOAD_SHIFT                 0
#define PMIC_ UX18_   \
	MT6359_LDO_VCN13UX18_VCN18_HW0_OP_EN_MASK   0x1
#define PM
#define PMIC_RG_    3UX18_VCN18SG_LDO_VCN18_ULP_SHIFT          N
#define PMIC_DA_V3UX18_VCIC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VC0
#define PMIC_ UX18_   \
	MT6359_LDO_VCN13UX18_P_CFG_SHIFT                   15
#def
#define PMIC_RG_    3UX18_P_CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT  0x1
#define PMIC_DA UX18_CFG_SHIFT                        O_VC0
#define PMIC_ UX18_   \
	MT6359_LDO_VCN13UX18_                 _OCFB_EN_ADDR       
#define PMIC_RG_     UX18_                      E3S            #define PMIC_RG_LDO UX18__VCN18_HW10_OP_CFG_SADDR            R0
#define PMIC_ UX18_   \
	MT6359_LDO_VCN13UX18_N
#define PMICE3S9_OC_MODE_ADDR    18MON
#define PMIC_DA_V UX18_N
#define P                 0x1
#####N18_OP_EN
#define PMIC_RUX18_MON
#define PMIC_DA_VCN18_OCFB_EN0
#define PMIC_ UX18_   	Mx1
#define PMIC_RG_LDO_UX18_MON
#defin359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_H3UX18_MON
#defin  0x1
#define PMIC_RG_LDO_VCN13_SW_OP_CFG_SHIF3UX18_MO_EN_SHIFT                   8
#define PMIC_RG_ UX18_   	Mx1
#define PMIC_RG_LDO_UX18_MO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18__UX18_MO    \
	M              0xFFFF
#define PMIC_RG_LDO_VCN18_UX18_MOEN_SHIFT                   9
#define PMIC_RG_L UX18_   	Mx1
#define PMIC_RG_LDO_UX18_MO   \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_H_UX18_MO   \
	MT                 0x1
#define PMIC_RG_LDO_VCN18_UX18_MOEN_SHIFT                  10
#define PMIC_RG_L UX18_   	Mx1
#define PMIC_RG_LDO_UX18_MO   \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_H_UX18_MO   \
	MT                 0x1
#define PMIC_RG_LDO_VCN18_UX18_MOEN_SHIFT                  11
#define PMIC_RG_L UX18_   	Mx1
#define PMIC_RG_LDO_UX18_MO   \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_H_UX18_MO   \
	MT                 0x1
#define PMIC_RG_LDO_VCN18_UX18_MO18_CON1
#define PMIC_RG_LDO_VCNefine PMIC_RG_L UX18_   	Mx1
#define PMIC_RG_LDO_UX18_MOADDR      ine PMIC_DA_VCN18_OCFefine PMIC_RG_LDO_VCN18_H_UX18_MOADDR    efiG_SHIFT         PMICne PMIC_RG_LDO_VCN18_HW_UX18_MOICC_RG_LDO_VCN33_2_HW11_       efine PMIC_RG_L UX18_   	Mx1
#define PMIC_RG_LDO_UX18_MORG_LDO_VCN18_OC_TSEL_SHIFT     efine PMIC_RG_LDO_VCN18_H_UX18_MORG_LDO_V18_DKefine PMIC_RG_LDO_efine PMIC_RG_LDO_VCN18_UX18_MO_VCN18_HW0_OOP_MODE_SHIFT      efine PMIC_RG_L UX18_   	Mx1
#define PMIC_RG_LDO_UX18_MO_RG_LDO_VCN18_OP_EN
#define PMIefine PMIC_RG_LDO_VCN18_H_UX18_MO_RG_LDO_LLLLLLLLLLLLLLLLLLLLLLL#define PMIC_RG_LDO_VCN_UX18_MO        9C_RG_LDO_VCN18_HW10_OPefine PMIC_RG_L UX18_   	Mx1
#define PMIC_RG_LDO_UX18_MO    2CPFG_SADDR            RR  efine PMIC_RG_LDO_VCN18_H_UX18_MO    2CPF18_HW4_OP_CFG_LLLLLLLLLefine PMIC_RG_LDO_VCN18_UX18_MO_ADDR                   \
	MT63efine PMIC_RG_L UX18_   	Mx1
#define PMIC_RG_LDO_UX18_MO       RR             3_2_SW_OPefine PMIC_RG_LDO_VCN18_H_UX18_MO       R         G_CLC
#deOP_CLefine PMIC_RG_LDO_VCN18_UX18_MO N
#define PMIC_DA_VCN18_OCFB_Edefine PMIC_RG_ UX18_   	Mx1
#define PMIC_RG_LDO_UX18_MO N
#defin359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18__UX18_MO N
#defin        0x1
#define PMiFG_CLR_ADDR            _UX18_MO N_SHIFT                       define PMIC_RG_ UX18_   	Mx1
#define PMIC_RG_LDO_UX18_MO     \
	MT6359_LDO_VCN18_OP_EN
define PMIC_RG_LDO_VCN18__UX18_MO     \
	M              0xFFFF
#fine PMIC_RG_LDO_VCN18_H_UX18_MO EN_SHIFT                   9
#define PMIC_RG_ UX18_   	Mx1
#define PMIC_RG_LDO_UX18_MO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18__UX18_MO    \
	MT                 0x1
#ine PMIC_RG_LDO_VCN18_HW_UX18_MO EN_SHIFT                  10
#define PMIC_RG_ UX18_   	Mx1
#define PMIC_RG_LDO_UX18_MO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18__UX18_MO    \
	MT                 0x1
#ine PMIC_RG_LDO_VCN18_HW_UX18_MO EN_SHIFT                  11
#define PMIC_RG_ UX18_   	Mx1
#define PMIC_RG_LDO_UX18_MO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18__UX18_MO    \
	MT                 0x1
#ine PMIC_RG_LDO_VCN18_HW UX18_1P_EN_SHIFT                  12
#define PMIC_RG_ UX18_   	Mx1
#define PMIC_RG_LDO_UX18_      \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18__UX18_      \
	                   0x1
#ine PMIC_RG_LDO_VCN18_HW UX18_   	MHIFT                 13
#define PMIC_RG_LDO UX18_   	MHIFTe PMIC_RG_LDO_VCN18_HW UX18_   	MHIFT 8_OP_CFG
#define PMIC_RG_LDO_VCN18_SW_OP_CFG_MASK   UX18_   	MHIFT   0x1
#define PMIC_RG_LDO_VCN13_SW_OP_CFG_SHIF3UX18_OHIFT                  14
#defineine PMIC_RG_LDO UX18_   	MHDDR                    \
3UX18_OHIFT     8_OP_CFG
#define PMIC_RG_LDO_VCN18_SW_OP_CFG_MASK   UX18_   	MH      0x1
#define PMIC_RG_LDO_VCN13_SW_OP_CFG_SHIF3UX18_MON
#deFT                 11
#define PMIC_RG_LDO UX18_   63509_LP_MASK RG_LDO_VCN33UX18_MON
#deFT  6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18__UX18_MO_LDO_VCN1                   0x1C_RG_LDO_VCN18_HW14_OP__UX18_MO    \FT                 11
#define PMIC_RG_LDO UX18_   63509_LP_MASK RG_LDO_VCN33UX18_MO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW3UX18_MO \
	MT635                 0x1
#ine PMIC_RG_LDO_VCN18_H_UX18_MO   \
FT                 11
#define PMIC_RG_LDO UX18_   63509_LP_MASK RG_LDO_VCN33UX18_MO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW13UX18_MO\
	MT6359                 0x1
#efine PMIC_RG_LDO_VCN18_UX18_MO   \
FT                 11
#define PMIC_RG_LDO UX18_   63509_LP_MASK RG_LDO_VCN33UX18_MO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW13UX18_MO\
	MT6359                 0x1
#efine PMIC_RG_LDO_VCN18_UX18_MO   \
FT                 11
#define PMIC_RG_LDO UX18_   63509_LP_MASK RG_LDO_VCN33UX18_MO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW13UX18_MO\
	MT6359                 0x1
#efine PMIC_RG_LDO_VCN18_UX18_MOADDR FT                 11
#define PMIC_RG_LDO UX18_   63509_LP_MASK RG_LDO_VCN33UX18_MO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_H3UX18_MO   \
	MT6                 0x1
#ne PMIC_RG_LDO_VCN18_HW_UX18_MORG_LDFT                 11
#define PMIC_RG_LDO UX18_   63509_LP_MASK RG_LDO_VCN33UX18_MO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_H3UX18_MO   \
	MT6                 0x1
#efine PMIC_RG_LDO_VCN18_UX18_MO_RG_LFT                 11
#define PMIC_RG_LDO UX18_   63509_LP_MASK RG_LDO_VCN33UX18_MO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_H3UX18_MO   \
	MT6                 0x1
##define PMIC_RG_LDO_VCN_UX18_MO    2FT                 11
#define PMIC_RG_LDO UX18_   63509_LP_MASK RG_LDO_VCN33UX18_MO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_H3UX18_MO   \
	MT6                 0x1
#efine PMIC_RG_LDO_VCN18 UX18_FG_ADDRFT                 11
#define PMIC_RG_LDO UX18_   63509_LP_MASK RG_LDO_VCN33UX18_MO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_H3UX18_MO   \
	MT6                 0x1
#efine PMIC_RG_LDO_VCN18_UX18_MO N
#deFT                 11
#deine PMIC_RG_LDO UX18_   63509_LP_MASK RG_LDO_VCN33UX18_MO N
#deFT  6359_LDO_VCN18_OP_EN
define PMIC_RG_LDO_VCN18_3UX18_MO N
#deFT                   0x1
iFG_CLR_ADDR            _UX18_MO     \FT                 11
#deine PMIC_RG_LDO UX18_   63509_LP_MASK RG_LDO_VCN33UX18_MO  \
	MT6359_LDO_VCN18_OP_CFG
#ddefine PMIC_RG_LDO_VCN18_3UX18_MO  \
	MT635                 0x1
ifine PMIC_RG_LDO_VCN18__UX18_MO    \
FT                 11
#deine PMIC_RG_LDO UX18_   63509_LP_MASK RG_LDO_VCN33UX18_MO \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_3UX18_MO \
	MT6359                 0x1
ine PMIC_RG_LDO_VCN18_HW_UX18_MO    \
FT                 11
#deine PMIC_RG_LDO UX18_   63509_LP_MASK RG_LDO_VCN33UX18_MO \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_3UX18_MO \
	MT6359                 0x1
ine PMIC_RG_LDO_VCN18_HW_UX18_MO    \
FT                 11
#deine PMIC_RG_LDO UX18_   63509_LP_MASK RG_LDO_VCN33UX18_MO \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_3UX18_MO \
	MT6359                 0x1
ine PMIC_RG_LDO_VCN18_HW_UX18_      SHIFT                  6
#define PMIC_RG_L_UX18_   63509_LP_MASK RG_LDO_VCN33UX18_   \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_3UX18_   \
	MT63                 0x1
#dene PMIC_RG_LDO_VCN18_HW_UX18_   635HIFT                 13
#deefine PMIC_RG_L_UX18_   635HIFTe PMIC_RG_LDO_VCN18_HW_UX18_   635HIFT 8_OP_CFG
#define PMIC_G_LDO_VCN18_SW_OP_CFG_MASK  _UX18_   635HIFT                    0x1C_RG_LDO_VCN18_HW14_OP__UX18_OHIT                 14
#define Pefine PMIC_RG_L_UX18_   635HDDR                    \
3UX18_OHILDO_VCN18_OP_CFG
#define PMIC_G_LDO_VCN18_SW_OP_CFG_MASK  _UX18_   635H      0x1
#define PMIC_RG_A09_LP_MASK RG_LDO_VCN33UD18_SHIFT                         VCNefine PMIC_RG_L_UD18__OP_CFG_CLR_ADDR           UD18_SHI       \
	MT6359_LDO_VCN18_CON0
#define PMIC_RG_LDO_VCN UD18_SHICON1
#define PMIC_RG_LDO_OCFB_FG_CLR_ADDR            AUD18_N_SHIFT                          0
#define PMIC__UD18__OP_CFG_CLR_ADDR           UD18_          \
	MT6359_LDO_VCN18_CON0
#define PMIC_RG_LDO_VCN UD18_   CON1
#define PMIC_RG_LDO_OCFB_#define PMIC_RG_LDO_VCN UD18_18_OP_CFG_CLR_SHIFT              0
#define PMIC__UD18__OP#define PMIC_RG_LDO_VCN UD18_18_OP_       \
	MT6359_LDO_VCN18_MON
#define PMIC__LDO_VCN UD18_18_OP_CON1
#define PMIC_RG_LDO_OCFG_CLR_ADDR             UD18_9_EN_SHIFT                       0
#define PMIC__UD18__OP#define PMIC_RG_LDO_VCN UD18_               \
	MT6359_LDO_VA090
#define PMIC_RG_LDO_VCN UD18_    ASK                          ne PMIC_RG_LDO_VCN18_HW UD18_CFG_SHIFT                        0
#define PMIC__UD18__OP#define PMIC_RG_LDO_VCN UD18_                 _OCFB_EN_ADDR   0
#define PMIC_RG_LDO_VCN UD18_                      E3S                    \
	MT6359_LDUD18_  OC_MODE_SHIFT                  0
#define PMIC__UD18__OP#define PMIC_RG_LDO_VCN UD18_               \
	MT6359_LDO_VA090
#define PMIC_RG_LDO_VCN UD18_        efiG_SHIFT         PMIC_RG_LDO_VCN33_2_HW2_OP_CFGUD18_   LP_SHIFT                      0
#define PMIC__UD18__OP#define PMIC_RG_LDO_VCN UD18_               \
	MT6359_LDO_VA090
#define PMIC_RG_LDO_VCN UD18_        18_DKefine PMIC_RG_LDO_VCN18_OP_EN
#define PMIC_RUD18__VCN18_HW10_OP_CFG_SADDR         0
#define PMIC__UD18__OP#define PMIC_RG_LDO_VCN UD18_N
#define PMICE3S9_OC_MODE_ADDR  MON
#define PMIC__LDO_VCN UD18_N
#define P                 0x1
#efine PMIC_RG_LDO_VCN18 UD18_ _OC_MODE_SHIFT                  0
#define PMIC__UD18__OP#define PMIC_RG_LDO_VCN UD18_               \
	MT6359_LDO_VA091
#define PMIC_RG_LDO_VCN UD18_                        0x1
#deffiFG_CLR_ADDR            _UD18__OC_TSEL_SHIFT                   0
#define PMIC__UD18__OP#define PMIC_RG_LDO_VCN UD18_              \
	MT6359_LDO_VA09_0
#define PMIC_RG_LDO_VCN UD18_           ASK                   
#define PMIC_RG_LDO UD18_A09_DUMMY_LOAD_SHIFT                 0
#define PMIC_ UD18_   \
	MT6359_LDO_VCN13UD18_A09_D_HW0_OP_EN_MASK   0x1
#define PM
#define PMIC_RG_    3UD18_A09_D                   0xFFFF
#define PMIC_RG_LDO_VDA_V3UD18_A0IC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VC0
#define PMIC_ UD18_   \
	MT6359_LDO_VCN13UD18_A0CFG_SHIFT                   15
#def
#define PMIC_RG_    3UD18_A0CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT  N
#define PMIC_DA_V3UD18_A0SET_SHIFT                  0
#define PMIC_RG_LDO_VCUD18_   \
	MT6359_LDO_VCN13UD18_A0     \
	MT6359_LDO_VCN18_OP_CFG_CLR
#define PMIC_RG_    3UD18_A0                      0xFFFF
#defin0x1
#define PMIC_DA UD18_ 09_DUMMY_LOAD_SHIFT                 0
#define PMIC_ UD18_   \
	MT6359_LDO_VCN13UD18_VCN18_HW0_OP_EN_MASK   0x1
#define PM
#define PMIC_RG_    3UD18_VCN18SG_LDO_VCN18_ULP_SHIFT          N
#define PMIC_DA_V3UD18_VCIC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VC0
#define PMIC_ UD18_   \
	MT6359_LDO_VCN13UD18_P_CFG_SHIFT                   15
#def
#define PMIC_RG_    3UD18_P_CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT  0x1
#define PMIC_DA UD18_CFG_SHIFT                        O_VC0
#define PMIC_ UD18_   \
	MT6359_LDO_VCN13UD18_                 _OCFB_EN_ADDR       
#define PMIC_RG_     UD18_                      E3S            #define PMIC_RG_LDO UD18__VCN18_HW10_OP_CFG_SADDR            R0
#define PMIC_ UD18_   \
	MT6359_LDO_VCN13UD18_N
#define PMICE3S9_OC_MODE_ADDR    18MON
#define PMIC_DA_V UD18_N
#define P                 0x1
#####N18_OP_EN
#define PMIC_RUD18_MON
#define PMIC_DA_VCN18_OCFB_EN0
#define PMIC_ UD18_   	Mx1
#define PMIC_RG_LDO_UD18_MON
#defin59_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_3UD18_MON
#defin  0x1
#define PMIC_RG_LDO_VCN13_SW_OP_CFG_SHIF3UD18_MO_EN_SHIFT                   8
#define PMIC_RG_ UD18_   	Mx1
#define PMIC_RG_LDO_UD18_MO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18__UD18_MO    \
	M              0xFFFF
#define PMIC_RG_LDO_VCN18_UD18_MOEN_SHIFT                   9
#define PMIC_RG_L UD18_   	Mx1
#define PMIC_RG_LDO_UD18_MO   \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_H_UD18_MO   \
	MT                 0x1
#define PMIC_RG_LDO_VCN18_UD18_MOEN_SHIFT                  10
#define PMIC_RG_L UD18_   	Mx1
#define PMIC_RG_LDO_UD18_MO   \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_H_UD18_MO   \
	MT                 0x1
#define PMIC_RG_LDO_VCN18_UD18_MOEN_SHIFT                  11
#define PMIC_RG_L UD18_   	Mx1
#define PMIC_RG_LDO_UD18_MO   \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_H_UD18_MO   \
	MT                 0x1
#define PMIC_RG_LDO_VCN18_UD18_MO18_CON1
#define PMIC_RG_LDO_VCNefine PMIC_RG_L UD18_   	Mx1
#define PMIC_RG_LDO_UD18_MOADDR      ine PMIC_DA_VCN18_OCFefine PMIC_RG_LDO_VCN18_H_UD18_MOADDR    efiG_SHIFT         PMICne PMIC_RG_LDO_VCN18_HW_UD18_MOICC_RG_LDO_VCN33_2_HW11_       efine PMIC_RG_L UD18_   	Mx1
#define PMIC_RG_LDO_UD18_MORG_LDO_VCN18_OC_TSEL_SHIFT     efine PMIC_RG_LDO_VCN18_H_UD18_MORG_LDO_V18_DKefine PMIC_RG_LDO_efine PMIC_RG_LDO_VCN18_UD18_MO_VCN18_HW0_OOP_MODE_SHIFT      efine PMIC_RG_L UD18_   	Mx1
#define PMIC_RG_LDO_UD18_MO_RG_LDO_VCN18_OP_EN
#define PMIefine PMIC_RG_LDO_VCN18_H_UD18_MO_RG_LDO_LLLLLLLLLLLLLLLLLLLLLLL#define PMIC_RG_LDO_VCN_UD18_MO        9C_RG_LDO_VCN18_HW10_OPefine PMIC_RG_L UD18_   	Mx1
#define PMIC_RG_LDO_UD18_MO    2CPFG_SADDR            RR  efine PMIC_RG_LDO_VCN18_H_UD18_MO    2CPF18_HW4_OP_CFG_LLLLLLLLLefine PMIC_RG_LDO_VCN18_UD18_MO_ADDR                   \
	MT63efine PMIC_RG_L UD18_   	Mx1
#define PMIC_RG_LDO_UD18_MO       RR             3_2_SW_OPefine PMIC_RG_LDO_VCN18_H_UD18_MO       R         G_CLC
#deOP_CLefine PMIC_RG_LDO_VCN18_UD18_MO N
#define PMIC_DA_VCN18_OCFB_Edefine PMIC_RG_ UD18_   	Mx1
#define PMIC_RG_LDO_UD18_MO N
#defin359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18__UD18_MO N
#defin        0x1
#define PMiFG_CLR_ADDR            _UD18_MO N_SHIFT                       define PMIC_RG_ UD18_   	Mx1
#define PMIC_RG_LDO_UD18_MO     \
	MT6359_LDO_VCN18_OP_EN
define PMIC_RG_LDO_VCN18__UD18_MO     \
	M              0xFFFF
#fine PMIC_RG_LDO_VCN18_H_UD18_MO EN_SHIFT                   9
#define PMIC_RG_ UD18_   	Mx1
#define PMIC_RG_LDO_UD18_MO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18__UD18_MO    \
	MT                 0x1
#ine PMIC_RG_LDO_VCN18_HW_UD18_MO EN_SHIFT                  10
#define PMIC_RG_ UD18_   	Mx1
#define PMIC_RG_LDO_UD18_MO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18__UD18_MO    \
	MT                 0x1
#ine PMIC_RG_LDO_VCN18_HW_UD18_MO EN_SHIFT                  11
#define PMIC_RG_ UD18_   	Mx1
#define PMIC_RG_LDO_UD18_MO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18__UD18_MO    \
	MT                 0x1
#ine PMIC_RG_LDO_VCN18_HW UD18_1P_EN_SHIFT                  12
#define PMIC_RG_ UD18_   	Mx1
#define PMIC_RG_LDO_UD18_      \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18__UD18_      \
	                   0x1
#ine PMIC_RG_LDO_VCN18_HW UD18_   	MHIFT                 13
#define PMIC_RG_LDO UD18_   	MHIFTe PMIC_RG_LDO_VCN18_HW UD18_   	MHIFT 8_OP_CFG
#define PMIC_RG_LDO_VCN18_SW_OP_CFG_MASK   UD18_   	MHIFT   0x1
#define PMIC_RG_LDO_VCN13_SW_OP_CFG_SHIF3UD18_OHIFT                  14
#defineine PMIC_RG_LDO UD18_OHIFT    O_VCN13_SW_OP_CFG_SHIF3UD18_OHIFT     8_OP_CFG
#define PMIC_RG_LDO_VCN18_SW_OP_CFG_MASK   UD18_   	MH      0x1
#define PMIC_RG_LDO_VCN13_SW_OP_CFG_SHIF3UD18_MON
#deFT                 11
#define PMIC_RG_LDO UD18_   63509_LP_MASK RG_LDO_VCN33UD18_MON
#deFT  6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18__UD18_MO_LDO_VCN1                   0x1C_RG_LDO_VCN18_HW14_OP__UD18_MO    \FT                 11
#define PMIC_RG_LDO UD18_   63509_LP_MASK RG_LDO_VCN33UD18_MO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW3UD18_MO \
	MT635                 0x1
#ine PMIC_RG_LDO_VCN18_H_UD18_MO   \
FT                 11
#define PMIC_RG_LDO UD18_   63509_LP_MASK RG_LDO_VCN33UD18_MO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW13UD18_MO\
	MT6359                 0x1
#efine PMIC_RG_LDO_VCN18_UD18_MO   \
FT                 11
#define PMIC_RG_LDO UD18_   63509_LP_MASK RG_LDO_VCN33UD18_MO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW13UD18_MO\
	MT6359                 0x1
#efine PMIC_RG_LDO_VCN18_UD18_MO   \
FT                 11
#define PMIC_RG_LDO UD18_   63509_LP_MASK RG_LDO_VCN33UD18_MO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW13UD18_MO\
	MT6359                 0x1
#efine PMIC_RG_LDO_VCN18_UD18_MOADDR FT                 11
#define PMIC_RG_LDO UD18_   63509_LP_MASK RG_LDO_VCN33UD18_MO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_H3UD18_MO   \
	MT6                 0x1
#ne PMIC_RG_LDO_VCN18_HW_UD18_MORG_LDFT                 11
#define PMIC_RG_LDO UD18_   63509_LP_MASK RG_LDO_VCN33UD18_MO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_H3UD18_MO   \
	MT6                 0x1
#efine PMIC_RG_LDO_VCN18_UD18_MO_RG_LFT                 11
#define PMIC_RG_LDO UD18_   63509_LP_MASK RG_LDO_VCN33UD18_MO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_H3UD18_MO   \
	MT6                 0x1
##define PMIC_RG_LDO_VCN_UD18_MO    2FT                 11
#define PMIC_RG_LDO UD18_   63509_LP_MASK RG_LDO_VCN33UD18_MO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_H3UD18_MO   \
	MT6                 0x1
#efine PMIC_RG_LDO_VCN18 UD18_FG_ADDRFT                 11
#define PMIC_RG_LDO UD18_   63509_LP_MASK RG_LDO_VCN33UD18_MO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_H3UD18_MO   \
	MT6                 0x1
#efine PMIC_RG_LDO_VCN18_UD18_MO N
#deFT                 11
#deine PMIC_RG_LDO UD18_   63509_LP_MASK RG_LDO_VCN33UD18_MO N
#deFT  6359_LDO_VCN18_OP_EN
define PMIC_RG_LDO_VCN18_3UD18_MO N
#deFT                   0x1
iFG_CLR_ADDR            _UD18_MO     \FT                 11
#deine PMIC_RG_LDO UD18_   63509_LP_MASK RG_LDO_VCN33UD18_MO  \
	MT6359_LDO_VCN18_OP_CFG
#ddefine PMIC_RG_LDO_VCN18_3UD18_MO  \
	MT635                 0x1
ifine PMIC_RG_LDO_VCN18__UD18_MO    \
FT                 11
#deine PMIC_RG_LDO UD18_   63509_LP_MASK RG_LDO_VCN33UD18_MO \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_3UD18_MO \
	MT6359                 0x1
ine PMIC_RG_LDO_VCN18_HW_UD18_MO    \
FT                 11
#deine PMIC_RG_LDO UD18_   63509_LP_MASK RG_LDO_VCN33UD18_MO \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_3UD18_MO \
	MT6359                 0x1
ine PMIC_RG_LDO_VCN18_HW_UD18_MO    \
FT                 11
#deine PMIC_RG_LDO UD18_   63509_LP_MASK RG_LDO_VCN33UD18_MO \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_3UD18_MO \
	MT6359                 0x1
ine PMIC_RG_LDO_VCN18_HW_UD18_      SHIFT                  6
#define PMIC_RG_L_UD18_   63509_LP_MASK RG_LDO_VCN33UD18_   \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_3UD18_   \
	MT63                 0x1
#dene PMIC_RG_LDO_VCN18_HW_UD18_   635HIFT                 13
#deefine PMIC_RG_L_UD18_   635HIFTe PMIC_RG_LDO_VCN18_HW_UD18_   635HIFT 8_OP_CFG
#define PMIC_G_LDO_VCN18_SW_OP_CFG_MASK  _UD18_   635HIFT                    0x1C_RG_LDO_VCN18_HW14_OP__UD18_OHIT                 14
#define Pefine PMIC_RG_L_UD18_OHIT      _RG_LDO_VCN18_HW14_OP__UD18_OHIT       8_OP_CFG
#define PMIC_G_LDO_VCN18_SW_OP_CFG_MASK  _UD18_   635H      0x1
#define PMIC_RG_A09_LP_MASK RG_LDO_VCN3IO18_SHIFT                         VCNPefine PMIC_RG_LIO18__OP_CFG_CLR_ADDR          IO18_SHISHIFT                   15
#def
#define PMIC_RG_        IO18_SHISK                             _LDO_VCN18_SW_O        IO18_SET_SHIFT                  0
#defiefine PMIC_RG_LIO18__OP_CFG_CLR_ADDR          IO18_     \
	MT6359_LDO_VCN18_OP_CFG_CL
#define PMIC_RG_        IO18_                      0xFFFF
#defidefine PMIC_RG_        IO18_18_OP_CFG_CLR_SHIFT              iefine PMIC_RG_LIO18__OPdefine PMIC_RG_        IO18_18_OP_  \
	MT6359_LDO_VCN18_OP_CFGMON
#define PMIC__LDO_VCNIO18_18_OP_                   0xFFFF
#d_CFG_CLR_ADDR          IO18_9_EN_SHIFT                       iefine PMIC_RG_LIO18__OPdefine PMIC_RG_        IO18_               \
	MT6359_LDO_VA09L
#define PMIC_RG_        IO18_    ASK                          #efine PMIC_RG_LDO_VCN18IO18_CFG_SHIFT                        Oefine PMIC_RG_LIO18__OPdefine PMIC_RG_        IO18_                 _OCFB_EN_ADDR    
#define PMIC_RG_        IO18_                      E3S         ne PMIC_RG_LDO_VCN18_HWIO18_  OC_MODE_SHIFT                  Oefine PMIC_RG_LIO18__OPdefine PMIC_RG_        IO18_               \
	MT6359_LDO_VA09 
#define PMIC_RG_        IO18_                        0x1
#deff#ne PMIC_RG_LDO_VCN18_HWIO18_   LP_SHIFT                      Oefine PMIC_RG_LIO18__OPdefine PMIC_RG_        IO18_               \
	MT6359_LDO_VA09 
#define PMIC_RG_        IO18_        18_DKefine PMIC_RG_LDO_VC#efine PMIC_RG_LDO_VCN18IO18__VCN18_HW10_OP_CFG_SADDR          efine PMIC_RG_LIO18__OPdefine PMIC_RG_        IO18_N
#define PMICE3S9_OC_MODE_ADDR   MON
#define PMIC__LDO_VCNIO18_N
#define P                 0x1
##efine PMIC_RG_LDO_VCN18IO18_ _OC_MODE_SHIFT                  Oefine PMIC_RG_LIO18__OPdefine PMIC_RG_        IO18_               \
	MT6359_LDO_VA0991
#define PMIC_RG_LDO_VCNIO18_        18_DKefine PMIC_RG_LDO_VC#iFG_CLR_ADDR            IO18__OC_TSEL_SHIFT                   Oefine PMIC_RG_LIO18__OPdefine PMIC_RG_        IO18_              \
	MT6359_LDO_VA09_ 
#define PMIC_RG_        IO18_           ASK                    
#define PMIC_RG_LDOIO18_A09_DUMMY_LOAD_SHIFT                 Oefine PMIC_RG_LIO18_   \
	MT6359_LDO_VCN1IO18_A09_D_HW0_OP_EN_MASK   0x1
#define PM 
#define PMIC_RG_    IO18_A09_DSG_LDO_VCN18_ULP_SHIFT          ne PMIC_RG_LDO_VDA_VIO18_A0IC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCOefine PMIC_RG_LIO18_   \
	MT6359_LDO_VCN1IO18_A0CFG_SHIFT                   15
#def 
#define PMIC_RG_    IO18_A0CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT   N
#define PMIC_DA_VIO18_A0SET_SHIFT                  0
#definOefine PMIC_RG_LIO18_   \
	MT6359_LDO_VCN1IO18_A0     \
	MT6359_LDO_VCN18_OP_CFG_CLR 
#define PMIC_RG_    IO18_A0                      0xFFFF
#definn0x1
#define PMIC_DAIO18_ 09_DUMMY_LOAD_SHIFT                 Oefine PMIC_RG_LIO18_   \
	MT6359_LDO_VCN1IO18_VCN18_HW0_OP_EN_MASK   0x1
#define PM 
#define PMIC_RG_    IO18_VCN18SG_LDO_VCN18_ULP_SHIFT           N
#define PMIC_DA_VIO18_VCIC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCOefine PMIC_RG_LIO18_   \
	MT6359_LDO_VCN1IO18_P_CFG_SHIFT                   15
#def 
#define PMIC_RG_    IO18_VCCFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT   0x1
#define PMIC_DAIO18_CFG_SHIFT                        O_VCOefine PMIC_RG_LIO18_   \
	MT6359_LDO_VCN1IO18_                 _OCFB_EN_ADDR        
#define PMIC_RG_    IO18_                      E3S             #define PMIC_RG_LDOIO18__VCN18_HW10_OP_CFG_SADDR          _VCOefine PMIC_RG_LIO18_   \
	MT6359_LDO_VCN1IO18_N
#define PMICE3S9_OC_MODE_ADDR    188MON
#define PMIC_DA_VIO18_N
#define P                 0x1
######efine PMIC_RG_LDO_VCN18IO18_MON
#define PMIC_DA_VCN18_OCFB_ENOefine PMIC_RG_LIO18_   	Mx1
#define PMIC_RG_LDOIO18_MON
#definMT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_IO18_MON
#defin                 0x1
###FG_CLR_ADDR            IO18_MO_EN_SHIFT                   8
#Oefine PMIC_RG_LIO18_   	Mx1
#define PMIC_RG_LDOIO18_MO    \
	MT6359_LDO_VCN18_OP_EN
##define PMIC_RG_LDO_VCN18_IO18_MO    \
	M              0xFFFF
#didefine PMIC_RG_        IO18_MOEN_SHIFT                   9
#dOefine PMIC_RG_LIO18_   	Mx1
#define PMIC_RG_LDOIO18_MO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_IO18_MO   \
	MT                 0x1
#d#efine PMIC_RG_LDO_VCN18IO18_MOEN_SHIFT                  10
#dOefine PMIC_RG_LIO18_   	Mx1
#define PMIC_RG_LDOIO18_MO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_IO18_MO   \
	MT                 0x1
#d#efine PMIC_RG_LDO_VCN18IO18_MOEN_SHIFT                  11
#dOefine PMIC_RG_LIO18_   	Mx1
#define PMIC_RG_LDOIO18_MO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_IO18_MO   \
	MT                 0x1
#d ne PMIC_RG_LDO_VCN18_HWIO18_MO18_CON1
#define PMIC_RG_LDO_VCNOefine PMIC_RG_LIO18_   	Mx1
#define PMIC_RG_LDOIO18_MOADDR      ine PMIC_DA_VCN18_OCF#define PMIC_RG_LDO_VCN18_IO18_MOADDR    efiG_SHIFT         PMIC#ne PMIC_RG_LDO_VCN18_HWIO18_MOICC_RG_LDO_VCN33_2_HW11_       Oefine PMIC_RG_LIO18_   	Mx1
#define PMIC_RG_LDOIO18_MORG_LDO_VCN18_OC_TSEL_SHIFT     #define PMIC_RG_LDO_VCN18_IO18_MORG_LDO_V18_DKefine PMIC_RG_LDO_#efine PMIC_RG_LDO_VCN18IO18_MO_VCN18_HW0_OOP_MODE_SHIFT      Oefine PMIC_RG_LIO18_   	Mx1
#define PMIC_RG_LDOIO18_MO_RG_LDO_VCN18_OP_EN
#define PMI#define PMIC_RG_LDO_VCN18_IO18_MO_RG_LDO_LLLLLLLLLLLLLLLLLLLLLLL##define PMIC_RG_LDO_VCNIO18_MO        9C_RG_LDO_VCN18_HW10_OPOefine PMIC_RG_LIO18_   	Mx1
#define PMIC_RG_LDOIO18_MO    2CPFG_SADDR            RR  #define PMIC_RG_LDO_VCN18_IO18_MO    2CPF18_HW4_OP_CFG_LLLLLLLLL#efine PMIC_RG_LDO_VCN18IO18_MO_ADDR                   \
	MT63Oefine PMIC_RG_LIO18_   	Mx1
#define PMIC_RG_LDOIO18_MO       RR             3_2_SW_OP#define PMIC_RG_LDO_VCN18_IO18_MO       R         G_CLC
#deOP_CL#efine PMIC_RG_LDO_VCN18IO18_MO N
#define PMIC_DA_VCN18_OCFB_EN0
#define PMIC_IO18_   	Mx1
#define PMIC_RG_LDOIO18_MO N
#defin59_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_IO18_MO N
#definASK                    
FG_CLR_ADDR            IO18_MO__EN_SHIFT                   8
#define PMIC_RG_IO18_   	Mx1
#define PMIC_RG_LDOIO18_MO     \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_IO18_MO     \
	MASK                    
fine PMIC_RG_LDO_VCN18_IO18_MO EN_SHIFT                   9
#define PMIC_RG_LIO18_   	Mx1
#define PMIC_RG_LDOIO18_MO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HIO18_MO    \
	MTASK                    
efine PMIC_RG_LDO_VCN18IO18_MO EN_SHIFT                  10
#define PMIC_RG_LIO18_   	Mx1
#define PMIC_RG_LDOIO18_MO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HIO18_MO    \
	MTASK                    
efine PMIC_RG_LDO_VCN18IO18_MO EN_SHIFT                  11
#define PMIC_RG_LIO18_   	Mx1
#define PMIC_RG_LDOIO18_MO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HIO18_MO    \
	MTASK                    
ne PMIC_RG_LDO_VCN18_HWIO18_1P_EN_SHIFT                  12
#define PMIC_RG_LIO18_   	Mx1
#define PMIC_RG_LDOIO18_      \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HIO18_      \
	                   0x1
#dene PMIC_RG_LDO_VCN18_HWIO18_   	M6 FT                 13
#defdefine PMIC_RG_LIO18_   	M6 FTe PMIC_RG_LDO_VCN18_HWIO18_   	M6 FT R             3_2_SW_OP#deLDO_VCN18_SW_OP_CFG_MASK  IO18_   	M6 FT                  0x1
###FG_CLR_ADDR            IO18_OHIFT                  14
#definedefine PMIC_RG_LIO18_   	M6   _RG_LDO_VCN18_HW14_OP_IO18_OHIFT     R             3_2_SW_OP#deLDO_VCN18_SW_OP_CFG_MASK  IO18_   	M6         0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_IO18_MON
#deSHIFT                  6
#define PMIC_RG_LIO18_   63509_LP_MASK RG_LDO_VCN3IO18_MON
#deSHIF6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HIO18_MO_LDO_VCN1                   0x1#FG_CLR_ADDR            IO18_MO_EN_SSHIFT                  6
#define PMIC_RG_LIO18_   63509_LP_MASK RG_LDO_VCN3IO18_MO \
	MT6359_LDO_VCN18_OP_CFG
#de#define PMIC_RG_LDO_VCN18_IO18_MO    \MT63                 0x1
#deine PMIC_RG_LDO_VCN18_IO18_MO   \
SHIFT                  6
#define PMIC_RG_LIO18_   63509_LP_MASK RG_LDO_VCN3IO18_MO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_IO18_MO   \
MT63                 0x1
#define PMIC_RG_LDO_VCN18IO18_MOEN_SHSHIFT                  6
#define PMIC_RG_LIO18_   63509_LP_MASK RG_LDO_VCN3IO18_MO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_IO18_MO   \
MT63                 0x1
#define PMIC_RG_LDO_VCN18IO18_MOEN_SHSHIFT                  6
#define PMIC_RG_LIO18_   63509_LP_MASK RG_LDO_VCN3IO18_MO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_IO18_MO   \
MT63                 0x1
#dne PMIC_RG_LDO_VCN18_HWIO18_MO18_COSHIFT                  6
#define PMIC_RG_LIO18_   63509_LP_MASK RG_LDO_VCN3IO18_MO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_IO18_MOADDR MT63                 0x1
#dne PMIC_RG_LDO_VCN18_HWIO18_MOICC_RSHIFT                  6
#define PMIC_RG_LIO18_   63509_LP_MASK RG_LDO_VCN3IO18_MO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_IO18_MORG_LDMT63                 0x1
#define PMIC_RG_LDO_VCN18IO18_MO_VCN1SHIFT                  6
#define PMIC_RG_LIO18_   63509_LP_MASK RG_LDO_VCN3IO18_MO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_IO18_MO_RG_LMT63                 0x1
#d#define PMIC_RG_LDO_VCNIO18_MO     SHIFT                  6
#define PMIC_RG_LIO18_   63509_LP_MASK RG_LDO_VCN3IO18_MO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_IO18_MO    2MT63                 0x1
#define PMIC_RG_LDO_VCN18IO18_MO_ADDRSHIFT                  6
#define PMIC_RG_LIO18_   63509_LP_MASK RG_LDO_VCN3IO18_MO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_IO18_MO     MT63                 0x1
#define PMIC_RG_LDO_VCN18IO18_MO N
#deFT                 11
#define PMIC_RG_LDOIO18_   63509_LP_MASK RG_LDO_VCN3IO18_MO N
#deFT  6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_IO18_MO N
#deFT          0x1
#define PMiFG_CLR_ADDR            IO18_MO     \FT                 11
#define PMIC_RG_LDOIO18_   63509_LP_MASK RG_LDO_VCN3IO18_MO  \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HWIO18_MO  \
	MT635              0xFFFF
#fine PMIC_RG_LDO_VCN18_HIO18_MO    \
FT                 11
#define PMIC_RG_LDOIO18_   63509_LP_MASK RG_LDO_VCN3IO18_MO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1IO18_MO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWIO18_MO    \
FT                 11
#define PMIC_RG_LDOIO18_   63509_LP_MASK RG_LDO_VCN3IO18_MO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1IO18_MO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWIO18_MO    \
FT                 11
#define PMIC_RG_LDOIO18_   63509_LP_MASK RG_LDO_VCN3IO18_MO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1IO18_MO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWIO18_      SHIFT                  6
#dfine PMIC_RG_LDOIO18_   63509_LP_MASK RG_LDO_VCN3IO18_   \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_HIO18_      MT63                 0x1
#ddene PMIC_RG_LDO_VCN18_HWIO18_   635HIFT                 13
#define PMIC_RG_LDOIO18_   6356 FTe PMIC_RG_LDO_VCN18_HWIO18_   635HIFT 8_OP_CFG
#define PMIC_#deLDO_VCN18_SW_OP_CFG_MASK  IO18_   635HIFT                    0x1#FG_CLR_ADDR            IO18_OHIT                 14
#define Pfine PMIC_RG_LDOIO18_   6356   _RG_LDO_VCN18_HW14_OP_IO18_OHIT       8_OP_CFG
#define PMIC_#deLDO_VCN18_SW_OP_CFG_MASK  IO18_   635H      0x1
#define PMIC_RG_LDO_VCN13_SW_OP_CFG_SHIFEMC09_DUMMY_LOAD_SHIFT                 ine PMIC_RG_LDOEMC0_OP_CFG_CLR_ADDR          EMC09_DSHIFT                   15
#def 
#define PMIC_RG_        EMC09_D                   0xFFFF
#define PMIC_RG_LDO_V        EMC0SET_SHIFT                  0
#define PMIC_RG_LDO_VEMC0_OP_CFG_CLR_ADDR          EMC0     \
	MT6359_LDO_VCN18_OP_CFG_CLR
#define PMIC_RG_        EMC0   G_LDO_VCN18_HW10_OP_CFG_SHIFT   N
#define PMIC_        EMC018_OP_CFG_CLR_SHIFT              ine PMIC_RG_LDO_VEMC0_OPN
#define PMIC_        EMC018_OP_         _OCFB_EN_ADDR       
#ne PMIC_RG_LDO_VCN18_HWEMC018_OP_G_LDO_VCN18_HW10_OP_CFG_SHIFT_CFG_CLR_ADDR          EMC09_EN_SHIFT                       ine PMIC_RG_LDO_VEMC0_OPN
#define PMIC_        EMC0               \
	MT6359_LDO_VA09LR
#define PMIC_RG_        EMC0    ASK                          #define PMIC_RG_LDO_VCN18EMC0CFG_SHIFT                        O_e PMIC_RG_LDO_VEMC0_OPN
#define PMIC_        EMC0                 _OCFB_EN_ADDR     
#define PMIC_RG_        EMC0                      E3S          ne PMIC_RG_LDO_VCN18_HWEMC0  OC_MODE_SHIFT                  O_e PMIC_RG_LDO_VEMC0_OPN
#define PMIC_        EMC0               \
	MT6359_LDO_VA099 
#define PMIC_RG_        EMC0        18_DKefine PMIC_RG_LDO_VC#dne PMIC_RG_LDO_VCN18_HWEMC0   LP_SHIFT                      O_e PMIC_RG_LDO_VEMC0_OPN
#define PMIC_        EMC0               \
	MT6359_LDO_VA09  
#define PMIC_RG_        EMC0        18_DKefine PMIC_RG_LDO_VC#define PMIC_RG_LDO_VCN18EMC0_VCN18_HW10_OP_CFG_SADDR          _e PMIC_RG_LDO_VEMC0_OPN
#define PMIC_        EMC0N
#define PMICE3S9_OC_MODE_ADDR    
#ne PMIC_RG_LDO_VCN18_HWEMC0N
#define P                 0x1
###efine PMIC_RG_LDO_VCN18EMC0 _OC_MODE_SHIFT                  O_e PMIC_RG_LDO_VEMC0_OPN
#define PMIC_        EMC0               \
	MT6359_LDO_VA09991
#define PMIC_RG_LDO_VCNEMC0        18_DKefine PMIC_RG_LDO_VC#diFG_CLR_ADDR            EMC0_OC_TSEL_SHIFT                   O_e PMIC_RG_LDO_VEMC0_OPN
#define PMIC_        EMC0              \
	MT6359_LDO_VA09_  
#define PMIC_RG_        EMC0           ASK                     
#define PMIC_RG_LDOEMC0A09_DUMMY_LOAD_SHIFT                 O_e PMIC_RG_LDO_VEMC0   \
	MT6359_LDO_VCN1EMC0A09_D_HW0_OP_EN_MASK   0x1
#define PM  
#define PMIC_RG_    EMC0A09_DSG_LDO_VCN18_ULP_SHIFT           ne PMIC_RG_LDO_VDA_VEMC0A0IC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCO_e PMIC_RG_LDO_VEMC0   \
	MT6359_LDO_VCN1EMC0A0CFG_SHIFT                   15
#def  
#define PMIC_RG_    EMC0A0CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT    N
#define PMIC_DA_VEMC0A0SET_SHIFT                  0
#definO_e PMIC_RG_LDO_VEMC0   \
	MT6359_LDO_VCN1EMC0A0     \
	MT6359_LDO_VCN18_OP_CFG_CLR  
#define PMIC_RG_    EMC0A0                      0xFFFF
#definnn0x1
#define PMIC_DAEMC0 09_DUMMY_LOAD_SHIFT                 O_e PMIC_RG_LDO_VEMC0   \
	MT6359_LDO_VCN1EMC0VCN18_HW0_OP_EN_MASK   0x1
#define PM  
#define PMIC_RG_    EMC0VCN18SG_LDO_VCN18_ULP_SHIFT            N
#define PMIC_DA_VEMC0VCIC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCO_e PMIC_RG_LDO_VEMC0   \
	MT6359_LDO_VCN1EMC0P_CFG_SHIFT                   15
#def  
#define PMIC_RG_    EMC0VCCFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT    0x1
#define PMIC_DAEMC0CFG_SHIFT                        O_VCO_e PMIC_RG_LDO_VEMC0   \
	MT6359_LDO_VCN1EMC0                 _OCFB_EN_ADDR         
#define PMIC_RG_    EMC0                      E3S              #define PMIC_RG_LDOEMC0_VCN18_HW10_OP_CFG_SADDR          _VCO_e PMIC_RG_LDO_VEMC0   \
	MT6359_LDO_VCN1EMC0N
#define PMICE3S9_OC_MODE_ADDR    1888MON
#define PMIC_DA_VEMC0N
#define P                 0x1
#######efine PMIC_RG_LDO_VCN18EMC0MON
#define PMIC_DA_VCN18_OCFB_ENO_e PMIC_RG_LDO_VEMC0   	Mx1
#define PMIC_RG_LDOEMC0MON
#definMT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HEMC0MON
#defin                 0x1
####FG_CLR_ADDR            EMC0MO_EN_SHIFT                   8
#O_e PMIC_RG_LDO_VEMC0   	Mx1
#define PMIC_RG_LDOEMC0MO    \
	MT6359_LDO_VCN18_OP_EN
##define PMIC_RG_LDO_VCN18_HEMC0MO    \
	M              0xFFFF
#di N
#define PMIC_        EMC0MOEN_SHIFT                   9
#dO_e PMIC_RG_LDO_VEMC0   	Mx1
#define PMIC_RG_LDOEMC0MO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_HEMC0MO   \
	MT                 0x1
#d#define PMIC_RG_LDO_VCN18EMC0MOEN_SHIFT                  10
#dO_e PMIC_RG_LDO_VEMC0   	Mx1
#define PMIC_RG_LDOEMC0MO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_HEMC0MO   \
	MT                 0x1
#d#define PMIC_RG_LDO_VCN18EMC0MOEN_SHIFT                  11
#dO_e PMIC_RG_LDO_VEMC0   	Mx1
#define PMIC_RG_LDOEMC0MO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_HEMC0MO   \
	MT                 0x1
#d  ne PMIC_RG_LDO_VCN18_HWEMC0MO18_CON1
#define PMIC_RG_LDO_VCNO_e PMIC_RG_LDO_VEMC0   	Mx1
#define PMIC_RG_LDOEMC0MOADDR      ine PMIC_DA_VCN18_OCF#define PMIC_RG_LDO_VCN18_HEMC0MOADDR    efiG_SHIFT         PMIC#dne PMIC_RG_LDO_VCN18_HWEMC0MOICC_RG_LDO_VCN33_2_HW11_       O_e PMIC_RG_LDO_VEMC0   	Mx1
#define PMIC_RG_LDOEMC0MORG_LDO_VCN18_OC_TSEL_SHIFT     #define PMIC_RG_LDO_VCN18_HEMC0MORG_LDO_V18_DKefine PMIC_RG_LDO_##efine PMIC_RG_LDO_VCN18EMC0MO_VCN18_HW0_OOP_MODE_SHIFT      O_e PMIC_RG_LDO_VEMC0   	Mx1
#define PMIC_RG_LDOEMC0MO_RG_LDO_VCN18_OP_EN
#define PMI#define PMIC_RG_LDO_VCN18_HEMC0MO_RG_LDO_LLLLLLLLLLLLLLLLLLLLLLL#d#define PMIC_RG_LDO_VCNEMC0MO        9C_RG_LDO_VCN18_HW10_OPO_e PMIC_RG_LDO_VEMC0   	Mx1
#define PMIC_RG_LDOEMC0MO    2CPFG_SADDR            RR  #define PMIC_RG_LDO_VCN18_HEMC0MO    2CPF18_HW4_OP_CFG_LLLLLLLLL##efine PMIC_RG_LDO_VCN18EMC0MO_ADDR                   \
	MT63O_e PMIC_RG_LDO_VEMC0   	Mx1
#define PMIC_RG_LDOEMC0MO       RR             3_2_SW_OP#define PMIC_RG_LDO_VCN18_HEMC0MO       R         G_CLC
#deOP_CL#define PMIC_RG_LDO_VCN18EMC0MO N
#define PMIC_DA_VCN18_OCFB_ENOefine PMIC_RG_LEMC0   	Mx1
#define PMIC_RG_LDOEMC0MO N
#definMT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_EMC0MO N
#definASK                     
FG_CLR_ADDR            EMC0MO__EN_SHIFT                   8
#Oefine PMIC_RG_LEMC0   	Mx1
#define PMIC_RG_LDOEMC0MO     \
	MT6359_LDO_VCN18_OP_EN
##define PMIC_RG_LDO_VCN18_EMC0MO     \
	MASK                     
fine PMIC_RG_LDO_VCN18_EMC0MO EN_SHIFT                   9
#dOefine PMIC_RG_LEMC0   	Mx1
#define PMIC_RG_LDOEMC0MO    \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_EMC0MO    \
	MTASK                     
efine PMIC_RG_LDO_VCN18EMC0MO EN_SHIFT                  10
#dOefine PMIC_RG_LEMC0   	Mx1
#define PMIC_RG_LDOEMC0MO    \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_EMC0MO    \
	MTASK                     
efine PMIC_RG_LDO_VCN18EMC0MO EN_SHIFT                  11
#dOefine PMIC_RG_LEMC0   	Mx1
#define PMIC_RG_LDOEMC0MO    \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_EMC0MO    \
	MTASK                     
ne PMIC_RG_LDO_VCN18_HWEMC01P_EN_SHIFT                  12
#dOefine PMIC_RG_LEMC0   	Mx1
#define PMIC_RG_LDOEMC0      \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_EMC0      \
	                   0x1
#ddene PMIC_RG_LDO_VCN18_HWEMC0   	M6 FT                 13
#defdOefine PMIC_RG_LEMC0   	M6 FTe PMIC_RG_LDO_VCN18_HWEMC0   	M6 FT R             3_2_SW_OP#defLDO_VCN18_SW_OP_CFG_MASK  EMC0   	M6 FT                  0x1
####FG_CLR_ADDR            EMC0OHIFT                  14
#definedOefine PMIC_RG_LEMC0   	M6   _RG_LDO_VCN18_HW14_OP_EMC0OHIFT     R             3_2_SW_OP#defLDO_VCN18_SW_OP_CFG_MASK  EMC0   	M6         0x1
#define PMIC_RG#FG_CLR_ADDR            EMC0MON
#deSHIFT                  6
#dOefine PMIC_RG_LEMC0   63509_LP_MASK RG_LDO_VCN3EMC0MON
#deSHIF6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_EMC0MO_LDO_VCN1                   0x1##FG_CLR_ADDR            EMC0MO_EN_SSHIFT                  6
#dOefine PMIC_RG_LEMC0   63509_LP_MASK RG_LDO_VCN3EMC0MO \
	MT6359_LDO_VCN18_OP_CFG
#de#define PMIC_RG_LDO_VCN18_HEMC0MO    \MT63                 0x1
#ddene PMIC_RG_LDO_VCN18_HEMC0MO   \
SHIFT                  6
#dOefine PMIC_RG_LEMC0   63509_LP_MASK RG_LDO_VCN3EMC0MO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_HEMC0MO   \
MT63                 0x1
#ddefine PMIC_RG_LDO_VCN18EMC0MOEN_SHSHIFT                  6
#dOefine PMIC_RG_LEMC0   63509_LP_MASK RG_LDO_VCN3EMC0MO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_HEMC0MO   \
MT63                 0x1
#ddefine PMIC_RG_LDO_VCN18EMC0MOEN_SHSHIFT                  6
#dOefine PMIC_RG_LEMC0   63509_LP_MASK RG_LDO_VCN3EMC0MO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_HEMC0MO   \
MT63                 0x1
#ddne PMIC_RG_LDO_VCN18_HWEMC0MO18_COSHIFT                  6
#dOefine PMIC_RG_LEMC0   63509_LP_MASK RG_LDO_VCN3EMC0MO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_HEMC0MOADDR MT63                 0x1
#ddne PMIC_RG_LDO_VCN18_HWEMC0MOICC_RSHIFT                  6
#dOefine PMIC_RG_LEMC0   63509_LP_MASK RG_LDO_VCN3EMC0MO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_HEMC0MORG_LDMT63                 0x1
#ddefine PMIC_RG_LDO_VCN18EMC0MO_VCN1SHIFT                  6
#dOefine PMIC_RG_LEMC0   63509_LP_MASK RG_LDO_VCN3EMC0MO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_HEMC0MO_RG_LMT63                 0x1
#dd#define PMIC_RG_LDO_VCNEMC0MO     SHIFT                  6
#dOefine PMIC_RG_LEMC0   63509_LP_MASK RG_LDO_VCN3EMC0MO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_HEMC0MO    2MT63                 0x1
#ddefine PMIC_RG_LDO_VCN18EMC0MO_ADDRSHIFT                  6
#dOefine PMIC_RG_LEMC0   63509_LP_MASK RG_LDO_VCN3EMC0MO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_HEMC0MO     MT63                 0x1
#ddefine PMIC_RG_LDO_VCN18EMC0MO N
#deSHIFT                  6
#define PMIC_RG_LEMC0   63509_LP_MASK RG_LDO_VCN3EMC0MO N
#deSHIF6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HEMC0MO N
#deSHIFASK                    
FG_CLR_ADDR            EMC0MO     \SHIFT                  6
#define PMIC_RG_LEMC0   63509_LP_MASK RG_LDO_VCN3EMC0MO  \
	MT6359_LDO_VCN18_OP_CFG
#de#define PMIC_RG_LDO_VCN18_EMC0MO  \
	MT635ASK                    
fine PMIC_RG_LDO_VCN18_EMC0MO    \
SHIFT                  6
#define PMIC_RG_LEMC0   63509_LP_MASK RG_LDO_VCN3EMC0MO \
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_EMC0MO \
	MT6359ASK                    
efine PMIC_RG_LDO_VCN18EMC0MO    \
SHIFT                  6
#define PMIC_RG_LEMC0   63509_LP_MASK RG_LDO_VCN3EMC0MO \
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_EMC0MO \
	MT6359ASK                    
efine PMIC_RG_LDO_VCN18EMC0MO    \
SHIFT                  6
#define PMIC_RG_LEMC0   63509_LP_MASK RG_LDO_VCN3EMC0MO \
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_EMC0MO \
	MT6359ASK                    
ne PMIC_RG_LDO_VCN18_HWEMC0      SHIFT                  6
#dOdefine PMIC_RG_LEMC0   63509_LP_MASK RG_LDO_VCN3EMC0   \
	MT6359_LDO_VCN18_OP_CFG
#ded#define PMIC_RG_LDO_VCN18_EMC0      MT63                 0x1
#dddene PMIC_RG_LDO_VCN18_HWEMC0   635HIFT                 13
#defdefine PMIC_RG_LEMC0   6356 FTe PMIC_RG_LDO_VCN18_HWEMC0   635HIFT 8_OP_CFG
#define PMIC_#defLDO_VCN18_SW_OP_CFG_MASK  EMC0   635HIFT                    0x1##FG_CLR_ADDR            EMC0OHIT                 14
#define Pfdefine PMIC_RG_LEMC0   6356   _RG_LDO_VCN18_HW14_OP_EMC0OHIT       8_OP_CFG
#define PMIC_#defLDO_VCN18_SW_OP_CFG_MASK  EMC0   635H         0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_SIM1SHIFT                        O_VCO_e PMIC_RG_LDO_VSIM1S_OP_CFG_CLR_ADDR          SIM1SHIF           \
	MT6359_LDO_VA09LR
#define PMIC_RG_        SIM1SHIFSK                             _LDO_VCN18_SW_O        SIM1S_EN_SHIFT                       ine PMIC_RG_LDO_VSIM1S_OP_CFG_CLR_ADDR          SIM1S              \
	MT6359_LDO_VA09LR
#define PMIC_RG_        SIM1S                      0xFFFF
#defidefine PMIC_RG_        SIM1S18_OP_CFG_CLR_SHIFT              iefine PMIC_RG_LSIM1S_OPdefine PMIC_RG_        SIM1S18_OP_  \
	MT6359_LDO_VCN18_OP_CFGMON
#define PMIC__LDO_VCNSIM1S18_OP_                   0xFFFF
#d_CFG_CLR_ADDR          SIM1S9_EN_SHIFT                       iefine PMIC_RG_LSIM1S_OPdefine PMIC_RG_        SIM1S               \
	MT6359_LDO_VA09L
#define PMIC_RG_        SIM1S    ASK                          #efine PMIC_RG_LDO_VCN18SIM1SCFG_SHIFT                        Oefine PMIC_RG_LSIM1S_OPdefine PMIC_RG_        SIM1S                 _OCFB_EN_ADDR    
#define PMIC_RG_        SIM1S                      E3S         ne PMIC_RG_LDO_VCN18_HWSIM1S  OC_MODE_SHIFT                  Oefine PMIC_RG_LSIM1S_OPdefine PMIC_RG_        SIM1S               \
	MT6359_LDO_VA09 
#define PMIC_RG_        SIM1S                        0x1
#deff#ne PMIC_RG_LDO_VCN18_HWSIM1S   LP_SHIFT                      Oefine PMIC_RG_LSIM1S_OPdefine PMIC_RG_        SIM1S               \
	MT6359_LDO_VA09 
#define PMIC_RG_        SIM1S        18_DKefine PMIC_RG_LDO_VC#efine PMIC_RG_LDO_VCN18SIM1S_VCN18_HW10_OP_CFG_SADDR          efine PMIC_RG_LSIM1S_OPdefine PMIC_RG_        SIM1SN
#define PMICE3S9_OC_MODE_ADDR   MON
#define PMIC__LDO_VCNSIM1SN
#define P                 0x1
#define PMIC_RG_LDO_VCN18SIM1S _OC_MODE_SHIFT                  Oefine PMIC_RG_LSIM1S_OPdefine PMIC_RG_        SIM1S               \
	MT6359_LDO_VA0991
#define PMIC_RG_LDO_VCNSIM1S        18_DKefine PMIC_RG_LDO_VC#iFG_CLR_ADDR            SIM1S_OC_TSEL_SHIFT                   Oefine PMIC_RG_LSIM1S_OPdefine PMIC_RG_        SIM1S              \
	MT6359_LDO_VA09_ 
#define PMIC_RG_        SIM1S           ASK                    
#define PMIC_RG_LDOSIM1SA09_DUMMY_LOAD_SHIFT                 Oefine PMIC_RG_LSIM1S   \
	MT6359_LDO_VCN1SIM1SA09_DSHIFT                   15
#def  
#define PMIC_RG_    SIM1SA09_DSG_LDO_VCN18_ULP_SHIFT          ne PMIC_RG_LDO_VDA_VSIM1SA0IC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCOefine PMIC_RG_LSIM1S   \
	MT6359_LDO_VCN1SIM1SA0CFG_SHIFT                   15
#def 
#define PMIC_RG_    SIM1SA0CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT   N
#define PMIC_DA_VSIM1SA0SET_SHIFT                  0
#definOefine PMIC_RG_LSIM1S   \
	MT6359_LDO_VCN1SIM1SA0     \
	MT6359_LDO_VCN18_OP_CFG_CLR 
#define PMIC_RG_    SIM1SA0                      0xFFFF
#definn0x1
#define PMIC_DASIM1S 09_DUMMY_LOAD_SHIFT                 Oefine PMIC_RG_LSIM1S   \
	MT6359_LDO_VCN1SIM1SVCN18_HW0_OP_EN_MASK   0x1
#define PM 
#define PMIC_RG_    SIM1SVCN18SG_LDO_VCN18_ULP_SHIFT           N
#define PMIC_DA_VSIM1SVCIC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCOefine PMIC_RG_LSIM1S   \
	MT6359_LDO_VCN1SIM1SP_CFG_SHIFT                   15
#def 
#define PMIC_RG_    SIM1SP_CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT   0x1
#define PMIC_DASIM1SCFG_SHIFT                        O_VCOefine PMIC_RG_LSIM1S   \
	MT6359_LDO_VCN1SIM1S                 _OCFB_EN_ADDR        
#define PMIC_RG_    SIM1S                      E3S             #define PMIC_RG_LDOSIM1S_VCN18_HW10_OP_CFG_SADDR          _VCOefine PMIC_RG_LSIM1S   \
	MT6359_LDO_VCN1SIM1SN
#define PMICE3S9_OC_MODE_ADDR    188MON
#define PMIC_DA_VSIM1SN
#define P                 0x1
#dddddefine PMIC_RG_LDO_VCN18SIM1SMON
#define PMIC_DA_VCN18_OCFB_ENOefine PMIC_RG_LSIM1S   	Mx1
#define PMIC_RG_LDOSIM1SMON
#defin359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_HSIM1SMON
#defin     0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_SIM1SMO_EN_SHIFT                   8
#Oefine PMIC_RG_LSIM1S   	Mx1
#define PMIC_RG_LDOSIM1SMO    \
	MT6359_LDO_VCN18_OP_EN
##define PMIC_RG_LDO_VCN18_SIM1SMO    \
	M                 0x1
#ddene PMIC_RG_LDO_VCN18_HSIM1SMOEN_SHIFT                   9
#dOefine PMIC_RG_LSIM1S   	Mx1
#define PMIC_RG_LDOSIM1SMO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_SIM1SMO   \
	MT                 0x1
#ddefine PMIC_RG_LDO_VCN18SIM1SMOEN_SHIFT                  10
#dOefine PMIC_RG_LSIM1S   	Mx1
#define PMIC_RG_LDOSIM1SMO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_SIM1SMO   \
	MT                 0x1
#ddefine PMIC_RG_LDO_VCN18SIM1SMOEN_SHIFT                  11
#dOefine PMIC_RG_LSIM1S   	Mx1
#define PMIC_RG_LDOSIM1SMO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_SIM1SMO   \
	MT                 0x1
#ddne PMIC_RG_LDO_VCN18_HWSIM1SMO18_CON1
#define PMIC_RG_LDO_VCNOefine PMIC_RG_LSIM1S   	Mx1
#define PMIC_RG_LDOSIM1SMOADDR      ine PMIC_DA_VCN18_OCF#define PMIC_RG_LDO_VCN18_SIM1SMOADDR                     0x1
#ddne PMIC_RG_LDO_VCN18_HWSIM1SMOICC_RG_LDO_VCN33_2_HW11_       Oefine PMIC_RG_LSIM1S   	Mx1
#define PMIC_RG_LDOSIM1SMORG_LDO_VCN18_OC_TSEL_SHIFT     #define PMIC_RG_LDO_VCN18_SIM1SMORG_LDO_V                 0x1
#ddefine PMIC_RG_LDO_VCN18SIM1SMO_VCN18_HW0_OOP_MODE_SHIFT      Oefine PMIC_RG_LSIM1S   	Mx1
#define PMIC_RG_LDOSIM1SMO_RG_LDO_VCN18_OP_EN
#define PMI#define PMIC_RG_LDO_VCN18_SIM1SMO_RG_LDO_                 0x1
#dd#define PMIC_RG_LDO_VCNSIM1SMO        9C_RG_LDO_VCN18_HW10_OPOefine PMIC_RG_LSIM1S   	Mx1
#define PMIC_RG_LDOSIM1SMO    2CPFG_SADDR            RR  #define PMIC_RG_LDO_VCN18_SIM1SMO    2CPF                 0x1
#ddefine PMIC_RG_LDO_VCN18SIM1SMO_ADDR                   \
	MT63Oefine PMIC_RG_LSIM1S   	Mx1
#define PMIC_RG_LDOSIM1SMO       RR             3_2_SW_OP#define PMIC_RG_LDO_VCN18_SIM1SMO       R                 0x1
#ddefine PMIC_RG_LDO_VCN18SIM1SMO N
#define PMIC_DA_VCN18_OCFB_EN0
#define PMIC_SIM1S   	Mx1
#define PMIC_RG_LDOSIM1SMO N
#defin59_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_SIM1SMO N
#definASK                    
FG_CLR_ADDR            SIM1SMO _EN_SHIFT                   8
#define PMIC_RG_SIM1S   	Mx1
#define PMIC_RG_LDOSIM1SMO     \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_SIM1SMO     \
	MASK                    
fine PMIC_RG_LDO_VCN18_SIM1SMO EN_SHIFT                   9
#define PMIC_RG_LSIM1S   	Mx1
#define PMIC_RG_LDOSIM1SMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HSIM1SMO    \
	MTASK                    
efine PMIC_RG_LDO_VCN18SIM1SMO EN_SHIFT                  10
#define PMIC_RG_LSIM1S   	Mx1
#define PMIC_RG_LDOSIM1SMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HSIM1SMO    \
	MTASK                    
efine PMIC_RG_LDO_VCN18SIM1SMO EN_SHIFT                  11
#define PMIC_RG_LSIM1S   	Mx1
#define PMIC_RG_LDOSIM1SMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HSIM1SMO    \
	MTASK                    
ne PMIC_RG_LDO_VCN18_HWSIM1S1P_EN_SHIFT                  12
#define PMIC_RG_LSIM1S   	Mx1
#define PMIC_RG_LDOSIM1S      \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HSIM1S      \
	                 0x1
#dddene PMIC_RG_LDO_VCN18_HWSIM1S   	MHIFT                 13
#defdefine PMIC_RG_LSIM1S   	MHIFTe PMIC_RG_LDO_VCN18_HWSIM1S   	MHIFT 8_OP_CFG
#define PMIC_#defLDO_VCN18_SW_OP_CFG_MASK  SIM1S   	MHIFT      0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_SIM1SOHIFT                  14
#definedefine PMIC_RG_LSIM1S   	MH   _RG_LDO_VCN18_HW14_OP_SIM1SOHIFT     8_OP_CFG
#define PMIC_#defLDO_VCN18_SW_OP_CFG_MASK  SIM1S   	MH         0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_SIM1SMON
#deSHIFT                  6
#define PMIC_RG_LSIM1S   63509_LP_MASK RG_LDO_VCN3SIM1SMON
#deSHIF6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HSIM1SMO_LDO_VCN1                   0x1#FG_CLR_ADDR            SIM1SMO    \SHIFT                  6
#define PMIC_RG_LSIM1S   63509_LP_MASK RG_LDO_VCN3SIM1SMO \
	MT6359_LDO_VCN18_OP_CFG
#de#define PMIC_RG_LDO_VCN18_SIM1SMO \
	MT635                 0x1
#deine PMIC_RG_LDO_VCN18_SIM1SMO   \
SHIFT                  6
#define PMIC_RG_LSIM1S   63509_LP_MASK RG_LDO_VCN3SIM1SMO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_SIM1SMO\
	MT6359                 0x1
#define PMIC_RG_LDO_VCN18SIM1SMO   \
SHIFT                  6
#define PMIC_RG_LSIM1S   63509_LP_MASK RG_LDO_VCN3SIM1SMO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_SIM1SMO\
	MT6359                 0x1
#define PMIC_RG_LDO_VCN18SIM1SMO   \
SHIFT                  6
#define PMIC_RG_LSIM1S   63509_LP_MASK RG_LDO_VCN3SIM1SMO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_SIM1SMO\
	MT6359                 0x1
#dne PMIC_RG_LDO_VCN18_HWSIM1SMOADDR SHIFT                  6
#define PMIC_RG_LSIM1S   63509_LP_MASK RG_LDO_VCN3SIM1SMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_SIM1SMO   \
	MT6                 0x1
#dne PMIC_RG_LDO_VCN18_HWSIM1SMORG_LDSHIFT                  6
#define PMIC_RG_LSIM1S   63509_LP_MASK RG_LDO_VCN3SIM1SMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_SIM1SMO   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18SIM1SMO_RG_LSHIFT                  6
#define PMIC_RG_LSIM1S   63509_LP_MASK RG_LDO_VCN3SIM1SMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_SIM1SMO   \
	MT6                 0x1
#d#define PMIC_RG_LDO_VCNSIM1SMO    2SHIFT                  6
#define PMIC_RG_LSIM1S   63509_LP_MASK RG_LDO_VCN3SIM1SMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_SIM1SMO   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18SIM1SMO_ADDRSHIFT                  6
#define PMIC_RG_LSIM1S   63509_LP_MASK RG_LDO_VCN3SIM1SMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_SIM1SMO   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18SIM1SMO N
#deFT                 11
#define PMIC_RG_LDOSIM1S   63509_LP_MASK RG_LDO_VCN3SIM1SMO N
#deFT  6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_SIM1SMO N
#deFT          0x1
#define PMiFG_CLR_ADDR            SIM1SMO     \FT                 11
#define PMIC_RG_LDOSIM1S   63509_LP_MASK RG_LDO_VCN3SIM1SMO  \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HWSIM1SMO  \
	MT635              0xFFFF
#fine PMIC_RG_LDO_VCN18_HSIM1SMO    \
FT                 11
#define PMIC_RG_LDOSIM1S   63509_LP_MASK RG_LDO_VCN3SIM1SMO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1SIM1SMO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWSIM1SMO    \
FT                 11
#define PMIC_RG_LDOSIM1S   63509_LP_MASK RG_LDO_VCN3SIM1SMO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1SIM1SMO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWSIM1SMO    \
FT                 11
#define PMIC_RG_LDOSIM1S   63509_LP_MASK RG_LDO_VCN3SIM1SMO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1SIM1SMO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWSIM1S      SHIFT                  6
#dOefine PMIC_RG_LSIM1S   63509_LP_MASK RG_LDO_VCN3SIM1S   \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_HSIM1S   \
	MT63                 0x1
#ddene PMIC_RG_LDO_VCN18_HWSIM1S   635HIFT                 13
#define PMIC_RG_LDOSIM1S   635HIFTe PMIC_RG_LDO_VCN18_HWSIM1S   635HIFT 8_OP_CFG
#define PMIC_#deLDO_VCN18_SW_OP_CFG_MASK  SIM1S   635HIFT                    0x1#FG_CLR_ADDR            SIM1SOHIT                 14
#define Pfine PMIC_RG_LDOSIM1S   635H   _RG_LDO_VCN18_HW14_OP_SIM1SOHIT       8_OP_CFG
#define PMIC_#deLDO_VCN18_SW_OP_CFG_MASK  SIM1S   635H      0x1
#define PMIC_RG_LDO_VCN13_SW_OP_CFG_SHIFSIM2SHIFT                        O_VCO_e PMIC_RG_LDO_VSIM2S_OP_CFG_CLR_ADDR          SIM2SHIF           \
	MT6359_LDO_VA09LR
#define PMIC_RG_        SIM2SHIFSK                             _LDO_VCN18_SW_O        SIM2S_EN_SHIFT                       ine PMIC_RG_LDO_VSIM2S_OP_CFG_CLR_ADDR          SIM2S              \
	MT6359_LDO_VA09LR
#define PMIC_RG_        SIM2S                      0xFFFF
#defidefine PMIC_RG_        SIM2S18_OP_CFG_CLR_SHIFT              iefine PMIC_RG_LSIM2S_OPdefine PMIC_RG_        SIM2S18_OP_  \
	MT6359_LDO_VCN18_OP_CFGMON
#define PMIC__LDO_VCNSIM2S18_OP_                   0xFFFF
#d_CFG_CLR_ADDR          SIM2S9_EN_SHIFT                       iefine PMIC_RG_LSIM2S_OPdefine PMIC_RG_        SIM2S               \
	MT6359_LDO_VA09L
#define PMIC_RG_        SIM2S    ASK                          #efine PMIC_RG_LDO_VCN18SIM2SCFG_SHIFT                        Oefine PMIC_RG_LSIM2S_OPdefine PMIC_RG_        SIM2S                 _OCFB_EN_ADDR    
#define PMIC_RG_        SIM2S                      E3S         ne PMIC_RG_LDO_VCN18_HWSIM2S  OC_MODE_SHIFT                  Oefine PMIC_RG_LSIM2S_OPdefine PMIC_RG_        SIM2S               \
	MT6359_LDO_VA09 
#define PMIC_RG_        SIM2S                        0x1
#deff#ne PMIC_RG_LDO_VCN18_HWSIM2S   LP_SHIFT                      Oefine PMIC_RG_LSIM2S_OPdefine PMIC_RG_        SIM2S               \
	MT6359_LDO_VA09 
#define PMIC_RG_        SIM2S        18_DKefine PMIC_RG_LDO_VC#efine PMIC_RG_LDO_VCN18SIM2S_VCN18_HW10_OP_CFG_SADDR          efine PMIC_RG_LSIM2S_OPdefine PMIC_RG_        SIM2SN
#define PMICE3S9_OC_MODE_ADDR   MON
#define PMIC__LDO_VCNSIM2SN
#define P                 0x1
#define PMIC_RG_LDO_VCN18SIM\
	MTC_MODE_SHIFT                  Oefine PMIC_RG_LSIM2S_OPdefine PMIC_RG_        SIM2S               \
	MT6359_LDO_VA0991
#define PMIC_RG_LDO_VCNSIM2S        18_DKefine PMIC_RG_LDO_VC#iFG_CLR_ADDR            SIM2S_OC_TSEL_SHIFT                   Oefine PMIC_RG_LSIM2S_OPdefine PMIC_RG_        SIM2S              \
	MT6359_LDO_VA09_ 
#define PMIC_RG_        SIM2S           ASK                    
#define PMIC_RG_LDOSIM2SA09_DUMMY_LOAD_SHIFT                 Oefine PMIC_RG_LSIM2S   \
	MT6359_LDO_VCN1SIM2SA09_DSHIFT                   15
#def  
#define PMIC_RG_    SIM2SA09_DSG_LDO_VCN18_ULP_SHIFT          ne PMIC_RG_LDO_VDA_VSIM2SA0IC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCOefine PMIC_RG_LSIM2S   \
	MT6359_LDO_VCN1SIM2SA0CFG_SHIFT                   15
#def 
#define PMIC_RG_    SIM2SA0CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT   N
#define PMIC_DA_VSIM2SA0SET_SHIFT                  0
#definOefine PMIC_RG_LSIM2S   \
	MT6359_LDO_VCN1SIM2SA0     \
	MT6359_LDO_VCN18_OP_CFG_CLR 
#define PMIC_RG_    SIM2SA0                      0xFFFF
#definn0x1
#define PMIC_DASIM2S 09_DUMMY_LOAD_SHIFT                 Oefine PMIC_RG_LSIM2S   \
	MT6359_LDO_VCN1SIM2SVCN18_HW0_OP_EN_MASK   0x1
#define PM 
#define PMIC_RG_    SIM2SVCN18SG_LDO_VCN18_ULP_SHIFT           N
#define PMIC_DA_VSIM2SVCIC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCOefine PMIC_RG_LSIM2S   \
	MT6359_LDO_VCN1SIM2SVCCFG_SHIFT                   15
#def 
#define PMIC_RG_    SIM2SP_CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT   0x1
#define PMIC_DASIM2SCFG_SHIFT                        O_VCOefine PMIC_RG_LSIM2S   \
	MT6359_LDO_VCN1SIM2S                 _OCFB_EN_ADDR        
#define PMIC_RG_    SIM2S                      E3S             #define PMIC_RG_LDOSIM2S_VCN18_HW10_OP_CFG_SADDR          _VCOefine PMIC_RG_LSIM2S   \
	MT6359_LDO_VCN1SIM2SN
#define PMICE3S9_OC_MODE_ADDR    188MON
#define PMIC_DA_VSIM2SN
#define P                 0x1
#dddddefine PMIC_RG_LDO_VCN18SIM2SMON
#define PMIC_DA_VCN18_OCFB_ENOefine PMIC_RG_LSIM2S   	Mx1
#define PMIC_RG_LDOSIM2SMON
#defin59_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_HSIM2SMON
#defin     0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_SIM2SMO_EN_SHIFT                   8
#Oefine PMIC_RG_LSIM2S   	Mx1
#define PMIC_RG_LDOSIM2SMO    \
	MT6359_LDO_VCN18_OP_EN
##define PMIC_RG_LDO_VCN18_SIM2SMO    \
	M                 0x1
#ddene PMIC_RG_LDO_VCN18_HSIM2SMOEN_SHIFT                   9
#dOefine PMIC_RG_LSIM2S   	Mx1
#define PMIC_RG_LDOSIM2SMO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_SIM2SMO   \
	MT                 0x1
#ddefine PMIC_RG_LDO_VCN18SIM2SMOEN_SHIFT                  10
#dOefine PMIC_RG_LSIM2S   	Mx1
#define PMIC_RG_LDOSIM2SMO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_SIM2SMO   \
	MT                 0x1
#ddefine PMIC_RG_LDO_VCN18SIM2SMOEN_SHIFT                  11
#dOefine PMIC_RG_LSIM2S   	Mx1
#define PMIC_RG_LDOSIM2SMO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_SIM2SMO   \
	MT                 0x1
#ddne PMIC_RG_LDO_VCN18_HWSIM2SMO18_CON1
#define PMIC_RG_LDO_VCNOefine PMIC_RG_LSIM2S   	Mx1
#define PMIC_RG_LDOSIM2SMOADDR      ine PMIC_DA_VCN18_OCF#define PMIC_RG_LDO_VCN18_SIM2SMOADDR                     0x1
#ddne PMIC_RG_LDO_VCN18_HWSIM2SMOICC_RG_LDO_VCN33_2_HW11_       Oefine PMIC_RG_LSIM2S   	Mx1
#define PMIC_RG_LDOSIM2SMORG_LDO_VCN18_OC_TSEL_SHIFT     #define PMIC_RG_LDO_VCN18_SIM2SMORG_LDO_V                 0x1
#ddefine PMIC_RG_LDO_VCN18SIM2SMO_VCN18_HW0_OOP_MODE_SHIFT      Oefine PMIC_RG_LSIM2S   	Mx1
#define PMIC_RG_LDOSIM2SMO_RG_LDO_VCN18_OP_EN
#define PMI#define PMIC_RG_LDO_VCN18_SIM2SMO_RG_LDO_                 0x1
#dd#define PMIC_RG_LDO_VCNSIM2SMO        9C_RG_LDO_VCN18_HW10_OPOefine PMIC_RG_LSIM2S   	Mx1
#define PMIC_RG_LDOSIM2SMO    2CPFG_SADDR            RR  #define PMIC_RG_LDO_VCN18_SIM2SMO    2CPF                 0x1
#ddefine PMIC_RG_LDO_VCN18SIM2SMO_ADDR                   \
	MT63Oefine PMIC_RG_LSIM2S   	Mx1
#define PMIC_RG_LDOSIM2SMO       RR             3_2_SW_OP#define PMIC_RG_LDO_VCN18_SIM2SMO       R                 0x1
#ddefine PMIC_RG_LDO_VCN18SIM2SMO N
#define PMIC_DA_VCN18_OCFB_EN0
#define PMIC_SIM2S   	Mx1
#define PMIC_RG_LDOSIM2SMO N
#defin59_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_SIM2SMO N
#definASK                    
FG_CLR_ADDR            SIM2SMO _EN_SHIFT                   8
#define PMIC_RG_SIM2S   	Mx1
#define PMIC_RG_LDOSIM2SMO     \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_SIM2SMO     \
	MASK                    
fine PMIC_RG_LDO_VCN18_SIM2SMO EN_SHIFT                   9
#define PMIC_RG_LSIM2S   	Mx1
#define PMIC_RG_LDOSIM2SMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HSIM2SMO    \
	MTASK                    
efine PMIC_RG_LDO_VCN18SIM2SMO EN_SHIFT                  10
#define PMIC_RG_LSIM2S   	Mx1
#define PMIC_RG_LDOSIM2SMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HSIM2SMO    \
	MTASK                    
efine PMIC_RG_LDO_VCN18SIM2SMO EN_SHIFT                  11
#define PMIC_RG_LSIM2S   	Mx1
#define PMIC_RG_LDOSIM2SMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HSIM2SMO    \
	MTASK                    
ne PMIC_RG_LDO_VCN18_HWSIM2S1P_EN_SHIFT                  12
#define PMIC_RG_LSIM2S   	Mx1
#define PMIC_RG_LDOSIM2S      \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HSIM2S      \
	                 0x1
#dddene PMIC_RG_LDO_VCN18_HWSIM   \
	MTAFT                 13
#defdefine PMIC_RG_LSIM   \
	MTAFTe PMIC_RG_LDO_VCN18_HWSIM   \
	MTAFT 8_OP_CFG
#define PMIC_#defLDO_VCN18_SW_OP_CFG_MASK  SIM   \
	MTAFT      0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_SIM2SOHIFT                  14
#definedefine PMIC_RG_LSIM2SOHIFT    LDO_VCN18_SW_OO_VCN18_SIM2SOHIFT     8_OP_CFG
#define PMIC_#defLDO_VCN18_SW_OP_CFG_MASK  SIM   \
	MT         0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_SIM2SMON
#deSHIFT                  6
#define PMIC_RG_LSIM\
	MT635LDO_VCN18_SW_OO_VCN18_SIM2SMON
#deSHIF6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HSIM2SMO_LDO_VCN1                   0x1#FG_CLR_ADDR            SIM2SMO    \SHIFT                  6
#define PMIC_RG_LSIM\
	MT635LDO_VCN18_SW_OO_VCN18_SIM2SMO \
	MT6359_LDO_VCN18_OP_CFG
#de#define PMIC_RG_LDO_VCN18_SIM2SMO \
	MT635                 0x1
#deine PMIC_RG_LDO_VCN18_SIM2SMO   \
SHIFT                  6
#define PMIC_RG_LSIM\
	MT635LDO_VCN18_SW_OO_VCN18_SIM2SMO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_SIM2SMO\
	MT6359                 0x1
#define PMIC_RG_LDO_VCN18SIM2SMO   \
SHIFT                  6
#define PMIC_RG_LSIM\
	MT635LDO_VCN18_SW_OO_VCN18_SIM2SMO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_SIM2SMO\
	MT6359                 0x1
#define PMIC_RG_LDO_VCN18SIM2SMO   \
SHIFT                  6
#define PMIC_RG_LSIM\
	MT635LDO_VCN18_SW_OO_VCN18_SIM2SMO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_SIM2SMO\
	MT6359                 0x1
#dne PMIC_RG_LDO_VCN18_HWSIM2SMOADDR SHIFT                  6
#define PMIC_RG_LSIM\
	MT635LDO_VCN18_SW_OO_VCN18_SIM2SMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_SIM2SMO   \
	MT6                 0x1
#dne PMIC_RG_LDO_VCN18_HWSIM2SMORG_LDSHIFT                  6
#define PMIC_RG_LSIM\
	MT635LDO_VCN18_SW_OO_VCN18_SIM2SMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_SIM2SMO   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18SIM2SMO_RG_LSHIFT                  6
#define PMIC_RG_LSIM\
	MT635LDO_VCN18_SW_OO_VCN18_SIM2SMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_SIM2SMO   \
	MT6                 0x1
#d#define PMIC_RG_LDO_VCNSIM2SMO    2SHIFT                  6
#define PMIC_RG_LSIM\
	MT635LDO_VCN18_SW_OO_VCN18_SIM2SMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_SIM2SMO   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18SIM\
MO_ADDRSHIFT                  6
#define PMIC_RG_LSIM\
	MT635LDO_VCN18_SW_OO_VCN18_SIM2SMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_SIM2SMO   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18SIM2SMO N
#deFT                 11
#define PMIC_RG_LDOSIM\
	MT635LDO_VCN18_SW_OO_VCN18_SIM2SMO N
#deFT  6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_SIM2SMO N
#deFT          0x1
#define PMiFG_CLR_ADDR            SIM2SMO     \FT                 11
#define PMIC_RG_LDOSIM\
	MT635LDO_VCN18_SW_OO_VCN18_SIM2SMO  \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HWSIM2SMO  \
	MT635              0xFFFF
#fine PMIC_RG_LDO_VCN18_HSIM2SMO    \
FT                 11
#define PMIC_RG_LDOSIM\
	MT635LDO_VCN18_SW_OO_VCN18_SIM2SMO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1SIM2SMO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWSIM2SMO    \
FT                 11
#define PMIC_RG_LDOSIM\
	MT635LDO_VCN18_SW_OO_VCN18_SIM2SMO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1SIM2SMO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWSIM2SMO    \
FT                 11
#define PMIC_RG_LDOSIM\
	MT635LDO_VCN18_SW_OO_VCN18_SIM2SMO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1SIM2SMO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWSIM2S      SHIFT                  6
#dOefine PMIC_RG_LSIM\
	MT635LDO_VCN18_SW_OO_VCN18_SIM2S   \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_HSIM2S   \
	MT63                 0x1
#ddene PMIC_RG_LDO_VCN18_HWSIM\
	MT6359 FT                 13
#define PMIC_RG_LDOSIM\
	MT6359 FTe PMIC_RG_LDO_VCN18_HWSIM\
	MT6359 FT 8_OP_CFG
#define PMIC_#deLDO_VCN18_SW_OP_CFG_MASK  SIM\
	MT6359 FT                    0x1#FG_CLR_ADDR            SIM2SOHIT                 14
#define Pfine PMIC_RG_LDOSIM2SOHIT      G_CLR_ADDR            SIM2SOHIT       8_OP_CFG
#define PMIC_#deLDO_VCN18_SW_OP_CFG_MASK  SIM\
	MT6359      0x1
#define PMIC_RG_LDO_VCN13_SW_OP_ASK GNR3_ANA_IP_CFG_CLR_SHIFT              i Pfine PMIC_RG_LDGNR3_DSN_IPO_VCN13_SW_OP_ASK GNR3_ANA_IP_           \
	MT6359_LDO_VA09LR
#O_VCN18_SW_OP_CFASK GNR3_ANA_IP_SK                             _LDO_VCN18_SW_OG_LDGNR3_DIG_IP_CFG_CLR_SHIFT              i Pfine PMIC_RG_LDGNR3_DSN_IPO_VCN13_SW_OP_ASK GNR3_DIG_IP_           \
	MT6359_LDO_VA09LR
#O_VCN18_SW_OP_CFASK GNR3_DIG_IP_SK                             8VCN18_SW_OP_CFASK GNR3_ANA_MINOR_REVFT                  6
#dOefine PMIC_RG_GNR3_DSN_REVDO_VCN13_SW_OP_ASK GNR3_ANA_MINOR_REVF8_OP_CFG
#define PMIC_#defLO_VCN13_SW_OP_ASK GNR3_ANA_MINOR_REVF     0x1
#define PMIC_RG_LDO_VCN18_SW_OASK GNR3_ANA_MAJOR_REVFT                  6
#dOefine PMIC_RG_GNR3_DSN_REVDO_VCN13_SW_OP_ASK GNR3_ANA_MAJOR_REVF8_OP_CFG
#define PMIC_#defLO_VCN13_SW_OP_ASK GNR3_ANA_MAJOR_REVF                 0x1
#ddne PMIC_RG_LDO_ASK GNR3_DIG_MINOR_REVFT                  6
#dOefine PMIC_RG_GNR3_DSN_REVDO_VCN13_SW_OP_ASK GNR3_DIG_MINOR_REVF8_OP_CFG
#define PMIC_#defLO_VCN13_SW_OP_ASK GNR3_DIG_MINOR_REVF                 0x1
#ddefine PMIC_RG_LASK GNR3_DIG_MAJOR_REVFT                  6
#dOefine PMIC_RG_GNR3_DSN_REVDO_VCN13_SW_OP_ASK GNR3_DIG_MAJOR_REVF8_OP_CFG
#define PMIC_#defLO_VCN13_SW_OP_ASK GNR3_DIG_MAJOR_REVF                 0x1
#ddine PMIC_RG_LDO__RG_GNR3_DSN_CBSFT                        O_VCOefine PMIC_RG_GNR3_DSN_DBIe PMIC_RG_LDO__RG_GNR3_DSN_CBSF         _OCFB_EN_ADDR        
#3e PMIC_RG_LDO__RG_GNR3_DSN_CBSFSK                            DO_VCN13_SW_OP_ASK GNR3_DSN_BIXFT                        O_VCOefine PMIC_RG_GNR3_DSN_DBIe PMIC_RG_LDO__RG_GNR3_DSN_BIXF         _OCFB_EN_ADDR        
#3e PMIC_RG_LDO__RG_GNR3_DSN_BIXFASK                          #efine PMIC_RG_L_RG_GNR3_DSN_ESEN_SHIFT                       iefine PMIC_RG_GNR3_DSN_DBIe PMIC_RG_LDO__RG_GNR3_DSN_ESEN         _OCFB_EN_ADDR        
#O_VCN18_SW_OP_CFASK GNR3_DSN_ESENASK                          #efine PMIC_RG_LASK GNR3_DSN_FPIN_SHIFT                       iefine PMIC_RG_GNR3_DSN_DXIe PMIC_RG_LDO__RG_GNR3_DSN_FPIN         _OCFB_EN_ADDR        
#O_VCN18_SW_OP_CFASK GNR3_DSN_FPINSK                            DO_VCN13_SW_OP_G_MASK  US     0FT                        O_VCOefine PMIC_RG_LUS  _OP_CFG_CLR_ADDR          US     0F           \
	MT6359_LDO_VA09L
#define PMIC_RG_        US     0FSK                            DO_VCN13_SW_OP_G_MASK  US  SET_SHIFT                  0
#definefine PMIC_RG_LUS  _OP_CFG_CLR_ADDR          US       \
	MT6359_LDO_VCN18_OP_CFG_CLR
#define PMIC_RG_        US                        0xFFFF
#defindefine PMIC_RG_        US  18_OP_CFG_CLR_SHIFT              inefine PMIC_RG_LUS  _OPdefine PMIC_RG_        US  18_OP_  \
	MT6359_LDO_VCN18_OP_CFG_MON
#define PMIC__LDO_VCNUS  18_OP_                   0xFFFF
#de_CFG_CLR_ADDR          US  9_EN_SHIFT                       inefine PMIC_RG_LUS  _OPdefine PMIC_RG_        US                 \
	MT6359_LDO_VA09LR
#define PMIC_RG_        US      ASK                          #define PMIC_RG_LDO_VCN18US  CFG_SHIFT                        O_efine PMIC_RG_LUS  _OPdefine PMIC_RG_        US                   _OCFB_EN_ADDR     
#define PMIC_RG_        US                        E3S          ne PMIC_RG_LDO_VCN18_HWUS    TC_MODE_SHIFT                  O_efine PMIC_RG_LUS  _OPdefine PMIC_RG_        US                 \
	MT6359_LDO_VA099 
#define PMIC_RG_        US          18_DKefine PMIC_RG_LDO_VC#dne PMIC_RG_LDO_VCN18_HWUS     LP_SHIFT                      O_efine PMIC_RG_LUS  _OPdefine PMIC_RG_        US                 \
	MT6359_LDO_VA09  
#define PMIC_RG_        US          18_DKefine PMIC_RG_LDO_VC#define PMIC_RG_LDO_VCN18US  _VCN18_HW10_OP_CFG_SADDR          _efine PMIC_RG_LUS  _OPdefine PMIC_RG_        US  N
#define PMICE3S9_OC_MODE_ADDR    MON
#define PMIC__LDO_VCNUS  N
#define P                 0x1
#ddefine PMIC_RG_LDO_VCN18US   MTC_MODE_SHIFT                  O_efine PMIC_RG_LUS  _OPdefine PMIC_RG_        US                 \
	MT6359_LDO_VA09991
#define PMIC_RG_LDO_VCNUS          18_DKefine PMIC_RG_LDO_VC#diFG_CLR_ADDR            US  _OC_TSEL_SHIFT                   O_efine PMIC_RG_LUS  _OPdefine PMIC_RG_        US                \
	MT6359_LDO_VA09_  
#define PMIC_RG_        US             ASK                     
#define PMIC_RG_LDOUS  A09_DUMMY_LOAD_SHIFT                 O_efine PMIC_RG_LUS     \
	MT6359_LDO_VCN1US  A09_D_HW0_OP_EN_MASK   0x1
#define PM  
#define PMIC_RG_    US  A09_DSG_LDO_VCN18_ULP_SHIFT           ne PMIC_RG_LDO_VDA_VUS  A0IC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCO_efine PMIC_RG_LUS     \
	MT6359_LDO_VCN1US  A0CFG_SHIFT                   15
#def  
#define PMIC_RG_    US  A0CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT    N
#define PMIC_DA_VUS  A0SET_SHIFT                  0
#definO_efine PMIC_RG_LUS     \
	MT6359_LDO_VCN1US  A0     \
	MT6359_LDO_VCN18_OP_CFG_CLR  
#define PMIC_RG_    US  A0                      0xFFFF
#definnn0x1
#define PMIC_DAUS   09_DUMMY_LOAD_SHIFT                 O_efine PMIC_RG_LUS     \
	MT6359_LDO_VCN1US  VCN18_HW0_OP_EN_MASK   0x1
#define PM  
#define PMIC_RG_    US  VCN18SG_LDO_VCN18_ULP_SHIFT            N
#define PMIC_DA_VUS  VCIC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCO_efine PMIC_RG_LUS     \
	MT6359_LDO_VCN1US  VCCFG_SHIFT                   15
#def  
#define PMIC_RG_    US  VCCFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT    0x1
#define PMIC_DAUS  CFG_SHIFT                        O_VCO_efine PMIC_RG_LUS     \
	MT6359_LDO_VCN1US                   _OCFB_EN_ADDR         
#define PMIC_RG_    US                        E3S              #define PMIC_RG_LDOUS  _VCN18_HW10_OP_CFG_SADDR          _VCO_efine PMIC_RG_LUS     \
	MT6359_LDO_VCN1US  N
#define PMICE3S9_OC_MODE_ADDR    1888MON
#define PMIC_DA_VUS  N
#define P                 0x1
#ddddddefine PMIC_RG_LDO_VCN18US  MON
#define PMIC_DA_VCN18_OCFB_ENO_efine PMIC_RG_LUS     	Mx1
#define PMIC_RG_LDOUS  MON
#definMT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HUS  MON
#defin                 0x1
#dddFG_CLR_ADDR            US  MO_EN_SHIFT                   8
#O_efine PMIC_RG_LUS     	Mx1
#define PMIC_RG_LDOUS  MO    \
	MT6359_LDO_VCN18_OP_EN
##define PMIC_RG_LDO_VCN18_HUS  MO    \
	M                 0x1
#ddndefine PMIC_RG_        US  MOEN_SHIFT                   9
#dO_efine PMIC_RG_LUS     	Mx1
#define PMIC_RG_LDOUS  MO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_HUS  MO   \
	MT                 0x1
#dddefine PMIC_RG_LDO_VCN18US  MOEN_SHIFT                  10
#dO_efine PMIC_RG_LUS     	Mx1
#define PMIC_RG_LDOUS  MO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_HUS  MO   \
	MT                 0x1
#dddefine PMIC_RG_LDO_VCN18US  MOEN_SHIFT                  11
#dO_efine PMIC_RG_LUS     	Mx1
#define PMIC_RG_LDOUS  MO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_HUS  MO   \
	MT                 0x1
#dd ne PMIC_RG_LDO_VCN18_HWUS  MO18_CON1
#define PMIC_RG_LDO_VCNO_efine PMIC_RG_LUS     	Mx1
#define PMIC_RG_LDOUS  MOADDR      ine PMIC_DA_VCN18_OCF#define PMIC_RG_LDO_VCN18_HUS  MOADDR                     0x1
#dddne PMIC_RG_LDO_VCN18_HWUS  MOICC_RG_LDO_VCN33_2_HW11_       O_efine PMIC_RG_LUS     	Mx1
#define PMIC_RG_LDOUS  MORG_LDO_VCN18_OC_TSEL_SHIFT     #define PMIC_RG_LDO_VCN18_HUS  MORG_LDO_V                 0x1
#dddefine PMIC_RG_LDO_VCN18US  MO_VCN18_HW0_OOP_MODE_SHIFT      O_efine PMIC_RG_LUS     	Mx1
#define PMIC_RG_LDOUS  MO_RG_LDO_VCN18_OP_EN
#define PMI#define PMIC_RG_LDO_VCN18_HUS  MO_RG_LDO_                 0x1
#ddd#define PMIC_RG_LDO_VCNUS  MO        9C_RG_LDO_VCN18_HW10_OPO_efine PMIC_RG_LUS     	Mx1
#define PMIC_RG_LDOUS  MO    2CPFG_SADDR            RR  #define PMIC_RG_LDO_VCN18_HUS  MO    2CPF                 0x1
#dddefine PMIC_RG_LDO_VCN18US  MO_ADDR                   \
	MT63O_efine PMIC_RG_LUS     	Mx1
#define PMIC_RG_LDOUS  MO       RR             3_2_SW_OP#define PMIC_RG_LDO_VCN18_HUS  MO       R                 0x1
#dddefine PMIC_RG_LDO_VCN18US  MO N
#define PMIC_DA_VCN18_OCFB_ENOefine PMIC_RG_LUS     	Mx1
#define PMIC_RG_LDOUS  MO N
#defin59_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_HUS  MO N
#definASK                     
FG_CLR_ADDR            US  MO__EN_SHIFT                   8
#Oefine PMIC_RG_LUS     	Mx1
#define PMIC_RG_LDOUS  MO     \
	MT6359_LDO_VCN18_OP_EN
##define PMIC_RG_LDO_VCN18_US  MO     \
	MASK                     
fine PMIC_RG_LDO_VCN18_US  MO EN_SHIFT                   9
#dOefine PMIC_RG_LUS     	Mx1
#define PMIC_RG_LDOUS  MO    \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_US  MO    \
	MT                 0x1
#ddine PMIC_RG_LDO_O_VCN18_US  MO EN_SHIFT                  10
#dOefine PMIC_RG_LUS     	Mx1
#define PMIC_RG_LDOUS  MO    \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_US  MO    \
	MT                 0x1
#ddiefine PMIC_RG_LDO_VCN18US  MO EN_SHIFT                  11
#dOefine PMIC_RG_LUS     	Mx1
#define PMIC_RG_LDOUS  MO    \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_US  MO    \
	MT                 0x1
#ddine PMIC_RG_LDO_VCN18_HWUS  1P_EN_SHIFT                  12
#dOefine PMIC_RG_LUS     	Mx1
#define PMIC_RG_LDOUS        \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_US        \
	                 0x1
#ddddene PMIC_RG_LDO_VCN18_HWUS     	MTAFT                 13
#defdOefine PMIC_RG_LUS     	M9 FTe PMIC_RG_LDO_VCN18_HWUS     	MTAFT R             3_2_SW_OP#defLDO_VCN18_SW_OP_CFG_MASK  US     	MTAFT                  0x1
#dddFG_CLR_ADDR            US  OHIFT                  14
#definedOefine PMIC_RG_LUS     	M9   G_CLR_ADDR            US  OHIFT     R             3_2_SW_OP#defLDO_VCN18_SW_OP_CFG_MASK  US     	MT         0x1
#define PMIC_RGdFG_CLR_ADDR            US  MON
#deSHIFT                  6
#dOefine PMIC_RG_LUS     635LDO_VCN18_SW_OO_VCN18_US  MON
#deSHIF6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_US  MO_LDO_VCN1                   0x1#dFG_CLR_ADDR            US  MO_EN_SSHIFT                  6
#dOefine PMIC_RG_LUS     635LDO_VCN18_SW_OO_VCN18_US  MO \
	MT6359_LDO_VCN18_OP_CFG
#de#define PMIC_RG_LDO_VCN18_HUS  MO    \MT63                 0x1
#ddene PMIC_RG_LDO_VCN18_HUS  MO   \
SHIFT                  6
#dOefine PMIC_RG_LUS     635LDO_VCN18_SW_OO_VCN18_US  MO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_HUS  MO   \
MT63                 0x1
#ddefine PMIC_RG_LDO_VCN18US  MOEN_SHSHIFT                  6
#dOefine PMIC_RG_LUS     635LDO_VCN18_SW_OO_VCN18_US  MO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_HUS  MO   \
MT63                 0x1
#ddefine PMIC_RG_LDO_VCN18US  MOEN_SHSHIFT                  6
#dOefine PMIC_RG_LUS     635LDO_VCN18_SW_OO_VCN18_US  MO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_HUS  MO   \
MT63                 0x1
#ddne PMIC_RG_LDO_VCN18_HWUS  MO18_COSHIFT                  6
#dOefine PMIC_RG_LUS     635LDO_VCN18_SW_OO_VCN18_US  MO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_HUS  MOADDR MT63                 0x1
#ddne PMIC_RG_LDO_VCN18_HWUS  MOICC_RSHIFT                  6
#dOefine PMIC_RG_LUS     635LDO_VCN18_SW_OO_VCN18_US  MO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_HUS  MORG_LDMT63                 0x1
#ddefine PMIC_RG_LDO_VCN18US  MO_VCN1SHIFT                  6
#dOefine PMIC_RG_LUS     635LDO_VCN18_SW_OO_VCN18_US  MO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_HUS  MO_RG_LMT63                 0x1
#dd#define PMIC_RG_LDO_VCNUS  MO     SHIFT                  6
#dOefine PMIC_RG_LUS     635LDO_VCN18_SW_OO_VCN18_US  MO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_HUS  MO    2MT63                 0x1
#ddefine PMIC_RG_LDO_VCN18US  MO_ADDRSHIFT                  6
#dOefine PMIC_RG_LUS     635LDO_VCN18_SW_OO_VCN18_US  MO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_HUS  MO     MT63                 0x1
#ddefine PMIC_RG_LDO_VCN18US  MO N
#deSHIFT                  6
#define PMIC_RG_LUS     635LDO_VCN18_SW_OO_VCN18_US  MO N
#deSHIF6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HUS  MO N
#deSHIFASK                    
FG_CLR_ADDR            US  MO     \SHIFT                  6
#define PMIC_RG_LUS     635LDO_VCN18_SW_OO_VCN18_US  MO  \
	MT6359_LDO_VCN18_OP_CFG
#de#define PMIC_RG_LDO_VCN18_US  MO  \
	MT635ASK                    
fine PMIC_RG_LDO_VCN18_US  MO    \
SHIFT                  6
#define PMIC_RG_LUS     635LDO_VCN18_SW_OO_VCN18_US  MO \
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_US  MO \
	MT6359ASK                    
efine PMIC_RG_LDO_VCN18US  MO    \
SHIFT                  6
#define PMIC_RG_LUS     635LDO_VCN18_SW_OO_VCN18_US  MO \
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_US  MO \
	MT6359ASK                    
efine PMIC_RG_LDO_VCN18US  MO    \
SHIFT                  6
#define PMIC_RG_LUS     635LDO_VCN18_SW_OO_VCN18_US  MO \
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_US  MO \
	MT6359ASK                    
ne PMIC_RG_LDO_VCN18_HWUS        SHIFT                  6
#dOdefine PMIC_RG_LUS     635LDO_VCN18_SW_OO_VCN18_US     \
	MT6359_LDO_VCN18_OP_CFG
#ded#define PMIC_RG_LDO_VCN18_US        MT63                 0x1
#dddene PMIC_RG_LDO_VCN18_HWUS     6359 FT                 13
#defdefine PMIC_RG_LUS     6359 FTe PMIC_RG_LDO_VCN18_HWUS     6359 FT 8_OP_CFG
#define PMIC_#defLDO_VCN18_SW_OP_CFG_MASK  US     6359 FT                    0x1#dFG_CLR_ADDR            US  OHIT                 14
#define Pfdefine PMIC_RG_LUS     6359   G_CLR_ADDR            US  OHIT       8_OP_CFG
#define PMIC_#defLDO_VCN18_SW_OP_CFG_MASK  US     6359         0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_US  	MT1FT                        O_VCOefine PMIC_RG_LUS  MULTI   LDO_VCN18_SW_OO_VCN18_US  	MT1F           \
	MT6359_LDO_VA09L
#define PMIC_RG_        US     1               E3S             ene PMIC_RG_LDO_VCN18_HWRFCKSHIFT                        O_VCO_efine PMIC_RG_LRFCKS_OP_CFG_CLR_ADDR          RFCKSHIF           \
	MT6359_LDO_VA09LR
#define PMIC_RG_        RFCKSHIFSK                             _LDO_VCN18_SW_O        RFCKS_EN_SHIFT                       inefine PMIC_RG_LRFCKS_OP_CFG_CLR_ADDR          RFCKS              \
	MT6359_LDO_VA09LR
#define PMIC_RG_        RFCKS                      0xFFFF
#defidefine PMIC_RG_        RFCKS18_OP_CFG_CLR_SHIFT              iefine PMIC_RG_LRFCKS_OPdefine PMIC_RG_        RFCKS18_OP_  \
	MT6359_LDO_VCN18_OP_CFGMON
#define PMIC__LDO_VCNRFCKS18_OP_                   0xFFFF
#d_CFG_CLR_ADDR          RFCKS9_EN_SHIFT                       iefine PMIC_RG_LRFCKS_OPdefine PMIC_RG_        RFCKS               \
	MT6359_LDO_VA09L
#define PMIC_RG_        RFCKS    ASK                          #efine PMIC_RG_LDO_VCN18RFCKSCFG_SHIFT                        Oefine PMIC_RG_LRFCKS_OPdefine PMIC_RG_        RFCKS                 _OCFB_EN_ADDR    
#define PMIC_RG_        RFCKS                      E3S         ne PMIC_RG_LDO_VCN18_HWRFCKS  TC_MODE_SHIFT                  Oefine PMIC_RG_LRFCKS_OPdefine PMIC_RG_        RFCKS               \
	MT6359_LDO_VA09 
#define PMIC_RG_        RFCKS                        0x1
#deff#ne PMIC_RG_LDO_VCN18_HWRFCKS   LP_SHIFT                      Oefine PMIC_RG_LRFCKS_OPdefine PMIC_RG_        RFCKS               \
	MT6359_LDO_VA09 
#define PMIC_RG_        RFCKS        18_DKefine PMIC_RG_LDO_VC#efine PMIC_RG_LDO_VCN18RFCKS_VCN18_HW10_OP_CFG_SADDR          efine PMIC_RG_LRFCKS_OPdefine PMIC_RG_        RFCKSN
#define PMICE3S9_OC_MODE_ADDR   MON
#define PMIC__LDO_VCNRFCKSN
#define P                 0x1
#define PMIC_RG_LDO_VCN18RFCKS MTC_MODE_SHIFT                  Oefine PMIC_RG_LRFCKS_OPdefine PMIC_RG_        RFCKS               \
	MT6359_LDO_VA0991
#define PMIC_RG_LDO_VCNRFCKS        18_DKefine PMIC_RG_LDO_VC#iFG_CLR_ADDR            RFCKS_OC_TSEL_SHIFT                   Oefine PMIC_RG_LRFCKS_OPdefine PMIC_RG_        RFCKS              \
	MT6359_LDO_VA09_ 
#define PMIC_RG_        RFCKS           ASK                    
#define PMIC_RG_LDORFCKSA09_DUMMY_LOAD_SHIFT                 Oefine PMIC_RG_LRFCKS   \
	MT6359_LDO_VCN1RFCKSA09_DSHIFT                   15
#def  
#define PMIC_RG_    RFCKSA09_DSG_LDO_VCN18_ULP_SHIFT          ne PMIC_RG_LDO_VDA_VRFCKSA0IC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCOefine PMIC_RG_LRFCKS   \
	MT6359_LDO_VCN1RFCKSA0CFG_SHIFT                   15
#def 
#define PMIC_RG_    RFCKSA0CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT   N
#define PMIC_DA_VRFCKSA0SET_SHIFT                  0
#definOefine PMIC_RG_LRFCKS   \
	MT6359_LDO_VCN1RFCKSA0     \
	MT6359_LDO_VCN18_OP_CFG_CLR 
#define PMIC_RG_    RFCKSA0                      0xFFFF
#definn0x1
#define PMIC_DARFCKS 09_DUMMY_LOAD_SHIFT                 Oefine PMIC_RG_LRFCKS   \
	MT6359_LDO_VCN1RFCKSVCN18_HW0_OP_EN_MASK   0x1
#define PM 
#define PMIC_RG_    RFCKSVCN18SG_LDO_VCN18_ULP_SHIFT           N
#define PMIC_DA_VRFCKSVCIC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCOefine PMIC_RG_LRFCKS   \
	MT6359_LDO_VCN1RFCKSVCCFG_SHIFT                   15
#def 
#define PMIC_RG_    RFCKSVCCFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT   0x1
#define PMIC_DARFCKSCFG_SHIFT                        O_VCOefine PMIC_RG_LRFCKS   \
	MT6359_LDO_VCN1RFCKS                 _OCFB_EN_ADDR        
#define PMIC_RG_    RFCKS                      E3S             #define PMIC_RG_LDORFCKS_VCN18_HW10_OP_CFG_SADDR          _VCOefine PMIC_RG_LRFCKS   \
	MT6359_LDO_VCN1RFCKSN
#define PMICE3S9_OC_MODE_ADDR    188MON
#define PMIC_DA_VRFCKSN
#define P                 0x1
#dddddefine PMIC_RG_LDO_VCN18RFCKSMON
#define PMIC_DA_VCN18_OCFB_ENOefine PMIC_RG_LRFCKS   	Mx1
#define PMIC_RG_LDORFCKSMON
#defin359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_HRFCKSMON
#defin     0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_RFCKSMO_EN_SHIFT                   8
#Oefine PMIC_RG_LRFCKS   	Mx1
#define PMIC_RG_LDORFCKSMO    \
	MT6359_LDO_VCN18_OP_EN
##define PMIC_RG_LDO_VCN18_RFCKSMO    \
	M                 0x1
#ddene PMIC_RG_LDO_VCN18_HRFCKSMOEN_SHIFT                   9
#dOefine PMIC_RG_LRFCKS   	Mx1
#define PMIC_RG_LDORFCKSMO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_RFCKSMO   \
	MT                 0x1
#ddefine PMIC_RG_LDO_VCN18RFCKSMOEN_SHIFT                  10
#dOefine PMIC_RG_LRFCKS   	Mx1
#define PMIC_RG_LDORFCKSMO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_RFCKSMO   \
	MT                 0x1
#ddefine PMIC_RG_LDO_VCN18RFCKSMOEN_SHIFT                  11
#dOefine PMIC_RG_LRFCKS   	Mx1
#define PMIC_RG_LDORFCKSMO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_RFCKSMO   \
	MT                 0x1
#ddne PMIC_RG_LDO_VCN18_HWRFCKSMO18_CON1
#define PMIC_RG_LDO_VCNOefine PMIC_RG_LRFCKS   	Mx1
#define PMIC_RG_LDORFCKSMOADDR      ine PMIC_DA_VCN18_OCF#define PMIC_RG_LDO_VCN18_RFCKSMOADDR                     0x1
#ddne PMIC_RG_LDO_VCN18_HWRFCKSMOICC_RG_LDO_VCN33_2_HW11_       Oefine PMIC_RG_LRFCKS   	Mx1
#define PMIC_RG_LDORFCKSMORG_LDO_VCN18_OC_TSEL_SHIFT     #define PMIC_RG_LDO_VCN18_RFCKSMORG_LDO_V                 0x1
#ddefine PMIC_RG_LDO_VCN18RFCKSMO_VCN18_HW0_OOP_MODE_SHIFT      Oefine PMIC_RG_LRFCKS   	Mx1
#define PMIC_RG_LDORFCKSMO_RG_LDO_VCN18_OP_EN
#define PMI#define PMIC_RG_LDO_VCN18_RFCKSMO_RG_LDO_                 0x1
#dd#define PMIC_RG_LDO_VCNRFCKSMO        9C_RG_LDO_VCN18_HW10_OPOefine PMIC_RG_LRFCKS   	Mx1
#define PMIC_RG_LDORFCKSMO    2CPFG_SADDR            RR  #define PMIC_RG_LDO_VCN18_RFCKSMO    2CPF                 0x1
#ddefine PMIC_RG_LDO_VCN18RFCKSMO_ADDR                   \
	MT63Oefine PMIC_RG_LRFCKS   	Mx1
#define PMIC_RG_LDORFCKSMO       RR             3_2_SW_OP#define PMIC_RG_LDO_VCN18_RFCKSMO       R                 0x1
#ddefine PMIC_RG_LDO_VCN18RFCKSMO N
#define PMIC_DA_VCN18_OCFB_EN0
#define PMIC_RFCKS   	Mx1
#define PMIC_RG_LDORFCKSMO N
#defin59_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_RFCKSMO N
#definASK                    
FG_CLR_ADDR            RFCKSMO _EN_SHIFT                   8
#define PMIC_RG_RFCKS   	Mx1
#define PMIC_RG_LDORFCKSMO     \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_RFCKSMO     \
	MASK                    
fine PMIC_RG_LDO_VCN18_RFCKSMO EN_SHIFT                   9
#define PMIC_RG_LRFCKS   	Mx1
#define PMIC_RG_LDORFCKSMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HRFCKSMO    \
	MTASK                    
efine PMIC_RG_LDO_VCN18RFCKSMO EN_SHIFT                  10
#define PMIC_RG_LRFCKS   	Mx1
#define PMIC_RG_LDORFCKSMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HRFCKSMO    \
	MTASK                    
efine PMIC_RG_LDO_VCN18RFCKSMO EN_SHIFT                  11
#define PMIC_RG_LRFCKS   	Mx1
#define PMIC_RG_LDORFCKSMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HRFCKSMO    \
	MTASK                    
ne PMIC_RG_LDO_VCN18_HWRFCKS1P_EN_SHIFT                  12
#define PMIC_RG_LRFCKS   	Mx1
#define PMIC_RG_LDORFCKS      \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HRFCKS      \
	                 0x1
#dddene PMIC_RG_LDO_VCN18_HWRFCKS   	M9 FT                 13
#defdefine PMIC_RG_LRFCKS   	M9 FTe PMIC_RG_LDO_VCN18_HWRFCKS   	M9 FT 8_OP_CFG
#define PMIC_#defLDO_VCN18_SW_OP_CFG_MASK  RFCKS   	M9 FT      0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_RFCKSOHIFT                  14
#definedefine PMIC_RG_LRFCKS   	M9   G_CLR_ADDR            RFCKSOHIFT     8_OP_CFG
#define PMIC_#defLDO_VCN18_SW_OP_CFG_MASK  RFCKS   	M9         0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_RFCKSMON
#deSHIFT                  6
#define PMIC_RG_LRFCKS   635LDO_VCN18_SW_OO_VCN18_RFCKSMON
#deSHIF6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HRFCKSMO_LDO_VCN1                   0x1#FG_CLR_ADDR            RFCKSMO    \SHIFT                  6
#define PMIC_RG_LRFCKS   635LDO_VCN18_SW_OO_VCN18_RFCKSMO \
	MT6359_LDO_VCN18_OP_CFG
#de#define PMIC_RG_LDO_VCN18_RFCKSMO \
	MT635                 0x1
#deine PMIC_RG_LDO_VCN18_RFCKSMO   \
SHIFT                  6
#define PMIC_RG_LRFCKS   635LDO_VCN18_SW_OO_VCN18_RFCKSMO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_RFCKSMO\
	MT6359                 0x1
#define PMIC_RG_LDO_VCN18RFCKSMO   \
SHIFT                  6
#define PMIC_RG_LRFCKS   635LDO_VCN18_SW_OO_VCN18_RFCKSMO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_RFCKSMO\
	MT6359                 0x1
#define PMIC_RG_LDO_VCN18RFCKSMO   \
SHIFT                  6
#define PMIC_RG_LRFCKS   635LDO_VCN18_SW_OO_VCN18_RFCKSMO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_RFCKSMO\
	MT6359                 0x1
#dne PMIC_RG_LDO_VCN18_HWRFCKSMOADDR SHIFT                  6
#define PMIC_RG_LRFCKS   635LDO_VCN18_SW_OO_VCN18_RFCKSMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_RFCKSMO   \
	MT6                 0x1
#dne PMIC_RG_LDO_VCN18_HWRFCKSMORG_LDSHIFT                  6
#define PMIC_RG_LRFCKS   635LDO_VCN18_SW_OO_VCN18_RFCKSMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_RFCKSMO   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18RFCKSMO_RG_LSHIFT                  6
#define PMIC_RG_LRFCKS   635LDO_VCN18_SW_OO_VCN18_RFCKSMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_RFCKSMO   \
	MT6                 0x1
#d#define PMIC_RG_LDO_VCNRFCKSMO    2SHIFT                  6
#define PMIC_RG_LRFCKS   635LDO_VCN18_SW_OO_VCN18_RFCKSMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_RFCKSMO   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18RFCKSMO_ADDRSHIFT                  6
#define PMIC_RG_LRFCKS   635LDO_VCN18_SW_OO_VCN18_RFCKSMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_RFCKSMO   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18RFCKSMO N
#deFT                 11
#define PMIC_RG_LDORFCKS   635LDO_VCN18_SW_OO_VCN18_RFCKSMO N
#deFT  6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_RFCKSMO N
#deFT          0x1
#define PMiFG_CLR_ADDR            RFCKSMO     \FT                 11
#define PMIC_RG_LDORFCKS   635LDO_VCN18_SW_OO_VCN18_RFCKSMO  \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HWRFCKSMO  \
	MT635              0xFFFF
#fine PMIC_RG_LDO_VCN18_HRFCKSMO    \
FT                 11
#define PMIC_RG_LDORFCKS   635LDO_VCN18_SW_OO_VCN18_RFCKSMO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1RFCKSMO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWRFCKSMO    \
FT                 11
#define PMIC_RG_LDORFCKS   635LDO_VCN18_SW_OO_VCN18_RFCKSMO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1RFCKSMO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWRFCKSMO    \
FT                 11
#define PMIC_RG_LDORFCKS   635LDO_VCN18_SW_OO_VCN18_RFCKSMO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1RFCKSMO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWRFCKS      SHIFT                  6
#dOefine PMIC_RG_LRFCKS   635LDO_VCN18_SW_OO_VCN18_RFCKS   \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_HRFCKS   \
	MT63                 0x1
#ddene PMIC_RG_LDO_VCN18_HWRFCKS   6359 FT                 13
#define PMIC_RG_LDORFCKS   6359 FTe PMIC_RG_LDO_VCN18_HWRFCKS   6359 FT 8_OP_CFG
#define PMIC_#deLDO_VCN18_SW_OP_CFG_MASK  RFCKS   6359 FT                    0x1#FG_CLR_ADDR            RFCKSOHIT                 14
#define Pfine PMIC_RG_LDORFCKS   6359   G_CLR_ADDR            RFCKSOHIT       8_OP_CFG
#define PMIC_#deLDO_VCN18_SW_OP_CFG_MASK  RFCKS   6359      0x1
#define PMIC_RG_LDO_VCN13_SW_OP_G_MASK  BBCKSHIFT                        O_VCO_efine PMIC_RG_LBBCKS_OP_CFG_CLR_ADDR          BBCKSHIF           \
	MT6359_LDO_VA09LR
#define PMIC_RG_        BBCKSHIFSK                             _LDO_VCN18_SW_O        BBCKS_EN_SHIFT                       inefine PMIC_RG_LBBCKS_OP_CFG_CLR_ADDR          BBCKS              \
	MT6359_LDO_VA09LR
#define PMIC_RG_        BBCKS                      0xFFFF
#defidefine PMIC_RG_        BBCKS18_OP_CFG_CLR_SHIFT              iefine PMIC_RG_LBBCKS_OPdefine PMIC_RG_        BBCKS18_OP_  \
	MT6359_LDO_VCN18_OP_CFGMON
#define PMIC__LDO_VCNBBCKS18_OP_                   0xFFFF
#d_CFG_CLR_ADDR          BBCKS9_EN_SHIFT                       iefine PMIC_RG_LBBCKS_OPdefine PMIC_RG_        BBCKS               \
	MT6359_LDO_VA09L
#define PMIC_RG_        BBCKS    ASK                          #efine PMIC_RG_LDO_VCN18BBCKSCFG_SHIFT                        Oefine PMIC_RG_LBBCKS_OPdefine PMIC_RG_        BBCKS                 _OCFB_EN_ADDR    
#define PMIC_RG_        BBCKS                      E3S         ne PMIC_RG_LDO_VCN18_HWBBCKS  TC_MODE_SHIFT                  Oefine PMIC_RG_LBBCKS_OPdefine PMIC_RG_        BBCKS               \
	MT6359_LDO_VA09 
#define PMIC_RG_        BBCKS                        0x1
#deff#ne PMIC_RG_LDO_VCN18_HWBBCKS   LP_SHIFT                      Oefine PMIC_RG_LBBCKS_OPdefine PMIC_RG_        BBCKS               \
	MT6359_LDO_VA09 
#define PMIC_RG_        BBCKS        18_DKefine PMIC_RG_LDO_VC#efine PMIC_RG_LDO_VCN18BBCKS_VCN18_HW10_OP_CFG_SADDR          efine PMIC_RG_LBBCKS_OPdefine PMIC_RG_        BBCKSN
#define PMICE3S9_OC_MODE_ADDR   MON
#define PMIC__LDO_VCNBBCKSN
#define P                 0x1
#define PMIC_RG_LDO_VCN18BBCKS MTC_MODE_SHIFT                  Oefine PMIC_RG_LBBCKS_OPdefine PMIC_RG_        BBCKS               \
	MT6359_LDO_VA0991
#define PMIC_RG_LDO_VCNBBCKS        18_DKefine PMIC_RG_LDO_VC#iFG_CLR_ADDR            BBCKS_OC_TSEL_SHIFT                   Oefine PMIC_RG_LBBCKS_OPdefine PMIC_RG_        BBCKSC             \
	MT6359_LDO_VA09_ 
#define PMIC_RG_        BBCKSC          ASK                    
#define PMIC_RG_LDOBBCKSA09_DUMMY_LOAD_SHIFT                 Oefine PMIC_RG_LBBCKS   \
	MT6359_LDO_VCN1BBCKSA09_D_HW0_OP_EN_MASK   0x1
#define PM 
#define PMIC_RG_    BBCKSA09_DSG_LDO_VCN18_ULP_SHIFT          ne PMIC_RG_LDO_VDA_VBBCKSA0IC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCOefine PMIC_RG_LBBCKS   \
	MT6359_LDO_VCN1BBCKSA0CFG_SHIFT                   15
#def 
#define PMIC_RG_    BBCKSA0CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT   N
#define PMIC_DA_VBBCKSA0SET_SHIFT                  0
#definOefine PMIC_RG_LBBCKS   \
	MT6359_LDO_VCN1BBCKSA0     \
	MT6359_LDO_VCN18_OP_CFG_CLR 
#define PMIC_RG_    BBCKSA0                      0xFFFF
#definn0x1
#define PMIC_DABBCKS 09_DUMMY_LOAD_SHIFT                 Oefine PMIC_RG_LBBCKS   \
	MT6359_LDO_VCN1BBCKSVCN18_HW0_OP_EN_MASK   0x1
#define PM 
#define PMIC_RG_    BBCKSVCN18SG_LDO_VCN18_ULP_SHIFT           N
#define PMIC_DA_VBBCKSVCIC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCOefine PMIC_RG_LBBCKS   \
	MT6359_LDO_VCN1BBCKSVCCFG_SHIFT                   15
#def 
#define PMIC_RG_    BBCKSVCCFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT   0x1
#define PMIC_DABBCKSCFG_SHIFT                        O_VCOefine PMIC_RG_LBBCKS   \
	MT6359_LDO_VCN1BBCKS                 _OCFB_EN_ADDR        
#define PMIC_RG_    BBCKS                      E3S             #define PMIC_RG_LDOBBCKS_VCN18_HW10_OP_CFG_SADDR          _VCOefine PMIC_RG_LBBCKS   \
	MT6359_LDO_VCN1BBCKSN
#define PMICE3S9_OC_MODE_ADDR    188MON
#define PMIC_DA_VBBCKSN
#define P                 0x1
#dddddefine PMIC_RG_LDO_VCN18BBCKSMON
#define PMIC_DA_VCN18_OCFB_ENOefine PMIC_RG_LBBCKS   	Mx1
#define PMIC_RG_LDOBBCKSMON
#defin59_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_HBBCKSMON
#defin     0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_BBCKSMO_EN_SHIFT                   8
#Oefine PMIC_RG_LBBCKS   	Mx1
#define PMIC_RG_LDOBBCKSMO    \
	MT6359_LDO_VCN18_OP_EN
##define PMIC_RG_LDO_VCN18_BBCKSMO    \
	M                 0x1
#ddene PMIC_RG_LDO_VCN18_HBBCKSMOEN_SHIFT                   9
#dOefine PMIC_RG_LBBCKS   	Mx1
#define PMIC_RG_LDOBBCKSMO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_BBCKSMO   \
	MT                 0x1
#ddefine PMIC_RG_LDO_VCN18BBCKSMOEN_SHIFT                  10
#dOefine PMIC_RG_LBBCKS   	Mx1
#define PMIC_RG_LDOBBCKSMO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_BBCKSMO   \
	MT                 0x1
#ddefine PMIC_RG_LDO_VCN18BBCKSMOEN_SHIFT                  11
#dOefine PMIC_RG_LBBCKS   	Mx1
#define PMIC_RG_LDOBBCKSMO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_BBCKSMO   \
	MT                 0x1
#ddne PMIC_RG_LDO_VCN18_HWBBCKSMO18_CON1
#define PMIC_RG_LDO_VCNOefine PMIC_RG_LBBCKS   	Mx1
#define PMIC_RG_LDOBBCKSMOADDR      ine PMIC_DA_VCN18_OCF#define PMIC_RG_LDO_VCN18_BBCKSMOADDR                     0x1
#ddne PMIC_RG_LDO_VCN18_HWBBCKSMOICC_RG_LDO_VCN33_2_HW11_       Oefine PMIC_RG_LBBCKS   	Mx1
#define PMIC_RG_LDOBBCKSMORG_LDO_VCN18_OC_TSEL_SHIFT     #define PMIC_RG_LDO_VCN18_BBCKSMORG_LDO_V                 0x1
#ddefine PMIC_RG_LDO_VCN18BBCKSMO_VCN18_HW0_OOP_MODE_SHIFT      Oefine PMIC_RG_LBBCKS   	Mx1
#define PMIC_RG_LDOBBCKSMO_RG_LDO_VCN18_OP_EN
#define PMI#define PMIC_RG_LDO_VCN18_BBCKSMO_RG_LDO_                 0x1
#dd#define PMIC_RG_LDO_VCNBBCKSMO        9C_RG_LDO_VCN18_HW10_OPOefine PMIC_RG_LBBCKS   	Mx1
#define PMIC_RG_LDOBBCKSMO    2CPFG_SADDR            RR  #define PMIC_RG_LDO_VCN18_BBCKSMO    2CPF                 0x1
#ddefine PMIC_RG_LDO_VCN18BBCKSMO_ADDR                   \
	MT63Oefine PMIC_RG_LBBCKS   	Mx1
#define PMIC_RG_LDOBBCKSMO       RR             3_2_SW_OP#define PMIC_RG_LDO_VCN18_BBCKSMO       R                 0x1
#ddefine PMIC_RG_LDO_VCN18BBCKSMO N
#define PMIC_DA_VCN18_OCFB_EN0
#define PMIC_BBCKS   	Mx1
#define PMIC_RG_LDOBBCKSMO N
#defin59_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_BBCKSMO N
#definASK                    
FG_CLR_ADDR            BBCKSMO _EN_SHIFT                   8
#define PMIC_RG_BBCKS   	Mx1
#define PMIC_RG_LDOBBCKSMO     \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_BBCKSMO     \
	MASK                    
fine PMIC_RG_LDO_VCN18_BBCKSMO EN_SHIFT                   9
#define PMIC_RG_LBBCKS   	Mx1
#define PMIC_RG_LDOBBCKSMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HBBCKSMO    \
	MTASK                    
efine PMIC_RG_LDO_VCN18BBCKSMO EN_SHIFT                  10
#define PMIC_RG_LBBCKS   	Mx1
#define PMIC_RG_LDOBBCKSMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HBBCKSMO    \
	MTASK                    
efine PMIC_RG_LDO_VCN18BBCKSMO EN_SHIFT                  11
#define PMIC_RG_LBBCKS   	Mx1
#define PMIC_RG_LDOBBCKSMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HBBCKSMO    \
	MTASK                    
ne PMIC_RG_LDO_VCN18_HWBBCKS1P_EN_SHIFT                  12
#define PMIC_RG_LBBCKS   	Mx1
#define PMIC_RG_LDOBBCKS      \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HBBCKS      \
	                 0x1
#dddene PMIC_RG_LDO_VCN18_HWBBCKS   	M9 FT                 13
#defdefine PMIC_RG_LBBCKS   	M9 FTe PMIC_RG_LDO_VCN18_HWBBCKS   	M9 FT 8_OP_CFG
#define PMIC_#defLDO_VCN18_SW_OP_CFG_MASK  BBCKS   	M9 FT      0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_BBCKSOHIFT                  14
#definedefine PMIC_RG_LBBCKSOHIFT    LDO_VCN18_SW_OO_VCN18_BBCKSOHIFT     8_OP_CFG
#define PMIC_#defLDO_VCN18_SW_OP_CFG_MASK  BBCKS   	M9         0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_BBCKSMON
#deSHIFT                  6
#define PMIC_RG_LBBCKS   635LDO_VCN18_SW_OO_VCN18_BBCKSMON
#deSHIF6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HBBCKSMO_LDO_VCN1                   0x1#FG_CLR_ADDR            BBCKSMO    \SHIFT                  6
#define PMIC_RG_LBBCKS   635LDO_VCN18_SW_OO_VCN18_BBCKSMO \
	MT6359_LDO_VCN18_OP_CFG
#de#define PMIC_RG_LDO_VCN18_BBCKSMO \
	MT635                 0x1
#deine PMIC_RG_LDO_VCN18_BBCKSMO   \
SHIFT                  6
#define PMIC_RG_LBBCKS   635LDO_VCN18_SW_OO_VCN18_BBCKSMO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_BBCKSMO\
	MT6359                 0x1
#define PMIC_RG_LDO_VCN18BBCKSMO   \
SHIFT                  6
#define PMIC_RG_LBBCKS   635LDO_VCN18_SW_OO_VCN18_BBCKSMO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_BBCKSMO\
	MT6359                 0x1
#define PMIC_RG_LDO_VCN18BBCKSMO   \
SHIFT                  6
#define PMIC_RG_LBBCKS   635LDO_VCN18_SW_OO_VCN18_BBCKSMO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_BBCKSMO\
	MT6359                 0x1
#dne PMIC_RG_LDO_VCN18_HWBBCKSMOADDR SHIFT                  6
#define PMIC_RG_LBBCKS   635LDO_VCN18_SW_OO_VCN18_BBCKSMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_BBCKSMO   \
	MT6                 0x1
#dne PMIC_RG_LDO_VCN18_HWBBCKSMORG_LDSHIFT                  6
#define PMIC_RG_LBBCKS   635LDO_VCN18_SW_OO_VCN18_BBCKSMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_BBCKSMO   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18BBCKSMO_RG_LSHIFT                  6
#define PMIC_RG_LBBCKS   635LDO_VCN18_SW_OO_VCN18_BBCKSMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_BBCKSMO   \
	MT6                 0x1
#d#define PMIC_RG_LDO_VCNBBCKSMO    2SHIFT                  6
#define PMIC_RG_LBBCKS   635LDO_VCN18_SW_OO_VCN18_BBCKSMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_BBCKSMO   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18BBCKSMO_ADDRSHIFT                  6
#define PMIC_RG_LBBCKS   635LDO_VCN18_SW_OO_VCN18_BBCKSMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_BBCKSMO   \
	MT6                 0x1
#define PMIC_RG_LDO_VCN18BBCKSMO N
#deFT                 11
#define PMIC_RG_LDOBBCKS   635LDO_VCN18_SW_OO_VCN18_BBCKSMO N
#deFT  6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_BBCKSMO N
#deFT          0x1
#define PMiFG_CLR_ADDR            BBCKSMO     \FT                 11
#define PMIC_RG_LDOBBCKS   635LDO_VCN18_SW_OO_VCN18_BBCKSMO  \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HWBBCKSMO  \
	MT635              0xFFFF
#fine PMIC_RG_LDO_VCN18_HBBCKSMO    \
FT                 11
#define PMIC_RG_LDOBBCKS   635LDO_VCN18_SW_OO_VCN18_BBCKSMO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1BBCKSMO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWBBCKSMO    \
FT                 11
#define PMIC_RG_LDOBBCKS   635LDO_VCN18_SW_OO_VCN18_BBCKSMO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1BBCKSMO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWBBCKSMO    \
FT                 11
#define PMIC_RG_LDOBBCKS   635LDO_VCN18_SW_OO_VCN18_BBCKSMO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1BBCKSMO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWBBCKS      SHIFT                  6
#dOefine PMIC_RG_LBBCKS   635LDO_VCN18_SW_OO_VCN18_BBCKS   \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_HBBCKS   \
	MT63                 0x1
#ddene PMIC_RG_LDO_VCN18_HWBBCKS   6359 FT                 13
#define PMIC_RG_LDOBBCKS   6359 FTe PMIC_RG_LDO_VCN18_HWBBCKS   6359 FT 8_OP_CFG
#define PMIC_#deLDO_VCN18_SW_OP_CFG_MASK  BBCKS   6359 FT                    0x1#FG_CLR_ADDR            BBCKSOHIT                 14
#define Pfine PMIC_RG_LDOBBCKSOHIT      G_CLR_ADDR            BBCKSOHIT       8_OP_CFG
#define PMIC_#deLDO_VCN18_SW_OP_CFG_MASK  BBCKS   6359      0x1
#define PMIC_RG_LDO_VCN13_SW_OP_G_MASK  BIF28SHIFT                        O_VCOefine PMIC_RG_LBIF28S_OP_CFG_CLR_ADDR          BIF28SHIF           \
	MT6359_LDO_VA09L
#define PMIC_RG_        BIF28SHIF              E3S             _CFG_CLR_ADDR          BIF28S_EN_SHIFT                       iefine PMIC_RG_LBIF28S_OP_CFG_CLR_ADDR          BIF28S              \
	MT6359_LDO_VA09L
#define PMIC_RG_        BIF28S                 E3S             eefine PMIC_RG_        BIF28S18_OP_CFG_CLR_SHIFT              efine PMIC_RG_LBIF28S_OPeefine PMIC_RG_        BIF28S18_OP_MICE3S9_OC_MODE_ADDR    188MON
#define PMIC_        BIF28S18_OP_              E3S          _CFG_CLR_ADDR          BIF28S9_EN_SHIFT                       efine PMIC_RG_LBIF28S_OPeefine PMIC_RG_        BIF28S               \
	MT6359_LDO_VA09
#define PMIC_RG_        BIF28S    ASK                          ne PMIC_RG_LDO_VCN18_HWBIF28SCFG_SHIFT                        efine PMIC_RG_LBIF28S_OPeefine PMIC_RG_        BIF28S                 _OCFB_EN_ADDR   
#define PMIC_RG_        BIF28S                      E3S        ne PMIC_RG_LDO_VCN18_HWBIF28S  TC_MODE_SHIFT                  efine PMIC_RG_LBIF28S_OPeefine PMIC_RG_        BIF28S               \
	MT6359_LDO_VA09
#define PMIC_RG_        BIF28S        18_DKefine PMIC_RG_LDO_VCne PMIC_RG_LDO_VCN18_HWBIF28S   LP_SHIFT                      efine PMIC_RG_LBIF28S_OPeefine PMIC_RG_        BIF28S               \
	MT6359_LDO_VA09
#define PMIC_RG_        BIF28S        18_DKefine PMIC_RG_LDO_VCefine PMIC_RG_LDO_VCN18BIF28S_VCN18_HW10_OP_CFG_SADDR         efine PMIC_RG_LBIF28S_OPeefine PMIC_RG_        BIF28SN
#define PMICE3S9_OC_MODE_ADDR  MON
#define PMIC_        BIF28SN
#define P                 0x1
#efine PMIC_RG_LDO_VCN18BIF28S MTC_MODE_SHIFT                  efine PMIC_RG_LBIF28S_OPeefine PMIC_RG_        BIF28S               \
	MT6359_LDO_VA091
#define PMIC_RG_LDO_VCNBIF28S                         0x1
#ddde_CFG_CLR_ADDR          BIF28SCOC_TSEL_SHIFT                   efine PMIC_RG_LBIF28S_OPeefine PMIC_RG_        BIF28SC             \
	MT6359_LDO_VA09_
#define PMIC_RG_        BIF28SC          ASK                   
#define PMIC_RG_LDOBIF28SA09_DUMMY_LOAD_SHIFT                 efine PMIC_RG_LBIF28S   \
	MT6359_LDO_VCN1BIF28SA09_DSHIFT                   15
#def 
#define PMIC_RG_    BIF28SA09_DG_LDO_VCN18_HW10_OP_CFG_SHIFT   e PMIC_RG_LDO_VDA_VBIF28SA0IC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCefine PMIC_RG_LBIF28S   \
	MT6359_LDO_VCN1BIF28SA0CFG_SHIFT                   15
#def
#define PMIC_RG_    BIF28SA0CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT  define PMIC_RG_    BIF28SA0SET_SHIFT                  0
#definefine PMIC_RG_LBIF28S   \
	MT6359_LDO_VCN1BIF28SA0     \
	MT6359_LDO_VCN18_OP_CFG_CLR
#define PMIC_RG_    BIF28SA0                      0xFFFF
#defin0x1
#define PMIC_DABIF28S 09_DUMMY_LOAD_SHIFT                 efine PMIC_RG_LBIF28S   \
	MT6359_LDO_VCN1BIF28SVCN18_HW0_OP_EN_MASK   0x1
#define PM
#define PMIC_RG_    BIF28SVCN18SG_LDO_VCN18_ULP_SHIFT          N
#define PMIC_DA_VBIF28SVCIC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCefine PMIC_RG_LBIF28S   \
	MT6359_LDO_VCN1BIF28SVCCFG_SHIFT                   15
#def
#define PMIC_RG_    BIF28SVCCFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT  0x1
#define PMIC_DABIF28SCFG_SHIFT                        O_VCefine PMIC_RG_LBIF28S   \
	MT6359_LDO_VCN1BIF28S                 _OCFB_EN_ADDR       
#define PMIC_RG_    BIF28S                      E3S            #define PMIC_RG_LDOBIF28S_VCN18_HW10_OP_CFG_SADDR          _VCefine PMIC_RG_LBIF28S   \
	MT6359_LDO_VCN1BIF28SN
#define PMICE3S9_OC_MODE_ADDR    18MON
#define PMIC_DA_VBIF28SN
#define P                 0x1
#####efine PMIC_RG_LDO_VCN18BIF28SMON
#define PMIC_DA_VCN18_OCFB_ENefine PMIC_RG_LBIF28S   	Mx1
#define PMIC_RG_LDOBIF28SMON
#defin359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_BIF28SMON
#defin  0x1
#define PMIC_RG_LDO_VCN13_SW_OP_G_MASK  BIF28SMO_EN_SHIFT                   8
#efine PMIC_RG_LBIF28S   	Mx1
#define PMIC_RG_LDOBIF28SMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_BIF28SMO    \
	M                 0x1
#deine PMIC_RG_LDO_VCN18_BIF28SMOEN_SHIFT                   9
#define PMIC_RG_LBIF28S   	Mx1
#define PMIC_RG_LDOBIF28SMO   \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HBIF28SMO   \
	MT                 0x1
#define PMIC_RG_LDO_VCN18BIF28SMOEN_SHIFT                  10
#define PMIC_RG_LBIF28S   	Mx1
#define PMIC_RG_LDOBIF28SMO   \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HBIF28SMO   \
	MT                 0x1
#define PMIC_RG_LDO_VCN18BIF28SMOEN_SHIFT                  11
#define PMIC_RG_LBIF28S   	Mx1
#define PMIC_RG_LDOBIF28SMO   \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HBIF28SMO   \
	MT                 0x1
#dne PMIC_RG_LDO_VCN18_HWBIF28SMO18_CON1
#define PMIC_RG_LDO_VCNefine PMIC_RG_LBIF28S   	Mx1
#define PMIC_RG_LDOBIF28SMOADDR      ine PMIC_DA_VCN18_OCFefine PMIC_RG_LDO_VCN18_HBIF28SMOADDR                     0x1
#dne PMIC_RG_LDO_VCN18_HWBIF28SMOICC_RG_LDO_VCN33_2_HW11_       efine PMIC_RG_LBIF28S   	Mx1
#define PMIC_RG_LDOBIF28SMORG_LDO_VCN18_OC_TSEL_SHIFT     efine PMIC_RG_LDO_VCN18_HBIF28SMORG_LDO_V                 0x1
#define PMIC_RG_LDO_VCN18BIF28SMO_VCN18_HW0_OOP_MODE_SHIFT      efine PMIC_RG_LBIF28S   	Mx1
#define PMIC_RG_LDOBIF28SMO_RG_LDO_VCN18_OP_EN
#define PMIefine PMIC_RG_LDO_VCN18_HBIF28SMO_RG_LDO_                 0x1
#d#define PMIC_RG_LDO_VCNBIF28SMO        9C_RG_LDO_VCN18_HW10_OPefine PMIC_RG_LBIF28S   	Mx1
#define PMIC_RG_LDOBIF28SMO    2CPFG_SADDR            RR  efine PMIC_RG_LDO_VCN18_HBIF28SMO    2CPF                 0x1
#define PMIC_RG_LDO_VCN18BIF28SMO_ADDR                   \
	MT63efine PMIC_RG_LBIF28S   	Mx1
#define PMIC_RG_LDOBIF28SMO       RR             3_2_SW_OPefine PMIC_RG_LDO_VCN18_HBIF28SMO       R                 0x1
#define PMIC_RG_LDO_VCN18BIF28SMO N
#define PMIC_DA_VCN18_OCFB_Eefine PMIC_RG_LBIF28S   	Mx1
#define PMIC_RG_LDOBIF28SMO N
#defin359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_BIF28SMO N
#defin  0x1
#define PMIC_RG_e_CFG_CLR_ADDR          BIF28SMO _EN_SHIFT                   8
efine PMIC_RG_LBIF28S   	Mx1
#define PMIC_RG_LDOBIF28SMO     \
	MT6359_LDO_VCN18_OP_EN
define PMIC_RG_LDO_VCN18_BIF28SMO     \
	M                 0x1
#fine PMIC_RG_LDO_VCN18_HBIF28SMO EN_SHIFT                   9
#efine PMIC_RG_LBIF28S   	Mx1
#define PMIC_RG_LDOBIF28SMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_BIF28SMO    \
	MT                 0x1
#ine PMIC_RG_LDO_VCN18_HWBIF28SMO EN_SHIFT                  10
#efine PMIC_RG_LBIF28S   	Mx1
#define PMIC_RG_LDOBIF28SMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_BIF28SMO    \
	MT                 0x1
#ine PMIC_RG_LDO_VCN18_HWBIF28SMO EN_SHIFT                  11
#efine PMIC_RG_LBIF28S   	Mx1
#define PMIC_RG_LDOBIF28SMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_BIF28SMO    \
	MT                 0x1
#ine PMIC_RG_LDO_VCN18_HWBIF28S1P_EN_SHIFT                  12
#efine PMIC_RG_LBIF28S   	Mx1
#define PMIC_RG_LDOBIF28S      \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_BIF28S      \
	                 0x1
#ddene PMIC_RG_LDO_VCN18_HWBIF28S   	M9 FT                 13
#define PMIC_RG_LDOBIF28S   	M9 FTe PMIC_RG_LDO_VCN18_HWBIF28S   	M9 FT 8_OP_CFG
#define PMIC_#deLDO_VCN18_SW_OP_CFG_MASK  BIF28S   	M9 FT   0x1
#define PMIC_RG_LDO_VCN13_SW_OP_G_MASK  BIF28SOHIFT                  14
#defineine PMIC_RG_LDOBIF28S   	M9   G_CLR_ADDR            BIF28SOHIFT     8_OP_CFG
#define PMIC_#deLDO_VCN18_SW_OP_CFG_MASK  BIF28S   	M9      0x1
#define PMIC_RG_LDO_VCN13_SW_OP_G_MASK  BIF28SMON
#deSHIFT                  6
#ine PMIC_RG_LDOBIF28S   635LDO_VCN18_SW_OO_VCN18_BIF28SMON
#deSHIF6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_BIF28SMON
#deFT          0x1
#define PMDO_VCN13_SW_OP_G_MASK  BIF28SMO_EN_SSHIFT                  6
#ine PMIC_RG_LDOBIF28S   635LDO_VCN18_SW_OO_VCN18_BIF28SMO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HWBIF28SMO \
	MT635                 0x1
#ine PMIC_RG_LDO_VCN18_HBIF28SMO   \
SHIFT                  6
#ine PMIC_RG_LDOBIF28S   635LDO_VCN18_SW_OO_VCN18_BIF28SMO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1BIF28SMO\
	MT6359                 0x1
#efine PMIC_RG_LDO_VCN18BIF28SMOEN_SHSHIFT                  6
#ine PMIC_RG_LDOBIF28S   635LDO_VCN18_SW_OO_VCN18_BIF28SMO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1BIF28SMO\
	MT6359                 0x1
#efine PMIC_RG_LDO_VCN18BIF28SMOEN_SHSHIFT                  6
#ine PMIC_RG_LDOBIF28S   635LDO_VCN18_SW_OO_VCN18_BIF28SMO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1BIF28SMO\
	MT6359                 0x1
#ne PMIC_RG_LDO_VCN18_HWBIF28SMO18_COSHIFT                  6
#ine PMIC_RG_LDOBIF28S   635LDO_VCN18_SW_OO_VCN18_BIF28SMO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_HBIF28SMOADDR 6359                 0x1
#ne PMIC_RG_LDO_VCN18_HWBIF28SMOICC_RSHIFT                  6
#ine PMIC_RG_LDOBIF28S   635LDO_VCN18_SW_OO_VCN18_BIF28SMO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_HBIF28SMORG_LD6359                 0x1
#efine PMIC_RG_LDO_VCN18BIF28SMO_VCN1SHIFT                  6
#ine PMIC_RG_LDOBIF28S   635LDO_VCN18_SW_OO_VCN18_BIF28SMO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_HBIF28SMO_RG_L6359                 0x1
##define PMIC_RG_LDO_VCNBIF28SMO     SHIFT                  6
#ine PMIC_RG_LDOBIF28S   635LDO_VCN18_SW_OO_VCN18_BIF28SMO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_HBIF28SMO    26359                 0x1
#efine PMIC_RG_LDO_VCN18BIF28SMO_ADDRSHIFT                  6
#ine PMIC_RG_LDOBIF28S   635LDO_VCN18_SW_OO_VCN18_BIF28SMO   \
	MT6359_LDO_VCN18_OP_CFG
#efine PMIC_RG_LDO_VCN18_HBIF28SMO     6359                 0x1
#efine PMIC_RG_LDO_VCN18BIF28SMO N
#deSHIFT                  6
ine PMIC_RG_LDOBIF28S   635LDO_VCN18_SW_OO_VCN18_BIF28SMO N
#deSHIF6359_LDO_VCN18_OP_EN
define PMIC_RG_LDO_VCN18_BIF28SMO N
#de6359                 0x1
e_CFG_CLR_ADDR          BIF28SMO _EN_SSHIFT                  6
ine PMIC_RG_LDOBIF28S   635LDO_VCN18_SW_OO_VCN18_BIF28SMO  \
	MT6359_LDO_VCN18_OP_CFG
#ddefine PMIC_RG_LDO_VCN18_BIF28SMO     \6359                 0x1
efine PMIC_RG_LDO_VCN18_BIF28SMO    \
SHIFT                  6
ine PMIC_RG_LDOBIF28S   635LDO_VCN18_SW_OO_VCN18_BIF28SMO \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_BIF28SMO    \
6359                 0x1
ene PMIC_RG_LDO_VCN18_HWBIF28SMO EN_SHSHIFT                  6
ine PMIC_RG_LDOBIF28S   635LDO_VCN18_SW_OO_VCN18_BIF28SMO \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_BIF28SMO    \
6359                 0x1
ene PMIC_RG_LDO_VCN18_HWBIF28SMO EN_SHSHIFT                  6
ine PMIC_RG_LDOBIF28S   635LDO_VCN18_SW_OO_VCN18_BIF28SMO \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_BIF28SMO    \
6359                 0x1
ene PMIC_RG_LDO_VCN18_HWBIF28S1P_EN_SHIFT                  6
#define PMIC_RG_LBIF28S   635LDO_VCN18_SW_OO_VCN18_BIF28S   \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_BIF28S      T635                 0x1
#dene PMIC_RG_LDO_VCN18_HWBIF28S   6359 FT                 13
#deefine PMIC_RG_LBIF28S   6359 FTe PMIC_RG_LDO_VCN18_HWBIF28S   6359 FT 8_OP_CFG
#define PMIC_deLDO_VCN18_SW_OP_CFG_MASK  BIF28S   6359 FT                    0x1DO_VCN13_SW_OP_G_MASK  BIF28SOHIT                 14
#define Pefine PMIC_RG_LBIF28S   6359   G_CLR_ADDR            BIF28SOHIT       8_OP_CFG
#define PMIC_deLDO_VCN18_SW_OP_CFG_MASK  BIF28S   6359      0x1
#define PMIC_RG_DO_VCN13_SW_OP_G_MASK  IBR09_DUMMY_LOAD_SHIFT                 efine PMIC_RG_LIBR0_OP_CFG_CLR_ADDR          IBR09_D_HW0_OP_EN_MASK   0x1
#define PM
#define PMIC_RG_        IBR09_DG_LDO_VCN18_HW10_OP_CFG_SHIFT   e PMIC_RG_LDO_V        IBR0SET_SHIFT                  0
#definefine PMIC_RG_LIBR0_OP_CFG_CLR_ADDR          IBR0     \
	MT6359_LDO_VCN18_OP_CFG_CLR
#define PMIC_RG_        IBR0   G_LDO_VCN18_HW10_OP_CFG_SHIFT   N
#define PMIC_        IBR018_OP_CFG_CLR_SHIFT              inefine PMIC_RG_LIBR0_OPN
#define PMIC_        IBR018_OP_         _OCFB_EN_ADDR       
#ne PMIC_RG_LDO_VCN18_HWIBR018_OP_G_LDO_VCN18_HW10_OP_CFG_SHIFT_CFG_CLR_ADDR          IBR09_EN_SHIFT                       inefine PMIC_RG_LIBR0_OPN
#define PMIC_        IBR0               \
	MT6359_LDO_VA09LR
#define PMIC_RG_        IBR0    ASK                          ##efine PMIC_RG_LDO_VCN18IBR0CFG_SHIFT                        O_efine PMIC_RG_LIBR0_OPN
#define PMIC_        IBR0                 _OCFB_EN_ADDR     
#define PMIC_RG_        IBR0                      E3S          ne PMIC_RG_LDO_VCN18_HWIBR0  TC_MODE_SHIFT                  O_efine PMIC_RG_LIBR0_OPN
#define PMIC_        IBR0               \
	MT6359_LDO_VA099 
#define PMIC_RG_        IBR0        18_DKefine PMIC_RG_LDO_VC##ne PMIC_RG_LDO_VCN18_HWIBR0   LP_SHIFT                      O_efine PMIC_RG_LIBR0_OPN
#define PMIC_        IBR0               \
	MT6359_LDO_VA09  
#define PMIC_RG_        IBR0        18_DKefine PMIC_RG_LDO_VC##efine PMIC_RG_LDO_VCN18IBR0_VCN18_HW10_OP_CFG_SADDR          _efine PMIC_RG_LIBR0_OPN
#define PMIC_        IBR0N
#define PMICE3S9_OC_MODE_ADDR    
#ne PMIC_RG_LDO_VCN18_HWIBR0N
#define P                 0x1
###efine PMIC_RG_LDO_VCN18IBR0 MTC_MODE_SHIFT                  O_efine PMIC_RG_LIBR0_OPN
#define PMIC_        IBR0               \
	MT6359_LDO_VA09991
#define PMIC_RG_LDO_VCNIBR0        18_DKefine PMIC_RG_LDO_VC##e_CFG_CLR_ADDR          IBR0_OC_TSEL_SHIFT                   O_efine PMIC_RG_LIBR0_OPN
#define PMIC_        IBR0C             \
	MT6359_LDO_VA09_  
#define PMIC_RG_        IBR0C          ASK                     
#define PMIC_RG_LDOIBR0A09_DUMMY_LOAD_SHIFT                 O_efine PMIC_RG_LIBR0   \
	MT6359_LDO_VCN1IBR0A09_D_HW0_OP_EN_MASK   0x1
#define PM  
#define PMIC_RG_    IBR0A09_DSG_LDO_VCN18_ULP_SHIFT            e PMIC_RG_LDO_VDA_VIBR0A0IC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCO_efine PMIC_RG_LIBR0   \
	MT6359_LDO_VCN1IBR0A0CFG_SHIFT                   15
#def  
#define PMIC_RG_    IBR0A0CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT    define PMIC_RG_    IBR0A0SET_SHIFT                  0
#definO_efine PMIC_RG_LIBR0   \
	MT6359_LDO_VCN1IBR0A0     \
	MT6359_LDO_VCN18_OP_CFG_CLR  
#define PMIC_RG_    IBR0A0                      0xFFFF
#definnn0x1
#define PMIC_DAIBR0 09_DUMMY_LOAD_SHIFT                 O_efine PMIC_RG_LIBR0   \
	MT6359_LDO_VCN1IBR0VCN18_HW0_OP_EN_MASK   0x1
#define PM  
#define PMIC_RG_    IBR0VCN18SG_LDO_VCN18_ULP_SHIFT            N
#define PMIC_DA_VIBR0VCIC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCO_efine PMIC_RG_LIBR0   \
	MT6359_LDO_VCN1IBR0VCCFG_SHIFT                   15
#def  
#define PMIC_RG_    IBR0VCCFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT    0x1
#define PMIC_DAIBR0CFG_SHIFT                        O_VCO_efine PMIC_RG_LIBR0   \
	MT6359_LDO_VCN1IBR0                 _OCFB_EN_ADDR         
#define PMIC_RG_    IBR0                      E3S              #define PMIC_RG_LDOIBR0_VCN18_HW10_OP_CFG_SADDR          _VCO_efine PMIC_RG_LIBR0   \
	MT6359_LDO_VCN1IBR0N
#define PMICE3S9_OC_MODE_ADDR    1888MON
#define PMIC_DA_VIBR0N
#define P                 0x1
#######efine PMIC_RG_LDO_VCN18IBR0MON
#define PMIC_DA_VCN18_OCFB_ENO_efine PMIC_RG_LIBR0   	Mx1
#define PMIC_RG_LDOIBR0MON
#defin       \
	MT6359_LDO_VA09
#define PMIC_RG_        IBR0MON
#defin                 0x1
####_CFG_CLR_ADDR          IBR0MO_EN_SHIFT                   8
#O_efine PMIC_RG_LIBR0   	Mx1
#define PMIC_RG_LDOIBR0MO    \
	MT6359_LDO_VCN18_OP_EN
##9
#define PMIC_RG_        IBR0MO    \
	M                 0x1
#dd N
#define PMIC_        IBR0MOEN_SHIFT                   9
#dO_efine PMIC_RG_LIBR0   	Mx1
#define PMIC_RG_LDOIBR0MO   \
	MT6359_LDO_VCN18_OP_EN
#d#9
#define PMIC_RG_        IBR0MO   \
	MT                 0x1
#dd#efine PMIC_RG_LDO_VCN18IBR0MOEN_SHIFT                  10
#dO_efine PMIC_RG_LIBR0   	Mx1
#define PMIC_RG_LDOIBR0MO   \
	MT6359_LDO_VCN18_OP_EN
#d#9
#define PMIC_RG_        IBR0MO   \
	MT                 0x1
#dd#efine PMIC_RG_LDO_VCN18IBR0MOEN_SHIFT                  11
#dO_efine PMIC_RG_LIBR0   	Mx1
#define PMIC_RG_LDOIBR0MO   \
	MT6359_LDO_VCN18_OP_EN
#d#9
#define PMIC_RG_        IBR0MO   \
	MT                 0x1
#dd ne PMIC_RG_LDO_VCN18_HWIBR0MO18_CON1
#define PMIC_RG_LDO_VCNO_efine PMIC_RG_LIBR0   	Mx1
#define PMIC_RG_LDOIBR0MOADDR      ine PMIC_DA_VCN18_OCF#9
#define PMIC_RG_        IBR0MOADDR                     0x1
#dd#ne PMIC_RG_LDO_VCN18_HWIBR0MOICC_RG_LDO_VCN33_2_HW11_       O_efine PMIC_RG_LIBR0   	Mx1
#define PMIC_RG_LDOIBR0MORG_LDO_VCN18_OC_TSEL_SHIFT     #9
#define PMIC_RG_        IBR0MORG_LDO_V                 0x1
#dd#efine PMIC_RG_LDO_VCN18IBR0MO_VCN18_HW0_OOP_MODE_SHIFT      O_efine PMIC_RG_LIBR0   	Mx1
#define PMIC_RG_LDOIBR0MO_RG_LDO_VCN18_OP_EN
#define PMI#9
#define PMIC_RG_        IBR0MO_RG_LDO_                 0x1
#dd##define PMIC_RG_LDO_VCNIBR0MO        9C_RG_LDO_VCN18_HW10_OPO_efine PMIC_RG_LIBR0   	Mx1
#define PMIC_RG_LDOIBR0MO    2CPFG_SADDR            RR  #9
#define PMIC_RG_        IBR0MO    2CPF                 0x1
#dd#efine PMIC_RG_LDO_VCN18IBR0MO_ADDR                   \
	MT63O_efine PMIC_RG_LIBR0   	Mx1
#define PMIC_RG_LDOIBR0MO       RR             3_2_SW_OP#9
#define PMIC_RG_        IBR0MO       R                 0x1
#dd#efine PMIC_RG_LDO_VCN18IBR0MO N
#define PMIC_DA_VCN18_OCFB_ENOefine PMIC_RG_LIBR0   	Mx1
#define PMIC_RG_LDOIBR0MO N
#defin59_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_HIBR0MO N
#definASK                     
_CFG_CLR_ADDR          IBR0MO__EN_SHIFT                   8
#Oefine PMIC_RG_LIBR0   	Mx1
#define PMIC_RG_LDOIBR0MO     \
	MT6359_LDO_VCN18_OP_EN
##define PMIC_RG_LDO_VCN18_IBR0MO     \
	MASK                     
fine PMIC_RG_LDO_VCN18_IBR0MO EN_SHIFT                   9
#dOefine PMIC_RG_LIBR0   	Mx1
#define PMIC_RG_LDOIBR0MO    \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_IBR0MO    \
	MTASK                     
efine PMIC_RG_LDO_VCN18IBR0MO EN_SHIFT                  10
#dOefine PMIC_RG_LIBR0   	Mx1
#define PMIC_RG_LDOIBR0MO    \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_IBR0MO    \
	MTASK                     
efine PMIC_RG_LDO_VCN18IBR0MO EN_SHIFT                  11
#dOefine PMIC_RG_LIBR0   	Mx1
#define PMIC_RG_LDOIBR0MO    \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_IBR0MO    \
	MTASK                     
ne PMIC_RG_LDO_VCN18_HWIBR01P_EN_SHIFT                  12
#dOefine PMIC_RG_LIBR0   	Mx1
#define PMIC_RG_LDOIBR0      \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_IBR0      \
	                 0x1
#ddddene PMIC_RG_LDO_VCN18_HWIBR0   	M9 FT                 13
#defdOefine PMIC_RG_LIBR0   	M9 FTe PMIC_RG_LDO_VCN18_HWIBR0   	M9 FT R             3_2_SW_OP#9
#LDO_VCN18_SW_OP_CFG_MASK  IBR0   	M9 FT                  0x1
####_CFG_CLR_ADDR          IBR0OHIFT                  14
#definedOefine PMIC_RG_LIBR0   	M9   G_CLR_ADDR            IBR0OHIFT     R             3_2_SW_OP#9
#LDO_VCN18_SW_OP_CFG_MASK  IBR0   	M9         0x1
#define PMIC_RG#_CFG_CLR_ADDR          IBR0MON
#deSHIFT                  6
#dOefine PMIC_RG_LIBR0   635LDO_VCN18_SW_OO_VCN18_IBR0MON
#deSHIF6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_IBR0MO_LDO_VCN1                   0x1##_CFG_CLR_ADDR          IBR0MO_EN_SSHIFT                  6
#dOefine PMIC_RG_LIBR0   635LDO_VCN18_SW_OO_VCN18_IBR0MO \
	MT6359_LDO_VCN18_OP_CFG
#de#9
#define PMIC_RG_        IBR0MO    \MT63                 0x1
#ddeefine PMIC_RG_        IBR0MO   \
SHIFT                  6
#dOefine PMIC_RG_LIBR0   635LDO_VCN18_SW_OO_VCN18_IBR0MO\
	MT6359_LDO_VCN18_OP_CFG
#def#9
#define PMIC_RG_        IBR0MO   \
MT63                 0x1
#ddefine PMIC_RG_LDO_VCN18IBR0MOEN_SHSHIFT                  6
#dOefine PMIC_RG_LIBR0   635LDO_VCN18_SW_OO_VCN18_IBR0MO\
	MT6359_LDO_VCN18_OP_CFG
#def#9
#define PMIC_RG_        IBR0MO   \
MT63                 0x1
#ddefine PMIC_RG_LDO_VCN18IBR0MOEN_SHSHIFT                  6
#dOefine PMIC_RG_LIBR0   635LDO_VCN18_SW_OO_VCN18_IBR0MO\
	MT6359_LDO_VCN18_OP_CFG
#def#9
#define PMIC_RG_        IBR0MO   \
MT63                 0x1
#ddne PMIC_RG_LDO_VCN18_HWIBR0MO18_COSHIFT                  6
#dOefine PMIC_RG_LIBR0   635LDO_VCN18_SW_OO_VCN18_IBR0MO   \
	MT6359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        IBR0MOADDR MT63                 0x1
#ddne PMIC_RG_LDO_VCN18_HWIBR0MOICC_RSHIFT                  6
#dOefine PMIC_RG_LIBR0   635LDO_VCN18_SW_OO_VCN18_IBR0MO   \
	MT6359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        IBR0MORG_LDMT63                 0x1
#ddefine PMIC_RG_LDO_VCN18IBR0MO_VCN1SHIFT                  6
#dOefine PMIC_RG_LIBR0   635LDO_VCN18_SW_OO_VCN18_IBR0MO   \
	MT6359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        IBR0MO_RG_LMT63                 0x1
#dd#define PMIC_RG_LDO_VCNIBR0MO     SHIFT                  6
#dOefine PMIC_RG_LIBR0   635LDO_VCN18_SW_OO_VCN18_IBR0MO   \
	MT6359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        IBR0MO    2MT63                 0x1
#ddefine PMIC_RG_LDO_VCN18IBR0MO_ADDRSHIFT                  6
#dOefine PMIC_RG_LIBR0   635LDO_VCN18_SW_OO_VCN18_IBR0MO   \
	MT6359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        IBR0MO     MT63                 0x1
#ddefine PMIC_RG_LDO_VCN18IBR0MO N
#deSHIFT                  6
#define PMIC_RG_LIBR0   635LDO_VCN18_SW_OO_VCN18_IBR0MO N
#deSHIF6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HIBR0MO N
#deSHIFASK                    
FG_CLR_ADDR            IBR0MO     \SHIFT                  6
#define PMIC_RG_LIBR0   635LDO_VCN18_SW_OO_VCN18_IBR0MO  \
	MT6359_LDO_VCN18_OP_CFG
#de#define PMIC_RG_LDO_VCN18_IBR0MO  \
	MT635ASK                    
fine PMIC_RG_LDO_VCN18_IBR0MO    \
SHIFT                  6
#define PMIC_RG_LIBR0   635LDO_VCN18_SW_OO_VCN18_IBR0MO \
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_IBR0MO \
	MT6359ASK                    
efine PMIC_RG_LDO_VCN18IBR0MO    \
SHIFT                  6
#define PMIC_RG_LIBR0   635LDO_VCN18_SW_OO_VCN18_IBR0MO \
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_IBR0MO \
	MT6359ASK                    
efine PMIC_RG_LDO_VCN18IBR0MO    \
SHIFT                  6
#define PMIC_RG_LIBR0   635LDO_VCN18_SW_OO_VCN18_IBR0MO \
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_IBR0MO \
	MT6359ASK                    
ne PMIC_RG_LDO_VCN18_HWIBR0      SHIFT                  6
#dOdefine PMIC_RG_LIBR0   635LDO_VCN18_SW_OO_VCN18_IBR0   \
	MT6359_LDO_VCN18_OP_CFG
#ded#define PMIC_RG_LDO_VCN18_IBR0      MT63                 0x1
#dddene PMIC_RG_LDO_VCN18_HWIBR0   6359 FT                 13
#deOdefine PMIC_RG_LIBR0   6359 FTe PMIC_RG_LDO_VCN18_HWIBR0   6359 FT 8_OP_CFG
#define PMIC_#9
#LDO_VCN18_SW_OP_CFG_MASK  IBR0   6359 FT                    0x1##_CFG_CLR_ADDR          IBR0OHIT                 14
#define POdefine PMIC_RG_LIBR0   6359   G_CLR_ADDR            IBR0OHIT       8_OP_CFG
#define PMIC_#9
#LDO_VCN18_SW_OP_CFG_MASK  IBR0   6359         0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_IO28SHIFT                        O_VCOdefine PMIC_RG_LIO28S_OP_CFG_CLR_ADDR          IO28SHIF           \
	MT6359_LDO_VA09LR
#define PMIC_RG_        IO28SHIF              E3S              _CFG_CLR_ADDR          IO28S_EN_SHIFT                       inefine PMIC_RG_LIO28S_OP_CFG_CLR_ADDR          IO28S              \
	MT6359_LDO_VA09LR
#define PMIC_RG_        IO28S   G_LDO_VCN18_HW10_OP_CFG_SHIFT  define PMIC_RG_        IO28S18_OP_CFG_CLR_SHIFT              iefine PMIC_RG_LIO28S_OPdefine PMIC_RG_        IO28S18_OP_MICE3S9_OC_MODE_ADDR    1888MON
#define PMIC_        IO28S18_OP_G_LDO_VCN18_HW10_OP_CFG_SHIF_CFG_CLR_ADDR          IO28S9_EN_SHIFT                       iefine PMIC_RG_LIO28S_OPdefine PMIC_RG_        IO28S               \
	MT6359_LDO_VA09L
#define PMIC_RG_        IO28S    ASK                          #efine PMIC_RG_LDO_VCN18IO28SCFG_SHIFT                        Oefine PMIC_RG_LIO28S_OPdefine PMIC_RG_        IO28S                 _OCFB_EN_ADDR    
#define PMIC_RG_        IO28S                      E3S         ne PMIC_RG_LDO_VCN18_HWIO28S  TC_MODE_SHIFT                  Oefine PMIC_RG_LIO28S_OPdefine PMIC_RG_        IO28S               \
	MT6359_LDO_VA099
#define PMIC_RG_        IO28S        18_DKefine PMIC_RG_LDO_VC#ne PMIC_RG_LDO_VCN18_HWIO28S   LP_SHIFT                      Oefine PMIC_RG_LIO28S_OPdefine PMIC_RG_        IO28S               \
	MT6359_LDO_VA09 
#define PMIC_RG_        IO28S        18_DKefine PMIC_RG_LDO_VC#efine PMIC_RG_LDO_VCN18IO28S_VCN18_HW10_OP_CFG_SADDR          efine PMIC_RG_LIO28S_OPdefine PMIC_RG_        IO28SN
#define PMICE3S9_OC_MODE_ADDR   MON
#define PMIC_        IO28SN
#define P                 0x1
##efine PMIC_RG_LDO_VCN18IO28S MTC_MODE_SHIFT                  Oefine PMIC_RG_LIO28S_OPdefine PMIC_RG_        IO28S               \
	MT6359_LDO_VA0991
#define PMIC_RG_LDO_VCNIO28S                         0x1
#dddde_CFG_CLR_ADDR          IO28S_OC_TSEL_SHIFT                   Oefine PMIC_RG_LIO28S_OPdefine PMIC_RG_        IO28SC             \
	MT6359_LDO_VA09_ 
#define PMIC_RG_        IO28SC          ASK                    
#define PMIC_RG_LDOIO28SA09_DUMMY_LOAD_SHIFT                 Oefine PMIC_RG_LIO28S   \
	MT6359_LDO_VCN1IO28SA09_DSHIFT                   15
#def  
#define PMIC_RG_    IO28SA09_DG_LDO_VCN18_HW10_OP_CFG_SHIFT    e PMIC_RG_LDO_VDA_VIO28SA0IC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCOefine PMIC_RG_LIO28S   \
	MT6359_LDO_VCN1IO28SA0CFG_SHIFT                   15
#def 
#define PMIC_RG_    IO28SA0CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT   define PMIC_RG_    IO28SA0SET_SHIFT                  0
#definOefine PMIC_RG_LIO28S   \
	MT6359_LDO_VCN1IO28SA0     \
	MT6359_LDO_VCN18_OP_CFG_CLR 
#define PMIC_RG_    IO28SA0                      0xFFFF
#definn0x1
#define PMIC_DAIO28S 09_DUMMY_LOAD_SHIFT                 Oefine PMIC_RG_LIO28S   \
	MT6359_LDO_VCN1IO28SVCN18_HW0_OP_EN_MASK   0x1
#define PM 
#define PMIC_RG_    IO28SVCN18SG_LDO_VCN18_ULP_SHIFT           N
#define PMIC_DA_VIO28SVCIC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCOefine PMIC_RG_LIO28S   \
	MT6359_LDO_VCN1IO28SVCCFG_SHIFT                   15
#def 
#define PMIC_RG_    IO28SVCCFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT   0x1
#define PMIC_DAIO28SCFG_SHIFT                        O_VCOefine PMIC_RG_LIO28S   \
	MT6359_LDO_VCN1IO28S                 _OCFB_EN_ADDR        
#define PMIC_RG_    IO28S                      E3S             #define PMIC_RG_LDOIO28S_VCN18_HW10_OP_CFG_SADDR          _VCOefine PMIC_RG_LIO28S   \
	MT6359_LDO_VCN1IO28SN
#define PMICE3S9_OC_MODE_ADDR    188MON
#define PMIC_DA_VIO28SN
#define P                 0x1
######efine PMIC_RG_LDO_VCN18IO28SMON
#define PMIC_DA_VCN18_OCFB_ENOefine PMIC_RG_LIO28S   	Mx1
#define PMIC_RG_LDOIO28SMON
#defin359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        IO28SMON
#defin     0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_IO28SMO_EN_SHIFT                   8
#Oefine PMIC_RG_LIO28S   	Mx1
#define PMIC_RG_LDOIO28SMO    \
	MT6359_LDO_VCN18_OP_EN
##define PMIC_RG_LDO_VCN18_IO28SMO    \
	M                 0x1
#ddeefine PMIC_RG_        IO28SMOEN_SHIFT                   9
#dOefine PMIC_RG_LIO28S   	Mx1
#define PMIC_RG_LDOIO28SMO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_IO28SMO   \
	MT                 0x1
#ddefine PMIC_RG_LDO_VCN18IO28SMOEN_SHIFT                  10
#dOefine PMIC_RG_LIO28S   	Mx1
#define PMIC_RG_LDOIO28SMO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_IO28SMO   \
	MT                 0x1
#ddefine PMIC_RG_LDO_VCN18IO28SMOEN_SHIFT                  11
#dOefine PMIC_RG_LIO28S   	Mx1
#define PMIC_RG_LDOIO28SMO   \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_IO28SMO   \
	MT                 0x1
#ddne PMIC_RG_LDO_VCN18_HWIO28SMO18_CON1
#define PMIC_RG_LDO_VCNOefine PMIC_RG_LIO28S   	Mx1
#define PMIC_RG_LDOIO28SMOADDR      ine PMIC_DA_VCN18_OCF#define PMIC_RG_LDO_VCN18_IO28SMOADDR                     0x1
#ddne PMIC_RG_LDO_VCN18_HWIO28SMOICC_RG_LDO_VCN33_2_HW11_       Oefine PMIC_RG_LIO28S   	Mx1
#define PMIC_RG_LDOIO28SMORG_LDO_VCN18_OC_TSEL_SHIFT     #define PMIC_RG_LDO_VCN18_IO28SMORG_LDO_V                 0x1
#ddefine PMIC_RG_LDO_VCN18IO28SMO_VCN18_HW0_OOP_MODE_SHIFT      Oefine PMIC_RG_LIO28S   	Mx1
#define PMIC_RG_LDOIO28SMO_RG_LDO_VCN18_OP_EN
#define PMI#define PMIC_RG_LDO_VCN18_IO28SMO_RG_LDO_                 0x1
#dd#define PMIC_RG_LDO_VCNIO28SMO        9C_RG_LDO_VCN18_HW10_OPOefine PMIC_RG_LIO28S   	Mx1
#define PMIC_RG_LDOIO28SMO    2CPFG_SADDR            RR  #define PMIC_RG_LDO_VCN18_IO28SMO    2CPF                 0x1
#ddefine PMIC_RG_LDO_VCN18IO28SMO_ADDR                   \
	MT63Oefine PMIC_RG_LIO28S   	Mx1
#define PMIC_RG_LDOIO28SMO       RR             3_2_SW_OP#define PMIC_RG_LDO_VCN18_IO28SMO       R                 0x1
#ddefine PMIC_RG_LDO_VCN18IO28SMO N
#define PMIC_DA_VCN18_OCFB_ENefine PMIC_RG_LIO28S   	Mx1
#define PMIC_RG_LDOIO28SMO N
#defin359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_IO28SMO N
#definASK                    
FG_CLR_ADDR            IO28SMO _EN_SHIFT                   8
#efine PMIC_RG_LIO28S   	Mx1
#define PMIC_RG_LDOIO28SMO     \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_IO28SMO     \
	MASK                    
fine PMIC_RG_LDO_VCN18_IO28SMO EN_SHIFT                   9
#define PMIC_RG_LIO28S   	Mx1
#define PMIC_RG_LDOIO28SMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HIO28SMO    \
	MTASK                    
efine PMIC_RG_LDO_VCN18IO28SMO EN_SHIFT                  10
#define PMIC_RG_LIO28S   	Mx1
#define PMIC_RG_LDOIO28SMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HIO28SMO    \
	MTASK                    
efine PMIC_RG_LDO_VCN18IO28SMO EN_SHIFT                  11
#define PMIC_RG_LIO28S   	Mx1
#define PMIC_RG_LDOIO28SMO    \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HIO28SMO    \
	MTASK                    
ne PMIC_RG_LDO_VCN18_HWIO28S1P_EN_SHIFT                  12
#define PMIC_RG_LIO28S   	Mx1
#define PMIC_RG_LDOIO28S      \
	MT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HIO28S      \
	                 0x1
#dddene PMIC_RG_LDO_VCN18_HWIO28S   	M9 FT                 13
#deOdefine PMIC_RG_LIO28S   	M9 FTe PMIC_RG_LDO_VCN18_HWIO28S   	M9 FT 8_OP_CFG
#define PMIC_#9
#LDO_VCN18_SW_OP_CFG_MASK  IO28S   	M9 FT      0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_IO28SOHIFT                  14
#definedefine PMIC_RG_LIO28S   	M9   G_CLR_ADDR            IO28SOHIFT     8_OP_CFG
#define PMIC_#9
#LDO_VCN18_SW_OP_CFG_MASK  IO28S   	M9         0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_IO28SMON
#deSHIFT                  6
#define PMIC_RG_LIO28S   635LDO_VCN18_SW_OO_VCN18_IO28SMON
#deSHIF6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HIO28SMON
#deSHIFASK                    _LDO_VCN18_SW_OO_VCN18_IO28SMO_EN_SSHIFT                  6
#define PMIC_RG_LIO28S   635LDO_VCN18_SW_OO_VCN18_IO28SMO \
	MT6359_LDO_VCN18_OP_CFG
#de#define PMIC_RG_LDO_VCN18_IO28SMO \
	MT635                 0x1
#deine PMIC_RG_LDO_VCN18_IO28SMO   \
SHIFT                  6
#define PMIC_RG_LIO28S   635LDO_VCN18_SW_OO_VCN18_IO28SMO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_IO28SMO\
	MT6359                 0x1
#define PMIC_RG_LDO_VCN18IO28SMO   \
SHIFT                  6
#define PMIC_RG_LIO28S   635LDO_VCN18_SW_OO_VCN18_IO28SMO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_IO28SMO\
	MT6359                 0x1
#define PMIC_RG_LDO_VCN18IO28SMO   \
SHIFT                  6
#define PMIC_RG_LIO28S   635LDO_VCN18_SW_OO_VCN18_IO28SMO\
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_IO28SMO\
	MT6359                 0x1
#dne PMIC_RG_LDO_VCN18_HWIO28SMOADDR SHIFT                  6
#define PMIC_RG_LIO28S   635LDO_VCN18_SW_OO_VCN18_IO28SMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_IO28SMOADDR 6359                 0x1
#dne PMIC_RG_LDO_VCN18_HWIO28SMOICC_RSHIFT                  6
#define PMIC_RG_LIO28S   635LDO_VCN18_SW_OO_VCN18_IO28SMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_IO28SMORG_LD6359                 0x1
#define PMIC_RG_LDO_VCN18IO28SMO_VCN1SHIFT                  6
#define PMIC_RG_LIO28S   635LDO_VCN18_SW_OO_VCN18_IO28SMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_IO28SMO_RG_L6359                 0x1
#d#define PMIC_RG_LDO_VCNIO28SMO     SHIFT                  6
#define PMIC_RG_LIO28S   635LDO_VCN18_SW_OO_VCN18_IO28SMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_IO28SMO    26359                 0x1
#define PMIC_RG_LDO_VCN18IO28SMO_ADDRSHIFT                  6
#define PMIC_RG_LIO28S   635LDO_VCN18_SW_OO_VCN18_IO28SMO   \
	MT6359_LDO_VCN18_OP_CFG
##define PMIC_RG_LDO_VCN18_IO28SMO     6359                 0x1
#define PMIC_RG_LDO_VCN18IO28SMO N
#deSHIFT                  6
#efine PMIC_RG_LIO28S   635LDO_VCN18_SW_OO_VCN18_IO28SMO N
#deSHIF6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_IO28SMO N
#deSHIF  0x1
#define PMIC_RG_e_CFG_CLR_ADDR          IO28SMO     \SHIFT                  6
#efine PMIC_RG_LIO28S   635LDO_VCN18_SW_OO_VCN18_IO28SMO  \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HWIO28SMO  \
	MT635                 0x1
#fine PMIC_RG_LDO_VCN18_HIO28SMO    \
SHIFT                  6
#efine PMIC_RG_LIO28S   635LDO_VCN18_SW_OO_VCN18_IO28SMO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1IO28SMO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWIO28SMO    \
SHIFT                  6
#efine PMIC_RG_LIO28S   635LDO_VCN18_SW_OO_VCN18_IO28SMO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1IO28SMO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWIO28SMO    \
SHIFT                  6
#efine PMIC_RG_LIO28S   635LDO_VCN18_SW_OO_VCN18_IO28SMO \
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_LDO_VCN18_HW1IO28SMO \
	MT6359                 0x1
#ine PMIC_RG_LDO_VCN18_HWIO28S      SHIFT                  6
#dOefine PMIC_RG_LIO28S   635LDO_VCN18_SW_OO_VCN18_IO28S   \
	MT6359_LDO_VCN18_OP_CFG
#dedefine PMIC_RG_LDO_VCN18_HIO28S      MT63                 0x1
#ddene PMIC_RG_LDO_VCN18_HWIO28S   6359 FT                 13
#deOefine PMIC_RG_LIO28S   6359 FTe PMIC_RG_LDO_VCN18_HWIO28S   6359 FT 8_OP_CFG
#define PMIC_#
#LDO_VCN18_SW_OP_CFG_MASK  IO28S   6359 FT                    0x1#_LDO_VCN18_SW_OO_VCN18_IO28SOHIT                 14
#define POefine PMIC_RG_LIO28S   6359   G_CLR_ADDR            IO28SOHIT       8_OP_CFG
#define PMIC_#
#LDO_VCN18_SW_OP_CFG_MASK  IO28S   6359      0x1
#define PMIC_RG_LDO_VCN13_SW_OP_ASK GNR4_ANA_IP_CFG_CLR_SHIFT              inPOefine PMIC_RG_GNR4_DSN_IPO_VCN13_SW_OP_ASK GNR4_ANA_IP_           \
	MT6359_LDO_VA09LR
#O_VCN18_SW_OP_CFASK GNR4_ANA_IP_              E3S              _CFG_CLR_ADDR  _RG_GNR4_DIG_IP_CFG_CLR_SHIFT              inPOefine PMIC_RG_GNR4_DSN_IPO_VCN13_SW_OP_ASK GNR4_DIG_IP_           \
	MT6359_LDO_VA09LR
#O_VCN18_SW_OP_CFASK GNR4_DIG_IP_              E3S              8VCN18_SW_OP_CFASK GNR4_ANA_MINOR_REVFT                  6
#dOefine PMIC_RG_GNR4_DSN_REVDO_VCN13_SW_OP_ASK GNR4_ANA_MINOR_REVF8_OP_CFG
#define PMIC_#9
#LO_VCN13_SW_OP_ASK GNR4_ANA_MINOR_REVF     0x1
#define PMIC_RG_LDO_VCN18_SW_OASK GNR4_ANA_MAJOR_REVFT                  6
#dOefine PMIC_RG_GNR4_DSN_REVDO_VCN13_SW_OP_ASK GNR4_ANA_MAJOR_REVF8_OP_CFG
#define PMIC_#9
#LO_VCN13_SW_OP_ASK GNR4_ANA_MAJOR_REVF                 0x1
#ddne PMIC_RG_LDO_ASK GNR4_DIG_MINOR_REVFT                  6
#dOefine PMIC_RG_GNR4_DSN_REVDO_VCN13_SW_OP_ASK GNR4_DIG_MINOR_REVF8_OP_CFG
#define PMIC_#9
#LO_VCN13_SW_OP_ASK GNR4_DIG_MINOR_REVF                 0x1
#ddefine PMIC_RG_LASK GNR4_DIG_MAJOR_REVFT                  6
#dOefine PMIC_RG_GNR4_DSN_REVDO_VCN13_SW_OP_ASK GNR4_DIG_MAJOR_REVF8_OP_CFG
#define PMIC_#9
#LO_VCN13_SW_OP_ASK GNR4_DIG_MAJOR_REVF                 0x1
#ddine PMIC_RG_LDO__RG_GNR4_DSN_CBSFT                        O_VCOefine PMIC_RG_GNR4_DSN_DBIe PMIC_RG_LDO__RG_GNR4_DSN_CBSF         _OCFB_EN_ADDR        
#3e PMIC_RG_LDO__RG_GNR4_DSN_CBSF              E3S             DO_VCN13_SW_OP_ASK GNR4_DSN_BIXFT                        O_VCOefine PMIC_RG_GNR4_DSN_DBIe PMIC_RG_LDO__RG_GNR4_DSN_BIXF         _OCFB_EN_ADDR        
#3e PMIC_RG_LDO__RG_GNR4_DSN_BIXFASK                          #efine PMIC_RG_L_RG_GNR4_DSN_ESEN_SHIFT                       iefine PMIC_RG_GNR4_DSN_DBIe PMIC_RG_LDO__RG_GNR4_DSN_ESEN         _OCFB_EN_ADDR        
#O_VCN18_SW_OP_CFASK GNR4_DSN_ESENASK                          #efine PMIC_RG_LASK GNR4_DSN_FPIN_SHIFT                       iefine PMIC_RG_GNR4_DSN_DXIe PMIC_RG_LDO__RG_GNR4_DSN_FPIN         _OCFB_EN_ADDR        
#O_VCN18_SW_OP_CFASK GNR4_DSN_FPIN              E3S             DO_VCN13_SW_OP_G_MASK  M18SHIFT                        O_VCOdOefine PMIC_RG_LM18S_OP_CFG_CLR_ADDR          M18SHIF  \
	MT6359_LDO_VCN18_OP_CFG_CLR
#define PMIC_RG_        M18SHIFG_LDO_VCN18_HW10_OP_CFG_SHIFT   e PMIC_RG_LDO_V        M18SSET_SHIFT                  0
#definefine PMIC_RG_LM18S_OP_CFG_CLR_ADDR          M18S     \
	MT6359_LDO_VCN18_OP_CFG_CLR
#define PMIC_RG_        M18S   G_LDO_VCN18_HW10_OP_CFG_SHIFT   N
#define PMIC_        M18S18_OP_CFG_CLR_SHIFT              inefine PMIC_RG_LM18S_OPN
#define PMIC_        M18S18_OP_         _OCFB_EN_ADDR       
#ne PMIC_RG_LDO_VCN18_HWM18S18_OP_G_LDO_VCN18_HW10_OP_CFG_SHIFT_CFG_CLR_ADDR          M18S9_EN_SHIFT                       inefine PMIC_RG_LM18S_OPN
#define PMIC_        M18S               \
	MT6359_LDO_VA09LR
#define PMIC_RG_        M18S    ASK                          ##efine PMIC_RG_LDO_VCN18M18SCFG_SHIFT                        O_efine PMIC_RG_LM18S_OPN
#define PMIC_        M18S                 _OCFB_EN_ADDR     
#define PMIC_RG_        M18S                      E3S          ne PMIC_RG_LDO_VCN18_HWM18S  TC_MODE_SHIFT                  O_efine PMIC_RG_LM18S_OPN
#define PMIC_        M18S               \
	MT6359_LDO_VA099 
#define PMIC_RG_        M18S        18_DKefine PMIC_RG_LDO_VC##ne PMIC_RG_LDO_VCN18_HWM18S   LP_SHIFT                      O_efine PMIC_RG_LM18S_OPN
#define PMIC_        M18S               \
	MT6359_LDO_VA09  
#define PMIC_RG_        M18S                         0x1
######efine PMIC_RG_LDO_VCN18M18S_VCN18_HW10_OP_CFG_SADDR          _efine PMIC_RG_LM18S_OPN
#define PMIC_        M18SN
#define PMICE3S9_OC_MODE_ADDR    
#ne PMIC_RG_LDO_VCN18_HWM18SN
#define P                 0x1
#ddefine PMIC_RG_LDO_VCN18M18S MTC_MODE_SHIFT                  O_efine PMIC_RG_LM18S_OPN
#define PMIC_        M18S               \
	MT6359_LDO_VA09991
#define PMIC_RG_LDO_VCNM18S        18_DKefine PMIC_RG_LDO_VC##e_CFG_CLR_ADDR          M18S_OC_TSEL_SHIFT                   O_efine PMIC_RG_LM18S_OPN
#define PMIC_        M18SC             \
	MT6359_LDO_VA09_  
#define PMIC_RG_        M18SC          ASK                     
#define PMIC_RG_LDOM18SA09_DUMMY_LOAD_SHIFT                 O_efine PMIC_RG_LM18S   \
	MT6359_LDO_VCN1M18SA09_D_HW0_OP_EN_MASK   0x1
#define PM  
#define PMIC_RG_    M18SA09_DSG_LDO_VCN18_ULP_SHIFT            e PMIC_RG_LDO_VDA_VM18SA0IC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCO_efine PMIC_RG_LM18S   \
	MT6359_LDO_VCN1M18SA0CFG_SHIFT                   15
#def  
#define PMIC_RG_    M18SA0CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT    define PMIC_RG_    M18SA0SET_SHIFT                  0
#definO_efine PMIC_RG_LM18S   \
	MT6359_LDO_VCN1M18SA0     \
	MT6359_LDO_VCN18_OP_CFG_CLR  
#define PMIC_RG_    M18SA0                      0xFFFF
#definnn0x1
#define PMIC_DAM18S 09_DUMMY_LOAD_SHIFT                 O_efine PMIC_RG_LM18S   \
	MT6359_LDO_VCN1M18SVCN18_HW0_OP_EN_MASK   0x1
#define PM  
#define PMIC_RG_    M18SVCN18SG_LDO_VCN18_ULP_SHIFT            N
#define PMIC_DA_VM18SVCIC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCO_efine PMIC_RG_LM18S   \
	MT6359_LDO_VCN1M18SVCCFG_SHIFT                   15
#def  
#define PMIC_RG_    M18SVCCFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT    0x1
#define PMIC_DAM18SCFG_SHIFT                        O_VCO_efine PMIC_RG_LM18S   \
	MT6359_LDO_VCN1M18S                 _OCFB_EN_ADDR         
#define PMIC_RG_    M18S                      E3S              #define PMIC_RG_LDOM18S_VCN18_HW10_OP_CFG_SADDR          _VCO_efine PMIC_RG_LM18S   \
	MT6359_LDO_VCN1M18SN
#define PMICE3S9_OC_MODE_ADDR    1888MON
#define PMIC_DA_VM18SN
#define P                 0x1
#ddddddefine PMIC_RG_LDO_VCN18M18SMON
#define PMIC_DA_VCN18_OCFB_ENO_efine PMIC_RG_LM18S   	Mx1
#define PMIC_RG_LDOM18SMON
#definMT6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HM18SMON
#defin     0x1
#define PMIC_RG#_CFG_CLR_ADDR          M18SMO_EN_SHIFT                   8
#O_efine PMIC_RG_LM18S   	Mx1
#define PMIC_RG_LDOM18SMO    \
	MT6359_LDO_VCN18_OP_EN
##9
#define PMIC_RG_        M18SMO    \
	M                 0x1
#dd N
#define PMIC_        M18SMOEN_SHIFT                   9
#dO_efine PMIC_RG_LM18S   	Mx1
#define PMIC_RG_LDOM18SMO   \
	MT6359_LDO_VCN18_OP_EN
#d#9
#define PMIC_RG_        M18SMO   \
	MT                 0x1
#dd#efine PMIC_RG_LDO_VCN18M18SMOEN_SHIFT                  10
#dO_efine PMIC_RG_LM18S   	Mx1
#define PMIC_RG_LDOM18SMO   \
	MT6359_LDO_VCN18_OP_EN
#d#9
#define PMIC_RG_        M18SMO   \
	MT                 0x1
#dd#efine PMIC_RG_LDO_VCN18M18SMOEN_SHIFT                  11
#dO_efine PMIC_RG_LM18S   	Mx1
#define PMIC_RG_LDOM18SMO   \
	MT6359_LDO_VCN18_OP_EN
#d#9
#define PMIC_RG_        M18SMO   \
	MT                 0x1
#dd ne PMIC_RG_LDO_VCN18_HWM18SMO18_CON1
#define PMIC_RG_LDO_VCNO_efine PMIC_RG_LM18S   	Mx1
#define PMIC_RG_LDOM18SMOADDR      ine PMIC_DA_VCN18_OCF#9
#define PMIC_RG_        M18SMOADDR                     0x1
#dd#ne PMIC_RG_LDO_VCN18_HWM18SMOICC_RG_LDO_VCN33_2_HW11_       O_efine PMIC_RG_LM18S   	Mx1
#define PMIC_RG_LDOM18SMORG_LDO_VCN18_OC_TSEL_SHIFT     #9
#define PMIC_RG_        M18SMORG_LDO_V                 0x1
#dd#efine PMIC_RG_LDO_VCN18M18SMO_VCN18_HW0_OOP_MODE_SHIFT      O_efine PMIC_RG_LM18S   	Mx1
#define PMIC_RG_LDOM18SMO_RG_LDO_VCN18_OP_EN
#define PMI#9
#define PMIC_RG_        M18SMO_RG_LDO_                 0x1
#dd##define PMIC_RG_LDO_VCNM18SMO        9C_RG_LDO_VCN18_HW10_OPO_efine PMIC_RG_LM18S   	Mx1
#define PMIC_RG_LDOM18SMO    2CPFG_SADDR            RR  #9
#define PMIC_RG_        M18SMO    2CPF                 0x1
#dd#efine PMIC_RG_LDO_VCN18M18SMO_ADDR                   \
	MT63O_efine PMIC_RG_LM18S   	Mx1
#define PMIC_RG_LDOM18SMO       RR             3_2_SW_OP#9
#define PMIC_RG_        M18SMO       R                 0x1
#dd#efine PMIC_RG_LDO_VCN18M18SMO N
#define PMIC_DA_VCN18_OCFB_ENOefine PMIC_RG_LM18S   	Mx1
#define PMIC_RG_LDOM18SMO N
#defin359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        M18SMO N
#definASK                     
_CFG_CLR_ADDR          M18SMO _EN_SHIFT                   8
#Oefine PMIC_RG_LM18S   	Mx1
#define PMIC_RG_LDOM18SMO     \
	MT6359_LDO_VCN18_OP_EN
##define PMIC_RG_LDO_VCN18_M18SMO     \
	MASK                     
fine PMIC_RG_LDO_VCN18_M18SMO EN_SHIFT                   9
#dOefine PMIC_RG_LM18S   	Mx1
#define PMIC_RG_LDOM18SMO    \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_M18SMO    \
	MTASK                     
efine PMIC_RG_LDO_VCN18M18SMO EN_SHIFT                  10
#dOefine PMIC_RG_LM18S   	Mx1
#define PMIC_RG_LDOM18SMO    \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_M18SMO    \
	MTASK                     
efine PMIC_RG_LDO_VCN18M18SMO EN_SHIFT                  11
#dOefine PMIC_RG_LM18S   	Mx1
#define PMIC_RG_LDOM18SMO    \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_M18SMO    \
	MTASK                     
ne PMIC_RG_LDO_VCN18_HWM18S1P_EN_SHIFT                  12
#dOefine PMIC_RG_LM18S   	Mx1
#define PMIC_RG_LDOM18S      \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_M18S      \
	                 0x1
#ddddene PMIC_RG_LDO_VCN18_HWM18S   	M9 FT                 13
#defdOefine PMIC_RG_LM18S   	M9 FTe PMIC_RG_LDO_VCN18_HWM18S   	M9 FT R             3_2_SW_OP#9
#LDO_VCN18_SW_OP_CFG_MASK  M18S   	M9 FT      0x1
#define PMIC_RG#_CFG_CLR_ADDR          M18SOHIFT                  14
#definedOefine PMIC_RG_LM18S   	M9   G_CLR_ADDR            M18SOHIFT     R             3_2_SW_OP#9
#LDO_VCN18_SW_OP_CFG_MASK  M18S   	M9         0x1
#define PMIC_RG#_CFG_CLR_ADDR          M18SMON
#deSHIFT                  6
#dOefine PMIC_RG_LM18S   635LDO_VCN18_SW_OO_VCN18_M18SMON
#deSHIF6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_M18SMO_LDO_VCN1                   0x1##_CFG_CLR_ADDR          M18SMO    \SHIFT                  6
#dOefine PMIC_RG_LM18S   635LDO_VCN18_SW_OO_VCN18_M18SMO \
	MT6359_LDO_VCN18_OP_CFG
#de#9
#define PMIC_RG_        M18SMO \
	MT635                 0x1
#ddeefine PMIC_RG_        M18SMO   \
SHIFT                  6
#dOefine PMIC_RG_LM18S   635LDO_VCN18_SW_OO_VCN18_M18SMO\
	MT6359_LDO_VCN18_OP_CFG
#def#9
#define PMIC_RG_        M18SMO\
	MT6359                 0x1
#ddefine PMIC_RG_LDO_VCN18M18SMO   \
SHIFT                  6
#dOefine PMIC_RG_LM18S   635LDO_VCN18_SW_OO_VCN18_M18SMO\
	MT6359_LDO_VCN18_OP_CFG
#def#9
#define PMIC_RG_        M18SMO\
	MT6359                 0x1
#ddefine PMIC_RG_LDO_VCN18M18SMO   \
SHIFT                  6
#dOefine PMIC_RG_LM18S   635LDO_VCN18_SW_OO_VCN18_M18SMO\
	MT6359_LDO_VCN18_OP_CFG
#def#9
#define PMIC_RG_        M18SMO\
	MT6359                 0x1
#ddne PMIC_RG_LDO_VCN18_HWM18SMOADDR SHIFT                  6
#dOefine PMIC_RG_LM18S   635LDO_VCN18_SW_OO_VCN18_M18SMO   \
	MT6359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        M18SMO   \
	MT6                 0x1
#ddne PMIC_RG_LDO_VCN18_HWM18SMORG_LDSHIFT                  6
#dOefine PMIC_RG_LM18S   635LDO_VCN18_SW_OO_VCN18_M18SMO   \
	MT6359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        M18SMO   \
	MT6                 0x1
#ddefine PMIC_RG_LDO_VCN18M18SMO_RG_LSHIFT                  6
#dOefine PMIC_RG_LM18S   635LDO_VCN18_SW_OO_VCN18_M18SMO   \
	MT6359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        M18SMO   \
	MT6                 0x1
#dd#define PMIC_RG_LDO_VCNM18SMO    2SHIFT                  6
#dOefine PMIC_RG_LM18S   635LDO_VCN18_SW_OO_VCN18_M18SMO   \
	MT6359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        M18SMO   \
	MT6                 0x1
#ddefine PMIC_RG_LDO_VCN18M18SMO_ADDRSHIFT                  6
#dOefine PMIC_RG_LM18S   635LDO_VCN18_SW_OO_VCN18_M18SMO   \
	MT6359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        M18SMO   \
	MT6                 0x1
#ddefine PMIC_RG_LDO_VCN18M18SMO N
#deSHIFT                  6
#define PMIC_RG_LM18S   635LDO_VCN18_SW_OO_VCN18_M18SMO N
#deSHIF6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HM18SMO N
#deSHIFASK                    
FG_CLR_ADDR            M18SMO     \SHIFT                  6
#define PMIC_RG_LM18S   635LDO_VCN18_SW_OO_VCN18_M18SMO  \
	MT6359_LDO_VCN18_OP_CFG
#de#define PMIC_RG_LDO_VCN18_M18SMO  \
	MT635ASK                    
fine PMIC_RG_LDO_VCN18_M18SMO    \
SHIFT                  6
#define PMIC_RG_LM18S   635LDO_VCN18_SW_OO_VCN18_M18SMO \
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_M18SMO \
	MT6359ASK                    
efine PMIC_RG_LDO_VCN18M18SMO    \
SHIFT                  6
#define PMIC_RG_LM18S   635LDO_VCN18_SW_OO_VCN18_M18SMO \
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_M18SMO \
	MT6359ASK                    
efine PMIC_RG_LDO_VCN18M18SMO    \
SHIFT                  6
#define PMIC_RG_LM18S   635LDO_VCN18_SW_OO_VCN18_M18SMO \
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_M18SMO \
	MT6359ASK                    
ne PMIC_RG_LDO_VCN18_HWM18S      SHIFT                  6
#dOdefine PMIC_RG_LM18S   635LDO_VCN18_SW_OO_VCN18_M18S   \
	MT6359_LDO_VCN18_OP_CFG
#ded#define PMIC_RG_LDO_VCN18_M18S   \
	MT63                 0x1
#dddene PMIC_RG_LDO_VCN18_HWM18S   6359 FT                 13
#deOdefine PMIC_RG_LM18S   6359 FTe PMIC_RG_LDO_VCN18_HWM18S   6359 FT 8_OP_CFG
#define PMIC_#9
#LDO_VCN18_SW_OP_CFG_MASK  M18S   6359 FT                    0x1##_CFG_CLR_ADDR          M18SOHIT                 14
#define POdefine PMIC_RG_LM18S   6359   G_CLR_ADDR            M18SOHIT       8_OP_CFG
#define PMIC_#9
#LDO_VCN18_SW_OP_CFG_MASK  M18S   6359         0x1
#define PMIC_RG_LDO_VCN18_SW_OO_VCN18_UFSSHIFT                        O_VCOdOefine PMIC_RG_LUFSS_OP_CFG_CLR_ADDR          UFSSHIF  \
	MT6359_LDO_VCN18_OP_CFG_CLR
#define PMIC_RG_        UFSSHIFG_LDO_VCN18_HW10_OP_CFG_SHIFT   e PMIC_RG_LDO_V        UFSSSET_SHIFT                  0
#definefine PMIC_RG_LUFSS_OP_CFG_CLR_ADDR          UFSS     \
	MT6359_LDO_VCN18_OP_CFG_CLR
#define PMIC_RG_        UFSS   G_LDO_VCN18_HW10_OP_CFG_SHIFT   N
#define PMIC_        UFSS18_OP_CFG_CLR_SHIFT              inefine PMIC_RG_LUFSS_OPN
#define PMIC_        UFSS18_OP_         _OCFB_EN_ADDR       
#ne PMIC_RG_LDO_VCN18_HWUFSS18_OP_G_LDO_VCN18_HW10_OP_CFG_SHIFT_CFG_CLR_ADDR          UFSS9_EN_SHIFT                       inefine PMIC_RG_LUFSS_OPN
#define PMIC_        UFSS               \
	MT6359_LDO_VA09LR
#define PMIC_RG_        UFSS    ASK                          ##efine PMIC_RG_LDO_VCN18UFSSCFG_SHIFT                        O_efine PMIC_RG_LUFSS_OPN
#define PMIC_        UFSS                 _OCFB_EN_ADDR     
#define PMIC_RG_        UFSS                      E3S          ne PMIC_RG_LDO_VCN18_HWUFSS  TC_MODE_SHIFT                  O_efine PMIC_RG_LUFSS_OPN
#define PMIC_        UFSS               \
	MT6359_LDO_VA099 
#define PMIC_RG_        UFSS        18_DKefine PMIC_RG_LDO_VC##ne PMIC_RG_LDO_VCN18_HWUFSS   LP_SHIFT                      O_efine PMIC_RG_LUFSS_OPN
#define PMIC_        UFSS               \
	MT6359_LDO_VA09  
#define PMIC_RG_        UFSS                         0x1
######efine PMIC_RG_LDO_VCN18UFSS_VCN18_HW10_OP_CFG_SADDR          _efine PMIC_RG_LUFSS_OPN
#define PMIC_        UFSSN
#define PMICE3S9_OC_MODE_ADDR    
#ne PMIC_RG_LDO_VCN18_HWUFSSN
#define P                 0x1
#ddefine PMIC_RG_LDO_VCN18UFSS MTC_MODE_SHIFT                  O_efine PMIC_RG_LUFSS_OPN
#define PMIC_        UFSS               \
	MT6359_LDO_VA09991
#define PMIC_RG_LDO_VCNUFSS        18_DKefine PMIC_RG_LDO_VC##e_CFG_CLR_ADDR          UFSS_OC_TSEL_SHIFT                   O_efine PMIC_RG_LUFSS_OPN
#define PMIC_        UFSSC             \
	MT6359_LDO_VA09_  
#define PMIC_RG_        UFSSC          ASK                     
#define PMIC_RG_LDOUFSSA09_DUMMY_LOAD_SHIFT                 O_efine PMIC_RG_LUFSS   \
	MT6359_LDO_VCN1UFSSA09_D_HW0_OP_EN_MASK   0x1
#define PM  
#define PMIC_RG_    UFSSA09_DSG_LDO_VCN18_ULP_SHIFT            e PMIC_RG_LDO_VDA_VUFSSA0IC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCO_efine PMIC_RG_LUFSS   \
	MT6359_LDO_VCN1UFSSA0CFG_SHIFT                   15
#def  
#define PMIC_RG_    UFSSA0CFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT    define PMIC_RG_    UFSSA0SET_SHIFT                  0
#definO_efine PMIC_RG_LUFSS   \
	MT6359_LDO_VCN1UFSSA0     \
	MT6359_LDO_VCN18_OP_CFG_CLR  
#define PMIC_RG_    UFSSA0                      0xFFFF
#definnn0x1
#define PMIC_DAUFSS 09_DUMMY_LOAD_SHIFT                 O_efine PMIC_RG_LUFSS   \
	MT6359_LDO_VCN1UFSSVCN18_HW0_OP_EN_MASK   0x1
#define PM  
#define PMIC_RG_    UFSSVCN18SG_LDO_VCN18_ULP_SHIFT            N
#define PMIC_DA_VUFSSVCIC_RG_LDO_VCN18_OCFB_EN_C_RG_LDO_VCO_efine PMIC_RG_LUFSS   \
	MT6359_LDO_VCN1UFSSVCCFG_SHIFT                   15
#def  
#define PMIC_RG_    UFSSVCCFG_G_LDO_VCN18_HW10_OP_CFG_SHIFT    0x1
#define PMIC_DAUFSSCFG_SHIFT                        O_VCO_efine PMIC_RG_LUFSS   \
	MT6359_LDO_VCN1UFSS                 _OCFB_EN_ADDR         
#define PMIC_RG_    UFSS                      E3S              #define PMIC_RG_LDOUFSS_VCN18_HW10_OP_CFG_SADDR          _VCO_efine PMIC_RG_LUFSS   \
	MT6359_LDO_VCN1UFSSN
#define PMICE3S9_OC_MODE_ADDR    1888MON
#define PMIC_DA_VUFSSN
#define P                 0x1
#ddddddefine PMIC_RG_LDO_VCN18UFSSMON
#define PMIC_DA_VCN18_OCFB_ENO_efine PMIC_RG_LUFSS   	Mx1
#define PMIC_RG_LDOUFSSMON
#defin59_LDO_VCN18_OP_CFG
#ded#define PMIC_RG_LDO_VCN18_UFSSMON
#defin     0x1
#define PMIC_RG#_CFG_CLR_ADDR          UFSSMO_EN_SHIFT                   8
#O_efine PMIC_RG_LUFSS   	Mx1
#define PMIC_RG_LDOUFSSMO    \
	MT6359_LDO_VCN18_OP_EN
##9
#define PMIC_RG_        UFSSMO    \
	M                 0x1
#dd N
#define PMIC_        UFSSMOEN_SHIFT                   9
#dO_efine PMIC_RG_LUFSS   	Mx1
#define PMIC_RG_LDOUFSSMO   \
	MT6359_LDO_VCN18_OP_EN
#d#9
#define PMIC_RG_        UFSSMO   \
	MT                 0x1
#dd#efine PMIC_RG_LDO_VCN18UFSSMOEN_SHIFT                  10
#dO_efine PMIC_RG_LUFSS   	Mx1
#define PMIC_RG_LDOUFSSMO   \
	MT6359_LDO_VCN18_OP_EN
#d#9
#define PMIC_RG_        UFSSMO   \
	MT                 0x1
#dd#efine PMIC_RG_LDO_VCN18UFSSMOEN_SHIFT                  11
#dO_efine PMIC_RG_LUFSS   	Mx1
#define PMIC_RG_LDOUFSSMO   \
	MT6359_LDO_VCN18_OP_EN
#d#9
#define PMIC_RG_        UFSSMO   \
	MT                 0x1
#dd ne PMIC_RG_LDO_VCN18_HWUFSSMO18_CON1
#define PMIC_RG_LDO_VCNO_efine PMIC_RG_LUFSS   	Mx1
#define PMIC_RG_LDOUFSSMOADDR      ine PMIC_DA_VCN18_OCF#9
#define PMIC_RG_        UFSSMOADDR                     0x1
#dd#ne PMIC_RG_LDO_VCN18_HWUFSSMOICC_RG_LDO_VCN33_2_HW11_       O_efine PMIC_RG_LUFSS   	Mx1
#define PMIC_RG_LDOUFSSMORG_LDO_VCN18_OC_TSEL_SHIFT     #9
#define PMIC_RG_        UFSSMORG_LDO_V                 0x1
#dd#efine PMIC_RG_LDO_VCN18UFSSMO_VCN18_HW0_OOP_MODE_SHIFT      O_efine PMIC_RG_LUFSS   	Mx1
#define PMIC_RG_LDOUFSSMO_RG_LDO_VCN18_OP_EN
#define PMI#9
#define PMIC_RG_        UFSSMO_RG_LDO_                 0x1
#dd##define PMIC_RG_LDO_VCNUFSSMO        9C_RG_LDO_VCN18_HW10_OPO_efine PMIC_RG_LUFSS   	Mx1
#define PMIC_RG_LDOUFSSMO    2CPFG_SADDR            RR  #9
#define PMIC_RG_        UFSSMO    2CPF                 0x1
#dd#efine PMIC_RG_LDO_VCN18UFSSMO_ADDR                   \
	MT63O_efine PMIC_RG_LUFSS   	Mx1
#define PMIC_RG_LDOUFSSMO       RR             3_2_SW_OP#9
#define PMIC_RG_        UFSSMO       R                 0x1
#dd#efine PMIC_RG_LDO_VCN18UFSSMO N
#define PMIC_DA_VCN18_OCFB_ENOefine PMIC_RG_LUFSS   	Mx1
#define PMIC_RG_LDOUFSSMO N
#defin359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        UFSSMO N
#definASK                     
_CFG_CLR_ADDR          UFSSMO _EN_SHIFT                   8
#Oefine PMIC_RG_LUFSS   	Mx1
#define PMIC_RG_LDOUFSSMO     \
	MT6359_LDO_VCN18_OP_EN
##define PMIC_RG_LDO_VCN18_UFSSMO     \
	MASK                     
fine PMIC_RG_LDO_VCN18_UFSSMO EN_SHIFT                   9
#dOefine PMIC_RG_LUFSS   	Mx1
#define PMIC_RG_LDOUFSSMO    \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_UFSSMO    \
	MTASK                     
efine PMIC_RG_LDO_VCN18UFSSMO EN_SHIFT                  10
#dOefine PMIC_RG_LUFSS   	Mx1
#define PMIC_RG_LDOUFSSMO    \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_UFSSMO    \
	MTASK                     
efine PMIC_RG_LDO_VCN18UFSSMO EN_SHIFT                  11
#dOefine PMIC_RG_LUFSS   	Mx1
#define PMIC_RG_LDOUFSSMO    \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_UFSSMO    \
	MTASK                     
ne PMIC_RG_LDO_VCN18_HWUFSS1P_EN_SHIFT                  12
#dOefine PMIC_RG_LUFSS   	Mx1
#define PMIC_RG_LDOUFSS      \
	MT6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_UFSS      \
	                 0x1
#ddddene PMIC_RG_LDO_VCN18_HWUFSS   	M9 FT                 13
#defdOefine PMIC_RG_LUFSS   	M9 FTe PMIC_RG_LDO_VCN18_HWUFSS   	M9 FT R             3_2_SW_OP#9
#LDO_VCN18_SW_OP_CFG_MASK  UFSS   	M9 FT      0x1
#define PMIC_RG#_CFG_CLR_ADDR          UFSSOHIFT                  14
#definedOefine PMIC_RG_LUFSSOHIFT    CFG_CLR_ADDR          UFSSOHIFT     R             3_2_SW_OP#9
#LDO_VCN18_SW_OP_CFG_MASK  UFSS   	M9         0x1
#define PMIC_RG#_CFG_CLR_ADDR          UFSSMON
#deSHIFT                  6
#dOefine PMIC_RG_LUFSS   635LDO_VCN18_SW_OO_VCN18_UFSSMON
#deSHIF6359_LDO_VCN18_OP_EN
#d#define PMIC_RG_LDO_VCN18_UFSSMO_LDO_VCN1                   0x1##_CFG_CLR_ADDR          UFSSMO    \SHIFT                  6
#dOefine PMIC_RG_LUFSS   635LDO_VCN18_SW_OO_VCN18_UFSSMO \
	MT6359_LDO_VCN18_OP_CFG
#de#9
#define PMIC_RG_        UFSSMO \
	MT635                 0x1
#ddeefine PMIC_RG_        UFSSMO   \
SHIFT                  6
#dOefine PMIC_RG_LUFSS   635LDO_VCN18_SW_OO_VCN18_UFSSMO\
	MT6359_LDO_VCN18_OP_CFG
#def#9
#define PMIC_RG_        UFSSMO\
	MT6359                 0x1
#ddefine PMIC_RG_LDO_VCN18UFSSMO   \
SHIFT                  6
#dOefine PMIC_RG_LUFSS   635LDO_VCN18_SW_OO_VCN18_UFSSMO\
	MT6359_LDO_VCN18_OP_CFG
#def#9
#define PMIC_RG_        UFSSMO\
	MT6359                 0x1
#ddefine PMIC_RG_LDO_VCN18UFSSMO   \
SHIFT                  6
#dOefine PMIC_RG_LUFSS   635LDO_VCN18_SW_OO_VCN18_UFSSMO\
	MT6359_LDO_VCN18_OP_CFG
#def#9
#define PMIC_RG_        UFSSMO\
	MT6359                 0x1
#ddne PMIC_RG_LDO_VCN18_HWUFSSMOADDR SHIFT                  6
#dOefine PMIC_RG_LUFSS   635LDO_VCN18_SW_OO_VCN18_UFSSMO   \
	MT6359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        UFSSMO   \
	MT6                 0x1
#ddne PMIC_RG_LDO_VCN18_HWUFSSMORG_LDSHIFT                  6
#dOefine PMIC_RG_LUFSS   635LDO_VCN18_SW_OO_VCN18_UFSSMO   \
	MT6359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        UFSSMO   \
	MT6                 0x1
#ddefine PMIC_RG_LDO_VCN18UFSSMO_RG_LSHIFT                  6
#dOefine PMIC_RG_LUFSS   635LDO_VCN18_SW_OO_VCN18_UFSSMO   \
	MT6359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        UFSSMO   \
	MT6                 0x1
#dd#define PMIC_RG_LDO_VCNUFSSMO    2SHIFT                  6
#dOefine PMIC_RG_LUFSS   635LDO_VCN18_SW_OO_VCN18_UFSSMO   \
	MT6359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        UFSSMO   \
	MT6                 0x1
#ddefine PMIC_RG_LDO_VCN18UFSSMO_ADDRSHIFT                  6
#dOefine PMIC_RG_LUFSS   635LDO_VCN18_SW_OO_VCN18_UFSSMO   \
	MT6359_LDO_VCN18_OP_CFG
##9
#define PMIC_RG_        UFSSMO   \
	MT6                 0x1
#ddefine PMIC_RG_LDO_VCN18UFSSMO N
#deSHIFT                  6
#define PMIC_RG_LUFSS   635LDO_VCN18_SW_OO_VCN18_UFSSMO N
#deSHIF6359_LDO_VCN18_OP_EN
#define PMIC_RG_LDO_VCN18_HUFSSMO N
#deSHIFASK                    
FG_CLR_ADDR            UFSSMO     \SHIFT                  6
#define PMIC_RG_LUFSS   635LDO_VCN18_SW_OO_VCN18_UFSSMO  \
	MT6359_LDO_VCN18_OP_CFG
#de#define PMIC_RG_LDO_VCN18_UFSSMO  \
	MT635ASK                    
fine PMIC_RG_LDO_VCN18_UFSSMO    \
SHIFT                  6
#define PMIC_RG_LUFSS   635LDO_VCN18_SW_OO_VCN18_UFSSMO \
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_UFSSMO \
	MT6359ASK                    
efine PMIC_RG_LDO_VCN18UFSSMO    \
SHIFT                  6
#define PMIC_RG_LUFSS   635LDO_VCN18_SW_OO_VCN18_UFSSMO \
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_UFSSMO \
	MT6359ASK                    
efine PMIC_RG_LDO_VCN18UFSSMO    \
SHIFT                  6
#define PMIC_RG_LUFSS   635LDO_VCN18_SW_OO_VCN18_UFSSMO \
	MT6359_LDO_VCN18_OP_CFG
#def#define PMIC_RG_LDO_VCN18_UFSSMO \
	MT6359ASK                    
ne PMIC_RG_LDO_VCN18_HWUFSS      SHIFT                  6
#dOdefine PMIC_RG_LUFSS   635LDO_VCN18_SW_OO_VCN18_UFSS   \
	MT6359_LDO_VCN18_OP_CFG
#ded#define PMIC_RG_LDO_VCN18_UFSS   \
	MT63                 0x1
#dddene PMIC_RG_LDO_VCN18_HWUFSS   6359 FT                 13
#deOdefine PMIC_RG_LUFSS   6359 FTe PMIC_RG_LDO_VCN18_HWUFSS   6359 FT 8_OP_CFG
#define PMIC_#9
#LDO_VCN18_SW_OP_CFG_MASK  UFSS   6359 FT                    0x1##_CFG_CLR_ADDR          UFSSOHIT                 14
#define POdefine PMIC_RG_LUFSSOHIT      CFG_CLR_ADDR          UFSSOHIT       8_OP_CFG
#define PMIC_#9
#LDO_VCN18_SW_OP_CFG_MASK  UFSS   6359         0x1
#define PMIC_RG_LDO_VCN18_SW_OASK GNR5_ANA_IP_CFG_CLR_SHIFT              inPOefine PMIC_RG_GNR5_DSN_IPO_VCN13_SW_OP_ASK GNR5_ANA_IP_           \
	MT6359_LDO_VA09LR
#O_VCN18_SW_OP_CFASK GNR5_ANA_IP_              E3S              _CFG_CLR_ADDR  _RG_GNR5_DIG_IP_CFG_CLR_SHIFT              inPOefine PMIC_RG_GNR5_DSN_IPO_VCN13_SW_OP_ASK GNR5_DIG_IP_           \
	MT6359_LDO_VA09LR
#O_VCN18_SW_OP_CFASK GNR5_DIG_IP_              E3S              8VCN18_SW_OP_CFASK GNR5_ANA_MINOR_REVFT                  6
#dOefine PMIC_RG_GNR5_DSN_REVDO_VCN13_SW_OP_ASK GNR5_ANA_MINOR_REVF8_OP_CFG
#define PMIC_#9
#LO_VCN13_SW_OP_ASK GNR5_ANA_MINOR_REVF     0x1
#define PMIC_RG_LDO_VCN18_SW_OASK GNR5_ANA_MAJOR_REVFT                  6
#dOefine PMIC_RG_GNR5_DSN_REVDO_VCN13_SW_OP_ASK GNR5_ANA_MAJOR_REVF8_OP_CFG
#define PMIC_#9
#LO_VCN13_SW_OP_ASK GNR5_ANA_MAJOR_REVF                 0x1
#ddne PMIC_RG_LDO_ASK GNR5_DIG_MINOR_REVFT                  6
#dOefine PMIC_RG_GNR5_DSN_REVDO_VCN13_SW_OP_ASK GNR5_DIG_MINOR_REVF8_OP_CFG
#define PMIC_#9
#LO_VCN13_SW_OP_ASK GNR5_DIG_MINOR_REVF                 0x1
#ddefine PMIC_RG_LASK GNR5_DIG_MAJOR_REVFT                  6
#dOefine PMIC_RG_GNR5_DSN_REVDO_VCN13_SW_OP_ASK GNR5_DIG_MAJOR_REVF8_OP_CFG
#define PMIC_#9
#LO_VCN13_SW_OP_ASK GNR5_DIG_MAJOR_REVF                 0x1
#ddine PMIC_RG_LDO__RG_GNR5_DSN_CBSFT                        O_VCOefine PMIC_RG_GNR5_DSN_DBIe PMIC_RG_LDO__RG_GNR5_DSN_CBSF         _OCFB_EN_ADDR        
#3e PMIC_RG_LDO__RG_GNR5_DSN_CBSF              E3S             DO_VCN13_SW_OP_ASK GNR5_DSN_BIXFT                        O_VCOefine PMIC_RG_GNR5_DSN_DBIe PMIC_RG_LDO__RG_GNR5_DSN_BIXF         _OCFB_EN_ADDR        
#3e PMIC_RG_LDO__RG_GNR5_DSN_BIXFASK                          #efine PMIC_RG_L_RG_GNR5_DSN_ESEN_SHIFT                       iefine PMIC_RG_GNR5_DSN_DBIe PMIC_RG_LDO__RG_GNR5_DSN_ESEN         _OCFB_EN_ADDR        
#O_VCN18_SW_OP_CFASK GNR5_DSN_ESENASK                          #efine PMIC_RG_LASK GNR5_DSN_FPIN_SHIFT                       iefine PMIC_RG_GNR5_DSN_DXIe PMIC_RG_LDO__RG_GNR5_DSN_FPIN         _OCFB_EN_ADDR        
#O_VCN18_SW_OP_CFASK GNR5_DSN_FPIN              E3S             DO_VCN13_SW_OP_ASK  SRAM0_ANA_IP_CFG_CLR_SHIFT              inefine PMIC_RG_LSRAM0_DSN_IPO_VCN13_SW_OP_ASK  SRAM0_ANA_IP_         _OCFB_EN_ADDR       
#O_VCN18_SW_OP_CFASK  SRAM0_ANA_IP_G_LDO_VCN18_HW10_OP_CFG_SHIFT_CFG_CLR_ADDR  _RG_LSRAM0_DIG_IP_CFG_CLR_SHIFT              inefine PMIC_RG_LSRAM0_DSN_IPO_VCN13_SW_OP_ASK  SRAM0_DIG_IP_           \
	MT6359_LDO_VA09
#O_VCN18_SW_OP_CFASK  SRAM0_DIG_IP_              E3S            efine PMIC_RG_LASK  SRAM0_ANA_MINOR_REVFT                  6
#efine PMIC_RG_LSRAM0_DSN_REVDO_VCN13_SW_OP_ASK  SRAM0_ANA_MINOR_REVF           \
	MT6359_L
#LO_VCN13_SW_OP_ASK  SRAM0_ANA_MINOR_REVF              E3S     DO_VCN13_SW_OP_ASK  SRAM0_ANA_MAJOR_REVFT                  6
#efine PMIC_RG_LSRAM0_DSN_REVDO_VCN13_SW_OP_ASK  SRAM0_ANA_MAJOR_REVF8_OP_CFG
#define PMIC_
#LO_VCN13_SW_OP_ASK  SRAM0_ANA_MAJOR_REVF                 0x1
#ne PMIC_RG_LDO_ASK  SRAM0_DIG_MINOR_REVFT                  6
#efine PMIC_RG_LSRAM0_DSN_REVDO_VCN13_SW_OP_ASK  SRAM0_DIG_MINOR_REVF8_OP_CFG
#define PMIC_
#LO_VCN13_SW_OP_ASK  SRAM0_DIG_MINOR_REVF                 0x1
#efine PMIC_RG_LASK  SRAM0_DIG_MAJOR_REVFT                  6
#efine PMIC_RG_LSRAM0_DSN_REVDO_VCN13_SW_OP_ASK  SRAM0_DIG_MAJOR_REVF8_OP_CFG
#define PMIC_
#LO_VCN13_SW_OP_ASK  SRAM0_DIG_MAJOR_REVF                 0x1
#ine PMIC_RG_LDO__RG_LSRAM0_DSN_CBSFT                        O_Vefine PMIC_RG_LSRAM0_DSN_DBIe PMIC_RG_LDO__RG_LSRAM0_DSN_CBSFMICE3S9_OC_MODE_ADDR    1888MON
#define PMIC__RG_LSRAM0_DSN_CBSF              E3S           DO_VCN13_SW_OP_ASK  SRAM0_DSN_BIXFT                        O_Vefine PMIC_RG_LSRAM0_DSN_DBIe PMIC_RG_LDO__RG_LSRAM0_DSN_BIXF         _OCFB_EN_ADDR      MON
#define PMIC__RG_LSRAM0_DSN_BIXFASK                         ne PMIC_RG_LDO__RG_LSRAM0_DSN_ESEN_SHIFT                      efine PMIC_RG_LSRAM0_DSN_DBIe PMIC_RG_LDO__RG_LSRAM0_DSN_ESEN         _OCFB_EN_ADDR      
#O_VCN18_SW_OP_CFASK  SRAM0_DSN_ESENASK                         efine PMIC_RG_LASK  SRAM0_DSN_FPIN_SHIFT                      efine PMIC_RG_LSRAM0_DSN_DXIe PMIC_RG_LDO__RG_ SRAM0_DSN_FPIN         _OCFB_EN_ADDR      
#O_VCN18_SW_OP_CFASK  SRAM0_DSN_FPIN              E3S           _CFG_CLR_ADDR          SRAM_PROC1R                   \
	MT63O_efine PMIC_RG_LSRAM_PROC1R_OP_CFG_CLR_ADDR          SRAM_PROC1R   59_LDO_VCN18_OP_CFG
#ded#define PMIC_RG_LDO_VCN18_SRAM_PROC1R        0x1
#define PMIC_RG#_CFG_CLR_ADDR          SRAM_PROC1RSET_SHIFT                  0efine PMIC_RG_LSRAM_PROC1R_OP_CFG_CLR_ADDR          SRAM_PROC1R     \
	MT6359_LDO_VCN18_OP_define PMIC_RG_LDO_VCN18_SRAM_PROC1R                      0xFFFFfine PMIC_RG_LDO_VCN18_SRAM_PROC1R18_OP_CFG_CLR_SHIFT         efine PMIC_RG_LSRAM_PROC1R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC1R18_OP_8_OP_CFG
#define PMIC_
#efine PMIC_RG_LDO_VCN18SRAM_PROC1R18_OP_              E3S     DO_VCN13_SW_OP_DO_VCN18SRAM_PROC1R9_EN_SHIFT                  efine PMIC_RG_LSRAM_PROC1R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC1R               \
	MT6359_LDOdefine PMIC_RG_LDO_VCN18_SRAM_PROC1R    ASK                     efine PMIC_RG_LDO_VCN18SRAM_PROC1RCFG_SHIFT                   efine PMIC_RG_LSRAM_PROC1R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC1R                 _OCFB_EN_ADdefine PMIC_RG_LDO_VCN18_SRAM_PROC1R                      E3S   ne PMIC_RG_LDO_VCN18_HWSRAM_PROC1R  SEL_SHIFT                 efine PMIC_RG_LSRAM_PROC1R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC1R           \
	MT6359_LDO_VA0define PMIC_RG_LDO_VCN18_SRAM_PROC1R        ASK                 ne PMIC_RG_LDO_VCN18_HWSRAM_PROC1R   LP_SHIFT                 efine PMIC_RG_LSRAM_PROC1R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC1R               \
	MT6359_LDOdefine PMIC_RG_LDO_VCN18_SRAM_PROC1R                         0x1efine PMIC_RG_LDO_VCN18SRAM_PROC1R_VCN18_HW10_OP_CFG_SADDR    efine PMIC_RG_LSRAM_PROC1R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC1RN
#define PMICE3S9_OC_MODE_A
#efine PMIC_RG_LDO_VCN18SRAM_PROC1RN
#define P                 efine PMIC_RG_LDO_VCN18SRAM_PROC1R MTC_MODE_SHIFT             efine PMIC_RG_LSRAM_PROC1R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC1R               \
	MT6359_LDO1
#define PMIC_RG_LDO_VCNSRAM_PROC1R                         0x1
FG_CLR_ADDR            SRAM_PROC1RR2R_PDN_DISFT               efine PMIC_RG_LSRAM_PROC1R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC1RR2R_PDN_DISF       \
	MT6359define PMIC_RG_LDO_VCN18_SRAM_PROC1RR2R_PDN_DISF                
ne PMIC_RG_LDO_VCN18_HWSRAM_PROC1R_OC_TSEL_SHIFT              efine PMIC_RG_LSRAM_PROC1R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC1RC             \
	MT6359_LDO_define PMIC_RG_LDO_VCN18_SRAM_PROC1RC          ASK              
#define PMIC_RG_LDOSRAM_PROC1R_SHIFT                        O_efine PMIC_RG_LSRAM_PROC1R   \
	MT6359_LDO_VCN1SRAM_PROC1R_SHIF       \
	MT6359_LDO_VA09  
#define PMIC_RG_VCN1SRAM_PROC1R_SHIF              E3S          e PMIC_RG_LDO_VDA_VSRAM_PROC1R_SIC_RG_LDO_VCN18_OCFB_EN_C_RG_Lefine PMIC_RG_LSRAM_PROC1R   \
	MT6359_LDO_VCN1SRAM_PROC1R_SCFG_SHIFT                   15
#define PMIC_RG_VCN1SRAM_PROC1R_SCFG_G_LDO_VCN18_HW10_OP_CFG_SHdefine PMIC_RG_VCN1SRAM_PROC1R_SSET_SHIFT                  0
#efine PMIC_RG_LSRAM_PROC1R   \
	MT6359_LDO_VCN1SRAM_PROC1R_S     \
	MT6359_LDO_VCN18_OP_CF
#define PMIC_RG_VCN1SRAM_PROC1R_S                      0xFFFF
#0x1
#define PMIC_DASRAM_PROC1R SHIFT                        O_efine PMIC_RG_LSRAM_PROC1R   \
	MT6359_LDO_VCN1SRAM_PROC1RVCN18_HW0_OP_EN_MASK   0x1
#defi
#define PMIC_RG_VCN1SRAM_PROC1RVCN18SG_LDO_VCN18_ULP_SHIFT     N
#define PMIC_DA_VSRAM_PROC1RVCIC_RG_LDO_VCN18_OCFB_EN_C_RG_Lefine PMIC_RG_LSRAM_PROC1R   \
	MT6359_LDO_VCN1SRAM_PROC1RVCCFG_SHIFT                   15
#define PMIC_RG_VCN1SRAM_PROC1RVCCFG_G_LDO_VCN18_HW10_OP_CFG_SH0x1
#define PMIC_DASRAM_PROC1RCFG_SHIFT                   RG_Lefine PMIC_RG_LSRAM_PROC1R   \
	MT6359_LDO_VCN1SRAM_PROC1R                 _OCFB_EN_ADDR  
#define PMIC_RG_VCN1SRAM_PROC1R                      E3S       #define PMIC_RG_LDOSRAM_PROC1R_VCN18_HW10_OP_CFG_SADDR        efine PMIC_RG_LSRAM_PROC1R   \
	MT6359_LDO_VCN1SRAM_PROC1RN
#define PMICE3S9_OC_MODE_ADDR MON
#define PMIC_DA_VSRAM_PROC1RN
#define P                     6
#define PMIC_DA_VSRAM_PROC1RVSLEE   _SHIFT                  efine PMIC_RG_LSRAM_PROC1R   \
	MT6359_LDO_VCN1SRAM_PROC1RVSLEE   _SHMICE3S9_OC_MODE_ADDR MOdefine PMIC_RG_VCN1SRAM_PROC1RVSLEE   _SH                     8efine PMIC_RG_VCN1SRAM_PROC1RR2R_PDN_T                   RG_Lefine PMIC_RG_LSRAM_PROC1R   \
	MT6359_LDO_VCN1SRAM_PROC1RR2R_PDN_         _OCFB_EN_ADDR  
#define PMIC_RG_VCN1SRAM_PROC1RR2R_PDN_                 0x1
#ddefine PMIC_RG_LVCN1SRAM_PROC1RTRAC  NDISFHIFT                 efine PMIC_RG_LSRAM_PROC1R   \
	MT6359_LDO_VCN1SRAM_PROC1RTRAC  NDISFHIF         _OCFB_EN_
#define PMIC_RG_VCN1SRAM_PROC1RTRAC  NDISFHIF                 0
FG_CLR_ADDR            SRAM_PROC1RVO _SH LEE  T               efine PMIC_RG_LSRAM_PROC1RVO _SFG_CLR_ADDR            SRAM_PROC1RVO _SH LEE         \
	MT6359de7_VCN18_SW_OP_CFG_MASK  SRAM_PROC1RVO _SH LEE                  DO_VCN13_SW_OP_ASK  SRAM_PROC1RWDTDBGRVO _SHT                 efine PMIC_RG_LSRAM_PROC1RVO _SFG_CLR_ADDR    ASK  SRAM_PROC1RWDTDBGRVO _SH         _OCFB_EN_
#7_VCN18_SW_OP_CFASK  SRAM_PROC1RWDTDBGRVO _SH                 08efine PMIC_RG_VCN1SRAM_PROC1RVO _SHGRAYHIFT                  efine PMIC_RG_LSRAM_PROC1RVO _Sdefine PMIC_RG_VCN1SRAM_PROC1RVO _SHGRAYHMICE3S9_OC_MODE_ADDR MO7_VCN18_SW_OP_CFVCN1SRAM_PROC1RVO _SHGRAYH                 0x1
e PMIC_RG_LDO_VDA_VSRAM_PROC1RVO _SHT                         efine PMIC_RG_LSRAM_PROC1RVO _Sdefine PMIC_RG_VCN1SRAM_PROC1RVO _SHSHIFT                   15
#7_VCN18_SW_OP_CFVCN1SRAM_PROC1RVO _SHG_LDO_VCN18_HW10_OP_CFG_SHefine PMIC_RG_LDO_VCN18SRAM_PROC1RSFCHG_FRATSHIFT             efine PMIC_RG_LSRAM_PROC1RSFCHGfine PMIC_RG_LDO_VCN18SRAM_PROC1RSFCHG_FRATSH       \
	MT6359de7_VCN18_SW_OP_CFG_MASK  SRAM_PROC1RSFCHG_FRATSH                DO_VCN13_SW_OP_G_MASK  SRAM_PROC1RSFCHG_FHIFT                 efine PMIC_RG_LSRAM_PROC1RSFCHGfine PMIC_RG_LDO_VCN18SRAM_PROC1RSFCHG_FHIF         _OCFB_EN_
#define PMIC_RG_DO_VCN18SRAM_PROC1RSFCHG_FHIFG_LDO_VCN18_HW10_O#define PMIC_RG_LDO_VCNSRAM_PROC1RSFCHG_RRATSHIFT             efine PMIC_RG_LSRAM_PROC1RSFCHGfine PMIC_RG_LDO_VCN18SRAM_PROC1RSFCHG_RRATSH       \
	MT6359de7_VCN18_SW_OP_CFG_MASK  SRAM_PROC1RSFCHG_RRATSH                efine PMIC_RG_LDO_VCN18SRAM_PROC1RSFCHG_RHIFT                 efine PMIC_RG_LSRAM_PROC1RSFCHGfine PMIC_RG_LDO_VCN18SRAM_PROC1RSFCHG_RHIF         _OCFB_EN_
#define PMIC_RG_DO_VCN18SRAM_PROC1RSFCHG_RHIF                 0
ne PMIC_RG_LDO_VCN18_HWSRAM_PROC1RDVSRTRANSRT10_OP_CFG_SADDR  efine PMIC_RG_LSRAM_PROC1RDVSe PMIC_RG_LDO_VCN18_HWSRAM_PROC1RDVSRTRANSRT10         _OCFB_
#efine PMIC_RG_LDO_VCN18SRAM_PROC1RNVSRTRANSRT10               DO_VCN13_SW_OP_G_MASK  SRAM_PROC1RNVSRTRANSRCTRSHT            efine PMIC_RG_LSRAM_PROC1RDVSe PMIC_RG_LDO_VCN18_HWSRAM_PROC1RDVSRTRANSRCTRSH         _OCF
#efine PMIC_RG_LDO_VCN18SRAM_PROC1RNVSRTRANSRCTRSH             ne PMIC_RG_LDO_VCN18_HWSRAM_PROC1RNVSRTRANSRONCEHT            efine PMIC_RG_LSRAM_PROC1RDVSe PMIC_RG_LDO_VCN18_HWSRAM_PROC1RDVSRTRANSRONCEH         _OCF
#fine PMIC_RG_LDO_VCN18_SRAM_PROC1RNVSRTRANSRONCEH             efine PMIC_RG_LDO_VCN18SRAM_PROC1RMON
#define PMIC_DA_VCN18_OCefine PMIC_RG_LSRAM_PROC1R   	Mx1
#define PMIC_RG_LDOSRAM_PROC1RMON
#defin         _OCFB_EN_
#define PMIC_RG_DO_VCN18SRAM_PROC1RMON
#defin     0x1
#define PDO_VCN13_SW_OP_G_MASK  SRAM_PROC1RMO_EN_SHIFT                 efine PMIC_RG_LSRAM_PROC1R   	Mx1
#define PMIC_RG_LDOSRAM_PROC1RMO    \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO    \
	MASK               define PMIC_RG_DO_VCN18SRAM_PROC1RMOEN_SHIFT                  efine PMIC_RG_LSRAM_PROC1R   	Mx1
#define PMIC_RG_LDOSRAM_PROC1RMO   \
	MT6359_LDO_VCN18_OP_
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO   \
	MTASK               efine PMIC_RG_LDO_VCN18SRAM_PROC1RMOEN_SHIFT                  efine PMIC_RG_LSRAM_PROC1R   	Mx1
#define PMIC_RG_LDOSRAM_PROC1RMO   \
	MT6359_LDO_VCN18_OP_
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO   \
	MTASK               efine PMIC_RG_LDO_VCN18SRAM_PROC1RMOEN_SHIFT                  efine PMIC_RG_LSRAM_PROC1R   	Mx1
#define PMIC_RG_LDOSRAM_PROC1RMO   \
	MT6359_LDO_VCN18_OP_
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO   \
	MTASK               ne PMIC_RG_LDO_VCN18_HWSRAM_PROC1RMO18_CON1
#define PMIC_RG_LDefine PMIC_RG_LSRAM_PROC1R   	Mx1
#define PMIC_RG_LDOSRAM_PROC1RMOADDR      ine PMIC_DA_VCN1
#define PMIC_RG_DO_VCN18SRAM_PROC1RMOADDR                     0ne PMIC_RG_LDO_VCN18_HWSRAM_PROC1RMOICC_RG_LDO_VCN33_2_HW11_  efine PMIC_RG_LSRAM_PROC1R   	Mx1
#define PMIC_RG_LDOSRAM_PROC1RMORG_LDO_VCN18_OC_TSEL_SHIFT
#define PMIC_RG_DO_VCN18SRAM_PROC1RMORG_LDO_V                 0efine PMIC_RG_LDO_VCN18SRAM_PROC1RMO_VCN18_HW0_OOP_MODE_SHIFT efine PMIC_RG_LSRAM_PROC1R   	Mx1
#define PMIC_RG_LDOSRAM_PROC1RMO_RG_LDO_VCN18_OP_EN
#defin
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO_RG_LDO_                 0#define PMIC_RG_LDO_VCNSRAM_PROC1RMO        9C_RG_LDO_VCN18_HWefine PMIC_RG_LSRAM_PROC1R   	Mx1
#define PMIC_RG_LDOSRAM_PROC1RMO    2CPFG_SADDR           
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO    2CPF                 0efine PMIC_RG_LDO_VCN18SRAM_PROC1RMO_ADDR                   \
efine PMIC_RG_LSRAM_PROC1R   	Mx1
#define PMIC_RG_LDOSRAM_PROC1RMO       RR             3_2_
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO       R                 0efine PMIC_RG_LDO_VCN18SRAM_PROC1RMO N
#define PMIC_DA_VCN18_Oefine PMIC_RG_LSRAM_PROC1R   	Mx1
#define PMIC_RG_LDOSRAM_PROC1RMO N
#defin         _OCFB_EN
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO N
#defin     0x1
#define 
FG_CLR_ADDR            SRAM_PROC1RMO _EN_SHIFT                efine PMIC_RG_LSRAM_PROC1R   	Mx1
#define PMIC_RG_LDOSRAM_PROC1RMO     \
	MT6359_LDO_VCN18_O
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO     \
	MASK              
fine PMIC_RG_LDO_VCN18_SRAM_PROC1RMO EN_SHIFT                 efine PMIC_RG_LSRAM_PROC1R   	Mx1
#define PMIC_RG_LDOSRAM_PROC1RMO    \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO    \
	MTASK              
efine PMIC_RG_LDO_VCN18SRAM_PROC1RMO EN_SHIFT                 efine PMIC_RG_LSRAM_PROC1R   	Mx1
#define PMIC_RG_LDOSRAM_PROC1RMO    \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO    \
	MTASK              
efine PMIC_RG_LDO_VCN18SRAM_PROC1RMO EN_SHIFT                 efine PMIC_RG_LSRAM_PROC1R   	Mx1
#define PMIC_RG_LDOSRAM_PROC1RMO    \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO    \
	MTASK              
ne PMIC_RG_LDO_VCN18_HWSRAM_PROC1R1P_EN_SHIFT                 efine PMIC_RG_LSRAM_PROC1R   	Mx1
#define PMIC_RG_LDOSRAM_PROC1R      \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_PROC1RS     \
	                 0x
ne PMIC_RG_LDO_VCN18_HWSRAM_PROC1RO  	M9 FT                 13efine PMIC_RG_LSRAM_PROC1R   	M9 FTe PMIC_RG_LDO_VCN18_HWSRAM_PROC1RO  	M9 FT R             3_2_
#LDO_VCN18_SW_OP_CFG_MASK  SRAM_PROC1RO  	M9 FT      0x1
#define PDO_VCN13_SW_OP_G_MASK  SRAM_PROC1ROHIFT                  14
#define PMIC_RG_LSRAM_PROC1R   	M9   CFG_CLR_ADDR          SRAM_PROC1ROHIFT     R             3_2_
#LDO_VCN18_SW_OP_CFG_MASK  SRAM_PROC1RO  	M9         0x1
#define PFG_CLR_ADDR            SRAM_PROC1RMON
#deSHIFT                efine PMIC_RG_LSRAM_PROC1R   635LDO_VCN18_SW_OO_VCN18_SRAM_PROC1RMON
#deSHIF6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_PROC1RMON
#deSHIFASK              DO_VCN13_SW_OP_G_MASK  SRAM_PROC1RMO_EN_SSHIFT                efine PMIC_RG_LSRAM_PROC1R   635LDO_VCN18_SW_OO_VCN18_SRAM_PROC1RMO \
	MT6359_LDO_VCN18_OP_CF
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO    \SHIFASK              define PMIC_RG_DO_VCN18SRAM_PROC1RMO   \
SHIFT                efine PMIC_RG_LSRAM_PROC1R   635LDO_VCN18_SW_OO_VCN18_SRAM_PROC1RMO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO   \
SHIFASK              efine PMIC_RG_LDO_VCN18SRAM_PROC1RMOEN_SHSHIFT                efine PMIC_RG_LSRAM_PROC1R   635LDO_VCN18_SW_OO_VCN18_SRAM_PROC1RMO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO   \
SHIFASK              efine PMIC_RG_LDO_VCN18SRAM_PROC1RMOEN_SHSHIFT                efine PMIC_RG_LSRAM_PROC1R   635LDO_VCN18_SW_OO_VCN18_SRAM_PROC1RMO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO   \
SHIFASK              ne PMIC_RG_LDO_VCN18_HWSRAM_PROC1RMO18_COSHIFT                efine PMIC_RG_LSRAM_PROC1R   635LDO_VCN18_SW_OO_VCN18_SRAM_PROC1RMO   \
	MT6359_LDO_VCN18_OP_
#define PMIC_RG_DO_VCN18SRAM_PROC1RMOADDR SHIFASK              ne PMIC_RG_LDO_VCN18_HWSRAM_PROC1RMOICC_RSHIFT                efine PMIC_RG_LSRAM_PROC1R   635LDO_VCN18_SW_OO_VCN18_SRAM_PROC1RMO   \
	MT6359_LDO_VCN18_OP_
#define PMIC_RG_DO_VCN18SRAM_PROC1RMORG_LDSHIFASK              efine PMIC_RG_LDO_VCN18SRAM_PROC1RMO_VCN1SHIFT                efine PMIC_RG_LSRAM_PROC1R   635LDO_VCN18_SW_OO_VCN18_SRAM_PROC1RMO   \
	MT6359_LDO_VCN18_OP_
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO_RG_LSHIFASK              #define PMIC_RG_LDO_VCNSRAM_PROC1RMO     SHIFT                efine PMIC_RG_LSRAM_PROC1R   635LDO_VCN18_SW_OO_VCN18_SRAM_PROC1RMO   \
	MT6359_LDO_VCN18_OP_
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO    2SHIFASK              efine PMIC_RG_LDO_VCN18SRAM_PROC1RMO_ADDRSHIFT                efine PMIC_RG_LSRAM_PROC1R   635LDO_VCN18_SW_OO_VCN18_SRAM_PROC1RMO   \
	MT6359_LDO_VCN18_OP_
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO     SHIFASK              efine PMIC_RG_LDO_VCN18SRAM_PROC1RMO N
#deSHIFT               efine PMIC_RG_LSRAM_PROC1R   635LDO_VCN18_SW_OO_VCN18_SRAM_PROC1RMO N
#deSHIF6359_LDO_VCN18_O
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO N
#deSHIFASK             
FG_CLR_ADDR            SRAM_PROC1RMO _EN_SSHIFT               efine PMIC_RG_LSRAM_PROC1R   635LDO_VCN18_SW_OO_VCN18_SRAM_PROC1RMO  \
	MT6359_LDO_VCN18_OP_C
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO     \SHIFASK             
define PMIC_RG_DO_VCN18SRAM_PROC1RMO    \
SHIFT               efine PMIC_RG_LSRAM_PROC1R   635LDO_VCN18_SW_OO_VCN18_SRAM_PROC1RMO \
	MT6359_LDO_VCN18_OP_CF
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO    \
SHIFASK             
efine PMIC_RG_LDO_VCN18SRAM_PROC1RMO EN_SHSHIFT               efine PMIC_RG_LSRAM_PROC1R   635LDO_VCN18_SW_OO_VCN18_SRAM_PROC1RMO \
	MT6359_LDO_VCN18_OP_CF
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO    \
SHIFASK             
efine PMIC_RG_LDO_VCN18SRAM_PROC1RMO EN_SHSHIFT               efine PMIC_RG_LSRAM_PROC1R   635LDO_VCN18_SW_OO_VCN18_SRAM_PROC1RMO \
	MT6359_LDO_VCN18_OP_CF
#define PMIC_RG_DO_VCN18SRAM_PROC1RMO    \
SHIFASK             
ne PMIC_RG_LDO_VCN18_HWSRAM_PROC1R1P_EN_SHIFT                 efine PMIC_RG_LSRAM_PROC1R   635LDO_VCN18_SW_OO_VCN18_SRAM_PROC1R   \
	MT6359_LDO_VCN18_OP_CF
#define PMIC_RG_DO_VCN18SRAM_PROC1RS     MT63                 0
ne PMIC_RG_LDO_VCN18_HWSRAM_PROC1RO  6359 FT                 1efine PMIC_RG_LSRAM_PROC1R   6359 FTe PMIC_RG_LDO_VCN18_HWSRAM_PROC1RO  6359 FT 8_OP_CFG
#define 
#LDO_VCN18_SW_OP_CFG_MASK  SRAM_PROC1RO  6359 FT                  DO_VCN13_SW_OP_G_MASK  SRAM_PROC1ROHIT                 14
#defefine PMIC_RG_LSRAM_PROC1R   6359   CFG_CLR_ADDR          SRAM_PROC1ROHIT       8_OP_CFG
#define 
#LDO_VCN18_SW_OP_CFG_MASK  SRAM_PROC1RO  6359         0x1
#define DO_VCN13_SW_OP_G_MASK  SRAM_PROC1RTRAC  SHIFT                 efine PMIC_RG_LSRAM_PROC1RTRAC DO_VCN13_SW_OP_G_MASK  SRAM_PROC1RTRAC  SHIMT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_PROC1RTRAC  SHI                 0xDO_VCN13_SW_OP_G_MASK  SRAM_PROC1RTRAC  EL_SHIFT              efine PMIC_RG_LSRAM_PROC1RTRAC DO_VCN13_SW_OP_G_MASK  SRAM_PROC1RTRAC          \
	MT6359_LDO_define PMIC_RG_LDO_VCN18_SRAM_PROC1RTRAC       ASK              define PMIC_RG_DO_VCN18SRAM_PROC1RVO _SHDELTAFT               efine PMIC_RG_LSRAM_PROC1RTRAC define PMIC_RG_DO_VCN18SRAM_PROC1RVO _SHDELTAF_LDO_VCN18_OP_CF
#_VCN18_SW_OP_CFG_MASK  SRAM_PROC1RVO _SHDELTAF                DO_VCN13_SW_OP_G_MASK  SRAM_PROC1RVO _SHOFF FT                efine PMIC_RG_LSRAM_PROC1RTRAC define PMIC_RG_DO_VCN18SRAM_PROC1RVO _SHOFF FT          _OCFB_
#7_VCN18_SW_OP_CFG_MASK  SRAM_PROC1RVO _SHOFF FT                efine PMIC_RG_LDO_VCN18SRAM_PROC1RVO _SHL_RG_LDO_VCN18_OCFB_ENefine PMIC_RG_LSRAM_PROC1RTRAC efine PMIC_RG_LDO_VCN18SRAM_PROC1RVO _SHL_RMT6359_LDO_VCN18_OP
#7_VCN18_SW_OP_CFG_MASK  SRAM_PROC1RVO _SHLG_G_LDO_VCN18_HW10_OPDO_VCN13_SW_OP_G_MASK  SRAM_PROC1RVO _SHH_RG_LDO_VCN18_OCFB_ENefine PMIC_RG_LSRAM_PROC1RTRAC efine PMIC_RG_LDO_VCN18SRAM_PROC1RVO _SHH_RMT6359_LDO_VCN18_OP
#7_VCN18_SW_OP_CFG_MASK  SRAM_PROC1RVO _SHHG_G_LDO_VCN18_HW10_OPefine PMIC_RG_LDO_VCN18SRAM_PROC2R                   \
	MT63O_efine PMIC_RG_LSRAM_PROC2R_OP_CFG_CLR_ADDR          SRAM_PROC2R   59_LDO_VCN18_OP_CFG
#ded#define PMIC_RG_LDO_VCN18_SRAM_PROC2R        0x1
#define PMIC_RG#_CFG_CLR_ADDR          SRAM_PROC2RSET_SHIFT                  0efine PMIC_RG_LSRAM_PROC2R_OP_CFG_CLR_ADDR          SRAM_PROC2R     \
	MT6359_LDO_VCN18_OP_define PMIC_RG_LDO_VCN18_SRAM_PROC2R                      0xFFFFfine PMIC_RG_LDO_VCN18_SRAM_PROC2R18_OP_CFG_CLR_SHIFT         efine PMIC_RG_LSRAM_PROC2R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC2R18_OP_8_OP_CFG
#define PMIC_
#efine PMIC_RG_LDO_VCN18SRAM_PROC2R18_OP_              E3S     DO_VCN13_SW_OP_DO_VCN18SRAM_PROC2R9_EN_SHIFT                  efine PMIC_RG_LSRAM_PROC2R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC2R               \
	MT6359_LDOdefine PMIC_RG_LDO_VCN18_SRAM_PROC2R    ASK                     efine PMIC_RG_LDO_VCN18SRAM_PROC2RCFG_SHIFT                   efine PMIC_RG_LSRAM_PROC2R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC2R                 _OCFB_EN_ADdefine PMIC_RG_LDO_VCN18_SRAM_PROC2R                      E3S   ne PMIC_RG_LDO_VCN18_HWSRAM_PROC2R  SEL_SHIFT                 efine PMIC_RG_LSRAM_PROC2R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC2R           \
	MT6359_LDO_VA0define PMIC_RG_LDO_VCN18_SRAM_PROC2R        ASK                 ne PMIC_RG_LDO_VCN18_HWSRAM_PROC2R   LP_SHIFT                 efine PMIC_RG_LSRAM_PROC2R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC2R               \
	MT6359_LDOdefine PMIC_RG_LDO_VCN18_SRAM_PROC2R                         0x1efine PMIC_RG_LDO_VCN18SRAM_PROC2R_VCN18_HW10_OP_CFG_SADDR    efine PMIC_RG_LSRAM_PROC2R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC2RN
#define PMICE3S9_OC_MODE_A
#efine PMIC_RG_LDO_VCN18SRAM_PROC2RN
#define P                 efine PMIC_RG_LDO_VCN18SRAM_PROC   \
EL_SHIFT                 efine PMIC_RG_LSRAM_PROC2R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC2R               \
	MT6359_LDO1
#define PMIC_RG_LDO_VCNSRAM_PROC2R                         0x1
FG_CLR_ADDR            SRAM_PROC2RR2R_PDN_DISFT               efine PMIC_RG_LSRAM_PROC2R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC2RR2R_PDN_DISF       \
	MT6359define PMIC_RG_LDO_VCN18_SRAM_PROC2RR2R_PDN_DISF                
ne PMIC_RG_LDO_VCN18_HWSRAM_PROC2R_OC_TSEL_SHIFT              efine PMIC_RG_LSRAM_PROC2R_OPfine PMIC_RG_LDO_VCN18_SRAM_PROC2RC             \
	MT6359_LDO_define PMIC_RG_LDO_VCN18_SRAM_PROC2RC          ASK              
#define PMIC_RG_LDOSRAM_PROC2R_SHIFT                        O_efine PMIC_RG_LSRAM_PROC2R   \
	MT6359_LDO_VCN1SRAM_PROC2R_SHIF       \
	MT6359_LDO_VA09  
#define PMIC_RG_VCN1SRAM_PROC2R_SHIF              E3S          e PMIC_RG_LDO_VDA_VSRAM_PROC2R_SIC_RG_LDO_VCN18_OCFB_EN_C_RG_Lefine PMIC_RG_LSRAM_PROC2R   \
	MT6359_LDO_VCN1SRAM_PROC2R_SCFG_SHIFT                   15
#define PMIC_RG_VCN1SRAM_PROC2R_SCFG_G_LDO_VCN18_HW10_OP_CFG_SHdefine PMIC_RG_VCN1SRAM_PROC2R_SSET_SHIFT                  0
#efine PMIC_RG_LSRAM_PROC2R   \
	MT6359_LDO_VCN1SRAM_PROC2R_S     \
	MT6359_LDO_VCN18_OP_CF
#define PMIC_RG_VCN1SRAM_PROC2R_S                      0xFFFF
#0x1
#define PMIC_DASRAM_PROC2R SHIFT                        O_efine PMIC_RG_LSRAM_PROC2R   \
	MT6359_LDO_VCN1SRAM_PROC2RVCN18_HW0_OP_EN_MASK   0x1
#defi
#define PMIC_RG_VCN1SRAM_PROC2RVCN18SG_LDO_VCN18_ULP_SHIFT     N
#define PMIC_DA_VSRAM_PROC2RVCIC_RG_LDO_VCN18_OCFB_EN_C_RG_Lefine PMIC_RG_LSRAM_PROC2R   \
	MT6359_LDO_VCN1SRAM_PROC2RVCCFG_SHIFT                   15
#define PMIC_RG_VCN1SRAM_PROC2RVCCFG_G_LDO_VCN18_HW10_OP_CFG_SH0x1
#define PMIC_DASRAM_PROC2RCFG_SHIFT                   RG_Lefine PMIC_RG_LSRAM_PROC2R   \
	MT6359_LDO_VCN1SRAM_PROC2R                 _OCFB_EN_ADDR  
#define PMIC_RG_VCN1SRAM_PROC2R                      E3S       #define PMIC_RG_LDOSRAM_PROC2R_VCN18_HW10_OP_CFG_SADDR        efine PMIC_RG_LSRAM_PROC2R   \
	MT6359_LDO_VCN1SRAM_PROC2RN
#define PMICE3S9_OC_MODE_ADDR MON
#define PMIC_DA_VSRAM_PROC2RN
#define P                     6
#define PMIC_DA_VSRAM_PROC2_VSLEE   _SHIFT                  efine PMIC_RG_LSRAM_PROC2R   \
	MT6359_LDO_VCN1SRAM_PROC2RVSLEE   _SHMICE3S9_OC_MODE_ADDR MOdefine PMIC_RG_VCN1SRAM_PROC2RVSLEE   _SH                     8efine PMIC_RG_VCN1SRAM_PROC2RR2R_PDN_T                   RG_Lefine PMIC_RG_LSRAM_PROC2R   \
	MT6359_LDO_VCN1SRAM_PROC2RR2R_PDN_         _OCFB_EN_ADDR  
#define PMIC_RG_VCN1SRAM_PROC2RR2R_PDN_                 0x1
#ddefine PMIC_RG_LVCN1SRAM_PROC2RTRAC  NDISFHIFT                 efine PMIC_RG_LSRAM_PROC2R   \
	MT6359_LDO_VCN1SRAM_PROC2RTRAC  NDISFHIF         _OCFB_EN_
#define PMIC_RG_VCN1SRAM_PROC2RTRAC  NDISFHIF                 0
FG_CLR_ADDR            SRAM_PROC2RVO _SH LEE  T               efine PMIC_RG_LSRAM_PROC2RVO _SFG_CLR_ADDR            SRAM_PROC2RVO _SH LEE         \
	MT6359de7_VCN18_SW_OP_CFG_MASK  SRAM_PROC2RVO _SH LEE                  DO_VCN13_SW_OP_ASK  SRAM_PROC2RWDTDBGRVO _SHT                 efine PMIC_RG_LSRAM_PROC2RVO _SFG_CLR_ADDR    ASK  SRAM_PROC2RWDTDBGRVO _SH         _OCFB_EN_
#7_VCN18_SW_OP_CFASK  SRAM_PROC2RWDTDBGRVO _SH                 08efine PMIC_RG_VCN1SRAM_PROC2RVO _SHGRAYHIFT                  efine PMIC_RG_LSRAM_PROC2RVO _Sdefine PMIC_RG_VCN1SRAM_PROC2RVO _SHGRAYHMICE3S9_OC_MODE_ADDR MO7_VCN18_SW_OP_CFVCN1SRAM_PROC2RVO _SHGRAYH                 0x1
e PMIC_RG_LDO_VDA_VSRAM_PROC2RVO _SHT                         efine PMIC_RG_LSRAM_PROC2RVO _Sdefine PMIC_RG_VCN1SRAM_PROC2RVO _SHSHIFT                   15
#7_VCN18_SW_OP_CFVCN1SRAM_PROC2RVO _SHG_LDO_VCN18_HW10_OP_CFG_SHefine PMIC_RG_LDO_VCN18SRAM_PROC2RSFCHG_FRATSHIFT             efine PMIC_RG_LSRAM_PROC2RSFCHGfine PMIC_RG_LDO_VCN18SRAM_PROC2RSFCHG_FRATSH       \
	MT6359de7_VCN18_SW_OP_CFG_MASK  SRAM_PROC2RSFCHG_FRATSH                DO_VCN13_SW_OP_G_MASK  SRAM_PROC2RSFCHG_FHIFT                 efine PMIC_RG_LSRAM_PROC2RSFCHGfine PMIC_RG_LDO_VCN18SRAM_PROC2RSFCHG_F  RR             3_2_
#define PMIC_RG_DO_VCN18SRAM_PROC2RSFCHG_FHIFG_LDO_VCN18_HW10_O#define PMIC_RG_LDO_VCNSRAM_PROC2RSFCHG_RRATSHIFT             efine PMIC_RG_LSRAM_PROC2RSFCHGfine PMIC_RG_LDO_VCN18SRAM_PROC2RSFCHG_RRATSH       \
	MT6359de7_VCN18_SW_OP_CFG_MASK  SRAM_PROC2RSFCHG_RRATSH                efine PMIC_RG_LDO_VCN18SRAM_PROC2RSFCHG_RHIFT                 efine PMIC_RG_LSRAM_PROC2RSFCHGfine PMIC_RG_LDO_VCN18SRAM_PROC2RSFCHG_R  RR             3_2_
#define PMIC_RG_DO_VCN18SRAM_PROC2RSFCHG_RHIF                 0
ne PMIC_RG_LDO_VCN18_HWSRAM_PROC2RDVSRTRANSRT10_OP_CFG_SADDR  efine PMIC_RG_LSRAM_PROC2RDVSe PMIC_RG_LDO_VCN18_HWSRAM_PROC2RDVSRTRANSRT10         _OCFB_
#efine PMIC_RG_LDO_VCN18SRAM_PROC2RNVSRTRANSRT10               DO_VCN13_SW_OP_G_MASK  SRAM_PROC2RNVSRTRANSRCTRSHT            efine PMIC_RG_LSRAM_PROC2RDVSe PMIC_RG_LDO_VCN18_HWSRAM_PROC2RDVSRTRANSRCTRSH         _OCF
#efine PMIC_RG_LDO_VCN18SRAM_PROC2RDVSRTRANSRCTRSH             ne PMIC_RG_LDO_VCN18_HWSRAM_PROC2RNVSRTRANSRONCEHT            efine PMIC_RG_LSRAM_PROC2RDVSe PMIC_RG_LDO_VCN18_HWSRAM_PROC2RDVSRTRANSRONCEH         _OCF
#fine PMIC_RG_LDO_VCN18_SRAM_PROC2RDVSRTRANSRONCEH             efine PMIC_RG_LDO_VCN18SRAM_PROC2RMON
#define PMIC_DA_VCN18_OCefine PMIC_RG_LSRAM_PROC2R   	Mx1
#define PMIC_RG_LDOSRAM_PROC2RMON
#definR             3_2_
#define PMIC_RG_DO_VCN18SRAM_PROC2RMON
#defin     0x1
#define PDO_VCN13_SW_OP_G_MASK  SRAM_PROC2RMO_EN_SHIFT                 efine PMIC_RG_LSRAM_PROC2R   	Mx1
#define PMIC_RG_LDOSRAM_PROC2RMO    \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO    \
	MASK               define PMIC_RG_DO_VCN18SRAM_PROC2RMOEN_SHIFT                  efine PMIC_RG_LSRAM_PROC2R   	Mx1
#define PMIC_RG_LDOSRAM_PROC2RMO   \
	MT6359_LDO_VCN18_OP_
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO   \
	MTASK               efine PMIC_RG_LDO_VCN18SRAM_PROC2RMOEN_SHIFT                  efine PMIC_RG_LSRAM_PROC2R   	Mx1
#define PMIC_RG_LDOSRAM_PROC2RMO   \
	MT6359_LDO_VCN18_OP_
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO   \
	MTASK               efine PMIC_RG_LDO_VCN18SRAM_PROC2RMOEN_SHIFT                  efine PMIC_RG_LSRAM_PROC2R   	Mx1
#define PMIC_RG_LDOSRAM_PROC2RMO   \
	MT6359_LDO_VCN18_OP_
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO   \
	MTASK               ne PMIC_RG_LDO_VCN18_HWSRAM_PROC2RMO18_CON1
#define PMIC_RG_LDefine PMIC_RG_LSRAM_PROC2R   	Mx1
#define PMIC_RG_LDOSRAM_PROC2RMOADDR      ine PMIC_DA_VCN1
#define PMIC_RG_DO_VCN18SRAM_PROC2RMOADDR                     0ne PMIC_RG_LDO_VCN18_HWSRAM_PROC2RMOICC_RG_LDO_VCN33_2_HW11_  efine PMIC_RG_LSRAM_PROC2R   	Mx1
#define PMIC_RG_LDOSRAM_PROC2RMORG_LDO_VCN18_OC_TSEL_SHIFT
#define PMIC_RG_DO_VCN18SRAM_PROC2RMORG_LDO_V                 0efine PMIC_RG_LDO_VCN18SRAM_PROC2RMO_VCN18_HW0_OOP_MODE_SHIFT efine PMIC_RG_LSRAM_PROC2R   	Mx1
#define PMIC_RG_LDOSRAM_PROC2RMO_RG_LDO_VCN18_OP_EN
#defin
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO_RG_LDO_G_LDO_VCN18_HW10_O#define PMIC_RG_LDO_VCNSRAM_PROC2RMO        9C_RG_LDO_VCN18_HWefine PMIC_RG_LSRAM_PROC2R   	Mx1
#define PMIC_RG_LDOSRAM_PROC2RMO    2CPFG_SADDR           
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO    2CPF                 0efine PMIC_RG_LDO_VCN18SRAM_PROC2RMO_ADDR                   \
efine PMIC_RG_LSRAM_PROC2R   	Mx1
#define PMIC_RG_LDOSRAM_PROC2RMO       RR             3_2_
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO       R                 0efine PMIC_RG_LDO_VCN18SRAM_PROC2RMO N
#define PMIC_DA_VCN18_Oefine PMIC_RG_LSRAM_PROC2R   	Mx1
#define PMIC_RG_LDOSRAM_PROC2RMO N
#defin         _OCFB_EN
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO N
#defin     0x1
#define 
FG_CLR_ADDR            SRAM_PROC2RMO _EN_SHIFT                efine PMIC_RG_LSRAM_PROC2R   	Mx1
#define PMIC_RG_LDOSRAM_PROC2RMO     \
	MT6359_LDO_VCN18_O
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO     \
	MASK              
fine PMIC_RG_LDO_VCN18_SRAM_PROC2RMO EN_SHIFT                 efine PMIC_RG_LSRAM_PROC2R   	Mx1
#define PMIC_RG_LDOSRAM_PROC2RMO    \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO    \
	MTASK              
efine PMIC_RG_LDO_VCN18SRAM_PROC2RMO EN_SHIFT                 efine PMIC_RG_LSRAM_PROC2R   	Mx1
#define PMIC_RG_LDOSRAM_PROC2RMO    \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO    \
	MTASK              
efine PMIC_RG_LDO_VCN18SRAM_PROC2RMO EN_SHIFT                 efine PMIC_RG_LSRAM_PROC2R   	Mx1
#define PMIC_RG_LDOSRAM_PROC2RMO    \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO    \
	MTASK              
ne PMIC_RG_LDO_VCN18_HWSRAM_PROC2R1P_EN_SHIFT                 efine PMIC_RG_LSRAM_PROC2R   	Mx1
#define PMIC_RG_LDOSRAM_PROC2R      \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_PROC2RS     \
	                 0x
ne PMIC_RG_LDO_VCN18_HWSRAM_PROC   \
	MTAFT                 13efine PMIC_RG_LSRAM_PROC   \
	MTAFTe PMIC_RG_LDO_VCN18_HWSRAM_PROC   \
	MTAFT R             3_2_
#LDO_VCN18_SW_OP_CFG_MASK  SRAM_PROC   \
	MTAFT      0x1
#define PDO_VCN13_SW_OP_G_MASK  SRAM_PROC2ROHIFT                  14
#define PMIC_RG_LSRAM_PROC2ROHIFT    O_VCN13_SW_OP_G_MASK  SRAM_PROC2ROHIFT     R             3_2_
#LDO_VCN18_SW_OP_CFG_MASK  SRAM_PROC   \
	MT         0x1
#define PFG_CLR_ADDR            SRAM_PROC2RMON
#deSHIFT                efine PMIC_RG_LSRAM_PROC   \
SHIG_CLR_ADDR            SRAM_PROC2RMON
#deSHIF6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_PROC2RMON
#deSHIFASK              DO_VCN13_SW_OP_G_MASK  SRAM_PROC2RMO    \SHIFT                efine PMIC_RG_LSRAM_PROC   \
SHIG_CLR_ADDR            SRAM_PROC2RMO \
	MT6359_LDO_VCN18_OP_CF
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO \
	MT635ASK              define PMIC_RG_DO_VCN18SRAM_PROC2RMO   \
SHIFT                efine PMIC_RG_LSRAM_PROC   \
SHIG_CLR_ADDR            SRAM_PROC2RMO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO\
	MT6359ASK              efine PMIC_RG_LDO_VCN18SRAM_PROC2RMO   \
SHIFT                efine PMIC_RG_LSRAM_PROC   \
SHIG_CLR_ADDR            SRAM_PROC2RMO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO\
	MT6359ASK              efine PMIC_RG_LDO_VCN18SRAM_PROC2RMO   \
SHIFT                efine PMIC_RG_LSRAM_PROC   \
SHIG_CLR_ADDR            SRAM_PROC2RMO\
	MT6359_LDO_VCN18_OP_CFG
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO\
	MT6359ASK              ne PMIC_RG_LDO_VCN18_HWSRAM_PROC2RMOADDR SHIFT                efine PMIC_RG_LSRAM_PROC   \
SHIG_CLR_ADDR            SRAM_PROC2RMO   \
	MT6359_LDO_VCN18_OP_
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO   \
	MT6ASK              ne PMIC_RG_LDO_VCN18_HWSRAM_PROC2RMORG_LDSHIFT                efine PMIC_RG_LSRAM_PROC   \
SHIG_CLR_ADDR            SRAM_PROC2RMO   \
	MT6359_LDO_VCN18_OP_
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO   \
	MT6ASK              efine PMIC_RG_LDO_VCN18SRAM_PROC2RMO_RG_LSHIFT                efine PMIC_RG_LSRAM_PROC   \
SHIG_CLR_ADDR            SRAM_PROC2RMO   \
	MT6359_LDO_VCN18_OP_
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO   \
	MT6ASK              #define PMIC_RG_LDO_VCNSRAM_PROC2RMO    2SHIFT                efine PMIC_RG_LSRAM_PROC   \
SHIG_CLR_ADDR            SRAM_PROC2RMO   \
	MT6359_LDO_VCN18_OP_
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO   \
	MT6                 efine PMIC_RG_LDO_VCN18SRAM_PROC  MO_ADDRSHIFT                efine PMIC_RG_LSRAM_PROC   \
SHIG_CLR_ADDR            SRAM_PROC2RMO   \
	MT6359_LDO_VCN18_OP_
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO   \
	MT6ASK              efine PMIC_RG_LDO_VCN18SRAM_PROC2RMO N
#deSHIFT               efine PMIC_RG_LSRAM_PROC   \
SHIG_CLR_ADDR            SRAM_PROC2RMO N
#deSHIF6359_LDO_VCN18_O
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO N
#deSHIFASK             
FG_CLR_ADDR            SRAM_PROC2RMO     \SHIFT               efine PMIC_RG_LSRAM_PROC   \
SHIG_CLR_ADDR            SRAM_PROC2RMO  \
	MT6359_LDO_VCN18_OP_C
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO  \
	MT635ASK             
define PMIC_RG_DO_VCN18SRAM_PROC2RMO    \
SHIFT               efine PMIC_RG_LSRAM_PROC   \
SHIG_CLR_ADDR            SRAM_PROC2RMO \
	MT6359_LDO_VCN18_OP_CF
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO \
	MT6359ASK             
efine PMIC_RG_LDO_VCN18SRAM_PROC2RMO    \
SHIFT               efine PMIC_RG_LSRAM_PROC   \
SHIG_CLR_ADDR            SRAM_PROC2RMO \
	MT6359_LDO_VCN18_OP_CF
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO \
	MT6359ASK             
efine PMIC_RG_LDO_VCN18SRAM_PROC2RMO    \
SHIFT               efine PMIC_RG_LSRAM_PROC   \
SHIG_CLR_ADDR            SRAM_PROC2RMO \
	MT6359_LDO_VCN18_OP_CF
#define PMIC_RG_DO_VCN18SRAM_PROC2RMO \
	MT6359                
ne PMIC_RG_LDO_VCN18_HWSRAM_PROC2R1P_EN_SHIFT                 efine PMIC_RG_LSRAM_PROC   \
SHIG_CLR_ADDR            SRAM_PROC2R   \
	MT6359_LDO_VCN18_OP_CF
#define PMIC_RG_DO_VCN18SRAM_PROC2RS     MT63                 0
ne PMIC_RG_LDO_VCN18_HWSRAM_PROC\
	MT6359AFT                 1efine PMIC_RG_LSRAM_PROC\
	MT6359AFTe PMIC_RG_LDO_VCN18_HWSRAM_PROC\
	MT6359AFT 8_OP_CFG
#define 
#LDO_VCN18_SW_OP_CFG_MASK  SRAM_PROC\
	MT6359AFT ASK              DO_VCN13_SW_OP_G_MASK  SRAM_PROC2ROHIT                 14
#defefine PMIC_RG_LSRAM_PROC2ROHIT      O_VCN13_SW_OP_G_MASK  SRAM_PROC2ROHIT       8_OP_CFG
#define 
#LDO_VCN18_SW_OP_CFG_MASK  SRAM_PROC\
	MT6359         0x1
#define DO_VCN13_SW_OP_G_MASK  SRAM_PROC2RTRAC  SHIFT                 efine PMIC_RG_LSRAM_PROC2RTRAC DO_VCN13_SW_OP_G_MASK  SRAM_PROC2RTRAC  SHIMT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_PROC2RTRAC  SHI                 0xDO_VCN13_SW_OP_G_MASK  SRAM_PROC2RTRAC  EL_SHIFT              efine PMIC_RG_LSRAM_PROC2RTRAC DO_VCN13_SW_OP_G_MASK  SRAM_PROC2RTRAC          \
	MT6359_LDO_define PMIC_RG_LDO_VCN18_SRAM_PROC2RTRAC       ASK              define PMIC_RG_DO_VCN18SRAM_PROC2RVO _SHDELTAFT               efine PMIC_RG_LSRAM_PROC2RTRAC define PMIC_RG_DO_VCN18SRAM_PROC2RVO _SHDELTAF_LDO_VCN18_OP_CF
#_VCN18_SW_OP_CFG_MASK  SRAM_PROC2RVO _SHDELTAF                DO_VCN13_SW_OP_G_MASK  SRAM_PROC2RVO _SHOFF FT                efine PMIC_RG_LSRAM_PROC2RTRAC define PMIC_RG_DO_VCN18SRAM_PROC2RVO _SHOFF FT          _OCFB_
#7_VCN18_SW_OP_CFG_MASK  SRAM_PROC2RVO _SHOFF FT                efine PMIC_RG_LDO_VCN18SRAM_PROC2RVO _SHL_RG_LDO_VCN18_OCFB_ENefine PMIC_RG_LSRAM_PROC2RTRAC efine PMIC_RG_LDO_VCN18SRAM_PROC2RVO _SHL_RMT6359_LDO_VCN18_OP
#7_VCN18_SW_OP_CFG_MASK  SRAM_PROC2RVO _SHLG_G_LDO_VCN18_HW10_OPDO_VCN13_SW_OP_G_MASK  SRAM_PROC2RVO _SHH_RG_LDO_VCN18_OCFB_ENefine PMIC_RG_LSRAM_PROC2RTRAC efine PMIC_RG_LDO_VCN18SRAM_PROC2RVO _SHH_RMT6359_LDO_VCN18_OP
#7_VCN18_SW_OP_CFG_MASK  SRAM_PROC2RVO _SHHG_G_LDO_VCN18_HW10_OPefine PMIC_RG_LASK  SRAM1_ANA_IP_CFG_CLR_SHIFT         OCFB_ENefine PMIC_RG_LSRAM1_DSN_IDfine PMIC_RG_LASK  SRAM1_ANA_IP__HW0_OP_EN_MASK   0x1
#defie 
#LDfine PMIC_RG_LASK  SRAM1_ANA_IP_SG_LDO_VCN18_ULP_SHIFT       DO_VCN13_SW_OP_ASK  SRAM1_DIG_IP_CFG_CLR_SHIFT         OCFB_ENefine PMIC_RG_LSRAM1_DSN_IDfine PMIC_RG_LASK  SRAM1_DIG_IP__HW0_OP_EN_MASK   0x1
#defie 
#LDfine PMIC_RG_LASK  SRAM1_DIG_IP_SG_LDO_VCN18_ULP_SHIFT       efine PMIC_RG_LASK  SRAM1_ANA_MINOR_REV_CFG_CLR_SHIFT         efine PMIC_RG_LSRAM1_DSN_REVDO_VCN13_SW_OP_ASK  SRAM1_ANA_MINOR_REV_8_OP_CFG
#define PMIC_
#Dfine PMIC_RG_LASK  SRAM1_ANA_MINOR_REV_              E3S     DO_VCN13_SW_OP_ASK  SRAM1_ANA_MAJOR_REV_CFG_CLR_SHIFT         efine PMIC_RG_LSRAM1_DSN_REVDO_VCN13_SW_OP_ASK  SRAM1_ANA_MAJOR_REV_8_OP_CFG
#define PMIC_
#Dfine PMIC_RG_LASK  SRAM1_ANA_MAJOR_REV_              E3S     4fine PMIC_RG_LASK  SRAM1_DIG_MINOR_REV_CFG_CLR_SHIFT         efine PMIC_RG_LSRAM1_DSN_REVDO_VCN13_SW_OP_ASK  SRAM1_DIG_MINOR_REV_8_OP_CFG
#define PMIC_
#Dfine PMIC_RG_LASK  SRAM1_DIG_MINOR_REV_              E3S     efine PMIC_RG_LASK  SRAM1_DIG_MAJOR_REV_CFG_CLR_SHIFT         efine PMIC_RG_LSRAM1_DSN_REVDO_VCN13_SW_OP_ASK  SRAM1_DIG_MAJOR_REV_8_OP_CFG
#define PMIC_
#Dfine PMIC_RG_LASK  SRAM1_DIG_MAJOR_REV_              E3S     
efine PMIC_RG_L_RG_LSRAM1_DSN_CBSFT               IFT         efine PMIC_RG_LSRAM1_DSN_DBIfine PMIC_RG_L_RG_LSRAM1_DSN_CBSF_HW0_OP_EN_MASK   0x1
#defie
#efine PMIC_RG_L_RG_LSRAM1_DSN_CBSFSG_LDO_VCN18_ULP_SHIFT      DO_VCN13_SW_OP_ASK  SRAM1_DSN_BIXFT               IFT         efine PMIC_RG_LSRAM1_DSN_DBIfine PMIC_RG_L_RG_LSRAM1_DSN_BIXF_HW0_OP_EN_MASK   0x1
#defie
#efine PMIC_RG_L_RG_LSRAM1_DSN_BIXFSG_LDO_VCN18_ULP_SHIFT      efine PMIC_RG_L_RG_LSRAM1_DSN_ESET_SHIFT                  0
# efine PMIC_RG_LSRAM1_DSN_DBIfine PMIC_RG_L_RG_LSRAM1_DSN_ESET_HW0_OP_EN_MASK   0x1
#defie
#LDfine PMIC_RG_LASK  SRAM1_DSN_ESETSG_LDO_VCN18_ULP_SHIFT      efine PMIC_RG_LASK  SRAM1_DSN_FPIT_SHIFT                  0
# efine PMIC_RG_LSRAM1_DSN_DXIfine PMIC_RG_L_RG_LSRAM1_DSN_FPIT_HW0_OP_EN_MASK   0x1
#defie
#LDfine PMIC_RG_LASK  SRAM1_DSN_FPITSG_LDO_VCN18_ULP_SHIFT      DO_VCN13_SW_OP_G_MASK  SRAM_OTHERSFHIFT                   0
# efine PMIC_RG_LSRAM_OTHERSF_OP_CFG_CLR_ADDR          SRAM_OTHERSFHIF           \
	MT6359_LDOdefine PMIC_RG_LDO_VCN18_SRAM_OTHERSFHIFSG_LDO_VCN18_ULP_SHIFT  _CFG_CLR_ADDR          SRAM_OTHERSF_EN_SHIFT                  efine PMIC_RG_LSRAM_OTHERSF_OP_CFG_CLR_ADDR          SRAM_OTHERSF              \
	MT6359_LDOdefine PMIC_RG_LDO_VCN18_SRAM_OTHERSF   SG_LDO_VCN18_ULP_SHIFT  fine PMIC_RG_LDO_VCN18_SRAM_OTHERSF18_OP_CFG_CLR_SHIFT        efine PMIC_RG_LSRAM_OTHERSF_OPfine PMIC_RG_LDO_VCN18_SRAM_OTHERSF18_OP_MICE3S9_OC_MODE_ADDR MON
#define PMIC_O_VCN18_SRAM_OTHERSF18_OP_                 0x1
e PMIC_RG_LDO_VO_VCN18_SRAM_OTHERSF9_EN_SHIFT                 efine PMIC_RG_LSRAM_OTHERSF_OPfine PMIC_RG_LDO_VCN18_SRAM_OTHERSF               \
	MT6359_LDdefine PMIC_RG_LDO_VCN18_SRAM_OTHERSF    ASK                    efine PMIC_RG_LDO_VCN18SRAM_OTHERSFCFG_SHIFT                  efine PMIC_RG_LSRAM_OTHERSF_OPfine PMIC_RG_LDO_VCN18_SRAM_OTHERSF                 _OCFB_EN_Adefine PMIC_RG_LDO_VCN18_SRAM_OTHERSF                      E3S  ne PMIC_RG_LDO_VCN18_HWSRAM_OTHERSF  
EL_SHIFT                efine PMIC_RG_LSRAM_OTHERSF_OPfine PMIC_RG_LDO_VCN18_SRAM_OTHERSF               \
	MT6359_LDdefine PMIC_RG_LDO_VCN18_SRAM_OTHERSF                         0xne PMIC_RG_LDO_VCN18_HWSRAM_OTHERSF   LP_SHIFT                efine PMIC_RG_LSRAM_OTHERSF_OPfine PMIC_RG_LDO_VCN18_SRAM_OTHERSF               \
	MT6359_LDdefine PMIC_RG_LDO_VCN18_SRAM_OTHERSF                         0xefine PMIC_RG_LDO_VCN18SRAM_OTHERSF_VCN18_HW10_OP_CFG_SADDR   efine PMIC_RG_LSRAM_OTHERSF_OPfine PMIC_RG_LDO_VCN18_SRAM_OTHERSFN
#define PMICE3S9_OC_MODE_MON
#define PMIC_O_VCN18_SRAM_OTHERSFN
#define P                efine PMIC_RG_LDO_VCN18SRAM_OTHERSF \
EL_SHIFT                efine PMIC_RG_LSRAM_OTHERSF_OPfine PMIC_RG_LDO_VCN18_SRAM_OTHERSF               \
	MT6359_LD1
#define PMIC_RG_LDO_VCNSRAM_OTHERSF                         0x
e PMIC_RG_LDO_VO_VCN18_SRAM_OTHERSFR2R_PDN_DISFT              efine PMIC_RG_LSRAM_OTHERSF_OPfine PMIC_RG_LDO_VCN18_SRAM_OTHERSFR2R_PDN_DISF       \
	MT635define PMIC_RG_LDO_VCN18_SRAM_OTHERSFR2R_PDN_DISF               
ne PMIC_RG_LDO_VCN18_HWSRAM_OTHERSF_OC_TSEL_SHIFT             efine PMIC_RG_LSRAM_OTHERSF_OPfine PMIC_RG_LDO_VCN18_SRAM_OTHERSFC             \
	MT6359_LDOdefine PMIC_RG_LDO_VCN18_SRAM_OTHERSFC          ASK             
#define PMIC_RG_LDOSRAM_OTHERSF_SHIFT                        Oefine PMIC_RG_LSRAM_OTHERSF   \
	MT6359_LDO_VCN1SRAM_OTHERSF_SHIFSHIFT                   15
#define PMIC_RG_VCN1SRAM_OTHERSF_SHIFSG_LDO_VCN18_ULP_SHIFT    e PMIC_RG_LDO_VDA_VSRAM_OTHERSF_SIC_RG_LDO_VCN18_OCFB_EN_C_RG_efine PMIC_RG_LSRAM_OTHERSF   \
	MT6359_LDO_VCN1SRAM_OTHERSF_SCFG_SHIFT                   1
#define PMIC_RG_VCN1SRAM_OTHERSF_SCFG_G_LDO_VCN18_HW10_OP_CFG_Sdefine PMIC_RG_VCN1SRAM_OTHERSF_SSET_SHIFT                  0
efine PMIC_RG_LSRAM_OTHERSF   \
	MT6359_LDO_VCN1SRAM_OTHERSF_S     \
	MT6359_LDO_VCN18_OP_C
#define PMIC_RG_VCN1SRAM_OTHERSF_S                      0xFFFF
0x1
#define PMIC_DASRAM_OTHERSF SHIFT                        Oefine PMIC_RG_LSRAM_OTHERSF   \
	MT6359_LDO_VCN1SRAM_OTHERSFVCN18_HW0_OP_EN_MASK   0x1
#def
#define PMIC_RG_VCN1SRAM_OTHERSFVCN18SG_LDO_VCN18_ULP_SHIFT    N
#define PMIC_DA_VSRAM_OTHERSFVCIC_RG_LDO_VCN18_OCFB_EN_C_RG_efine PMIC_RG_LSRAM_OTHERSF   \
	MT6359_LDO_VCN1SRAM_OTHERSFVCCFG_SHIFT                   1
#define PMIC_RG_VCN1SRAM_OTHERSFVCCFG_G_LDO_VCN18_HW10_OP_CFG_S0x1
#define PMIC_DASRAM_OTHERSFCFG_SHIFT                  _RG_efine PMIC_RG_LSRAM_OTHERSF   \
	MT6359_LDO_VCN1SRAM_OTHERSF                 _OCFB_EN_ADDR 
#define PMIC_RG_VCN1SRAM_OTHERSF                      E3S      #define PMIC_RG_LDOSRAM_OTHERSF_VCN18_HW10_OP_CFG_SADDR       efine PMIC_RG_LSRAM_OTHERSF   \
	MT6359_LDO_VCN1SRAM_OTHERSFN
#define PMICE3S9_OC_MODE_ADDRMON
#define PMIC_DA_VSRAM_OTHERSFN
#define P                    6
#define PMIC_DA_VSRAM_OTHERSFVSLEE   _SHIFT                 efine PMIC_RG_LSRAM_OTHERSF   \
	MT6359_LDO_VCN1SRAM_OTHERSFVSLEE   _SHMICE3S9_OC_MODE_ADDR
#define PMIC_RG_VCN1SRAM_OTHERSFVSLEE   _SH                    8efine PMIC_RG_VCN1SRAM_OTHERSFR2R_PDN_T                  _RG_efine PMIC_RG_LSRAM_OTHERSF   \
	MT6359_LDO_VCN1SRAM_OTHERSFR2R_PDN_         _OCFB_EN_ADDR 
#define PMIC_RG_VCN1SRAM_OTHERSFR2R_PDN_                 0x1
#define PMIC_RG_LVCN1SRAM_OTHERSFTRAC  NDISFHIFT                efine PMIC_RG_LSRAM_OTHERSF   \
	MT6359_LDO_VCN1SRAM_OTHERSFTRAC  NDISFHIF         _OCFB_EN
#define PMIC_RG_VCN1SRAM_OTHERSFTRAC  NDISFHIF                 
e PMIC_RG_LDO_VO_VCN18_SRAM_OTHERSFVO _SH LEE  T              efine PMIC_RG_LSRAM_OTHERSFVO _SFG_CLR_ADDR            SRAM_OTHERSFVO _SH LEE           _OCFB_
#7_VCN18_SW_OP_CFG_MASK  SRAM_OTHERSFVO _SH LEE                 DO_VCN13_SW_OP_ASK  SRAM_OTHERSFWDTDBGRVO _SHT                efine PMIC_RG_LSRAM_OTHERSFVO _SFG_CLR_ADDR    ASK  SRAM_OTHERSFWDTDBGRVO _SH         _OCFB_EN
#7_VCN18_SW_OP_CFASK  SRAM_OTHERSFWDTDBGRVO _SH                 efine PMIC_RG_LVCN1SRAM_OTHERSFVO _SHGRAYHIFT                 efine PMIC_RG_LSRAM_OTHERSFVO _Sdefine PMIC_RG_VCN1SRAM_OTHERSFVO _SHGRAYHMICE3S9_OC_MODE_ADDR
#7_VCN18_SW_OP_CFVCN1SRAM_OTHERSFVO _SHGRAYH                 0x1e PMIC_RG_LDO_VDA_VSRAM_OTHERSFVO _SHT                        efine PMIC_RG_LSRAM_OTHERSFVO _Sdefine PMIC_RG_VCN1SRAM_OTHERSFVO _SHSHIFT                   1
#7_VCN18_SW_OP_CFVCN1SRAM_OTHERSFVO _SHG_LDO_VCN18_HW10_OP_CFG_Sefine PMIC_RG_LDO_VCN18SRAM_OTHERSFSFCHG_FRATSHIFT            efine PMIC_RG_LSRAM_OTHERSFSFCHGfine PMIC_RG_LDO_VCN18SRAM_OTHERSFSFCHG_FRATSH         _OCFB_
#7_VCN18_SW_OP_CFG_MASK  SRAM_OTHERSFSFCHG_FRATSH               FG_CLR_ADDR            SRAM_OTHERSFSFCHG_FHIFT                efine PMIC_RG_LSRAM_OTHERSFSFCHGfine PMIC_RG_LDO_VCN18SRAM_OTHERSFSFCHG_F	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_OTHERSFSFCHG_F	MTASK              #define PMIC_RG_LDO_VCNSRAM_OTHERSFSFCHG_RRATSHIFT            efine PMIC_RG_LSRAM_OTHERSFSFCHGfine PMIC_RG_LDO_VCN18SRAM_OTHERSFSFCHG_RRATSH       \
	MT635
#7_VCN18_SW_OP_CFG_MASK  SRAM_OTHERSFSFCHG_RRATSH               efine PMIC_RG_LDO_VCN18SRAM_OTHERSFSFCHG_RHIFT                efine PMIC_RG_LSRAM_OTHERSFSFCHGfine PMIC_RG_LDO_VCN18SRAM_OTHERSFSFCHG_R	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_OTHERSFSFCHG_RHIF                 
ne PMIC_RG_LDO_VCN18_HWSRAM_OTHERSFNVSRTRANSRT10_OP_CFG_SADDR efine PMIC_RG_LSRAM_OTHERSFDVSe PMIC_RG_LDO_VCN18_HWSRAM_OTHERSFNVSRTRANSRT106359_LDO_VCN18MON
#define PMIC_O_VCN18_SRAM_OTHERSFNVSRTRANSRT10              FG_CLR_ADDR            SRAM_OTHERSFNVSRTRANSRCTRSHT           efine PMIC_RG_LSRAM_OTHERSFDVSe PMIC_RG_LDO_VCN18_HWSRAM_OTHERSFNVSRTRANSRCTRSH         _OCMON
#define PMIC_O_VCN18_SRAM_OTHERSFNVSRTRANSRCTRSH            ne PMIC_RG_LDO_VCN18_HWSRAM_OTHERSFNVSRTRANSRONCEHT           efine PMIC_RG_LSRAM_OTHERSFDVSe PMIC_RG_LDO_VCN18_HWSRAM_OTHERSFNVSRTRANSRONCEH         _OC
#define PMIC_RG_DO_VCN18SRAM_OTHERSFDVSRTRANSRONCEH            efine PMIC_RG_LDO_VCN18SRAM_OTHERSFMON
#define PMIC_DA_VCN18_Oefine PMIC_RG_LSRAM_OTHERSF   	Mx1
#define PMIC_RG_LDOSRAM_OTHERSFMON
#defin6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMON
#defin     0x1
#define FG_CLR_ADDR            SRAM_OTHERSFMO_EN_SHIFT                efine PMIC_RG_LSRAM_OTHERSF   	Mx1
#define PMIC_RG_LDOSRAM_OTHERSFMO    \
	MT6359_LDO_VCN18_O
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO    \
	MASK              define PMIC_RG_DO_VCN18SRAM_OTHERSFMOEN_SHIFT                 efine PMIC_RG_LSRAM_OTHERSF   	Mx1
#define PMIC_RG_LDOSRAM_OTHERSFMO   \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO   \
	MTASK              efine PMIC_RG_LDO_VCN18SRAM_OTHERSFMOEN_SHIFT                 efine PMIC_RG_LSRAM_OTHERSF   	Mx1
#define PMIC_RG_LDOSRAM_OTHERSFMO   \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO   \
	MTASK              efine PMIC_RG_LDO_VCN18SRAM_OTHERSFMOEN_SHIFT                 efine PMIC_RG_LSRAM_OTHERSF   	Mx1
#define PMIC_RG_LDOSRAM_OTHERSFMO   \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO   \
	MTASK              ne PMIC_RG_LDO_VCN18_HWSRAM_OTHERSFMO18_CON1
#define PMIC_RG_Lefine PMIC_RG_LSRAM_OTHERSF   	Mx1
#define PMIC_RG_LDOSRAM_OTHERSFMOADDR      ine PMIC_DA_VCN
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMOADDR                     ne PMIC_RG_LDO_VCN18_HWSRAM_OTHERSFMOICC_RG_LDO_VCN33_2_HW11_ efine PMIC_RG_LSRAM_OTHERSF   	Mx1
#define PMIC_RG_LDOSRAM_OTHERSFMORG_LDO_VCN18_OC_TSEL_SHIF
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMORG_LDO_V                 efine PMIC_RG_LDO_VCN18SRAM_OTHERSFMO_VCN18_HW0_OOP_MODE_SHIFTefine PMIC_RG_LSRAM_OTHERSF   	Mx1
#define PMIC_RG_LDOSRAM_OTHERSFMO_RG_LDO_VCN18_OP_EN
#defi
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO_RG_LDO_G_LDO_VCN18_HW10_#define PMIC_RG_LDO_VCNSRAM_OTHERSFMO        9C_RG_LDO_VCN18_Hefine PMIC_RG_LSRAM_OTHERSF   	Mx1
#define PMIC_RG_LDOSRAM_OTHERSFMO    2CPFG_SADDR          
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO    2CPF                 efine PMIC_RG_LDO_VCN18SRAM_OTHERSFMO_ADDR                   \efine PMIC_RG_LSRAM_OTHERSF   	Mx1
#define PMIC_RG_LDOSRAM_OTHERSFMO       RR             3_2
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO       R                 efine PMIC_RG_LDO_VCN18SRAM_OTHERSFMO N
#define PMIC_DA_VCN18_efine PMIC_RG_LSRAM_OTHERSF   	Mx1
#define PMIC_RG_LDOSRAM_OTHERSFMO N
#defin6359_LDO_VCN18_O
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO N
#defin     0x1
#define
e PMIC_RG_LDO_VO_VCN18_SRAM_OTHERSFMO _EN_SHIFT               efine PMIC_RG_LSRAM_OTHERSF   	Mx1
#define PMIC_RG_LDOSRAM_OTHERSFMO     \
	MT6359_LDO_VCN18_
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO     \
	MASK             
define PMIC_RG_DO_VCN18SRAM_OTHERSFMO EN_SHIFT                efine PMIC_RG_LSRAM_OTHERSF   	Mx1
#define PMIC_RG_LDOSRAM_OTHERSFMO    \
	MT6359_LDO_VCN18_O
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO    \
	MTASK             
efine PMIC_RG_LDO_VCN18SRAM_OTHERSFMO EN_SHIFT                efine PMIC_RG_LSRAM_OTHERSF   	Mx1
#define PMIC_RG_LDOSRAM_OTHERSFMO    \
	MT6359_LDO_VCN18_O
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO    \
	MTASK             
efine PMIC_RG_LDO_VCN18SRAM_OTHERSFMO EN_SHIFT                efine PMIC_RG_LSRAM_OTHERSF   	Mx1
#define PMIC_RG_LDOSRAM_OTHERSFMO    \
	MT6359_LDO_VCN18_O
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO    \
	MTASK             
ne PMIC_RG_LDO_VCN18_HWSRAM_OTHERSF1P_EN_SHIFT                efine PMIC_RG_LSRAM_OTHERSF   	Mx1
#define PMIC_RG_LDOSRAM_OTHERSF      \
	MT6359_LDO_VCN18_O
#define PMIC_RG_DO_VCN18SRAM_OTHERSFS     \
	                 0
ne PMIC_RG_LDO_VCN18_HWSRAM_OTHERSFO\
	MTAFT                 1efine PMIC_RG_LSRAM_OTHERSF   	M9AFTe PMIC_RG_LDO_VCN18_HWSRAM_OTHERSFO\
	MTAFT 8_OP_CFG
#define 
#LDO_VCN18_SW_OP_CFG_MASK  SRAM_OTHERSFO\
	MTAFT      0x1
#define FG_CLR_ADDR            SRAM_OTHERSFOHIFT                  14
#efine PMIC_RG_LSRAM_OTHERSF   	M9   O_VCN13_SW_OP_G_MASK  SRAM_OTHERSFOHIFT     8_OP_CFG
#define 
#LDO_VCN18_SW_OP_CFG_MASK  SRAM_OTHERSFO\
	MT         0x1
#define DO_VCN13_SW_OP_G_MASK  SRAM_OTHERSFMON
#deSHIFT               efine PMIC_RG_LSRAM_OTHERSFO\
SHIG_CLR_ADDR            SRAM_OTHERSFMON
#deSHIF6359_LDO_VCN18_O
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMON
#deSHIFASK             FG_CLR_ADDR            SRAM_OTHERSFMO_EN_SSHIFT               efine PMIC_RG_LSRAM_OTHERSFO\
SHIG_CLR_ADDR            SRAM_OTHERSFMO \
	MT6359_LDO_VCN18_OP_C
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO \
	MT635ASK             
efine PMIC_RG_DO_VCN18SRAM_OTHERSFMO   \
SHIFT               efine PMIC_RG_LSRAM_OTHERSFO\
SHIG_CLR_ADDR            SRAM_OTHERSFMO\
	MT6359_LDO_VCN18_OP_CF
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO\
	MT6359ASK             efine PMIC_RG_LDO_VCN18SRAM_OTHERSFMOEN_SHSHIFT               efine PMIC_RG_LSRAM_OTHERSFO\
SHIG_CLR_ADDR            SRAM_OTHERSFMO\
	MT6359_LDO_VCN18_OP_CF
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO\
	MT6359ASK             efine PMIC_RG_LDO_VCN18SRAM_OTHERSFMOEN_SHSHIFT               efine PMIC_RG_LSRAM_OTHERSFO\
SHIG_CLR_ADDR            SRAM_OTHERSFMO\
	MT6359_LDO_VCN18_OP_CF
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO\
	MT6359ASK             ne PMIC_RG_LDO_VCN18_HWSRAM_OTHERSFMO18_COSHIFT               efine PMIC_RG_LSRAM_OTHERSFO\
SHIG_CLR_ADDR            SRAM_OTHERSFMO   \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMOADDR 6359ASK             ne PMIC_RG_LDO_VCN18_HWSRAM_OTHERSFMOICC_RSHIFT               efine PMIC_RG_LSRAM_OTHERSFO\
SHIG_CLR_ADDR            SRAM_OTHERSFMO   \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMORG_LD6359ASK             efine PMIC_RG_LDO_VCN18SRAM_OTHERSFMO_VCN1SHIFT               efine PMIC_RG_LSRAM_OTHERSFO\
SHIG_CLR_ADDR            SRAM_OTHERSFMO   \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO_RG_L6359ASK             #define PMIC_RG_LDO_VCNSRAM_OTHERSFMO     SHIFT               efine PMIC_RG_LSRAM_OTHERSFO\
SHIG_CLR_ADDR            SRAM_OTHERSFMO   \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO    26359ASK             efine PMIC_RG_LDO_VCN18SRAM_OTHERSFMO_ADDRSHIFT               efine PMIC_RG_LSRAM_OTHERSFO\
SHIG_CLR_ADDR            SRAM_OTHERSFMO   \
	MT6359_LDO_VCN18_OP
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO     6359ASK             efine PMIC_RG_LDO_VCN18SRAM_OTHERSFMO N
#deSHIFT              efine PMIC_RG_LSRAM_OTHERSFO\
SHIG_CLR_ADDR            SRAM_OTHERSFMO N
#deSHIF6359_LDO_VCN18_
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO N
#de6359ASK            
e PMIC_RG_LDO_VO_VCN18_SRAM_OTHERSFMO _EN_SSHIFT              efine PMIC_RG_LSRAM_OTHERSFO\
SHIG_CLR_ADDR            SRAM_OTHERSFMO  \
	MT6359_LDO_VCN18_OP_
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO     \6359ASK            
define PMIC_RG_DO_VCN18SRAM_OTHERSFMO    \
SHIFT              efine PMIC_RG_LSRAM_OTHERSFO\
SHIG_CLR_ADDR            SRAM_OTHERSFMO \
	MT6359_LDO_VCN18_OP_C
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO    \
6359ASK            
efine PMIC_RG_LDO_VCN18SRAM_OTHERSFMO EN_SHSHIFT              efine PMIC_RG_LSRAM_OTHERSFO\
SHIG_CLR_ADDR            SRAM_OTHERSFMO \
	MT6359_LDO_VCN18_OP_C
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO    \
6359ASK            
efine PMIC_RG_LDO_VCN18SRAM_OTHERSFMO EN_SHSHIFT              efine PMIC_RG_LSRAM_OTHERSFO\
SHIG_CLR_ADDR            SRAM_OTHERSFMO \
	MT6359_LDO_VCN18_OP_C
#define PMIC_RG_DO_VCN18SRAM_OTHERSFMO    \
6359ASK            
ne PMIC_RG_LDO_VCN18_HWSRAM_OTHERSF1P_EN_SHIFT                efine PMIC_RG_LSRAM_OTHERSFO\
SHIG_CLR_ADDR            SRAM_OTHERSF   \
	MT6359_LDO_VCN18_OP_C
#define PMIC_RG_DO_VCN18SRAM_OTHERSFS     T635ASK              dne PMIC_RG_LDO_VCN18_HWSRAM_OTHERSFO\
6359AFT                 efine PMIC_RG_LSRAM_OTHERSFO\
SHI9AFTe PMIC_RG_LDO_VCN18_HWSRAM_OTHERSFO\
6359AFT 8_OP_CFG
#define
#LDO_VCN18_SW_OP_CFG_MASK  SRAM_OTHERSFO\
6359AFT ASK             FG_CLR_ADDR            SRAM_OTHERSFOHIT                 14
#deefine PMIC_RG_LSRAM_OTHERSFO\
SHI9   O_VCN13_SW_OP_G_MASK  SRAM_OTHERSFOHIT       8_OP_CFG
#define
#LDO_VCN18_SW_OP_CFG_MASK  SRAM_OTHERSFO\
6359         0x1
#defineFG_CLR_ADDR            SRAM_OTHERSFTRAC  SHIFT                efine PMIC_RG_LSRAM_OTHERSFTRAC DO_VCN13_SW_OP_G_MASK  SRAM_OTHERSFTRAC  SHIMT6359_LDO_VCN18_O
#define PMIC_RG_DO_VCN18SRAM_OTHERSFTRAC  SHI                 0DO_VCN13_SW_OP_G_MASK  SRAM_OTHERSFTRAC  EL_SHIFT             efine PMIC_RG_LSRAM_OTHERSFTRAC DO_VCN13_SW_OP_G_MASK  SRAM_OTHERSFTRAC          \
	MT6359_LDOdefine PMIC_RG_LDO_VCN18_SRAM_OTHERSFTRAC       ASK             fine PMIC_RG_LDO_VCN18_SRAM_OTHERSFVO _SHDELTAFT              efine PMIC_RG_LSRAM_OTHERSFTRAC fine PMIC_RG_LDO_VCN18_SRAM_OTHERSFVO _SHDELTAF_LDO_VCN18_OP_C
#_VCN18_SW_OP_CFG_MASK  SRAM_OTHERSFVO _SHDELTAF               FG_CLR_ADDR            SRAM_OTHERSFVO _SHOFF FT               efine PMIC_RG_LSRAM_OTHERSFTRAC fine PMIC_RG_LDO_VCN18_SRAM_OTHERSFVO _SHOFF FT          _OCFB
#7_VCN18_SW_OP_CFG_MASK  SRAM_OTHERSFVO _SHOFF FT               efine PMIC_RG_LDO_VCN18SRAM_OTHERSFVO _SHL_RG_LDO_VCN18_OCFB_Eefine PMIC_RG_LSRAM_OTHERSFTRAC efine PMIC_RG_LDO_VCN18SRAM_OTHERSFVO _SHL_RMT6359_LDO_VCN18_O
#7_VCN18_SW_OP_CFG_MASK  SRAM_OTHERSFVO _SHLG_G_LDO_VCN18_HW10_OFG_CLR_ADDR            SRAM_OTHERSFVO _SHH_RG_LDO_VCN18_OCFB_Eefine PMIC_RG_LSRAM_OTHERSFTRAC efine PMIC_RG_LDO_VCN18SRAM_OTHERSFVO _SHH_RMT6359_LDO_VCN18_O
#7_VCN18_SW_OP_CFG_MASK  SRAM_OTHERSFVO _SHHG_G_LDO_VCN18_HW10_Oefine PMIC_RG_LDO_VCN18SRAM_OTHERSFSSHU_SHIFT                 efine PMIC_RG_LSRAM_OTHERSFSSHU_fine PMIC_RG_LDO_VCN18SRAM_OTHERSFSSHU_SHIFMT6359_LDO_VCN18_O
#define PMIC_RG_DO_VCN18SRAM_OTHERSFSSHU_SHIFG_LDO_VCN18_HW10_OFG_CLR_ADDR            SRAM_OTHERSFSSHU_SVO _SHT              efine PMIC_RG_LSRAM_OTHERSFSSHU_fine PMIC_RG_LDO_VCN18SRAM_OTHERSFSSHU_SVO _SHSHIFT          
#7_VCN18_SW_OP_CFG_MASK  SRAM_OTHERSFSSHU_SVO _SHASK            
VCN18_SW_OP_CFG_MASK  SRAM_OTHERSFSSHU_S LEE  VO _SHHIFT     efine PMIC_RG_LSRAM_OTHERSFSSHU_fine PMIC_RG_LDO_VCN18SRAM_OTHERSFSSHU_S LEE  VO _SHHIFSHIFT 
#define PMIC_RG_DO_VCN18SRAM_OTHERSFSSHU_S LEE  VO _SHHIFASK   efine PMIC_RG_LDO_VCN18SRAM_OTHERSFSSHU_SVO _SH LEE  T        efine PMIC_RG_LSRAM_OTHERSFSSHU_fine PMIC_RG_LDO_VCN18SRAM_OTHERSFSSHU_SVO _SH LEE           
#7_VCN18_SW_OP_CFG_MASK  SRAM_OTHERSFSSHU_SVO _SHALEE           efine PMIC_RG_LDO_VCN18SRAM_OTHERSFBTS   HIFT                 efine PMIC_RG_LSRAM_OTHERSFBTe PMIC_RG_LDO_VCN18_HWSRAM_OTHERSFBTS   HIFMT6359_LDO_VCN18_O
#define PMIC_RG_DO_VCN18SRAM_OTHERSFBTS   HIFG_LDO_VCN18_HW10_OFG_CLR_ADDR            SRAM_OTHERSFBTS   VO _SHT              efine PMIC_RG_LSRAM_OTHERSFBTe PMIC_RG_LDO_VCN18_HWSRAM_OTHERSFBTS   VO _SHSHIFT          
#7_VCN18_SW_OP_CFG_MASK  SRAM_OTHERSFBTS   VO _SHASK            
VCN18_SW_OP_CFG_MASK  SRAM_OTHERSFSPISHIFT                  _efine PMIC_RG_LSRAM_OTHERSFSPIVCN18_SW_OP_CFG_MASK  SRAM_OTHERSFSPISHIFMICE3S9_OC_MODE_ADDR
#define PMIC_RG_G_MASK  SRAM_OTHERSFSPISHIF                 0x1e PMIC_RG_LDO_VG_MASK  SRAM_OTHERSFSPISVO _SHT                efine PMIC_RG_LSRAM_OTHERSFSPIVCN18_SW_OP_CFG_MASK  SRAM_OTHERSFSPISVO _SH         _OCFB_EN
#7_VCN18_SW_OP_CFG_MASK  SRAM_OTHERSFSPISVO _SHASK              define PMIC_RG_DO_VCN18SRAM_MDSHIFT                        O  efine PMIC_RG_LSRAM_MDS_OP_CFG_CLR_ADDR          SRAM_MDSHIF_HW0_OP_EN_MASK   0x1
#defie
#define PMIC_RG_DO_VCN18SRAM_MDSHIFSG_LDO_VCN18_ULP_SHIFT      DO_VCN13_SW_OP_G_MASK  SRAM_MDSSET_SHIFT                  0
  efine PMIC_RG_LSRAM_MDS_OP_CFG_CLR_ADDR          SRAM_MDS     \
	MT6359_LDO_VCN18_OP_Cie
#define PMIC_RG_DO_VCN18SRAM_MDS                      0xFFFF
  define PMIC_RG_DO_VCN18SRAM_MDS18_OP_CFG_CLR_SHIFT        0
  efine PMIC_RG_LSRAM_MDS_OPdefine PMIC_RG_DO_VCN18SRAM_MDS18_OP_SHIFT                   1
#efine PMIC_RG_LDO_VCN18SRAM_MDS18_OP_                   0xFFFF_CFG_CLR_ADDR          SRAM_MDS9_EN_SHIFT                 0
  efine PMIC_RG_LSRAM_MDS_OPdefine PMIC_RG_DO_VCN18SRAM_MDS               \
	MT6359_LD_Cie
#define PMIC_RG_DO_VCN18SRAM_MDS    ASK                        efine PMIC_RG_LDO_VCN18SRAM_MDSCFG_SHIFT                  _RG_efine PMIC_RG_LSRAM_MDS_OPdefine PMIC_RG_DO_VCN18SRAM_MDS                 _OCFB_EN_ADDR 
#define PMIC_RG_DO_VCN18SRAM_MDS        ASK                    ne PMIC_RG_LDO_VCN18_HWSRAM_MDS  
EL_SHIFT                _RG_efine PMIC_RG_LSRAM_MDS_OPdefine PMIC_RG_DO_VCN18SRAM_MDS               \
	MT6359_LDDDR 
#define PMIC_RG_DO_VCN18SRAM_MDS                         0xxxxxne PMIC_RG_LDO_VCN18_HWSRAM_MDS   LP_SHIFT                _RG_efine PMIC_RG_LSRAM_MDS_OPdefine PMIC_RG_DO_VCN18SRAM_MDS               \
	MT6359_LDDDR 
#define PMIC_RG_DO_VCN18SRAM_MDS                         0xxxxxefine PMIC_RG_LDO_VCN18SRAM_MDS_VCN18_HW10_OP_CFG_SADDR       efine PMIC_RG_LSRAM_MDS_OPdefine PMIC_RG_DO_VCN18SRAM_MDSN
#define PMICE3S9_OC_MODE_ADDRMON
#define PMIC_DO_VCN18SRAM_MDSN
#define P                    8efine PMIC_RG_DO_VCN18SRAM_MDS \
EL_SHIFT                _RG_efine PMIC_RG_LSRAM_MDS_OPdefine PMIC_RG_DO_VCN18SRAM_MDS               \
	MT6359_LDADDRMO#define PMIC_RG_LDO_VCNSRAM_MDS                         0xxxxx
e PMIC_RG_LDO_VO_VCN18_SRAM_MDSR2R_PDN_DISFT              _RG_efine PMIC_RG_LSRAM_MDS_OPdefine PMIC_RG_DO_VCN18SRAM_MDSR2R_PDN_DISF       \
	MT635ADDRMOdefine PMIC_RG_DO_VCN18SRAM_MDSR2R_PDN_DISF                 0x
ne PMIC_RG_LDO_VCN18_HWSRAM_MDS_OC_TSEL_SHIFT             _RG_efine PMIC_RG_LSRAM_MDS_OPdefine PMIC_RG_DO_VCN18SRAM_MDSC             \
	MT6359_LDOADDRMOdefine PMIC_RG_DO_VCN18SRAM_MDSC          ASK               0x
#define PMIC_RG_LDOSRAM_MDS_SHIFT                        O_RG_efine PMIC_RG_LSRAM_MDS   \
	MT6359_LDO_VCN1SRAM_MDS_SHIF_HW0_OP_EN_MASK   0x1
#defie N
#define PMIC_RG_VCN1SRAM_MDS_SHIFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VDA_VSRAM_MDS_SIC_RG_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMIC_RG_LSRAM_MDS   \
	MT6359_LDO_VCN1SRAM_MDS_SCFG_SHIFT                   1ie N
#define PMIC_RG_VCN1SRAM_MDS_SCFG_G_LDO_VCN18_HW10_OP_CFG_SSSSSdefine PMIC_RG_VCN1SRAM_MDS_SSET_SHIFT                  0
  G_efine PMIC_RG_LSRAM_MDS   \
	MT6359_LDO_VCN1SRAM_MDS_S     \
	MT6359_LDO_VCN18_OP_Cie N
#define PMIC_RG_VCN1SRAM_MDS_S                      0xFFFF
  F
0x1
#define PMIC_DASRAM_MDS SHIFT                        O_RG_efine PMIC_RG_LSRAM_MDS   \
	MT6359_LDO_VCN1SRAM_MDSVCN18_HW0_OP_EN_MASK   0x1
#defie N
#define PMIC_RG_VCN1SRAM_MDSVCN18SG_LDO_VCN18_ULP_SHIFT        N
#define PMIC_DA_VSRAM_MDSVCIC_RG_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMIC_RG_LSRAM_MDS   \
	MT6359_LDO_VCN1SRAM_MDSVCCFG_SHIFT                   1ie N
#define PMIC_RG_VCN1SRAM_MDSVCCFG_G_LDO_VCN18_HW10_OP_CFG_SSSSS0x1
#define PMIC_DASRAM_MDSCFG_SHIFT                  _RG__RG_efine PMIC_RG_LSRAM_MDS   \
	MT6359_LDO_VCN1SRAM_MDS                 _OCFB_EN_ADDR ie N
#define PMIC_RG_VCN1SRAM_MDS        ASK                        #define PMIC_RG_LDOSRAM_MDS_VCN18_HW10_OP_CFG_SADDR       _RG_efine PMIC_RG_LSRAM_MDS   \
	MT6359_LDO_VCN1SRAM_MDSN
#define PMICE3S9_OC_MODE_ADDRie N
#N
#define PMIC_DA_VSRAM_MDSN
#define P                        6
#define PMIC_DA_VSRAM_MDSVSLEE   _SHIFT                 _RG_efine PMIC_RG_LSRAM_MDS   \
	MT6359_LDO_VCN1SRAM_MDSVSLEE   _SHMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_VCN1SRAM_MDSVSLEE   _SH                        efine PMIC_RG_LVCN1SRAM_MDSR2R_PDN_T                  _RG__RG_efine PMIC_RG_LSRAM_MDS   \
	MT6359_LDO_VCN1SRAM_MDSR2R_PDN_         _OCFB_EN_ADDR ie N
#define PMIC_RG_VCN1SRAM_MDSR2R_PDN_                 0x1
#dddddefine PMIC_RG_LVCN1SRAM_MDSTRAC  NDISFHIFT                _RG_efine PMIC_RG_LSRAM_MDS   \
	MT6359_LDO_VCN1SRAM_MDSTRAC  NDISFHIF         _OCFB_ENie N
#define PMIC_RG_VCN1SRAM_MDSTRAC  NDISFHIF                     
e PMIC_RG_LDO_VO_VCN18_SRAM_MDSVO _SH LEE  T              _RG_efine PMIC_RG_LSRAM_MDSVO _SFG_CLR_ADDR            SRAM_MDSVO _SH LEE  MT6359_LDO_VCN18_OP
#7_VCN18_SW_OP_CFG_MASK  SRAM_MDSVO _SH LEE  G_LDO_VCN18_HW10_OPDO_VCN13_SW_OP_ASK  SRAM_MDSWDTDBGRVO _SHT                _RG_efine PMIC_RG_LSRAM_MDSVO _SFG_CLR_ADDR    ASK  SRAM_MDSWDTDBGRVO _SH         _OCFB_ENie N
#7_VCN18_SW_OP_CFASK  SRAM_MDSWDTDBGRVO _SH                     efine PMIC_RG_LVCN1SRAM_MDSVO _SHGRAYHIFT                 _RG_efine PMIC_RG_LSRAM_MDSVO _Sdefine PMIC_RG_VCN1SRAM_MDSVO _SHGRAYHMICE3S9_OC_MODE_ADDRie N
#7_VCN18_SW_OP_CFVCN1SRAM_MDSVO _SHGRAYHSG_LDO_VCN18_ULP_SHIFT  _CFG_CLR_ADDR  VCN1SRAM_MDSVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMIC_RG_LSRAM_MDSVO _Sdefine PMIC_RG_VCN1SRAM_MDSVO _SHSHIFT                   1ie N
#7_VCN18_SW_OP_CFVCN1SRAM_MDSVO _SHSG_LDO_VCN18_ULP_SHIFT       efine PMIC_RG_LDO_VCN18SRAM_MDS1FCHG_FRATSHIFT            _RG_efine PMIC_RG_LSRAM_MDSSFCHGfine PMIC_RG_LDO_VCN18SRAM_MDS1FCHG_FRATSHMT6359_LDO_VCN18_OP
#7_VCN18_SW_OP_CFG_MASK  SRAM_MDSSFCHG_FRATSH               FT  _CFG_CLR_ADDR  G_MASK  SRAM_MDSSFCHG_FHIFT                _RG_efine PMIC_RG_LSRAM_MDSSFCHGfine PMIC_RG_LDO_VCN18SRAM_MDS1FCHG_FHIF         _OCFB_ENie N
#define PMIC_RG_DO_VCN18SRAM_MDS1FCHG_FHIFSG_LDO_VCN18_ULP_SHIF#define PMIC_RG_LDO_VCNSRAM_MDSSFCHG_RRATSHIFT            _RG_efine PMIC_RG_LSRAM_MDSSFCHGfine PMIC_RG_LDO_VCN18SRAM_MDS1FCHG_RRATSH       \
	MT6358_OP
#7_VCN18_SW_OP_CFG_MASK  SRAM_MDSSFCHG_RRATSH                   efine PMIC_RG_LDO_VCN18SRAM_MDS1FCHG_RHIFT                _RG_efine PMIC_RG_LSRAM_MDSSFCHGfine PMIC_RG_LDO_VCN18SRAM_MDS1FCHG_RHIF         _OCFB_ENie N
#define PMIC_RG_DO_VCN18SRAM_MDS1FCHG_RHIF                     dne PMIC_RG_LDO_VCN18_HWSRAM_MDSNVSRTRANSRT10_OP_CFG_SADDR _RG_efine PMIC_RG_LSRAM_MDSDVSe PMIC_RG_LDO_VCN18_HWSRAM_MDSNVSRTRANSRT10MT6359_LDO_VCN18_O
#N
#define PMIC_DO_VCN18SRAM_MDSNVSRTRANSRT10              18_O

#define PMIC_DO_VCN18SRAM_MDSNVSRTRANSRCTRSHT           _RG_efine PMIC_RG_LSRAM_MDSDVSe PMIC_RG_LDO_VCN18_HWSRAM_MDSNVSRTRANSRCTRSH         _OC18_O
#N
#define PMIC_DO_VCN18SRAM_MDSNVSRTRANSRCTRSH                ne PMIC_RG_LDO_VCN18_HWSRAM_MDSNVSRTRANSRONCEHT           _RG_efine PMIC_RG_LSRAM_MDSDVSe PMIC_RG_LDO_VCN18_HWSRAM_MDSNVSRTRANSRONCEH         _OCie N
#define PMIC_RG_DO_VCN18SRAM_MDSDVSRTRANSRONCEH                efine PMIC_RG_LDO_VCN18SRAM_MDSMON
#define PMIC_DA_VCN18_O_RG_efine PMIC_RG_LSRAM_MDS   	Mx1
#define PMIC_RG_LDOSRAM_MDSMON
#defin         _OCFB_ENie N
#define PMIC_RG_DO_VCN18SRAM_MDSMON
#defin     0x1
#define 18_O

#define PMIC_DO_VCN18SRAM_MDSMO_EN_SHIFT                _RG_efine PMIC_RG_LSRAM_MDS   	Mx1
#define PMIC_RG_LDOSRAM_MDSMO    \
	MT6359_LDO_VCN18_Oie N
#define PMIC_RG_DO_VCN18SRAM_MDSMO    \
	MASK                  define PMIC_RG_DO_VCN18SRAM_MDSMOEN_SHIFT                 _RG_efine PMIC_RG_LSRAM_MDS   	Mx1
#define PMIC_RG_LDOSRAM_MDSMO   \
	MT6359_LDO_VCN18_OPie N
#define PMIC_RG_DO_VCN18SRAM_MDSMO   \
	MTASK                  efine PMIC_RG_LDO_VCN18SRAM_MDSMOEN_SHIFT                 _RG_efine PMIC_RG_LSRAM_MDS   	Mx1
#define PMIC_RG_LDOSRAM_MDSMO   \
	MT6359_LDO_VCN18_OPie N
#define PMIC_RG_DO_VCN18SRAM_MDSMO   \
	MTASK                  N
#define PMIC_DO_VCN18SRAM_MDSMOEN_SHIFT                 _RG_efine PMIC_RG_LSRAM_MDS   	Mx1
#define PMIC_RG_LDOSRAM_MDSMO   \
	MT6359_LDO_VCN18_OPie N
#define PMIC_RG_DO_VCN18SRAM_MDSMO   \
	MTASK                  ne PMIC_RG_LDO_VCN18_HWSRAM_MDSMO18_CON1
#define PMIC_RG_L_RG_efine PMIC_RG_LSRAM_MDS   	Mx1
#define PMIC_RG_LDOSRAM_MDSMOADDR      ine PMIC_DA_VCNie N
#define PMIC_RG_DO_VCN18SRAM_MDSMOADDR                         ne PMIC_RG_LDO_VCN18_HWSRAM_MDSMOICC_RG_LDO_VCN33_2_HW11_ _RG_efine PMIC_RG_LSRAM_MDS   	Mx1
#define PMIC_RG_LDOSRAM_MDSMORG_LDO_VCN18_OC_TSEL_SHIFie N
#define PMIC_RG_DO_VCN18SRAM_MDSMORG_LDO_V                     efine PMIC_RG_LDO_VCN18SRAM_MDSMO_VCN18_HW0_OOP_MODE_SHIFT_RG_efine PMIC_RG_LSRAM_MDS   	Mx1
#define PMIC_RG_LDOSRAM_MDSMO_RG_LDO_VCN18_OP_EN
#defiie N
#define PMIC_RG_DO_VCN18SRAM_MDSMO_RG_LDO_G_LDO_VCN18_HW10_____#define PMIC_RG_LDO_VCNSRAM_MDSMO        9C_RG_LDO_VCN18_H_RG_efine PMIC_RG_LSRAM_MDS   	Mx1
#define PMIC_RG_LDOSRAM_MDSMO    2CPFG_SADDR          ie N
#define PMIC_RG_DO_VCN18SRAM_MDSMO    2CPF                     efine PMIC_RG_LDO_VCN18SRAM_MDSMO_ADDR                   \_RG_efine PMIC_RG_LSRAM_MDS   	Mx1
#define PMIC_RG_LDOSRAM_MDSMO       RR             3_2ie N
#define PMIC_RG_DO_VCN18SRAM_MDSMO       R                     efine PMIC_RG_LDO_VCN18SRAM_MDSMO N
#define PMIC_DA_VCN18_O_RGefine PMIC_RG_LSRAM_MDS   	Mx1
#define PMIC_RG_LDOSRAM_MDSMO N
#defin         _OCFB_ENie 
#define PMIC_RG_DO_VCN18SRAM_MDSMO N
#defin     0x1
#define 18_
e PMIC_RG_LDO_VO_VCN18_SRAM_MDSMO _EN_SHIFT               O_RGefine PMIC_RG_LSRAM_MDS   	Mx1
#define PMIC_RG_LDOSRAM_MDSMO     \
	MT6359_LDO_VCN18_Oie 
#define PMIC_RG_DO_VCN18SRAM_MDSMO     \
	MASK                 
define PMIC_RG_DO_VCN18SRAM_MDSMO EN_SHIFT                 _RGefine PMIC_RG_LSRAM_MDS   	Mx1
#define PMIC_RG_LDOSRAM_MDSMO    \
	MT6359_LDO_VCN18_OPie 
#define PMIC_RG_DO_VCN18SRAM_MDSMO    \
	MTASK                 
efine PMIC_RG_LDO_VCN18SRAM_MDSMO EN_SHIFT                 _RGefine PMIC_RG_LSRAM_MDS   	Mx1
#define PMIC_RG_LDOSRAM_MDSMO    \
	MT6359_LDO_VCN18_OPie 
#define PMIC_RG_DO_VCN18SRAM_MDSMO    \
	MTASK                 
efine PMIC_RG_LDO_VCN18SRAM_MDSMO EN_SHIFT                 _RGefine PMIC_RG_LSRAM_MDS   	Mx1
#define PMIC_RG_LDOSRAM_MDSMO    \
	MT6359_LDO_VCN18_OPie 
#define PMIC_RG_DO_VCN18SRAM_MDSMO    \
	MTASK                 
ne PMIC_RG_LDO_VCN18_HWSRAM_MDS1P_EN_SHIFT                 _RGefine PMIC_RG_LSRAM_MDS   	Mx1
#define PMIC_RG_LDOSRAM_MDS      \
	MT6359_LDO_VCN18_OPie 
#define PMIC_RG_DO_VCN18SRAM_MDSS     \
	                 0    
ne PMIC_RG_LDO_VCN18_HWSRAM_MDS \
	MTAFT                 1 _RGefine PMIC_RG_LSRAM_MDS   	M9AFTe PMIC_RG_LDO_VCN18_HWSRAM_MDS \
	MTAFT R             3_2ie N
#LDO_VCN18_SW_OP_CFG_MASK  SRAM_MDS \
	MTAFT      0x1
#define 18_O

#define PMIC_DO_VCN18SRAM_MDSOHIFT                  14
# _RGefine PMIC_RG_LSRAM_MDS   	M9   O_VCN13_SW_OP_G_MASK  SRAM_MDSOHIFT     R             3_2ie N
#LDO_VCN18_SW_OP_CFG_MASK  SRAM_MDS \
	MT         0x1
#define 18_O

#define PMIC_DO_VCN18SRAM_MDSMON
#deSHIFT                _RGefine PMIC_RG_LSRAM_MDS   SHIG_CLR_ADDR            SRAM_MDSMON
#deSHIF6359_LDO_VCN18_OPie 
#define PMIC_RG_DO_VCN18SRAM_MDSMON
#deSHIFASK             18_O

#define PMIC_DO_VCN18SRAM_MDSMO_EN_SSHIFT                _RGefine PMIC_RG_LSRAM_MDS   SHIG_CLR_ADDR            SRAM_MDSMO \
	MT6359_LDO_VCN18_OP_CPie 
#define PMIC_RG_DO_VCN18SRAM_MDSMO \
	MT635ASK                 define PMIC_RG_DO_VCN18SRAM_MDSMO   \
SHIFT                _RGefine PMIC_RG_LSRAM_MDS   SHIG_CLR_ADDR            SRAM_MDSMO\
	MT6359_LDO_VCN18_OP_CFPie 
#define PMIC_RG_DO_VCN18SRAM_MDSMO\
	MT6359ASK                 efine PMIC_RG_LDO_VCN18SRAM_MDSMOEN_SHSHIFT                _RGefine PMIC_RG_LSRAM_MDS   SHIG_CLR_ADDR            SRAM_MDSMO\
	MT6359_LDO_VCN18_OP_CFPie 
#define PMIC_RG_DO_VCN18SRAM_MDSMO\
	MT6359ASK                 N
#define PMIC_DO_VCN18SRAM_MDSMOEN_SHSHIFT                _RGefine PMIC_RG_LSRAM_MDS   SHIG_CLR_ADDR            SRAM_MDSMO\
	MT6359_LDO_VCN18_OP_CFPie 
#define PMIC_RG_DO_VCN18SRAM_MDSMO\
	MT6359ASK                 ne PMIC_RG_LDO_VCN18_HWSRAM_MDSMO18_COSHIFT                _RGefine PMIC_RG_LSRAM_MDS   SHIG_CLR_ADDR            SRAM_MDSMO   \
	MT6359_LDO_VCN18_OPPie 
#define PMIC_RG_DO_VCN18SRAM_MDSMOADDR 6359ASK                 ne PMIC_RG_LDO_VCN18_HWSRAM_MDSMOICC_RSHIFT                _RGefine PMIC_RG_LSRAM_MDS   SHIG_CLR_ADDR            SRAM_MDSMO   \
	MT6359_LDO_VCN18_OPPie 
#define PMIC_RG_DO_VCN18SRAM_MDSMORG_LD6359ASK                 efine PMIC_RG_LDO_VCN18SRAM_MDSMO_VCN1SHIFT                _RGefine PMIC_RG_LSRAM_MDS   SHIG_CLR_ADDR            SRAM_MDSMO   \
	MT6359_LDO_VCN18_OPPie 
#define PMIC_RG_DO_VCN18SRAM_MDSMO_RG_L6359ASK                 #define PMIC_RG_LDO_VCNSRAM_MDSMO     SHIFT                _RGefine PMIC_RG_LSRAM_MDS   SHIG_CLR_ADDR            SRAM_MDSMO   \
	MT6359_LDO_VCN18_OPPie 
#define PMIC_RG_DO_VCN18SRAM_MDSMO    26359ASK                 efine PMIC_RG_LDO_VCN18SRAM_MDSMO_ADDRSHIFT                _RGefine PMIC_RG_LSRAM_MDS   SHIG_CLR_ADDR            SRAM_MDSMO   \
	MT6359_LDO_VCN18_OPPie 
#define PMIC_RG_DO_VCN18SRAM_MDSMO     6359ASK                 efine PMIC_RG_LDO_VCN18SRAM_MDSMO N
#deSHIFT                _Refine PMIC_RG_LSRAM_MDS   SHIG_CLR_ADDR            SRAM_MDSMO N
#deSHIF6359_LDO_VCN18_OPie
#define PMIC_RG_DO_VCN18SRAM_MDSMO N
#de6359ASK                
e PMIC_RG_LDO_VO_VCN18_SRAM_MDSMO _EN_SSHIFT                _Refine PMIC_RG_LSRAM_MDS   SHIG_CLR_ADDR            SRAM_MDSMO  \
	MT6359_LDO_VCN18_OP_CPie
#define PMIC_RG_DO_VCN18SRAM_MDSMO     \6359ASK                
define PMIC_RG_DO_VCN18SRAM_MDSMO    \
SHIFT                _Refine PMIC_RG_LSRAM_MDS   SHIG_CLR_ADDR            SRAM_MDSMO \
	MT6359_LDO_VCN18_OP_CFPie
#define PMIC_RG_DO_VCN18SRAM_MDSMO    \
6359ASK                
efine PMIC_RG_LDO_VCN18SRAM_MDSMO EN_SHSHIFT                _Refine PMIC_RG_LSRAM_MDS   SHIG_CLR_ADDR            SRAM_MDSMO \
	MT6359_LDO_VCN18_OP_CFPie
#define PMIC_RG_DO_VCN18SRAM_MDSMO    \
6359ASK                
efine PMIC_RG_LDO_VCN18SRAM_MDSMO EN_SHSHIFT                _Refine PMIC_RG_LSRAM_MDS   SHIG_CLR_ADDR            SRAM_MDSMO \
	MT6359_LDO_VCN18_OP_CFPie
#define PMIC_RG_DO_VCN18SRAM_MDSMO    \
6359ASK                
ne PMIC_RG_LDO_VCN18_HWSRAM_MDS1P_EN_SHIFT                _RGRefine PMIC_RG_LSRAM_MDS   SHIG_CLR_ADDR            SRAM_MDS   \
	MT6359_LDO_VCN18_OP_CFPie
#define PMIC_RG_DO_VCN18SRAM_MDSS     T635ASK                  
ne PMIC_RG_LDO_VCN18_HWSRAM_MDS \
6359AFT                 _RGRefine PMIC_RG_LSRAM_MDS   SHI9AFTe PMIC_RG_LDO_VCN18_HWSRAM_MDS \
6359AFT 8_OP_CFG
#defineFPie
#LDO_VCN18_SW_OP_CFG_MASK  SRAM_MDS \
6359AFT ASK             FPie
VCN18_SW_OP_CFG_MASK  SRAM_MDS \
6359                 14
# _Refine PMIC_RG_LSRAM_MDS   SHI9   O_VCN13_SW_OP_G_MASK  SRAM_MDSOHIT       8_OP_CFG
#defineFPie
#LDO_VCN18_SW_OP_CFG_MASK  SRAM_MDS \
6359         0x1
#define 18_
VCN18_SW_OP_CFG_MASK  SRAM_MDSTRAC  SHIFT                # _Refine PMIC_RG_LSRAM_MDSTRAC DO_VCN13_SW_OP_G_MASK  SRAM_MDSTRAC  SHIMT6359_LDO_VCN18_OPie 
#define PMIC_RG_DO_VCN18SRAM_MDSTRAC  SHI                 0 18_
VCN18_SW_OP_CFG_MASK  SRAM_MDSTRAC  EL_SHIFT             _RG_efine PMIC_RG_LSRAM_MDSTRAC DO_VCN13_SW_OP_G_MASK  SRAM_MDSTRAC          \
	MT6359_LDOADDRMOdefine PMIC_RG_DO_VCN18SRAM_MDSTRAC       ASK                 define PMIC_RG_DO_VCN18SRAM_MDSVO _SHDELTAFT              _RG_efine PMIC_RG_LSRAM_MDSTRAC define PMIC_RG_DO_VCN18SRAM_MDSVO _SHDELTAF_LDO_VCN18_OP_CFPie
#_VCN18_SW_OP_CFG_MASK  SRAM_MDSVO _SHDELTAF                18_
VCN18_SW_OP_CFG_MASK  SRAM_MDSVO _SHOFF FT               _RG_efine PMIC_RG_LSRAM_MDSTRAC define PMIC_RG_DO_VCN18SRAM_MDSVO _SHOFF FT          _OCFBFPie
#7_VCN18_SW_OP_CFG_MASK  SRAM_MDSVO _SHOFF FT                   efine PMIC_RG_LDO_VCN18SRAM_MDSVO _SHL_RG_LDO_VCN18_OCFB_E_RG_efine PMIC_RG_LSRAM_MDSTRAC efine PMIC_RG_LDO_VCN18SRAM_MDSVO _SHL_RMT6359_LDO_VCN18_OFPie
#7_VCN18_SW_OP_CFG_MASK  SRAM_MDSVO _SHLG_G_LDO_VCN18_HW10_O 18_
VCN18_SW_OP_CFG_MASK  SRAM_MDSVO _SHH_RG_LDO_VCN18_OCFB_E_RG_efine PMIC_RG_LSRAM_MDSTRAC efine PMIC_RG_LDO_VCN18SRAM_MDSVO _SHH_RMT6359_LDO_VCN18_OFPie
#7_VCN18_SW_OP_CFG_MASK  SRAM_MDSVO _SHHG_G_LDO_VCN18_HW10_O    efine PMIC_RG_LASK ANA0 ANA_IP_CFG_CLR_SHIFT        0
  _E_RG_efine PMIC_RG_ANA0 DSN_IPfine PMIC_RG_LASK ANA0 ANA_IP__HW0_OP_EN_MASK   0x1
#defie Ne
#LDfine PMIC_RG_LASK ANA0 ANA_IP_SG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_ASK ANA0 DIG_IP_CFG_CLR_SHIFT        0
  _E_RG_efine PMIC_RG_ANA0 DSN_IPfine PMIC_RG_LASK ANA0 DIG_IP__HW0_OP_EN_MASK   0x1
#defie Ne
#LDfine PMIC_RG_LASK ANA0 DIG_IP_SG_LDO_VCN18_ULP_SHIFT        Pefine PMIC_RG_LASK ANA0 ANA_MINOR_REVHIFT                 _RG_efine PMIC_RG_ANA0 DSN_REVDO_VCN13_SW_OP_ASK ANA0 ANA_MINOR_REVHMICE3S9_OC_MODE_ADDRie N
#Dfine PMIC_RG_LASK ANA0 ANA_MINOR_REVHSG_LDO_VCN18_ULP_SHIFT  _CFG_CLR_ADDR  ASK ANA0 ANA_MAJOR_REVHIFT                 _RG_efine PMIC_RG_ANA0 DSN_REVDO_VCN13_SW_OP_ASK ANA0 ANA_MAJOR_REVHMICE3S9_OC_MODE_ADDRie N
#Dfine PMIC_RG_LASK ANA0 ANA_MAJOR_REVHSG_LDO_VCN18_ULP_SHIFT  4fine PMIC_RG_LASK ANA0 DIG_MINOR_REVHIFT                 _RG_efine PMIC_RG_ANA0 DSN_REVDO_VCN13_SW_OP_ASK ANA0 DIG_MINOR_REVHMICE3S9_OC_MODE_ADDRie N
#Dfine PMIC_RG_LASK ANA0 DIG_MINOR_REVH                        efine PMIC_RG_LASK ANA0 DIG_MAJOR_REVHIFT                 _RG_efine PMIC_RG_ANA0 DSN_REVDO_VCN13_SW_OP_ASK ANA0 DIG_MAJOR_REVHMICE3S9_OC_MODE_ADDRie N
#Dfine PMIC_RG_LASK ANA0 DIG_MAJOR_REVHSG_LDO_VCN18_ULP_SHIFT  
efine PMIC_RG_L_RG_ANA0 DSN_CBSFT              _RG_       _RG_efine PMIC_RG_ANA0 DSN_DBIfine PMIC_RG_L_RG_ANA0 DSN_CBSF_HW0_OP_EN_MASK   0x1
#defie N
#3fine PMIC_RG_L_RG_ANA0 DSN_CBSFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_V_RG_ANA0 DSN_BIXFT              _RG_       _RG_efine PMIC_RG_ANA0 DSN_DBIfine PMIC_RG_L_RG_ANA0 DSN_BIXF_HW0_OP_EN_MASK   0x1
#defie N
#3fine PMIC_RG_L_RG_ANA0 DSN_BIXF                   0xFFFF
  F
0x1
#define PMI_RG_ANA0 DSN_ESET_SHIFT                  0
  G_efine PMIC_RG_ANA0 DSN_DBIfine PMIC_RG_L_RG_ANA0 DSN_ESET_HW0_OP_EN_MASK   0x1
#defie N
#LDfine PMIC_RG_LASK ANA0 DSN_ESET                   0xFFFF
  F
efine PMIC_RG_LASK ANA0 DSN_FPIT_SHIFT                  0
  G_efine PMIC_RG_ANA0 DSN_FPIVCN18_SW_OP_CFASK ANA0 DSN_FPIT_HW0_OP_EN_MASK   0x1
#defie N
#LDfine PMIC_RG_LASK ANA0 DSN_FPITSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVFE28SVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVFE28SANA__OP_CFG_CLR_ADDR     VFE28SVOCASH_HW0_OP_EN_MASK   0x1
#defie Nee
#_VCN18_SW_OP_CFG_MVFE28SVOCASHSG_LDO_VCN18_ULP_SHIFT        P1e PMIC_RG_LDO_VG_MVFE28SVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVFE28SANA__OP_CFG_CLR_ADDR     VFE28SVO _SHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVFE28SVO _SHSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VFE28SNDISFHIFT                _RG_G__RG_ G_efine PMICVFE28SANA__OPdefine PMIC_RG_DO_VFE28SNDISFHIF_HW0_OP_EN_MASK   0x1
#defie N
#define PMIC_RG_DO_VFE28SNDISFHIFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVFE28SRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVFE28SANA__OPdefine PMIC_RG_DO_VFE28SRSV_1HSHIFT                   1ie NNee
#define PMIC_RG_DO_VFE28SRSV_1HSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VFE28SOCS   HIFT                 _RG__RG_ G_efine PMICVFE28SANA__OPdefine PMIC_RG_DO_VFE28SOCS   HIFSHIFT                   1ie N
#define PMIC_RG_DO_VFE28SOCS   HIFSG_LDO_VCN18_ULP_SHIFT       efine PMIC_RG_LDO_VFE28S    IQ_CLAMN_SHIFT                 _RGefine PMICVFE28SANA__OPdefine PMIC_RG_DO_VFE28S    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie 
#define PMIC_RG_DO_VFE28S    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFTne PMIC_RG_LDO_VCNVFE28S    BIASX2 HIFT                 _RG__Refine PMICVFE28SANA__OPdefine PMIC_RG_DO_VFE28S    BIASX2 HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VFE28S    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT  ne PMIC_RG_LDO_VCNVFE28SMEASURE_FT HIFT                 _RG__Refine PMICVFE28SANA__OPdefine PMIC_RG_DO_VFE28SMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VFE28SMEASURE_FT HIF                        6
#define PMIC_RGS_VFE28SOCSSTATUSFT              _RG_       _efine PMICVFE28SANA__OPdefine PMIC_RG_DOS_VFE28SOCSSTATUSF           \
	MT6359_LD_Cie
#define PMIC_RG_DOS_VFE28SOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT     #define PMIC_RG_LDVAUX18SVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ Gefine PMICVAUX18SANA__OP_CFG_CLR_ADDR     VAUX18SVOCASH_HW0_OP_EN_MASK   0x1
#defie Ne
#LCFG_CLR_ADDR     VAUX18SVOCASHSG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_   VAUX18SVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_ Gefine PMICVAUX18SANA__OP_CFG_CLR_ADDR     VAUX18SVO _SHSHIFT                   1ie NNe
#LCFG_CLR_ADDR     VAUX18SVO _SHSG_LDO_VCN18_ULP_SHIFT         efine PMIC_RG_LDO_VAUX18SNDISFHIFT                _RG_G__RG_ Gefine PMICVAUX18SANA__OPdefine PMIC_RG_DO_VAUX18SNDISFHIFSHIFT                   1ie N
#define PMIC_RG_DO_VAUX18SNDISFHIFSG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR     VAUX18SRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ Gefine PMICVAUX18SANA__OPdefine PMIC_RG_DO_VAUX18SRSV_1HSHIFT                   1ie NNe
#define PMIC_RG_DO_VAUX18SRSV_1HSG_LDO_VCN18_ULP_SHIFT         efine PMIC_RG_LDO_VAUX18SOCS   HIFT                 _RG__RG_ Gefine PMICVAUX18SANA__OPdefine PMIC_RG_DO_VAUX18SOCS   HIFSHIFT                   1ie 
#define PMIC_RG_DO_VAUX18SOCS   HIFSG_LDO_VCN18_ULP_SHIFT      efine PMIC_RG_LDO_VAUX18S    IQ_CLAMN_SHIFT                 _Refine PMICVAUX18SANA__OPdefine PMIC_RG_DO_VAUX18S    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie
#define PMIC_RG_DO_VAUX18S    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFne PMIC_RG_LDO_VCNVAUX18S    BIASX2 HIFT                 _RG__efine PMICVAUX18SANA__OPdefine PMIC_RG_DO_VAUX18S    BIASX2 HIFMICE3S9_OC_MODE_ADDRie 
#define PMIC_RG_DO_VAUX18S    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT ne PMIC_RG_LDO_VCNVAUX18SMEASURE_FT HIFT                 _RG__efine PMICVAUX18SANA__OPdefine PMIC_RG_DO_VAUX18SMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie 
#define PMIC_RG_DO_VAUX18SMEASURE_FT HIF                       6
#define PMIC_RGS_VAUX18SOCSSTATUSFT              _RG_       efine PMICVAUX18SANA__OPdefine PMIC_RG_DOS_VAUX18SOCSSTATUSFSHIFT                   1i
#define PMIC_RG_DOS_VAUX18SOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT    #define PMIC_RG_LDVUSBSVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_ efine PMICVUSBSANA__OP_CFG_CLR_ADDR     VUSBSVOCASHSHIFT                   1ie NNeee
#LCFG_CLR_ADDR     VUSBSVOCASHSG_LDO_VCN18_ULP_SHIFT           _CFG_CLR_ADDR     VUSBSVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_ efine PMICVUSBSANA__OP_CFG_CLR_ADDR     VUSBSVO _SHSHIFT                   1ie NNeee
#LCFG_CLR_ADDR     VUSBSVO _SHSG_LDO_VCN18_ULP_SHIFT           efine PMIC_RG_LDO_VUSBSNDISFHIFT                _RG_G__RG_ G_ efine PMICVUSBSANA__OPdefine PMIC_RG_DO_VUSBSNDISFHIFSHIFT                   1ie NNe
#define PMIC_RG_DO_VUSBSNDISFHIFSG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_   VUSBSRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_ efine PMICVUSBSANA__OPdefine PMIC_RG_DO_VUSBSRSV_1HSHIFT                   1ie NNeee
#define PMIC_RG_DO_VUSBSRSV_1HSG_LDO_VCN18_ULP_SHIFT           efine PMIC_RG_LDO_VUSBSOCS   HIFT                 _RG__RG_ G_ efine PMICVUSBSANA__OPdefine PMIC_RG_DO_VUSBSOCS   HIFSHIFT                   1ie Ne
#define PMIC_RG_DO_VUSBSOCS   HIFSG_LDO_VCN18_ULP_SHIFT        efine PMIC_RG_LDO_VUSBS    IQ_CLAMN_SHIFT                 _RG efine PMICVUSBSANA__OPdefine PMIC_RG_DO_VUSBS    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie e
#define PMIC_RG_DO_VUSBS    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFTFne PMIC_RG_LDO_VCNVUSBS    BIASX2 HIFT                 _RG__R efine PMICVUSBSANA__OPdefine PMIC_RG_DO_VUSBS    BIASX2 HIFMICE3S9_OC_MODE_ADDRie Ne
#define PMIC_RG_DO_VUSBS    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT   ne PMIC_RG_LDO_VCNVUSBSMEASURE_FT HIFT                 _RG__R efine PMICVUSBSANA__OPdefine PMIC_RG_DO_VUSBSMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie Ne
#define PMIC_RG_DO_VUSBSMEASURE_FT HIF                         6
#define PMIC_RGS_VUSBSOCSSTATUSFT              _RG_       _ efine PMICVUSBSANA__OPdefine PMIC_RG_DOS_VUSBSOCSSTATUSFSHIFT                   1ie 
#define PMIC_RG_DOS_VUSBSOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT      #define PMIC_RG_LDVBIF28SVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ Gefine PMICVBIF28SANA__OP_CFG_CLR_ADDR     VBIF28SVOCASHSHIFT                   1ie NNe
#LCFG_CLR_ADDR     VBIF28SVOCASHSG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_   VBIF28SVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_ Gefine PMICVBIF28SANA__OP_CFG_CLR_ADDR     VBIF28SVO _SHSHIFT                   1ie NNe
#LCFG_CLR_ADDR     VBIF28SVO _SHSG_LDO_VCN18_ULP_SHIFT         efine PMIC_RG_LDO_VBIF28SNDISFHIFT                _RG_G__RG_ Gefine PMICVBIF28SANA__OPdefine PMIC_RG_DO_VBIF28SNDISFHIFSHIFT                   1ie N
#define PMIC_RG_DO_VBIF28SNDISFHIFSG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR     VBIF28SRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ Gefine PMICVBIF28SANA__OPdefine PMIC_RG_DO_VBIF28SRSV_1HSHIFT                   1ie NNe
#define PMIC_RG_DO_VBIF28SRSV_1HSG_LDO_VCN18_ULP_SHIFT         efine PMIC_RG_LDO_VBIF28SOCS   HIFT                 _RG__RG_ Gefine PMICVBIF28SANA__OPdefine PMIC_RG_DO_VBIF28SOCS   HIFSHIFT                   1ie 
#define PMIC_RG_DO_VBIF28SOCS   HIFSG_LDO_VCN18_ULP_SHIFT      efine PMIC_RG_LDO_VBIF28S    IQ_CLAMN_SHIFT                 _Refine PMICVBIF28SANA__OPdefine PMIC_RG_DO_VBIF28S    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie
#define PMIC_RG_DO_VBIF28S    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFne PMIC_RG_LDO_VCNVBIF28S    BIASX2 HIFT                 _RG__efine PMICVBIF28SANA__OPdefine PMIC_RG_DO_VBIF28S    BIASX2 HIFMICE3S9_OC_MODE_ADDRie 
#define PMIC_RG_DO_VBIF28S    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT ne PMIC_RG_LDO_VCNVBIF28SMEASURE_FT HIFT                 _RG__efine PMICVBIF28SANA__OPdefine PMIC_RG_DO_VBIF28SMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie 
#define PMIC_RG_DO_VBIF28SMEASURE_FT HIF                       6
#define PMIC_RGS_VBIF28SOCSSTATUSFT              _RG_       efine PMICVBIF28SANA__OPdefine PMIC_RG_DOS_VBIF28SOCSSTATUSFSHIFT                   1i
#define PMIC_RG_DOS_VBIF28SOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT    #define PMIC_RG_LDVCN33_1HVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICVCN33_1HANA__OP_CFG_CLR_ADDR     VCN33_1HVOCASH_HW0_OP_EN_MASK   0x1
#defie N
#LCFG_CLR_ADDR     VCN33_1HVOCASHSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVCN33_1HVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICVCN33_1HANA__OP_CFG_CLR_ADDR     VCN33_1HVO _SHSHIFT                   1ie NN
#LCFG_CLR_ADDR     VCN33_1HVO _SHSG_LDO_VCN18_ULP_SHIFT        efine PMIC_RG_LDO_VCN33_1HNDISFHIFT                _RG_G__RG_ efine PMICVCN33_1HANA__OPdefine PMIC_RG_DO_VCN33_1HNDISFHIFSHIFT                   1ie 
#define PMIC_RG_DO_VCN33_1HNDISFHIFSG_LDO_VCN18_ULP_SHIFT      DO_VCN13_SW_OP_G_MVCN33_1HRSV_0HG_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICVCN33_1HANA__OPdefine PMIC_RG_DO_VCN33_1HRSV_0H_HW0_OP_EN_MASK   0x1
#defie N
#3fine PMIC_RG_LDO_VCN33_1HRSV_0H                   0xFFFF
  F
0x1
#define PMIDO_VCN33_1HRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICVCN33_1HANA__OPdefine PMIC_RG_DO_VCN33_1HRSV_1HSHIFT                   1ie NN
#define PMIC_RG_DO_VCN33_1HRSV_1HSG_LDO_VCN18_ULP_SHIFT        ne PMIC_RG_LDO_VCNVCN33_1HOCS   HIFT                 _RG__RG_ efine PMICVCN33_1HANA__OPdefine PMIC_RG_DO_VCN33_1HOCS   HIFSHIFT                   1ie
#define PMIC_RG_DO_VCN33_1HOCS   HIFSG_LDO_VCN18_ULP_SHIFT     ne PMIC_RG_LDO_VCNVCN33_1H    IQ_CLAMN_SHIFT                 _efine PMICVCN33_1HANA__OPdefine PMIC_RG_DO_VCN33_1H    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPi
#define PMIC_RG_DO_VCN33_1H    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIefine PMIC_RG_LDO_VCN33_1H    BIASX2 HIFT                 _RG_efine PMICVCN33_1HANA__OPdefine PMIC_RG_DO_VCN33_1H    BIASX2 HIFMICE3S9_OC_MODE_ADDRie
#define PMIC_RG_DO_VCN33_1H    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT#define PMIC_RG_LDVCN33_1HMEASURE_FT HIFT                 _RG_efine PMICVCN33_1HANA__OPdefine PMIC_RG_DO_VCN33_1HMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie
#define PMIC_RG_DO_VCN33_1HMEASURE_FT HIF                      efine PMIC_RG_LDOS_VCN33_1HOCSSTATUSFT              _RG_      efine PMICVCN33_1HANA__OPdefine PMIC_RG_DOS_VCN33_1HOCSSTATUSFMICE3S9_OC_MODE_ADDRie Ne
#define PMIC_RG_DOS_VCN33_1HOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT   efine PMIC_RG_LDO_VCN33_2HVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICVCN33_2HANA__OP_CFG_CLR_ADDR     VCN33_2HVOCASH_HW0_OP_EN_MASK   0x1
#defie N
#LCFG_CLR_ADDR     VCN33_2HVOCASHSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVCN33_2HVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICVCN33_2HANA__OP_CFG_CLR_ADDR     VCN33_2HVO _SHSHIFT                   1ie NN
#LCFG_CLR_ADDR     VCN33_2HVO _SHSG_LDO_VCN18_ULP_SHIFT        efine PMIC_RG_LDO_VCN33_2HNDISFHIFT                _RG_G__RG_ efine PMICVCN33_2HANA__OPdefine PMIC_RG_DO_VCN33_2HNDISFHIFSHIFT                   1ie 
#define PMIC_RG_DO_VCN33_2HNDISFHIFSG_LDO_VCN18_ULP_SHIFT      DO_VCN13_SW_OP_G_MVCN33_2HRSV_0HG_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICVCN33_2HANA__OPdefine PMIC_RG_DO_VCN33_2HRSV_0H_HW0_OP_EN_MASK   0x1
#defie N
#3fine PMIC_RG_LDO_VCN33_2HRSV_0H                   0xFFFF
  F
0x1
#define PMIDO_VCN33_2HRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICVCN33_2HANA__OPdefine PMIC_RG_DO_VCN33_2HRSV_1HSHIFT                   1ie NN
#define PMIC_RG_DO_VCN33_2HRSV_1HSG_LDO_VCN18_ULP_SHIFT        ne PMIC_RG_LDO_VCNVCN33_2HOCS   HIFT                 _RG__RG_ efine PMICVCN33_2HANA__OPdefine PMIC_RG_DO_VCN33_2HOCS   HIFSHIFT                   1ie
#define PMIC_RG_DO_VCN33_2HOCS   HIFSG_LDO_VCN18_ULP_SHIFT     ne PMIC_RG_LDO_VCNVCN33_2H    IQ_CLAMN_SHIFT                 _efine PMICVCN33_2HANA__OPdefine PMIC_RG_DO_VCN33_2H    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPi
#define PMIC_RG_DO_VCN33_2H    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIefine PMIC_RG_LDO_VCN33_2H    BIASX2 HIFT                 _RG_efine PMICVCN33_2HANA__OPdefine PMIC_RG_DO_VCN33_2H    BIASX2 HIFMICE3S9_OC_MODE_ADDRie
#define PMIC_RG_DO_VCN33_2H    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT#define PMIC_RG_LDVCN33_2HMEASURE_FT HIFT                 _RG_efine PMICVCN33_2HANA__OPdefine PMIC_RG_DO_VCN33_2HMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie
#define PMIC_RG_DO_VCN33_2HMEASURE_FT HIF                      efine PMIC_RG_LDOS_VCN33_2HOCSSTATUSFT              _RG_      efine PMICVCN33_2HANA__OPdefine PMIC_RG_DOS_VCN33_2HOCSSTATUSFMICE3S9_OC_MODE_ADDRie Ne
#define PMIC_RG_DOS_VCN33_2HOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT   efine PMIC_RG_LDO_VEMCSNDISFHIFT                _RG_G__RG_ G_ efine PMICVEMCSANA__OP_CFG_CLR_ADDR     VEMCSNDISFHIFSHIFT                   1ie NNe
#define PMIC_RG_DO_VEMCSNDISFHIFSG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_   VEMCSRSV_0HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_ efine PMICVEMCSANA__OP_CFG_CLR_ADDR     VEMCSRSV_0H_HW0_OP_EN_MASK   0x1
#defie N  N
#3fine PMIC_RG_LDO_VEMCSRSV_0HSG_LDO_VCN18_ULP_SHIFT           define PMIC_RG_DO_VEMCSRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_ efine PMICVEMCSANA__OP_CFG_CLR_ADDR     VEMCSRSV_1HSHIFT                   1ie NNeee
#define PMIC_RG_DO_VEMCSRSV_1HSG_LDO_VCN18_ULP_SHIFT           3fine PMIC_RG_LDO_VEMCSOCS   HIFT                 _RG__RG_ G_ efine PMICVEMCSANA__OP_CFG_CLR_ADDR     VEMCSOCS   HIFSHIFT                   1ie Ne
#define PMIC_RG_DO_VEMCSOCS   HIFSG_LDO_VCN18_ULP_SHIFT        ne PMIC_RG_LDO_VCNVEMCS    IQ_CLAMN_SHIFT                 _RG efine PMICVEMCSANA__OP_CFG_CLR_ADDR     VEMCS    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie e
#define PMIC_RG_DO_VEMCS    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFT ne PMIC_RG_LDO_VCNVEMCS    BIASX2 HIFT                 _RG__R efine PMICVEMCSANA__OP_CFG_CLR_ADDR     VEMCS    BIASX2 HIFMICE3S9_OC_MODE_ADDRie Ne
#define PMIC_RG_DO_VEMCS    BIASX2 HIF                         6
#define PMIC_RG_VEMCSMEASURE_FT HIFT                 _RG__R efine PMICVEMCSANA__OP_CFG_CLR_ADDR     VEMCSMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie Ne
#define PMIC_RG_DO_VEMCSMEASURE_FT HIF                         #define PMIC_RG_LS_VEMCSOCSSTATUSFT              _RG_       _ efine PMICVEMCSANA__OP_CFG_CLR_ADDR    S_VEMCSOCSSTATUSFSHIFT                   1ie 
#define PMIC_RG_DOS_VEMCSOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT      efine PMIC_RG_LDO_VSIM1HVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ _ efine PMICVSIM1HANA__OP_CFG_CLR_ADDR     VSIM1HVOCASHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVSIM1HVOCASHSG_LDO_VCN18_ULP_SHIFT        P1e PMIC_RG_LDO_VG_MVSIM1HVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVSIM1HANA__OP_CFG_CLR_ADDR     VSIM1HVO _SHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVSIM1HVO _SHSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VSIM1HNDISFHIFT                _RG_G__RG_ G_efine PMICVSIM1HANA__OPdefine PMIC_RG_DO_VSIM1HNDISFHIFSHIFT                   1ie Ne
#define PMIC_RG_DO_VSIM1HNDISFHIFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVSIM1HRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVSIM1HANA__OPdefine PMIC_RG_DO_VSIM1HRSV_1HSHIFT                   1ie NNee
#define PMIC_RG_DO_VSIM1HRSV_1HSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VSIM1HOCS   HIFT                 _RG__RG_ G_efine PMICVSIM1HANA__OPdefine PMIC_RG_DO_VSIM1HOCS   HIFSHIFT                   1ie N
#define PMIC_RG_DO_VSIM1HOCS   HIFSG_LDO_VCN18_ULP_SHIFT       efine PMIC_RG_LDO_VSIM1H    IQ_CLAMN_SHIFT                 _RGefine PMICVSIM1HANA__OPdefine PMIC_RG_DO_VSIM1H    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie 
#define PMIC_RG_DO_VSIM1H    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFTne PMIC_RG_LDO_VCNVSIM1H    BIASX2 HIFT                 _RG__Refine PMICVSIM1HANA__OPdefine PMIC_RG_DO_VSIM1H    BIASX2 HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VSIM1H    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT  ne PMIC_RG_LDO_VCNVSIM1HMEASURE_FT HIFT                 _RG__Refine PMICVSIM1HANA__OPdefine PMIC_RG_DO_VSIM1HMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VSIM1HMEASURE_FT HIF                        6
#define PMIC_RGS_VSIM1HOCSSTATUSFT              _RG_       _efine PMICVSIM1HANA__OPdefine PMIC_RG_DOS_VSIM1HOCSSTATUSF           \
	MT6359_LD_Cie
#define PMIC_RG_DOS_VSIM1HOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT     #define PMIC_RG_LDVSIM2HVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_  _efine PMICVSIM2HANA__OP_CFG_CLR_ADDR     VSIM2HVOCASHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVSIM2HVOCASHSG_LDO_VCN18_ULP_SHIFT       1 1e PMIC_RG_LDO_VG_MVSIM2HVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  _efine PMICVSIM2HANA__OP_CFG_CLR_ADDR     VSIM2HVO _SHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVSIM2HVO _SHSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VSIM2HNDISFHIFT                _RG_G__RG_  _efine PMICVSIM2HANA__OPdefine PMIC_RG_DO_VSIM2HNDISFHIFSHIFT                   1ie  N
#define PMIC_RG_DO_VSIM2HNDISFHIFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVSIM2HRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVSIM2HANA__OPdefine PMIC_RG_DO_VSIM2HRSV_1HSHIFT                   1ie NNee
#define PMIC_RG_DO_VSIM2HRSV_1HSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VSIM2HOCS   HIFT                 _RG__RG_ G_efine PMICVSIM2HANA__OPdefine PMIC_RG_DO_VSIM2HOCS   HIFSHIFT                   1ie N
#define PMIC_RG_DO_VSIM2HOCS   HIFSG_LDO_VCN18_ULP_SHIFT       efine PMIC_RG_LDO_VSIM2H    IQ_CLAMN_SHIFT                 _G_efine PMICVSIM2HANA__OPdefine PMIC_RG_DO_VSIM2H    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie 
#define PMIC_RG_DO_VSIM2H    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFTne PMIC_RG_LDO_VCNVSIM2H    BIASX2 HIFT                 _RG_G_efine PMICVSIM2HANA__OPdefine PMIC_RG_DO_VSIM2H    BIASX2 HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VSIM2H    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT  ne PMIC_RG_LDO_VCNVSIM2HMEASURE_FT HIFT                 _RG_G_efine PMICVSIM2HANA__OPdefine PMIC_RG_DO_VSIM2HMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VSIM2HMEASURE_FT HIF                        6
#define PMIC_RGS_VSIM2HOCSSTATUSFT              _RG_      G_efine PMICVSIM2HANA__OPdefine PMIC_RG_DOS_VSIM2HOCSSTATUSF           \
	MT6359_LD_Cie
#define PMIC_RG_DOS_VSIM2HOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT     #define PMIC_RG_LDVIO28SVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVIO28SANA__OP_CFG_CLR_ADDR     VIO28SVOCASHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVIO28SVOCASHSG_LDO_VCN18_ULP_SHIFT       1 1e PMIC_RG_LDO_VG_MVIO28SVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  _efine PMICVIO28SANA__OP_CFG_CLR_ADDR     VIO28SVO _SHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVIO28SVO _SHSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VIO28SNDISFHIFT                _RG_G__RG_  _efine PMICVIO28SANA__OPdefine PMIC_RG_DO_VIO28SNDISFHIFSHIFT                   1ie  N
#define PMIC_RG_DO_VIO28SNDISFHIFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVIO28SRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVIO28SANA__OPdefine PMIC_RG_DO_VIO28SRSV_1HSHIFT                   1ie NNee
#define PMIC_RG_DO_VIO28SRSV_1HSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VIO28SOCS   HIFT                 _RG__RG_ G_efine PMICVIO28SANA__OPdefine PMIC_RG_DO_VIO28SOCS   HIFSHIFT                   1ie N
#define PMIC_RG_DO_VIO28SOCS   HIFSG_LDO_VCN18_ULP_SHIFT       efine PMIC_RG_LDO_VIO28S    IQ_CLAMN_SHIFT                 _G_efine PMICVIO28SANA__OPdefine PMIC_RG_DO_VIO28S    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie 
#define PMIC_RG_DO_VIO28S    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFTne PMIC_RG_LDO_VCNVIO28S    BIASX2 HIFT                 _RG_G_efine PMICVIO28SANA__OPdefine PMIC_RG_DO_VIO28S    BIASX2 HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VIO28S    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT  ne PMIC_RG_LDO_VCNVIO28SMEASURE_FT HIFT                 _RG_G_efine PMICVIO28SANA__OPdefine PMIC_RG_DO_VIO28SMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VIO28SMEASURE_FT HIF                        6
#define PMIC_RGS_VIO28SOCSSTATUSFT              _RG_      G_efine PMICVIO28SANA__OPdefine PMIC_RG_DOS_VIO28SOCSSTATUSF           \
	MT6359_LD_Cie
#define PMIC_RG_DOS_VIO28SOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT     #define PMIC_RG_LDVIBRSVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_ efine PMICVIBRSANA__OP_CFG_CLR_ADDR     VIBRSVOCASHSHIFT                   1ie NNeee
#LCFG_CLR_ADDR     VIBRSVOCASHSG_LDO_VCN18_ULP_SHIFT           _CFG_CLR_ADDR     VIBRSVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_ efine PMICVIBRSANA__OP_CFG_CLR_ADDR     VIBRSVO _SHSHIFT                   1ie NNeee
#LCFG_CLR_ADDR     VIBRSVO _SHSG_LDO_VCN18_ULP_SHIFT           efine PMIC_RG_LDO_VIBRSNDISFHIFT                _RG_G__RG_ G_ efine PMICVIBRSANA__OPdefine PMIC_RG_DO_VIBRSNDISFHIFSHIFT                   1ie NNe
#define PMIC_RG_DO_VIBRSNDISFHIFSG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_   VIBRSRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_ efine PMICVIBRSANA__OPdefine PMIC_RG_DO_VIBRSRSV_1HSHIFT                   1ie NNeee
#define PMIC_RG_DO_VIBRSRSV_1HSG_LDO_VCN18_ULP_SHIFT           efine PMIC_RG_LDO_VIBRSOCS   HIFT                 _RG__RG_ G_ efine PMICVIBRSANA__OPdefine PMIC_RG_DO_VIBRSOCS   HIFSHIFT                   1ie Ne
#define PMIC_RG_DO_VIBRSOCS   HIFSG_LDO_VCN18_ULP_SHIFT        efine PMIC_RG_LDO_VIBRS    IQ_CLAMN_SHIFT                 _RG efine PMICVIBRSANA__OPdefine PMIC_RG_DO_VIBRS    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie e
#define PMIC_RG_DO_VIBRS    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFTFne PMIC_RG_LDO_VCNVIBRS    BIASX2 HIFT                 _RG__R efine PMICVIBRSANA__OPdefine PMIC_RG_DO_VIBRS    BIASX2 HIFMICE3S9_OC_MODE_ADDRie Ne
#define PMIC_RG_DO_VIBRS    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT   ne PMIC_RG_LDO_VCNVIBRSMEASURE_FT HIFT                 _RG__R efine PMICVIBRSANA__OPdefine PMIC_RG_DO_VIBRSMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie Ne
#define PMIC_RG_DO_VIBRSMEASURE_FT HIF                         6
#define PMIC_RGS_VIBRSOCSSTATUSFT              _RG_       _ efine PMICVIBRSANA__OPdefine PMIC_RG_DOS_VIBRSOCSSTATUSFSHIFT                   1ie 
#define PMIC_RG_DOS_VIBRSOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT      #define PMIC_RG_LDADASK RSV_G_LDO_VCN18_OCFB_EN_C_RG__RG_ G_  efine PMICADASK ANA__OP_CFG_CLR_ADDR     ADASK RSV_SHIFT                   1ie NNeeeN
#3LCFG_CLR_ADDR     ADASK RSV_SG_LDO_VCN18_ULP_SHIFT            _CFG_CLR_ADDR     VA12HNDISFHIFT                _RG_G__RG_  _ efine PMICVA12HANA__OP_CFG_CLR_ADDR     VA12HNDISFHIFSHIFT                   1ie NNe
#define PMIC_RG_DO_VA12HNDISFHIFSG_LDO_VCN18_ULP_SHIFT       1 _CFG_CLR_ADDR     VA12HRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_ efine PMICVA12HANA__OP_CFG_CLR_ADDR     VA12HRSV_1HSHIFT                   1ie NNeee
#define PMIC_RG_DO_VA12HRSV_1HSG_LDO_VCN18_ULP_SHIFT           define PMIC_RG_DO_VA12HOCS   HIFT                 _RG__RG_ G_ efine PMICVA12HANA__OP_CFG_CLR_ADDR     VA12HOCS   HIFSHIFT                   1ie Ne
#define PMIC_RG_DO_VA12HOCS   HIF                   0xFFFF
  F
0x1
#define PMIDO_VA12H    IQ_CLAMN_SHIFT                 _RG efine PMICVA12HANA__OP_CFG_CLR_ADDR     VA12H    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie e
#define PMIC_RG_DO_VA12H    IQ_CLAMN_SHI                   0xFFefine PMIC_RG_LDO_VA12H    BIASX2 HIFT                 _RG_G_ efine PMICVA12HANA__OP_CFG_CLR_ADDR     VA12H    BIASX2 HIFMICE3S9_OC_MODE_ADDRie Ne
#define PMIC_RG_DO_VA12H    BIASX2 HIF                   0xFFFFne PMIC_RG_LDO_VCNVA12HMEASURE_FT HIFT                 _RG_G_ efine PMICVA12HANA__OP_CFG_CLR_ADDR     VA12HMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie Ne
#define PMIC_RG_DO_VA12HMEASURE_FT HIFSG_LDO_VCN18_ULP_SHIFT   ne PMIC_RG_LDO_VCS_VA12HOCSSTATUSFT              _RG_       _ efine PMICVA12HANA__OP_CFG_CLR_ADDR    S_VA12HOCSSTATUSFSHIFT                   1ie 
#define PMIC_RG_DOS_VA12HOCSSTATUSF                   0xFFFF
  6
#define PMIC_ASK ANA0 ELR_LHIFT                 _RG__RG_ G_ efine PMICASK ANA0 ELR_NUM
#define PMIC_ASK ANA0 ELR_LHIF_HW0_OP_EN_MASK   0x1
#defie N
#LDfine PMIC_RG_LASK ANA0 ELR_LHIFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVFE28SVOTRIMFT                _RG_G__RG_  _ efine PMICVFE28SELR_e PMIC_RG_LDO_VG_MVFE28SVOTRIMFSHIFT                   1ie NNe
#LCFG_CLR_ADDR     VFE28SVOTRIMFSG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_   VAUX18SVOTRIMFT                _RG_G__RG_  _efine PMICVFE28SELR_e PMIC_RG_LDO_VG_MVAUX18SVOTRIMFSHIFT                   1ie NN
#LCFG_CLR_ADDR     VAUX18SVOTRIMFSG_LDO_VCN18_ULP_SHIFT        ne PMIC_RG_LDO_VCNVUSBSVOTRIMFT                _RG_G__RG_  _ _efine PMICVFE28SELR_e PMIC_RG_LDO_VG_MVUSBSVOTRIMFSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVUSBSVOTRIMFSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VBIF28SVOTRIMFT                _RG_G__RG_  _efine PMICVFE28SELR_e PMIC_RG_LDO_VG_MVBIF28SVOTRIMFSHIFT                   1ie NN
#LCFG_CLR_ADDR     VBIF28SVOTRIMFSG_LDO_VCN18_ULP_SHIFT        
efine PMIC_RG_LDO_VCN33_1HVOTRIMFT                _RG_G__RG_  efine PMICVFE28SELR_define PMIC_RG_DO_VCN33_1HVOTRIMFSHIFT                   1ie N
#LCFG_CLR_ADDR     VCN33_1HVOTRIMFSG_LDO_VCN18_ULP_SHIFT       DO_VCN13_SW_OP_G_MVCN33_1HOCSTRIMFT                _RG_G__RG_ efine PMICVFE28SELR_define PMIC_RG_DO_VCN33_1HOCSTRIMFSHIFT                   1ie 
##define PMIC_RG_LDVCN33_1HOCSTRIMFSG_LDO_VCN18_ULP_SHIFT      ne PMIC_RG_LDO_VCNVCN33_2HVOTRIMFT                _RG_G__RG_  efine PMICVFE28SELR_define PMIC_RG_DO_VCN33_2HVOTRIMFSHIFT                   1ie N
#LCFG_CLR_ADDR     VCN33_2HVOTRIMFSG_LDO_VCN18_ULP_SHIFT       #define PMIC_RG_LDVCN33_2HOCSTRIMFT                _RG_G__RG_ efine PMICVFE28SELR_define PMIC_RG_DO_VCN33_2HOCSTRIMFSHIFT                   1ie 
##define PMIC_RG_LDVCN33_2HOCSTRIMFSG_LDO_VCN18_ULP_SHIFT      
define PMIC_RG_DO_VEMCSOCSTRIMFT                _RG_G__RG_  _ efine PMICVFE28SELR_efine PMIC_RG_LDO_VEMCSOCSTRIMFSHIFT                   1ie NNe
##define PMIC_RG_LDVEMCSOCSTRIMFSG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_   VSIM1HVOTRIMFT                _RG_G__RG_  _ efine PMICVFE28SELR_efine PMIC_RG_LDO_VSIM1HVOTRIMFSHIFT                   1ie NNe
#LCFG_CLR_ADDR     VSIM1HVOTRIMFSG_LDO_VCN18_ULP_SHIFT        Pefine PMIC_RG_LDO_VSIM1HOCSTRIMFT                _RG_G__RG_  _efine PMICVFE28SELR_efine PMIC_RG_LDO_VSIM1HOCSTRIMFSHIFT                   1ie NN
##define PMIC_RG_LDVSIM1HOCSTRIMFSG_LDO_VCN18_ULP_SHIFT        #define PMIC_RG_LDVSIM2HVOTRIMFT                _RG_G__RG_  _ efine PMICVFE28SELR_efine PMIC_RG_LDO_VSIM2HVOTRIMFSHIFT                   1ie Nee
#_VCN18_SW_OP_CFG_MVSIM2HVOTRIMFSG_LDO_VCN18_ULP_SHIFT        P
e PMIC_RG_LDO_VO_VVSIM2HOCSTRIMFT                _RG_G__RG_  _efine PMICVFE28SELR_efine PMIC_RG_LDO_VSIM2HOCSTRIMFSHIFT                   1ie NN
##define PMIC_RG_LDVSIM2HOCSTRIMFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVIO28SVOTRIMFT                _RG_G__RG_  _ efine PMICVFE28SELR_efine PMIC_RG_LDO_VIO28SVOTRIMFSHIFT                   1ie Nee
#_VCN18_SW_OP_CFG_MVIO28SVOTRIMFSG_LDO_VCN18_ULP_SHIFT        Pefine PMIC_RG_LDO_VIBRSVOTRIMFT                _RG_G__RG_  _ _efine PMICVFE28SELR_efine PMIC_RG_LDO_VIBRSVOTRIMFSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVIBRSVOTRIMFSG_LDO_VCN18_ULP_SHIFT          #define PMIC_RG_LDVIBRSOCSTRIMFT                _RG_G__RG_  _ efine PMICVFE28SELR_efine PMIC_RG_LDO_VIBRSOCSTRIMFSHIFT                   1ie NNe
##define PMIC_RG_LDVIBRSOCSTRIMFSG_LDO_VCN18_ULP_SHIFT        P
define PMIC_RG_DO_VRTC28SBIAS_ _SHG_LDO_VCN18_OCFB_EN_C_RG__RGefine PMICVFE28SELR_efine PMIC_RG_LDO_VRTC28SBIAS_ _SHSHIFT                   1ie 
#define PMIC_RG_DO_VRTC28SBIAS_ _SHSG_LDO_VCN18_ULP_SHIFT      
ne PMIC_RG_LDO_VCNVA12HVOTRIMFT                _RG_G__RG_  _ _efine PMICVFE28SELR_ne PMIC_RG_LDO_VCNVA12HVOTRIMFSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVA12HVOTRIMFSG_LDO_VCN18_ULP_SHIFT       1 1e PMIC_RG_LDO_VG_MVA12HVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_ efine PMICVFE28SELR_ne PMIC_RG_LDO_VCNVA12HVOCASHSHIFT                   1ie NNeee
#LCFG_CLR_ADDR     VA12HVOCASHSG_LDO_VCN18_ULP_SHIFT           ne PMIC_RG_LDO_VCNVA12HVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_ efine PMICVFE28SELR_ne PMIC_RG_LDO_VCNVA12HVO _SHSHIFT                   1ie NNeee
#LCFG_CLR_ADDR     VA12HVO _SHSG_LDO_VCN18_ULP_SHIFT           efine PMIC_RG_LASK ANA1HANA_IP_CFG_CLR_SHIFT        0
  _E_RG_efine PMIC_RG_ANA1 DSN_IPfine PMIC_RG_LASK ANA1HANA_IP_SHIFT                   1ie Nee
#_Dfine PMIC_RG_LASK ANA1HANA_IP_SG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP__RG_ANA1 DIG_IP_CFG_CLR_SHIFT        0
  _E_RG_efine PMIC_RG_ANA1 DSN_IPfine PMIC_RG_LASK ANA1HDIG_IP__HW0_OP_EN_MASK   0x1
#defie Ne
#LDfine PMIC_RG_LASK ANA1 DIG_IP_SG_LDO_VCN18_ULP_SHIFT        Pefine PMIC_RG_LASK ANA1HANA_MINOR_REVHIFT                 _RG_efine PMIC_RG_ANA1 DSN_REVDO_VCN13_SW_OP_ASK ANA1HANA_MINOR_REVHMICE3S9_OC_MODE_ADDRie N
#Dfine PMIC_RG_LASK ANA1HANA_MINOR_REVHSG_LDO_VCN18_ULP_SHIFT  _CFG_CLR_ADDR  ASK ANA1HANA_MAJOR_REVHIFT                 _RG_efine PMIC_RG_ANA1 DSN_REVDO_VCN13_SW_OP_ASK ANA1HANA_MAJOR_REVHMICE3S9_OC_MODE_ADDRie N
#Dfine PMIC_RG_LASK ANA1HANA_MAJOR_REVHSG_LDO_VCN18_ULP_SHIFT  4fine PMIC_RG_LASK ANA1 DIG_MINOR_REVHIFT                 _RG_efine PMIC_RG_ANA1 DSN_REVDO_VCN13_SW_OP_ASK ANA1HDIG_MINOR_REVHMICE3S9_OC_MODE_ADDRie N
#Dfine PMIC_RG_LASK ANA1HDIG_MINOR_REVHSG_LDO_VCN18_ULP_SHIFT  efine PMIC_RG_LASK ANA1HDIG_MAJOR_REVHIFT                 _RG_efine PMIC_RG_ANA1 DSN_REVDO_VCN13_SW_OP_ASK ANA1HDIG_MAJOR_REVHMICE3S9_OC_MODE_ADDRie N
#Dfine PMIC_RG_LASK ANA1HDIG_MAJOR_REVHSG_LDO_VCN18_ULP_SHIFT  
efine PMIC_RG_L_RG_ANA1 DSN_CBSFT              _RG_       _RG_efine PMIC_RG_ANA1 DSN_DBIfine PMIC_RG_L_RG_ANA1 DSN_CBSF_HW0_OP_EN_MASK   0x1
#defie N
#3fine PMIC_RG_L_RG_ANA1 DSN_CBSFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_V_RG_ANA1 DSN_BIXFT              _RG_       _RG_efine PMIC_RG_ANA1 DSN_DBIfine PMIC_RG_L_RG_ANA1 DSN_BIXF_HW0_OP_EN_MASK   0x1
#defie N
#3fine PMIC_RG_L_RG_ANA1 DSN_BIXF                   0xFFFF
  F
0x1
#define PMI_RG_ANA1 DSN_ESET_SHIFT                  0
  G_efine PMIC_RG_ANA1 DSN_DBIfine PMIC_RG_L_RG_ANA1 DSN_ESET_HW0_OP_EN_MASK   0x1
#defie N
#LDfine PMIC_RG_LASK ANA1 DSN_ESET                   0xFFFF
  F
efine PMIC_RG_LASK ANA1 DSN_FPIT_SHIFT                  0
  G_efine PMIC_RG_ANA1 DSN_FPIVCN18_SW_OP_CFASK ANA1 DSN_FPIT_HW0_OP_EN_MASK   0x1
#defie N
#LDfine PMIC_RG_LASK ANA1 DSN_FPITSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVRF18SVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G efine PMICVRF18SANA__OP_CFG_CLR_ADDR     VRF18SVOCASHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVRF18SVOCASHSG_LDO_VCN18_ULP_SHIFT       1 1e PMIC_RG_LDO_VG_MVRF18SVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  _efine PMICVRF18SANA__OP_CFG_CLR_ADDR     VRF18SVO _SHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVRF18SVO _SHSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VRF18SNDISFHIFT                _RG_G__RG_  _efine PMICVRF18SANA__OPdefine PMIC_RG_DO_VRF18SNDISFHIFSHIFT                   1ie Ne
#define PMIC_RG_DO_VRF18SNDISFHIFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVRF18SRSV_0HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVRF18SANA__OPdefine PMIC_RG_DO_VRF18SRSV_0H_HW0_OP_EN_MASK   0x1
#defie N  
#3fine PMIC_RG_LDO_VRF18SRSV_0HSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VRF18SRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVRF18SANA__OPdefine PMIC_RG_DO_VRF18SRSV_1HSHIFT                   1ie NNee
#define PMIC_RG_DO_VRF18SRSV_1HSG_LDO_VCN18_ULP_SHIFT          ne PMIC_RG_LDO_VCNVRF18SOCS   HIFT                 _RG__RG_ G_efine PMICVRF18SANA__OPdefine PMIC_RG_DO_VRF18SOCS   HIFSHIFT                   1ie N
#define PMIC_RG_DO_VRF18SOCS   HIFSG_LDO_VCN18_ULP_SHIFT       ne PMIC_RG_LDO_VCNVRF18S    IQ_CLAMN_SHIFT                 _G_efine PMICVRF18SANA__OPdefine PMIC_RG_DO_VRF18S    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie 
#define PMIC_RG_DO_VRF18S    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFT6
#define PMIC_RG_VRF18S    BIASX2 HIFT                 _RG_G_efine PMICVRF18SANA__OPdefine PMIC_RG_DO_VRF18S    BIASX2 HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VRF18S    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT  #define PMIC_RG_LDVRF18SMEASURE_FT HIFT                 _RG_G_efine PMICVRF18SANA__OPdefine PMIC_RG_DO_VRF18SMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VRF18SMEASURE_FT HIFSG_LDO_VCN18_ULP_SHIFT  efine PMIC_RG_LDOS_VRF18SOCSSTATUSFT              _RG_      G_efine PMICVRF18SANA__OPdefine PMIC_RG_DOS_VRF18SOCSSTATUSF           \
	MT6359_LD_Cie
#define PMIC_RG_DOS_VRF18SOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT     efine PMIC_RG_LDO_VEFUSESVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ Gefine PMICVEFUSESANA__OP_CFG_CLR_ADDR     VEFUSESVOCASHSHIFT                   1ie Nee
#_VCN18_SW_OP_CFG_MVEFUSESVOCASHSG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_   VEFUSESVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_ Gefine PMICVEFUSESANA__OP_CFG_CLR_ADDR     VEFUSESVO _SHSHIFT                   1ie NNe
#LCFG_CLR_ADDR     VEFUSESVO _SHSG_LDO_VCN18_ULP_SHIFT         efine PMIC_RG_LDO_VEFUSESNDISFHIFT                _RG_G__RG_ Gefine PMICVEFUSESANA__OPdefine PMIC_RG_DO_VEFUSESNDISFHIFSHIFT                   1ie N
#define PMIC_RG_DO_VEFUSESNDISFHIFSG_LDO_VCN18_ULP_SHIFT       DO_VCN13_SW_OP_G_MVEFUSESRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ Gefine PMICVEFUSESANA__OPdefine PMIC_RG_DO_VEFUSESRSV_1HSHIFT                   1ie NNe
#define PMIC_RG_DO_VEFUSESRSV_1HSG_LDO_VCN18_ULP_SHIFT         efine PMIC_RG_LDO_VEFUSESOCS   HIFT                 _RG__RG_ Gefine PMICVEFUSESANA__OPdefine PMIC_RG_DO_VEFUSESOCS   HIFSHIFT                   1ie 
#define PMIC_RG_DO_VEFUSESOCS   HIFSG_LDO_VCN18_ULP_SHIFT      efine PMIC_RG_LDO_VEFUSES    IQ_CLAMN_SHIFT                 _Refine PMICVEFUSESANA__OPdefine PMIC_RG_DO_VEFUSES    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie
#define PMIC_RG_DO_VEFUSES    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFne PMIC_RG_LDO_VCNVEFUSES    BIASX2 HIFT                 _RG__efine PMICVEFUSESANA__OPdefine PMIC_RG_DO_VEFUSES    BIASX2 HIFMICE3S9_OC_MODE_ADDRie 
#define PMIC_RG_DO_VEFUSES    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT ne PMIC_RG_LDO_VCNVEFUSESMEASURE_FT HIFT                 _RG__efine PMICVEFUSESANA__OPdefine PMIC_RG_DO_VEFUSESMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie 
#define PMIC_RG_DO_VEFUSESMEASURE_FT HIF                       6
#define PMIC_RGS_VEFUSESOCSSTATUSFT              _RG_       efine PMICVEFUSESANA__OPdefine PMIC_RG_DOS_VEFUSESOCSSTATUSFSHIFT                   1i
#define PMIC_RG_DOS_VEFUSESOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT    #define PMIC_RG_LDVCN18SVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G efine PMICVCN18SANA__OP_CFG_CLR_ADDR     VCN18SVOCASHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVCN18SVOCASHSG_LDO_VCN18_ULP_SHIFT       1 1e PMIC_RG_LDO_VG_MVCN18SVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  _efine PMICVCN18SANA__OP_CFG_CLR_ADDR     VCN18SVO _SHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVCN18SVO _SHSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VCN18SNDISFHIFT                _RG_G__RG_  _efine PMICVCN18SANA__OPdefine PMIC_RG_DO_VCN18SNDISFHIFSHIFT                   1ie Ne
#define PMIC_RG_DO_VCN18SNDISFHIFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVCN18SRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVCN18SANA__OPdefine PMIC_RG_DO_VCN18SRSV_1HSHIFT                   1ie NNee
#define PMIC_RG_DO_VCN18SRSV_1HSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VCN18SOCS   HIFT                 _RG__RG_ G_efine PMICVCN18SANA__OPdefine PMIC_RG_DO_VCN18SOCS   HIFSHIFT                   1ie N
#define PMIC_RG_DO_VCN18SOCS   HIFSG_LDO_VCN18_ULP_SHIFT       efine PMIC_RG_LDO_VCN18S    IQ_CLAMN_SHIFT                 _G_efine PMICVCN18SANA__OPdefine PMIC_RG_DO_VCN18S    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie 
#define PMIC_RG_DO_VCN18S    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFTne PMIC_RG_LDO_VCNVCN18S    BIASX2 HIFT                 _RG_G_efine PMICVCN18SANA__OPdefine PMIC_RG_DO_VCN18S    BIASX2 HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VCN18S    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT  ne PMIC_RG_LDO_VCNVCN18SMEASURE_FT HIFT                 _RG_G_efine PMICVCN18SANA__OPdefine PMIC_RG_DO_VCN18SMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VCN18SMEASURE_FT HIF                        6
#define PMIC_RGS_VCN18SOCSSTATUSFT              _RG_      G_efine PMICVCN18SANA__OPdefine PMIC_RG_DOS_VCN18SOCSSTATUSF           \
	MT6359_LD_Cie
#define PMIC_RG_DOS_VCN18SOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT     #define PMIC_RG_LDVCAMIOSVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ Gefine PMICVCAMIOSANA__OP_CFG_CLR_ADDR     VCAMIOSVOCASHSHIFT                   1ie NNe
#LCFG_CLR_ADDR     VCAMIOSVOCASHSG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_   VCAMIOSVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_ Gefine PMICVCAMIOSANA__OP_CFG_CLR_ADDR     VCAMIOSVO _SHSHIFT                   1ie NNe
#LCFG_CLR_ADDR     VCAMIOSVO _SHSG_LDO_VCN18_ULP_SHIFT         efine PMIC_RG_LDO_VCAMIOSNDISFHIFT                _RG_G__RG_ Gefine PMICVCAMIOSANA__OPdefine PMIC_RG_DO_VCAMIOSNDISFHIFSHIFT                   1ie N
#define PMIC_RG_DO_VCAMIOSNDISFHIFSG_LDO_VCN18_ULP_SHIFT       DO_VCN13_SW_OP_G_MVCAMIOSRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ Gefine PMICVCAMIOSANA__OPdefine PMIC_RG_DO_VCAMIOSRSV_1HSHIFT                   1ie NNe
#define PMIC_RG_DO_VCAMIOSRSV_1HSG_LDO_VCN18_ULP_SHIFT         efine PMIC_RG_LDO_VCAMIOSOCS   HIFT                 _RG__RG_ Gefine PMICVCAMIOSANA__OPdefine PMIC_RG_DO_VCAMIOSOCS   HIFSHIFT                   1ie 
#define PMIC_RG_DO_VCAMIOSOCS   HIFSG_LDO_VCN18_ULP_SHIFT      efine PMIC_RG_LDO_VCAMIOS    IQ_CLAMN_SHIFT                 _Refine PMICVCAMIOSANA__OPdefine PMIC_RG_DO_VCAMIOS    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie
#define PMIC_RG_DO_VCAMIOS    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFne PMIC_RG_LDO_VCNVCAMIOS    BIASX2 HIFT                 _RG__efine PMICVCAMIOSANA__OPdefine PMIC_RG_DO_VCAMIOS    BIASX2 HIFMICE3S9_OC_MODE_ADDRie 
#define PMIC_RG_DO_VCAMIOS    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT ne PMIC_RG_LDO_VCNVCAMIOSMEASURE_FT HIFT                 _RG__efine PMICVCAMIOSANA__OPdefine PMIC_RG_DO_VCAMIOSMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie 
#define PMIC_RG_DO_VCAMIOSMEASURE_FT HIF                       6
#define PMIC_RGS_VCAMIOSOCSSTATUSFT              _RG_       efine PMICVCAMIOSANA__OPdefine PMIC_RG_DOS_VCAMIOSOCSSTATUSFSHIFT                   1i
#define PMIC_RG_DOS_VCAMIOSOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT    #define PMIC_RG_LDVAUD18SVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ Gefine PMICVAUD18SANA__OP_CFG_CLR_ADDR     VAUD18SVOCASHSHIFT                   1ie NNe
#LCFG_CLR_ADDR     VAUD18SVOCASHSG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_   VAUD18SVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  efine PMICVAUD18SANA__OP_CFG_CLR_ADDR     VAUD18SVO _SHSHIFT                   1ie NNe
#LCFG_CLR_ADDR     VAUD18SVO _SHSG_LDO_VCN18_ULP_SHIFT         efine PMIC_RG_LDO_VAUD18SNDISFHIFT                _RG_G__RG_ Gefine PMICVAUD18SANA__OPdefine PMIC_RG_DO_VAUD18SNDISFHIFSHIFT                   1ie N
#define PMIC_RG_DO_VAUD18SNDISFHIFSG_LDO_VCN18_ULP_SHIFT       DO_VCN13_SW_OP_G_MVAUD18SRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ Gefine PMICVAUD18SANA__OPdefine PMIC_RG_DO_VAUD18SRSV_1HSHIFT                   1ie NNe
#define PMIC_RG_DO_VAUD18SRSV_1HSG_LDO_VCN18_ULP_SHIFT         efine PMIC_RG_LDO_VAUD18SOCS   HIFT                 _RG__RG_ Gefine PMICVAUD18SANA__OPdefine PMIC_RG_DO_VAUD18SOCS   HIFSHIFT                   1ie 
#define PMIC_RG_DO_VAUD18SOCS   HIFSG_LDO_VCN18_ULP_SHIFT      efine PMIC_RG_LDO_VAUD18S    IQ_CLAMN_SHIFT                 _Refine PMICVAUD18SANA__OPdefine PMIC_RG_DO_VAUD18S    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie
#define PMIC_RG_DO_VAUD18S    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFne PMIC_RG_LDO_VCNVAUD18S    BIASX2 HIFT                 _RG__efine PMICVAUD18SANA__OPdefine PMIC_RG_DO_VAUD18S    BIASX2 HIFMICE3S9_OC_MODE_ADDRie 
#define PMIC_RG_DO_VAUD18S    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT ne PMIC_RG_LDO_VCNVAUD18SMEASURE_FT HIFT                 _RG__efine PMICVAUD18SANA__OPdefine PMIC_RG_DO_VAUD18SMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie 
#define PMIC_RG_DO_VAUD18SMEASURE_FT HIF                       6
#define PMIC_RGS_VAUD18SOCSSTATUSFT              _RG_       efine PMICVAUD18SANA__OPdefine PMIC_RG_DOS_VAUD18SOCSSTATUSFSHIFT                   1i
#define PMIC_RG_DOS_VAUD18SOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT    #define PMIC_RG_LDVIO18SVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G efine PMICVIO18SANA__OP_CFG_CLR_ADDR     VIO18SVOCASHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVIO18SVOCASHSG_LDO_VCN18_ULP_SHIFT       1 1e PMIC_RG_LDO_VG_MVIO18SVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  _efine PMICVIO18SANA__OP_CFG_CLR_ADDR     VIO18SVO _SHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVIO18SVO _SHSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VIO18SNDISFHIFT                _RG_G__RG_  _efine PMICVIO18SANA__OPdefine PMIC_RG_DO_VIO18SNDISFHIFSHIFT                   1ie  N
#define PMIC_RG_DO_VIO18SNDISFHIFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVIO18SRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVIO18SANA__OPdefine PMIC_RG_DO_VIO18SRSV_1HSHIFT                   1ie NNee
#define PMIC_RG_DO_VIO18SRSV_1HSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VIO18SOCS   HIFT                 _RG__RG_ G_efine PMICVIO18SANA__OPdefine PMIC_RG_DO_VIO18SOCS   HIFSHIFT                   1ie N
#define PMIC_RG_DO_VIO18SOCS   HIFSG_LDO_VCN18_ULP_SHIFT       efine PMIC_RG_LDO_VIO18S    IQ_CLAMN_SHIFT                 _G_efine PMICVIO18SANA__OPdefine PMIC_RG_DO_VIO18S    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie 
#define PMIC_RG_DO_VIO18S    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFTne PMIC_RG_LDO_VCNVIO18S    BIASX2 HIFT                 _RG_G_efine PMICVIO18SANA__OPdefine PMIC_RG_DO_VIO18S    BIASX2 HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VIO18S    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT  ne PMIC_RG_LDO_VCNVIO18SMEASURE_FT HIFT                 _RG_G_efine PMICVIO18SANA__OPdefine PMIC_RG_DO_VIO18SMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VIO18SMEASURE_FT HIF                        6
#define PMIC_RGS_VIO18SOCSSTATUSFT              _RG_      G_efine PMICVIO18SANA__OPdefine PMIC_RG_DOS_VIO18SOCSSTATUSF           \
	MT6359_LD_Cie
#define PMIC_RG_DOS_VIO18SOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT     #define PMIC_RG_LDVM18SVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G _efine PMICVM18SANA__OP_CFG_CLR_ADDR     VM18SVOCASHSHIFT                   1ie NNeee
#LCFG_CLR_ADDR     VM18SVOCASHSG_LDO_VCN18_ULP_SHIFT           _CFG_CLR_ADDR     VM18SVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  __efine PMICVM18SANA__OP_CFG_CLR_ADDR     VM18SVO _SHSHIFT                   1ie NNeee
#LCFG_CLR_ADDR     VM18SVO _SHSG_LDO_VCN18_ULP_SHIFT           efine PMIC_RG_LDO_VM18SNDISFHIFT                _RG_G__RG_  __efine PMICVM18SANA__OPdefine PMIC_RG_DO_VM18SNDISFHIFSHIFT                   1ie NNe
#define PMIC_RG_DO_VM18SNDISFHIFSG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_   VM18SRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G__efine PMICVM18SANA__OPdefine PMIC_RG_DO_VM18SRSV_1HSHIFT                   1ie NNeee
#define PMIC_RG_DO_VM18SRSV_1HSG_LDO_VCN18_ULP_SHIFT           efine PMIC_RG_LDO_VM18SOCS   HIFT                 _RG__RG_ G__efine PMICVM18SANA__OPdefine PMIC_RG_DO_VM18SOCS   HIFSHIFT                   1ie Ne
#define PMIC_RG_DO_VM18SOCS   HIFSG_LDO_VCN18_ULP_SHIFT        efine PMIC_RG_LDO_VM18S    IQ_CLAMN_SHIFT                 _G__efine PMICVM18SANA__OPdefine PMIC_RG_DO_VM18S    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie e
#define PMIC_RG_DO_VM18S    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFTFne PMIC_RG_LDO_VCNVM18S    BIASX2 HIFT                 _RG_G_ efine PMICVM18SANA__OPdefine PMIC_RG_DO_VM18S    BIASX2 HIFMICE3S9_OC_MODE_ADDRie Ne
#define PMIC_RG_DO_VM18S    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT   ne PMIC_RG_LDO_VCNVM18SMEASURE_FT HIFT                 _RG_G_ efine PMICVM18SANA__OPdefine PMIC_RG_DO_VM18SMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie Ne
#define PMIC_RG_DO_VM18SMEASURE_FT HIF                         6
#define PMIC_RGS_VM18SOCSSTATUSFT              _RG_      G_ efine PMICVM18SANA__OPdefine PMIC_RG_DOS_VM18SOCSSTATUSFSHIFT                   1ie 
#define PMIC_RG_DOS_VM18SOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT      #define PMIC_RG_LDVUFSSVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G _efine PMICVUFSSANA__OP_CFG_CLR_ADDR     VUFSSVOCASHSHIFT                   1ie NNeee
#LCFG_CLR_ADDR     VUFSSVOCASHSG_LDO_VCN18_ULP_SHIFT           _CFG_CLR_ADDR     VUFSSVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  __efine PMICVUFSSANA__OP_CFG_CLR_ADDR     VUFSSVO _SHSHIFT                   1ie NNeee
#LCFG_CLR_ADDR     VUFSSVO _SHSG_LDO_VCN18_ULP_SHIFT           efine PMIC_RG_LDO_VUFSSNDISFHIFT                _RG_G__RG_  __efine PMICVUFSSANA__OPdefine PMIC_RG_DO_VUFSSNDISFHIFSHIFT                   1ie NNe
#define PMIC_RG_DO_VUFSSNDISFHIFSG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_   VUFSSRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G__efine PMICVUFSSANA__OPdefine PMIC_RG_DO_VUFSSRSV_1HSHIFT                   1ie NNeee
#define PMIC_RG_DO_VUFSSRSV_1HSG_LDO_VCN18_ULP_SHIFT           efine PMIC_RG_LDO_VUFSSOCS   HIFT                 _RG__RG_ G__efine PMICVUFSSANA__OPdefine PMIC_RG_DO_VUFSSOCS   HIFSHIFT                   1ie Ne
#define PMIC_RG_DO_VUFSSOCS   HIFSG_LDO_VCN18_ULP_SHIFT        efine PMIC_RG_LDO_VUFSS    IQ_CLAMN_SHIFT                 _G__efine PMICVUFSSANA__OPdefine PMIC_RG_DO_VUFSS    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie e
#define PMIC_RG_DO_VUFSS    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFTFne PMIC_RG_LDO_VCNVUFSS    BIASX2 HIFT                 _RG_G_ efine PMICVUFSSANA__OPdefine PMIC_RG_DO_VUFSS    BIASX2 HIFMICE3S9_OC_MODE_ADDRie Ne
#define PMIC_RG_DO_VUFSS    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT   ne PMIC_RG_LDO_VCNVUFSSMEASURE_FT HIFT                 _RG_G_ efine PMICVUFSSANA__OPdefine PMIC_RG_DO_VUFSSMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie Ne
#define PMIC_RG_DO_VUFSSMEASURE_FT HIF                         6
#define PMIC_RGS_VUFSSOCSSTATUSFT              _RG_      G_ efine PMICVUFSSANA__OPdefine PMIC_RG_DOS_VUFSSOCSSTATUSFSHIFT                   1ie 
#define PMIC_RG_DOS_VUFSSOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT      #define PMIC_RG_LDSLDO20 RSV_G_LDO_VCN18_OCFB_EN_C_RG__RG_ G_ efine PMICSLDO20 ANA__OP_CFG_CLR_ADDR     SLDO20 RSV_SHIFT                   1ie NNeee
#3LCFG_CLR_ADDR     SLDO20 RSV_SG_LDO_VCN18_ULP_SHIFT           _CFG_CLR_ADDR     VRF12HVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVRF12HANA__OP_CFG_CLR_ADDR     VRF12HVOCASHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVRF12HVOCASHSG_LDO_VCN18_ULP_SHIFT       1 1e PMIC_RG_LDO_VG_MVRF12HVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  _efine PMICVRF12HANA__OP_CFG_CLR_ADDR     VRF12HVO _SHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVRF12HVO _SHSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VRF12HNDISFHIFT                _RG_G__RG_  _efine PMICVRF12HANA__OPdefine PMIC_RG_DO_VRF12HNDISFHIFSHIFT                   1ie Ne
#define PMIC_RG_DO_VRF12HNDISFHIFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVRF12HRSV_0HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVRF12HANA__OPdefine PMIC_RG_DO_VRF12HRSV_0H_HW0_OP_EN_MASK   0x1
#defie N  
#3fine PMIC_RG_LDO_VRF12SRSV_0HSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VRF12HRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVRF12HANA__OPdefine PMIC_RG_DO_VRF12HRSV_1HSHIFT                   1ie NNee
#define PMIC_RG_DO_VRF12HRSV_1HSG_LDO_VCN18_ULP_SHIFT          ne PMIC_RG_LDO_VCNVRF12HOCS   HIFT                 _RG__RG_ G_efine PMICVRF12HANA__OPdefine PMIC_RG_DO_VRF12HOCS   HIFSHIFT                   1ie N
#define PMIC_RG_DO_VRF12HOCS   HIF                   0xFFFF
  Fne PMIC_RG_LDO_VCNVRF12H    IQ_CLAMN_SHIFT                 _G_efine PMICVRF12HANA__OPdefine PMIC_RG_DO_VRF12H    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie 
#define PMIC_RG_DO_VRF12H    IQ_CLAMN_SHI                   0xF6
#define PMIC_RG_VRF12H    BIASX2 HIFT                 _RG_G_efine PMICVRF12HANA__OPdefine PMIC_RG_DO_VRF12H    BIASX2 HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VRF12H    BIASX2 HIF                   0xFFF#define PMIC_RG_LDVRF12HMEASURE_FT HIFT                 _RG_G_efine PMICVRF12HANA__OPdefine PMIC_RG_DO_VRF12HMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VRF12HMEASURE_FT HIFSG_LDO_VCN18_ULP_SHIFT  efine PMIC_RG_LDOS_VRF12HOCSSTATUSFT              _RG_      G_efine PMICVRF12HANA__OPdefine PMIC_RG_DOS_VRF12HOCSSTATUSF           \
	MT6359_LD_Cie
#define PMIC_RG_DOS_VRF12HOCSSTATUSF                   0xFFFF
 efine PMIC_RG_LDO_VCN13SVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G efine PMICVCN13SANA__OP_CFG_CLR_ADDR     VCN13HVOCASHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVCN13HVOCASHSG_LDO_VCN18_ULP_SHIFT       1 1e PMIC_RG_LDO_VG_MVCN13SVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  _efine PMICVCN13SANA__OP_CFG_CLR_ADDR     VCN13HVO _SHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVCN13HVO _SHSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VCN13HNDISFHIFT                _RG_G__RG_  _efine PMICVCN13HANA__OPdefine PMIC_RG_DO_VCN13HNDISFHIFSHIFT                   1ie Ne
#define PMIC_RG_DO_VCN13SNDISFHIFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVCN13HRSV_0HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVCN13HANA__OPdefine PMIC_RG_DO_VCN13HRSV_0H_HW0_OP_EN_MASK   0x1
#defie N  
#3fine PMIC_RG_LDO_VCN13HRSV_0HSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VCN13SRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVCN13HANA__OPdefine PMIC_RG_DO_VCN13HRSV_1HSHIFT                   1ie NNee
#define PMIC_RG_DO_VCN13HRSV_1HSG_LDO_VCN18_ULP_SHIFT          ne PMIC_RG_LDO_VCNVCN13HOCS   HIFT                 _RG__RG_ G_efine PMICVCN13HANA__OPdefine PMIC_RG_DO_VCN13HOCS   HIFSHIFT                   1ie N
#define PMIC_RG_DO_VCN13HOCS   HIF                   0xFFFF
  Fne PMIC_RG_LDO_VCNVCN13H    IQ_CLAMN_SHIFT                 _G_efine PMICVCN13HANA__OPdefine PMIC_RG_DO_VCN13H    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie 
#define PMIC_RG_DO_VCN13H    IQ_CLAMN_SHI                   0xF6
#define PMIC_RG_VCN13H    BIASX2 HIFT                 _RG_G_efine PMICVCN13HANA__OPdefine PMIC_RG_DO_VCN13H    BIASX2 HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VCN13H    BIASX2 HIF                   0xFFF#define PMIC_RG_LDVCN13HMEASURE_FT HIFT                 _RG_G_efine PMICVCN13HANA__OPdefine PMIC_RG_DO_VCN13HMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VCN13HMEASURE_FT HIFSG_LDO_VCN18_ULP_SHIFT  efine PMIC_RG_LDOS_VCN13HOCSSTATUSFT              _RG_      G_efine PMICVCN13HANA__OPdefine PMIC_RG_DOS_VCN13HOCSSTATUSF           \
	MT6359_LD_Cie
#define PMIC_RG_DOS_VCN13HOCSSTATUSF                   0xFFFF
 efine PMIC_RG_LDO_VA09HNDISFHIFT                _RG_G__RG_  _ efine PMICVA09HANA__OP_CFG_CLR_ADDR     VA09HNDISFHIFSHIFT                   1ie NNe
#define PMIC_RG_DO_VA09HNDISFHIFSG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_   VA09HRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_ efine PMICVA09HANA__OP_CFG_CLR_ADDR     VA09HRSV_1HSHIFT                   1ie NNeee
#define PMIC_RG_DO_VA09HRSV_1HSG_LDO_VCN18_ULP_SHIFT           define PMIC_RG_DO_VA09HOCS   HIFT                 _RG__RG_ G_ efine PMICVA09HANA__OP_CFG_CLR_ADDR     VA09HOCS   HIFSHIFT                   1ie Ne
#define PMIC_RG_DO_VA09HOCS   HIF                   0xFFFF
  F
0x1
#define PMIDO_VA09H    IQ_CLAMN_SHIFT                 _RG efine PMICVA09HANA__OP_CFG_CLR_ADDR     VA09H    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie e
#define PMIC_RG_DO_VA09H    IQ_CLAMN_SHI                   0xFFefine PMIC_RG_LDO_VA09H    BIASX2 HIFT                 _RG_G_ efine PMICVA09HANA__OP_CFG_CLR_ADDR     VA09H    BIASX2 HIFMICE3S9_OC_MODE_ADDRie Ne
#define PMIC_RG_DO_VA09H    BIASX2 HIF                   0xFFFFne PMIC_RG_LDO_VCNVA09HMEASURE_FT HIFT                 _RG_G_ efine PMICVA09HANA__OP_CFG_CLR_ADDR     VA09HMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie Ne
#define PMIC_RG_DO_VA09HMEASURE_FT HIFSG_LDO_VCN18_ULP_SHIFT   ne PMIC_RG_LDO_VCS_VA09HOCSSTATUSFT              _RG_       _ efine PMICVA09HANA__OP_CFG_CLR_ADDR    S_VA09HOCSSTATUSFSHIFT                   1ie 
#define PMIC_RG_DOS_VA09HOCSSTATUSF                   0xFFFF
  6
#define PMIC_RG_VSRAM_PROC1HNDISFHIFT                _RG_G__efine PMICVSRAM_PROC1HANA__OP_CFG_CLR_ADDR     VSRAM_PROC1HNDISFHIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VSRAM_PROC1HNDISFHIFSG_LDO_VCN18_ULP_SHIFT  4fine PMIC_RG_LDO_VSRAM_PROC1HNDISFPLCURIFT                 _Refine PMICVSRAM_PROC1HANA__OP_CFG_CLR_ADDR     VSRAM_PROC1HNDISFPLCURIMT6359_LDO_VCN18_OPie
#efine PMIC_RG_LDO_VSRAM_PROC1HNDISFPLCURISG_LDO_VCN18_ULP_SHIFne PMIC_RG_LDO_VCNVSRAM_PROC1HOCS   HIFT                 _RG__efine PMICVSRAM_PROC1HANA__OP_CFG_CLR_ADDR     VSRAM_PROC1HOCS   HIFSHIFT                  
#define PMIC_RG_DO_VSRAM_PROC1HOCS   HIF                   0xFF#define PMIC_RG_LDVSRAM_PROC1HRSV_HFT              _RG_       efine PMICVSRAM_PROC1HANA__OP_CFG_CLR_ADDR     VSRAM_PROC1HRSV_HFSHIFT                   1i
#_VCN18_SW_OP_CFG_MVSRAM_PROC1HRSV_HF                   0xFFFF
efine PMIC_RG_LDO_VSRAM_PROC1HRSV_SHG_LDO_VCN18_OCFB_EN_C_RG__efine PMICVSRAM_PROC1HANA__OP_CFG_CLR_ADDR     VSRAM_PROC1HRSV_SHSHIFT                   1i
#_VCN18_SW_OP_CFG_MVSRAM_PROC1HRSV_SHSG_LDO_VCN18_ULP_SHIFT    
efine PMIC_RG_LDO_VSRAM_PROC1H    IQ_CLAMN_SHIFT              efine PMICVSRAM_PROC1HANA__OPdefine PMIC_RG_DO_VSRAM_PROC1H    IQ_CLAMN_SHIMT6359_LDO_VCN18
#define PMIC_RG_DO_VSRAM_PROC1H    IQ_CLAMN_SHI                _CFG_CLR_ADDR     VSRAM_PROC1H    BIASX2 HIFT                 efine PMICVSRAM_PROC1HANA__OPdefine PMIC_RG_DO_VSRAM_PROC1H    BIASX2 HIFMICE3S9_OC_MODE_AD
#define PMIC_RG_DO_VSRAM_PROC1H    BIASX2 HIF                  define PMIC_RG_DO_VSRAM_PROC1HMEASURE_FT HIFT                 efine PMICVSRAM_PROC1HANA__OPdefine PMIC_RG_DO_VSRAM_PROC1HMEASURE_FT HIFMICE3S9_OC_MODE_AD
#define PMIC_RG_DO_VSRAM_PROC1HMEASURE_FT HIFSG_LDO_VCN18_ULP_Sefine PMIC_RG_LDOS_VSRAM_PROC1HOCSSTATUSFT              _RG_  efine PMICVSRAM_PROC1HANA__OPdefine PMIC_RG_DOS_VSRAM_PROC1HOCSSTATUSFMT6359_LDO_VCN18_OPie
#define PMIC_RG_DOS_VSRAM_PROC1HOCSSTATUSFSG_LDO_VCN18_ULP_SHIFefine PMIC_RG_LDO_VSRAM_PROC2HNDISFHIFT                _RG_G__efine PMICVSRAM_PROC2HANA__OP_CFG_CLR_ADDR     VSRAM_PROC2HNDISFHIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VSRAM_PROC2HNDISFHIFSG_LDO_VCN18_ULP_SHIFT  4fine PMIC_RG_LDO_VSRAM_PROC2HNDISFPLCURIFT                 _Refine PMICVSRAM_PROC2HANA__OP_CFG_CLR_ADDR     VSRAM_PROC2HNDISFPLCURIMT6359_LDO_VCN18_OPie
#efine PMIC_RG_LDO_VSRAM_PROC2HNDISFPLCURISG_LDO_VCN18_ULP_SHIFne PMIC_RG_LDO_VCNVSRAM_PROC2HOCS   HIFT                 _RG__efine PMICVSRAM_PROC2HANA__OP_CFG_CLR_ADDR     VSRAM_PROC2HOCS   HIFSHIFT                  
#define PMIC_RG_DO_VSRAM_PROC2HOCS   HIF                   0xFF#define PMIC_RG_LDVSRAM_PROC2HRSV_HFT              _RG_       efine PMICVSRAM_PROC2HANA__OP_CFG_CLR_ADDR     VSRAM_PROC2HRSV_HFSHIFT                   1i
#_VCN18_SW_OP_CFG_MVSRAM_PROC2HRSV_HF                   0xFFFF
efine PMIC_RG_LDO_VSRAM_PROC2HRSV_SHG_LDO_VCN18_OCFB_EN_C_RG__efine PMICVSRAM_PROC2HANA__OP_CFG_CLR_ADDR     VSRAM_PROC2HRSV_SHSHIFT                   1i
#_VCN18_SW_OP_CFG_MVSRAM_PROC2HRSV_SHSG_LDO_VCN18_ULP_SHIFT    
efine PMIC_RG_LDO_VSRAM_PROC2H    IQ_CLAMN_SHIFT              efine PMICVSRAM_PROC2HANA__OPdefine PMIC_RG_DO_VSRAM_PROC2H    IQ_CLAMN_SHIMT6359_LDO_VCN18
#define PMIC_RG_DO_VSRAM_PROC2H    IQ_CLAMN_SHI                _CFG_CLR_ADDR     VSRAM_PROC2H    BIASX2 HIFT                 efine PMICVSRAM_PROC2HANA__OPdefine PMIC_RG_DO_VSRAM_PROC2H    BIASX2 HIFMICE3S9_OC_MODE_AD
#define PMIC_RG_DO_VSRAM_PROC2H    BIASX2 HIF                  define PMIC_RG_DO_VSRAM_PROC2HMEASURE_FT HIFT                 efine PMICVSRAM_PROC2HANA__OPdefine PMIC_RG_DO_VSRAM_PROC2HMEASURE_FT HIFMICE3S9_OC_MODE_AD
#define PMIC_RG_DO_VSRAM_PROC2HMEASURE_FT HIFSG_LDO_VCN18_ULP_Sefine PMIC_RG_LDOS_VSRAM_PROC2HOCSSTATUSFT              _RG_  efine PMICVSRAM_PROC2HANA__OPdefine PMIC_RG_DOS_VSRAM_PROC2HOCSSTATUSFMT6359_LDO_VCN18_OPie
#define PMIC_RG_DOS_VSRAM_PROC2HOCSSTATUSF                   0xefine PMIC_RG_LDO_VSRAM_OTHERSSNDISFHIFT                _RG_G_efine PMICVSRAM_OTHERSSANA__OP_CFG_CLR_ADDR     VSRAM_OTHERSSNDISFHIFSHIFT                  
#define PMIC_RG_DO_VSRAM_OTHERSSNDISFHIFSG_LDO_VCN18_ULP_SHIFTFne PMIC_RG_LDO_VCNVSRAM_OTHERSSNDISFPLCURIFT                 _efine PMICVSRAM_OTHERSSANA__OP_CFG_CLR_ADDR     VSRAM_OTHERSSNDISFPLCURIMT6359_LDO_VCN18_OPi
#efine PMIC_RG_LDO_VSRAM_OTHERSSNDISFPLCURISG_LDO_VCN18_ULP_SHIne PMIC_RG_LDO_VCNVSRAM_OTHERSSOCS   HIFT                 _RG_efine PMICVSRAM_OTHERSSANA__OP_CFG_CLR_ADDR     VSRAM_OTHERSSOCS   HIFSHIFT                 
#define PMIC_RG_DO_VSRAM_OTHERSSOCS   HIF                   0xF#define PMIC_RG_LDVSRAM_OTHERSSRSV_HFT              _RG_      efine PMICVSRAM_OTHERSSANA__OP_CFG_CLR_ADDR     VSRAM_OTHERSSRSV_HFSHIFT                   1
#_VCN18_SW_OP_CFG_MVSRAM_OTHERSSRSV_HFSG_LDO_VCN18_ULP_SHIFT   efine PMIC_RG_LDO_VSRAM_OTHERSSRSV_SHG_LDO_VCN18_OCFB_EN_C_RG_efine PMICVSRAM_OTHERSSANA__OP_CFG_CLR_ADDR     VSRAM_OTHERSSRSV_SHSHIFT                   1
#_VCN18_SW_OP_CFG_MVSRAM_OTHERSSRSV_SHSG_LDO_VCN18_ULP_SHIFT   
efine PMIC_RG_LDO_VSRAM_OTHERSS    IQ_CLAMN_SHIFT             efine PMICVSRAM_OTHERSSANA__OPdefine PMIC_RG_DO_VSRAM_OTHERSS    IQ_CLAMN_SHIMT6359_LDO_VCN1
#define PMIC_RG_DO_VSRAM_OTHERSS    IQ_CLAMN_SHI               _CFG_CLR_ADDR     VSRAM_OTHERSS    BIASX2 HIFT                efine PMICVSRAM_OTHERSSANA__OPdefine PMIC_RG_DO_VSRAM_OTHERSS    BIASX2 HIFMICE3S9_OC_MODE_A
#define PMIC_RG_DO_VSRAM_OTHERSS    BIASX2 HIF                 define PMIC_RG_DO_VSRAM_OTHERSSMEASURE_FT HIFT                efine PMICVSRAM_OTHERSSANA__OPdefine PMIC_RG_DO_VSRAM_OTHERSSMEASURE_FT HIFMICE3S9_OC_MODE_A
#define PMIC_RG_DO_VSRAM_OTHERSSMEASURE_FT HIFSG_LDO_VCN18_ULP_efine PMIC_RG_LDOS_VSRAM_OTHERSSOCSSTATUSFT              _RG_ efine PMICVSRAM_OTHERSSANA__OPdefine PMIC_RG_DOS_VSRAM_OTHERSSOCSSTATUSFMT6359_LDO_VCN18_OPi
#define PMIC_RG_DOS_VSRAM_OTHERSSOCSSTATUSFSG_LDO_VCN18_ULP_SHIefine PMIC_RG_LDO_VSRAM_MDHNDISFHIFT                _RG_G__RG_efine PMICVSRAM_MDHANA__OP_CFG_CLR_ADDR     VSRAM_MDHNDISFHIF           \
	MT6359_LD_Cie
#define PMIC_RG_DO VSRAM_MDHNDISFHIF                   0xFFFF
 ne PMIC_RG_LDO_VCNVSRAM_MDHNDISFPLCURIFT                 _RRG_efine PMICVSRAM_MDHANA__OP_CFG_CLR_ADDR     VSRAM_MDHNDISFPLCURIMT6359_LDO_VCN18_OPie Pi
#efine PMIC_RG_LDO_VSRAM_MDHNDISFPLCURISG_LDO_VCN18_ULP_SHIFT  ne PMIC_RG_LDO_VCNVSRAM_MDHOCS   HIFT                 _RG__RG_efine PMICVSRAM_MDHANA__OP_CFG_CLR_ADDR     VSRAM_MDHOCS   HIFSHIFT                   1i
#define PMIC_RG_DO VSRAM_MDHOCS   HIF                   0xFFFF
#define PMIC_RG_LDVSRAM_MDHRSV_HFT              _RG_       RG_efine PMICVSRAM_MDHANA__OP_CFG_CLR_ADDR     VSRAM_MDHRSV_HFSHIFT                   1i  1
#_VCN18_SW_OP_CFG_MVSRAM_MDHRSV_HF                   0xFFFF
  Fefine PMIC_RG_LDO_VSRAM_MDHRSV_SHG_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMICVSRAM_MDHANA__OP_CFG_CLR_ADDR     VSRAM_MDHRSV_SHSHIFT                   1ie N
#_VCN18_SW_OP_CFG_MVSRAM_MDHRSV_SHSG_LDO_VCN18_ULP_SHIFT       
efine PMIC_RG_LDO_VSRAM_MDH    IQ_CLAMN_SHIFT                 efine PMICVSRAM_MDHANA__OPdefine PMIC_RG_DO VSRAM_MDH    IQ_CLAMN_SHIMT6359_LDO_VCN18_OP
#define PMIC_RG_DO VSRAM_MDH    IQ_CLAMN_SHI                   _CFG_CLR_ADDR     VSRAM_MDH    BIASX2 HIFT                 _RGefine PMICVSRAM_MDHANA__OPdefine PMIC_RG_DO VSRAM_MDH    BIASX2 HIFMICE3S9_OC_MODE_ADDRi
#define PMIC_RG_DO VSRAM_MDH    BIASX2 HIF                   0xdefine PMIC_RG_DO VSRAM_MDHMEASURE_FT HIFT                 _RGefine PMICVSRAM_MDHANA__OPdefine PMIC_RG_DO VSRAM_MDHMEASURE_FT HIFMICE3S9_OC_MODE_ADDRi
#define PMIC_RG_DO VSRAM_MDHMEASURE_FT HIFSG_LDO_VCN18_ULP_SHIFefine PMIC_RG_LDOS_VSRAM_MDHOCSSTATUSFT              _RG_     efine PMICVSRAM_MDHANA__OPdefine PMIC_RG_DOS_VSRAM_MDHOCSSTATUSFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DOS_VSRAM_MDHOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT  efine PMIC_RG_LDO_SLDO14 RSV_G_LDO_VCN18_OCFB_EN_C_RG__RG_ G_ efine PMICSLDO14 ANA__OP_CFG_CLR_ADDR     SLDO14 RSV_SHIFT                   1ie NNeee
#3LCFG_CLR_ADDR     SLDO14 RSV_SG_LDO_VCN18_ULP_SHIFT           _CFG_CLR_ADDR  ASK ANA1 ELR_LHIFT                 _RG__RG_ G_ efine PMICASK ANA1 ELR_NUMCFG_CLR_ADDR  ASK ANA1 ELR_LHIFSHIFT                   1ie Ne
#LDfine PMIC_RG_LASK ANA1 ELR_LHIFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVRF18HVOTRIMFT                _RG_G__RG_  _ efine PMICVRF18SELR_e PMIC_RG_LDO_VG_MVRF18HVOTRIMFSHIFT                   1ie NNe
#LCFG_CLR_ADDR     VRF18HVOTRIMFSG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_   VEFUSESVOTRIMFT                _RG_G__RG_  _efine PMICVRF18SELR_e PMIC_RG_LDO_VG_MVEFUSESVOTRIMFSHIFT                   1ie Ne
#L PMIC_RG_LDO_VG_MVEFUSESVOTRIMFSG_LDO_VCN18_ULP_SHIFT        ne PMIC_RG_LDO_VCNVCN18SVOTRIMFT                _RG_G__RG_  _ efine PMICVRF18SELR_e PMIC_RG_LDO_VG_MVCN18SVOTRIMFSHIFT                   1ie NNe
#LCFG_CLR_ADDR     VCN18HVOTRIMFSG_LDO_VCN18_ULP_SHIFT        Pefine PMIC_RG_LDO_VCN18SOCSTRIMFT                _RG_G__RG_  _efine PMICVRF18SELR_e PMIC_RG_LDO_VG_MVCN18SOCSTRIMFSHIFT                   1ie Ne
##define PMIC_RG_LDVCN18SOCSTRIMFSG_LDO_VCN18_ULP_SHIFT        
efine PMIC_RG_LDO_VCAMIOSVOTRIMFT                _RG_G__RG_  _efine PMICVRF18SELR_define PMIC_RG_DO_VCAMIOSVOTRIMFSHIFT                   1ie Ne
#L PMIC_RG_LDO_VG_MVCAMIOSVOTRIMFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVAUD18SVOTRIMFT                _RG_G__RG_  _efine PMICVRF18SELR_define PMIC_RG_DO_VAUD18SVOTRIMFSHIFT                   1ie Ne
#L PMIC_RG_LDO_VG_MVAUD18SVOTRIMFSG_LDO_VCN18_ULP_SHIFT        ne PMIC_RG_LDO_VCNVIO18SVOTRIMFT                _RG_G__RG_  _ efine PMICVRF18SELR_define PMIC_RG_DO_VIO18SVOTRIMFSHIFT                   1ie NNe
#LCFG_CLR_ADDR     VIO18SVOTRIMFSG_LDO_VCN18_ULP_SHIFT        Pefine PMIC_RG_LDO_VM18SVOTRIMFT                _RG_G__RG_  _  efine PMICVRF18SELR_define PMIC_RG_DO_VM18SVOTRIMFSHIFT                   1ie NNee
#LCFG_CLR_ADDR     VM18SVOTRIMFSG_LDO_VCN18_ULP_SHIFT        P 
efine PMIC_RG_LDO_VUFSSVOTRIMFT                _RG_G__RG_  _  efine PMICVRF18SELR_efine PMIC_RG_LDO_VUFSSVOTRIMFSHIFT                   1ie NNee
#LCFG_CLR_ADDR     VUFSSVOTRIMFSG_LDO_VCN18_ULP_SHIFT       1 1e PMIC_RG_LDO_VG_MVUFSSOCSTRIMFT                _RG_G__RG_  _ efine PMICVRF18SELR_efine PMIC_RG_LDO_VUFSSOCSTRIMFSHIFT                   1ie NNe
##define PMIC_RG_LDVUFSSOCSTRIMFSG_LDO_VCN18_ULP_SHIFT         ne PMIC_RG_LDO_VCNVRF12HVOTRIMFT                _RG_G__RG_  _ efine PMICVRF18SELR_efine PMIC_RG_LDO_VRF12HVOTRIMFSHIFT                   1ie NNe
#LCFG_CLR_ADDR     VRF12SVOTRIMFSG_LDO_VCN18_ULP_SHIFT       1 #define PMIC_RG_LDVCN13HVOTRIMFT                _RG_G__RG_  _ efine PMICVRF18SELR_efine PMIC_RG_LDO_VCN13HVOTRIMFSHIFT                   1ie NNe
#LCFG_CLR_ADDR     VCN13SVOTRIMFSG_LDO_VCN18_ULP_SHIFT       1 1define PMIC_RG_DO_VA09HVOTRIMFT                _RG_G__RG_  _  efine PMICVRF18SELR_efine PMIC_RG_LDO_VA09HVOTRIMFSHIFT                   1ie NNee
#LCFG_CLR_ADDR     VA09HVOTRIMFSG_LDO_VCN18_ULP_SHIFT       1 1e PMIC_RG_LDO_VG_MVA09HVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G _efine PMICVRF18SELR_efine PMIC_RG_LDO_VA09HVOCASHSHIFT                   1ie NNeee
#LCFG_CLR_ADDR     VA09HVOCASHSG_LDO_VCN18_ULP_SHIFT           ne PMIC_RG_LDO_VCNVA09HVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  __efine PMICVRF18SELR_efine PMIC_RG_LDO_VA09HVO _SHSHIFT                   1ie NNeee
#LCFG_CLR_ADDR     VA09HVO _SHSG_LDO_VCN18_ULP_SHIFT           efine PMIC_RG_LASK ANA2HANA_IDFT                _RG_G__RG_  _ efine PMICASK ANA2HDSN_IDfine PMIC_RG_LASK ANA2HANA_IDFSHIFT                   1ie NNe
#LDfine PMIC_RG_LASK ANA2HANA_IDFSG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_ASK ANA2HDIG_IDFT                _RG_G__RG_  _ efine PMICASK ANA2HDSN_IDfine PMIC_RG_LASK ANA2HDIG_IDFSHIFT                   1ie NNe
#LDfine PMIC_RG_LASK ANA2HDIG_IDFSG_LDO_VCN18_ULP_SHIFT        Pefine PMIC_RG_LASK ANA2HANA_MINOR_REV_G_LDO_VCN18_OCFB_EN_C_RGefine PMICASK ANA2HDSN_REVDO_VCN13_SW_OP_ASK ANA2HANA_MINOR_REV_MICE3S9_OC_MODE_ADDRie N
#Dfine PMIC_RG_LASK ANA2HANA_MINOR_REV_SG_LDO_VCN18_ULP_SHIFT  DO_VCN13_SW_OP_ASK ANA2HANA_MAJOR_REV_G_LDO_VCN18_OCFB_EN_C_RGefine PMICASK ANA2HDSN_REVDO_VCN13_SW_OP_ASK ANA2HANA_MAJOR_REV_MICE3S9_OC_MODE_ADDRie N
#Dfine PMIC_RG_LASK ANA2HANA_MAJOR_REV_SG_LDO_VCN18_ULP_SHIFT  4fine PMIC_RG_LASK ANA2HDIG_MINOR_REV_G_LDO_VCN18_OCFB_EN_C_RGefine PMICASK ANA2HDSN_REVDO_VCN13_SW_OP_ASK ANA2HDIG_MINOR_REV_MICE3S9_OC_MODE_ADDRie N
#Dfine PMIC_RG_LASK ANA2HDIG_MINOR_REV_SG_LDO_VCN18_ULP_SHIFT  efine PMIC_RG_LASK ANA2HDIG_MAJOR_REV_G_LDO_VCN18_OCFB_EN_C_RGefine PMICASK ANA2HDSN_REVDO_VCN13_SW_OP_ASK ANA2HDIG_MAJOR_REV_MICE3S9_OC_MODE_ADDRie N
#Dfine PMIC_RG_LASK ANA2HDIG_MAJOR_REV_SG_LDO_VCN18_ULP_SHIFT  
efine PMIC_RG_LASK ANA2HDSN_CBSFT              _RG_       _ RGefine PMICASK ANA2HDSN_DBIfine PMIC_RG_LASK ANA2HDSN_CBSFSHIFT                   1ie Ne
#3fine PMIC_RG_LASK ANA2HDSN_CBSFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VASK ANA2HDSN_BIXFT              _RG_       _ RGefine PMICASK ANA2HDSN_DBIfine PMIC_RG_LASK ANA2HDSN_BIXFSHIFT                   1ie Ne
#3fine PMIC_RG_LASK ANA2HDSN_BIXF                   0xFFFF
  F
0x1
#define PMIASK ANA2HDSN_ESPFT              _RG_       _ RGefine PMICASK ANA2HDSN_DBIfine PMIC_RG_LASK ANA2HDSN_ESPFSHIFT                   1ie Ne
#LDfine PMIC_RG_LASK ANA2HDSN_ESPF                   0xFFFF
  F
efine PMIC_RG_LASK ANA2HDSN_FPIFT              _RG_       _ RGefine PMICASK ANA2HDSN_FPIfine PMIC_RG_LASK ANA2HDSN_FPIFSHIFT                   1ie Ne
#LDfine PMIC_RG_LASK ANA2HDSN_FPIFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVXO22HVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVXO22HANA__OP_CFG_CLR_ADDR     VXO22HVOCASHSHIFT                   1ie NNee
#LCFG_CLR_ADDR     VXO22HVOCASHSG_LDO_VCN18_ULP_SHIFT       1 1e PMIC_RG_LDO_VG_MVXO22HVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  _efine PMICVXO22HANA__OP_CFG_CLR_ADDR     VXO22HVO _SHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVXO22HVO _SHSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VXO22HRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVXO22HANA__OPdefine PMIC_RG_DO_VXO22HRSV_1HSHIFT                   1ie NNee
#define PMIC_RG_DO_VXO22HRSV_1HSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VXO22HOCS   HIFT                 _RG__RG_ G_efine PMICVXO22HANA__OPdefine PMIC_RG_DO_VXO22HOCS   HIFSHIFT                   1ie N
#define PMIC_RG_DO_VXO22HOCS   HIFSG_LDO_VCN18_ULP_SHIFT       efine PMIC_RG_LDO_VXO22H    IQ_CLAMN_SHIFT                 _G_efine PMICVXO22HANA__OPdefine PMIC_RG_DO_VXO22H    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie 
#define PMIC_RG_DO_VXO22H    IQ_CLAMN_SHISG_LDO_VCN18_ULP_SHIFTne PMIC_RG_LDO_VCNVXO22H    BIASX2 HIFT                 _RG_G_efine PMICVXO22HANA__OPdefine PMIC_RG_DO_VXO22H    BIASX2 HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VXO22H    BIASX2 HIFSG_LDO_VCN18_ULP_SHIFT  ne PMIC_RG_LDO_VCNVXO22HMEASURE_FT HIFT                 _RG_G_efine PMICVXO22HANA__OPdefine PMIC_RG_DO_VXO22HMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VXO22HMEASURE_FT HIF                        6
#define PMIC_RGS_VXO22HOCSSTATUSFT              _RG_      G_efine PMICVXO22HANA__OPdefine PMIC_RG_DOS_VXO22HOCSSTATUSF           \
	MT6359_LD_Cie
#define PMIC_RG_DOS_VXO22HOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT     #define PMIC_RG_LDVRFCKHVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVRFCKHANA__OP_CFG_CLR_ADDR     VRFCKHVOCASHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVRFCKHVOCASHSG_LDO_VCN18_ULP_SHIFT       1 1e PMIC_RG_LDO_VG_MVRFCKHVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  _efine PMICVRFCKHANA__OP_CFG_CLR_ADDR     VRFCKHVO _SHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVRFCKHVO _SHSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LDO_VRFCKHOP_CURIHIFT                 _RG__RG_ Gefine PMICVRFCKHANA__OPdefine PMIC_RG_DO_VRFCKHOP_CURIHIFSHIFT                   1ie 
##define PMIC_RG_LDVRFCKHOP_CURIHIFSG_LDO_VCN18_ULP_SHIFT      define PMIC_RG_DO_VRFCKHRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVRFCKHANA__OPdefine PMIC_RG_DO_VRFCKHRSV_1HSHIFT                   1ie NNee
#define PMIC_RG_DO_VRFCKHRSV_1HSG_LDO_VCN18_ULP_SHIFT          ne PMIC_RG_LDO_VCNVRFCKHOCS   HIFT                 _RG__RG_ G_efine PMICVRFCKHANA__OPdefine PMIC_RG_DO_VRFCKHOCS   HIFSHIFT                   1ie N
#define PMIC_RG_DO_VRFCKHOCS   HIF                   0xFFFF
  Fne PMIC_RG_LDO_VCNVRFCKH    IQ_CLAMN_SHIFT                 _G_efine PMICVRFCKHANA__OPdefine PMIC_RG_DO_VRFCKH    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPie 
#define PMIC_RG_DO_VRFCKH    IQ_CLAMN_SHI                   0xF6
#define PMIC_RG_VRFCKH    BIASX2 HIFT                 _RG_G_efine PMICVRFCKHANA__OPdefine PMIC_RG_DO_VRFCKH    BIASX2 HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VRFCKH    BIASX2 HIF                   0xFFF#define PMIC_RG_LDVRFCKHMEASURE_FT HIFT                 _RG_G_efine PMICVRFCKHANA__OPdefine PMIC_RG_DO_VRFCKHMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VRFCKHMEASURE_FT HIFSG_LDO_VCN18_ULP_SHIFT  efine PMIC_RG_LDO_VRFCKHCAS_C _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMICVRFCKHANA__OPdefine PMIC_RG_DO_VRFCKHCAS_C _SHSHIFT                   1ie N
#3fine PMIC_RG_LDO_VRFCKHCAS_C _SH                   0xFFFF
  Fefine PMIC_RG_LDO_VRFCKHCAS_I _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMICVRFCKHANA__OPdefine PMIC_RG_DO_VRFCKHCAS_I _SHSHIFT                   1ie N
#_VCN18_SW_OP_CFG_MVRFCKHCAS_I _SHSG_LDO_VCN18_ULP_SHIFT       
define PMIC_RG_DO_VRFCKHCAS_R _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMICVRFCKHANA__OPdefine PMIC_RG_DO_VRFCKHCAS_R _SHSHIFT                   1ie N
#define PMIC_RG_DO_VRFCKHCAS_R _SHSG_LDO_VCN18_ULP_SHIFT       
ne PMIC_RG_LDO_VCNVRFCKHCAS_STBFT                _RG_G__RG_  _efine PMICVRFCKHANA__OPefine PMIC_RG_LDO_VRFCKHCAS_STBFSHIFT                   1ie Ne
#define PMIC_RG_DO_VRFCKHCAS_STBFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_S_VRFCKHOCSSTATUSFT              _RG_      G_efine PMICVRFCKHANA__OPefine PMIC_RG_LDOS_VRFCKHOCSSTATUSF           \
	MT6359_LD_Cie
#define PMIC_RG_DOS_VRFCKHOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT     define PMIC_RG_DO_VRFCKH1HVOCASHG_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICVRFCKH1HANA__OP_CFG_CLR_ADDR     VRFCKH1HVOCASHSHIFT                   1ie Ne
#L PMIC_RG_LDO_VG_MVRFCKH1HVOCASHSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVRFCKH1HVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICVRFCKH1HANA__OP_CFG_CLR_ADDR     VRFCKH1HVO _SHSHIFT                   1ie NN
#L PMIC_RG_LDO_VG_MVRFCKH1HVO _SHSG_LDO_VCN18_ULP_SHIFT        efine PMIC_RG_LDO_VRFCKH1HRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICVRFCKH1HANA__OPdefine PMIC_RG_DO_VRFCKH1HRSV_1HSHIFT                   1ie NN
#define PMIC_RG_DO_VRFCKH1HRSV_1HSG_LDO_VCN18_ULP_SHIFT        efine PMIC_RG_LDO_VRFCKH1HOCS   HIFT                 _RG__RG_ efine PMICVRFCKH1HANA__OPdefine PMIC_RG_DO_VRFCKH1HOCS   HIFSHIFT                   1ie
#define PMIC_RG_DO_VRFCKH1HOCS   HIF                   0xFFFF
 3fine PMIC_RG_LDO_VRFCKH1H    IQ_CLAMN_SHIFT              RG_ efine PMICVRFCKH1HANA__OPdefine PMIC_RG_DO_VRFCKH1H    IQ_CLAMN_SHIMT6359_LDO_VCN18_OPi
#define PMIC_RG_DO_VRFCKH1H    IQ_CLAMN_SHI                   0ne PMIC_RG_LDO_VCNVRFCKH1H    BIASX2 HIFT                 RG_ efine PMICVRFCKH1HANA__OPdefine PMIC_RG_DO_VRFCKH1H    BIASX2 HIFMICE3S9_OC_MODE_ADDRie
#define PMIC_RG_DO_VRFCKH1H    BIASX2 HIF                   0xFne PMIC_RG_LDO_VCNVRFCKH1HMEASURE_FT HIFT                 RG_ efine PMICVRFCKH1HANA__OPdefine PMIC_RG_DO_VRFCKH1HMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie
#define PMIC_RG_DO_VRFCKH1HMEASURE_FT HIFSG_LDO_VCN18_ULP_SHIFT6
#define PMIC_RGS_VRFCKH1HOCSSTATUSFT              _RG_      efine PMICVRFCKH1HANA__OPdefine PMIC_RG_DOS_VRFCKH1HOCSSTATUSFMICE3S9_OC_MODE_ADDRie Ne
#define PMIC_RG_DOS_VRFCKH1HOCSSTATUSF                   0xFFFF#define PMIC_RG_LDVBBCKHVO _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  _efine PMICVBBCKHANA__OP_CFG_CLR_ADDR     VBBCKHVO _SHSHIFT                   1ie NNee
#_VCN18_SW_OP_CFG_MVBBCKHVO _SHSG_LDO_VCN18_ULP_SHIFT          ne PMIC_RG_LDO_VCNVBBCKHOP_CURIHIFT                 _RG__RG_ Gefine PMICVBBCKHANA__OP_CFG_CLR_ADDR     VBBCKHOP_CURIHIFSHIFT                   1ie 
##define PMIC_RG_LDVBBCKHOP_CURIHIFSG_LDO_VCN18_ULP_SHIFT      define PMIC_RG_LDO_VBBCKHRSV_1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_efine PMICVBBCKHANA__OP_CFG_CLR_ADDR     VBBCKHRSV_1HSHIFT                   1ie NNee
#define PMIC_RG_DO_VBBCKHRSV_1HSG_LDO_VCN18_ULP_SHIFT        P 
ne PMIC_RG_LDO_VCNVBBCKHOCS   HIFT                 _RG__RG_ G_efine PMICVBBCKHANA__OPdefine PMIC_RG_DO_VBBCKHOCS   HIFSHIFT                   1ie N
#define PMIC_RG_DO_VBBCKHOCS   HIFSG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR     VBBCKHMEASURE_FT HIFT                 _RG_G_efine PMICVBBCKHANA__OPdefine PMIC_RG_DO_VBBCKHMEASURE_FT HIFMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_VBBCKHMEASURE_FT HIFSG_LDO_VCN18_ULP_SHIFT  
efine PMIC_RG_DOS_VBBCKHOCSSTATUSFT              _RG_      G_efine PMICVBBCKHANA__OPdefine PMIC_RG_DOS_VBBCKHOCSSTATUSF           \
	MT6359_LD_Cie
#define PMIC_RG_DOS_VBBCKHOCSSTATUSFSG_LDO_VCN18_ULP_SHIFT     0x1
#define PMIASK ANA2HELR_LHIFT                 _RG__RG_ G_ efine PMICASK ANA2 ELR_NUMCFG_CLR_ADDR  ASK ANA2 ELR_LHIFSHIFT                   1ie Ne
#LDfine PMIC_RG_LASK ANA2 ELR_LHIFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MVXO22HVOTRIMFT                _RG_G__RG_  _ efine PMICDCXK ADASK BIASSELR_e PMIC_RG_LDO_VG_MVXO22HVOTRIMFSHIFT                   1ie NNe
#LCFG_CLR_ADDR     VXO22HVOTRIMFSG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_   VXO22HNDISFHIFT                _RG_G__RG_  _efine PMICDCXK ADASK BIASSELR_e PMIC_RG_LDO_VG_MVXO22HNDISFHIFSHIFT                   1ie Ne
#define PMIC_RG_DO_VXO22HNDISFHIFSG_LDO_VCN18_ULP_SHIFT        ne PMIC_RG_LDO_VCNVRFCKHVOTRIMFT                _RG_G__RG_  _ efine PMICDCXK ADASK BIASSELR_e PMIC_RG_LDO_VG_MVRFCKHVOTRIMFSHIFT                   1ie NNe
#LCFG_CLR_ADDR     VRFCKHVOTRIMFSG_LDO_VCN18_ULP_SHIFT        Pne PMIC_RG_LDO_VCNVRFCKHHVFHIFT                _RG_G__RG_  _  efine PMICDCXK ADASK BIASSELR_e PMIC_RG_LDO_VG_MVRFCKHHVFHIFSHIFT                   1ie NNee
#define PMIC_RG_DO_VRFCKHHVFHIFSG_LDO_VCN18_ULP_SHIFT        P efine PMIC_RG_LDO_VRFCKHCAS_HIFT                _RG_G__RG_  _ efine PMICDCXK ADASK BIASSELR_e PMIC_RG_LDO_VG_MVRFCKHCAS_HIFSHIFT                   1ie NNe
#define PMIC_RG_DO_VRFCKHCAS_HIFSG_LDO_VCN18_ULP_SHIFT       1 1e PMIC_RG_LDO_VG_MVRFCKHNDISFHIFT                _RG_G__RG_  _efine PMICDCXK ADASK BIASSELR_e PMIC_RG_LDO_VG_MVRFCKHNDISFHIFSHIFT                   1ie NN
#define PMIC_RG_DO_VRFCKHNDISFHIFSG_LDO_VCN18_ULP_SHIFT        
define PMIC_RG_DO_VRFCKH1HVOTRIMFT                _RG_G__RG_  efine PMICDCXK ADASK BIASSELR_e PMIC_RG_LDO_VG_MVRFCKH1HVOTRIMFSHIFT                   1ie N
#L PMIC_RG_LDO_VG_MVRFCKH1HVOTRIMFSG_LDO_VCN18_ULP_SHIFT       define PMIC_RG_LDO_VRFCKH1HNDISFHIFT                _RG_G__RG_ efine PMICDCXK ADASK BIASSELR_define PMIC_RG_DO_VRFCKH1HNDISFHIFSHIFT                   1ie 
#define PMIC_RG_DO_VRFCKH1HNDISFHIFSG_LDO_VCN18_ULP_SHIFT      _CFG_CLR_ADDR     VBBCKHHVFHIFT                _RG_G__RG_  _  efine PMICDCXK ADASK BIASSELR_define PMIC_RG_DO_VBBCKHHVFHIFSHIFT                   1ie NNee
#define PMIC_RG_DO_VBBCKHHVFHIFSG_LDO_VCN18_ULP_SHIFT        P 
efine PMIC_RG_DO_VBBCKHNDISFHIFT                _RG_G__RG_  _efine PMICDCXK ADASK BIASSELR_
efine PMIC_RG_DO_VBBCKHNDISFHIFSHIFT                   1ie NN
#define PMIC_RG_DO_VBBCKHNDISFHIFSG_LDO_VCN18_ULP_SHIFT        efine PMIC_RG_LDUMMYLOADHANA_IDFT                _RG_G__RG_  _efine PMICDUMMYLOADHDSN_IDfine PMIC_RG_LDUMMYLOADHANA_IDFSHIFT                   1ie Ne
#LDfine PMIC_RG_LDUMMYLOADHANA_IDFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VDUMMYLOADHDIG_IDFT                _RG_G__RG_  _efine PMICDUMMYLOADHDSN_IDfine PMIC_RG_LDUMMYLOADHDIG_IDFSHIFT                   1ie NN
#LDfine PMIC_RG_LDUMMYLOADHDIG_IDFSG_LDO_VCN18_ULP_SHIFT        8fine PMIC_RG_LDUMMYLOADHANA_MINOR_REV_G_LDO_VCN18_OCFB_EN_C_Refine PMICDUMMYLOADHDSN_REVDO_VCN13_SW_OP_DUMMYLOADHANA_MINOR_REV_SHIFT                  
#Dfine PMIC_RG_LDUMMYLOADHANA_MINOR_REV_SG_LDO_VCN18_ULP_SHIFT DO_VCN13_SW_OP_DUMMYLOADHANA_MAJOR_REV_G_LDO_VCN18_OCFB_EN_C_Refine PMICDUMMYLOADHDSN_REVDO_VCN13_SW_OP_DUMMYLOADHANA_MAJOR_REV_MICE3S9_OC_MODE_ADDRie 
#Dfine PMIC_RG_LDUMMYLOADHANA_MAJOR_REV_SG_LDO_VCN18_ULP_SHIFT 4fine PMIC_RG_LDUMMYLOADHDIG_MINOR_REV_G_LDO_VCN18_OCFB_EN_C_Refine PMICDUMMYLOADHDSN_REVDO_VCN13_SW_OP_DUMMYLOADHDIG_MINOR_REV_MICE3S9_OC_MODE_ADDRie 
#Dfine PMIC_RG_LDUMMYLOADHDIG_MINOR_REV_SG_LDO_VCN18_ULP_SHIFT 8fine PMIC_RG_LDUMMYLOADHDIG_MAJOR_REV_G_LDO_VCN18_OCFB_EN_C_Refine PMICDUMMYLOADHDSN_REVDO_VCN13_SW_OP_DUMMYLOADHDIG_MAJOR_REV_MICE3S9_OC_MODE_ADDRie 
#Dfine PMIC_RG_LDUMMYLOADHDIG_MAJOR_REV_SG_LDO_VCN18_ULP_SHIFT define PMIC_RG_LDUMMYLOADHDSN_CBSFT              _RG_       _ Refine PMICDUMMYLOADHDSN_DBIfine PMIC_RG_LDUMMYLOADHDSN_CBSFSHIFT                   1ie N
#3fine PMIC_RG_LDUMMYLOADHDSN_CBSFSG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR  DUMMYLOADHDSN_BIXFT              _RG_       _ Refine PMICDUMMYLOADHDSN_DBIfine PMIC_RG_LDUMMYLOADHDSN_BIXFSHIFT                   1ie N
#3fine PMIC_RG_LDUMMYLOADHDSN_BIXF                   0xFFFF
  Fefine PMIC_RG_LDUMMYLOADHDSN_ESPFT              _RG_       _ Refine PMICDUMMYLOADHDSN_DBIfine PMIC_RG_LDUMMYLOADHDSN_ESPFSHIFT                   1ie N
#LDfine PMIC_RG_LDUMMYLOADHDSN_ESPF                   0xFFFF
  F8fine PMIC_RG_LDUMMYLOADHDSN_FPIFT              _RG_       _ Refine PMICDUMMYLOADHDSN_FPIfine PMIC_RG_LDUMMYLOADHDSN_FPIFSHIFT                   1ie N
#LDfine PMIC_RG_LDUMMYLOADHDSN_FPIFSG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR     ISINKSTRIMFHIFT                _RG_G__RG_  _efine PMICDUMMYLOADHANA__OP_CFG_CLR_ADDR     ISINKSTRIMFHIFSHIFT                   1ie NN
#define PMIC_RG_DO_ISINKSTRIMFHIFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MISINKSTRIMF _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMICDUMMYLOADHANA__OP_CFG_CLR_ADDR     ISINKSTRIMF _SHSHIFT                   1ie N
##define PMIC_RG_LDISINKSTRIMF _SHSG_LDO_VCN18_ULP_SHIFT       ddefine PMIC_RG_LDISINKSRSV_G_LDO_VCN18_OCFB_EN_C_RG__RG_ G_ _efine PMICDUMMYLOADHANA__OP_CFG_CLR_ADDR     ISINKSRSV_SHIFT                   1ie NNeeeN
#L PMIC_RG_LDO_VG_MISINKSRSV_SG_LDO_VCN18_ULP_SHIFT            ne PMIC_RG_LDO_VCNISINK0_CHO  HIFT                 _RG__RG_ G_efine PMICDUMMYLOADHANA__OP_CFG_CLR_ADDR     ISINK0_CHO  HIFSHIFT                   1ie N
#define PMIC_RG_DO_ISINK0_CHO  HIF                   0xFFFF
  Fefine PMIC_RG_LDO_ISINK1_CHO  HIFT                 _RG__RG_ G_efine PMICDUMMYLOADHANA__OP_CFG_CLR_ADDR     ISINK1_CHO  HIFSHIFT                   1ie N
#define PMIC_RG_DO_ISINK1_CHO  HIF                   0xFFFF
  Fefine PMIC_RG_LDO_ISINK0_DOUBLEFT                _RG_G__RG_  _efine PMICDUMMYLOADHANA__OP_CFG_CLR_ADDR     ISINK0_DOUBLEFSHIFT                   1ie NN
#define PMIC_RG_DO_ISINK0_DOUBLEFSG_LDO_VCN18_ULP_SHIFT        
efine PMIC_RG_LDO_ISINK1_DOUBLEFT                _RG_G__RG_  _efine PMICDUMMYLOADHANA__OP_CFG_CLR_ADDR     ISINK1_DOUBLEFSHIFT                   1ie NN
#define PMIC_RG_DO_ISINK1_DOUBLEFSG_LDO_VCN18_ULP_SHIFT        
3fine PMIC_RG_LISINK0_RSV1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_  _efine PMICISINK0_COPdefine PMIC_RG_ISINK0_RSV1HSHIFT                   1ie NNeeeNN
#L PMIC_RG_LDO_VISINK0_RSV1HSG_LDO_VCN18_ULP_SHIFT            1e PMIC_RG_LDO_VISINK0_RSV0HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_  _efine PMICISINK0_COPdefine PMIC_RG_ISINK0_RSV0H_HW0_OP_EN_MASK   0x1
#defie N    N
##define PMIC_RGISINK0_RSV0HSG_LDO_VCN18_ULP_SHIFT            14define PMIC_RGISINK_CH0HSTEPFT              _RG_       _ RG _efine PMICISINK0_COPdefine PMIC_RG_ISINK_CH0HSTEPFSHIFT                   1ie NNee
##define PMIC_RGISINK_CH0HSTEPFSG_LDO_VCN18_ULP_SHIFT        P 
efine PMIC_RG_LISINK1_RSV1HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_  _efine PMICISINK1_COPdefine PMIC_RG_ISINK1_RSV1HSHIFT                   1ie NNeeeNN
#L PMIC_RG_LDO_VISINK1_RSV1HSG_LDO_VCN18_ULP_SHIFT            1e PMIC_RG_LDO_VISINK1_RSV0HG_LDO_VCN18_OCFB_EN_C_RG__RG_ G_  _efine PMICISINK1_COPdefine PMIC_RG_ISINK1_RSV0H_HW0_OP_EN_MASK   0x1
#defie N    N
##define PMIC_RGISINK1_RSV0HSG_LDO_VCN18_ULP_SHIFT            14define PMIC_RGISINK_CH1HSTEPFT              _RG_       _ RG _efine PMICISINK1_COPdefine PMIC_RG_ISINK_CH1HSTEPFSHIFT                   1ie NNee
##define PMIC_RGISINK_CH1HSTEPFSG_LDO_VCN18_ULP_SHIFT        P 
efine PMIC_RG_LADHISINK0_STATUSFT              _RG_       _  _efine PMICISINK ANA1 SMPLfine PMIC_RG_LADHISINK0_STATUSFSHIFT                   1ie NN
#define PMIC_RG_ADHISINK0_STATUSFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VADHISINK1_STATUSFT              _RG_       _  _efine PMICISINK ANA1 SMPLfine PMIC_RG_LADHISINK1_STATUSFSHIFT                   1ie NN
#define PMIC_RG_ADHISINK1_STATUSFSG_LDO_VCN18_ULP_SHIFT       1define PMIC_RG_ISINK_CH1HHIFT                _RG_G__RG_  _   _efine PMICISINK HIFCTRL SMPLfine PMIC_RG_LISINK_CH1HHIFSHIFT                   1ie NNeeeN
#define PMIC_RG_ISINK_CH1HHIFSG_LDO_VCN18_ULP_SHIFT            e PMIC_RG_LDO_VISINK_CH0HHIFT                _RG_G__RG_  _   _efine PMICISINK HIFCTRL SMPLfine PMIC_RG_LISINK_CH0HHIFSHIFT                   1ie NNeeeN
#define PMIC_RG_ISINK_CH0HHIFSG_LDO_VCN18_ULP_SHIFT            define PMIC_RG_ISINK_CHOP1HHIFT                _RG_G__RG_  _  efine PMICISINK HIFCTRL SMPLfine PMIC_RG_LISINK_CHOP1HHIFSHIFT                   1ie NNee
#define PMIC_RG_ISINK_CHOP1HHIFSG_LDO_VCN18_ULP_SHIFT          ne PMIC_RG_LDO_ISINK_CHOP0HHIFT                _RG_G__RG_  _  efine PMICISINK HIFCTRL SMPLfine PMIC_RG_LISINK_CHOP0HHIFSHIFT                   1ie NNee
#define PMIC_RG_ISINK_CHOP0HHIFSG_LDO_VCN18_ULP_SHIFT          5efine PMIC_RG_ISINK_CH1HBIASSEIFT                 _RG__RG_ G_efine PMICISINK HIFCTRL SMPLfine PMIC_RG_LISINK_CH1HBIASSEIFSHIFT                   1ie N
#define PMIC_RG_ISINK_CH1HBIASSEIF                   0xFFFF
  Fefine PMIC_RG_LISINK_CH0HBIASSEIFT                 _RG__RG_ G_efine PMICISINK HIFCTRL SMPLfine PMIC_RG_LISINK_CH0HBIASSEIFSHIFT                   1ie N
#define PMIC_RG_ISINK_CH0HBIASSEIF                   0xFFFF
  Fefine PMIC_RG_LDUMMYLOADHELR_LHIFT                 _RG__RG_ G_efine PMICDUMMYLOADHELR_NUMCFG_CLR_ADDR  DUMMYLOADHELR_LHIFSHIFT                   1ie N
#LDfine PMIC_RG_LDUMMYLOADHELR_LHIFSG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR     ISINKSTRIMFBIASST                _RG_G__RG_ efine PMICDUMMYLOADHELR__CFG_CLR_ADDR     ISINKSTRIMFBIASSSHIFT                   1ie 
##define PMIC_RG_LDISINKSTRIMFBIASSSG_LDO_VCN18_ULP_SHIFT      _CFG_CLR_ADDR  AUD_TO  ANA_IDFT                _RG_G__RG_  _  efine PMICAUD_TO  IDfine PMIC_RG_LAUD_TO  ANA_IDFSHIFT                   1ie NNee
#_Ffine PMIC_RG_LAUD_TO  ANA_IDFSG_LDO_VCN18_ULP_SHIFT       1 1e PMIC_RG_LDO_VAUD_TO  DIG_IDFT                _RG_G__RG_  _  efine PMICAUD_TO  IDfine PMIC_RG_LAUD_TO  DIG_IDFSHIFT                   1ie NNee
#_Ffine PMIC_RG_LAUD_TO  DIG_IDFSG_LDO_VCN18_ULP_SHIFT        PFefine PMIC_RG_LAUD_TO  ANA_MINOR_REV_G_LDO_VCN18_OCFB_EN_C_RG efine PMICAUD_TO  REVDO_VCN13_SW_OP_AUD_TO  ANA_MINOR_REV_SHIFT                   1
#_VCN18_SW_OP_CFAUD_TO  ANA_MINOR_REV_SG_LDO_VCN18_ULP_SHIFT   DO_VCN13_SW_OP_AUD_TO  ANA_MAJOR_REV_G_LDO_VCN18_OCFB_EN_C_RG efine PMICAUD_TO  REVDO_VCN13_SW_OP_AUD_TO  ANA_MAJOR_REV_MICE3S9_OC_MODE_ADDRie N1
#_VCN18_SW_OP_CFAUD_TO  ANA_MAJOR_REV_SG_LDO_VCN18_ULP_SHIFT   ne PMIC_RG_LDO_AUD_TO  DIG_MINOR_REV_G_LDO_VCN18_OCFB_EN_C_RG efine PMICAUD_TO  REVDO_VCN13_SW_OP_AUD_TO  DIG_MINOR_REV_MICE3S9_OC_MODE_ADDRie N1
#_VCN18_SW_OP_CFAUD_TO  DIG_MINOR_REV_SG_LDO_VCN18_ULP_SHIFT  Fefine PMIC_RG_LAUD_TO  DIG_MAJOR_REV_G_LDO_VCN18_OCFB_EN_C_RG efine PMICAUD_TO  REVDO_VCN13_SW_OP_AUD_TO  DIG_MAJOR_REV_MICE3S9_OC_MODE_ADDRie N1
#_VCN18_SW_OP_CFAUD_TO  DIG_MAJOR_REV_SG_LDO_VCN18_ULP_SHIFT   
efine PMIC_RG_LAUD_TO  CBSFT              _RG_       _ RGC_RG efine PMICAUD_TO  DBIfine PMIC_RG_LAUD_TO  CBSF_HW0_OP_EN_MASK   0x1
#defie N    N
#3fine PMIC_RG_LAUD_TO  CBSFSG_LDO_VCN18_ULP_SHIFT            1e PMIC_RG_LDO_VAUD_TO  BIXFT              _RG_       _ RGC_RG efine PMICAUD_TO  DBIfine PMIC_RG_LAUD_TO  BIXFSHIFT                   1ie Ne    N
#3fine PMIC_RG_LAUD_TO  BIXF                   0xFFFF
  F





efine PMIC_RG_LAUD_TO  ESPFT              _RG_       _ RGC_RG efine PMICAUD_TO  DBIfine PMIC_RG_LAUD_TO  ESPFSHIFT                   1ie Ne    N
#_Ffine PMIC_RG_LAUD_TO  ESPF                   0xFFFF
  F





efine PMIC_RG_LAUD_TO  FPIFT              _RG_       _ RGC_RG efine PMICAUD_TO  DXIfine PMIC_RG_LAUD_TO  FPIFSHIFT                   1ie Ne    N
#_Ffine PMIC_RG_LAUD_TO  FPIFSG_LDO_VCN18_ULP_SHIFT       1    N
fine PMIC_RG_LAUD_TO  CLK_OFFSETST                _RG_G__RG_ efine PMICAUD_TO  CKPDN_TPM
fine PMIC_RG_LAUD_TO  CLK_OFFSETSSHIFT                   1ie 
#_Ffine PMIC_RG_LAUD_TO  CLK_OFFSETSSG_LDO_VCN18_ULP_SHIFT      _CFG_CLR_ADDR  AUD_TO  RST_OFFSETST                _RG_G__RG_ efine PMICAUD_TO  CKPDN_TPM
fine PMIC_RG_LAUD_TO  RST_OFFSETSSHIFT                   1ie 
#_Ffine PMIC_RG_LAUD_TO  RST_OFFSETSSG_LDO_VCN18_ULP_SHIFT      efine PMIC_RG_LAUD_TO  INT_OFFSETST                _RG_G__RG_ efine PMICAUD_TO  CKPDN_TPMdefine PMIC_RG_AUD_TO  INT_OFFSETSSHIFT                   1ie 
#_Ffine PMIC_RG_LAUD_TO  INT_OFFSETSSG_LDO_VCN18_ULP_SHIFT      _CFG_CLR_ADDR  AUD_TO  INT_LHIFT                 _RG__RG_ G_  efine PMICAUD_TO  CKPDN_TPMdefine PMIC_RG_AUD_TO  INT_LHIFSHIFT                   1ie Ne 
#_Ffine PMIC_RG_LAUD_TO  INT_LHIFSG_LDO_VCN18_ULP_SHIFT       1Fefine PMIC_RG_LDO_ACCDETSCK_PDN_T              _RG_       _  _efine PMICAUD_TO  CKPDN__OP_CFG_CLR_ADDR     ACCDETSCK_PDN_SHIFT                   1ie NN
#define PMIC_RG_DO_ACCDETSCK_PDN_SG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VG_MAUD_CK_PDN_T              _RG_       _  _  _efine PMICAUD_TO  CKPDN__OP_CFG_CLR_ADDR     AUD_CK_PDN_SHIFT                   1ie NNeee
#define PMIC_RG_DO_AUD_CK_PDN_SG_LDO_VCN18_ULP_SHIFT       1   define PMIC_RG_DO_AUDIF_CK_PDN_T              _RG_       _  _ efine PMICAUD_TO  CKPDN__OP_CFG_CLR_ADDR     AUDIF_CK_PDN_SHIFT                   1ie NNe
#define PMIC_RG_DO_AUDIF_CK_PDN_SG_LDO_VCN18_ULP_SHIFT       1 efine PMIC_RG_LDO_ZCD13MSCK_PDN_T              _RG_       _  _efine PMICAUD_TO  CKPDN__OP_CFG_CLR_ADDR     ZCD13MSCK_PDN_SHIFT                   1ie NN
#define PMIC_RG_DO_ZCD13MSCK_PDN_SG_LDO_VCN18_ULP_SHIFT       1ne PMIC_RG_LDO_VCNAUDNCPSCK_PDN_T              _RG_       _  _efine PMICAUD_TO  CKPDN__OP_CFG_CLR_ADDR     AUDNCPSCK_PDN_SHIFT                   1ie NN
#define PMIC_RG_DO_AUDNCPSCK_PDN_SG_LDO_VCN18_ULP_SHIFT       16
#define PMIC_RG_PADHAUD_CLK_MISOSCK_PDN_T              _RG_ efine PMICAUD_TO  CKPDN__OP_CFG_CLR_ADDR     PADHAUD_CLK_MISOSCK_PDN_MT6359_LDO_VCN18_OPi
#define PMIC_RG_DO_PADHAUD_CLK_MISOSCK_PDN_SG_LDO_VCN18_ULP_SHI#define PMIC_RG_LDAUD_INTRPSCK_PDN_T              _RG_       _efine PMICAUD_TO  CKPDN__OP_CFG_CLR_ADDR     AUD_INTRPSCK_PDN_SHIFT                   1ie
#define PMIC_RG_DO_AUD_INTRPSCK_PDN_SG_LDO_VCN18_ULP_SHIFT     efine PMIC_RG_LDO_VOW32KSCK_PDN_T              _RG_       _  _efine PMICAUD_TO  CKPDN__OP_CFG_CLR_ADDR     VOW32KSCK_PDN_SHIFT                   1ie NN
#define PMIC_RG_DO_VOW32KSCK_PDN_SG_LDO_VCN18_ULP_SHIFT        
efine PMIC_RG_LDO_VOW13MSCK_PDN_T              _RG_       _  _efine PMICAUD_TO  CKPDN__OP_CFG_CLR_ADDR     VOW13MSCK_PDN_SHIFT                   1ie NN
#define PMIC_RG_DO_VOW13MSCK_PDN_SG_LDO_VCN18_ULP_SHIFT       1
3fine PMIC_RG_LDO_AUD_TO  CKPDN__OP__SETST                _RG_efine PMICAUD_TO  CKPDN__OP__SETfine PMIC_RG_LDO_AUD_TO  CKPDN__OP__SETSSHIFT                
#3L_Ffine PMIC_RG_LDO_AUD_TO  CKPDN__OP__SETSSG_LDO_VCN18_ULP_SHIF_CFG_CLR_ADDR     AUD_TO  CKPDN__OP__CLRIFT                 _Refine PMICAUD_TO  CKPDN__OP__CLRCFG_CLR_ADDR     AUD_TO  CKPDN__OP__CLRISHIFT                
#3L_Ffine PMIC_RG_LDO_AUD_TO  CKPDN__OP__CLRISG_LDO_VCN18_ULP_SHIF_CFG_CLR_ADDR     AUD_CKHCK _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  efine PMICAUD_TO  CK _SH_OP_CFG_CLR_ADDR     AUD_CK_CK _SHSHIFT                   1ie NNe
#define PMIC_RG_DO_AUD_CK_CK _SHSG_LDO_VCN18_ULP_SHIFT       1 efine PMIC_RG_LDO_AUDIF_CK_CK _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMICAUD_TO  CK _SH_OP_CFG_CLR_ADDR     AUDIF_CK_CK _SHSHIFT                   1ie N
#define PMIC_RG_DO_AUDIF_CK_CK _SHSG_LDO_VCN18_ULP_SHIFT       efine PMIC_RG_LDO_AUD_TO  CK _SH_OP__SETST                _RG_efine PMICAUD_TO  CK _SH_OP__SETfine PMIC_RG_LDO_AUD_TO  CK _SH_OP__SETSSHIFT                
#Ffine PMIC_RG_LDO_AUD_TO  CK _SH_OP__SETSSG_LDO_VCN18_ULP_SHIF_CFG_CLR_ADDR     AUD_TO  CK _SH_OP__CLRIFT                 _Refine PMICAUD_TO  CK _SH_OP__CLRCFG_CLR_ADDR     AUD_TO  CK _SH_OP__CLRISHIFT                
#Ffine PMIC_RG_LDO_AUD_TO  CK _SH_OP__CLRISG_LDO_VCN18_ULP_SHIF_CFG_CLR_ADDR     AUD26MSCK_TST_DISFG_LDO_VCN18_OCFB_EN_C_RG__efine PMICAUD_TO  CKTST__OP_CFG_CLR_ADDR     AUD26MSCK_TST_DISFSHIFT                   1i
#define PMIC_RG_DO_AUD26MSCK_TST_DISFSG_LDO_VCN18_ULP_SHIFT    _CFG_CLR_ADDR     AUD_CK_TST _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICAUD_TO  CKTST__OP_CFG_CLR_ADDR     AUD_CK_TST _SHSHIFT                   1ie NN
#define PMIC_RG_DO_AUD_CK_TST _SHSG_LDO_VCN18_ULP_SHIFT        efine PMIC_RG_LDO_AUDIF_CK_TST _SHG_LDO_VCN18_OCFB_EN_C_RG__RGefine PMICAUD_TO  CKTST__OP_CFG_CLR_ADDR     AUDIF_CK_TST _SHSHIFT                   1ie 
#define PMIC_RG_DO_AUDIF_CK_TST _SHSG_LDO_VCN18_ULP_SHIFT      efine PMIC_RG_LDO_AUD26MSCK_TST _SHG_LDO_VCN18_OCFB_EN_C_RG__Refine PMICAUD_TO  CKTST__OP_CFG_CLR_ADDR     AUD26MSCK_TST _SHSHIFT                   1ie
#define PMIC_RG_DO_AUD26MSCK_TST _SHSG_LDO_VCN18_ULP_SHIFT     ne PMIC_RG_LDO_VCNVOW13MSCK_TST_DISFG_LDO_VCN18_OCFB_EN_C_RG__efine PMICAUD_TO  CKTST__OP_CFG_CLR_ADDR     VOW13MSCK_TST_DISFSHIFT                   1i
#define PMIC_RG_DO_VOW13MSCK_TST_DISFSG_LDO_VCN18_ULP_SHIFT    efine PMIC_RG_LDO_VOW13MSCK_TST _SHG_LDO_VCN18_OCFB_EN_C_RG__Refine PMICAUD_TO  CKTST__OP_CFG_CLR_ADDR     VOW13MSCK_TST _SHSHIFT                   1ie
#define PMIC_RG_DO_VOW13MSCK_TST _SHSG_LDO_VCN18_ULP_SHIFT     efine PMIC_RG_LDO_AUD_INTRPSCK_PDN_HWHIFT                 RG_ efine PMICAUD_TO  CLK_HWHIF_OP_CFG_CLR_ADDR     AUD_INTRPSCK_PDN_HWHIFMICE3S9_OC_MODE_ADDRie
#define PMIC_RG_DO_AUD_INTRPSCK_PDN_HWHIFSG_LDO_VCN18_ULP_SHIFT_CFG_CLR_ADDR     AUD_INTRPSCK_PND_HWHIF_OP__SETST            efine PMICAUD_TO  CLK_HWHIF_OP__SETfine PMIC_RG_LDO_AUD_INTRPSCK_PND_HWHIF_OP__SETSMICE3S9_OC_MO
#_F_Ffine PMIC_RG_LDO_AUD_INTRPSCK_PND_HWHIF_OP__SETSSG_LDO_VCN18__CFG_CLR_ADDR     AUD_INTRPSCLK_PDN_HWHIF_OP__CLRIFT          efine PMICAUD_TO  CLK_HWHIF_OP__CLRCFG_CLR_ADDR     AUD_INTRPSCLK_PDN_HWHIF_OP__CLRIMICE3S9_OC_M
#_F_Ffine PMIC_RG_LDO_AUD_INTRPSCLK_PDN_HWHIF_OP__CLRISG_LDO_VCN18_CFG_CLR_ADDR     AUDIO RST_T                _RG_G__RG_  _   _efine PMICAUD_TO  RST__OP_CFG_CLR_ADDR     AUDIO RST_SHIFT                   1ie NNeeeN
#define PMIC_RG_   AUDIO RST_SG_LDO_VCN18_ULP_SHIFT            e PMIC_RG_LDO_VDO_ACCDETSRST_T                _RG_G__RG_  _   efine PMICAUD_TO  RST__OP_CFG_CLR_ADDR     ACCDETSRST_SHIFT                   1ie NNeee
#define PMIC_RG_DO_ACCDETSRST_SG_LDO_VCN18_ULP_SHIFT       1   define PMIC_RG_DO_ZCD RST_T                _RG_G__RG_  _   _  efine PMICAUD_TO  RST__OP_CFG_CLR_ADDR     ZCD RST_SHIFT                   1ie Ne    NN
#define PMIC_RG_DO_ZCD RST_SG_LDO_VCN18_ULP_SHIFT              efine PMIC_RG_LDO_AUDNCPSRST_T                _RG_G__RG_  _   efine PMICAUD_TO  RST__OP_CFG_CLR_ADDR     AUDNCPSRST_SHIFT                   1ie NNeee
#define PMIC_RG_DO_AUDNCPSRST_SG_LDO_VCN18_ULP_SHIFT           efine PMIC_RG_LDO_AUD_TO  RST__OP__SETST                _RG_  efine PMICAUD_TO  RST__OP__SETfine PMIC_RG_LDO_AUD_TO  RST__OP__SETSMICE3S9_OC_MODE_ADDRie 
#Dfine PMIC_RG_LDO_AUD_TO  RST__OP__SETSSG_LDO_VCN18_ULP_SHIFT DO_VCN13_SW_OP_DO_AUD_TO  RST__OP__CLRIFT                 _R  efine PMICAUD_TO  RST__OP__CLRCFG_CLR_ADDR     AUD_TO  RST__OP__CLRIMICE3S9_OC_MODE_ADDRie 
#Dfine PMIC_RG_LDO_AUD_TO  RST__OP__CLRISG_LDO_VCN18_ULP_SHIFT DO_VCN13_SW_OP_BANK ACCDETSSWRST_T                _RG_G__RG_  efine PMICAUD_TO  RST_BANK _OP_CFG_CLR_ADDR  BANK ACCDETSSWRST_SHIFT                   1ie N
#define PMIC_RG_BANK ACCDETSSWRST_SG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR  BANK AUDIO SWRST_T                _RG_G__RG_   efine PMICAUD_TO  RST_BANK _OP_CFG_CLR_ADDR  BANK AUDIO SWRST_SHIFT                   1ie NN
#define PMIC_RG_BANK AUDIO SWRST_SG_LDO_VCN18_ULP_SHIFT       1define PMIC_RG_BANK AUDZCD SWRST_T                _RG_G__RG_  efine PMICAUD_TO  RST_BANK _OP_CFG_CLR_ADDR  BANK AUDZCD SWRST_SHIFT                   1ie N
#define PMIC_RG_BANK AUDZCD SWRST_                   0xFFFF
  Fefine PMIC_RG_L_LDINT HIFTUDIO G_LDO_VCN18_OCFB_EN_C_RG__RG_  efine PMICAUD_TO  INT _OP_CFG_CLR_ADDR     INT HIFTUDIO SHIFT                   1ie NNe
#define PMIC_RG_DO_INT HIFTUDIO SG_LDO_VCN18_ULP_SHIFT        PDO_VCN13_SW_OP_   INT HIFTCCDETST                _RG_G__RG_   efine PMICAUD_TO  INT _OP_CFG_CLR_ADDR     INT HIFTCCDETSSHIFT                   1ie NN
#define PMIC_RG_DO_INT HIFTCCDETSSG_LDO_VCN18_ULP_SHIFT       1ne PMIC_RG_LDO_VCNINT HIFTCCDETSEINT0HG_LDO_VCN18_OCFB_EN_C_RGefine PMICAUD_TO  INT _OP_CFG_CLR_ADDR     INT HIFTCCDETSEINT0HMICE3S9_OC_MODE_ADDRie N
#define PMIC_RG_DO_INT HIFTCCDETSEINT0H                        6
#define PMIC_RG_INT HIFTCCDETSEINT1HG_LDO_VCN18_OCFB_EN_C_RGefine PMICAUD_TO  INT _OP_CFG_CLR_ADDR     INT HIFTCCDETSEINT1HSHIFT                   
#define PMIC_RG_DO_INT HIFTCCDETSEINT1HSG_LDO_VCN18_ULP_SHIFT  #define PMIC_RG_LDAUD_INT__OP__SETST                _RG_  C_RGefine PMICAUD_TO  INT _OP__SETfine PMIC_RG_LDO_AUD_INT__OP__SETSMICE3S9_OC_MODE_ADDRie     
#_F_Ffine PMIC_RG_LDO_AUD_INT__OP__SETSSG_LDO_VCN18_ULP_SHIFT     
fine PMIC_RG_LDO_AUD_INT__OP__CLRIFT                 _R  C_RGefine PMICAUD_TO  INT _OP__CLRCFG_CLR_ADDR     AUD_INT__OP__CLRIMICE3S9_OC_MODE_ADDRie     
#_F_Ffine PMIC_RG_LDO_AUD_INT__OP__CLRISG_LDO_VCN18_ULP_SHIFT     
fine PMIC_RG_LDO_INT_MICEFTUDIO G_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMICAUD_TO  INT MICEF_OP_CFG_CLR_ADDR     INT MICEFTUDIO SHIFT                   1ie N
#define PMIC_RG_DO_INT MICEFTUDIO SG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR     INT MICEFTCCDETST                _RG_G__RG_ efine PMICAUD_TO  INT MICEF_OP_CFG_CLR_ADDR     INT MICEFTCCDETSSHIFT                   1ie 
#define PMIC_RG_DO_INT MICEFTCCDETSSG_LDO_VCN18_ULP_SHIFT      ne PMIC_RG_LDO_VCNINT MICEFTCCDETSEINT0HG_LDO_VCN18_OCFB_EN_C_efine PMICAUD_TO  INT MICEF_OP_CFG_CLR_ADDR     INT MICEFTCCDETSEINT0HMICE3S9_OC_MODE_ADDRie
#define PMIC_RG_DO_INT MICEFTCCDETSEINT0H                      6
#define PMIC_RG_INT MICEFTCCDETSEINT1HG_LDO_VCN18_OCFB_EN_C_efine PMICAUD_TO  INT MICEF_OP_CFG_CLR_ADDR     INT MICEFTCCDETSEINT1HSHIFT                 
#define PMIC_RG_DO_INT MICEFTCCDETSEINT1HSG_LDO_VCN18_ULP_SHIFT#define PMIC_RG_LDAUD_INT_MICEF_OP__SETST                _RG_ efine PMICAUD_TO  INT MICEF_OP__SETfine PMIC_RG_LDO_AUD_INT_MICEF_OP__SETSSHIFT                 
#_Ffine PMIC_RG_LDO_AUD_INT_MICEF_OP__SETSSG_LDO_VCN18_ULP_SHIFT_CFG_CLR_ADDR     AUD_INT_MICEF_OP__CLRIFT                 _R efine PMICAUD_TO  INT MICEF_OP__CLRCFG_CLR_ADDR     AUD_INT_MICEF_OP__CLRISHIFT                 
#_Ffine PMIC_RG_LDO_AUD_INT_MICEF_OP__CLRISG_LDO_VCN18_ULP_SHIFT_CFG_CLR_ADDR     INT STATUSFTUDIO G_LDO_VCN18_OCFB_EN_C_RG__Refine PMICAUD_TO  INT STATUS_CFG_CLR_ADDR     INT STATUSFTUDIO SHIFT                   1ie
#define PMIC_RG_DO_INT STATUSFTUDIO SG_LDO_VCN18_ULP_SHIFT     
fine PMIC_RG_LDO_INT_STATUSFTCCDETST                _RG_G__RGefine PMICAUD_TO  INT STATUS_CFG_CLR_ADDR     INT STATUSFTCCDETSSHIFT                   1i
#define PMIC_RG_DO_INT STATUSFTCCDETSSG_LDO_VCN18_ULP_SHIFT    ne PMIC_RG_LDO_VCNINT STATUSFTCCDETSEINT0HG_LDO_VCN18_OCFB_EN_efine PMICAUD_TO  INT STATUS_CFG_CLR_ADDR     INT STATUSFTCCDETSEINT0HMICE3S9_OC_MODE_ADDR
#define PMIC_RG_DO_INT STATUSFTCCDETSEINT0H                    6
#define PMIC_RG_INT STATUSFTCCDETSEINT1HG_LDO_VCN18_OCFB_EN_efine PMICAUD_TO  INT STATUS_CFG_CLR_ADDR     INT STATUSFTCCDETSEINT1HSHIFT               
#define PMIC_RG_DO_INT STATUSFTCCDETSEINT1HSG_LDO_VCN18_ULP_SHI#define PMIC_RG_LDINT RAW STATUSFTUDIO G_LDO_VCN18_OCFB_EN_C_Refine PMICAUD_TO  INT RAW STATUS_CFG_CLR_ADDR     INT RAW STATUSFTUDIO MICE3S9_OC_MODE_ADDRie 
#define PMIC_RG_DO_INT RAW STATUSFTUDIO SG_LDO_VCN18_ULP_SHIFT DO_VCN13_SW_OP_DO_INT RAW STATUSFTCCDETST                _RG_Gefine PMICAUD_TO  INT RAW STATUS_CFG_CLR_ADDR     INT RAW STATUSFTCCDETSSHIFT                 
#define PMIC_RG_DO_INT RAW STATUSFTCCDETSSG_LDO_VCN18_ULP_SHIFTne PMIC_RG_LDO_VCNINT RAW STATUSFTCCDETSEINT0HG_LDO_VCN18_OCFBefine PMICAUD_TO  INT RAW STATUS_CFG_CLR_ADDR     INT RAW STATUSFTCCDETSEINT0HMICE3S9_OC_MODE_
#define PMIC_RG_DO_INT RAW STATUSFTCCDETSEINT0H                6
#define PMIC_RG_INT RAW STATUSFTCCDETSEINT1HG_LDO_VCN18_OCFBefine PMICAUD_TO  INT RAW STATUS_CFG_CLR_ADDR     INT RAW STATUSFTCCDETSEINT1HSHIFT           
#define PMIC_RG_DO_INT RAW STATUSFTCCDETSEINT1HSG_LDO_VCN18_ULP#define PMIC_RG_LDAUD_TO  INT POLARITY G_LDO_VCN18_OCFB_EN_C_Refine PMICAUD_TO  INT MISCF_OP_CFG_CLR_ADDR     AUD_TO  INT POLARITY MICE3S9_OC_MODE_ADDRie 
#define PMIC_RG_DO_AUD_TO  INT POLARITY SG_LDO_VCN18_ULP_SHIFT DO_VCN13_SW_OP_DO_AUD_TO  MONF _SHG_LDO_VCN18_OCFB_EN_C_RG__RGefine PMICAUD_TO  MONF_OP_CFG_CLR_ADDR     AUD_TO  MONF _SHSHIFT                   1ie 
##define PMIC_RG_LDAUD_TO  MONF _SHSG_LDO_VCN18_ULP_SHIFT      _CFG_CLR_ADDR     AUD_CLK_INT MONFFLAGF _SHG_LDO_VCN18_OCFB_ENefine PMICAUD_TO  MONF_OP_CFG_CLR_ADDR     AUD_CLK_INT MONFFLAGF _SHSHIFT              
#_Ffine PMIC_RG_LDO_AUD_CLK_INT MONFFLAGF _SHSG_LDO_VCN18_ULP_SHefine PMIC_RG_LDO_AUD_CLK_INT MONFFLAGFSHIFT              RG_ efine PMICAUD_TO  MONF_OP_CFG_CLR_ADDR     AUD_CLK_INT MONFFLAGFSHIMT6359_LDO_VCN18_OPi
#define PMIC_RG_DO_AUD_CLK_INT MONFFLAGFSHISG_LDO_VCN18_ULP_SHI
define PMIC_RG_TUDIO DIG_ANA_IDFT                _RG_G__RG_  _efine PMICTUDIO DIG_DSN_IDfine PMIC_RG_LTUDIO DIG_ANA_IDFSHIFT                   1ie NN
#LDfine PMIC_RG_LTUDIO DIG_ANA_IDFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VAUDIO DIG_DIG_IDFT                _RG_G__RG_  _efine PMICTUDIO DIG_DSN_IDfine PMIC_RG_LTUDIO DIG_DIG_IDFSHIFT                   1ie NN
#LDfine PMIC_RG_LTUDIO DIG_DIG_IDFSG_LDO_VCN18_ULP_SHIFT        8fine PMIC_RG_LTUDIO DIG_ANA_MINOR_REV_G_LDO_VCN18_OCFB_EN_C_Refine PMICTUDIO DIG_DSN_REVDO_VCN13_SW_OP_AUDIO DIG_ANA_MINOR_REV_MICE3S9_OC_MODE_ADDRie 
#Dfine PMIC_RG_LAUDIO DIG_ANA_MINOR_REV_SG_LDO_VCN18_ULP_SHIFT DO_VCN13_SW_OP_AUDIO DIG_ANA_MAJOR_REV_G_LDO_VCN18_OCFB_EN_C_Refine PMICTUDIO DIG_DSN_REVDO_VCN13_SW_OP_AUDIO DIG_ANA_MAJOR_REV_MICE3S9_OC_MODE_ADDRie 
#Dfine PMIC_RG_LAUDIO DIG_ANA_MAJOR_REV_SG_LDO_VCN18_ULP_SHIFT 4fine PMIC_RG_LTUDIO DIG_DIG_MINOR_REV_G_LDO_VCN18_OCFB_EN_C_Refine PMICTUDIO DIG_DSN_REVDO_VCN13_SW_OP_AUDIO DIG_DIG_MINOR_REV_MICE3S9_OC_MODE_ADDRie 
#Dfine PMIC_RG_LAUDIO DIG_DIG_MINOR_REV_SG_LDO_VCN18_ULP_SHIFT 8fine PMIC_RG_LAUDIO DIG_DIG_MAJOR_REV_G_LDO_VCN18_OCFB_EN_C_Refine PMICTUDIO DIG_DSN_REVDO_VCN13_SW_OP_AUDIO DIG_DIG_MAJOR_REV_MICE3S9_OC_MODE_ADDRie 
#Dfine PMIC_RG_LAUDIO DIG_DIG_MAJOR_REV_SG_LDO_VCN18_ULP_SHIFT define PMIC_RG_LTUDIO DIG_DSN_CBSFT              _RG_       _ Refine PMICTUDIO DIG_DSN_DBIfine PMIC_RG_LAUDIO DIG_DSN_CBSFSHIFT                   1ie N
#3fine PMIC_RG_LAUDIO DIG_DSN_CBSFSG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR  AUDIO DIG_DSN_BIXFT              _RG_       _ Refine PMICTUDIO DIG_DSN_DBIfine PMIC_RG_LAUDIO DIG_DSN_BIXFSHIFT                   1ie N
#3fine PMIC_RG_LAUDIO DIG_DSN_BIXF                   0xFFFF
  Fefine PMIC_RG_LAUDIO DIG_1 ESPFT              _RG_       _ RGCefine PMICTUDIO DIG_DSN_DBIfine PMIC_RG_LAUDIO DIG_1 ESPFSHIFT                   1ie Ne 
#LDfine PMIC_RG_LTUDIO DIG_1 ESPF                   0xFFFF
  F

8fine PMIC_RG_LAUDIO DIG_DSN_FPIFT              _RG_       _ Refine PMICTUDIO DIG_DSN_DXIfine PMIC_RG_LAUDIO DIG_DSN_FPIFSHIFT                   1ie N
#LDfine PMIC_RG_LAUDIO DIG_DSN_FPIFSG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR  AFE_OIFT                _RG_G__RG_  _   _   _ Refine PMICTFE_UL_DSH_OP_CFG_CLR_ADDR  AFE_OIFSHIFT                   1ie Ne    NNie N
#define PMIC_RG_TFE_OIFSG_LDO_VCN18_ULP_SHIFT                  _CFG_CLR_ADDR  AFE_DSHLRISWAPFT              _RG_       _ RG _efine PMICTFE_UL_DSH_OP_CFG_CLR_ADDR  AFE_DSHLRISWAPFSHIFT                   1ie NNee
#define PMIC_RG_AFE_DSHLRISWAPFSG_LDO_VCN18_ULP_SHIFT        P 
4fine PMIC_RG_LTFE_UL_LRISWAPFT              _RG_       _ RG _efine PMICTFE_UL_DSH_OP_CFG_CLR_ADDR  AFE_USHLRISWAPFSHIFT                   1ie NNee
#define PMIC_RG_AFE_USHLRISWAPFSG_LDO_VCN18_ULP_SHIFT        P 
ne PMIC_RG_LDO_DSH2_SRC_OIFTMP_CTL_PREFT                _RG_G_efine PMICTFE_DSHSRC2F_OP__Le PMIC_RG_LDO_DSH2_SRC_OIFTMP_CTL_PREFMICE3S9_OC_MODE_ADDRie 
#define PMIC_RG_DSH2_SRC_OIFTMP_CTL_PREFSG_LDO_VCN18_ULP_SHIFT DO_VCN13_SW_OP_C_TWO DIGITASHSOP_CTSHG_LDO_VCN18_OCFB_EN_C_RG_efine PMICTFE_UL_SRC__OP__HO_VCN13_SW_OP_C_TWO DIGITASHSOP_CTSHMICE3S9_OC_MODE_ADDRie N1
#1O_VCN13_SW_OP_C_TWO DIGITASHSOP_CTSHSG_LDO_VCN18_ULP_SHIFT   7O_VCN13_SW_OP_C_DIG_OP_PHASEF _SHCH2_CTSHG_LDO_VCN18_OCFB_EN_efine PMICTFE_UL_SRC__OP__HO_VCN13_SW_OP_C_DIG_OP_PHASEF _SHCH2_CTSHMT6359_LDO_VCN18_OPi
#7O_VCN13_SW_OP_C_DIG_OP_PHASEF _SHCH2_CTSHSG_LDO_VCN18_ULP_SHI8O_VCN13_SW_OP_C_DIG_OP_PHASEF _SHCH1_CTSHG_LDO_VCN18_OCFB_EN_efine PMICTFE_UL_SRC__OP__HO_VCN13_SW_OP_C_DIG_OP_PHASEF _SHCH1_CTSHMT6359_LDO_VCN18_OPi
#7O_VCN13_SW_OP_C_DIG_OP_PHASEF _SHCH1_CTSHSG_LDO_VCN18_ULP_SHI
define PMIC_RG_UL_SRC_OIFTMP_CTL_T              _RG_       _ Refine PMICTFE_UL_SRC__OP__Lefine PMIC_RG_UL_SRC_OIFTMP_CTL_SHIFT                   1ie N
#define PMIC_RG_UL_SRC_OIFTMP_CTL_SG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR  UL_SDM_3_LEV_SHCTL_T              _RG_       _ efine PMICTFE_UL_SRC__OP__Lefine PMIC_RG_UL_SDM_3_LEV_SHCTL_SHIFT                   1ie 
#define PMIC_RG_UL_SDM_3_LEV_SHCTL_SG_LDO_VCN18_ULP_SHIFT      define PMIC_RG_UL_LOO  BACKHMODE_CTSHG_LDO_VCN18_OCFB_EN_C_RG_efine PMICTFE_UL_SRC__OP__Lefine PMIC_RG_UL_LOO  BACKHMODE_CTSHMICE3S9_OC_MODE_ADDRie N1
#1O_VCN13_SW_OP_UL_LOO  BACKHMODE_CTSHSG_LDO_VCN18_ULP_SHIFT   efine PMIC_RG_LDIG_OP_3P25M_1P625M_S_SHCTL_T              _RG_efine PMICTFE_UL_SRC__OP__Lefine PMIC_RG_DIG_OP_3P25M_1P625M_S_SHCTL_SHIFT              
#define PMIC_RG_DIG_OP_3P25M_1P625M_S_SHCTL_SG_LDO_VCN18_ULP_SHne PMIC_RG_LDO_DIG_OP_4P33M_S_SHCTL_T              _RG_   _RG_efine PMICTFE_UL_SRC__OP__Lefine PMIC_RG_DIG_OP_4P33M_S_SHCTL_SHIFT                   1i
#define PMIC_RG_DIG_OP_4P33M_S_SHCTL_SG_LDO_VCN18_ULP_SHIFT    6
#define PMIC_DMIC_LOW_POWERHMODE_CTSHG_LDO_VCN18_OCFB_EN_C_Refine PMICTFE_UL_SRC__OP__Lefine PMIC_RG_DMIC_LOW_POWERHMODE_CTSHMICE3S9_OC_MODE_ADDRie 
#3fine PMIC_RG_LDMIC_LOW_POWERHMODE_CTSHSG_LDO_VCN18_ULP_SHIFT d4fine PMIC_RG_LTDDA6_C_TWO DIGITASHSOP_CTSHG_LDO_VCN18_OCFB_ENefine PMICTFE_TDDA6_L_SRC__OP__HO_VCN13_SW_OP_TDDA6_C_TWO DIGITASHSOP_CTSHSHIFT              
#define PMIC_RG_TDDA6_C_TWO DIGITASHSOP_CTSHSG_LDO_VCN18_ULP_SH7efine PMIC_RG_TDDA6_C_DIG_OP_PHASEF _SHCH2_CTSHG_LDO_VCN18_OCefine PMICTFE_TDDA6_L_SRC__OP__HO_VCN13_SW_OP_TDDA6_C_DIG_OP_PHASEF _SHCH2_CTSHMT6359_LDO_VCN
#7O_VCN13_SW_OP_TDDA6_C_DIG_OP_PHASEF _SHCH2_CTSHSG_LDO_VCN18_U8fine PMIC_RG_LADDA6_C_DIG_OP_PHASEF _SHCH1_CTSHG_LDO_VCN18_OCefine PMICTFE_TDDA6_L_SRC__OP__HO_VCN13_SW_OP_TDDA6_C_DIG_OP_PHASEF _SHCH1_CTSHMT6359_LDO_VCN
#7O_VCN13_SW_OP_TDDA6_C_DIG_OP_PHASEF _SHCH1_CTSHSG_LDO_VCN18_U
define PMIC_RG_TDDA6_UL_SRC_OIFTMP_CTL_T              _RG_    efine PMICTFE_TDDA6_UL_SRC__OP__Lefine PMIC_RG_TDDA6_UL_SRC_OIFTMP_CTL_MICE3S9_OC_MODE_ADDRie 
#define PMIC_RG_TDDA6_UL_SRC_OIFTMP_CTL_SG_LDO_VCN18_ULP_SHIFT DO_VCN13_SW_OP_ADDA6_UL_SDM_3_LEV_SHCTL_T              _RG_   efine PMICTFE_TDDA6_UL_SRC__OP__Lefine PMIC_RG_TDDA6_UL_SDM_3_LEV_SHCTL_SHIFT                 
#define PMIC_RG_TDDA6_UL_SDM_3_LEV_SHCTL_SG_LDO_VCN18_ULP_SHIFTdefine PMIC_RG_TDDA6_UL_LOO  BACKHMODE_CTSHG_LDO_VCN18_OCFB_ENefine PMICTFE_TDDA6_UL_SRC__OP__Lefine PMIC_RG_TDDA6_UL_LOO  BACKHMODE_CTSHMICE3S9_OC_MODE_ADD
#define PMIC_RG_TDDA6_UL_LOO  BACKHMODE_CTSHSG_LDO_VCN18_ULP_SHefine PMIC_RG_LADDA6_DIG_OP_3P25M_1P625M_S_SHCTL_T            efine PMICTFE_TDDA6_UL_SRC__OP__Lefine PMIC_RG_TDDA6_DIG_OP_3P25M_1P625M_S_SHCTL_SHIFT        
#define PMIC_RG_TDDA6_DIG_OP_3P25M_1P625M_S_SHCTL_SG_LDO_VCN18_5efine PMIC_RG_TDDA6_DIG_OP_4P33M_S_SHCTL_T              _RG_ efine PMICTFE_TDDA6_UL_SRC__OP__Lefine PMIC_RG_TDDA6_DIG_OP_4P33M_S_SHCTL_SHIFT               
#define PMIC_RG_TDDA6_DIG_OP_4P33M_S_SHCTL_SG_LDO_VCN18_ULP_SHI6efine PMIC_RG_TDDA6_DMIC_LOW_POWERHMODE_CTSHG_LDO_VCN18_OCFB_efine PMICTFE_TDDA6_UL_SRC__OP__Lefine PMIC_RG_TDDA6_DMIC_LOW_POWERHMODE_CTSHMICE3S9_OC_MODE_A
#3fine PMIC_RG_LADDA6_DMIC_LOW_POWERHMODE_CTSHSG_LDO_VCN18_ULP_d4fine PMIC_RG_LDSHSINE_OIFT                _RG_G__RG_  _   _  efine PMICTFE_TO  COP_CFG_CLR_ADDR  DSHSINE_OIFSHIFT                   1ie Ne    NN
#define PMIC_RG_DSHSINE_OIFSG_LDO_VCN18_ULP_SHIFT              _CFG_CLR_ADDR  UL_SINE_OIFT                _RG_G__RG_  _   _  efine PMICTFE_TO  COP_CFG_CLR_ADDR  USHSINE_OIFSHIFT                   1ie Ne    NN
#define PMIC_RG_USHSINE_OIFSG_LDO_VCN18_ULP_SHIFT              define PMIC_RG_MTKAIF_SINE_OIFT                _RG_G__RG_  _  efine PMICTFE_TO  COP_CFG_CLR_ADDR  MTKAIF_SINE_OIFSHIFT                   1ie NNee
#define PMIC_RG_MTKAIF_SINE_OIFSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LADDA6_UL_SINE_OIFT                _RG_G__RG_  _efine PMICTFE_TO  COP_CFG_CLR_ADDR  ADDA6_UL_SINE_OIFSHIFT                   1ie NN
#define PMIC_RG_ADDA6_UL_SINE_OIFSG_LDO_VCN18_ULP_SHIFT        3fine PMIC_RG_LADDA6_MTKAIF_SINE_OIFT                _RG_G__RGefine PMICTFE_TO  COP_CFG_CLR_ADDR  ADDA6_MTKAIF_SINE_OIFSHIFT                   1i
#define PMIC_RG_ADDA6_MTKAIF_SINE_OIFSG_LDO_VCN18_ULP_SHIFT    4fine PMIC_RG_LPDN_RESERVEDFT                _RG_G__RG_  _   Refine PMICTUDIO TO  COP_CFG_CLR_ADDR  PDN_RESERVEDFSHIFT                   1ie NNeeeN
#define PMIC_RG_PDN_RESERVEDFSG_LDO_VCN18_ULP_SHIFT            e PMIC_RG_LDO_VPDN_TFE_TESTMODESHCTL_T              _RG_   _RGefine PMICTUDIO TO  COP_CFG_CLR_ADDR  PDN_TFE_TESTMODESHCTL_MICE3S9_OC_MODE_ADDRie N1
#1O_VCN13_SW_OP_PDN_TFE_TESTMODESHCTL_SG_LDO_VCN18_ULP_SHIFT   
O_VCN13_SW_OP_PWR_CLK_DISFCTL_T              _RG_       _ RRGefine PMICTUDIO TO  COP_CFG_CLR_ADDR  PWR_CLK_DISFCTL_SHIFT                   1ie NNe
#define PMIC_RG_PWR_CLK_DISFCTL_SG_LDO_VCN18_ULP_SHIFT       1 efine PMIC_RG_LPDN_I2S_DSH_TL_T              _RG_       _ RRGGefine PMICTUDIO TO  COP_CFG_CLR_ADDR  PDN_I2S_DSH_TL_SHIFT                   1ie NNee
#define PMIC_RG_PDN_I2S_DSH_TL_SG_LDO_VCN18_ULP_SHIFT          3O_VCN13_SW_OP_PDN_TDDA6_ADP_CTSHG_LDO_VCN18_OCFB_EN_C_RG_RRGGefine PMICTUDIO TO  COP_CFG_CLR_ADDR  PDN_TDDA6_ADP_CTSHSHIFT                   1ie N
#define PMIC_RG_PDN_TDDA6_ADP_CTSHSG_LDO_VCN18_ULP_SHIFT       4fine PMIC_RG_LPDN_ADP_CTSHG_LDO_VCN18_OCFB_EN_C_RG_RRGGG_RRGGefine PMICTUDIO TO  COP_CFG_CLR_ADDR  PDN_TDP_CTSHSHIFT                   1ie N 1ie N
#define PMIC_RG_PDN_TDP_CTSHSG_LDO_VCN18_ULP_SHIFT             5efine PMIC_RG_PDN_DAP_CTSHG_LDO_VCN18_OCFB_EN_C_RG_RRGGG_RRGGefine PMICTUDIO TO  COP_CFG_CLR_ADDR  PDN_DAP_CTSHSHIFT                   1ie N 1ie N
#define PMIC_RG_PDN_DAP_CTSHSG_LDO_VCN18_ULP_SHIFT             6O_VCN13_SW_OP_PDN_TFE_CTSHG_LDO_VCN18_OCFB_EN_C_RG_RRGGG_RRGGefine PMICTUDIO TO  COP_CFG_CLR_ADDR  PDN_TFE_CTSHMICE3S9_OC_MODE_ADDRie N1ie N 1ie N
#define PMIC_RG_PDN_TFE_CTSHSG_LDO_VCN18_ULP_SHIFT             7O_VCN13_SW_OP_TFE_MONF _SHG_LDO_VCN18_OCFB_EN_C_RG__RGGG_RRGGefine PMICTFE_MONFDEBUG_CFG_CLR_ADDR  AFE_MONF _SHSHIFT                   1ie N 1ie N
#LDfine PMIC_RG_LAFE_MONF _SHSG_LDO_VCN18_ULP_SHIFT       1    N
fine PMIC_RG_LAUDIO SYS_TO  MONF _SHG_LDO_VCN18_OCFB_EN_C_RG_efine PMICTFE_MONFDEBUG_CFG_CLR_ADDR  AUDIO SYS_TO  MONF _SHMICE3S9_OC_MODE_ADDRie N1
#1Dfine PMIC_RG_LAUDIO SYS_TO  MONF _SHSG_LDO_VCN18_ULP_SHIFT  Fefine PMIC_RG_LAUDIO SYS_TO  MONF WAPFT              _RG_     efine PMICTFE_MONFDEBUG_CFG_CLR_ADDR  AUDIO SYS_TO  MONF WAPFSHIFT                   
#3fine PMIC_RG_LAUDIO SYS_TO  MONF WAPFSG_LDO_VCN18_ULP_SHIFT  d4fine PMIC_RG_LCCI_SCRAMBLERHHIFT                _RG_G__RG_  _efine PMICAFUN_LAUD_COP_CFG_CLR_ADDR  CCI_SCRAMBLERHHIFSHIFT                   1ie NN
#define PMIC_RG_CCI_SCRAMBLERHHIFSG_LDO_VCN18_ULP_SHIFT       1e PMIC_RG_LDO_VCCI_AUD_SDM_7BITF _SHG_LDO_VCN18_OCFB_EN_C_RG__efine PMICAFUN_LAUD_COP_CFG_CLR_ADDR  CCI_AUD_SDM_7BITF _SHSHIFT                   1i
#define PMIC_RG_CCI_AUD_SDM_7BITF _SHSG_LDO_VCN18_ULP_SHIFT    define PMIC_RG_CCI_AUD_SDM_MUTERIFT                 _R  C_RG__efine PMICAFUN_LAUD_COP_CFG_CLR_ADDR  CCI_AUD_SDM_MUTERISHIFT                   1ie N
#define PMIC_RG_CCI_AUD_SDM_MUTERI                   0xFFFF
  Fefine PMIC_RG_LCCI_AUD_SDM_MUTEL_T              _RG_       _ Refine PMICTFUN_LAUD_COP_CFG_CLR_ADDR  CCI_AUD_SDM_MUTESHSHIFT                   1ie N
#define PMIC_RG_CCI_AUD_SDM_MUTESHSG_LDO_VCN18_ULP_SHIFT       efine PMIC_RG_LCCI_AUD_SPLITFTESTHHIFT                _RG_G__Refine PMICTFUN_LAUD_COP_CFG_CLR_ADDR  CCI_AUD_SPLITFTESTHHIFMICE3S9_OC_MODE_ADDRie N1
#1O_VCN13_SW_OP_CCI_AUD_SPLITFTESTHHIFSG_LDO_VCN18_ULP_SHIFT   ne PMIC_RG_LDO_CCI_ZERO_PADHDISABLEFT                _RG_G__RGefine PMICTFUN_LAUD_COP_CFG_CLR_ADDR  CCI_ZERO_PADHDISABLEFSHIFT                   1i
#define PMIC_RG_CCI_ZERO_PADHDISABLEFSG_LDO_VCN18_ULP_SHIFT    ne PMIC_RG_LDO_CCI_AUD_IDAP_TESTHHIFT                _RG_G__RRefine PMICTFUN_LAUD_COP_CFG_CLR_ADDR  CCI_AUD_IDAP_TESTHHIFSHIFT                   1i
#define PMIC_RG_CCI_AUD_IDAP_TESTHHIFSG_LDO_VCN18_ULP_SHIFT    6
#define PMIC_CCI_SPLT_SCRMB_OIFT                _RG_G__RG_  efine PMICAFUN_LAUD_COP_CFG_CLR_ADDR  CCI_SPLT_SCRMB_OIFSHIFT                   1ie N
#define PMIC_RG_CCI_SPLT_SCRMB_OIFSG_LDO_VCN18_ULP_SHIFT       7O_VCN13_SW_OP_CCI_SPLT_SCRMB_CLK_OIFT                _RG_G__Refine PMICTFUN_LAUD_COP_CFG_CLR_ADDR  CCI_SPLT_SCRMB_CLK_OIFMICE3S9_OC_MODE_ADDRie N1
#1O_VCN13_SW_OP_CCI_SPLT_SCRMB_CLK_OIFSG_LDO_VCN18_ULP_SHIFT  Fefine PMIC_RG_LCCI_RANDHHIFT                _RG_G__RG_  _   _Refine PMICTFUN_LAUD_COP_CFG_CLR_ADDR  CCI_RANDHHIFMICE3S9_OC_MODE_ADDRie N1ie N 1ie N
#define PMIC_RG_CCI_RANDHHIFSG_LDO_VCN18_ULP_SHIFT       1    N9efine PMIC_RG_CCI_LCH_INV_G_LDO_VCN18_OCFB_EN_C_RG__RG_ G_ _Refine PMICTFUN_LAUD_COP_CFG_CLR_ADDR  CCI_LCH_INV_MICE3S9_OC_MODE_ADDRie N1ie N 1ie N
#define PMIC_RG_CCI_LCH_INV_SG_LDO_VCN18_ULP_SHIFT       1    N1_CFG_CLR_ADDR  CCI_SCRAMBLERHCGFSHIFT              RG_ _ G_ _Refine PMICTFUN_LAUD_COP_CFG_CLR_ADDR  CCI_SCRAMBLERHCGFSHISHIFT                   1ie
#define PMIC_RG_CCI_SCRAMBLERHCGFSHISG_LDO_VCN18_ULP_SHIFT     
define PMIC_RG_CCI_AUDIO FIFO_WPTRIFT                 _R  C_RGefine PMICAFUN_LAUD_COP_CFG_CLR_ADDR  CCI_AUDIO FIFO_WPTRISHIFT                   1ie
#7O_VCN13_SW_OP_CCI_AUDIO FIFO_WPTRISG_LDO_VCN18_ULP_SHIFT     
efine PMIC_RG_LCCI_AUD_ANACKH _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMICAFUN_LAUD_COP_CFG_CLR_ADDR  CCI_AUD_ANACKH _SHSHIFT                   1ie N
#define PMIC_RG_CCI_AUD_ANACKH _SHSG_LDO_VCN18_ULP_SHIFT       
ne PMIC_RG_LDO_AUD_SDM_TESTHRIFT                 _R  C_RG__RG_efine PMICAFUN_LAUD_COPdefine PMIC_RG_AUD_SDM_TESTHRISHIFT                   1ie NNee
#_Ffine PMIC_RG_LAUD_SDM_TESTHRISG_LDO_VCN18_ULP_SHIFT       1  _CFG_CLR_ADDR  AUD_SDM_TESTHL_T              _RG_       _ RRGGefine PMICTFUN_LAUD_COPdefine PMIC_RG_AUD_SDM_TESTHL_SHIFT                   1ie NNee
#_Ffine PMIC_RG_LAUD_SDM_TESTHSHSG_LDO_VCN18_ULP_SHIFT       1  efine PMIC_RG_LCCI_ACD_FUN_LRSTBHG_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMICAFUN_LAUD_COPefine PMIC_RG_LCCI_ACD_FUN_LRSTBHSHIFT                   1ie N
#define PMIC_RG_CCI_ACD_FUN_LRSTBHSG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR  CCI_AFIFO_CLK_PWDBHG_LDO_VCN18_OCFB_EN_C_RG__RGefine PMICAFUN_LAUD_COPefine PMIC_RG_LCCI_AFIFO_CLK_PWDBHSHIFT                   1ie 
#define PMIC_RG_CCI_AFIFO_CLK_PWDBHSG_LDO_VCN18_ULP_SHIFT      define PMIC_RG_CCI_ACD_MODE_T                _RG_G__RG_  _   Refine PMICTFUN_LAUD_COPefine PMIC_RG_LCCI_ACD_MODE_SHIFT                   1ie NNeeeN
#define PMIC_RG_CCI_ACD_MODE_SG_LDO_VCN18_ULP_SHIFT       1    efine PMIC_RG_LCCI_AUDIO FIFO_ENABLEFT                _RG_G__Refine PMICTFUN_LAUD_COPefine PMIC_RG_LCCI_AUDIO FIFO_ENABLEFMICE3S9_OC_MODE_ADDRie N1
#1O_VCN13_SW_OP_CCI_AUDIO FIFO_ENABLEFSG_LDO_VCN18_ULP_SHIFT   efine PMIC_RG_LCCI_AUDIO FIFO_CLKIN_INV_G_LDO_VCN18_OCFB_EN_C_efine PMICTFUN_LAUD_COPefine PMIC_RG_LCCI_AUDIO FIFO_CLKIN_INV_SHIFT                 
#define PMIC_RG_CCI_AUDIO FIFO_CLKIN_INV_SG_LDO_VCN18_ULP_SHIFTne PMIC_RG_LDO_CCI_AUD_DAP_ANA_RSTBHS_SHG_LDO_VCN18_OCFB_EN_C_efine PMICTFUN_LAUD_COPefine PMIC_RG_LCCI_AUD_DAP_ANA_RSTBHS_SHSHIFT                 
#define PMIC_RG_CCI_AUD_DAP_ANA_RSTBHS_SH                      6
#define PMIC_CCI_AUD_DAP_ANA_MUTEFT                _RG_G__RRefine PMICTFUN_LAUD_COPefine PMIC_RG_LCCI_AUD_DAP_ANA_MUTEFSHIFT                   1i
#define PMIC_RG_CCI_AUD_DAP_ANA_MUTEFSG_LDO_VCN18_ULP_SHIFT    #define PMIC_RG__SPLITTERITRUN_LRNDFT                _RG_G__RGefine PMICTFUN_LAUD_COPefine PMIC_RG_L__SPLITTERITRUN_LRNDFSHIFT                   1i
#define PMIC_RG_D_SPLITTERITRUN_LRNDFSG_LDO_VCN18_ULP_SHIFT    efine PMIC_RG_LDIG_OP_TESTCKH _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMICAFUN_LAUD_COP3fine PMIC_RG_LDIG_OP_TESTCKH _SHSHIFT                   1ie N
#define PMIC_RG_DIG_OP_TESTCKH _SHSG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR  DIG_OP_TESTCKH RCF _SHG_LDO_VCN18_OCFB_EN_C_RG_efine PMICTFUN_LAUD_COP3fine PMIC_RG_LDIG_OP_TESTCKH RCF _SHMICE3S9_OC_MODE_ADDRie N1
#7fine PMIC_RG_LDIG_OP_TESTCKH RCF _SHSG_LDO_VCN18_ULP_SHIFT   ne PMIC_RG_LDO_SDM_TESTCKH RCF _SHG_LDO_VCN18_OCFB_EN_C_RG_RG_efine PMICTFUN_LAUD_COP3fine PMIC_RG_LSDM_TESTCKH RCF _SHSHIFT                   1ie 
##define PMIC_RGSDM_TESTCKH RCF _SHSG_LDO_VCN18_ULP_SHIFT      8define PMIC_RGSDM_ANA13MSTESTCKH RCF _SHG_LDO_VCN18_OCFB_EN_Cefine PMICTFUN_LAUD_COP3fine PMIC_RG_LSDM_ANA13MSTESTCKH RCF _SHSHIFT                
##define PMIC_RGSDM_ANA13MSTESTCKH RCF _SHSG_LDO_VCN18_ULP_SHIF
efine PMIC_RG_LSDM_ANA13MSTESTCKH _SHG_LDO_VCN18_OCFB_EN_C_RG_efine PMICTFUN_LAUD_COP3fine PMIC_RG_LSDM_ANA13MSTESTCKH _SHMICE3S9_OC_MODE_ADDRie N1
#1O_VCN13_SW_OP_SDM_ANA13MSTESTCKH _SHSG_LDO_VCN18_ULP_SHIFT   
ne PMIC_RG_LDO_UL FIFO_WCLK_6P5MSTESTCKH RCF _SHG_LDO_VCN18_OCefine PMICTFUN_LAUD_COP4e PMIC_RG_LDO_UL FIFO_WCLK_6P5MSTESTCKH RCF _SHMT6359_LDO_VCN
#7O_VCN13_SW_OP_UL FIFO_WCLK_6P5MSTESTCKH RCF _SHSG_LDO_VCN18_U_CFG_CLR_ADDR  USHFIFO_WCLK_6P5MSTESTCKH _SHG_LDO_VCN18_OCFB_Eefine PMICTFUN_LAUD_COP4e PMIC_RG_LDO_UL FIFO_WCLK_6P5MSTESTCKH _SHMICE3S9_OC_MODE_AD
#define PMIC_RG_USHFIFO_WCLK_6P5MSTESTCKH _SHSG_LDO_VCN18_ULP_S3efine PMIC_RG_USHFIFO_WDATASTEST RCF _SHG_LDO_VCN18_OCFB_EN_Cefine PMICTFUN_LAUD_COP4e PMIC_RG_LDO_UL FIFO_WDATASTEST RCF _SHSHIFT                
#define PMIC_RG_USHFIFO_WDATASTEST RCF _SHSG_LDO_VCN18_ULP_SHIF4e PMIC_RG_LDO_UL FIFO_WDATASTESTHIFT                _RG_G__RRefine PMICTFUN_LAUD_COP4e PMIC_RG_LDO_UL FIFO_WDATASTESTHIFSHIFT                   1i
#define PMIC_RG_UL FIFO_WDATASTESTHIFSG_LDO_VCN18_ULP_SHIFT    ne PMIC_RG_LDO_UL FIFO_DIG_OP_WDATASTEST RCF _SHG_LDO_VCN18_OCefine PMICTFUN_LAUD_COP4e PMIC_RG_LDO_UL FIFO_DIG_OP_WDATASTEST RCF _SHMT6359_LDO_VCN
#define PMIC_RG_UL FIFO_DIG_OP_WDATASTEST RCF _SHSG_LDO_VCN18_U6efine PMIC_RG_USHFIFO_WCLK_INV_G_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICTFUN_LAUD_COP4e PMIC_RG_LDO_UL FIFO_WCLK_INV_MICE3S9_OC_MODE_ADDRie N1ie N 
#define PMIC_RG_USHFIFO_WCLK_INV_SG_LDO_VCN18_ULP_SHIFT       1efine PMIC_RG_LD_AUD_DAP_NEG_LARGE_MONO G_LDO_VCN18_OCFB_EN_C_efine PMICTFUN_LAUD_COPne PMIC_RG_LDO_V_AUD_DAP_NEG_LARGE_MONO SHIFT                 
#_Ffine PMIC_RG_LD_AUD_DAP_NEG_LARGE_MONO SG_LDO_VCN18_ULP_SHIFT_CFG_CLR_ADDR   _AUD_DAP_POS_LARGE_MONO G_LDO_VCN18_OCFB_EN_C_efine PMICTFUN_LAUD_COPne PMIC_RG_LDO_V_AUD_DAP_POS_LARGE_MONO SHIFT                 
#_Ffine PMIC_RG_LD_AUD_DAP_POS_LARGE_MONO SG_LDO_VCN18_ULP_SHIFTefine PMIC_RG_LD_AUD_DAP_SWLRSTBHG_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMICAFUN_LAUD_COP6
#define PMIC_R_AUD_DAP_SWLRSTBHSHIFT                   1ie N
#define PMIC_RG_D_AUD_DAP_SWLRSTBHSG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR   _AUD_DAP_3THH _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMICAFUN_LAUD_COP6
#define PMIC_R_AUD_DAP_3THH _SHSHIFT                   1ie N
#define PMIC_RG_D_AUD_DAP_3THH _SHSG_LDO_VCN18_ULP_SHIFT       
efine PMIC_RG_D_AUD_DAP_MONO S_SHG_LDO_VCN18_OCFB_EN_C_RG_RG_efine PMICTFUN_LAUD_COP6
#define PMIC_R_AUD_DAP_MONO S_SHSHIFT                   1ie 
#define PMIC_RG_D_AUD_DAP_MONO S_SHSG_LDO_VCN18_ULP_SHIFT      efine PMIC_RG_LD_AUD_DAP_NEG_TINY_MONO G_LDO_VCN18_OCFB_EN_C__efine PMICTFUN_LAUD_COP6
#define PMIC_R_AUD_DAP_NEG_TINY_MONO MICE3S9_OC_MODE_ADDRie 
#3fine PMIC_RG_LR_AUD_DAP_NEG_TINY_MONO SG_LDO_VCN18_ULP_SHIFT 4fine PMIC_RG_LD_AUD_DAP_POS_TINY_MONO G_LDO_VCN18_OCFB_EN_C__efine PMICTFUN_LAUD_COP6
#define PMIC_R_AUD_DAP_POS_TINY_MONO MICE3S9_OC_MODE_ADDRie 
#3fine PMIC_RG_LR_AUD_DAP_POS_TINY_MONO SG_LDO_VCN18_ULP_SHIFT 6
#define PMIC_R_AUD_DAP_NEG_SMALL_MONO G_LDO_VCN18_OCFB_EN_C_efine PMICTFUN_LAUD_COP6
#define PMIC_R_AUD_DAP_NEG_SMALL_MONO SHIFT                 
#_
#define PMIC_R_AUD_DAP_NEG_SMALL_MONO SG_LDO_VCN18_ULP_SHIFTefine PMIC_RG_LD_AUD_DAP_POS_SMALL_MONO G_LDO_VCN18_OCFB_EN_C_efine PMICTFUN_LAUD_COP6
#define PMIC_R_AUD_DAP_POS_SMALL_MONO SHIFT                 
#_
#define PMIC_R_AUD_DAP_POS_SMALL_MONO SG_LDO_VCN18_ULP_SHIFTd2efine PMIC_RG_US2 FIFO_WCLK_6P5MSTESTCKH RCF _SHG_LDO_VCN18_Oefine PMICTFUN_LAUD_COP7O_VCN13_SW_OP_UL2 FIFO_WCLK_6P5MSTESTCKH RCF _SHSHIFT        
#7O_VCN13_SW_OP_UL2 FIFO_WCLK_6P5MSTESTCKH RCF _SHSG_LDO_VCN18__CFG_CLR_ADDR  UL2 FIFO_WCLK_6P5MSTESTCKH _SHG_LDO_VCN18_OCFB_efine PMICTFUN_LAUD_COP7O_VCN13_SW_OP_UL2 FIFO_WCLK_6P5MSTESTCKH _SHSHIFT            
#define PMIC_RG_US2 FIFO_WCLK_6P5MSTESTCKH _SHSG_LDO_VCN18_ULP_3efine PMIC_RG_US2HFIFO_WDATASTEST RCF _SHG_LDO_VCN18_OCFB_EN_efine PMICTFUN_LAUD_COP7O_VCN13_SW_OP_UL2 FIFO_WDATASTEST RCF _SHSHIFT               
#define PMIC_RG_US2 FIFO_WDATASTEST RCF _SHSG_LDO_VCN18_ULP_SHI4e PMIC_RG_LDO_UL2 FIFO_WDATASTESTHIFT                _RG_G__Refine PMICTFUN_LAUD_COP7O_VCN13_SW_OP_UL2 FIFO_WDATASTESTHIFMICE3S9_OC_MODE_ADDRie N1
#1O_VCN13_SW_OP_UL2 FIFO_WDATASTESTHIFSG_LDO_VCN18_ULP_SHIFT   ne PMIC_RG_LDO_UL2 FIFO_DIG_OP_WDATASTEST RCF _SHG_LDO_VCN18_Oefine PMICTFUN_LAUD_COP7O_VCN13_SW_OP_UL2 FIFO_DIG_OP_WDATASTEST RCF _SHMT6359_LDO_VC
#1O_VCN13_SW_OP_UL2 FIFO_DIG_OP_WDATASTEST RCF _SHSG_LDO_VCN18_6efine PMIC_RG_US2HFIFO_WCLK_INV_G_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMICTFUN_LAUD_COP7O_VCN13_SW_OP_UL2 FIFO_WCLK_INV_MICE3S9_OC_MODE_ADDRie N1ie N
#define PMIC_RG_US2 FIFO_WCLK_INV_SG_LDO_VCN18_ULP_SHIFT       8efine PMIC_RG_US2 DIG_OP_TESTCKH _SHG_LDO_VCN18_OCFB_EN_C_RG_efine PMICTFUN_LAUD_COP7O_VCN13_SW_OP_UL2 DIG_OP_TESTCKH _SHSHIFT                   1
#define PMIC_RG_US2 DIG_OP_TESTCKH _SHSG_LDO_VCN18_ULP_SHIFT   9efine PMIC_RG_US2 DIG_OP_TESTCKH RCF _SHG_LDO_VCN18_OCFB_EN_Cefine PMICTFUN_LAUD_COP7O_VCN13_SW_OP_UL2 DIG_OP_TESTCKH RCF _SHSHIFT                
##define PMIC_RGUL2 DIG_OP_TESTCKH RCF _SHSG_LDO_VCN18_ULP_SHIF
_CFG_CLR_ADDR  SPLITTER1 DITHER_GAIIFT                _RG_G__Refine PMICTFUN_LAUD_COP8define PMIC_RGSPLITTER1 DITHER_GAIIFSHIFT                   1
#Fdefine PMIC_RGSPLITTER1 DITHER_GAIIFSG_LDO_VCN18_ULP_SHIFT   _CFG_CLR_ADDR  SPLITTER2 DITHER_GAIIFT                _RG_G__Refine PMICTFUN_LAUD_COP8define PMIC_RGSPLITTER2 DITHER_GAIIFSHIFT                   1
#Fdefine PMIC_RGSPLITTER2 DITHER_GAIIFSG_LDO_VCN18_ULP_SHIFT   ne PMIC_RG_LDO_SPLITTER1 DITHER_SHIFT              RG_ _ G_ _Refine PMICTFUN_LAUD_COP8define PMIC_RGSPLITTER1 DITHER_SHISHIFT                   1ie
#define PMIC_RG_SPLITTER1 DITHER_SHISG_LDO_VCN18_ULP_SHIFT     8define PMIC_RGSPLITTER2 DITHER_SHIFT              RG_ _ G_ _Refine PMICTFUN_LAUD_COP8define PMIC_RGSPLITTER2 DITHER_SHISHIFT                   1ie
#define PMIC_RG_SPLITTER2 DITHER_SHISG_LDO_VCN18_ULP_SHIFT     9efine PMIC_RG_CCI_SCRAMBLERHHIF2NDFT                _RG_G__RGefine PMICTFUN_LAUD_COP9efine PMIC_RG_CCI_SCRAMBLERHHIF2NDFSHIFT                   1i
#define PMIC_RG_CCI_SCRAMBLERHHIF2NDFSG_LDO_VCN18_ULP_SHIFT    _CFG_CLR_ADDR  CCI_AUD_SDM_7BITF _SH2NDFT                _RG_Gefine PMICTFUN_LAUD_COP9efine PMIC_RG_CCI_AUD_SDM_7BITF _SH2NDFSHIFT                 
#define PMIC_RG_CCI_AUD_SDM_7BITF _SH2NDFSG_LDO_VCN18_ULP_SHIFTdefine PMIC_RG_CCI_AUD_SDM_MUTERI2NDFT                _RG_G__Refine PMICTFUN_LAUD_COP9efine PMIC_RG_CCI_AUD_SDM_MUTERI2NDFMICE3S9_OC_MODE_ADDRie N1
#1O_VCN13_SW_OP_CCI_AUD_SDM_MUTERI2NDFSG_LDO_VCN18_ULP_SHIFT   efine PMIC_RG_LCCI_AUD_SDM_MUTESH2NDFT                _RG_G__Refine PMICTFUN_LAUD_COP9efine PMIC_RG_CCI_AUD_SDM_MUTESH2NDFSHIFT                  N1
#1O_VCN13_SW_OP_CCI_AUD_SDM_MUTESH2NDFSG_LDO_VCN18_ULP_SHIFT   efine PMIC_RG_LCCI_AUD_SPLITFTESTHHIF2NDFT                _RG_efine PMICTFUN_LAUD_COP9efine PMIC_RG_CCI_AUD_SPLITFTESTHHIF2NDFSHIFT                
#define PMIC_RG_CCI_AUD_SPLITFTESTHHIF2NDFSG_LDO_VCN18_ULP_SHIF4e PMIC_RG_LDO_CCI_ZERO_PADHDISABLEF2NDFT                _RG_Gefine PMICTFUN_LAUD_COP9efine PMIC_RG_CCI_ZERO_PADHDISABLEF2NDFSHIFT                 
#define PMIC_RG_CCI_ZERO_PADHDISABLEF2NDFSG_LDO_VCN18_ULP_SHIFTne PMIC_RG_LDO_CCI_AUD_IDAP_TESTHHIF2NDFT                _RG_Gefine PMICTFUN_LAUD_COP9efine PMIC_RG_CCI_AUD_IDAP_TESTHHIF2NDFSHIFT                 
#define PMIC_RG_CCI_AUD_IDAP_TESTHHIF2NDF                      6
#define PMIC_CCI_SPLT_SCRMB_OIF2NDFT                _RG_G__Refine PMICTFUN_LAUD_COP9efine PMIC_RG_CCI_SPLT_SCRMB_OIF2NDFMICE3S9_OC_MODE_ADDRie N1
#1O_VCN13_SW_OP_CCI_SPLT_SCRMB_OIF2NDFSG_LDO_VCN18_ULP_SHIFT   7O_VCN13_SW_OP_CCI_SPLT_SCRMB_CLK_OIF2NDFT                _RG_efine PMICTFUN_LAUD_COP9efine PMIC_RG_CCI_SPLT_SCRMB_CLK_OIF2NDFSHIFT                
#define PMIC_RG_CCI_SPLT_SCRMB_CLK_OIF2NDFSG_LDO_VCN18_ULP_SHIFefine PMIC_RG_LCCI_RANDHHIF2NDFT                _RG_G__RG _RG_efine PMICTFUN_LAUD_COP9efine PMIC_RG_CCI_RANDHHIF2NDFSHIFT                   1ie NNe
#define PMIC_RG_CCI_RANDHHIF2NDFSG_LDO_VCN18_ULP_SHIFT       1 9efine PMIC_RG_CCI_LCH_INV_2NDFT                _RG_G__RG _RG_efine PMICTFUN_LAUD_COP9efine PMIC_RG_CCI_LCH_INV_2NDFSHIFT                   1ie NNe
#define PMIC_RG_CCI_LCH_INV_2NDFSG_LDO_VCN18_ULP_SHIFT       1 1_CFG_CLR_ADDR  CCI_SCRAMBLERHCGFSHI2NDFT                _RG_G_efine PMICTFUN_LAUD_COP9efine PMIC_RG_CCI_SCRAMBLERHCGFSHI2NDFMICE3S9_OC_MODE_ADDRie 
#define PMIC_RG_CCI_SCRAMBLERHCGFSHI2NDFSG_LDO_VCN18_ULP_SHIFT ddefine PMIC_RG_CCI_AUDIO FIFO_WPTRI2NDFT                _RG_G_efine PMICTFUN_LAUD_COP9efine PMIC_RG_CCI_AUDIO FIFO_WPTRI2NDFMICE3S9_OC_MODE_ADDRie 
#7O_VCN13_SW_OP_CCI_AUDIO FIFO_WPTRI2NDFSG_LDO_VCN18_ULP_SHIFT define PMIC_RG_LCCI_AUD_ANACKH _SH2NDFT                _RG_G__Refine PMICTFUN_LAUD_COP9efine PMIC_RG_CCI_AUD_ANACKH _SH2NDFSHIFT                  N1
#1O_VCN13_SW_OP_CCI_AUD_ANACKH _SH2NDFSG_LDO_VCN18_ULP_SHIFT   
ne PMIC_RG_LDO_AUD_SDM_TESTHRI2NDFT                _RG_G__RG _efine PMICTFUN_LAUD_COPd_CFG_CLR_ADDR  AUD_SDM_TESTHRI2NDFMICE3S9_OC_MODE_ADDRie N1 ee
#_Ffine PMIC_RG_LAUD_SDM_TESTHRI2NDFSG_LDO_VCN18_ULP_SHIFT      _CFG_CLR_ADDR  AUD_SDM_TESTHL_2NDFT                _RG_G__RG _efine PMICTFUN_LAUD_COPd_CFG_CLR_ADDR  AUD_SDM_TESTHSH2NDFSHIFT                  N1 ee
#_Ffine PMIC_RG_LAUD_SDM_TESTHSH2NDFSG_LDO_VCN18_ULP_SHIFT      efine PMIC_RG_LCCI_ACD_FUN_LRSTBH2NDFT                _RG_G__Refine PMICTFUN_LAUD_COPddefine PMIC_RG_CCI_ACD_FUN_LRSTBH2NDFSHIFT                  N1
#1O_VCN13_SW_OP_CCI_ACD_FUN_LRSTBH2NDFSG_LDO_VCN18_ULP_SHIFT   _CFG_CLR_ADDR  CCI_AFIFO_CLK_PWDBH2NDFT                _RG_G__efine PMICTFUN_LAUD_COPddefine PMIC_RG_CCI_AFIFO_CLK_PWDBH2NDFSHIFT                   
#define PMIC_RG_CCI_AFIFO_CLK_PWDBH2NDFSG_LDO_VCN18_ULP_SHIFT  dO_VCN13_SW_OP_CCI_ACD_MODE_2NDFT                _RG_G__RG _RGefine PMICTFUN_LAUD_COPddefine PMIC_RG_CCI_ACD_MODE_2NDFSHIFT                   1ie NN
#define PMIC_RG_CCI_ACD_MODE_2NDFSG_LDO_VCN18_ULP_SHIFT       1efine PMIC_RG_LCCI_AUDIO FIFO_ENABLEF2NDFT                _RG_efine PMICTFUN_LAUD_COPddefine PMIC_RG_CCI_AUDIO FIFO_ENABLEF2NDFSHIFT                
#define PMIC_RG_CCI_AUDIO FIFO_ENABLEF2NDFSG_LDO_VCN18_ULP_SHIFefine PMIC_RG_LCCI_AUDIO FIFO_CLKIN_INV_2NDFT                _efine PMICTFUN_LAUD_COPddefine PMIC_RG_CCI_AUDIO FIFO_CLKIN_INV_2NDFMICE3S9_OC_MODE_AD
#define PMIC_RG_CCI_AUDIO FIFO_CLKIN_INV_2NDFSG_LDO_VCN18_ULP_Sne PMIC_RG_LDO_CCI_AUD_DAP_ANA_RSTBHS_SH2NDFT                _efine PMICTFUN_LAUD_COPddefine PMIC_RG_CCI_AUD_DAP_ANA_RSTBHS_SH2NDFMICE3S9_OC_MODE_AD
#define PMIC_RG_CCI_AUD_DAP_ANA_RSTBHS_SH2NDFSG_LDO_VCN18_ULP_S6
#define PMIC_CCI_AUD_DAP_ANA_MUTEF2NDFT                _RG_Gefine PMICTFUN_LAUD_COPddefine PMIC_RG_CCI_AUD_DAP_ANA_MUTEF2NDFSHIFT                 
#define PMIC_RG_CCI_AUD_DAP_ANA_MUTEF2NDFSG_LDO_VCN18_ULP_SHIFT#define PMIC_RG__SPLITTERITRUN_LRNDF2NDFT                _RG_Gefine PMICTFUN_LAUD_COPddefine PMIC_RG___SPLITTERITRUN_LRNDF2NDFSHIFT                 
#define PMIC_RG___SPLITTERITRUN_LRNDF2NDFSG_LDO_VCN18_ULP_SHIFTefine PMIC_RG_LSPLITTER1 DITHER_GAIIF2NDFT                _RG_efine PMICTFUN_LAUD_COPdefine PMIC_RG_LSPLITTER1 DITHER_GAIIF2NDFSHIFT                
#Fdefine PMIC_RGSPLITTER1 DITHER_GAIIF2NDFSG_LDO_VCN18_ULP_SHIF_CFG_CLR_ADDR  SPLITTER2 DITHER_GAIIF2NDFT                _RG_efine PMICTFUN_LAUD_COPdefine PMIC_RG_LSPLITTER2 DITHER_GAIIF2NDFSHIFT                
#Fdefine PMIC_RGSPLITTER2 DITHER_GAIIF2NDFSG_LDO_VCN18_ULP_SHIF4e PMIC_RG_LDO_SPLITTER1 DITHER_SHI2NDFT                _RG_G_efine PMICTFUN_LAUD_COPdefine PMIC_RG_LSPLITTER1 DITHER_SHI2NDFMICE3S9_OC_MODE_ADDRie 
#define PMIC_RG_SPLITTER1 DITHER_SHI2NDFSG_LDO_VCN18_ULP_SHIFT 8fine PMIC_RG_LSPLITTER2 DITHER_SHI2NDFT                _RG_G_efine PMICTFUN_LAUD_COPdefine PMIC_RG_LSPLITTER2 DITHER_SHI2NDFMICE3S9_OC_MODE_ADDRie 
#define PMIC_RG_SPLITTER2 DITHER_SHI2NDFSG_LDO_VCN18_ULP_SHIFT 9efine PMIC_RG_AUD_SCR_OUTHRIFT                 _R  C_RG__RG__efine PMICTFUN_LAUD_MOP_CFG_CLR_ADDR  AUD_SCR_OUTHRISHIFT                   1ie NNeee
#_Ffine PMIC_RG_LAUD_SCR_OUTHRISG_LDO_VCN18_ULP_SHIFT       1   _CFG_CLR_ADDR  AUD_SCR_OUTHSHG_LDO_VCN18_OCFB_EN_C_RG__RGGG_RRefine PMICTFUN_LAUD_MOP_CFG_CLR_ADDR  AUD_SCR_OUTHSHSHIFT                   1ie N 1ie
#_Ffine PMIC_RG_LAUD_SCR_OUTHSHSG_LDO_VCN18_ULP_SHIFT       1   efine PMIC_RG_LAUD_SCR_OUTHRI2NDFT                _RG_G__RG _Refine PMICTFUN_LAUD_MOPdefine PMIC_RG_AUD_SCR_OUTHRI2NDFSHIFT                   1ie N
#LDfine PMIC_RG_LAUD_SCR_OUTHRI2NDFSG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR  AUD_SCR_OUTHSH2NDFT                _RG_G__RG _Refine PMICTFUN_LAUD_MOPdefine PMIC_RG_AUD_SCR_OUTHSH2NDFSHIFT                  N1 eee
#_Ffine PMIC_RG_LAUD_SCR_OUTHSH2NDFSG_LDO_VCN18_ULP_SHIFT       efine PMIC_RG_LDGSFTUDRCTUNE0READFT                _RG_G__RG _efine PMICTUDRC_TUNE_MOP_CFG_CLR_ADDR  DGSFTUDRCTUNE0READFSHIFT                   1ie 
#dFfine PMIC_RG_LDOSFTUDRCTUNE0READFSG_LDO_VCN18_ULP_SHIFT      _CFG_CLR_ADDR  DOSFTUDRCTUNE1READFT                _RG_G__RG _efine PMICTUDRC_TUNE_MOP_CFG_CLR_ADDR  DGSFTUDRCTUNE1READFSHIFT                   1ie 
#dFfine PMIC_RG_LDOSFTUDRCTUNE1READFSG_LDO_VCN18_ULP_SHIFT      efine PMIC_RG_LASYNP_TESTHOUTHBCKFT                _RG_G__RG _efine PMICTUDRC_TUNE_MOP_CFG_CLR_ADDR  ASYNP_TESTHOUTHBCKFSHIFT                   1ie 
#define PMIC_RG_ASYNP_TESTHOUTHBCKFSG_LDO_VCN18_ULP_SHIFT      dne PMIC_RG_LDO_VCNMTKAIF_RXIF_FIFO_INTHIFT                _RG_efine PMICTFE_TDDANMTKAIF_FIFO_CFG_CFG_CLR_ADDR  VCNMTKAIF_RXIF_FIFO_INTHIFSHIFT                
#define PMIC_RG_VCNMTKAIF_RXIF_FIFO_INTHIFSG_LDO_VCN18_ULP_SHIF_CFG_CLR_ADDR  TFE_RESERVEDFT                _RG_G__RG_  _   Refine PMICTFE_TDDANMTKAIF_FIFO_CFG_CFG_CLR_ADDR  TFE_RESERVEDFSHIFT                   1ie NNeeeN
#7FLDfine PMIC_RG_LAFE_RESERVEDFSG_LDO_VCN18_ULP_SHIFT            define PMIC_RG_MTKAIF_RXIF_RD_EMPTY STATUSFT_LDO_VCN18_OCFB_ENefine PMICTFE_TDDANMTKAIF_FIFO_LOG_MOPdefine PMIC_RG_MTKAIF_RXIF_RD_EMPTY STATUSFMICE3S9_OC_MODE_ADD
#define PMIC_RG_MTKAIF_RXIF_RD_EMPTY STATUSFSG_LDO_VCN18_ULP_SH_CFG_CLR_ADDR  MTKAIF_RXIF_WR_FULL STATUSFT_LDO_VCN18_OCFB_ENNefine PMICTFE_TDDANMTKAIF_FIFO_LOG_MOPdefine PMIC_RG_MTKAIF_RXIF_WR_FULL STATUSFSHIFT               
#define PMIC_RG_MTKAIF_RXIF_WR_FULL STATUSFSG_LDO_VCN18_ULP_SHI
efine PMIC_RG_MTKAIF_RXIF_FIFO_STATUSFT_LDO_VCN18_OCFB_ENNENNefine PMICTFE_TDDANMTKAIF_MOP_CFG_CLR_ADDR  MTKAIF_RXIF_FIFO_STATUSFMICE3S9_OC_MODE_ADDRie 
#FLDfine PMIC_RG_LMTKAIF_RXIF_FIFO_STATUSFSG_LDO_VCN18_ULP_SHIFT DO_VCN13_SW_OP_MTKAIFTX_V3_SDATASOUT1HG_LDO_VCN18_OCFBB_ENNENNefine PMICTFE_TDDANMTKAIF_MOP_CFG_CLR_ADDR  MTKAIFTX_V3_SDATASOUT1HSHIFT                   
#define PMIC_RG_MTKAIFTX_V3_SDATASOUT1HSG_LDO_VCN18_ULP_SHIFT  d2efine PMIC_RG_MTKAIFTX_V3_SDATASOUT2HG_LDO_VCN18_OCFBB_ENNENNefine PMICTFE_TDDANMTKAIF_MOP_CFG_CLR_ADDR  MTKAIFTX_V3_SDATASOUT2HSHIFT                   
#define PMIC_RG_MTKAIFTX_V3_SDATASOUT2HSG_LDO_VCN18_ULP_SHIFT  d3efine PMIC_RG_MTKAIFTX_V3_SDATASOUT3HG_LDO_VCN18_OCFBB_ENNENNefine PMICTFE_TDDANMTKAIF_MOP_CFG_CLR_ADDR  MTKAIFTX_V3_SDATASOUT3HSHIFT                   
#define PMIC_RG_MTKAIFTX_V3_SDATASOUT3FSG_LDO_VCN18_ULP_SHIFT  d4fine PMIC_RG_LMTKAIFTX_V3_SYNP_OUTHT                _RG_G__RGefine PMICTFE_TDDANMTKAIF_MOP_CFG_CLR_ADDR  MTKAIFTX_V3_SYNP_OUTHSHIFT                   1i
#define PMIC_RG_MTKAIFTX_V3_SYNP_OUTHSG_LDO_VCN18_ULP_SHIFT    d5fine PMIC_RG_LMTKAIF_RXIF_INVALID_CYCLEFT                _RG_efine PMICTFE_TDDANMTKAIF_MOP
efine PMIC_RG_MTKAIF_RXIF_INVALID_CYCLEFSHIFT                
#FDfine PMIC_RG_LMTKAIF_RXIF_INVALID_CYCLEFSG_LDO_VCN18_ULP_SHIF_CFG_CLR_ADDR  MTKAIF_RXIF_INVALID_FLAGFT                _RG_Gefine PMICTFE_TDDANMTKAIF_MOP
efine PMIC_RG_MTKAIF_RXIF_INVALID_FLAGFSHIFT                 
#define PMIC_RG_MTKAIF_RXIF_INVALID_FLAGFSG_LDO_VCN18_ULP_SHIFTefine PMIC_RG_LMTKAIF_RXIF_SEARCH_FAIL_FLAGFT                _efine PMICTFE_TDDANMTKAIF_MOP
efine PMIC_RG_MTKAIF_RXIF_SEARCH_FAIL_FLAGFMICE3S9_OC_MODE_AD
#define PMIC_RG_MTKAIF_RXIF_SEARCH_FAIL_FLAGFSG_LDO_VCN18_ULP_Sddefine PMIC_RG_MTKAIFRX_V3_SDATASIN1HG_LDO_VCN18_OCFBB_ENNENN_efine PMICTFE_TDDANMTKAIF_MOP
efine PMIC_RG_MTKAIFRX_V3_SDATASIN1HSHIFT                  N1
#1O_VCN13_SW_OP_MTKAIFRX_V3_SDATASIN1HSG_LDO_VCN18_ULP_SHIFT   
2efine PMIC_RG_MTKAIFRX_V3_SDATASIN2HG_LDO_VCN18_OCFBB_ENNENN_efine PMICTFE_TDDANMTKAIF_MOP
efine PMIC_RG_MTKAIFRX_V3_SDATASIN2HSHIFT                   1
#1O_VCN13_SW_OP_MTKAIFRX_V3_SDATASIN2HSG_LDO_VCN18_ULP_SHIFT   d3efine PMIC_RG_MTKAIFRX_V3_SDATASIN3HG_LDO_VCN18_OCFBB_ENNENN_efine PMICTFE_TDDANMTKAIF_MOP
efine PMIC_RG_MTKAIFRX_V3_SDATASIN3HSHIFT                   1
#1O_VCN13_SW_OP_MTKAIFRX_V3_SDATASIN3FSG_LDO_VCN18_ULP_SHIFT   d4fine PMIC_RG_LMTKAIFRX_V3_SYNP_IIFT                _RG_G__RN_efine PMICTFE_TDDANMTKAIF_MOP
efine PMIC_RG_MTKAIFRX_V3_SYNP_IIFSHIFT                   1ie
#define PMIC_RG_MTKAIFRX_V3_SYNP_IIFSG_LDO_VCN18_ULP_SHIFT     
5fine PMIC_RG_LMTKAIF_TXIF_INHCH1_T                _RG_G__RG _efine PMICTFE_TDDANMTKAIF_MOP2efine PMIC_RG_MTKAIF_TXIF_INHCH1_SHIFT                  N1 ee
#_Ffine PMIC_RG_LMTKAIF_TXIF_INHCH1_SG_LDO_VCN18_ULP_SHIFT      _CFG_CLR_ADDR  MTKAIF_TXIF_INHCH2HG_LDO_VCN18_OCFBB_ENNENN_G _efine PMICTFE_TDDANMTKAIF_MOP2efine PMIC_RG_MTKAIF_TXIF_INHCH2HSHIFT                   1 ee
#_Ffine PMIC_RG_LMTKAIF_TXIF_INHCH2HSG_LDO_VCN18_ULP_SHIFT    _U8fine PMIC_RG_LADDA6_MTKAIF_TXIF_INHCH1_T                _RG_Gefine PMICTFE_TDDA6_MTKAIF_MOP3fine PMIC_RG_LADDA6_MTKAIF_TXIF_INHCH1_SHIFT                 
#_Ffine PMIC_RG_LADDA6_MTKAIF_TXIF_INHCH1_SG_LDO_VCN18_ULP_SHIFT_CFG_CLR_ADDR  ADDA6_MTKAIF_TXIF_INHCH2HG_LDO_VCN18_OCFBB_ENNEefine PMICTFE_TDDA6_MTKAIF_MOP3fine PMIC_RG_LADDA6_MTKAIF_TXIF_INHCH2HSHIFT                 
#_Ffine PMIC_RG_LADDA6_MTKAIF_TXIF_INHCH2HSG_LDO_VCN18_ULP_SHIFTefine PMIC_RG_LMTKAIF_RXIF_OUTHCH1_T                _RG_G__RG efine PMICTFE_TDDANMTKAIF_MOP4fine PMIC_RG_LMTKAIF_RXIF_OUTHCH1_SHIFT                   1ie
#FDfine PMIC_RG_LMTKAIF_RXIF_OUTHCH1_SG_LDO_VCN18_ULP_SHIFT    __CFG_CLR_ADDR  MTKAIF_RXIF_OUTHCH2HG_LDO_VCN18_OCFBB_ENNENN_G efine PMICTFE_TDDANMTKAIF_MOP4fine PMIC_RG_LMTKAIF_RXIF_OUTHCH2HSHIFT                   1 e
#FDfine PMIC_RG_LMTKAIF_RXIF_OUTHCH2HSG_LDO_VCN18_ULP_SHIFT    _efine PMIC_RG_LMTKAIF_RXIF_OUTHCH3HG_LDO_VCN18_OCFBB_ENNENN_G efine PMICTFE_TDDANMTKAIF_MOP5fine PMIC_RG_LMTKAIF_RXIF_OUTHCH3HSHIFT                   1 e
#FDfine PMIC_RG_LMTKAIF_RXIF_OUTHCH3FSG_LDO_VCN18_ULP_SHIFT     _CFG_CLR_ADDR  DOLMTKAIF_LOO BACKHTEST1_T                _RG_Gefine PMICTFE_TDDALMTKAIF_CFG_CFG_CLR_ADDR  VCNMTKAIF_LOO BACKHTEST1_SHIFT                 
#define PMIC_RG__CNMTKAIF_LOO BACKHTEST1_SG_LDO_VCN18_ULP_SHIFT_CFG_CLR_ADDR   CNMTKAIF_LOO BACKHTEST2HG_LDO_VCN18_OCFBB_ENNEefine PMICTFE_TDDALMTKAIF_CFG_CFG_CLR_ADDR  VCNMTKAIF_LOO BACKHTEST2HSHIFT                 
#define PMIC_RG__CNMTKAIF_LOO BACKHTEST2HSG_LDO_VCN18_ULP_SHIFTdefine PMIC_RG__CNMTKAIF_C_RG_TXIF_8TO5HG_LDO_VCN18_OCFBB_ENNEefine PMICTFE_TDDALMTKAIF_CFG_CFG_CLR_ADDR  VCNMTKAIF_C_RG_TXIF_8TO5HSHIFT                 
#define PMIC_RG__CNMTKAIF_C_RG_TXIF_8TO5HSG_LDO_VCN18_ULP_SHIFTefine PMIC_RG_L_GLADDA6_MTKAIF_C_RG_TXIF_8TO5HG_LDO_VCN18_OCFBefine PMICTFE_TDDALMTKAIF_CFG_CFG_CLR_ADDR  VCNADDA6_MTKAIF_C_RG_TXIF_8TO5HSHIFT           
#define PMIC_RG__CNADDA6_MTKAIF_C_RG_TXIF_8TO5HSG_LDO_VCN18_ULP3fine PMIC_RG_LRG_MTKAIF_TXIF_PROTOCOL2HG_LDO_VCN18_OCFBB_ENNEefine PMICTFE_TDDALMTKAIF_CFG_CFG_CLR_ADDR  VCNMTKAIF_TXIF_PROTOCOL2HSHIFT                 
#define PMIC_RG__CNMTKAIF_TXIF_PROTOCOL2HSG_LDO_VCN18_ULP_SHIFTne PMIC_RG_LDO__CNMTKAIF_BYPASSH RCFTESTHT                _RG_efine PMICTFE_TDDANMTKAIF_CFG_CFG_CLR_ADDR  VCNMTKAIF_BYPASSH RCFTESTHSHIFT                
#define PMIC_RG_VCNMTKAIF_BYPASSH RCFTESTHSG_LDO_VCN18_ULP_SHIFne PMIC_RG_LDO_VCNMTKAIF_BYPASSH RCFMODE_T                _RG_efine PMICTFE_TDDANMTKAIF_CFG_CFG_CLR_ADDR  VCNMTKAIF_BYPASSH RCFMODE_SHIFT                
#3fine PMIC_RG_LRCNMTKAIF_BYPASSH RCFMODE_SG_LDO_VCN18_ULP_SHIF6
#define PMIC_RCNMTKAIF_RXIF_PROTOCOL2HG_LDO_VCN18_OCFBB_ENNEefine PMICTFE_TDDALMTKAIF_CFG_CFG_CLR_ADDR  VCNMTKAIF_RXIF_PROTOCOL2HSHIFT                 
#define PMIC_RG__CNMTKAIF_RXIF_PROTOCOL2HSG_LDO_VCN18_ULP_SHIFTefine PMIC_RG_LDGLADDA6_MTKAIF_TXIF_PROTOCOL2HG_LDO_VCN18_OCFBefine PMICTFE_TDDALMTKAIF_CFG_CFG_CLR_ADDR  VCNADDA6_MTKAIF_TXIF_PROTOCOL2HSHIFT           
#define PMIC_RG__CNADDA6_MTKAIF_TXIF_PROTOCOL2HSG_LDO_VCN18_ULP9efine PMIC_RG__CNMTKAIF_RXIF_CLKINV_G_LDO_VCN18_OCFB_EN_C_RG_efine PMICTFE_TDDALMTKAIF_CFG_CFG_CLR_ADDR  VCNMTKAIF_RXIF_CLKINV_SHIFT                   1
#1O_VCN13_SW_OP_VCNMTKAIF_RXIF_CLKINV_SG_LDO_VCN18_ULP_SHIFT   
ne PMIC_RG_LDO_VCNMTKAIF_RXIF_DATASMODE_T                _RG_Gefine PMICTFE_TDDALMTKAIF_RX_CFG_CFG_CLR_ADDR  VCNMTKAIF_RXIF_DATASMODE_SHIFT                 
#define PMIC_RG__CNMTKAIF_RXIF_DATASMODE_SG_LDO_VCN18_ULP_SHIFT_CFG_CLR_ADDR   CNMTKAIF_RXIF_DETECT_OIFT                _RG_Gefine PMICTFE_TDDALMTKAIF_RX_CFG_CFG_CLR_ADDR  VCNMTKAIF_RXIF_DETECT_OIFSHIFT                 
#define PMIC_RG__CNMTKAIF_RXIF_DETECT_OIFSG_LDO_VCN18_ULP_SHIFT3fine PMIC_RG_LRCNMTKAIF_RXIF_FIFO_RSPFT              _RG_    efine PMICTFE_TDDALMTKAIF_RX_CFG_CFG_CLR_ADDR  VCNMTKAIF_RXIF_FIFO_RSPFMICE3S9_OC_MODE_ADDRie 
#7O_VCN13_SW_OP_VCNMTKAIF_RXIF_FIFO_RSPFSG_LDO_VCN18_ULP_SHIFT 4fine PMIC_RG_LDCNMTKAIF_RXIF_DATASBITFT              _RG_    efine PMICTFE_TDDALMTKAIF_RX_CFG_CFG_CLR_ADDR  VCNMTKAIF_RXIF_DATASBITFMICE3S9_OC_MODE_ADDRie 
#7O_VCN13_SW_OP_VCNMTKAIF_RXIF_DATASBITFSG_LDO_VCN18_ULP_SHIFT 8fine PMIC_RG_LVCNMTKAIF_RXIF_VOICEFMODE_T                _RG_efine PMICTFE_TDDANMTKAIF_RX_CFG_CFG_CLR_ADDR  VCNMTKAIF_RXIF_VOICEFMODE_SHIFT                
#Fdefine PMIC_RGVCNMTKAIF_RXIF_VOICEFMODE_SG_LDO_VCN18_ULP_SHIF
efine PMIC_RG_LVCNMTKAIF_RXIF_VOICEFMODE_PROTOCOL2HG_LDO_VCN18efine PMICTFE_TDDANMTKAIF_RX_CFGdefine PMIC_RG__CNMTKAIF_RXIF_VOICEFMODE_PROTOCOL2HSHIFT      
#Fdefine PMIC_RGVCNMTKAIF_RXIF_VOICEFMODE_PROTOCOL2HSG_LDO_VCN1_CFG_CLR_ADDR  VCNMTKAIF_RXIF_SYNP_CHECKHROUNDFT              efine PMICTFE_TDDANMTKAIF_RX_CFGdefine PMIC_RG__CNMTKAIF_RXIF_SYNP_CHECKHROUNDFSHIFT          
#Fdefine PMIC_RGVCNMTKAIF_RXIF_SYNP_CHECKHROUNDFSG_LDO_VCN18_UL4fine PMIC_RG_LDCNMTKAIF_RXIF_INVALID_SYNP_CHECKHROUNDFT      efine PMICTFE_TDDANMTKAIF_RX_CFGdefine PMIC_RG__CNMTKAIF_RXIF_INVALID_SYNP_CHECKHROUNDFSHIFT  
#Fdefine PMIC_RGVCNMTKAIF_RXIF_INVALID_SYNP_CHECKHROUNDFSG_LDO_8fine PMIC_RG_LVCNMTKAIF_RXIF_SYNP_SEARCH_TABLEFT             efine PMICTFE_TDDANMTKAIF_RX_CFGdefine PMIC_RG__CNMTKAIF_RXIF_SYNP_SEARCH_TABLEFMT6359_LDO_VCN
#Fdefine PMIC_RGVCNMTKAIF_RXIF_SYNP_SEARCH_TABLEFSG_LDO_VCN18_U
efine PMIC_RG_LVCNMTKAIF_RXIF_SYNP_CNT_TABLEFT                efine PMICTFE_TDDANMTKAIF_RX_CFGefine PMIC_RG_LVCNMTKAIF_RXIF_SYNP_CNT_TABLEFSHIFT            
#FLDfine PMIC_RG_LVCNMTKAIF_RXIF_SYNP_CNT_TABLEFSG_LDO_VCN18_ULP__CFG_CLR_ADDR  VCNMTKAIF_RXIF_CLEAR_SYNP_FAIL_G_LDO_VCN18_OCFBefine PMICTFE_TDDALMTKAIF_RX_CFGefine PMIC_RG_LVCNMTKAIF_RXIF_CLEAR_SYNP_FAIL_SHIFT           
#define PMIC_RG__CNMTKAIF_RXIF_CLEAR_SYNP_FAIL_SG_LDO_VCN18_ULP
efine PMIC_RG_LVCNMTKAIF_RXIF_SYNP_WORD1HDISABLEFT            efine PMICTFE_TDDANMTKAIF_RX_CFGefine PMIC_RG_LVCNMTKAIF_RXIF_SYNP_WORD1HDISABLEFMT6359_LDO_VC
#1O_VCN13_SW_OP_VCNMTKAIF_RXIF_SYNP_WORD1HDISABLEFSG_LDO_VCN18_d3efine PMIC_RG_VCNMTKAIF_RXIF_SYNP_WORD2HDISABLEFT            efine PMICTFE_TDDANMTKAIF_RX_CFGefine PMIC_RG_LVCNMTKAIF_RXIF_SYNP_WORD2HDISABLEFMT6359_LDO_VC
#1O_VCN13_SW_OP_VCNMTKAIF_RXIF_SYNP_WORD2HDISABLEFSG_LDO_VCN18_d4fine PMIC_RG_LDCNMTKAIF_RXIF_P2_INPUTF _SHG_LDO_VCN18_OCFB_ENefine PMICTFE_TDDANMTKAIF_RX_CFGefine PMIC_RG_LVCNMTKAIF_RXIF_P2_INPUTF _SHMICE3S9_OC_MODE_ADD
#define PMIC_RG_VCNMTKAIF_RXIF_P2_INPUTF _SHSG_LDO_VCN18_ULP_SH
ne PMIC_RG_LDO_VCNMTKAIF_RXIF_DETECT_OIFPROTOCOL2HG_LDO_VCN18_efine PMICTFE_TDDANMTKAIF_RX_CFG3efine PMIC_RG_VCNMTKAIF_RXIF_DETECT_OIFPROTOCOL2HMICE3S9_OC_M
#define PMIC_RG__CNMTKAIF_RXIF_DETECT_OIFPROTOCOL2HSG_LDO_VCN183fine PMIC_RG_LRCNMTKAIF_RXIF_FIFO_RSPFPROTOCOL2HG_LDO_VCN18_Oefine PMICTFE_TDDANMTKAIF_RX_CFG3efine PMIC_RG_VCNMTKAIF_RXIF_FIFO_RSPFPROTOCOL2HSHIFT        
#7O_VCN13_SW_OP_VCNMTKAIF_RXIF_FIFO_RSPFPROTOCOL2HSG_LDO_VCN18_4fine PMIC_RG_LDCNMTKAIF_RXIF_LOO BACKHUSE_NLEFT              efine PMICTFE_TDDANMTKAIF_RX_CFG3efine PMIC_RG_VCNMTKAIF_RXIF_LOO BACKHUSE_NLEFSHIFT          
#define PMIC_RG__CNMTKAIF_RXIF_LOO BACKHUSE_NLEFSG_LDO_VCN18_UL7O_VCN13_SW_OP_VCNMTKAIF_RX_SYNP_WORD1HT              _RG_    efine PMICTFE_TDDALMTKAIF_SYNPWORD_CFG_CFG_CLR_ADDR  VCNMTKAIF_RX_SYNP_WORD1HMICE3S9_OC_MODE_ADDRie 
#7O_VCN13_SW_OP_VCNMTKAIF_RX_SYNP_WORD1HSG_LDO_VCN18_ULP_SHIFT DO_VCN13_SW_OP_VCNMTKAIF_RX_SYNP_WORD2HG_LDO_VCN18_OCFBB_ENNENefine PMICTFE_TDDALMTKAIF_SYNPWORD_CFG_CFG_CLR_ADDR  VCNMTKAIF_RX_SYNP_WORD2HSHIFT                  
#7O_VCN13_SW_OP_VCNMTKAIF_RX_SYNP_WORD2HSG_LDO_VCN18_ULP_SHIFT 4fine PMIC_RG_LDCNTDDALMTKAIF_TX_SYNP_WORD1HT              _RGefine PMICTFE_TDDALMTKAIF_SYNPWORD_CFGdefine PMIC_RG__CNADDALMTKAIF_TX_SYNP_WORD1HMICE3S9_OC_MODE_AD
#7O_VCN13_SW_OP_VCNADDALMTKAIF_TX_SYNP_WORD1HSG_LDO_VCN18_ULP_S_CFG_CLR_ADDR  VCNADDALMTKAIF_TX_SYNP_WORD2HG_LDO_VCN18_OCFBB_efine PMICTFE_TDDALMTKAIF_SYNPWORD_CFGdefine PMIC_RG__CNADDALMTKAIF_TX_SYNP_WORD2HSHIFT             
#7O_VCN13_SW_OP_VCNADDALMTKAIF_TX_SYNP_WORD2HSG_LDO_VCN18_ULP_S4fine PMIC_RG_LDCNTDDA6LMTKAIF_TX_SYNP_WORD1HT              _Refine PMICTFE_TDDALMTKAIF_SYNPWORD_CFGdefine PMIC_RG__CNADDA6LMTKAIF_TX_SYNP_WORD1HSHIFT            
#7O_VCN13_SW_OP_VCNADDA6LMTKAIF_TX_SYNP_WORD1HSG_LDO_VCN18_ULP_efine PMIC_RG_LDGLADDA6_MTKAIF_TX_SYNP_WORD2HG_LDO_VCN18_OCFBBefine PMICTFE_TDDALMTKAIF_SYNPWORD_CFGdefine PMIC_RG__CNADDA6LMTKAIF_TX_SYNP_WORD2HSHIFT            
#7O_VCN13_SW_OP_VCNADDA6LMTKAIF_TX_SYNP_WORD2HSG_LDO_VCN18_ULP_
efine PMIC_RG_LV_AUD_SDM_MUTEHRI2NDFT                _RG_G__RGefine PMICTFE_SGEN_CFG_CFG_CLR_ADDR  V_AUD_SDM_MUTEHRI2NDFSHIFT                   1i
#define PMIC_RG_D_AUD_SDM_MUTEHRI2NDFSG_LDO_VCN18_ULP_SHIFT    efine PMIC_RG_LV_AUD_SDM_MUTEHSH2NDFT                _RG_G__RGefine PMICTFE_SGEN_CFG_CFG_CLR_ADDR  V_AUD_SDM_MUTEHSH2NDFSHIFT                  N1 
#define PMIC_RG_D_AUD_SDM_MUTEHSH2NDFSG_LDO_VCN18_ULP_SHIFT    3fine PMIC_RG_LR_AUD_SDM_MUTEHRIG_LDO_VCN18_OCFBB_ENNENN_G _RGefine PMICTFE_SGEN_CFG_CFG_CLR_ADDR  V_AUD_SDM_MUTEHRISHIFT                   1ie NN
#define PMIC_RG_V_AUD_SDM_MUTEHRISG_LDO_VCN18_ULP_SHIFT        4fine PMIC_RG_LD_AUD_SDM_MUTEHSHG_LDO_VCN18_OCFBB_ENNENN_G _RGefine PMICTFE_SGEN_CFG_CFG_CLR_ADDR  V_AUD_SDM_MUTEHSHSHIFT                   1ie N 
#define PMIC_RG_D_AUD_SDM_MUTEHSHSG_LDO_VCN18_ULP_SHIFT        ne PMIC_RG_LDO_C_MUTEFSW_CTSHG_LDO_VCN18_OCFB_EN_C_RG__RGGG_RRefine PMICTFE_SGEN_CFG_CFG_CLR_ADDR  C_MUTEFSW_CTSHSHIFT                   1ie N 1ie
#define PMIC_RG_C_MUTEFSW_CTSHSG_LDO_VCN18_ULP_SHIFT           6
#define PMIC_C_DAP_EN_CTSHG_LDO_VCN18_OCFB_EN_C_RG__RGGG_RRRefine PMICTFE_SGEN_CFG_CFG_CLR_ADDR  C_DAP_EN_CTSHSHIFT                   1ie NNeeeN
#define PMIC_RG_C_DAP_EN_CTSHSG_LDO_VCN18_ULP_SHIFT            7O_VCN13_SW_OP_C_AMPHDIVHCH1_CTSHG_LDO_VCN18_OCFB_EN_C_RG__RGGefine PMICTFE_SGEN_CFG_CFG_CLR_ADDR  C_AMPHDIVHCH1_CTSHSHIFT                  N1 eee
#_CFG_CLR_ADDR  C_AMPHDIVHCH1_CTSHSG_LDO_VCN18_ULP_SHIFT       
efine PMIC_RG_LC_FREQHDIVHCH1_CTSHG_LDO_VCN18_OCFB_EN_C_RG__RGefine PMICTFE_SGEN_CFGdefine PMIC_RG_C_FREQHDIVHCH1_CTSHSHIFT                   1ie 
#dFfine PMIC_RG_LC_FREQHDIVHCH1_CTSHSG_LDO_VCN18_ULP_SHIFT      _CFG_CLR_ADDR  C_SGEN_RCH_INV_8BITFT              _RG_    __RGefine PMICTFE_SGEN_CFGdefine PMIC_RG_C_SGEN_RCH_INV_8BITFSHIFT                   1ie
#define PMIC_RG_C_SGEN_RCH_INV_8BITFSG_LDO_VCN18_ULP_SHIFT     
ne PMIC_RG_LDO_C_SGEN_RCH_INV_5BITFT              _RG_    __RGefine PMICTFE_SGEN_CFGdefine PMIC_RG_C_SGEN_RCH_INV_5BITFSHIFT                   1ie
#define PMIC_RG_C_SGEN_RCH_INV_5BITFSG_LDO_VCN18_ULP_SHIFT     
ne PMIC_RG_LDO_VCNALDO_USHG_C_CLK_ _SHG_LDO_VCN18_OCFB_EN_C_RGefine PMICTFE_TDG_ASYNP_FIFO_CFGe PMIC_RG_LDO_VCNALDO_USHG_C_CLK_ _SHSHIFT                   
#define PMIC_RG_VCNALDO_USHG_C_CLK_ _SHSG_LDO_VCN18_ULP_SHIFT  dO_VCN13_SW_OP_VCNUSHGSYNP_FIFO_SOFT_RST_T                _RG_efine PMICTFE_TDG_ASYNP_FIFO_CFGe PMIC_RG_LDO_VCNUSHGSYNP_FIFO_SOFT_RST_SHIFT                
#define PMIC_RG_VCNUSHGSYNP_FIFO_SOFT_RST_SG_LDO_VCN18_ULP_SHIF4e PMIC_RG_LDO_VCNUSHGSYNP_FIFO_SOFT_RST_HIFT                _efine PMICTFE_TDG_ASYNP_FIFO_CFGe PMIC_RG_LDO_VCNUSHGSYNP_FIFO_SOFT_RST_HIFSHIFT             
#define PMIC_RG_VCNUSHGSYNP_FIFO_SOFT_RST_HIFSG_LDO_VCN18_ULP_Sne PMIC_RG_LDO_VCNUL2 GSYNP_FIFO_SOFT_RST_T                _RGefine PMICTFE_TDG_ASYNP_FIFO_CFGdefine PMIC_RG_VCNUS2 GSYNP_FIFO_SOFT_RST_SHIFT               
#define PMIC_RG_VCNUS2 GSYNP_FIFO_SOFT_RST_SG_LDO_VCN18_ULP_SHI4e PMIC_RG_LDO_VCNUS2 GSYNP_FIFO_SOFT_RST_HIFT                efine PMICTFE_TDG_ASYNP_FIFO_CFGdefine PMIC_RG_VCNUS2 GSYNP_FIFO_SOFT_RST_HIFSHIFT            
#define PMIC_RG_VCNUS2 GSYNP_FIFO_SOFT_RST_HIFSG_LDO_VCN18_ULP_ne PMIC_RG_LDO_DCCLK_GEN_OIFT                _RG_G            efine PMICTFE_DCCLK_CFG_CFG_CLR_ADDR  DCCLK_GEN_OIFSHIFT                   1ie NNeeeN
#define PMIC_RG_DCCLK_GEN_OIFSG_LDO_VCN18_ULP_SHIFT            _CFG_CLR_ADDR  DCCLK_PDIFT                _RG_G               efine PMICTFE_DCCLK_CFG_CFG_CLR_ADDR  DCCLK_PDIFSHIFT                   1ie NNeeeNeeN
#define PMIC_RG_DCCLK_PDIFSG_LDO_VCN18_ULP_SHIFT               dO_VCN13_SW_OP_DCCLK_REF_CKH _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICTFE_DCCLK_CFG_CFG_CLR_ADDR  DCCLK_REF_CKH _SHSHIFT                   1ie N 
#3fine PMIC_RG_LDCCLK_REF_CKH _SHSG_LDO_VCN18_ULP_SHIFT       1efine PMIC_RG_LDCCLK_INV_G_LDO_VCN18_OCFB_EN_C_RG__RG_ G__RG_ efine PMICTFE_DCCLK_CFG_CFG_CLR_ADDR  DCCLK_INV_MICE3S9_OC_MODE_ADDRie N1ie N  1ie N 
#dO_VCN13_SW_OP_DCCLK_INV_SG_LDO_VCN18_ULP_SHIFT       111111114O_VCN13_SW_OP_DCCLK_DIVHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G__RG_ efine PMICTFE_DCCLK_CFG_CFG_CLR_ADDR  DCCLK_DIVHMICE3S9_OC_MODE_ADDRie N1ie N  1ie N 
#7LDfine PMIC_RG_LDCCLK_DIVHSG_LDO_VCN18_ULP_SHIFT       11111111ne PMIC_RG_LDO_DCCLK_PHASEH _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  efine PMICTFE_DCCLK_CFGdefine PMIC_RG_DCCLK_PHASEH _SHSHIFT                   1ie NNe
#Dfine PMIC_RG_LDCCLK_PHASEH _SHSG_LDO_VCN18_ULP_SHIFT       114O_VCN13_SW_OP_DCCLK_RESYNP_BYPASSHT              _RG_    __RGefine PMICTFE_DCCLK_CFGdefine PMIC_RG_DCCLK_RESYNP_BYPASSHSHIFT                   1ie
#define PMIC_RG_DCCLK_RESYNP_BYPASSHSG_LDO_VCN18_ULP_SHIFT    _efine PMIC_RG_LRESYNP_ RCFCK_INV_G_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMICTFE_DCCLK_CFGdefine PMIC_RG_RESYNP_ RCFCK_INV_MICE3S9_OC_MODE_ADDRie N1ie N
#define PMIC_RG_RESYNP_ RCFCK_INV_SG_LDO_VCN18_ULP_SHIFT       9efine PMIC_RG__ESYNP_ RCF _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  _efine PMICTFE_DCCLK_CFGdefine PMIC_RG_RESYNP_ RCF _SHSHIFT                   1ie NNe 
#3fine PMIC_RG_LRESYNP_ RCF _SHSG_LDO_VCN18_ULP_SHIFT       111d_CFG_CLR_ADDR  VCNAUD_PADHTOP_PHASEHMODE_T                _RG_efine PMICTUDIO DIG_CFGe PMIC_RG_LDO_VCNAUD_PADHTOP_PHASEHMODE_SHIFT                
##Dfine PMIC_RG_LVCNAUD_PADHTOP_PHASEHMODE_SG_LDO_VCN18_ULP_SHIF_CFG_CLR_ADDR  VCNAUD_PADHTOP_DAT_SISO_LOO BACKHT             efine PMICTUDIO DIG_CFGe PMIC_RG_LDO_VCNAUD_PADHTOP_DAT_SISO_LOO BACKHMT6359_LDO_VCN
#define PMIC_RG_VCNAUD_PADHTOP_DAT_SISO_LOO BACKHSG_LDO_VCN18_U7O_VCN13_SW_OP_VCNAUD_PADHTOP_PHASEHMODE2HG_LDO_VCN18_OCFBB_ENefine PMICTUDIO DIG_CFGe PMIC_RG_LDO_VCNAUD_PADHTOP_PHASEHMODE2HSHIFT               
##Dfine PMIC_RG_LVCNAUD_PADHTOP_PHASEHMODE2HSG_LDO_VCN18_ULP_SHIefine PMIC_RG_LDGLAUD_PADHTOP_DAT_SISO2_LOO BACKHT            efine PMICTUDIO DIG_CFGe PMIC_RG_LDO_VCNAUD_PADHTOP_DAT_SISO2_LOO BACKHMT6359_LDO_VC
#define PMIC_RG_VCNAUD_PADHTOP_DAT_SISO2_LOO BACKHSG_LDO_VCN18_
ne PMIC_RG_LDO_VCNAUD_PADHTOP_PHASEHMODE3HG_LDO_VCN18_OCFBB_ENefine PMICTUDIO DIG_CFGdefine PMIC_RG_VCNAUD_PADHTOP_PHASEHMODE3HSHIFT               
##Dfine PMIC_RG_LVCNAUD_PADHTOP_PHASEHMODE3FSG_LDO_VCN18_ULP_SHI_CFG_CLR_ADDR  VCNAUD_PADHTOP_DAT_SISO3_LOO BACKHT            efine PMICTUDIO DIG_CFGdefine PMIC_RG_VCNAUD_PADHTOP_DAT_SISO3_LOO BACKHMT6359_LDO_VC
#define PMIC_RG_VCNAUD_PADHTOP_DAT_SISO3_LOO BACKHSG_LDO_VCN18_7O_VCN13_SW_OP_VCNAUD_PADHTOP_TX_FIFO_OIFT                _RG_efine PMICTFE_TUD_PADHTOPO_VCN13_SW_OP_VCNAUD_PADHTOP_TX_FIFO_OIFSHIFT                
#define PMIC_RG_VCNAUD_PADHTOP_TX_FIFO_OIFSG_LDO_VCN18_ULP_SHIFefine PMIC_RG_LVCNAUD_PADHTOP_MTKAIF_CLK_PROTOCOL2HG_LDO_VCN18efine PMICTFE_TUD_PADHTOPO_VCN13_SW_OP_VCNAUD_PADHTOP_MTKAIF_CLK_PROTOCOL2HSHIFT      
#define PMIC_RG_VCNAUD_PADHTOP_MTKAIF_CLK_PROTOCOL2HSG_LDO_VCN1ddefine PMIC_RG__CNAUD_PADHTOP_TX_FIFO_RSPFT              _RG_ efine PMICTFE_TUD_PADHTOPO_VCN13_SW_OP_VCNAUD_PADHTOP_TX_FIFO_RSPFMICE3S9_OC_MODE_ADDR
#7O_VCN13_SW_OP_VCNAUD_PADHTOP_TX_FIFO_RSPFSG_LDO_VCN18_ULP_SHI
efine PMIC_RG_LTDDALAUD_PADHTOP_MOIFT                _RG_G    efine PMICTFE_TUD_PADHTOP_MOIfine PMIC_RG_LTDDALAUD_PADHTOP_MOIFSHIFT                  N1 
#FFLDfine PMIC_RG_LADDALAUD_PADHTOP_MOIFSG_LDO_VCN18_ULP_SHIFT    _CFG_CLR_ADDR  ADDALAUD_PADHTOP_MOI1HG_LDO_VCN18_OCFBB_ENNENN_efine PMICTFE_TUD_PADHTOP_MOI1CFG_CLR_ADDR  ADDALAUD_PADHTOP_MOI1HSHIFT                   1
#FFLDfine PMIC_RG_LADDALAUD_PADHTOP_MOI1_SG_LDO_VCN18_ULP_SHIFT   _CFG_CLR_ADDR  ADDALAUD_PADHTOP_MOI2HG_LDO_VCN18_OCFBB_ENNENN_efine PMICTFE_TUD_PADHTOP_MOI2CFG_CLR_ADDR  ADDALAUD_PADHTOP_MOI2HSHIFT                   1
#FFLDfine PMIC_RG_LADDALAUD_PADHTOP_MOI2HSG_LDO_VCN18_ULP_SHIFT   _CFG_CLR_ADDR  NLEFLCH_OIFT                _RG_G             _efine PMICTFE_DL NLEFCFGe PMIC_RG_LDO_NLEFLCH_OIFMICE3S9_OC_MODE_ADDRie N1ie N  1ie N
#define PMIC_RG_NLEFLCH_OIFSG_LDO_VCN18_ULP_SHIFT       1111111_CFG_CLR_ADDR  NLEFLCH_CHH _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  _efine PMICTFE_DL NLEFCFGe PMIC_RG_LDO_NLEFLCH_CHH _SHSHIFT                   1ie Ne N
#define PMIC_RG_NLEFLCH_CHH _SHSG_LDO_VCN18_ULP_SHIFT          dO_VCN13_SW_OP_NLEFLCH_HPGAIIFS_SHG_LDO_VCN18_OCFB_EN_C_RG_RG_efine PMICTFE_DL NLEFCFGe PMIC_RG_LDO_NLEFLCH_HPGAIIFS_SHSHIFT                   1ie 
#define PMIC_RG_NLEFLCH_HPGAIIFS_SHSG_LDO_VCN18_ULP_SHIFT      2efine PMIC_RG_NLEFRCH_OIFT                _RG_G             _efine PMICTFE_DL NLEFCFGe PMIC_RG_LDO_NLEFRCH_OIFMICE3S9_OC_MODE_ADDRie N1ie N  1ie N
#define PMIC_RG_NLEFRCH_OIFSG_LDO_VCN18_ULP_SHIFT       11111118efine PMIC_RG_NLEFRCH_CHH _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  _efine PMICTFE_DL NLEFCFGe PMIC_RG_LDO_NLEFRCH_CHH _SHSHIFT                   1ie Ne N
#define PMIC_RG_NLEFRCH_CHH _SHSG_LDO_VCN18_ULP_SHIFT          9efine PMIC_RG_NLEFRCH_HPGAIIFS_SHG_LDO_VCN18_OCFB_EN_C_RG_RG_efine PMICTFE_DL NLEFCFGe PMIC_RG_LDO_NLEFRCH_HPGAIIFS_SHSHIFT                   1ie 
#define PMIC_RG_NLEFRCH_HPGAIIFS_SHSG_LDO_VCN18_ULP_SHIFT      d_CFG_CLR_ADDR  NLEFSONITORIFT                 _R  C_RG__RG__G_efine PMICTFE_DL NLEFMOIfine PMIC_RG_LNLEFSONITORIMICE3S9_OC_MODE_ADDRie N1ie N  1ie 
#3FLDfine PMIC_RG_LNLEFSONITORISG_LDO_VCN18_ULP_SHIFT       111111_CFG_CLR_ADDR  CKHCGFSHIMOIFT                _RG_G    __RG__G_efine PMICTFE_CGFSHIMOICFG_CLR_ADDR  CKHCGFSHIMOIFSHIFT                   1ie NNeeeN
#3Ffine PMIC_RG_LCKHCGFSHIMOIFSG_LDO_VCN18_ULP_SHIFT            _CFG_CLR_ADDR  VCNDRG_LADC3FSOURCEH _SHG_LDO_VCN18_OCFB_EN_C_Refine PMICTFE_RG_LARRAY_CFGe PMIC_RG_LDO_VCNDRG_LADC3FSOURCEH _SHSHIFT                  
#3efine PMIC_RG_VCNDRG_LADC3FSOURCEH _SHSG_LDO_VCN18_ULP_SHIFT DO_VCN13_SW_OP_VCNDRG_LADC2FSOURCEH _SHG_LDO_VCN18_OCFB_EN_C_Refine PMICTFE_RG_LARRAY_CFGe PMIC_RG_LDO_VCNDRG_LADC2FSOURCEH _SHSHIFT                  
#3efine PMIC_RG_VCNDRG_LADC2FSOURCEH _SHSG_LDO_VCN18_ULP_SHIFT efine PMIC_RG_LVCNDRG_LADC1FSOURCEH _SHG_LDO_VCN18_OCFB_EN_C_Refine PMICTFE_RG_LARRAY_CFGe PMIC_RG_LDO_VCNDRG_LADC1FSOURCEH _SHSHIFT                  
#3efine PMIC_RG_VCNDRG_LADC1FSOURCEH _SHSG_LDO_VCN18_ULP_SHIFT 4fine PMIC_RG_LDCNTRG_LADC3FSOURCEH _SHG_LDO_VCN18_OCFB_EN_C_Refine PMICTFE_RG_LARRAY_CFGe PMIC_RG_LDO_VCNTRG_LADC3FSOURCEH _SHSHIFT                  
#3efine PMIC_RG_VCNTRG_LADC3FSOURCEH _SHSG_LDO_VCN18_ULP_SHIFT 6
#define PMIC_RCNARG_LADC2FSOURCEH _SHG_LDO_VCN18_OCFB_EN_C_Refine PMICTFE_RG_LARRAY_CFGe PMIC_RG_LDO_VCNARG_LADC2FSOURCEH _SHSHIFT                  
#3efine PMIC_RG_VCNTRG_LADC2FSOURCEH _SHSG_LDO_VCN18_ULP_SHIFT efine PMIC_RG_LVCNARG_LADC1FSOURCEH _SHG_LDO_VCN18_OCFB_EN_C_Refine PMICTFE_RG_LARRAY_CFGe PMIC_RG_LDO_VCNARG_LADC1FSOURCEH _SHSHIFT                  
#3efine PMIC_RG_VCNTRG_LADC1FSOURCEH _SHSG_LDO_VCN18_ULP_SHIFT d_CFG_CLR_ADDR  VCNCHOPHDIVHSHIFT              RG_ _ G_ _RN_C_Refine PMICTFE_CHOPHCFG_CFG_CLR_ADDR  VCNCHOPHDIVHSHISHIFT                   1ie Ne N
#define PMIC_RG_VCNCHOPHDIVHSHISG_LDO_VCN18_ULP_SHIFT          _CFG_CLR_ADDR  VCNCHOPHDIVH _SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  efine PMICTFE_CHOPHCFG_CFG_CLR_ADDR  VCNCHOPHDIVH _SHSHIFT                   1ie NNe
#dFfine PMIC_RG_LDONCHOPHDIVH _SHSG_LDO_VCN18_ULP_SHIFT       114O_VCN13_SW_OP_VCNADDALCH1_S_SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  efine PMICTFE_MTKAIF_MUX_CFGe PMIC_RG_LDO_VCNADDALCH1_S_SHSHIFT                   1ie NNe
#3efine PMIC_RG_VCNTDDALCH1_S_SHSG_LDO_VCN18_ULP_SHIFT       11_CFG_CLR_ADDR  VCNADDALCH2HS_SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  efine PMICTFE_MTKAIF_MUX_CFGe PMIC_RG_LDO_VCNADDALCH2_S_SHSHIFT                   1ie NNe
#3efine PMIC_RG_VCNTDDALCH2_S_SHSG_LDO_VCN18_ULP_SHIFT       11efine PMIC_RG_L_GLADDAHSHIS_SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  _efine PMICTFE_MTKAIF_MUX_CFGe PMIC_RG_LDO_VCNADDALEIFS_SHSHIFT                   1ie  NNe
#define PMIC_RG__CNADDALEIFS_SHSG_LDO_VCN18_ULP_SHIFT          4fine PMIC_RG_LDCNTDDA6LCH1_S_SHG_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICTFE_MTKAIF_MUX_CFGe PMIC_RG_LDO_VCNADDA6LCH1_S_SHSHIFT                   1ie NN
#3efine PMIC_RG_VCNTDDA6LCH1_S_SHSG_LDO_VCN18_ULP_SHIFT       1efine PMIC_RG_LDGLADDA6_CH2HS_SHG_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICTFE_MTKAIF_MUX_CFGe PMIC_RG_LDO_VCNADDA6LCH2_S_SHSHIFT                   1ie NN
#3efine PMIC_RG_VCNTDDA6LCH2_S_SHSG_LDO_VCN18_ULP_SHIFT       1d_CFG_CLR_ADDR  VCNADDA6LSHIS_SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  efine PMICTFE_MTKAIF_MUX_CFGe PMIC_RG_LDO_VCNADDA6LEIFS_SHSHIFT                   1ie  NN
#define PMIC_RG__CNADDA6_EIFS_SHSG_LDO_VCN18_ULP_SHIFT         
efine PMIC_RG_LTUDIO DIG_2NDFTNA_IDFT                _RG_G__RGefine PMICTUDIO DIG_2NDFDSN_IDfine PMIC_RG_LTUDIO DIG_2NDFTNA_IDFSHIFT                  N1 
#FFfine PMIC_RG_LTUDIO DIG_2NDFTNA_IDFSG_LDO_VCN18_ULP_SHIFT    _CFG_CLR_ADDR  AUDIO DIG_2NDFDIG_IDFT                _RG_G__RGefine PMICTUDIO DIG_2NDFDSN_IDfine PMIC_RG_LTUDIO DIG_2NDFDIG_IDFSHIFT                  N1 
#FFfine PMIC_RG_LTUDIO DIG_2NDFDIG_IDFSG_LDO_VCN18_ULP_SHIFT    efine PMIC_RG_LAUDIO DIG_2NDFTNA_MINORIREV_G_LDO_VCN18_OCFB_ENefine PMICTUDIO DIG_2NDFDSN_REV_CFG_CLR_ADDR  AUDIO DIG_2NDFTNA_MINORIREV_MICE3S9_OC_MODE_ADD
#Ffine PMIC_RG_LTUDIO DIG_2NDFTNA_MINORIREV_SG_LDO_VCN18_ULP_SH_CFG_CLR_ADDR  TUDIO DIG_2NDFTNA_MAJORIREV_G_LDO_VCN18_OCFB_ENefine PMICTUDIO DIG_2NDFDSN_REV_CFG_CLR_ADDR  AUDIO DIG_2NDFTNA_MAJORIREV_MICE3S9_OC_MODE_ADD
#Ffine PMIC_RG_LTUDIO DIG_2NDFTNA_MAJORIREV_SG_LDO_VCN18_ULP_SH4fine PMIC_RG_LTUDIO DIG_2NDFDIG_MINORIREV_G_LDO_VCN18_OCFB_ENefine PMICTUDIO DIG_2NDFDSN_REV_CFG_CLR_ADDR  AUDIO DIG_2NDFDIG_MINORIREV_MICE3S9_OC_MODE_ADD
#Ffine PMIC_RG_LTUDIO DIG_2NDFDIG_MINORIREV_SG_LDO_VCN18_ULP_SHefine PMIC_RG_LAUDIO DIG_2NDFDIG_MAJORIREV_G_LDO_VCN18_OCFB_ENefine PMICTUDIO DIG_2NDFDSN_REV_CFG_CLR_ADDR  AUDIO DIG_2NDFDIG_MAJORIREV_MICE3S9_OC_MODE_ADD
#Ffine PMIC_RG_LTUDIO DIG_2NDFDIG_MAJORIREV_SG_LDO_VCN18_ULP_SH
efine PMIC_RG_LTUDIO DIG_2NDFDSN_CBSHT              _RG_    __efine PMICTUDIO DIG_2NDFDSN_DBIfine PMIC_RG_LTUDIO DIG_2NDFDSN_CBSHSHIFT                   1
#3fine PMIC_RG_LAUDIO DIG_2NDFDSN_CBSHSG_LDO_VCN18_ULP_SHIFT   _CFG_CLR_ADDR  AUDIO DIG_2NDFDSN_BIXHT              _RG_    __efine PMICTUDIO DIG_2NDFDSN_DBIfine PMIC_RG_LTUDIO DIG_2NDFDSN_BIXHSHIFT                   1
#3fine PMIC_RG_LAUDIO DIG_2NDFDSN_BIXHSG_LDO_VCN18_ULP_SHIFT   efine PMIC_RG_LTUDIO DIG_2_ESPFT              _RG_    G_    __efine PMICTUDIO DIG_2NDFDSN_DBIfine PMIC_RG_LTUDIO DIG_2_ESPFSHIFT                   1ie NNe
#DFfine PMIC_RG_LTUDIO DIG_2_ESPFSG_LDO_VCN18_ULP_SHIFT         efine PMIC_RG_LAUDIO DIG_2NDFDSN_FPIHT              _RG_    __efine PMICTUDIO DIG_2NDFDSN_DXIfine PMIC_RG_LTUDIO DIG_2NDFDSN_FPIHSHIFT                   1
#FFfine PMIC_RG_LTUDIO DIG_2NDFDSN_FPIHSG_LDO_VCN18_ULP_SHIFT   _CFG_CLR_ADDR  VCNUP8X_SYNP_WORD_G_LDO_VCN18_OCFB_EN_C_RG__RG_efine PMICTFE__RG_LNEWIF_CFG3efine PMIC_RG_VCNUP8X_SYNP_WORD_SHIFT                  N1 eee
#_FLDfine PMIC_RG_LVCNUP8X_SYNP_WORD_SG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR  VCNVOW_INTRHMODE_S_SHG_LDO_VCN18_OCFB_EN_C_RG__efine PMICTFE_VOW_TOP_COP_CFG_CLR_ADDR  DGNVOW_INTRHMODE_S_SHSHIFT                  N1 
#3efine PMIC_RG_VCNVOW_INTRHMODE_S_SHSG_LDO_VCN18_ULP_SHIFT    efine PMIC_RG_LVOW_INTRHSW_VASHG_LDO_VCN18_OCFB_EN_C_RG__RG_  efine PMICTFE_VOW_TOP_COP_CFG_CLR_ADDR  VOW_INTRHSW_VASHSHIFT                   1ie  NN
#define PMIC_RG_VOW_INTRHSW_VASHSG_LDO_VCN18_ULP_SHIFT         6efine PMIC_RG_VOW_INTRHSW_MODE_T                _RG_GG__RG_  efine PMICTFE_VOW_TOP_COP_CFG_CLR_ADDR  VOW_INTRHSW_MODE_SHIFT                  1ie  NN
#define PMIC_RG_VOW_INTRHSW_MODE_SG_LDO_VCN18_ULP_SHIFTTTTTTTTT7efine PMIC_RG_VOW_LOO _BACKHMODE_T                _RG_GG__RG_efine PMICTFE_VOW_TOP_COP_CFG_CLR_ADDR  VOW_LOO _BACKHMODE_SHIFT                   1ie 
#define PMIC_RG_VOW_LOO _BACKHMODE_SG_LDO_VCN18_ULP_SHIFT    _U8fine PMIC_RG_LVOW_SDM_3_LEV_SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  efine PMICTFE_VOW_TOP_COP_CFG_CLR_ADDR  VOW_SDM_3_LEV_SHSHIFT                   1ie  NN
#define PMIC_RG_VOW_SDM_3_LEV_SHSG_LDO_VCN18_ULP_SHIFT         9efine PMIC_RG_VOW_CICHMODE_S_SHG_LDO_VCN18_OCFB_EN_C_RG__G_  efine PMICTFE_VOW_TOP_COP_CFG_CLR_ADDR  VOW_CICHMODE_S_SHSHIFT                   1ie NN
#3efine PMIC_RG_VOW_CICHMODE_S_SHSG_LDO_VCN18_ULP_SHIFT       1d_CFG_CLR_ADDR  MAIIFDRG_LCKHVOW_S_SHG_LDO_VCN18_OCFB_EN_C_RG__efine PMICTFE_VOW_TOP_COP_CFG_CLR_ADDR  MAIIFDRG_LCKHVOW_S_SHSHIFT                   1i
#define PMIC_RG_MAIIFDRG_LCKHVOW_S_SHSG_LDO_VCN18_ULP_SHIFT    define PMIC_RG_LVOW_DRG_LCKHS_SHG_LDO_VCN18_OCFB_EN_C_RG__RG_  efine PMICTFE_VOW_TOP_COP_CFG_CLR_ADDR  VOW_DRG_LCKHS_SHSHIFT                   1ie NNe
#3efine PMIC_RG_VOW_DRG_LCKHS_SHSG_LDO_VCN18_ULP_SHIFT         
3efine PMIC_RG_PDIFVOW_G_LDO_VCN18_OCFB_EN_C_RG__RG_ G__RG_   efine PMICTFE_VOW_TOP_COP_CFG_CLR_ADDR  PDIFVOW_MICE3S9_OC_MODE_ADDRie N1ie N  1ie N 1i
#define PMIC_RG_PDIFVOW_SG_LDO_VCN18_ULP_SHIFT       111111118_
ne PMIC_RG_LDO_VOW_ONHCH1_T                _RG_G__RG ___RG_   efine PMICTFE_VOW_TOP_COPdefine PMIC_RG_VOW_ONHCH1_SHIFT                  N1 ee1ie N 1i
#define PMIC_RG_VOW_ONHCH1_SG_LDO_VCN18_ULP_SHIFT       1111111_CFG_CLR_ADDR  SAMPLE_BASEHMODE_CH1_T                _RG_G__RGefine PMICTFE_VOW_TOP_COPdefine PMIC_RG_SAMPLE_BASEHMODE_CH1_SHIFT                   1i
#define PMIC_RG_SAMPLE_BASEHMODE_CH1_SG_LDO_VCN18_ULP_SHIFT    define PMIC_RG_S_N_VASUE_RST_CH1_T                _RG_G__RG __efine PMICTFE_VOW_TOP_COPdefine PMIC_RG_S_N_VASUE_RST_CH1_MICE3S9_OC_MODE_ADDRie N1ie N
#define PMIC_RG_S_N_VASUE_RST_CH1_SG_LDO_VCN18_ULP_SHIFT       efine PMIC_RG_LVOW_INTRHCLRHCH1_T                _RG_G__RG ___efine PMICTFE_VOW_TOP_COPdefine PMIC_RG_VOW_INTRHCLRHCH1_SHIFT                  1ie  NN
#define PMIC_RG_VOW_INTRHCLRHCH1_SG_LDO_VCN18_ULP_SHIFT       13efine PMIC_RG_VOW_INTRHSOURCEH _SHCH1_T                _RG_G_efine PMICTFE_VOW_TOP_COPdefine PMIC_RG_VOW_INTRHSOURCEH _SHCH1_SHIFT                  
#define PMIC_RG_VOW_INTRHSOURCEH _SHCH1_SG_LDO_VCN18_ULP_SHIFT 4fine PMIC_RG_LVOW_G_C_CLK_INV_CH1_T                _RG_G__RG efine PMICTFE_VOW_TOP_COPdefine PMIC_RG_VOW_G_C_CLK_INV_CH1_SHIFT                   1ie
#define PMIC_RG_VOW_G_C_CLK_INV_CH1_SG_LDO_VCN18_ULP_SHIFT     ne PMIC_RG_LDO_VOW_DIGRG_LCKHPHASEH _SHCH1_T                _Refine PMICTFE_VOW_TOP_COPdefine PMIC_RG_VOW_DIGRG_LCKHPHASEH _SHCH1_MICE3S9_OC_MODE_ADD
#dFefine PMIC_RG_VOW_DIGRG_LCKHPHASEH _SHCH1_SG_LDO_VCN18_ULP_SH6efine PMIC_RG_VOW_CK_PDIFCH1_T                _RG_G__RG ___RGefine PMICTFE_VOW_TOP_COPdefine PMIC_RG_VOW_CK_PDIFCH1_SHIFT                   1ie  NNe
#define PMIC_RG_VOW_CK_PDIFCH1_SG_LDO_VCN18_ULP_SHIFT          ddefine PMIC_RG_VOW_G_C_CK_PDIFCH1_T                _RG_G__RG _efine PMICTFE_VOW_TOP_COPdefine PMIC_RG_VOW_G_C_CK_PDIFCH1_SHIFT                   1ie 
#define PMIC_RG_VOW_G_C_CK_PDIFCH1_SG_LDO_VCN18_ULP_SHIFT      define PMIC_RG_LVOW_CK_DIVHRST_CH1_T                _RG_G__RG _efine PMICTFE_VOW_TOP_COPdefine PMIC_RG_VOW_CK_DIVHRST_CH1_SHIFT                   1ie 
#define PMIC_RG_VOW_CK_DIVHRST_CH1_SG_LDO_VCN18_ULP_SHIFT      d3efine PMIC_RG_VOW_DIGRG_LONHCH1_T                _RG_G__RG __efine PMICTFE_VOW_TOP_COPdefine PMIC_RG_VOW_DIGRG_LONHCH1_SHIFT                  N1 ee1
#define PMIC_RG_VOW_DIGRG_LONHCH1_SG_LDO_VCN18_ULP_SHIFT       
4fine PMIC_RG_LVOW_DRG_0_CK_PDIFT                _RG_G__RG ___efine PMICTFE_VOW_TOP_COPdefine PMIC_RG_VOW_DRG_0_CK_PDIFSHIFT                  1ie  NN
#define PMIC_RG_VOW_DRG_0_CK_PDIFSG_LDO_VCN18_ULP_SHIFT       1dne PMIC_RG_LDO_VOW_ONHCH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RG ___efine PMICTFE_VOW_TOP_COPefine PMIC_RG_LVOW_ONHCH2HSHIFT                   1 ee 1ie  NN
#define PMIC_RG_VOW_ONHCH2HSG_LDO_VCN18_ULP_SHIFT    _U 1ie  NN
efine PMIC_RG_SAMPLE_BASEHMODE_CH2HG_LDO_VCN18_OCFBB_ENNENN_Gefine PMICTFE_VOW_TOP_COPefine PMIC_RG_LSAMPLE_BASEHMODE_CH2HSHIFT                   1i
#define PMIC_RG_SAMPLE_BASEHMODE_CH2HSG_LDO_VCN18_ULP_SHIFT    define PMIC_RG_S_N_VASUE_RST_CH2HG_LDO_VCN18_OCFBB_ENNENN_G __efine PMICTFE_VOW_TOP_COPefine PMIC_RG_LS_N_VASUE_RST_CH2HMICE3S9_OC_MODE_ADDRie N1ie N
#define PMIC_RG_S_N_VASUE_RST_CH2HSG_LDO_VCN18_ULP_SHIFT    _U efine PMIC_RG_LVOW_INTRHCLRHCH2HG_LDO_VCN18_OCFBB_ENNENN_G ___efine PMICTFE_VOW_TOP_COPefine PMIC_RG_LVOW_INTRHCLRHCH2HSHIFT                  1ie  NN
#define PMIC_RG_VOW_INTRHCLRHCH2HSG_LDO_VCN18_ULP_SHIFT    _U 13efine PMIC_RG_VOW_INTRHSOURCEH _SHCH2HG_LDO_VCN18_OCFBB_ENNENefine PMICTFE_VOW_TOP_COPefine PMIC_RG_LVOW_INTRHSOURCEH _SHCH2HSHIFT                  
#define PMIC_RG_VOW_INTRHSOURCEH _SHCH2HSG_LDO_VCN18_ULP_SHIFT 4fine PMIC_RG_LVOW_G_C_CLK_INV_CH2HG_LDO_VCN18_OCFBB_ENNENN_G efine PMICTFE_VOW_TOP_COPefine PMIC_RG_LVOW_G_C_CLK_INV_CH2HSHIFT                   1ie
#define PMIC_RG_VOW_G_C_CLK_INV_CH2HSG_LDO_VCN18_ULP_SHIFT    _ne PMIC_RG_LDO_VOW_DIGRG_LCKHPHASEH _SHCH2HG_LDO_VCN18_OCFBB_Eefine PMICTFE_VOW_TOP_COPefine PMIC_RG_LVOW_DIGRG_LCKHPHASEH _SHCH2HMICE3S9_OC_MODE_ADD
#dFefine PMIC_RG_VOW_DIGRG_LCKHPHASEH _SHCH2HSG_LDO_VCN18_ULP_SH6efine PMIC_RG_VOW_CK_PDIFCH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RGefine PMICTFE_VOW_TOP_COPefine PMIC_RG_LVOW_CK_PDIFCH2HSHIFT                   1ie  NNe
#define PMIC_RG_VOW_CK_PDIFCH2HSG_LDO_VCN18_ULP_SHIFT    _U 1ieddefine PMIC_RG_VOW_G_C_CK_PDIFCH2HG_LDO_VCN18_OCFBB_ENNENN_G _efine PMICTFE_VOW_TOP_COPefine PMIC_RG_LVOW_G_C_CK_PDIFCH2HSHIFT                   1ie 
#define PMIC_RG_VOW_G_C_CK_PDIFCH2HSG_LDO_VCN18_ULP_SHIFT    _Udefine PMIC_RG_LVOW_CK_DIVHRST_CH2HG_LDO_VCN18_OCFBB_ENNENN_G _efine PMICTFE_VOW_TOP_COPefine PMIC_RG_LVOW_CK_DIVHRST_CH2HSHIFT                   1ie 
#define PMIC_RG_VOW_CK_DIVHRST_CH2HSG_LDO_VCN18_ULP_SHIFT    _Ud3efine PMIC_RG_VOW_DIGRG_LONHCH2HG_LDO_VCN18_OCFBB_ENNENN_G __efine PMICTFE_VOW_TOP_COPefine PMIC_RG_LVOW_DIGRG_LONHCH2HSHIFT                  N1 ee1
#define PMIC_RG_VOW_DIGRG_LONHCH2HSG_LDO_VCN18_ULP_SHIFT    _U 
4fine PMIC_RG_LVOW_DRG_1_CK_PDIFT                _RG_G__RG ___efine PMICTFE_VOW_TOP_COPefine PMIC_RG_LVOW_DRG_1_CK_PDIFSHIFT                  1ie  NN
#define PMIC_RG_VOW_DRG_1_CK_PDIFSG_LDO_VCN18_ULP_SHIFT       1dne PMIC_RG_LDO_VOW_P2HSNRDET_AUTO_PDIFT                _RG_G__efine PMICTFE_VOW_TOP_COP3efine PMIC_RG_VOW_P2HSNRDET_AUTO_PDIFSHIFT                   
#define PMIC_RG_VOW_P2HSNRDET_AUTO_PDIFSG_LDO_VCN18_ULP_SHIFT  _CFG_CLR_ADDR  VOW_TXIF_SCK_DIVHG_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICTFE_VOW_TOP_COP3efine PMIC_RG_VOW_TXIF_SCK_DIVHSHIFT                  1ie  NN
#dFefine PMIC_RG_VOW_TXIF_SCK_DIVHSG_LDO_VCN18_ULP_SHIFT        4fine PMIC_RG_LVOW_TXIF_MONOHG_LDO_VCN18_OCFBB_ENNENN_G ___RG efine PMICTFE_VOW_TOP_COP3efine PMIC_RG_VOW_TXIF_MONOHSHIFT                   1ie N 1ie
#define PMIC_RG_VOW_TXIF_MONOHSG_LDO_VCN18_ULP_SHIFT    _U 1ie 9efine PMIC_RG_VOW_G_C_TESTCKHS_SHG_LDO_VCN18_OCFB_EN_C_RG__RGefine PMICTFE_VOW_TOP_COP3efine PMIC_RG_VOW_G_C_TESTCKHS_SHSHIFT                   1ie 
#define PMIC_RG_VOW_G_C_TESTCKHS_SHSG_LDO_VCN18_ULP_SHIFT    _Uddefine PMIC_RG_VOW_G_C_TESTCKHSRCF _SHG_LDO_VCN18_OCFB_EN_C_RGefine PMICTFE_VOW_TOP_COP3efine PMIC_RG_VOW_G_C_TESTCKHSRCF _SHSHIFT                   
#7O_VCN13_SW_OP_VOW_G_C_TESTCKHSRCF _SHSG_LDO_VCN18_ULP_SHIFT  define PMIC_RG_LVOW_TXIF_SCK_INV_G_LDO_VCN18_OCFB_EN_C_RG__RG_ efine PMICTFE_VOW_TOP_COP3efine PMIC_RG_VOW_TXIF_SCK_INV_MICE3S9_OC_MODE_ADDRie N1ie N 
#define PMIC_RG_VOW_TXIF_SCK_INV_SG_LDO_VCN18_ULP_SHIFT       1dne PMIC_RG_LDO_VCNVOW_ARG_LADC2FSOURCEH _SHG_LDO_VCN18_OCFB_ENefine PMICTFE_VOW_TOP_COP4fine PMIC_RG_LDCNVOW_ARG_LADC2FSOURCEH _SHMICE3S9_OC_MODE_ADD
#3efine PMIC_RG_VCNVOW_TRG_LADC2FSOURCEH _SHSG_LDO_VCN18_ULP_SH_CFG_CLR_ADDR  DGNVOW_ARG_LADC1FSOURCEH _SHG_LDO_VCN18_OCFB_ENefine PMICTFE_VOW_TOP_COP4fine PMIC_RG_LDCNVOW_ARG_LADC1FSOURCEH _SHSHIFT              
#3efine PMIC_RG_VCNVOW_TRG_LADC1FSOURCEH _SHSG_LDO_VCN18_ULP_SH4fine PMIC_RG_LVOW_INTRHFLAGHCH2HG_LDO_VCN18_OCFBB_ENNENN_G __efine PMICTFE_VOW_TOP_MOP_CFG_CLR_ADDR  VOW_INTRHFLAGHCH2HSHIFT                  N1 ee1
#define PMIC_RG_VOW_INTRHFLAGHCH2HSG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR  VOW_INTRHFLAGHCH1_T                _RG_G__RG __efine PMICTFE_VOW_TOP_MOP_CFG_CLR_ADDR  VOW_INTRHFLAGHCH1_SHIFT                  N1 ee1
#define PMIC_RG_VOW_INTRHFLAGHCH1_SG_LDO_VCN18_ULP_SHIFT    _U 
efine PMIC_RG_VOW_INTRHG_LDO_VCN18_OCFB_EN_C_RG__RG_ G__RG_  efine PMICTFE_VOW_TOP_MOP_CFG_CLR_ADDR  VOW_INTRHMICE3S9_OC_MODE_ADDRie N1ie N  1ie N 1
#define PMIC_RG_VOW_INTRHSG_LDO_VCN18_ULP_SHIFT       1111111184fine PMIC_RG_LBUCK_DVFS_DONE_T                _RG_GG__RG_    efine PMICTFE_VOW_TOP_MOP_CFG_CLR_ADDR  BUCK_DVFS_DONE_SHIFT                   1ie  NNe
#define PMIC_RG_BUCK_DVFS_DONE_SG_LDO_VCN18_ULP_SHIFT       111efine PMIC_RG_LAMPREF_CH1_T                _RG_G__RG ___RG_   efine PMICTFE_VOW_VAD_CFG_CFG_CLR_ADDR  AMPREF_CH1_SHIFT                   1 ee 1ie  NN
#FFLDfine PMIC_RG_LAMPREF_CH1_SG_LDO_VCN18_ULP_SHIFT    _U 1ie  NN
efine PMIC_RG_AMPREF_CH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RG ___efine PMICTFE_VOW_VAD_CFG1CFG_CLR_ADDR  AMPREF_CH2HSHIFT                   1 ee 1ie  NN
#FFLDfine PMIC_RG_LAMPREF_CH2HSG_LDO_VCN18_ULP_SHIFT    _U 1ie  NN
efine PMIC_RG_TIMERINI_CH1_T                _RG_G__RG ___RG_ efine PMICTFE_VOW_VAD_CFG2efine PMIC_RG_TIMERINI_CH1_SHIFT                   1ie NNeeeN
#FFLDfine PMIC_RG_LTIMERINI_CH1_SG_LDO_VCN18_ULP_SHIFT            _CFG_CLR_ADDR  TIMERINI_CH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RG _efine PMICTFE_VOW_VAD_CFG3CFG_CLR_ADDR  TIMERINI_CH2HSHIFT                   1ie NNeeeN
#FFLDfine PMIC_RG_LTIMERINI_CH2HSG_LDO_VCN18_ULP_SHIFT    _U 1ie  
efine PMIC_RG_A_INI_CH1_T                _RG_G__RG ___RG_ G _efine PMICTFE_VOW_VAD_CFG4fine PMIC_RG_LT_INI_CH1_SHIFT                   1ie NNeeeN   
#7O_VCN13_SW_OP_T_INI_CH1_SG_LDO_VCN18_ULP_SHIFT       11111111_CFG_CLR_ADDR  B_INI_CH1_T                _RG_G__RG ___RG_ G _efine PMICTFE_VOW_VAD_CFG4fine PMIC_RG_LB_INI_CH1_SHIFT                   1ie NNeeeN   
#7O_VCN13_SW_OP_B_INI_CH1_SG_LDO_VCN18_ULP_SHIFT       111111114fine PMIC_RG_LT_DEFAULT_CH1_T                _RG_G__RG __ G _efine PMICTFE_VOW_VAD_CFG4fine PMIC_RG_LT_DEFAULT_CH1_SHIFT                   1ie N 1ie
#7O_VCN13_SW_OP_T_DEFAULT_CH1_SG_LDO_VCN18_ULP_SHIFT       11118O_VCN13_SW_OP_B_DEFAULT_CH1_T                _RG_G__RG __ G _efine PMICTFE_VOW_VAD_CFG4fine PMIC_RG_LB_DEFAULT_CH1_SHIFT                   1ie N 1ie
#7O_VCN13_SW_OP_B_DEFAULT_CH1_SG_LDO_VCN18_ULP_SHIFT       1111define PMIC_RG_LVOW_IRQ_LATCHH NR_EN_CH1_T                _RG_Gefine PMICTFE_VOW_VAD_CFG4fine PMIC_RG_LVOW_IRQ_LATCHH NR_EN_CH1_SHIFT                 
#define PMIC_RG_VOW_IRQ_LATCHH NR_EN_CH1_SG_LDO_VCN18_ULP_SHIFTdne PMIC_RG_LDO_T_INI_CH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RG ___Gefine PMICTFE_VOW_VAD_CFGne PMIC_RG_LDO_T_INI_CH2HSHIFT                   1ie NNeeeN   
#7O_VCN13_SW_OP_T_INI_CH2HSG_LDO_VCN18_ULP_SHIFT    _U 1ie  NN1_CFG_CLR_ADDR  B_INI_CH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RG ___Gefine PMICTFE_VOW_VAD_CFGne PMIC_RG_LDO_B_INI_CH2HSHIFT                   1ie NNeeeN   
#7O_VCN13_SW_OP_B_INI_CH2HSG_LDO_VCN18_ULP_SHIFT    _U 1ie  NN14fine PMIC_RG_LT_DEFAULT_CH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RG efine PMICTFE_VOW_VAD_CFGne PMIC_RG_LDO_T_DEFAULT_CH2HSHIFT                   1ie N 1ie
#7O_VCN13_SW_OP_T_DEFAULT_CH2HSG_LDO_VCN18_ULP_SHIFT    _U 1ie 8O_VCN13_SW_OP_B_DEFAULT_CH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RG efine PMICTFE_VOW_VAD_CFGne PMIC_RG_LDO_B_DEFAULT_CH2HSHIFT                   1ie N 1ie
#7O_VCN13_SW_OP_B_DEFAULT_CH2HSG_LDO_VCN18_ULP_SHIFT    _U 1ie define PMIC_RG_LVOW_IRQ_LATCHH NR_EN_CH2HG_LDO_VCN18_OCFBB_ENNEefine PMICTFE_VOW_VAD_CFGne PMIC_RG_LDO_VOW_IRQ_LATCHH NR_EN_CH2HSHIFT                 
#define PMIC_RG_VOW_IRQ_LATCHH NR_EN_CH2HSG_LDO_VCN18_ULP_SHIFTdne PMIC_RG_LDO_K_ALPHA_FALSHCH1_T                _RG_G_BB_ENNEefine PMICTFE_VOW_VAD_CFG6e PMIC_RG_LDO_K_ALPHA_FALSHCH1_MICE3S9_OC_MODE_ADDRie N1ie N 
#Fe PMIC_RG_LDO_K_ALPHA_FALSHCH1_SG_LDO_VCN18_ULP_SHIFT    _U 10e PMIC_RG_LDO_K_ALPHA_RISE_CH1_T                _RG_G__RGENNEefine PMICTFE_VOW_VAD_CFG6e PMIC_RG_LDO_K_ALPHA_RISE_CH1_MICE3S9_OC_MODE_ADDRie N1ie N 
#Fe PMIC_RG_LDO_K_ALPHA_RISE_CH1_SG_LDO_VCN18_ULP_SHIFT        4fine PMIC_RG_LK_BETA_FALSHCH1_T                _RG_G_BB_ENNEEefine PMICTFE_VOW_VAD_CFG6e PMIC_RG_LDO_K_BETA_FALSHCH1_SHIFT                   1ie NNe
#Dfine PMIC_RG_LK_BETA_FALSHCH1_SG_LDO_VCN18_ULP_SHIFT         efine PMIC_RG_LK_BETA_RISE_CH1_T                _RG_G__RGENNEEefine PMICTFE_VOW_VAD_CFG6e PMIC_RG_LDO_K_BETA_RISE_CH1_MICE3S9_OC_MODE_ADDRie N1ie N e
#Dfine PMIC_RG_LK_BETA_RISE_CH1_SG_LDO_VCN18_ULP_SHIFT         define PMIC_RG_LK_ALPHA_FALSHCH2HG_LDO_VCN18_OCFBB_ENNENN_G ___efine PMICTFE_VOW_VAD_CFG7fine PMIC_RG_LK_ALPHA_FALSHCH2HMICE3S9_OC_MODE_ADDRie N1ie N 
#Fe PMIC_RG_LDO_K_ALPHA_FALSHCH2HSG_LDO_VCN18_ULP_SHIFT    _U 10e PMIC_RG_LDO_K_ALPHA_RISE_CH2HG_LDO_VCN18_OCFBB_ENNENN_G ___efine PMICTFE_VOW_VAD_CFG7fine PMIC_RG_LK_ALPHA_RISE_CH2HMICE3S9_OC_MODE_ADDRie N1ie N 
#Fe PMIC_RG_LDO_K_ALPHA_RISE_CH2HSG_LDO_VCN18_ULP_SHIFT    _U 14fine PMIC_RG_LK_BETA_FALSHCH2HG_LDO_VCN18_OCFBB_ENNENN_G ___Refine PMICTFE_VOW_VAD_CFG7fine PMIC_RG_LK_BETA_FALSHCH2HSHIFT                   1ie NNe
#Dfine PMIC_RG_LK_BETA_FALSHCH2HSG_LDO_VCN18_ULP_SHIFT    _U 1iefine PMIC_RG_LK_BETA_RISE_CH2HG_LDO_VCN18_OCFBB_ENNENN_G ___Refine PMICTFE_VOW_VAD_CFG7fine PMIC_RG_LK_BETA_RISE_CH2HMICE3S9_OC_MODE_ADDRie N1ie N e
#Dfine PMIC_RG_LK_BETA_RISE_CH2HSG_LDO_VCN18_ULP_SHIFT    _U 1idefine PMIC_RG_LN_MIN_CH1_T                _RG_G__RG ___RG_ G _efine PMICTFE_VOW_VAD_CFG8efine PMIC_RG_N_MIN_CH1_SHIFT                   1ie NNeeeN   
#FFLDfine PMIC_RG_LN_MIN_CH1_SG_LDO_VCN18_ULP_SHIFT    _U 1ie  NN1_CFG_CLR_ADDR  N_MIN_CH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RG ___Gefine PMICTFE_VOW_VAD_CFG9efine PMIC_RG_N_MIN_CH2HSHIFT                   1ie NNeeeN   
#FFLDfine PMIC_RG_LN_MIN_CH2HSG_LDO_VCN18_ULP_SHIFT    _U 1ie  NN1_CFG_CLR_ADDR  VOW_SN_INI_CFG_VASHCH1_T                _RG_G__efine PMICTFE_VOW_VAD_CFG1_CFG_CLR_ADDR  VOW_SN_INI_CFG_VASHCH1_SHIFT                   
#7FLDfine PMIC_RG_LVOW_SN_INI_CFG_VASHCH1_SG_LDO_VCN18_ULP_SHIFT  _CFG_CLR_ADDR  VOW_SN_INI_CFG_EN_CH1_T                _RG_GG__efine PMICTFE_VOW_VAD_CFG1_CFG_CLR_ADDR  VOW_SN_INI_CFG_EN_CH1_SHIFT                  NN
#define PMIC_RG_VOW_SN_INI_CFG_EN_CH1_SG_LDO_VCN18_ULP_SHIFT   dne PMIC_RG_LDO_VOW_SN_INI_CFG_VASHCH2HG_LDO_VCN18_OCFBB_ENNENNefine PMICTFE_VOW_VAD_CFG1define PMIC_RG_VOW_SN_INI_CFG_VASHCH2HSHIFT                   
#7FLDfine PMIC_RG_LVOW_SN_INI_CFG_VASHCH2HSG_LDO_VCN18_ULP_SHIFT  _CFG_CLR_ADDR  VOW_SN_INI_CFG_EN_CH2HG_LDO_VCN18_OCFBB_ENNENN_efine PMICTFE_VOW_VAD_CFG1define PMIC_RG_VOW_SN_INI_CFG_EN_CH2HSHIFT                  NN
#define PMIC_RG_VOW_SN_INI_CFG_EN_CH2HSG_LDO_VCN18_ULP_SHIFT   dne PMIC_RG_LDO_K_GAMMA_CH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RG __efine PMICTFE_VOW_VAD_CFG1efine PMIC_RG_LK_GAMMA_CH2HMICE3S9_OC_MODE_ADDRie N1ie N  1ie 
#Dfine PMIC_RG_LK_GAMMA_CH2HSG_LDO_VCN18_ULP_SHIFT       111111_CFG_CLR_ADDR  K_GAMMA_CH1_T                _RG_G__RG ___RG_ Gefine PMICTFE_VOW_VAD_CFG1efine PMIC_RG_LK_GAMMA_CH1_SHIFT                   1ie NNeeeN 
#Dfine PMIC_RG_LK_GAMMA_CH1_SG_LDO_VCN18_ULP_SHIFT    _U 1ie  N8fine PMIC_RG_LVOW_DOWNCNT_CH1_T                _RG_G__RG __ Gefine PMICTFE_VOW_VAD_MOP_CFG_CLR_ADDR  VOW_DOWNCNT_CH1_SHIFT                   1ie NNe
#DFLDfine PMIC_RG_LVOW_DOWNCNT_CH1_SG_LDO_VCN18_ULP_SHIFT       11_CFG_CLR_ADDR  VOW_DOWNCNT_CH2HG_LDO_VCN18_OCFBB_ENNENN_G ___Refine PMICTFE_VOW_VAD_MOI1CFG_CLR_ADDR  VOW_DOWNCNT_CH2HSHIFT                   1ie NNe
#DFLDfine PMIC_RG_LVOW_DOWNCNT_CH2HSG_LDO_VCN18_ULP_SHIFT       11
efine PMIC_RG_SECOND_CNT_START_CH1_T                _RG_G__RGefine PMICTFE_VOW_VAD_MOIefine PMIC_RG_LSECOND_CNT_START_CH1_SHIFT                   1i
#define PMIC_RG_SECOND_CNT_START_CH1_SG_LDO_VCN18_ULP_SHIFT    _CFG_CLR_ADDR  VOW_T_CH1_T                _RG_G__RG ___RG_ G _efine PMICTFE_VOW_VAD_MOIefine PMIC_RG_LVOW_T_CH1_SHIFT                   1ie NNeeeN   
#7O_VCN13_SW_OP_VOW_T_CH1_SG_LDO_VCN18_ULP_SHIFT    _U 1ie  NN11CFG_CLR_ADDR  VOW_B_CH1_T                _RG_G__RG ___RG_ G _efine PMICTFE_VOW_VAD_MOIefine PMIC_RG_LVOW_B_CH1_SHIFT                   1ie NNeeeN   
#7O_VCN13_SW_OP_VOW_B_CH1_SG_LDO_VCN18_ULP_SHIFT       111111114fine PMIC_RG_LSLT_COUNTERIMOIFCH1_T                _RG_G__RG efine PMICTFE_VOW_VAD_MOIefine PMIC_RG_LSLT_COUNTERIMOIFCH1_SHIFT                   1ie
#7fine PMIC_RG_LSLT_COUNTERIMOIFCH1_SG_LDO_VCN18_ULP_SHIFT     7fine PMIC_RG_LK_TMPIMOIFCH1_T                _RG_G__RG G__RG efine PMICTFE_VOW_VAD_MOIefine PMIC_RG_LK_TMPIMOIFCH1_SHIFT                   1ie N 1ie
#Dfine PMIC_RG_LK_TMPIMOIFCH1_SG_LDO_VCN18_ULP_SHIFT    _U 1ie d
efine PMIC_RG_SECOND_CNT_START_CH2HG_LDO_VCN18_OCFBB_ENNENN_Gefine PMICTFE_VOW_VAD_MOI3efine PMIC_RG_SECOND_CNT_START_CH2HSHIFT                   1i
#define PMIC_RG_SECOND_CNT_START_CH2HSG_LDO_VCN18_ULP_SHIFT    _CFG_CLR_ADDR  VOW_T_CH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RG ___Gefine PMICTFE_VOW_VAD_MOI3efine PMIC_RG_VOW_T_CH2HSHIFT                   1ie NNeeeN   
#7O_VCN13_SW_OP_VOW_T_CH2HSG_LDO_VCN18_ULP_SHIFT    _U 1ie  NN11CFG_CLR_ADDR  VOW_B_CH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RG ___Gefine PMICTFE_VOW_VAD_MOI3efine PMIC_RG_VOW_B_CH2HSHIFT                   1ie NNeeeN   
#7O_VCN13_SW_OP_VOW_B_CH2HSG_LDO_VCN18_ULP_SHIFT    _U 1ie  NN14fine PMIC_RG_LSLT_COUNTERIMOIFCH2HG_LDO_VCN18_OCFBB_ENNENN_G efine PMICTFE_VOW_VAD_MOI3efine PMIC_RG_SLT_COUNTERIMOIFCH2HSHIFT                   1ie
#7fine PMIC_RG_LSLT_COUNTERIMOIFCH2HSG_LDO_VCN18_ULP_SHIFT    _7fine PMIC_RG_LK_TMPIMOIFCH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RG efine PMICTFE_VOW_VAD_MOI3efine PMIC_RG_K_TMPIMOIFCH2HSHIFT                   1ie N 1ie
#Dfine PMIC_RG_LK_TMPIMOIFCH2HSG_LDO_VCN18_ULP_SHIFT    _U 1ie d_CFG_CLR_ADDR  VOW_S_SHCH1_T                _RG_G_BB_ENNEE_RG efine PMICTFE_VOW_VAD_MOI4fine PMIC_RG_LVOW_S_SHCH1_SHIFT                   1ie NNeeeN 
#DFLDfine PMIC_RG_LVOW_S_SHCH1_SG_LDO_VCN18_ULP_SHIFT         eeN 
fine PMIC_RG_LVOW_S_SHCH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RG __efine PMICTFE_VOW_VAD_MOIne PMIC_RG_LDO_VOW_S_SHCH2HSHIFT                   1ie NNeeeN 
#DFLDfine PMIC_RG_LVOW_S_SHCH2HSG_LDO_VCN18_ULP_SHIFT       111111_CFG_CLR_ADDR  VOW_S_HHCH1_T                _RG_G_BB_ENNEE_RG efine PMICTFE_VOW_VAD_MOI6efine PMIC_RG_VOW_S_HHCH1_SHIFT                   1ie NNeeeN 
#DFLDfine PMIC_RG_LVOW_S_HHCH1_SG_LDO_VCN18_ULP_SHIFT         eeN 
fine PMIC_RG_LVOW_S_HHCH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RG __efine PMICTFE_VOW_VAD_MOI7O_VCN13_SW_OP_VOW_S_HHCH2HSHIFT                   1ie NNeeeN 
#DFLDfine PMIC_RG_LVOW_S_HHCH2HSG_LDO_VCN18_ULP_SHIFT       111111_CFG_CLR_ADDR  VOW_N_SHCH1_T                _RG_G_BB_ENNEE_RG efine PMICTFE_VOW_VAD_MOI8fine PMIC_RG_LVOW_N_SHCH1_SHIFT                   1ie NNeeeN 
#DFLDfine PMIC_RG_LVOW_N_SHCH1_SG_LDO_VCN18_ULP_SHIFT         eeN 
fine PMIC_RG_LVOW_N_SHCH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RG __efine PMICTFE_VOW_VAD_MOI9efine PMIC_RG_VOW_N_SHCH2HSHIFT                   1ie NNeeeN 
#DFLDfine PMIC_RG_LVOW_N_SHCH2HSG_LDO_VCN18_ULP_SHIFT       111111_CFG_CLR_ADDR  VOW_N_HHCH1_T                _RG_G_BB_ENNEE_RG efine PMICTFE_VOW_VAD_MOId_CFG_CLR_ADDR  VOW_N_HHCH1_SHIFT                   1ie NNeeeN 
#DFLDfine PMIC_RG_LVOW_N_HHCH1_SG_LDO_VCN18_ULP_SHIFT         eeN 
fine PMIC_RG_LVOW_N_HHCH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RG __efine PMICTFE_VOW_VAD_MOI1define PMIC_RG_VOW_N_HHCH2HSHIFT                   1ie NNeeeN 
#DFLDfine PMIC_RG_LVOW_N_HHCH2HSG_LDO_VCN18_ULP_SHIFT       111111_CFG_CLR_ADDR  VOW_TGEN_FREQ_DIVHCH1_T                _RG_GG__efine PMICTFE_VOW_TGEN_CFG_CFG_CLR_ADDR  VOW_TGEN_FREQ_DIVHCH1_SHIFT                   1
#3FLDfine PMIC_RG_LVOW_TGEN_FREQ_DIVHCH1_SG_LDO_VCN18_ULP_SHIFT   _CFG_CLR_ADDR  VOW_TGEN_MUTEHSW_CH1_T                _RG_G__RGefine PMICTFE_VOW_TGEN_CFG_CFG_CLR_ADDR  VOW_TGEN_MUTEHSW_CH1_SHIFT                   1i
#define PMIC_RG_VOW_TGEN_MUTEHSW_CH1_SG_LDO_VCN18_ULP_SHIFT    d4fine PMIC_RG_LVOW_TGEN_EN_CH1_T                _RG_GG___G__RGefine PMICTFE_VOW_TGEN_CFG_CFG_CLR_ADDR  VOW_TGEN_EN_CH1_SHIFT                  NN    1i
#define PMIC_RG_VOW_TGEN_EN_CH1_SG_LDO_VCN18_ULP_SHIFT   FT    dne PMIC_RG_LDO_VOW_TGEN_FREQ_DIVHCH2HG_LDO_VCN18_OCFBB_ENNENN_efine PMICTFE_VOW_TGEN_CFGdefine PMIC_RG_VOW_TGEN_FREQ_DIVHCH2HSHIFT                   1
#3FLDfine PMIC_RG_LVOW_TGEN_FREQ_DIVHCH2HSG_LDO_VCN18_ULP_SHIFT   _CFG_CLR_ADDR  VOW_TGEN_MUTEHSW_CH2HG_LDO_VCN18_OCFBB_ENNENN_Gefine PMICTFE_VOW_TGEN_CFGdefine PMIC_RG_VOW_TGEN_MUTEHSW_CH2HSHIFT                   1i
#define PMIC_RG_VOW_TGEN_MUTEHSW_CH2HSG_LDO_VCN18_ULP_SHIFT    d4fine PMIC_RG_LVOW_TGEN_EN_CH2HG_LDO_VCN18_OCFBB_ENNENN_G ___Refine PMICTFE_VOW_TGEN_CFGdefine PMIC_RG_VOW_TGEN_EN_CH2HSHIFT                  NN    1i
#define PMIC_RG_VOW_TGEN_EN_CH2HSG_LDO_VCN18_ULP_SHIFT   FT    dne PMIC_RG_LDO_VCNHPF_ONHCH1_T                _RG_G__RG ___RG_efine PMICTFE_VOW_HPF_CFG_CFG_CLR_ADDR  VCNHPF_ONHCH1_SHIFT                   1ie N 1ie
#define PMIC_RG_VCNHPF_ONHCH1_SG_LDO_VCN18_ULP_SHIFT       1111_CFG_CLR_ADDR  VCNSNRDET_HPF_BYPASSHCH1_T                _RG_Gefine PMICTFE_VOW_HPF_CFG_CFG_CLR_ADDR  VCNSNRDET_HPF_BYPASSHCH1_SHIFT                 
#define PMIC_RG_VCNSNRDET_HPF_BYPASSHCH1_SG_LDO_VCN18_ULP_SHIFTdefine PMIC_RG_VCNMTKAIF_HPF_BYPASSHCH1_T                _RG_Gefine PMICTFE_VOW_HPF_CFG_CFG_CLR_ADDR  VCNMTKAIF_HPF_BYPASSHCH1_SHIFT                 
#define PMIC_RG_VCNMTKAIF_HPF_BYPASSHCH1_SG_LDO_VCN18_ULP_SHIFTefine PMIC_RG_L_GLBASELINE_TLPHA_ORDERHCH1_T                _Refine PMICTFE_VOW_HPF_CFG_CFG_CLR_ADDR  VCNBASELINE_TLPHA_ORDERHCH1_MICE3S9_OC_MODE_ADD
#Ffine PMIC_RG_LVCNBASELINE_TLPHA_ORDERHCH1_SG_LDO_VCN18_ULP_SH4fine PMIC_RG_LVOW_HPF__C_TESTFCH1_T                _RG_G__RG efine PMICTFE_VOW_HPF_CFG_CFG_CLR_ADDR  VOW_HPF__C_TESTFCH1_SHIFT                   1ie
#Dfine PMIC_RG_LVOW_HPF__C_TESTFCH1_SG_LDO_VCN18_ULP_SHIFT     1efine PMIC_RG_LVCNHPF_ONHCH2HG_LDO_VCN18_OCFBB_ENNENN_G ___RG efine PMICTFE_VOW_HPF_CFGdefine PMIC_RG_VCNHPF_ONHCH2HSHIFT                   1ie N 1ie
#define PMIC_RG_VCNHPF_ONHCH2HSG_LDO_VCN18_ULP_SHIFT       1111_CFG_CLR_ADDR  VCNSNRDET_HPF_BYPASSHCH2HG_LDO_VCN18_OCFBB_ENNEefine PMICTFE_VOW_HPF_CFGdefine PMIC_RG_VCNSNRDET_HPF_BYPASSHCH2HSHIFT                 
#define PMIC_RG_VCNSNRDET_HPF_BYPASSHCH2HSG_LDO_VCN18_ULP_SHIFTdefine PMIC_RG_VCNMTKAIF_HPF_BYPASSHCH2HG_LDO_VCN18_OCFBB_ENNEefine PMICTFE_VOW_HPF_CFGdefine PMIC_RG_VCNMTKAIF_HPF_BYPASSHCH2HSHIFT                 
#define PMIC_RG_VCNMTKAIF_HPF_BYPASSHCH2HSG_LDO_VCN18_ULP_SHIFTefine PMIC_RG_L_GLBASELINE_TLPHA_ORDERHCH2HG_LDO_VCN18_OCFBB_Eefine PMICTFE_VOW_HPF_CFGdefine PMIC_RG_VCNBASELINE_TLPHA_ORDERHCH2HMICE3S9_OC_MODE_ADD
#Ffine PMIC_RG_LVCNBASELINE_TLPHA_ORDERHCH2HSG_LDO_VCN18_ULP_SH4fine PMIC_RG_LVOW_HPF__C_TESTFCH2HG_LDO_VCN18_OCFBB_ENNENN_G efine PMICTFE_VOW_HPF_CFGdefine PMIC_RG_VOW_HPF__C_TESTFCH2HSHIFT                   1ie
#Dfine PMIC_RG_LVOW_HPF__C_TESTFCH2HSG_LDO_VCN18_ULP_SHIFT     
efine PMIC_RG_LTUDIO DIG_3RDFTNA_IDFT                _RG_G__RGefine PMICTUDIO DIG_3RDFDSN_IDfine PMIC_RG_LTUDIO DIG_3RDFTNA_IDFSHIFT                  N1 
#FFfine PMIC_RG_LTUDIO DIG_3RDFTNA_IDFSG_LDO_VCN18_ULP_SHIFT    _CFG_CLR_ADDR  AUDIO DIG_3RDFDIG_IDFT                _RG_G__RGefine PMICTUDIO DIG_3RDFDSN_IDfine PMIC_RG_LTUDIO DIG_3RDFDIG_IDFSHIFT                  N1 
#FFfine PMIC_RG_LTUDIO DIG_3RDFDIG_IDFSG_LDO_VCN18_ULP_SHIFT    efine PMIC_RG_LAUDIO DIG_3RDFTNA_MINORIREV_G_LDO_VCN18_OCFB_ENefine PMICTUDIO DIG_3RDFDSN_REV_CFG_CLR_ADDR  AUDIO DIG_3RDFTNA_MINORIREV_MICE3S9_OC_MODE_ADD
#Ffine PMIC_RG_LTUDIO DIG_3RDFTNA_MINORIREV_SG_LDO_VCN18_ULP_SH_CFG_CLR_ADDR  TUDIO DIG_3RDFTNA_MAJORIREV_G_LDO_VCN18_OCFB_ENefine PMICTUDIO DIG_3RDFDSN_REV_CFG_CLR_ADDR  AUDIO DIG_3RDFTNA_MAJORIREV_MICE3S9_OC_MODE_ADD
#Ffine PMIC_RG_LTUDIO DIG_3RDFTNA_MAJORIREV_SG_LDO_VCN18_ULP_SH4fine PMIC_RG_LTUDIO DIG_3RDFDIG_MINORIREV_G_LDO_VCN18_OCFB_ENefine PMICTUDIO DIG_3RDFDSN_REV_CFG_CLR_ADDR  AUDIO DIG_3RDFDIG_MINORIREV_MICE3S9_OC_MODE_ADD
#Ffine PMIC_RG_LTUDIO DIG_3RDFDIG_MINORIREV_SG_LDO_VCN18_ULP_SHefine PMIC_RG_LAUDIO DIG_3RDFDIG_MAJORIREV_G_LDO_VCN18_OCFB_ENefine PMICTUDIO DIG_3RDFDSN_REV_CFG_CLR_ADDR  AUDIO DIG_3RDFDIG_MAJORIREV_MICE3S9_OC_MODE_ADD
#Ffine PMIC_RG_LTUDIO DIG_3RDFDIG_MAJORIREV_SG_LDO_VCN18_ULP_SH
efine PMIC_RG_LTUDIO DIG_3RDFDSN_CBSHT              _RG_    __efine PMICTUDIO DIG_3RDFDSN_DBIfine PMIC_RG_LTUDIO DIG_3RDFDSN_CBSHSHIFT                   1
#3fine PMIC_RG_LAUDIO DIG_3RDFDSN_CBSHSG_LDO_VCN18_ULP_SHIFT   _CFG_CLR_ADDR  AUDIO DIG_3RDFDSN_BIXHT              _RG_    __efine PMICTUDIO DIG_3RDFDSN_DBIfine PMIC_RG_LTUDIO DIG_3RDFDSN_BIXHSHIFT                   1
#3fine PMIC_RG_LAUDIO DIG_3RDFDSN_BIXHSG_LDO_VCN18_ULP_SHIFT   efine PMIC_RG_LTUDIO DIG_3_ESPFT              _RG_    G_    __efine PMICTUDIO DIG_3RDFDSN_DBIfine PMIC_RG_LTUDIO DIG_3_ESPFSHIFT                   1ie NNe
#DFfine PMIC_RG_LTUDIO DIG_3_ESPFSG_LDO_VCN18_ULP_SHIFT         efine PMIC_RG_LAUDIO DIG_3RDFDSN_FPIHT              _RG_    __efine PMICTUDIO DIG_3RDFDSN_DXIfine PMIC_RG_LTUDIO DIG_3RDFDSN_FPIHSHIFT                   1
#FFfine PMIC_RG_LTUDIO DIG_3RDFDSN_FPIHSG_LDO_VCN18_ULP_SHIFT   _CFG_CLR_ADDR  VCNPERIODR  CNT_PERIODHG_LDO_VCN18_OCFBB_ENNENNefine PMICTFE_VOW_PERIODR  CFG_CFG_CLR_ADDR  VCNPERIODR  CNT_PERIODHSHIFT                   
#3FLDfine PMIC_RG_LVCNPERIODR  CNT_PERIODHSG_LDO_VCN18_ULP_SHIFT  _CFG_CLR_ADDR  VCNPERIODR  CNT_CLRHG_LDO_VCN18_OCFBB_ENNENN_G efine PMICTFE_VOW_PERIODR  CFG_CFG_CLR_ADDR  VCNPERIODR  CNT_CLRHSHIFT                   1ie
#define PMIC_RG_VCNPERIODR  CNT_CLRHSG_LDO_VCN18_ULP_SHIFT     
4fine PMIC_RG_LDCNPERIODR  SHIFT              RG_ _ G_ _RN_C_Refine PMICTFE_VOW_PERIODR  CFG_CFG_CLR_ADDR  VCNPERIODR  SHISHIFT                   1ie Ne N
#define PMIC_RG_VCNPERIODR  SHISG_LDO_VCN18_ULP_SHIFT    _U 1iedne PMIC_RG_LDO_VCNPERIODR  CNT_SET_VASUE_FT              RG_ _efine PMICTFE_VOW_PERIODR  CFGdefine PMIC_RG_VCNPERIODR  CNT_SET_VASUE_SHIFT                
#3FLDfine PMIC_RG_LVCNPERIODR  CNT_SET_VASUE_SG_LDO_VCN18_ULP_SHIF_CFG_CLR_ADDR  VCNPERIODR  CNT_PAUSE_T                _RG_GG__efine PMICTFE_VOW_PERIODR  CFGdefine PMIC_RG_VCNPERIODR  CNT_PAUSE_SHIFT                  NN
#define PMIC_RG_VCNPERIODR  CNT_PAUSE_SG_LDO_VCN18_ULP_SHIFT   d4fine PMIC_RG_LDCNPERIODR  CNT_SET_G_LDO_VCN18_OCFBB_ENNENN_G efine PMICTFE_VOW_PERIODR  CFGdefine PMIC_RG_VCNPERIODR  CNT_SET_SHIFT                   1ie
#define PMIC_RG_VCNPERIODR  CNT_SET_SG_LDO_VCN18_ULP_SHIFT     
ne PMIC_RG_LDO_TUDPREAMPLONNPERIODR  ONHCYCLE_T               efine PMICTFE_VOW_PERIODR  CFGefine PMIC_RG_LTUDPREAMPLONNPERIODR  ONHCYCLE_SHIFT           
#3FLDfine PMIC_RG_LTUDPREAMPLONNPERIODR  ONHCYCLE_SG_LDO_VCN18_ULP_CFG_CLR_ADDR  AUDPREAMPLONNPERIODR  INVERSE_T                efine PMICTFE_VOW_PERIODR  CFGefine PMIC_RG_LTUDPREAMPLONNPERIODR  INVERSE_SHIFT            
#define PMIC_RG_TUDPREAMPLONNPERIODR  INVERSE_SG_LDO_VCN18_ULP_d4fine PMIC_RG_LTUDPREAMPLONNPERIODR  MODE_T                _RGefine PMICTFE_VOW_PERIODR  CFGefine PMIC_RG_LTUDPREAMPLONNPERIODR  MODE_SHIFT               
#define PMIC_RG_TUDPREAMPLONNPERIODR  MODE_SG_LDO_VCN18_ULP_SHI
ne PMIC_RG_LDO_TUDPREAMPLDCPRECHARGENPERIODR  ONHCYCLE_T      efine PMICTFE_VOW_PERIODR  CFG3fine PMIC_RG_LAUDPREAMPLDCPRECHARGENPERIODR  ONHCYCLE_SHIFT  
#3FLDfine PMIC_RG_LTUDPREAMPLDCPRECHARGENPERIODR  ONHCYCLE_SG_LDO__CFG_CLR_ADDR  AUDPREAMPLDCPRECHARGENPERIODR  INVERSE_T       efine PMICTFE_VOW_PERIODR  CFG3fine PMIC_RG_LAUDPREAMPLDCPRECHARGENPERIODR  INVERSE_SHIFT   
#define PMIC_RG_TUDPREAMPLDCPRECHARGENPERIODR  INVERSE_SG_LDO_Vd4fine PMIC_RG_LTUDPREAMPLDCPRECHARGENPERIODR  MODE_T          efine PMICTFE_VOW_PERIODR  CFG3fine PMIC_RG_LAUDPREAMPLDCPRECHARGENPERIODR  MODE_SHIFT      
#define PMIC_RG_TUDPREAMPLDCPRECHARGENPERIODR  MODE_SG_LDO_VCN1
ne PMIC_RG_LDO_TUDADCLPWRUPNPERIODR  ONHCYCLE_T               efine PMICTFE_VOW_PERIODR  CFG4fine PMIC_RG_LTUDADCLPWRUPNPERIODR  ONHCYCLE_SHIFT           
#3FLDfine PMIC_RG_LTUDADCLPWRUPNPERIODR  ONHCYCLE_SG_LDO_VCN18_ULP_CFG_CLR_ADDR  AUDADCLPWRUPNPERIODR  INVERSE_T                efine PMICTFE_VOW_PERIODR  CFG4fine PMIC_RG_LTUDADCLPWRUPNPERIODR  INVERSE_SHIFT            
#define PMIC_RG_TUDADCLPWRUPNPERIODR  INVERSE_SG_LDO_VCN18_ULP_d4fine PMIC_RG_LTUDADCLPWRUPNPERIODR  MODE_T                _RGefine PMICTFE_VOW_PERIODR  CFG4fine PMIC_RG_LTUDADCLPWRUPNPERIODR  MODE_SHIFT               
#define PMIC_RG_TUDADCLPWRUPNPERIODR  MODE_SG_LDO_VCN18_ULP_SHI
ne PMIC_RG_LDO_TUDGLBVOWLPWENNPERIODR  ONHCYCLE_T             efine PMICTFE_VOW_PERIODR  CFGne PMIC_RG_LDO_TUDGLBVOWLPWENNPERIODR  ONHCYCLE_SHIFT         
#3FLDfine PMIC_RG_LTUDGLBVOWLPWENNPERIODR  ONHCYCLE_SG_LDO_VCN18_U_CFG_CLR_ADDR  AUDGLBVOWLPWENNPERIODR  INVERSE_T              efine PMICTFE_VOW_PERIODR  CFGne PMIC_RG_LDO_TUDGLBVOWLPWENNPERIODR  INVERSE_SHIFT          
#define PMIC_RG_TUDGLBVOWLPWENNPERIODR  INVERSE_SG_LDO_VCN18_ULd4fine PMIC_RG_LTUDGLBVOWLPWENNPERIODR  MODE_T                _efine PMICTFE_VOW_PERIODR  CFGne PMIC_RG_LDO_TUDGLBVOWLPWENNPERIODR  MODE_SHIFT             
#define PMIC_RG_TUDGLBVOWLPWENNPERIODR  MODE_SG_LDO_VCN18_ULP_S
ne PMIC_RG_LDO_TUDDIGRG_ENNPERIODR  ONHCYCLE_T               _efine PMICTFE_VOW_PERIODR  CFG6e PMIC_RG_LDO_TUDDIGRG_ENNPERIODR  ONHCYCLE_SHIFT            
#3FLDfine PMIC_RG_LTUDDIGRG_ENNPERIODR  ONHCYCLE_SG_LDO_VCN18_ULP__CFG_CLR_ADDR  AUDDIGRG_ENNPERIODR  INVERSE_T                _efine PMICTFE_VOW_PERIODR  CFG6e PMIC_RG_LDO_TUDDIGRG_ENNPERIODR  INVERSE_SHIFT             
#define PMIC_RG_TUDDIGRG_ENNPERIODR  INVERSE_SG_LDO_VCN18_ULP_S
4fine PMIC_RG_LTUDDIGRG_ENNPERIODR  MODE_T                _RG_efine PMICTFE_VOW_PERIODR  CFG6e PMIC_RG_LDO_TUDDIGRG_ENNPERIODR  MODE_SHIFT                
#define PMIC_RG_TUDDIGRG_ENNPERIODR  MODE_SG_LDO_VCN18_ULP_SHIF
ne PMIC_RG_LDO_TUDPWDBLDOBIAS0NPERIODR  ONHCYCLE_T            efine PMICTFE_VOW_PERIODR  CFG7O_VCN13_SW_OP_TUDPWDBLDOBIAS0NPERIODR  ONHCYCLE_SHIFT        
#3FLDfine PMIC_RG_LTUDPWDBLDOBIAS0NPERIODR  ONHCYCLE_SG_LDO_VCN18__CFG_CLR_ADDR  AUDPWDBLDOBIAS0NPERIODR  INVERSE_T             efine PMICTFE_VOW_PERIODR  CFG7O_VCN13_SW_OP_TUDPWDBLDOBIAS0NPERIODR  INVERSE_SHIFT         
#define PMIC_RG_TUDPWDBLDOBIAS0NPERIODR  INVERSE_SG_LDO_VCN18_Ud4fine PMIC_RG_LTUDPWDBLDOBIAS0NPERIODR  MODE_T                efine PMICTFE_VOW_PERIODR  CFG7O_VCN13_SW_OP_TUDPWDBLDOBIAS0NPERIODR  MODE_SHIFT            
#define PMIC_RG_TUDPWDBLDOBIAS0NPERIODR  MODE_SG_LDO_VCN18_ULP_
ne PMIC_RG_LDO_TUDPWDBLDOBIAS1NPERIODR  ONHCYCLE_T            efine PMICTFE_VOW_PERIODR  CFGefine PMIC_RG_LAUDPWDBLDOBIAS1NPERIODR  ONHCYCLE_SHIFT        
#3FLDfine PMIC_RG_LTUDPWDBLDOBIAS1NPERIODR  ONHCYCLE_SG_LDO_VCN18__CFG_CLR_ADDR  AUDPWDBLDOBIAS1NPERIODR  INVERSE_T             efine PMICTFE_VOW_PERIODR  CFGefine PMIC_RG_LAUDPWDBLDOBIAS1NPERIODR  INVERSE_SHIFT         
#define PMIC_RG_TUDPWDBLDOBIAS1NPERIODR  INVERSE_SG_LDO_VCN18_Ud4fine PMIC_RG_LTUDPWDBLDOBIAS1NPERIODR  MODE_T                efine PMICTFE_VOW_PERIODR  CFGefine PMIC_RG_LAUDPWDBLDOBIAS1NPERIODR  MODE_SHIFT            
#define PMIC_RG_TUDPWDBLDOBIAS1NPERIODR  MODE_SG_LDO_VCN18_ULP_
ne PMIC_RG_LDO_XO_VOW_CK_ENNPERIODR  ONHCYCLE_T               efine PMICTFE_VOW_PERIODR  CFG9e PMIC_RG_LDO_XO_VOW_CK_ENNPERIODR  ONHCYCLE_SHIFT           
#3FLDfine PMIC_RG_LXO_VOW_CK_ENNPERIODR  ONHCYCLE_SG_LDO_VCN18_ULP_CFG_CLR_ADDR  XO_VOW_CK_ENNPERIODR  INVERSE_T                efine PMICTFE_VOW_PERIODR  CFG9e PMIC_RG_LDO_XO_VOW_CK_ENNPERIODR  INVERSE_SHIFT            
#define PMIC_RG_XO_VOW_CK_ENNPERIODR  INVERSE_SG_LDO_VCN18_ULP_d4fine PMIC_RG_LXO_VOW_CK_ENNPERIODR  MODE_T                _RGefine PMICTFE_VOW_PERIODR  CFG9e PMIC_RG_LDO_XO_VOW_CK_ENNPERIODR  MODE_SHIFT               
#define PMIC_RG_XO_VOW_CK_ENNPERIODR  MODE_SG_LDO_VCN18_ULP_SHI
ne PMIC_RG_LDO_TUDGLB_PWRDNNPERIODR  ONHCYCLE_T               efine PMICTFE_VOW_PERIODR  CFGd_CFG_CLR_ADDR  TUDGLB_PWRDNNPERIODR  ONHCYCLE_SHIFT           
#3FLDfine PMIC_RG_LTUDGLB_PWRDNNPERIODR  ONHCYCLE_SG_LDO_VCN18_ULP_CFG_CLR_ADDR  AUDGLB_PWRDNNPERIODR  INVERSE_T                efine PMICTFE_VOW_PERIODR  CFGd_CFG_CLR_ADDR  TUDGLB_PWRDNNPERIODR  INVERSE_SHIFT            
#define PMIC_RG_TUDGLB_PWRDNNPERIODR  INVERSE_SG_LDO_VCN18_ULP_d4fine PMIC_RG_LTUDGLB_PWRDNNPERIODR  MODE_T                _RGefine PMICTFE_VOW_PERIODR  CFGd_CFG_CLR_ADDR  TUDGLB_PWRDNNPERIODR  MODE_SHIFT               
#define PMIC_RG_TUDGLB_PWRDNNPERIODR  MODE_SG_LDO_VCN18_ULP_SHI
ne PMIC_RG_LDO_VOW_ONHCH1_PERIODR  ONHCYCLE_T               _Gefine PMICTFE_VOW_PERIODR  CFGddefine PMIC_RG_VOW_ONHCH1_PERIODR  ONHCYCLE_SHIFT            1
#3FLDfine PMIC_RG_LVOW_ONHCH1_PERIODR  ONHCYCLE_SG_LDO_VCN18_ULP_S_CFG_CLR_ADDR  VOW_ONHCH1_PERIODR  INVERSE_T                _Gefine PMICTFE_VOW_PERIODR  CFGddefine PMIC_RG_VOW_ONHCH1_PERIODR  INVERSE_SHIFT             i
#define PMIC_RG_VOW_ONHCH1_PERIODR  INVERSE_SG_LDO_VCN18_ULP_SH
4fine PMIC_RG_LVOW_ONHCH1_PERIODR  MODE_T                _RG_Gefine PMICTFE_VOW_PERIODR  CFGddefine PMIC_RG_VOW_ONHCH1_PERIODR  MODE_SHIFT                i
#define PMIC_RG_VOW_ONHCH1_PERIODR  MODE_SG_LDO_VCN18_ULP_SHIFI
ne PMIC_RG_LDO_DRG_LONHCH1_PERIODR  ONHCYCLE_T               _efine PMICTFE_VOW_PERIODR  CFGd2e PMIC_RG_LDO_DRG_LONHCH1_PERIODR  ONHCYCLE_SHIFT            
#3FLDfine PMIC_RG_LDRG_LONHCH1_PERIODR  ONHCYCLE_SG_LDO_VCN18_ULP__CFG_CLR_ADDR  DRG_LONHCH1_PERIODR  INVERSE_T                _efine PMICTFE_VOW_PERIODR  CFGd2e PMIC_RG_LDO_DRG_LONHCH1_PERIODR  INVERSE_SHIFT             
#define PMIC_RG_DRG_LONHCH1_PERIODR  INVERSE_SG_LDO_VCN18_ULP_S
4fine PMIC_RG_LDRG_LONHCH1_PERIODR  MODE_T                _RG_efine PMICTFE_VOW_PERIODR  CFGd2e PMIC_RG_LDO_DRG_LONHCH1_PERIODR  MODE_SHIFT                
#define PMIC_RG_DRG_LONHCH1_PERIODR  MODE_SG_LDO_VCN18_ULP_SHIF
ne PMIC_RG_LDO_TUDPREAMPLONNPERIODR  OFFHCYCLE_T              efine PMICTFE_VOW_PERIODR  CFGd3fine PMIC_RG_LAUDPREAMPLONNPERIODR  OFFHCYCLE_SHIFT          
#3FLDfine PMIC_RG_LTUDPREAMPLONNPERIODR  OFFHCYCLE_SG_LDO_VCN18_UL_CFG_CLR_ADDR  PDIFVOW_F32K_CK_G_LDO_VCN18_OCFBB_ENNENN_G ___Refine PMICTFE_VOW_PERIODR  CFGd3fine PMIC_RG_LPDIFVOW_F32K_CK_SHIFT                  NN    1i
#define PMIC_RG_PDIFVOW_F32K_CK_SG_LDO_VCN18_ULP_SHIFT   FT    dne PMIC_RG_LDO_TUDPREAMPLDCPRECHARGENPERIODR  OFFHCYCLE_T     efine PMICTFE_VOW_PERIODR  CFGd4fine PMIC_RG_LTUDPREAMPLDCPRECHARGENPERIODR  OFFHCYCLE_SHIFT 
#3FLDfine PMIC_RG_LTUDPREAMPLDCPRECHARGENPERIODR  OFFHCYCLE_SG_LDO_CFG_CLR_ADDR  VOW_SNRDET_PERIODR  CFG_G_LDO_VCN18_OCFBB_ENNENefine PMICTFE_VOW_PERIODR  CFGd4fine PMIC_RG_LVOW_SNRDET_PERIODR  CFG_SHIFT                  
#define PMIC_RG_VOW_SNRDET_PERIODR  CFG_SG_LDO_VCN18_ULP_SHIFT 
ne PMIC_RG_LDO_TUDADCLPWRUPNPERIODR  OFFHCYCLE_T              efine PMICTFE_VOW_PERIODR  CFGdne PMIC_RG_LDO_TUDADCLPWRUPNPERIODR  OFFHCYCLE_SHIFT          
#3FLDfine PMIC_RG_LTUDADCLPWRUPNPERIODR  OFFHCYCLE_SG_LDO_VCN18_UL_CFG_CLR_ADDR  TUDGLBVOWLPWENNPERIODR  OFFHCYCLE_T            efine PMICTFE_VOW_PERIODR  CFGd6e PMIC_RG_LDO_TUDGLBVOWLPWENNPERIODR  OFFHCYCLE_SHIFT        
#3FLDfine PMIC_RG_LTUDGLBVOWLPWENNPERIODR  OFFHCYCLE_SG_LDO_VCN18__CFG_CLR_ADDR  AUDDIGRG_ENNPERIODR  OFFHCYCLE_T               efine PMICTFE_VOW_PERIODR  CFGd7O_VCN13_SW_OP_TUDDIGRG_ENNPERIODR  OFFHCYCLE_SHIFT           
#3FLDfine PMIC_RG_LTUDDIGRG_ENNPERIODR  OFFHCYCLE_SG_LDO_VCN18_ULP_CFG_CLR_ADDR  AUDPWDBLDOBIAS0NPERIODR  OFFHCYCLE_T           efine PMICTFE_VOW_PERIODR  CFGdefine PMIC_RG_LAUDPWDBLDOBIAS0NPERIODR  OFFHCYCLE_SHIFT       
#3FLDfine PMIC_RG_LTUDPWDBLDOBIAS0NPERIODR  OFFHCYCLE_SG_LDO_VCN18_CFG_CLR_ADDR  AUDPWDBLDOBIAS1NPERIODR  OFFHCYCLE_T           efine PMICTFE_VOW_PERIODR  CFGd9CFG_CLR_ADDR  AUDPWDBLDOBIAS1NPERIODR  OFFHCYCLE_SHIFT       
#3FLDfine PMIC_RG_LTUDPWDBLDOBIAS1NPERIODR  OFFHCYCLE_SG_LDO_VCN18_CFG_CLR_ADDR  XO_VOW_CK_ENNPERIODR  OFFHCYCLE_T              efine PMICTFE_VOW_PERIODR  CFG2_CFG_CLR_ADDR  XO_VOW_CK_ENNPERIODR  OFFHCYCLE_SHIFT          
#3FLDfine PMIC_RG_LXO_VOW_CK_ENNPERIODR  OFFHCYCLE_SG_LDO_VCN18_UL_CFG_CLR_ADDR  CLKSQ_ENNVOW_PERIODR  MODE_T                _RGefine PMICTFE_VOW_PERIODR  CFGe_CFG_CLR_ADDR  CLKSQ_ENNVOW_PERIODR  MODE_SHIFT               
#define PMIC_RG_CLKSQ_ENNVOW_PERIODR  MODE_SG_LDO_VCN18_ULP_SHI
ne PMIC_RG_LDO_TUDGLB_PWRDNNPERIODR  OFFHCYCLE_T              efine PMICTFE_VOW_PERIODR  CFG2define PMIC_RG_TUDGLB_PWRDNNPERIODR  OFFHCYCLE_SHIFT          
#3FLDfine PMIC_RG_LTUDGLB_PWRDNNPERIODR  OFFHCYCLE_SG_LDO_VCN18_UL_CFG_CLR_ADDR  VOW_ONHCH1_PERIODR  OFFHCYCLE_T                efine PMICTFE_VOW_PERIODR  CFG2efine PMIC_RG_LVOW_ONHCH1_PERIODR  OFFHCYCLE_SHIFT            
#3FLDfine PMIC_RG_LVOW_ONHCH1_PERIODR  OFFHCYCLE_SG_LDO_VCN18_ULP__CFG_CLR_ADDR  DRG_LONHCH1_PERIODR  OFFHCYCLE_T               efine PMICTFE_VOW_PERIODR  CFG23CFG_CLR_ADDR  DRG_LONHCH1_PERIODR  OFFHCYCLE_SHIFT           
#3FLDfine PMIC_RG_LDRG_LONHCH1_PERIODR  OFFHCYCLE_SG_LDO_VCN18_ULP_CFG_CLR_ADDR  AUDPREAMPRONNPERIODR  ONHCYCLE_T               efine PMICTFE_VOW_PERIODR  CFGe4fine PMIC_RG_LTUDPREAMPRONNPERIODR  ONHCYCLE_SHIFT           
#3FLDfine PMIC_RG_LTUDPREAMPRONNPERIODR  ONHCYCLE_SG_LDO_VCN18_ULP_CFG_CLR_ADDR  AUDPREAMPRONNPERIODR  INVERSE_T                efine PMICTFE_VOW_PERIODR  CFGe4fine PMIC_RG_LTUDPREAMPRONNPERIODR  INVERSE_SHIFT            
#define PMIC_RG_TUDPREAMPRONNPERIODR  INVERSE_SG_LDO_VCN18_ULP_d4fine PMIC_RG_LTUDPREAMPRONNPERIODR  MODE_T                _RGefine PMICTFE_VOW_PERIODR  CFGe4fine PMIC_RG_LTUDPREAMPRONNPERIODR  MODE_SHIFT               
#define PMIC_RG_TUDPREAMPRONNPERIODR  MODE_SG_LDO_VCN18_ULP_SHI
ne PMIC_RG_LDO_TUDPREAMPRDCPRECHARGENPERIODR  ONHCYCLE_T      efine PMICTFE_VOW_PERIODR  CFG2ne PMIC_RG_LDO_TUDPREAMPRDCPRECHARGENPERIODR  ONHCYCLE_SHIFT  
#3FLDfine PMIC_RG_LTUDPREAMPRDCPRECHARGENPERIODR  ONHCYCLE_SG_LDO__CFG_CLR_ADDR  AUDPREAMPRDCPRECHARGENPERIODR  INVERSE_T       efine PMICTFE_VOW_PERIODR  CFG2ne PMIC_RG_LDO_TUDPREAMPRDCPRECHARGENPERIODR  INVERSE_SHIFT   
#define PMIC_RG_TUDPREAMPRDCPRECHARGENPERIODR  INVERSE_SG_LDO_Vd4fine PMIC_RG_LTUDPREAMPRDCPRECHARGENPERIODR  MODE_T          efine PMICTFE_VOW_PERIODR  CFG2ne PMIC_RG_LDO_TUDPREAMPRDCPRECHARGENPERIODR  MODE_SHIFT      
#define PMIC_RG_TUDPREAMPRDCPRECHARGENPERIODR  MODE_SG_LDO_VCN1
ne PMIC_RG_LDO_TUDADCRPWRUPNPERIODR  ONHCYCLE_T               efine PMICTFE_VOW_PERIODR  CFG26e PMIC_RG_LDO_TUDADCRPWRUPNPERIODR  ONHCYCLE_SHIFT           
#3FLDfine PMIC_RG_LTUDADCRPWRUPNPERIODR  ONHCYCLE_SG_LDO_VCN18_ULP_CFG_CLR_ADDR  AUDADCRPWRUPNPERIODR  INVERSE_T                efine PMICTFE_VOW_PERIODR  CFGe6e PMIC_RG_LDO_TUDADCRPWRUPNPERIODR  INVERSE_SHIFT            
#define PMIC_RG_TUDADCRPWRUPNPERIODR  INVERSE_SG_LDO_VCN18_ULP_d4fine PMIC_RG_LTUDADCRPWRUPNPERIODR  MODE_T                _RGefine PMICTFE_VOW_PERIODR  CFGe6e PMIC_RG_LDO_TUDADCRPWRUPNPERIODR  MODE_SHIFT               
#define PMIC_RG_TUDADCRPWRUPNPERIODR  MODE_SG_LDO_VCN18_ULP_SHI
ne PMIC_RG_LDO_TUDGLBRVOWLPWENNPERIODR  ONHCYCLE_T            efine PMICTFE_VOW_PERIODR  CFGe7O_VCN13_SW_OP_TUDGLBRVOWLPWENNPERIODR  ONHCYCLE_SHIFT        
#3FLDfine PMIC_RG_LTUDGLBRVOWLPWENNPERIODR  ONHCYCLE_SG_LDO_VCN18__CFG_CLR_ADDR  AUDGLBRVOWLPWENNPERIODR  INVERSE_T             efine PMICTFE_VOW_PERIODR  CFGe7O_VCN13_SW_OP_TUDGLBRVOWLPWENNPERIODR  INVERSE_SHIFT         
#define PMIC_RG_TUDGLBRVOWLPWENNPERIODR  INVERSE_SG_LDO_VCN18_Ud4fine PMIC_RG_LTUDGLBRVOWLPWENNPERIODR  MODE_T                efine PMICTFE_VOW_PERIODR  CFGe7O_VCN13_SW_OP_TUDGLBRVOWLPWENNPERIODR  MODE_SHIFT            
#define PMIC_RG_TUDGLBRVOWLPWENNPERIODR  MODE_SG_LDO_VCN18_ULP_
ne PMIC_RG_LDO_TUDDIGRG_1ENNPERIODR  ONHCYCLE_T               efine PMICTFE_VOW_PERIODR  CFG2efine PMIC_RG_LAUDDIGRG_1ENNPERIODR  ONHCYCLE_SHIFT           
#3FLDfine PMIC_RG_LTUDDIGRG_1ENNPERIODR  ONHCYCLE_SG_LDO_VCN18_ULP_CFG_CLR_ADDR  AUDDIGRG_1ENNPERIODR  INVERSE_T                efine PMICTFE_VOW_PERIODR  CFGeefine PMIC_RG_LAUDDIGRG_1ENNPERIODR  INVERSE_SHIFT            
#define PMIC_RG_TUDDIGRG_1ENNPERIODR  INVERSE_SG_LDO_VCN18_ULP_d4fine PMIC_RG_LTUDDIGRG_1ENNPERIODR  MODE_T                _RGefine PMICTFE_VOW_PERIODR  CFGeefine PMIC_RG_LAUDDIGRG_1ENNPERIODR  MODE_SHIFT               
#define PMIC_RG_TUDDIGRG_1ENNPERIODR  MODE_SG_LDO_VCN18_ULP_SHI
ne PMIC_RG_LDO_TUDPWDBLDOBIAS2NPERIODR  ONHCYCLE_T            efine PMICTFE_VOW_PERIODR  CFGe9CFG_CLR_ADDR  AUDPWDBLDOBIAS2NPERIODR  ONHCYCLE_SHIFT        
#3FLDfine PMIC_RG_LTUDPWDBLDOBIAS2NPERIODR  ONHCYCLE_SG_LDO_VCN18__CFG_CLR_ADDR  AUDPWDBLDOBIAS2NPERIODR  INVERSE_T             efine PMICTFE_VOW_PERIODR  CFGe9CFG_CLR_ADDR  AUDPWDBLDOBIAS2NPERIODR  INVERSE_SHIFT         
#define PMIC_RG_TUDPWDBLDOBIAS2NPERIODR  INVERSE_SG_LDO_VCN18_Ud4fine PMIC_RG_LTUDPWDBLDOBIAS2NPERIODR  MODE_T                efine PMICTFE_VOW_PERIODR  CFGe9CFG_CLR_ADDR  AUDPWDBLDOBIAS2NPERIODR  MODE_SHIFT            
#define PMIC_RG_TUDPWDBLDOBIAS2NPERIODR  MODE_SG_LDO_VCN18_ULP_
ne PMIC_RG_LDO_VOW_ONHCH2NPERIODR  ONHCYCLE_T                 efine PMICTFE_VOW_PERIODR  CFG3_CFG_CLR_ADDR  VOW_ONHCH2NPERIODR  ONHCYCLE_SHIFT             
#3FLDfine PMIC_RG_LVOW_ONHCH2NPERIODR  ONHCYCLE_SG_LDO_VCN18_ULP_S_CFG_CLR_ADDR  VOW_ONHCH2NPERIODR  INVERSE_T                  efine PMICTFE_VOW_PERIODR  CFG3_CFG_CLR_ADDR  VOW_ONHCH2NPERIODR  INVERSE_SHIFT             i
#define PMIC_RG_VOW_ONHCH2NPERIODR  INVERSE_SG_LDO_VCN18_UN18_Ud4fine PMIC_RG_LVOW_ONHCH2NPERIODR  MODE_T                _RG_Gefine PMICTFE_VOW_PERIODR  CFG3_CFG_CLR_ADDR  VOW_ONHCH2NPERIODR  MODE_SHIFT                i
#define PMIC_RG_VOW_ONHCH2NPERIODR  MODE_SG_LDO_VCN18_ULP__ULP_
ne PMIC_RG_LDO_DRG_LONHCH2NPERIODR  ONHCYCLE_T                efine PMICTFE_VOW_PERIODR  CFG3define PMIC_RG_DRG_LONHCH2NPERIODR  ONHCYCLE_SHIFT            
#3FLDfine PMIC_RG_LDRG_LONHCH2NPERIODR  ONHCYCLE_SG_LDO_VCN18_ULP__CFG_CLR_ADDR  DRG_LONHCH2NPERIODR  INVERSE_T                 efine PMICTFE_VOW_PERIODR  CFG3define PMIC_RG_DRG_LONHCH2NPERIODR  INVERSE_SHIFT             
#define PMIC_RG_DRG_LONHCH2NPERIODR  INVERSE_SG_LDO_VCN18_UN18_
4fine PMIC_RG_LDRG_LONHCH2NPERIODR  MODE_T                _RG_efine PMICTFE_VOW_PERIODR  CFG3define PMIC_RG_DRG_LONHCH2NPERIODR  MODE_SHIFT                
#define PMIC_RG_DRG_LONHCH2NPERIODR  MODE_SG_LDO_VCN18_ULP__ULP
ne PMIC_RG_LDO_TUDPREAMPRONNPERIODR  OFFHCYCLE_T              efine PMICTFE_VOW_PERIODR  CFG3efine PMIC_RG_LTUDPREAMPRONNPERIODR  OFFHCYCLE_SHIFT          
#3FLDfine PMIC_RG_LTUDPREAMPRONNPERIODR  OFFHCYCLE_SG_LDO_VCN18_UL_CFG_CLR_ADDR  TUDPREAMPRDCPRECHARGENPERIODR  OFFHCYCLE_T     efine PMICTFE_VOW_PERIODR  CFG33fine PMIC_RG_LAUDPREAMPRDCPRECHARGENPERIODR  OFFHCYCLE_SHIFT 
#3FLDfine PMIC_RG_LTUDPREAMPRDCPRECHARGENPERIODR  OFFHCYCLE_SG_LDO_CFG_CLR_ADDR  TUDADCRPWRUPNPERIODR  OFFHCYCLE_T              efine PMICTFE_VOW_PERIODR  CFG34fine PMIC_RG_LTUDADCRPWRUPNPERIODR  OFFHCYCLE_SHIFT          
#3FLDfine PMIC_RG_LTUDADCRPWRUPNPERIODR  OFFHCYCLE_SG_LDO_VCN18_UL_CFG_CLR_ADDR  TUDGLBRVOWLPWENNPERIODR  OFFHCYCLE_T           efine PMICTFE_VOW_PERIODR  CFG3ne PMIC_RG_LDO_TUDGLBRVOWLPWENNPERIODR  OFFHCYCLE_SHIFT       
#3FLDfine PMIC_RG_LTUDGLBRVOWLPWENNPERIODR  OFFHCYCLE_SG_LDO_VCN18_CFG_CLR_ADDR  AUDDIGRG_1ENNPERIODR  OFFHCYCLE_T              efine PMICTFE_VOW_PERIODR  CFG36e PMIC_RG_LDO_TUDDIGRG_1ENNPERIODR  OFFHCYCLE_SHIFT          
#3FLDfine PMIC_RG_LTUDDIGRG_1ENNPERIODR  OFFHCYCLE_SG_LDO_VCN18_UL_CFG_CLR_ADDR  TUDPWDBLDOBIAS2NPERIODR  OFFHCYCLE_T           efine PMICTFE_VOW_PERIODR  CFG37O_VCN13_SW_OP_TUDPWDBLDOBIAS2NPERIODR  OFFHCYCLE_SHIFT       
#3FLDfine PMIC_RG_LTUDPWDBLDOBIAS2NPERIODR  OFFHCYCLE_SG_LDO_VCN18_CFG_CLR_ADDR  VOW_ONHCH2NPERIODR  OFFHCYCLE_T                efine PMICTFE_VOW_PERIODR  CFG38fine PMIC_RG_LVOW_ONHCH2NPERIODR  OFFHCYCLE_SHIFT            
#3FLDfine PMIC_RG_LVOW_ONHCH2NPERIODR  OFFHCYCLE_SG_LDO_VCN18VCN18_CFG_CLR_ADDR  DRG_LONHCH2NPERIODR  OFFHCYCLE_T               efine PMICTFE_VOW_PERIODR  CFG39CFG_CLR_ADDR  DRG_LONHCH2NPERIODR  OFFHCYCLE_SHIFT           
#3FLDfine PMIC_RG_LDRG_LONHCH2NPERIODR  OFFHCYCLE_SG_LDO_VCN18VCN1_CFG_CLR_ADDR  VOW_PERIODR  MON0_G_LDO_VCN18_OCFBB_ENNENN_G __efine PMICTFE_VOW_PERIODR  MOP_CFG_CLR_ADDR  VOW_PERIODR  MON0_SHIFT                  NN    
#DFLDfine PMIC_RG_LVOW_PERIODR  MON0_SG_LDO_VCN18_ULP_SHIFT   FT  _CFG_CLR_ADDR  VOW_PERIODR  MON1_T                _RG_G__RG __efine PMICTFE_VOW_PERIODR  MOPdefine PMIC_RG_VOW_PERIODR  MON1_SHIFT                  NN    
#DFLDfine PMIC_RG_LVOW_PERIODR  MON1_SG_LDO_VCN18_ULP_SHIFT       _CFG_CLR_ADDR  VOW_PERIODR  COUNTIMOIFG_LDO_VCN18_OCFBB_ENNENNefine PMICTFE_VOW_PERIODR  MOIefine PMIC_RG_LVOW_PERIODR  COUNTIMOIFSHIFT                   
#DFLDfine PMIC_RG_LVOW_PERIODR  COUNTIMOIFSG_LDO_VCN18_ULP_SHIFT  _CFG_CLR_ADDR  VCNNCP_OIFG_LDO_VCN18_OCFBB_ENNENN_OCFBB_ENNENNefine PMICTFE_NCP_CFG_CFG_CLR_ADDR  VCNNCP_OIFSHIFT                   1ie NNeeeN   
#define PMIC_RG_VCNNCP_OIFSG_LDO_VCN18_ULP_SHIFT    _U 1ie  NN1_CFG_CLR_ADDR  VCNNCP_DITHER_FIXED_CK0_GCK2_2PFT              efine PMICTFE_NCP_CFG_CFG_CLR_ADDR  VCNNCP_DITHER_FIXED_CK0_GCK2_2PFSHIFT          
#7CFG_CLR_ADDR  VCNNCP_DITHER_FIXED_CK0_GCK2_2PFSG_LDO_VCN18_ULdCFG_CLR_ADDR  VCNNCP_DITHER_FIXED_CK0_GCK1_2PFT              efine PMICTFE_NCP_CFG_CFG_CLR_ADDR  VCNNCP_DITHER_FIXED_CK0_GCK1_2PFSHIFT          
#7CFG_CLR_ADDR  VCNNCP_DITHER_FIXED_CK0_GCK1_2PFSG_LDO_VCN18_UL4fine PMIC_RG_LDCNNCP_DITHER_SHIFT              RG_ _ G_ _RN_Cefine PMICTFE_NCP_CFG_CFG_CLR_ADDR  VCNNCP_DITHER_SHISHIFT                   1ie Ne
#define PMIC_RG_VCNNCP_DITHER_SHISG_LDO_VCN18_ULP_SHIFT    _U 17CFG_CLR_ADDR  VCNNCP_ADITHFG_LDO_VCN18_OCFBB_ENNENN_OCFBB_ENNefine PMICTFE_NCP_CFG_CFG_CLR_ADDR  VCNNCP_ADITHFSHIFT                   1ie NNeeeN
#define PMIC_RG_VCNNCP_ADITHFSG_LDO_VCN18_ULP_SHIFT    _U 1ie  8efine PMIC_RG_VCNNCP_CK1_VALID_CNT_G_LDO_VCN18_OCFBB_ENNENN_Gefine PMICTFE_NCP_CFG_CFG_CLR_ADDR  VCNNCP_CK1_VALID_CNT_SHIFT                  N1 
#7FCFG_CLR_ADDR  VCNNCP_CK1_VALID_CNT_SG_LDO_VCN18_ULP_SHIFT    9CFG_CLR_ADDR  VCNY_VASHCFG_G_LDO_VCN18_OCFBB_ENNENBB_ENNENN_Gefine PMICTFE_NCP_CFGdefine PMIC_RG_VCNY_VASHCFG_SHIFT                   1ie NNeeeN
#7FCFG_CLR_ADDR  VCNY_VASHCFG_SG_LDO_VCN18_ULP_SHIFT    _U 1ie  _CFG_CLR_ADDR  VCNX_VASHCFG_G_LDO_VCN18_OCFBB_ENNENBB_ENNENN_Gefine PMICTFE_NCP_CFGdefine PMIC_RG_VCNX_VASHCFG_SHIFT                   1ie NNeeeN
#7FCFG_CLR_ADDR  VCNX_VASHCFG_SG_LDO_VCN18_ULP_SHIFT    _U 1ie  8efine PMIC_RG_VCNXY_VASHCFG_SHIFT              RG_ _ G_ _RN_Cefine PMICTFE_NCP_CFGdefine PMIC_RG_VCNXY_VASHCFG_SHISHIFT                   1ie Ne
#define PMIC_RG_VCNXY_VASHCFG_SHISG_LDO_VCN18_ULP_SHIFT    _U 1dne PMIC_RG_LDO_VCNNCP_PDDIS SHIFT              RG_ _ G_ _RN_C_efine PMICTFE_NCP_CFGefine PMIC_RG_L_GLNCP_PDDIS SHISHIFT                  NN    1i
#define PMIC_RG__GLNCP_PDDIS SHISG_LDO_VCN18_ULP_SHIFT    _U 1i_CFG_CLR_ADDR  VCNNCP_NONCLK_SET_G_LDO_VCN18_OCFBB_ENNENN_G C_efine PMICTFE_NCP_CFGefine PMIC_RG_L_GLNCP_NONCLK_SET_SHIFT                  NN    
#define PMIC_RG__GLNCP_NONCLK_SET_SG_LDO_VCN18_ULP_SHIFT    _U define PMIC_RG_TUDENCFTNA_IDFT                _RG_G__RGNN_G C_efine PMICTUDENCFDSN_IDfine PMIC_RG_LTUDENCFTNA_IDFSHIFT                   1ie N 1ie
#LDfine PMIC_RG_LTUDENCFTNA_IDFSG_LDO_VCN18_ULP_SHIFT       1111_CFG_CLR_ADDR  TUDENCFDIG_IDFT                _RG_G__RGNN_G C_efine PMICTUDENCFDSN_IDfine PMIC_RG_LTUDENCFDIG_IDFSHIFT                  N1 e N 1ie
#LDfine PMIC_RG_LTUDENCFDIG_IDFSG_LDO_VCN18_ULP_SHIFT           efine PMIC_RG_LAUDENCFTNA_MINORIREV_G_LDO_VCN18_OCFB_ENNN_G C_efine PMICTUDENCFDSN_REV_CFG_CLR_ADDR  AUDENCFTNA_MINORIREV_SHIFT                  N1 
#FCFG_CLR_ADDR  AUDENCFTNA_MINORIREV_SG_LDO_VCN18_ULP_SHIFT    _CFG_CLR_ADDR  AUDENCFTNA_MAJORIREV_G_LDO_VCN18_OCFB_ENNN_G C_efine PMICTUDENCFDSN_REV_CFG_CLR_ADDR  AUDENCFTNA_MAJORIREV_MICE3S9_OC_MODE_ADD    N1 
#FCFG_CLR_ADDR  AUDENCFTNA_MAJORIREV_SG_LDO_VCN18_ULP_SHHHHHHHH4fine PMIC_RG_LTUDENCFDIG_MINORIREV_G_LDO_VCN18_OCFB_ENNN_G C_efine PMICTUDENCFDSN_REV_CFG_CLR_ADDR  AUDENCFDIG_MINORIREV_MICE3S9_OC_MODE_ADD    N1 
#FCFG_CLR_ADDR  AUDENCFDIG_MINORIREV_SG_LDO_VCN18_ULP_SHHHHHHHHefine PMIC_RG_LAUDENCFDIG_MAJORIREV_G_LDO_VCN18_OCFB_ENNN_G C_efine PMICTUDENCFDSN_REV_CFG_CLR_ADDR  AUDENCFDIG_MAJORIREV_MICE3S9_OC_MODE_ADD    N1 
#FCFG_CLR_ADDR  AUDENCFDIG_MAJORIREV_SG_LDO_VCN18_ULP_SHHHHHHHH
efine PMIC_RG_LTUDENCFDSN_CBSHT              _RG_    __NN_G C_efine PMICTUDENCFDSN_DBIfine PMIC_RG_LTUDENCFDSN_CBSHSHIFT                   1ie Ne N
#3fine PMIC_RG_LAUDENCFDSN_CBSHSG_LDO_VCN18_ULP_SHIFT          _CFG_CLR_ADDR  AUDENCFDSN_BIXHT              _RG_    __NN_G C_efine PMICTUDENCFDSN_DBIfine PMIC_RG_LTUDENCFDSN_BIXHSHIFT                   1ie Ne N
#3fine PMIC_RG_LAUDENCFDSN_BIXHSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LTUDENCFDSN_ESPFT              _RG_    G_    ___efine PMICTUDENCFDSN_DBIfine PMIC_RG_LTUDENCFDSN_ESPFSHIFT                   1ie NNee
#LDfine PMIC_RG_LTUDENCFDSN_ESPFSG_LDO_VCN18_ULP_SHIFT          efine PMIC_RG_LAUDENCFDSN_FPIHT              _RG_    __    ___efine PMICTUDENCFDSN_FPIfine PMIC_RG_LAUDENCFDSN_FPIHSHIFT                   1ie NNee
#LDfine PMIC_RG_LTUDENCFDSN_FPIHSG_LDO_VCN18_ULP_SHIFT   ie NNee
efine PMIC_RG__GLTUDPREAMPLOIFG_LDO_VCN18_OCFBB_ENNENN_OCFBB_efine PMICTUDENCFTNA_COP_CFG_CLR_ADDR  _GLTUDPREAMPLOIFSHIFT                  NN    1i
#define PMIC_RG__GLTUDPREAMPLOIFSG_LDO_VCN18_ULP_SHIFT    _U 1i_CFG_CLR_ADDR  VCNTUDPREAMPLDCCSHIFT              RG_ _ G_ _RNefine PMICTUDENCFTNA_COP_CFG_CLR_ADDR  _GLTUDPREAMPLDCCSHISHIFT                  NN   
#define PMIC_RG__GLTUDPREAMPLDCCSHISG_LDO_VCN18_ULP_SHIFT    _Udefine PMIC_RG__GLTUDPREAMPLDCPRECHARGENT                _RG_Gefine PMICTUDENCFTNA_COP_CFG_CLR_ADDR  _GLTUDPREAMPLDCPRECHARGENSHIFT                 
#define PMIC_RG_VCNTUDPREAMPLDCPRECHARGENSG_LDO_VCN18_ULP_SHIFTefine PMIC_RG_L_GLTUDPREAMPLPGATESTFG_LDO_VCN18_OCFB_ENNN_G C_efine PMICTUDENCFTNA_COP_CFG_CLR_ADDR  _GLTUDPREAMPLPGATESTFMICE3S9_OC_MODE_ADD    N1 
#define PMIC_RG_VCNTUDPREAMPLPGATESTFSG_LDO_VCN18_ULP_SHIFT    3efine PMIC_RG_VCNTUDPREAMPLVSCALE_T                 ENNN_G C_efine PMICTUDENCFTNA_COP_CFG_CLR_ADDR  _GLTUDPREAMPLVSCALE_SHIFT                   1ie
#3efine PMIC_RG_VCNTUDPREAMPLVSCALE_SG_LDO_VCN18_ULP_SHIFT    _4fine PMIC_RG_LDCNTUDPREAMPLINPUTSELHT              _RG_    __efine PMICTUDENCFTNA_COP_CFG_CLR_ADDR  _GLTUDPREAMPLINPUTSELHSHIFT                   1
#3fine PMIC_RG_L_GLTUDPREAMPLINPUTSELHSG_LDO_VCN18_ULP_SHIFT   6fine PMIC_RG_L_GLTUDPREAMPLGAIIFG_LDO_VCN18_OCFBB_ENNENN_OCFBefine PMICTUDENCFTNA_COP_CFG_CLR_ADDR  _GLTUDPREAMPLGAIIFSHIFT                  NN    
#7CFG_CLR_ADDR  VCNTUDPREAMPLGAIIFSG_LDO_VCN18_ULP_SHIFT    _U 8efine PMIC_RG_VCNBULKL_VCM SHIFT              RG_ _ G_ _RN_C_efine PMICTUDENCFTNA_COP_CFG_CLR_ADDR  _GLBULKL_VCM SHISHIFT                  NN    1i
#define PMIC_RG__GLBULKL_VCM SHISG_LDO_VCN18_ULP_SHIFT   FT    ddefine PMIC_RG_VCNTUDADCLPWRUPNG_LDO_VCN18_OCFBB_ENNENN_OCFBB_efine PMICTUDENCFTNA_COP_CFG_CLR_ADDR  _GLTUDADCLPWRUPNSHIFT                  NN    1i
#define PMIC_RG__GLTUDADCLPWRUPNSG_LDO_VCN18_ULP_SHIFT   FT    define PMIC_RG_L_GLTUDADCLINPUTSELHT              _RG_    __BB_efine PMICTUDENCFTNA_COP_CFG_CLR_ADDR  _GLTUDADCLINPUTSELHSHIFT                   1  1
#3fine PMIC_RG_L_GLTUDADCLINPUTSELHSG_LDO_VCN18_ULP_SHIFT    _Ud3fine PMIC_RG_L_GLTUDPREAMPROIFG_LDO_VCN18_OCFBB_ENNENN_OCFBB_efine PMICTUDENCFTNA_COPdefine PMIC_RG_VCNTUDPREAMPROIFSHIFT                  NN    1i
#define PMIC_RG__GLTUDPREAMPROIFSG_LDO_VCN18_ULP_SHIFT    _U 1i_CFG_CLR_ADDR  VCNTUDPREAMPRDCCSHIFT              RG_ _ G_ _RNefine PMICTUDENCFTNA_COPdefine PMIC_RG__GLTUDPREAMPRDCCSHISHIFT                  NN   
#define PMIC_RG__GLTUDPREAMPRDCCSHISG_LDO_VCN18_ULP_SHIFT    _Udefine PMIC_RG__GLTUDPREAMPRDCPRECHARGENT                _RG_Gefine PMICTUDENCFTNA_COPdefine PMIC_RG__GLTUDPREAMPRDCPRECHARGENSHIFT                 
#define PMIC_RG_VCNTUDPREAMPRDCPRECHARGENSG_LDO_VCN18_ULP_SHIFTefine PMIC_RG_L_GLTUDPREAMPRPGATESTFG_LDO_VCN18_OCFB_ENNN_G C_efine PMICTUDENCFTNA_COPdefine PMIC_RG_VCNTUDPREAMPRPGATESTFMICE3S9_OC_MODE_ADD    N1 
#define PMIC_RG_VCNTUDPREAMPRPGATESTFSG_LDO_VCN18_ULP_SHIFT    3efine PMIC_RG_VCNTUDPREAMPRVSCALE_T                 ENNN_G C_efine PMICTUDENCFTNA_COPdefine PMIC_RG_VCNTUDPREAMPRVSCALE_SHIFT                   1ie
#3efine PMIC_RG_VCNTUDPREAMPRVSCALE_SG_LDO_VCN18_ULP_SHIFT    _4fine PMIC_RG_LDCNTUDPREAMPRINPUTSELHT              _RG_    __efine PMICTUDENCFTNA_COPdefine PMIC_RG_VCNTUDPREAMPRINPUTSELHSHIFT                   1
#3fine PMIC_RG_L_GLTUDPREAMPRINPUTSELHSG_LDO_VCN18_ULP_SHIFT   6fine PMIC_RG_L_GLTUDPREAMPRGAIIFG_LDO_VCN18_OCFBB_ENNENN_OCFBefine PMICTUDENCFTNA_COPdefine PMIC_RG_VCNTUDPREAMPRGAIIFSHIFT                  NN    
#7CFG_CLR_ADDR  VCNTUDPREAMPRGAIIFSG_LDO_VCN18_ULP_SHIFT    _U 8efine PMIC_RG_VCNBULKR_VCM SHIFT              RG_ _ G_ _RN_C_efine PMICTUDENCFTNA_COPdefine PMIC_RG__GLBULKR_VCM SHISHIFT                  NN    1i
#define PMIC_RG__GLBULKR_VCM SHISG_LDO_VCN18_ULP_SHIFT   FT    ddefine PMIC_RG_VCNTUDADCRPWRUPNG_LDO_VCN18_OCFBB_ENNENN_OCFBB_efine PMICTUDENCFTNA_COPdefine PMIC_RG_VCNTUDADCRPWRUPNSHIFT                  NN    1i
#define PMIC_RG__GLTUDADCRPWRUPNSG_LDO_VCN18_ULP_SHIFT   FT    define PMIC_RG_L_GLTUDADCRINPUTSELHT              _RG_    __BB_efine PMICTUDENCFTNA_COPdefine PMIC_RG_VCNTUDADCRINPUTSELHSHIFT                   1  1
#3fine PMIC_RG_L_GLTUDADCRINPUTSELHSG_LDO_VCN18_ULP_SHIFT    _Ud3fine PMIC_RG_L_GLTUDPREAMP3OIFG_LDO_VCN18_OCFBB_ENNENN_OCFBB_efine PMICTUDENCFTNA_COPefine PMIC_RG_L_GLTUDPREAMP3OIFSHIFT                  NN    1i
#define PMIC_RG__GLTUDPREAMP3OIFSG_LDO_VCN18_ULP_SHIFT    _U 1i_CFG_CLR_ADDR  VCNTUDPREAMP3DCCSHIFT              RG_ _ G_ _RNefine PMICTUDENCFTNA_COPefine PMIC_RG_L_GLTUDPREAMP3DCCSHISHIFT                  NN   
#define PMIC_RG__GLTUDPREAMP3DCCSHISG_LDO_VCN18_ULP_SHIFT    _Udefine PMIC_RG__GLTUDPREAMP3DCPRECHARGENT                _RG_Gefine PMICTUDENCFTNA_COPefine PMIC_RG_L_GLTUDPREAMP3DCPRECHARGENSHIFT                 
#define PMIC_RG_VCNTUDPREAMP3DCPRECHARGENSG_LDO_VCN18_ULP_SHIFTefine PMIC_RG_L_GLTUDPREAMP3PGATESTFG_LDO_VCN18_OCFB_ENNN_G C_efine PMICTUDENCFTNA_COPefine PMIC_RG_L_GLTUDPREAMP3PGATESTFMICE3S9_OC_MODE_ADD    N1 
#define PMIC_RG_VCNTUDPREAMP3PGATESTFSG_LDO_VCN18_ULP_SHIFT    3efine PMIC_RG_VCNTUDPREAMP3VSCALE_T                 ENNN_G C_efine PMICTUDENCFTNA_COPefine PMIC_RG_L_GLTUDPREAMP3VSCALE_SHIFT                   1ie
#3efine PMIC_RG_VCNTUDPREAMP3VSCALE_SG_LDO_VCN18_ULP_SHIFT    _4fine PMIC_RG_LDCNTUDPREAMP3INPUTSELHT              _RG_    __efine PMICTUDENCFTNA_COPefine PMIC_RG_L_GLTUDPREAMP3INPUTSELHSHIFT                   1
#3fine PMIC_RG_L_GLTUDPREAMP3INPUTSELHSG_LDO_VCN18_ULP_SHIFT   6fine PMIC_RG_L_GLTUDPREAMP3GAIIFG_LDO_VCN18_OCFBB_ENNENN_OCFBefine PMICTUDENCFTNA_COPefine PMIC_RG_L_GLTUDPREAMP3GAIIFSHIFT                  NN    
#7CFG_CLR_ADDR  VCNTUDPREAMP3GAIIFSG_LDO_VCN18_ULP_SHIFT    _U 8efine PMIC_RG_VCNBULK3_VCM SHIFT              RG_ _ G_ _RN_C_efine PMICTUDENCFTNA_COPefine PMIC_RG_L_GLBULK3_VCM SHISHIFT                  NN    1i
#define PMIC_RG__GLBULK3_VCM SHISG_LDO_VCN18_ULP_SHIFT   FT    ddefine PMIC_RG_VCNTUDADC3PWRUPNG_LDO_VCN18_OCFBB_ENNENN_OCFBB_efine PMICTUDENCFTNA_COPefine PMIC_RG_L_GLTUDADC3PWRUPNSHIFT                  NN    1i
#define PMIC_RG__GLTUDADC3PWRUPNSG_LDO_VCN18_ULP_SHIFT   FT    define PMIC_RG_L_GLTUDADC3INPUTSELHT              _RG_    __BB_efine PMICTUDENCFTNA_COPefine PMIC_RG_L_GLTUDADC3INPUTSELHSHIFT                   1  1
#3fine PMIC_RG_L_GLTUDADC3INPUTSELHSG_LDO_VCN18_ULP_SHIFT    _Ud3fine PMIC_RG_L_GLTUDULHALFBIASIFT              RG_ _ G_ _RN_Cefine PMICTUDENCFTNA_COP3fine PMIC_RG_L_GLTUDULHALFBIASISHIFT                   1ie Ne
#define PMIC_RG_VCNTUDULHALFBIASISG_LDO_VCN18_ULP_SHIFT   FT   _CFG_CLR_ADDR  VCNTUDGLBVOWLPWENNG_LDO_VCN18_OCFBB_ENNENN_OCFBefine PMICTUDENCFTNA_COP3fine PMIC_RG_L_GLTUDGLBVOWLPWENNSHIFT                  NN    
#define PMIC_RG__GLTUDGLBVOWLPWENNSG_LDO_VCN18_ULP_SHIFT    _U define PMIC_RG_VCNTUDPREAMPLPSHIFT              RG_ _ G_ _RN_Cefine PMICTUDENCFTNA_COP3fine PMIC_RG_L_GLTUDPREAMPLPSHISHIFT                   1ie Ne
#define PMIC_RG_VCNTUDPREAMPLPSHISG_LDO_VCN18_ULP_SHIFT   FT   efine PMIC_RG_L_GLTUDADC1STSTAGELPSHIFT              RG_ _ G_ efine PMICTUDENCFTNA_COP3fine PMIC_RG_L_GLTUDADC1STSTAGELPSHISHIFT                   1
#define PMIC_RG__GLTUDADC1STSTAGELPSHISG_LDO_VCN18_ULP_SHIFT   3fine PMIC_RG_L_GLTUDADC2NDSTAGELPSHIFT              RG_ _ G_ efine PMICTUDENCFTNA_COP3fine PMIC_RG_L_GLTUDADC2NDSTAGELPSHISHIFT                   1
#define PMIC_RG__GLTUDADC2NDSTAGELPSHISG_LDO_VCN18_ULP_SHIFT   4fine PMIC_RG_LDCNTUDADCFLASHLPSHIFT              RG_ _ G_ _RNefine PMICTUDENCFTNA_COP3fine PMIC_RG_L_GLTUDADCFLASHLPSHISHIFT                  NN   
#define PMIC_RG__GLTUDADCFLASHLPSHISG_LDO_VCN18_ULP_SHIFT   FT ne PMIC_RG_LDO_VCNTUDPREAMPIDDTESTFG_LDO_VCN18_OCFB_ENNN_G C_Cefine PMICTUDENCFTNA_COP3fine PMIC_RG_L_GLTUDPREAMPIDDTESTFSHIFT                   1ie
#3efine PMIC_RG_VCNTUDPREAMPIDDTESTFSG_LDO_VCN18_ULP_SHIFT   FT6fine PMIC_RG_L_GLTUDADC1STSTAGEIDDTESTFG_LDO_VCN18_OCFB_ENNN_efine PMICTUDENCFTNA_COP3fine PMIC_RG_L_GLTUDADC1STSTAGEIDDTESTFSHIFT                 
#3fine PMIC_RG_L_GLTUDADC1STSTAGEIDDTESTFSG_LDO_VCN18_ULP_SHIFT8efine PMIC_RG_VCNTUDADC2NDSTAGEIDDTESTFG_LDO_VCN18_OCFB_ENNN_efine PMICTUDENCFTNA_COP3fine PMIC_RG_L_GLTUDADC2NDSTAGEIDDTESTFSHIFT                 
#3fine PMIC_RG_L_GLTUDADC2NDSTAGEIDDTESTFSG_LDO_VCN18_ULP__ULP_
_CFG_CLR_ADDR  _GLTUDADCREFBUFIDDTESTFG_LDO_VCN18_OCFB_ENNN_G efine PMICTUDENCFTNA_COP3fine PMIC_RG_L_GLTUDADCREFBUFIDDTESTFSHIFT                   
#3fine PMIC_RG_L_GLTUDADCREFBUFIDDTESTFSG_LDO_VCN18_ULP_SHIFT  define PMIC_RG_L_GLTUDADCFLASHIDDTESTFG_LDO_VCN18_OCFB_ENNN_G Cefine PMICTUDENCFTNA_COP3fine PMIC_RG_L_GLTUDADCFLASHIDDTESTFSHIFT                   1
#3fine PMIC_RG_L_GLTUDADCFLASHIDDTESTFSG_LDO_VCN18_ULP_SHIFT   d4fine PMIC_RG_LDCNTUDRULHALFBIASIFT              RG_ _ G_ _RN_efine PMICTUDENCFTNA_COP4fine PMIC_RG_LDCNTUDRULHALFBIASISHIFT                  NN    
#define PMIC_RG__GLTUDRULHALFBIASISG_LDO_VCN18_ULP_SHIFT   FT  _CFG_CLR_ADDR  VCNTUDGLBRVOWLPWENNG_LDO_VCN18_OCFBB_ENNENN_OCFefine PMICTUDENCFTNA_COP4fine PMIC_RG_LDCNTUDGLBRVOWLPWENNSHIFT                  NN   
#define PMIC_RG__GLTUDGLBRVOWLPWENNSG_LDO_VCN18_ULP_SHIFT    _Udefine PMIC_RG__GLTUDRPREAMPLPSHIFT              RG_ _ G_ _RN_efine PMICTUDENCFTNA_COP4fine PMIC_RG_LDCNTUDRPREAMPLPSHISHIFT                   1ie N
#define PMIC_RG__GLTUDRPREAMPLPSHISG_LDO_VCN18_ULP_SHIFT   FT  efine PMIC_RG_L_GLTUDRADC1STSTAGELPSHIFT              RG_ _ G_efine PMICTUDENCFTNA_COP4fine PMIC_RG_LDCNTUDRADC1STSTAGELPSHISHIFT                   
#define PMIC_RG__GLTUDRADC1STSTAGELPSHISG_LDO_VCN18_ULP_SHIFT  3fine PMIC_RG_L_GLTUDRADC2NDSTAGELPSHIFT              RG_ _ G_efine PMICTUDENCFTNA_COP4fine PMIC_RG_LDCNTUDRADC2NDSTAGELPSHISHIFT                   
#define PMIC_RG__GLTUDRADC2NDSTAGELPSHISG_LDO_VCN18_ULP_SHIFT  4fine PMIC_RG_LDCNTUDRADCFLASHLPSHIFT              RG_ _ G_ _Refine PMICTUDENCFTNA_COP4fine PMIC_RG_LDCNTUDRADCFLASHLPSHISHIFT                  NN  
#define PMIC_RG__GLTUDRADCFLASHLPSHISG_LDO_VCN18_ULP_SHIFT   FTne PMIC_RG_LDO_VCNTUDRPREAMPIDDTESTFG_LDO_VCN18_OCFB_ENNN_G C_efine PMICTUDENCFTNA_COP4fine PMIC_RG_LDCNTUDRPREAMPIDDTESTFSHIFT                   1i
#3fine PMIC_RG_L_GLTUDRPREAMPIDDTESTFSG_LDO_VCN18_ULP_SHIFT   F6fine PMIC_RG_L_GLTUDRADC1STSTAGEIDDTESTFG_LDO_VCN18_OCFB_ENNNefine PMICTUDENCFTNA_COP4fine PMIC_RG_LDCNTUDRADC1STSTAGEIDDTESTFSHIFT                
#3fine PMIC_RG_L_GLTUDRADC1STSTAGEIDDTESTFSG_LDO_VCN18_ULP_SHIF8efine PMIC_RG_VCNTUDRADC2NDSTAGEIDDTESTFG_LDO_VCN18_OCFB_ENNNefine PMICTUDENCFTNA_COP4fine PMIC_RG_LDCNTUDRADC2NDSTAGEIDDTESTFSHIFT                
#3fine PMIC_RG_L_GLTUDRADC2NDSTAGEIDDTESTFSG_LDO_VCN18_ULP__ULP
_CFG_CLR_ADDR  _GLTUDRADCREFBUFIDDTESTFG_LDO_VCN18_OCFB_ENNN_Gefine PMICTUDENCFTNA_COP4fine PMIC_RG_LDCNTUDRADCREFBUFIDDTESTFSHIFT                  
#3fine PMIC_RG_L_GLTUDRADCREFBUFIDDTESTFSG_LDO_VCN18_ULP_SHIFT define PMIC_RG_L_GLTUDRADCFLASHIDDTESTFG_LDO_VCN18_OCFB_ENNN_G efine PMICTUDENCFTNA_COP4fine PMIC_RG_LDCNTUDRADCFLASHIDDTESTFSHIFT                   
#3fine PMIC_RG_L_GLTUDRADCFLASHIDDTESTFSG_LDO_VCN18_ULP_SHIFT  d4fine PMIC_RG_LDCNTUDADCCLKRSTBIFT              RG_ _ G_ _RN_Cefine PMICTUDENCFTNA_COPne PMIC_RG_LDO_VCNTUDADCCLKRSTBISHIFT                   1ie Ne
#define PMIC_RG_VCNTUDADCCLKRSTBISG_LDO_VCN18_ULP_SHIFT   FT   _CFG_CLR_ADDR  VCNTUDADCCLKSELHT              _RG_    __BB_N_Cefine PMICTUDENCFTNA_COPne PMIC_RG_LDO_VCNTUDADCCLKSELHSHIFT                   1  1  1
#3fine PMIC_RG_L_GLTUDADCCLKSELHSG_LDO_VCN18_ULP_SHIFT   FT    dfine PMIC_RG_L_GLTUDADCCLKSOURCE_T                 ENNN_G C_Cefine PMICTUDENCFTNA_COPne PMIC_RG_LDO_VCNTUDADCCLKSOURCE_SHIFT                   1  1
#3fine PMIC_RG_L_GLTUDADCCLKSOURCE_SG_LDO_VCN18_ULP_SHIFT   FT 3fine PMIC_RG_L_GLTUDADCCLKGENMODE_T                _RG_GG C_Cefine PMICTUDENCFTNA_COPne PMIC_RG_LDO_VCNTUDADCCLKGENMODE_SHIFT                   1ie
#3efine PMIC_RG_VCNTUDADCCLKGENMODE_SG_LDO_VCN18_ULP_SHIFT   FTne PMIC_RG_LDO_VCNTUDPREAMP_ACCFSIFT              RG_ _ G_ _RNefine PMICTUDENCFTNA_COPne PMIC_RG_LDO_VCNTUDPREAMP_ACCFSISHIFT                  NN   
#define PMIC_RG__GLTUDPREAMP_ACCFSISG_LDO_VCN18_ULP_SHIFT   FT 7CFG_CLR_ADDR  VCNTUDPREAMPAAFSHIFT              RG_ _ G_ _RN_efine PMICTUDENCFTNA_COPne PMIC_RG_LDO_VCNTUDPREAMPAAFSHISHIFT                   1ie N
#define PMIC_RG__GLTUDPREAMPAAFSHISG_LDO_VCN18_ULP_SHIFT    _U 8efine PMIC_RG_VCNDCCVCMBUFLPMODSELHT              _RG_    __Befine PMICTUDENCFTNA_COPne PMIC_RG_LDO_VCNDCCVCMBUFLPMODSELHMICE3S9_OC_MODE_ADD    N1 
#define PMIC_RG_VCNDCCVCMBUFLPMODSELHSG_LDO_VCN18_ULP_SHIFT    9CFG_CLR_ADDR  VCNDCCVCMBUFLPSWENNG_LDO_VCN18_OCFBB_ENNENN_OCFefine PMICTUDENCFTNA_COPne PMIC_RG_LDO_VCNDCCVCMBUFLPSWENNSHIFT                  NN   
#define PMIC_RG__GLDCCVCMBUFLPSWENNSG_LDO_VCN18_ULP_SHIFT    _Ud_CFG_CLR_ADDR  VCNTUDSPAREPGAHT              _RG_    __    ___efine PMICTUDENCFTNA_COPne PMIC_RG_LDO_VCNTUDSPAREPGAHSHIFT                   1ie NNee
#1FCFG_CLR_ADDR  VCNTUDSPAREPGAHSG_LDO_VCN18_ULP_SHIFT   ie NNeeddefine PMIC_RG_VCNTUDADC1STSTAGESDENBIFT              RG_ _ G_efine PMICTUDENCFTNA_COP6fine PMIC_RG_L_GLTUDADC1STSTAGESDENBISHIFT                   
#define PMIC_RG__GLTUDADC1STSTAGESDENBISG_LDO_VCN18_ULP_SHIFT  _CFG_CLR_ADDR  VCNTUDADC2NDSTAGERESET_G_LDO_VCN18_OCFBB_ENNENNefine PMICTUDENCFTNA_COP6fine PMIC_RG_L_GLTUDADC2NDSTAGERESET_SHIFT                   
#define PMIC_RG__GLTUDADC2NDSTAGERESET_SG_LDO_VCN18_ULP_SHIFT  dfine PMIC_RG_L_GLTUDADC3RDSTAGERESET_G_LDO_VCN18_OCFBB_ENNENNefine PMICTUDENCFTNA_COP6fine PMIC_RG_L_GLTUDADC3RDSTAGERESET_SHIFT                   
#define PMIC_RG__GLTUDADC3RDSTAGERESET_SG_LDO_VCN18_ULP_SHIFT  efine PMIC_RG_L_GLTUDADCFSRESET_G_LDO_VCN18_OCFBB_ENNENNENNENNefine PMICTUDENCFTNA_COP6fine PMIC_RG_L_GLTUDADCFSRESET_SHIFT                   1ie Ne
#define PMIC_RG_VCNTUDADCFSRESET_SG_LDO_VCN18_ULP_SHIFT   ie NN3efine PMIC_RG_VCNTUDADCWIDECMHT              _RG_    __BB_N_Cefine PMICTUDENCFTNA_COP6fine PMIC_RG_L_GLTUDADCWIDECMHSHIFT                  NN    1i
#define PMIC_RG__GLTUDADCWIDECMHSG_LDO_VCN18_ULP_SHIFT   ie NNe4fine PMIC_RG_LDCNTUDADCNOPATESTFG_LDO_VCN18_OCFB_ENNN_G C_N_Cefine PMICTUDENCFTNA_COP6fine PMIC_RG_L_GLTUDADCNOPATESTFSHIFT                   1ie N
#define PMIC_RG__GLTUDADCNOPATESTFSG_LDO_VCN18_ULP_SHIFT   ie Nne PMIC_RG_LDO_VCNTUDADCBYPASSHT              _RG_    __NN_G Cefine PMICTUDENCFTNA_COP6fine PMIC_RG_L_GLTUDADCBYPASSHSHIFT                  NN    1i
#define PMIC_RG__GLTUDADCBYPASSHSG_LDO_VCN18_ULP_SHIFT   ie NNe6fine PMIC_RG_L_GLTUDADCFFBYPASSHT              _RG_    __NN_Gefine PMICTUDENCFTNA_COP6fine PMIC_RG_L_GLTUDADCFFBYPASSHSHIFT                  NN    
#define PMIC_RG_VCNTUDADCFFBYPASSHSG_LDO_VCN18_ULP_SHIFT   ie N7CFG_CLR_ADDR  VCNTUDADCDACFBCURRENT_G_LDO_VCN18_OCFBB_ENNENN_efine PMICTUDENCFTNA_COP6fine PMIC_RG_L_GLTUDADCDACFBCURRENT_SHIFT                   1
#define PMIC_RG__GLTUDADCDACFBCURRENT_SG_LDO_VCN18_ULP_SHIFT   8efine PMIC_RG_VCNTUDADCDACIDDTESTFG_LDO_VCN18_OCFB_ENNN_G C_Cefine PMICTUDENCFTNA_COP6fine PMIC_RG_L_GLTUDADCDACIDDTESTFSHIFT                   1ie
#3efine PMIC_RG_VCNTUDADCDACIDDTESTFSG_LDO_VCN18_ULP_SHIFT   ie9CFG_CLR_ADDR  VCNTUDADCDACNRZHT              _RG_    __NN_G Cefine PMICTUDENCFTNA_COP6fine PMIC_RG_L_GLTUDADCDACNRZHSHIFT                  NN    1i
#define PMIC_RG__GLTUDADCDACNRZHSG_LDO_VCN18_ULP_SHIFT   FT    ddefine PMIC_RG_VCNTUDADCNODEMHT              _RG_    __BB_N_CCefine PMICTUDENCFTNA_COP6fine PMIC_RG_L_GLTUDADCNODEMHSHIFT                   1ie NNee
#1fine PMIC_RG_L_GLTUDADCNODEMHSG_LDO_VCN18_ULP_SHIFT   ie NNeedefine PMIC_RG_L_GLTUDADCDACTESTFG_LDO_VCN18_OCFB_ENNN_G C_N_CCefine PMICTUDENCFTNA_COP6fine PMIC_RG_L_GLTUDADCDACTESTFSHIFT                   1ie Ni
#define PMIC_RG__GLTUDADCDACTESTFSG_LDO_VCN18_ULP_SHIFT   ie NUd3fine PMIC_RG_L_GLTUDADCDAC0P25FSIFT              RG_ _ G_ _RNefine PMICTUDENCFTNA_COP6fine PMIC_RG_L_GLTUDADCDAC0P25FSISHIFT                  NN   
#define PMIC_RG__GLTUDADCDAC0P25FSISG_LDO_VCN18_ULP_SHIFT    _Ud4fine PMIC_RG_LDCNTUDADCRDAC0P25FSIFT              RG_ _ G_ _Refine PMICTUDENCFTNA_COP6fine PMIC_RG_L_GLTUDADCRDAC0P25FSISHIFT                  NN  
#define PMIC_RG__GLTUDADCRDAC0P25FSISG_LDO_VCN18_ULP_SHIFT    _dne PMIC_RG_LDO_VCNTUDADCTESTDATAHT              _RG_    __    efine PMICTUDENCFTNA_COP7CFG_CLR_ADDR  VCNTUDADCTESTDATAHSHIFT                  NN    
#DFLDfine PMIC_RG_LVCNTUDADCTESTDATAHSG_LDO_VCN18_ULP_SHIFT   FT  _CFG_CLR_ADDR  VCNTUDRCTUNELHT              _RG_    __BB_N_C  efine PMICTUDENCFTNA_COP8efine PMIC_RG_VCNTUDRCTUNELHSHIFT                  N1 e N 1ie
#1FCFG_CLR_ADDR  VCNTUDRCTUNELHSG_LDO_VCN18_ULP_SHIFT       1111_CFG_CLR_ADDR  VCNTUDRCTUNELSELHT              _RG_    __BB_N_efine PMICTUDENCFTNA_COP8efine PMIC_RG_VCNTUDRCTUNELSELHSHIFT                   1  1  
#define PMIC_RG__GLTUDRCTUNELSELHSG_LDO_VCN18_ULP_SHIFT       1ne PMIC_RG_LDO_VCNTUDRCTUNERHT              _RG_    __BB_N_C  efine PMICTUDENCFTNA_COP8efine PMIC_RG_VCNTUDRCTUNERHSHIFT                  N1 e N 1ie
#1FCFG_CLR_ADDR  VCNTUDRCTUNERFSG_LDO_VCN18_ULP_SHIFT           efine PMIC_RG_LVCNTUDRCTUNERSELHT              _RG_    __BB_N_efine PMICTUDENCFTNA_COP8efine PMIC_RG_VCNTUDRCTUNERSELHSHIFT                   1  1  
#define PMIC_RG__GLTUDRCTUNERSELHSG_LDO_VCN18_ULP_SHIFT       1d3fine PMIC_RG_L_GLTUD3CTUNELHT              _RG_    __BB_N_C  efine PMICTUDENCFTNA_COP9CFG_CLR_ADDR  VCNTUD3CTUNELHSHIFT                  N1 e N 1ie
#1FCFG_CLR_ADDR  VCNTUD3CTUNELHSG_LDO_VCN18_ULP_SHIFT       1111_CFG_CLR_ADDR  VCNTUD3CTUNELSELHT              _RG_    __BB_N_efine PMICTUDENCFTNA_COP9CFG_CLR_ADDR  VCNTUD3CTUNELSELHSHIFT                   1  1  
#define PMIC_RG__GLTUD3CTUNELSELHSG_LDO_VCN18_ULP_SHIFT       1ne PMIC_RG_LDO_VCSLTUDRCTUNE3READFT                _RG_G__RGNNefine PMICTUDENCFTNA_COP9CFG_CLR_ADDR  VCSLTUDRCTUNE3READFSHIFT                  NN   
#dFCFG_CLR_ADDR  VCSLTUDRCTUNE3READFSG_LDO_VCN18_ULP_SHIFT      6fine PMIC_RG_L_GLTUD3SPARE_G_LDO_VCN18_OCFBB_ENNENBB_ENNENN_Gefine PMICTUDENCFTNA_COP9CFG_CLR_ADDR  VCNTUD3SPARE_SHIFT                   1ie NNeeeN
#dFCFG_CLR_ADDR  VCNTUD3SPARE_SG_LDO_VCN18_ULP_SHIFT    _U 1ie  ddefine PMIC_RG_VCSLTUDRCTUNELREADFT                _RG_G__RGNNefine PMICTUDENCFTNA_COPd_CFG_CLR_ADDR  VCSLTUDRCTUNELREADFSHIFT                  NN   
#dFCFG_CLR_ADDR  VCSLTUDRCTUNELREADFSG_LDO_VCN18_ULP_SHIFT      _CFG_CLR_ADDR  VCSLTUDRCTUNERREADFT                _RG_G__RGNNefine PMICTUDENCFTNA_COPd_CFG_CLR_ADDR  VCSLTUDRCTUNERREADFSHIFT                  NN   
#dFCFG_CLR_ADDR  VCSLTUDRCTUNERREADFSG_LDO_VCN18_ULP_SHIFT      8efine PMIC_RG_VCNTUDSPAREVA30_G_LDO_VCN18_OCFBB_ENNENN_G __NNefine PMICTUDENCFTNA_COPddefine PMIC_RG__GLTUDSPAREVA30_SHIFT                  NN    1i
#LDfine PMIC_RG_LVCNTUDSPAREVA30_SG_LDO_VCN18_ULP_SHIFT    _U 1i_CFG_CLR_ADDR  VCNTUDSPAREVA18_G_LDO_VCN18_OCFBB_ENNENN_G __NNefine PMICTUDENCFTNA_COPddefine PMIC_RG__GLTUDSPAREVA18_SHIFT                  NN    1i
#LDfine PMIC_RG_LVCNTUDSPAREVA18_SG_LDO_VCN18_ULP_SHIFT    _U 1i8efine PMIC_RG_VCNTUDPGAHDECAPNG_LDO_VCN18_OCFBB_ENNENN_OCFBB_efine PMICTUDENCFTNA_COPdefine PMIC_RG_L_GLTUDPGAHDECAPNSHIFT                  NN    1i
#define PMIC_RG__GLTUDPGAHDECAPNSG_LDO_VCN18_ULP_SHIFT    _U 1i_CFG_CLR_ADDR  VCNTUDPGAHCAPRAHT              _RG_    __    __efine PMICTUDENCFTNA_COPdefine PMIC_RG_L_GLTUDPGAHCAPRAHSHIFT                  NN    1i
#define PMIC_RG__GLTUDPGAHCAPRAHSG_LDO_VCN18_ULP_SHIFT   FT    dfine PMIC_RG_L_GLTUDPGAHTCCCMPNG_LDO_VCN18_OCFBB_ENNENN_OCFBBefine PMICTUDENCFTNA_COPdefine PMIC_RG_L_GLTUDPGAHTCCCMPNSHIFT                   1ie Ne
#define PMIC_RG_VCNTUDPGAHTCCCMPNSG_LDO_VCN18_ULP_SHIFT   FT   efine PMIC_RG_L_GLTUDENCFSPARE2NG_LDO_VCN18_OCFBB_ENNENN_OCFBBefine PMICTUDENCFTNA_COPdefine PMIC_RG_L_GLTUDENCFSPARE2NSHIFT                   1ie Ne
#dFLDfine PMIC_RG_LVCNTUDENCFSPARE2NSG_LDO_VCN18_ULP_SHIFT   ie NN3efine PMIC_RG_VCNTUDDIGRG_SHIFT              RG_ _ G_ _RN_C_Befine PMICTUDENCFTNA_COPd3efine PMIC_RG_VCNTUDDIGRG_SHISHIFT                   1ie NNee
#1fine PMIC_RG_L_GLTUDDIGRG_SHISG_LDO_VCN18_ULP_SHIFT   ie NNee
efine PMIC_RG__GLTUDDIGRG_BIASIFT              RG_ _ G_ _RN_Cefine PMICTUDENCFTNA_COPd3efine PMIC_RG_VCNTUDDIGRG_BIASISHIFT                   1ie Ne
#3efine PMIC_RG_VCNTUDDIGRG_BIASISG_LDO_VCN18_ULP_SHIFT       1define PMIC_RG__GLD_RGHPCLKSHIFT              RG_ _ G_ _RN_C_Befine PMICTUDENCFTNA_COPd3efine PMIC_RG_VCND_RGHPCLKSHISHIFT                   1ie NNee
#1fine PMIC_RG_L_GLD_RGHPCLKSHISG_LDO_VCN18_ULP_SHIFT   ie NNee3efine PMIC_RG_VCNTUDDIGRG_PDUTYFG_LDO_VCN18_OCFBB_ENNENN_OCFBefine PMICTUDENCFTNA_COPd3efine PMIC_RG_VCNTUDDIGRG_PDUTYFSHIFT                  NN    
#3efine PMIC_RG_VCNTUDDIGRG_PDUTYFSG_LDO_VCN18_ULP_SHIFT   ie N4fine PMIC_RG_LDCNTUDDIGRG_NDUTYFG_LDO_VCN18_OCFBB_ENNENN_OCFBefine PMICTUDENCFTNA_COPd3efine PMIC_RG_VCNTUDDIGRG_NDUTYFSHIFT                  NN    
#3efine PMIC_RG_VCNTUDDIGRG_NDUTYFSG_LDO_VCN18_ULP_SHIFT   ie N6fine PMIC_RG_L_GLD_RGMONSHIFT              RG_ _ G_ _RN_C_B_Befine PMICTUDENCFTNA_COPd3efine PMIC_RG_VCND_RGMONSHISHIFT                   1ie NNeeeN
#define PMIC_RG_VCND_RGMONSHISG_LDO_VCN18_ULP_SHIFT    _U 1ie  8efine PMIC_RG_VCND_RGMONSELHT              _RG_    __BB_N_C_Befine PMICTUDENCFTNA_COPd3efine PMIC_RG_VCND_RGMONSELHSHIFT                   1  1  1  
#7CFG_CLR_ADDR  VCND_RGMONSELHSG_LDO_VCN18_ULP_SHIFT    _U 1ie 9CFG_CLR_ADDR  VCNTUDDIGRG_1ENNT              _RG_    __    __efine PMICTUDENCFTNA_COPd4fine PMIC_RG_LDCNTUDDIGRG_1SHISHIFT                  NN    1i
#define PMIC_RG__GLTUDDIGRG_1SHISG_LDO_VCN18_ULP_SHIFT    _U 1i_CFG_CLR_ADDR  VCNTUDDIGRG_BIAS1_T                _RG_G__RG __efine PMICTUDENCFTNA_COPd4fine PMIC_RG_LDCNTUDDIGRG_BIAS1_SHIFT                  NN    
#3efine PMIC_RG_VCNTUDDIGRG_BIAS1_SG_LDO_VCN18_ULP_SHIFT    _U define PMIC_RG_VCND_RG1HPCLKSHIFT              RG_ _ G_ _RN_C_efine PMICTUDENCFTNA_COPd4fine PMIC_RG_LDCND_RG1HPCLKSHISHIFT                  NN    1i
#define PMIC_RG__GLD_RG1HPCLKSHISG_LDO_VCN18_ULP_SHIFT    _U 1i3efine PMIC_RG_VCNTUDDIGRG_1PDUTYFG_LDO_VCN18_OCFBB_ENNENN_OCFefine PMICTUDENCFTNA_COPd4fine PMIC_RG_LDCNTUDDIGRG_1PDUTYFSHIFT                  NN   
#3efine PMIC_RG_VCNTUDDIGRG_1PDUTYFSG_LDO_VCN18_ULP_SHIFT   ie 4fine PMIC_RG_LDCNTUDDIGRG_1NDUTYFG_LDO_VCN18_OCFBB_ENNENN_OCFefine PMICTUDENCFTNA_COPd4fine PMIC_RG_LDCNTUDDIGRG_1NDUTYFSHIFT                  NN   
#3efine PMIC_RG_VCNTUDDIGRG_1NDUTYFSG_LDO_VCN18_ULP_SHIFT   ie 6fine PMIC_RG_L_GLD_RG1MONSHIFT              RG_ _ G_ _RN_C_B_efine PMICTUDENCFTNA_COPd4fine PMIC_RG_LDCND_RG1MONSHISHIFT                   1ie NNeee
#define PMIC_RG__GLD_RG1MONSHISG_LDO_VCN18_ULP_SHIFT    _U 1ie 8efine PMIC_RG_VCND_RG1MONSELHT              _RG_    __BB_N_C_efine PMICTUDENCFTNA_COPd4fine PMIC_RG_LDCND_RG1MONSELHSHIFT                   1  1  1 
#7CFG_CLR_ADDR  VCND_RG1MONSELHSG_LDO_VCN18_ULP_SHIFT    _U 1ie9CFG_CLR_ADDR  VCNTUDSPAREVDR  T              _RG_    __    __efine PMICTUDENCFTNA_COPd4fine PMIC_RG_LDCNTUDSPAREVDR  SHIFT                  NN    1i
#Lfine PMIC_RG_LDCNTUDSPAREVDR  SG_LDO_VCN18_ULP_SHIFT   FT    define PMIC_RG_L_GLTUDPWDBLDOBIAS0_G_LDO_VCN18_OCFBB_ENNENN_G _efine PMICTUDENCFTNA_COPdne PMIC_RG_LDO_VCNTUDPWDBLDOBIAS0_SHIFT                  NN   
#define PMIC_RG__GLTUDPWDBLDOBIAS0_SG_LDO_VCN18_ULP_SHIFT      _CFG_CLR_ADDR  VCLTUDLDOBIAS0BYPASSSHIFT              RG_ _ G_efine PMICTUDENCFTNA_COPdne PMIC_RG_LDO_VCNTUDLDOBIAS0BYPASSSHISHIFT                   
#define PMIC_RG__GLTUDLDOBIAS0BYPASSSHISG_LDO_VCN18_ULP_SHIFT  dfine PMIC_RG_L_GLTUDLDOBIAS0LOWPSHIFT              RG_ _ G_ _efine PMICTUDENCFTNA_COPdne PMIC_RG_LDO_VCNTUDLDOBIAS0LOWPSHIMICE3S9_OC_MODE_ADD    N1 
#define PMIC_RG_VCNTUDLDOBIAS0LOWPSHISG_LDO_VCN18_ULP_SHIFT    efine PMIC_RG_L_GLTUDPWDBLDOBIAS3_G_LDO_VCN18_OCFBB_ENNENN_G _efine PMICTUDENCFTNA_COPdne PMIC_RG_LDO_VCNTUDPWDBLDOBIAS3_SHIFT                  NN   
#define PMIC_RG__GLTUDPWDBLDOBIAS3_SG_LDO_VCN18_ULP_SHIFT   FT 3fine PMIC_RG_L_GLTUDLDOBIAS0VREF_G_LDO_VCN18_OCFBB_ENNENN_G _efine PMICTUDENCFTNA_COPdne PMIC_RG_LDO_VCNTUDLDOBIAS0VREF_SHIFT                  NN   
#7CFG_CLR_ADDR  VCNTUDLDOBIAS0VREF_SG_LDO_VCN18_ULP_SHIFT   ie 4fine PMIC_RG_LDCNTUDLDOBIAS0DCSW0P1ENNT              _RG_    efine PMICTUDENCFTNA_COPdne PMIC_RG_LDO_VCNTUDLDOBIAS0DCSW0P1ENNSHIFT                  
#define PMIC_RG_VCNTUDLDOBIAS0DCSW0P1ENNSG_LDO_VCN18_ULP_SHIFT 8efine PMIC_RG_VCNTUDLDOBIAS0DCSW0P2ENNT              _RG_    efine PMICTUDENCFTNA_COPdne PMIC_RG_LDO_VCNTUDLDOBIAS0DCSW0P2ENNSHIFT                  
#define PMIC_RG_VCNTUDLDOBIAS0DCSW0P2ENNSG_LDO_VCN18_ULP_SHIFT 9CFG_CLR_ADDR  VCNTUDLDOBIAS0DCSW0NSHIFT              RG_ _ G_efine PMICTUDENCFTNA_COPdne PMIC_RG_LDO_VCNTUDLDOBIAS0DCSW0NSHISHIFT                   
#define PMIC_RG_VCNTUDLDOBIAS0DCSW0NSHISG_LDO_VCN18_ULP_SHIFT  d_CFG_CLR_ADDR  VCNTUDLDOBIAS0DCSW2P1ENNT              _RG_    efine PMICTUDENCFTNA_COPdne PMIC_RG_LDO_VCNTUDLDOBIAS0DCSW2P1ENNSHIFT                  
#define PMIC_RG_VCNTUDLDOBIAS0DCSW2P1ENNSG_LDO_VCN18_ULP_SHIFT define PMIC_RG_L_GLTUDLDOBIAS0DCSW2P2ENNT              _RG_    efine PMICTUDENCFTNA_COPdne PMIC_RG_LDO_VCNTUDLDOBIAS0DCSW2P2ENNSHIFT                  
#define PMIC_RG_VCNTUDLDOBIAS0DCSW2P2ENNSG_LDO_VCN18_ULP_SHIFT d3efine PMIC_RG_VCNTUDLDOBIAS0DCSW2NSHIFT              RG_ _ G_efine PMICTUDENCFTNA_COPdne PMIC_RG_LDO_VCNTUDLDOBIAS0DCSW2NSHISHIFT                   
#define PMIC_RG_VCNTUDLDOBIAS0DCSW2NSHISG_LDO_VCN18_ULP_SHIFT  d4fine PMIC_RG_LDCNTUDPWDBLDOBIAS1_T                _RG_G__RG _efine PMICTUDENCFTNA_COPd6fine PMIC_RG_L_GLTUDPWDBLDOBIAS1_SHIFT                  NN   
#define PMIC_RG__GLTUDPWDBLDOBIAS1_SG_LDO_VCN18_ULP_SHIFT    _U_CFG_CLR_ADDR  VCNTUDLDOBIAS1BYPASSSHIFT              RG_ _ G_efine PMICTUDENCFTNA_COPd6fine PMIC_RG_L_GLTUDLDOBIAS1BYPASSSHISHIFT                   
#define PMIC_RG_VCNTUDLDOBIAS1BYPASSSHISG_LDO_VCN18_ULP_SHIFT  dfine PMIC_RG_L_GLTUDLDOBIAS1LOWPSHIFT              RG_ _ G_ _efine PMICTUDENCFTNA_COPd6fine PMIC_RG_L_GLTUDLDOBIAS1LOWPSHIMICE3S9_OC_MODE_ADD    N1 
#define PMIC_RG_VCNTUDLDOBIAS1LOWPSHISG_LDO_VCN18_ULP_SHIFT    efine PMIC_RG_L_GLTUDLDOBIAS1VREF_G_LDO_VCN18_OCFBB_ENNENN_G _efine PMICTUDENCFTNA_COPd6fine PMIC_RG_L_GLTUDLDOBIAS1VREF_SHIFT                  NN   
#7CFG_CLR_ADDR  VCNTUDLDOBIAS1VREF_SG_LDO_VCN18_ULP_SHIFT   ie 4fine PMIC_RG_LDCNTUDLDOBIAS1DCSW1PSHIFT              RG_ _ G_efine PMICTUDENCFTNA_COPd6fine PMIC_RG_L_GLTUDLDOBIAS1DCSW1PSHISHIFT                   
#define PMIC_RG_VCNTUDLDOBIAS1DCSW1PSHISG_LDO_VCN18_ULP_SHIFT  8efine PMIC_RG_VCNTUDLDOBIAS1DCSW1NSHIFT              RG_ _ G_efine PMICTUDENCFTNA_COPd6fine PMIC_RG_L_GLTUDLDOBIAS1DCSW1NSHISHIFT                   
#define PMIC_RG_VCNTUDLDOBIAS1DCSW1NSHISG_LDO_VCN18_ULP_SHIFT  9CFG_CLR_ADDR  VCNBANDGAPGSHIFT              RG_ _ G_ _RN_C_B_efine PMICTUDENCFTNA_COPd6fine PMIC_RG_L_GLBANDGAPGSHISHIFT                   1ie NNeee
#define PMIC_RG__GLBANDGAPGSHISG_LDO_VCN18_ULP_SHIFT    _U 1ie d_CFG_CLR_ADDR  VCNTUDLDOBIAS1HVSHIFT              RG_ _ G_ _RNefine PMICTUDENCFTNA_COPd6fine PMIC_RG_L_GLTUDLDOBIAS1HVSHISHIFT                  NN   
#define PMIC_RG__GLTUDLDOBIAS1HVSHISG_LDO_VCN18_ULP_SHIFT    _Udefine PMIC_RG_L_GLTUDLDOBIAS1HVVREF_G_LDO_VCN18_OCFBB_ENNENN_Gefine PMICTUDENCFTNA_COPd6fine PMIC_RG_L_GLTUDLDOBIAS1HVVREF_SHIFT                  NN 
#define PMIC_RG__GLTUDLDOBIAS1HVVREF_SG_LDO_VCN18_ULP_SHIFT   id3fine PMIC_RG_L_GLTUDPWDBLDOBIAS2NG_LDO_VCN18_OCFBB_ENNENN_OCFefine PMICTUDENCFTNA_COPd7CFG_CLR_ADDR  VCNTUDPWDBLDOBIAS2NSHIFT                  NN   
#define PMIC_RG__GLTUDPWDBLDOBIAS2NSG_LDO_VCN18_ULP_SHIFT   ie _CFG_CLR_ADDR  VCNTUDLDOBIAS2BYPASSSHIFT              RG_ _ G_efine PMICTUDENCFTNA_COPd7CFG_CLR_ADDR  VCNTUDLDOBIAS2BYPASSSHISHIFT                   
#define PMIC_RG_VCNTUDLDOBIAS2BYPASSSHISG_LDO_VCN18_ULP_SHIFT  dfine PMIC_RG_L_GLTUDLDOBIAS2LOWPSHIFT              RG_ _ G_ _efine PMICTUDENCFTNA_COPd7CFG_CLR_ADDR  VCNTUDLDOBIAS2LOWPSHIMICE3S9_OC_MODE_ADD    N1 
#define PMIC_RG_VCNTUDLDOBIAS2LOWPSHISG_LDO_VCN18_ULP_SHIFT    efine PMIC_RG_L_GLTUDLDOBIAS2VREF_G_LDO_VCN18_OCFBB_ENNENN_G _efine PMICTUDENCFTNA_COPd7CFG_CLR_ADDR  VCNTUDLDOBIAS2VREF_SHIFT                  NN   
#7CFG_CLR_ADDR  VCNTUDLDOBIAS2VREF_SG_LDO_VCN18_ULP_SHIFT   ie 4fine PMIC_RG_LDCNTUDLDOBIAS2DCSW3P1ENNT              _RG_    efine PMICTUDENCFTNA_COPd7CFG_CLR_ADDR  VCNTUDLDOBIAS2DCSW3P1ENNSHIFT                  
#define PMIC_RG_VCNTUDLDOBIAS2DCSW3P1ENNSG_LDO_VCN18_ULP_SHIFT 8efine PMIC_RG_VCNTUDLDOBIAS2DCSW3P2ENNT              _RG_    efine PMICTUDENCFTNA_COPd7CFG_CLR_ADDR  VCNTUDLDOBIAS2DCSW3P2ENNSHIFT                  
#define PMIC_RG_VCNTUDLDOBIAS2DCSW3P2ENNSG_LDO_VCN18_ULP_SHIFT 9CFG_CLR_ADDR  VCNTUDLDOBIAS2DCSW3NSHIFT              RG_ _ G_efine PMICTUDENCFTNA_COPd7CFG_CLR_ADDR  VCNTUDLDOBIAS2DCSW3NSHISHIFT                   
#define PMIC_RG_VCNTUDLDOBIAS2DCSW3NSHISG_LDO_VCN18_ULP_SHIFT  d_CFG_CLR_ADDR  VCNTUDLDOBIASSPARE_G_LDO_VCN18_OCFBB_ENNENBB_ENefine PMICTUDENCFTNA_COPd7CFG_CLR_ADDR  VCNTUDLDOBIASSPARE_SHIFT                   1ie 
#Lfine PMIC_RG_LDCNTUDLDOBIASSPARE_SG_LDO_VCN18_ULP_SHIFT    _Udefine PMIC_RG_L_GLTUDACCDETLDOBIAS0PULLLOW_G_LDO_VCN18_OCFBB_Eefine PMICTUDENCFTNA_COPd8efine PMIC_RG_VCNTUDACCDETLDOBIAS0PULLLOW_SHIFT              
#define PMIC_RG__GLTUDACCDETLDOBIAS0PULLLOW_SG_LDO_VCN18_ULP_SH_CFG_CLR_ADDR  VCNTUDACCDETLDOBIAS1PULLLOW_G_LDO_VCN18_OCFBB_Eefine PMICTUDENCFTNA_COPd8efine PMIC_RG_VCNTUDACCDETLDOBIAS1PULLLOW_SHIFT              
#define PMIC_RG__GLTUDACCDETLDOBIAS1PULLLOW_SG_LDO_VCN18_ULP_SHdefine PMIC_RG__GLTUDACCDETLDOBIAS2PULLLOW_G_LDO_VCN18_OCFBB_Eefine PMICTUDENCFTNA_COPd8efine PMIC_RG_VCNTUDACCDETLDOBIAS2PULLLOW_SHIFT              
#define PMIC_RG__GLTUDACCDETLDOBIAS2PULLLOW_SG_LDO_VCN18_ULP_SHefine PMIC_RG_L_GLTUDACCDETVIN1PULLLOW_G_LDO_VCN18_OCFBB_EBB_Eefine PMICTUDENCFTNA_COPd8efine PMIC_RG_VCNTUDACCDETVIN1PULLLOW_SHIFT                  
#define PMIC_RG_VCNTUDACCDETVIN1PULLLOW_SG_LDO_VCN18_ULP_SHIFT 3fine PMIC_RG_L_GLTUDACCDETVTHACALHT              _RG_    __BBefine PMICTUDENCFTNA_COPd8efine PMIC_RG_VCNTUDACCDETVTHACALHSHIFT                  NN  
#define PMIC_RG__GLTUDACCDETVTHACALHSG_LDO_VCN18_ULP_SHIFT    _4fine PMIC_RG_LDCNTUDACCDETVTHBCALHT              _RG_    __BBefine PMICTUDENCFTNA_COPd8efine PMIC_RG_VCNTUDACCDETVTHBCALHSHIFT                  NN  
#define PMIC_RG__GLTUDACCDETVTHBCALHSG_LDO_VCN18_ULP_SHIFT    _ne PMIC_RG_LDO_VCNTUDACCDETTVDET_G_LDO_VCN18_OCFBB_ENNENNENNENefine PMICTUDENCFTNA_COPd8efine PMIC_RG_VCNTUDACCDETTVDET_SHIFT                  NN    
#define PMIC_RG_VCNTUDACCDETTVDET_SG_LDO_VCN18_ULP_SHIFT   ie N6fine PMIC_RG_L_GLACCDETSELHT              _RG_    __BB_N_C_BNefine PMICTUDENCFTNA_COPd8efine PMIC_RG_VCNTCCDETSELHSHIFT                   1ie NNeeeN
#define PMIC_RG_VCNTCCDETSELHSG_LDO_VCN18_ULP_SHIFT    _U 1ie  7CFG_CLR_ADDR  VCNSWBUFMODSELHT              _RG_    __BN_C_BNefine PMICTUDENCFTNA_COPd8efine PMIC_RG_VCNSWBUFMODSELHSHIFT                   1ie NNee
#1fine PMIC_RG_L_GLSWBUFMODSELHSG_LDO_VCN18_ULP_SHIFT    _U 1ie8efine PMIC_RG_VCNSWBUFSWENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_BNefine PMICTUDENCFTNA_COPd8efine PMIC_RG_VCNSWBUFSWENNSHIFT                  NN   e NNee
#1fine PMIC_RG_L_GLSWBUFSWENNSG_LDO_VCN18_ULP_SHIFT    _UUUUUUU9CFG_CLR_ADDR  VCNEINT0NOHYSHT              _RG_    __NN_G C_Nefine PMICTUDENCFTNA_COPd8efine PMIC_RG_VCNEINT0NOHYSHSHIFT                   1ie NNeee
#define PMIC_RG__GLEINT0NOHYSHSG_LDO_VCN18_ULP_SHIFT    _U 1ie d_CFG_CLR_ADDR  VCNEINT0COPFIGTCCDETIFT              RG_ _ G_ _efine PMICTUDENCFTNA_COPd8efine PMIC_RG_VCNEINT0COPFIGTCCDETIMICE3S9_OC_MODE_ADD    N1 
#define PMIC_RG_VCNEINT0COPFIGTCCDETISG_LDO_VCN18_ULP_SHIFT   iddefine PMIC_RG_VCNEINT0HIRENBIFT              RG_ _ G__ _ G_ _efine PMICTUDENCFTNA_COPd8efine PMIC_RG_VCNEINT0HIRENBISHIFT                   1ie NNee
#1fine PMIC_RG_L_GLEINT0HIRENBISG_LDO_VCN18_ULP_SHIFT   ie NNeedefine PMIC_RG_L_GLTCCDET2AUXRESBYPASSHT              _RG_    _efine PMICTUDENCFTNA_COPd8efine PMIC_RG_VCNTCCDET2AUXRESBYPASSHSHIFT                   
#define PMIC_RG_VCNTCCDET2AUXRESBYPASSHSG_LDO_VCN18_ULP_SHIFT  d3fine PMIC_RG_L_GLTCCDET2AUXSWENNG_LDO_VCN18_OCFBB_ENNENN_OCFNefine PMICTUDENCFTNA_COPd8efine PMIC_RG_VCNTCCDET2AUXSWENNSHIFT                  NN   e
#define PMIC_RG_VCNTCCDET2AUXSWENNSG_LDO_VCN18_ULP_SHIFT    _UUd4fine PMIC_RG_LDCNTUDACCDETLDOBIAS3PULLLOW_G_LDO_VCN18_OCFBB_Eefine PMICTUDENCFTNA_COPd8efine PMIC_RG_VCNTUDACCDETLDOBIAS3PULLLOW_SHIFT              
#define PMIC_RG__GLTUDACCDETLDOBIAS3PULLLOW_SG_LDO_VCN18_ULP_SHdne PMIC_RG_LDO_VCNEINT1COPFIGTCCDETIFT              RG_ _ G_ _efine PMICTUDENCFTNA_COPd9CFG_CLR_ADDR  VCNEINT1COPFIGTCCDETIMICE3S9_OC_MODE_ADD    N1 
#define PMIC_RG_VCNEINT1COPFIGTCCDETISG_LDO_VCN18_ULP_SHIFT   i_CFG_CLR_ADDR  VCNEINT1HIRENBIFT              RG_ _ G__ _ G_ _efine PMICTUDENCFTNA_COPd9CFG_CLR_ADDR  VCNEINT1HIRENBISHIFT                   1ie NNee
#1fine PMIC_RG_L_GLEINT1HIRENBISG_LDO_VCN18_ULP_SHIFT   ie NNeedfine PMIC_RG_L_GLEINT1NOHYSHT              _RG_    __NN_G C_Nefine PMICTUDENCFTNA_COPd9CFG_CLR_ADDR  VCNEINT1NOHYSHSHIFT                   1ie NNeee
#define PMIC_RG__GLEINT1NOHYSHSG_LDO_VCN18_ULP_SHIFT    _U 1ie efine PMIC_RG_L_GLEINTCOMPVTHIFT              RG_ _ G__ _ G_ _efine PMICTUDENCFTNA_COPd9CFG_CLR_ADDR  VCNEINTCOMPVTHISHIFT                   1ie NNee
#Lfine PMIC_RG_LDCNEINTCOMPVTHISG_LDO_VCN18_ULP_SHIFT    _U 1ie4fine PMIC_RG_LDCNMTESTFENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_BN_efine PMICTUDENCFTNA_COPd9CFG_CLR_ADDR  VCNMTESTFENNSHIFT                  NN   e NNeee
#define PMIC_RG__GLMTESTFENNSG_LDO_VCN18_ULP_SHIFT    _UUUUUUUe8efine PMIC_RG_VCNMTESTFSELHT              _RG_    __BB_N_C_BNefine PMICTUDENCFTNA_COPd9CFG_CLR_ADDR  VCNMTESTFSELHSHIFT                   1ie NNeeeN
#define PMIC_RG_VCNMTESTFSELHSG_LDO_VCN18_ULP_SHIFT    _UUUUUUU9CFG_CLR_ADDR  VCNMTESTFCURRENT_G_LDO_VCN18_OCFBB_ENNENN__C_BNefine PMICTUDENCFTNA_COPd9CFG_CLR_ADDR  VCNMTESTFCURRENT_SHIFT                   1NeeeN
#define PMIC_RG_VCNMTESTFCURRENT_SG_LDO_VCN18_ULP_SHIFT        d_CFG_CLR_ADDR  VCNTNALOGFDSHIFT              RG_ _ G_ _RN_C_B_efine PMICTUDENCFTNA_COPd9CFG_CLR_ADDR  VCNTNALOGFDSHISHIFT                   1ie NNeee
#define PMIC_RG__GLTNALOGFDSHISG_LDO_VCN18_ULP_SHIFT    _U 1ie define PMIC_RG_L_GLFDVIN1PPULLLOW_G_LDO_VCN18_OCFBB_EBB_EN_C_B_efine PMICTUDENCFTNA_COPd9CFG_CLR_ADDR  VCNFDVIN1PPULLLOW_SHIFT                  NN   e
#define PMIC_RG_VCNFDVIN1PPULLLOW_SG_LDO_VCN18_ULP_SHIFT    _UUd3fine PMIC_RG_L_GLFDSINT0TYPE_G_LDO_VCN18_OCFBB_ENNENBB_ENNENNefine PMICTUDENCFTNA_COPd9CFG_CLR_ADDR  VCNFDSINT0TYPE_SHIFT                   1ie NNee
#1fine PMIC_RG_L_GLFDSINT0TYPE_SG_LDO_VCN18_ULP_SHIFT   ie NNeed4fine PMIC_RG_LDCNFDSINT1TYPE_G_LDO_VCN18_OCFBB_ENNENBB_ENNENNefine PMICTUDENCFTNA_COPd9CFG_CLR_ADDR  VCNFDSINT1TYPE_SHIFT                   1ie NNee
#1fine PMIC_RG_L_GLFDSINT1TYPE_SG_LDO_VCN18_ULP_SHIFT   ie NNeedne PMIC_RG_LDO_VCNEINT0CMPSHIFT              RG_ _ G_ _RN_CENNefine PMICTUDENCFTNA_COP2_CFG_CLR_ADDR  VCNEINT0CMPSHISHIFT                   1ie NeNee
#1fine PMIC_RG_L_GLEINT0CMPSHISG_LDO_VCN18_ULP_SHIFT       1111_CFG_CLR_ADDR  VCNEINT0CMPMSHIFT              RG_ _ G_ _RN_C_Befine PMICTUDENCFTNA_COP2_CFG_CLR_ADDR  VCNEINT0CMPMSHISHIFT                   1ie NNee
#1fine PMIC_RG_L_GLEINT0CMPMSHISG_LDO_VCN18_ULP_SHIFT   ie NNeedfine PMIC_RG_L_GLEINT0ENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_BN_Befine PMICTUDENCFTNA_COP2_CFG_CLR_ADDR  VCNEINT0ENNSHIFT                  NN   e NNeeee
#1fine PMIC_RG_L_GLEINT0ENNSG_LDO_VCN18_ULP_SHIFT    _UUUUUUUe efine PMIC_RG_L_GLEINT0_SHIFT              RG_ _ G_ _RN_C_BN_Befine PMICTUDENCFTNA_COP2_CFG_CLR_ADDR  VCNEINT0_SHISHIFT                   1ie NNeeeee
#1fine PMIC_RG_L_GLEINT0_SHISG_LDO_VCN18_ULP_SHIFT   ie NNee T 3fine PMIC_RG_L_GLEINT0INVSHIFT              RG_ _ G_ _RN_BN_Befine PMICTUDENCFTNA_COP2_CFG_CLR_ADDR  VCNEINT0INVSHISHIFT                   1ie NeNee
#1fine PMIC_RG_L_GLEINT0INVSHISG_LDO_VCN18_ULP_SHIFT   ie NNee 4fine PMIC_RG_LDCNEINT0_TURBOIFT              RG_ _ G_ _RN_C_Befine PMICTUDENCFTNA_COP2_CFG_CLR_ADDR  VCNEINT0CTURBOISHIFT                   1  1  1 
#7CFG_CLR_ADDR  VCNEINT0CTURBOISG_LDO_VCN18_ULP_SHIFT   ie NNeene PMIC_RG_LDO_VCNEINT1CMPSHIFT              RG_ _ G_ _RN_CENNefine PMICTUDENCFTNA_COP2_CFG_CLR_ADDR  VCNEINT1CMPSHISHIFT                   1ie NeNee
#1fine PMIC_RG_L_GLEINT1CMPSHISG_LDO_VCN18_ULP_SHIFT       11118efine PMIC_RG_VCNEINT1CMPMSHIFT              RG_ _ G_ _RN_C_Befine PMICTUDENCFTNA_COP2_CFG_CLR_ADDR  VCNEINT1CMPMSHISHIFT                   1ie NNee
#1fine PMIC_RG_L_GLEINT1CMPMSHISG_LDO_VCN18_ULP_SHIFT   ie NNee9CFG_CLR_ADDR  VCNEINT1ENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_BN_Befine PMICTUDENCFTNA_COP2_CFG_CLR_ADDR  VCNEINT1SHISHIFT                  NN    1i NNee
#1fine PMIC_RG_L_GLEINT1ENNSG_LDO_VCN18_ULP_SHIFT    _UUUUUUUe d_CFG_CLR_ADDR  VCNEINT1_SHIFT              RG_ _ G_ _RN_C_BN_Befine PMICTUDENCFTNA_COP2_CFG_CLR_ADDR  VCNEINT1_SHISHIFT                   1ie NNeeeee
#1fine PMIC_RG_L_GLEINT1_SHISG_LDO_VCN18_ULP_SHIFT   ie NNee T ddefine PMIC_RG_VCNEINT1INVSHIFT              RG_ _ G_ _RN_BN_Befine PMICTUDENCFTNA_COP2_CFG_CLR_ADDR  VCNEINT1INVSHISHIFT                   1ie NeNee
#1fine PMIC_RG_L_GLEINT1INVSHISG_LDO_VCN18_ULP_SHIFT   ie NNee define PMIC_RG_L_GLEINT1_TURBOIFT              RG_ _ G_ _RN_C_Befine PMICTUDENCFTNA_COP2_CFG_CLR_ADDR  VCNEINT1CTURBOISHIFT                   1  1  1 
#7CFG_CLR_ADDR  VCNEINT1CTURBOISG_LDO_VCN18_ULP_SHIFT   ie NNeed3fine PMIC_RG_L_GLTCCDETSPARE_G_LDO_VCN18_OCFBB_ENNENBB_ENNENNefine PMICTUDENCFTNA_COP2define PMIC_RG_VCNTCCDETSPARE_SHIFT                   1ie NNee
#DFLDfine PMIC_RG_LVCNTCCDETSPARE_SG_LDO_VCN18_ULP_SHIFT   ie NNee
efine PMIC_RG__GLTUDENCSPAREVA30_G_LDO_VCN18_OCFBB_ENNENN_G _efine PMICTUDENCFTNA_COP2efine PMIC_RG_L_GLTUDENCSPAREVA30_SHIFT                  NN   
#LDfine PMIC_RG_LVCNTUDENCSPAREVA30_SG_LDO_VCN18_ULP_SHIFT   ie _CFG_CLR_ADDR  VCNTUDENCSPAREVA18_G_LDO_VCN18_OCFBB_ENNENN_G _efine PMICTUDENCFTNA_COP2efine PMIC_RG_L_GLTUDENCSPAREVA18_SHIFT                  NN   
#LDfine PMIC_RG_LVCNTUDENCSPAREVA18_SG_LDO_VCN18_ULP_SHIFT    _U8efine PMIC_RG_VCNCLKSQFENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_BN_efine PMICTUDENCFTNA_COP23fine PMIC_RG_L_GLCLKSQFENNSHIFT                   1ie NNeeeee
#1fine PMIC_RG_L_GLCLKSQFENNSG_LDO_VCN18_ULP_SHIFT   ie NNee T _CFG_CLR_ADDR  VCNCLKSQFIIFSEL_TESTFG_LDO_VCN18_OCFB_ENNN_G C_efine PMICTUDENCFTNA_COP23fine PMIC_RG_L_GLCLKSQFIIFSEL_TESTFMICE3S9_OC_MODE_ADD    N1 
#define PMIC_RG_VCNCLKSQFIIFSEL_TESTFSG_LDO_VCN18_ULP_SHIFT   idefine PMIC_RG_VCNCM_REFGENSELHT              _RG_    __BB_N_Cefine PMICTUDENCFTNA_COP23fine PMIC_RG_L_GLCM_REFGENSELHSHIFT                  NN    1i
#define PMIC_RG__GLCM_REFGENSELHSG_LDO_VCN18_ULP_SHIFT   ie NNeefine PMIC_RG_L_GLTUDIO_VOWFENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_Cefine PMICTUDENCFTNA_COP23fine PMIC_RG_L_GLTUDIO_VOWFENNSHIFT                  NN    1i
#define PMIC_RG__GLTUDIO_VOWFENNSG_LDO_VCN18_ULP_SHIFT    _U 1i3efine PMIC_RG_VCNCLKSQFENNVOW_G_LDO_VCN18_OCFBB_EBB_EN_C_B_N_efine PMICTUDENCFTNA_COP23fine PMIC_RG_L_GLCLKSQFENNVOW_SHIFT                  NN   eee
#1fine PMIC_RG_L_GLCLKSQFENNVOW_SG_LDO_VCN18_ULP_SHIFT    _UUe 4fine PMIC_RG_LDCNCLKANDFENNVOW_G_LDO_VCN18_OCFBB_EBB_EN_C_B_Nefine PMICTUDENCFTNA_COP23fine PMIC_RG_L_GLCLKANDFENNVOW_SHIFT                   1NeeeN
#define PMIC_RG_VCNCLKANDFENNVOW_SG_LDO_VCN18_ULP_SHIFT       1ne PMIC_RG_LDO_VCNVOWCLKFSEL_ENNVOW_G_LDO_VCN18_OCFBB_EBB_EN_Cefine PMICTUDENCFTNA_COP23fine PMIC_RG_L_GLVOWCLKFSEL_ENNVOW_MICE3S9_OC_MODE_ADD    N1 
#define PMIC_RG_VCNVOWCLKFSEL_ENNVOW_SG_LDO_VCN18_ULP_SHIFT    6fine PMIC_RG_L_GLSPARE_VOW_G_LDO_VCN18_OCFBB_EBB_EN_C_B_N_N_Cefine PMICTUDENCFTNA_COP23fine PMIC_RG_L_GLSPARE_VOW_SHIFT                   1ie NNeeeN
#7CFG_CLR_ADDR  VCNSPARE_VOW_SG_LDO_VCN18_ULP_SHIFT    _U 1ie  7CFG_CLR_ADDR  TUDDECFTNA_IDFT                _RG_G__RGNNN_N_Cefine PMICTUDDECFDSN_IDCFG_CLR_ADDR  TUDDECFTNA_IDFSHIFT                   1ie NeNee
#LDfine PMIC_RG_LTUDDECFTNA_IDFSG_LDO_VCN18_ULP_SHIFT       1111_CFG_CLR_ADDR  TUDDECFDIG_IDFT                _RG_G__RGNNN_N_Cefine PMICTUDDECFDSN_IDCFG_CLR_ADDR  TUDDECFDIG_IDFSHIFT                   1ie NeNee
#LDfine PMIC_RG_LTUDDECFDIG_IDFSG_LDO_VCN18_ULP_SHIFT       11118efine PMIC_RG_TUDDECFTNA_MINOR_REV_G_LDO_VCN18_OCFBB_EBB_EN_Cefine PMICTUDDECFDSN_REV_CFG_CLR_ADDR  TUDDECFTNA_MINOR_REV_MICE3S9_OC_MODE_ADD    N1 
#Dfine PMIC_RG_LTUDDECFTNA_MINOR_REV_SG_LDO_VCN18_ULP_SHIFT   i_CFG_CLR_ADDR  TUDDECFTNA_MAJOR_REV_G_LDO_VCN18_OCFBB_EBB_EN_Cefine PMICTUDDECFDSN_REV_CFG_CLR_ADDR  TUDDECFTNA_MAJOR_REV_MICE3S9_OC_MODE_ADD    N1 
#Dfine PMIC_RG_LTUDDECFTNA_MAJOR_REV_SG_LDO_VCN18_ULP_SHIFT   i4fine PMIC_RG_LTUDDECFDIG_MINOR_REV_G_LDO_VCN18_OCFBB_EBB_EN_Cefine PMICTUDDECFDSN_REV_CFG_CLR_ADDR  TUDDECFDIG_MINOR_REV_MICE3S9_OC_MODE_ADD    N1 
#Dfine PMIC_RG_LTUDDECFDIG_MINOR_REV_SG_LDO_VCN18_ULP_SHIFT   i8efine PMIC_RG_TUDDECFDIG_MAJOR_REV_G_LDO_VCN18_OCFBB_EBB_EN_Cefine PMICTUDDECFDSN_REV_CFG_CLR_ADDR  TUDDECFDIG_MAJOR_REV_MICE3S9_OC_MODE_ADD    N1 
#Dfine PMIC_RG_LTUDDECFDIG_MAJOR_REV_SG_LDO_VCN18_ULP_SHIFT   idefine PMIC_RG_LTUDDECFDSN_CBSHT              _RG_    __NN_G C_efine PMICTUDDECFDSN_DBIfine PMIC_RG_LTUDDECFDSN_CBSHSHIFT                   1ie NNee
#3fine PMIC_RG_LTUDDECFDSN_CBSHSG_LDO_VCN18_ULP_SHIFT   ie NNee
efine PMIC_RG_TUDDECFDSN_BIXHT              _RG_    __NN_G C_efine PMICTUDDECFDSN_DBIfine PMIC_RG_LTUDDECFDSN_BIXHSHIFT                   1ie NNee
#3fine PMIC_RG_LTUDDECFDSN_BIXHSG_LDO_VCN18_ULP_SHIFT   ie NNeeefine PMIC_RG_LTUDDECFDSN_ESPNG_LDO_VCN18_OCFBB_ENNENN_OCFBB__efine PMICTUDDECFDSN_DBIfine PMIC_RG_LTUDDECFDSN_ESPNSHIFT                   1ie NNee
#DFfine PMIC_RG_LTUDDECFDSN_ESPNSG_LDO_VCN18_ULP_SHIFT    _U 1ie8efine PMIC_RG_TUDDECFDSN_FPING_LDO_VCN18_OCFBB_ENNENN_OCFBB__efine PMICTUDDECFDSN_FPIefine PMIC_RG_TUDDECFDSN_FPINSHIFT                   1ie NNee
#DFfine PMIC_RG_LTUDDECFDSN_FPINSG_LDO_VCN18_ULP_SHIFT   ie NNee
efine PMIC_RG__GLTUDDACLPWRUP_VTUDP32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COP
efine PMIC_RG__GLTUDDACLPWRUP_VTUDP32NSHIFT                  
#define PMIC_RG_VCNTUDDACLPWRUP_VTUDP32NSG_LDO_VCN18_ULP_SHIFT 
efine PMIC_RG__GLTUDDACRPWRUP_VTUDP32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COP
efine PMIC_RG__GLTUDDACRPWRUP_VTUDP32NSHIFT                  
#define PMIC_RG_VCNTUDDACRPWRUP_VTUDP32NSG_LDO_VCN18_ULP_SHIFT define PMIC_RG_VCNTUD_DAC_PWR_UP_VT32NG_LDO_VCN18_OCFBB_ENNENNefine PMICTUDDECFTNA_COP
efine PMIC_RG__GLTUD_DAC_PWR_UP_VT32NSHIFT                   
#define PMIC_RG_VCNTUD_DAC_PWR_UP_VT32NSG_LDO_VCN18_ULP_SHIFT  efine PMIC_RG_L_GLTUD_DAC_PWL_UP_VT32NG_LDO_VCN18_OCFBB_ENNENNefine PMICTUDDECFTNA_COP
efine PMIC_RG__GLTUD_DAC_PWL_UP_VT32NSHIFT                   
#define PMIC_RG_VCNTUD_DAC_PWL_UP_VT32NSG_LDO_VCN18_ULP_SHIFT  3fine PMIC_RG_L_GLTUDHPLPWRUP_VTUDP32NG_LDO_VCN18_OCFBB_ENNENNefine PMICTUDDECFTNA_COP
efine PMIC_RG__GLTUDHPLPWRUP_VTUDP32NSHIFT                   
#define PMIC_RG_VCNTUDHPLPWRUP_VTUDP32NSG_LDO_VCN18_ULP_SHIFT  4fine PMIC_RG_LDCNTUDHPRPWRUP_VTUDP32NG_LDO_VCN18_OCFBB_ENNENNefine PMICTUDDECFTNA_COP
efine PMIC_RG__GLTUDHPRPWRUP_VTUDP32NSHIFT                   
#define PMIC_RG_VCNTUDHPRPWRUP_VTUDP32NSG_LDO_VCN18_ULP_SHIFT _ne PMIC_RG_LDO_VCNTUDHPLPWRUP_IBIASIVTUDP32NG_LDO_VCN18_OCFBB_efine PMICTUDDECFTNA_COP
efine PMIC_RG__GLTUDHPLPWRUP_IBIASIVTUDP32NSHIFT             
#define PMIC_RG_VCNTUDHPLPWRUP_IBIASIVTUDP32NSG_LDO_VCN18_ULP_S6fine PMIC_RG_L_GLTUDHPRPWRUP_IBIASIVTUDP32NG_LDO_VCN18_OCFBB_efine PMICTUDDECFTNA_COP
efine PMIC_RG__GLTUDHPRPWRUP_IBIASIVTUDP32NSHIFT             
#define PMIC_RG_VCNTUDHPRPWRUP_IBIASIVTUDP32NSG_LDO_VCN18_ULP_S7CFG_CLR_ADDR  VCNTUDHPLMUXINPUTSELHVTUDP32NG_LDO_VCN18_OCFBB_efine PMICTUDDECFTNA_COP
efine PMIC_RG__GLTUDHPLMUXINPUTSELHVTUDP32NSHIFT             
#3fine PMIC_RG_L_GLTUDHPLMUXINPUTSELHVTUDP32NSG_LDO_VCN18_ULP_S8efine PMIC_RG_VCNTUDHPRMUXINPUTSELHVTUDP32NG_LDO_VCN18_OCFBB_efine PMICTUDDECFTNA_COP
efine PMIC_RG__GLTUDHPRMUXINPUTSELHVTUDP32NSHIFT             
#3fine PMIC_RG_L_GLTUDHPRMUXINPUTSELHVTUDP32NSG_LDO_VCN18_ULP_Sd_CFG_CLR_ADDR  VCNTUDHPLSCDISABLE_VTUDP32NG_LDO_VCN18_OCFBB_ENefine PMICTUDDECFTNA_COP
efine PMIC_RG__GLTUDHPLSCDISABLE_VTUDP32NSHIFT               
#define PMIC_RG_VCNTUDHPLSCDISABLE_VTUDP32NSG_LDO_VCN18_ULP_SHIdefine PMIC_RG_L_GLTUDHPRSCDISABLE_VTUDP32NG_LDO_VCN18_OCFBB_ENefine PMICTUDDECFTNA_COP
efine PMIC_RG__GLTUDHPRSCDISABLE_VTUDP32NSHIFT               
#define PMIC_RG_VCNTUDHPRSCDISABLE_VTUDP32NSG_LDO_VCN18_ULP_SHId3fine PMIC_RG_L_GLTUDHPLBSCCURRENT_VTUDP32NG_LDO_VCN18_OCFBB_Eefine PMICTUDDECFTNA_COP
efine PMIC_RG__GLTUDHPLBSCCURRENT_VTUDP32NSHIFT              
#define PMIC_RG__GLTUDHPLBSCCURRENT_VTUDP32NSG_LDO_VCN18_ULP_SHd4fine PMIC_RG_LDCNTUDHPRBSCCURRENT_VTUDP32NG_LDO_VCN18_OCFBB_Eefine PMICTUDDECFTNA_COP
efine PMIC_RG__GLTUDHPRBSCCURRENT_VTUDP32NSHIFT              
#define PMIC_RG__GLTUDHPRBSCCURRENT_VTUDP32NSG_LDO_VCN18_ULP_SHdne PMIC_RG_LDO_VCNTUDHPLOUTPWRUP_VTUDP32NG_LDO_VCN18_OCFBB_ENNefine PMICTUDDECFTNA_COPdefine PMIC_RG__GLTUDHPLOUTPWRUP_VTUDP32NSHIFT                
#define PMIC_RG__GLTUDHPLOUTPWRUP_VTUDP32NSG_LDO_VCN18_ULP_SHIF
efine PMIC_RG__GLTUDHPROUTPWRUP_VTUDP32NG_LDO_VCN18_OCFBB_ENNefine PMICTUDDECFTNA_COPdefine PMIC_RG__GLTUDHPROUTPWRUP_VTUDP32NSHIFT                
#define PMIC_RG__GLTUDHPROUTPWRUP_VTUDP32NSG_LDO_VCN18_ULP_SHIFdefine PMIC_RG__GLTUDHPLOUTAUXPWRUP_VTUDP32NG_LDO_VCN18_OCFBB_efine PMICTUDDECFTNA_COPdefine PMIC_RG__GLTUDHPLOUTAUXPWRUP_VTUDP32NSHIFT             
#define PMIC_RG_VCNTUDHPLOUTAUXPWRUP_VTUDP32NSG_LDO_VCN18_ULP_Sefine PMIC_RG_L_GLTUDHPROUTAUXPWRUP_VTUDP32NG_LDO_VCN18_OCFBB_efine PMICTUDDECFTNA_COPdefine PMIC_RG__GLTUDHPROUTAUXPWRUP_VTUDP32NSHIFT             
#define PMIC_RG_VCNTUDHPROUTAUXPWRUP_VTUDP32NSG_LDO_VCN18_ULP_S3fine PMIC_RG_L_GLHPLAUXFBRSWFENNVTUDP32NG_LDO_VCN18_OCFBB_ENNefine PMICTUDDECFTNA_COPdefine PMIC_RG__GLHPLAUXFBRSWFENNVTUDP32NSHIFT                
#define PMIC_RG__GLHPLAUXFBRSWFENNVTUDP32NSG_LDO_VCN18_ULP_SHIF4fine PMIC_RG_LDCNHPRAUXFBRSWFENNVTUDP32NG_LDO_VCN18_OCFBB_ENNefine PMICTUDDECFTNA_COPdefine PMIC_RG__GLHPRAUXFBRSWFENNVTUDP32NSHIFT                
#define PMIC_RG__GLHPRAUXFBRSWFENNVTUDP32NSG_LDO_VCN18_ULP_SHIFne PMIC_RG_LDO_VCNHPLSHORT2HPLAUXFENNVTUDP32NG_LDO_VCN18_OCFBBefine PMICTUDDECFTNA_COPdefine PMIC_RG__GLHPLSHORT2HPLAUXFENNVTUDP32NSHIFT            
#define PMIC_RG__GLHPLSHORT2HPLAUXFENNVTUDP32NSG_LDO_VCN18_ULP_6fine PMIC_RG_L_GLHPRSHORT2HPRAUXFENNVTUDP32NG_LDO_VCN18_OCFBBefine PMICTUDDECFTNA_COPdefine PMIC_RG__GLHPRSHORT2HPRAUXFENNVTUDP32NSHIFT            
#define PMIC_RG__GLHPRSHORT2HPRAUXFENNVTUDP32NSG_LDO_VCN18_ULP_7CFG_CLR_ADDR  VCNHPLOUTSTGCTRLHVTUDP32NG_LDO_VCN18_OCFBB_CFBBefine PMICTUDDECFTNA_COPdefine PMIC_RG__GLHPLOUTSTGCTRLHVTUDP32NSHIFT                 
#7CFG_CLR_ADDR  VCNHPLOUTSTGCTRLHVTUDP32NSG_LDO_VCN18_ULP_SHIFT8efine PMIC_RG_VCNHPROUTSTGCTRLHVTUDP32NG_LDO_VCN18_OCFBB_CFBBefine PMICTUDDECFTNA_COPdefine PMIC_RG__GLHPROUTSTGCTRLHVTUDP32NSHIFT                 
#7CFG_CLR_ADDR  VCNHPROUTSTGCTRLHVTUDP32NSG_LDO_VCN18_ULP_SHIFTdefine PMIC_RG_L_GLHPLOUTPUTSTBENH_VTUDP32NG_LDO_VCN18_OCFBB_ENefine PMICTUDDECFTNA_COPefine PMIC_RG_L_GLHPLOUTPUTSTBENH_VTUDP32NSHIFT               
#7CFG_CLR_ADDR  VCNHPLOUTPUTSTBENH_VTUDP32NSG_LDO_VCN18_ULP_SHI
efine PMIC_RG__GLHPROUTPUTSTBENH_VTUDP32NG_LDO_VCN18_OCFBB_ENefine PMICTUDDECFTNA_COPefine PMIC_RG_L_GLHPROUTPUTSTBENH_VTUDP32NSHIFT               
#7CFG_CLR_ADDR  VCNHPROUTPUTSTBENH_VTUDP32NSG_LDO_VCN18_ULP_SHI4fine PMIC_RG_LDCNTUDHPSTARTUP_VTUDP32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COPefine PMIC_RG_L_GLTUDHPSTARTUP_VTUDP32NSHIFT                  
#define PMIC_RG_VCNTUDHPSTARTUP_VTUDP32NSG_LDO_VCN18_ULP_SHIFT 7CFG_CLR_ADDR  VCNTUDREFN_DERESFENNVTUDP32NG_LDO_VCN18_OCFBB_Eefine PMICTUDDECFTNA_COPefine PMIC_RG_L_GLTUDREFN_DERESFENNVTUDP32NSHIFT              
#define PMIC_RG__GLTUDREFN_DERESFENNVTUDP32NSG_LDO_VCN18_ULP_SH8efine PMIC_RG_VCNHPINPUTSTBENH_VTUDP32NG_LDO_VCN18_OCFBB_ENENefine PMICTUDDECFTNA_COPefine PMIC_RG_L_GLHPINPUTSTBENH_VTUDP32NSHIFT                 
#define PMIC_RG__GLHPINPUTSTBENH_VTUDP32NSG_LDO_VCN18_ULP_SHIFT9CFG_CLR_ADDR  VCNHPINPUTRESET0_VTUDP32NG_LDO_VCN18_OCFBB_ENENefine PMICTUDDECFTNA_COPefine PMIC_RG_L_GLHPINPUTRESET0_VTUDP32NSHIFT                 
#define PMIC_RG__GLHPINPUTRESET0_VTUDP32NSG_LDO_VCN18_ULP_SHIFTd
efine PMIC_RG__GLHPOUTPUTRESET0_VTUDP32NG_LDO_VCN18_OCFBB_ENEefine PMICTUDDECFTNA_COPefine PMIC_RG_L_GLHPOUTPUTRESET0_VTUDP32NSHIFT                
#define PMIC_RG__GLHPOUTPUTRESET0_VTUDP32NSG_LDO_VCN18_ULP_SHIFddefine PMIC_RG__GLHPPSHORT2VCM_VTUDP32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COPefine PMIC_RG_L_GLHPPSHORT2VCM_VTUDP32NSHIFT                  
#7CFG_CLR_ADDR  VCNHPPSHORT2VCM_VTUDP32NSG_LDO_VCN18_ULP_SHIFT define PMIC_RG_L_GLTUDHPTRIMFENNVTUDP32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COPefine PMIC_RG_L_GLTUDHPTRIMFENNVTUDP32NSHIFT                  
#define PMIC_RG_VCNTUDHPTRIMFENNVTUDP32NSG_LDO_VCN18_ULP_SHIFT dne PMIC_RG_LDO_VCNTUDHPLTRIMFVTUDP32NG_LDO_VCN18_OCFBB_ENNENNNefine PMICTUDDECFTNA_COP3fine PMIC_RG_L_GLTUDHPLTRIMFVTUDP32NSHIFT                   1
#dFCFG_CLR_ADDR  VCNTUDHPLTRIMFVTUDP32NSG_LDO_VCN18_ULP_SHIFT   
efine PMIC_RG__GLTUDHPLFINETRIMFVTUDP32NG_LDO_VCN18_OCFBB_ENNefine PMICTUDDECFTNA_COP3fine PMIC_RG_L_GLTUDHPLFINETRIMFVTUDP32NSHIFT                
#7CFG_CLR_ADDR  VCNTUDHPLFINETRIMFVTUDP32NSG_LDO_VCN18_ULP_SHIFne PMIC_RG_LDO_VCNTUDHPRTRIMFVTUDP32NG_LDO_VCN18_OCFBB_ENNENNNefine PMICTUDDECFTNA_COP3fine PMIC_RG_L_GLTUDHPRTRIMFVTUDP32NSHIFT                   1
#dFCFG_CLR_ADDR  VCNTUDHPRTRIMFVTUDP32NSG_LDO_VCN18_ULP_SHIFT   8efine PMIC_RG_VCNTUDHPRFINETRIMFVTUDP32NG_LDO_VCN18_OCFBB_ENNefine PMICTUDDECFTNA_COP3fine PMIC_RG_L_GLTUDHPRFINETRIMFVTUDP32NSHIFT                
#7CFG_CLR_ADDR  VCNTUDHPRFINETRIMFVTUDP32NSG_LDO_VCN18_ULP_SHIFd3fine PMIC_RG_L_GLTUDHPDIFFINPBIASADJFVTUDP32NG_LDO_VCN18_OCFBefine PMICTUDDECFTNA_COP4fine PMIC_RG_LDCNTUDHPDIFFINPBIASADJFVTUDP32NSHIFT           
#7CFG_CLR_ADDR  VCNTUDHPDIFFINPBIASADJFVTUDP32NSG_LDO_VCN18_ULP
efine PMIC_RG__GLTUDHPLFCOMPRESSELHVTUDP32NG_LDO_VCN18_OCFBB_efine PMICTUDDECFTNA_COP4fine PMIC_RG_LDCNTUDHPLFCOMPRESSELHVTUDP32NSHIFT             
#7CFG_CLR_ADDR  VCNTUDHPLFCOMPRESSELHVTUDP32NSG_LDO_VCN18_ULP_S4fine PMIC_RG_LDCNTUDHPHFCOMPRESSELHVTUDP32NG_LDO_VCN18_OCFBB_efine PMICTUDDECFTNA_COP4fine PMIC_RG_LDCNTUDHPHFCOMPRESSELHVTUDP32NSHIFT             
#7CFG_CLR_ADDR  VCNTUDHPHFCOMPRESSELHVTUDP32NSG_LDO_VCN18_ULP_S8efine PMIC_RG_VCNTUDHPHFCOMPBUFGAINSELHVTUDP32NG_LDO_VCN18_OCefine PMICTUDDECFTNA_COP4fine PMIC_RG_LDCNTUDHPHFCOMPBUFGAINSELHVTUDP32NSHIFT         
#3fine PMIC_RG_L_GLTUDHPHFCOMPBUFGAINSELHVTUDP32NSG_LDO_VCN18_Udefine PMIC_RG_L_GLTUDHPCOMPFENNVTUDP32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COP4fine PMIC_RG_LDCNTUDHPCOMPFENNVTUDP32NSHIFT                  
#define PMIC_RG_VCNTUDHPCOMPFENNVTUDP32NSG_LDO_VCN18_ULP_SHIFT dne PMIC_RG_LDO_VCNTUDHPDECMGAINADJFVTUDP32NG_LDO_VCN18_OCFBNENefine PMICTUDDECFTNA_COPne PMIC_RG_LDO_VCNTUDHPDECMGAINADJFVTUDP32NSHIFT              
#7CFG_CLR_ADDR  VCNTUDHPDECMGAINADJFVTUDP32NSG_LDO_VCN18_ULP_SH_CFG_CLR_ADDR  VCNTUDHPDEDMGAINADJFVTUDP32NG_LDO_VCN18_OCFBNENefine PMICTUDDECFTNA_COPne PMIC_RG_LDO_VCNTUDHPDEDMGAINADJFVTUDP32NSHIFT              
#7CFG_CLR_ADDR  VCNTUDHPDEDMGAINADJFVTUDP32NSG_LDO_VCN18_ULP_SH4fine PMIC_RG_LDCNTUDHSPWRUP_VTUDP32NG_LDO_VCN18_OCFBB_ENNENNNefine PMICTUDDECFTNA_COP6fine PMIC_RG_L_GLTUDHSPWRUP_VTUDP32NSHIFT                    
#define PMIC_RG_VCNTUDHSPWRUP_VTUDP32NSG_LDO_VCN18_ULP_SHIFT _H_CFG_CLR_ADDR  VCNTUDHSPWRUP_IBIASIVTUDP32NG_LDO_VCN18_OCFBB_Nefine PMICTUDDECFTNA_COP6fine PMIC_RG_L_GLTUDHSPWRUP_IBIASIVTUDP32NSHIFT              
#define PMIC_RG_VCNTUDHSPWRUP_IBIASIVTUDP32NSG_LDO_VCN18_ULP_SFdefine PMIC_RG__GLTUDHSMUXINPUTSELHVTUDP32NG_LDO_VCN18_OCFBB_Nefine PMICTUDDECFTNA_COP6fine PMIC_RG_L_GLTUDHSMUXINPUTSELHVTUDP32NSHIFT              
#3fine PMIC_RG_L_GLTUDHSMUXINPUTSELHVTUDP32NSG_LDO_VCN18_ULP_SHefine PMIC_RG_L_GLTUDHSSCDISABLE_VTUDP32NG_LDO_VCN18_OCFBB_ENNefine PMICTUDDECFTNA_COP6fine PMIC_RG_L_GLTUDHSSCDISABLE_VTUDP32NSHIFT                
#define PMIC_RG_VCNTUDHSSCDISABLE_VTUDP32NSG_LDO_VCN18_ULP_SHIH4fine PMIC_RG_LDCNTUDHSBSCCURRENT_VTUDP32NG_LDO_VCN18_OCFBB_ENefine PMICTUDDECFTNA_COP6fine PMIC_RG_L_GLTUDHSBSCCURRENT_VTUDP32NSHIFT               
#define PMIC_RG_VCNTUDHSBSCCURRENT_VTUDP32NSG_LDO_VCN18_ULP_SHFne PMIC_RG_LDO_VCNTUDHSSTARTUP_VTUDP32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COP6fine PMIC_RG_L_GLTUDHSSTARTUP_VTUDP32NSHIFT                  
#define PMIC_RG_VCNTUDHSSTARTUP_VTUDP32NSG_LDO_VCN18_ULP_SHIFT 6fine PMIC_RG_L_GLHSOUTPUTSTBENH_VTUDP32NG_LDO_VCN18_OCFBB_ENNefine PMICTUDDECFTNA_COP6fine PMIC_RG_L_GLHSOUTPUTSTBENH_VTUDP32NSHIFT                
#define PMIC_RG__GLHSOUTPUTSTBENH_VTUDP32NSG_LDO_VCN18_ULP_SHIF7CFG_CLR_ADDR  VCNHSINPUTSTBENH_VTUDP32NG_LDO_VCN18_OCFBB_ENENefine PMICTUDDECFTNA_COP6fine PMIC_RG_L_GLHSINPUTSTBENH_VTUDP32NSHIFT                 
#define PMIC_RG__GLHSINPUTSTBENH_VTUDP32NSG_LDO_VCN18_ULP_SHIFT8efine PMIC_RG_VCNHSINPUTRESET0_VTUDP32NG_LDO_VCN18_OCFBB_ENENefine PMICTUDDECFTNA_COP6fine PMIC_RG_L_GLHSINPUTRESET0_VTUDP32NSHIFT                 
#define PMIC_RG__GLHSINPUTRESET0_VTUDP32NSG_LDO_VCN18_ULP_SHIFT9CFG_CLR_ADDR  VCNHSOUTPUTRESET0_VTUDP32NG_LDO_VCN18_OCFBB_ENEefine PMICTUDDECFTNA_COP6fine PMIC_RG_L_GLHSOUTPUTRESET0_VTUDP32NSHIFT                
#define PMIC_RG__GLHSOUTPUTRESET0_VTUDP32NSG_LDO_VCN18_ULP_SHIFd
efine PMIC_RG__GLHSOUT_SHORTVCM_VTUDP32NG_LDO_VCN18_OCFBB_ENNefine PMICTUDDECFTNA_COP6fine PMIC_RG_L_GLHSOUT_SHORTVCM_VTUDP32NSHIFT                
#define PMIC_RG__GLHSOUT_SHORTVCM_VTUDP32NSG_LDO_VCN18_ULP_SHIFddefine PMIC_RG__GLTUDLOLPWRUP_VTUDP32NG_LDO_VCN18_OCFBB_ENNENNefine PMICTUDDECFTNA_COP7CFG_CLR_ADDR  VCNTUDLOLPWRUP_VTUDP32NSHIFT                   
#define PMIC_RG_VCNTUDLOLPWRUP_VTUDP32NSG_LDO_VCN18_ULP_SHIFT __CFG_CLR_ADDR  VCNTUDLOLPWRUP_IBIASIVTUDP32NG_LDO_VCN18_OCFBB_efine PMICTUDDECFTNA_COP7CFG_CLR_ADDR  VCNTUDLOLPWRUP_IBIASIVTUDP32NSHIFT             
#define PMIC_RG_VCNTUDLOLPWRUP_IBIASIVTUDP32NSG_LDO_VCN18_ULP_Sdefine PMIC_RG_VCNTUDLOLMUXINPUTSELHVTUDP32NG_LDO_VCN18_OCFBB_efine PMICTUDDECFTNA_COP7CFG_CLR_ADDR  VCNTUDLOLMUXINPUTSELHVTUDP32NSHIFT             
#3fine PMIC_RG_L_GLTUDLOLMUXINPUTSELHVTUDP32NSG_LDO_VCN18_ULP_Sefine PMIC_RG_L_GLTUDLOLSCDISABLE_VTUDP32NG_LDO_VCN18_OCFBB_ENefine PMICTUDDECFTNA_COP7CFG_CLR_ADDR  VCNTUDLOLSCDISABLE_VTUDP32NSHIFT               
#define PMIC_RG_VCNTUDLOLSCDISABLE_VTUDP32NSG_LDO_VCN18_ULP_SHI4fine PMIC_RG_LDCNTUDLOLBSCCURRENT_VTUDP32NG_LDO_VCN18_OCFBB_Eefine PMICTUDDECFTNA_COP7CFG_CLR_ADDR  VCNTUDLOLBSCCURRENT_VTUDP32NSHIFT              
#define PMIC_RG__GLTUDLOLBSCCURRENT_VTUDP32NSG_LDO_VCN18_ULP_SHne PMIC_RG_LDO_VCNTUDLOSTARTUP_VTUDP32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COP7CFG_CLR_ADDR  VCNTUDLOSTARTUP_VTUDP32NSHIFT                  
#define PMIC_RG_VCNTUDLOSTARTUP_VTUDP32NSG_LDO_VCN18_ULP_SHIFT 6fine PMIC_RG_L_GLLOINPUTSTBENH_VTUDP32NG_LDO_VCN18_OCFBB_ENENefine PMICTUDDECFTNA_COP7CFG_CLR_ADDR  VCNLOINPUTSTBENH_VTUDP32NSHIFT                 
#define PMIC_RG__GLLOINPUTSTBENH_VTUDP32NSG_LDO_VCN18_ULP_SHIFT7CFG_CLR_ADDR  VCNLOOUTPUTSTBENH_VTUDP32NG_LDO_VCN18_OCFBB_ENNefine PMICTUDDECFTNA_COP7CFG_CLR_ADDR  VCNLOOUTPUTSTBENH_VTUDP32NSHIFT                
#define PMIC_RG__GLLOOUTPUTSTBENH_VTUDP32NSG_LDO_VCN18_ULP_SHIF8efine PMIC_RG_VCNLOINPUTRESET0_VTUDP32NG_LDO_VCN18_OCFBB_ENENefine PMICTUDDECFTNA_COP7CFG_CLR_ADDR  VCNLOINPUTRESET0_VTUDP32NSHIFT                 
#define PMIC_RG__GLLOINPUTRESET0_VTUDP32NSG_LDO_VCN18_ULP_SHIFT9CFG_CLR_ADDR  VCNLOOUTPUTRESET0_VTUDP32NG_LDO_VCN18_OCFBB_ENEefine PMICTUDDECFTNA_COP7CFG_CLR_ADDR  VCNLOOUTPUTRESET0_VTUDP32NSHIFT                
#define PMIC_RG__GLLOOUTPUTRESET0_VTUDP32NSG_LDO_VCN18_ULP_SHIFd
efine PMIC_RG__GLLOOUT_SHORTVCM_VTUDP32NG_LDO_VCN18_OCFBB_ENNefine PMICTUDDECFTNA_COP7CFG_CLR_ADDR  VCNLOOUT_SHORTVCM_VTUDP32NSHIFT                
#define PMIC_RG__GLLOOUT_SHORTVCM_VTUDP32NSG_LDO_VCN18_ULP_SHIFddefine PMIC_RG__GLTUDDACTPWRUP_VTUDP32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COP7CFG_CLR_ADDR  VCNTUDDACTPWRUP_VTUDP32NSHIFT                  
#define PMIC_RG_VCNTUDDACTPWRUP_VTUDP32NSG_LDO_VCN18_ULP_SHIF_Udefine PMIC_RG_L_GLTUD_DAC_PWT_UP_VT32NG_LDO_VCN18_OCFBB_ENNENNefine PMICTUDDECFTNA_COP7CFG_CLR_ADDR  VCNTUD_DAC_PWT_UP_VT32NSHIFT                   
#define PMIC_RG_VCNTUD_DAC_PWT_UP_VT32NSG_LDO_VCN18_ULP_SHIFT  d3fine PMIC_RG_L_GLTUDTRIMBUF_INPUTMUXSELHVTUDP32NG_LDO_VCN18_Oefine PMICTUDDECFTNA_COP8efine PMIC_RG_VCNTUDTRIMBUF_INPUTMUXSELHVTUDP32NSHIFT        
#Lfine PMIC_RG_LDCNTUDTRIMBUF_INPUTMUXSELHVTUDP32NSG_LDO_VCN18__CFG_CLR_ADDR  VCNTUDTRIMBUF_GAINSELHVTUDP32NG_LDO_VCN18_OC8_Oefine PMICTUDDECFTNA_COP8efine PMIC_RG_VCNTUDTRIMBUF_GAINSELHVTUDP32NSHIFT            
#3fine PMIC_RG_L_GLTUDTRIMBUF_GAINSELHVTUDP32NSG_LDO_VCN18_ULP_4fine PMIC_RG_LDCNTUDTRIMBUF_ENNVTUDP32NG_LDO_VCN18_OCFBB_ENNEefine PMICTUDDECFTNA_COP8efine PMIC_RG_VCNTUDTRIMBUF_ENNVTUDP32NSHIFT                 
#define PMIC_RG_VCNTUDTRIMBUF_ENNVTUDP32NSG_LDO_VCN18_ULP_SHIFT6fine PMIC_RG_L_GLTUDHPSPKDETIINPUTMUXSELHVTUDP32NG_LDO_VCN18_efine PMICTUDDECFTNA_COP8efine PMIC_RG_VCNTUDHPSPKDETIINPUTMUXSELHVTUDP32NSHIFT       
#3fine PMIC_RG_L_GLTUDHPSPKDETIINPUTMUXSELHVTUDP32NSG_LDO_VCN188efine PMIC_RG_VCNTUDHPSPKDETIOUTPUTMUXSELHVTUDP32NG_LDO_VCN18efine PMICTUDDECFTNA_COP8efine PMIC_RG_VCNTUDHPSPKDETIOUTPUTMUXSELHVTUDP32NSHIFT      
#3fine PMIC_RG_L_GLTUDHPSPKDETIOUTPUTMUXSELHVTUDP32NSG_LDO_VCN1d_CFG_CLR_ADDR  VCNTUDHPSPKDETIENNVTUDP32NG_LDO_VCN18_OCFBB_ENNefine PMICTUDDECFTNA_COP8efine PMIC_RG_VCNTUDHPSPKDETIENNVTUDP32NSHIFT                
#define PMIC_RG__GLTUDHPSPKDETIENNVTUDP32NSG_LDO_VCN18_ULP_SHIFdefine PMIC_RG_L_GLTBIDECFRSVD0_VT32NG_LDO_VCN18_OCFBB_ENNENNNNefine PMICTUDDECFTNA_COP9CFG_CLR_ADDR  VCNTBIDECFRSVD0_VT32NMICE3S9_OC_MODE_ADD    N1 
#DLfine PMIC_RG_LDCNTBIDECFRSVD0_VT32NSG_LDO_VCN18_ULP_SHIFT   i_CFG_CLR_ADDR  VCNTBIDECFRSVD0_VTUDP32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COP9CFG_CLR_ADDR  VCNTBIDECFRSVD0_VTUDP32NSHIFT                  
#DLfine PMIC_RG_LDCNTBIDECFRSVD0_VTUDP32NSG_LDO_VCN18_ULP_SHIF_U8efine PMIC_RG_VCNTBIDECFRSVD1_VTUDP32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COPd_CFG_CLR_ADDR  VCNTBIDECFRSVD1_VTUDP32NSHIFT                  
#DLfine PMIC_RG_LDCNTBIDECFRSVD1_VTUDP32NSG_LDO_VCN18_ULP_SHIF_U_CFG_CLR_ADDR  VCNTBIDECFRSVD2_VTUDP32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COPd_CFG_CLR_ADDR  VCNTBIDECFRSVD2_VTUDP32NSHIFT                  
#DLfine PMIC_RG_LDCNTBIDECFRSVD2_VTUDP32NSG_LDO_VCN18_ULP_SHIF_U8efine PMIC_RG_VCNTUDZCDMUXSELHVTUDP32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COPddefine PMIC_RG__GLTUDZCDMUXSELHVTUDP32NSHIFT                  
#7CFG_CLR_ADDR  VCNTUDZCDMUXSELHVTUDP32NSG_LDO_VCN18_ULP_SHIFT 
efine PMIC_RG__GLTUDZCDCLKSELHVTUDP32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COPddefine PMIC_RG__GLTUDZCDCLKSELHVTUDP32NSHIFT                  
#define PMIC_RG_VCNTUDZCDCLKSELHVTUDP32NSG_LDO_VCN18_ULP_SHIFT 3fine PMIC_RG_L_GLTUDBIASADJF0_VTUDP32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COPddefine PMIC_RG__GLTUDBIASADJF0_VTUDP32NSHIFT                  
#dLDfine PMIC_RG_LVCNTUDBIASADJF0_VTUDP32NSG_LDO_VCN18_ULP_SHIFT 7CFG_CLR_ADDR  VCNTUDBIASADJF1_VTUDP32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COPdefine PMIC_RG_L_GLTUDBIASADJF1_VTUDP32NSHIFT                  
#DLfine PMIC_RG_LDCNTUDBIASADJF1_VTUDP32NSG_LDO_VCN18_ULP_SHIFT 
efine PMIC_RG__GLTUDIBIASPWRDNNVTUDP32NG_LDO_VCN18_OCFBB_ENNEefine PMICTUDDECFTNA_COPdefine PMIC_RG_L_GLTUDIBIASPWRDNNVTUDP32NSHIFT                 
#define PMIC_RG_VCNTUDIBIASPWRDNNVTUDP32NSG_LDO_VCN18_ULP_SHIFT8efine PMIC_RG_VCNRSTB_DECODER_VT32NG_LDO_VCN18_OCFBB_ENNENNNNefine PMICTUDDECFTNA_COPd3fine PMIC_RG_L_GLRSTB_DECODER_VT32NMICE3S9_OC_MODE_ADD    N1 
#define PMIC_RG_VCNRSTB_DECODER_VT32NSG_LDO_VCN18_ULP_SHIFT   i_CFG_CLR_ADDR  VCNSELHDECODER_96K_VT32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COPd3fine PMIC_RG_L_GLSELHDECODER_96K_VT32NSHIFT                  
#define PMIC_RG_VCNSELHDECODER_96K_VT32NSG_LDO_VCN18_ULP_SHIFT define PMIC_RG_VCNSELHDELAY_VCORE_G_LDO_VCN18_OCFBB_ENNENBB_ENefine PMICTUDDECFTNA_COPd3fine PMIC_RG_L_GLSELHDELAY_VCORE_SHIFT                  NN   
#define PMIC_RG_VCNSELHDELAY_VCORE_SG_LDO_VCN18_ULP_SHIFT   ie efine PMIC_RG_L_GLTUDGLB_PWRDNNVT32NG_LDO_VCN18_OCFBB_ENNENNNNefine PMICTUDDECFTNA_COPd3fine PMIC_RG_L_GLTUDGLB_PWRDNNVT32NMICE3S9_OC_MODE_ADD    N1 
#define PMIC_RG_VCNTUDGLB_PWRDNNVT32NSG_LDO_VCN18_ULP_SHIFT   i4fine PMIC_RG_LVCNTUDGLB_LP_VOWFENNVT32NG_LDO_VCN18_OCFBB_ENNEefine PMICTUDDECFTNA_COPd3fine PMIC_RG_L_GLTUDGLB_LP_VOWFENNVT32NSHIFT                 
#define PMIC_RG_VCNTUDGLB_LP_VOWFENNVT32NSG_LDO_VCN18_ULP_SHIFTne PMIC_RG_LDO_VCNTUDGLB_LP2_VOWFENNVT32NG_LDO_VCN18_OCFBB_ENNefine PMICTUDDECFTNA_COPd3fine PMIC_RG_L_GLTUDGLB_LP2_VOWFENNVT32NSHIFT                
#define PMIC_RG_VCNTUDGLB_LP2_VOWFENNVT32NSG_LDO_VCN18_ULP_SHIF6fine PMIC_RG_L_GLLCLDOHDECFENNVT32NG_LDO_VCN18_OCFBB_ENNE_ENNefine PMICTUDDECFTNA_COPd4fine PMIC_RG_LVCNLCLDOHDECFENNVT32NMICE3S9_OC_MODE_ADD    N1 
#define PMIC_RG_VCNLCLDOHDECFENNVT32NSG_LDO_VCN18_ULP_SHIFT   i_CFG_CLR_ADDR  VCNLCLDOHDECFPDDISFENNVT18_G_LDO_VCN18_OCFBB_ENefine PMICTUDDECFTNA_COPd4fine PMIC_RG_LVCNLCLDOHDECFPDDISFENNVT18_SHIFT               
#define PMIC_RG_VCNLCLDOHDECFPDDISFENNVT18_SG_LDO_VCN18_ULP_SHIdefine PMIC_RG_VCNLCLDOHDECFREMOTE_SENSENVT18_G_LDO_VCN18_OCFBefine PMICTUDDECFTNA_COPd4fine PMIC_RG_LVCNLCLDOHDECFREMOTE_SENSENVT18_SHIFT           
#define PMIC_RG_VCNLCLDOHDECFREMOTE_SENSENVT18_SG_LDO_VCN18_ULPefine PMIC_RG_L_GLNVREGFENNVTUDP32NG_LDO_VCN18_OCFBB_ENNENOCFBefine PMICTUDDECFTNA_COPd4fine PMIC_RG_LVCNNVREGFENNVTUDP32NSHIFT                  NN  
#define PMIC_RG_VCNNVREGFENNVTUDP32NSG_LDO_VCN18_ULP_SHIFT   ie4fine PMIC_RG_LVCNNVREGFPULL0V_VTUDP32NG_LDO_VCN18_OCFBB_ENNENefine PMICTUDDECFTNA_COPd4fine PMIC_RG_LVCNNVREGFPULL0V_VTUDP32NSHIFT                  
#define PMIC_RG_VCNNVREGFPULL0V_VTUDP32NSG_LDO_VCN18_ULP_SHIFT ne PMIC_RG_LDO_VCNTUDPMUFRSVDNVT18_G_LDO_VCN18_OCFBB_ENB_ENNENefine PMICTUDDECFTNA_COPd4fine PMIC_RG_LVCNTUDPMUFRSVDNVT18_SHIFT                  NN  
#DLfine PMIC_RG_LDCNTUDPMUFRSVDNVT18_SG_LDO_VCN18_ULP_SHIFT   ie8efine PMIC_RG_TUDZCDFTNA_IDFT                _RG_G__RGNNN_N_Cefine PMICTUDZCDFDSN_IDCFG_CLR_ADDR  TUDZCDFTNA_IDFSHIFT                   1ie NeNee
#LDfine PMIC_RG_LTUDZCDFTNA_IDFSG_LDO_VCN18_ULP_SHIFT       1111_CFG_CLR_ADDR  TUDZCDFDIG_IDFT                _RG_G__RGNNN_N_Cefine PMICTUDZCDFDSN_IDCFG_CLR_ADDR  TUDZCDFDIG_IDFSHIFT                   1ie NeNee
#LDfine PMIC_RG_LTUDZCDFDIG_IDFSG_LDO_VCN18_ULP_SHIFT       11118efine PMIC_RG_TUDZCDFTNA_MINOR_REV_G_LDO_VCN18_OCFBB_EBB_EN_Cefine PMICTUDZCDFDSN_REV_CFG_CLR_ADDR  TUDZCDFTNA_MINOR_REV_MICE3S9_OC_MODE_ADD    N1 
#Dfine PMIC_RG_LTUDZCDFTNA_MINOR_REV_SG_LDO_VCN18_ULP_SHIFT   i_CFG_CLR_ADDR  TUDZCDFTNA_MAJOR_REV_G_LDO_VCN18_OCFBB_EBB_EN_Cefine PMICTUDZCDFDSN_REV_CFG_CLR_ADDR  TUDZCDFTNA_MAJOR_REV_MICE3S9_OC_MODE_ADD    N1 
#Dfine PMIC_RG_LTUDZCDFTNA_MAJOR_REV_SG_LDO_VCN18_ULP_SHIFT   i4fine PMIC_RG_LTUDZCDFDIG_MINOR_REV_G_LDO_VCN18_OCFBB_EBB_EN_Cefine PMICTUDZCDFDSN_REV_CFG_CLR_ADDR  TUDZCDFDIG_MINOR_REV_MICE3S9_OC_MODE_ADD    N1 
#Dfine PMIC_RG_LTUDZCDFDIG_MINOR_REV_SG_LDO_VCN18_ULP_SHIFT   i8efine PMIC_RG_TUDZCDFDIG_MAJOR_REV_G_LDO_VCN18_OCFBB_EBB_EN_Cefine PMICTUDZCDFDSN_REV_CFG_CLR_ADDR  TUDZCDFDIG_MAJOR_REV_MICE3S9_OC_MODE_ADD    N1 
#Dfine PMIC_RG_LTUDZCDFDIG_MAJOR_REV_SG_LDO_VCN18_ULP_SHIFT   idefine PMIC_RG_LTUDZCDFDSN_CBSHT              _RG_    __NN_G C_efine PMICTUDZCDFDSN_DBIfine PMIC_RG_LTUDZCDFDSN_CBSHSHIFT                   1ie NNee
#3fine PMIC_RG_LTUDZCDFDSN_CBSHSG_LDO_VCN18_ULP_SHIFT   ie NNee
efine PMIC_RG_TUDZCDFDSN_BIXHT              _RG_    __NN_G C_efine PMICTUDZCDFDSN_DBIfine PMIC_RG_LTUDZCDFDSN_BIXHSHIFT                   1ie NNee
#3fine PMIC_RG_LTUDZCDFDSN_BIXHSG_LDO_VCN18_ULP_SHIFT   ie NNeeefine PMIC_RG_LTUDZCDFDSN_ESPNG_LDO_VCN18_OCFBB_ENNENN_OCFBB__efine PMICTUDZCDFDSN_DBIfine PMIC_RG_LTUDZCDFDSN_ESPNSHIFT                   1ie NNee
#DFfine PMIC_RG_LTUDZCDFDSN_ESPNSG_LDO_VCN18_ULP_SHIFT    _U 1ie8efine PMIC_RG_TUDZCDFDSN_FPING_LDO_VCN18_OCFBB_ENNENN_OCFBB__efine PMICTUDZCDFDSN_FPIefine PMIC_RG_TUDZCDFDSN_FPINSHIFT                   1ie NNee
#DFfine PMIC_RG_LTUDZCDFDSN_FPINSG_LDO_VCN18_ULP_SHIFT   ie NNee
efine PMIC_RG__GLTUDZCDENABLE_G_LDO_VCN18_OCFBB_EBB_EN_C_B_N_efine PMICZCDFCOP
efine PMIC_RG__GLTUDZCDENABLE_SHIFT                  NN    1i
#define PMIC_RG__GLTUDZCDENABLE_SG_LDO_VCN18_ULP_SHIFT   ie NNe
efine PMIC_RG__GLTUDZCDGAINSTEPTIME_G_LDO_VCN18_OCFBB_EBB_EN_efine PMICZCDFCOP
efine PMIC_RG__GLTUDZCDGAINSTEPTIME_SHIFT                    
#7CFG_CLR_ADDR  VCNTUDZCDGAINSTEPTIME_SG_LDO_VCN18_ULP_SHIFT   define PMIC_RG__GLTUDZCDGAINSTEPSIZE_G_LDO_VCN18_OCFBB_EBB_EN_efine PMICZCDFCOP
efine PMIC_RG__GLTUDZCDGAINSTEPSIZE_SHIFT                    
#3fine PMIC_RG_L_GLTUDZCDGAINSTEPSIZE_SG_LDO_VCN18_ULP_SHIFT   4fine PMIC_RG_LVCNTUDZCDTIMEOUTMODESELHT              _RG_    efine PMICZCDFCOP
efine PMIC_RG__GLTUDZCDTIMEOUTMODESELHSHIFT                  
#define PMIC_RG_VCNTUDZCDTIMEOUTMODESELHSG_LDO_VCN18_ULP_SHIFT 6fine PMIC_RG_L_GLAUDLOLGAINFT                _RG_G__RGNNN_N_Cefine PMICZCDFCOPdefine PMIC_RG__GLTUDLOLGAINFSHIFT                   1ie NeNee
#dFCFG_CLR_ADDR  VCNTUDLOLGAINFSG_LDO_VCN18_ULP_SHIFT       1111_CFG_CLR_ADDR  VCNTUDLORGAINFT                _RG_G__RGNNN_N_Cefine PMICZCDFCOPdefine PMIC_RG__GLTUDLORGAINFSHIFT                   1ie NeNee
#dFCFG_CLR_ADDR  VCNTUDLORGAINFSG_LDO_VCN18_ULP_SHIFT       11117CFG_CLR_ADDR  VCNTUDHPLGAINFT                _RG_G__RGNNN_N_Cefine PMICZCDFCOPefine PMIC_RG_L_GLTUDHPLGAINFSHIFT                   1ie NeNee
#dFCFG_CLR_ADDR  VCNTUDHPLGAINFSG_LDO_VCN18_ULP_SHIFT       1111_CFG_CLR_ADDR  VCNTUDHPRGAINFT                _RG_G__RGNNN_N_Cefine PMICZCDFCOPefine PMIC_RG_L_GLTUDHPRGAINFSHIFT                   1ie NeNee
#dFCFG_CLR_ADDR  VCNTUDHPRGAINFSG_LDO_VCN18_ULP_SHIFT       11117CFG_CLR_ADDR  VCNTUDHSGAINFT                _RG_G__RGNNN_N_CCefine PMICZCDFCOP3fine PMIC_RG_L_GLTUDHSGAINFSHIFT                   1ie NeNeee
#dFCFG_CLR_ADDR  VCNTUDHSGAINFSG_LDO_VCN18_ULP_SHIFT       1111 
efine PMIC_RG__GLTUDIVLGAINFT                _RG_G__RGNNN_N_Cefine PMICZCDFCOP4fine PMIC_RG_LVCNTUDIVLGAINFSHIFT                   1ie NeNee
#7CFG_CLR_ADDR  VCNTUDIVLGAINFSG_LDO_VCN18_ULP_SHIFT       1111_CFG_CLR_ADDR  VCNTUDIVRGAINFT                _RG_G__RGNNN_N_Cefine PMICZCDFCOP4fine PMIC_RG_LVCNTUDIVRGAINFSHIFT                   1ie NeNee
#7CFG_CLR_ADDR  VCNTUDIVRGAINFSG_LDO_VCN18_ULP_SHIFT       11118efine PMIC_RG_VCNTUDINTGAIN1NG_LDO_VCN18_OCFBB_ENNENN_OCFBB__efine PMICZCDFCOPne PMIC_RG_LDO_VCNTUDINTGAIN1NSHIFT                   1ie NNee
#3FCFG_CLR_ADDR  VCNTUDINTGAIN1NSG_LDO_VCN18_ULP_SHIFT   ie NNee
efine PMIC_RG__GLTUDINTGAIN2NG_LDO_VCN18_OCFBB_ENNENOCFBFBB__efine PMICZCDFCOPne PMIC_RG_LDO_VCNTUDINTGAIN2NSHIFT                  NN   NNee
#3FCFG_CLR_ADDR  VCNTUDINTGAIN2NSG_LDO_VCN18_ULP_SHIFT   ieeeeee8efine PMIC_RG_TCCDETFTNA_IDFT                _RG_G__RGNNN_N_Cefine PMICTCCDETFDSN_DIG_IDefine PMIC_RG_TCCDETFTNA_IDFSHIFT                   1ie NeNee
#LDfine PMIC_RG_LTCCDETFTNA_IDFSG_LDO_VCN18_ULP_SHIFT       1111_CFG_CLR_ADDR  TCCDETFDIG_IDFT                _RG_G__RGNNN_N_Cefine PMICTCCDETFDSN_DIG_IDefine PMIC_RG_TCCDETFDIG_IDFSHIFT                   1ie NeNee
#LDfine PMIC_RG_LTCCDETFDIG_IDFSG_LDO_VCN18_ULP_SHIFT       11118efine PMIC_RG_TCCDETFTNA_MINOR_REV_G_LDO_VCN18_OCFBB_EBB_EN_Cefine PMICTCCDETFDSN_DIG_REV_CFG_CLR_ADDR  TCCDETFTNA_MINOR_REV_MICE3S9_OC_MODE_ADD    N1 
#Dfine PMIC_RG_LTCCDETFTNA_MINOR_REV_SG_LDO_VCN18_ULP_SHIFT   i_CFG_CLR_ADDR  TCCDETFTNA_MAJOR_REV_G_LDO_VCN18_OCFBB_EBB_EN_Cefine PMICTCCDETFDSN_DIG_REV_CFG_CLR_ADDR  TCCDETFTNA_MAJOR_REV_MICE3S9_OC_MODE_ADD    N1 
#Dfine PMIC_RG_LTCCDETFTNA_MAJOR_REV_SG_LDO_VCN18_ULP_SHIFT   i4fine PMIC_RG_LTCCDETFDIG_MINOR_REV_G_LDO_VCN18_OCFBB_EBB_EN_Cefine PMICTCCDETFDSN_DIG_REV_CFG_CLR_ADDR  TCCDETFDIG_MINOR_REV_MICE3S9_OC_MODE_ADD    N1 
#Dfine PMIC_RG_LTCCDETFDIG_MINOR_REV_SG_LDO_VCN18_ULP_SHIFT   i8efine PMIC_RG_TCCDETFDIG_MAJOR_REV_G_LDO_VCN18_OCFBB_EBB_EN_Cefine PMICTCCDETFDSN_DIG_REV_CFG_CLR_ADDR  TCCDETFDIG_MAJOR_REV_MICE3S9_OC_MODE_ADD    N1 
#Dfine PMIC_RG_LTCCDETFDIG_MAJOR_REV_SG_LDO_VCN18_ULP_SHIFT   idefine PMIC_RG_LTCCDETFDSN_CBSHT              _RG_    __NN_G C_efine PMICTCCDETFDSN_DBIfine PMIC_RG_LTCCDETFDSN_CBSHSHIFT                   1ie NNee
#3fine PMIC_RG_LTCCDETFDSN_CBSHSG_LDO_VCN18_ULP_SHIFT   ie NNee
efine PMIC_RG_TCCDETFDSN_BIXHT              _RG_    __NN_G C_efine PMICTCCDETFDSN_DBIfine PMIC_RG_LTCCDETFDSN_BIXHSHIFT                   1ie NNee
#3fine PMIC_RG_LTCCDETFDSN_BIXHSG_LDO_VCN18_ULP_SHIFT   ie NNeeefine PMIC_RG_LTCCDETFESPNG_LDO_VCN18_OCFBB_ENNENN_OCFBB__G C_efine PMICTCCDETFDSN_DBIfine PMIC_RG_LTCCDETFESPNSHIFT                   1ie NNeeNNee
#LDfine PMIC_RG_LTCCDETFESPNSG_LDO_VCN18_ULP_SHIFT    _U 1ieeeee8efine PMIC_RG_TCCDETFDSN_FPING_LDO_VCN18_OCFBB_ENNENN_OCFBB__efine PMICTCCDETFDSN_FPIefine PMIC_RG_TCCDETFDSN_FPINSHIFT                   1ie NNee
#DFfine PMIC_RG_LTCCDETFDSN_FPINSG_LDO_VCN18_ULP_SHIFT   ie NNee
efine PMIC_RG_TCCDETFAUXADC_SELHT              _RG_    __BB_Nefine PMICTCCDETFCOP
efine PMIC_RG_TCCDETFAUXADC_SELHSHIFT                   1ie N
#define PMIC_RG_TCCDETFAUXADC_SELHSG_LDO_VCN18_ULP_SHIFT   ie N
efine PMIC_RG_TCCDETFAUXADC_SW_G_LDO_VCN18_OCFBB_EBB_EN_C_B_Nefine PMICTCCDETFCOP
efine PMIC_RG_TCCDETFAUXADC_SW_SHIFT                   1NeeeN
#define PMIC_RG_TCCDETFAUXADC_SW_SG_LDO_VCN18_ULP_SHIFT   ie NNdefine PMIC_RG_TCCDETFTESTFGUXADC_G_LDO_VCN18_OCFBB_ENNENBB_ENefine PMICTCCDETFCOP
efine PMIC_RG_TCCDETFTESTFGUXADC_SHIFT                  NN   
#define PMIC_RG_TCCDETFTESTFGUXADC_SG_LDO_VCN18_ULP_SHIFT   ie efine PMIC_RG_LTCCDETFAUXADC_TNASWCTRLHSELHT              _RG_efine PMICTCCDETFCOP
efine PMIC_RG_TCCDETFAUXADC_TNASWCTRLHSELHSHIFT              
#define PMIC_RG_TCCDETFAUXADC_TNASWCTRLHSELHSG_LDO_VCN18_ULP_SH8efine PMIC_RG_TUDTCCDETAUXADCSWCTRLHSELHT              _RG_G_efine PMICTCCDETFCOP
efine PMIC_RG_TUDTCCDETAUXADCSWCTRLHSELHSHIFT                
#define PMIC_RG_TUDTCCDETAUXADCSWCTRLHSELHSG_LDO_VCN18_ULP_SHIF9efine PMIC_RG_TUDTCCDETAUXADCSWCTRLHSW_G_LDO_VCN18_OCFBB_EBB_efine PMICTCCDETFCOP
efine PMIC_RG_TUDTCCDETAUXADCSWCTRLHSW_SHIFT                 
#define PMIC_RG_TUDTCCDETAUXADCSWCTRLHSW_SG_LDO_VCN18_ULP_SHIFTd_CFG_CLR_ADDR  TCCDETFTESTFGNA_G_LDO_VCN18_OCFBB_EBB_EN_C_B_N_efine PMICTCCDETFCOP
efine PMIC_RG_TCCDETFTESTFGNA_MAIFT                  NN    1i
#define PMIC_RG_TCCDETFTESTFGNA_SG_LDO_VCN18_ULP_SHIFT   ie NNeddefine PMIC_RG__GLTUDTCCDETRSV_G_LDO_VCN18_OCFBB_EBB_EN_C_B_N_efine PMICTCCDETFCOP
efine PMIC_RG__GLTUDTCCDETRSV_MAIFT                  NN    1i
#3fine PMIC_RG_L_GLTUDTCCDETRSV_SG_LDO_VCN18_ULP_SHIFT   ie NNed3fine PMIC_RG_LTCCDETFSWFENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_N_efine PMICTCCDETFCOPdefine PMIC_RG_TCCDETFSWFENNSHIFT                  NN    1i 1i
#define PMIC_RG_TCCDETFSWFENNSG_LDO_VCN18_ULP_SHIFT    _U 1i  N
efine PMIC_RG_TCCDETFSEQFIIIT_G_LDO_VCN18_OCFBB_EBB_EN_C_B_N_efine PMICTCCDETFCOPdefine PMIC_RG_TCCDETFSEQFIIIT_MAIFT                  NN    1i
#define PMIC_RG_TCCDETFSEQFIIIT_SG_LDO_VCN18_ULP_SHIFT   ie NNedfine PMIC_RG_LTCCDETFEINT0FSWFENNG_LDO_VCN18_OCFBB_ENNENN_OCFefine PMICTCCDETFCOPdefine PMIC_RG_TCCDETFEINT0FSWFENNSHIFT                  NN   
#define PMIC_RG_TCCDETFEINT0FSWFENNSG_LDO_VCN18_ULP_SHIFT   ie efine PMIC_RG_LTCCDETFEINT0FSEQFIIIT_G_LDO_VCN18_OCFBB_EBB_EN_efine PMICTCCDETFCOPdefine PMIC_RG_TCCDETFEINT0FSEQFIIIT_MAIFT                  NN
#define PMIC_RG_TCCDETFEINT0FSEQFIIIT_SG_LDO_VCN18_ULP_SHIFT   3fine PMIC_RG_LTCCDETFEINT1FSWFENNG_LDO_VCN18_OCFBB_ENNENN_OCFefine PMICTCCDETFCOPdefine PMIC_RG_TCCDETFEINT1FSWFENNSHIFT                  NN   
#define PMIC_RG_TCCDETFEINT1FSWFENNSG_LDO_VCN18_ULP_SHIFT   ie 4fine PMIC_RG_LTCCDETFEINT1FSEQFIIIT_G_LDO_VCN18_OCFBB_EBB_EN_efine PMICTCCDETFCOPdefine PMIC_RG_TCCDETFEINT1FSEQFIIIT_MAIFT                  NN
#define PMIC_RG_TCCDETFEINT1FSEQFIIIT_SG_LDO_VCN18_ULP_SHIFT   5efine PMIC_RG_TCCDETFEINT0FINVERTERFSWFENNG_LDO_VCN18_OCFBB_Eefine PMICTCCDETFCOPdefine PMIC_RG_TCCDETFEINT0FINVERTERFSWFENNSHIFT              
#define PMIC_RG_TCCDETFEINT0FINVERTERFSWFENNSG_LDO_VCN18_ULP_SH6efine PMIC_RG_TCCDETFEINT0FINVERTERFSEQFIIIT_G_LDO_VCN18_OCFBefine PMICTCCDETFCOPdefine PMIC_RG_TCCDETFEINT0FINVERTERFSEQFIIIT_MAIFT           
#define PMIC_RG_TCCDETFEINT0FINVERTERFSEQFIIIT_SG_LDO_VCN18_ULP7efine PMIC_RG_TCCDETFEINT1FINVERTERFSWFENNG_LDO_VCN18_OCFBB_Eefine PMICTCCDETFCOPdefine PMIC_RG_TCCDETFEINT1FINVERTERFSWFENNSHIFT              
#define PMIC_RG_TCCDETFEINT1FINVERTERFSWFENNSG_LDO_VCN18_ULP_SH8efine PMIC_RG_TCCDETFEINT1FINVERTERFSEQFIIIT_G_LDO_VCN18_OCFBefine PMICTCCDETFCOPdefine PMIC_RG_TCCDETFEINT1FINVERTERFSEQFIIIT_MAIFT           
#define PMIC_RG_TCCDETFEINT1FINVERTERFSEQFIIIT_SG_LDO_VCN18_ULP9efine PMIC_RG_TCCDETFEINT0FMFSWFENNG_LDO_VCN18_OCFBB_ENNENN_Oefine PMICTCCDETFCOPdefine PMIC_RG_TCCDETFEINT0FMFSWFENNSHIFT                  NN 
#define PMIC_RG_TCCDETFEINT0FMFSWFENNSG_LDO_VCN18_ULP_SHIFT   id_CFG_CLR_ADDR  TCCDETFEINT1FMFSWFENNG_LDO_VCN18_OCFBB_ENNENN_Oefine PMICTCCDETFCOPdefine PMIC_RG_TCCDETFEINT1FMFSWFENNSHIFT                  NN 
#define PMIC_RG_TCCDETFEINT1FMFSWFENNSG_LDO_VCN18_ULP_SHIFT   iddefine PMIC_RG_TCCDETFEINTFMFDETECTFENNG_LDO_VCN18_OCFBB_ENNENefine PMICTCCDETFCOPdefine PMIC_RG_TCCDETFEINTFMFDETECTFENNSHIFT                  
#define PMIC_RG_TCCDETFEINTFMFDETECTFENNSG_LDO_VCN18_ULP_SHIF_Udefine PMIC_RG_LTCCDETFCMP_PWMFENNG_LDO_VCN18_OCFBB_ENNENN_OCFNefine PMICTCCDETFCOPefine PMIC_RG_LTCCDETFCMP_PWMFENNSHIFT                   1ie N
#define PMIC_RG_TCCDETFCMP_PWMFENNSG_LDO_VCN18_ULP_SHIFT   ie N
efine PMIC_RG_TCCDETFVTH_PWMFENNG_LDO_VCN18_OCFBB_ENNENN_OCFNefine PMICTCCDETFCOPefine PMIC_RG_LTCCDETFVTH_PWMFENNSHIFT                   1ie N
#define PMIC_RG_TCCDETFVTH_PWMFENNSG_LDO_VCN18_ULP_SHIFT   ie Ndefine PMIC_RG_TCCDETFMBIASIPWMFENNG_LDO_VCN18_OCFBB_ENNENN_OCefine PMICTCCDETFCOPefine PMIC_RG_LTCCDETFMBIASIPWMFENNSHIFT                  NN  
#define PMIC_RG_TCCDETFMBIASIPWMFENNSG_LDO_VCN18_ULP_SHIFT   ieefine PMIC_RG_LTCCDETFEINTFENNPWMFENNG_LDO_VCN18_OCFBB_ENNENN_efine PMICTCCDETFCOPefine PMIC_RG_LTCCDETFEINTFENNPWMFENNMAIFT                  NN
#define PMIC_RG_TCCDETFEINTFENNPWMFENNSG_LDO_VCN18_ULP_SHIFT   3fine PMIC_RG_LTCCDETFEINTFCMPENNPWMFENNG_LDO_VCN18_OCFBB_ENNEefine PMICTCCDETFCOPefine PMIC_RG_LTCCDETFEINTFCMPENNPWMFENNSHIFT                 
#define PMIC_RG_TCCDETFEINTFCMPENNPWMFENNSG_LDO_VCN18_ULP_SHIFT4fine PMIC_RG_LTCCDETFEINTFCMPMENNPWMFENNG_LDO_VCN18_OCFBB_ENNefine PMICTCCDETFCOPefine PMIC_RG_LTCCDETFEINTFCMPMENNPWMFENNSHIFT                
#define PMIC_RG_TCCDETFEINTFCMPMENNPWMFENNSG_LDO_VCN18_ULP_SHIF5efine PMIC_RG_TCCDETFEINT_CTURBONPWMFENNG_LDO_VCN18_OCFBB_ENNefine PMICTCCDETFCOPefine PMIC_RG_LTCCDETFEINTFCTURBONPWMFENNSHIFT                
#define PMIC_RG_TCCDETFEINTFCTURBONPWMFENNSG_LDO_VCN18_ULP_SHIF6fine PMIC_RG_LTCCDETFCMP_PWMFIDLE_G_LDO_VCN18_OCFBB_EBB_EN_C_efine PMICTCCDETFCOPefine PMIC_RG_LTCCDETFCMP_PWMFIDLE_SHIFT                  NN  
#define PMIC_RG_TCCDETFCMP_PWMFIDLE_SG_LDO_VCN18_ULP_SHIFT   ie8efine PMIC_RG_TCCDETFVTH_PWMFIDLE_G_LDO_VCN18_OCFBB_EBB_EN_C_efine PMICTCCDETFCOPefine PMIC_RG_LTCCDETFVTH_PWMFIDLE_SHIFT                  NN  
#define PMIC_RG_TCCDETFVTH_PWMFIDLE_SG_LDO_VCN18_ULP_SHIFT   ie9efine PMIC_RG_TCCDETFMBIASIPWMFIDLE_G_LDO_VCN18_OCFBB_EBB_EN_efine PMICTCCDETFCOPefine PMIC_RG_LTCCDETFMBIASIPWMFIDLE_SHIFT                  NN
#define PMIC_RG_TCCDETFMBIASIPWMFIDLE_SG_LDO_VCN18_ULP_SHIFT   d_CFG_CLR_ADDR  TCCDETFEINT0FCMPENNPWMFIDLE_G_LDO_VCN18_OCFBB_Eefine PMICTCCDETFCOPefine PMIC_RG_LTCCDETFEINT0FCMPENNPWMFIDLE_SHIFT              
#define PMIC_RG_TCCDETFEINT0FCMPENNPWMFIDLE_SG_LDO_VCN18_ULP_SFddefine PMIC_RG_TCCDETFEINT1FCMPENNPWMFIDLE_G_LDO_VCN18_OCFBB_Eefine PMICTCCDETFCOPefine PMIC_RG_LTCCDETFEINT1FCMPENNPWMFIDLE_SHIFT              
#define PMIC_RG_TCCDETFEINT1FCMPENNPWMFIDLE_SG_LDO_VCN18_ULP_SFdefine PMIC_RG_LTCCDETFPWMFENNSW_G_LDO_VCN18_OCFBB_EBB_EN_C_B_Nefine PMICTCCDETFCOPefine PMIC_RG_LTCCDETFPWMFENNSW_SHIFT                   1NeeeN
#define PMIC_RG_TCCDETFPWMFENNSW_SG_LDO_VCN18_ULP_SHIFT   ie NNd3fine PMIC_RG_LTCCDETFPWMFENNSELHT              _RG_    __BB_Nefine PMICTCCDETFCOPefine PMIC_RG_LTCCDETFPWMFENNSELHSHIFT                   1ie N
#3fine PMIC_RG_LTCCDETFPWMFENNSELHSG_LDO_VCN18_ULP_SHIFT   ie Nd4fine PMIC_RG_LTCCDETFPWMFWIDTH_G_LDO_VCN18_OCFBB_EBB_EN_C_B_Nefine PMICTCCDETFCOP3fine PMIC_RG_LTCCDETFPWMFWIDTH_SHIFT                   1NeeeN
#FFDFfine PMIC_RG_LTCCDETFPWMFWIDTH_SG_LDO_VCN18_ULP_SHIFT   ie NN_CFG_CLR_ADDR  TCCDETFPWMFTHRESH_G_LDO_VCN18_OCFBB_EBB_EN_C_B_efine PMICTCCDETFCOP4fine PMIC_RG_LTCCDETFPWMFTHRESH_SHIFT                   1ie N
#FFDFfine PMIC_RG_LTCCDETFPWMFTHRESH_SG_LDO_VCN18_ULP_SHIFT   ie N
efine PMIC_RG_TCCDETFRISEHDELAY_G_LDO_VCN18_OCFBB_EBB_EN_C_B_efine PMICTCCDETFCOP5efine PMIC_RG_TCCDETFRISEHDELAY_SHIFT                   1ie N
#7FDFfine PMIC_RG_LTCCDETFRISEHDELAY_SG_LDO_VCN18_ULP_SHIFT   ie N
efine PMIC_RG_TCCDETFFALLHDELAY_G_LDO_VCN18_OCFBB_EBB_EN_C_B_efine PMICTCCDETFCOP5efine PMIC_RG_TCCDETFFALLHDELAY_SHIFT                   1ie N
#define PMIC_RG_TCCDETFFALLHDELAY_SG_LDO_VCN18_ULP_SHIFT   ie Nd5efine PMIC_RG_TCCDETFEINT_CMPMENNPWMFTHRESH_G_LDO_VCN18_OCFBBefine PMICTCCDETFCOP6efine PMIC_RG_TCCDETFEINT_CMPMENNPWMFTHRESH_SHIFT            
#7efine PMIC_RG_TCCDETFEINT_CMPMENNPWMFTHRESH_SG_LDO_VCN18_ULP__CFG_CLR_ADDR  TCCDETFEINT_CMPMENNPWMFWIDTH_G_LDO_VCN18_OCFBB_efine PMICTCCDETFCOP6efine PMIC_RG_TCCDETFEINT_CMPMENNPWMFWIDTH_SHIFT             
#7efine PMIC_RG_TCCDETFEINT_CMPMENNPWMFWIDTH_SG_LDO_VCN18_ULP_S4fine PMIC_RG_LTCCDETFEINTFENNPWMFTHRESH_G_LDO_VCN18_OCFBBFBB_efine PMICTCCDETFCOP7efine PMIC_RG_TCCDETFEINT_ENNPWMFTHRESH_SHIFT                
#7efine PMIC_RG_TCCDETFEINT_ENNPWMFTHRESH_SG_LDO_VCN18_ULP_ULP__CFG_CLR_ADDR  TCCDETFEINT_ENNPWMFWIDTH_G_LDO_VCN18_OCFBB_FBB_efine PMICTCCDETFCOP7efine PMIC_RG_TCCDETFEINT_ENNPWMFWIDTH_SHIFT                 
#3fine PMIC_RG_LTCCDETFEINT_ENNPWMFWIDTH_SG_LDO_VCN18_ULP_SHIFT4fine PMIC_RG_LTCCDETFEINTFCMPENNPWMFTHRESH_G_LDO_VCN18_OCFBBFefine PMICTCCDETFCOP7efine PMIC_RG_TCCDETFEINT_CMPENNPWMFTHRESH_SHIFT             
#7efine PMIC_RG_TCCDETFEINT_CMPENNPWMFTHRESH_SG_LDO_VCN18_ULP_U8efine PMIC_RG_TCCDETFEINT_CMPENNPWMFWIDTH_G_LDO_VCN18_OCFBB_Fefine PMICTCCDETFCOP7efine PMIC_RG_TCCDETFEINT_CMPENNPWMFWIDTH_SHIFT              
#3fine PMIC_RG_LTCCDETFEINT_CMPENNPWMFWIDTH_SG_LDO_VCN18_ULP_SFdefine PMIC_RG_LTCCDETFDEBOUNCE0_G_LDO_VCN18_OCFBB_EBB_EN_C_B_Nefine PMICTCCDETFCOP8efine PMIC_RG_TCCDETFDEBOUNCE0_SHIFT                   1NeeeN
#FFDFfine PMIC_RG_LTCCDETFDEBOUNCE0_SG_LDO_VCN18_ULP_SHIFT   ie NN_CFG_CLR_ADDR  TCCDETFDEBOUNCE1NG_LDO_VCN18_OCFBB_ENNENN_OCFBBefine PMICTCCDETFCOP9efine PMIC_RG_TCCDETFDEBOUNCE1NSHIFT                   1NeeeN
#FFDFfine PMIC_RG_LTCCDETFDEBOUNCE1NSG_LDO_VCN18_ULP_SHIFT   ie NN_CFG_CLR_ADDR  TCCDETFDEBOUNCE2NG_LDO_VCN18_OCFBB_ENNENOCFBFBBefine PMICTCCDETFCOPd_CFG_CLR_ADDR  TCCDETFDEBOUNCE2NSHIFT                   1NeeeN
#FFDFfine PMIC_RG_LTCCDETFDEBOUNCE2NSG_LDO_VCN18_ULP_SHIFT   ieeee_CFG_CLR_ADDR  TCCDETFDEBOUNCE3NG_LDO_VCN18_OCFBB_ENNENOCFBFBBefine PMICTCCDETFCOPddefine PMIC_RG_TCCDETFDEBOUNCE3NSHIFT                   1NeeeN
#FFDFfine PMIC_RG_LTCCDETFDEBOUNCE3NSG_LDO_VCN18_ULP_SHIFT   ieeee_CFG_CLR_ADDR  TCCDETFCOPNECTFAUXADC_TIME_DIG_G_LDO_VCN18_OCFBefine PMICTCCDETFCOPdefine PMIC_RG_LTCCDETFCOPNECTFAUXADC_TIME_DIG_MAIFT           
#FFDFfine PMIC_RG_LTCCDETFCOPNECTFAUXADC_TIME_DIG_SG_LDO_VCN18_ULP_CFG_CLR_ADDR  TCCDETFCOPNECTFAUXADC_TIME_GNA_G_LDO_VCN18_OCFBefine PMICTCCDETFCOPd3fine PMIC_RG_LTCCDETFCOPNECTFAUXADC_TIME_GNA_MAIFT           
#FFDFfine PMIC_RG_LTCCDETFCOPNECTFAUXADC_TIME_GNA_SG_LDO_VCN18_ULP_CFG_CLR_ADDR  TCCDETFEINT_DEBOUNCE0_G_LDO_VCN18_OCFBB_EBB_EN_efine PMICTCCDETFCOPd4fine PMIC_RG_LTCCDETFEINTFDEBOUNCE0_SHIFT                   1
#Dfine PMIC_RG_LTCCDETFEINTFDEBOUNCE0_SG_LDO_VCN18_ULP_SHIFT   _CFG_CLR_ADDR  TCCDETFEINT_DEBOUNCE1NG_LDO_VCN18_OCFBB_ENNENN_efine PMICTCCDETFCOPd4fine PMIC_RG_LTCCDETFEINTFDEBOUNCE1NSHIFT                   1
#Dfine PMIC_RG_LTCCDETFEINTFDEBOUNCE1NSG_LDO_VCN18_ULP_SHIFT   4fine PMIC_RG_LTCCDETFEINTFDEBOUNCE2NG_LDO_VCN18_OCFBB_ENNENNNefine PMICTCCDETFCOPd4fine PMIC_RG_LTCCDETFEINTFDEBOUNCE2NSHIFT                    
#Dfine PMIC_RG_LTCCDETFEINTFDEBOUNCE2NSG_LDO_VCN18_ULP_SHIFT   8efine PMIC_RG_TCCDETFEINTFDEBOUNCE3NG_LDO_VCN18_OCFBB_ENNENOCefine PMICTCCDETFCOPd4fine PMIC_RG_LTCCDETFEINTFDEBOUNCE3NSHIFT                   1
#Dfine PMIC_RG_LTCCDETFEINTFDEBOUNCE3NSG_LDO_VCN18_ULP_SHIFT   define PMIC_RG_LTCCDETFEINTFINVERTERFDEBOUNCE_G_LDO_VCN18_OCFBBefine PMICTCCDETFCOPd5efine PMIC_RG_TCCDETFEINT_INVERTERFDEBOUNCE_SHIFT            
#Dfine PMIC_RG_LTCCDETFEINTFINVERTERFDEBOUNCE_SG_LDO_VCN18_ULP__CFG_CLR_ADDR  TCCDETFIVAL_CUR_INFT                _RG_G__RGNNefine PMICTCCDETFCOPd6efine PMIC_RG_TCCDETFIVAL_CUR_INFSHIFT                  NN   
#3fine PMIC_RG_LTCCDETFIVAL_CUR_INFSG_LDO_VCN18_ULP_SHIFT   iee_CFG_CLR_ADDR  TCCDETFIVAL_SAM_INFT                _RG_G__RGNNefine PMICTCCDETFCOPd6efine PMIC_RG_TCCDETFIVAL_SAM_INFSHIFT                  NN   
#3fine PMIC_RG_LTCCDETFIVAL_SAM_INFSG_LDO_VCN18_ULP_SHIFT   ie efine PMIC_RG_LTCCDETFIVAL_MEM_INFT                _RG_G__RGNNefine PMICTCCDETFCOPd6efine PMIC_RG_TCCDETFIVAL_MEM_INFSHIFT                  NN   
#3fine PMIC_RG_LTCCDETFIVAL_MEM_INFSG_LDO_VCN18_ULP_SHIFT   ie 4fine PMIC_RG_LTCCDETFEINTFIVAL_CUR_INFT                _RG_G_efine PMICTCCDETFCOPd6efine PMIC_RG_TCCDETFEINTFIVAL_CUR_INFSHIFT                  
#3fine PMIC_RG_LTCCDETFEINT_IVAL_CUR_INFSG_LDO_VCN18_ULP_SHIFT 6efine PMIC_RG_TCCDETFEINTFIVAL_SAM_INFT                _RG_G_efine PMICTCCDETFCOPd6efine PMIC_RG_TCCDETFEINTFIVAL_SAM_INFSHIFT                  
#3fine PMIC_RG_LTCCDETFEINT_IVAL_SAM_INFSG_LDO_VCN18_ULP_SHIFT 8efine PMIC_RG_TCCDETFEINTFIVAL_MEM_INFT                _RG_G_efine PMICTCCDETFCOPd6efine PMIC_RG_TCCDETFEINTFIVAL_MEM_INFSHIFT                  
#3fine PMIC_RG_LTCCDETFEINT_IVAL_MEM_INFSG_LDO_VCN18_ULP_SHIFT d_CFG_CLR_ADDR  TCCDETFIVAL_SELHT              _RG_    __BB_NNNefine PMICTCCDETFCOPd6efine PMIC_RG_TCCDETFIVAL_SELHSHIFT                   1ie N N
#define PMIC_RG_TCCDETFIVAL_SELHSG_LDO_VCN18_ULP_SHIFT   ie NNedefine PMIC_RG_LTCCDETFEINTFIVAL_SELHT              _RG_    __Befine PMICTCCDETFCOPd6efine PMIC_RG_TCCDETFEINTFIVAL_SELHSHIFT                   1i
#define PMIC_RG_TCCDETFEINTFIVAL_SELHSG_LDO_VCN18_ULP_SHIFT   id3fine PMIC_RG_LTCCDETFEINTFINVERTERFIVAL_CUR_INFT             efine PMICTCCDETFCOPd7efine PMIC_RG_TCCDETFEINT_INVERTERFIVAL_CUR_INFSHIFT         
#define PMIC_RG_TCCDETFEINTFINVERTERFIVAL_CUR_INFSG_LDO_VCN18_U_CFG_CLR_ADDR  TCCDETFEINT_INVERTERFIVAL_SAM_INFT             efine PMICTCCDETFCOPd7efine PMIC_RG_TCCDETFEINT_INVERTERFIVAL_SAM_INFSHIFT         
#define PMIC_RG_TCCDETFEINTFINVERTERFIVAL_SAM_INFSG_LDO_VCN18_Udefine PMIC_RG_TCCDETFEINTFINVERTERFIVAL_MEM_INFT             efine PMICTCCDETFCOPd7efine PMIC_RG_TCCDETFEINT_INVERTERFIVAL_MEM_INFSHIFT         
#define PMIC_RG_TCCDETFEINTFINVERTERFIVAL_MEM_INFSG_LDO_VCN18_Uefine PMIC_RG_LTCCDETFEINTFINVERTERFIVAL_SELHT              _Refine PMICTCCDETFCOPd7efine PMIC_RG_TCCDETFEINT_INVERTERFIVAL_SELHSHIFT            
#define PMIC_RG_TCCDETFEINTFINVERTERFIVAL_SELHSG_LDO_VCN18_ULP_3fine PMIC_RG_LTCCDETFIRQNG_LDO_VCN18_OCFBB_ENNENN_OCFBB__G C_efine PMICTCCDETFCOPd8efine PMIC_RG_TCCDETFIRQNSHIFT                   1ie NNeeNNee
#define PMIC_RG_TCCDETFIRQNSG_LDO_VCN18_ULP_SHIFT    _U 1ieeeee_CFG_CLR_ADDR  TCCDETFEINT0FIRQNG_LDO_VCN18_OCFBB_ENNENN_OCFBBefine PMICTCCDETFCOPd8efine PMIC_RG_TCCDETFEINT0FIRQNSHIFT                   1NeeeN
#define PMIC_RG_TCCDETFEINT0FIRQNSG_LDO_VCN18_ULP_SHIFT    _U 1efine PMIC_RG_LTCCDETFEINT1FIRQNG_LDO_VCN18_OCFBB_ENNENN_OCFBBefine PMICTCCDETFCOPd8efine PMIC_RG_TCCDETFEINT1FIRQNSHIFT                   1NeeeN
#define PMIC_RG_TCCDETFEINT1FIRQNSG_LDO_VCN18_ULP_SHIFT    _U 13fine PMIC_RG_LTCCDETFEINTFINFINVERSE_G_LDO_VCN18_OCFBB_EBB_ENefine PMICTCCDETFCOPd8efine PMIC_RG_TCCDETFEINTFINFINVERSE_SHIFT                   
#define PMIC_RG_TCCDETFEINTFINFINVERSE_SG_LDO_VCN18_ULP_SHIFT  4fine PMIC_RG_LTCCDETFIRQNCLRNG_LDO_VCN18_OCFBB_ENNENN_OCFBB__efine PMICTCCDETFCOPd8efine PMIC_RG_TCCDETFIRQNCLRNSHIFT                   1ie NNee
#define PMIC_RG_TCCDETFIRQNCLRNSG_LDO_VCN18_ULP_SHIFT   ieeeeee8efine PMIC_RG_TCCDETFEINT0FIRQNCLRNG_LDO_VCN18_OCFBB_ENNENN_Oefine PMICTCCDETFCOPd8efine PMIC_RG_TCCDETFEINT0FIRQNCLRNSHIFT                   1i
#define PMIC_RG_TCCDETFEINT0FIRQNCLRNSG_LDO_VCN18_ULP_SHIFT   id_CFG_CLR_ADDR  TCCDETFEINT1FIRQNCLRNG_LDO_VCN18_OCFBB_ENNENN_Oefine PMICTCCDETFCOPd8efine PMIC_RG_TCCDETFEINT1FIRQNCLRNSHIFT                   1i
#define PMIC_RG_TCCDETFEINT1FIRQNCLRNSG_LDO_VCN18_ULP_SHIFT   iddefine PMIC_RG_TCCDETFEINTFMFPLUGFINFNUM_G_LDO_VCN18_OCFBBFBB_efine PMICTCCDETFCOPd8efine PMIC_RG_TCCDETFEINTFMFPLUGFINFNUM_SHIFT                
#7efine PMIC_RG_TCCDETFEINT_MFPLUGFINFNUM_SG_LDO_VCN18_ULP_SHIFdefine PMIC_RG_LTCCDETFDA_STABLE_G_LDO_VCN18_OCFBB_EBB_EN_C_B_Nefine PMICTCCDETFCOPd9efine PMIC_RG_TCCDETFDA_STABLE_SHIFT                   1NeeeN
#define PMIC_RG_TCCDETFDA_STABLE_SG_LDO_VCN18_ULP_SHIFT   ieeee_CFG_CLR_ADDR  TCCDETFEINT0FENNSTABLE_G_LDO_VCN18_OCFBB_EBB_ENefine PMICTCCDETFCOPd9efine PMIC_RG_TCCDETFEINT0FENNSTABLE_SHIFT                   
#define PMIC_RG_TCCDETFEINT0FENNSTABLE_SG_LDO_VCN18_ULP_SHIFT  define PMIC_RG_TCCDETFEINT0FCMPENNSTABLE_G_LDO_VCN18_OCFBB_EBBefine PMICTCCDETFCOPd9efine PMIC_RG_TCCDETFEINT0FCMPENNSTABLE_SHIFT                
#define PMIC_RG_TCCDETFEINT0FCMPENNSTABLE_SG_LDO_VCN18_ULP_SHIFefine PMIC_RG_LTCCDETFEINT0FCMPMENNSTABLE_G_LDO_VCN18_OCFBB_EBefine PMICTCCDETFCOPd9efine PMIC_RG_TCCDETFEINT0FCMPMENNSTABLE_SHIFT               
#define PMIC_RG_TCCDETFEINT0FCMPMENNSTABLE_SG_LDO_VCN18_ULP_SHI3fine PMIC_RG_LTCCDETFEINT0FCTURBONSTABLE_G_LDO_VCN18_OCFBB_EBefine PMICTCCDETFCOPd9efine PMIC_RG_TCCDETFEINT0FCTURBONSTABLE_SHIFT               
#define PMIC_RG_TCCDETFEINT0FCTURBONSTABLE_SG_LDO_VCN18_ULP_SHI4fine PMIC_RG_LTCCDETFEINT0FCENNSTABLE_G_LDO_VCN18_OCFBB_EBB_Eefine PMICTCCDETFCOPd9efine PMIC_RG_TCCDETFEINT0FCENNSTABLE_SHIFT                  
#define PMIC_RG_TCCDETFEINT0FCENNSTABLE_SG_LDO_VCN18_ULP_SHIFT 5efine PMIC_RG_TCCDETFEINT1FENNSTABLE_G_LDO_VCN18_OCFBB_EBB_ENefine PMICTCCDETFCOPd9efine PMIC_RG_TCCDETFEINT1FENNSTABLE_SHIFT                   
#define PMIC_RG_TCCDETFEINT1FENNSTABLE_SG_LDO_VCN18_ULP_SHIFT  6efine PMIC_RG_TCCDETFEINT1FCMPENNSTABLE_G_LDO_VCN18_OCFBB_EBBefine PMICTCCDETFCOPd9efine PMIC_RG_TCCDETFEINT1FCMPENNSTABLE_SHIFT                
#define PMIC_RG_TCCDETFEINT1FCMPENNSTABLE_SG_LDO_VCN18_ULP_SHIF7efine PMIC_RG_TCCDETFEINT1FCMPMENNSTABLE_G_LDO_VCN18_OCFBB_EBefine PMICTCCDETFCOPd9efine PMIC_RG_TCCDETFEINT1FCMPMENNSTABLE_SHIFT               
#define PMIC_RG_TCCDETFEINT1FCMPMENNSTABLE_SG_LDO_VCN18_ULP_SHI8efine PMIC_RG_TCCDETFEINT1FCTURBONSTABLE_G_LDO_VCN18_OCFBB_EBefine PMICTCCDETFCOPd9efine PMIC_RG_TCCDETFEINT1FCTURBONSTABLE_SHIFT               
#define PMIC_RG_TCCDETFEINT1FCTURBONSTABLE_SG_LDO_VCN18_ULP_SHI9efine PMIC_RG_TCCDETFEINT1FCENNSTABLE_G_LDO_VCN18_OCFBB_EBB_Eefine PMICTCCDETFCOPd9efine PMIC_RG_TCCDETFEINT1FCENNSTABLE_SHIFT                  
#define PMIC_RG_TCCDETFEINT1FCENNSTABLE_SG_LDO_VCN18_ULP_SHIFT d_CFG_CLR_ADDR  TCCDETFHWMODEFENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_efine PMICTCCDETFCOPe_CFG_CLR_ADDR  TCCDETFHWMODEFENNSHIFT                   1NeeeN
#define PMIC_RG_TCCDETFHWMODEFENNSG_LDO_VCN18_ULP_SHIFT   ieeee_CFG_CLR_ADDR  TCCDETFHWMODEFSELHT              _RG_    __BB_Nefine PMICTCCDETFCOPe_CFG_CLR_ADDR  TCCDETFHWMODEFSELHSHIFT                   1ie N
#3fine PMIC_RG_LTCCDETFHWMODEFSELHSG_LDO_VCN18_ULP_SHIFT   ie Ndefine PMIC_RG_TCCDETFPLUGFOUT_DETECTFG_LDO_VCN18_OCFBB_EBB_ENefine PMICTCCDETFCOPe_CFG_CLR_ADDR  TCCDETFPLUGFOUT_DETECTFSHIFT                   
#define PMIC_RG_TCCDETFPLUGFOUT_DETECTFSG_LDO_VCN18_ULP_SHIFT  3fine PMIC_RG_LTCCDETFEINT0FREVERSE_G_LDO_VCN18_OCFBB_EBB_ENENefine PMICTCCDETFCOPe_CFG_CLR_ADDR  TCCDETFEINT0FREVERSE_SHIFT                   1i
#define PMIC_RG_TCCDETFEINT0FREVERSE_SG_LDO_VCN18_ULP_SHIFT   i4fine PMIC_RG_LTCCDETFEINT1FREVERSE_G_LDO_VCN18_OCFBB_EBB_ENENefine PMICTCCDETFCOPe_CFG_CLR_ADDR  TCCDETFEINT1FREVERSE_SHIFT                   1i
#define PMIC_RG_TCCDETFEINT1FREVERSE_SG_LDO_VCN18_ULP_SHIFT   i5efine PMIC_RG_TCCDETFEINT_HWMODEFENNG_LDO_VCN18_OCFBB_ENNENN_efine PMICTCCDETFCOPe_CFG_CLR_ADDR  TCCDETFEINTFHWMODEFENNSHIFT                   1
#define PMIC_RG_TCCDETFEINTFHWMODEFENNSG_LDO_VCN18_ULP_SHIFT   8efine PMIC_RG_TCCDETFEINTFPLUGFOUT_BYPASSFDEBNG_LDO_VCN18_OCFefine PMICTCCDETFCOPe_CFG_CLR_ADDR  TCCDETFEINTFPLUGFOUT_BYPASSFDEBNSHIFT          
#define PMIC_RG_TCCDETFEINTFPLUGFOUT_BYPASSFDEBNSG_LDO_VCN18_UL9efine PMIC_RG_TCCDETFEINT_MFPLUGFINFENNG_LDO_VCN18_OCFBB_ENNEefine PMICTCCDETFCOPe_CFG_CLR_ADDR  TCCDETFEINTFMFPLUGFINFENNSHIFT                 
#define PMIC_RG_TCCDETFEINTFMFPLUGFINFENNSG_LDO_VCN18_ULP_SHIFTd_CFG_CLR_ADDR  TCCDETFEINTFMFHWMODEFENNG_LDO_VCN18_OCFBB_ENNENefine PMICTCCDETFCOPe_CFG_CLR_ADDR  TCCDETFEINTFMFHWMODEFENNSHIFT                  
#define PMIC_RG_TCCDETFEINTFMFHWMODEFENNSG_LDO_VCN18_ULP_SHIFT ddefine PMIC_RG_TCCDETFTESTFCMPENNT              _RG_    __BB_Nefine PMICTCCDETFCOPedefine PMIC_RG_TCCDETFTESTFCMPENNSHIFT                   1ie N
#define PMIC_RG_TCCDETFTESTFCMPENNSG_LDO_VCN18_ULP_SHIFT   ie N
efine PMIC_RG_TCCDETFTESTFVTHENNT              _RG_    __BB_Nefine PMICTCCDETFCOPedefine PMIC_RG_TCCDETFTESTFVTHENNSHIFT                   1ie N
#define PMIC_RG_TCCDETFTESTFVTHENNSG_LDO_VCN18_ULP_SHIFT   ie Ndefine PMIC_RG_TCCDETFTESTFMBIASENNG_LDO_VCN18_OCFBB_ENNENN_OCefine PMICTCCDETFCOPedefine PMIC_RG_TCCDETFTESTFMBIASENNSHIFT                  NN  
#define PMIC_RG_TCCDETFTESTFMBIASENNSG_LDO_VCN18_ULP_SHIFT   ieefine PMIC_RG_LTCCDETFEINTFTESTFENNG_LDO_VCN18_OCFBB_ENNENN_OCefine PMICTCCDETFCOPedefine PMIC_RG_TCCDETFEINTFTESTFENNSHIFT                  NN  
#define PMIC_RG_TCCDETFEINTFTESTFENNSG_LDO_VCN18_ULP_SHIFT   ie3fine PMIC_RG_LTCCDETFEINTFTESTFINVENNG_LDO_VCN18_OCFBB_ENNENNefine PMICTCCDETFCOPedefine PMIC_RG_TCCDETFEINTFTESTFINVENNSHIFT                   
#define PMIC_RG_TCCDETFEINTFTESTFINVENNSG_LDO_VCN18_ULP_SHIFT  4fine PMIC_RG_LTCCDETFEINTFTESTFCMPENNT              _RG_    _efine PMICTCCDETFCOPedefine PMIC_RG_TCCDETFEINTFTESTFCMPENNSHIFT                   
#define PMIC_RG_TCCDETFEINTFTESTFCMPENNSG_LDO_VCN18_ULP_SHIFT  5efine PMIC_RG_TCCDETFEINT_TESTFCMPMENNG_LDO_VCN18_OCFBB_ENNENefine PMICTCCDETFCOPedefine PMIC_RG_TCCDETFEINTFTESTFCMPMENNSHIFT                  
#define PMIC_RG_TCCDETFEINTFTESTFCMPMENNSG_LDO_VCN18_ULP_SHIFT 6efine PMIC_RG_TCCDETFEINTFTESTFCTURBONG_LDO_VCN18_OCFBB_ENNENefine PMICTCCDETFCOPedefine PMIC_RG_TCCDETFEINTFTESTFCTURBONSHIFT                  
#define PMIC_RG_TCCDETFEINTFTESTFCTURBONSG_LDO_VCN18_ULP_SHIFT 7efine PMIC_RG_TCCDETFEINT_TESTFCENNG_LDO_VCN18_OCFBB_ENNENN_Oefine PMICTCCDETFCOPedefine PMIC_RG_TCCDETFEINTFTESTFCENNSHIFT                  NN 
#define PMIC_RG_TCCDETFEINTFTESTFCENNSG_LDO_VCN18_ULP_SHIFT   i8efine PMIC_RG_TCCDETFTESTFBNG_LDO_VCN18_OCFN18_OCFBB_ENNENN_Oefine PMICTCCDETFCOPedefine PMIC_RG_TCCDETFTESTFBNSHIFT                   1ie NeNee
#define PMIC_RG_TCCDETFTESTFBNSG_LDO_VCN18_ULP_SHIFT    _U 1iee9efine PMIC_RG_TCCDETFTESTFGNG_LDO_VCN18_OCFN18_OCFBB_ENNENN_Oefine PMICTCCDETFCOPedefine PMIC_RG_TCCDETFTESTFA_MAIFT                  NN    1i1i
#define PMIC_RG_TCCDETFTESTFGNSG_LDO_VCN18_ULP_SHIFT    _U 1ieed_CFG_CLR_ADDR  TCCDETFEINTFTESTFCMPOUT_G_LDO_VCN18_OCFBB_ENNENefine PMICTCCDETFCOPedefine PMIC_RG_TCCDETFEINTFTESTFCMPOUT_SHIFT                  
#define PMIC_RG_TCCDETFEINTFTESTFCMPOUT_SG_LDO_VCN18_ULP_SHIFT ddefine PMIC_RG_TCCDETFEINTFTESTFCMPMOUT_G_LDO_VCN18_OCFBB_ENNEefine PMICTCCDETFCOPedefine PMIC_RG_TCCDETFEINTFTESTFCMPMOUT_SHIFT                 
#define PMIC_RG_TCCDETFEINTFTESTFCMPMOUT_SG_LDO_VCN18_ULP_SHIFTdefine PMIC_RG_LTCCDETFEINTFTESTFINVOUT_G_LDO_VCN18_OCFBB_ENNENefine PMICTCCDETFCOPedefine PMIC_RG_TCCDETFEINTFTESTFINVOUT_SHIFT                  
#define PMIC_RG_TCCDETFEINTFTESTFINVOUT_SG_LDO_VCN18_ULP_SHIFT d3fine PMIC_RG_LTCCDETFCMPENNSELHT              _RG_    __BB_NNefine PMICTCCDETFCOPeefine PMIC_RG_LTCCDETFCMPENNSELHSHIFT                   1ie N 
#define PMIC_RG_TCCDETFCMPENNSELHSG_LDO_VCN18_ULP_SHIFT   ie NN
efine PMIC_RG_TCCDETFVTHENNSELHT              _RG_    __BB_NNefine PMICTCCDETFCOPeefine PMIC_RG_LTCCDETFVTHENNSELHSHIFT                   1ie N 
#define PMIC_RG_TCCDETFVTHENNSELHSG_LDO_VCN18_ULP_SHIFT   ie NNdefine PMIC_RG_TCCDETFMBIASENNSELHT              _RG_    __BB_efine PMICTCCDETFCOPeefine PMIC_RG_LTCCDETFMBIASENNSELHSHIFT                  NN   
#define PMIC_RG_TCCDETFMBIASENNSELHSG_LDO_VCN18_ULP_SHIFT   ie efine PMIC_RG_LTCCDETFEINTFENNSELHT              _RG_    __BB_efine PMICTCCDETFCOPeefine PMIC_RG_LTCCDETFEINTFENNSELHSHIFT                  NN   
#define PMIC_RG_TCCDETFEINTFENNSELHSG_LDO_VCN18_ULP_SHIFT   ie 3fine PMIC_RG_LTCCDETFEINTFINVENNSELHT              _RG_    __efine PMICTCCDETFCOPeefine PMIC_RG_LTCCDETFEINTFINVENNSELHSHIFT                   1
#define PMIC_RG_TCCDETFEINTFINVENNSELHSG_LDO_VCN18_ULP_SHIFT   4fine PMIC_RG_LTCCDETFEINTFCMPENNSELHT              _RG_    __efine PMICTCCDETFCOPeefine PMIC_RG_LTCCDETFEINTFCMPENNSELHSHIFT                   1
#define PMIC_RG_TCCDETFEINTFCMPENNSELHSG_LDO_VCN18_ULP_SHIFT   5efine PMIC_RG_TCCDETFEINT_CMPMENNSELHT              _RG_    _efine PMICTCCDETFCOPeefine PMIC_RG_LTCCDETFEINTFCMPMENNSELHSHIFT                   
#define PMIC_RG_TCCDETFEINTFCMPMENNSELHSG_LDO_VCN18_ULP_SHIFT  6efine PMIC_RG_TCCDETFEINT_CTURBONSELHT              _RG_    _efine PMICTCCDETFCOPeefine PMIC_RG_LTCCDETFEINTFCTURBONSELHSHIFT                   
#define PMIC_RG_TCCDETFEINTFCTURBONSELHSG_LDO_VCN18_ULP_SHIFT  7efine PMIC_RG_TCCDETFB_SELHT              _RG_    __BB_NNN  _efine PMICTCCDETFCOPeefine PMIC_RG_LTCCDETFB_SELHSHIFT                   1ie N N   
#define PMIC_RG_TCCDETFB_SELHSG_LDO_VCN18_ULP_SHIFT   ie NNe ee9efine PMIC_RG_TCCDETFA_SELHT              _RG_    __BB_NNN  _efine PMICTCCDETFCOPeefine PMIC_RG_LTCCDETFA_SELHSHIFT                   1ie N N   
#define PMIC_RG_TCCDETFA_SELHSG_LDO_VCN18_ULP_SHIFT   ie NNe eed_CFG_CLR_ADDR  TCCDETFEINTFCMPOUT_SELHT              _RG_    _efine PMICTCCDETFCOPeefine PMIC_RG_LTCCDETFEINTFCMPOUT_SELHSHIFT                   
#define PMIC_RG_TCCDETFEINTFCMPOUT_SELHSG_LDO_VCN18_ULP_SHIFT  ddefine PMIC_RG_TCCDETFEINTFCMPMOUT_SELHT              _RG_    efine PMICTCCDETFCOPeefine PMIC_RG_LTCCDETFEINTFCMPMOUT_SELHSHIFT                  
#define PMIC_RG_TCCDETFEINTFCMPMOUT_SELHSG_LDO_VCN18_ULP_SHIFT define PMIC_RG_LTCCDETFEINTFINVOUT_SELHT              _RG_    _efine PMICTCCDETFCOPeefine PMIC_RG_LTCCDETFEINTFINVOUT_SELHSHIFT                   
#define PMIC_RG_TCCDETFEINTFINVOUT_SELHSG_LDO_VCN18_ULP_SHIFT  d3fine PMIC_RG_LTCCDETFCMPENNSW_G_LDO_VCN18_OCFBB_EBB_EN_C_B_N_efine PMICTCCDETFCOPe3fine PMIC_RG_LTCCDETFCMPENNSW_SHIFT                   1ie N N
#define PMIC_RG_TCCDETFCMPENNSW_SG_LDO_VCN18_ULP_SHIFT   ie NNe
efine PMIC_RG_TCCDETFVTHENNSW_G_LDO_VCN18_OCFBB_EBB_EN_C_B_N_efine PMICTCCDETFCOPe3fine PMIC_RG_LTCCDETFVTHENNSW_SHIFT                   1ie N N
#define PMIC_RG_TCCDETFVTHENNSW_SG_LDO_VCN18_ULP_SHIFT   ie NNedfine PMIC_RG_LTCCDETFMBIASENNSW_G_LDO_VCN18_OCFBB_EBB_EN_C_B_efine PMICTCCDETFCOPe3fine PMIC_RG_LTCCDETFMBIASENNSW_SHIFT                   1ie N
#define PMIC_RG_TCCDETFMBIASENNSW_SG_LDO_VCN18_ULP_SHIFT   ie Nefine PMIC_RG_LTCCDETFEINT0FENNSW_G_LDO_VCN18_OCFBB_EBB_EN_C_Befine PMICTCCDETFCOPe3fine PMIC_RG_LTCCDETFEINT0FENNSW_SHIFT                  NN   
#define PMIC_RG_TCCDETFEINT0FENNSW_SG_LDO_VCN18_ULP_SHIFT   ie 3fine PMIC_RG_LTCCDETFEINT0FINVENNSW_G_LDO_VCN18_OCFBB_EBB_EN_efine PMICTCCDETFCOPe3fine PMIC_RG_LTCCDETFEINT0FINVENNSW_MAIFT                  NN
#define PMIC_RG_TCCDETFEINT0FINVENNSW_SG_LDO_VCN18_ULP_SHIFT   4fine PMIC_RG_LTCCDETFEINT0FCMPENNSW_G_LDO_VCN18_OCFBB_EBB_EN_efine PMICTCCDETFCOPe3fine PMIC_RG_LTCCDETFEINT0FCMPENNSW_SHIFT                   1
#define PMIC_RG_TCCDETFEINT0FCMPENNSW_SG_LDO_VCN18_ULP_SHIFT   5efine PMIC_RG_TCCDETFEINT0FCMPMENNSW_G_LDO_VCN18_OCFBB_EBB_ENefine PMICTCCDETFCOPe3fine PMIC_RG_LTCCDETFEINT0FCMPMENNSW_SHIFT                   
#define PMIC_RG_TCCDETFEINT0FCMPMENNSW_SG_LDO_VCN18_ULP_SHIFT  6efine PMIC_RG_TCCDETFEINT0FCTURBONSW_G_LDO_VCN18_OCFBB_EBB_ENefine PMICTCCDETFCOPe3fine PMIC_RG_LTCCDETFEINT0FCTURBONSW_SHIFT                   
#define PMIC_RG_TCCDETFEINT0FCTURBONSW_SG_LDO_VCN18_ULP_SHIFT  7efine PMIC_RG_TCCDETFEINT1FENNSW_G_LDO_VCN18_OCFBB_EBB_EN_C_Befine PMICTCCDETFCOPe3fine PMIC_RG_LTCCDETFEINT1FENNSW_SHIFT                  NN   
#define PMIC_RG_TCCDETFEINT1FENNSW_SG_LDO_VCN18_ULP_SHIFT   ie 8efine PMIC_RG_TCCDETFEINT1FINVENNSW_G_LDO_VCN18_OCFBB_EBB_EN_efine PMICTCCDETFCOPe3fine PMIC_RG_LTCCDETFEINT1FINVENNSW_MAIFT                  NN
#define PMIC_RG_TCCDETFEINT1FINVENNSW_SG_LDO_VCN18_ULP_SHIFT   9efine PMIC_RG_TCCDETFEINT1FCMPENNSW_G_LDO_VCN18_OCFBB_EBB_EN_efine PMICTCCDETFCOPe3fine PMIC_RG_LTCCDETFEINT1FCMPENNSW_SHIFT                   1
#define PMIC_RG_TCCDETFEINT1FCMPENNSW_SG_LDO_VCN18_ULP_SHIFT   d_CFG_CLR_ADDR  TCCDETFEINT1FCMPMENNSW_G_LDO_VCN18_OCFBB_EBB_ENefine PMICTCCDETFCOPe3fine PMIC_RG_LTCCDETFEINT1FCMPMENNSW_SHIFT                   
#define PMIC_RG_TCCDETFEINT1FCMPMENNSW_SG_LDO_VCN18_ULP_SHIFT  ddefine PMIC_RG_TCCDETFEINT1FCTURBONSW_G_LDO_VCN18_OCFBB_EBB_ENefine PMICTCCDETFCOPe3fine PMIC_RG_LTCCDETFEINT1FCTURBONSW_SHIFT                   
#define PMIC_RG_TCCDETFEINT1FCTURBONSW_SG_LDO_VCN18_ULP_SHIFT  define PMIC_RG_LTCCDETFBNSW_G_LDO_VCN18_OCFBB_EBB_EN_C_B_N_B_ENefine PMICTCCDETFCOPe4fine PMIC_RG_LTCCDETFBNSW_SHIFT                   1ie N N    
#define PMIC_RG_TCCDETFBNSW_SG_LDO_VCN18_ULP_SHIFT   ie NNe    
efine PMIC_RG_TCCDETFA_SW_G_LDO_VCN18_OCFBB_EBB_EN_C_B_N_B_ENefine PMICTCCDETFCOPe4fine PMIC_RG_LTCCDETFANSW_SHIFT                   1ie N N    
#define PMIC_RG_TCCDETFANSW_SG_LDO_VCN18_ULP_SHIFT   ie NNe    define PMIC_RG_TCCDETFEINT0FCMPOUT_SW_G_LDO_VCN18_OCFBB_EBB_ENefine PMICTCCDETFCOPe4fine PMIC_RG_LTCCDETFEINT0FCMPOUT_SW_SHIFT                   
#define PMIC_RG_TCCDETFEINT0FCMPOUT_SW_SG_LDO_VCN18_ULP_SHIFT  efine PMIC_RG_LTCCDETFEINT0FCMPMOUT_SW_G_LDO_VCN18_OCFBB_EBB_Eefine PMICTCCDETFCOPe4fine PMIC_RG_LTCCDETFEINT0FCMPMOUT_SW_SHIFT                  
#define PMIC_RG_TCCDETFEINT0FCMPMOUT_SW_SG_LDO_VCN18_ULP_SHIFT 3fine PMIC_RG_LTCCDETFEINT0FINVOUT_SW_G_LDO_VCN18_OCFBB_EBB_ENefine PMICTCCDETFCOPe4fine PMIC_RG_LTCCDETFEINT0FINVOUT_SW_SHIFT                   
#define PMIC_RG_TCCDETFEINT0FINVOUT_SW_SG_LDO_VCN18_ULP_SHIFT  4fine PMIC_RG_LTCCDETFEINT1FCMPOUT_SW_G_LDO_VCN18_OCFBB_EBB_ENefine PMICTCCDETFCOPe4fine PMIC_RG_LTCCDETFEINT1FCMPOUT_SW_SHIFT                   
#define PMIC_RG_TCCDETFEINT1FCMPOUT_SW_SG_LDO_VCN18_ULP_SHIFT  5efine PMIC_RG_TCCDETFEINT1FCMPMOUT_SW_G_LDO_VCN18_OCFBB_EBB_Eefine PMICTCCDETFCOPe4fine PMIC_RG_LTCCDETFEINT1FCMPMOUT_SW_SHIFT                  
#define PMIC_RG_TCCDETFEINT1FCMPMOUT_SW_SG_LDO_VCN18_ULP_SHIFT 6efine PMIC_RG_TCCDETFEINT1FINVOUT_SW_G_LDO_VCN18_OCFBB_EBB_ENefine PMICTCCDETFCOPe4fine PMIC_RG_LTCCDETFEINT1FINVOUT_SW_SHIFT                   
#define PMIC_RG_TCCDETFEINT1FINVOUT_SW_SG_LDO_VCN18_ULP_SHIFT  7efine PMIC_RG_TDLTUDTCCDETCMPOBNG_LDO_VCN18_OCFN18_OCFBB_ENNEefine PMICTCCDETFCOPe5efine PMIC_RG_TDLTUDTCCDETCMPOBNSHIFT                   1ie N
#define PMIC_RG_TDLTUDTCCDETCMPOBNSG_LDO_VCN18_ULP_SHIFT   ie N
efine PMIC_RG_TDLTUDTCCDETCMPOGNG_LDO_VCN18_OCFN18_OCFBB_ENNEefine PMICTCCDETFCOPe5efine PMIC_RG_TDLTUDTCCDETCMPOA_MAIFT                  NN    
#define PMIC_RG_TDLTUDTCCDETCMPOGNSG_LDO_VCN18_ULP_SHIFT    _U define PMIC_RG_TCCDETFCUR_INFT                _RG_G__RGNN_ENNEefine PMICTCCDETFCOPe5efine PMIC_RG_TCCDETFCUR_INFMAIFT                  NN    1i1i
#3fine PMIC_RG_LTCCDETFCUR_INFSG_LDO_VCN18_ULP_SHIFT   ieeeeeeeefine PMIC_RG_LTCCDETFSAM_INFT                _RG_G__RGNN_ENNEefine PMICTCCDETFCOPe5efine PMIC_RG_TCCDETFSAM_INFSHIFT                  NN    1i1i
#3fine PMIC_RG_LTCCDETFSAM_INFSG_LDO_VCN18_ULP_SHIFT   ie      4fine PMIC_RG_LTCCDETFMEM_INFT                _RG_G__RGNN_ENNEefine PMICTCCDETFCOPe5efine PMIC_RG_TCCDETFMEM_INFSHIFT                  NN    1i1i
#3fine PMIC_RG_LTCCDETFMEM_INFSG_LDO_VCN18_ULP_SHIFT   ie      6efine PMIC_RG_TCCDETFSTATE_G_LDO_VCN18_OCFBB_EBB_EN_C_B_NENNEefine PMICTCCDETFCOPe5efine PMIC_RG_TCCDETFSTATE_SHIFT                   1ie N N   
#7efine PMIC_RG_TCCDETFSTATE_SG_LDO_VCN18_ULP_SHIFT   ie NNe   8efine PMIC_RG_DALTUDTCCDETMBIASCLKNG_LDO_VCN18_OCFBB_ENNENN_Oefine PMICTCCDETFCOPe5efine PMIC_RG_DALTUDTCCDETMBIASCLKNSHIFT                  NN 
#define PMIC_RG_DALTUDTCCDETMBIASCLKNSG_LDO_VCN18_ULP_SHIFT   id2efine PMIC_RG_DALTUDTCCDETVTHCLKNG_LDO_VCN18_OCFBB_ENNENN_O_Oefine PMICTCCDETFCOPe5efine PMIC_RG_DALTUDTCCDETVTHCLKNSHIFT                  NN   
#define PMIC_RG_DALTUDTCCDETVTHCLKNSG_LDO_VCN18_ULP_SHIFT   ie d3fine PMIC_RG_LDALTUDTCCDETCMPCLKNG_LDO_VCN18_OCFBB_ENNENN_O_Oefine PMICTCCDETFCOPe5efine PMIC_RG_DALTUDTCCDETCMPCLKNSHIFT                  NN   
#define PMIC_RG_DALTUDTCCDETCMPCLKNSG_LDO_VCN18_ULP_SHIFT   ie d4efine PMIC_RG_DALTUDTCCDETAUXADCSWCTRLHG_LDO_VCN18_OCFBB_ENNEefine PMICTCCDETFCOPe5efine PMIC_RG_DALTUDTCCDETAUXADCSWCTRLHSHIFT                 
#define PMIC_RG_DALTUDTCCDETAUXADCSWCTRLHSG_LDO_VCN18_ULP_SHIFTd5efine PMIC_RG_TDLEINT0CMPMOUT_G_LDO_VCN18_OCFBB_ENNECFBB_ENNEefine PMICTCCDETFCOPe6efine PMIC_RG_TDLEINT0CMPMOUT_SHIFT                   1ie N N
#define PMIC_RG_TDLEINT0CMPMOUT_SG_LDO_VCN18_ULP_SHIFT   ie NNe
efine PMIC_RG_TDLEINT0CMPOUT_G_LDO_VCN18_OCFBB_ENNECFBB_ENNEEefine PMICTCCDETFCOPe6efine PMIC_RG_TDLEINT0CMPOUT_SHIFT                   1ie N NN
#define PMIC_RG_TDLEINT0CMPOUT_SG_LDO_VCN18_ULP_SHIFT   ie NNe define PMIC_RG_TCCDETFEINT0FCUR_INFT                _RG_G__RGNefine PMICTCCDETFCOPe6efine PMIC_RG_TCCDETFEINT0FCUR_INFSHIFT                  NN  
#3fine PMIC_RG_LTCCDETFEINT0FCUR_INFSG_LDO_VCN18_ULP_SHIFT   ieefine PMIC_RG_LTCCDETFEINT0FSAM_INFT                _RG_G__RGNefine PMICTCCDETFCOPe6efine PMIC_RG_TCCDETFEINT0FSAM_INFSHIFT                  NN  
#3fine PMIC_RG_LTCCDETFEINT0FSAM_INFSG_LDO_VCN18_ULP_SHIFT   ie4fine PMIC_RG_LTCCDETFEINT0FMEM_INFT                _RG_G__RGNefine PMICTCCDETFCOPe6efine PMIC_RG_TCCDETFEINT0FMEM_INFSHIFT                  NN  
#3fine PMIC_RG_LTCCDETFEINT0FMEM_INFSG_LDO_VCN18_ULP_SHIFT   ie6efine PMIC_RG_TCCDETFEINT0FSTATE_G_LDO_VCN18_OCFBB_EBB_EN_C_Befine PMICTCCDETFCOPe6efine PMIC_RG_TCCDETFEINT0FSTATE_SHIFT                   1ie 
#7efine PMIC_RG_TCCDETFEINT0FSTATE_SG_LDO_VCN18_ULP_SHIFT   ie 8efine PMIC_RG_DALEINT0CMPENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_Befine PMICTCCDETFCOPe6efine PMIC_RG_DALEINT0CMPENNMAIFT                  NN    1i1i
#define PMIC_RG_DALEINT0CMPENNSG_LDO_VCN18_ULP_SHIFT    _U 1ieed3fine PMIC_RG_LDALEINT0CMPMENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_efine PMICTCCDETFCOPe6efine PMIC_RG_DALEINT0CMPMENNSHIFT                  N    1i1i
#define PMIC_RG_DALEINT0CMPMENNSG_LDO_VCN18_ULP_SHIFT   _U 1ieed4efine PMIC_RG_DALEINT0CTURBONG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_efine PMICTCCDETFCOPe6efine PMIC_RG_DALEINT0CTURBONSHIFT                  N    1i1i
#define PMIC_RG_DALEINT0CTURBONSG_LDO_VCN18_ULP_SHIFT   _U 1ieed5efine PMIC_RG_TDLEINT1CMPMOUT_G_LDO_VCN18_OCFBB_ENNECFBB_ENNEefine PMICTCCDETFCOPe7efine PMIC_RG_TDLEINT1CMPMOUT_SHIFT                   1ie N N
#define PMIC_RG_TDLEINT1CMPMOUT_SG_LDO_VCN18_ULP_SHIFT   ie NNe
efine PMIC_RG_TDLEINT1CMPOUT_G_LDO_VCN18_OCFBB_ENNECFBB_ENNEEefine PMICTCCDETFCOPe7efine PMIC_RG_TDLEINT1CMPOUT_SHIFT                   1ie N NN
#define PMIC_RG_TDLEINT1CMPOUT_SG_LDO_VCN18_ULP_SHIFT   ie NNe define PMIC_RG_TCCDETFEINT1FCUR_INFT                _RG_G__RGNefine PMICTCCDETFCOPe7efine PMIC_RG_TCCDETFEINT1FCUR_INFSHIFT                  NN  
#3fine PMIC_RG_LTCCDETFEINT1FCUR_INFSG_LDO_VCN18_ULP_SHIFT   ieefine PMIC_RG_LTCCDETFEINT1FSAM_INFT                _RG_G__RGNefine PMICTCCDETFCOPe7efine PMIC_RG_TCCDETFEINT1FSAM_INFSHIFT                  NN  
#3fine PMIC_RG_LTCCDETFEINT1FSAM_INFSG_LDO_VCN18_ULP_SHIFT   ie4fine PMIC_RG_LTCCDETFEINT1FMEM_INFT                _RG_G__RGNefine PMICTCCDETFCOPe7efine PMIC_RG_TCCDETFEINT1FMEM_INFSHIFT                  NN  
#3fine PMIC_RG_LTCCDETFEINT1FMEM_INFSG_LDO_VCN18_ULP_SHIFT   ie6efine PMIC_RG_TCCDETFEINT1FSTATE_G_LDO_VCN18_OCFBB_EBB_EN_C_Befine PMICTCCDETFCOPe7efine PMIC_RG_TCCDETFEINT1FSTATE_SHIFT                   1ie 
#7efine PMIC_RG_TCCDETFEINT1FSTATE_SG_LDO_VCN18_ULP_SHIFT   ie 8efine PMIC_RG_DALEINT1CMPENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_Befine PMICTCCDETFCOPe7efine PMIC_RG_DALEINT1CMPENNMAIFT                  NN    1i1i
#define PMIC_RG_DALEINT1CMPENNSG_LDO_VCN18_ULP_SHIFT    _U 1ieed3fine PMIC_RG_LDALEINT1CMPMENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_efine PMICTCCDETFCOPe7efine PMIC_RG_DALEINT1CMPMENNSHIFT                  N    1i1i
#define PMIC_RG_DALEINT1CMPMENNSG_LDO_VCN18_ULP_SHIFT   _U 1ieed4efine PMIC_RG_DALEINT1CTURBONG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_efine PMICTCCDETFCOPe7efine PMIC_RG_DALEINT1CTURBONSHIFT                  N    1i1i
#define PMIC_RG_DALEINT1CTURBONSG_LDO_VCN18_ULP_SHIFT   _U 1ieed5efine PMIC_RG_TDLEINT0INVOUT_G_LDO_VCN18_OCFBB_ENNENN_OCFN_C_efine PMICTCCDETFCOPe8efine PMIC_RG_TDLEINT0INVOUT_SHIFT                   1ie N NN
#define PMIC_RG_TDLEINT0INVOUT_SG_LDO_VCN18_ULP_SHIFT  1ie N NN
efine PMIC_RG_TCCDETFEINT0FINVERTERFCUR_INFT                _efine PMICTCCDETFCOPe8efine PMIC_RG_TCCDETFEINT0FINVERTERFCUR_INFSHIFT             
#define PMIC_RG_TCCDETFEINT0FINVERTERFCUR_INFSG_LDO_VCN18_ULP_Sdefine PMIC_RG_TCCDETFEINT0FINVERTERFSAM_INFT                _efine PMICTCCDETFCOPe8efine PMIC_RG_TCCDETFEINT0FINVERTERFSAM_INFSHIFT             
#define PMIC_RG_TCCDETFEINT0FINVERTERFSAM_INFSG_LDO_VCN18_ULP_Sefine PMIC_RG_LTCCDETFEINT0FINVERTERFMEM_INFT                _efine PMICTCCDETFCOPe8efine PMIC_RG_TCCDETFEINT0FINVERTERFMEM_INFSHIFT             
#define PMIC_RG_TCCDETFEINT0FINVERTERFMEM_INFSG_LDO_VCN18_ULP_S3fine PMIC_RG_LTCCDETFEINT0FINVERTERFSTATE_G_LDO_VCN18_OCFBB_Eefine PMICTCCDETFCOPe8efine PMIC_RG_TCCDETFEINT0FINVERTERFSTATE_SHIFT              
#7efine PMIC_RG_TCCDETFEINT0FINVERTERFSTATE_SG_LDO_VCN18_ULP_SH8efine PMIC_RG_DALEINT0ENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_BB_Eefine PMICTCCDETFCOPe8efine PMIC_RG_DALEINT0ENNSHIFT                   1ie NNeeNNee
#define PMIC_RG_DALEINT0ENNSG_LDO_VCN18_ULP_SHIFT    _U 1ieeeeed2efine PMIC_RG_DALEINT0INVENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_Befine PMICTCCDETFCOPe8efine PMIC_RG_DALEINT0INVENNSHIFT                    NNeeNNee
#define PMIC_RG_DALEINT0INVENNSG_LDO_VCN18_ULP_SHIFT  U 1ieeeeed3fine PMIC_RG_LDALEINT0CENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_BB_efine PMICTCCDETFCOPe8efine PMIC_RG_DALEINT0CENNSHIFT                  NN  NNeeNNee
#define PMIC_RG_DALEINT0CENNSG_LDO_VCN18_ULP_SHIFT   iU 1ieeeeed4fine PMIC_RG_LTDLEINT1INVOUT_G_LDO_VCN18_OCFBB_ENNENN_OCFN_C_efine PMICTCCDETFCOPe9efine PMIC_RG_TDLEINT1INVOUT_SHIFT                   1ie N NN
#define PMIC_RG_TDLEINT1INVOUT_SG_LDO_VCN18_ULP_SHIFT  1ie N NN
efine PMIC_RG_TCCDETFEINT1FINVERTERFCUR_INFT                _efine PMICTCCDETFCOPe9efine PMIC_RG_TCCDETFEINT1FINVERTERFCUR_INFSHIFT             
#define PMIC_RG_TCCDETFEINT1FINVERTERFCUR_INFSG_LDO_VCN18_ULP_Sdefine PMIC_RG_TCCDETFEINT1FINVERTERFSAM_INFT                _efine PMICTCCDETFCOPe9efine PMIC_RG_TCCDETFEINT1FINVERTERFSAM_INFSHIFT             
#define PMIC_RG_TCCDETFEINT1FINVERTERFSAM_INFSG_LDO_VCN18_ULP_Sefine PMIC_RG_LTCCDETFEINT1FINVERTERFMEM_INFT                _efine PMICTCCDETFCOPe9efine PMIC_RG_TCCDETFEINT1FINVERTERFMEM_INFSHIFT             
#define PMIC_RG_TCCDETFEINT1FINVERTERFMEM_INFSG_LDO_VCN18_ULP_S3fine PMIC_RG_LTCCDETFEINT1FINVERTERFSTATE_G_LDO_VCN18_OCFBB_Eefine PMICTCCDETFCOPe9efine PMIC_RG_TCCDETFEINT1FINVERTERFSTATE_SHIFT              
#7efine PMIC_RG_TCCDETFEINT1FINVERTERFSTATE_SG_LDO_VCN18_ULP_SH8efine PMIC_RG_DALEINT1ENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_BB_Eefine PMICTCCDETFCOPe9efine PMIC_RG_DALEINT1ENNSHIFT                   1ie NNeeNNee
#define PMIC_RG_DALEINT1ENNSG_LDO_VCN18_ULP_SHIFT    _U 1ieeeeed2efine PMIC_RG_DALEINT1INVENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_Befine PMICTCCDETFCOPe9efine PMIC_RG_DALEINT1INVENNSHIFT                    NNeeNNee
#define PMIC_RG_DALEINT1INVENNSG_LDO_VCN18_ULP_SHIFT  U 1ieeeeed3fine PMIC_RG_LDALEINT1CENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_BB_efine PMICTCCDETFCOPe9efine PMIC_RG_DALEINT1CENNSHIFT                  NN  NNeeNNee
#define PMIC_RG_DALEINT1CENNSG_LDO_VCN18_ULP_SHIFT   iU 1ieeeeed4fine PMIC_RG_LTCCDETFENNG_LDO_VCN18_OCFBB_ENNENN_OCFN_C_BB_E_efine PMICTCCDETFCOP3
efine PMIC_RG_TCCDETFENNSHIFT                   1ie NNeeNNee 
#define PMIC_RG_TCCDETFENNSG_LDO_VCN18_ULP_SHIFT    _U 1ieeeeee_CFG_CLR_ADDR  TCCDETFEINT0FENNG_LDO_VCN18_OCFBB_ENNECFBB_ENNEefine PMICTCCDETFCOP3
efine PMIC_RG_TCCDETFEINT0FENNSHIFT                   1ie N N
#define PMIC_RG_TCCDETFEINT0FENNSG_LDO_VCN18_ULP_SHIFT   ie NNedfine PMIC_RG_LTCCDETFEINT1FENNG_LDO_VCN18_OCFBB_ENNECFBB_ENNEefine PMICTCCDETFCOP3
efine PMIC_RG_TCCDETFEINT1FENNSHIFT                   1ie N N
#define PMIC_RG_TCCDETFEINT1FENNSG_LDO_VCN18_ULP_SHIFT   ie NNeefine PMIC_RG_LTCCDETFEINT0FMFENNG_LDO_VCN18_OCFBB_ENNECFBB_ENefine PMICTCCDETFCOP3
efine PMIC_RG_TCCDETFEINT0FMFENNSHIFT                   1ie N
#define PMIC_RG_TCCDETFEINT0FMFENNSG_LDO_VCN18_ULP_SHIFT   ie N3fine PMIC_RG_LTCCDETFEINT0FDETECTFSOISTURE_G_LDO_VCN18_OCFBB_efine PMICTCCDETFCOP3
efine PMIC_RG_TCCDETFEINT0FDETECTFSOISTURE_SHIFT             
#define PMIC_RG_TCCDETFEINT0FDETECTFSOISTURE_SG_LDO_VCN18_ULP_S4fine PMIC_RG_LTCCDETFEINT0FPLUGFINFG_LDO_VCN18_OCFBB_ENNENN_Oefine PMICTCCDETFCOP3
efine PMIC_RG_TCCDETFEINT0FPLUGFINFSHIFT                   1i
#define PMIC_RG_TCCDETFEINT0FPLUGFINFSG_LDO_VCN18_ULP_SHIFT   i5efine PMIC_RG_TCCDETFEINT0FMFPLUGFINFG_LDO_VCN18_OCFBB_EBB_ENefine PMICTCCDETFCOP3
efine PMIC_RG_TCCDETFEINT0FMFPLUGFINFSHIFT                   
#define PMIC_RG_TCCDETFEINT0FMFPLUGFINFSG_LDO_VCN18_ULP_SHIFT  6efine PMIC_RG_TCCDETFEINT1FMFENNG_LDO_VCN18_OCFBB_ENNECFBB_ENefine PMICTCCDETFCOP3
efine PMIC_RG_TCCDETFEINT1FMFENNSHIFT                   1ie N
#define PMIC_RG_TCCDETFEINT1FMFENNSG_LDO_VCN18_ULP_SHIFT   ie N7efine PMIC_RG_TCCDETFEINT1FDETECTFSOISTURE_G_LDO_VCN18_OCFBB_efine PMICTCCDETFCOP3
efine PMIC_RG_TCCDETFEINT1FDETECTFSOISTURE_SHIFT             
#define PMIC_RG_TCCDETFEINT1FDETECTFSOISTURE_SG_LDO_VCN18_ULP_S8efine PMIC_RG_TCCDETFEINT1FPLUGFINFG_LDO_VCN18_OCFBB_ENNENN_Oefine PMICTCCDETFCOP3
efine PMIC_RG_TCCDETFEINT1FPLUGFINFSHIFT                   1i
#define PMIC_RG_TCCDETFEINT1FPLUGFINFSG_LDO_VCN18_ULP_SHIFT   i9efine PMIC_RG_TCCDETFEINT1FMFPLUGFINFG_LDO_VCN18_OCFBB_EBB_ENefine PMICTCCDETFCOP3
efine PMIC_RG_TCCDETFEINT1FMFPLUGFINFSHIFT                   
#define PMIC_RG_TCCDETFEINT1FMFPLUGFINFSG_LDO_VCN18_ULP_SHIFT  d_CFG_CLR_ADDR  TCCDETFCUR_DEBNG_LDO_VCN18_OCFCN18_OCFBB_EBB_ENefine PMICTCCDETFCOP3define PMIC_RG_TCCDETFCUR_DEBNSHIFT                           
#FFDFfine PMIC_RG_LTCCDETFCUR_DEBNSG_LDO_VCN18_ULP_SHIFT  1ie N NN
efine PMIC_RG_TCCDETFEINT0FCUR_DEBNG_LDO_VCN18_OCFCN18_OCFBB_efine PMICTCCDETFCOP3efine PMIC_RG_LTCCDETFEINT0FCUR_DEBNSHIFT                     
#7FDFfine PMIC_RG_LTCCDETFEINT0FCUR_DEBNSG_LDO_VCN18_ULP_SHIFT  1i_CFG_CLR_ADDR  TCCDETFEINT1FCUR_DEBNG_LDO_VCN18_OCFCN18_OCFBB_efine PMICTCCDETFCOP33fine PMIC_RG_LTCCDETFEINT1FCUR_DEBNSHIFT                     
#7FDFfine PMIC_RG_LTCCDETFEINT1FCUR_DEBNSG_LDO_VCN18_ULP_SHIFT  1i_CFG_CLR_ADDR  TCCDETFEINT0FINVERTERFCUR_DEBNG_LDO_VCN18_OCFCNefine PMICTCCDETFCOP34fine PMIC_RG_LTCCDETFEINT0FINVERTERFCUR_DEBNSHIFT            
#7FDFfine PMIC_RG_LTCCDETFEINT0FINVERTERFCUR_DEBNSG_LDO_VCN18_ULP_
efine PMIC_RG_TCCDETFEINT1FINVERTERFCUR_DEBNG_LDO_VCN18_OCFCNefine PMICTCCDETFCOP35efine PMIC_RG_TCCDETFEINT1FINVERTERFCUR_DEBNSHIFT            
#7FDFfine PMIC_RG_LTCCDETFEINT1FINVERTERFCUR_DEBNSG_LDO_VCN18_ULP_
efine PMIC_RG_TDLTUDTCCDETCMPOBNSONNG_LDO_VCN18_OCFBB_ENNENN_efine PMICTCCDETFCOP36efine PMIC_RG_TDLTUDTCCDETCMPOBNSONNSHIFT                   1
#define PMIC_RG_TDLTUDTCCDETCMPOBNSONNSG_LDO_VCN18_ULP_SHIFT  1
efine PMIC_RG_TDLTUDTCCDETCMPOGNSONNG_LDO_VCN18_OCFBB_ENNENN_efine PMICTCCDETFCOP36efine PMIC_RG_TDLTUDTCCDETCMPOANSONNSHIFT                   1
#define PMIC_RG_TDLTUDTCCDETCMPOANSONNSG_LDO_VCN18_ULP_SHIFT  1define PMIC_RG_TDLEINT0CMPMOUT_SONNG_LDO_VCN18_OCFBB_ENNENN_N_efine PMICTCCDETFCOP36efine PMIC_RG_TDLEINT0CMPMOUT_SONNSHIFT                  NN  
#define PMIC_RG_TDLEINT0CMPMOUT_SONNSG_LDO_VCN18_ULP_SHIFT   ieefine PMIC_RG_LTDLEINT0CMPOUT_SONNG_LDO_VCN18_OCFBB_ENNENN_N__efine PMICTCCDETFCOP36efine PMIC_RG_TDLEINT0CMPOUT_SONNSHIFT                  NN  N
#define PMIC_RG_TDLEINT0CMPOUT_SONNSG_LDO_VCN18_ULP_SHIFT   ieN3fine PMIC_RG_LTDLEINT0INVOUT_SONNG_LDO_VCN18_OCFBB_ENNENN_N__efine PMICTCCDETFCOP36efine PMIC_RG_TDLEINT0INVOUT_SONNSHIFT                  NN  N
#define PMIC_RG_TDLEINT0INVOUT_SONNSG_LDO_VCN18_ULP_SHIFT   ieN4fine PMIC_RG_LTDLEINT1CMPMOUT_SONNG_LDO_VCN18_OCFBB_ENNENN_N_efine PMICTCCDETFCOP36efine PMIC_RG_TDLEINT1CMPMOUT_SONNSHIFT                  NN  
#define PMIC_RG_TDLEINT1CMPMOUT_SONNSG_LDO_VCN18_ULP_SHIFT   ie5efine PMIC_RG_TDLEINT1CMPOUT_SONNG_LDO_VCN18_OCFBB_ENNENN_N__efine PMICTCCDETFCOP36efine PMIC_RG_TDLEINT1CMPOUT_SONNSHIFT                  NN  N
#define PMIC_RG_TDLEINT1CMPOUT_SONNSG_LDO_VCN18_ULP_SHIFT   ieN6efine PMIC_RG_TDLEINT1INVOUT_SONNG_LDO_VCN18_OCFBB_ENNENN_N__efine PMICTCCDETFCOP36efine PMIC_RG_TDLEINT1INVOUT_SONNSHIFT                  NN  N
#define PMIC_RG_TDLEINT1INVOUT_SONNSG_LDO_VCN18_ULP_SHIFT   ieN7efine PMIC_RG_DALTUDTCCDETCMPCLKNSONNG_LDO_VCN18_OCFBB_ENNENNefine PMICTCCDETFCOP37efine PMIC_RG_DALTUDTCCDETCMPCLKNSONNSHIFT                   
#define PMIC_RG_DALTUDTCCDETCMPCLKNSONNSG_LDO_VCN18_ULP_SHIFT  0efine PMIC_RG_DALTUDTCCDETVTHCLKNSONNG_LDO_VCN18_OCFBB_ENNENNefine PMICTCCDETFCOP37efine PMIC_RG_DALTUDTCCDETVTHCLKNSONNSHIFT                   
#define PMIC_RG_DALTUDTCCDETVTHCLKNSONNSG_LDO_VCN18_ULP_SHIFT  define PMIC_RG_DALTUDTCCDETMBIASCLKNSONNG_LDO_VCN18_OCFBB_ENNEefine PMICTCCDETFCOP37efine PMIC_RG_DALTUDTCCDETMBIASCLKNSONNSHIFT                 
#define PMIC_RG_DALTUDTCCDETMBIASCLKNSONNSG_LDO_VCN18_ULP_SHIFT2efine PMIC_RG_DALTUDTCCDETAUXADCSWCTRLHSONNG_LDO_VCN18_OCFBB_efine PMICTCCDETFCOP37efine PMIC_RG_DALTUDTCCDETAUXADCSWCTRLHSONNSHIFT             
#define PMIC_RG_DALTUDTCCDETAUXADCSWCTRLHSONNSG_LDO_VCN18_ULP_S3fine PMIC_RG_LDALEINT0CTURBONSONNG_LDO_VCN18_OCFBB_ENNENN_N__efine PMICTCCDETFCOP38efine PMIC_RG_DALEINT0CTURBONSONNSHIFT                  NN   
#define PMIC_RG_DALEINT0CTURBONSONNSG_LDO_VCN18_ULP_SHIFT   ieN0efine PMIC_RG_DALEINT0CMPMENNSONNG_LDO_VCN18_OCFBB_ENNENN_N__efine PMICTCCDETFCOP38efine PMIC_RG_DALEINT0CMPMENNSONNSHIFT                  NN   
#define PMIC_RG_DALEINT0CMPMENNSONNSG_LDO_VCN18_ULP_SHIFT   ie define PMIC_RG_DALEINT0CMPENNSONNG_LDO_VCN18_OCFBB_ENNENN_N___efine PMICTCCDETFCOP38efine PMIC_RG_DALEINT0CMPENNSONNSHIFT                  NN   i
#define PMIC_RG_DALEINT0CMPENNSONNSG_LDO_VCN18_ULP_SHIFT   ie T2efine PMIC_RG_DALEINT0INVENNSONNG_LDO_VCN18_OCFBB_ENNENN_N___efine PMICTCCDETFCOP38efine PMIC_RG_DALEINT0INVENNSONNSHIFT                  NN   i
#define PMIC_RG_DALEINT0INVENNSONNSG_LDO_VCN18_ULP_SHIFT   ie N3fine PMIC_RG_LDALEINT0CENNSONNG_LDO_VCN18_OCFBB_ENNENN_N_____efine PMICTCCDETFCOP38efine PMIC_RG_DALEINT0CENNSONNSHIFT                  NN   iee
#define PMIC_RG_DALEINT0CENNSONNSG_LDO_VCN18_ULP_SHIFT   ie NeN4fine PMIC_RG_LDALEINT0ENNSONNG_LDO_VCN18_OCFBB_ENNENN_N______efine PMICTCCDETFCOP38efine PMIC_RG_DALEINT0ENNSONNSHIFT                  NN   ieee
#define PMIC_RG_DALEINT0ENNSONNSG_LDO_VCN18_ULP_SHIFT   ie NeNe5efine PMIC_RG_DALEINT1CTURBONSONNG_LDO_VCN18_OCFBB_ENNENN_N__efine PMICTCCDETFCOP38efine PMIC_RG_DALEINT1CTURBONSONNSHIFT                  NN   
#define PMIC_RG_DALEINT1CTURBONSONNSG_LDO_VCN18_ULP_SHIFT   ieN8efine PMIC_RG_DALEINT1CMPMENNSONNG_LDO_VCN18_OCFBB_ENNENN_N__efine PMICTCCDETFCOP38efine PMIC_RG_DALEINT1CMPMENNSONNSHIFT                  NN   
#define PMIC_RG_DALEINT1CMPMENNSONNSG_LDO_VCN18_ULP_SHIFT   ie 9efine PMIC_RG_DALEINT1CMPENNSONNG_LDO_VCN18_OCFBB_ENNENN_N___efine PMICTCCDETFCOP38efine PMIC_RG_DALEINT1CMPENNSONNSHIFT                  NN   i
#define PMIC_RG_DALEINT1CMPENNSONNSG_LDO_VCN18_ULP_SHIFT   ie Td_CFG_CLR_ADDR  DALEINT1INVENNSONNG_LDO_VCN18_OCFBB_ENNENN_N___efine PMICTCCDETFCOP38efine PMIC_RG_DALEINT1INVENNSONNSHIFT                  NN   i
#define PMIC_RG_DALEINT1INVENNSONNSG_LDO_VCN18_ULP_SHIFT   ie Nddefine PMIC_RG_DALEINT1CENNSONNG_LDO_VCN18_OCFBB_ENNENN_N_____efine PMICTCCDETFCOP38efine PMIC_RG_DALEINT1CENNSONNSHIFT                  NN   iee
#define PMIC_RG_DALEINT1CENNSONNSG_LDO_VCN18_ULP_SHIFT   ie NeNd2efine PMIC_RG_DALEINT1ENNSONNG_LDO_VCN18_OCFBB_ENNENN_N______efine PMICTCCDETFCOP38efine PMIC_RG_DALEINT1ENNSONNSHIFT                  NN   ieee
#define PMIC_RG_DALEINT1ENNSONNSG_LDO_VCN18_ULP_SHIFT   ie NeNed3fine PMIC_RG_LTCCDETFEINT0FMFPLUGFINFCOUNT_G_LDO_VCN18_OCFBB_efine PMICTCCDETFCOP39efine PMIC_RG_TCCDETFEINT0FMFPLUGFINFCOUNT_SHIFT             
#7efine PMIC_RG_TCCDETFEINT0FMFPLUGFINFCOUNT_SG_LDO_VCN18_ULP_S
efine PMIC_RG_TCCDETFEINT1FMFPLUGFINFCOUNT_G_LDO_VCN18_OCFBB_efine PMICTCCDETFCOP39efine PMIC_RG_TCCDETFEINT1FMFPLUGFINFCOUNT_SHIFT             
#7efine PMIC_RG_TCCDETFEINT1FMFPLUGFINFCOUNT_SG_LDO_VCN18_ULP_S4fine PMIC_RG_LTCCDETFSONNFLAGFENNG_LDO_VCN18_OCFBB_ENNECFBB_Eefine PMICTCCDETFCOP4
efine PMIC_RG_TCCDETFSONNFLAGFENNSHIFT                  NN   
#define PMIC_RG_TCCDETFMONNFLAGFENNSG_LDO_VCN18_ULP_SHIFT   ieN0efine PMIC_RG_TCCDETFMONNFLAGFSELHT              _RG_    __BBefine PMICTCCDETFCOP4
efine PMIC_RG_TCCDETFSONNFLAGFSELHSHIFT                   1ie0xFfine PMIC_RG_LTCCDETFSONNFLAGFSELHSG_LDO_VCN18_ULP_SHIFT   ie4f
enumC_RUNFLAGS_LIST {
	_RG_LTOP0_ANA_ID,
	_RG_LTOP0_DIG_ID,
	_RG_LTOP0_ANA_MINORFREV,
	_RG_LTOP0_ANA_MAJORFREV,
	_RG_LTOP0_DIG_MINORFREV,
	_RG_LTOP0_DIG_MAJORFREV,
	_RG_LTOP0_DSNFCBS,
	_RG_LTOP0_DSNFBIX,
	_RG_LTOP0_DSNFESP,
	_RG_LTOP0_DSNFFPI,
	_RG_LHWCID,
	_RG_LSWCID,
	_RG_LSTS_PWRKEY,
	_RG_LSTS_RTCA,
	_RG_LSTS_CHRIN,
	_RG_LSTS_SPAR,
	_RG_LSTS_RBOOT,
	_RG_LSTS_UVLO,
	_RG_LSTS_PGFAIL,
	_RG_LSTS_PSOC,
	_RG_LSTS_THRDN,
	_RG_LSTS_WRST,
	_RG_LSTS_CRST,
	_RG_LSTS_PKEYLP,
	_RG_LSTS_NORMOFF,
	_RG_LSTS_BWDT,
	_RG_LSTS_DDLO,
	_RG_LSTS_WDT,
	_RG_LSTS_PUPSRC,
	_RG_LSTS_KEYPWR,
	_RG_LSTS_PKSP,
	_RG_LSTS_OVLO,
	_RG_LRG_POFFSTS_CLR,
	_RG_LRG_PONSTS_CLR,
	_RG_LVM18_PG_DEB,
	_RG_LVIO18_PG_DEB,
	_RG_LVUFS_PG_DEB,
	_RG_LVBBCK_PG_DEB,
	_RG_LVRFCK_PG_DEB,
	_RG_LVS1_PG_DEB,
	_RG_LVA12_PG_DEB,
	_RG_LVA09_PG_DEB,
	_RG_LVS2_PG_DEB,
	_RG_LVMODEM_PG_DEB,
	_RG_LVPU_PG_DEB,
	_RG_LVGPU12_PG_DEB,
	_RG_LVGPU11_PG_DEB,
	_RG_LVCORE_PG_DEB,
	_RG_LVAUX18_PG_DEB,
	_RG_LVXO22_PG_DEB,
	_RG_LRSV_PG_DEB,
	_RG_LVRF12_PG_DEB,
	_RG_LVRF18_PG_DEB,
	_RG_LVUSB_PG_DEB,
	_RG_LVAUD18_PG_DEB,
	_RG_LVSRAM_PROC1_PG_DEB,
	_RG_LVPROC1_PG_DEB,
	_RG_LVSRAM_PROC2_PG_DEB,
	_RG_LVPROC2_PG_DEB,
	_RG_LVSRAM_MD_PG_DEB,
	_RG_LVSRAM_OTHERS_PG_DEB,
	_RG_LVEMC_PG_DEB,
	_RG_LEXT__RG_LPG_DEB,
	_RG_LSTRUPLVM18_PG_STATUS,
	_RG_LSTRUPLVIO18_PG_STATUS,
	_RG_LSTRUPLVUFS_PG_STATUS,
	_RG_LSTRUPLVBBCK_PG_STATUS,
	_RG_LSTRUPLVRFCK_PG_STATUS,
	_RG_LSTRUPLVS1_PG_STATUS,
	_RG_LSTRUPLVA12_PG_STATUS,
	_RG_LSTRUPLVA09_PG_STATUS,
	_RG_LSTRUPLVS2_PG_STATUS,
	_RG_LSTRUPLVMODEM_PG_STATUS,
	_RG_LSTRUPLVPU_PG_STATUS,
	_RG_LSTRUPLVGPU12_PG_STATUS,
	_RG_LSTRUPLVGPU11_PG_STATUS,
	_RG_LSTRUPLVCORE_PG_STATUS,
	_RG_LSTRUPLVAUX18_PG_STATUS,
	_RG_LSTRUPLVXO22_PG_STATUS,
	_RG_LSTRUPLRSV_PG_STATUS,
	_RG_LSTRUPLVRF12_PG_STATUS,
	_RG_LSTRUPLVRF18_PG_STATUS,
	_RG_LSTRUPLVUSB_PG_STATUS,
	_RG_LSTRUPLVAUD18_PG_STATUS,
	_RG_LSTRUPLVSRAM_PROC1_PG_STATUS,
	_RG_LSTRUPLVPROC1_PG_STATUS,
	_RG_LSTRUPLVSRAM_PROC2_PG_STATUS,
	_RG_LSTRUPLVPROC2_PG_STATUS,
	_RG_LSTRUPLVSRAM_MD_PG_STATUS,
	_RG_LSTRUPLVSRAM_OTHERS_PG_STATUS,
	_RG_LSTRUPLVEMC_PG_STATUS,
	_RG_LSTRUPLEXT__RG_LPG_STATUS,
	_RG_LSTRUPLVM18_OC_STATUS,
	_RG_LSTRUPLVIO18_OC_STATUS,
	_RG_LSTRUPLVUFS_OC_STATUS,
	_RG_LSTRUPLVBBCK_OC_STATUS,
	_RG_LSTRUPLVRFCK_OC_STATUS,
	_RG_LSTRUPLVS1_OC_STATUS,
	_RG_LSTRUPLVA12_OC_STATUS,
	_RG_LSTRUPLVA09_OC_STATUS,
	_RG_LSTRUPLVS2_OC_STATUS,
	_RG_LSTRUPLVMODEM_OC_STATUS,
	_RG_LSTRUPLVPU_OC_STATUS,
	_RG_LSTRUPLVGPU12_OC_STATUS,
	_RG_LSTRUPLVGPU11_OC_STATUS,
	_RG_LSTRUPLVCORE_OC_STATUS,
	_RG_LSTRUPLVAUX18_OC_STATUS,
	_RG_LSTRUPLVXO22_OC_STATUS,
	_RG_LSTRUPLRSV_OC_STATUS,
	_RG_LSTRUPLVRF12_OC_STATUS,
	_RG_LSTRUPLVRF18_OC_STATUS,
	_RG_LSTRUPLVUSB_OC_STATUS,
	_RG_LSTRUPLVAUD18_OC_STATUS,
	_RG_LSTRUPLVSRAM_PROC1_OC_STATUS,
	_RG_LSTRUPLVPROC1_OC_STATUS,
	_RG_LSTRUPLVSRAM_PROC2_OC_STATUS,
	_RG_LSTRUPLVPROC2_OC_STATUS,
	_RG_LSTRUPLVSRAM_MD_OC_STATUS,
	_RG_LSTRUPLVSRAM_OTHERS_OC_STATUS,
	_RG_LSTRUPLVEMC_OC_STATUS,
	_RG_L_RUNTHERMAL_DEB,
	_RG_LSTRUPLTHERMAL_STATUS,
	_RG_LRG_SRCLKENNIN0FEN,
	_RG_LRG_SRCLKENNIN0FHW_MODE,
	_RG_LRG_SRCLKENNIN1FEN,
	_RG_LRG_SRCLKENNIN1FHW_MODE,
	_RG_LRG_SRCLKENNIN_SYNCFEN,
	_RG_LRG_OSCFENNGUTO_OFF,
	_RG_LTESTFOUT,
	_RG_LRG_SONNFLAGFSEL,
	_RG_LRG_SONNGRPFSEL,
	_RG_LRG_NANDTREE_MODE,
	_RG_LRG_TESTFGUXADC,
	_RG_LRG_EFUSE_MODE,
	_RG_LRG_TESTFSTRUP,
	_RG_LTESTMODEFSW,
	_RG_L_RUNTESTFMODEFSCAN,
	_RG_LPWRKEY_DEB,
	_RG_LCHRDETFDEB,
	_RG_LHOMEKEY_DEB,
	_RG_LRG_PRUNTDSEL,
	_RG_LRG_SPINTDSEL,
	_RG_LRG_AUDNTDSEL,
	_RG_LRG_E32CAL_TDSEL,
	_RG_LRG_PRUNRDSEL,
	_RG_LRG_SPINRDSEL,
	_RG_LRG_AUDNRDSEL,
	_RG_LRG_E32CAL_RDSEL,
	_RG_LRG_SMT_WDTRSTB_IN,
	_RG_LRG_SMT_SRCLKENNIN0,
	_RG_LRG_SMT_SRCLKENNIN1,
	_RG_LRG_SMT_RTC_32K1V8_0,
	_RG_LRG_SMT_RTC_32K1V8_1,
	_RG_LRG_SMT_HOMEKEY,
	_RG_LRG_SMT_SCPLVREQLVAO,
	_RG_LRG_SMT_SPINCLK,
	_RG_LRG_SMT_SPINCSN,
	_RG_LRG_SMT_SPINMOSI,
	_RG_LRG_SMT_SPINMISO,
	_RG_LRG_SMT_AUDNCLKNSOSI,
	_RG_LRG_SMT_AUDNDATNSOSI0,
	_RG_LRG_SMT_AUDNDATNSOSI1,
	_RG_LRG_SMT_AUDNDATNSOSI2,
	_RG_LRG_SMT_AUDNSYNCFSOSI,
	_RG_LRG_SMT_AUDNNLENSOSI0,
	_RG_LRG_SMT_AUDNNLENSOSI1,
	_RG_LRG_SMT_AUDNDATNSISO0,
	_RG_LRG_SMT_AUDNDATNSISO1,
	_RG_LRG_SMT_AUDNDATNSISO2,
	_RG_LRG_TOPLRSV0,
	_RG_LRG_TOPLRSV1,
	_RG_LRG_OCTL_SRCLKENNIN0,
	_RG_LRG_OCTL_SRCLKENNIN1,
	_RG_LRG_OCTL_RTC_32K1V8_0,
	_RG_LRG_OCTL_RTC_32K1V8_1,
	_RG_LRG_OCTL_SPINCLK,
	_RG_LRG_OCTL_SPINCSN,
	_RG_LRG_OCTL_SPINSOSI,
	_RG_LRG_OCTL_SPINSISO,
	_RG_LRG_OCTL_AUDNCLKNSOSI,
	_RG_LRG_OCTL_AUDNDATNSOSI0,
	_RG_LRG_OCTL_AUDNDATNSOSI1,
	_RG_LRG_OCTL_AUDNDATNSOSI2,
	_RG_LRG_OCTL_AUDNSYNCFSOSI,
	_RG_LRG_OCTL_AUDNNLENSOSI0,
	_RG_LRG_OCTL_AUDNNLENSOSI1,
	_RG_LRG_OCTL_AUDNDATNSISO0,
	_RG_LRG_OCTL_AUDNDATNSISO1,
	_RG_LRG_OCTL_AUDNDATNSISO2,
	_RG_LRG_OCTL_HOMEKEY,
	_RG_LRG_OCTL_SCPLVREQLVAO,
	_RG_LRG_SRCLKENNIN0FFILTERFEN,
	_RG_LRG_SRCLKENNIN1FFILTERFEN,
	_RG_LRG_RTC32K_1V8_0FFILTERFEN,
	_RG_LRG_RTC32K_1V8_1FFILTERFEN,
	_RG_LRG_SPINCLKFFILTERFEN,
	_RG_LRG_SPINCSNFFILTERFEN,
	_RG_LRG_SPINSOSIFFILTERFEN,
	_RG_LRG_SPINSISOFFILTERFEN,
	_RG_LRG_AUDNCLKNSOSIFFILTERFEN,
	_RG_LRG_AUDNDATNSOSI0FFILTERFEN,
	_RG_LRG_AUDNDATNSOSI1FFILTERFEN,
	_RG_LRG_AUDNDATNSOSI2FFILTERFEN,
	_RG_LRG_AUDNSYNCFSOSIFFILTERFEN,
	_RG_LRG_AUDNDATNSISO0FFILTERFEN,
	_RG_LRG_AUDNDATNSISO1FFILTERFEN,
	_RG_LRG_AUDNDATNSISO2FFILTERFEN,
	_RG_LRG_WDTRSTB_INFFILTERFEN,
	_RG_LRG_HOMEKEY_FILTERFEN,
	_RG_LRG_SCPLVREQLVAOFFILTERFEN,
	_RG_LRG_AUDNNLENSOSI0FFILTERFEN,
	_RG_LRG_AUDNNLENSOSI1FFILTERFEN,
	_RG_LRG_SRCLKENNIN0FRCSEL,
	_RG_LRG_SRCLKENNIN1FRCSEL,
	_RG_LRG_RTC32K_1V8_0FRCSEL,
	_RG_LRG_RTC32K_1V8_1FRCSEL,
	_RG_LRG_SPINCLKFRCSEL,
	_RG_LRG_SPINCSNFRCSEL,
	_RG_LRG_SPINSOSIFRCSEL,
	_RG_LRG_SPINSISOFRCSEL,
	_RG_LRG_AUDNCLKNSOSIFRCSEL,
	_RG_LRG_AUDNDATNSOSI0FRCSEL,
	_RG_LRG_AUDNDATNSOSI1FRCSEL,
	_RG_LRG_AUDNDATNSOSI2FRCSEL,
	_RG_LRG_AUDNSYNCFSOSIFRCSEL,
	_RG_LRG_AUDNDATNSISO0FRCSEL,
	_RG_LRG_AUDNDATNSISO1FRCSEL,
	_RG_LRG_AUDNDATNSISO2FRCSEL,
	_RG_LRG_WDTRSTB_INFRCSEL,
	_RG_LRG_HOMEKEY_RCSEL,
	_RG_LRG_SCPLVREQLVAOFRCSEL,
	_RG_LRG_AUDNNLENSOSI0FRCSEL,
	_RG_LRG_AUDNNLENSOSI1FRCSEL,
	_RG_LTOPLSTATUS,
	_RG_LTOPLSTATUSFSET,
	_RG_LTOPLSTATUSFCLR,
	_RG_LVM_MODE,
	_RG_LTOP1_ANA_ID,
	_RG_LTOP1_DIG_ID,
	_RG_LTOP1_ANA_MINORFREV,
	_RG_LTOP1_ANA_MAJORFREV,
	_RG_LTOP1_DIG_MINORFREV,
	_RG_LTOP1_DIG_MAJORFREV,
	_RG_LTOP1_DSNFCBS,
	_RG_LTOP1_DSNFBIX,
	_RG_LTOP1_DSNFESP,
	_RG_LTOP1_DSNFFPI,
	_RG_LGPIO_DIR0,
	_RG_LGPIO_DIR0FSET,
	_RG_LGPIO_DIR0FCLR,
	_RG_LGPIO_DIR1,
	_RG_LGPIO_DIR1FSET,
	_RG_LGPIO_DIR1FCLR,
	_RG_LGPIO_PULLEN0,
	_RG_LGPIO_PULLEN0FSET,
	_RG_LGPIO_PULLEN0FCLR,
	_RG_LGPIO_PULLEN1,
	_RG_LGPIO_PULLEN1FSET,
	_RG_LGPIO_PULLEN1FCLR,
	_RG_LGPIO_PULLSEL0,
	_RG_LGPIO_PULLSEL0FSET,
	_RG_LGPIO_PULLSEL0FCLR,
	_RG_LGPIO_PULLSEL1,
	_RG_LGPIO_PULLSEL1FSET,
	_RG_LGPIO_PULLSEL1FCLR,
	_RG_LGPIO_DINV0,
	_RG_LGPIO_DINV0FSET,
	_RG_LGPIO_DINV0FCLR,
	_RG_LGPIO_DINV1,
	_RG_LGPIO_DINV1FSET,
	_RG_LGPIO_DINV1FCLR,
	_RG_LGPIO_DOUT0,
	_RG_LGPIO_DOUT0FSET,
	_RG_LGPIO_DOUT0FCLR,
	_RG_LGPIO_DOUT1,
	_RG_LGPIO_DOUT1FSET,
	_RG_LGPIO_DOUT1FCLR,
	_RG_LGPIO_PI0,
	_RG_LGPIO_PI1,
	_RG_LGPIO_POE0,
	_RG_LGPIO_POE1,
	_RG_LGPIO0_MODE,
	_RG_LGPIO1_MODE,
	_RG_LGPIO2_MODE,
	_RG_LGPIO3_MODE,
	_RG_LGPIO_MODE0FSET,
	_RG_LGPIO_MODE0FCLR,
	_RG_LGPIO4_MODE,
	_RG_LGPIO5_MODE,
	_RG_LGPIO6_MODE,
	_RG_LGPIO7_MODE,
	_RG_LGPIO_MODE1FSET,
	_RG_LGPIO_MODE1FCLR,
	_RG_LGPIO8_MODE,
	_RG_LGPIO9_MODE,
	_RG_LGPIO10_MODE,
	_RG_LGPIO11_MODE,
	_RG_LGPIO_MODE2FSET,
	_RG_LGPIO_MODE2FCLR,
	_RG_LGPIO12_MODE,
	_RG_LGPIO13_MODE,
	_RG_LGPIO14_MODE,
	_RG_LGPIO15_MODE,
	_RG_LGPIO_MODE3FSET,
	_RG_LGPIO_MODE3FCLR,
	_RG_LGPIO16_MODE,
	_RG_LGPIO17_MODE,
	_RG_LGPIO18_MODE,
	_RG_LGPIO19_MODE,
	_RG_LGPIO_MODE4FSET,
	_RG_LGPIO_MODE4FCLR,
	_RG_LGPIO_RSV,
	_RG_LTOP2_ANA_ID,
	_RG_LTOP2_DIG_ID,
	_RG_LTOP2_ANA_MINORFREV,
	_RG_LTOP2_ANA_MAJORFREV,
	_RG_LTOP2_DIG_MINORFREV,
	_RG_LTOP2_DIG_MAJORFREV,
	_RG_LTOP2_DSNFCBS,
	_RG_LTOP2_DSNFBIX,
	_RG_LTOP2_DSNFESP,
	_RG_LTOP2_DSNFFPI,
	_RG_LTOPLCLKNOFFSET,
	_RG_LTOPLRSTFOFFSET,
	_RG_LTOPLINTFOFFSET,
	_RG_LTOPLINTFLEN,
	_RG_LRG_SCK32K_CK_PDN,
	_RG_LRG_INTRP_CK_PDN,
	_RG_LRG_EFUSE_CK_PDN,
	_RG_LRG_CK_PDNLRSV0,
	_RG_LRG_CK_PDNLRSV1,
	_RG_LRG_SPINCK_PDN,
	_RG_LRG_CK_PDNLRSV2,
	_RG_LRG_PMU32K_CK_PDN,
	_RG_LRG_FQMTR_32K_CK_PDN,
	_RG_LRG_FQMTR_CK_PDN,
	_RG_LRG_PMU128K_CK_PDN,
	_RG_LRG_RTC26M_CK_PDN,
	_RG_LRG_RTC32K_CK_PDN,
	_RG_LTOPLCKPDNLCON0FSET,
	_RG_LTOPLCKPDNLCON0FCLR,
	_RG_LRG_RTC32K_1V8_0FPDN,
	_RG_LRG_RTC32K_1V8_1FPDN,
	_RG_LRG_TRIM_128K_CK_PDN,
	_RG_LRG_BGRNTESTFCK_PDN,
	_RG_LRG_PCHRNTESTFCK_PDN,
	_RG_LTOPLCKPDNLCON1FSET,
	_RG_LTOPLCKPDNLCON1FCLR,
	_RG_LRG_FQMTR_CK_CKSEL,
	_RG_LRG_RTC_32K1V8_SEL,
	_RG_LRG_PRU32K_CK_CKSEL,
	_RG_LRG_TOPLCKSELHCON0FRSV,
	_RG_LTOPLCKSELHCON0FSET,
	_RG_LTOPLCKSELHCON0FCLR,
	_RG_LRG_SRCVOLTENFSW,
	_RG_LRG_VOWENFSW,
	_RG_LRG_SRCVOLTENFMODE,
	_RG_LRG_VOWENFMODE,
	_RG_LRG_TOPLCKSELHCON2FRSV,
	_RG_LTOPLCKSELHCON1FSET,
	_RG_LTOPLCKSELHCON1FCLR,
	_RG_LRG_REG_CK_DIVSEL,
	_RG_LTOPLCKDIVSELHCON0FRSV,
	_RG_LTOPLCKDIVSELHCON0FSET,
	_RG_LTOPLCKDIVSELHCON0FCLR,
	_RG_LRG_EFUSE_CK_PDN_HWEN,
	_RG_LRG_EINT_32K_CK_PDN_HWEN,
	_RG_LRG_RTC26M_CK_PDN_HWEN,
	_RG_LTOPLCKHWENHCON0FRSV,
	_RG_LTOPLCKHWENHCON0FSET,
	_RG_LTOPLCKHWENHCON0FCLR,
	_RG_LRG_PMU128K_CK_TSTFDIS,
	_RG_LRG_DCXO_1M_CK_TSTFDIS,
	_RG_LRG_DCXO_26M_CK_TSTFDIS,
	_RG_LRG_XO_CLKN26M_DIG_TSTFDIS,
	_RG_LRG_RTC_26M_CK_TSTFDIS,
	_RG_LRG_RTC_32K_CK_TSTFDIS,
	_RG_LRG_SCK_32K_CK_TSTFDIS,
	_RG_LTOPLCKTSTFCON0FRSV,
	_RG_LRG_PMU128K_CK_TSTSEL,
	_RG_LRG_DCXO_1M_CK_TSTSEL,
	_RG_LRG_DCXO_26M_CK_TSTSEL,
	_RG_LRG_XO_CLKN26M_DIG_TSTSEL,
	_RG_LRG_RTC_26M_CK_TSTSEL,
	_RG_LRG_RTC_32K_CK_TSTSEL,
	_RG_LRG_SCK_32K_CK_TSTSEL,
	_RG_LRG_EFUSE_CK_TSTSEL,
	_RG_LRG_BGRNTESTFCK_TSTSEL,
	_RG_LRG_PCHRNTESTFCK_TSTSEL,
	_RG_LRG_FQMTR_CK_TSTSEL,
	_RG_LRG_DCXO1M_TSTCK_SEL,
	_RG_LRG_DCXO26M_CKENHBUCK_SW_SEL,
	_RG_LRG_DCXO26M_CKENHBUCK_SW,
	_RG_LRG_DCXO26M_CKENHBM_SW_SEL,
	_RG_LRG_DCXO26M_CKENHBM_SW,
	_RG_LRG_DCXO26M_CKENHHK_SW_SEL,
	_RG_LRG_DCXO26M_CKENHHK_SW,
	_RG_LRG_DCXO26M_CKENHLDO_SW_SEL,
	_RG_LRG_DCXO26M_CKENHLDO_SW,
	_RG_LRG_DCXO26M_CKENHSCK_SW_SEL,
	_RG_LRG_DCXO26M_CKENHSCK_SW,
	_RG_LRG_DCXO26M_CKENHMDB_SW_SEL,
	_RG_LRG_DCXO26M_CKENHMDB_SW,
	_RG_LRG_DCXO1M_CKENHBUCK_SW_SEL,
	_RG_LRG_DCXO1M_CKENHBUCK_SW,
	_RG_LRG_DCXO1M_CKENHLDO_SW_SEL,
	_RG_LRG_DCXO1M_CKENHLDO_SW,
	_RG_LRG_DCXO1M_CKENHHK_SW_SEL,
	_RG_LRG_DCXO1M_CKENHHK_SW,
	_RG_LRG_TOPLMDB_DCM_SW_MODE,
	_RG_LRG_TOPLMDB_DCM_SW_EN,
	_RG_LRG_SCKLMDB_DCM_SW_MODE,
	_RG_LRG_SCKLMDB_DCM_SW_EN,
	_RG_LRG_LDO_MDB_DCM_SW_MODE,
	_RG_LRG_LDO_MDB_DCM_SW_EN,
	_RG_LRG_BUCK_MDB_DCM_SW_MODE,
	_RG_LRG_BUCK_MDB_DCM_SW_EN,
	_RG_LRG_MDB_DCXO26M_DCM_LP_EN,
	_RG_LRG_EFUSE_MANLRST,
	_RG_LRG_DRIVERLRST,
	_RG_LRG_FQMTR_RST,
	_RG_LRG_RTC_RST,
	_RG_LRG_TYPE_C_CC_RST,
	_RG_LRG_CLKNTRIM_RST,
	_RG_LRG_BUCK_SRCLKENNRST,
	_RG_LTOPLRSTFCON0FSET,
	_RG_LTOPLRSTFCON0FCLR,
	_RG_LRG_BUCK_PROT__RPP_RST,
	_RG_LRG_SPKLRST,
	_RG_LRG_FT_VR_SYSRSTB,
	_RG_LRG_LDO_CALINRST,
	_RG_LTOPLRSTFCON1FRSV,
	_RG_LTOPLRSTFCON1FSET,
	_RG_LTOPLRSTFCON1FCLR,
	_RG_LRG_CHRNLDO_DETFSODE,
	_RG_LRG_CHRNLDO_DETFSW,
	_RG_LRG_CHRWDTNFLAGFSODE,
	_RG_LRG_CHRWDTNFLAGFSW,
	_RG_LTOPLRSTFCON2FRSV,
	_RG_LRG_GPIO_RST_SEL,
	_RG_LRG_WDTRSTB_EN,
	_RG_LRG_WDTRSTB_SODE,
	_RG_LWDTRSTB_STATUS,
	_RG_LWDTRSTB_STATUSFCLR,
	_RG_LRG_WDTRSTB_FB_EN,
	_RG_LRG_WDTRSTB_DEB,
	_RG_LRG_PWRKEY_KEY_MODEFRSV,
	_RG_LRG_PWRKEY_RST_ENNRSV,
	_RG_LRG_PWRRST_TMRFDISFRSV,
	_RG_LRG_PWRKEY_RST_TDFRSV,
	_RG_LTOPLRSTFMISCFRSV,
	_RG_LTOPLRSTFMISCFSET,
	_RG_LTOPLRSTFMISCFCLR,
	_RG_LVPWRINNRSTB_STATUS,
	_RG_LDDLONRSTB_STATUS,
	_RG_LUVLONRSTB_STATUS,
	_RG_LRTC_DDLONRSTB_STATUS,
	_RG_LCHRWDTNREG_RSTB_STATUS,
	_RG_LCHRDETFREG_RSTB_STATUS,
	_RG_LBWDT_DDLONRSTB_STATUS,
	_RG_LTOPLRSTFSTATUSFRSV,
	_RG_LTOPLRSTFSTATUSFSET,
	_RG_LTOPLRSTFSTATUSFCLR,
	_RG_LDCXO1M_CKENHBUCK,
	_RG_LDCXO1M_CKENHLDO,
	_RG_LDCXO1M_CKENHHK,
	_RG_LDCXO26M_CKENHBUCK,
	_RG_LDCXO26M_CKENHLDO,
	_RG_LDCXO26M_CKENHHK,
	_RG_LDCXO26M_CKENHBM,
	_RG_LDCXO26M_CKENHSCK,
	_RG_LDCXO26M_CKENHMDB,
	_RG_LDCXO1M_CKEN,
	_RG_LDCXO26M_CKEN,
	_RG_LTOP2_ELRFLEN,
	_RG_LRG_TOP2_RSV0,
	_RG_LRG_TOP2LRSV1,
	_RG_LTOP3_ANA_ID,
	_RG_LTOP3_DIG_ID,
	_RG_LTOP3_ANA_MINORFREV,
	_RG_LTOP3_ANA_MAJORFREV,
	_RG_LTOP3_DIG_MINORFREV,
	_RG_LTOP3_DIG_MAJORFREV,
	_RG_LTOP3_DSNFCBS,
	_RG_LTOP3_DSNFBIX,
	_RG_LTOP3_DSNFESP,
	_RG_LTOP3_DSNFFPI,
	_RG_LRG_INTFENNSPINCMD_ALERT,
	_RG_LMISCFTOPLINTFCON0FSET,
	_RG_LMISCFTOPLINTFCON0FCLR,
	_RG_LRG_INT_SHIFNSPINCMD_ALERT,
	_RG_LMISCFTOPLINTFSHIFNCON0FSET,
	_RG_LMISCFTOPLINTFSHIFNCON0FCLR,
	_RG_LRG_INT_STATUSFSPINCMD_ALERT,
	_RG_LRG_INT_RAW_STATUSFSPINCMD_ALERT,
	_RG_LRG_INT_SHIFNBUCK_TOP,
	_RG_LRG_INT_SHIFNLDO_TOP,
	_RG_LRG_INT_SHIFNPSCFTOP,
	_RG_LRG_INT_SHIFNSCK_TOP,
	_RG_LRG_INT_SHIFNBM_TOP,
	_RG_LRG_INT_SHIFNHK_TOP,
	_RG_LRG_INT_SHIFNXPP_TOP,
	_RG_LRG_INT_SHIFNAUDNTOP,
	_RG_LRG_INT_SHIFNMISCFTOP,
	_RG_LTOPLINTFSHIFNCON0FSET,
	_RG_LTOPLINTFSHIFNCON0FCLR,
	_RG_LINT_STATUSFBUCK_TOP,
	_RG_LINT_STATUSFLDO_TOP,
	_RG_LINT_STATUSFPSCFTOP,
	_RG_LINT_STATUSFSCK_TOP,
	_RG_LINT_STATUSFBM_TOP,
	_RG_LINT_STATUSFHK_TOP,
	_RG_LINT_STATUSFXPP_TOP,
	_RG_LINT_STATUSFAUDNTOP,
	_RG_LINT_STATUSFMISCFTOP,
	_RG_LINT_STATUSFTOPLRSV,
	_RG_LINT_RAW_STATUSFBUCK_TOP,
	_RG_LINT_RAW_STATUSFLDO_TOP,
	_RG_LINT_RAW_STATUSFPSCFTOP,
	_RG_LINT_RAW_STATUSFSCK_TOP,
	_RG_LINT_RAW_STATUSFBM_TOP,
	_RG_LINT_RAW_STATUSFHK_TOP,
	_RG_LINT_RAW_STATUSFXPP_TOP,
	_RG_LINT_RAW_STATUSFAUDNTOP,
	_RG_LINT_RAW_STATUSFMISCFTOP,
	_RG_LINT_RAW_STATUSFTOPLRSV,
	_RG_LRG_INT_POLARITY,
	_RG_LRG_DCXO26M_CKENHSW_SEL,
	_RG_LRG_DCXO26M_CKENHSW,
	_RG_LRG_DCXO1M_CKENHSW_SEL,
	_RG_LRG_DCXO1M_CKENHSW,
	_RG_L_RRCFEN,
	_RG_L_RRCFENFSET,
	_RG_L_RRCFENFCLR,
	_RG_LRG_VR_SPMFMODE,
	_RG_LRG_VR_MD_MODE,
	_RG_LRG_VR_SSHUB_SODE,
	_RG_L_RRCFCON1FSET,
	_RG_L_RRCFCON1FCLR,
	_RG_LRG_SRCLKEN2_MODE,
	_RG_LRG_SRCLKEN3_MODE,
	_RG_LPLT0_ANA_ID,
	_RG_LPLT0_DIG_ID,
	_RG_LPLT0_ANA_MINORFREV,
	_RG_LPLT0_ANA_MAJORFREV,
	_RG_LPLT0_DIG_MINORFREV,
	_RG_LPLT0_DIG_MAJORFREV,
	_RG_LPLT0_DSNFCBS,
	_RG_LPLT0_DSNFBIX,
	_RG_LPLT0_DSNFESP,
	_RG_LPLT0_DSNFFPI,
	_RG_LRG_OSCF128K_TRIM_EN,
	_RG_LRG_OSCF128K_TRIM_RATE,
	_RG_LDA_OSCF128K_TRIM,
	_RG_LRG_OTP_PA,
	_RG_LRG_OTP_PDIN,
	_RG_LRG_OTP_PTM,
	_RG_LRG_OTP_PWE,
	_RG_LRG_OTP_PPROG,
	_RG_LRG_OTP_PWE_SRC,
	_RG_LRG_OTP_PROG_PKEY,
	_RG_LRG_OTP_RD_PKEY,
	_RG_LRG_OTP_RD_TRIG,
	_RG_LRG_RDNRDY_BYPASS,
	_RG_LRG_SKIP_OTP_OUT,
	_RG_LRG_OTP_RD_SW,
	_RG_LRG_OTP_DOUT_SW,
	_RG_LRG_OTP_RD_BUSY,
	_RG_LRG_OTP_RD_ACK,
	_RG_LRG_OTP_PAFSW,
	_RG_LTMA_KEY,
	_RG_LTOPLMDB_RSV0,
	_RG_LTOPLMDB_RSV1,
	_RG_LRG_MDB_DM1_DSFEN,
	_RG_LRG_AUTO_LOAD_FORCE,
	_RG_LRG_OTP_WRITE_SEL,
	_RG_LRG_TOPLMDB_BRIDGE_BYPASS_EN,
	_RG_LRG_SCKLMDB_BRIDGE_BYPASS_EN,
	_RG_LRG_LDO_MDB_BRIDGE_BYPASS_EN,
	_RG_LRG_BUCK_MDB_BRIDGE_BYPASS_EN,
	_RG_LRG_MDB_BRDG_ACSFSUSPEND,
	_RG_LRG_MDB_BRDG_ACSFDEEPIDLE,
	_RG_LPLT0_ELRFLEN,
	_RG_LRG_OSCF128K_TRIM,
	_RG_LSPISLV_ANA_ID,
	_RG_LSPISLV_DIG_ID,
	_RG_LSPISLV_ANA_MINORFREV,
	_RG_LSPISLV_ANA_MAJORFREV,
	_RG_LSPISLV_DIG_MINORFREV,
	_RG_LSPISLV_DIG_MAJORFREV,
	_RG_LSPISLV_DSNFCBS,
	_RG_LSPISLV_DSNFBIX,
	_RG_LSPISLV_DSNFESP,
	_RG_LSPISLV_DSNFFPI,
	_RG_LRG_SPINSISOFMODEFSEL,
	_RG_LRG_ENNRECORD,
	_RG_LRG_RDNRECORDFEN,
	_RG_LRG_SPINRSV,
	_RG_LDEW_DIOFEN,
	_RG_LDEW_READ_TEST,
	_RG_LDEW_WRITE_TEST,
	_RG_LDEW_CR_LSWRST,
	_RG_LDEW_CR_LEN,
	_RG_LDEW_CR_LVAL,
	_RG_LDEW_CIPHER_KEY_SEL,
	_RG_LDEW_CIPHER_IV_SEL,
	_RG_LDEW_CIPHER_EN,
	_RG_LDEW_CIPHER_RDY,
	_RG_LDEW_CIPHER_MODE,
	_RG_LDEW_CIPHER_SWRST,
	_RG_LDEW_RDDMY_NO,
	_RG_LRG_SPINDLY_SEL,
	_RG_LRECORDFCMD0,
	_RG_LRECORDFCMD1,
	_RG_LRECORDFCMD2,
	_RG_LRECORDFCMD3,
	_RG_LRECORDFCMD4,
	_RG_LRECORDFCMD5,
	_RG_LRECORDFWDATA0,
	_RG_LRECORDFWDATA1,
	_RG_LRECORDFWDATA2,
	_RG_LRECORDFWDATA3,
	_RG_LRECORDFWDATA4,
	_RG_LRECORDFWDATA5,
	_RG_LRG_T   _TARGET,
	_RG_LRG_T   _SHIF,
	_RG_LRG_WDATA_TARGET,
	_RG_LRG_WDATA_SHIF,
	_RG_LRG_SPINRECORDFCLR,
	_RG_LRG_CMD_ALERTFCLR,
	_RG_LSPISLV_KEY,
	_RG_LINT_TYPE_CON0,
	_RG_LINT_TYPE_CON0FSET,
	_RG_LINT_TYPE_CON0FCLR,
	_RG_LCPULINT_STA,
	_RG_LMD32LINT_STA,
	_RG_LRG_SRCLKENNIN3_SMPSNCLKNSODE,
	_RG_LRG_SRCLKENNIN3FENFSMPSNTEST,
	_RG_LRG_SRCLKENNIN2_SMPSNCLKNSODE,
	_RG_LRG_SRCLKENNIN2FENFSMPSNTEST,
	_RG_LRG_SRCLKENNIN2_EN,
	_RG_LRG_SRCLKENNIN3_EN,
	_RG_LSCK_TOP_ANA_ID,
	_RG_LSCK_TOP_DIG_ID,
	_RG_LSCK_TOP_ANA_MINORFREV,
	_RG_LSCK_TOP_ANA_MAJORFREV,
	_RG_LSCK_TOP_DIG_MINORFREV,
	_RG_LSCK_TOP_DIG_MAJORFREV,
	_RG_LSCK_TOP_CBS,
	_RG_LSCK_TOP_BIX,
	_RG_LSCK_TOP_ESP,
	_RG_LSCK_TOP_FPI,
	_RG_LSCK_TOP_CLKNOFFSET,
	_RG_LSCK_TOP_RSTFOFFSET,
	_RG_LSCK_TOP_INTFOFFSET,
	_RG_LSCK_TOP_INTFLEN,
	_RG_LSCK_TOP_XTAL_SEL,
	_RG_LSCK_TOP_RESERVED,
	_RG_LXOSC32_ENB_DET,
	_RG_LSCK_TOP_TESTFOUT,
	_RG_LSCK_TOP_SONNFLAGFSEL,
	_RG_LSCK_TOP_SONNGRPFSEL,
	_RG_LRG_RTC_SE_LMCLKNPDN,
	_RG_LRG_EOSCFCALINTESTFCK_PDN,
	_RG_LRG_RTC_EOSC32_CK_PDN,
	_RG_LRG_RTC_SE_L32K_CK_PDN,
	_RG_LRG_RTC_MCLKNPDN,
	_RG_LRG_RTC_32K_CK_PDN,
	_RG_LRG_RTC_26M_CK_PDN,
	_RG_LRG_RTC_2SE_LOFF_DETFPDN,
	_RG_LRG_RTC_INTRP_CK_PDN,
	_RG_LSCK_TOP_CKPDNLCON0FSET,
	_RG_LSCK_TOP_CKPDNLCON0FCLR,
	_RG_LRG_RTC_26M_CK_PDN_HWEN,
	_RG_LRG_RTC_MCLKNPDN_HWEN,
	_RG_LRG_RTC_SE_L32K_CK_PDN_HWEN,
	_RG_LRG_RTC_SE_LMCLKNPDN_HWEN,
	_RG_LRG_RTC_INTRP_CK_PDN_HWEN,
	_RG_LRG_RTC_CLKNPDN_HWENLRSV_1,
	_RG_LRG_RTC_CLKNPDN_HWENLRSV_0,
	_RG_LSCK_TOP_CKHWENHCONFSET,
	_RG_LSCK_TOP_CKHWENHCONFCLR,
	_RG_LRG_RTC_CK_TSTSELLRSV,
	_RG_LRG_RTCDETFCK_TSTSEL,
	_RG_LRG_EOSCFCALINTESTFCK_TSTSEL,
	_RG_LRG_RTC_EOSC32_CK_TSTSEL,
	_RG_LRG_RTC_SWRST,
	_RG_LRG_RTC_SE_LSWRST,
	_RG_LRG_BANK_RTC_SWRST,
	_RG_LRG_BANK_RTC_SE_LSWRST,
	_RG_LRG_BANK_EOSCFCALINSWRST,
	_RG_LRG_BANK_SCK_TOP_SWRST,
	_RG_LRG_BANK_FQMTR_RST,
	_RG_LSCK_TOP_RSTFCON0FSET,
	_RG_LSCK_TOP_RSTFCON0FCLR,
	_RG_LRG_INTFENNRTC,
	_RG_LSCK_TOP_INTFCON0FSET,
	_RG_LSCK_TOP_INTFCON0FCLR,
	_RG_LRG_INT_SHIFNRTC,
	_RG_LSCK_TOP_INTFSHIFNCON0FSET,
	_RG_LSCK_TOP_INTFSHIFNCON0FCLR,
	_RG_LRG_INT_STATUSFRTC,
	_RG_LRG_INT_RAW_STATUSFRTC,
	_RG_LSCK_TOP_POLARITY,
	_RG_LEOSCFCALINSTART,
	_RG_LEOSCFCALINTD,
	_RG_LEOSCFCALINTEST,
	_RG_LEOSCFCALINDCXO_RDY_TD,
	_RG_LFR_LVTCXO0_ON,
	_RG_LEOSCFCALINRSV,
	_RG_LMIX_EOSC32_STP_LPDTB,
	_RG_LMIX_EOSC32_STP_LPDEN,
	_RG_LMIX_XOSC32_STP_PWDB,
	_RG_LMIX_XOSC32_STP_LPDTB,
	_RG_LMIX_XOSC32_STP_LPDEN,
	_RG_LMIX_XOSC32_STP_LPDRST,
	_RG_LMIX_XOSC32_STP_CALI,
	_RG_LSTMPNSODE,
	_RG_LMIX_EOSC32_STP_CHOP_EN,
	_RG_LMIX_DCXO_STP_LVSH_EN,
	_RG_LMIX_PRUNSTP_DDLONVRTC,
	_RG_LMIX_PRUNSTP_DDLONVRTC_EN,
	_RG_LMIX_RTC_STP_XOSC32_ENB,
	_RG_LMIX_DCXO_STP_TESTFDEGLITCHNSODE,
	_RG_LMIX_EOSC32_STP_RSV,
	_RG_LMIX_EOSC32_VCT_EN,
	_RG_LMIX_EOSC32_OPT,
	_RG_LMIX_DCXO_STP_LVSH_EN_INT,
	_RG_LMIX_RTC_GPIO_COREDETB,
	_RG_LMIX_RTC_GPIO_F32KOB,
	_RG_LMIX_RTC_GPIO_GPO,
	_RG_LMIX_RTC_GPIO_OE,
	_RG_LMIX_RTC_STP_DEBUGFOUT,
	_RG_LMIX_RTC_STP_DEBUGFSEL,
	_RG_LMIX_RTC_STP_K_EOSC32_EN,
	_RG_LMIX_RTC_STP_EMBCK_SEL,
	_RG_LMIX_STP_BBWAKEUP,
	_RG_LMIX_STP_RTC_DDLO,
	_RG_LMIX_RTC_XOSC32_ENB,
	_RG_LMIX_EFUSE_XOSC32_ENB_OPT,
	_RG_LRG_RTC_TESTFOUT,
	_RG_LRG_RTC_DIG_TESTFIN,
	_RG_LRG_RTC_DIG_TESTFSODE,
	_RG_LFQMTR_TCKSEL,
	_RG_LFQMTR_BUSY,
	_RG_LFQMTR_DCXO26M_EN,
	_RG_LFQMTR_EN,
	_RG_LFQMTR_WINSET,
	_RG_LFQMTR_DATA,
	_RG_LXO_SO_LVOTE,
	_RG_LXO_WCNLVOTE,
	_RG_LXO_NF_LVOTE,
	_RG_LXO_CELLVOTE,
	_RG_LXO_EXT_VOTE,
	_RG_LXO_MODEFCONNFBT_SHIF,
	_RG_LXO_BUFFCONNFBT_SHIF,
	_RG_LRTC_ANA_ID,
	_RG_LRTC_DIG_ID,
	_RG_LRTC_ANA_MINORFREV,
	_RG_LRTC_ANA_MAJORFREV,
	_RG_LRTC_DIG_MINORFREV,
	_RG_LRTC_DIG_MAJORFREV,
	_RG_LRTC_DSNFCBS,
	_RG_LRTC_DSNFBIX,
	_RG_LRTC_DSNFESP,
	_RG_LRTC_DSNFFPI,
	_RG_LBBPU,
	_RG_LCLRPKY,
	_RG_LRELOAD,
	_RG_LCBUSY,
	_RG_LALARM_STATUS,
	_RG_LKEY_BBPU,
	_RG_LALSTA,
	_RG_LTCSTA,
	_RG_LLPSTA,
	_RG_LAL_EN,
	_RG_LTC_EN,
	_RG_LONESHOT,
	_RG_LLP_EN,
	_RG_LSE_CII,
	_RG_LMINCII,
	_RG_LHOUCII,
	_RG_LDOMCII,
	_RG_LDOWCII,
	_RG_LMTHCII,
	_RG_LYEACII,
	_RG_LSE_CII_1_2,
	_RG_LSE_CII_1_4,
	_RG_LSE_CII_1_8,
	_RG_LSE__MIF,
	_RG_LMINFSIF,
	_RG_LHOUFSIF,
	_RG_LDOMFSIF,
	_RG_LDOW_MIF,
	_RG_LMTH_MIF,
	_RG_LYEA_MIF,
	_RG_LTC_SE_OND,
	_RG_LT_LMINUTE,
	_RG_LT_LHOUR,
	_RG_LT_LDOM,
	_RG_LT_LDOW,
	_RG_LT_LMONTH,
	_RG_LRTC_MACRO_ID,
	_RG_LT_LYEAR,
	_RG_LAL_SE_OND,
	_RG_LBBPU_AUTO_PDN_SEL,
	_RG_LBBPU_2SE_LCK_SEL,
	_RG_LBBPU_2SE_LEN,
	_RG_LBBPU_2SE_LSODE,
	_RG_LBBPU_2SE_LSTATLCLEAR,
	_RG_LBBPU_2SE_LSTATLSTA,
	_RG_LRT_LLPD_OPT,
	_RG_LK_EOSC32_VTCXO_ON_SEL,
	_RG_LAL_MINUTE,
	_RG_LALLHOUR,
	_RG_LNEW_SPARE0,
	_RG_LAL_DOM,
	_RG_LNEW_SPARE1,
	_RG_LAL_DOW,
	_RG_LRG_EOSCFCALINTD,
	_RG_LNEW_SPARE2,
	_RG_LAL_MONTH,
	_RG_LNEW_SPARE3,
	_RG_LAL_YEAR,
	_RG_LRT_LK_EOSCFRSV,
	_RG_LXOSCCALI,
	_RG_LRTC_XOSC32_ENB,
	_RG_LRTC_EMBCK_SELNSODE,
	_RG_LRTC_EMBCK_SR_LSEL,
	_RG_LRTC_EMBCK_SELNOPTION,
	_RG_LRTC_GPSLCKOUT_EN,
	_RG_LRTC_EOSC32_VCT_EN,
	_RG_LRTC_EOSC32_CHOP_EN,
	_RG_LRTC_GP_OSC32_CON,
	_RG_LRTC_REG_XOSC32_ENB,
	_RG_LRTC_POWERKEY1,
	_RG_LRTC_POWERKEY2,
	_RG_LRTC_PDN1,
	_RG_LRTC_PDN2,
	_RG_LRTC_SPAR0,
	_RG_LRTC_SPAR1,
	_RG_LRTC_PROT,
	_RG_LRTC_DIFF,
	_RG_LPOWERFDETECTED,
	_RG_LK_EOSC32_RSV,
	_RG_LCALINRDLSEL,
	_RG_LRTC_CALI,
	_RG_LCALINWRLSEL,
	_RG_LK_EOSC32_OVERFLOW,
	_RG_LWRTGR,
	_RG_LVBATLLPSTA_RAW,
	_RG_LEOSC32_LPEN,
	_RG_LXOSC32_LPEN,
	_RG_LLPRST,
	_RG_LCDBO,
	_RG_LF32KOB,
	_RG_LGPO,
	_RG_LGOE,
	_RG_LGSR,
	_RG_LGSMT,
	_RG_LGPEN,
	_RG_LGPU,
	_RG_LGE4,
	_RG_LGE8,
	_RG_LGPI,
	_RG_LLPSTA_RAW,
	_RG_LDAT0_LOCK,
	_RG_LDAT1_LOCK,
	_RG_LDAT2_LOCK,
	_RG_LRTC_INT_CNT,
	_RG_LRTC_SE_LDAT0,
	_RG_LRTC_SE_LDAT1,
	_RG_LRTC_SE_LDAT2,
	_RG_LRTC_SE_LANA_ID,
	_RG_LRTC_SE_LDIG_ID,
	_RG_LRTC_SE_LANA_MINORFREV,
	_RG_LRTC_SE_LANA_MAJORFREV,
	_RG_LRTC_SE_LDIG_MINORFREV,
	_RG_LRTC_SE_LDIG_MAJORFREV,
	_RG_LRTC_SE_LDSNFCBS,
	_RG_LRTC_SE_LDSNFBIX,
	_RG_LRTC_SE_LDSNFESP,
	_RG_LRTC_SE_LDSNFFPI,
	_RG_LTC_SE_OND_SE_,
	_RG_LT_LMINUTE_SE_,
	_RG_LT_LHOUR_SE_,
	_RG_LT_LDOMFSE_,
	_RG_LT_LDOW_SE_,
	_RG_LT_LMONTH_SE_,
	_RG_LT_LYEAR_SE_,
	_RG_LRTC_SE_LCK_PDN,
	_RG_LRTC_SE_LWRTGR,
	_RG_LDCXO_ANA_ID,
	_RG_LDCXO_DIG_ID,
	_RG_LDCXO_ANA_MINORFREV,
	_RG_LDCXO_ANA_MAJORFREV,
	_RG_LDCXO_DIG_MINORFREV,
	_RG_LDCXO_DIG_MAJORFREV,
	_RG_LDCXO_DSNFCBS,
	_RG_LDCXO_DSNFBIX,
	_RG_LDCXO_DSNFESP,
	_RG_LDCXO_DSNFFPI,
	_RG_LXO_EXTBUF1_MODE,
	_RG_LXO_EXTBUF1_ENHM,
	_RG_LXO_EXTBUF2_MODE,
	_RG_LXO_EXTBUF2_ENHM,
	_RG_LXO_EXTBUF3_MODE,
	_RG_LXO_EXTBUF3_ENHM,
	_RG_LXO_EXTBUF4_MODE,
	_RG_LXO_EXTBUF4_ENHM,
	_RG_LXO_BBLLPM_ENHM,
	_RG_LXO_ENBBNSHN,
	_RG_LXO_ENBBNENHM,
	_RG_LXO_CLKSELHSHN,
	_RG_LDCXO_CW00FSET,
	_RG_LDCXO_CW00FCLR,
	_RG_LXO_CLKSELHENHM,
	_RG_LXO_EXTBUF1LCKGNSHN,
	_RG_LXO_EXTBUF1LCKGNENHM,
	_RG_LXO_EXTBUF2_CKGNSHN,
	_RG_LXO_EXTBUF2LCKGNENHM,
	_RG_LXO_EXTBUF3_CKGNSHN,
	_RG_LXO_EXTBUF3LCKGNENHM,
	_RG_LXO_EXTBUF4_CKGNSHN,
	_RG_LXO_EXTBUF4LCKGNENHM,
	_RG_LXO_HV_PBUFFSHN,
	_RG_LXO_HV_PBUFFEN_SYNCFM,
	_RG_LXO_HV_PBUFBIASNENHM,
	_RG_LXO_LV_PBUFFSHN,
	_RG_LXO_LV_PBUFBIASNENHM,
	_RG_LXO_LV_PBUFFENHM,
	_RG_LXO_BBLPM_CKSELHM,
	_RG_LXO_EN32K_SHN,
	_RG_LXO_EN32K_S,
	_RG_LRG_XO_CBANK_POL,
	_RG_LXO_XMODEFM,
	_RG_LXO_STRUPLSODE,
	_RG_LRG_XO_PCTATLCCOMP,
	_RG_LRG_XO_VTESTFSELHMUX,
	_RG_LXO_SWRST,
	_RG_LXO_CBANK_SYNCFDYN,
	_RG_LXO_PCTATLENNSHN,
	_RG_LXO_PCTATLENNS,
	_RG_LXO_PMU_CKENHM,
	_RG_LXO_PMU_CKENHMHN,
	_RG_LXO_EXTBUF6_CKGNSHN,
	_RG_LXO_EXTBUF6LCKGNENHM,
	_RG_LXO_EXTBUF7_CKGNSHN,
	_RG_LXO_EXTBUF7LCKGNENHM,
	_RG_LRG_XO_CORE_LPM_ISEL,
	_RG_LXO_FPM_ISELHM,
	_RG_LXO_CDAC_FPM,
	_RG_LXO_CDAC_LPM,
	_RG_LXO_32KDIV_NFRAC_FPM,
	_RG_LXO_COFSTFFPM,
	_RG_LXO_32KDIV_NFRAC_LPM,
	_RG_LXO_COFSTFLPM,
	_RG_LXO_CORE_SHN,
	_RG_LXO_CORE_ENHM,
	_RG_LXO_CORE_TURBONEN_SYNCFM,
	_RG_LRG_XO_PCTATLIS_EN,
	_RG_LXO_STARTUPLENHM,
	_RG_LRG_XO_CMPLGSEL,
	_RG_LXO_CORE_VBSELHSYNCFM,
	_RG_LXO_CORE_FPMBIASNENHM,
	_RG_LXO_CORE_LPMCFHSYNCFFPM,
	_RG_LXO_CORE_LPMCFHSYNCFLPM,
	_RG_LRG_XO_CORE_LPM_ISEL_SHN,
	_RG_LRG_XO_CORE_LPM_IDAC,
	_RG_LXO_AAC_CMPLSHN,
	_RG_LXO_AAC_ENHM,
	_RG_LXO_PMIC_TOP_DIG_SW,
	_RG_LXO_CMPLENHM,
	_RG_LXO_AAC_VSELHM,
	_RG_LRG_XO_AAC_X1EN,
	_RG_LRG_XO_LVBUFFCKSEL,
	_RG_LRG_XO_RFCK_EXTBUF_LP,
	_RG_LRG_XO_BBCK_EXTBUF_LP,
	_RG_LXO_AAC_FPM_TIME,
	_RG_LXO_AAC_ISEL_SHN,
	_RG_LXO_AAC_FPM_SWEN,
	_RG_LXO_32KDIV_SWRST,
	_RG_LXO_32KDIV_RATIO_MAN,
	_RG_LXO_32KDIV_TESTFEN,
	_RG_LXO_CTL_SYNCFBUFFSHN,
	_RG_LXO_CTL_SYNCFBUFFENHM,
	_RG_LRG_XO_HV_PBUFFVSET,
	_RG_LXO_EXTBUF6LMODE,
	_RG_LXO_EXTBUF6NENHM,
	_RG_LXO_EXTBUF7_MODE,
	_RG_LXO_EXTBUF7NENHM,
	_RG_LDCXO_CW09FSET,
	_RG_LDCXO_CW09FCLR,
	_RG_LXO_MDB_TBONEN_SEL,
	_RG_LXO_EXTBUF4LCLKSELHSHN,
	_RG_LXO_VIO18PG_BUFEN,
	_RG_LXO_CALLENNSHN,
	_RG_LXO_CALLENNS,
	_RG_LRG_XO_CORE_OSCTD,
	_RG_LXO_THADCFEN,
	_RG_LRG_XO_SYNCFCKPOL,
	_RG_LRG_XO_CORE_FPM_IDAC,
	_RG_LRG_XO_CTL_POL,
	_RG_LRG_XO_CTL_SYNCFBYP,
	_RG_LRG_XO_VXO22PG_SHN,
	_RG_LRG_XO_HV_PBUFFBYP,
	_RG_LRG_XO_HV_PBUFFENCL,
	_RG_LRG_XO_CORE_VGBIASNVSET,
	_RG_LXO_CORE_TURBONEN_SYNCFMHN,
	_RG_LRG_XO_HV_PBUFFISET,
	_RG_LRG_XO_HEATERFSEL,
	_RG_LRG_XO_RESERVED6,
	_RG_LRG_XO_VOWFEN,
	_RG_LRG_XO_LV_PBUFFISET,
	_RG_LRG_XO_LV_PBUFFFPMISET,
	_RG_LXO_BBLLPM_ENHSEL,
	_RG_LXO_EXTBUF1_BBLPM_ENNSHIF,
	_RG_LXO_EXTBUF2LBBLPM_ENNSHIF,
	_RG_LXO_EXTBUF3LBBLPM_ENNSHIF,
	_RG_LXO_EXTBUF4LBBLPM_ENNSHIF,
	_RG_LXO_EXTBUF6LBBLPM_ENNSHIF,
	_RG_LXO_EXTBUF7LBBLPM_ENNSHIF,
	_RG_LRG_XO_DIG26M_DIV4_32KDIV,
	_RG_LRG_XO_BBLPM_FREQLFPM,
	_RG_LRG_XO_EXTBUF2LINV,
	_RG_LRG_XO_EXTBUF3LINV,
	_RG_LXO_THADCFENNSHN,
	_RG_LXO_EXTBUF2LCLKSELHSHN,
	_RG_LRG_XO_AUDIOFEN,
	_RG_LRG_XO_AUDIOFATTEN,
	_RG_LRG_XO_EXTBUF2LSRSEL,
	_RG_LRG_XO_DIG26M_DEGLITCH,
	_RG_LRG_XO_EXTBUF4LSRSEL,
	_RG_LRG_XO_DIG26M_DIV2_SW_MHN,
	_RG_LRG_XO_EXTBUF1_HD,
	_RG_LRG_XO_EXTBUF3LHD,
	_RG_LRG_XO_EXTBUF6LHD,
	_RG_LRG_XO_EXTBUF7LHD,
	_RG_LXO_STA_CTL_SHN,
	_RG_LXO_STA_CTL_S,
	_RG_LXO_VBBCK_ENNSHN,
	_RG_LXO_VBBCK_ENNS,
	_RG_LXO_VRFCK_ENNSHN,
	_RG_LXO_VRFCK_ENNS,
	_RG_LXO_RESERVED2,
	_RG_LRG_XO_RESERVED1,
	_RG_LRG_XO_RESERVED2,
	_RG_LXO_STATG_LAUXOUT_SEL,
	_RG_LXO_AUXOUT_SEL,
	_RG_LXO_STATG_LAUXOUT,
	_RG_LRG_XO_PCTATLBGFEN,
	_RG_LRG_XO_PCTATLRPTATLSEL,
	_RG_LRG_XO_PCTATLIPTATLSEL,
	_RG_LRG_XO_PCTATLRCTATLSEL,
	_RG_LRG_XO_PCTATLICTATLSEL,
	_RG_LRG_XO_CBANK_SYNCFBYP,
	_RG_LRG_XO_PCTATLVCTATLSEL,
	_RG_LRG_XO_PCTATLVTEMP,
	_RG_LRG_XO_CORE_LPM__RG_BIAS,
	_RG_LRG_XO_EXTBUF1_RSEL,
	_RG_LRG_XO_EXTBUF2LRSEL,
	_RG_LRG_XO_EXTBUF3LRSEL,
	_RG_LRG_XO_EXTBUF4LRSEL,
	_RG_LRG_XO_EXTBUF7LRSEL,
	_RG_LDCXO_ELRFLEN,
	_RG_LRG_XO_DIG26M_DIV2,
	_RG_LXO_PWRKEY_RSTBHSEL,
	_RG_LXO_ELR_RESERVED,
	_RG_LPSCFTOP_ANA_ID,
	_RG_LPSC_TOP_DIG_ID,
	_RG_LPSCFTOP_ANA_MINORFREV,
	_RG_LPSCFTOP_ANA_MAJORFREV,
	_RG_LPSC_TOP_DIG_MINORFREV,
	_RG_LPSCFTOP_DIG_MAJORFREV,
	_RG_LPSCFTOP_CBS,
	_RG_LPSCFTOP_BIX,
	_RG_LPSCFTOP_ESP,
	_RG_LPSCFTOP_FPI,
	_RG_LPSCFTOP_CLKNOFFSET,
	_RG_LPSCFTOP_RSTFOFFSET,
	_RG_LPSCFTOP_INTFOFFSET,
	_RG_LPSCFTOP_INTFLEN,
	_RG_LRG_CHRDETF32K_CK_PDN,
	_RG_LRG_STRUPLLONG_PRESSLRST,
	_RG_LRG_PSEQLPWRMSK_RST_SEL,
	_RG_LBANK_STRUPLSWRST,
	_RG_LBANK_PSEQLSWRST,
	_RG_LBANK_CHRDETFSWRST,
	_RG_LRG_CHRDETFRST,
	_RG_LRG_INTFENNPWRKEY,
	_RG_LRG_INTFENNHOMEKEY,
	_RG_LRG_INTFENNPWRKEY_R,
	_RG_LRG_INTFENNHOMEKEY_R,
	_RG_LRG_INTFENNNI_LBATLINT,
	_RG_LRG_INTFENNCHRDETFEDGE,
	_RG_LPSCFINTFCON0FSET,
	_RG_LPSCFINTFCON0FCLR,
	_RG_LRG_INT_SHIFNPWRKEY,
	_RG_LRG_INTFSHIFNHOMEKEY,
	_RG_LRG_INTFSHIFNPWRKEY_R,
	_RG_LRG_INTFSHIFNHOMEKEY_R,
	_RG_LRG_INTFSHIFNNI_LBATLINT,
	_RG_LRG_INTFSHIFNCHRDETFEDGE,
	_RG_LPSCFINTFSHIFNCON0FSET,
	_RG_LPSCFINTFSHIFNCON0FCLR,
	_RG_LRG_INT_STATUSFPWRKEY,
	_RG_LRG_INTFSTATUSFHOMEKEY,
	_RG_LRG_INTFSTATUSFPWRKEY_R,
	_RG_LRG_INTFSTATUSFHOMEKEY_R,
	_RG_LRG_INTFSTATUSFNI_LBATLINT,
	_RG_LRG_INTFSTATUSFCHRDETFEDGE,
	_RG_LRG_INT_RAW_STATUSFPWRKEY,
	_RG_LRG_INTFRAW_STATUSFHOMEKEY,
	_RG_LRG_INTFRAW_STATUSFPWRKEY_R,
	_RG_LRG_INTFRAW_STATUSFHOMEKEY_R,
	_RG_LRG_INTFRAW_STATUSFNI_LBATLINT,
	_RG_LRG_INTFRAW_STATUSFCHRDETFEDGE,
	_RG_LRG_PSCFINTFPOLARITY,
	_RG_LRG_HOMEKEY_INTFSEL,
	_RG_LRG_PWRKEY_INTFSEL,
	_RG_LINTFSISCFCONFSET,
	_RG_LINTFSISCFCONFCLR,
	_RG_LRG_PSC_SONNGRPFSEL,
	_RG_LSTRUPLANA_ID,
	_RG_LSTRUPLDIG_ID,
	_RG_LSTRUPLANA_MINORFREV,
	_RG_LSTRUPLANA_MAJORFREV,
	_RG_LSTRUPLDIG_MINORFREV,
	_RG_LSTRUPLDIG_MAJORFREV,
	_RG_LSTRUPLCBS,
	_RG_LSTRUPLBIX,
	_RG_LSTRUPLDSNFESP,
	_RG_LSTRUPLDSNFFPI,
	_RG_LRG_TMFOUT,
	_RG_LRG_THRDETFSEL,
	_RG_LRG_STRUPLTHRFSEL,
	_RG_LRG_THRFTMODE,
	_RG_LRG_VREFFBG,
	_RG_LRGSLANA_CHIP_ID,
	_RG_LRG_PRUNRSV,
	_RG_LRG_RSTFDRVSEL,
	_RG_LRG_EN1FDRVSEL,
	_RG_LRG_EN2FDRVSEL,
	_RG_LRGSLVUSB_PG_STATUS,
	_RG_LRGSLVAUX18_PG_STATUS,
	_RG_LRGSLVAUD18_PG_STATUS,
	_RG_LRGSLVXO22_PG_STATUS,
	_RG_LRGSLVEMC_PG_STATUS,
	_RG_LRGSLVIO18_PG_STATUS,
	_RG_LRGSLVUFS_PG_STATUS,
	_RG_LRGSLVSRAM_MD_PG_STATUS,
	_RG_LRGSLVSRAM_OTHERS_PG_STATUS,
	_RG_LRGSLVSRAM_PROC1_PG_STATUS,
	_RG_LRGSLVSRAM_PROC2_PG_STATUS,
	_RG_LRGSLVA12_PG_STATUS,
	_RG_LRGSLVA09_PG_STATUS,
	_RG_LRGSLVM18_PG_STATUS,
	_RG_LRGSLVRFCK_1_PG_STATUS,
	_RG_LRGSLVRFCK_PG_STATUS,
	_RG_LRGSLVBBCK_PG_STATUS,
	_RG_LRGSLVRF18_PG_STATUS,
	_RG_LRGSLVS1_PG_STATUS,
	_RG_LRGSLVMODEM_PG_STATUS,
	_RG_LRGSLVPROC1_PG_STATUS,
	_RG_LRGSLVPROC2_PG_STATUS,
	_RG_LRGSLVCORE_PG_STATUS,
	_RG_LRGSLVPU_PG_STATUS,
	_RG_LRGSLVGPU11_PG_STATUS,
	_RG_LRGSLVGPU12_PG_STATUS,
	_RG_LRGSLVS2_PG_STATUS,
	_RG_LRGSLVRF12_PG_STATUS,
	_RG_LSTRUPLELRFLEN,
	_RG_LRG_STRUPLIREFFTRIM,
	_RG_LRG_THRFLO_LSEL,
	_RG_LPSEQLANA_ID,
	_RG_LPSEQLDIG_ID,
	_RG_LPSEQLANA_MINORFREV,
	_RG_LPSEQLANA_MAJORFREV,
	_RG_LPSEQLDIG_MINORFREV,
	_RG_LPSEQLDIG_MAJORFREV,
	_RG_LPSEQLCBS,
	_RG_LPSEQLBIX,
	_RG_LPSEQLESP,
	_RG_LPSEQLFPI,
	_RG_LRG_PWRHOLD,
	_RG_LRG_USBDLLSODE,
	_RG_LRG_WDTRST_ACT,
	_RG_LRG_CRST,
	_RG_LRG_WRST,
	_RG_LRG_CRSTFINTV,
	_RG_LRG_WRSTFINTV,
	_RG_LRG_WDTRST_EN,
	_RG_LRG_KEYPWRLVCORE_OPT,
	_RG_LRG_KEYPWRLVCORE_SEL,
	_RG_LRG_RSV_SWREG,
	_RG_LRG_STRUPLTHRFCLR,
	_RG_LRG_UVLONDECFEN,
	_RG_LRG_STRUPLLONG_PRESSLEXT_SEL,
	_RG_LRG_STRUPLLONG_PRESSLEXT_TD,
	_RG_LRG_STRUPLLONG_PRESSLEXT_EN,
	_RG_LRG_STRUPLLONG_PRESSLEXT_CHRNCTRL,
	_RG_LRG_STRUPLLONG_PRESSLEXT_PWRKEY_CTRL,
	_RG_LRG_STRUPLLONG_PRESSLEXT_SPAR_CTRL,
	_RG_LRG_STRUPLLONG_PRESSLEXT_RTCA_CTRL,
	_RG_LRG_SMART_RST_SDN_EN,
	_RG_LRG_SMART_RST_SODE,
	_RG_LRG_PWRRST_TMRFDIS,
	_RG_LRG_PWRKEY_KEY_MODE,
	_RG_LRG_PWRKEY_RST_EN,
	_RG_LRG_PWRKEY_RST_TD,
	_RG_LRG_STRUPLPWRKEY_COUNT_RESET,
	_RG_LPUPLPKEY_RELEASE,
	_RG_LPWRKEY_LONG_PRESSLCOUNT,
	_RG_LRG_PORFFLAG,
	_RG_LUSBDL,
	_RG_LJUST_SMART_RST,
	_RG_LJUST_PWRKEY_RST,
	_RG_LRG_CLRFJUST_SMART_RST,
	_RG_LCLRFJUST_RST,
	_RG_LRG_STRUPLTHER_DEB_RTD,
	_RG_LRG_STRUPLTHER_DEB_FTD,
	_RG_LRG_STRUPLEXT__RG_LEN,
	_RG_LRG_STRUPLEXT__RG_LSEL,
	_RG_LRGSLEXT__RG_LPG,
	_RG_LDALEXT__RG_LEN1,
	_RG_LDALEXT__RG_LEN2,
	_RG_LRG_EXT__RG_LPG_DEBTD,
	_RG_LRG_RTC_SPAR_DEB_EN,
	_RG_LRG_RTC_ALARM_DEB_EN,
	_RG_LRG_STRUPLEXT__RG_LPG_H2L_EN,
	_RG_LRG_STRUPLVM18_PG_H2L_EN,
	_RG_LRG_STRUPLVIO18_PG_H2L_EN,
	_RG_LRG_STRUPLVUFS_PG_H2L_EN,
	_RG_LRG_STRUPLVBBCK_PG_H2L_EN,
	_RG_LRG_STRUPLVRFCK_PG_H2L_EN,
	_RG_LRG_STRUPLVS1_PG_H2L_EN,
	_RG_LRG_STRUPLVA12_PG_H2L_EN,
	_RG_LRG_STRUPLVA09_PG_H2L_EN,
	_RG_LRG_STRUPLVS2_PG_H2L_EN,
	_RG_LRG_STRUPLVMODEM_PG_H2L_EN,
	_RG_LRG_STRUPLVPU_PG_H2L_EN,
	_RG_LRG_STRUPLVGPU12_PG_H2L_EN,
	_RG_LRG_STRUPLVGPU11_PG_H2L_EN,
	_RG_LRG_STRUPLVCORE_PG_H2L_EN,
	_RG_LRG_STRUPLVAUX18_PG_H2L_EN,
	_RG_LRG_STRUPLRSV_PG_H2L_EN,
	_RG_LRG_STRUPLVRF12_PG_H2L_EN,
	_RG_LRG_STRUPLVRF18_PG_H2L_EN,
	_RG_LRG_STRUPLVUSB_PG_H2L_EN,
	_RG_LRG_STRUPLVAUD18_PG_H2L_EN,
	_RG_LRG_STRUPLVSRAM_PROC1_PG_H2L_EN,
	_RG_LRG_STRUPLVPROC1_PG_H2L_EN,
	_RG_LRG_STRUPLVSRAM_PROC2_PG_H2L_EN,
	_RG_LRG_STRUPLVPROC2_PG_H2L_EN,
	_RG_LRG_STRUPLVSRAM_MD_PG_H2L_EN,
	_RG_LRG_STRUPLVSRAM_OTHERS_PG_H2L_EN,
	_RG_LRG_STRUPLVEMC_PG_H2L_EN,
	_RG_LRG_STRUPLVM18_PG_ENB,
	_RG_LRG_STRUPLVIO18_PG_ENB,
	_RG_LRG_STRUPLVUFS_PG_ENB,
	_RG_LRG_STRUPLVBBCK_PG_ENB,
	_RG_LRG_STRUPLVRFCK_PG_ENB,
	_RG_LRG_STRUPLVS1_PG_ENB,
	_RG_LRG_STRUPLVA12_PG_ENB,
	_RG_LRG_STRUPLVA09_PG_ENB,
	_RG_LRG_STRUPLVS2_PG_ENB,
	_RG_LRG_STRUPLVMODEM_PG_ENB,
	_RG_LRG_STRUPLVPU_PG_ENB,
	_RG_LRG_STRUPLVGPU12_PG_ENB,
	_RG_LRG_STRUPLVGPU11_PG_ENB,
	_RG_LRG_STRUPLVCORE_PG_ENB,
	_RG_LRG_STRUPLVAUX18_PG_ENB,
	_RG_LRG_STRUPLVXO22_PG_ENB,
	_RG_LRG_STRUPLRSV_PG_ENB,
	_RG_LRG_STRUPLVRF12_PG_ENB,
	_RG_LRG_STRUPLVRF18_PG_ENB,
	_RG_LRG_STRUPLVUSB_PG_ENB,
	_RG_LRG_STRUPLVAUD18_PG_ENB,
	_RG_LRG_STRUPLVSRAM_PROC1_PG_ENB,
	_RG_LRG_STRUPLVPROC1_PG_ENB,
	_RG_LRG_STRUPLVSRAM_PROC2_PG_ENB,
	_RG_LRG_STRUPLVPROC2_PG_ENB,
	_RG_LRG_STRUPLVSRAM_MD_PG_ENB,
	_RG_LRG_STRUPLVSRAM_OTHERS_PG_ENB,
	_RG_LRG_STRUPLVEMC_PG_ENB,
	_RG_LRG_STRUPLEXT__RG_LPG_ENB_RSV,
	_RG_LRG_STRUPLVM18_OC_ENB,
	_RG_LRG_STRUPLVIO18_OC_ENB,
	_RG_LRG_STRUPLVUFS_OC_ENB,
	_RG_LRG_STRUPLVBBCK_OC_ENB,
	_RG_LRG_STRUPLVRFCK_OC_ENB,
	_RG_LRG_STRUPLVS1_OC_ENB,
	_RG_LRG_STRUPLVA12_OC_ENB,
	_RG_LRG_STRUPLVA09_OC_ENB,
	_RG_LRG_STRUPLVS2_OC_ENB,
	_RG_LRG_STRUPLVMODEM_OC_ENB,
	_RG_LRG_STRUPLVPU_OC_ENB,
	_RG_LRG_STRUPLVGPU12_OC_ENB,
	_RG_LRG_STRUPLVGPU11_OC_ENB,
	_RG_LRG_STRUPLVCORE_OC_ENB,
	_RG_LRG_STRUPLVAUX18_OC_ENB,
	_RG_LRG_STRUPLVXO22_OC_ENB,
	_RG_LRG_STRUPLRSV_OC_ENB,
	_RG_LRG_STRUPLVRF12_OC_ENB,
	_RG_LRG_STRUPLVRF18_OC_ENB,
	_RG_LRG_STRUPLVUSB_OC_ENB,
	_RG_LRG_STRUPLVAUD18_OC_ENB,
	_RG_LRG_STRUPLVSRAM_PROC1_OC_ENB,
	_RG_LRG_STRUPLVPROC1_OC_ENB,
	_RG_LRG_STRUPLVSRAM_PROC2_OC_ENB,
	_RG_LRG_STRUPLVPROC2_OC_ENB,
	_RG_LRG_STRUPLVSRAM_MD_OC_ENB,
	_RG_LRG_STRUPLVSRAM_OTHERS_OC_ENB,
	_RG_LRG_STRUPLVEMC_OC_ENB,
	_RG_LRG_PSEQLFORCE_ON,
	_RG_LRG_PSEQLFORCE_TESTFEN,
	_RG_LRG_PSEQLBYPASS_DEB,
	_RG_LRG_PSEQLBYPASS_SEQ,
	_RG_LRG_PSEQLLPBWDT_ACC,
	_RG_LRG_PSEQLFORCE_ALL_DOFF,
	_RG_LRG_PSEQLPGLCK_SEL,
	_RG_LRG_PSEQLSPAR_XCPTNSHIF,
	_RG_LRG_PSEQLRTCA_XCPTNSHIF,
	_RG_LRG_THM_SHDN_EN,
	_RG_LRG_STRUPLUVLONU1U2_SEL,
	_RG_LRG_STRUPLUVLONU1U2_SEL_SWCTRL,
	_RG_LRG_OVLONRDB_TD,
	_RG_LRG_OVLONRDB_EN,
	_RG_LRG_THRNTEST,
	_RG_LRG_STRUPLENVTEM,
	_RG_LRG_STRUPLENVTEM_CTRL,
	_RG_LDDUVLONDEB_EN,
	_RG_LRG_STRUPLFT_CTRL,
	_RG_LRG_BIASGEN_FORCE,
	_RG_LRG_STRUPLPWRON,
	_RG_LRG_STRUPLPWRON_SEL,
	_RG_LRG_BIASGEN,
	_RG_LRG_BIASGEN_SEL,
	_RG_LRG_DCXO_PMU_CKEN,
	_RG_LRG_DCXO_PMU_CKENFSEL,
	_RG_LSTRUPLDIG_IOLPGLFORCE,
	_RG_LRG_ATSTFPGLCHK,
	_RG_LRG_STRUPLPG_DEB_MODE,
	_RG_LRG_OVLONFCMPLHSW_SEL,
	_RG_LRG_OVLONFCMPLHSW,
	_RG_LRG_UVLONVSYS_VTH_SW_SEL,
	_RG_LRG_UVLONVSYS_VTH_SW,
	_RG_LRG_CPS_W_KEY,
	_RG_LRG_SLOTFINTVLDOWN,
	_RG_LRG_DSEQLLEN,
	_RG_LRG_VXO22_DSA,
	_RG_LRG_VAUX18_DSA,
	_RG_LRG_VCORE_DSA,
	_RG_LRG_VGPU11_DSA,
	_RG_LRG_VGPU12_DSA,
	_RG_LRG_VPU_DSA,
	_RG_LRG_EXT__RG_LEN2_DSA,
	_RG_LRG_VMODEM_DSA,
	_RG_LRG_VS2_DSA,
	_RG_LRG_VA09_DSA,
	_RG_LRG_VA12_DSA,
	_RG_LRG_VS1_DSA,
	_RG_LRG_VRFCK_DSA,
	_RG_LRG_VBBCK_DSA,
	_RG_LRG_VUFS_DSA,
	_RG_LRG_VIO18_DSA,
	_RG_LRG_VM18_DSA,
	_RG_LRG_EXT__RG_LEN1_DSA,
	_RG_LRG_VEMC_DSA,
	_RG_LRG_VSRAM_OTHERS_DSA,
	_RG_LRG_VSRAM_MD_DSA,
	_RG_LRG_VPROC2_DSA,
	_RG_LRG_VSRAM_PROC2_DSA,
	_RG_LRG_VPROC1_DSA,
	_RG_LRG_VSRAM_PROC1_DSA,
	_RG_LRG_VAUD18_DSA,
	_RG_LRG_VUSB_DSA,
	_RG_LRG_VRF18_DSA,
	_RG_LRG_VRF12_DSA,
	_RG_LRG_RSV_DSA,
	_RG_LPSEQLELRFLEN,
	_RG_LRG_BWDT_EN,
	_RG_LRG_BWDT_TSEL,
	_RG_LRG_BWDT_CSEL,
	_RG_LRG_BWDT_TD,
	_RG_LRG_BWDT_CHRTD,
	_RG_LRG_BWDT_DDLONTD,
	_RG_LRG_SLOTFINTVLUP,
	_RG_LRG_SEQLLEN,
	_RG_LRG_PSEQLELRFRSV0,
	_RG_LRG_PSPG_SHDN_ENB,
	_RG_LRG_PSEQLF32K_FORCE,
	_RG_LRG_EXT__RG_LPG_CHK_SEL,
	_RG_LRG_STRUPLLONG_PRESSLRESET_EXTEND,
	_RG_LRG_CPS_S0EXT_ENB,
	_RG_LRG_CPS_S0EXT_TD,
	_RG_LRG_SDN_DLY_ENB,
	_RG_LRG_CHRDETFDEB_TD,
	_RG_LRG_PWRKEY_EVENT_SODE,
	_RG_LRG_PWRKEY_EVENT_SODE_HW,
	_RG_LRG_LDO_PG_STB_MODE,
	_RG_LRG_BUCK_PG_STB_MODE,
	_RG_LRG_STRUPLEXT__RG_LPG_ENB,
	_RG_LRG_PSCLELR1_RSV1,
	_RG_LRG_PSCLELRFRSV0,
	_RG_LRG_PSCLELRFRSV1,
	_RG_LRG_VXO22_USA,
	_RG_LRG_VAUX18_USA,
	_RG_LRG_VCORE_USA,
	_RG_LRG_VGPU11_USA,
	_RG_LRG_VGPU12_USA,
	_RG_LRG_VPU_USA,
	_RG_LRG_EXT__RG_LEN2_USA,
	_RG_LRG_VMODEM_USA,
	_RG_LRG_VS2_USA,
	_RG_LRG_VA09_USA,
	_RG_LRG_VA12_USA,
	_RG_LRG_VS1_USA,
	_RG_LRG_VRFCK_USA,
	_RG_LRG_VBBCK_USA,
	_RG_LRG_VUFS_USA,
	_RG_LRG_VIO18_USA,
	_RG_LRG_VM18_USA,
	_RG_LRG_EXT__RG_LEN1_USA,
	_RG_LRG_VEMC_USA,
	_RG_LRG_VSRAM_OTHERS_USA,
	_RG_LRG_VSRAM_MD_USA,
	_RG_LRG_VPROC2_USA,
	_RG_LRG_VSRAM_PROC2_USA,
	_RG_LRG_VPROC1_USA,
	_RG_LRG_VSRAM_PROC1_USA,
	_RG_LRG_VAUD18_USA,
	_RG_LRG_VUSB_USA,
	_RG_LRG_VRF18_USA,
	_RG_LRG_VRF12_USA,
	_RG_LRG_RSV_USA,
	_RG_LCHRDETFANA_ID,
	_RG_LCHRDETFDIG_ID,
	_RG_LCHRDETFANA_MINORFREV,
	_RG_LCHRDETFANA_MAJORFREV,
	_RG_LCHRDETFDIG_MINORFREV,
	_RG_LCHRDETFDIG_MAJORFREV,
	_RG_LCHRDETFCBS,
	_RG_LCHRDETFBIX,
	_RG_LCHRDETFESP,
	_RG_LCHRDETFFPI,
	_RG_LRGSFCHRDET,
	_RG_LADFCHRDETB,
	_RG_LRG_CHRDETFDEB_BYPASS,
	_RG_LRG_ENVTEM_D,
	_RG_LRG_ENVTEM_EN,
	_RG_LDA_QI_BGRNEXT_BUFFEN,
	_RG_LRG_BGRNTESTFRSTB,
	_RG_LRG_BGRNTESTFEN,
	_RG_LRG_BGRNUNCHOP,
	_RG_LRG_BGRNUNCHOP_PH,
	_RG_LRG_UVLONVTHL,
	_RG_LRG_LBATLINTNVTH,
	_RG_LRG_OVLONVTH_SEL,
	_RG_LRG_PCHRNRV,
	_RG_LCHRDETFELRFLEN,
	_RG_LRG_BGRNTRIM,
	_RG_LRG_BGRNTRIMFEN,
	_RG_LRG_BGRNRSEL,
	_RG_LRG_OVLONEN,
	_RG_LRG_FGD_BGRNPCASNEN,
	_RG_LRG_FGD_BGRNNCASNEN,
	_RG_LRG_FGD_BGRNEN,
	_RG_LRG_FGD_BGRNBIASNSELECT,
	_RG_LRG_FGD_BGRNSIZENSELECT,
	_RG_LRG_FGD_BGRNRSV,
	_RG_LRG_FGD_BGRNCURRENT_TRIM,
	_RG_LBM_TOPFANA_ID,
	_RG_LBM_TOPFDIG_ID,
	_RG_LBM_TOPFANA_MINORFREV,
	_RG_LBM_TOPFANA_MAJORFREV,
	_RG_LBM_TOPFDIG_MINORFREV,
	_RG_LBM_TOPFDIG_MAJORFREV,
	_RG_LBM_TOPFCBS,
	_RG_LBM_TOPFBIX,
	_RG_LBM_TOPFESP,
	_RG_LBM_TOPFFPI,
	_RG_LBMFTOP_CLKNOFFSET,
	_RG_LBMFTOP_RSTFOFFSET,
	_RG_LBMFTOP_INTFOFFSET,
	_RG_LBMFTOP_INTFLEN,
	_RG_LRG_BATON_32K_CK_PDN,
	_RG_LRG_FGADCFFTFCK_PDN,
	_RG_LRG_FGADCFDIG_CK_PDN,
	_RG_LRG_FGADCFANA_CK_PDN,
	_RG_LRG_G_BIF_1M_CK_PDN,
	_RG_LRG_BIF_X1_CK_PDN,
	_RG_LRG_BIF_X4_CK_PDN,
	_RG_LRG_BIF_X104_CK_PDN,
	_RG_LRG_BM_INTRP_CK_PDN,
	_RG_LRG_BMFTOP_CKPDNLCON0FRSV,
	_RG_LBMFTOP_CKPDNLCON0FSET,
	_RG_LBMFTOP_CKPDNLCON0FCLR,
	_RG_LRG_FGADCFANA_CK_CKSEL,
	_RG_LBMFTOP_CKSELHCON0FSET,
	_RG_LBMFTOP_CKSELHCON0FCLR,
	_RG_LRG_BIF_X4_CK_DIVSEL,
	_RG_LBMFTOP_CKDIVSELHCON0FRSV,
	_RG_LBMFTOP_CKDIVSELHCON0FSET,
	_RG_LBMFTOP_CKDIVSELHCON0FCLR,
	_RG_LRG_BIF_X4_CK_PDN_HWEN,
	_RG_LRG_BIF_X104_CK_PDN_HWEN,
	_RG_LBMFTOP_CKHWENHCON0FRSV,
	_RG_LBMFTOP_CKHWENHCON0FSET,
	_RG_LBMFTOP_CKHWENHCON0FCLR,
	_RG_LRG_FGFCK_TSTSEL,
	_RG_LRG_FGADCFANA_CK_TSTSEL,
	_RG_LRG_FG_CK_TSTFDIS,
	_RG_LRG_FGADCFSWRST,
	_RG_LRG_BATON_SWRST,
	_RG_LRG_BIF_SWRST,
	_RG_LRG_BATON_BATDEB_SWRST,
	_RG_LRG_BANK_FGADCFANA_SWRST,
	_RG_LRG_BANK_FGADC0_SWRST,
	_RG_LRG_BANK_FGADC1_SWRST,
	_RG_LRG_BANK_BATON_ANA_SWRST,
	_RG_LRG_BANK_BATON_SWRST,
	_RG_LRG_BANK_BIF_SWRST,
	_RG_LBMFTOP_RSTFCON0FSET,
	_RG_LBMFTOP_RSTFCON0FCLR,
	_RG_LRG_FGADCFRST_SR_LSEL,
	_RG_LBMFTOP_RSTFCON1FRSV,
	_RG_LBMFTOP_RSTFCON1FSET,
	_RG_LBMFTOP_RSTFCON1FCLR,
	_RG_LRG_INTFENNFG_BAT_H,
	_RG_LRG_INTFENNFG_BAT_L,
	_RG_LRG_INTFENNFG_CUR_H,
	_RG_LRG_INTFENNFG_CUR_L,
	_RG_LRG_INTFENNFG_ZCV,
	_RG_LRG_INT_ENNFG_NNCHARGE_L,
	_RG_LRG_INTFENNFG_IAVG_H,
	_RG_LRG_INTFENNFG_IAVG_L,
	_RG_LRG_INTFENNFG_DISCHARGE,
	_RG_LRG_INTFENNFG_CHARGE,
	_RG_LRG_BM_INT_ENHCON0FRSV,
	_RG_LBMFTOP_INTFCON0FSET,
	_RG_LBMFTOP_INTFCON0FCLR,
	_RG_LRG_INTFENNBATON_LV,
	_RG_LRG_INT_ENNBATON_BATFIN,
	_RG_LRG_INT_ENNBATON_BATFOUT,
	_RG_LRG_INT_ENNBIF,
	_RG_LBMFTOP_INTFCON1FSET,
	_RG_LBMFTOP_INTFCON1FCLR,
	_RG_LRG_INT_SHIFNFG_BAT_H,
	_RG_LRG_INTFSHIFNFG_BAT_L,
	_RG_LRG_INTFSHIFNFG_CUR_H,
	_RG_LRG_INTFSHIFNFG_CUR_L,
	_RG_LRG_INTFSHIFNFG_ZCV,
	_RG_LRG_INT_SHIFNFG_NNCHARGE_L,
	_RG_LRG_INTFSHIFNFG_IAVG_H,
	_RG_LRG_INTFSHIFNFG_IAVG_L,
	_RG_LRG_INTFSHIFNFG_DISCHARGE,
	_RG_LRG_INTFSHIFNFG_CHARGE,
	_RG_LRG_BM_INT_SHIFNCON0FRSV,
	_RG_LBMFTOP_INTFSHIFNCON0FSET,
	_RG_LBMFTOP_INTFSHIFNCON0FCLR,
	_RG_LRG_INT_SHIFNBATON_LV,
	_RG_LRG_INT_SHIFNBATON_BATFIN,
	_RG_LRG_INT_SHIFNBATON_BATFOUT,
	_RG_LRG_INT_SHIFNBIF,
	_RG_LBMFTOP_INTFSHIFNCON1FSET,
	_RG_LBMFTOP_INTFSHIFNCON1FCLR,
	_RG_LRG_INT_STATUSFFG_BAT_H,
	_RG_LRG_INTFSTATUSFFG_BAT_L,
	_RG_LRG_INTFSTATUSFFG_CUR_H,
	_RG_LRG_INTFSTATUSFFG_CUR_L,
	_RG_LRG_INTFSTATUSFFG_ZCV,
	_RG_LRG_INT_STATUSFFG_NNCHARGE_L,
	_RG_LRG_INTFSTATUSFFG_IAVG_H,
	_RG_LRG_INTFSTATUSFFG_IAVG_L,
	_RG_LRG_INTFSTATUSFFG_DISCHARGE,
	_RG_LRG_INTFSTATUSFFG_CHARGE,
	_RG_LRG_BM_INT_STATUS0FRSV,
	_RG_LRG_INTFSTATUSFBATON_LV,
	_RG_LRG_INT_STATUSFBATON_BATFIN,
	_RG_LRG_INT_STATUSFBATON_BATFOUT,
	_RG_LRG_INT_STATUSFBIF,
	_RG_LRG_INT_RAW_STATUSFFG_BAT_H,
	_RG_LRG_INTFRAW_STATUSFFG_BAT_L,
	_RG_LRG_INTFRAW_STATUSFFG_CUR_H,
	_RG_LRG_INTFRAW_STATUSFFG_CUR_L,
	_RG_LRG_INTFRAW_STATUSFFG_ZCV,
	_RG_LRG_INT_RAW_STATUSFFG_NNCHARGE_L,
	_RG_LRG_INTFRAW_STATUSFFG_IAVG_H,
	_RG_LRG_INTFRAW_STATUSFFG_IAVG_L,
	_RG_LRG_INTFRAW_STATUSFFG_DISCHARGE,
	_RG_LRG_INTFRAW_STATUSFFG_CHARGE,
	_RG_LRG_BM_INT_RAW_STATUSFRSV,
	_RG_LRG_INTFRAW_STATUSFBATON_LV,
	_RG_LRG_INT_RAW_STATUSFBATON_BATFIN,
	_RG_LRG_INT_RAW_STATUSFBATON_BATFOUT,
	_RG_LRG_INT_RAW_STATUSFBIF,
	_RG_LPOLARITY,
	_RG_LRG_BM_SONNFLAGFSEL,
	_RG_LRG_BM_SONNGRPFSEL,
	_RG_LRG_BMFTOP_RSV0,
	_RG_LBMFFGADCFKEY,
	_RG_LBMFBATON_KEY,
	_RG_LBMFBIF_KEY,
	_RG_LFGADCFANA_ANA_ID,
	_RG_LFGADCFANA_DIG_ID,
	_RG_LFGADCFANA_ANA_MINORFREV,
	_RG_LFGADCFANA_ANA_MAJORFREV,
	_RG_LFGADCFANA_DIG_MINORFREV,
	_RG_LFGADCFANA_DIG_MAJORFREV,
	_RG_LFGADCFANA_DSNFCBS,
	_RG_LFGADCFANA_DSNFBIX,
	_RG_LFGADCFANA_DSNFESP,
	_RG_LFGADCFANA_DSNFFPI,
	_RG_LRG_FGANALOGTEST,
	_RG_LRG_FGINTMODE,
	_RG_LRG_SPARE,
	_RG_LRG_CHOP_EN,
	_RG_LFG_RNG_BITFSODE,
	_RG_LFG_RNG_BITFSW,
	_RG_LFG_RNG_ENFMODE,
	_RG_LFG_RNG_ENFSW,
	_RG_LDALFG_RNG_EN,
	_RG_LDALFG_RNG_BIT,
	_RG_LDALFGCAL_EN,
	_RG_LDALFGADCFEN,
	_RG_LFG_DWA_T0,
	_RG_LFG_DWA_T1,
	_RG_LFG_DWA_RST_SODE,
	_RG_LFG_DWA_RST_SW,
	_RG_LDALDWA_RST,
	_RG_LDALFG_RST,
	_RG_LFGADCFANA_ELRFLEN,
	_RG_LRG_FGADCFGAINERR_CAL,
	_RG_LRG_FG_OFFSET_SWAP,
	_RG_LFGADC0_ANA_ID,
	_RG_LFGADC0_DIG_ID,
	_RG_LFGADC0_ANA_MINORFREV,
	_RG_LFGADC0_ANA_MAJORFREV,
	_RG_LFGADC0_DIG_MINORFREV,
	_RG_LFGADC0_DIG_MAJORFREV,
	_RG_LFGADC0_DSNFCBS,
	_RG_LFGADC0_DSNFBIX,
	_RG_LFGADC0_DSNFESP,
	_RG_LFGADC0_DSNFFPI,
	_RG_LFG_ON,
	_RG_LFG_CAL,
	_RG_LFG_AUTOCALRATE,
	_RG_LFG_SON_SLP_EN,
	_RG_LFG_SOFF_SLP_EN,
	_RG_LFG_ZCV_DETFEN,
	_RG_LFG_AUXADCFR,
	_RG_LFG_IAVG_SODE,
	_RG_LFG_SW_READ_PRE,
	_RG_LFG_SW_RSTCLR,
	_RG_LFG_SW_CR,
	_RG_LFG_SW_CLEAR,
	_RG_LFG_SON_FP_EN,
	_RG_LFG_SON_SLP_HS,
	_RG_LFG_OFFSET_RST,
	_RG_LFG_TIME_RST,
	_RG_LFG_CHARGE_RST,
	_RG_LFG_N_CHARGE_RST,
	_RG_LFG_SOFF_RST,
	_RG_LFG_VA_ERR_RST,
	_RG_LFG_LATCHDATA_ST,
	_RG_LEVENT_FG_BAT_H,
	_RG_LEVENT_FG_BAT_L,
	_RG_LEVENT_FG_CUR_H,
	_RG_LEVENT_FG_CUR_L,
	_RG_LEVENT_FG_ZCV,
	_RG_LEVENT_FG_NNCHARGE_L,
	_RG_LEVENT_FG_IAVG_H,
	_RG_LEVENT_FG_IAVG_L,
	_RG_LEVENT_FG_DISCHARGE,
	_RG_LEVENT_FG_CHARGE,
	_RG_LFG_OSR1,
	_RG_LFG_OSR2,
	_RG_LFG_FP_RECAL_EN,
	_RG_LFG_CUR_OV_MULT,
	_RG_LFG_ADJ_OFFSET_EN,
	_RG_LFG_ADCFAUTORST,
	_RG_LFG_ADCFRSTDETECT,
	_RG_LFG_VA_ERR,
	_RG_LFG_VA_AON,
	_RG_LFG_VA_AOFF,
	_RG_LFG_SON_SW,
	_RG_LFG_SON_SW_MODE,
	_RG_LPWRLFG_VA_ACK,
	_RG_LPWRLFG_VA_REQ,
	_RG_LFG_VA_ACK_SW,
	_RG_LFG_VA_ACK_SW_SODE,
	_RG_LFG_VA_REQ_SW,
	_RG_LFG_VA_REQ_SW_SODE,
	_RG_LFGADCFCON5FRSV,
	_RG_LFG_RSTB_STATUS,
	_RG_LFG_CAR_15_00,
	_RG_LFG_CAR_31_16,
	_RG_LFG_BAT_LTH_15_00,
	_RG_LFG_BAT_LTH_31_16,
	_RG_LFG_BAT_HTH_15_00,
	_RG_LFG_BAT_HTH_31_16,
	_RG_LFG_NCAR_15_00,
	_RG_LFG_NCAR_31_16,
	_RG_LFG_NNCHARGE_LTH_15_00,
	_RG_LFG_NNCHARGE_LTH_31_16,
	_RG_LFG_IAVG_15_00,
	_RG_LFG_IAVG_27_16,
	_RG_LFG_IAVG_VLD,
	_RG_LFG_IAVG_LTH_15_00,
	_RG_LFG_IAVG_LTH_28_16,
	_RG_LFG_IAVG_HTH_15_00,
	_RG_LFG_IAVG_HTH_28_16,
	_RG_LFG_NTERF15_00,
	_RG_LFG_NTERF29_16,
	_RG_LFG_SON_SLP_CUR_TH,
	_RG_LFG_SON_SLP_TIME,
	_RG_LFG_SON_DETFTIME,
	_RG_LFG_SOFF_SLP_CUR_TH,
	_RG_LFG_SOFF_SLP_TIME,
	_RG_LFG_SOFF_DETFTIME,
	_RG_LFG_SOFF_TIME_15_00,
	_RG_LFG_SOFF_TIME_29_16,
	_RG_LFG_SOFF,
	_RG_LFG_ZCV_DETFIV,
	_RG_LFGADCFZCV_CON0FRSV,
	_RG_LFG_ZCV_CURR,
	_RG_LFG_ZCV_CAR_15_00,
	_RG_LFG_ZCV_CAR_31_16,
	_RG_LFG_ZCV_CAR_TH_15_00,
	_RG_LFG_ZCV_CAR_TH_30_16,
	_RG_LFGADC1_ANA_ID,
	_RG_LFGADC1_DIG_ID,
	_RG_LFGADC1_ANA_MINORFREV,
	_RG_LFGADC1_ANA_MAJORFREV,
	_RG_LFGADC1_DIG_MINORFREV,
	_RG_LFGADC1_DIG_MAJORFREV,
	_RG_LFGADC1_DSNFCBS,
	_RG_LFGADC1_DSNFBIX,
	_RG_LFGADC1_DSNFESP,
	_RG_LFGADC1_DSNFFPI,
	_RG_LFG_R_CURR,
	_RG_LFG_CURRENT_OUT,
	_RG_LFG_CUR_LTH,
	_RG_LFG_CUR_HTH,
	_RG_LFG_CIC2,
	_RG_LFG_OFFSET,
	_RG_LFG_ADJUSTFOFFSETLVALUE,
	_RG_LFG_GAIN,
	_RG_LFG_MODE,
	_RG_LFG_RSTFSW,
	_RG_LFG_FGCAL_ENFSW,
	_RG_LFG_FGADCFENNSW,
	_RG_LRG_SYSTEM_INFO_CON0,
	_RG_LRG_SYSTEM_INFO_CON1,
	_RG_LRG_SYSTEM_INFO_CON2,
	_RG_LBATON_ANA_ANA_ID,
	_RG_LBATON_ANA_DIG_ID,
	_RG_LBATON_ANA_ANA_MINORFREV,
	_RG_LBATON_ANA_ANA_MAJORFREV,
	_RG_LBATON_ANA_DIG_MINORFREV,
	_RG_LBATON_ANA_DIG_MAJORFREV,
	_RG_LBATON_ANA_DSNFCBS,
	_RG_LBATON_ANA_DSNFBIX,
	_RG_LBATON_ANA_DSNFESP,
	_RG_LBATON_ANA_DSNFFPI,
	_RG_LRG_BATON_EN,
	_RG_LRG_BIF_BATID_SW_EN,
	_RG_LRG_QI_BATON_LTFEN,
	_RG_LRG_BATON_HT_EN,
	_RG_LDALBATON_HT_EN,
	_RG_LAD_BATON_UNDET,
	_RG_LADFBATON_UNDET_RAW,
	_RG_LDA_BIF_TX_EN,
	_RG_LDALBIF_TX_DATA,
	_RG_LDALBIF_RX_EN,
	_RG_LAD_BIF_RX_DATA,
	_RG_LBATON_ANA_ID,
	_RG_LBATON_DIG_ID,
	_RG_LBATON_ANA_MINORFREV,
	_RG_LBATON_ANA_MAJORFREV,
	_RG_LBATON_DIG_MINORFREV,
	_RG_LBATON_DIG_MAJORFREV,
	_RG_LBATON_DSNFCBS,
	_RG_LBATON_DSNFBIX,
	_RG_LBATON_DSNFESP,
	_RG_LBATON_DSNFFPI,
	_RG_LRG_BATON_DEBOUNCE_WND,
	_RG_LRG_BATON_DEBOUNCE_THD,
	_RG_LRG_BATON_CHRDETFTESTMODE,
	_RG_LRG_BATON_UNDET_TESTMODE,
	_RG_LRG_BATON_AUXADCFTESTMODE,
	_RG_LRG_BATON_FGADCFTESTMODE,
	_RG_LRG_BATON_RTC_TESTMODE,
	_RG_LRG_BATON_BIF_TESTMODE,
	_RG_LRG_BATON_VBIF28_REQ_TESTMODE,
	_RG_LRG_BATON_VBIF28_ACK_TESTMODE,
	_RG_LRG_BATON_CHRDETFSW,
	_RG_LRG_BATON_UNDET_SW,
	_RG_LRG_BATON_AUXADCFSW,
	_RG_LRG_BATON_FGADCFSW,
	_RG_LRG_BATON_RTC_SW,
	_RG_LRG_BATON_BIF_SW,
	_RG_LRG_BATON_VBIF28_REQ_SW,
	_RG_LRG_BATON_VBIF28_ACK_SW,
	_RG_LBATON_DEB,
	_RG_LBATON_AUXADCFSET,
	_RG_LBATON_DEB_VLD,
	_RG_LBATON_BIF_STATUS,
	_RG_LBATON_RTC_STATUS,
	_RG_LBATON_FGADCFSTATUS,
	_RG_LBATON_AUXADCFTRIG,
	_RG_LBATON_CHRDETFDEB,
	_RG_LPWRLBATON_VBIF28_ACK,
	_RG_LPWRLBATON_VBIF28_REQ,
	_RG_LBATON_RSV_0,
	_RG_LBIF_ANA_ID,
	_RG_LBIF_DIG_ID,
	_RG_LBIF_ANA_MINORFREV,
	_RG_LBIF_ANA_MAJORFREV,
	_RG_LBIF_DIG_MINORFREV,
	_RG_LBIF_DIG_MAJORFREV,
	_RG_LBIF_DSNFCBS,
	_RG_LBIF_DSNFBIX,
	_RG_LBIF_ESP,
	_RG_LBIF_DSNFFPI,
	_RG_LBIFFCOMMAND_0,
	_RG_LBIF_COMMAND_1,
	_RG_LBIF_COMMAND_2,
	_RG_LBIF_COMMAND_3,
	_RG_LBIF_COMMAND_4,
	_RG_LBIF_COMMAND_5,
	_RG_LBIF_COMMAND_6,
	_RG_LBIF_COMMAND_7,
	_RG_LBIF_COMMAND_8,
	_RG_LBIF_COMMAND_9,
	_RG_LBIF_COMMAND_10,
	_RG_LBIF_COMMAND_11,
	_RG_LBIF_COMMAND_12,
	_RG_LBIF_COMMAND_13,
	_RG_LBIF_COMMAND_14,
	_RG_LBIF_RSV,
	_RG_LBIF_COMMAND_TYPE,
	_RG_LBIF_LOGG_L0FSET,
	_RG_LBIF_LOGG_L1FSET,
	_RG_LBIF_STOP_SET,
	_RG_LBIF_DEBOUNCE_EN,
	_RG_LBIF_READ_EXPECT_NUM,
	_RG_LBIF_TRASACT_TRIGGER,
	_RG_LBIF_DATA_NUM,
	_RG_LBIF_RESPONSE,
	_RG_LBIF_DATA_0,
	_RG_LBIF_ACK_0,
	_RG_LBIF_ERR_0,
	_RG_LBIF_DATA_1,
	_RG_LBIF_ACK_1,
	_RG_LBIF_ERR_1,
	_RG_LBIF_DATA_2,
	_RG_LBIF_ACK_2,
	_RG_LBIF_ERR_2,
	_RG_LBIF_DATA_3,
	_RG_LBIF_ACK_3,
	_RG_LBIF_ERR_3,
	_RG_LBIF_DATA_4,
	_RG_LBIF_ACK_4,
	_RG_LBIF_ERR_4,
	_RG_LBIF_DATA_5,
	_RG_LBIF_ACK_5,
	_RG_LBIF_ERR_5,
	_RG_LBIF_DATA_6,
	_RG_LBIF_ACK_6,
	_RG_LBIF_ERR_6,
	_RG_LBIF_DATA_7,
	_RG_LBIF_ACK_7,
	_RG_LBIF_ERR_7,
	_RG_LBIF_DATA_8,
	_RG_LBIF_ACK_8,
	_RG_LBIF_ERR_8,
	_RG_LBIF_DATA_9,
	_RG_LBIF_ACK_9,
	_RG_LBIF_ERR_9,
	_RG_LBIF_TESTFSODE0,
	_RG_LBIF_TESTFSODE1,
	_RG_LBIF_TESTFSODE2,
	_RG_LBIF_TESTFSODE3,
	_RG_LBIF_TESTFSODE4,
	_RG_LBIF_TESTFSODE5,
	_RG_LBIF_TESTFSODE6,
	_RG_LBIF_TESTFSODE7,
	_RG_LBIF_TESTFSODE8,
	_RG_LBIF_BAT_LOSTFSW,
	_RG_LBIF_RX_DATAFSW,
	_RG_LBIF_TX_DATAFSW,
	_RG_LBIF_RX_ENFSW,
	_RG_LBIF_TX_ENFSW,
	_RG_LBIF_BACK_NORMAL,
	_RG_LBIF_IRQFCLR,
	_RG_LBIF_IRQ,
	_RG_LBIF_TIMEOUT,
	_RG_LBIF_BAT_UNDET,
	_RG_LBIF_TOTAL_VALID,
	_RG_LBIF_BUSFSTATUS,
	_RG_LBIF_POWERFUPLCOUNT,
	_RG_LBIF_POWERFUP,
	_RG_LBIF_RX_ERRNUNKNOWN,
	_RG_LBIF_RX_ERRNINSUFF,
	_RG_LBIF_RX_ERRNLOWPHASE,
	_RG_LBIF_RXFSTATE,
	_RG_LBIF_FLOW_CTL_STATE,
	_RG_LBIF_TXFSTATE,
	_RG_LBIF_TX_DATAFFIANL,
	_RG_LBIF_RX_DATAFSAMPLING,
	_RG_LBIF_RX_DATAFRECOVERY,
	_RG_LRG_BATON_HT_EN_PRE,
	_RG_LRG_BATON_HT_EN_DLY_TIME,
	_RG_LBIF_TIMEOUT_SET,
	_RG_LBIF_RX_DEG_WND,
	_RG_LBIF_RX_DEG_EN,
	_RG_LBIF_RSV1,
	_RG_LBIF_RSV0,
	_RG_LHK_TOP_ANA_ID,
	_RG_LHK_TOP_DIG_ID,
	_RG_LHK_TOP_ANA_MINORFREV,
	_RG_LHK_TOP_ANA_MAJORFREV,
	_RG_LHK_TOP_DIG_MINORFREV,
	_RG_LHK_TOP_DIG_MAJORFREV,
	_RG_LHK_TOP_CBS,
	_RG_LHK_TOP_BIX,
	_RG_LHK_TOP_ESP,
	_RG_LHK_TOP_FPI,
	_RG_LHK_CLKNOFFSET,
	_RG_LHK_RSTFOFFSET,
	_RG_LHK_INTFOFFSET,
	_RG_LHK_INTFLEN,
	_RG_LRG_AUXADCF26M_CK_PDN_HWEN,
	_RG_LRG_AUXADCF26M_CK_PDN,
	_RG_LRG_AUXADCFCK_PDN_HWEN,
	_RG_LRG_AUXADCFCK_PDN,
	_RG_LRG_AUXADCFRNG_CK_PDN_HWEN,
	_RG_LRG_AUXADCFRNG_CK_PDN,
	_RG_LRG_AUXADCF1M_CK_PDN,
	_RG_LRG_AUXADCF32K_CK_PDN,
	_RG_LRG_HK_INTRP_CK_PDN_HWEN,
	_RG_LRG_HK_INTRP_CK_PDN,
	_RG_LRG_AUXADCF26M_CK_TSTSEL,
	_RG_LRG_AUXADCFCK_TSTSEL,
	_RG_LRG_AUXADCFRNG_CK_TSTSEL,
	_RG_LRG_AUXADCF1M_CK_TSTSEL,
	_RG_LRG_AUXADCF32K_CK_TSTSEL,
	_RG_LRG_HK_INTRP_CK_TSTSEL,
	_RG_LRG_AUXADCFRST,
	_RG_LRG_AUXADCFREG_RST,
	_RG_LBANK_HK_TOP_SWRST,
	_RG_LBANK_AUXADCFSWRST,
	_RG_LBANK_AUXADCFDIG_1FSWRST,
	_RG_LBANK_AUXADCFDIG_2FSWRST,
	_RG_LBANK_AUXADCFDIG_3FSWRST,
	_RG_LBANK_AUXADCFDIG_4_SWRST,
	_RG_LRG_INT_ENNBAT_H,
	_RG_LRG_INTFENNBAT_L,
	_RG_LRG_INTFENNBAT2_H,
	_RG_LRG_INTFENNBAT2_L,
	_RG_LRG_INTFENNBAT_TEMP_H,
	_RG_LRG_INTFENNBAT_TEMP_L,
	_RG_LRG_INTFENNTHRNH,
	_RG_LRG_INTFENNTHRFL,
	_RG_LRG_INTFENNAUXADCFIMP,
	_RG_LRG_INTFENNNAG_C_DLTV,
	_RG_LHK_INTFCON0FSET,
	_RG_LHK_INTFCON0FCLR,
	_RG_LRG_INT_SHIFNBAT_H,
	_RG_LRG_INTFSHIFNBAT_L,
	_RG_LRG_INTFSHIFNBAT2_H,
	_RG_LRG_INTFSHIFNBAT2_L,
	_RG_LRG_INTFSHIFNBAT_TEMP_H,
	_RG_LRG_INTFSHIFNBAT_TEMP_L,
	_RG_LRG_INTFSHIFNTHRNH,
	_RG_LRG_INTFSHIFNTHRNL,
	_RG_LRG_INTFSHIFNAUXADCFIMP,
	_RG_LRG_INTFSHIFNNAG_C_DLTV,
	_RG_LHK_INTFSHIFNCON0FSET,
	_RG_LHK_INTFSHIFNCON0FCLR,
	_RG_LRG_INT_STATUSFBAT_H,
	_RG_LRG_INTFSTATUSFBAT_L,
	_RG_LRG_INTFSTATUSFBAT2_H,
	_RG_LRG_INTFSTATUSFBAT2_L,
	_RG_LRG_INTFSTATUSFBAT_TEMP_H,
	_RG_LRG_INTFSTATUSFBAT_TEMP_L,
	_RG_LRG_INTFSTATUSFTHRNH,
	_RG_LRG_INTFSTATUSFTHRNL,
	_RG_LRG_INTFSTATUSFAUXADCFIMP,
	_RG_LRG_INTFSTATUSFNAG_C_DLTV,
	_RG_LRG_INT_RAW_STATUSFBAT_H,
	_RG_LRG_INTFRAW_STATUSFBAT_L,
	_RG_LRG_INTFRAW_STATUSFBAT2_H,
	_RG_LRG_INTFRAW_STATUSFBAT2_L,
	_RG_LRG_INTFRAW_STATUSFBAT_TEMP_H,
	_RG_LRG_INTFRAW_STATUSFBAT_TEMP_L,
	_RG_LRG_INTFRAW_STATUSFTHRNH,
	_RG_LRG_INTFRAW_STATUSFTHRNL,
	_RG_LRG_INTFRAW_STATUSFAUXADCFIMP,
	_RG_LRG_INTFRAW_STATUSFNAG_C_DLTV,
	_RG_LRG_CLKNSONNFLAGFEN,
	_RG_LRG_CLKNSONNFLAGFSEL,
	_RG_LRG_INTFSONNFLAGFEN,
	_RG_LRG_INTFSONNFLAGFSEL,
	_RG_LRG_HK_SONNFLAGFSEL,
	_RG_LRG_SONNFLAGFSELFAUXADC,
	_RG_LRG_ADCINNVSENHMUXFEN,
	_RG_LRG_BATON_TDETFEN,
	_RG_LRG_ADCINNVSENHEXT_BATON_EN,
	_RG_LRG_ADCINNVBATFEN,
	_RG_LRG_ADCINNVSENHEN,
	_RG_LRG_ADCINNCHRNEN,
	_RG_LRG_AUXADCFDIFFBUFFSWEN,
	_RG_LRG_AUXADCFDIFFBUFFEN,
	_RG_LDALADCINNVBATFEN,
	_RG_LDALAUXADCFVBATFEN,
	_RG_LDALADCINNVSENHMUXFEN,
	_RG_LDALADCINNVSENHEN,
	_RG_LDALADCINNCHRNEN,
	_RG_LDALBATON_TDETFEN,
	_RG_LDALADCINNBATID_SW_EN,
	_RG_LDALAUXADCFDIFFBUFFEN,
	_RG_LRG_HK_STRUPLAUXADCFSTART_SW,
	_RG_LRG_HK_STRUPLAUXADCFRSTB_SW,
	_RG_LRG_HK_STRUPLAUXADCFSTART_SEL,
	_RG_LRG_HK_STRUPLAUXADCFRSTB_SEL,
	_RG_LRG_HK_STRUPLAUXADCFRPCNTFSHX,
	_RG_LRG_VAUX18_AUXADCFSTBFSWEN,
	_RG_LRG_VAUX18_AUXADCFSTBFEN,
	_RG_LRG_VAUX18_AUXADCFACK_SWEN,
	_RG_LRG_VAUX18_AUXADCFACK_EN,
	_RG_LRG_VBIF28_AUXADCFSTBFSWEN,
	_RG_LRG_VBIF28_AUXADCFSTBFEN,
	_RG_LRG_VBIF28_AUXADCFACK_SWEN,
	_RG_LRG_VBIF28_AUXADCFACK_EN,
	_RG_LDDLAUXADCFVAUX18_REQ,
	_RG_LDDLVAUX18_AUXADCFSTB,
	_RG_LDDLAUXADCFVAUX18_PWDB,
	_RG_LDDLVAUX18_AUXADCFACK,
	_RG_LDDLAUXADCFVBIF28_REQ,
	_RG_LDDLVBIF28_AUXADCFSTB,
	_RG_LDDLAUXADCFVBIF28_PWDB,
	_RG_LDDLVBIF28_AUXADCFACK,
	_RG_LHK_AUXADCFKEY,
	_RG_LAUXADCFANA_ID,
	_RG_LAUXADCFDIG_ID,
	_RG_LAUXADCFANA_MINORFREV,
	_RG_LAUXADCFANA_MAJORFREV,
	_RG_LAUXADCFDIG_MINORFREV,
	_RG_LAUXADCFDIG_MAJORFREV,
	_RG_LAUXADCFDSNFCBS,
	_RG_LAUXADCFDSNFBIX,
	_RG_LAUXADCFDSNFESP,
	_RG_LAUXADCFDSNFFPI,
	_RG_LRG_AUXFRSV,
	_RG_LRG_AUXADCFCALI,
	_RG_LRG_VBUFFBYP,
	_RG_LRG_VBUFFCALEN,
	_RG_LRG_VBUFFEXTEN,
	_RG_LRG_AUXADCFRNG_EN,
	_RG_LRG_AUXADCFNOISE_RES,
	_RG_LRG_AUXADCFPULLH_EN,
	_RG_LAUXADCFELRFLEN,
	_RG_LRG_EFUSE_AUXADCFNDIF_EN,
	_RG_LAUXADCFDIG_1FANA_ID,
	_RG_LAUXADCFDIG_1_DIG_ID,
	_RG_LAUXADCFDIG_1FANA_MINORFREV,
	_RG_LAUXADCFDIG_1_ANA_MAJORFREV,
	_RG_LAUXADCFDIG_1_DIG_MINORFREV,
	_RG_LAUXADCFDIG_1_DIG_MAJORFREV,
	_RG_LAUXADCFDIG_1_DSNFCBS,
	_RG_LAUXADCFDIG_1_DSNFBIX,
	_RG_LAUXADCFDIG_1_DSNFESP,
	_RG_LAUXADCFDIG_1_DSNFFPI,
	_RG_LAUXADCFADCFOUT_CH0,
	_RG_LAUXADCFADCFRDY_CH0,
	_RG_LAUXADCFADCFOUT_CH1,
	_RG_LAUXADCFADCFRDY_CH1,
	_RG_LAUXADCFADCFOUT_CH2,
	_RG_LAUXADCFADCFRDY_CH2,
	_RG_LAUXADCFADCFOUT_CH3,
	_RG_LAUXADCFADCFRDY_CH3,
	_RG_LAUXADCFADCFOUT_CH4,
	_RG_LAUXADCFADCFRDY_CH4,
	_RG_LAUXADCFADCFOUT_CH5,
	_RG_LAUXADCFADCFRDY_CH5,
	_RG_LAUXADCFADCFOUT_CH6,
	_RG_LAUXADCFADCFRDY_CH6,
	_RG_LAUXADCFADCFOUT_CH7,
	_RG_LAUXADCFADCFRDY_CH7,
	_RG_LAUXADCFADCFOUT_CH8,
	_RG_LAUXADCFADCFRDY_CH8,
	_RG_LAUXADCFADCFOUT_CH9,
	_RG_LAUXADCFADCFRDY_CH9,
	_RG_LAUXADCFADCFOUT_CH10,
	_RG_LAUXADCFADCFRDY_CH10,
	_RG_LAUXADCFADCFOUT_CH11,
	_RG_LAUXADCFADCFRDY_CH11,
	_RG_LAUXADCFADCFOUT_CH12_15,
	_RG_LAUXADCFADCFRDY_CH12_15,
	_RG_LAUXADCFADCFOUT_CH7FBY_GPS,
	_RG_LAUXADCFADCFRDY_CH7FBY_GPS,
	_RG_LAUXADCFADCFOUT_CH7FBY_MD,
	_RG_LAUXADCFADCFRDY_CH7FBY_MD,
	_RG_LAUXADCFADCFOUT_CH7FBY_AP,
	_RG_LAUXADCFADCFRDY_CH7FBY_AP,
	_RG_LAUXADCFADCFOUT_CH4FBY_MD,
	_RG_LAUXADCFADCFRDY_CH4FBY_MD,
	_RG_LAUXADCFADCFOUT_PWRON_PCHR,
	_RG_LAUXADCFADCFRDY_PWRON_PCHR,
	_RG_LAUXADCFADCFOUT_WAKEUPLPCHR,
	_RG_LAUXADCFADCFRDY_WAKEUPLPCHR,
	_RG_LAUXADCFADCFOUT_CH0FBY_MD,
	_RG_LAUXADCFADCFRDY_CH0FBY_MD,
	_RG_LAUXADCFADCFOUT_CH0FBY_AP,
	_RG_LAUXADCFADCFRDY_CH0FBY_AP,
	_RG_LAUXADCFADCFOUT_CH1FBY_MD,
	_RG_LAUXADCFADCFRDY_CH1FBY_MD,
	_RG_LAUXADCFADCFOUT_CH1FBY_AP,
	_RG_LAUXADCFADCFRDY_CH1FBY_AP,
	_RG_LAUXADCFADCFOUT_FGADCFPCHR,
	_RG_LAUXADCFADCFRDY_FGADCFPCHR,
	_RG_LAUXADCFADCFOUT_BATFPLUGIN_PCHR,
	_RG_LAUXADCFADCFRDY_BATFPLUGIN_PCHR,
	_RG_LAUXADCFADCFOUT_RAW,
	_RG_LAUXADCFADCFOUT_DCXO_BY_GPS,
	_RG_LAUXADCFADCFRDY_DCXO_BY_GPS,
	_RG_LAUXADCFADCFOUT_DCXO_BY_MD,
	_RG_LAUXADCFADCFRDY_DCXO_BY_MD,
	_RG_LAUXADCFADCFOUT_DCXO_BY_AP,
	_RG_LAUXADCFADCFRDY_DCXO_BY_AP,
	_RG_LAUXADCFADCFOUT_BATID,
	_RG_LAUXADCFADCFRDY_BATID,
	_RG_LAUXADCFADCFOUT_CH4FBY_THR1,
	_RG_LAUXADCFADCFRDY_CH4FBY_THR1,
	_RG_LAUXADCFADCFOUT_CH4FBY_THR2,
	_RG_LAUXADCFADCFRDY_CH4FBY_THR2,
	_RG_LAUXADCFADCFOUT_CH4FBY_THR3,
	_RG_LAUXADCFADCFRDY_CH4FBY_THR3,
	_RG_LAUXADCFADCFBUSYFIN,
	_RG_LAUXADCFADCFBUSYFIN_WAKEUP,
	_RG_LAUXADCFADCFBUSYFIN_DCXO_GPS_AP,
	_RG_LAUXADCFADCFBUSYFIN_DCXO_GPS_MD,
	_RG_LAUXADCFADCFBUSYFIN_DCXO_GPS,
	_RG_LAUXADCFADCFBUSYFIN_SHARE,
	_RG_LAUXADCFADCFBUSYFIN_FGADCFPCHR,
	_RG_LAUXADCFADCFBUSYFIN_GPS_AP,
	_RG_LAUXADCFADCFBUSYFIN_GPS_MD,
	_RG_LAUXADCFADCFBUSYFIN_GPS,
	_RG_LAUXADCFADCFBUSYFIN_THRNMD,
	_RG_LAUXADCFADCFBUSYFIN_BATFPLUGIN_PCHR,
	_RG_LAUXADCFADCFBUSYFIN_BATID,
	_RG_LAUXADCFADCFBUSYFIN_PWRON,
	_RG_LAUXADCFADCFBUSYFIN_THR1,
	_RG_LAUXADCFADCFBUSYFIN_THR2,
	_RG_LAUXADCFADCFBUSYFIN_THR3,
	_RG_LAUXADCFDIG_2FANA_ID,
	_RG_LAUXADCFDIG_2_DIG_ID,
	_RG_LAUXADCFDIG_2FANA_MINORFREV,
	_RG_LAUXADCFDIG_2_ANA_MAJORFREV,
	_RG_LAUXADCFDIG_2_DIG_MINORFREV,
	_RG_LAUXADCFDIG_2_DIG_MAJORFREV,
	_RG_LAUXADCFDIG_2_DSNFCBS,
	_RG_LAUXADCFDIG_2_DSNFBIX,
	_RG_LAUXADCFDIG_2_DSNFESP,
	_RG_LAUXADCFDIG_2_DSNFFPI,
	_RG_LAUXADCFRQST_CH0,
	_RG_LAUXADCFRQST_CH1,
	_RG_LAUXADCFRQST_CH2,
	_RG_LAUXADCFRQST_CH3,
	_RG_LAUXADCFRQST_CH4,
	_RG_LAUXADCFRQST_CH5,
	_RG_LAUXADCFRQST_CH6,
	_RG_LAUXADCFRQST_CH7,
	_RG_LAUXADCFRQST_CH8,
	_RG_LAUXADCFRQST_CH9,
	_RG_LAUXADCFRQST_CH10,
	_RG_LAUXADCFRQST_CH11,
	_RG_LAUXADCFRQST_CH12,
	_RG_LAUXADCFRQST_CH13,
	_RG_LAUXADCFRQST_CH14,
	_RG_LAUXADCFRQST_CH15,
	_RG_LAUXADCFRQST_CH0_BY_MD,
	_RG_LAUXADCFRQST_CH1_BY_MD,
	_RG_LAUXADCFRQST_CH4FBY_MD,
	_RG_LAUXADCFRQST_CH7FBY_MD,
	_RG_LAUXADCFRQST_CH7FBY_GPS,
	_RG_LAUXADCFRQST_DCXO_BY_MD,
	_RG_LAUXADCFRQST_DCXO_BY_GPS,
	_RG_LAUXADCFRQST_BATID,
	_RG_LAUXADCFRQST_CH4FBY_THR1,
	_RG_LAUXADCFRQST_CH4FBY_THR2,
	_RG_LAUXADCFRQST_CH4FBY_THR3,
	_RG_LAUXADCFRQST_RSV1,
	_RG_LAUXADCFDIG_3FANA_ID,
	_RG_LAUXADCFDIG_3_DIG_ID,
	_RG_LAUXADCFDIG_3FANA_MINORFREV,
	_RG_LAUXADCFDIG_3_ANA_MAJORFREV,
	_RG_LAUXADCFDIG_3_DIG_MINORFREV,
	_RG_LAUXADCFDIG_3_DIG_MAJORFREV,
	_RG_LAUXADCFDIG_3_DSNFCBS,
	_RG_LAUXADCFDIG_3_DSNFBIX,
	_RG_LAUXADCFDIG_3_DSNFESP,
	_RG_LAUXADCFDIG_3_DSNFFPI,
	_RG_LAUXADCFCK_ONHEXTD,
	_RG_LAUXADCFSRCLKENFSR_LSEL,
	_RG_LAUXADCFADCFPWDB,
	_RG_LAUXADCFADCFPWDB_SWCTRL,
	_RG_LAUXADCFSTRUPLCK_ONHENB,
	_RG_LAUXADCFSRCLKENFCK_EN,
	_RG_LAUXADCFCK_AON_GPS,
	_RG_LAUXADCFCK_AON_MD,
	_RG_LAUXADCFCK_AON,
	_RG_LAUXADCFCON0FSET,
	_RG_LAUXADCFCON0FCLR,
	_RG_LAUXADCFAVG_NUM_SMALL,
	_RG_LAUXADCFAVG_NUM_LARGE,
	_RG_LAUXADCFSPL_NUM,
	_RG_LAUXADCFAVG_NUM_SEL,
	_RG_LAUXADCFAVG_NUM_SEL_SHARE,
	_RG_LAUXADCFAVG_NUM_SEL_LBAT,
	_RG_LAUXADCFAVG_NUM_SEL_BAT_TEMP,
	_RG_LAUXADCFAVG_NUM_SEL_WAKEUP,
	_RG_LAUXADCFSPL_NUM_LARGE,
	_RG_LAUXADCFSPL_NUM_SLEEP,
	_RG_LAUXADCFSPL_NUM_SLEEP_SEL,
	_RG_LAUXADCFSPL_NUM_SEL,
	_RG_LAUXADCFSPL_NUM_SEL_SHARE,
	_RG_LAUXADCFSPL_NUM_SEL_LBAT,
	_RG_LAUXADCFSPL_NUM_SEL_BAT_TEMP,
	_RG_LAUXADCFSPL_NUM_SEL_WAKEUP,
	_RG_LAUXADCFSPL_NUM_CH0,
	_RG_LAUXADCFSPL_NUM_CH3,
	_RG_LAUXADCFSPL_NUM_CH7,
	_RG_LAUXADCFAVG_NUM_LBAT,
	_RG_LAUXADCFAVG_NUM_CH7,
	_RG_LAUXADCFAVG_NUM_CH3,
	_RG_LAUXADCFAVG_NUM_CH0,
	_RG_LAUXADCFAVG_NUM_HPC,
	_RG_LAUXADCFAVG_NUM_DCXO,
	_RG_LAUXADCFAVG_NUM_CH7_WAKEUP,
	_RG_LAUXADCFAVG_NUM_BTMP,
	_RG_LAUXADCFTRIMFCH0_SEL,
	_RG_LAUXADCFTRIMFCH1_SEL,
	_RG_LAUXADCFTRIMFCH2_SEL,
	_RG_LAUXADCFTRIMFCH3_SEL,
	_RG_LAUXADCFTRIMFCH4_SEL,
	_RG_LAUXADCFTRIMFCH5_SEL,
	_RG_LAUXADCFTRIMFCH6_SEL,
	_RG_LAUXADCFTRIMFCH7_SEL,
	_RG_LAUXADCFTRIMFCH8_SEL,
	_RG_LAUXADCFTRIMFCH9_SEL,
	_RG_LAUXADCFTRIMFCH10_SEL,
	_RG_LAUXADCFTRIMFCH11_SEL,
	_RG_LAUXADCFADCF2SLCOMPHENB,
	_RG_LAUXADCFADCFTRIMFCOMP,
	_RG_LAUXADCFRNG_EN,
	_RG_LAUXADCFTESTFSODE,
	_RG_LAUXADCFBITFSEL,
	_RG_LAUXADCFSTART_SW,
	_RG_LAUXADCFSTART_SWCTRL,
	_RG_LAUXADCFTSLVBE_SEL,
	_RG_LAUXADCFTSLVBE_SEL_SWCTRL,
	_RG_LAUXADCFVBUFFEN,
	_RG_LAUXADCFVBUFFEN_SWCTRL,
	_RG_LAUXADCFOUT_SEL,
	_RG_LAUXADCFDAFDAC,
	_RG_LAUXADCFDAFDAC_SWCTRL,
	_RG_LADLAUXADCFCOMP,
	_RG_LAUXADCFADCINNVSENHEN,
	_RG_LAUXADCFADCINNVBATFEN,
	_RG_LAUXADCFADCINNVSENHMUXFEN,
	_RG_LAUXADCFADCINNVSENHEXT_BATON_EN,
	_RG_LAUXADCFADCINNCHRNEN,
	_RG_LAUXADCFADCINNBATON_TDETFEN,
	_RG_LAUXADCFACCDETFANASWCTRLFEN,
	_RG_LAUXADCFXO_THADCFEN,
	_RG_LAUXADCFADCINNBATID_SW_EN,
	_RG_LAUXADCFVXO22_EN,
	_RG_LAUXADCFDIG0_RSV0,
	_RG_LAUXADCFCHSEL,
	_RG_LAUXADCFSWCTRLFEN,
	_RG_LAUXADCFSOURCE_LBATLSEL,
	_RG_LAUXADCFSOURCE_LBAT2_SEL,
	_RG_LAUXADCFSTART_EXTD,
	_RG_LAUXADCFDAC_EXTD,
	_RG_LAUXADCFDAC_EXTD_EN,
	_RG_LAUXADCFDIG0_RSV1,
	_RG_LAUXADCFSTART_SHADE_NUM,
	_RG_LAUXADCFSTART_SHADE_EN,
	_RG_LAUXADCFSTART_SHADE_SEL,
	_RG_LAUXADCFADCFRDY_WAKEUPLCLR,
	_RG_LAUXADCFADCFRDY_FGADCFCLR,
	_RG_LAUXADCFADCFRDY_BATFPLUGIN_CLR,
	_RG_LAUXADCFADCFRDY_PWRON_CLR,
	_RG_LAUXADCFDATAFREUSE_SEL,
	_RG_LAUXADCFCH0_DATAFREUSE_SEL,
	_RG_LAUXADCFCH1_DATAFREUSE_SEL,
	_RG_LAUXADCFDCXO_DATAFREUSE_SEL,
	_RG_LAUXADCFDATAFREUSE_EN,
	_RG_LAUXADCFCH0_DATAFREUSE_EN,
	_RG_LAUXADCFCH1_DATAFREUSE_EN,
	_RG_LAUXADCFDCXO_DATAFREUSE_EN,
	_RG_LAUXADCFSTATE_CS_S,
	_RG_LAUXADCFAUTORPTFPRD,
	_RG_LAUXADCFAUTORPTFEN,
	_RG_LAUXADCFACCDETFAUTOFSPL,
	_RG_LAUXADCFACCDETFAUTOFRQST_CLR,
	_RG_LAUXADCFACCDETFDIG1_RSV0,
	_RG_LAUXADCFACCDETFDIG0_RSV0,
	_RG_LAUXADCFFGADCFSTART_SW,
	_RG_LAUXADCFFGADCFSTART_SEL,
	_RG_LAUXADCFIMPHFGADCFR_SW,
	_RG_LAUXADCFIMPHFGADCFR_SEL,
	_RG_LAUXADCFBATFPLUGIN_START_SW,
	_RG_LAUXADCFBATFPLUGIN_START_SEL,
	_RG_LAUXADCFDBGFDIG0_RSV2,
	_RG_LAUXADCFDBGFDIG1_RSV2,
	_RG_LAUXADCFNAG_EN,
	_RG_LAUXADCFNAG_CLR,
	_RG_LAUXADCFNAG_VBAT1_SEL,
	_RG_LAUXADCFNAG_PRD_SEL,
	_RG_LAUXADCFNAG_IRQFEN,
	_RG_LAUXADCFNAG_C_DLTV_IRQ,
	_RG_LAUXADCFNAG_ZCV,
	_RG_LAUXADCFNAG_C_DLTV_TH_15_0,
	_RG_LAUXADCFNAG_C_DLTV_TH_26_16,
	_RG_LAUXADCFNAG_CNT_15_0,
	_RG_LAUXADCFNAG_CNT_25_16,
	_RG_LAUXADCFNAG_DLTV,
	_RG_LAUXADCFNAG_C_DLTV_15_0,
	_RG_LAUXADCFNAG_C_DLTV_26_16,
	_RG_LAUXADCFNAG_AUXADCFSTART,
	_RG_LAUXADCFNAG_STATE,
	_RG_LAUXADCFADCFOUT_NAG,
	_RG_LAUXADCFADCFRDY_NAG,
	_RG_LAUXADCFNAG_CK_SW_EN,
	_RG_LAUXADCFNAG_CK_SW_SODE,
	_RG_LAUXADCFADCFBUSYFIN_NAG,
	_RG_LAUXADCFDIG_3_ELRFLEN,
	_RG_LEFUSE_GAINFCH7_TRIM,
	_RG_LEFUSE_OFFSETLCH7_TRIM,
	_RG_LEFUSE_GAINFCH4_TRIM,
	_RG_LEFUSE_OFFSETLCH4_TRIM,
	_RG_LEFUSE_GAINFCH0_TRIM,
	_RG_LEFUSE_OFFSETLCH0_TRIM,
	_RG_LAUXADCFSW_GAINFTRIM,
	_RG_LAUXADCFSW_OFFSETLTRIM,
	_RG_LAUXADCFEFUSE_ID,
	_RG_LAUXADCFEFUSE_O_SLOPE,
	_RG_LAUXADCFEFUSE_O_SLOPE_SIGN,
	_RG_LAUXADCFEFUSE_DEGCFCALI,
	_RG_LAUXADCFEFUSE_ADCFCALI_EN,
	_RG_LAUXADCFEFUSE_RSV0,
	_RG_LAUXADCFEFUSE_O_VTS,
	_RG_LAUXADCFEFUSE_RSV1,
	_RG_LAUXADCFEFUSE_O_VTS_2,
	_RG_LAUXADCFEFUSE_RSV2,
	_RG_LAUXADCFEFUSE_O_VTS_3,
	_RG_LAUXADCFEFUSE_RSV3,
	_RG_LAUXADCFEFUSE_O_VTS_4,
	_RG_LAUXADCFEFUSE_RSV4,
	_RG_LAUXADCFEFUSE_GAINFAUX,
	_RG_LAUXADCFEFUSE_RSV5,
	_RG_LAUXADCFEFUSE_GAINFBGRL,
	_RG_LAUXADCFEFUSE_GAINFBGRH,
	_RG_LAUXADCFEFUSE_RSV6,
	_RG_LAUXADCFEFUSE_CALI_FROMFEFUSE_EN,
	_RG_LAUXADCFEFUSE_ADCFBGRCALI_EN,
	_RG_LAUXADCFEFUSE_ADCFAUXCALI_EN,
	_RG_LAUXADCFEFUSE_TRMPLHCALI,
	_RG_LAUXADCFEFUSE_TRMPHHCALI,
	_RG_LAUXADCFEFUSE_SIGNFBGRL,
	_RG_LAUXADCFEFUSE_SIGNFBGRH,
	_RG_LAUXADCFEFUSE_SIGNFAUX,
	_RG_LAUXADCFEFUSE_RSV7,
	_RG_LAUXADCFEFUSE_VBG12,
	_RG_LAUXADCFEFUSE_VAUX18,
	_RG_LAUXADCFDIG_4FANA_ID,
	_RG_LAUXADCFDIG_4_DIG_ID,
	_RG_LAUXADCFDIG_4FANA_MINORFREV,
	_RG_LAUXADCFDIG_4_ANA_MAJORFREV,
	_RG_LAUXADCFDIG_4_DIG_MINORFREV,
	_RG_LAUXADCFDIG_4_DIG_MAJORFREV,
	_RG_LAUXADCFDIG_4_DSNFCBS,
	_RG_LAUXADCFDIG_4_DSNFBIX,
	_RG_LAUXADCFDIG_4_DSNFESP,
	_RG_LAUXADCFDIG_4_DSNFFPI,
	_RG_LAUXADCFIMP_EN,
	_RG_LAUXADCFIMP_PRD_SEL,
	_RG_LAUXADCFIMP_CNT_SEL,
	_RG_LAUXADCFIMPEDANCE_CHSEL,
	_RG_LAUXADCFIMPEDANCE_IRQFSTATUS,
	_RG_LAUXADCFIMP_START,
	_RG_LAUXADCFIMP_STATE,
	_RG_LAUXADCFIMP_COUNT,
	_RG_LAUXADCFIMPHFGADCFR_S,
	_RG_LFGADCFAUXADCFIMPHR_DONE_S,
	_RG_LAUXADCFADCFOUT_IMP,
	_RG_LAUXADCFADCFRDY_IMP,
	_RG_LAUXADCFADCFOUT_IMPFAVG,
	_RG_LAUXADCFADCFRDY_IMPFAVG,
	_RG_LAUXADCFIMP_CK_SW_EN,
	_RG_LAUXADCFIMP_CK_SW_SODE,
	_RG_LAUXADCFADCFBUSYFIN_IMP,
	_RG_LAUXADCFLBATFEN,
	_RG_LAUXADCFLBATFDETFPRD_SEL,
	_RG_LAUXADCFLBATFDEBTFSHX_SEL,
	_RG_LAUXADCFLBATFDEBTFSIN_SEL,
	_RG_LAUXADCFLBATFVOLTFSHX,
	_RG_LAUXADCFLBATFIRQFENFSHX,
	_RG_LAUXADCFLBATFDETFSHX,
	_RG_LAUXADCFLBATFSHX_IRQFB,
	_RG_LAUXADCFLBATFVOLTFSIN,
	_RG_LAUXADCFLBATFIRQFENFSIN,
	_RG_LAUXADCFLBATFDETFSIN,
	_RG_LAUXADCFLBATFSIN_IRQFB,
	_RG_LAUXADCFLBATFDEBOUNCE_COUNT_SHX,
	_RG_LAUXADCFLBATFDEBOUNCE_COUNT_SIN,
	_RG_LAUXADCFLBATFSTATE,
	_RG_LAUXADCFLBATFAUXADCFSTART,
	_RG_LAUXADCFADCFOUT_LBAT,
	_RG_LAUXADCFADCFRDY_LBAT,
	_RG_LAUXADCFLBATFCK_SW_EN,
	_RG_LAUXADCFLBATFCK_SW_SODE,
	_RG_LAUXADCFADCFBUSYFIN_LBAT,
	_RG_LAUXADCFBAT_TEMP_EN,
	_RG_LAUXADCFBAT_TEMP_FROZE_EN,
	_RG_LAUXADCFBAT_TEMP_DETFPRD_SEL,
	_RG_LAUXADCFBAT_TEMP_DEBTFSHX_SEL,
	_RG_LAUXADCFBAT_TEMP_DEBTFSIN_SEL,
	_RG_LAUXADCFBAT_TEMP_VOLTFSHX,
	_RG_LAUXADCFBAT_TEMP_IRQFENFSHX,
	_RG_LAUXADCFBAT_TEMP_DETFSHX,
	_RG_LAUXADCFBAT_TEMP_SHX_IRQFB,
	_RG_LAUXADCFBAT_TEMP_VOLTFSIN,
	_RG_LAUXADCFBAT_TEMP_IRQFENFSIN,
	_RG_LAUXADCFBAT_TEMP_DETFSIN,
	_RG_LAUXADCFBAT_TEMP_SIN_IRQFB,
	_RG_LAUXADCFBAT_TEMP_DEBOUNCE_COUNT_SHX,
	_RG_LAUXADCFBAT_TEMP_DEBOUNCE_COUNT_SIN,
	_RG_LAUXADCFBAT_TEMP_STATE,
	_RG_LAUXADCFBAT_TEMP_AUXADCFSTART,
	_RG_LAUXADCFADCFOUT_BAT_TEMP,
	_RG_LAUXADCFADCFRDY_BATFTEMP,
	_RG_LAUXADCFBAT_TEMP_CK_SW_EN,
	_RG_LAUXADCFBAT_TEMP_CK_SW_SODE,
	_RG_LAUXADCFADCFBUSYFIN_BATFTEMP,
	_RG_LAUXADCFLBAT2_EN,
	_RG_LAUXADCFLBAT2FDETFPRD_SEL,
	_RG_LAUXADCFLBAT2FDEBTFSHX_SEL,
	_RG_LAUXADCFLBAT2FDEBTFSIN_SEL,
	_RG_LAUXADCFLBAT2FVOLTFSHX,
	_RG_LAUXADCFLBAT2FIRQFENFSHX,
	_RG_LAUXADCFLBAT2FDETFSHX,
	_RG_LAUXADCFLBAT2FSHX_IRQFB,
	_RG_LAUXADCFLBAT2FVOLTFSIN,
	_RG_LAUXADCFLBAT2FIRQFENFSIN,
	_RG_LAUXADCFLBAT2FDETFSIN,
	_RG_LAUXADCFLBAT2FSIN_IRQFB,
	_RG_LAUXADCFLBAT2FDEBOUNCE_COUNT_SHX,
	_RG_LAUXADCFLBAT2FDEBOUNCE_COUNT_SIN,
	_RG_LAUXADCFLBAT2FSTATE,
	_RG_LAUXADCFLBAT2FAUXADCFSTART,
	_RG_LAUXADCFADCFOUT_LBAT2,
	_RG_LAUXADCFADCFRDY_LBAT2,
	_RG_LAUXADCFLBAT2FCK_SW_EN,
	_RG_LAUXADCFLBAT2FCK_SW_SODE,
	_RG_LAUXADCFADCFBUSYFIN_LBAT2,
	_RG_LAUXADCFTHRNEN,
	_RG_LAUXADCFTHRNDETFPRD_SEL,
	_RG_LAUXADCFTHRNDEBTFSHX_SEL,
	_RG_LAUXADCFTHRNDEBTFSIN_SEL,
	_RG_LAUXADCFTHRNVOLTFSHX,
	_RG_LAUXADCFTHRNIRQFENFSHX,
	_RG_LAUXADCFTHRNDETFSHX,
	_RG_LAUXADCFTHRNSHX_IRQFB,
	_RG_LAUXADCFTHRNVOLTFSIN,
	_RG_LAUXADCFTHRNIRQFENFSIN,
	_RG_LAUXADCFTHRNDETFSIN,
	_RG_LAUXADCFTHRNSIN_IRQFB,
	_RG_LAUXADCFTHRNDEBOUNCE_COUNT_SHX,
	_RG_LAUXADCFTHRNDEBOUNCE_COUNT_SIN,
	_RG_LAUXADCFTHRNSTATE,
	_RG_LAUXADCFTHRNAUXADCFSTART,
	_RG_LAUXADCFADCFOUT_THRNHW,
	_RG_LAUXADCFADCFRDY_THRNHW,
	_RG_LAUXADCFTHRNCK_SW_EN,
	_RG_LAUXADCFTHRNCK_SW_SODE,
	_RG_LAUXADCFADCFBUSYFIN_THRNHW,
	_RG_LAUXADCFMDRTFDETFPRD_SEL,
	_RG_LAUXADCFMDRTFDETFEN,
	_RG_LAUXADCFMDRTFDETFWKUP_START_CNT,
	_RG_LAUXADCFMDRTFDETFWKUP_START_CLR,
	_RG_LAUXADCFMDRTFDETFWKUP_START,
	_RG_LAUXADCFMDRTFDETFWKUP_START_SEL,
	_RG_LAUXADCFMDRTFDETFWKUP_EN,
	_RG_LAUXADCFMDRTFDETFSRCLKENFIND,
	_RG_LAUXADCFMDRTFSTATE,
	_RG_LAUXADCFMDRTFSTART,
	_RG_LAUXADCFADCFOUT_MDRT,
	_RG_LAUXADCFADCFRDY_MDRT,
	_RG_LAUXADCFMDRTFCK_SW_EN,
	_RG_LAUXADCFMDRTFCK_SW_SODE,
	_RG_LAUXADCFADCFBUSYFIN_MDRT,
	_RG_LAUXADCFDCXO_MDRTFDETFWKUP_START_CNT,
	_RG_LAUXADCFDCXO_MDRTFDETFWKUP_START_CLR,
	_RG_LAUXADCFDCXO_MDRTFDETFWKUP_EN,
	_RG_LAUXADCFDCXO_MDRTFDETFWKUP_START_SEL,
	_RG_LAUXADCFDCXO_MDRTFDETFWKUP_START,
	_RG_LAUXADCFADCFOUT_DCXO_MDRT,
	_RG_LAUXADCFADCFRDY_DCXO_MDRT,
	_RG_LAUXADCFADCFBUSYFIN_DCXO_MDRT,
	_RG_LAUXADCFRSV_1RSV0,
	_RG_LAUXADCFNEWFPRIORITY_LISTLSEL,
	_RG_LAUXADCFSAMPLE_LISTL15_0,
	_RG_LAUXADCFSAMPLE_LISTL31_16,
	_RG_LAUXADCFSAMPLE_LISTL33_32,
	_RG_LBUCK_TOPFANA_ID,
	_RG_LBUCK_TOPFDIG_ID,
	_RG_LBUCK_TOPFANA_MINORFREV,
	_RG_LBUCK_TOPFANA_MAJORFREV,
	_RG_LBUCK_TOPFDIG_MINORFREV,
	_RG_LBUCK_TOPFDIG_MAJORFREV,
	_RG_LBUCK_TOPFCBS,
	_RG_LBUCK_TOPFBIX,
	_RG_LBUCK_TOPFESP,
	_RG_LBUCK_TOPFFPI,
	_RG_LBUCK_TOPFCLKNOFFSET,
	_RG_LBUCK_TOPFRSTFOFFSET,
	_RG_LBUCK_TOPFINTFOFFSET,
	_RG_LBUCK_TOPFINTFLEN,
	_RG_LRG_BUCK32K_CK_PDN,
	_RG_LRG_BUCK1M_CK_PDN,
	_RG_LRG_BUCK26M_CK_PDN,
	_RG_LRG_BUCK_VPA_ANA_2M_CK_PDN,
	_RG_LRG_BUCK_TOPFCLKNCON0FSET,
	_RG_LRG_BUCK_TOPFCLKNCON0FCLR,
	_RG_LRG_BUCK32K_CK_PDN_HWEN,
	_RG_LRG_BUCK1M_CK_PDN_HWEN,
	_RG_LRG_BUCK26M_CK_PDN_HWEN,
	_RG_LRG_BUCK_SLEEP_CTRLFMODE,
	_RG_LRG_BUCK_TOPFCLKNHWENHCON0FSET,
	_RG_LRG_BUCK_TOPFCLKNHWENHCON0FCLR,
	_RG_LRG_INTFENNVPU_OC,
	_RG_LRG_INTFENNVCORE_OC,
	_RG_LRG_INTFENNVGPU11_OC,
	_RG_LRG_INTFENNVGPU12_OC,
	_RG_LRG_INTFENNVMODEM_OC,
	_RG_LRG_INTFENNVPROC1_OC,
	_RG_LRG_INTFENNVPROC2_OC,
	_RG_LRG_INTFENNVS1_OC,
	_RG_LRG_INTFENNVS2_OC,
	_RG_LRG_INTFENNVPA_OC,
	_RG_LRG_BUCK_TOPFINTFENHCON0FSET,
	_RG_LRG_BUCK_TOPFINTFENHCON0FCLR,
	_RG_LRG_INT_SHIFNVPU_OC,
	_RG_LRG_INTFSHIFNVCORE_OC,
	_RG_LRG_INTFSHIFNVGPU11_OC,
	_RG_LRG_INTFSHIFNVGPU12_OC,
	_RG_LRG_INTFSHIFNVMODEM_OC,
	_RG_LRG_INTFSHIFNVPROC1_OC,
	_RG_LRG_INTFSHIFNVPROC2_OC,
	_RG_LRG_INTFSHIFNVS1_OC,
	_RG_LRG_INTFSHIFNVS2_OC,
	_RG_LRG_INTFSHIFNVPA_OC,
	_RG_LRG_BUCK_TOPFINTFSHIFNCON0FSET,
	_RG_LRG_BUCK_TOPFINTFSHIFNCON0FCLR,
	_RG_LRG_INT_STATUSFVPU_OC,
	_RG_LRG_INTFSTATUSFVCORE_OC,
	_RG_LRG_INTFSTATUSFVGPU11_OC,
	_RG_LRG_INTFSTATUSFVGPU12_OC,
	_RG_LRG_INTFSTATUSFVMODEM_OC,
	_RG_LRG_INTFSTATUSFVPROC1_OC,
	_RG_LRG_INTFSTATUSFVPROC2_OC,
	_RG_LRG_INTFSTATUSFVS1_OC,
	_RG_LRG_INTFSTATUSFVS2_OC,
	_RG_LRG_INTFSTATUSFVPA_OC,
	_RG_LRG_INTFRAW_STATUSFVPU_OC,
	_RG_LRG_INTFRAW_STATUSFVCORE_OC,
	_RG_LRG_INTFRAW_STATUSFVGPU11_OC,
	_RG_LRG_INTFRAW_STATUSFVGPU12_OC,
	_RG_LRG_INTFRAW_STATUSFVMODEM_OC,
	_RG_LRG_INTFRAW_STATUSFVPROC1_OC,
	_RG_LRG_INTFRAW_STATUSFVPROC2_OC,
	_RG_LRG_INTFRAW_STATUSFVS1_OC,
	_RG_LRG_INTFRAW_STATUSFVS2_OC,
	_RG_LRG_INTFRAW_STATUSFVPA_OC,
	_RG_LRG_VOW_BUCK_VCORE_DVS_DONE,
	_RG_LRG_VOW_BUCK_VCORE_DVS_SW_SODE,
	_RG_LRG_BUCK_STB_MHX,
	_RG_LRG_BUCK_VGP2FSINFREQ_LATENCY_MHX,
	_RG_LRG_BUCK_VGP2FSINFREQ_DURATION_MHX,
	_RG_LRG_BUCK_VPAFSINFREQ_LATENCY_MHX,
	_RG_LRG_BUCK_VPAFSINFREQ_DURATION_MHX,
	_RG_LRG_BUCK_VPU_OC_SDN_STATUS,
	_RG_LRG_BUCK_VCORE_OC_SDN_STATUS,
	_RG_LRG_BUCK_VGPU11_OC_SDN_STATUS,
	_RG_LRG_BUCK_VGPU12_OC_SDN_STATUS,
	_RG_LRG_BUCK_VMODEM_OC_SDN_STATUS,
	_RG_LRG_BUCK_VPROC1_OC_SDN_STATUS,
	_RG_LRG_BUCK_VPROC2_OC_SDN_STATUS,
	_RG_LRG_BUCK_VS1_OC_SDN_STATUS,
	_RG_LRG_BUCK_VS2_OC_SDN_STATUS,
	_RG_LRG_BUCK_VPA_OC_SDN_STATUS,
	_RG_LBUCK_TOPFWRITE_KEY,
	_RG_LBUCK_VPU_WDTDBGFVOSEL,
	_RG_LBUCK_VCORE_WDTDBGFVOSEL,
	_RG_LBUCK_VGPU11_WDTDBGFVOSEL,
	_RG_LBUCK_VGPU12_WDTDBGFVOSEL,
	_RG_LBUCK_VMODEM_WDTDBGFVOSEL,
	_RG_LBUCK_VPROC1_WDTDBGFVOSEL,
	_RG_LBUCK_VPROC2_WDTDBGFVOSEL,
	_RG_LBUCK_VS1_WDTDBGFVOSEL,
	_RG_LBUCK_VS2_WDTDBGFVOSEL,
	_RG_LBUCK_VPA_WDTDBGFVOSEL,
	_RG_LBUCK_TOPFELRFLEN,
	_RG_LRG_BUCK_VPU_OC_SDN_EN,
	_RG_LRG_BUCK_VCORE_OC_SDN_EN,
	_RG_LRG_BUCK_VGPU11_OC_SDN_EN,
	_RG_LRG_BUCK_VGPU12_OC_SDN_EN,
	_RG_LRG_BUCK_VMODEM_OC_SDN_EN,
	_RG_LRG_BUCK_VPROC1_OC_SDN_EN,
	_RG_LRG_BUCK_VPROC2_OC_SDN_EN,
	_RG_LRG_BUCK_VS1_OC_SDN_EN,
	_RG_LRG_BUCK_VS2_OC_SDN_EN,
	_RG_LRG_BUCK_VPA_OC_SDN_EN,
	_RG_LRG_BUCK_DCM_SODE,
	_RG_LRG_BUCK_VPU_VOSEL_LIMIT_SEL,
	_RG_LRG_BUCK_VCORE_VOSEL_LIMIT_SEL,
	_RG_LRG_BUCK_VGPU11_VOSEL_LIMIT_SEL,
	_RG_LRG_BUCK_VGPU12_VOSEL_LIMIT_SEL,
	_RG_LRG_BUCK_VMODEM_VOSEL_LIMIT_SEL,
	_RG_LRG_BUCK_VPROC1_VOSEL_LIMIT_SEL,
	_RG_LRG_BUCK_VPROC2_VOSEL_LIMIT_SEL,
	_RG_LRG_BUCK_VS1_VOSEL_LIMIT_SEL,
	_RG_LRG_BUCK_VS2_VOSEL_LIMIT_SEL,
	_RG_LRG_BUCK_VPA_VOSEL_LIMIT_SEL,
	_RG_LBUCK_VPU_ANA_ID,
	_RG_LBUCK_VPU_DIG_ID,
	_RG_LBUCK_VPU_ANA_MINORFREV,
	_RG_LBUCK_VPU_ANA_MAJORFREV,
	_RG_LBUCK_VPU_DIG_MINORFREV,
	_RG_LBUCK_VPU_DIG_MAJORFREV,
	_RG_LBUCK_VPU_DSNFCBS,
	_RG_LBUCK_VPU_DSNFBIX,
	_RG_LBUCK_VPU_DSNFESP,
	_RG_LBUCK_VPU_DSNFFPI_SSHUB,
	_RG_LBUCK_VPU_DSNFFPI_TRACKING,
	_RG_LBUCK_VPU_DSNFFPI_PREOC,
	_RG_LBUCK_VPU_DSNFFPI_VOTER,
	_RG_LBUCK_VPU_DSNFFPI_ULTRASONIC,
	_RG_LBUCK_VPU_DSNFFPI_DLC,
	_RG_LBUCK_VPU_DSNFFPI_TRAP,
	_RG_LRG_BUCK_VPU_EN,
	_RG_LRG_BUCK_VPU_LP,
	_RG_LRG_BUCK_VPU_CON0FSET,
	_RG_LRG_BUCK_VPU_CON0FCLR,
	_RG_LRG_BUCK_VPU_VOSEL_SLEEP,
	_RG_LRG_BUCK_VPU_SELR2R_CTRL,
	_RG_LRG_BUCK_VPU_SFCHG_FRATE,
	_RG_LRG_BUCK_VPU_SFCHG_FEN,
	_RG_LRG_BUCK_VPU_SFCHG_RRATE,
	_RG_LRG_BUCK_VPU_SFCHG_REN,
	_RG_LRG_BUCK_VPU_HW0_OP_EN,
	_RG_LRG_BUCK_VPU_HW1_OP_EN,
	_RG_LRG_BUCK_VPU_HW2_OP_EN,
	_RG_LRG_BUCK_VPU_HW3_OP_EN,
	_RG_LRG_BUCK_VPU_HW4_OP_EN,
	_RG_LRG_BUCK_VPU_HW5_OP_EN,
	_RG_LRG_BUCK_VPU_HW6_OP_EN,
	_RG_LRG_BUCK_VPU_HW7_OP_EN,
	_RG_LRG_BUCK_VPU_HW8_OP_EN,
	_RG_LRG_BUCK_VPU_HW9_OP_EN,
	_RG_LRG_BUCK_VPU_HW10_OP_EN,
	_RG_LRG_BUCK_VPU_HW11_OP_EN,
	_RG_LRG_BUCK_VPU_HW12_OP_EN,
	_RG_LRG_BUCK_VPU_HW13_OP_EN,
	_RG_LRG_BUCK_VPU_HW14_OP_EN,
	_RG_LRG_BUCK_VPU_SW_OP_EN,
	_RG_LRG_BUCK_VPU_OP_ENFSET,
	_RG_LRG_BUCK_VPU_OP_ENFCLR,
	_RG_LRG_BUCK_VPU_HW0_OP_CFG,
	_RG_LRG_BUCK_VPU_HW1_OP_CFG,
	_RG_LRG_BUCK_VPU_HW2_OP_CFG,
	_RG_LRG_BUCK_VPU_HW3_OP_CFG,
	_RG_LRG_BUCK_VPU_HW4_OP_CFG,
	_RG_LRG_BUCK_VPU_HW5_OP_CFG,
	_RG_LRG_BUCK_VPU_HW6_OP_CFG,
	_RG_LRG_BUCK_VPU_HW7_OP_CFG,
	_RG_LRG_BUCK_VPU_HW8_OP_CFG,
	_RG_LRG_BUCK_VPU_HW9_OP_CFG,
	_RG_LRG_BUCK_VPU_HW10_OP_CFG,
	_RG_LRG_BUCK_VPU_HW11_OP_CFG,
	_RG_LRG_BUCK_VPU_HW12_OP_CFG,
	_RG_LRG_BUCK_VPU_HW13_OP_CFG,
	_RG_LRG_BUCK_VPU_HW14_OP_CFG,
	_RG_LRG_BUCK_VPU_OP_CFGFSET,
	_RG_LRG_BUCK_VPU_OP_CFGFCLR,
	_RG_LRG_BUCK_VPU_HW0_OP_SODE,
	_RG_LRG_BUCK_VPU_HW1_OP_SODE,
	_RG_LRG_BUCK_VPU_HW2_OP_SODE,
	_RG_LRG_BUCK_VPU_HW3_OP_SODE,
	_RG_LRG_BUCK_VPU_HW4_OP_SODE,
	_RG_LRG_BUCK_VPU_HW5_OP_SODE,
	_RG_LRG_BUCK_VPU_HW6_OP_SODE,
	_RG_LRG_BUCK_VPU_HW7_OP_SODE,
	_RG_LRG_BUCK_VPU_HW8_OP_SODE,
	_RG_LRG_BUCK_VPU_HW9_OP_SODE,
	_RG_LRG_BUCK_VPU_HW10_OP_SODE,
	_RG_LRG_BUCK_VPU_HW11_OP_SODE,
	_RG_LRG_BUCK_VPU_HW12_OP_SODE,
	_RG_LRG_BUCK_VPU_HW13_OP_SODE,
	_RG_LRG_BUCK_VPU_HW14_OP_SODE,
	_RG_LRG_BUCK_VPU_OP_SODEFSET,
	_RG_LRG_BUCK_VPU_OP_SODEFCLR,
	_RG_LDA_VPU_VOSEL,
	_RG_LDA_VPU_VOSEL_GRAY,
	_RG_LDA_VPU_EN,
	_RG_LDALVPU_STB,
	_RG_LDALVPU_LOOP_SEL,
	_RG_LDALVPU_R2R_PDN,
	_RG_LDALVPU_DVS_EN,
	_RG_LDALVPU_DVS_DOWN,
	_RG_LDALVPU_SSH,
	_RG_LDALVPU_SINFREQ_DISCHARGE,
	_RG_LRG_BUCK_VPU_CK_SW_SODE,
	_RG_LRG_BUCK_VPU_CK_SW_EN,
	_RG_LBUCK_VPU_ELRFLEN,
	_RG_LRG_BUCK_VPU_VOSEL,
	_RG_LBUCK_VCORE_ANA_ID,
	_RG_LBUCK_VCORE_DIG_ID,
	_RG_LBUCK_VCORE_ANA_MINORFREV,
	_RG_LBUCK_VCORE_ANA_MAJORFREV,
	_RG_LBUCK_VCORE_DIG_MINORFREV,
	_RG_LBUCK_VCORE_DIG_MAJORFREV,
	_RG_LBUCK_VCORE_DSNFCBS,
	_RG_LBUCK_VCORE_DSNFBIX,
	_RG_LBUCK_VCORE_DSNFESP,
	_RG_LBUCK_VCORE_DSNFFPI_SSHUB,
	_RG_LBUCK_VCORE_DSNFFPI_TRACKING,
	_RG_LBUCK_VCORE_DSNFFPI_PREOC,
	_RG_LBUCK_VCORE_DSNFFPI_VOTER,
	_RG_LBUCK_VCORE_DSNFFPI_ULTRASONIC,
	_RG_LBUCK_VCORE_DSNFFPI_DLC,
	_RG_LBUCK_VCORE_DSNFFPI_TRAP,
	_RG_LRG_BUCK_VCORE_EN,
	_RG_LRG_BUCK_VCORE_LP,
	_RG_LRG_BUCK_VCORE_CON0FSET,
	_RG_LRG_BUCK_VCORE_CON0FCLR,
	_RG_LRG_BUCK_VCORE_VOSEL_SLEEP,
	_RG_LRG_BUCK_VCORE_SELR2R_CTRL,
	_RG_LRG_BUCK_VCORE_SFCHG_FRATE,
	_RG_LRG_BUCK_VCORE_SFCHG_FEN,
	_RG_LRG_BUCK_VCORE_SFCHG_RRATE,
	_RG_LRG_BUCK_VCORE_SFCHG_REN,
	_RG_LRG_BUCK_VCORE_HW0_OP_EN,
	_RG_LRG_BUCK_VCORE_HW1_OP_EN,
	_RG_LRG_BUCK_VCORE_HW2_OP_EN,
	_RG_LRG_BUCK_VCORE_HW3_OP_EN,
	_RG_LRG_BUCK_VCORE_HW4_OP_EN,
	_RG_LRG_BUCK_VCORE_HW5_OP_EN,
	_RG_LRG_BUCK_VCORE_HW6_OP_EN,
	_RG_LRG_BUCK_VCORE_HW7_OP_EN,
	_RG_LRG_BUCK_VCORE_HW8_OP_EN,
	_RG_LRG_BUCK_VCORE_HW9_OP_EN,
	_RG_LRG_BUCK_VCORE_HW10_OP_EN,
	_RG_LRG_BUCK_VCORE_HW11_OP_EN,
	_RG_LRG_BUCK_VCORE_HW12_OP_EN,
	_RG_LRG_BUCK_VCORE_HW13_OP_EN,
	_RG_LRG_BUCK_VCORE_HW14_OP_EN,
	_RG_LRG_BUCK_VCORE_SW_OP_EN,
	_RG_LRG_BUCK_VCORE_OP_ENFSET,
	_RG_LRG_BUCK_VCORE_OP_ENFCLR,
	_RG_LRG_BUCK_VCORE_HW0_OP_CFG,
	_RG_LRG_BUCK_VCORE_HW1_OP_CFG,
	_RG_LRG_BUCK_VCORE_HW2_OP_CFG,
	_RG_LRG_BUCK_VCORE_HW3_OP_CFG,
	_RG_LRG_BUCK_VCORE_HW4_OP_CFG,
	_RG_LRG_BUCK_VCORE_HW5_OP_CFG,
	_RG_LRG_BUCK_VCORE_HW6_OP_CFG,
	_RG_LRG_BUCK_VCORE_HW7_OP_CFG,
	_RG_LRG_BUCK_VCORE_HW8_OP_CFG,
	_RG_LRG_BUCK_VCORE_HW9_OP_CFG,
	_RG_LRG_BUCK_VCORE_HW10_OP_CFG,
	_RG_LRG_BUCK_VCORE_HW11_OP_CFG,
	_RG_LRG_BUCK_VCORE_HW12_OP_CFG,
	_RG_LRG_BUCK_VCORE_HW13_OP_CFG,
	_RG_LRG_BUCK_VCORE_HW14_OP_CFG,
	_RG_LRG_BUCK_VCORE_OP_CFGFSET,
	_RG_LRG_BUCK_VCORE_OP_CFGFCLR,
	_RG_LRG_BUCK_VCORE_HW0_OP_SODE,
	_RG_LRG_BUCK_VCORE_HW1_OP_SODE,
	_RG_LRG_BUCK_VCORE_HW2_OP_SODE,
	_RG_LRG_BUCK_VCORE_HW3_OP_SODE,
	_RG_LRG_BUCK_VCORE_HW4_OP_SODE,
	_RG_LRG_BUCK_VCORE_HW5_OP_SODE,
	_RG_LRG_BUCK_VCORE_HW6_OP_SODE,
	_RG_LRG_BUCK_VCORE_HW7_OP_SODE,
	_RG_LRG_BUCK_VCORE_HW8_OP_SODE,
	_RG_LRG_BUCK_VCORE_HW9_OP_SODE,
	_RG_LRG_BUCK_VCORE_HW10_OP_SODE,
	_RG_LRG_BUCK_VCORE_HW11_OP_SODE,
	_RG_LRG_BUCK_VCORE_HW12_OP_SODE,
	_RG_LRG_BUCK_VCORE_HW13_OP_SODE,
	_RG_LRG_BUCK_VCORE_HW14_OP_SODE,
	_RG_LRG_BUCK_VCORE_OP_SODEFSET,
	_RG_LRG_BUCK_VCORE_OP_SODEFCLR,
	_RG_LDA_VCORE_VOSEL,
	_RG_LDA_VCORE_VOSEL_GRAY,
	_RG_LDA_VCORE_EN,
	_RG_LDA_VCORE_STB,
	_RG_LDALVCORE_LOOP_SEL,
	_RG_LDALVCORE_R2R_PDN,
	_RG_LDALVCORE_DVS_EN,
	_RG_LDA_VCORE_DVS_DOWN,
	_RG_LDALVCORE_SSH,
	_RG_LDALVCORE_SINFREQ_DISCHARGE,
	_RG_LRG_BUCK_VCORE_CK_SW_SODE,
	_RG_LRG_BUCK_VCORE_CK_SW_EN,
	_RG_LBUCK_VCORE_ELRFLEN,
	_RG_LRG_BUCK_VCORE_VOSEL,
	_RG_LBUCK_VGPU11_ANA_ID,
	_RG_LBUCK_VGPU11_DIG_ID,
	_RG_LBUCK_VGPU11_ANA_MINORFREV,
	_RG_LBUCK_VGPU11_ANA_MAJORFREV,
	_RG_LBUCK_VGPU11_DIG_MINORFREV,
	_RG_LBUCK_VGPU11_DIG_MAJORFREV,
	_RG_LBUCK_VGPU11_DSNFCBS,
	_RG_LBUCK_VGPU11_DSNFBIX,
	_RG_LBUCK_VGPU11_DSNFESP,
	_RG_LBUCK_VGPU11_DSNFFPI_SSHUB,
	_RG_LBUCK_VGPU11_DSNFFPI_TRACKING,
	_RG_LBUCK_VGPU11_DSNFFPI_PREOC,
	_RG_LBUCK_VGPU11_DSNFFPI_VOTER,
	_RG_LBUCK_VGPU11_DSNFFPI_ULTRASONIC,
	_RG_LBUCK_VGPU11_DSNFFPI_DLC,
	_RG_LBUCK_VGPU11_DSNFFPI_TRAP,
	_RG_LRG_BUCK_VGPU11_EN,
	_RG_LRG_BUCK_VGPU11_LP,
	_RG_LRG_BUCK_VGPU11_CON0FSET,
	_RG_LRG_BUCK_VGPU11_CON0FCLR,
	_RG_LRG_BUCK_VGPU11_VOSEL_SLEEP,
	_RG_LRG_BUCK_VGPU11_SELR2R_CTRL,
	_RG_LRG_BUCK_VGPU11_SFCHG_FRATE,
	_RG_LRG_BUCK_VGPU11_SFCHG_FEN,
	_RG_LRG_BUCK_VGPU11_SFCHG_RRATE,
	_RG_LRG_BUCK_VGPU11_SFCHG_REN,
	_RG_LRG_BUCK_VGPU11_HW0_OP_EN,
	_RG_LRG_BUCK_VGPU11_HW1_OP_EN,
	_RG_LRG_BUCK_VGPU11_HW2_OP_EN,
	_RG_LRG_BUCK_VGPU11_HW3_OP_EN,
	_RG_LRG_BUCK_VGPU11_HW4_OP_EN,
	_RG_LRG_BUCK_VGPU11_HW5_OP_EN,
	_RG_LRG_BUCK_VGPU11_HW6_OP_EN,
	_RG_LRG_BUCK_VGPU11_HW7_OP_EN,
	_RG_LRG_BUCK_VGPU11_HW8_OP_EN,
	_RG_LRG_BUCK_VGPU11_HW9_OP_EN,
	_RG_LRG_BUCK_VGPU11_HW10_OP_EN,
	_RG_LRG_BUCK_VGPU11_HW11_OP_EN,
	_RG_LRG_BUCK_VGPU11_HW12_OP_EN,
	_RG_LRG_BUCK_VGPU11_HW13_OP_EN,
	_RG_LRG_BUCK_VGPU11_HW14_OP_EN,
	_RG_LRG_BUCK_VGPU11_SW_OP_EN,
	_RG_LRG_BUCK_VGPU11_OP_ENFSET,
	_RG_LRG_BUCK_VGPU11_OP_ENFCLR,
	_RG_LRG_BUCK_VGPU11_HW0_OP_CFG,
	_RG_LRG_BUCK_VGPU11_HW1_OP_CFG,
	_RG_LRG_BUCK_VGPU11_HW2_OP_CFG,
	_RG_LRG_BUCK_VGPU11_HW3_OP_CFG,
	_RG_LRG_BUCK_VGPU11_HW4_OP_CFG,
	_RG_LRG_BUCK_VGPU11_HW5_OP_CFG,
	_RG_LRG_BUCK_VGPU11_HW6_OP_CFG,
	_RG_LRG_BUCK_VGPU11_HW7_OP_CFG,
	_RG_LRG_BUCK_VGPU11_HW8_OP_CFG,
	_RG_LRG_BUCK_VGPU11_HW9_OP_CFG,
	_RG_LRG_BUCK_VGPU11_HW10_OP_CFG,
	_RG_LRG_BUCK_VGPU11_HW11_OP_CFG,
	_RG_LRG_BUCK_VGPU11_HW12_OP_CFG,
	_RG_LRG_BUCK_VGPU11_HW13_OP_CFG,
	_RG_LRG_BUCK_VGPU11_HW14_OP_CFG,
	_RG_LRG_BUCK_VGPU11_OP_CFGFSET,
	_RG_LRG_BUCK_VGPU11_OP_CFGFCLR,
	_RG_LRG_BUCK_VGPU11_HW0_OP_SODE,
	_RG_LRG_BUCK_VGPU11_HW1_OP_SODE,
	_RG_LRG_BUCK_VGPU11_HW2_OP_SODE,
	_RG_LRG_BUCK_VGPU11_HW3_OP_SODE,
	_RG_LRG_BUCK_VGPU11_HW4_OP_SODE,
	_RG_LRG_BUCK_VGPU11_HW5_OP_SODE,
	_RG_LRG_BUCK_VGPU11_HW6_OP_SODE,
	_RG_LRG_BUCK_VGPU11_HW7_OP_SODE,
	_RG_LRG_BUCK_VGPU11_HW8_OP_SODE,
	_RG_LRG_BUCK_VGPU11_HW9_OP_SODE,
	_RG_LRG_BUCK_VGPU11_HW10_OP_SODE,
	_RG_LRG_BUCK_VGPU11_HW11_OP_SODE,
	_RG_LRG_BUCK_VGPU11_HW12_OP_SODE,
	_RG_LRG_BUCK_VGPU11_HW13_OP_SODE,
	_RG_LRG_BUCK_VGPU11_HW14_OP_SODE,
	_RG_LRG_BUCK_VGPU11_OP_SODEFSET,
	_RG_LRG_BUCK_VGPU11_OP_SODEFCLR,
	_RG_LDA_VGPU11_VOSEL,
	_RG_LDA_VGPU11_VOSEL_GRAY,
	_RG_LDA_VGPU11_EN,
	_RG_LDA_VGPU11_STB,
	_RG_LDALVGPU11_LOOP_SEL,
	_RG_LDALVGPU11_R2R_PDN,
	_RG_LDALVGPU11_DVS_EN,
	_RG_LDA_VGPU11_DVS_DOWN,
	_RG_LDALVGPU11_SSH,
	_RG_LDALVGPU11_SINFREQ_DISCHARGE,
	_RG_LRG_BUCK_VGPU11_CK_SW_SODE,
	_RG_LRG_BUCK_VGPU11_CK_SW_EN,
	_RG_LRG_BUCK_VGPU11_SSHUB_EN,
	_RG_LRG_BUCK_VGPU11_SSHUB_VOSEL,
	_RG_LRG_BUCK_VGPU11_SPI_EN,
	_RG_LRG_BUCK_VGPU11_SPI_VOSEL,
	_RG_LRG_BUCK_VGPU11_BT_LP_EN,
	_RG_LRG_BUCK_VGPU11_BT_LP_VOSEL,
	_RG_LRG_BUCK_VGPU11_TRACK_STALLFBYPASS,
	_RG_LBUCK_VGPU11_ELRFLEN,
	_RG_LRG_BUCK_VGPU11_VOSEL,
	_RG_LBUCK_VGPU12FANA_ID,
	_RG_LBUCK_VGPU12FDIG_ID,
	_RG_LBUCK_VGPU12FANA_MINORFREV,
	_RG_LBUCK_VGPU12FANA_MAJORFREV,
	_RG_LBUCK_VGPU12_DIG_MINORFREV,
	_RG_LBUCK_VGPU12_DIG_MAJORFREV,
	_RG_LBUCK_VGPU12_DSNFCBS,
	_RG_LBUCK_VGPU12_DSNFBIX,
	_RG_LBUCK_VGPU12_DSNFESP,
	_RG_LBUCK_VGPU12_DSNFFPI_SSHUB,
	_RG_LBUCK_VGPU12_DSNFFPI_TRACKING,
	_RG_LBUCK_VGPU12_DSNFFPI_PREOC,
	_RG_LBUCK_VGPU12_DSNFFPI_VOTER,
	_RG_LBUCK_VGPU12_DSNFFPI_ULTRASONIC,
	_RG_LBUCK_VGPU12_DSNFFPI_DLC,
	_RG_LBUCK_VGPU12_DSNFFPI_TRAP,
	_RG_LRG_BUCK_VGPU12_EN,
	_RG_LRG_BUCK_VGPU12_LP,
	_RG_LRG_BUCK_VGPU12_CON0FSET,
	_RG_LRG_BUCK_VGPU12_CON0FCLR,
	_RG_LRG_BUCK_VGPU12_VOSEL_SLEEP,
	_RG_LRG_BUCK_VGPU12_SELR2R_CTRL,
	_RG_LRG_BUCK_VGPU12_SFCHG_FRATE,
	_RG_LRG_BUCK_VGPU12_SFCHG_FEN,
	_RG_LRG_BUCK_VGPU12_SFCHG_RRATE,
	_RG_LRG_BUCK_VGPU12_SFCHG_REN,
	_RG_LRG_BUCK_VGPU12_HW0_OP_EN,
	_RG_LRG_BUCK_VGPU12_HW1_OP_EN,
	_RG_LRG_BUCK_VGPU12_HW2_OP_EN,
	_RG_LRG_BUCK_VGPU12_HW3_OP_EN,
	_RG_LRG_BUCK_VGPU12_HW4_OP_EN,
	_RG_LRG_BUCK_VGPU12_HW5_OP_EN,
	_RG_LRG_BUCK_VGPU12_HW6_OP_EN,
	_RG_LRG_BUCK_VGPU12_HW7_OP_EN,
	_RG_LRG_BUCK_VGPU12_HW8_OP_EN,
	_RG_LRG_BUCK_VGPU12_HW9_OP_EN,
	_RG_LRG_BUCK_VGPU12_HW10_OP_EN,
	_RG_LRG_BUCK_VGPU12_HW11_OP_EN,
	_RG_LRG_BUCK_VGPU12_HW12_OP_EN,
	_RG_LRG_BUCK_VGPU12_HW13_OP_EN,
	_RG_LRG_BUCK_VGPU12_HW14_OP_EN,
	_RG_LRG_BUCK_VGPU12_SW_OP_EN,
	_RG_LRG_BUCK_VGPU12_OP_ENFSET,
	_RG_LRG_BUCK_VGPU12_OP_ENFCLR,
	_RG_LRG_BUCK_VGPU12_HW0_OP_CFG,
	_RG_LRG_BUCK_VGPU12_HW1_OP_CFG,
	_RG_LRG_BUCK_VGPU12_HW2_OP_CFG,
	_RG_LRG_BUCK_VGPU12_HW3_OP_CFG,
	_RG_LRG_BUCK_VGPU12_HW4_OP_CFG,
	_RG_LRG_BUCK_VGPU12_HW5_OP_CFG,
	_RG_LRG_BUCK_VGPU12_HW6_OP_CFG,
	_RG_LRG_BUCK_VGPU12_HW7_OP_CFG,
	_RG_LRG_BUCK_VGPU12_HW8_OP_CFG,
	_RG_LRG_BUCK_VGPU12_HW9_OP_CFG,
	_RG_LRG_BUCK_VGPU12_HW10_OP_CFG,
	_RG_LRG_BUCK_VGPU12_HW11_OP_CFG,
	_RG_LRG_BUCK_VGPU12_HW12_OP_CFG,
	_RG_LRG_BUCK_VGPU12_HW13_OP_CFG,
	_RG_LRG_BUCK_VGPU12_HW14_OP_CFG,
	_RG_LRG_BUCK_VGPU12_OP_CFGFSET,
	_RG_LRG_BUCK_VGPU12_OP_CFGFCLR,
	_RG_LRG_BUCK_VGPU12_HW0_OP_SODE,
	_RG_LRG_BUCK_VGPU12_HW1_OP_SODE,
	_RG_LRG_BUCK_VGPU12_HW2_OP_SODE,
	_RG_LRG_BUCK_VGPU12_HW3_OP_SODE,
	_RG_LRG_BUCK_VGPU12_HW4_OP_SODE,
	_RG_LRG_BUCK_VGPU12_HW5_OP_SODE,
	_RG_LRG_BUCK_VGPU12_HW6_OP_SODE,
	_RG_LRG_BUCK_VGPU12_HW7_OP_SODE,
	_RG_LRG_BUCK_VGPU12_HW8_OP_SODE,
	_RG_LRG_BUCK_VGPU12_HW9_OP_SODE,
	_RG_LRG_BUCK_VGPU12_HW10_OP_SODE,
	_RG_LRG_BUCK_VGPU12_HW11_OP_SODE,
	_RG_LRG_BUCK_VGPU12_HW12_OP_SODE,
	_RG_LRG_BUCK_VGPU12_HW13_OP_SODE,
	_RG_LRG_BUCK_VGPU12_HW14_OP_SODE,
	_RG_LRG_BUCK_VGPU12_OP_SODEFSET,
	_RG_LRG_BUCK_VGPU12_OP_SODEFCLR,
	_RG_LDA_VGPU12_VOSEL,
	_RG_LDA_VGPU12_VOSEL_GRAY,
	_RG_LDA_VGPU12_EN,
	_RG_LDA_VGPU12_STB,
	_RG_LDALVGPU12_LOOP_SEL,
	_RG_LDALVGPU12_R2R_PDN,
	_RG_LDALVGPU12_DVS_EN,
	_RG_LDA_VGPU12_DVS_DOWN,
	_RG_LDALVGPU12_SSH,
	_RG_LDALVGPU12_SINFREQ_DISCHARGE,
	_RG_LRG_BUCK_VGPU12FCK_SW_SODE,
	_RG_LRG_BUCK_VGPU12FCK_SW_EN,
	_RG_LBUCK_VGPU12_ELRFLEN,
	_RG_LRG_BUCK_VGPU12_VOSEL,
	_RG_LBUCK_VMODEM_ANA_ID,
	_RG_LBUCK_VMODEM_DIG_ID,
	_RG_LBUCK_VMODEM_ANA_MINORFREV,
	_RG_LBUCK_VMODEM_ANA_MAJORFREV,
	_RG_LBUCK_VMODEM_DIG_MINORFREV,
	_RG_LBUCK_VMODEM_DIG_MAJORFREV,
	_RG_LBUCK_VMODEM_DSNFCBS,
	_RG_LBUCK_VMODEM_DSNFBIX,
	_RG_LBUCK_VMODEM_DSNFESP,
	_RG_LBUCK_VMODEM_DSNFFPI_SSHUB,
	_RG_LBUCK_VMODEM_DSNFFPI_TRACKING,
	_RG_LBUCK_VMODEM_DSNFFPI_PREOC,
	_RG_LBUCK_VMODEM_DSNFFPI_VOTER,
	_RG_LBUCK_VMODEM_DSNFFPI_ULTRASONIC,
	_RG_LBUCK_VMODEM_DSNFFPI_DLC,
	_RG_LBUCK_VMODEM_DSNFFPI_TRAP,
	_RG_LRG_BUCK_VMODEM_EN,
	_RG_LRG_BUCK_VMODEM_LP,
	_RG_LRG_BUCK_VMODEM_CON0FSET,
	_RG_LRG_BUCK_VMODEM_CON0FCLR,
	_RG_LRG_BUCK_VMODEM_VOSEL_SLEEP,
	_RG_LRG_BUCK_VMODEM_SELR2R_CTRL,
	_RG_LRG_BUCK_VMODEM_SFCHG_FRATE,
	_RG_LRG_BUCK_VMODEM_SFCHG_FEN,
	_RG_LRG_BUCK_VMODEM_SFCHG_RRATE,
	_RG_LRG_BUCK_VMODEM_SFCHG_REN,
	_RG_LRG_BUCK_VMODEM_HW0_OP_EN,
	_RG_LRG_BUCK_VMODEM_HW1_OP_EN,
	_RG_LRG_BUCK_VMODEM_HW2_OP_EN,
	_RG_LRG_BUCK_VMODEM_HW3_OP_EN,
	_RG_LRG_BUCK_VMODEM_HW4_OP_EN,
	_RG_LRG_BUCK_VMODEM_HW5_OP_EN,
	_RG_LRG_BUCK_VMODEM_HW6_OP_EN,
	_RG_LRG_BUCK_VMODEM_HW7_OP_EN,
	_RG_LRG_BUCK_VMODEM_HW8_OP_EN,
	_RG_LRG_BUCK_VMODEM_HW9_OP_EN,
	_RG_LRG_BUCK_VMODEM_HW10_OP_EN,
	_RG_LRG_BUCK_VMODEM_HW11_OP_EN,
	_RG_LRG_BUCK_VMODEM_HW12_OP_EN,
	_RG_LRG_BUCK_VMODEM_HW13_OP_EN,
	_RG_LRG_BUCK_VMODEM_HW14_OP_EN,
	_RG_LRG_BUCK_VMODEM_SW_OP_EN,
	_RG_LRG_BUCK_VMODEM_OP_ENFSET,
	_RG_LRG_BUCK_VMODEM_OP_ENFCLR,
	_RG_LRG_BUCK_VMODEM_HW0_OP_CFG,
	_RG_LRG_BUCK_VMODEM_HW1_OP_CFG,
	_RG_LRG_BUCK_VMODEM_HW2_OP_CFG,
	_RG_LRG_BUCK_VMODEM_HW3_OP_CFG,
	_RG_LRG_BUCK_VMODEM_HW4_OP_CFG,
	_RG_LRG_BUCK_VMODEM_HW5_OP_CFG,
	_RG_LRG_BUCK_VMODEM_HW6_OP_CFG,
	_RG_LRG_BUCK_VMODEM_HW7_OP_CFG,
	_RG_LRG_BUCK_VMODEM_HW8_OP_CFG,
	_RG_LRG_BUCK_VMODEM_HW9_OP_CFG,
	_RG_LRG_BUCK_VMODEM_HW10_OP_CFG,
	_RG_LRG_BUCK_VMODEM_HW11_OP_CFG,
	_RG_LRG_BUCK_VMODEM_HW12_OP_CFG,
	_RG_LRG_BUCK_VMODEM_HW13_OP_CFG,
	_RG_LRG_BUCK_VMODEM_HW14_OP_CFG,
	_RG_LRG_BUCK_VMODEM_OP_CFGFSET,
	_RG_LRG_BUCK_VMODEM_OP_CFGFCLR,
	_RG_LRG_BUCK_VMODEM_HW0_OP_SODE,
	_RG_LRG_BUCK_VMODEM_HW1_OP_SODE,
	_RG_LRG_BUCK_VMODEM_HW2_OP_SODE,
	_RG_LRG_BUCK_VMODEM_HW3_OP_SODE,
	_RG_LRG_BUCK_VMODEM_HW4_OP_SODE,
	_RG_LRG_BUCK_VMODEM_HW5_OP_SODE,
	_RG_LRG_BUCK_VMODEM_HW6_OP_SODE,
	_RG_LRG_BUCK_VMODEM_HW7_OP_SODE,
	_RG_LRG_BUCK_VMODEM_HW8_OP_SODE,
	_RG_LRG_BUCK_VMODEM_HW9_OP_SODE,
	_RG_LRG_BUCK_VMODEM_HW10_OP_SODE,
	_RG_LRG_BUCK_VMODEM_HW11_OP_SODE,
	_RG_LRG_BUCK_VMODEM_HW12_OP_SODE,
	_RG_LRG_BUCK_VMODEM_HW13_OP_SODE,
	_RG_LRG_BUCK_VMODEM_HW14_OP_SODE,
	_RG_LRG_BUCK_VMODEM_OP_SODEFSET,
	_RG_LRG_BUCK_VMODEM_OP_SODEFCLR,
	_RG_LDA_VMODEM_VOSEL,
	_RG_LDA_VMODEM_VOSEL_GRAY,
	_RG_LDA_VMODEM_EN,
	_RG_LDA_VMODEM_STB,
	_RG_LDALVMODEM_LOOP_SEL,
	_RG_LDALVMODEM_R2R_PDN,
	_RG_LDALVMODEM_DVS_EN,
	_RG_LDA_VMODEM_DVS_DOWN,
	_RG_LDALVMODEM_SSH,
	_RG_LDALVMODEM_SINFREQ_DISCHARGE,
	_RG_LRG_BUCK_VMODEM_CK_SW_SODE,
	_RG_LRG_BUCK_VMODEM_CK_SW_EN,
	_RG_LRG_BUCK_VMODEM_TRACK_STALLFBYPASS,
	_RG_LBUCK_VMODEM_ELRFLEN,
	_RG_LRG_BUCK_VMODEM_VOSEL,
	_RG_LBUCK_VPROC1_ANA_ID,
	_RG_LBUCK_VPROC1_DIG_ID,
	_RG_LBUCK_VPROC1_ANA_MINORFREV,
	_RG_LBUCK_VPROC1_ANA_MAJORFREV,
	_RG_LBUCK_VPROC1_DIG_MINORFREV,
	_RG_LBUCK_VPROC1_DIG_MAJORFREV,
	_RG_LBUCK_VPROC1_DSNFCBS,
	_RG_LBUCK_VPROC1_DSNFBIX,
	_RG_LBUCK_VPROC1_DSNFESP,
	_RG_LBUCK_VPROC1_DSNFFPI_SSHUB,
	_RG_LBUCK_VPROC1_DSNFFPI_TRACKING,
	_RG_LBUCK_VPROC1_DSNFFPI_PREOC,
	_RG_LBUCK_VPROC1_DSNFFPI_VOTER,
	_RG_LBUCK_VPROC1_DSNFFPI_ULTRASONIC,
	_RG_LBUCK_VPROC1_DSNFFPI_DLC,
	_RG_LBUCK_VPROC1_DSNFFPI_TRAP,
	_RG_LRG_BUCK_VPROC1_EN,
	_RG_LRG_BUCK_VPROC1_LP,
	_RG_LRG_BUCK_VPROC1_CON0FSET,
	_RG_LRG_BUCK_VPROC1_CON0FCLR,
	_RG_LRG_BUCK_VPROC1_VOSEL_SLEEP,
	_RG_LRG_BUCK_VPROC1_SELR2R_CTRL,
	_RG_LRG_BUCK_VPROC1_SFCHG_FRATE,
	_RG_LRG_BUCK_VPROC1_SFCHG_FEN,
	_RG_LRG_BUCK_VPROC1_SFCHG_RRATE,
	_RG_LRG_BUCK_VPROC1_SFCHG_REN,
	_RG_LRG_BUCK_VPROC1_HW0_OP_EN,
	_RG_LRG_BUCK_VPROC1_HW1_OP_EN,
	_RG_LRG_BUCK_VPROC1_HW2_OP_EN,
	_RG_LRG_BUCK_VPROC1_HW3_OP_EN,
	_RG_LRG_BUCK_VPROC1_HW4_OP_EN,
	_RG_LRG_BUCK_VPROC1_HW5_OP_EN,
	_RG_LRG_BUCK_VPROC1_HW6_OP_EN,
	_RG_LRG_BUCK_VPROC1_HW7_OP_EN,
	_RG_LRG_BUCK_VPROC1_HW8_OP_EN,
	_RG_LRG_BUCK_VPROC1_HW9_OP_EN,
	_RG_LRG_BUCK_VPROC1_HW10_OP_EN,
	_RG_LRG_BUCK_VPROC1_HW11_OP_EN,
	_RG_LRG_BUCK_VPROC1_HW12_OP_EN,
	_RG_LRG_BUCK_VPROC1_HW13_OP_EN,
	_RG_LRG_BUCK_VPROC1_HW14_OP_EN,
	_RG_LRG_BUCK_VPROC1_SW_OP_EN,
	_RG_LRG_BUCK_VPROC1_OP_ENFSET,
	_RG_LRG_BUCK_VPROC1_OP_ENFCLR,
	_RG_LRG_BUCK_VPROC1_HW0_OP_CFG,
	_RG_LRG_BUCK_VPROC1_HW1_OP_CFG,
	_RG_LRG_BUCK_VPROC1_HW2_OP_CFG,
	_RG_LRG_BUCK_VPROC1_HW3_OP_CFG,
	_RG_LRG_BUCK_VPROC1_HW4_OP_CFG,
	_RG_LRG_BUCK_VPROC1_HW5_OP_CFG,
	_RG_LRG_BUCK_VPROC1_HW6_OP_CFG,
	_RG_LRG_BUCK_VPROC1_HW7_OP_CFG,
	_RG_LRG_BUCK_VPROC1_HW8_OP_CFG,
	_RG_LRG_BUCK_VPROC1_HW9_OP_CFG,
	_RG_LRG_BUCK_VPROC1_HW10_OP_CFG,
	_RG_LRG_BUCK_VPROC1_HW11_OP_CFG,
	_RG_LRG_BUCK_VPROC1_HW12_OP_CFG,
	_RG_LRG_BUCK_VPROC1_HW13_OP_CFG,
	_RG_LRG_BUCK_VPROC1_HW14_OP_CFG,
	_RG_LRG_BUCK_VPROC1_OP_CFGFSET,
	_RG_LRG_BUCK_VPROC1_OP_CFGFCLR,
	_RG_LRG_BUCK_VPROC1_HW0_OP_SODE,
	_RG_LRG_BUCK_VPROC1_HW1_OP_SODE,
	_RG_LRG_BUCK_VPROC1_HW2_OP_SODE,
	_RG_LRG_BUCK_VPROC1_HW3_OP_SODE,
	_RG_LRG_BUCK_VPROC1_HW4_OP_SODE,
	_RG_LRG_BUCK_VPROC1_HW5_OP_SODE,
	_RG_LRG_BUCK_VPROC1_HW6_OP_SODE,
	_RG_LRG_BUCK_VPROC1_HW7_OP_SODE,
	_RG_LRG_BUCK_VPROC1_HW8_OP_SODE,
	_RG_LRG_BUCK_VPROC1_HW9_OP_SODE,
	_RG_LRG_BUCK_VPROC1_HW10_OP_SODE,
	_RG_LRG_BUCK_VPROC1_HW11_OP_SODE,
	_RG_LRG_BUCK_VPROC1_HW12_OP_SODE,
	_RG_LRG_BUCK_VPROC1_HW13_OP_SODE,
	_RG_LRG_BUCK_VPROC1_HW14_OP_SODE,
	_RG_LRG_BUCK_VPROC1_OP_SODEFSET,
	_RG_LRG_BUCK_VPROC1_OP_SODEFCLR,
	_RG_LDA_VPROC1_VOSEL,
	_RG_LDA_VPROC1_VOSEL_GRAY,
	_RG_LDA_VPROC1_EN,
	_RG_LDA_VPROC1_STB,
	_RG_LDALVPROC1_LOOP_SEL,
	_RG_LDALVPROC1_R2R_PDN,
	_RG_LDALVPROC1_DVS_EN,
	_RG_LDALVPROC1_DVS_DOWN,
	_RG_LDALVPROC1_SSH,
	_RG_LDALVPROC1_SINFREQ_DISCHARGE,
	_RG_LRG_BUCK_VPROC1_CK_SW_SODE,
	_RG_LRG_BUCK_VPROC1_CK_SW_EN,
	_RG_LRG_BUCK_VPROC1_TRACK_STALLFBYPASS,
	_RG_LBUCK_VPROC1_ELRFLEN,
	_RG_LRG_BUCK_VPROC1_VOSEL,
	_RG_LBUCK_VPROC2FANA_ID,
	_RG_LBUCK_VPROC2FDIG_ID,
	_RG_LBUCK_VPROC2FANA_MINORFREV,
	_RG_LBUCK_VPROC2FANA_MAJORFREV,
	_RG_LBUCK_VPROC2_DIG_MINORFREV,
	_RG_LBUCK_VPROC2_DIG_MAJORFREV,
	_RG_LBUCK_VPROC2_DSNFCBS,
	_RG_LBUCK_VPROC2_DSNFBIX,
	_RG_LBUCK_VPROC2_DSNFESP,
	_RG_LBUCK_VPROC2_DSNFFPI_SSHUB,
	_RG_LBUCK_VPROC2_DSNFFPI_TRACKING,
	_RG_LBUCK_VPROC2_DSNFFPI_PREOC,
	_RG_LBUCK_VPROC2_DSNFFPI_VOTER,
	_RG_LBUCK_VPROC2_DSNFFPI_ULTRASONIC,
	_RG_LBUCK_VPROC2_DSNFFPI_DLC,
	_RG_LBUCK_VPROC2_DSNFFPI_TRAP,
	_RG_LRG_BUCK_VPROC2_EN,
	_RG_LRG_BUCK_VPROC2_LP,
	_RG_LRG_BUCK_VPROC2_CON0FSET,
	_RG_LRG_BUCK_VPROC2_CON0FCLR,
	_RG_LRG_BUCK_VPROC2_VOSEL_SLEEP,
	_RG_LRG_BUCK_VPROC2_SELR2R_CTRL,
	_RG_LRG_BUCK_VPROC2_SFCHG_FRATE,
	_RG_LRG_BUCK_VPROC2_SFCHG_FEN,
	_RG_LRG_BUCK_VPROC2_SFCHG_RRATE,
	_RG_LRG_BUCK_VPROC2_SFCHG_REN,
	_RG_LRG_BUCK_VPROC2_HW0_OP_EN,
	_RG_LRG_BUCK_VPROC2_HW1_OP_EN,
	_RG_LRG_BUCK_VPROC2_HW2_OP_EN,
	_RG_LRG_BUCK_VPROC2_HW3_OP_EN,
	_RG_LRG_BUCK_VPROC2_HW4_OP_EN,
	_RG_LRG_BUCK_VPROC2_HW5_OP_EN,
	_RG_LRG_BUCK_VPROC2_HW6_OP_EN,
	_RG_LRG_BUCK_VPROC2_HW7_OP_EN,
	_RG_LRG_BUCK_VPROC2_HW8_OP_EN,
	_RG_LRG_BUCK_VPROC2_HW9_OP_EN,
	_RG_LRG_BUCK_VPROC2_HW10_OP_EN,
	_RG_LRG_BUCK_VPROC2_HW11_OP_EN,
	_RG_LRG_BUCK_VPROC2_HW12_OP_EN,
	_RG_LRG_BUCK_VPROC2_HW13_OP_EN,
	_RG_LRG_BUCK_VPROC2_HW14_OP_EN,
	_RG_LRG_BUCK_VPROC2_SW_OP_EN,
	_RG_LRG_BUCK_VPROC2_OP_ENFSET,
	_RG_LRG_BUCK_VPROC2_OP_ENFCLR,
	_RG_LRG_BUCK_VPROC2_HW0_OP_CFG,
	_RG_LRG_BUCK_VPROC2_HW1_OP_CFG,
	_RG_LRG_BUCK_VPROC2_HW2_OP_CFG,
	_RG_LRG_BUCK_VPROC2_HW3_OP_CFG,
	_RG_LRG_BUCK_VPROC2_HW4_OP_CFG,
	_RG_LRG_BUCK_VPROC2_HW5_OP_CFG,
	_RG_LRG_BUCK_VPROC2_HW6_OP_CFG,
	_RG_LRG_BUCK_VPROC2_HW7_OP_CFG,
	_RG_LRG_BUCK_VPROC2_HW8_OP_CFG,
	_RG_LRG_BUCK_VPROC2_HW9_OP_CFG,
	_RG_LRG_BUCK_VPROC2_HW10_OP_CFG,
	_RG_LRG_BUCK_VPROC2_HW11_OP_CFG,
	_RG_LRG_BUCK_VPROC2_HW12_OP_CFG,
	_RG_LRG_BUCK_VPROC2_HW13_OP_CFG,
	_RG_LRG_BUCK_VPROC2_HW14_OP_CFG,
	_RG_LRG_BUCK_VPROC2_OP_CFGFSET,
	_RG_LRG_BUCK_VPROC2_OP_CFGFCLR,
	_RG_LRG_BUCK_VPROC2_HW0_OP_SODE,
	_RG_LRG_BUCK_VPROC2_HW1_OP_SODE,
	_RG_LRG_BUCK_VPROC2_HW2_OP_SODE,
	_RG_LRG_BUCK_VPROC2_HW3_OP_SODE,
	_RG_LRG_BUCK_VPROC2_HW4_OP_SODE,
	_RG_LRG_BUCK_VPROC2_HW5_OP_SODE,
	_RG_LRG_BUCK_VPROC2_HW6_OP_SODE,
	_RG_LRG_BUCK_VPROC2_HW7_OP_SODE,
	_RG_LRG_BUCK_VPROC2_HW8_OP_SODE,
	_RG_LRG_BUCK_VPROC2_HW9_OP_SODE,
	_RG_LRG_BUCK_VPROC2_HW10_OP_SODE,
	_RG_LRG_BUCK_VPROC2_HW11_OP_SODE,
	_RG_LRG_BUCK_VPROC2_HW12_OP_SODE,
	_RG_LRG_BUCK_VPROC2_HW13_OP_SODE,
	_RG_LRG_BUCK_VPROC2_HW14_OP_SODE,
	_RG_LRG_BUCK_VPROC2_OP_SODEFSET,
	_RG_LRG_BUCK_VPROC2_OP_SODEFCLR,
	_RG_LDA_VPROC2_VOSEL,
	_RG_LDA_VPROC2_VOSEL_GRAY,
	_RG_LDA_VPROC2_EN,
	_RG_LDA_VPROC2_STB,
	_RG_LDALVPROC2_LOOP_SEL,
	_RG_LDALVPROC2_R2R_PDN,
	_RG_LDALVPROC2_DVS_EN,
	_RG_LDA_VPROC2_DVS_DOWN,
	_RG_LDALVPROC2_SSH,
	_RG_LDALVPROC2_SINFREQ_DISCHARGE,
	_RG_LRG_BUCK_VPROC2FCK_SW_SODE,
	_RG_LRG_BUCK_VPROC2FCK_SW_EN,
	_RG_LRG_BUCK_VPROC2_TRACK_EN,
	_RG_LRG_BUCK_VPROC2_TRACK_SODE,
	_RG_LRG_BUCK_VPROC2FVOSEL_DELTA,
	_RG_LRG_BUCK_VPROC2FVOSEL_OFFSET,
	_RG_LRG_BUCK_VPROC2FVOSEL_LB,
	_RG_LRG_BUCK_VPROC2FVOSEL_HB,
	_RG_LRG_BUCK_VPROC2FTRACK_STALLFBYPASS,
	_RG_LBUCK_VPROC2_ELRFLEN,
	_RG_LRG_BUCK_VPROC2_VOSEL,
	_RG_LBUCK_VS1_ANA_ID,
	_RG_LBUCK_VS1_DIG_ID,
	_RG_LBUCK_VS1_ANA_MINORFREV,
	_RG_LBUCK_VS1_ANA_MAJORFREV,
	_RG_LBUCK_VS1_DIG_MINORFREV,
	_RG_LBUCK_VS1_DIG_MAJORFREV,
	_RG_LBUCK_VS1_DSNFCBS,
	_RG_LBUCK_VS1_DSNFBIX,
	_RG_LBUCK_VS1_DSNFESP,
	_RG_LBUCK_VS1_DSNFFPI_SSHUB,
	_RG_LBUCK_VS1_DSNFFPI_TRACKING,
	_RG_LBUCK_VS1_DSNFFPI_PREOC,
	_RG_LBUCK_VS1_DSNFFPI_VOTER,
	_RG_LBUCK_VS1_DSNFFPI_ULTRASONIC,
	_RG_LBUCK_VS1_DSNFFPI_DLC,
	_RG_LBUCK_VS1_DSNFFPI_TRAP,
	_RG_LRG_BUCK_VS1_EN,
	_RG_LRG_BUCK_VS1_LP,
	_RG_LRG_BUCK_VS1_CON0FSET,
	_RG_LRG_BUCK_VS1_CON0FCLR,
	_RG_LRG_BUCK_VS1_VOSEL_SLEEP,
	_RG_LRG_BUCK_VS1_SELR2R_CTRL,
	_RG_LRG_BUCK_VS1_SFCHG_FRATE,
	_RG_LRG_BUCK_VS1_SFCHG_FEN,
	_RG_LRG_BUCK_VS1_SFCHG_RRATE,
	_RG_LRG_BUCK_VS1_SFCHG_REN,
	_RG_LRG_BUCK_VS1_HW0_OP_EN,
	_RG_LRG_BUCK_VS1_HW1_OP_EN,
	_RG_LRG_BUCK_VS1_HW2_OP_EN,
	_RG_LRG_BUCK_VS1_HW3_OP_EN,
	_RG_LRG_BUCK_VS1_HW4_OP_EN,
	_RG_LRG_BUCK_VS1_HW5_OP_EN,
	_RG_LRG_BUCK_VS1_HW6_OP_EN,
	_RG_LRG_BUCK_VS1_HW7_OP_EN,
	_RG_LRG_BUCK_VS1_HW8_OP_EN,
	_RG_LRG_BUCK_VS1_HW9_OP_EN,
	_RG_LRG_BUCK_VS1_HW10_OP_EN,
	_RG_LRG_BUCK_VS1_HW11_OP_EN,
	_RG_LRG_BUCK_VS1_HW12_OP_EN,
	_RG_LRG_BUCK_VS1_HW13_OP_EN,
	_RG_LRG_BUCK_VS1_HW14_OP_EN,
	_RG_LRG_BUCK_VS1_SW_OP_EN,
	_RG_LRG_BUCK_VS1_OP_ENFSET,
	_RG_LRG_BUCK_VS1_OP_ENFCLR,
	_RG_LRG_BUCK_VS1_HW0_OP_CFG,
	_RG_LRG_BUCK_VS1_HW1_OP_CFG,
	_RG_LRG_BUCK_VS1_HW2_OP_CFG,
	_RG_LRG_BUCK_VS1_HW3_OP_CFG,
	_RG_LRG_BUCK_VS1_HW4_OP_CFG,
	_RG_LRG_BUCK_VS1_HW5_OP_CFG,
	_RG_LRG_BUCK_VS1_HW6_OP_CFG,
	_RG_LRG_BUCK_VS1_HW7_OP_CFG,
	_RG_LRG_BUCK_VS1_HW8_OP_CFG,
	_RG_LRG_BUCK_VS1_HW9_OP_CFG,
	_RG_LRG_BUCK_VS1_HW10_OP_CFG,
	_RG_LRG_BUCK_VS1_HW11_OP_CFG,
	_RG_LRG_BUCK_VS1_HW12_OP_CFG,
	_RG_LRG_BUCK_VS1_HW13_OP_CFG,
	_RG_LRG_BUCK_VS1_HW14_OP_CFG,
	_RG_LRG_BUCK_VS1_OP_CFGFSET,
	_RG_LRG_BUCK_VS1_OP_CFGFCLR,
	_RG_LRG_BUCK_VS1_HW0_OP_SODE,
	_RG_LRG_BUCK_VS1_HW1_OP_SODE,
	_RG_LRG_BUCK_VS1_HW2_OP_SODE,
	_RG_LRG_BUCK_VS1_HW3_OP_SODE,
	_RG_LRG_BUCK_VS1_HW4_OP_SODE,
	_RG_LRG_BUCK_VS1_HW5_OP_SODE,
	_RG_LRG_BUCK_VS1_HW6_OP_SODE,
	_RG_LRG_BUCK_VS1_HW7_OP_SODE,
	_RG_LRG_BUCK_VS1_HW8_OP_SODE,
	_RG_LRG_BUCK_VS1_HW9_OP_SODE,
	_RG_LRG_BUCK_VS1_HW10_OP_SODE,
	_RG_LRG_BUCK_VS1_HW11_OP_SODE,
	_RG_LRG_BUCK_VS1_HW12_OP_SODE,
	_RG_LRG_BUCK_VS1_HW13_OP_SODE,
	_RG_LRG_BUCK_VS1_HW14_OP_SODE,
	_RG_LRG_BUCK_VS1_OP_SODEFSET,
	_RG_LRG_BUCK_VS1_OP_SODEFCLR,
	_RG_LDA_VS1_VOSEL,
	_RG_LDA_VS1_VOSEL_GRAY,
	_RG_LDA_VS1_EN,
	_RG_LDA_VS1_STB,
	_RG_LDALVS1_LOOP_SEL,
	_RG_LDALVS1_R2R_PDN,
	_RG_LDALVS1_DVS_EN,
	_RG_LDALVS1_DVS_DOWN,
	_RG_LDALVS1_SSH,
	_RG_LDALVS1_SINFREQ_DISCHARGE,
	_RG_LRG_BUCK_VS1_CK_SW_SODE,
	_RG_LRG_BUCK_VS1_CK_SW_EN,
	_RG_LRG_BUCK_VS1_VOTER_EN,
	_RG_LRG_BUCK_VS1_VOTER_ENFSET,
	_RG_LRG_BUCK_VS1_VOTER_ENFCLR,
	_RG_LRG_BUCK_VS1_VOTER_VOSEL,
	_RG_LBUCK_VS1_ELRFLEN,
	_RG_LRG_BUCK_VS1_VOSEL,
	_RG_LBUCK_VS2FANA_ID,
	_RG_LBUCK_VS2FDIG_ID,
	_RG_LBUCK_VS2FANA_MINORFREV,
	_RG_LBUCK_VS2FANA_MAJORFREV,
	_RG_LBUCK_VS2_DIG_MINORFREV,
	_RG_LBUCK_VS2_DIG_MAJORFREV,
	_RG_LBUCK_VS2_DSNFCBS,
	_RG_LBUCK_VS2_DSNFBIX,
	_RG_LBUCK_VS2_DSNFESP,
	_RG_LBUCK_VS2_DSNFFPI_SSHUB,
	_RG_LBUCK_VS2_DSNFFPI_TRACKING,
	_RG_LBUCK_VS2_DSNFFPI_PREOC,
	_RG_LBUCK_VS2_DSNFFPI_VOTER,
	_RG_LBUCK_VS2_DSNFFPI_ULTRASONIC,
	_RG_LBUCK_VS2_DSNFFPI_DLC,
	_RG_LBUCK_VS2_DSNFFPI_TRAP,
	_RG_LRG_BUCK_VS2_EN,
	_RG_LRG_BUCK_VS2_LP,
	_RG_LRG_BUCK_VS2_CON0FSET,
	_RG_LRG_BUCK_VS2_CON0FCLR,
	_RG_LRG_BUCK_VS2_VOSEL_SLEEP,
	_RG_LRG_BUCK_VS2_SELR2R_CTRL,
	_RG_LRG_BUCK_VS2_SFCHG_FRATE,
	_RG_LRG_BUCK_VS2_SFCHG_FEN,
	_RG_LRG_BUCK_VS2_SFCHG_RRATE,
	_RG_LRG_BUCK_VS2_SFCHG_REN,
	_RG_LRG_BUCK_VS2_HW0_OP_EN,
	_RG_LRG_BUCK_VS2_HW1_OP_EN,
	_RG_LRG_BUCK_VS2_HW2_OP_EN,
	_RG_LRG_BUCK_VS2_HW3_OP_EN,
	_RG_LRG_BUCK_VS2_HW4_OP_EN,
	_RG_LRG_BUCK_VS2_HW5_OP_EN,
	_RG_LRG_BUCK_VS2_HW6_OP_EN,
	_RG_LRG_BUCK_VS2_HW7_OP_EN,
	_RG_LRG_BUCK_VS2_HW8_OP_EN,
	_RG_LRG_BUCK_VS2_HW9_OP_EN,
	_RG_LRG_BUCK_VS2_HW10_OP_EN,
	_RG_LRG_BUCK_VS2_HW11_OP_EN,
	_RG_LRG_BUCK_VS2_HW12_OP_EN,
	_RG_LRG_BUCK_VS2_HW13_OP_EN,
	_RG_LRG_BUCK_VS2_HW14_OP_EN,
	_RG_LRG_BUCK_VS2_SW_OP_EN,
	_RG_LRG_BUCK_VS2_OP_ENFSET,
	_RG_LRG_BUCK_VS2_OP_ENFCLR,
	_RG_LRG_BUCK_VS2_HW0_OP_CFG,
	_RG_LRG_BUCK_VS2_HW1_OP_CFG,
	_RG_LRG_BUCK_VS2_HW2_OP_CFG,
	_RG_LRG_BUCK_VS2_HW3_OP_CFG,
	_RG_LRG_BUCK_VS2_HW4_OP_CFG,
	_RG_LRG_BUCK_VS2_HW5_OP_CFG,
	_RG_LRG_BUCK_VS2_HW6_OP_CFG,
	_RG_LRG_BUCK_VS2_HW7_OP_CFG,
	_RG_LRG_BUCK_VS2_HW8_OP_CFG,
	_RG_LRG_BUCK_VS2_HW9_OP_CFG,
	_RG_LRG_BUCK_VS2_HW10_OP_CFG,
	_RG_LRG_BUCK_VS2_HW11_OP_CFG,
	_RG_LRG_BUCK_VS2_HW12_OP_CFG,
	_RG_LRG_BUCK_VS2_HW13_OP_CFG,
	_RG_LRG_BUCK_VS2_HW14_OP_CFG,
	_RG_LRG_BUCK_VS2_OP_CFGFSET,
	_RG_LRG_BUCK_VS2_OP_CFGFCLR,
	_RG_LRG_BUCK_VS2_HW0_OP_SODE,
	_RG_LRG_BUCK_VS2_HW1_OP_SODE,
	_RG_LRG_BUCK_VS2_HW2_OP_SODE,
	_RG_LRG_BUCK_VS2_HW3_OP_SODE,
	_RG_LRG_BUCK_VS2_HW4_OP_SODE,
	_RG_LRG_BUCK_VS2_HW5_OP_SODE,
	_RG_LRG_BUCK_VS2_HW6_OP_SODE,
	_RG_LRG_BUCK_VS2_HW7_OP_SODE,
	_RG_LRG_BUCK_VS2_HW8_OP_SODE,
	_RG_LRG_BUCK_VS2_HW9_OP_SODE,
	_RG_LRG_BUCK_VS2_HW10_OP_SODE,
	_RG_LRG_BUCK_VS2_HW11_OP_SODE,
	_RG_LRG_BUCK_VS2_HW12_OP_SODE,
	_RG_LRG_BUCK_VS2_HW13_OP_SODE,
	_RG_LRG_BUCK_VS2_HW14_OP_SODE,
	_RG_LRG_BUCK_VS2_OP_SODEFSET,
	_RG_LRG_BUCK_VS2_OP_SODEFCLR,
	_RG_LDA_VS2_VOSEL,
	_RG_LDA_VS2_VOSEL_GRAY,
	_RG_LDA_VS2_EN,
	_RG_LDA_VS2_STB,
	_RG_LDALVS2_LOOP_SEL,
	_RG_LDALVS2_R2R_PDN,
	_RG_LDALVS2_DVS_EN,
	_RG_LDA_VS2_DVS_DOWN,
	_RG_LDALVS2_SSH,
	_RG_LDALVS2_SINFREQ_DISCHARGE,
	_RG_LRG_BUCK_VS2FCK_SW_SODE,
	_RG_LRG_BUCK_VS2FCK_SW_EN,
	_RG_LRG_BUCK_VS2_VOTER_EN,
	_RG_LRG_BUCK_VS2_VOTER_ENFSET,
	_RG_LRG_BUCK_VS2_VOTER_ENFCLR,
	_RG_LRG_BUCK_VS2_VOTER_VOSEL,
	_RG_LBUCK_VS2_ELRFLEN,
	_RG_LRG_BUCK_VS2_VOSEL,
	_RG_LBUCK_VPA_ANA_ID,
	_RG_LBUCK_VPAFDIG_ID,
	_RG_LBUCK_VPAFANA_MINORFREV,
	_RG_LBUCK_VPAFANA_MAJORFREV,
	_RG_LBUCK_VPA_DIG_MINORFREV,
	_RG_LBUCK_VPA_DIG_MAJORFREV,
	_RG_LBUCK_VPA_DSNFCBS,
	_RG_LBUCK_VPA_DSNFBIX,
	_RG_LBUCK_VPA_DSNFESP,
	_RG_LBUCK_VPA_DSNFFPI_SSHUB,
	_RG_LBUCK_VPA_DSNFFPI_TRACKING,
	_RG_LBUCK_VPA_DSNFFPI_PREOC,
	_RG_LBUCK_VPA_DSNFFPI_VOTER,
	_RG_LBUCK_VPA_DSNFFPI_ULTRASONIC,
	_RG_LBUCK_VPA_DSNFFPI_DLC,
	_RG_LBUCK_VPA_DSNFFPI_TRAP,
	_RG_LRG_BUCK_VPA_EN,
	_RG_LRG_BUCK_VPA_LP,
	_RG_LRG_BUCK_VPA_CON0FSET,
	_RG_LRG_BUCK_VPA_CON0FCLR,
	_RG_LRG_BUCK_VPA_VOSEL,
	_RG_LRG_BUCK_VPA_SFCHG_FRATE,
	_RG_LRG_BUCK_VPA_SFCHG_FEN,
	_RG_LRG_BUCK_VPA_SFCHG_RRATE,
	_RG_LRG_BUCK_VPA_SFCHG_REN,
	_RG_LRG_BUCK_VPA_DVS_DOWN_CTRL,
	_RG_LDALVPA_VOSEL,
	_RG_LDA_VPA_VOSEL_GRAY,
	_RG_LDA_VPA_EN,
	_RG_LDA_VPA_STB,
	_RG_LDALVPA_DVS_TRANST,
	_RG_LDALVPA_DVS_BW,
	_RG_LDALVPA_DVS_DOWN,
	_RG_LDALVPA_SINFREQ_DISCHARGE,
	_RG_LRG_BUCK_VPAFCK_SW_SODE,
	_RG_LRG_BUCK_VPAFCK_SW_EN,
	_RG_LRG_BUCK_VPA_VOSEL_DLC011,
	_RG_LRG_BUCK_VPA_VOSEL_DLC111,
	_RG_LRG_BUCK_VPA_VOSEL_DLC001,
	_RG_LRG_BUCK_VPA_DLC_MAP_EN,
	_RG_LRG_BUCK_VPA_DLC,
	_RG_LDALVPA_DLC,
	_RG_LRG_BUCK_VPA_MSFGFEN,
	_RG_LRG_BUCK_VPA_MSFGFRDELTA2GO,
	_RG_LRG_BUCK_VPA_MSFGFFDELTA2GO,
	_RG_LRG_BUCK_VPA_MSFGFRRATE0,
	_RG_LRG_BUCK_VPA_MSFGFRRATE1,
	_RG_LRG_BUCK_VPA_MSFGFRRATE2,
	_RG_LRG_BUCK_VPA_MSFGFRRATE3,
	_RG_LRG_BUCK_VPA_MSFGFRRATE4,
	_RG_LRG_BUCK_VPA_MSFGFRRATE5,
	_RG_LRG_BUCK_VPA_MSFGFRTHD0,
	_RG_LRG_BUCK_VPA_MSFGFRTHD1,
	_RG_LRG_BUCK_VPA_MSFGFRTHD2,
	_RG_LRG_BUCK_VPA_MSFGFRTHD3,
	_RG_LRG_BUCK_VPA_MSFGFRTHD4,
	_RG_LRG_BUCK_VPA_MSFGFFRATE0,
	_RG_LRG_BUCK_VPA_MSFGFFRATE1,
	_RG_LRG_BUCK_VPA_MSFGFFRATE2,
	_RG_LRG_BUCK_VPA_MSFGFFRATE3,
	_RG_LRG_BUCK_VPA_MSFGFFRATE4,
	_RG_LRG_BUCK_VPA_MSFGFFRATE5,
	_RG_LRG_BUCK_VPA_MSFGFFTHD0,
	_RG_LRG_BUCK_VPA_MSFGFFTHD1,
	_RG_LRG_BUCK_VPA_MSFGFFTHD2,
	_RG_LRG_BUCK_VPA_MSFGFFTHD3,
	_RG_LRG_BUCK_VPA_MSFGFFTHD4,
	_RG_LBUCK_ANA0_ANA_ID,
	_RG_LBUCK_ANA0_DIG_ID,
	_RG_LBUCK_ANA0_ANA_MINORFREV,
	_RG_LBUCK_ANA0_ANA_MAJORFREV,
	_RG_LBUCK_ANA0_DIG_MINORFREV,
	_RG_LBUCK_ANA0_DIG_MAJORFREV,
	_RG_LBUCK_ANA0_DSNFCBS,
	_RG_LBUCK_ANA0_DSNFBIX,
	_RG_LBUCK_ANA0_DSNFESP,
	_RG_LBUCK_ANA0_DSNFFPI,
	_RG_LRG_SMPS_TESTSODEFB,
	_RG_LRG_AUTOKFRST,
	_RG_LRG_SMPS_DISAUTOK,
	_RG_LRG_VGPU11_NDISFEN,
	_RG_LRG_VGPU11_PWMFRSTRAMPFEN,
	_RG_LRG_VGPU11_SLEEP_TIME,
	_RG_LRG_VGPU11_LOOPSEL_DIS,
	_RG_LRG_VGPU11_TB_DIS,
	_RG_LRG_VGPU11_TB_PFM_OFF,
	_RG_LRG_VGPU11_DUMMY_LOADFEN,
	_RG_LRG_VGPU11_TB_VREFSEL,
	_RG_LRG_VGPU11_TONFEXTENDFEN,
	_RG_LRG_VGPU11_URTFEN,
	_RG_LRG_VGPU11_OVPFEN,
	_RG_LRG_VGPU11_OVPFVREFSEL,
	_RG_LRG_VGPU11_RAMPFAC,
	_RG_LRG_VGPU11_OCP,
	_RG_LRG_VGPU11_OCN,
	_RG_LRG_VGPU11_FUGON,
	_RG_LRG_VGPU11_FLGON,
	_RG_LRG_VGPU11_PFM_PEAK,
	_RG_LRG_VGPU11_SONIC_PFM_PEAK,
	_RG_LRG_VGPU11_VDIFF_GROUNDSEL,
	_RG_LRG_VGPU11_UG_SR,
	_RG_LRG_VGPU11_LG_SR,
	_RG_LRG_VGPU11_FCCM,
	_RG_LRG_VGPU11_RETENTION_EN,
	_RG_LRG_VGPU11_NONAUDIBLE_EN,
	_RG_LRG_VGPU11_RSVH,
	_RG_LRG_VGPU11_RSVL,
	_RG_LRGSFVGPU11_OC_STATUS,
	_RG_LRGSFVGPU11_DIG_MON,
	_RG_LRG_VGPU11_DIGMON_SEL,
	_RG_LRG_VGPU11_VBAT_LOW_DIS,
	_RG_LRG_VGPU11_VBAT_HI_DIS,
	_RG_LRG_VGPU11_VOUT_HI_DIS,
	_RG_LRG_VGPU11_RCB,
	_RG_LRG_VGPU11_VDIFF_OFF,
	_RG_LRG_VGPU11_VDIFFCAP_EN,
	_RG_LRG_VGPU11_DACFVREF_1P1V_EN,
	_RG_LRG_VGPU11_DACFVREF_1P2V_EN,
	_RG_LRG_VGPU12_NDISFEN,
	_RG_LRG_VGPU12_PWMFRSTRAMPFEN,
	_RG_LRG_VGPU12_SLEEP_TIME,
	_RG_LRG_VGPU12_LOOPSEL_DIS,
	_RG_LRG_VGPU12_TB_DIS,
	_RG_LRG_VGPU12_TB_PFM_OFF,
	_RG_LRG_VGPU12_TB_VREFSEL,
	_RG_LRG_VGPU12_TONFEXTENDFEN,
	_RG_LRG_VGPU12_URTFEN,
	_RG_LRG_VGPU12_DUMMY_LOADFEN,
	_RG_LRG_VGPU12_OVPFEN,
	_RG_LRG_VGPU12_OVPFVREFSEL,
	_RG_LRG_VGPU12_RAMPFAC,
	_RG_LRG_VGPU12_OCP,
	_RG_LRG_VGPU12_OCN,
	_RG_LRG_VGPU12_PFM_PEAK,
	_RG_LRG_VGPU12_SONIC_PFM_PEAK,
	_RG_LRG_VGPU12_FLGON,
	_RG_LRG_VGPU12_FUGON,
	_RG_LRG_VGPU12_VDIFF_GROUNDSEL,
	_RG_LRG_VGPU12_UG_SR,
	_RG_LRG_VGPU12_LG_SR,
	_RG_LRG_VGPU12_FCCM,
	_RG_LRG_VGPU12_RSVH,
	_RG_LRG_VGPU12_RSVL,
	_RG_LRG_VGPU12_NONAUDIBLE_EN,
	_RG_LRG_VGPU12_RETENTION_EN,
	_RG_LRGSFVGPU12_OC_STATUS,
	_RG_LRGSFVGPU12_DIG_MON,
	_RG_LRG_VGPU12_DIGMON_SEL,
	_RG_LRG_VGPU12_RCB,
	_RG_LRG_VGPU12_VBAT_HI_DIS,
	_RG_LRG_VGPU12_VBAT_LOW_DIS,
	_RG_LRG_VGPU12_VOUT_HI_DIS,
	_RG_LRG_VGPU12_VDIFF_OFF,
	_RG_LRG_VGPU12_VDIFFCAP_EN,
	_RG_LRG_VGPU12_DACFVREF_1P1V_EN,
	_RG_LRG_VGPU12_DACFVREF_1P2V_EN,
	_RG_LRG_VCORE_TB_DIS,
	_RG_LRG_VCORE_NDISFEN,
	_RG_LRG_VCORE_LOOPSEL_DIS,
	_RG_LRG_VCORE_PWMFRSTRAMPFEN,
	_RG_LRG_VCORE_SLEEP_TIME,
	_RG_LRG_VCORE_TB_VREFSEL,
	_RG_LRG_VCORE_TB_PFM_OFF,
	_RG_LRG_VCORE_TONFEXTENDFEN,
	_RG_LRG_VCORE_URTFEN,
	_RG_LRG_VCORE_DUMMY_LOADFEN,
	_RG_LRG_VCORE_OVPFEN,
	_RG_LRG_VCORE_OVPFVREFSEL,
	_RG_LRG_VCORE_RAMPFAC,
	_RG_LRG_VCORE_OCP,
	_RG_LRG_VCORE_OCN,
	_RG_LRG_VCORE_FUGON,
	_RG_LRG_VCORE_FLGON,
	_RG_LRG_VCORE_PFM_PEAK,
	_RG_LRG_VCORE_SONIC_PFM_PEAK,
	_RG_LRG_VCORE_UG_SR,
	_RG_LRG_VCORE_LG_SR,
	_RG_LRG_VCORE_VDIFF_GROUNDSEL,
	_RG_LRG_VCORE_FCCM,
	_RG_LRG_VCORE_NONAUDIBLE_EN,
	_RG_LRG_VCORE_RETENTION_EN,
	_RG_LRG_VCORE_RSVH,
	_RG_LRG_VCORE_RSVL,
	_RG_LRGSFVCORE_OC_STATUS,
	_RG_LRGSFVCORE_DIG_MON,
	_RG_LRG_VCORE_DIGMON_SEL,
	_RG_LRG_VGPUVCORE_TMDL,
	_RG_LRG_VCORE_RCB,
	_RG_LRG_VCORE_VBAT_LOW_DIS,
	_RG_LRG_VCORE_VBAT_HI_DIS,
	_RG_LRG_VCORE_VOUT_HI_DIS,
	_RG_LRG_VCORE_VDIFF_OFF,
	_RG_LRG_VCORE_VDIFFCAP_EN,
	_RG_LRG_VCORE_DACFVREF_1P1V_EN,
	_RG_LRG_VCORE_DACFVREF_1P2V_EN,
	_RG_LRG_VGPUVCORE_DIFF_L,
	_RG_LRG_VGPUVCORE_SR_VBAT,
	_RG_LRG_VGPUVCORE_CONFIG_LAT_RSVH,
	_RG_LRG_VGPUVCORE_RECONFIG_RSVH,
	_RG_LRG_VGPUVCORE_RECONFIG_EN,
	_RG_LRGSF3PH1_VGPU11_DIGCFG_EN,
	_RG_LRGSF3PH2_VCORE_DIGCFG_EN,
	_RG_LRGSF3PH3_VGPU12_DIGCFG_EN,
	_RG_LRG_VPROC1_SR_VBAT,
	_RG_LRG_VPROC1_NDISFEN,
	_RG_LRG_VPROC1_PWMFRSTRAMPFEN,
	_RG_LRG_VPROC1_SLEEP_TIME,
	_RG_LRG_VPROC1_LOOPSEL_DIS,
	_RG_LRG_VPROC1_RAMPFAC,
	_RG_LRG_VPROC1_TB_DIS,
	_RG_LRG_VPROC1_TB_PFM_OFF,
	_RG_LRG_VPROC1_TB_VREFSEL,
	_RG_LRG_VPROC1_TONFEXTENDFEN,
	_RG_LRG_VPROC1_URTFEN,
	_RG_LRG_VPROC1_DUMMY_LOADFEN,
	_RG_LRG_VPROC1_OVPFEN,
	_RG_LRG_VPROC1_OVPFVREFSEL,
	_RG_LRG_VPROC1_OCN,
	_RG_LRG_VPROC1_OCP,
	_RG_LRG_VPROC1_PFM_PEAK,
	_RG_LRG_VPROC1_SONIC_PFM_PEAK,
	_RG_LRGS_VPROC1_OC_STATUS,
	_RG_LRGSFVPROC1_DIG_MON,
	_RG_LRG_VPROC1_UG_SR,
	_RG_LRG_VPROC1_LG_SR,
	_RG_LRG_VPROC1_TMDL,
	_RG_LRG_VPROC1_FUGON,
	_RG_LRG_VPROC1_FLGON,
	_RG_LRG_VPROC1_FCCM,
	_RG_LRG_VPROC1_NONAUDIBLE_EN,
	_RG_LRG_VPROC1_RETENTION_EN,
	_RG_LRG_VPROC1_VDIFF_GROUNDSEL,
	_RG_LRG_VPROC1_DIGMON_SEL,
	_RG_LRG_VPROC1_RSVH,
	_RG_LRG_VPROC1_RSVL,
	_RG_LRG_VPROC1_RCB,
	_RG_LRG_VPROC1_VDIFFCAP_EN,
	_RG_LRG_VPROC1_VBAT_HI_DIS,
	_RG_LRG_VPROC1_VBAT_LOW_DIS,
	_RG_LRG_VPROC1_VOUT_HI_DIS,
	_RG_LRG_VPROC1_DACFVREF_1P1V_EN,
	_RG_LRG_VPROC1_DACFVREF_1P2V_EN,
	_RG_LRG_VPROC1_VDIFF_OFF,
	_RG_LBUCK_ANA0_ELRFLEN,
	_RG_LRG_VGPU11_DRIVER_SR_TRIM,
	_RG_LRG_VGPU11_CCOMP,
	_RG_LRG_VGPU11_RCOMP,
	_RG_LRG_VGPU11_RAMPFSLP,
	_RG_LRG_VGPU11_NLIM_TRIM,
	_RG_LRG_VGPU12_DRIVER_SR_TRIM,
	_RG_LRG_VGPU12_CCOMP,
	_RG_LRG_VGPU12_RCOMP,
	_RG_LRG_VGPU12_RAMPFSLP,
	_RG_LRG_VGPU12_NLIM_TRIM,
	_RG_LRG_VCORE_DRIVER_SR_TRIM,
	_RG_LRG_VCORE_CCOMP,
	_RG_LRG_VCORE_RCOMP,
	_RG_LRG_VCORE_RAMPFSLP,
	_RG_LRG_VCORE_NLIM_TRIM,
	_RG_LRG_VGPU11_CSNSLP_TRIM,
	_RG_LRG_VGPU11_ZC_TRIM,
	_RG_LRG_VGPU12_CSNSLP_TRIM,
	_RG_LRG_VGPU12_ZC_TRIM,
	_RG_LRG_VCORE_CSNSLP_TRIM,
	_RG_LRG_VCORE_ZC_TRIM,
	_RG_LRG_VGPU11_CSPSLP_TRIM,
	_RG_LRG_VGPU12_CSPSLP_TRIM,
	_RG_LRG_VCORE_CSPSLP_TRIM,
	_RG_LRG_VGPUVCORE_PHIN_TRIM,
	_RG_LRG_VPROC1_DRIVER_SR_TRIM,
	_RG_LRG_VPROC1_CCOMP,
	_RG_LRG_VPROC1_RCOMP,
	_RG_LRG_VPROC1_RAMPFSLP,
	_RG_LRG_VPROC1_NLIM_TRIM,
	_RG_LRG_VPROC1_CSNSLP_TRIM,
	_RG_LRG_VPROC1_ZC_TRIM,
	_RG_LRG_VPROC1_CSPSLP_TRIM,
	_RG_LRG_VS1_TRIMH,
	_RG_LRG_VS2_TRIMH,
	_RG_LRG_VGPU11_TRIMH,
	_RG_LRG_VGPU12_TRIMH,
	_RG_LRG_VPROC2FTRIMH,
	_RG_LRG_VPROC1_TRIMH,
	_RG_LRG_VCORE_TRIMH,
	_RG_LRG_VMODEM_TRIMH,
	_RG_LRG_VPA_TRIMH,
	_RG_LRG_VPU_TRIMH,
	_RG_LRG_VSRAM_PROC1_TRIMH,
	_RG_LRG_VSRAM_PROC2FTRIMH,
	_RG_LRG_VSRAM_MDFTRIMH,
	_RG_LRG_VSRAM_OTHERS_TRIMH,
	_RG_LRG_VGPU11_TON_TRIM,
	_RG_LRG_VGPU12_TONFTRIM,
	_RG_LRG_VCORE_TON_TRIM,
	_RG_LRG_VGPUVCORE_PH2_OFF,
	_RG_LRG_VGPUVCORE_PH3_OFF,
	_RG_LRG_VGPUVCORE_PG_FB3,
	_RG_LRG_VGPUVCORE_DACFSEL,
	_RG_LRG_VPROC1_TONFTRIM,
	_RG_LBUCK_ANA1_ANA_ID,
	_RG_LBUCK_ANA1_DIG_ID,
	_RG_LBUCK_ANA1_ANA_MINORFREV,
	_RG_LBUCK_ANA1_ANA_MAJORFREV,
	_RG_LBUCK_ANA1_DIG_MINORFREV,
	_RG_LBUCK_ANA1_DIG_MAJORFREV,
	_RG_LBUCK_ANA1_DSNFCBS,
	_RG_LBUCK_ANA1_DSNFBIX,
	_RG_LBUCK_ANA1_DSNFESP,
	_RG_LBUCK_ANA1_DSNFFPI,
	_RG_LRG_VPROC2FSR_VBAT,
	_RG_LRG_VPROC2_NDISFEN,
	_RG_LRG_VPROC2_PWMFRSTRAMPFEN,
	_RG_LRG_VPROC2_SLEEP_TIME,
	_RG_LRG_VPROC2_LOOPSEL_DIS,
	_RG_LRG_VPROC2_RAMPFAC,
	_RG_LRG_VPROC2FTB_DIS,
	_RG_LRG_VPROC2_TB_PFM_OFF,
	_RG_LRG_VPROC2_TB_VREFSEL,
	_RG_LRG_VPROC2_TONFEXTENDFEN,
	_RG_LRG_VPROC2_URTFEN,
	_RG_LRG_VPROC2_DUMMY_LOADFEN,
	_RG_LRG_VPROC2_OVPFEN,
	_RG_LRG_VPROC2_OVPFVREFSEL,
	_RG_LRG_VPROC2_OCN,
	_RG_LRG_VPROC2_OCP,
	_RG_LRG_VPROC2_PFM_PEAK,
	_RG_LRG_VPROC2_SONIC_PFM_PEAK,
	_RG_LRGS_VPROC2_OC_STATUS,
	_RG_LRGSFVPROC2_DIG_MON,
	_RG_LRG_VPROC2_UG_SR,
	_RG_LRG_VPROC2_LG_SR,
	_RG_LRG_VPROC2_TMDL,
	_RG_LRG_VPROC2_FUGON,
	_RG_LRG_VPROC2_FLGON,
	_RG_LRG_VPROC2_FCCM,
	_RG_LRG_VPROC2_NONAUDIBLE_EN,
	_RG_LRG_VPROC2_RETENTION_EN,
	_RG_LRG_VPROC2_VDIFF_GROUNDSEL,
	_RG_LRG_VPROC2_DIGMON_SEL,
	_RG_LRG_VPROC2_RSVH,
	_RG_LRG_VPROC2_RSVL,
	_RG_LRG_VPROC2_RCB,
	_RG_LRG_VPROC2_VDIFFCAP_EN,
	_RG_LRG_VPROC2_VBAT_HI_DIS,
	_RG_LRG_VPROC2_VBAT_LOW_DIS,
	_RG_LRG_VPROC2_VOUT_HI_DIS,
	_RG_LRG_VPROC2_DACFVREF_1P1V_EN,
	_RG_LRG_VPROC2_DACFVREF_1P2V_EN,
	_RG_LRG_VPROC2_VDIFF_OFF,
	_RG_LRG_VMODEM_SR_VBAT,
	_RG_LRG_VMODEM_NDISFEN,
	_RG_LRG_VMODEM_PWMFRSTRAMPFEN,
	_RG_LRG_VMODEM_SLEEP_TIME,
	_RG_LRG_VMODEM_LOOPSEL_DIS,
	_RG_LRG_VMODEM_RAMPFAC,
	_RG_LRG_VMODEM_TB_DIS,
	_RG_LRG_VMODEM_TB_PFM_OFF,
	_RG_LRG_VMODEM_TB_VREFSEL,
	_RG_LRG_VMODEM_TONFEXTENDFEN,
	_RG_LRG_VMODEM_URTFEN,
	_RG_LRG_VMODEM_DUMMY_LOADFEN,
	_RG_LRG_VMODEM_OVPFEN,
	_RG_LRG_VMODEM_OVPFVREFSEL,
	_RG_LRG_VMODEM_OCN,
	_RG_LRG_VMODEM_OCP,
	_RG_LRG_VMODEM_PFM_PEAK,
	_RG_LRG_VMODEM_SONIC_PFM_PEAK,
	_RG_LRGS_VMODEM_OC_STATUS,
	_RG_LRGSFVMODEM_DIG_MON,
	_RG_LRG_VMODEM_UG_SR,
	_RG_LRG_VMODEM_LG_SR,
	_RG_LRG_VMODEM_TMDL,
	_RG_LRG_VMODEM_FUGON,
	_RG_LRG_VMODEM_FLGON,
	_RG_LRG_VMODEM_FCCM,
	_RG_LRG_VMODEM_NONAUDIBLE_EN,
	_RG_LRG_VMODEM_RETENTION_EN,
	_RG_LRG_VMODEM_VDIFF_GROUNDSEL,
	_RG_LRG_VMODEM_DIGMON_SEL,
	_RG_LRG_VMODEM_RSVH,
	_RG_LRG_VMODEM_RSVL,
	_RG_LRG_VMODEM_RCB,
	_RG_LRG_VMODEM_VDIFFCAP_EN,
	_RG_LRG_VMODEM_VBAT_HI_DIS,
	_RG_LRG_VMODEM_VBAT_LOW_DIS,
	_RG_LRG_VMODEM_VOUT_HI_DIS,
	_RG_LRG_VMODEM_DACFVREF_1P1V_EN,
	_RG_LRG_VMODEM_DACFVREF_1P2V_EN,
	_RG_LRG_VMODEM_VDIFF_OFF,
	_RG_LRG_VPUFSR_VBAT,
	_RG_LRG_VPU_NDISFEN,
	_RG_LRG_VPU_PWMFRSTRAMPFEN,
	_RG_LRG_VPU_SLEEP_TIME,
	_RG_LRG_VPU_LOOPSEL_DIS,
	_RG_LRG_VPU_RAMPFAC,
	_RG_LRG_VPUFTB_DIS,
	_RG_LRG_VPU_TB_PFM_OFF,
	_RG_LRG_VPU_TB_VREFSEL,
	_RG_LRG_VPU_TONFEXTENDFEN,
	_RG_LRG_VPU_URTFEN,
	_RG_LRG_VPU_DUMMY_LOADFEN,
	_RG_LRG_VPU_OVPFEN,
	_RG_LRG_VPU_OVPFVREFSEL,
	_RG_LRG_VPU_OCN,
	_RG_LRG_VPU_OCP,
	_RG_LRG_VPU_PFM_PEAK,
	_RG_LRG_VPU_SONIC_PFM_PEAK,
	_RG_LRGS_VPU_OC_STATUS,
	_RG_LRGSFVPU_DIG_MON,
	_RG_LRG_VPU_UG_SR,
	_RG_LRG_VPU_LG_SR,
	_RG_LRG_VPU_TMDL,
	_RG_LRG_VPU_FUGON,
	_RG_LRG_VPU_FLGON,
	_RG_LRG_VPU_FCCM,
	_RG_LRG_VPU_NONAUDIBLE_EN,
	_RG_LRG_VPU_RETENTION_EN,
	_RG_LRG_VPU_VDIFF_GROUNDSEL,
	_RG_LRG_VPU_DIGMON_SEL,
	_RG_LRG_VPU_RSVH,
	_RG_LRG_VPU_RSVL,
	_RG_LRG_VPU_RCB,
	_RG_LRG_VPU_VDIFFCAP_EN,
	_RG_LRG_VPU_VBAT_HI_DIS,
	_RG_LRG_VPU_VBAT_LOW_DIS,
	_RG_LRG_VPU_VOUT_HI_DIS,
	_RG_LRG_VPU_DACFVREF_1P1V_EN,
	_RG_LRG_VPU_DACFVREF_1P2V_EN,
	_RG_LRG_VPU_VDIFF_OFF,
	_RG_LRG_VS1_TONFTRIM_EN,
	_RG_LRG_VS1_TB_DIS,
	_RG_LRG_VS1_FPWM,
	_RG_LRG_VS1_PFM_TON,
	_RG_LRG_VS1_VREF_TRIM_EN,
	_RG_LRG_VS1_SLEEP_TIME,
	_RG_LRG_VS1_NLIM_GATING,
	_RG_LRG_VS1_VREFUP,
	_RG_LRG_VS1_TB_WIDTH,
	_RG_LRG_VS1_VDIFFPFMOFF,
	_RG_LRG_VS1_VDIFF_OFF,
	_RG_LRG_VS1_UG_SR,
	_RG_LRG_VS1_LG_SR,
	_RG_LRG_VS1_NDISFEN,
	_RG_LRG_VS1_TMDL,
	_RG_LRG_VS1_CMPV_FCOT,
	_RG_LRG_VS1_RSV1,
	_RG_LRG_VS1_RSV2,
	_RG_LRG_VS1_FUGON,
	_RG_LRG_VS1_FLGON,
	_RG_LRGS_VS1_OC_STATUS,
	_RG_LRGSFVS1_DIG_MON,
	_RG_LRG_VS1_NONAUDIBLE_EN,
	_RG_LRG_VS1_OCP,
	_RG_LRG_VS1_OCN,
	_RG_LRG_VS1_SONIC_PFM_TON,
	_RG_LRG_VS1_RETENTION_EN,
	_RG_LRG_VS1_DIGMON_SEL,
	_RG_LRG_VS2_TONFTRIM_EN,
	_RG_LRG_VS2FTB_DIS,
	_RG_LRG_VS2FFPWM,
	_RG_LRG_VS2_PFM_TON,
	_RG_LRG_VS2_VREF_TRIM_EN,
	_RG_LRG_VS2_SLEEP_TIME,
	_RG_LRG_VS2_NLIM_GATING,
	_RG_LRG_VS2_VREFUP,
	_RG_LRG_VS2_TB_WIDTH,
	_RG_LRG_VS2_VDIFFPFMOFF,
	_RG_LRG_VS2_VDIFF_OFF,
	_RG_LRG_VS2_UG_SR,
	_RG_LRG_VS2_LG_SR,
	_RG_LRG_VS2_NDISFEN,
	_RG_LRG_VS2_TMDL,
	_RG_LRG_VS2FCMPV_FCOT,
	_RG_LRG_VS2_RSV1,
	_RG_LRG_VS2_RSV2,
	_RG_LRG_VS2_FUGON,
	_RG_LRG_VS2_FLGON,
	_RG_LRGS_VS2_OC_STATUS,
	_RG_LRGSFVS2_DIG_MON,
	_RG_LRG_VS2_NONAUDIBLE_EN,
	_RG_LRG_VS2_OCP,
	_RG_LRG_VS2_OCN,
	_RG_LRG_VS2_SONIC_PFM_TON,
	_RG_LRG_VS2_RETENTION_EN,
	_RG_LRG_VS2_DIGMON_SEL,
	_RG_LRG_VPA_NDISFEN,
	_RG_LRG_VPA_SODESET,
	_RG_LRG_VPAFCC,
	_RG_LRG_VPAFCSR,
	_RG_LRG_VPAFCSMIR,
	_RG_LRG_VPAFCSL,
	_RG_LRG_VPA_SLP,
	_RG_LRG_VPA_ZXFT_L,
	_RG_LRG_VPA_CP_FWUPOFF,
	_RG_LRG_VPA_NONAUDIBLE_EN,
	_RG_LRG_VPA_RZSEL,
	_RG_LRG_VPA_SLEW,
	_RG_LRG_VPA_SLEW_NMOS,
	_RG_LRG_VPA_SIN_ON,
	_RG_LRG_VPA_BURST_SEL,
	_RG_LRG_VPA_ZC,
	_RG_LRG_VPAFRSV1,
	_RG_LRG_VPAFRSV2,
	_RG_LRGSFVPAFOC_STATUS,
	_RG_LRGSFVPA_AZC_ZX,
	_RG_LRGSFVPA_DIG_MON,
	_RG_LRG_VPA_PFM_DLC1_VTH,
	_RG_LRG_VPA_PFM_DLC2_VTH,
	_RG_LRG_VPA_PFM_DLC3_VTH,
	_RG_LRG_VPA_PFM_DLC4_VTH,
	_RG_LRG_VPA_ZXFT_H,
	_RG_LRG_VPA_DECODEFTMB,
	_RG_LRG_VPAFRSV3,
	_RG_LBUCK_ANA1_ELRFLEN,
	_RG_LRG_VPROC2_DRIVER_SR_TRIM,
	_RG_LRG_VPROC2_CCOMP,
	_RG_LRG_VPROC2_RCOMP,
	_RG_LRG_VPROC2_RAMPFSLP,
	_RG_LRG_VPROC2_NLIM_TRIM,
	_RG_LRG_VPROC2_CSNSLP_TRIM,
	_RG_LRG_VPROC2_ZC_TRIM,
	_RG_LRG_VPROC2_CSPSLP_TRIM,
	_RG_LRG_VMODEM_DRIVER_SR_TRIM,
	_RG_LRG_VMODEM_CCOMP,
	_RG_LRG_VMODEM_RCOMP,
	_RG_LRG_VMODEM_RAMPFSLP,
	_RG_LRG_VMODEM_NLIM_TRIM,
	_RG_LRG_VMODEM_CSNSLP_TRIM,
	_RG_LRG_VMODEM_ZC_TRIM,
	_RG_LRG_VMODEM_CSPSLP_TRIM,
	_RG_LRG_VPU_DRIVER_SR_TRIM,
	_RG_LRG_VPU_CCOMP,
	_RG_LRG_VPU_RCOMP,
	_RG_LRG_VPU_RAMPFSLP,
	_RG_LRG_VPU_NLIM_TRIM,
	_RG_LRG_VPU_CSNSLP_TRIM,
	_RG_LRG_VPU_ZC_TRIM,
	_RG_LRG_VPU_CSPSLP_TRIM,
	_RG_LRG_VS1_CSNSLP_TRIM,
	_RG_LRG_VS1_CCOMP,
	_RG_LRG_VS1_RCOMP,
	_RG_LRG_VS1_COTRAMPFSLP,
	_RG_LRG_VS1_ZC_TRIM,
	_RG_LRG_VS1_LDO_SENSE,
	_RG_LRG_VS1_CSPSLP_TRIM,
	_RG_LRG_VS1_NLIM_TRIM,
	_RG_LRG_VS2_CSNSLP_TRIM,
	_RG_LRG_VS2_CCOMP,
	_RG_LRG_VS2_RCOMP,
	_RG_LRG_VS2_COTRAMPFSLP,
	_RG_LRG_VS2_ZC_TRIM,
	_RG_LRG_VS2_LDO_SENSE,
	_RG_LRG_VS2_CSPSLP_TRIM,
	_RG_LRG_VS2_NLIM_TRIM,
	_RG_LRG_VPROC2_TON_TRIM,
	_RG_LRG_VMODEM_TONFTRIM,
	_RG_LRG_VPU_TONFTRIM,
	_RG_LRG_VS1_TON_TRIM,
	_RG_LRG_VS2_TON_TRIM,
	_RG_LRG_VPA_NLIM_SEL,
	_RG_LLDO_TOP_ANA_ID,
	_RG_LLDO_TOP_DIG_ID,
	_RG_LLDO_TOP_ANA_MINORFREV,
	_RG_LLDO_TOP_ANA_MAJORFREV,
	_RG_LLDO_TOP_DIG_MINORFREV,
	_RG_LLDO_TOP_DIG_MAJORFREV,
	_RG_LLDO_TOP_CBS,
	_RG_LLDO_TOP_BIX,
	_RG_LLDO_TOP_ESP,
	_RG_LLDO_TOP_FPI,
	_RG_LLDO_TOP_CLK_OFFSET,
	_RG_LLDO_TOP_RST_OFFSET,
	_RG_LLDO_TOP_INT_OFFSET,
	_RG_LLDO_TOP_INT_LEN,
	_RG_LRG_LDO_32KFCK_PDN,
	_RG_LRG_LDO_INTRPFCK_PDN,
	_RG_LRG_LDO_1MFCK_PDN,
	_RG_LRG_LDO_26MFCK_PDN,
	_RG_LRG_LDO_32KFCK_PDN_HWEN,
	_RG_LRG_LDO_INTRPFCK_PDN_HWEN,
	_RG_LRG_LDO_1MFCK_PDN_HWEN,
	_RG_LRG_LDO_26MFCK_PDN_HWEN,
	_RG_LRG_LDO_DCM_SODE,
	_RG_LRG_LDO_VSRAM_PROC1_OSCFSEL_DIS,
	_RG_LRG_LDO_VSRAM_PROC2_OSCFSEL_DIS,
	_RG_LRG_LDO_VSRAM_OTHERS_OSCFSEL_DIS,
	_RG_LRG_LDO_VSRAM_MD_OSCFSEL_DIS,
	_RG_LRG_INT_EN_VFE28_OC,
	_RG_LRG_INT_EN_VXO22_OC,
	_RG_LRG_INT_EN_VRF18_OC,
	_RG_LRG_INT_EN_VRF12_OC,
	_RG_LRG_INT_EN_VEFUSE_OC,
	_RG_LRG_INT_EN_VCN33_1_OC,
	_RG_LRG_INT_EN_VCN33_2_OC,
	_RG_LRG_INT_EN_VCN13_OC,
	_RG_LRG_INT_EN_VCN18_OC,
	_RG_LRG_INT_EN_VA09_OC,
	_RG_LRG_INT_EN_VCAMIO_OC,
	_RG_LRG_INT_EN_VA12_OC,
	_RG_LRG_INT_EN_VAUX18_OC,
	_RG_LRG_INT_EN_VAUD18_OC,
	_RG_LRG_INT_EN_VIO18_OC,
	_RG_LRG_INT_EN_VSRAM_PROC1_OC,
	_RG_LLDO_INT_CON0FSET,
	_RG_LLDO_INT_CON0FCLR,
	_RG_LRG_INT_EN_VSRAM_PROC2_OC,
	_RG_LRG_INT_EN_VSRAM_OTHERS_OC,
	_RG_LRG_INT_EN_VSRAM_MD_OC,
	_RG_LRG_INT_EN_VEMC_OC,
	_RG_LRG_INT_EN_VSIM1_OC,
	_RG_LRG_INT_EN_VSIM2_OC,
	_RG_LRG_INT_EN_VUSB_OC,
	_RG_LRG_INT_EN_VRFCK_OC,
	_RG_LRG_INT_EN_VBBCK_OC,
	_RG_LRG_INT_EN_VBIF28_OC,
	_RG_LRG_INT_EN_VIBR_OC,
	_RG_LRG_INT_EN_VIO28_OC,
	_RG_LRG_INT_EN_VM18_OC,
	_RG_LRG_INT_EN_VUFS_OC,
	_RG_LRG_INT_MASK_VFE28_OC,
	_RG_LRG_INT_MASK_VXO22_OC,
	_RG_LRG_INT_MASK_VRF18_OC,
	_RG_LRG_INT_MASK_VRF12_OC,
	_RG_LRG_INT_MASK_VEFUSE_OC,
	_RG_LRG_INT_MASK_VCN33_1_OC,
	_RG_LRG_INT_MASK_VCN33_2_OC,
	_RG_LRG_INT_MASK_VCN13_OC,
	_RG_LRG_INT_MASK_VCN18_OC,
	_RG_LRG_INT_MASK_VA09_OC,
	_RG_LRG_INT_MASK_VCAMIO_OC,
	_RG_LRG_INT_MASK_VA12_OC,
	_RG_LRG_INT_MASK_VAUX18_OC,
	_RG_LRG_INT_MASK_VAUD18_OC,
	_RG_LRG_INT_MASK_VIO18_OC,
	_RG_LRG_INT_MASK_VSRAM_PROC1_OC,
	_RG_LLDO_INT_MASK_CON0FSET,
	_RG_LLDO_INT_MASK_CON0FCLR,
	_RG_LRG_INT_MASK_VSRAM_PROC2_OC,
	_RG_LRG_INT_MASK_VSRAM_OTHERS_OC,
	_RG_LRG_INT_MASK_VSRAM_MD_OC,
	_RG_LRG_INT_MASK_VEMC_OC,
	_RG_LRG_INT_MASK_VSIM1_OC,
	_RG_LRG_INT_MASK_VSIM2_OC,
	_RG_LRG_INT_MASK_VUSB_OC,
	_RG_LRG_INT_MASK_VRFCK_OC,
	_RG_LRG_INT_MASK_VBBCK_OC,
	_RG_LRG_INT_MASK_VBIF28_OC,
	_RG_LRG_INT_MASK_VIBR_OC,
	_RG_LRG_INT_MASK_VIO28_OC,
	_RG_LRG_INT_MASK_VM18_OC,
	_RG_LRG_INT_MASK_VUFS_OC,
	_RG_LLDO_INT_MASK_CON1FSET,
	_RG_LLDO_INT_MASK_CON1FCLR,
	_RG_LRG_INT_STATUS_VFE28_OC,
	_RG_LRG_INT_STATUS_VXO22_OC,
	_RG_LRG_INT_STATUS_VRF18_OC,
	_RG_LRG_INT_STATUS_VRF12_OC,
	_RG_LRG_INT_STATUS_VEFUSE_OC,
	_RG_LRG_INT_STATUS_VCN33_1_OC,
	_RG_LRG_INT_STATUS_VCN33_2_OC,
	_RG_LRG_INT_STATUS_VCN13_OC,
	_RG_LRG_INT_STATUS_VCN18_OC,
	_RG_LRG_INT_STATUS_VA09_OC,
	_RG_LRG_INT_STATUS_VCAMIO_OC,
	_RG_LRG_INT_STATUS_VA12_OC,
	_RG_LRG_INT_STATUS_VAUX18_OC,
	_RG_LRG_INT_STATUS_VAUD18_OC,
	_RG_LRG_INT_STATUS_VIO18_OC,
	_RG_LRG_INT_STATUS_VSRAM_PROC1_OC,
	_RG_LRG_INT_STATUS_VSRAM_PROC2_OC,
	_RG_LRG_INT_STATUS_VSRAM_OTHERS_OC,
	_RG_LRG_INT_STATUS_VSRAM_MD_OC,
	_RG_LRG_INT_STATUS_VEMC_OC,
	_RG_LRG_INT_STATUS_VSIM1_OC,
	_RG_LRG_INT_STATUS_VSIM2_OC,
	_RG_LRG_INT_STATUS_VUSB_OC,
	_RG_LRG_INT_STATUS_VRFCK_OC,
	_RG_LRG_INT_STATUS_VBBCK_OC,
	_RG_LRG_INT_STATUS_VBIF28_OC,
	_RG_LRG_INT_STATUS_VIBR_OC,
	_RG_LRG_INT_STATUS_VIO28_OC,
	_RG_LRG_INT_STATUS_VM18_OC,
	_RG_LRG_INT_STATUS_VUFS_OC,
	_RG_LRG_INT_RAW_STATUS_VFE28_OC,
	_RG_LRG_INT_RAW_STATUS_VXO22_OC,
	_RG_LRG_INT_RAW_STATUS_VRF18_OC,
	_RG_LRG_INT_RAW_STATUS_VRF12_OC,
	_RG_LRG_INT_RAW_STATUS_VEFUSE_OC,
	_RG_LRG_INT_RAW_STATUS_VCN33_1_OC,
	_RG_LRG_INT_RAW_STATUS_VCN33_2_OC,
	_RG_LRG_INT_RAW_STATUS_VCN13_OC,
	_RG_LRG_INT_RAW_STATUS_VCN18_OC,
	_RG_LRG_INT_RAW_STATUS_VA09_OC,
	_RG_LRG_INT_RAW_STATUS_VCAMIO_OC,
	_RG_LRG_INT_RAW_STATUS_VA12_OC,
	_RG_LRG_INT_RAW_STATUS_VAUX18_OC,
	_RG_LRG_INT_RAW_STATUS_VAUD18_OC,
	_RG_LRG_INT_RAW_STATUS_VIO18_OC,
	_RG_LRG_INT_RAW_STATUS_VSRAM_PROC1_OC,
	_RG_LRG_INT_RAW_STATUS_VSRAM_PROC2_OC,
	_RG_LRG_INT_RAW_STATUS_VSRAM_OTHERS_OC,
	_RG_LRG_INT_RAW_STATUS_VSRAM_MD_OC,
	_RG_LRG_INT_RAW_STATUS_VEMC_OC,
	_RG_LRG_INT_RAW_STATUS_VSIM1_OC,
	_RG_LRG_INT_RAW_STATUS_VSIM2_OC,
	_RG_LRG_INT_RAW_STATUS_VUSB_OC,
	_RG_LRG_INT_RAW_STATUS_VRFCK_OC,
	_RG_LRG_INT_RAW_STATUS_VBBCK_OC,
	_RG_LRG_INT_RAW_STATUS_VBIF28_OC,
	_RG_LRG_INT_RAW_STATUS_VIBR_OC,
	_RG_LRG_INT_RAW_STATUS_VIO28_OC,
	_RG_LRG_INT_RAW_STATUS_VM18_OC,
	_RG_LRG_INT_RAW_STATUS_VUFS_OC,
	_RG_LRG_LDO_MON_FLAG_SEL,
	_RG_LRG_LDO_INT_FLAG_EN,
	_RG_LRG_LDO_MON_GRP_SEL,
	_RG_LRG_LDO_WDT_SODE,
	_RG_LRG_LDO_DUMMY_LOADFGATED_DIS,
	_RG_LRG_LDO_LP_PROT_DISABLE,
	_RG_LRG_LDO_SLEEP_CTRL_SODE,
	_RG_LRG_LDO_TOP_RSV1,
	_RG_LRG_LDO_TOP_RSV0,
	_RG_LRG_VRTC28_EN,
	_RG_LDA_VRTC28_EN,
	_RG_LRG_VAUX18_OFF_ACKTIME_SEL,
	_RG_LRG_VAUX18_LP_ACKTIME_SEL,
	_RG_LRG_VBIF28_OFF_ACKTIME_SEL,
	_RG_LRG_VBIF28_LP_ACKTIME_SEL,
	_RG_LRG_VOW_LDO_VSRAM_CORE_DVS_DONE,
	_RG_LRG_VOW_LDO_VSRAM_CORE_DVS_SW_SODE,
	_RG_LRG_LDO_VXO22_ENFSW_SODE,
	_RG_LRG_LDO_VXO22_ENFTEST,
	_RG_LLDO_TOP_ELRFLEN,
	_RG_LRG_LDO_VRFCK_ANA_SEL,
	_RG_LRG_LDO_VSRAM_PROC1_VOSEL_LIMIT_SEL,
	_RG_LRG_LDO_VSRAM_PROC2_VOSEL_LIMIT_SEL,
	_RG_LRG_LDO_VSRAM_OTHERS_VOSEL_LIMIT_SEL,
	_RG_LRG_LDO_VSRAM_MD_VOSEL_LIMIT_SEL,
	_RG_LRG_LDO_VSRAM_PROC1_VOSEL,
	_RG_LRG_LDO_VSRAM_PROC2_VOSEL,
	_RG_LRG_LDO_VSRAM_OTHERS_VOSEL,
	_RG_LRG_LDO_VSRAM_MD_VOSEL,
	_RG_LRG_VEMC_VOSEL_0,
	_RG_LRG_VEMC_VOCAL_0,
	_RG_LRG_VEMC_VOTRIM_0,
	_RG_LRG_VEMC_VOSEL_1,
	_RG_LRG_VEMC_VOCAL_1,
	_RG_LRG_VEMC_VOTRIM_1,
	_RG_LLDO_GNR0_ANA_ID,
	_RG_LLDO_GNR0_DIG_ID,
	_RG_LLDO_GNR0_ANA_MINORFREV,
	_RG_LLDO_GNR0_ANA_MAJORFREV,
	_RG_LLDO_GNR0_DIG_MINORFREV,
	_RG_LLDO_GNR0_DIG_MAJORFREV,
	_RG_LLDO_GNR0_DSNFCBS,
	_RG_LLDO_GNR0_DSNFBIX,
	_RG_LLDO_GNR0_DSNFESP,
	_RG_LLDO_GNR0_DSNFFPI,
	_RG_LRG_LDO_VFE28_EN,
	_RG_LRG_LDO_VFE28_LP,
	_RG_LRG_LDO_VFE28_STBTD,
	_RG_LRG_LDO_VFE28_ULP,
	_RG_LRG_LDO_VFE28_OCFB_EN,
	_RG_LRG_LDO_VFE28_OC_SODE,
	_RG_LRG_LDO_VFE28_OC_TSEL,
	_RG_LRG_LDO_VFE28_DUMMY_LOAD,
	_RG_LRG_LDO_VFE28_OP_SODE,
	_RG_LRG_LDO_VFE28_CK_SW_SODE,
	_RG_LDA_VFE28_B_EN,
	_RG_LDA_VFE28_B_STB,
	_RG_LDALVFE28_B_LP,
	_RG_LDALVFE28_L_EN,
	_RG_LDA_VFE28_L_STB,
	_RG_LDALVFE28_OCFB_EN,
	_RG_LDALVFE28_DUMMY_LOAD,
	_RG_LRG_LDO_VFE28_HW0_OP_EN,
	_RG_LRG_LDO_VFE28_HW1_OP_EN,
	_RG_LRG_LDO_VFE28_HW2_OP_EN,
	_RG_LRG_LDO_VFE28_HW3_OP_EN,
	_RG_LRG_LDO_VFE28_HW4_OP_EN,
	_RG_LRG_LDO_VFE28_HW5_OP_EN,
	_RG_LRG_LDO_VFE28_HW6_OP_EN,
	_RG_LRG_LDO_VFE28_HW7_OP_EN,
	_RG_LRG_LDO_VFE28_HW8_OP_EN,
	_RG_LRG_LDO_VFE28_HW9_OP_EN,
	_RG_LRG_LDO_VFE28_HW10_OP_EN,
	_RG_LRG_LDO_VFE28_HW11_OP_EN,
	_RG_LRG_LDO_VFE28_HW12_OP_EN,
	_RG_LRG_LDO_VFE28_HW13_OP_EN,
	_RG_LRG_LDO_VFE28_HW14_OP_EN,
	_RG_LRG_LDO_VFE28_SW_OP_EN,
	_RG_LRG_LDO_VFE28_OP_ENFSET,
	_RG_LRG_LDO_VFE28_OP_ENFCLR,
	_RG_LRG_LDO_VFE28_HW0_OP_CFG,
	_RG_LRG_LDO_VFE28_HW1_OP_CFG,
	_RG_LRG_LDO_VFE28_HW2_OP_CFG,
	_RG_LRG_LDO_VFE28_HW3_OP_CFG,
	_RG_LRG_LDO_VFE28_HW4_OP_CFG,
	_RG_LRG_LDO_VFE28_HW5_OP_CFG,
	_RG_LRG_LDO_VFE28_HW6_OP_CFG,
	_RG_LRG_LDO_VFE28_HW7_OP_CFG,
	_RG_LRG_LDO_VFE28_HW8_OP_CFG,
	_RG_LRG_LDO_VFE28_HW9_OP_CFG,
	_RG_LRG_LDO_VFE28_HW10_OP_CFG,
	_RG_LRG_LDO_VFE28_HW11_OP_CFG,
	_RG_LRG_LDO_VFE28_HW12_OP_CFG,
	_RG_LRG_LDO_VFE28_HW13_OP_CFG,
	_RG_LRG_LDO_VFE28_HW14_OP_CFG,
	_RG_LRG_LDO_VFE28_SW_OP_CFG,
	_RG_LRG_LDO_VFE28_OP_CFGFSET,
	_RG_LRG_LDO_VFE28_OP_CFGFCLR,
	_RG_LRG_LDO_VXO22_EN,
	_RG_LRG_LDO_VXO22_LP,
	_RG_LRG_LDO_VXO22_STBTD,
	_RG_LRG_LDO_VXO22_ULP,
	_RG_LRG_LDO_VXO22_OCFB_EN,
	_RG_LRG_LDO_VXO22_OC_SODE,
	_RG_LRG_LDO_VXO22_OC_TSEL,
	_RG_LRG_LDO_VXO22_DUMMY_LOAD,
	_RG_LRG_LDO_VXO22_OP_SODE,
	_RG_LRG_LDO_VXO22_CK_SW_SODE,
	_RG_LDA_VXO22_B_EN,
	_RG_LDALVXO22_B_STB,
	_RG_LDALVXO22_B_LP,
	_RG_LDALVXO22_L_EN,
	_RG_LDALVXO22_L_STB,
	_RG_LDALVXO22_OCFB_EN,
	_RG_LDALVXO22_DUMMY_LOAD,
	_RG_LRG_LDO_VXO22_HW0_OP_EN,
	_RG_LRG_LDO_VXO22_HW1_OP_EN,
	_RG_LRG_LDO_VXO22_HW2_OP_EN,
	_RG_LRG_LDO_VXO22_HW3_OP_EN,
	_RG_LRG_LDO_VXO22_HW4_OP_EN,
	_RG_LRG_LDO_VXO22_HW5_OP_EN,
	_RG_LRG_LDO_VXO22_HW6_OP_EN,
	_RG_LRG_LDO_VXO22_HW7_OP_EN,
	_RG_LRG_LDO_VXO22_HW8_OP_EN,
	_RG_LRG_LDO_VXO22_HW9_OP_EN,
	_RG_LRG_LDO_VXO22_HW10_OP_EN,
	_RG_LRG_LDO_VXO22_HW11_OP_EN,
	_RG_LRG_LDO_VXO22_HW12_OP_EN,
	_RG_LRG_LDO_VXO22_HW13_OP_EN,
	_RG_LRG_LDO_VXO22_HW14_OP_EN,
	_RG_LRG_LDO_VXO22_SW_OP_EN,
	_RG_LRG_LDO_VXO22_OP_ENFSET,
	_RG_LRG_LDO_VXO22_OP_ENFCLR,
	_RG_LRG_LDO_VXO22_HW0_OP_CFG,
	_RG_LRG_LDO_VXO22_HW1_OP_CFG,
	_RG_LRG_LDO_VXO22_HW2_OP_CFG,
	_RG_LRG_LDO_VXO22_HW3_OP_CFG,
	_RG_LRG_LDO_VXO22_HW4_OP_CFG,
	_RG_LRG_LDO_VXO22_HW5_OP_CFG,
	_RG_LRG_LDO_VXO22_HW6_OP_CFG,
	_RG_LRG_LDO_VXO22_HW7_OP_CFG,
	_RG_LRG_LDO_VXO22_HW8_OP_CFG,
	_RG_LRG_LDO_VXO22_HW9_OP_CFG,
	_RG_LRG_LDO_VXO22_HW10_OP_CFG,
	_RG_LRG_LDO_VXO22_HW11_OP_CFG,
	_RG_LRG_LDO_VXO22_HW12_OP_CFG,
	_RG_LRG_LDO_VXO22_HW13_OP_CFG,
	_RG_LRG_LDO_VXO22_HW14_OP_CFG,
	_RG_LRG_LDO_VXO22_SW_OP_CFG,
	_RG_LRG_LDO_VXO22_OP_CFGFSET,
	_RG_LRG_LDO_VXO22_OP_CFGFCLR,
	_RG_LRG_LDO_VRF18_EN,
	_RG_LRG_LDO_VRF18_LP,
	_RG_LRG_LDO_VRF18_STBTD,
	_RG_LRG_LDO_VRF18_ULP,
	_RG_LRG_LDO_VRF18_OCFB_EN,
	_RG_LRG_LDO_VRF18_OC_SODE,
	_RG_LRG_LDO_VRF18_OC_TSEL,
	_RG_LRG_LDO_VRF18_DUMMY_LOAD,
	_RG_LRG_LDO_VRF18_OP_SODE,
	_RG_LRG_LDO_VRF18_CK_SW_SODE,
	_RG_LDA_VRF18_B_EN,
	_RG_LDALVRF18_B_STB,
	_RG_LDALVRF18_B_LP,
	_RG_LDALVRF18_L_EN,
	_RG_LDALVRF18_L_STB,
	_RG_LDALVRF18_OCFB_EN,
	_RG_LDALVRF18_DUMMY_LOAD,
	_RG_LRG_LDO_VRF18_HW0_OP_EN,
	_RG_LRG_LDO_VRF18_HW1_OP_EN,
	_RG_LRG_LDO_VRF18_HW2_OP_EN,
	_RG_LRG_LDO_VRF18_HW3_OP_EN,
	_RG_LRG_LDO_VRF18_HW4_OP_EN,
	_RG_LRG_LDO_VRF18_HW5_OP_EN,
	_RG_LRG_LDO_VRF18_HW6_OP_EN,
	_RG_LRG_LDO_VRF18_HW7_OP_EN,
	_RG_LRG_LDO_VRF18_HW8_OP_EN,
	_RG_LRG_LDO_VRF18_HW9_OP_EN,
	_RG_LRG_LDO_VRF18_HW10_OP_EN,
	_RG_LRG_LDO_VRF18_HW11_OP_EN,
	_RG_LRG_LDO_VRF18_HW12_OP_EN,
	_RG_LRG_LDO_VRF18_HW13_OP_EN,
	_RG_LRG_LDO_VRF18_HW14_OP_EN,
	_RG_LRG_LDO_VRF18_SW_OP_EN,
	_RG_LRG_LDO_VRF18_OP_ENFSET,
	_RG_LRG_LDO_VRF18_OP_ENFCLR,
	_RG_LRG_LDO_VRF18_HW0_OP_CFG,
	_RG_LRG_LDO_VRF18_HW1_OP_CFG,
	_RG_LRG_LDO_VRF18_HW2_OP_CFG,
	_RG_LRG_LDO_VRF18_HW3_OP_CFG,
	_RG_LRG_LDO_VRF18_HW4_OP_CFG,
	_RG_LRG_LDO_VRF18_HW5_OP_CFG,
	_RG_LRG_LDO_VRF18_HW6_OP_CFG,
	_RG_LRG_LDO_VRF18_HW7_OP_CFG,
	_RG_LRG_LDO_VRF18_HW8_OP_CFG,
	_RG_LRG_LDO_VRF18_HW9_OP_CFG,
	_RG_LRG_LDO_VRF18_HW10_OP_CFG,
	_RG_LRG_LDO_VRF18_HW11_OP_CFG,
	_RG_LRG_LDO_VRF18_HW12_OP_CFG,
	_RG_LRG_LDO_VRF18_HW13_OP_CFG,
	_RG_LRG_LDO_VRF18_HW14_OP_CFG,
	_RG_LRG_LDO_VRF18_SW_OP_CFG,
	_RG_LRG_LDO_VRF18_OP_CFGFSET,
	_RG_LRG_LDO_VRF18_OP_CFGFCLR,
	_RG_LRG_LDO_VRF12_EN,
	_RG_LRG_LDO_VRF12_LP,
	_RG_LRG_LDO_VRF12_STBTD,
	_RG_LRG_LDO_VRF12_ULP,
	_RG_LRG_LDO_VRF12_OCFB_EN,
	_RG_LRG_LDO_VRF12_OC_SODE,
	_RG_LRG_LDO_VRF12_OC_TSEL,
	_RG_LRG_LDO_VRF12_DUMMY_LOAD,
	_RG_LRG_LDO_VRF12_OP_SODE,
	_RG_LRG_LDO_VRF12_CK_SW_SODE,
	_RG_LDA_VRF12_B_EN,
	_RG_LDALVRF12_B_STB,
	_RG_LDALVRF12_B_LP,
	_RG_LDALVRF12_L_EN,
	_RG_LDALVRF12_L_STB,
	_RG_LDALVRF12_OCFB_EN,
	_RG_LDALVRF12_DUMMY_LOAD,
	_RG_LRG_LDO_VRF12_HW0_OP_EN,
	_RG_LRG_LDO_VRF12_HW1_OP_EN,
	_RG_LRG_LDO_VRF12_HW2_OP_EN,
	_RG_LRG_LDO_VRF12_HW3_OP_EN,
	_RG_LRG_LDO_VRF12_HW4_OP_EN,
	_RG_LRG_LDO_VRF12_HW5_OP_EN,
	_RG_LRG_LDO_VRF12_HW6_OP_EN,
	_RG_LRG_LDO_VRF12_HW7_OP_EN,
	_RG_LRG_LDO_VRF12_HW8_OP_EN,
	_RG_LRG_LDO_VRF12_HW9_OP_EN,
	_RG_LRG_LDO_VRF12_HW10_OP_EN,
	_RG_LRG_LDO_VRF12_HW11_OP_EN,
	_RG_LRG_LDO_VRF12_HW12_OP_EN,
	_RG_LRG_LDO_VRF12_HW13_OP_EN,
	_RG_LRG_LDO_VRF12_HW14_OP_EN,
	_RG_LRG_LDO_VRF12_SW_OP_EN,
	_RG_LRG_LDO_VRF12_OP_ENFSET,
	_RG_LRG_LDO_VRF12_OP_ENFCLR,
	_RG_LRG_LDO_VRF12_HW0_OP_CFG,
	_RG_LRG_LDO_VRF12_HW1_OP_CFG,
	_RG_LRG_LDO_VRF12_HW2_OP_CFG,
	_RG_LRG_LDO_VRF12_HW3_OP_CFG,
	_RG_LRG_LDO_VRF12_HW4_OP_CFG,
	_RG_LRG_LDO_VRF12_HW5_OP_CFG,
	_RG_LRG_LDO_VRF12_HW6_OP_CFG,
	_RG_LRG_LDO_VRF12_HW7_OP_CFG,
	_RG_LRG_LDO_VRF12_HW8_OP_CFG,
	_RG_LRG_LDO_VRF12_HW9_OP_CFG,
	_RG_LRG_LDO_VRF12_HW10_OP_CFG,
	_RG_LRG_LDO_VRF12_HW11_OP_CFG,
	_RG_LRG_LDO_VRF12_HW12_OP_CFG,
	_RG_LRG_LDO_VRF12_HW13_OP_CFG,
	_RG_LRG_LDO_VRF12_HW14_OP_CFG,
	_RG_LRG_LDO_VRF12_SW_OP_CFG,
	_RG_LRG_LDO_VRF12_OP_CFGFSET,
	_RG_LRG_LDO_VRF12_OP_CFGFCLR,
	_RG_LRG_LDO_VEFUSE_EN,
	_RG_LRG_LDO_VEFUSE_LP,
	_RG_LRG_LDO_VEFUSE_STBTD,
	_RG_LRG_LDO_VEFUSE_ULP,
	_RG_LRG_LDO_VEFUSE_OCFB_EN,
	_RG_LRG_LDO_VEFUSE_OC_SODE,
	_RG_LRG_LDO_VEFUSE_OC_TSEL,
	_RG_LRG_LDO_VEFUSE_DUMMY_LOAD,
	_RG_LRG_LDO_VEFUSE_OP_SODE,
	_RG_LRG_LDO_VEFUSE_CK_SW_SODE,
	_RG_LDA_VEFUSE_B_EN,
	_RG_LDALVEFUSE_B_STB,
	_RG_LDALVEFUSE_B_LP,
	_RG_LDALVEFUSE_L_EN,
	_RG_LDALVEFUSE_L_STB,
	_RG_LDALVEFUSE_OCFB_EN,
	_RG_LDALVEFUSE_DUMMY_LOAD,
	_RG_LRG_LDO_VEFUSE_HW0_OP_EN,
	_RG_LRG_LDO_VEFUSE_HW1_OP_EN,
	_RG_LRG_LDO_VEFUSE_HW2_OP_EN,
	_RG_LRG_LDO_VEFUSE_HW3_OP_EN,
	_RG_LRG_LDO_VEFUSE_HW4_OP_EN,
	_RG_LRG_LDO_VEFUSE_HW5_OP_EN,
	_RG_LRG_LDO_VEFUSE_HW6_OP_EN,
	_RG_LRG_LDO_VEFUSE_HW7_OP_EN,
	_RG_LRG_LDO_VEFUSE_HW8_OP_EN,
	_RG_LRG_LDO_VEFUSE_HW9_OP_EN,
	_RG_LRG_LDO_VEFUSE_HW10_OP_EN,
	_RG_LRG_LDO_VEFUSE_HW11_OP_EN,
	_RG_LRG_LDO_VEFUSE_HW12_OP_EN,
	_RG_LRG_LDO_VEFUSE_HW13_OP_EN,
	_RG_LRG_LDO_VEFUSE_HW14_OP_EN,
	_RG_LRG_LDO_VEFUSE_SW_OP_EN,
	_RG_LRG_LDO_VEFUSE_OP_ENFSET,
	_RG_LRG_LDO_VEFUSE_OP_ENFCLR,
	_RG_LRG_LDO_VEFUSE_HW0_OP_CFG,
	_RG_LRG_LDO_VEFUSE_HW1_OP_CFG,
	_RG_LRG_LDO_VEFUSE_HW2_OP_CFG,
	_RG_LRG_LDO_VEFUSE_HW3_OP_CFG,
	_RG_LRG_LDO_VEFUSE_HW4_OP_CFG,
	_RG_LRG_LDO_VEFUSE_HW5_OP_CFG,
	_RG_LRG_LDO_VEFUSE_HW6_OP_CFG,
	_RG_LRG_LDO_VEFUSE_HW7_OP_CFG,
	_RG_LRG_LDO_VEFUSE_HW8_OP_CFG,
	_RG_LRG_LDO_VEFUSE_HW9_OP_CFG,
	_RG_LRG_LDO_VEFUSE_HW10_OP_CFG,
	_RG_LRG_LDO_VEFUSE_HW11_OP_CFG,
	_RG_LRG_LDO_VEFUSE_HW12_OP_CFG,
	_RG_LRG_LDO_VEFUSE_HW13_OP_CFG,
	_RG_LRG_LDO_VEFUSE_HW14_OP_CFG,
	_RG_LRG_LDO_VEFUSE_SW_OP_CFG,
	_RG_LRG_LDO_VEFUSE_OP_CFGFSET,
	_RG_LRG_LDO_VEFUSE_OP_CFGFCLR,
	_RG_LRG_LDO_VCN33_1_ENF0,
	_RG_LRG_LDO_VCN33_1_LP,
	_RG_LRG_LDO_VCN33_1_STBTD,
	_RG_LRG_LDO_VCN33_1_ULP,
	_RG_LRG_LDO_VCN33_1_OCFB_EN,
	_RG_LRG_LDO_VCN33_1_OC_SODE,
	_RG_LRG_LDO_VCN33_1_OC_TSEL,
	_RG_LRG_LDO_VCN33_1_DUMMY_LOAD,
	_RG_LRG_LDO_VCN33_1_OP_SODE,
	_RG_LRG_LDO_VCN33_1_CK_SW_SODE,
	_RG_LDA_VCN33_1_B_EN,
	_RG_LDALVCN33_1_B_STB,
	_RG_LDALVCN33_1_B_LP,
	_RG_LDALVCN33_1_L_EN,
	_RG_LDALVCN33_1_L_STB,
	_RG_LDALVCN33_1_OCFB_EN,
	_RG_LDALVCN33_1_DUMMY_LOAD,
	_RG_LRG_LDO_VCN33_1_HW0_OP_EN,
	_RG_LRG_LDO_VCN33_1_HW1_OP_EN,
	_RG_LRG_LDO_VCN33_1_HW2_OP_EN,
	_RG_LRG_LDO_VCN33_1_HW3_OP_EN,
	_RG_LRG_LDO_VCN33_1_HW4_OP_EN,
	_RG_LRG_LDO_VCN33_1_HW5_OP_EN,
	_RG_LRG_LDO_VCN33_1_HW6_OP_EN,
	_RG_LRG_LDO_VCN33_1_HW7_OP_EN,
	_RG_LRG_LDO_VCN33_1_HW8_OP_EN,
	_RG_LRG_LDO_VCN33_1_HW9_OP_EN,
	_RG_LRG_LDO_VCN33_1_HW10_OP_EN,
	_RG_LRG_LDO_VCN33_1_HW11_OP_EN,
	_RG_LRG_LDO_VCN33_1_HW12_OP_EN,
	_RG_LRG_LDO_VCN33_1_HW13_OP_EN,
	_RG_LRG_LDO_VCN33_1_HW14_OP_EN,
	_RG_LRG_LDO_VCN33_1_SW_OP_EN,
	_RG_LRG_LDO_VCN33_1_OP_ENFSET,
	_RG_LRG_LDO_VCN33_1_OP_ENFCLR,
	_RG_LRG_LDO_VCN33_1_HW0_OP_CFG,
	_RG_LRG_LDO_VCN33_1_HW1_OP_CFG,
	_RG_LRG_LDO_VCN33_1_HW2_OP_CFG,
	_RG_LRG_LDO_VCN33_1_HW3_OP_CFG,
	_RG_LRG_LDO_VCN33_1_HW4_OP_CFG,
	_RG_LRG_LDO_VCN33_1_HW5_OP_CFG,
	_RG_LRG_LDO_VCN33_1_HW6_OP_CFG,
	_RG_LRG_LDO_VCN33_1_HW7_OP_CFG,
	_RG_LRG_LDO_VCN33_1_HW8_OP_CFG,
	_RG_LRG_LDO_VCN33_1_HW9_OP_CFG,
	_RG_LRG_LDO_VCN33_1_HW10_OP_CFG,
	_RG_LRG_LDO_VCN33_1_HW11_OP_CFG,
	_RG_LRG_LDO_VCN33_1_HW12_OP_CFG,
	_RG_LRG_LDO_VCN33_1_HW13_OP_CFG,
	_RG_LRG_LDO_VCN33_1_HW14_OP_CFG,
	_RG_LRG_LDO_VCN33_1_SW_OP_CFG,
	_RG_LRG_LDO_VCN33_1_OP_CFGFSET,
	_RG_LRG_LDO_VCN33_1_OP_CFGFCLR,
	_RG_LRG_LDO_VCN33_1_ENF1,
	_RG_LLDO_GNR1_ANA_ID,
	_RG_LLDO_GNR1_DIG_ID,
	_RG_LLDO_GNR1_ANA_MINORFREV,
	_RG_LLDO_GNR1_ANA_MAJORFREV,
	_RG_LLDO_GNR1_DIG_MINORFREV,
	_RG_LLDO_GNR1_DIG_MAJORFREV,
	_RG_LLDO_GNR1_DSNFCBS,
	_RG_LLDO_GNR1_DSNFBIX,
	_RG_LLDO_GNR1_DSNFESP,
	_RG_LLDO_GNR1_DSNFFPI,
	_RG_LRG_LDO_VCN33_2_ENF0,
	_RG_LRG_LDO_VCN33_2_LP,
	_RG_LRG_LDO_VCN33_2_STBTD,
	_RG_LRG_LDO_VCN33_2_ULP,
	_RG_LRG_LDO_VCN33_2_OCFB_EN,
	_RG_LRG_LDO_VCN33_2_OC_SODE,
	_RG_LRG_LDO_VCN33_2_OC_TSEL,
	_RG_LRG_LDO_VCN33_2_DUMMY_LOAD,
	_RG_LRG_LDO_VCN33_2_OP_SODE,
	_RG_LRG_LDO_VCN33_2_CK_SW_SODE,
	_RG_LDA_VCN33_2_B_EN,
	_RG_LDALVCN33_2_B_STB,
	_RG_LDALVCN33_2_B_LP,
	_RG_LDALVCN33_2_L_EN,
	_RG_LDALVCN33_2_L_STB,
	_RG_LDALVCN33_2_OCFB_EN,
	_RG_LDALVCN33_2_DUMMY_LOAD,
	_RG_LRG_LDO_VCN33_2_HW0_OP_EN,
	_RG_LRG_LDO_VCN33_2_HW1_OP_EN,
	_RG_LRG_LDO_VCN33_2_HW2_OP_EN,
	_RG_LRG_LDO_VCN33_2_HW3_OP_EN,
	_RG_LRG_LDO_VCN33_2_HW4_OP_EN,
	_RG_LRG_LDO_VCN33_2_HW5_OP_EN,
	_RG_LRG_LDO_VCN33_2_HW6_OP_EN,
	_RG_LRG_LDO_VCN33_2_HW7_OP_EN,
	_RG_LRG_LDO_VCN33_2_HW8_OP_EN,
	_RG_LRG_LDO_VCN33_2_HW9_OP_EN,
	_RG_LRG_LDO_VCN33_2_HW10_OP_EN,
	_RG_LRG_LDO_VCN33_2_HW11_OP_EN,
	_RG_LRG_LDO_VCN33_2_HW12_OP_EN,
	_RG_LRG_LDO_VCN33_2_HW13_OP_EN,
	_RG_LRG_LDO_VCN33_2_HW14_OP_EN,
	_RG_LRG_LDO_VCN33_2_SW_OP_EN,
	_RG_LRG_LDO_VCN33_2_OP_ENFSET,
	_RG_LRG_LDO_VCN33_2_OP_ENFCLR,
	_RG_LRG_LDO_VCN33_2_HW0_OP_CFG,
	_RG_LRG_LDO_VCN33_2_HW1_OP_CFG,
	_RG_LRG_LDO_VCN33_2_HW2_OP_CFG,
	_RG_LRG_LDO_VCN33_2_HW3_OP_CFG,
	_RG_LRG_LDO_VCN33_2_HW4_OP_CFG,
	_RG_LRG_LDO_VCN33_2_HW5_OP_CFG,
	_RG_LRG_LDO_VCN33_2_HW6_OP_CFG,
	_RG_LRG_LDO_VCN33_2_HW7_OP_CFG,
	_RG_LRG_LDO_VCN33_2_HW8_OP_CFG,
	_RG_LRG_LDO_VCN33_2_HW9_OP_CFG,
	_RG_LRG_LDO_VCN33_2_HW10_OP_CFG,
	_RG_LRG_LDO_VCN33_2_HW11_OP_CFG,
	_RG_LRG_LDO_VCN33_2_HW12_OP_CFG,
	_RG_LRG_LDO_VCN33_2_HW13_OP_CFG,
	_RG_LRG_LDO_VCN33_2_HW14_OP_CFG,
	_RG_LRG_LDO_VCN33_2_SW_OP_CFG,
	_RG_LRG_LDO_VCN33_2_OP_CFGFSET,
	_RG_LRG_LDO_VCN33_2_OP_CFGFCLR,
	_RG_LRG_LDO_VCN33_2_ENF1,
	_RG_LRG_LDO_VCN13_EN,
	_RG_LRG_LDO_VCN13_LP,
	_RG_LRG_LDO_VCN13_STBTD,
	_RG_LRG_LDO_VCN13_ULP,
	_RG_LRG_LDO_VCN13_OCFB_EN,
	_RG_LRG_LDO_VCN13_OC_SODE,
	_RG_LRG_LDO_VCN13_OC_TSEL,
	_RG_LRG_LDO_VCN13_DUMMY_LOAD,
	_RG_LRG_LDO_VCN13_OP_SODE,
	_RG_LRG_LDO_VCN13_CK_SW_SODE,
	_RG_LDA_VCN13_B_EN,
	_RG_LDALVCN13_B_STB,
	_RG_LDALVCN13_B_LP,
	_RG_LDALVCN13_L_EN,
	_RG_LDALVCN13_L_STB,
	_RG_LDALVCN13_OCFB_EN,
	_RG_LDALVCN13_DUMMY_LOAD,
	_RG_LRG_LDO_VCN13_HW0_OP_EN,
	_RG_LRG_LDO_VCN13_HW1_OP_EN,
	_RG_LRG_LDO_VCN13_HW2_OP_EN,
	_RG_LRG_LDO_VCN13_HW3_OP_EN,
	_RG_LRG_LDO_VCN13_HW4_OP_EN,
	_RG_LRG_LDO_VCN13_HW5_OP_EN,
	_RG_LRG_LDO_VCN13_HW6_OP_EN,
	_RG_LRG_LDO_VCN13_HW7_OP_EN,
	_RG_LRG_LDO_VCN13_HW8_OP_EN,
	_RG_LRG_LDO_VCN13_HW9_OP_EN,
	_RG_LRG_LDO_VCN13_HW10_OP_EN,
	_RG_LRG_LDO_VCN13_HW11_OP_EN,
	_RG_LRG_LDO_VCN13_HW12_OP_EN,
	_RG_LRG_LDO_VCN13_HW13_OP_EN,
	_RG_LRG_LDO_VCN13_HW14_OP_EN,
	_RG_LRG_LDO_VCN13_SW_OP_EN,
	_RG_LRG_LDO_VCN13_OP_ENFSET,
	_RG_LRG_LDO_VCN13_OP_ENFCLR,
	_RG_LRG_LDO_VCN13_HW0_OP_CFG,
	_RG_LRG_LDO_VCN13_HW1_OP_CFG,
	_RG_LRG_LDO_VCN13_HW2_OP_CFG,
	_RG_LRG_LDO_VCN13_HW3_OP_CFG,
	_RG_LRG_LDO_VCN13_HW4_OP_CFG,
	_RG_LRG_LDO_VCN13_HW5_OP_CFG,
	_RG_LRG_LDO_VCN13_HW6_OP_CFG,
	_RG_LRG_LDO_VCN13_HW7_OP_CFG,
	_RG_LRG_LDO_VCN13_HW8_OP_CFG,
	_RG_LRG_LDO_VCN13_HW9_OP_CFG,
	_RG_LRG_LDO_VCN13_HW10_OP_CFG,
	_RG_LRG_LDO_VCN13_HW11_OP_CFG,
	_RG_LRG_LDO_VCN13_HW12_OP_CFG,
	_RG_LRG_LDO_VCN13_HW13_OP_CFG,
	_RG_LRG_LDO_VCN13_HW14_OP_CFG,
	_RG_LRG_LDO_VCN13_SW_OP_CFG,
	_RG_LRG_LDO_VCN13_OP_CFGFSET,
	_RG_LRG_LDO_VCN13_OP_CFGFCLR,
	_RG_LRG_LDO_VCN18_EN,
	_RG_LRG_LDO_VCN18_LP,
	_RG_LRG_LDO_VCN18_STBTD,
	_RG_LRG_LDO_VCN18_ULP,
	_RG_LRG_LDO_VCN18_OCFB_EN,
	_RG_LRG_LDO_VCN18_OC_SODE,
	_RG_LRG_LDO_VCN18_OC_TSEL,
	_RG_LRG_LDO_VCN18_DUMMY_LOAD,
	_RG_LRG_LDO_VCN18_OP_SODE,
	_RG_LRG_LDO_VCN18_CK_SW_SODE,
	_RG_LDA_VCN18_B_EN,
	_RG_LDALVCN18_B_STB,
	_RG_LDALVCN18_B_LP,
	_RG_LDALVCN18_L_EN,
	_RG_LDALVCN18_L_STB,
	_RG_LDALVCN18_OCFB_EN,
	_RG_LDALVCN18_DUMMY_LOAD,
	_RG_LRG_LDO_VCN18_HW0_OP_EN,
	_RG_LRG_LDO_VCN18_HW1_OP_EN,
	_RG_LRG_LDO_VCN18_HW2_OP_EN,
	_RG_LRG_LDO_VCN18_HW3_OP_EN,
	_RG_LRG_LDO_VCN18_HW4_OP_EN,
	_RG_LRG_LDO_VCN18_HW5_OP_EN,
	_RG_LRG_LDO_VCN18_HW6_OP_EN,
	_RG_LRG_LDO_VCN18_HW7_OP_EN,
	_RG_LRG_LDO_VCN18_HW8_OP_EN,
	_RG_LRG_LDO_VCN18_HW9_OP_EN,
	_RG_LRG_LDO_VCN18_HW10_OP_EN,
	_RG_LRG_LDO_VCN18_HW11_OP_EN,
	_RG_LRG_LDO_VCN18_HW12_OP_EN,
	_RG_LRG_LDO_VCN18_HW13_OP_EN,
	_RG_LRG_LDO_VCN18_HW14_OP_EN,
	_RG_LRG_LDO_VCN18_SW_OP_EN,
	_RG_LRG_LDO_VCN18_OP_ENFSET,
	_RG_LRG_LDO_VCN18_OP_ENFCLR,
	_RG_LRG_LDO_VCN18_HW0_OP_CFG,
	_RG_LRG_LDO_VCN18_HW1_OP_CFG,
	_RG_LRG_LDO_VCN18_HW2_OP_CFG,
	_RG_LRG_LDO_VCN18_HW3_OP_CFG,
	_RG_LRG_LDO_VCN18_HW4_OP_CFG,
	_RG_LRG_LDO_VCN18_HW5_OP_CFG,
	_RG_LRG_LDO_VCN18_HW6_OP_CFG,
	_RG_LRG_LDO_VCN18_HW7_OP_CFG,
	_RG_LRG_LDO_VCN18_HW8_OP_CFG,
	_RG_LRG_LDO_VCN18_HW9_OP_CFG,
	_RG_LRG_LDO_VCN18_HW10_OP_CFG,
	_RG_LRG_LDO_VCN18_HW11_OP_CFG,
	_RG_LRG_LDO_VCN18_HW12_OP_CFG,
	_RG_LRG_LDO_VCN18_HW13_OP_CFG,
	_RG_LRG_LDO_VCN18_HW14_OP_CFG,
	_RG_LRG_LDO_VCN18_SW_OP_CFG,
	_RG_LRG_LDO_VCN18_OP_CFGFSET,
	_RG_LRG_LDO_VCN18_OP_CFGFCLR,
	_RG_LRG_LDO_VA09_EN,
	_RG_LRG_LDO_VA09_LP,
	_RG_LRG_LDO_VA09_STBTD,
	_RG_LRG_LDO_VA09_ULP,
	_RG_LRG_LDO_VA09_OCFB_EN,
	_RG_LRG_LDO_VA09_OC_SODE,
	_RG_LRG_LDO_VA09_OC_TSEL,
	_RG_LRG_LDO_VA09_DUMMY_LOAD,
	_RG_LRG_LDO_VA09_OP_SODE,
	_RG_LRG_LDO_VA09_CK_SW_SODE,
	_RG_LDA_VA09_B_EN,
	_RG_LDALVA09_B_STB,
	_RG_LDALVA09_B_LP,
	_RG_LDALVA09_L_EN,
	_RG_LDALVA09_L_STB,
	_RG_LDALVA09_OCFB_EN,
	_RG_LDALVA09_DUMMY_LOAD,
	_RG_LRG_LDO_VA09_HW0_OP_EN,
	_RG_LRG_LDO_VA09_HW1_OP_EN,
	_RG_LRG_LDO_VA09_HW2_OP_EN,
	_RG_LRG_LDO_VA09_HW3_OP_EN,
	_RG_LRG_LDO_VA09_HW4_OP_EN,
	_RG_LRG_LDO_VA09_HW5_OP_EN,
	_RG_LRG_LDO_VA09_HW6_OP_EN,
	_RG_LRG_LDO_VA09_HW7_OP_EN,
	_RG_LRG_LDO_VA09_HW8_OP_EN,
	_RG_LRG_LDO_VA09_HW9_OP_EN,
	_RG_LRG_LDO_VA09_HW10_OP_EN,
	_RG_LRG_LDO_VA09_HW11_OP_EN,
	_RG_LRG_LDO_VA09_HW12_OP_EN,
	_RG_LRG_LDO_VA09_HW13_OP_EN,
	_RG_LRG_LDO_VA09_HW14_OP_EN,
	_RG_LRG_LDO_VA09_SW_OP_EN,
	_RG_LRG_LDO_VA09_OP_ENFSET,
	_RG_LRG_LDO_VA09_OP_ENFCLR,
	_RG_LRG_LDO_VA09_HW0_OP_CFG,
	_RG_LRG_LDO_VA09_HW1_OP_CFG,
	_RG_LRG_LDO_VA09_HW2_OP_CFG,
	_RG_LRG_LDO_VA09_HW3_OP_CFG,
	_RG_LRG_LDO_VA09_HW4_OP_CFG,
	_RG_LRG_LDO_VA09_HW5_OP_CFG,
	_RG_LRG_LDO_VA09_HW6_OP_CFG,
	_RG_LRG_LDO_VA09_HW7_OP_CFG,
	_RG_LRG_LDO_VA09_HW8_OP_CFG,
	_RG_LRG_LDO_VA09_HW9_OP_CFG,
	_RG_LRG_LDO_VA09_HW10_OP_CFG,
	_RG_LRG_LDO_VA09_HW11_OP_CFG,
	_RG_LRG_LDO_VA09_HW12_OP_CFG,
	_RG_LRG_LDO_VA09_HW13_OP_CFG,
	_RG_LRG_LDO_VA09_HW14_OP_CFG,
	_RG_LRG_LDO_VA09_SW_OP_CFG,
	_RG_LRG_LDO_VA09_OP_CFGFSET,
	_RG_LRG_LDO_VA09_OP_CFGFCLR,
	_RG_LRG_LDO_VCAMIO_EN,
	_RG_LRG_LDO_VCAMIO_LP,
	_RG_LRG_LDO_VCAMIO_STBTD,
	_RG_LRG_LDO_VCAMIO_ULP,
	_RG_LRG_LDO_VCAMIO_OCFB_EN,
	_RG_LRG_LDO_VCAMIO_OC_SODE,
	_RG_LRG_LDO_VCAMIO_OC_TSEL,
	_RG_LRG_LDO_VCAMIO_DUMMY_LOAD,
	_RG_LRG_LDO_VCAMIO_OP_SODE,
	_RG_LRG_LDO_VCAMIO_CK_SW_SODE,
	_RG_LDA_VCAMIO_B_EN,
	_RG_LDALVCAMIO_B_STB,
	_RG_LDALVCAMIO_B_LP,
	_RG_LDALVCAMIO_L_EN,
	_RG_LDALVCAMIO_L_STB,
	_RG_LDALVCAMIO_OCFB_EN,
	_RG_LDALVCAMIO_DUMMY_LOAD,
	_RG_LRG_LDO_VCAMIO_HW0_OP_EN,
	_RG_LRG_LDO_VCAMIO_HW1_OP_EN,
	_RG_LRG_LDO_VCAMIO_HW2_OP_EN,
	_RG_LRG_LDO_VCAMIO_HW3_OP_EN,
	_RG_LRG_LDO_VCAMIO_HW4_OP_EN,
	_RG_LRG_LDO_VCAMIO_HW5_OP_EN,
	_RG_LRG_LDO_VCAMIO_HW6_OP_EN,
	_RG_LRG_LDO_VCAMIO_HW7_OP_EN,
	_RG_LRG_LDO_VCAMIO_HW8_OP_EN,
	_RG_LRG_LDO_VCAMIO_HW9_OP_EN,
	_RG_LRG_LDO_VCAMIO_HW10_OP_EN,
	_RG_LRG_LDO_VCAMIO_HW11_OP_EN,
	_RG_LRG_LDO_VCAMIO_HW12_OP_EN,
	_RG_LRG_LDO_VCAMIO_HW13_OP_EN,
	_RG_LRG_LDO_VCAMIO_HW14_OP_EN,
	_RG_LRG_LDO_VCAMIO_SW_OP_EN,
	_RG_LRG_LDO_VCAMIO_OP_ENFSET,
	_RG_LRG_LDO_VCAMIO_OP_ENFCLR,
	_RG_LRG_LDO_VCAMIO_HW0_OP_CFG,
	_RG_LRG_LDO_VCAMIO_HW1_OP_CFG,
	_RG_LRG_LDO_VCAMIO_HW2_OP_CFG,
	_RG_LRG_LDO_VCAMIO_HW3_OP_CFG,
	_RG_LRG_LDO_VCAMIO_HW4_OP_CFG,
	_RG_LRG_LDO_VCAMIO_HW5_OP_CFG,
	_RG_LRG_LDO_VCAMIO_HW6_OP_CFG,
	_RG_LRG_LDO_VCAMIO_HW7_OP_CFG,
	_RG_LRG_LDO_VCAMIO_HW8_OP_CFG,
	_RG_LRG_LDO_VCAMIO_HW9_OP_CFG,
	_RG_LRG_LDO_VCAMIO_HW10_OP_CFG,
	_RG_LRG_LDO_VCAMIO_HW11_OP_CFG,
	_RG_LRG_LDO_VCAMIO_HW12_OP_CFG,
	_RG_LRG_LDO_VCAMIO_HW13_OP_CFG,
	_RG_LRG_LDO_VCAMIO_HW14_OP_CFG,
	_RG_LRG_LDO_VCAMIO_SW_OP_CFG,
	_RG_LRG_LDO_VCAMIO_OP_CFGFSET,
	_RG_LRG_LDO_VCAMIO_OP_CFGFCLR,
	_RG_LRG_LDO_VA12_EN,
	_RG_LRG_LDO_VA12_LP,
	_RG_LRG_LDO_VA12_STBTD,
	_RG_LRG_LDO_VA12_ULP,
	_RG_LRG_LDO_VA12_OCFB_EN,
	_RG_LRG_LDO_VA12_OC_SODE,
	_RG_LRG_LDO_VA12_OC_TSEL,
	_RG_LRG_LDO_VA12_DUMMY_LOAD,
	_RG_LRG_LDO_VA12_OP_SODE,
	_RG_LRG_LDO_VA12_CK_SW_SODE,
	_RG_LDA_VA12_B_EN,
	_RG_LDALVA12_B_STB,
	_RG_LDALVA12_B_LP,
	_RG_LDALVA12_L_EN,
	_RG_LDALVA12_L_STB,
	_RG_LDALVA12_OCFB_EN,
	_RG_LDALVA12_DUMMY_LOAD,
	_RG_LRG_LDO_VA12_HW0_OP_EN,
	_RG_LRG_LDO_VA12_HW1_OP_EN,
	_RG_LRG_LDO_VA12_HW2_OP_EN,
	_RG_LRG_LDO_VA12_HW3_OP_EN,
	_RG_LRG_LDO_VA12_HW4_OP_EN,
	_RG_LRG_LDO_VA12_HW5_OP_EN,
	_RG_LRG_LDO_VA12_HW6_OP_EN,
	_RG_LRG_LDO_VA12_HW7_OP_EN,
	_RG_LRG_LDO_VA12_HW8_OP_EN,
	_RG_LRG_LDO_VA12_HW9_OP_EN,
	_RG_LRG_LDO_VA12_HW10_OP_EN,
	_RG_LRG_LDO_VA12_HW11_OP_EN,
	_RG_LRG_LDO_VA12_HW12_OP_EN,
	_RG_LRG_LDO_VA12_HW13_OP_EN,
	_RG_LRG_LDO_VA12_HW14_OP_EN,
	_RG_LRG_LDO_VA12_SW_OP_EN,
	_RG_LRG_LDO_VA12_OP_ENFSET,
	_RG_LRG_LDO_VA12_OP_ENFCLR,
	_RG_LRG_LDO_VA12_HW0_OP_CFG,
	_RG_LRG_LDO_VA12_HW1_OP_CFG,
	_RG_LRG_LDO_VA12_HW2_OP_CFG,
	_RG_LRG_LDO_VA12_HW3_OP_CFG,
	_RG_LRG_LDO_VA12_HW4_OP_CFG,
	_RG_LRG_LDO_VA12_HW5_OP_CFG,
	_RG_LRG_LDO_VA12_HW6_OP_CFG,
	_RG_LRG_LDO_VA12_HW7_OP_CFG,
	_RG_LRG_LDO_VA12_HW8_OP_CFG,
	_RG_LRG_LDO_VA12_HW9_OP_CFG,
	_RG_LRG_LDO_VA12_HW10_OP_CFG,
	_RG_LRG_LDO_VA12_HW11_OP_CFG,
	_RG_LRG_LDO_VA12_HW12_OP_CFG,
	_RG_LRG_LDO_VA12_HW13_OP_CFG,
	_RG_LRG_LDO_VA12_HW14_OP_CFG,
	_RG_LRG_LDO_VA12_SW_OP_CFG,
	_RG_LRG_LDO_VA12_OP_CFGFSET,
	_RG_LRG_LDO_VA12_OP_CFGFCLR,
	_RG_LLDO_GNR2_ANA_ID,
	_RG_LLDO_GNR2_DIG_ID,
	_RG_LLDO_GNR2_ANA_MINORFREV,
	_RG_LLDO_GNR2_ANA_MAJORFREV,
	_RG_LLDO_GNR2_DIG_MINORFREV,
	_RG_LLDO_GNR2_DIG_MAJORFREV,
	_RG_LLDO_GNR2_DSNFCBS,
	_RG_LLDO_GNR2_DSNFBIX,
	_RG_LLDO_GNR2_DSNFESP,
	_RG_LLDO_GNR2_DSNFFPI,
	_RG_LRG_LDO_VAUX18_EN,
	_RG_LRG_LDO_VAUX18_LP,
	_RG_LRG_LDO_VAUX18_STBTD,
	_RG_LRG_LDO_VAUX18_ULP,
	_RG_LRG_LDO_VAUX18_OCFB_EN,
	_RG_LRG_LDO_VAUX18_OC_SODE,
	_RG_LRG_LDO_VAUX18_OC_TSEL,
	_RG_LRG_LDO_VAUX18_DUMMY_LOAD,
	_RG_LRG_LDO_VAUX18_OP_SODE,
	_RG_LRG_LDO_VAUX18_CK_SW_SODE,
	_RG_LDA_VAUX18_B_EN,
	_RG_LDALVAUX18_B_STB,
	_RG_LDALVAUX18_B_LP,
	_RG_LDALVAUX18_L_EN,
	_RG_LDALVAUX18_L_STB,
	_RG_LDALVAUX18_OCFB_EN,
	_RG_LDALVAUX18_DUMMY_LOAD,
	_RG_LRG_LDO_VAUX18_HW0_OP_EN,
	_RG_LRG_LDO_VAUX18_HW1_OP_EN,
	_RG_LRG_LDO_VAUX18_HW2_OP_EN,
	_RG_LRG_LDO_VAUX18_HW3_OP_EN,
	_RG_LRG_LDO_VAUX18_HW4_OP_EN,
	_RG_LRG_LDO_VAUX18_HW5_OP_EN,
	_RG_LRG_LDO_VAUX18_HW6_OP_EN,
	_RG_LRG_LDO_VAUX18_HW7_OP_EN,
	_RG_LRG_LDO_VAUX18_HW8_OP_EN,
	_RG_LRG_LDO_VAUX18_HW9_OP_EN,
	_RG_LRG_LDO_VAUX18_HW10_OP_EN,
	_RG_LRG_LDO_VAUX18_HW11_OP_EN,
	_RG_LRG_LDO_VAUX18_HW12_OP_EN,
	_RG_LRG_LDO_VAUX18_HW13_OP_EN,
	_RG_LRG_LDO_VAUX18_HW14_OP_EN,
	_RG_LRG_LDO_VAUX18_SW_OP_EN,
	_RG_LRG_LDO_VAUX18_OP_ENFSET,
	_RG_LRG_LDO_VAUX18_OP_ENFCLR,
	_RG_LRG_LDO_VAUX18_HW0_OP_CFG,
	_RG_LRG_LDO_VAUX18_HW1_OP_CFG,
	_RG_LRG_LDO_VAUX18_HW2_OP_CFG,
	_RG_LRG_LDO_VAUX18_HW3_OP_CFG,
	_RG_LRG_LDO_VAUX18_HW4_OP_CFG,
	_RG_LRG_LDO_VAUX18_HW5_OP_CFG,
	_RG_LRG_LDO_VAUX18_HW6_OP_CFG,
	_RG_LRG_LDO_VAUX18_HW7_OP_CFG,
	_RG_LRG_LDO_VAUX18_HW8_OP_CFG,
	_RG_LRG_LDO_VAUX18_HW9_OP_CFG,
	_RG_LRG_LDO_VAUX18_HW10_OP_CFG,
	_RG_LRG_LDO_VAUX18_HW11_OP_CFG,
	_RG_LRG_LDO_VAUX18_HW12_OP_CFG,
	_RG_LRG_LDO_VAUX18_HW13_OP_CFG,
	_RG_LRG_LDO_VAUX18_HW14_OP_CFG,
	_RG_LRG_LDO_VAUX18_SW_OP_CFG,
	_RG_LRG_LDO_VAUX18_OP_CFGFSET,
	_RG_LRG_LDO_VAUX18_OP_CFGFCLR,
	_RG_LRG_LDO_VAUD18_EN,
	_RG_LRG_LDO_VAUD18_LP,
	_RG_LRG_LDO_VAUD18_STBTD,
	_RG_LRG_LDO_VAUD18_ULP,
	_RG_LRG_LDO_VAUD18_OCFB_EN,
	_RG_LRG_LDO_VAUD18_OC_SODE,
	_RG_LRG_LDO_VAUD18_OC_TSEL,
	_RG_LRG_LDO_VAUD18_DUMMY_LOAD,
	_RG_LRG_LDO_VAUD18_OP_SODE,
	_RG_LRG_LDO_VAUD18_CK_SW_SODE,
	_RG_LDA_VAUD18_B_EN,
	_RG_LDALVAUD18_B_STB,
	_RG_LDALVAUD18_B_LP,
	_RG_LDALVAUD18_L_EN,
	_RG_LDALVAUD18_L_STB,
	_RG_LDALVAUD18_OCFB_EN,
	_RG_LDALVAUD18_DUMMY_LOAD,
	_RG_LRG_LDO_VAUD18_HW0_OP_EN,
	_RG_LRG_LDO_VAUD18_HW1_OP_EN,
	_RG_LRG_LDO_VAUD18_HW2_OP_EN,
	_RG_LRG_LDO_VAUD18_HW3_OP_EN,
	_RG_LRG_LDO_VAUD18_HW4_OP_EN,
	_RG_LRG_LDO_VAUD18_HW5_OP_EN,
	_RG_LRG_LDO_VAUD18_HW6_OP_EN,
	_RG_LRG_LDO_VAUD18_HW7_OP_EN,
	_RG_LRG_LDO_VAUD18_HW8_OP_EN,
	_RG_LRG_LDO_VAUD18_HW9_OP_EN,
	_RG_LRG_LDO_VAUD18_HW10_OP_EN,
	_RG_LRG_LDO_VAUD18_HW11_OP_EN,
	_RG_LRG_LDO_VAUD18_HW12_OP_EN,
	_RG_LRG_LDO_VAUD18_HW13_OP_EN,
	_RG_LRG_LDO_VAUD18_HW14_OP_EN,
	_RG_LRG_LDO_VAUD18_SW_OP_EN,
	_RG_LRG_LDO_VAUD18_OP_ENFSET,
	_RG_LRG_LDO_VAUD18_OP_ENFCLR,
	_RG_LRG_LDO_VAUD18_HW0_OP_CFG,
	_RG_LRG_LDO_VAUD18_HW1_OP_CFG,
	_RG_LRG_LDO_VAUD18_HW2_OP_CFG,
	_RG_LRG_LDO_VAUD18_HW3_OP_CFG,
	_RG_LRG_LDO_VAUD18_HW4_OP_CFG,
	_RG_LRG_LDO_VAUD18_HW5_OP_CFG,
	_RG_LRG_LDO_VAUD18_HW6_OP_CFG,
	_RG_LRG_LDO_VAUD18_HW7_OP_CFG,
	_RG_LRG_LDO_VAUD18_HW8_OP_CFG,
	_RG_LRG_LDO_VAUD18_HW9_OP_CFG,
	_RG_LRG_LDO_VAUD18_HW10_OP_CFG,
	_RG_LRG_LDO_VAUD18_HW11_OP_CFG,
	_RG_LRG_LDO_VAUD18_HW12_OP_CFG,
	_RG_LRG_LDO_VAUD18_HW13_OP_CFG,
	_RG_LRG_LDO_VAUD18_HW14_OP_CFG,
	_RG_LRG_LDO_VAUD18_SW_OP_CFG,
	_RG_LRG_LDO_VAUD18_OP_CFGFSET,
	_RG_LRG_LDO_VAUD18_OP_CFGFCLR,
	_RG_LRG_LDO_VIO18_EN,
	_RG_LRG_LDO_VIO18_LP,
	_RG_LRG_LDO_VIO18_STBTD,
	_RG_LRG_LDO_VIO18_ULP,
	_RG_LRG_LDO_VIO18_OCFB_EN,
	_RG_LRG_LDO_VIO18_OC_SODE,
	_RG_LRG_LDO_VIO18_OC_TSEL,
	_RG_LRG_LDO_VIO18_DUMMY_LOAD,
	_RG_LRG_LDO_VIO18_OP_SODE,
	_RG_LRG_LDO_VIO18_CK_SW_SODE,
	_RG_LDA_VIO18_B_EN,
	_RG_LDALVIO18_B_STB,
	_RG_LDALVIO18_B_LP,
	_RG_LDALVIO18_L_EN,
	_RG_LDALVIO18_L_STB,
	_RG_LDALVIO18_OCFB_EN,
	_RG_LDALVIO18_DUMMY_LOAD,
	_RG_LRG_LDO_VIO18_HW0_OP_EN,
	_RG_LRG_LDO_VIO18_HW1_OP_EN,
	_RG_LRG_LDO_VIO18_HW2_OP_EN,
	_RG_LRG_LDO_VIO18_HW3_OP_EN,
	_RG_LRG_LDO_VIO18_HW4_OP_EN,
	_RG_LRG_LDO_VIO18_HW5_OP_EN,
	_RG_LRG_LDO_VIO18_HW6_OP_EN,
	_RG_LRG_LDO_VIO18_HW7_OP_EN,
	_RG_LRG_LDO_VIO18_HW8_OP_EN,
	_RG_LRG_LDO_VIO18_HW9_OP_EN,
	_RG_LRG_LDO_VIO18_HW10_OP_EN,
	_RG_LRG_LDO_VIO18_HW11_OP_EN,
	_RG_LRG_LDO_VIO18_HW12_OP_EN,
	_RG_LRG_LDO_VIO18_HW13_OP_EN,
	_RG_LRG_LDO_VIO18_HW14_OP_EN,
	_RG_LRG_LDO_VIO18_SW_OP_EN,
	_RG_LRG_LDO_VIO18_OP_ENFSET,
	_RG_LRG_LDO_VIO18_OP_ENFCLR,
	_RG_LRG_LDO_VIO18_HW0_OP_CFG,
	_RG_LRG_LDO_VIO18_HW1_OP_CFG,
	_RG_LRG_LDO_VIO18_HW2_OP_CFG,
	_RG_LRG_LDO_VIO18_HW3_OP_CFG,
	_RG_LRG_LDO_VIO18_HW4_OP_CFG,
	_RG_LRG_LDO_VIO18_HW5_OP_CFG,
	_RG_LRG_LDO_VIO18_HW6_OP_CFG,
	_RG_LRG_LDO_VIO18_HW7_OP_CFG,
	_RG_LRG_LDO_VIO18_HW8_OP_CFG,
	_RG_LRG_LDO_VIO18_HW9_OP_CFG,
	_RG_LRG_LDO_VIO18_HW10_OP_CFG,
	_RG_LRG_LDO_VIO18_HW11_OP_CFG,
	_RG_LRG_LDO_VIO18_HW12_OP_CFG,
	_RG_LRG_LDO_VIO18_HW13_OP_CFG,
	_RG_LRG_LDO_VIO18_HW14_OP_CFG,
	_RG_LRG_LDO_VIO18_SW_OP_CFG,
	_RG_LRG_LDO_VIO18_OP_CFGFSET,
	_RG_LRG_LDO_VIO18_OP_CFGFCLR,
	_RG_LRG_LDO_VEMC_EN,
	_RG_LRG_LDO_VEMC_LP,
	_RG_LRG_LDO_VEMC_STBTD,
	_RG_LRG_LDO_VEMC_ULP,
	_RG_LRG_LDO_VEMC_OCFB_EN,
	_RG_LRG_LDO_VEMC_OC_SODE,
	_RG_LRG_LDO_VEMC_OC_TSEL,
	_RG_LRG_LDO_VEMC_DUMMY_LOAD,
	_RG_LRG_LDO_VEMC_OP_SODE,
	_RG_LRG_LDO_VEMC_CK_SW_SODE,
	_RG_LDA_VEMC_B_EN,
	_RG_LDALVEMC_B_STB,
	_RG_LDALVEMC_B_LP,
	_RG_LDALVEMC_L_EN,
	_RG_LDALVEMC_L_STB,
	_RG_LDALVEMC_OCFB_EN,
	_RG_LDALVEMC_DUMMY_LOAD,
	_RG_LRG_LDO_VEMC_HW0_OP_EN,
	_RG_LRG_LDO_VEMC_HW1_OP_EN,
	_RG_LRG_LDO_VEMC_HW2_OP_EN,
	_RG_LRG_LDO_VEMC_HW3_OP_EN,
	_RG_LRG_LDO_VEMC_HW4_OP_EN,
	_RG_LRG_LDO_VEMC_HW5_OP_EN,
	_RG_LRG_LDO_VEMC_HW6_OP_EN,
	_RG_LRG_LDO_VEMC_HW7_OP_EN,
	_RG_LRG_LDO_VEMC_HW8_OP_EN,
	_RG_LRG_LDO_VEMC_HW9_OP_EN,
	_RG_LRG_LDO_VEMC_HW10_OP_EN,
	_RG_LRG_LDO_VEMC_HW11_OP_EN,
	_RG_LRG_LDO_VEMC_HW12_OP_EN,
	_RG_LRG_LDO_VEMC_HW13_OP_EN,
	_RG_LRG_LDO_VEMC_HW14_OP_EN,
	_RG_LRG_LDO_VEMC_SW_OP_EN,
	_RG_LRG_LDO_VEMC_OP_ENFSET,
	_RG_LRG_LDO_VEMC_OP_ENFCLR,
	_RG_LRG_LDO_VEMC_HW0_OP_CFG,
	_RG_LRG_LDO_VEMC_HW1_OP_CFG,
	_RG_LRG_LDO_VEMC_HW2_OP_CFG,
	_RG_LRG_LDO_VEMC_HW3_OP_CFG,
	_RG_LRG_LDO_VEMC_HW4_OP_CFG,
	_RG_LRG_LDO_VEMC_HW5_OP_CFG,
	_RG_LRG_LDO_VEMC_HW6_OP_CFG,
	_RG_LRG_LDO_VEMC_HW7_OP_CFG,
	_RG_LRG_LDO_VEMC_HW8_OP_CFG,
	_RG_LRG_LDO_VEMC_HW9_OP_CFG,
	_RG_LRG_LDO_VEMC_HW10_OP_CFG,
	_RG_LRG_LDO_VEMC_HW11_OP_CFG,
	_RG_LRG_LDO_VEMC_HW12_OP_CFG,
	_RG_LRG_LDO_VEMC_HW13_OP_CFG,
	_RG_LRG_LDO_VEMC_HW14_OP_CFG,
	_RG_LRG_LDO_VEMC_SW_OP_CFG,
	_RG_LRG_LDO_VEMC_OP_CFGFSET,
	_RG_LRG_LDO_VEMC_OP_CFGFCLR,
	_RG_LRG_LDO_VSIM1_EN,
	_RG_LRG_LDO_VSIM1_LP,
	_RG_LRG_LDO_VSIM1_STBTD,
	_RG_LRG_LDO_VSIM1_ULP,
	_RG_LRG_LDO_VSIM1_OCFB_EN,
	_RG_LRG_LDO_VSIM1_OC_SODE,
	_RG_LRG_LDO_VSIM1_OC_TSEL,
	_RG_LRG_LDO_VSIM1_DUMMY_LOAD,
	_RG_LRG_LDO_VSIM1_OP_SODE,
	_RG_LRG_LDO_VSIM1_CK_SW_SODE,
	_RG_LDA_VSIM1_B_EN,
	_RG_LDALVSIM1_B_STB,
	_RG_LDALVSIM1_B_LP,
	_RG_LDALVSIM1_L_EN,
	_RG_LDALVSIM1_L_STB,
	_RG_LDALVSIM1_OCFB_EN,
	_RG_LDALVSIM1_DUMMY_LOAD,
	_RG_LRG_LDO_VSIM1_HW0_OP_EN,
	_RG_LRG_LDO_VSIM1_HW1_OP_EN,
	_RG_LRG_LDO_VSIM1_HW2_OP_EN,
	_RG_LRG_LDO_VSIM1_HW3_OP_EN,
	_RG_LRG_LDO_VSIM1_HW4_OP_EN,
	_RG_LRG_LDO_VSIM1_HW5_OP_EN,
	_RG_LRG_LDO_VSIM1_HW6_OP_EN,
	_RG_LRG_LDO_VSIM1_HW7_OP_EN,
	_RG_LRG_LDO_VSIM1_HW8_OP_EN,
	_RG_LRG_LDO_VSIM1_HW9_OP_EN,
	_RG_LRG_LDO_VSIM1_HW10_OP_EN,
	_RG_LRG_LDO_VSIM1_HW11_OP_EN,
	_RG_LRG_LDO_VSIM1_HW12_OP_EN,
	_RG_LRG_LDO_VSIM1_HW13_OP_EN,
	_RG_LRG_LDO_VSIM1_HW14_OP_EN,
	_RG_LRG_LDO_VSIM1_SW_OP_EN,
	_RG_LRG_LDO_VSIM1_OP_ENFSET,
	_RG_LRG_LDO_VSIM1_OP_ENFCLR,
	_RG_LRG_LDO_VSIM1_HW0_OP_CFG,
	_RG_LRG_LDO_VSIM1_HW1_OP_CFG,
	_RG_LRG_LDO_VSIM1_HW2_OP_CFG,
	_RG_LRG_LDO_VSIM1_HW3_OP_CFG,
	_RG_LRG_LDO_VSIM1_HW4_OP_CFG,
	_RG_LRG_LDO_VSIM1_HW5_OP_CFG,
	_RG_LRG_LDO_VSIM1_HW6_OP_CFG,
	_RG_LRG_LDO_VSIM1_HW7_OP_CFG,
	_RG_LRG_LDO_VSIM1_HW8_OP_CFG,
	_RG_LRG_LDO_VSIM1_HW9_OP_CFG,
	_RG_LRG_LDO_VSIM1_HW10_OP_CFG,
	_RG_LRG_LDO_VSIM1_HW11_OP_CFG,
	_RG_LRG_LDO_VSIM1_HW12_OP_CFG,
	_RG_LRG_LDO_VSIM1_HW13_OP_CFG,
	_RG_LRG_LDO_VSIM1_HW14_OP_CFG,
	_RG_LRG_LDO_VSIM1_SW_OP_CFG,
	_RG_LRG_LDO_VSIM1_OP_CFGFSET,
	_RG_LRG_LDO_VSIM1_OP_CFGFCLR,
	_RG_LRG_LDO_VSIM2_EN,
	_RG_LRG_LDO_VSIM2_LP,
	_RG_LRG_LDO_VSIM2_STBTD,
	_RG_LRG_LDO_VSIM2_ULP,
	_RG_LRG_LDO_VSIM2_OCFB_EN,
	_RG_LRG_LDO_VSIM2_OC_SODE,
	_RG_LRG_LDO_VSIM2_OC_TSEL,
	_RG_LRG_LDO_VSIM2_DUMMY_LOAD,
	_RG_LRG_LDO_VSIM2_OP_SODE,
	_RG_LRG_LDO_VSIM2_CK_SW_SODE,
	_RG_LDA_VSIM2_B_EN,
	_RG_LDALVSIM2_B_STB,
	_RG_LDALVSIM2_B_LP,
	_RG_LDALVSIM2_L_EN,
	_RG_LDALVSIM2_L_STB,
	_RG_LDALVSIM2_OCFB_EN,
	_RG_LDALVSIM2_DUMMY_LOAD,
	_RG_LRG_LDO_VSIM2_HW0_OP_EN,
	_RG_LRG_LDO_VSIM2_HW1_OP_EN,
	_RG_LRG_LDO_VSIM2_HW2_OP_EN,
	_RG_LRG_LDO_VSIM2_HW3_OP_EN,
	_RG_LRG_LDO_VSIM2_HW4_OP_EN,
	_RG_LRG_LDO_VSIM2_HW5_OP_EN,
	_RG_LRG_LDO_VSIM2_HW6_OP_EN,
	_RG_LRG_LDO_VSIM2_HW7_OP_EN,
	_RG_LRG_LDO_VSIM2_HW8_OP_EN,
	_RG_LRG_LDO_VSIM2_HW9_OP_EN,
	_RG_LRG_LDO_VSIM2_HW10_OP_EN,
	_RG_LRG_LDO_VSIM2_HW11_OP_EN,
	_RG_LRG_LDO_VSIM2_HW12_OP_EN,
	_RG_LRG_LDO_VSIM2_HW13_OP_EN,
	_RG_LRG_LDO_VSIM2_HW14_OP_EN,
	_RG_LRG_LDO_VSIM2_SW_OP_EN,
	_RG_LRG_LDO_VSIM2_OP_ENFSET,
	_RG_LRG_LDO_VSIM2_OP_ENFCLR,
	_RG_LRG_LDO_VSIM2_HW0_OP_CFG,
	_RG_LRG_LDO_VSIM2_HW1_OP_CFG,
	_RG_LRG_LDO_VSIM2_HW2_OP_CFG,
	_RG_LRG_LDO_VSIM2_HW3_OP_CFG,
	_RG_LRG_LDO_VSIM2_HW4_OP_CFG,
	_RG_LRG_LDO_VSIM2_HW5_OP_CFG,
	_RG_LRG_LDO_VSIM2_HW6_OP_CFG,
	_RG_LRG_LDO_VSIM2_HW7_OP_CFG,
	_RG_LRG_LDO_VSIM2_HW8_OP_CFG,
	_RG_LRG_LDO_VSIM2_HW9_OP_CFG,
	_RG_LRG_LDO_VSIM2_HW10_OP_CFG,
	_RG_LRG_LDO_VSIM2_HW11_OP_CFG,
	_RG_LRG_LDO_VSIM2_HW12_OP_CFG,
	_RG_LRG_LDO_VSIM2_HW13_OP_CFG,
	_RG_LRG_LDO_VSIM2_HW14_OP_CFG,
	_RG_LRG_LDO_VSIM2_SW_OP_CFG,
	_RG_LRG_LDO_VSIM2_OP_CFGFSET,
	_RG_LRG_LDO_VSIM2_OP_CFGFCLR,
	_RG_LLDO_GNR3_ANA_ID,
	_RG_LLDO_GNR3_DIG_ID,
	_RG_LLDO_GNR3_ANA_MINORFREV,
	_RG_LLDO_GNR3_ANA_MAJORFREV,
	_RG_LLDO_GNR3_DIG_MINORFREV,
	_RG_LLDO_GNR3_DIG_MAJORFREV,
	_RG_LLDO_GNR3_DSNFCBS,
	_RG_LLDO_GNR3_DSNFBIX,
	_RG_LLDO_GNR3_DSNFESP,
	_RG_LLDO_GNR3_DSNFFPI,
	_RG_LRG_LDO_VUSB_ENF0,
	_RG_LRG_LDO_VUSB_LP,
	_RG_LRG_LDO_VUSB_STBTD,
	_RG_LRG_LDO_VUSB_ULP,
	_RG_LRG_LDO_VUSB_OCFB_EN,
	_RG_LRG_LDO_VUSB_OC_SODE,
	_RG_LRG_LDO_VUSB_OC_TSEL,
	_RG_LRG_LDO_VUSB_DUMMY_LOAD,
	_RG_LRG_LDO_VUSB_OP_SODE,
	_RG_LRG_LDO_VUSB_CK_SW_SODE,
	_RG_LDA_VUSB_B_EN,
	_RG_LDALVUSB_B_STB,
	_RG_LDALVUSB_B_LP,
	_RG_LDALVUSB_L_EN,
	_RG_LDALVUSB_L_STB,
	_RG_LDALVUSB_OCFB_EN,
	_RG_LDALVUSB_DUMMY_LOAD,
	_RG_LRG_LDO_VUSB_HW0_OP_EN,
	_RG_LRG_LDO_VUSB_HW1_OP_EN,
	_RG_LRG_LDO_VUSB_HW2_OP_EN,
	_RG_LRG_LDO_VUSB_HW3_OP_EN,
	_RG_LRG_LDO_VUSB_HW4_OP_EN,
	_RG_LRG_LDO_VUSB_HW5_OP_EN,
	_RG_LRG_LDO_VUSB_HW6_OP_EN,
	_RG_LRG_LDO_VUSB_HW7_OP_EN,
	_RG_LRG_LDO_VUSB_HW8_OP_EN,
	_RG_LRG_LDO_VUSB_HW9_OP_EN,
	_RG_LRG_LDO_VUSB_HW10_OP_EN,
	_RG_LRG_LDO_VUSB_HW11_OP_EN,
	_RG_LRG_LDO_VUSB_HW12_OP_EN,
	_RG_LRG_LDO_VUSB_HW13_OP_EN,
	_RG_LRG_LDO_VUSB_HW14_OP_EN,
	_RG_LRG_LDO_VUSB_SW_OP_EN,
	_RG_LRG_LDO_VUSB_OP_ENFSET,
	_RG_LRG_LDO_VUSB_OP_ENFCLR,
	_RG_LRG_LDO_VUSB_HW0_OP_CFG,
	_RG_LRG_LDO_VUSB_HW1_OP_CFG,
	_RG_LRG_LDO_VUSB_HW2_OP_CFG,
	_RG_LRG_LDO_VUSB_HW3_OP_CFG,
	_RG_LRG_LDO_VUSB_HW4_OP_CFG,
	_RG_LRG_LDO_VUSB_HW5_OP_CFG,
	_RG_LRG_LDO_VUSB_HW6_OP_CFG,
	_RG_LRG_LDO_VUSB_HW7_OP_CFG,
	_RG_LRG_LDO_VUSB_HW8_OP_CFG,
	_RG_LRG_LDO_VUSB_HW9_OP_CFG,
	_RG_LRG_LDO_VUSB_HW10_OP_CFG,
	_RG_LRG_LDO_VUSB_HW11_OP_CFG,
	_RG_LRG_LDO_VUSB_HW12_OP_CFG,
	_RG_LRG_LDO_VUSB_HW13_OP_CFG,
	_RG_LRG_LDO_VUSB_HW14_OP_CFG,
	_RG_LRG_LDO_VUSB_SW_OP_CFG,
	_RG_LRG_LDO_VUSB_OP_CFGFSET,
	_RG_LRG_LDO_VUSB_OP_CFGFCLR,
	_RG_LRG_LDO_VUSB_ENF1,
	_RG_LRG_LDO_VRFCK_EN,
	_RG_LRG_LDO_VRFCK_LP,
	_RG_LRG_LDO_VRFCK_STBTD,
	_RG_LRG_LDO_VRFCK_ULP,
	_RG_LRG_LDO_VRFCK_OCFB_EN,
	_RG_LRG_LDO_VRFCK_OC_SODE,
	_RG_LRG_LDO_VRFCK_OC_TSEL,
	_RG_LRG_LDO_VRFCK_DUMMY_LOAD,
	_RG_LRG_LDO_VRFCK_OP_SODE,
	_RG_LRG_LDO_VRFCK_CK_SW_SODE,
	_RG_LDA_VRFCK_B_EN,
	_RG_LDALVRFCK_B_STB,
	_RG_LDALVRFCK_B_LP,
	_RG_LDALVRFCK_L_EN,
	_RG_LDALVRFCK_L_STB,
	_RG_LDALVRFCK_OCFB_EN,
	_RG_LDALVRFCK_DUMMY_LOAD,
	_RG_LRG_LDO_VRFCK_HW0_OP_EN,
	_RG_LRG_LDO_VRFCK_HW1_OP_EN,
	_RG_LRG_LDO_VRFCK_HW2_OP_EN,
	_RG_LRG_LDO_VRFCK_HW3_OP_EN,
	_RG_LRG_LDO_VRFCK_HW4_OP_EN,
	_RG_LRG_LDO_VRFCK_HW5_OP_EN,
	_RG_LRG_LDO_VRFCK_HW6_OP_EN,
	_RG_LRG_LDO_VRFCK_HW7_OP_EN,
	_RG_LRG_LDO_VRFCK_HW8_OP_EN,
	_RG_LRG_LDO_VRFCK_HW9_OP_EN,
	_RG_LRG_LDO_VRFCK_HW10_OP_EN,
	_RG_LRG_LDO_VRFCK_HW11_OP_EN,
	_RG_LRG_LDO_VRFCK_HW12_OP_EN,
	_RG_LRG_LDO_VRFCK_HW13_OP_EN,
	_RG_LRG_LDO_VRFCK_HW14_OP_EN,
	_RG_LRG_LDO_VRFCK_SW_OP_EN,
	_RG_LRG_LDO_VRFCK_OP_ENFSET,
	_RG_LRG_LDO_VRFCK_OP_ENFCLR,
	_RG_LRG_LDO_VRFCK_HW0_OP_CFG,
	_RG_LRG_LDO_VRFCK_HW1_OP_CFG,
	_RG_LRG_LDO_VRFCK_HW2_OP_CFG,
	_RG_LRG_LDO_VRFCK_HW3_OP_CFG,
	_RG_LRG_LDO_VRFCK_HW4_OP_CFG,
	_RG_LRG_LDO_VRFCK_HW5_OP_CFG,
	_RG_LRG_LDO_VRFCK_HW6_OP_CFG,
	_RG_LRG_LDO_VRFCK_HW7_OP_CFG,
	_RG_LRG_LDO_VRFCK_HW8_OP_CFG,
	_RG_LRG_LDO_VRFCK_HW9_OP_CFG,
	_RG_LRG_LDO_VRFCK_HW10_OP_CFG,
	_RG_LRG_LDO_VRFCK_HW11_OP_CFG,
	_RG_LRG_LDO_VRFCK_HW12_OP_CFG,
	_RG_LRG_LDO_VRFCK_HW13_OP_CFG,
	_RG_LRG_LDO_VRFCK_HW14_OP_CFG,
	_RG_LRG_LDO_VRFCK_SW_OP_CFG,
	_RG_LRG_LDO_VRFCK_OP_CFGFSET,
	_RG_LRG_LDO_VRFCK_OP_CFGFCLR,
	_RG_LRG_LDO_VBBCK_EN,
	_RG_LRG_LDO_VBBCK_LP,
	_RG_LRG_LDO_VBBCK_STBTD,
	_RG_LRG_LDO_VBBCK_ULP,
	_RG_LRG_LDO_VBBCK_OCFB_EN,
	_RG_LRG_LDO_VBBCK_OC_SODE,
	_RG_LRG_LDO_VBBCK_OC_TSEL,
	_RG_LRG_LDO_VBBCK_DUMMY_LOAD,
	_RG_LRG_LDO_VBBCK_OP_SODE,
	_RG_LRG_LDO_VBBCK_CK_SW_SODE,
	_RG_LDA_VBBCK_B_EN,
	_RG_LDALVBBCK_B_STB,
	_RG_LDALVBBCK_B_LP,
	_RG_LDALVBBCK_L_EN,
	_RG_LDALVBBCK_L_STB,
	_RG_LDALVBBCK_OCFB_EN,
	_RG_LDALVBBCK_DUMMY_LOAD,
	_RG_LRG_LDO_VBBCK_HW0_OP_EN,
	_RG_LRG_LDO_VBBCK_HW1_OP_EN,
	_RG_LRG_LDO_VBBCK_HW2_OP_EN,
	_RG_LRG_LDO_VBBCK_HW3_OP_EN,
	_RG_LRG_LDO_VBBCK_HW4_OP_EN,
	_RG_LRG_LDO_VBBCK_HW5_OP_EN,
	_RG_LRG_LDO_VBBCK_HW6_OP_EN,
	_RG_LRG_LDO_VBBCK_HW7_OP_EN,
	_RG_LRG_LDO_VBBCK_HW8_OP_EN,
	_RG_LRG_LDO_VBBCK_HW9_OP_EN,
	_RG_LRG_LDO_VBBCK_HW10_OP_EN,
	_RG_LRG_LDO_VBBCK_HW11_OP_EN,
	_RG_LRG_LDO_VBBCK_HW12_OP_EN,
	_RG_LRG_LDO_VBBCK_HW13_OP_EN,
	_RG_LRG_LDO_VBBCK_HW14_OP_EN,
	_RG_LRG_LDO_VBBCK_SW_OP_EN,
	_RG_LRG_LDO_VBBCK_OP_ENFSET,
	_RG_LRG_LDO_VBBCK_OP_ENFCLR,
	_RG_LRG_LDO_VBBCK_HW0_OP_CFG,
	_RG_LRG_LDO_VBBCK_HW1_OP_CFG,
	_RG_LRG_LDO_VBBCK_HW2_OP_CFG,
	_RG_LRG_LDO_VBBCK_HW3_OP_CFG,
	_RG_LRG_LDO_VBBCK_HW4_OP_CFG,
	_RG_LRG_LDO_VBBCK_HW5_OP_CFG,
	_RG_LRG_LDO_VBBCK_HW6_OP_CFG,
	_RG_LRG_LDO_VBBCK_HW7_OP_CFG,
	_RG_LRG_LDO_VBBCK_HW8_OP_CFG,
	_RG_LRG_LDO_VBBCK_HW9_OP_CFG,
	_RG_LRG_LDO_VBBCK_HW10_OP_CFG,
	_RG_LRG_LDO_VBBCK_HW11_OP_CFG,
	_RG_LRG_LDO_VBBCK_HW12_OP_CFG,
	_RG_LRG_LDO_VBBCK_HW13_OP_CFG,
	_RG_LRG_LDO_VBBCK_HW14_OP_CFG,
	_RG_LRG_LDO_VBBCK_SW_OP_CFG,
	_RG_LRG_LDO_VBBCK_OP_CFGFSET,
	_RG_LRG_LDO_VBBCK_OP_CFGFCLR,
	_RG_LRG_LDO_VBIF28_EN,
	_RG_LRG_LDO_VBIF28_LP,
	_RG_LRG_LDO_VBIF28_STBTD,
	_RG_LRG_LDO_VBIF28_ULP,
	_RG_LRG_LDO_VBIF28_OCFB_EN,
	_RG_LRG_LDO_VBIF28_OC_SODE,
	_RG_LRG_LDO_VBIF28_OC_TSEL,
	_RG_LRG_LDO_VBIF28_DUMMY_LOAD,
	_RG_LRG_LDO_VBIF28_OP_SODE,
	_RG_LRG_LDO_VBIF28_CK_SW_SODE,
	_RG_LDA_VBIF28_B_EN,
	_RG_LDALVBIF28_B_STB,
	_RG_LDALVBIF28_B_LP,
	_RG_LDALVBIF28_L_EN,
	_RG_LDALVBIF28_L_STB,
	_RG_LDALVBIF28_OCFB_EN,
	_RG_LDALVBIF28_DUMMY_LOAD,
	_RG_LRG_LDO_VBIF28_HW0_OP_EN,
	_RG_LRG_LDO_VBIF28_HW1_OP_EN,
	_RG_LRG_LDO_VBIF28_HW2_OP_EN,
	_RG_LRG_LDO_VBIF28_HW3_OP_EN,
	_RG_LRG_LDO_VBIF28_HW4_OP_EN,
	_RG_LRG_LDO_VBIF28_HW5_OP_EN,
	_RG_LRG_LDO_VBIF28_HW6_OP_EN,
	_RG_LRG_LDO_VBIF28_HW7_OP_EN,
	_RG_LRG_LDO_VBIF28_HW8_OP_EN,
	_RG_LRG_LDO_VBIF28_HW9_OP_EN,
	_RG_LRG_LDO_VBIF28_HW10_OP_EN,
	_RG_LRG_LDO_VBIF28_HW11_OP_EN,
	_RG_LRG_LDO_VBIF28_HW12_OP_EN,
	_RG_LRG_LDO_VBIF28_HW13_OP_EN,
	_RG_LRG_LDO_VBIF28_HW14_OP_EN,
	_RG_LRG_LDO_VBIF28_SW_OP_EN,
	_RG_LRG_LDO_VBIF28_OP_ENFSET,
	_RG_LRG_LDO_VBIF28_OP_ENFCLR,
	_RG_LRG_LDO_VBIF28_HW0_OP_CFG,
	_RG_LRG_LDO_VBIF28_HW1_OP_CFG,
	_RG_LRG_LDO_VBIF28_HW2_OP_CFG,
	_RG_LRG_LDO_VBIF28_HW3_OP_CFG,
	_RG_LRG_LDO_VBIF28_HW4_OP_CFG,
	_RG_LRG_LDO_VBIF28_HW5_OP_CFG,
	_RG_LRG_LDO_VBIF28_HW6_OP_CFG,
	_RG_LRG_LDO_VBIF28_HW7_OP_CFG,
	_RG_LRG_LDO_VBIF28_HW8_OP_CFG,
	_RG_LRG_LDO_VBIF28_HW9_OP_CFG,
	_RG_LRG_LDO_VBIF28_HW10_OP_CFG,
	_RG_LRG_LDO_VBIF28_HW11_OP_CFG,
	_RG_LRG_LDO_VBIF28_HW12_OP_CFG,
	_RG_LRG_LDO_VBIF28_HW13_OP_CFG,
	_RG_LRG_LDO_VBIF28_HW14_OP_CFG,
	_RG_LRG_LDO_VBIF28_SW_OP_CFG,
	_RG_LRG_LDO_VBIF28_OP_CFGFSET,
	_RG_LRG_LDO_VBIF28_OP_CFGFCLR,
	_RG_LRG_LDO_VIBR_EN,
	_RG_LRG_LDO_VIBR_LP,
	_RG_LRG_LDO_VIBR_STBTD,
	_RG_LRG_LDO_VIBR_ULP,
	_RG_LRG_LDO_VIBR_OCFB_EN,
	_RG_LRG_LDO_VIBR_OC_SODE,
	_RG_LRG_LDO_VIBR_OC_TSEL,
	_RG_LRG_LDO_VIBR_DUMMY_LOAD,
	_RG_LRG_LDO_VIBR_OP_SODE,
	_RG_LRG_LDO_VIBR_CK_SW_SODE,
	_RG_LDA_VIBR_B_EN,
	_RG_LDALVIBR_B_STB,
	_RG_LDALVIBR_B_LP,
	_RG_LDALVIBR_L_EN,
	_RG_LDALVIBR_L_STB,
	_RG_LDALVIBR_OCFB_EN,
	_RG_LDALVIBR_DUMMY_LOAD,
	_RG_LRG_LDO_VIBR_HW0_OP_EN,
	_RG_LRG_LDO_VIBR_HW1_OP_EN,
	_RG_LRG_LDO_VIBR_HW2_OP_EN,
	_RG_LRG_LDO_VIBR_HW3_OP_EN,
	_RG_LRG_LDO_VIBR_HW4_OP_EN,
	_RG_LRG_LDO_VIBR_HW5_OP_EN,
	_RG_LRG_LDO_VIBR_HW6_OP_EN,
	_RG_LRG_LDO_VIBR_HW7_OP_EN,
	_RG_LRG_LDO_VIBR_HW8_OP_EN,
	_RG_LRG_LDO_VIBR_HW9_OP_EN,
	_RG_LRG_LDO_VIBR_HW10_OP_EN,
	_RG_LRG_LDO_VIBR_HW11_OP_EN,
	_RG_LRG_LDO_VIBR_HW12_OP_EN,
	_RG_LRG_LDO_VIBR_HW13_OP_EN,
	_RG_LRG_LDO_VIBR_HW14_OP_EN,
	_RG_LRG_LDO_VIBR_SW_OP_EN,
	_RG_LRG_LDO_VIBR_OP_ENFSET,
	_RG_LRG_LDO_VIBR_OP_ENFCLR,
	_RG_LRG_LDO_VIBR_HW0_OP_CFG,
	_RG_LRG_LDO_VIBR_HW1_OP_CFG,
	_RG_LRG_LDO_VIBR_HW2_OP_CFG,
	_RG_LRG_LDO_VIBR_HW3_OP_CFG,
	_RG_LRG_LDO_VIBR_HW4_OP_CFG,
	_RG_LRG_LDO_VIBR_HW5_OP_CFG,
	_RG_LRG_LDO_VIBR_HW6_OP_CFG,
	_RG_LRG_LDO_VIBR_HW7_OP_CFG,
	_RG_LRG_LDO_VIBR_HW8_OP_CFG,
	_RG_LRG_LDO_VIBR_HW9_OP_CFG,
	_RG_LRG_LDO_VIBR_HW10_OP_CFG,
	_RG_LRG_LDO_VIBR_HW11_OP_CFG,
	_RG_LRG_LDO_VIBR_HW12_OP_CFG,
	_RG_LRG_LDO_VIBR_HW13_OP_CFG,
	_RG_LRG_LDO_VIBR_HW14_OP_CFG,
	_RG_LRG_LDO_VIBR_SW_OP_CFG,
	_RG_LRG_LDO_VIBR_OP_CFGFSET,
	_RG_LRG_LDO_VIBR_OP_CFGFCLR,
	_RG_LRG_LDO_VIO28_EN,
	_RG_LRG_LDO_VIO28_LP,
	_RG_LRG_LDO_VIO28_STBTD,
	_RG_LRG_LDO_VIO28_ULP,
	_RG_LRG_LDO_VIO28_OCFB_EN,
	_RG_LRG_LDO_VIO28_OC_SODE,
	_RG_LRG_LDO_VIO28_OC_TSEL,
	_RG_LRG_LDO_VIO28_DUMMY_LOAD,
	_RG_LRG_LDO_VIO28_OP_SODE,
	_RG_LRG_LDO_VIO28_CK_SW_SODE,
	_RG_LDA_VIO28_B_EN,
	_RG_LDALVIO28_B_STB,
	_RG_LDALVIO28_B_LP,
	_RG_LDALVIO28_L_EN,
	_RG_LDALVIO28_L_STB,
	_RG_LDALVIO28_OCFB_EN,
	_RG_LDALVIO28_DUMMY_LOAD,
	_RG_LRG_LDO_VIO28_HW0_OP_EN,
	_RG_LRG_LDO_VIO28_HW1_OP_EN,
	_RG_LRG_LDO_VIO28_HW2_OP_EN,
	_RG_LRG_LDO_VIO28_HW3_OP_EN,
	_RG_LRG_LDO_VIO28_HW4_OP_EN,
	_RG_LRG_LDO_VIO28_HW5_OP_EN,
	_RG_LRG_LDO_VIO28_HW6_OP_EN,
	_RG_LRG_LDO_VIO28_HW7_OP_EN,
	_RG_LRG_LDO_VIO28_HW8_OP_EN,
	_RG_LRG_LDO_VIO28_HW9_OP_EN,
	_RG_LRG_LDO_VIO28_HW10_OP_EN,
	_RG_LRG_LDO_VIO28_HW11_OP_EN,
	_RG_LRG_LDO_VIO28_HW12_OP_EN,
	_RG_LRG_LDO_VIO28_HW13_OP_EN,
	_RG_LRG_LDO_VIO28_HW14_OP_EN,
	_RG_LRG_LDO_VIO28_SW_OP_EN,
	_RG_LRG_LDO_VIO28_OP_ENFSET,
	_RG_LRG_LDO_VIO28_OP_ENFCLR,
	_RG_LRG_LDO_VIO28_HW0_OP_CFG,
	_RG_LRG_LDO_VIO28_HW1_OP_CFG,
	_RG_LRG_LDO_VIO28_HW2_OP_CFG,
	_RG_LRG_LDO_VIO28_HW3_OP_CFG,
	_RG_LRG_LDO_VIO28_HW4_OP_CFG,
	_RG_LRG_LDO_VIO28_HW5_OP_CFG,
	_RG_LRG_LDO_VIO28_HW6_OP_CFG,
	_RG_LRG_LDO_VIO28_HW7_OP_CFG,
	_RG_LRG_LDO_VIO28_HW8_OP_CFG,
	_RG_LRG_LDO_VIO28_HW9_OP_CFG,
	_RG_LRG_LDO_VIO28_HW10_OP_CFG,
	_RG_LRG_LDO_VIO28_HW11_OP_CFG,
	_RG_LRG_LDO_VIO28_HW12_OP_CFG,
	_RG_LRG_LDO_VIO28_HW13_OP_CFG,
	_RG_LRG_LDO_VIO28_HW14_OP_CFG,
	_RG_LRG_LDO_VIO28_SW_OP_CFG,
	_RG_LRG_LDO_VIO28_OP_CFGFSET,
	_RG_LRG_LDO_VIO28_OP_CFGFCLR,
	_RG_LLDO_GNR4_ANA_ID,
	_RG_LLDO_GNR4_DIG_ID,
	_RG_LLDO_GNR4_ANA_MINORFREV,
	_RG_LLDO_GNR4_ANA_MAJORFREV,
	_RG_LLDO_GNR4_DIG_MINORFREV,
	_RG_LLDO_GNR4_DIG_MAJORFREV,
	_RG_LLDO_GNR4_DSNFCBS,
	_RG_LLDO_GNR4_DSNFBIX,
	_RG_LLDO_GNR4_DSNFESP,
	_RG_LLDO_GNR4_DSNFFPI,
	_RG_LRG_LDO_VM18_EN,
	_RG_LRG_LDO_VM18_LP,
	_RG_LRG_LDO_VM18_STBTD,
	_RG_LRG_LDO_VM18_ULP,
	_RG_LRG_LDO_VM18_OCFB_EN,
	_RG_LRG_LDO_VM18_OC_SODE,
	_RG_LRG_LDO_VM18_OC_TSEL,
	_RG_LRG_LDO_VM18_DUMMY_LOAD,
	_RG_LRG_LDO_VM18_OP_SODE,
	_RG_LRG_LDO_VM18_CK_SW_SODE,
	_RG_LDA_VM18_B_EN,
	_RG_LDALVM18_B_STB,
	_RG_LDALVM18_B_LP,
	_RG_LDALVM18_L_EN,
	_RG_LDALVM18_L_STB,
	_RG_LDALVM18_OCFB_EN,
	_RG_LDALVM18_DUMMY_LOAD,
	_RG_LRG_LDO_VM18_HW0_OP_EN,
	_RG_LRG_LDO_VM18_HW1_OP_EN,
	_RG_LRG_LDO_VM18_HW2_OP_EN,
	_RG_LRG_LDO_VM18_HW3_OP_EN,
	_RG_LRG_LDO_VM18_HW4_OP_EN,
	_RG_LRG_LDO_VM18_HW5_OP_EN,
	_RG_LRG_LDO_VM18_HW6_OP_EN,
	_RG_LRG_LDO_VM18_HW7_OP_EN,
	_RG_LRG_LDO_VM18_HW8_OP_EN,
	_RG_LRG_LDO_VM18_HW9_OP_EN,
	_RG_LRG_LDO_VM18_HW10_OP_EN,
	_RG_LRG_LDO_VM18_HW11_OP_EN,
	_RG_LRG_LDO_VM18_HW12_OP_EN,
	_RG_LRG_LDO_VM18_HW13_OP_EN,
	_RG_LRG_LDO_VM18_HW14_OP_EN,
	_RG_LRG_LDO_VM18_SW_OP_EN,
	_RG_LRG_LDO_VM18_OP_ENFSET,
	_RG_LRG_LDO_VM18_OP_ENFCLR,
	_RG_LRG_LDO_VM18_HW0_OP_CFG,
	_RG_LRG_LDO_VM18_HW1_OP_CFG,
	_RG_LRG_LDO_VM18_HW2_OP_CFG,
	_RG_LRG_LDO_VM18_HW3_OP_CFG,
	_RG_LRG_LDO_VM18_HW4_OP_CFG,
	_RG_LRG_LDO_VM18_HW5_OP_CFG,
	_RG_LRG_LDO_VM18_HW6_OP_CFG,
	_RG_LRG_LDO_VM18_HW7_OP_CFG,
	_RG_LRG_LDO_VM18_HW8_OP_CFG,
	_RG_LRG_LDO_VM18_HW9_OP_CFG,
	_RG_LRG_LDO_VM18_HW10_OP_CFG,
	_RG_LRG_LDO_VM18_HW11_OP_CFG,
	_RG_LRG_LDO_VM18_HW12_OP_CFG,
	_RG_LRG_LDO_VM18_HW13_OP_CFG,
	_RG_LRG_LDO_VM18_HW14_OP_CFG,
	_RG_LRG_LDO_VM18_SW_OP_CFG,
	_RG_LRG_LDO_VM18_OP_CFGFSET,
	_RG_LRG_LDO_VM18_OP_CFGFCLR,
	_RG_LRG_LDO_VUFS_EN,
	_RG_LRG_LDO_VUFS_LP,
	_RG_LRG_LDO_VUFS_STBTD,
	_RG_LRG_LDO_VUFS_ULP,
	_RG_LRG_LDO_VUFS_OCFB_EN,
	_RG_LRG_LDO_VUFS_OC_SODE,
	_RG_LRG_LDO_VUFS_OC_TSEL,
	_RG_LRG_LDO_VUFS_DUMMY_LOAD,
	_RG_LRG_LDO_VUFS_OP_SODE,
	_RG_LRG_LDO_VUFS_CK_SW_SODE,
	_RG_LDA_VUFS_B_EN,
	_RG_LDALVUFS_B_STB,
	_RG_LDALVUFS_B_LP,
	_RG_LDALVUFS_L_EN,
	_RG_LDALVUFS_L_STB,
	_RG_LDALVUFS_OCFB_EN,
	_RG_LDALVUFS_DUMMY_LOAD,
	_RG_LRG_LDO_VUFS_HW0_OP_EN,
	_RG_LRG_LDO_VUFS_HW1_OP_EN,
	_RG_LRG_LDO_VUFS_HW2_OP_EN,
	_RG_LRG_LDO_VUFS_HW3_OP_EN,
	_RG_LRG_LDO_VUFS_HW4_OP_EN,
	_RG_LRG_LDO_VUFS_HW5_OP_EN,
	_RG_LRG_LDO_VUFS_HW6_OP_EN,
	_RG_LRG_LDO_VUFS_HW7_OP_EN,
	_RG_LRG_LDO_VUFS_HW8_OP_EN,
	_RG_LRG_LDO_VUFS_HW9_OP_EN,
	_RG_LRG_LDO_VUFS_HW10_OP_EN,
	_RG_LRG_LDO_VUFS_HW11_OP_EN,
	_RG_LRG_LDO_VUFS_HW12_OP_EN,
	_RG_LRG_LDO_VUFS_HW13_OP_EN,
	_RG_LRG_LDO_VUFS_HW14_OP_EN,
	_RG_LRG_LDO_VUFS_SW_OP_EN,
	_RG_LRG_LDO_VUFS_OP_ENFSET,
	_RG_LRG_LDO_VUFS_OP_ENFCLR,
	_RG_LRG_LDO_VUFS_HW0_OP_CFG,
	_RG_LRG_LDO_VUFS_HW1_OP_CFG,
	_RG_LRG_LDO_VUFS_HW2_OP_CFG,
	_RG_LRG_LDO_VUFS_HW3_OP_CFG,
	_RG_LRG_LDO_VUFS_HW4_OP_CFG,
	_RG_LRG_LDO_VUFS_HW5_OP_CFG,
	_RG_LRG_LDO_VUFS_HW6_OP_CFG,
	_RG_LRG_LDO_VUFS_HW7_OP_CFG,
	_RG_LRG_LDO_VUFS_HW8_OP_CFG,
	_RG_LRG_LDO_VUFS_HW9_OP_CFG,
	_RG_LRG_LDO_VUFS_HW10_OP_CFG,
	_RG_LRG_LDO_VUFS_HW11_OP_CFG,
	_RG_LRG_LDO_VUFS_HW12_OP_CFG,
	_RG_LRG_LDO_VUFS_HW13_OP_CFG,
	_RG_LRG_LDO_VUFS_HW14_OP_CFG,
	_RG_LRG_LDO_VUFS_SW_OP_CFG,
	_RG_LRG_LDO_VUFS_OP_CFGFSET,
	_RG_LRG_LDO_VUFS_OP_CFGFCLR,
	_RG_LLDO_GNR5_ANA_ID,
	_RG_LLDO_GNR5_DIG_ID,
	_RG_LLDO_GNR5_ANA_MINORFREV,
	_RG_LLDO_GNR5_ANA_MAJORFREV,
	_RG_LLDO_GNR5_DIG_MINORFREV,
	_RG_LLDO_GNR5_DIG_MAJORFREV,
	_RG_LLDO_GNR5_DSNFCBS,
	_RG_LLDO_GNR5_DSNFBIX,
	_RG_LLDO_GNR5_DSNFESP,
	_RG_LLDO_GNR5_DSNFFPI,
	_RG_LLDO_VSRAM0_ANA_ID,
	_RG_LLDO_VSRAM0_DIG_ID,
	_RG_LLDO_VSRAM0_ANA_MINORFREV,
	_RG_LLDO_VSRAM0_ANA_MAJORFREV,
	_RG_LLDO_VSRAM0_DIG_MINORFREV,
	_RG_LLDO_VSRAM0_DIG_MAJORFREV,
	_RG_LLDO_VSRAM0_DSNFCBS,
	_RG_LLDO_VSRAM0_DSNFBIX,
	_RG_LLDO_VSRAM0_DSNFESP,
	_RG_LLDO_VSRAM0_DSNFFPI,
	_RG_LRG_LDO_VSRAM_PROC1_EN,
	_RG_LRG_LDO_VSRAM_PROC1_LP,
	_RG_LRG_LDO_VSRAM_PROC1_STBTD,
	_RG_LRG_LDO_VSRAM_PROC1_ULP,
	_RG_LRG_LDO_VSRAM_PROC1_OCFB_EN,
	_RG_LRG_LDO_VSRAM_PROC1_OC_SODE,
	_RG_LRG_LDO_VSRAM_PROC1_OC_TSEL,
	_RG_LRG_LDO_VSRAM_PROC1_DUMMY_LOAD,
	_RG_LRG_LDO_VSRAM_PROC1_OP_SODE,
	_RG_LRG_LDO_VSRAM_PROC1_R2R_PDN_DIS,
	_RG_LRG_LDO_VSRAM_PROC1_CK_SW_SODE,
	_RG_LDA_VSRAM_PROC1_B_EN,
	_RG_LDALVSRAM_PROC1_B_STB,
	_RG_LDALVSRAM_PROC1_B_LP,
	_RG_LDALVSRAM_PROC1_L_EN,
	_RG_LDALVSRAM_PROC1_L_STB,
	_RG_LDALVSRAM_PROC1_OCFB_EN,
	_RG_LDALVSRAM_PROC1_DUMMY_LOAD,
	_RG_LDALVSRAM_PROC1_VSLEEP_SEL,
	_RG_LDALVSRAM_PROC1_R2R_PDN,
	_RG_LDALVSRAM_PROC1_TRACK_NDIS_EN,
	_RG_LRG_LDO_VSRAM_PROC1_VOSEL_SLEEP,
	_RG_LLDO_VSRAM_PROC1_WDTDBG_VOSEL,
	_RG_LDALVSRAM_PROC1_VOSEL_GRAY,
	_RG_LDALVSRAM_PROC1_VOSEL,
	_RG_LRG_LDO_VSRAM_PROC1_SFCHG_FRATE,
	_RG_LRG_LDO_VSRAM_PROC1_SFCHG_FEN,
	_RG_LRG_LDO_VSRAM_PROC1_SFCHG_RRATE,
	_RG_LRG_LDO_VSRAM_PROC1_SFCHG_REN,
	_RG_LRG_LDO_VSRAM_PROC1_DVS_TRANS_TD,
	_RG_LRG_LDO_VSRAM_PROC1_DVS_TRANS_CTRL,
	_RG_LRG_LDO_VSRAM_PROC1_DVS_TRANS_ONCE,
	_RG_LRG_LDO_VSRAM_PROC1_HW0_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC1_HW1_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC1_HW2_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC1_HW3_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC1_HW4_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC1_HW5_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC1_HW6_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC1_HW7_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC1_HW8_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC1_HW9_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC1_HW10_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC1_HW11_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC1_HW12_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC1_HW13_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC1_HW14_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC1_SW_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC1_OP_ENFSET,
	_RG_LRG_LDO_VSRAM_PROC1_OP_ENFCLR,
	_RG_LRG_LDO_VSRAM_PROC1_HW0_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC1_HW1_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC1_HW2_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC1_HW3_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC1_HW4_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC1_HW5_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC1_HW6_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC1_HW7_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC1_HW8_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC1_HW9_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC1_HW10_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC1_HW11_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC1_HW12_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC1_HW13_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC1_HW14_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC1_SW_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC1_OP_CFGFSET,
	_RG_LRG_LDO_VSRAM_PROC1_OP_CFGFCLR,
	_RG_LRG_LDO_VSRAM_PROC1_TRACK_EN,
	_RG_LRG_LDO_VSRAM_PROC1_TRACK_SODE,
	_RG_LRG_LDO_VSRAM_PROC1_VOSEL_DELTA,
	_RG_LRG_LDO_VSRAM_PROC1_VOSEL_OFFSET,
	_RG_LRG_LDO_VSRAM_PROC1_VOSEL_LB,
	_RG_LRG_LDO_VSRAM_PROC1_VOSEL_HB,
	_RG_LRG_LDO_VSRAM_PROC2_EN,
	_RG_LRG_LDO_VSRAM_PROC2_LP,
	_RG_LRG_LDO_VSRAM_PROC2_STBTD,
	_RG_LRG_LDO_VSRAM_PROC2_ULP,
	_RG_LRG_LDO_VSRAM_PROC2_OCFB_EN,
	_RG_LRG_LDO_VSRAM_PROC2_OC_SODE,
	_RG_LRG_LDO_VSRAM_PROC2_OC_TSEL,
	_RG_LRG_LDO_VSRAM_PROC2_DUMMY_LOAD,
	_RG_LRG_LDO_VSRAM_PROC2_OP_SODE,
	_RG_LRG_LDO_VSRAM_PROC2_R2R_PDN_DIS,
	_RG_LRG_LDO_VSRAM_PROC2_CK_SW_SODE,
	_RG_LDA_VSRAM_PROC2_B_EN,
	_RG_LDALVSRAM_PROC2_B_STB,
	_RG_LDALVSRAM_PROC2_B_LP,
	_RG_LDALVSRAM_PROC2_L_EN,
	_RG_LDALVSRAM_PROC2_L_STB,
	_RG_LDALVSRAM_PROC2_OCFB_EN,
	_RG_LDALVSRAM_PROC2_DUMMY_LOAD,
	_RG_LDALVSRAM_PROC2_VSLEEP_SEL,
	_RG_LDALVSRAM_PROC2_R2R_PDN,
	_RG_LDALVSRAM_PROC2_TRACK_NDIS_EN,
	_RG_LRG_LDO_VSRAM_PROC2_VOSEL_SLEEP,
	_RG_LLDO_VSRAM_PROC2_WDTDBG_VOSEL,
	_RG_LDALVSRAM_PROC2_VOSEL_GRAY,
	_RG_LDALVSRAM_PROC2_VOSEL,
	_RG_LRG_LDO_VSRAM_PROC2_SFCHG_FRATE,
	_RG_LRG_LDO_VSRAM_PROC2_SFCHG_FEN,
	_RG_LRG_LDO_VSRAM_PROC2_SFCHG_RRATE,
	_RG_LRG_LDO_VSRAM_PROC2_SFCHG_REN,
	_RG_LRG_LDO_VSRAM_PROC2_DVS_TRANS_TD,
	_RG_LRG_LDO_VSRAM_PROC2_DVS_TRANS_CTRL,
	_RG_LRG_LDO_VSRAM_PROC2_DVS_TRANS_ONCE,
	_RG_LRG_LDO_VSRAM_PROC2_HW0_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC2_HW1_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC2_HW2_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC2_HW3_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC2_HW4_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC2_HW5_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC2_HW6_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC2_HW7_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC2_HW8_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC2_HW9_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC2_HW10_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC2_HW11_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC2_HW12_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC2_HW13_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC2_HW14_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC2_SW_OP_EN,
	_RG_LRG_LDO_VSRAM_PROC2_OP_ENFSET,
	_RG_LRG_LDO_VSRAM_PROC2_OP_ENFCLR,
	_RG_LRG_LDO_VSRAM_PROC2_HW0_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC2_HW1_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC2_HW2_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC2_HW3_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC2_HW4_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC2_HW5_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC2_HW6_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC2_HW7_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC2_HW8_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC2_HW9_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC2_HW10_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC2_HW11_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC2_HW12_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC2_HW13_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC2_HW14_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC2_SW_OP_CFG,
	_RG_LRG_LDO_VSRAM_PROC2_OP_CFGFSET,
	_RG_LRG_LDO_VSRAM_PROC2_OP_CFGFCLR,
	_RG_LRG_LDO_VSRAM_PROC2_TRACK_EN,
	_RG_LRG_LDO_VSRAM_PROC2_TRACK_SODE,
	_RG_LRG_LDO_VSRAM_PROC2_VOSEL_DELTA,
	_RG_LRG_LDO_VSRAM_PROC2_VOSEL_OFFSET,
	_RG_LRG_LDO_VSRAM_PROC2_VOSEL_LB,
	_RG_LRG_LDO_VSRAM_PROC2_VOSEL_HB,
	_RG_LLDO_VSRAM1_ANA_ID,
	_RG_LLDO_VSRAM1_DIG_ID,
	_RG_LLDO_VSRAM1_ANA_MINORFREV,
	_RG_LLDO_VSRAM1_ANA_MAJORFREV,
	_RG_LLDO_VSRAM1_DIG_MINORFREV,
	_RG_LLDO_VSRAM1_DIG_MAJORFREV,
	_RG_LLDO_VSRAM1_DSNFCBS,
	_RG_LLDO_VSRAM1_DSNFBIX,
	_RG_LLDO_VSRAM1_DSNFESP,
	_RG_LLDO_VSRAM1_DSNFFPI,
	_RG_LRG_LDO_VSRAM_OTHERS_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_LP,
	_RG_LRG_LDO_VSRAM_OTHERS_STBTD,
	_RG_LRG_LDO_VSRAM_OTHERS_ULP,
	_RG_LRG_LDO_VSRAM_OTHERS_OCFB_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_OC_SODE,
	_RG_LRG_LDO_VSRAM_OTHERS_OC_TSEL,
	_RG_LRG_LDO_VSRAM_OTHERS_DUMMY_LOAD,
	_RG_LRG_LDO_VSRAM_OTHERS_OP_SODE,
	_RG_LRG_LDO_VSRAM_OTHERS_R2R_PDN_DIS,
	_RG_LRG_LDO_VSRAM_OTHERS_CK_SW_SODE,
	_RG_LDA_VSRAM_OTHERS_B_EN,
	_RG_LDALVSRAM_OTHERS_B_STB,
	_RG_LDALVSRAM_OTHERS_B_LP,
	_RG_LDALVSRAM_OTHERS_L_EN,
	_RG_LDALVSRAM_OTHERS_L_STB,
	_RG_LDALVSRAM_OTHERS_OCFB_EN,
	_RG_LDALVSRAM_OTHERS_DUMMY_LOAD,
	_RG_LDALVSRAM_OTHERS_VSLEEP_SEL,
	_RG_LDALVSRAM_OTHERS_R2R_PDN,
	_RG_LDALVSRAM_OTHERS_TRACK_NDIS_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_VOSEL_SLEEP,
	_RG_LLDO_VSRAM_OTHERS_WDTDBG_VOSEL,
	_RG_LDALVSRAM_OTHERS_VOSEL_GRAY,
	_RG_LDALVSRAM_OTHERS_VOSEL,
	_RG_LRG_LDO_VSRAM_OTHERS_SFCHG_FRATE,
	_RG_LRG_LDO_VSRAM_OTHERS_SFCHG_FEN,
	_RG_LRG_LDO_VSRAM_OTHERS_SFCHG_RRATE,
	_RG_LRG_LDO_VSRAM_OTHERS_SFCHG_REN,
	_RG_LRG_LDO_VSRAM_OTHERS_DVS_TRANS_TD,
	_RG_LRG_LDO_VSRAM_OTHERS_DVS_TRANS_CTRL,
	_RG_LRG_LDO_VSRAM_OTHERS_DVS_TRANS_ONCE,
	_RG_LRG_LDO_VSRAM_OTHERS_HW0_OP_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_HW1_OP_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_HW2_OP_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_HW3_OP_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_HW4_OP_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_HW5_OP_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_HW6_OP_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_HW7_OP_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_HW8_OP_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_HW9_OP_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_HW10_OP_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_HW11_OP_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_HW12_OP_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_HW13_OP_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_HW14_OP_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_SW_OP_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_OP_ENFSET,
	_RG_LRG_LDO_VSRAM_OTHERS_OP_ENFCLR,
	_RG_LRG_LDO_VSRAM_OTHERS_HW0_OP_CFG,
	_RG_LRG_LDO_VSRAM_OTHERS_HW1_OP_CFG,
	_RG_LRG_LDO_VSRAM_OTHERS_HW2_OP_CFG,
	_RG_LRG_LDO_VSRAM_OTHERS_HW3_OP_CFG,
	_RG_LRG_LDO_VSRAM_OTHERS_HW4_OP_CFG,
	_RG_LRG_LDO_VSRAM_OTHERS_HW5_OP_CFG,
	_RG_LRG_LDO_VSRAM_OTHERS_HW6_OP_CFG,
	_RG_LRG_LDO_VSRAM_OTHERS_HW7_OP_CFG,
	_RG_LRG_LDO_VSRAM_OTHERS_HW8_OP_CFG,
	_RG_LRG_LDO_VSRAM_OTHERS_HW9_OP_CFG,
	_RG_LRG_LDO_VSRAM_OTHERS_HW10_OP_CFG,
	_RG_LRG_LDO_VSRAM_OTHERS_HW11_OP_CFG,
	_RG_LRG_LDO_VSRAM_OTHERS_HW12_OP_CFG,
	_RG_LRG_LDO_VSRAM_OTHERS_HW13_OP_CFG,
	_RG_LRG_LDO_VSRAM_OTHERS_HW14_OP_CFG,
	_RG_LRG_LDO_VSRAM_OTHERS_SW_OP_CFG,
	_RG_LRG_LDO_VSRAM_OTHERS_OP_CFGFSET,
	_RG_LRG_LDO_VSRAM_OTHERS_OP_CFGFCLR,
	_RG_LRG_LDO_VSRAM_OTHERS_TRACK_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_TRACK_SODE,
	_RG_LRG_LDO_VSRAM_OTHERS_VOSEL_DELTA,
	_RG_LRG_LDO_VSRAM_OTHERS_VOSEL_OFFSET,
	_RG_LRG_LDO_VSRAM_OTHERS_VOSEL_LB,
	_RG_LRG_LDO_VSRAM_OTHERS_VOSEL_HB,
	_RG_LRG_LDO_VSRAM_OTHERS_SSHUB_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_SSHUB_VOSEL,
	_RG_LRG_LDO_VSRAM_OTHERS_SSHUB_SLEEP_VOSEL_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_SSHUB_VOSEL_SLEEP,
	_RG_LRG_LDO_VSRAM_OTHERS_BT_LP_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_BT_LP_VOSEL,
	_RG_LRG_LDO_VSRAM_OTHERS_SPI_EN,
	_RG_LRG_LDO_VSRAM_OTHERS_SPI_VOSEL,
	_RG_LRG_LDO_VSRAM_MD_EN,
	_RG_LRG_LDO_VSRAM_MD_LP,
	_RG_LRG_LDO_VSRAM_MD_STBTD,
	_RG_LRG_LDO_VSRAM_MD_ULP,
	_RG_LRG_LDO_VSRAM_MD_OCFB_EN,
	_RG_LRG_LDO_VSRAM_MD_OC_SODE,
	_RG_LRG_LDO_VSRAM_MD_OC_TSEL,
	_RG_LRG_LDO_VSRAM_MD_DUMMY_LOAD,
	_RG_LRG_LDO_VSRAM_MD_OP_SODE,
	_RG_LRG_LDO_VSRAM_MD_R2R_PDN_DIS,
	_RG_LRG_LDO_VSRAM_MD_CK_SW_SODE,
	_RG_LDA_VSRAM_MD_B_EN,
	_RG_LDALVSRAM_MD_B_STB,
	_RG_LDALVSRAM_MD_B_LP,
	_RG_LDALVSRAM_MD_L_EN,
	_RG_LDALVSRAM_MD_L_STB,
	_RG_LDALVSRAM_MD_OCFB_EN,
	_RG_LDALVSRAM_MD_DUMMY_LOAD,
	_RG_LDALVSRAM_MD_VSLEEP_SEL,
	_RG_LDALVSRAM_MD_R2R_PDN,
	_RG_LDALVSRAM_MD_TRACK_NDIS_EN,
	_RG_LRG_LDO_VSRAM_MD_VOSEL_SLEEP,
	_RG_LLDO_VSRAM_MD_WDTDBG_VOSEL,
	_RG_LDALVSRAM_MD_VOSEL_GRAY,
	_RG_LDALVSRAM_MD_VOSEL,
	_RG_LRG_LDO_VSRAM_MD_SFCHG_FRATE,
	_RG_LRG_LDO_VSRAM_MD_SFCHG_FEN,
	_RG_LRG_LDO_VSRAM_MD_SFCHG_RRATE,
	_RG_LRG_LDO_VSRAM_MD_SFCHG_REN,
	_RG_LRG_LDO_VSRAM_MD_DVS_TRANS_TD,
	_RG_LRG_LDO_VSRAM_MD_DVS_TRANS_CTRL,
	_RG_LRG_LDO_VSRAM_MD_DVS_TRANS_ONCE,
	_RG_LRG_LDO_VSRAM_MD_HW0_OP_EN,
	_RG_LRG_LDO_VSRAM_MD_HW1_OP_EN,
	_RG_LRG_LDO_VSRAM_MD_HW2_OP_EN,
	_RG_LRG_LDO_VSRAM_MD_HW3_OP_EN,
	_RG_LRG_LDO_VSRAM_MD_HW4_OP_EN,
	_RG_LRG_LDO_VSRAM_MD_HW5_OP_EN,
	_RG_LRG_LDO_VSRAM_MD_HW6_OP_EN,
	_RG_LRG_LDO_VSRAM_MD_HW7_OP_EN,
	_RG_LRG_LDO_VSRAM_MD_HW8_OP_EN,
	_RG_LRG_LDO_VSRAM_MD_HW9_OP_EN,
	_RG_LRG_LDO_VSRAM_MD_HW10_OP_EN,
	_RG_LRG_LDO_VSRAM_MD_HW11_OP_EN,
	_RG_LRG_LDO_VSRAM_MD_HW12_OP_EN,
	_RG_LRG_LDO_VSRAM_MD_HW13_OP_EN,
	_RG_LRG_LDO_VSRAM_MD_HW14_OP_EN,
	_RG_LRG_LDO_VSRAM_MD_SW_OP_EN,
	_RG_LRG_LDO_VSRAM_MD_OP_ENFSET,
	_RG_LRG_LDO_VSRAM_MD_OP_ENFCLR,
	_RG_LRG_LDO_VSRAM_MD_HW0_OP_CFG,
	_RG_LRG_LDO_VSRAM_MD_HW1_OP_CFG,
	_RG_LRG_LDO_VSRAM_MD_HW2_OP_CFG,
	_RG_LRG_LDO_VSRAM_MD_HW3_OP_CFG,
	_RG_LRG_LDO_VSRAM_MD_HW4_OP_CFG,
	_RG_LRG_LDO_VSRAM_MD_HW5_OP_CFG,
	_RG_LRG_LDO_VSRAM_MD_HW6_OP_CFG,
	_RG_LRG_LDO_VSRAM_MD_HW7_OP_CFG,
	_RG_LRG_LDO_VSRAM_MD_HW8_OP_CFG,
	_RG_LRG_LDO_VSRAM_MD_HW9_OP_CFG,
	_RG_LRG_LDO_VSRAM_MD_HW10_OP_CFG,
	_RG_LRG_LDO_VSRAM_MD_HW11_OP_CFG,
	_RG_LRG_LDO_VSRAM_MD_HW12_OP_CFG,
	_RG_LRG_LDO_VSRAM_MD_HW13_OP_CFG,
	_RG_LRG_LDO_VSRAM_MD_HW14_OP_CFG,
	_RG_LRG_LDO_VSRAM_MD_SW_OP_CFG,
	_RG_LRG_LDO_VSRAM_MD_OP_CFGFSET,
	_RG_LRG_LDO_VSRAM_MD_OP_CFGFCLR,
	_RG_LRG_LDO_VSRAM_MD_TRACK_EN,
	_RG_LRG_LDO_VSRAM_MD_TRACK_SODE,
	_RG_LRG_LDO_VSRAM_MD_VOSEL_DELTA,
	_RG_LRG_LDO_VSRAM_MD_VOSEL_OFFSET,
	_RG_LRG_LDO_VSRAM_MD_VOSEL_LB,
	_RG_LRG_LDO_VSRAM_MD_VOSEL_HB,
	_RG_LLDO_ANA0_ANA_ID,
	_RG_LLDO_ANA0_DIG_ID,
	_RG_LLDO_ANA0_ANA_MINORFREV,
	_RG_LLDO_ANA0_ANA_MAJORFREV,
	_RG_LLDO_ANA0_DIG_MINORFREV,
	_RG_LLDO_ANA0_DIG_MAJORFREV,
	_RG_LLDO_ANA0_DSNFCBS,
	_RG_LLDO_ANA0_DSNFBIX,
	_RG_LLDO_ANA0_DSNFESP,
	_RG_LLDO_ANA0_DSNFFPI,
	_RG_LRG_VFE28_VOCAL,
	_RG_LRG_VFE28_VOSEL,
	_RG_LRG_VFE28_NDIS_EN,
	_RG_LRG_VFE28_RSVF1,
	_RG_LRG_VFE28_OC_LP_EN,
	_RG_LRG_VFE28_ULP_IQFCLAMP_EN,
	_RG_LRG_VFE28_ULP_BIASX2_EN,
	_RG_LRG_VFE28_MEASURE_FT_EN,
	_RG_LRGS_VFE28_OC_STATUS,
	_RG_LRG_VAUX18_VOCAL,
	_RG_LRG_VAUX18_VOSEL,
	_RG_LRG_VAUX18_NDIS_EN,
	_RG_LRG_VAUX18_RSVF1,
	_RG_LRG_VAUX18_OC_LP_EN,
	_RG_LRG_VAUX18_ULP_IQFCLAMP_EN,
	_RG_LRG_VAUX18_ULP_BIASX2_EN,
	_RG_LRG_VAUX18_MEASURE_FT_EN,
	_RG_LRGS_VAUX18_OC_STATUS,
	_RG_LRG_VUSB_VOCAL,
	_RG_LRG_VUSB_VOSEL,
	_RG_LRG_VUSB_NDIS_EN,
	_RG_LRG_VUSB_RSVF1,
	_RG_LRG_VUSB_OC_LP_EN,
	_RG_LRG_VUSB_ULP_IQFCLAMP_EN,
	_RG_LRG_VUSB_ULP_BIASX2_EN,
	_RG_LRG_VUSB_MEASURE_FT_EN,
	_RG_LRGS_VUSB_OC_STATUS,
	_RG_LRG_VBIF28_VOCAL,
	_RG_LRG_VBIF28_VOSEL,
	_RG_LRG_VBIF28_NDIS_EN,
	_RG_LRG_VBIF28_RSVF1,
	_RG_LRG_VBIF28_OC_LP_EN,
	_RG_LRG_VBIF28_ULP_IQFCLAMP_EN,
	_RG_LRG_VBIF28_ULP_BIASX2_EN,
	_RG_LRG_VBIF28_MEASURE_FT_EN,
	_RG_LRGS_VBIF28_OC_STATUS,
	_RG_LRG_VCN33_1_VOCAL,
	_RG_LRG_VCN33_1_VOSEL,
	_RG_LRG_VCN33_1_NDIS_EN,
	_RG_LRG_VCN33_1_RSVF0,
	_RG_LRG_VCN33_1_RSVF1,
	_RG_LRG_VCN33_1_OC_LP_EN,
	_RG_LRG_VCN33_1_ULP_IQFCLAMP_EN,
	_RG_LRG_VCN33_1_ULP_BIASX2_EN,
	_RG_LRG_VCN33_1_MEASURE_FT_EN,
	_RG_LRGS_VCN33_1_OC_STATUS,
	_RG_LRG_VCN33_2_VOCAL,
	_RG_LRG_VCN33_2_VOSEL,
	_RG_LRG_VCN33_2_NDIS_EN,
	_RG_LRG_VCN33_2_RSVF0,
	_RG_LRG_VCN33_2_RSVF1,
	_RG_LRG_VCN33_2_OC_LP_EN,
	_RG_LRG_VCN33_2_ULP_IQFCLAMP_EN,
	_RG_LRG_VCN33_2_ULP_BIASX2_EN,
	_RG_LRG_VCN33_2_MEASURE_FT_EN,
	_RG_LRGS_VCN33_2_OC_STATUS,
	_RG_LRG_VEMC_NDIS_EN,
	_RG_LRG_VEMC_RSVF0,
	_RG_LRG_VEMC_RSVF1,
	_RG_LRG_VEMC_OC_LP_EN,
	_RG_LRG_VEMC_ULP_IQFCLAMP_EN,
	_RG_LRG_VEMC_ULP_BIASX2_EN,
	_RG_LRG_VEMC_MEASURE_FT_EN,
	_RG_LRGS_VEMC_OC_STATUS,
	_RG_LRG_VSIM1_VOCAL,
	_RG_LRG_VSIM1_VOSEL,
	_RG_LRG_VSIM1_NDIS_EN,
	_RG_LRG_VSIM1_RSVF1,
	_RG_LRG_VSIM1_OC_LP_EN,
	_RG_LRG_VSIM1_ULP_IQFCLAMP_EN,
	_RG_LRG_VSIM1_ULP_BIASX2_EN,
	_RG_LRG_VSIM1_MEASURE_FT_EN,
	_RG_LRGS_VSIM1_OC_STATUS,
	_RG_LRG_VSIM2_VOCAL,
	_RG_LRG_VSIM2_VOSEL,
	_RG_LRG_VSIM2_NDIS_EN,
	_RG_LRG_VSIM2_RSVF1,
	_RG_LRG_VSIM2_OC_LP_EN,
	_RG_LRG_VSIM2_ULP_IQFCLAMP_EN,
	_RG_LRG_VSIM2_ULP_BIASX2_EN,
	_RG_LRG_VSIM2_MEASURE_FT_EN,
	_RG_LRGS_VSIM2_OC_STATUS,
	_RG_LRG_VIO28_VOCAL,
	_RG_LRG_VIO28_VOSEL,
	_RG_LRG_VIO28_NDIS_EN,
	_RG_LRG_VIO28_RSVF1,
	_RG_LRG_VIO28_OC_LP_EN,
	_RG_LRG_VIO28_ULP_IQFCLAMP_EN,
	_RG_LRG_VIO28_ULP_BIASX2_EN,
	_RG_LRG_VIO28_MEASURE_FT_EN,
	_RG_LRGS_VIO28_OC_STATUS,
	_RG_LRG_VIBR_VOCAL,
	_RG_LRG_VIBR_VOSEL,
	_RG_LRG_VIBR_NDIS_EN,
	_RG_LRG_VIBR_RSVF1,
	_RG_LRG_VIBR_OC_LP_EN,
	_RG_LRG_VIBR_ULP_IQFCLAMP_EN,
	_RG_LRG_VIBR_ULP_BIASX2_EN,
	_RG_LRG_VIBR_MEASURE_FT_EN,
	_RG_LRGS_VIBR_OC_STATUS,
	_RG_LRG_ADLDO_RSV,
	_RG_LRG_VA12_NDIS_EN,
	_RG_LRG_VA12_RSVF1,
	_RG_LRG_VA12_OC_LP_EN,
	_RG_LRG_VA12_ULP_IQFCLAMP_EN,
	_RG_LRG_VA12_ULP_BIASX2_EN,
	_RG_LRG_VA12_MEASURE_FT_EN,
	_RG_LRGS_VA12_OC_STATUS,
	_RG_LLDO_ANA0_ELR_LEN,
	_RG_LRG_VFE28_VOTRIM,
	_RG_LRG_VAUX18_VOTRIM,
	_RG_LRG_VUSB_VOTRIM,
	_RG_LRG_VBIF28_VOTRIM,
	_RG_LRG_VCN33_1_VOTRIM,
	_RG_LRG_VCN33_1_OC_TRIM,
	_RG_LRG_VCN33_2_VOTRIM,
	_RG_LRG_VCN33_2_OC_TRIM,
	_RG_LRG_VEMC_OC_TRIM,
	_RG_LRG_VSIM1_VOTRIM,
	_RG_LRG_VSIM1_OC_TRIM,
	_RG_LRG_VSIM2_VOTRIM,
	_RG_LRG_VSIM2_OC_TRIM,
	_RG_LRG_VIO28_VOTRIM,
	_RG_LRG_VIBR_VOTRIM,
	_RG_LRG_VIBR_OC_TRIM,
	_RG_LRG_VRTC28_BIAS_SEL,
	_RG_LRG_VA12_VOTRIM,
	_RG_LRG_VA12_VOCAL,
	_RG_LRG_VA12_VOSEL,
	_RG_LLDO_ANA1_ANA_ID,
	_RG_LLDO_ANA1_DIG_ID,
	_RG_LLDO_ANA1_ANA_MINORFREV,
	_RG_LLDO_ANA1_ANA_MAJORFREV,
	_RG_LLDO_ANA1_DIG_MINORFREV,
	_RG_LLDO_ANA1_DIG_MAJORFREV,
	_RG_LLDO_ANA1_DSNFCBS,
	_RG_LLDO_ANA1_DSNFBIX,
	_RG_LLDO_ANA1_DSNFESP,
	_RG_LLDO_ANA1_DSNFFPI,
	_RG_LRG_VRF18_VOCAL,
	_RG_LRG_VRF18_VOSEL,
	_RG_LRG_VRF18_NDIS_EN,
	_RG_LRG_VRF18_RSVF0,
	_RG_LRG_VRF18_RSVF1,
	_RG_LRG_VRF18_OC_LP_EN,
	_RG_LRG_VRF18_ULP_IQFCLAMP_EN,
	_RG_LRG_VRF18_ULP_BIASX2_EN,
	_RG_LRG_VRF18_MEASURE_FT_EN,
	_RG_LRGS_VRF18_OC_STATUS,
	_RG_LRG_VEFUSE_VOCAL,
	_RG_LRG_VEFUSE_VOSEL,
	_RG_LRG_VEFUSE_NDIS_EN,
	_RG_LRG_VEFUSE_RSVF1,
	_RG_LRG_VEFUSE_OC_LP_EN,
	_RG_LRG_VEFUSE_ULP_IQFCLAMP_EN,
	_RG_LRG_VEFUSE_ULP_BIASX2_EN,
	_RG_LRG_VEFUSE_MEASURE_FT_EN,
	_RG_LRGS_VEFUSE_OC_STATUS,
	_RG_LRG_VCN18_VOCAL,
	_RG_LRG_VCN18_VOSEL,
	_RG_LRG_VCN18_NDIS_EN,
	_RG_LRG_VCN18_RSVF1,
	_RG_LRG_VCN18_OC_LP_EN,
	_RG_LRG_VCN18_ULP_IQFCLAMP_EN,
	_RG_LRG_VCN18_ULP_BIASX2_EN,
	_RG_LRG_VCN18_MEASURE_FT_EN,
	_RG_LRGS_VCN18_OC_STATUS,
	_RG_LRG_VCAMIO_VOCAL,
	_RG_LRG_VCAMIO_VOSEL,
	_RG_LRG_VCAMIO_NDIS_EN,
	_RG_LRG_VCAMIO_RSVF1,
	_RG_LRG_VCAMIO_OC_LP_EN,
	_RG_LRG_VCAMIO_ULP_IQFCLAMP_EN,
	_RG_LRG_VCAMIO_ULP_BIASX2_EN,
	_RG_LRG_VCAMIO_MEASURE_FT_EN,
	_RG_LRGS_VCAMIO_OC_STATUS,
	_RG_LRG_VAUD18_VOCAL,
	_RG_LRG_VAUD18_VOSEL,
	_RG_LRG_VAUD18_NDIS_EN,
	_RG_LRG_VAUD18_RSVF1,
	_RG_LRG_VAUD18_OC_LP_EN,
	_RG_LRG_VAUD18_ULP_IQFCLAMP_EN,
	_RG_LRG_VAUD18_ULP_BIASX2_EN,
	_RG_LRG_VAUD18_MEASURE_FT_EN,
	_RG_LRGS_VAUD18_OC_STATUS,
	_RG_LRG_VIO18_VOCAL,
	_RG_LRG_VIO18_VOSEL,
	_RG_LRG_VIO18_NDIS_EN,
	_RG_LRG_VIO18_RSVF1,
	_RG_LRG_VIO18_OC_LP_EN,
	_RG_LRG_VIO18_ULP_IQFCLAMP_EN,
	_RG_LRG_VIO18_ULP_BIASX2_EN,
	_RG_LRG_VIO18_MEASURE_FT_EN,
	_RG_LRGS_VIO18_OC_STATUS,
	_RG_LRG_VM18_VOCAL,
	_RG_LRG_VM18_VOSEL,
	_RG_LRG_VM18_NDIS_EN,
	_RG_LRG_VM18_RSVF1,
	_RG_LRG_VM18_OC_LP_EN,
	_RG_LRG_VM18_ULP_IQFCLAMP_EN,
	_RG_LRG_VM18_ULP_BIASX2_EN,
	_RG_LRG_VM18_MEASURE_FT_EN,
	_RG_LRGS_VM18_OC_STATUS,
	_RG_LRG_VUFS_VOCAL,
	_RG_LRG_VUFS_VOSEL,
	_RG_LRG_VUFS_NDIS_EN,
	_RG_LRG_VUFS_RSVF1,
	_RG_LRG_VUFS_OC_LP_EN,
	_RG_LRG_VUFS_ULP_IQFCLAMP_EN,
	_RG_LRG_VUFS_ULP_BIASX2_EN,
	_RG_LRG_VUFS_MEASURE_FT_EN,
	_RG_LRGS_VUFS_OC_STATUS,
	_RG_LRG_SLDO20_RSV,
	_RG_LRG_VRF12_VOCAL,
	_RG_LRG_VRF12_VOSEL,
	_RG_LRG_VRF12_NDIS_EN,
	_RG_LRG_VRF12_RSVF0,
	_RG_LRG_VRF12_RSVF1,
	_RG_LRG_VRF12_OC_LP_EN,
	_RG_LRG_VRF12_ULP_IQFCLAMP_EN,
	_RG_LRG_VRF12_ULP_BIASX2_EN,
	_RG_LRG_VRF12_MEASURE_FT_EN,
	_RG_LRGS_VRF12_OC_STATUS,
	_RG_LRG_VCN13_VOCAL,
	_RG_LRG_VCN13_VOSEL,
	_RG_LRG_VCN13_NDIS_EN,
	_RG_LRG_VCN13_RSVF0,
	_RG_LRG_VCN13_RSVF1,
	_RG_LRG_VCN13_OC_LP_EN,
	_RG_LRG_VCN13_ULP_IQFCLAMP_EN,
	_RG_LRG_VCN13_ULP_BIASX2_EN,
	_RG_LRG_VCN13_MEASURE_FT_EN,
	_RG_LRGS_VCN13_OC_STATUS,
	_RG_LRG_VA09_NDIS_EN,
	_RG_LRG_VA09_RSVF1,
	_RG_LRG_VA09_OC_LP_EN,
	_RG_LRG_VA09_ULP_IQFCLAMP_EN,
	_RG_LRG_VA09_ULP_BIASX2_EN,
	_RG_LRG_VA09_MEASURE_FT_EN,
	_RG_LRGS_VA09_OC_STATUS,
	_RG_LRG_VSRAM_PROC1_NDIS_EN,
	_RG_LRG_VSRAM_PROC1_NDIS_PLCUR,
	_RG_LRG_VSRAM_PROC1_OC_LP_EN,
	_RG_LRG_VSRAM_PROC1_RSVFH,
	_RG_LRG_VSRAM_PROC1_RSVFL,
	_RG_LRG_VSRAM_PROC1_ULP_IQFCLAMP_EN,
	_RG_LRG_VSRAM_PROC1_ULP_BIASX2_EN,
	_RG_LRG_VSRAM_PROC1_MEASURE_FT_EN,
	_RG_LRGS_VSRAM_PROC1_OC_STATUS,
	_RG_LRG_VSRAM_PROC2_NDIS_EN,
	_RG_LRG_VSRAM_PROC2_NDIS_PLCUR,
	_RG_LRG_VSRAM_PROC2_OC_LP_EN,
	_RG_LRG_VSRAM_PROC2_RSVFH,
	_RG_LRG_VSRAM_PROC2_RSVFL,
	_RG_LRG_VSRAM_PROC2_ULP_IQFCLAMP_EN,
	_RG_LRG_VSRAM_PROC2_ULP_BIASX2_EN,
	_RG_LRG_VSRAM_PROC2_MEASURE_FT_EN,
	_RG_LRGS_VSRAM_PROC2_OC_STATUS,
	_RG_LRG_VSRAM_OTHERS_NDIS_EN,
	_RG_LRG_VSRAM_OTHERS_NDIS_PLCUR,
	_RG_LRG_VSRAM_OTHERS_OC_LP_EN,
	_RG_LRG_VSRAM_OTHERS_RSVFH,
	_RG_LRG_VSRAM_OTHERS_RSVFL,
	_RG_LRG_VSRAM_OTHERS_ULP_IQFCLAMP_EN,
	_RG_LRG_VSRAM_OTHERS_ULP_BIASX2_EN,
	_RG_LRG_VSRAM_OTHERS_MEASURE_FT_EN,
	_RG_LRGS_VSRAM_OTHERS_OC_STATUS,
	_RG_LRG_VSRAM_MD_NDIS_EN,
	_RG_LRG_VSRAM_MD_NDIS_PLCUR,
	_RG_LRG_VSRAM_MD_OC_LP_EN,
	_RG_LRG_VSRAM_MD_RSVFH,
	_RG_LRG_VSRAM_MD_RSVFL,
	_RG_LRG_VSRAM_MD_ULP_IQFCLAMP_EN,
	_RG_LRG_VSRAM_MD_ULP_BIASX2_EN,
	_RG_LRG_VSRAM_MD_MEASURE_FT_EN,
	_RG_LRGS_VSRAM_MD_OC_STATUS,
	_RG_LRG_SLDO14_RSV,
	_RG_LLDO_ANA1_ELR_LEN,
	_RG_LRG_VRF18_VOTRIM,
	_RG_LRG_VEFUSE_VOTRIM,
	_RG_LRG_VCN18_VOTRIM,
	_RG_LRG_VCN18_OC_TRIM,
	_RG_LRG_VCAMIO_VOTRIM,
	_RG_LRG_VAUD18_VOTRIM,
	_RG_LRG_VIO18_VOTRIM,
	_RG_LRG_VM18_VOTRIM,
	_RG_LRG_VUFS_VOTRIM,
	_RG_LRG_VUFS_OC_TRIM,
	_RG_LRG_VRF12_VOTRIM,
	_RG_LRG_VCN13_VOTRIM,
	_RG_LRG_VA09_VOTRIM,
	_RG_LRG_VA09_VOCAL,
	_RG_LRG_VA09_VOSEL,
	_RG_LLDO_ANA2_ANA_ID,
	_RG_LLDO_ANA2_DIG_ID,
	_RG_LLDO_ANA2_ANA_MINORFREV,
	_RG_LLDO_ANA2_ANA_MAJORFREV,
	_RG_LLDO_ANA2_DIG_MINORFREV,
	_RG_LLDO_ANA2_DIG_MAJORFREV,
	_RG_LLDO_ANA2_DSNFCBS,
	_RG_LLDO_ANA2_DSNFBIX,
	_RG_LLDO_ANA2_DSNFESP,
	_RG_LLDO_ANA2_DSNFFPI,
	_RG_LRG_VXO22_VOCAL,
	_RG_LRG_VXO22_VOSEL,
	_RG_LRG_VXO22_RSVF1,
	_RG_LRG_VXO22_OC_LP_EN,
	_RG_LRG_VXO22_ULP_IQFCLAMP_EN,
	_RG_LRG_VXO22_ULP_BIASX2_EN,
	_RG_LRG_VXO22_MEASURE_FT_EN,
	_RG_LRGS_VXO22_OC_STATUS,
	_RG_LRG_VRFCK_VOCAL,
	_RG_LRG_VRFCK_VOSEL,
	_RG_LRG_VRFCK_OP_CUR_EN,
	_RG_LRG_VRFCK_RSVF1,
	_RG_LRG_VRFCK_OC_LP_EN,
	_RG_LRG_VRFCK_ULP_IQFCLAMP_EN,
	_RG_LRG_VRFCK_ULP_BIASX2_EN,
	_RG_LRG_VRFCK_SEASURE_FT_EN,
	_RG_LRG_VRFCK_CAS_CSEL,
	_RG_LRG_VRFCK_CAS_ISEL,
	_RG_LRG_VRFCK_CAS_RSEL,
	_RG_LRG_VRFCK_CAS_STB,
	_RG_LRGS_VRFCK_OC_STATUS,
	_RG_LRG_VRFCK_1_VOCAL,
	_RG_LRG_VRFCK_1_VOSEL,
	_RG_LRG_VRFCK_1_RSVF1,
	_RG_LRG_VRFCK_1_OC_LP_EN,
	_RG_LRG_VRFCK_1_ULP_IQFCLAMP_EN,
	_RG_LRG_VRFCK_1_ULP_BIASX2_EN,
	_RG_LRG_VRFCK_1_MEASURE_FT_EN,
	_RG_LRGS_VRFCK_1_OC_STATUS,
	_RG_LRG_VBBCK_VOSEL,
	_RG_LRG_VBBCK_OP_CUR_EN,
	_RG_LRG_VBBCK_RSVF1,
	_RG_LRG_VBBCK_OC_LP_EN,
	_RG_LRG_VBBCK_MEASURE_FT_EN,
	_RG_LRGS_VBBCK_OC_STATUS,
	_RG_LLDO_ANA2_ELR_LEN,
	_RG_LRG_VXO22_VOTRIM,
	_RG_LRG_VXO22_NDIS_EN,
	_RG_LRG_VRFCK_VOTRIM,
	_RG_LRG_VRFCK_HV_EN,
	_RG_LRG_VRFCK_CAS_EN,
	_RG_LRG_VRFCK_NDIS_EN,
	_RG_LRG_VRFCK_1_VOTRIM,
	_RG_LRG_VRFCK_1_NDIS_EN,
	_RG_LRG_VBBCK_HV_EN,
	_RG_LRG_VBBCK_NDIS_EN,
	_RG_LDUMMYLOAD_ANA_ID,
	_RG_LDUMMYLOAD_DIG_ID,
	_RG_LDUMMYLOAD_ANA_MINORFREV,
	_RG_LDUMMYLOAD_ANA_MAJORFREV,
	_RG_LDUMMYLOAD_DIG_MINORFREV,
	_RG_LDUMMYLOAD_DIG_MAJORFREV,
	_RG_LDUMMYLOAD_DSNFCBS,
	_RG_LDUMMYLOAD_DSNFBIX,
	_RG_LDUMMYLOAD_DSNFESP,
	_RG_LDUMMYLOAD_DSNFFPI,
	_RG_LRG_ISINK_TRIM_EN,
	_RG_LRG_ISINK_TRIM_SEL,
	_RG_LRG_ISINK_RSV,
	_RG_LRG_ISINK0_CHOP_EN,
	_RG_LRG_ISINK1_CHOP_EN,
	_RG_LRG_ISINK0_DOUBLE,
	_RG_LRG_ISINK1_DOUBLE,
	_RG_LISINK0_RSV1,
	_RG_LISINK0_RSV0,
	_RG_LISINK_CH0_STEP,
	_RG_LISINK1_RSV1,
	_RG_LISINK1_RSV0,
	_RG_LISINK_CH1_STEP,
	_RG_LAD_ISINK0_STATUS,
	_RG_LAD_ISINK1_STATUS,
	_RG_LISINK_CH1_EN,
	_RG_LISINK_CH0_EN,
	_RG_LISINK_CHOP1_EN,
	_RG_LISINK_CHOP0_EN,
	_RG_LISINK_CH1_BIAS_EN,
	_RG_LISINK_CH0_BIAS_EN,
	_RG_LDUMMYLOAD_ELR_LEN,
	_RG_LRG_ISINK_TRIM_BIAS,
	_RG_LAUD_TOP_ANA_ID,
	_RG_LAUD_TOP_DIG_ID,
	_RG_LAUD_TOP_ANA_MINORFREV,
	_RG_LAUD_TOP_ANA_MAJORFREV,
	_RG_LAUD_TOP_DIG_MINORFREV,
	_RG_LAUD_TOP_DIG_MAJORFREV,
	_RG_LAUD_TOP_CBS,
	_RG_LAUD_TOP_BIX,
	_RG_LAUD_TOP_ESP,
	_RG_LAUD_TOP_FPI,
	_RG_LAUD_TOP_CLK_OFFSET,
	_RG_LAUD_TOP_RST_OFFSET,
	_RG_LAUD_TOP_INT_OFFSET,
	_RG_LAUD_TOP_INT_LEN,
	_RG_LRG_ACCDET_CK_PDN,
	_RG_LRG_AUD_CK_PDN,
	_RG_LRG_AUDIF_CK_PDN,
	_RG_LRG_ZCD13M_CK_PDN,
	_RG_LRG_AUDNCP_CK_PDN,
	_RG_LRG_PAD_AUD_CLK_MISO_CK_PDN,
	_RG_LRG_AUD_INTRP_CK_PDN,
	_RG_LRG_VOW32K_CK_PDN,
	_RG_LRG_VOW13M_CK_PDN,
	_RG_LRG_AUD_TOP_CKPDN_CON0FSET,
	_RG_LRG_AUD_TOP_CKPDN_CON0FCLR,
	_RG_LRG_AUD_CK_CKSEL,
	_RG_LRG_AUDIF_CK_CKSEL,
	_RG_LRG_AUD_TOP_CKSEL_CON0FSET,
	_RG_LRG_AUD_TOP_CKSEL_CON0FCLR,
	_RG_LRG_AUD26M_CK_TST_DIS,
	_RG_LRG_AUD_CK_TSTSEL,
	_RG_LRG_AUDIF_CK_TSTSEL,
	_RG_LRG_AUD26M_CK_TSTSEL,
	_RG_LRG_VOW13M_CK_TST_DIS,
	_RG_LRG_VOW13M_CK_TSTSEL,
	_RG_LRG_AUD_INTRP_CK_PDN_HWEN,
	_RG_LRG_AUD_INTRP_CK_PND_HWEN_CON0FSET,
	_RG_LRG_AUD_INTRP_CLK_PDN_HWEN_CON0FCLR,
	_RG_LRG_AUDIO_RST,
	_RG_LRG_ACCDET_RST,
	_RG_LRG_ZCD_RST,
	_RG_LRG_AUDNCP_RST,
	_RG_LRG_AUD_TOP_RST_CON0FSET,
	_RG_LRG_AUD_TOP_RST_CON0FCLR,
	_RG_LBANK_ACCDET_SWRST,
	_RG_LBANK_AUDIO_SWRST,
	_RG_LBANK_AUDZCD_SWRST,
	_RG_LRG_INT_EN_AUDIO,
	_RG_LRG_INT_EN_ACCDET,
	_RG_LRG_INT_EN_ACCDET_EINT0,
	_RG_LRG_INT_EN_ACCDET_EINT1,
	_RG_LRG_AUD_INT_CON0FSET,
	_RG_LRG_AUD_INT_CON0FCLR,
	_RG_LRG_INT_MASK_AUDIO,
	_RG_LRG_INT_MASK_ACCDET,
	_RG_LRG_INT_MASK_ACCDET_EINT0,
	_RG_LRG_INT_MASK_ACCDET_EINT1,
	_RG_LRG_AUD_INT_MASK_CON0FSET,
	_RG_LRG_AUD_INT_MASK_CON0FCLR,
	_RG_LRG_INT_STATUS_AUDIO,
	_RG_LRG_INT_STATUS_ACCDET,
	_RG_LRG_INT_STATUS_ACCDET_EINT0,
	_RG_LRG_INT_STATUS_ACCDET_EINT1,
	_RG_LRG_INT_RAW_STATUS_AUDIO,
	_RG_LRG_INT_RAW_STATUS_ACCDET,
	_RG_LRG_INT_RAW_STATUS_ACCDET_EINT0,
	_RG_LRG_INT_RAW_STATUS_ACCDET_EINT1,
	_RG_LRG_AUD_TOP_INT_POLARITY,
	_RG_LRG_AUD_TOP_MON_SEL,
	_RG_LRG_AUD_CLK_INT_MON_FLAG_SEL,
	_RG_LRG_AUD_CLK_INT_MON_FLAG_EN,
	_RG_LAUDIO_DIG_ANA_ID,
	_RG_LAUDIO_DIG_DIG_ID,
	_RG_LAUDIO_DIG_ANA_MINORFREV,
	_RG_LAUDIO_DIG_ANA_MAJORFREV,
	_RG_LAUDIO_DIG_DIG_MINORFREV,
	_RG_LAUDIO_DIG_DIG_MAJORFREV,
	_RG_LAUDIO_DIG_DSNFCBS,
	_RG_LAUDIO_DIG_DSNFBIX,
	_RG_LAUDIO_DIG_1_ESP,
	_RG_LAUDIO_DIG_DSNFFPI,
	_RG_LAFE_ON,
	_RG_LAFE_DL_LR_SWAP,
	_RG_LAFE_UL_LR_SWAP,
	_RG_LDL_2_SRC_ON_TMP_CTL_PRE,
	_RG_LC_TWO_DIGITAL_RG_LCTL,
	_RG_LC_DIGRG_LPHASE_SEL_CH2LCTL,
	_RG_LC_DIGRG_LPHASE_SEL_CH1LCTL,
	_RG_LUL_SRC_ON_TMP_CTL,
	_RG_LUL_SDM_3_LEVEL_CTL,
	_RG_LUL_LOOP_BACK_SODE_CTL,
	_RG_LDIGRG_L3P25M_1P625M_SEL_CTL,
	_RG_LDIGRG_L4P33M_SEL_CTL,
	_RG_LDRG_LLOW_POWER_SODE_CTL,
	_RG_LADDA6LC_TWO_DIGITAL_RG_LCTL,
	_RG_LADDA6LC_DIGRG_LPHASE_SEL_CH2LCTL,
	_RG_LADDA6LC_DIGRG_LPHASE_SEL_CH1LCTL,
	_RG_LADDA6LUL_SRC_ON_TMP_CTL,
	_RG_LADDA6LUL_SDM_3_LEVEL_CTL,
	_RG_LADDA6LUL_LOOP_BACK_SODE_CTL,
	_RG_LADDA6LDIGRG_L3P25M_1P625M_SEL_CTL,
	_RG_LADDA6LDIGRG_L4P33M_SEL_CTL,
	_RG_LADDA6LDRG_LLOW_POWER_SODE_CTL,
	_RG_LDL_SINE_ON,
	_RG_LUL_SINE_ON,
	_RG_LMTKAIF_SINE_ON,
	_RG_LADDA6LUL_SINE_ON,
	_RG_LADDA6LMTKAIF_SINE_ON,
	_RG_LPDN_RESERVED,
	_RG_LPDN_AFE_TESTSODEL_CTL,
	_RG_LPWR_CLK_DIS_CTL,
	_RG_LPDN_I2SLDL_CTL,
	_RG_LPDN_ADDA6LADC_CTL,
	_RG_LPDN_ADC_CTL,
	_RG_LPDN_DAC_CTL,
	_RG_LPDN_AFE_CTL,
	_RG_LAFE_MON_SEL,
	_RG_LAUDIO_SYS_TOP_MON_SEL,
	_RG_LAUDIO_SYS_TOP_MON_SWAP,
	_RG_LCCI_SCRAMBLER_EN,
	_RG_LCCI_AUD_SDM_7BIT_SEL,
	_RG_LCCI_AUD_SDM_MUTER,
	_RG_LCCI_AUD_SDM_MUTEL,
	_RG_LCCI_AUD_SPLIT_TEST_EN,
	_RG_LCCI_ZERO_PAD_DISABLE,
	_RG_LCCI_AUD_IDAC_TEST_EN,
	_RG_LCCI_SPLT_SCRMB_ON,
	_RG_LCCI_SPLT_SCRMB_CLK_ON,
	_RG_LCCI_RAND_EN,
	_RG_LCCI_LCH_INV,
	_RG_LCCI_SCRAMBLER_CG_EN,
	_RG_LCCI_AUDIO_FIFO_WPTR,
	_RG_LCCI_AUD_ANACK_SEL,
	_RG_LAUD_SDM_TEST_R,
	_RG_LAUD_SDM_TEST_L,
	_RG_LCCI_ACD_FUNC_RSTB,
	_RG_LCCI_AFIFO_CLK_PWDB,
	_RG_LCCI_ACD_SODE,
	_RG_LCCI_AUDIO_FIFO_ENABLE,
	_RG_LCCI_AUDIO_FIFO_CLKIN_INV,
	_RG_LCCI_AUD_DAC_ANA_RSTB_SEL,
	_RG_LCCI_AUD_DAC_ANA_MUTE,
	_RG_LR_SPLITTER_TRUNC_RND,
	_RG_LDIGRG_LTESTCK_SEL,
	_RG_LDIGRG_LTESTCK_SRC_SEL,
	_RG_LSDM_TESTCK_SRC_SEL,
	_RG_LSDM_ANA13M_TESTCK_SRC_SEL,
	_RG_LSDM_ANA13M_TESTCK_SEL,
	_RG_LUL_FIFO_WCLK_6P5M_TESTCK_SRC_SEL,
	_RG_LUL_FIFO_WCLK_6P5M_TESTCK_SEL,
	_RG_LUL_FIFO_WDATA_TESTSRC_SEL,
	_RG_LUL_FIFO_WDATA_TESTEN,
	_RG_LUL_FIFO_DIGRG_LWDATA_TESTSRC_SEL,
	_RG_LUL_FIFO_WCLK_INV,
	_RG_LR_AUD_DAC_NEG_LARGE_MONO,
	_RG_LR_AUD_DAC_POS_LARGE_MONO,
	_RG_LR_AUD_DAC_SW_RSTB,
	_RG_LR_AUD_DAC_3TH_SEL,
	_RG_LR_AUD_DAC_MONO_SEL,
	_RG_LR_AUD_DAC_NEG_TINY_MONO,
	_RG_LR_AUD_DAC_POS_TINY_MONO,
	_RG_LR_AUD_DAC_NEG_SMALL_MONO,
	_RG_LR_AUD_DAC_POS_SMALL_MONO,
	_RG_LUL2_FIFO_WCLK_6P5M_TESTCK_SRC_SEL,
	_RG_LUL2_FIFO_WCLK_6P5M_TESTCK_SEL,
	_RG_LUL2_FIFO_WDATA_TESTSRC_SEL,
	_RG_LUL2_FIFO_WDATA_TESTEN,
	_RG_LUL2_FIFO_DIGRG_LWDATA_TESTSRC_SEL,
	_RG_LUL2_FIFO_WCLK_INV,
	_RG_LUL2_DIGRG_LTESTCK_SEL,
	_RG_LUL2_DIGRG_LTESTCK_SRC_SEL,
	_RG_LSPLITTER1_DITHER_GAIN,
	_RG_LSPLITTER2_DITHER_GAIN,
	_RG_LSPLITTER1_DITHER_EN,
	_RG_LSPLITTER2_DITHER_EN,
	_RG_LCCI_SCRAMBLER_EN_2ND,
	_RG_LCCI_AUD_SDM_7BIT_SEL_2ND,
	_RG_LCCI_AUD_SDM_MUTER_2ND,
	_RG_LCCI_AUD_SDM_MUTEL_2ND,
	_RG_LCCI_AUD_SPLIT_TEST_EN_2ND,
	_RG_LCCI_ZERO_PAD_DISABLE_2ND,
	_RG_LCCI_AUD_IDAC_TEST_EN_2ND,
	_RG_LCCI_SPLT_SCRMB_ON_2ND,
	_RG_LCCI_SPLT_SCRMB_CLK_ON_2ND,
	_RG_LCCI_RAND_EN_2ND,
	_RG_LCCI_LCH_INV_2ND,
	_RG_LCCI_SCRAMBLER_CG_EN_2ND,
	_RG_LCCI_AUDIO_FIFO_WPTR_2ND,
	_RG_LCCI_AUD_ANACK_SEL_2ND,
	_RG_LAUD_SDM_TEST_R_2ND,
	_RG_LAUD_SDM_TEST_L_2ND,
	_RG_LCCI_ACD_FUNC_RSTB_2ND,
	_RG_LCCI_AFIFO_CLK_PWDB_2ND,
	_RG_LCCI_ACD_SODE_2ND,
	_RG_LCCI_AUDIO_FIFO_ENABLE_2ND,
	_RG_LCCI_AUDIO_FIFO_CLKIN_INV_2ND,
	_RG_LCCI_AUD_DAC_ANA_RSTB_SEL_2ND,
	_RG_LCCI_AUD_DAC_ANA_MUTE_2ND,
	_RG_LR_SPLITTER_TRUNC_RND_2ND,
	_RG_LSPLITTER1_DITHER_GAIN_2ND,
	_RG_LSPLITTER2_DITHER_GAIN_2ND,
	_RG_LSPLITTER1_DITHER_EN_2ND,
	_RG_LSPLITTER2_DITHER_EN_2ND,
	_RG_LAUD_SCR_OUT_R,
	_RG_LAUD_SCR_OUT_L,
	_RG_LAUD_SCR_OUT_R_2ND,
	_RG_LAUD_SCR_OUT_L_2ND,
	_RG_LRGS_AUDRCTUNE0READ,
	_RG_LRGS_AUDRCTUNE1READ,
	_RG_LASYNC_TEST_OUT_BCK,
	_RG_LRGLMTKAIF_RXIF_FIFO_INTEN,
	_RG_LAFE_RESERVED,
	_RG_LMTKAIF_RXIF_RD_EMPTY_STATUS,
	_RG_LMTKAIF_RXIF_WR_FULL_STATUS,
	_RG_LMTKAIF_RXIF_FIFO_STATUS,
	_RG_LMTKAIFTX_V3_SDATA_OUT1,
	_RG_LMTKAIFTX_V3_SDATA_OUT2,
	_RG_LMTKAIFTX_V3_SDATA_OUT3,
	_RG_LMTKAIFTX_V3_SYNC_OUT,
	_RG_LMTKAIF_RXIF_INVALID_CYCLE,
	_RG_LMTKAIF_RXIF_INVALID_FLAG,
	_RG_LMTKAIF_RXIF_SEARCH_FAIL_FLAG,
	_RG_LMTKAIFRX_V3_SDATA_IN1,
	_RG_LMTKAIFRX_V3_SDATA_IN2,
	_RG_LMTKAIFRX_V3_SDATA_IN3,
	_RG_LMTKAIFRX_V3_SYNC_IN,
	_RG_LMTKAIF_TXIF_IN_CH1,
	_RG_LMTKAIF_TXIF_IN_CH2,
	_RG_LADDA6LMTKAIF_TXIF_IN_CH1,
	_RG_LADDA6LMTKAIF_TXIF_IN_CH2,
	_RG_LMTKAIF_RXIF_OUT_CH1,
	_RG_LMTKAIF_RXIF_OUT_CH2,
	_RG_LMTKAIF_RXIF_OUT_CH3,
	_RG_LRGLMTKAIF_LOOPBACK_TEST1,
	_RG_LRGLMTKAIF_LOOPBACK_TEST2,
	_RG_LRGLMTKAIF__RG_LTXIF_8TO5,
	_RG_LRGLADDA6LMTKAIF__RG_LTXIF_8TO5,
	_RG_LRGLMTKAIF_TXIF_PROTOCOL2,
	_RG_LRGLMTKAIF_BYPASS_SRC_TEST,
	_RG_LRGLMTKAIF_BYPASS_SRC_SODE,
	_RG_LRG_MTKAIF_RXIF_PROTOCOL2,
	_RG_LRGLADDA6LMTKAIF_TXIF_PROTOCOL2,
	_RG_LRGLMTKAIF_RXIF_CLKINV,
	_RG_LRGLMTKAIF_RXIF_DATA_SODE,
	_RG_LRG_MTKAIF_RXIF_DETECT_ON,
	_RG_LRGLMTKAIF_RXIF_FIFO_RSP,
	_RG_LRGLMTKAIF_RXIF_DATA_BIT,
	_RG_LRGLMTKAIF_RXIF_VOICE_SODE,
	_RG_LRG_MTKAIF_RXIF_VOICE_SODE_PROTOCOL2,
	_RG_LRGLMTKAIF_RXIF_SYNC_CHECK_ROUND,
	_RG_LRGLMTKAIF_RXIF_INVALID_SYNC_CHECK_ROUND,
	_RG_LRGLMTKAIF_RXIF_SYNC_SEARCH_TABLE,
	_RG_LRG_MTKAIF_RXIF_SYNC_CNT_TABLE,
	_RG_LRG_MTKAIF_RXIF_CLEAR_SYNC_FAIL,
	_RG_LRG_MTKAIF_RXIF_SYNC_WORD1_DISABLE,
	_RG_LRG_MTKAIF_RXIF_SYNC_WORD2_DISABLE,
	_RG_LRG_MTKAIF_RXIF_P2_INPUT_SEL,
	_RG_LRG_MTKAIF_RXIF_DETECT_ON_PROTOCOL2,
	_RG_LRGLMTKAIF_RXIF_FIFO_RSP_PROTOCOL2,
	_RG_LRGLMTKAIF_RXIF_LOOPBACK_USE_NLE,
	_RG_LRG_MTKAIF_RX_SYNC_WORD1,
	_RG_LRG_MTKAIF_RX_SYNC_WORD2,
	_RG_LRGLADDALMTKAIF_TX_SYNC_WORD1,
	_RG_LRG_ADDALMTKAIF_TX_SYNC_WORD2,
	_RG_LRGLADDA6LMTKAIF_TX_SYNC_WORD1,
	_RG_LRG_ADDA6LMTKAIF_TX_SYNC_WORD2,
	_RG_LR_AUD_SDM_MUTE_R_2ND,
	_RG_LR_AUD_SDM_MUTE_L_2ND,
	_RG_LR_AUD_SDM_MUTE_R,
	_RG_LR_AUD_SDM_MUTE_L,
	_RG_LC_MUTE_SW_CTL,
	_RG_LC_DAC_EN_CTL,
	_RG_LC_AMP_DIV_CH1LCTL,
	_RG_LC_FREQ_DIV_CH1LCTL,
	_RG_LC_SGEN_RCH_INV_8BIT,
	_RG_LC_SGEN_RCH_INV_5BIT,
	_RG_LRGLARG_LUL_ADC_CLK_SEL,
	_RG_LRG_UL_ASYNC_FIFO_SOFT_RST,
	_RG_LRG_UL_ASYNC_FIFO_SOFT_RST_EN,
	_RG_LRG_UL2_ASYNC_FIFO_SOFT_RST,
	_RG_LRG_UL2_ASYNC_FIFO_SOFT_RST_EN,
	_RG_LDCCLK_GEN_ON,
	_RG_LDCCLK_PDN,
	_RG_LDCCLK_REF_CK_SEL,
	_RG_LDCCLK_INV,
	_RG_LDCCLK_DIV,
	_RG_LDCCLK_PHASE_SEL,
	_RG_LDCCLK_RESYNC_BYPASS,
	_RG_LRESYNC_SRC_CK_INV,
	_RG_LRESYNC_SRC_SEL,
	_RG_LRG_AUD_PAD_TOP_PHASE_SODE,
	_RG_LRG_AUD_PAD_TOP_DAT_MISO_LOOPBACK,
	_RG_LRG_AUD_PAD_TOP_PHASE_SODE2,
	_RG_LRG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK,
	_RG_LRG_AUD_PAD_TOP_PHASE_SODE3,
	_RG_LRG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK,
	_RG_LRG_AUD_PAD_TOP_TX_FIFO_ON,
	_RG_LRG_AUD_PAD_TOP_MTKAIF_CLK_PROTOCOL2,
	_RG_LRGLAUD_PAD_TOP_TX_FIFO_RSP,
	_RG_LADDALAUD_PAD_TOP_MON,
	_RG_LADDALAUD_PAD_TOP_MON1,
	_RG_LADDALAUD_PAD_TOP_MON2,
	_RG_LNLE_LCH_ON,
	_RG_LNLE_LCH_CH_SEL,
	_RG_LNLE_LCH_HPGAIN_SEL,
	_RG_LNLE_RCH_ON,
	_RG_LNLE_RCH_CH_SEL,
	_RG_LNLE_RCH_HPGAIN_SEL,
	_RG_LNLE_MONITOR,
	_RG_LCK_CG_EN_MON,
	_RG_LRG_DRG_LADC3_SOURCE_SEL,
	_RG_LRG_DRG_LADC2_SOURCE_SEL,
	_RG_LRG_DRG_LADC1_SOURCE_SEL,
	_RG_LRG_ARG_LADC3_SOURCE_SEL,
	_RG_LRG_ARG_LADC2_SOURCE_SEL,
	_RG_LRG_ARG_LADC1_SOURCE_SEL,
	_RG_LRG_CHOP_DIV_EN,
	_RG_LRG_CHOP_DIV_SEL,
	_RG_LRG_ADDALCH1_SEL,
	_RG_LRG_ADDALCH2_SEL,
	_RG_LRG_ADDALEN_SEL,
	_RG_LRG_ADDA6LCH1_SEL,
	_RG_LRG_ADDA6LCH2_SEL,
	_RG_LRG_ADDA6LEN_SEL,
	_RG_LAUDIO_DIG_2ND_ANA_ID,
	_RG_LAUDIO_DIG_2ND_DIG_ID,
	_RG_LAUDIO_DIG_2ND_ANA_MINORFREV,
	_RG_LAUDIO_DIG_2ND_ANA_MAJORFREV,
	_RG_LAUDIO_DIG_2ND_DIG_MINORFREV,
	_RG_LAUDIO_DIG_2ND_DIG_MAJORFREV,
	_RG_LAUDIO_DIG_2ND_DSNFCBS,
	_RG_LAUDIO_DIG_2ND_DSNFBIX,
	_RG_LAUDIO_DIG_2_ESP,
	_RG_LAUDIO_DIG_2ND_DSNFFPI,
	_RG_LRG_UP8X_SYNC_WORD,
	_RG_LRG_VOW_INTR_SODE_SEL,
	_RG_LVOW_INTR_SW_VAL,
	_RG_LVOW_INTR_SW_SODE,
	_RG_LVOW_LOOP_BACK_SODE,
	_RG_LVOW_SDM_3_LEVEL,
	_RG_LVOW_CIC_SODE_SEL,
	_RG_LMAIN_DRG_LCK_VOW_SEL,
	_RG_LVOW_DRG_LCK_SEL,
	_RG_LPDN_VOW,
	_RG_LVOW_ON_CH1,
	_RG_LSAMPLE_BASE_SODE_CH1,
	_RG_LS_N_VALUE_RST_CH1,
	_RG_LVOW_INTR_CLR_CH1,
	_RG_LVOW_INTR_SOURCE_SEL_CH1,
	_RG_LVOW_ADC_CLK_INV_CH1,
	_RG_LVOW_DIGRG_LCKLPHASE_SEL_CH1,
	_RG_LVOW_CK_PDN_CH1,
	_RG_LVOW_ADC_CK_PDN_CH1,
	_RG_LVOW_CK_DIV_RST_CH1,
	_RG_LVOW_DIGRG_LON_CH1,
	_RG_LVOW_DRG_0_CK_PDN,
	_RG_LVOW_ON_CH2,
	_RG_LSAMPLE_BASE_SODE_CH2,
	_RG_LS_N_VALUE_RST_CH2,
	_RG_LVOW_INTR_CLR_CH2,
	_RG_LVOW_INTR_SOURCE_SEL_CH2,
	_RG_LVOW_ADC_CLK_INV_CH2,
	_RG_LVOW_DIGRG_LCKLPHASE_SEL_CH2,
	_RG_LVOW_CK_PDN_CH2,
	_RG_LVOW_ADC_CK_PDN_CH2,
	_RG_LVOW_CK_DIV_RST_CH2,
	_RG_LVOW_DIGRG_LON_CH2,
	_RG_LVOW_DRG_1_CK_PDN,
	_RG_LVOW_P2_SNRDET_AUTO_PDN,
	_RG_LVOW_TXIF_SCK_DIV,
	_RG_LVOW_TXIF_MONO,
	_RG_LVOW_ADC_TESTCK_SEL,
	_RG_LVOW_ADC_TESTCK_SRC_SEL,
	_RG_LVOW_TXIF_SCK_INV,
	_RG_LRGLVOW_ARG_LADC2_SOURCE_SEL,
	_RG_LRG_VOW_ARG_LADC1_SOURCE_SEL,
	_RG_LVOW_INTR_FLAG_CH2,
	_RG_LVOW_INTR_FLAG_CH1,
	_RG_LVOW_INTR,
	_RG_LBUCK_DVFS_DONE,
	_RG_LAMPREF_CH1,
	_RG_LAMPREF_CH2,
	_RG_LTIMERINI_CH1,
	_RG_LTIMERINI_CH2,
	_RG_LA_INI_CH1,
	_RG_LB_INI_CH1,
	_RG_LA_DEFAULT_CH1,
	_RG_LB_DEFAULT_CH1,
	_RG_LVOW_IRQ_LATCH_SNR_EN_CH1,
	_RG_LA_INI_CH2,
	_RG_LB_INI_CH2,
	_RG_LA_DEFAULT_CH2,
	_RG_LB_DEFAULT_CH2,
	_RG_LVOW_IRQ_LATCH_SNR_EN_CH2,
	_RG_LK_ALPHA_FALL_CH1,
	_RG_LK_ALPHA_RISE_CH1,
	_RG_LK_BETA_FALL_CH1,
	_RG_LK_BETA_RISE_CH1,
	_RG_LK_ALPHA_FALL_CH2,
	_RG_LK_ALPHA_RISE_CH2,
	_RG_LK_BETA_FALL_CH2,
	_RG_LK_BETA_RISE_CH2,
	_RG_LN_MIN_CH1,
	_RG_LN_MIN_CH2,
	_RG_LVOW_SN_INI_CFG_VAL_CH1,
	_RG_LVOW_SN_INI_CFG_EN_CH1,
	_RG_LVOW_SN_INI_CFG_VAL_CH2,
	_RG_LVOW_SN_INI_CFG_EN_CH2,
	_RG_LK_GAMMA_CH2,
	_RG_LK_GAMMA_CH1,
	_RG_LVOW_DOWNCNT_CH1,
	_RG_LVOW_DOWNCNT_CH2,
	_RG_LSECOND_CNT_START_CH1,
	_RG_LVOW_A_CH1,
	_RG_LVOW_B_CH1,
	_RG_LSLT_COUNTER_SON_CH1,
	_RG_LK_TMP_SON_CH1,
	_RG_LSECOND_CNT_START_CH2,
	_RG_LVOW_A_CH2,
	_RG_LVOW_B_CH2,
	_RG_LSLT_COUNTER_SON_CH2,
	_RG_LK_TMP_SON_CH2,
	_RG_LVOW_S_L_CH1,
	_RG_LVOW_S_L_CH2,
	_RG_LVOW_S_H_CH1,
	_RG_LVOW_S_H_CH2,
	_RG_LVOW_N_L_CH1,
	_RG_LVOW_N_L_CH2,
	_RG_LVOW_N_H_CH1,
	_RG_LVOW_N_H_CH2,
	_RG_LVOW_TGEN_FREQ_DIV_CH1,
	_RG_LVOW_TGEN_MUTE_SW_CH1,
	_RG_LVOW_TGEN_EN_CH1,
	_RG_LVOW_TGEN_FREQ_DIV_CH2,
	_RG_LVOW_TGEN_MUTE_SW_CH2,
	_RG_LVOW_TGEN_EN_CH2,
	_RG_LRG_HPFLON_CH1,
	_RG_LRG_SNRDET_HPFLBYPASS_CH1,
	_RG_LRG_MTKAIF_HPFLBYPASS_CH1,
	_RG_LRG_BASELINE_ALPHA_ORDER_CH1,
	_RG_LVOW_HPFLDC_TEST_CH1,
	_RG_LRG_HPFLON_CH2,
	_RG_LRG_SNRDET_HPFLBYPASS_CH2,
	_RG_LRGLMTKAIF_HPFLBYPASS_CH2,
	_RG_LRGLBASELINE_ALPHA_ORDER_CH2,
	_RG_LVOW_HPFLDC_TEST_CH2,
	_RG_LAUDIO_DIG_3RD_ANA_ID,
	_RG_LAUDIO_DIG_3RD_DIG_ID,
	_RG_LAUDIO_DIG_3RD_ANA_MINORFREV,
	_RG_LAUDIO_DIG_3RD_ANA_MAJORFREV,
	_RG_LAUDIO_DIG_3RD_DIG_MINORFREV,
	_RG_LAUDIO_DIG_3RD_DIG_MAJORFREV,
	_RG_LAUDIO_DIG_3RD_DSNFCBS,
	_RG_LAUDIO_DIG_3RD_DSNFBIX,
	_RG_LAUDIO_DIG_3_ESP,
	_RG_LAUDIO_DIG_3RD_DSNFFPI,
	_RG_LRG_PERIODIC_CNT_PERIOD,
	_RG_LRG_PERIODIC_CNT_CLR,
	_RG_LRG_PERIODIC_EN,
	_RG_LRG_PERIODIC_CNT_SET_VALUE,
	_RG_LRG_PERIODIC_CNT_PAUSE,
	_RG_LRG_PERIODIC_CNT_SET,
	_RG_LAUDPREAMPLON_PERIODIC_ON_CYCLE,
	_RG_LAUDPREAMPLON_PERIODIC_INVERSE,
	_RG_LAUDPREAMPLON_PERIODIC_SODE,
	_RG_LAUDPREAMPLDCPRECHARGE_PERIODIC_ON_CYCLE,
	_RG_LAUDPREAMPLDCPRECHARGE_PERIODIC_INVERSE,
	_RG_LAUDPREAMPLDCPRECHARGE_PERIODIC_SODE,
	_RG_LAUDADCLPWRUP_PERIODIC_ON_CYCLE,
	_RG_LAUDADCLPWRUP_PERIODIC_INVERSE,
	_RG_LAUDADCLPWRUP_PERIODIC_SODE,
	_RG_LAUDGLBVOWLPWEN_PERIODIC_ON_CYCLE,
	_RG_LAUDGLBVOWLPWEN_PERIODIC_INVERSE,
	_RG_LAUDGLBVOWLPWEN_PERIODIC_SODE,
	_RG_LAUDDIGRG_EN_PERIODIC_ON_CYCLE,
	_RG_LAUDDIGRG_EN_PERIODIC_INVERSE,
	_RG_LAUDDIGRG_EN_PERIODIC_SODE,
	_RG_LAUDPWDBRG_BIAS0_PERIODIC_ON_CYCLE,
	_RG_LAUDPWDBRG_BIAS0_PERIODIC_INVERSE,
	_RG_LAUDPWDBRG_BIAS0_PERIODIC_SODE,
	_RG_LAUDPWDBRG_BIAS1_PERIODIC_ON_CYCLE,
	_RG_LAUDPWDBRG_BIAS1_PERIODIC_INVERSE,
	_RG_LAUDPWDBRG_BIAS1_PERIODIC_SODE,
	_RG_LXOLVOW_CK_EN_PERIODIC_ON_CYCLE,
	_RG_LXOLVOW_CK_EN_PERIODIC_INVERSE,
	_RG_LXOLVOW_CK_EN_PERIODIC_SODE,
	_RG_LAUDGLBLPWRDN_PERIODIC_ON_CYCLE,
	_RG_LAUDGLBLPWRDN_PERIODIC_INVERSE,
	_RG_LAUDGLBLPWRDN_PERIODIC_SODE,
	_RG_LVOW_ON_CH1_PERIODIC_ON_CYCLE,
	_RG_LVOW_ON_CH1_PERIODIC_INVERSE,
	_RG_LVOW_ON_CH1_PERIODIC_SODE,
	_RG_LDMIC_ON_CH1_PERIODIC_ON_CYCLE,
	_RG_LDMIC_ON_CH1_PERIODIC_INVERSE,
	_RG_LDMIC_ON_CH1_PERIODIC_SODE,
	_RG_LAUDPREAMPLON_PERIODIC_OFF_CYCLE,
	_RG_LPDN_VOW_F32K_CK,
	_RG_LAUDPREAMPLDCPRECHARGE_PERIODIC_OFF_CYCLE,
	_RG_LVOW_SNRDET_PERIODIC_CFG,
	_RG_LAUDADCLPWRUP_PERIODIC_OFF_CYCLE,
	_RG_LAUDGLBVOWLPWEN_PERIODIC_OFF_CYCLE,
	_RG_LAUDDIGRG_EN_PERIODIC_OFF_CYCLE,
	_RG_LAUDPWDBRG_BIAS0_PERIODIC_OFF_CYCLE,
	_RG_LAUDPWDBRG_BIAS1_PERIODIC_OFF_CYCLE,
	_RG_LXOLVOW_CK_EN_PERIODIC_OFF_CYCLE,
	_RG_LCLKSQ_EN_VOW_PERIODIC_SODE,
	_RG_LAUDGLBLPWRDN_PERIODIC_OFF_CYCLE,
	_RG_LVOW_ON_CH1_PERIODIC_OFF_CYCLE,
	_RG_LDMIC_ON_CH1_PERIODIC_OFF_CYCLE,
	_RG_LAUDPREAMPRON_PERIODIC_ON_CYCLE,
	_RG_LAUDPREAMPRON_PERIODIC_INVERSE,
	_RG_LAUDPREAMPRON_PERIODIC_SODE,
	_RG_LAUDPREAMPRDCPRECHARGE_PERIODIC_ON_CYCLE,
	_RG_LAUDPREAMPRDCPRECHARGE_PERIODIC_INVERSE,
	_RG_LAUDPREAMPRDCPRECHARGE_PERIODIC_SODE,
	_RG_LAUDADCRPWRUP_PERIODIC_ON_CYCLE,
	_RG_LAUDADCRPWRUP_PERIODIC_INVERSE,
	_RG_LAUDADCRPWRUP_PERIODIC_SODE,
	_RG_LAUDGLBRVOWLPWEN_PERIODIC_ON_CYCLE,
	_RG_LAUDGLBRVOWLPWEN_PERIODIC_INVERSE,
	_RG_LAUDGLBRVOWLPWEN_PERIODIC_SODE,
	_RG_LAUDDIGRG_1EN_PERIODIC_ON_CYCLE,
	_RG_LAUDDIGRG_1EN_PERIODIC_INVERSE,
	_RG_LAUDDIGRG_1EN_PERIODIC_SODE,
	_RG_LAUDPWDBRG_BIAS2_PERIODIC_ON_CYCLE,
	_RG_LAUDPWDBRG_BIAS2_PERIODIC_INVERSE,
	_RG_LAUDPWDBRG_BIAS2_PERIODIC_SODE,
	_RG_LVOW_ON_CH2_PERIODIC_ON_CYCLE,
	_RG_LVOW_ON_CH2_PERIODIC_INVERSE,
	_RG_LVOW_ON_CH2_PERIODIC_SODE,
	_RG_LDMIC_ON_CH2_PERIODIC_ON_CYCLE,
	_RG_LDMIC_ON_CH2_PERIODIC_INVERSE,
	_RG_LDMIC_ON_CH2_PERIODIC_SODE,
	_RG_LAUDPREAMPRON_PERIODIC_OFF_CYCLE,
	_RG_LAUDPREAMPRDCPRECHARGE_PERIODIC_OFF_CYCLE,
	_RG_LAUDADCRPWRUP_PERIODIC_OFF_CYCLE,
	_RG_LAUDGLBRVOWLPWEN_PERIODIC_OFF_CYCLE,
	_RG_LAUDDIGRG_1EN_PERIODIC_OFF_CYCLE,
	_RG_LAUDPWDBRG_BIAS2_PERIODIC_OFF_CYCLE,
	_RG_LVOW_ON_CH2_PERIODIC_OFF_CYCLE,
	_RG_LDMIC_ON_CH2_PERIODIC_OFF_CYCLE,
	_RG_LVOW_PERIODIC_SON0,
	_RG_LVOW_PERIODIC_SON1,
	_RG_LVOW_PERIODIC_COUNT_MON,
	_RG_LRG_NCP_ON,
	_RG_LRG_NCP_DITHER_FIXED_CK0_ACK2_2P,
	_RG_LRG_NCP_DITHER_FIXED_CK0_ACK1_2P,
	_RG_LRG_NCP_DITHER_EN,
	_RG_LRG_NCP_ADITH,
	_RG_LRG_NCP_CK1_VALID_CNT,
	_RG_LRG_Y_VAL_CFG,
	_RG_LRG_X_VAL_CFG,
	_RG_LRG_XY_VAL_CFG_EN,
	_RG_LRG_NCP_PDDIS_EN,
	_RG_LRG_NCP_NONCLK_SET,
	_RG_LAUDENC_ANA_ID,
	_RG_LAUDENC_DIG_ID,
	_RG_LAUDENC_ANA_MINORFREV,
	_RG_LAUDENC_ANA_MAJORFREV,
	_RG_LAUDENC_DIG_MINORFREV,
	_RG_LAUDENC_DIG_MAJORFREV,
	_RG_LAUDENC_DSNFCBS,
	_RG_LAUDENC_DSNFBIX,
	_RG_LAUDENC_DSNFESP,
	_RG_LAUDENC_DSNFFPI,
	_RG_LRG_AUDPREAMPLON,
	_RG_LRG_AUDPREAMPLDCCEN,
	_RG_LRG_AUDPREAMPLDCPRECHARGE,
	_RG_LRG_AUDPREAMPLPGATEST,
	_RG_LRGLAUDPREAMPLVSCALE,
	_RG_LRG_AUDPREAMPLINPUTSEL,
	_RG_LRG_AUDPREAMPLGAIN,
	_RG_LRGLBULKL_VCM_EN,
	_RG_LRG_AUDADCLPWRUP,
	_RG_LRG_AUDADCLINPUTSEL,
	_RG_LRG_AUDPREAMPRON,
	_RG_LRG_AUDPREAMPRDCCEN,
	_RG_LRG_AUDPREAMPRDCPRECHARGE,
	_RG_LRG_AUDPREAMPRPGATEST,
	_RG_LRGLAUDPREAMPRVSCALE,
	_RG_LRG_AUDPREAMPRINPUTSEL,
	_RG_LRG_AUDPREAMPRGAIN,
	_RG_LRGLBULKR_VCM_EN,
	_RG_LRG_AUDADCRPWRUP,
	_RG_LRG_AUDADCRINPUTSEL,
	_RG_LRG_AUDPREAMP3ON,
	_RG_LRG_AUDPREAMP3DCCEN,
	_RG_LRG_AUDPREAMP3DCPRECHARGE,
	_RG_LRG_AUDPREAMP3PGATEST,
	_RG_LRGLAUDPREAMP3VSCALE,
	_RG_LRG_AUDPREAMP3INPUTSEL,
	_RG_LRG_AUDPREAMP3GAIN,
	_RG_LRGLBULK3_VCM_EN,
	_RG_LRG_AUDADC3PWRUP,
	_RG_LRG_AUDADC3INPUTSEL,
	_RG_LRG_AUDULHALFBIAS,
	_RG_LRG_AUDGLBVOWLPWEN,
	_RG_LRG_AUDPREAMPLPEN,
	_RG_LRG_AUDADC1STSTAGELPEN,
	_RG_LRG_AUDADC2NDSTAGELPEN,
	_RG_LRG_AUDADCFLASHLPEN,
	_RG_LRG_AUDPREAMPIDDTEST,
	_RG_LRGLAUDADC1STSTAGEIDDTEST,
	_RG_LRGLAUDADC2NDSTAGEIDDTEST,
	_RG_LRGLAUDADCREFBUFIDDTEST,
	_RG_LRGLAUDADCFLASHIDDTEST,
	_RG_LRGLAUDRULHALFBIAS,
	_RG_LRG_AUDGLBRVOWLPWEN,
	_RG_LRG_AUDRPREAMPLPEN,
	_RG_LRG_AUDRADC1STSTAGELPEN,
	_RG_LRG_AUDRADC2NDSTAGELPEN,
	_RG_LRG_AUDRADCFLASHLPEN,
	_RG_LRG_AUDRPREAMPIDDTEST,
	_RG_LRGLAUDRADC1STSTAGEIDDTEST,
	_RG_LRGLAUDRADC2NDSTAGEIDDTEST,
	_RG_LRGLAUDRADCREFBUFIDDTEST,
	_RG_LRGLAUDRADCFLASHIDDTEST,
	_RG_LRGLAUDADCCLKRSTB,
	_RG_LRGLAUDADCCLKSEL,
	_RG_LRG_AUDADCCLKSOURCE,
	_RG_LRG_AUDADCCLKGENSODE,
	_RG_LRG_AUDPREAMP_ACCFS,
	_RG_LRG_AUDPREAMPAAFEN,
	_RG_LRG_DCCVCMBUFLPSODSEL,
	_RG_LRG_DCCVCMBUFLPSWEN,
	_RG_LRG_AUDSPAREPGA,
	_RG_LRGLAUDADC1STSTAGESDENB,
	_RG_LRGLAUDADC2NDSTAGERESET,
	_RG_LRGLAUDADC3RDSTAGERESET,
	_RG_LRGLAUDADCFSRESET,
	_RG_LRGLAUDADCWIDECM,
	_RG_LRGLAUDADCNOPATEST,
	_RG_LRGLAUDADCBYPASS,
	_RG_LRGLAUDADCFFBYPASS,
	_RG_LRGLAUDADCDACFBCURRENT,
	_RG_LRGLAUDADCDACIDDTEST,
	_RG_LRGLAUDADCDACNRZ,
	_RG_LRGLAUDADCNODEM,
	_RG_LRGLAUDADCDACTEST,
	_RG_LRGLAUDADCDAC0P25FS,
	_RG_LRG_AUDADCRDAC0P25FS,
	_RG_LRG_AUDADCTESTDATA,
	_RG_LRGLAUDRCTUNEL,
	_RG_LRGLAUDRCTUNELSEL,
	_RG_LRG_AUDRCTUNER,
	_RG_LRG_AUDRCTUNERSEL,
	_RG_LRG_AUD3CTUNEL,
	_RG_LRGLAUD3CTUNELSEL,
	_RG_LRGS_AUDRCTUNE3READ,
	_RG_LRGLAUD3SPARE,
	_RG_LRGS_AUDRCTUNELREAD,
	_RG_LRGS_AUDRCTUNERREAD,
	_RG_LRGLAUDSPAREVA30,
	_RG_LRGLAUDSPAREVA18,
	_RG_LRG_AUDPGA_DECAP,
	_RG_LRG_AUDPGA_CAPRA,
	_RG_LRG_AUDPGA_ACCCMP,
	_RG_LRG_AUDENC_SPARE2,
	_RG_LRGLAUDDIGRG_EN,
	_RG_LRGLAUDDIGRG_BIAS,
	_RG_LRG_DMICHPCLKEN,
	_RG_LRGLAUDDIGRG_PDUTY,
	_RG_LRG_AUDDIGRG_NDUTY,
	_RG_LRG_DMICMONEN,
	_RG_LRG_DMICMONSEL,
	_RG_LRG_AUDDIGRG_1EN,
	_RG_LRGLAUDDIGRG_BIAS1,
	_RG_LRG_DMIC1HPCLKEN,
	_RG_LRGLAUDDIGRG_1PDUTY,
	_RG_LRG_AUDDIGRG_1NDUTY,
	_RG_LRG_DMIC1MONEN,
	_RG_LRG_DMIC1MONSEL,
	_RG_LRG_AUDSPAREVRG_,
	_RG_LRG_AUDPWDBRG_BIAS0,
	_RG_LRG_AUDRG_BIAS0BYPASSEN,
	_RG_LRGLAUDRG_BIAS0LOWPEN,
	_RG_LRG_AUDPWDBRG_BIAS3,
	_RG_LRGLAUDRG_BIAS0VREF,
	_RG_LRGLAUDRG_BIAS0DCSW0P1EN,
	_RG_LRGLAUDRG_BIAS0DCSW0P2EN,
	_RG_LRGLAUDRG_BIAS0DCSW0NEN,
	_RG_LRGLAUDRG_BIAS0DCSW2P1EN,
	_RG_LRGLAUDRG_BIAS0DCSW2P2EN,
	_RG_LRGLAUDRG_BIAS0DCSW2NEN,
	_RG_LRGLAUDPWDBRG_BIAS1,
	_RG_LRGLAUDRG_BIAS1BYPASSEN,
	_RG_LRGLAUDRG_BIAS1LOWPEN,
	_RG_LRG_AUDRG_BIAS1VREF,
	_RG_LRGLAUDRG_BIAS1DCSW1PEN,
	_RG_LRG_AUDRG_BIAS1DCSW1NEN,
	_RG_LRGLBANDGAPGEN,
	_RG_LRG_AUDRG_BIAS1HVEN,
	_RG_LRG_AUDRG_BIAS1HVVREF,
	_RG_LRGLAUDPWDBRG_BIAS2,
	_RG_LRG_AUDRG_BIAS2BYPASSEN,
	_RG_LRGLAUDRG_BIAS2LOWPEN,
	_RG_LRG_AUDRG_BIAS2VREF,
	_RG_LRGLAUDRG_BIAS2DCSW3P1EN,
	_RG_LRGLAUDRG_BIAS2DCSW3P2EN,
	_RG_LRGLAUDRG_BIAS2DCSW3NEN,
	_RG_LRGLAUDRG_BIASSPARE,
	_RG_LRG_AUDACCDETRG_BIAS0PULLLOW,
	_RG_LRG_AUDACCDETRG_BIAS1PULLLOW,
	_RG_LRG_AUDACCDETRG_BIAS2PULLLOW,
	_RG_LRG_AUDACCDETVIN1PULLLOW,
	_RG_LRG_AUDACCDETVTHACAL,
	_RG_LRG_AUDACCDETVTHBCAL,
	_RG_LRG_AUDACCDETTVDET,
	_RG_LRG_ACCDETSEL,
	_RG_LRG_SWBUFSODSEL,
	_RG_LRG_SWBUFSWEN,
	_RG_LRG_EINT0NOHYS,
	_RG_LRG_EINT0CONFIGACCDET,
	_RG_LRG_EINT0HIRENB,
	_RG_LRGLACCDET2AUXRESBYPASS,
	_RG_LRGLACCDET2AUXSWEN,
	_RG_LRG_AUDACCDETRG_BIAS3PULLLOW,
	_RG_LRG_EINT1CONFIGACCDET,
	_RG_LRG_EINT1HIRENB,
	_RG_LRGLEINT1NOHYS,
	_RG_LRG_EINTCOMPVTH,
	_RG_LRG_MTEST_EN,
	_RG_LRG_MTEST_SEL,
	_RG_LRG_MTEST_CURRENT,
	_RG_LRGLANALOGFDEN,
	_RG_LRG_FDVIN1PPULLLOW,
	_RG_LRG_FDEINT0TYPE,
	_RG_LRG_FDEINT1TYPE,
	_RG_LRG_EINT0CMPEN,
	_RG_LRG_EINT0CMPMEN,
	_RG_LRG_EINT0EN,
	_RG_LRG_EINT0CEN,
	_RG_LRG_EINT0INVEN,
	_RG_LRG_EINT0CTURBO,
	_RG_LRG_EINT1CMPEN,
	_RG_LRG_EINT1CMPMEN,
	_RG_LRG_EINT1EN,
	_RG_LRG_EINT1CEN,
	_RG_LRG_EINT1INVEN,
	_RG_LRG_EINT1CTURBO,
	_RG_LRG_ACCDETSPARE,
	_RG_LRG_AUDENCSPAREVA30,
	_RG_LRGLAUDENCSPAREVA18,
	_RG_LRG_CLKSQ_EN,
	_RG_LRG_CLKSQ_IN_SEL_TEST,
	_RG_LRGLCM_REFGENSEL,
	_RG_LRG_AUDIOLVOW_EN,
	_RG_LRG_CLKSQ_EN_VOW,
	_RG_LRG_CLKAND_EN_VOW,
	_RG_LRG_VOWCLK_SEL_EN_VOW,
	_RG_LRG_SPARE_VOW,
	_RG_LAUDDEC_ANA_ID,
	_RG_LAUDDEC_DIG_ID,
	_RG_LAUDDEC_ANA_MINORFREV,
	_RG_LAUDDEC_ANA_MAJORFREV,
	_RG_LAUDDEC_DIG_MINORFREV,
	_RG_LAUDDEC_DIG_MAJORFREV,
	_RG_LAUDDEC_DSNFCBS,
	_RG_LAUDDEC_DSNFBIX,
	_RG_LAUDDEC_DSNFESP,
	_RG_LAUDDEC_DSNFFPI,
	_RG_LRG_AUDDACLPWRUP_VAUDP32,
	_RG_LRGLAUDDACRPWRUP_VAUDP32,
	_RG_LRGLAUD_DAC_PWR_UP_VA32,
	_RG_LRGLAUD_DAC_PWL_UP_VA32,
	_RG_LRGLAUDHPLPWRUP_VAUDP32,
	_RG_LRGLAUDHPRPWRUP_VAUDP32,
	_RG_LRGLAUDHPLPWRUP_IBIAS_VAUDP32,
	_RG_LRGLAUDHPRPWRUP_IBIAS_VAUDP32,
	_RG_LRGLAUDHPLMUXINPUTSEL_VAUDP32,
	_RG_LRGLAUDHPRMUXINPUTSEL_VAUDP32,
	_RG_LRGLAUDHPLSCDISABLE_VAUDP32,
	_RG_LRGLAUDHPRSCDISABLE_VAUDP32,
	_RG_LRGLAUDHPLBSCCURRENT_VAUDP32,
	_RG_LRGLAUDHPRBSCCURRENT_VAUDP32,
	_RG_LRGLAUDHPLOUTPWRUP_VAUDP32,
	_RG_LRGLAUDHPROUTPWRUP_VAUDP32,
	_RG_LRGLAUDHPLOUTAUXPWRUP_VAUDP32,
	_RG_LRGLAUDHPROUTAUXPWRUP_VAUDP32,
	_RG_LRGLHPLAUXFBRSW_EN_VAUDP32,
	_RG_LRGLHPRAUXFBRSW_EN_VAUDP32,
	_RG_LRGLHPLSHORT2HPLAUX_EN_VAUDP32,
	_RG_LRGLHPRSHORT2HPRAUX_EN_VAUDP32,
	_RG_LRGLHPLOUTSTGCTRL_VAUDP32,
	_RG_LRGLHPROUTSTGCTRL_VAUDP32,
	_RG_LRGLHPLOUTPUTSTBENH_VAUDP32,
	_RG_LRGLHPROUTPUTSTBENH_VAUDP32,
	_RG_LRGLAUDHPSTARTUP_VAUDP32,
	_RG_LRGLAUDREFN_DERES_EN_VAUDP32,
	_RG_LRGLHPINPUTSTBENH_VAUDP32,
	_RG_LRGLHPINPUTRESET0_VAUDP32,
	_RG_LRGLHPOUTPUTRESET0_VAUDP32,
	_RG_LRGLHPPSHORT2VCM_VAUDP32,
	_RG_LRGLAUDHPTRIM_EN_VAUDP32,
	_RG_LRGLAUDHPLTRIM_VAUDP32,
	_RG_LRGLAUDHPLFINETRIM_VAUDP32,
	_RG_LRGLAUDHPRTRIM_VAUDP32,
	_RG_LRGLAUDHPRFINETRIM_VAUDP32,
	_RG_LRGLAUDHPDIFFINPBIASADJ_VAUDP32,
	_RG_LRGLAUDHPLFCOMPRESSEL_VAUDP32,
	_RG_LRGLAUDHPHFCOMPRESSEL_VAUDP32,
	_RG_LRGLAUDHPHFCOMPBUFGAINSEL_VAUDP32,
	_RG_LRGLAUDHPCOMP_EN_VAUDP32,
	_RG_LRGLAUDHPDECMGAINADJ_VAUDP32,
	_RG_LRGLAUDHPDEDMGAINADJ_VAUDP32,
	_RG_LRGLAUDHSPWRUP_VAUDP32,
	_RG_LRGLAUDHSPWRUP_IBIAS_VAUDP32,
	_RG_LRGLAUDHSMUXINPUTSEL_VAUDP32,
	_RG_LRGLAUDHSSCDISABLE_VAUDP32,
	_RG_LRGLAUDHSBSCCURRENT_VAUDP32,
	_RG_LRGLAUDHSSTARTUP_VAUDP32,
	_RG_LRGLHSOUTPUTSTBENH_VAUDP32,
	_RG_LRGLHSINPUTSTBENH_VAUDP32,
	_RG_LRGLHSINPUTRESET0_VAUDP32,
	_RG_LRGLHSOUTPUTRESET0_VAUDP32,
	_RG_LRGLHSOUT_SHORTVCM_VAUDP32,
	_RG_LRGLAUDLOLPWRUP_VAUDP32,
	_RG_LRGLAUDLOLPWRUP_IBIAS_VAUDP32,
	_RG_LRGLAUDLOLMUXINPUTSEL_VAUDP32,
	_RG_LRGLAUDLOLSCDISABLE_VAUDP32,
	_RG_LRGLAUDLOLBSCCURRENT_VAUDP32,
	_RG_LRGLAUDLOSTARTUP_VAUDP32,
	_RG_LRGLLOINPUTSTBENH_VAUDP32,
	_RG_LRGLLOOUTPUTSTBENH_VAUDP32,
	_RG_LRGLLOINPUTRESET0_VAUDP32,
	_RG_LRGLLOOUTPUTRESET0_VAUDP32,
	_RG_LRGLLOOUT_SHORTVCM_VAUDP32,
	_RG_LRGLAUDDACTPWRUP_VAUDP32,
	_RG_LRGLAUD_DAC_PWT_UP_VA32,
	_RG_LRGLAUDTRIMBUF_INPUTMUXSEL_VAUDP32,
	_RG_LRGLAUDTRIMBUF_GAINSEL_VAUDP32,
	_RG_LRGLAUDTRIMBUF_EN_VAUDP32,
	_RG_LRGLAUDHPSPKDET_INPUTMUXSEL_VAUDP32,
	_RG_LRGLAUDHPSPKDET_OUTPUTMUXSEL_VAUDP32,
	_RG_LRGLAUDHPSPKDET_EN_VAUDP32,
	_RG_LRGLABIDEC_RSVD0_VA32,
	_RG_LRGLABIDEC_RSVD0_VAUDP32,
	_RG_LRGLABIDEC_RSVD1_VAUDP32,
	_RG_LRGLABIDEC_RSVD2_VAUDP32,
	_RG_LRGLAUDZCDMUXSEL_VAUDP32,
	_RG_LRGLAUDZCDCLKSEL_VAUDP32,
	_RG_LRGLAUDBIASADJ_0_VAUDP32,
	_RG_LRGLAUDBIASADJ_1_VAUDP32,
	_RG_LRGLAUDIBIASPWRDN_VAUDP32,
	_RG_LRGLRSTB_DECODER_VA32,
	_RG_LRGLSEL_DECODER_96K_VA32,
	_RG_LRGLSEL_DELAY_VCORE,
	_RG_LRG_AUDGLBLPWRDN_VA32,
	_RG_LRGLAUDGLBLLPLVOW_EN_VA32,
	_RG_LRGLAUDGLBLLP2LVOW_EN_VA32,
	_RG_LRGLLCLDO_DEC_EN_VA32,
	_RG_LRGLLCLDO_DEC_PDDIS_EN_VA18,
	_RG_LRG_LCLDO_DEC_REMOTE_SENSE_VA18,
	_RG_LRG_NVREG_EN_VAUDP32,
	_RG_LRGLNVREG_PULL0V_VAUDP32,
	_RG_LRGLAUDPMU_RSVD_VA18,
	_RG_LAUDZCD_ANA_ID,
	_RG_LAUDZCD_DIG_ID,
	_RG_LAUDZCD_ANA_MINORFREV,
	_RG_LAUDZCD_ANA_MAJORFREV,
	_RG_LAUDZCD_DIG_MINORFREV,
	_RG_LAUDZCD_DIG_MAJORFREV,
	_RG_LAUDZCD_DSNFCBS,
	_RG_LAUDZCD_DSNFBIX,
	_RG_LAUDZCD_DSNFESP,
	_RG_LAUDZCD_DSNFFPI,
	_RG_LRG_AUDZCDENABLE,
	_RG_LRG_AUDZCDGAINSTEPTIME,
	_RG_LRG_AUDZCDGAINSTEPSIZE,
	_RG_LRG_AUDZCDTIMEOUTSODESEL,
	_RG_LRG_AUDLOLGAIN,
	_RG_LRGLAUDLORGAIN,
	_RG_LRGLAUDHPLGAIN,
	_RG_LRGLAUDHPRGAIN,
	_RG_LRGLAUDHSGAIN,
	_RG_LRGLAUDIVLGAIN,
	_RG_LRGLAUDIVRGAIN,
	_RG_LRGLAUDINTGAIN1,
	_RG_LRGLAUDINTGAIN2,
	_RG_LACCDET_ANA_ID,
	_RG_LACCDET_DIG_ID,
	_RG_LACCDET_ANA_MINORFREV,
	_RG_LACCDET_ANA_MAJORFREV,
	_RG_LACCDET_DIG_MINORFREV,
	_RG_LACCDET_DIG_MAJORFREV,
	_RG_LACCDET_DSNFCBS,
	_RG_LACCDET_DSNFBIX,
	_RG_LACCDET_ESP,
	_RG_LACCDET_DSNFFPI,
	_RG_LACCDET_AUXADC_SEL,
	_RG_LACCDET_AUXADC_SW,
	_RG_LACCDET_TEST_AUXADC,
	_RG_LACCDET_AUXADC_ANASWCTRL_SEL,
	_RG_LAUDACCDETAUXADCSWCTRL_SEL,
	_RG_LAUDACCDETAUXADCSWCTRL_SW,
	_RG_LACCDET_TEST_ANA,
	_RG_LRGLAUDACCDETRSV,
	_RG_LACCDET_SW_EN,
	_RG_LACCDET_SEQ_INIT,
	_RG_LACCDET_EINT0_SW_EN,
	_RG_LACCDET_EINT0_SEQ_INIT,
	_RG_LACCDET_EINT1_SW_EN,
	_RG_LACCDET_EINT1_SEQ_INIT,
	_RG_LACCDET_EINT0_INVERTER_SW_EN,
	_RG_LACCDET_EINT0_INVERTER_SEQ_INIT,
	_RG_LACCDET_EINT1_INVERTER_SW_EN,
	_RG_LACCDET_EINT1_INVERTER_SEQ_INIT,
	_RG_LACCDET_EINT0_M_SW_EN,
	_RG_LACCDET_EINT1_M_SW_EN,
	_RG_LACCDET_EINT_M_DETECT_EN,
	_RG_LACCDET_CMP_PWM_EN,
	_RG_LACCDET_VTH_PWM_EN,
	_RG_LACCDET_MBIAS_PWM_EN,
	_RG_LACCDET_EINT_EN_PWM_EN,
	_RG_LACCDET_EINT_CMPEN_PWM_EN,
	_RG_LACCDET_EINT_CMPMEN_PWM_EN,
	_RG_LACCDET_EINT_CTURBO_PWM_EN,
	_RG_LACCDET_CMP_PWM_IDLE,
	_RG_LACCDET_VTH_PWM_IDLE,
	_RG_LACCDET_MBIAS_PWM_IDLE,
	_RG_LACCDET_EINT0_CMPEN_PWM_IDLE,
	_RG_LACCDET_EINT1_CMPEN_PWM_IDLE,
	_RG_LACCDET_PWM_EN_SW,
	_RG_LACCDET_PWM_EN_SEL,
	_RG_LACCDET_PWM_WIDTH,
	_RG_LACCDET_PWM_THRESH,
	_RG_LACCDET_RISE_DELAY,
	_RG_LACCDET_FALL_DELAY,
	_RG_LACCDET_EINT_CMPMEN_PWM_THRESH,
	_RG_LACCDET_EINT_CMPMEN_PWM_WIDTH,
	_RG_LACCDET_EINT_EN_PWM_THRESH,
	_RG_LACCDET_EINT_EN_PWM_WIDTH,
	_RG_LACCDET_EINT_CMPEN_PWM_THRESH,
	_RG_LACCDET_EINT_CMPEN_PWM_WIDTH,
	_RG_LACCDET_DEBOUNCE0,
	_RG_LACCDET_DEBOUNCE1,
	_RG_LACCDET_DEBOUNCE2,
	_RG_LACCDET_DEBOUNCE3,
	_RG_LACCDET_CONNECT_AUXADC_TIME_DIG,
	_RG_LACCDET_CONNECT_AUXADC_TIME_ANA,
	_RG_LACCDET_EINT_DEBOUNCE0,
	_RG_LACCDET_EINT_DEBOUNCE1,
	_RG_LACCDET_EINT_DEBOUNCE2,
	_RG_LACCDET_EINT_DEBOUNCE3,
	_RG_LACCDET_EINT_INVERTER_DEBOUNCE,
	_RG_LACCDET_IVAL_CUR_IN,
	_RG_LACCDET_IVAL_SAM_IN,
	_RG_LACCDET_IVAL_MEM_IN,
	_RG_LACCDET_EINT_IVAL_CUR_IN,
	_RG_LACCDET_EINT_IVAL_SAM_IN,
	_RG_LACCDET_EINT_IVAL_MEM_IN,
	_RG_LACCDET_IVAL_SEL,
	_RG_LACCDET_EINT_IVAL_SEL,
	_RG_LACCDET_EINT_INVERTER_IVAL_CUR_IN,
	_RG_LACCDET_EINT_INVERTER_IVAL_SAM_IN,
	_RG_LACCDET_EINT_INVERTER_IVAL_MEM_IN,
	_RG_LACCDET_EINT_INVERTER_IVAL_SEL,
	_RG_LACCDET_IRQ,
	_RG_LACCDET_EINT0_IRQ,
	_RG_LACCDET_EINT1_IRQ,
	_RG_LACCDET_EINT_IN_INVERSE,
	_RG_LACCDET_IRQ_CLR,
	_RG_LACCDET_EINT0_IRQ_CLR,
	_RG_LACCDET_EINT1_IRQ_CLR,
	_RG_LACCDET_EINT_M_PLUG_IN_NUM,
	_RG_LACCDET_DA_STABLE,
	_RG_LACCDET_EINT0_EN_STABLE,
	_RG_LACCDET_EINT0_CMPEN_STABLE,
	_RG_LACCDET_EINT0_CMPMEN_STABLE,
	_RG_LACCDET_EINT0_CTURBO_STABLE,
	_RG_LACCDET_EINT0_CEN_STABLE,
	_RG_LACCDET_EINT1_EN_STABLE,
	_RG_LACCDET_EINT1_CMPEN_STABLE,
	_RG_LACCDET_EINT1_CMPMEN_STABLE,
	_RG_LACCDET_EINT1_CTURBO_STABLE,
	_RG_LACCDET_EINT1_CEN_STABLE,
	_RG_LACCDET_HWSODE_EN,
	_RG_LACCDET_HWSODE_SEL,
	_RG_LACCDET_PLUG_OUT_DETECT,
	_RG_LACCDET_EINT0_REVERSE,
	_RG_LACCDET_EINT1_REVERSE,
	_RG_LACCDET_EINT_HWSODE_EN,
	_RG_LACCDET_EINT_PLUG_OUT_BYPASS_DEB,
	_RG_LACCDET_EINT_M_PLUG_IN_EN,
	_RG_LACCDET_EINT_M_HWSODE_EN,
	_RG_LACCDET_TEST_CMPEN,
	_RG_LACCDET_TEST_VTHEN,
	_RG_LACCDET_TEST_MBIASEN,
	_RG_LACCDET_EINT_TEST_EN,
	_RG_LACCDET_EINT_TEST_INVEN,
	_RG_LACCDET_EINT_TEST_CMPEN,
	_RG_LACCDET_EINT_TEST_CMPMEN,
	_RG_LACCDET_EINT_TEST_CTURBO,
	_RG_LACCDET_EINT_TEST_CEN,
	_RG_LACCDET_TEST_B,
	_RG_LACCDET_TEST_A,
	_RG_LACCDET_EINT_TEST_CMPOUT,
	_RG_LACCDET_EINT_TEST_CMPMOUT,
	_RG_LACCDET_EINT_TEST_INVOUT,
	_RG_LACCDET_CMPEN_SEL,
	_RG_LACCDET_VTHEN_SEL,
	_RG_LACCDET_MBIASEN_SEL,
	_RG_LACCDET_EINT_EN_SEL,
	_RG_LACCDET_EINT_INVEN_SEL,
	_RG_LACCDET_EINT_CMPEN_SEL,
	_RG_LACCDET_EINT_CMPMEN_SEL,
	_RG_LACCDET_EINT_CTURBO_SEL,
	_RG_LACCDET_B_SEL,
	_RG_LACCDET_A_SEL,
	_RG_LACCDET_EINT_CMPOUT_SEL,
	_RG_LACCDET_EINT_CMPMOUT_SEL,
	_RG_LACCDET_EINT_INVOUT_SEL,
	_RG_LACCDET_CMPEN_SW,
	_RG_LACCDET_VTHEN_SW,
	_RG_LACCDET_MBIASEN_SW,
	_RG_LACCDET_EINT0_EN_SW,
	_RG_LACCDET_EINT0_INVEN_SW,
	_RG_LACCDET_EINT0_CMPEN_SW,
	_RG_LACCDET_EINT0_CMPMEN_SW,
	_RG_LACCDET_EINT0_CTURBO_SW,
	_RG_LACCDET_EINT1_EN_SW,
	_RG_LACCDET_EINT1_INVEN_SW,
	_RG_LACCDET_EINT1_CMPEN_SW,
	_RG_LACCDET_EINT1_CMPMEN_SW,
	_RG_LACCDET_EINT1_CTURBO_SW,
	_RG_LACCDET_B_SW,
	_RG_LACCDET_A_SW,
	_RG_LACCDET_EINT0_CMPOUT_SW,
	_RG_LACCDET_EINT0_CMPMOUT_SW,
	_RG_LACCDET_EINT0_INVOUT_SW,
	_RG_LACCDET_EINT1_CMPOUT_SW,
	_RG_LACCDET_EINT1_CMPMOUT_SW,
	_RG_LACCDET_EINT1_INVOUT_SW,
	_RG_LADLAUDACCDETCMPOB,
	_RG_LADLAUDACCDETCMPOA,
	_RG_LACCDET_CUR_IN,
	_RG_LACCDET_SAM_IN,
	_RG_LACCDET_MEM_IN,
	_RG_LACCDET_STATE,
	_RG_LDA_AUDACCDETRBIASCLK,
	_RG_LDA_AUDACCDETVTHCLK,
	_RG_LDA_AUDACCDETCMPCLK,
	_RG_LDA_AUDACCDETAUXADCSWCTRL,
	_RG_LADLEINT0CMPMOUT,
	_RG_LADLEINT0CMPOUT,
	_RG_LACCDET_EINT0_CUR_IN,
	_RG_LACCDET_EINT0_SAM_IN,
	_RG_LACCDET_EINT0_MEM_IN,
	_RG_LACCDET_EINT0_STATE,
	_RG_LDA_EINT0CMPEN,
	_RG_LDA_EINT0CMPMEN,
	_RG_LDA_EINT0CTURBO,
	_RG_LAD_EINT1CMPMOUT,
	_RG_LADLEINT1CMPOUT,
	_RG_LACCDET_EINT1_CUR_IN,
	_RG_LACCDET_EINT1_SAM_IN,
	_RG_LACCDET_EINT1_MEM_IN,
	_RG_LACCDET_EINT1_STATE,
	_RG_LDA_EINT1CMPEN,
	_RG_LDA_EINT1CMPMEN,
	_RG_LDA_EINT1CTURBO,
	_RG_LAD_EINT0INVOUT,
	_RG_LACCDET_EINT0_INVERTER_CUR_IN,
	_RG_LACCDET_EINT0_INVERTER_SAM_IN,
	_RG_LACCDET_EINT0_INVERTER_MEM_IN,
	_RG_LACCDET_EINT0_INVERTER_STATE,
	_RG_LDA_EINT0EN,
	_RG_LDA_EINT0INVEN,
	_RG_LDA_EINT0CEN,
	_RG_LAD_EINT1INVOUT,
	_RG_LACCDET_EINT1_INVERTER_CUR_IN,
	_RG_LACCDET_EINT1_INVERTER_SAM_IN,
	_RG_LACCDET_EINT1_INVERTER_MEM_IN,
	_RG_LACCDET_EINT1_INVERTER_STATE,
	_RG_LDA_EINT1EN,
	_RG_LDA_EINT1INVEN,
	_RG_LDA_EINT1CEN,
	_RG_LACCDET_EN,
	_RG_LACCDET_EINT0_EN,
	_RG_LACCDET_EINT1_EN,
	_RG_LACCDET_EINT0_M_EN,
	_RG_LACCDET_EINT0_DETECT_MOISTURE,
	_RG_LACCDET_EINT0_PLUG_IN,
	_RG_LACCDET_EINT0_M_PLUG_IN,
	_RG_LACCDET_EINT1_M_EN,
	_RG_LACCDET_EINT1_DETECT_MOISTURE,
	_RG_LACCDET_EINT1_PLUG_IN,
	_RG_LACCDET_EINT1_M_PLUG_IN,
	_RG_LACCDET_CUR_DEB,
	_RG_LACCDET_EINT0_CUR_DEB,
	_RG_LACCDET_EINT1_CUR_DEB,
	_RG_LACCDET_EINT0_INVERTER_CUR_DEB,
	_RG_LACCDET_EINT1_INVERTER_CUR_DEB,
	_RG_LADLAUDACCDETCMPOB_MON,
	_RG_LADLAUDACCDETCMPOA_MON,
	_RG_LADLEINT0CMPMOUT_MON,
	_RG_LADLEINT0CMPOUT_MON,
	_RG_LADLEINT0INVOUT_MON,
	_RG_LADLEINT1CMPMOUT_MON,
	_RG_LADLEINT1CMPOUT_MON,
	_RG_LADLEINT1INVOUT_MON,
	_RG_LDA_AUDACCDETCMPCLK_MON,
	_RG_LDA_AUDACCDETVTHCLK_MON,
	_RG_LDA_AUDACCDETRBIASCLK_MON,
	_RG_LDA_AUDACCDETAUXADCSWCTRL_MON,
	_RG_LDA_EINT0CTURBO_MON,
	_RG_LDA_EINT0CMPMEN_MON,
	_RG_LDA_EINT0CMPEN_MON,
	_RG_LDA_EINT0INVEN_MON,
	_RG_LDA_EINT0CEN_MON,
	_RG_LDA_EINT0EN_MON,
	_RG_LDA_EINT1CTURBO_MON,
	_RG_LDA_EINT1CMPMEN_MON,
	_RG_LDA_EINT1CMPEN_MON,
	_RG_LDA_EINT1INVEN_MON,
	_RG_LDA_EINT1CEN_MON,
	_RG_LDA_EINT1EN_MON,
	_RG_LACCDET_EINT0_M_PLUG_IN_COUNT,
	_RG_LACCDET_EINT1_M_PLUG_IN_COUNT,
	_RG_LACCDET_MON_FLAG_EN,
	_RG_LACCDET_MON_FLAG_SEL,
	_RU_COMMAND_MAX
};

struct pmu_flag_table_entry_t {
	enum _RU_FLAGS_LIST flagname;
	unsigned short offset;
	unsigned short mask;
	unsigned char shift;
};

#endif		/* _MT__RG_LU_RU_HW_MT6359P_H_ */
