# do sim.do
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying C:\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap secureip C:/questasim64_10.6c/vivado_lib/secureip 
# Modifying C:\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap unimacro C:/questasim64_10.6c/vivado_lib/unimacro 
# Modifying C:\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap unisim C:/questasim64_10.6c/vivado_lib/unisim 
# Modifying C:\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap unifast C:/questasim64_10.6c/vivado_lib/unifast 
# Modifying C:\Xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 19:15:07 on Sep 08,2023
# vlog -reportprogress 300 -64 -incr -work work ..\FPGA\project_1.gen\sources_1\ip\blk_mem_gen_0\sim/blk_mem_gen_0.v ../FPGA/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v D:/Users/ChenHaHa/Documents/MyOwn/project/huffman/FPGA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v ../FPGA/project_1.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v ../FPGA/project_1.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v ../FPGA/project_1.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_0/sim/design_1_axis_data_fifo_2_0.v ../FPGA/project_1.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v 
# ** Error: (vlog-7) Failed to open design unit file "..\FPGA\project_1.gen\sources_1\ip\blk_mem_gen_0\sim/blk_mem_gen_0.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 19:15:07 on Sep 08,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: C:/modelsim_dlx64_10.6c/win64pe/vlog failed.
# Error in macro ./sim.do line 22
# C:/modelsim_dlx64_10.6c/win64pe/vlog failed.
#     while executing
# "vlog -64 -incr -work work ..\\FPGA\\project_1.gen\\sources_1\\ip\\blk_mem_gen_0\\sim/blk_mem_gen_0.v \
#     ../FPGA/project_1.gen/sources_1/bd/design_1..."
