/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [10:0] celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire [17:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [32:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[110] ? in_data[117] : in_data[109];
  assign celloutsig_1_4z = ~celloutsig_1_0z;
  assign celloutsig_1_12z = ~celloutsig_1_7z[0];
  assign celloutsig_1_5z = ~((celloutsig_1_1z[27] | celloutsig_1_0z) & celloutsig_1_1z[25]);
  assign celloutsig_1_6z = in_data[187] ^ celloutsig_1_5z;
  assign celloutsig_1_7z = in_data[174:169] + { celloutsig_1_3z[14:13], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_1z[15:11], celloutsig_1_16z } >= { celloutsig_1_15z[6:0], celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[37:30] && in_data[76:69];
  assign celloutsig_1_10z = { in_data[152:150], celloutsig_1_4z } || in_data[158:155];
  assign celloutsig_1_2z = in_data[100] & ~(celloutsig_1_0z);
  assign celloutsig_1_1z = in_data[112] ? in_data[145:113] : in_data[191:159];
  assign celloutsig_1_15z = - { in_data[102:100], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_9z = celloutsig_1_1z[8:0] !== in_data[181:173];
  assign celloutsig_1_13z = | { celloutsig_1_7z[3:0], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_8z = celloutsig_1_6z & celloutsig_1_7z[4];
  assign celloutsig_1_11z = | { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_14z = | { celloutsig_1_12z, celloutsig_1_1z[10:8] };
  assign celloutsig_1_3z = { in_data[129:117], celloutsig_1_0z, celloutsig_1_0z } << { in_data[160:147], celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_13z } ^ celloutsig_1_1z[6:4];
  assign celloutsig_1_18z = { celloutsig_1_1z[20:10], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_12z } ^ { celloutsig_1_7z[4:3], celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_15z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_1z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_1z = { in_data[18:13], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[145:128], out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z, celloutsig_0_1z };
endmodule
