

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>jtag_state_machine.v &mdash; Raisin64 0.2 documentation</title>
  

  
  
  
  

  

  
  
    

  

  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="jtaglet.v" href="jtaglet.html" />
    <link rel="prev" title="schedule.v" href="jtag_reg.html" /> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> Raisin64
          

          
          </a>

          
            
            
              <div class="version">
                0.2
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../cpu.html">Raisin64 CPU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../software.html">Code Snippets and Software</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools.html">Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../nexysddr.html">Nexys 4 DDR Reference Implementation</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../modules.html">Reference Index</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../isa.html">Raisin64 Instruction Set</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../modules.html">Verilog Module Index</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="commit.html">commit.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="de_badDetect.html">de_badDetect.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="de_canonicalize.html">de_canonicalize.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="debug_control.html">debug_control.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="decode.html">decode.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_advint.html">ex_advint.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_advint_s1.html">ex_advint_s1.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_alu.html">ex_alu.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_alu_s1.html">ex_alu_s1.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_branch.html">ex_branch.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_memory.html">ex_memory.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="fetch.html">fetch.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ff_sync.html">ff_sync.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="jtag_reg.html">schedule.v</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">jtag_state_machine.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="jtaglet.html">jtaglet.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="memory_map.html">memory_map.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="pipeline.html">pipeline.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="raisin64.html">raisin64.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ram.html">ram.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="regfile.html">regfile.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="schedule.html">schedule.v</a></li>
</ul>
</li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Raisin64</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html">Docs</a> &raquo;</li>
        
          <li><a href="../../modules.html">Reference Index</a> &raquo;</li>
        
          <li><a href="../modules.html">Verilog Module Index</a> &raquo;</li>
        
      <li>jtag_state_machine.v</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/cpu/modules/jtag_state_machine.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="jtag-state-machine-v">
<h1>jtag_state_machine.v<a class="headerlink" href="#jtag-state-machine-v" title="Permalink to this headline">Â¶</a></h1>
<object data="../../_images/symbol-eae5eb805b6b7d0914be8301c4b1c74c93b3d72e.svg" type="image/svg+xml">
            <p class="warning">/* jtag_state_machine.v
 *
 * JTAG TAP State Machine
 *
 *------------------------------------------------------------------------------
 *
 * Copyright 2018 Christopher Parish
 *
 * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

module jtag_state_machine(
        input tck,
        input tms,
        input trst,

        output state_tlr,
        output state_capturedr,
        output state_captureir,
        output state_shiftdr,
        output state_shiftir,
        output state_updatedr,
        output state_updateir

    );

    localparam TEST_LOGIC_RESET = 4'h0;
    localparam RUN_TEST_IDLE    = 4'h1;
    localparam SELECT_DR        = 4'h2;
    localparam CAPTURE_DR       = 4'h3;
    localparam SHIFT_DR         = 4'h4;
    localparam EXIT1_DR         = 4'h5;
    localparam PAUSE_DR         = 4'h6;
    localparam EXIT2_DR         = 4'h7;
    localparam UPDATE_DR        = 4'h8;
    localparam SELECT_IR        = 4'h9;
    localparam CAPTURE_IR       = 4'hA;
    localparam SHIFT_IR         = 4'hB;
    localparam EXIT1_IR         = 4'hC;
    localparam PAUSE_IR         = 4'hD;
    localparam EXIT2_IR         = 4'hE;
    localparam UPDATE_IR        = 4'hF;

    reg[3:0] state;

    always &#64;(posedge tck or negedge trst) begin
        if(~trst) begin
            state &lt;= TEST_LOGIC_RESET;
        end else begin
            case(state)
                TEST_LOGIC_RESET: state &lt;= tms ? TEST_LOGIC_RESET : RUN_TEST_IDLE;
                RUN_TEST_IDLE:    state &lt;= tms ? SELECT_DR : RUN_TEST_IDLE;
                SELECT_DR :       state &lt;= tms ? SELECT_IR : CAPTURE_DR;
                CAPTURE_DR :      state &lt;= tms ? EXIT1_DR : SHIFT_DR;
                SHIFT_DR:         state &lt;= tms ? EXIT1_DR : SHIFT_DR;
                EXIT1_DR:         state &lt;= tms ? UPDATE_DR : PAUSE_DR;
                PAUSE_DR:         state &lt;= tms ? EXIT2_DR : PAUSE_DR;
                EXIT2_DR:         state &lt;= tms ? UPDATE_DR : SHIFT_DR;
                UPDATE_DR:        state &lt;= tms ? SELECT_DR : RUN_TEST_IDLE;
                SELECT_IR:        state &lt;= tms ? TEST_LOGIC_RESET : CAPTURE_IR;
                CAPTURE_IR:       state &lt;= tms ? EXIT1_IR : SHIFT_IR;
                SHIFT_IR :        state &lt;= tms ? EXIT1_IR : SHIFT_IR;
                EXIT1_IR:         state &lt;= tms ? UPDATE_IR : PAUSE_IR;
                PAUSE_IR:         state &lt;= tms ? EXIT2_IR : PAUSE_IR;
                EXIT2_IR:         state &lt;= tms ? UPDATE_IR : SHIFT_IR;
                UPDATE_IR:        state &lt;= tms ? SELECT_DR : RUN_TEST_IDLE;
            endcase
        end
    end

    //I was going to use a function, but Vivado pooped itself when I tried. Typical...
    assign state_tlr = (state == TEST_LOGIC_RESET);
    assign state_capturedr = (state == CAPTURE_DR);
    assign state_captureir = (state == CAPTURE_IR);
    assign state_shiftdr = (state == SHIFT_DR);
    assign state_shiftir = (state == SHIFT_IR);
    assign state_updatedr = (state == UPDATE_DR);
    assign state_updateir = (state == UPDATE_IR);

endmodule</p></object>
<div class="highlight-verilog notranslate"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre> 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="cm">/* jtag_state_machine.v</span>
<span class="cm"> *</span>
<span class="cm"> * JTAG TAP State Machine</span>
<span class="cm"> *</span>
<span class="cm"> *------------------------------------------------------------------------------</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2018 Christopher Parish</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span>
<span class="cm"> * you may not use this file except in compliance with the License.</span>
<span class="cm"> * You may obtain a copy of the License at</span>
<span class="cm"> *</span>
<span class="cm"> *   http://www.apache.org/licenses/LICENSE-2.0</span>
<span class="cm"> *</span>
<span class="cm"> * Unless required by applicable law or agreed to in writing, software</span>
<span class="cm"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span>
<span class="cm"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span class="cm"> * See the License for the specific language governing permissions and</span>
<span class="cm"> * limitations under the License.</span>
<span class="cm"> */</span>

<span class="k">module</span> <span class="n">jtag_state_machine</span><span class="p">(</span>
        <span class="k">input</span> <span class="n">tck</span><span class="p">,</span>
        <span class="k">input</span> <span class="n">tms</span><span class="p">,</span>
        <span class="k">input</span> <span class="n">trst</span><span class="p">,</span>

        <span class="k">output</span> <span class="n">state_tlr</span><span class="p">,</span>
        <span class="k">output</span> <span class="n">state_capturedr</span><span class="p">,</span>
        <span class="k">output</span> <span class="n">state_captureir</span><span class="p">,</span>
        <span class="k">output</span> <span class="n">state_shiftdr</span><span class="p">,</span>
        <span class="k">output</span> <span class="n">state_shiftir</span><span class="p">,</span>
        <span class="k">output</span> <span class="n">state_updatedr</span><span class="p">,</span>
        <span class="k">output</span> <span class="n">state_updateir</span>

    <span class="p">);</span>

    <span class="k">localparam</span> <span class="no">TEST_LOGIC_RESET</span> <span class="o">=</span> <span class="mh">4&#39;h0</span><span class="p">;</span>
    <span class="k">localparam</span> <span class="no">RUN_TEST_IDLE</span>    <span class="o">=</span> <span class="mh">4&#39;h1</span><span class="p">;</span>
    <span class="k">localparam</span> <span class="no">SELECT_DR</span>        <span class="o">=</span> <span class="mh">4&#39;h2</span><span class="p">;</span>
    <span class="k">localparam</span> <span class="no">CAPTURE_DR</span>       <span class="o">=</span> <span class="mh">4&#39;h3</span><span class="p">;</span>
    <span class="k">localparam</span> <span class="no">SHIFT_DR</span>         <span class="o">=</span> <span class="mh">4&#39;h4</span><span class="p">;</span>
    <span class="k">localparam</span> <span class="no">EXIT1_DR</span>         <span class="o">=</span> <span class="mh">4&#39;h5</span><span class="p">;</span>
    <span class="k">localparam</span> <span class="no">PAUSE_DR</span>         <span class="o">=</span> <span class="mh">4&#39;h6</span><span class="p">;</span>
    <span class="k">localparam</span> <span class="no">EXIT2_DR</span>         <span class="o">=</span> <span class="mh">4&#39;h7</span><span class="p">;</span>
    <span class="k">localparam</span> <span class="no">UPDATE_DR</span>        <span class="o">=</span> <span class="mh">4&#39;h8</span><span class="p">;</span>
    <span class="k">localparam</span> <span class="no">SELECT_IR</span>        <span class="o">=</span> <span class="mh">4&#39;h9</span><span class="p">;</span>
    <span class="k">localparam</span> <span class="no">CAPTURE_IR</span>       <span class="o">=</span> <span class="mh">4&#39;hA</span><span class="p">;</span>
    <span class="k">localparam</span> <span class="no">SHIFT_IR</span>         <span class="o">=</span> <span class="mh">4&#39;hB</span><span class="p">;</span>
    <span class="k">localparam</span> <span class="no">EXIT1_IR</span>         <span class="o">=</span> <span class="mh">4&#39;hC</span><span class="p">;</span>
    <span class="k">localparam</span> <span class="no">PAUSE_IR</span>         <span class="o">=</span> <span class="mh">4&#39;hD</span><span class="p">;</span>
    <span class="k">localparam</span> <span class="no">EXIT2_IR</span>         <span class="o">=</span> <span class="mh">4&#39;hE</span><span class="p">;</span>
    <span class="k">localparam</span> <span class="no">UPDATE_IR</span>        <span class="o">=</span> <span class="mh">4&#39;hF</span><span class="p">;</span>

    <span class="kt">reg</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">state</span><span class="p">;</span>

    <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">tck</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">trst</span><span class="p">)</span> <span class="k">begin</span>
        <span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">trst</span><span class="p">)</span> <span class="k">begin</span>
            <span class="n">state</span> <span class="o">&lt;=</span> <span class="no">TEST_LOGIC_RESET</span><span class="p">;</span>
        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
            <span class="k">case</span><span class="p">(</span><span class="n">state</span><span class="p">)</span>
                <span class="nl">TEST_LOGIC_RESET:</span> <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">tms</span> <span class="o">?</span> <span class="no">TEST_LOGIC_RESET</span> <span class="o">:</span> <span class="no">RUN_TEST_IDLE</span><span class="p">;</span>
                <span class="nl">RUN_TEST_IDLE:</span>    <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">tms</span> <span class="o">?</span> <span class="no">SELECT_DR</span> <span class="o">:</span> <span class="no">RUN_TEST_IDLE</span><span class="p">;</span>
                <span class="no">SELECT_DR</span> <span class="o">:</span>       <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">tms</span> <span class="o">?</span> <span class="no">SELECT_IR</span> <span class="o">:</span> <span class="no">CAPTURE_DR</span><span class="p">;</span>
                <span class="no">CAPTURE_DR</span> <span class="o">:</span>      <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">tms</span> <span class="o">?</span> <span class="no">EXIT1_DR</span> <span class="o">:</span> <span class="no">SHIFT_DR</span><span class="p">;</span>
                <span class="nl">SHIFT_DR:</span>         <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">tms</span> <span class="o">?</span> <span class="no">EXIT1_DR</span> <span class="o">:</span> <span class="no">SHIFT_DR</span><span class="p">;</span>
                <span class="nl">EXIT1_DR:</span>         <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">tms</span> <span class="o">?</span> <span class="no">UPDATE_DR</span> <span class="o">:</span> <span class="no">PAUSE_DR</span><span class="p">;</span>
                <span class="nl">PAUSE_DR:</span>         <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">tms</span> <span class="o">?</span> <span class="no">EXIT2_DR</span> <span class="o">:</span> <span class="no">PAUSE_DR</span><span class="p">;</span>
                <span class="nl">EXIT2_DR:</span>         <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">tms</span> <span class="o">?</span> <span class="no">UPDATE_DR</span> <span class="o">:</span> <span class="no">SHIFT_DR</span><span class="p">;</span>
                <span class="nl">UPDATE_DR:</span>        <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">tms</span> <span class="o">?</span> <span class="no">SELECT_DR</span> <span class="o">:</span> <span class="no">RUN_TEST_IDLE</span><span class="p">;</span>
                <span class="nl">SELECT_IR:</span>        <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">tms</span> <span class="o">?</span> <span class="no">TEST_LOGIC_RESET</span> <span class="o">:</span> <span class="no">CAPTURE_IR</span><span class="p">;</span>
                <span class="nl">CAPTURE_IR:</span>       <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">tms</span> <span class="o">?</span> <span class="no">EXIT1_IR</span> <span class="o">:</span> <span class="no">SHIFT_IR</span><span class="p">;</span>
                <span class="no">SHIFT_IR</span> <span class="o">:</span>        <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">tms</span> <span class="o">?</span> <span class="no">EXIT1_IR</span> <span class="o">:</span> <span class="no">SHIFT_IR</span><span class="p">;</span>
                <span class="nl">EXIT1_IR:</span>         <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">tms</span> <span class="o">?</span> <span class="no">UPDATE_IR</span> <span class="o">:</span> <span class="no">PAUSE_IR</span><span class="p">;</span>
                <span class="nl">PAUSE_IR:</span>         <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">tms</span> <span class="o">?</span> <span class="no">EXIT2_IR</span> <span class="o">:</span> <span class="no">PAUSE_IR</span><span class="p">;</span>
                <span class="nl">EXIT2_IR:</span>         <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">tms</span> <span class="o">?</span> <span class="no">UPDATE_IR</span> <span class="o">:</span> <span class="no">SHIFT_IR</span><span class="p">;</span>
                <span class="nl">UPDATE_IR:</span>        <span class="n">state</span> <span class="o">&lt;=</span> <span class="n">tms</span> <span class="o">?</span> <span class="no">SELECT_DR</span> <span class="o">:</span> <span class="no">RUN_TEST_IDLE</span><span class="p">;</span>
            <span class="k">endcase</span>
        <span class="k">end</span>
    <span class="k">end</span>

    <span class="c1">//I was going to use a function, but Vivado pooped itself when I tried. Typical...</span>
    <span class="k">assign</span> <span class="n">state_tlr</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="no">TEST_LOGIC_RESET</span><span class="p">);</span>
    <span class="k">assign</span> <span class="n">state_capturedr</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="no">CAPTURE_DR</span><span class="p">);</span>
    <span class="k">assign</span> <span class="n">state_captureir</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="no">CAPTURE_IR</span><span class="p">);</span>
    <span class="k">assign</span> <span class="n">state_shiftdr</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="no">SHIFT_DR</span><span class="p">);</span>
    <span class="k">assign</span> <span class="n">state_shiftir</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="no">SHIFT_IR</span><span class="p">);</span>
    <span class="k">assign</span> <span class="n">state_updatedr</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="no">UPDATE_DR</span><span class="p">);</span>
    <span class="k">assign</span> <span class="n">state_updateir</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="no">UPDATE_IR</span><span class="p">);</span>

<span class="k">endmodule</span>
</pre></div>
</td></tr></table></div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="jtaglet.html" class="btn btn-neutral float-right" title="jtaglet.v" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="jtag_reg.html" class="btn btn-neutral" title="schedule.v" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2018, Christopher Parish

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../../_static/jquery.js"></script>
        <script type="text/javascript" src="../../_static/underscore.js"></script>
        <script type="text/javascript" src="../../_static/doctools.js"></script>
    

  

  <script type="text/javascript" src="../../_static/js/theme.js"></script>

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>