<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'func_01_operator+&lt;1,10,ap_fixed >' to 'func_add01_operator_1_10_ap_fixed_s'." projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T17:29:44.432+0900" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'func_01_operator*&lt;500,10,ap_fixed >' to 'func_mul01_operator_500_10_ap_fixed_s'." projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T17:29:40.416+0900" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'func_01_operator+&lt;1,500,ap_fixed >' to 'func_add01_operator_1_500_ap_fixed_s'." projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T17:29:40.391+0900" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'func_01_operator*&lt;980,500,ap_fixed >' to 'func_mul01_operator_980_500_ap_fixed_s'." projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T17:29:40.371+0900" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'func_01_Convolution.1' to 'func_01_Convolution_1'." projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T17:29:40.347+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'operator+&lt;1, 10, ap_fixed&lt;8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >' (deep_learning_hls/Matrix.h:13:19) into operator+&lt;1,10,ap_fixed >." projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T17:29:40.262+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'operator+&lt;1, 500, ap_fixed&lt;8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >' (deep_learning_hls/Matrix.h:13:19) into operator+&lt;1,500,ap_fixed >." projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T17:13:17.934+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'softmax_perceptron_fnn&lt;500, 10, ap_fixed&lt;8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >::actfunc' (deep_learning_hls/softmax_perceptron_fnn.h:15) into actfunc." projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T17:13:17.918+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'operator*&lt;500, 10, ap_fixed&lt;8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >' (deep_learning_hls/Matrix.h:13:19) into operator*&lt;500,10,ap_fixed >." projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T17:13:17.902+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'convolution_perceptron&lt;28, 28, 5, 5, ap_fixed&lt;8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >::Convolution' (deep_learning_hls/convolution_perceptron.h:50:44) into Convolution.1." projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T17:13:17.871+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'convolution_perceptron&lt;14, 14, 5, 5, ap_fixed&lt;8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >::Convolution' (deep_learning_hls/convolution_perceptron.h:14) into Convolution." projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T17:13:17.856+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'softmax_perceptron_fnn&lt;500, 10, ap_fixed&lt;8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >::run' (deep_learning_hls/softmax_perceptron_fnn.h:13) into run." projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T17:13:17.840+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'operator*&lt;980, 500, ap_fixed&lt;8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >' (deep_learning_hls/Matrix.h:13:19) into operator*&lt;980,500,ap_fixed >." projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T17:13:17.809+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'convolution_nn&lt;28, 28, 5, 5, 20, 20, 500, 10, ap_fixed&lt;8, 2, (ap_q_mode)0, (ap_o_mode)0, 0> >' (deep_learning_hls/deep_learning.cpp:5) into convolution_nn." projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T17:13:17.793+0900" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] deep_learning_hls/softmax_perceptron_fnn.h:43: variable-indexed range selection may cause suboptimal QoR." projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T17:06:54.887+0900" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 145 ns  Iteration: 8  Process: /apatb_func_01_top/AESL_inst_func_01/grp_func_01_convolution_nn_fu_14521/grp_func_01_run_fu_1930/func_01_dexp_64ns_64ns_64_18_full_dsp_U34/func_01_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T19:31:51.842+0900" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 145 ns  Iteration: 8  Process: /apatb_func_01_top/AESL_inst_func_01/grp_func_01_convolution_nn_fu_14521/grp_func_01_run_fu_1930/grp_func_01_actfunc_fu_153/func_01_dexp_64ns_64ns_64_18_full_dsp_U27/func_01_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:34:05.514+0900" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_func_01_top/AESL_inst_func_01/grp_func_01_convolution_nn_fu_14521/grp_func_01_run_fu_1930/func_01_dadd_64ns_64ns_64_5_full_dsp_U33/func_01_ap_dadd_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:34:05.502+0900" type="Warning"/>
        <logs message="Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.&#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_func_01_top/AESL_inst_func_01/grp_func_01_convolution_nn_fu_14521/grp_func_01_run_fu_1930/grp_func_01_actfunc_fu_153/func_01_dexp_64ns_64ns_64_18_full_dsp_U27/func_01_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:34:03.762+0900" type="Warning"/>
        <logs message="Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. &#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_func_01_top/AESL_inst_func_01/grp_func_01_convolution_nn_fu_14521/grp_func_01_run_fu_1930/grp_func_01_actfunc_fu_153/func_01_dexp_64ns_64ns_64_18_full_dsp_U27/func_01_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:34:03.705+0900" type="Warning"/>
        <logs message="Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.&#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_func_01_top/AESL_inst_func_01/grp_func_01_convolution_nn_fu_14521/grp_func_01_run_fu_1930/grp_func_01_actfunc_fu_153/func_01_dexp_64ns_64ns_64_18_full_dsp_U27/func_01_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:34:03.670+0900" type="Warning"/>
        <logs message="Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. &#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_func_01_top/AESL_inst_func_01/grp_func_01_convolution_nn_fu_14521/grp_func_01_run_fu_1930/grp_func_01_actfunc_fu_153/func_01_dexp_64ns_64ns_64_18_full_dsp_U27/func_01_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:34:03.616+0900" type="Warning"/>
        <logs message="Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.&#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_func_01_top/AESL_inst_func_01/grp_func_01_convolution_nn_fu_14521/grp_func_01_run_fu_1930/grp_func_01_actfunc_fu_153/func_01_dexp_64ns_64ns_64_18_full_dsp_U27/func_01_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:34:03.532+0900" type="Warning"/>
        <logs message="Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. &#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_func_01_top/AESL_inst_func_01/grp_func_01_convolution_nn_fu_14521/grp_func_01_run_fu_1930/grp_func_01_actfunc_fu_153/func_01_dexp_64ns_64ns_64_18_full_dsp_U27/func_01_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:34:03.475+0900" type="Warning"/>
        <logs message="Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.&#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_func_01_top/AESL_inst_func_01/grp_func_01_convolution_nn_fu_14521/grp_func_01_run_fu_1930/func_01_dexp_64ns_64ns_64_18_full_dsp_U34/func_01_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:34:03.406+0900" type="Warning"/>
        <logs message="Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. &#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_func_01_top/AESL_inst_func_01/grp_func_01_convolution_nn_fu_14521/grp_func_01_run_fu_1930/func_01_dexp_64ns_64ns_64_18_full_dsp_U34/func_01_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:34:03.283+0900" type="Warning"/>
        <logs message="Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.&#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_func_01_top/AESL_inst_func_01/grp_func_01_convolution_nn_fu_14521/grp_func_01_run_fu_1930/func_01_dexp_64ns_64ns_64_18_full_dsp_U34/func_01_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:34:03.156+0900" type="Warning"/>
        <logs message="Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. &#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_func_01_top/AESL_inst_func_01/grp_func_01_convolution_nn_fu_14521/grp_func_01_run_fu_1930/func_01_dexp_64ns_64ns_64_18_full_dsp_U34/func_01_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:34:03.079+0900" type="Warning"/>
        <logs message="Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.&#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_func_01_top/AESL_inst_func_01/grp_func_01_convolution_nn_fu_14521/grp_func_01_run_fu_1930/func_01_dexp_64ns_64ns_64_18_full_dsp_U34/func_01_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:34:03.022+0900" type="Warning"/>
        <logs message="Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. &#xD;&#xA;Time: 0 ps  Iteration: 2  Process: /apatb_func_01_top/AESL_inst_func_01/grp_func_01_convolution_nn_fu_14521/grp_func_01_run_fu_1930/func_01_dexp_64ns_64ns_64_18_full_dsp_U34/func_01_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:34:02.984+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [D:/Projects/FPGA/deep_learning_hls/solution1/sim/verilog/ip/xil_defaultlib/func_01_ap_dadd_3_full_dsp_64.vhd:189]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_viv_comp&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_2.axi_utils_v2_0_2_pkg&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_pkg&#xD;&#xA;Compiling package floating_point_v7_1_2.flt_utils&#xD;&#xA;Compiling package floating_point_v7_1_2.vt2mutils&#xD;&#xA;Compiling package floating_point_v7_1_2.vt2mcomps&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv_comp&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling package mult_gen_v12_0_11.dsp_pkg&#xD;&#xA;Compiling module xil_defaultlib.func_01_inframe_v_V_ram&#xD;&#xA;Compiling module xil_defaultlib.func_01_inframe_v_V(DataWidth=8,...&#xD;&#xA;Compiling module xil_defaultlib.func_01_result_v_0_V_ram&#xD;&#xA;Compiling module xil_defaultlib.func_01_result_v_0_V(DataWidth=8...&#xD;&#xA;Compiling module xil_defaultlib.func_01_in_v_V_assign_0_ram&#xD;&#xA;Compiling module xil_defaultlib.func_01_in_v_V_assign_0(DataWidt...&#xD;&#xA;Compiling module xil_defaultlib.func_01_empty_ram&#xD;&#xA;Compiling module xil_defaultlib.func_01_empty(DataWidth=8,Addres...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L2_percep...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L2_percep...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_in_v_V_as...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_in_v_V_as...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L1_percep...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L1_percep...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L1_percep...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L1_percep...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L1_percep...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L1_percep...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L2_percep...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L2_percep...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L2_percep...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L2_percep...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L3_connec...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L3_connec...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L3_connec...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L3_connec...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L3_connec...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L3_connec...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L4_out_ou...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L4_out_ou...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L4_out_we...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn_L4_out_we...&#xD;&#xA;Compiling module xil_defaultlib.func_01_run_in_v_V_assign_0_ram&#xD;&#xA;Compiling module xil_defaultlib.func_01_run_in_v_V_assign_0(Data...&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=31,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=32)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [delay_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.norm_zero_det [\norm_zero_det(data_width=7,norm...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xD;&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.shift_msb_first [\shift_msb_first(a_width=32,resu...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=3)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture func_01_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.func_01_ap_sitofp_4_no_dsp_32 [func_01_ap_sitofp_4_no_dsp_32_de...]&#xD;&#xA;Compiling module xil_defaultlib.func_01_sitofp_32s_32_6(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=23,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(a_fw=24,op_delay...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=64,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture func_01_ap_fpext_0_no_dsp_32_arch of entity xil_defaultlib.func_01_ap_fpext_0_no_dsp_32 [func_01_ap_fpext_0_no_dsp_32_def...]&#xD;&#xA;Compiling module xil_defaultlib.func_01_fpext_32ns_64_1(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=52,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=54,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=55,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=52)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=53,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=54,fast_input=true)...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=55)\]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_2.flt_div_mant [\flt_div_mant(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=13,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=28,fast_input=true...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=11,length=27)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=27,fast_input=true...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=27,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=27,fast_in...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_div_exp [\flt_div_exp(c_xdevicefamily=&quot;no...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=11,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=26,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=27,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=28,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=29,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_2.flt_div [\flt_div(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture func_01_ap_ddiv_29_no_dsp_64_arch of entity xil_defaultlib.func_01_ap_ddiv_29_no_dsp_64 [func_01_ap_ddiv_29_no_dsp_64_def...]&#xD;&#xA;Compiling module xil_defaultlib.func_01_ddiv_64ns_64ns_64_31(ID=...&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=104)\]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input=&quot;C...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=49,bi_width=...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily=&quot;zynq&quot;,c_a_...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=59,length=3)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=59,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=105,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.multadd [\multadd(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=14)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=6,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=14,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=15)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(a_w=64,a_fw=53,o...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=13,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay_s [\delay_s(width=13,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay_s [\delay_s(width=12,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]&#xD;&#xA;Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=16)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.zero_det_sel [\zero_det_sel(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=67,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=67)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.shift_msb_first [\shift_msb_first(result_width=67...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=69,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=5,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=48)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=5)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=66,length=4)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9,length=3)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=46,length=0,fast_in...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=26,bi_width=...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily=&quot;zynq&quot;,c_a_...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=46,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=11,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=58,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.multadd [\multadd(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=46,fast_input=true)...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=33,bi_width=...]&#xD;&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily=&quot;zynq&quot;,c_a_...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=2,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=71,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.multadd [\multadd(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=26)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=30,length=2)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_exp_dp_poly [\flt_exp_dp_poly(c_xdevicefamily...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=47,length=4)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=11,length=11)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=9)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=28)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=29)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init=&quot;1100110010010110&quot;)(0...]&#xD;&#xA;Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init=&quot;1100110000111100&quot;)(0...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=12,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=64)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_exp [\flt_exp(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture func_01_ap_dexp_16_full_dsp_64_arch of entity xil_defaultlib.func_01_ap_dexp_16_full_dsp_64 [func_01_ap_dexp_16_full_dsp_64_d...]&#xD;&#xA;Compiling module xil_defaultlib.func_01_dexp_64ns_64ns_64_18_ful...&#xD;&#xA;Compiling module xil_defaultlib.func_01_actfunc&#xD;&#xA;Compiling module xil_defaultlib.func_mul01_operator_500_10_ap_fi...&#xD;&#xA;Compiling module xil_defaultlib.func_add01_operator_1_10_ap_fixe...&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=25,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=64,a_ew...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture func_01_ap_fptrunc_0_no_dsp_64_arch of entity xil_defaultlib.func_01_ap_fptrunc_0_no_dsp_64 [func_01_ap_fptrunc_0_no_dsp_64_d...]&#xD;&#xA;Compiling module xil_defaultlib.func_01_fptrunc_64ns_32_1(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=54,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=11,length=0,fast_in...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.zero_det_sel [\zero_det_sel(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.shift_msb_first [\shift_msb_first(a_width=54,regi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.alignment [\alignment(c_xdevicefamily=&quot;zynq...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=47,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=56,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.addsub_dsp [\addsub_dsp(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.addsub [\addsub(c_xdevicefamily=&quot;zynq&quot;,c...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.align_add [\align_add(c_xdevicefamily=&quot;zynq...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=6,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=56)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.shift_msb_first [\shift_msb_first(a_width=56,resu...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=19,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=12,length=2)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq [\compare_eq(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=11)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=12)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=2,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=2,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_exp [\flt_add_exp(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_logic [\flt_add_logic(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture func_01_ap_dadd_3_full_dsp_64_arch of entity xil_defaultlib.func_01_ap_dadd_3_full_dsp_64 [func_01_ap_dadd_3_full_dsp_64_de...]&#xD;&#xA;Compiling module xil_defaultlib.func_01_dadd_64ns_64ns_64_5_full...&#xD;&#xA;Compiling module xil_defaultlib.func_01_run&#xD;&#xA;Compiling module xil_defaultlib.func_01_Convolution_1&#xD;&#xA;Compiling module xil_defaultlib.func_01_Convolution&#xD;&#xA;Compiling module xil_defaultlib.func_mul01_operator_980_500_ap_f...&#xD;&#xA;Compiling module xil_defaultlib.func_add01_operator_1_500_ap_fix...&#xD;&#xA;Compiling module xil_defaultlib.func_01_convolution_nn&#xD;&#xA;Compiling module xil_defaultlib.func_01&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_in_V&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_L1_filter_V&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_L1_bias_V&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_L2_filter_V&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_L2_bias_V&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_L3_weight_V&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_L3_bias_V&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_L4_weight_V&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_L4_bias_V&#xD;&#xA;Compiling module xil_defaultlib.apatb_func_01_top&#xD;&#xA;Built simulation snapshot func_01&#xD;&#xA;&#xD;&#xA;****** Webtalk v2016.2 (64-bit)&#xD;&#xA;  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016&#xD;&#xA;  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016&#xD;&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source D:/Projects/FPGA/deep_learning_hls/solution1/sim/verilog/xsim.dir/func_01/webtalk/xsim_webtalk.tcl -notrace" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:33:57.749+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:46.356+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:46.341+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:46.309+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:46.294+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:46.075+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:46.059+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:45.542+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:45.526+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:45.526+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:45.510+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:45.510+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:45.495+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:45.479+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:45.479+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [D:/Projects/FPGA/deep_learning_hls/solution1/sim/verilog/ip/xil_defaultlib/func_01_ap_fptrunc_0_no_dsp_64.vhd:181]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:45.448+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:44.855+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:44.855+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:44.840+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:44.840+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [D:/Projects/FPGA/deep_learning_hls/solution1/sim/verilog/ip/xil_defaultlib/func_01_ap_dexp_16_full_dsp_64.vhd:185]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:44.793+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:44.215+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:44.199+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:44.199+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:43.668+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:43.637+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:14403]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:43.621+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:43.527+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:35.857+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:35.551+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:31.246+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:29.621+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:29.309+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:24.229+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:23.809+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:23.809+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77294]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:20.787+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:79206]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:20.459+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77053]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:18.573+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:18.573+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:18.558+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:76921]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:18.527+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:18.448+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77053]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:18.448+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:76921]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:18.370+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:18.196+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:18.188+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:18.079+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:18.079+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:18.063+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:18.063+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:18.002+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:14216]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:17.980+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:17.904+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:03.317+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:32:02.445+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [D:/Projects/FPGA/deep_learning_hls/solution1/sim/verilog/ip/xil_defaultlib/func_01_ap_ddiv_29_no_dsp_64.vhd:189]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:49.183+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:48.775+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:48.756+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:48.723+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:48.723+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:48.582+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:48.567+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:48.395+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:48.395+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:48.348+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [D:/Projects/FPGA/deep_learning_hls/solution1/sim/verilog/ip/xil_defaultlib/func_01_ap_fpext_0_no_dsp_32.vhd:181]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:48.317+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:47.444+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:47.428+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:47.428+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:47.412+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:47.412+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:47.412+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:47.397+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [D:/Projects/FPGA/deep_learning_hls/solution1/sim/verilog/ip/xil_defaultlib/func_01_ap_sitofp_4_no_dsp_32.vhd:185]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:47.381+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:46.548+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:46.548+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:46.376+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:46.361+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:46.345+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:46.345+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:46.330+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:46.159+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:46.088+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="deep_learning_hls" solutionName="solution1" date="2016-09-18T18:31:43.940+0900" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
