// Seed: 172620468
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8 = id_6;
  wire id_9, id_10, id_11, id_12 = id_11;
  wire id_13;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    output uwire id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    input supply1 id_7,
    input tri id_8,
    output tri0 id_9,
    input tri id_10,
    input tri1 id_11,
    input wire id_12,
    output wire id_13,
    output tri id_14,
    input tri1 id_15
    , id_22,
    output logic id_16,
    input supply0 id_17,
    input tri0 id_18,
    input supply0 id_19,
    input wor id_20
);
  assign id_16 = 1;
  module_0(
      id_22, id_22, id_22, id_22, id_22, id_22, id_22
  );
  assign id_2 = 1;
  wire id_23;
  assign id_0 = 1;
  tri1 id_24 = 1;
  wire id_25;
  always id_16 <= 1;
endmodule
