// Seed: 924623368
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input wire id_2,
    input wor id_3
);
  wire id_5;
  module_2 modCall_1 ();
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input uwire id_2,
    output tri id_3,
    input tri1 id_4,
    output tri id_5
);
  wire id_7;
  assign id_0 = id_1;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_1
  );
endmodule
module module_2 ();
  id_1(
      1, id_2, 1
  );
  assign module_3.id_31 = 0;
endmodule
module module_3 (
    input logic id_0,
    input tri1 id_1,
    output tri id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri id_5,
    inout tri id_6,
    output tri1 id_7,
    input wor id_8
    , id_28,
    output uwire id_9,
    inout wire id_10,
    input supply1 id_11,
    input supply1 id_12
    , id_29,
    output supply1 id_13,
    output tri1 id_14,
    output wire id_15,
    input tri0 id_16,
    output supply1 id_17,
    output wor id_18,
    input tri id_19,
    output logic id_20,
    output logic id_21,
    output supply1 id_22,
    input uwire id_23,
    input tri0 id_24,
    input wand id_25,
    input tri0 id_26
);
  wire id_30;
  wire id_31 = 1'b0;
  always @(negedge id_29)
    if (id_24) id_20 <= 1;
    else id_21 <= id_0;
  always_ff #(1) id_29 = id_16;
  module_2 modCall_1 ();
endmodule
