// Seed: 482636877
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output id_3,
    input supply1 id_4
);
  always @(posedge id_4[(1) : 1]) begin
    if (1 + id_0[1'b0-1]) id_3 = id_2;
    else begin
      id_3 <= 1'd0;
    end
  end
  assign id_1 = 1;
  logic id_5;
  logic id_6 = 1;
  assign id_5 = 1;
endmodule
