{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "data": {
      "text/html": [
       "<style  type=\"text/css\" >\n",
       "    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col0 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col1 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col2 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col3 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col4 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col5 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col6 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col7 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col8 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col9 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col10 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col11 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col12 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col13 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col14 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col15 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col16 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col17 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col18 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col19 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col20 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col0 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col1 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col2 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col3 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col4 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col5 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col6 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col7 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col8 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col9 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col10 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col11 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col12 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col13 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col14 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col15 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col16 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col17 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col18 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col19 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col20 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col0 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col1 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col2 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col3 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col4 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col5 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col6 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col7 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col8 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col9 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col10 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col11 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col12 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col13 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col14 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col15 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col16 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col17 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col18 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col19 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col20 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col0 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col1 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col2 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col3 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col4 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col5 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col6 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col7 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col8 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col9 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col10 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col11 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col12 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col13 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col14 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col15 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col16 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col17 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col18 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col19 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col20 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col0 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col1 {\n",
       "            background-color:  #5f5;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col2 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col3 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col4 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col5 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col6 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col7 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col8 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col9 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col10 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col11 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col12 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col13 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col14 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col15 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col16 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col17 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col18 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col19 {\n",
       "            background-color:  #f55;\n",
       "        }    #T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col20 {\n",
       "            background-color:  #f55;\n",
       "        }</style><table id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01\" ><thead>    <tr>        <th class=\"blank level0\" ></th>        <th class=\"col_heading level0 col0\" >LDA</th>        <th class=\"col_heading level0 col1\" >STA</th>        <th class=\"col_heading level0 col2\" >PHA</th>        <th class=\"col_heading level0 col3\" >PLA</th>        <th class=\"col_heading level0 col4\" >ASL</th>        <th class=\"col_heading level0 col5\" >ASR</th>        <th class=\"col_heading level0 col6\" >TXA</th>        <th class=\"col_heading level0 col7\" >TAX</th>        <th class=\"col_heading level0 col8\" >INX</th>        <th class=\"col_heading level0 col9\" >DEX</th>        <th class=\"col_heading level0 col10\" >ADD</th>        <th class=\"col_heading level0 col11\" >SUB</th>        <th class=\"col_heading level0 col12\" >AND</th>        <th class=\"col_heading level0 col13\" >OR</th>        <th class=\"col_heading level0 col14\" >XOR</th>        <th class=\"col_heading level0 col15\" >CMP</th>        <th class=\"col_heading level0 col16\" >RTS</th>        <th class=\"col_heading level0 col17\" >JNZ</th>        <th class=\"col_heading level0 col18\" >JZ</th>        <th class=\"col_heading level0 col19\" >JSR</th>        <th class=\"col_heading level0 col20\" >JMP</th>    </tr></thead><tbody>\n",
       "                <tr>\n",
       "                        <th id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01level0_row0\" class=\"row_heading level0 row0\" >IMP</th>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col0\" class=\"data row0 col0\" >0x0</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col1\" class=\"data row0 col1\" >0x8</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col2\" class=\"data row0 col2\" >0x10</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col3\" class=\"data row0 col3\" >0x18</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col4\" class=\"data row0 col4\" >0x20</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col5\" class=\"data row0 col5\" >0x28</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col6\" class=\"data row0 col6\" >0x30</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col7\" class=\"data row0 col7\" >0x38</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col8\" class=\"data row0 col8\" >0x40</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col9\" class=\"data row0 col9\" >0x48</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col10\" class=\"data row0 col10\" >0x50</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col11\" class=\"data row0 col11\" >0x58</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col12\" class=\"data row0 col12\" >0x60</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col13\" class=\"data row0 col13\" >0x68</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col14\" class=\"data row0 col14\" >0x70</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col15\" class=\"data row0 col15\" >0x78</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col16\" class=\"data row0 col16\" >0x80</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col17\" class=\"data row0 col17\" >0x88</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col18\" class=\"data row0 col18\" >0x90</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col19\" class=\"data row0 col19\" >0x98</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row0_col20\" class=\"data row0 col20\" >0xa0</td>\n",
       "            </tr>\n",
       "            <tr>\n",
       "                        <th id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01level0_row1\" class=\"row_heading level0 row1\" >IMM</th>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col0\" class=\"data row1 col0\" >0x1</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col1\" class=\"data row1 col1\" >0x9</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col2\" class=\"data row1 col2\" >0x11</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col3\" class=\"data row1 col3\" >0x19</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col4\" class=\"data row1 col4\" >0x21</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col5\" class=\"data row1 col5\" >0x29</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col6\" class=\"data row1 col6\" >0x31</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col7\" class=\"data row1 col7\" >0x39</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col8\" class=\"data row1 col8\" >0x41</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col9\" class=\"data row1 col9\" >0x49</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col10\" class=\"data row1 col10\" >0x51</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col11\" class=\"data row1 col11\" >0x59</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col12\" class=\"data row1 col12\" >0x61</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col13\" class=\"data row1 col13\" >0x69</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col14\" class=\"data row1 col14\" >0x71</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col15\" class=\"data row1 col15\" >0x79</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col16\" class=\"data row1 col16\" >0x81</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col17\" class=\"data row1 col17\" >0x89</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col18\" class=\"data row1 col18\" >0x91</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col19\" class=\"data row1 col19\" >0x99</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row1_col20\" class=\"data row1 col20\" >0xa1</td>\n",
       "            </tr>\n",
       "            <tr>\n",
       "                        <th id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01level0_row2\" class=\"row_heading level0 row2\" >ABS</th>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col0\" class=\"data row2 col0\" >0x2</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col1\" class=\"data row2 col1\" >0xa</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col2\" class=\"data row2 col2\" >0x12</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col3\" class=\"data row2 col3\" >0x1a</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col4\" class=\"data row2 col4\" >0x22</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col5\" class=\"data row2 col5\" >0x2a</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col6\" class=\"data row2 col6\" >0x32</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col7\" class=\"data row2 col7\" >0x3a</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col8\" class=\"data row2 col8\" >0x42</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col9\" class=\"data row2 col9\" >0x4a</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col10\" class=\"data row2 col10\" >0x52</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col11\" class=\"data row2 col11\" >0x5a</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col12\" class=\"data row2 col12\" >0x62</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col13\" class=\"data row2 col13\" >0x6a</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col14\" class=\"data row2 col14\" >0x72</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col15\" class=\"data row2 col15\" >0x7a</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col16\" class=\"data row2 col16\" >0x82</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col17\" class=\"data row2 col17\" >0x8a</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col18\" class=\"data row2 col18\" >0x92</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col19\" class=\"data row2 col19\" >0x9a</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row2_col20\" class=\"data row2 col20\" >0xa2</td>\n",
       "            </tr>\n",
       "            <tr>\n",
       "                        <th id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01level0_row3\" class=\"row_heading level0 row3\" >REL</th>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col0\" class=\"data row3 col0\" >0x3</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col1\" class=\"data row3 col1\" >0xb</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col2\" class=\"data row3 col2\" >0x13</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col3\" class=\"data row3 col3\" >0x1b</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col4\" class=\"data row3 col4\" >0x23</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col5\" class=\"data row3 col5\" >0x2b</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col6\" class=\"data row3 col6\" >0x33</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col7\" class=\"data row3 col7\" >0x3b</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col8\" class=\"data row3 col8\" >0x43</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col9\" class=\"data row3 col9\" >0x4b</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col10\" class=\"data row3 col10\" >0x53</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col11\" class=\"data row3 col11\" >0x5b</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col12\" class=\"data row3 col12\" >0x63</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col13\" class=\"data row3 col13\" >0x6b</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col14\" class=\"data row3 col14\" >0x73</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col15\" class=\"data row3 col15\" >0x7b</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col16\" class=\"data row3 col16\" >0x83</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col17\" class=\"data row3 col17\" >0x8b</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col18\" class=\"data row3 col18\" >0x93</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col19\" class=\"data row3 col19\" >0x9b</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row3_col20\" class=\"data row3 col20\" >0xa3</td>\n",
       "            </tr>\n",
       "            <tr>\n",
       "                        <th id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01level0_row4\" class=\"row_heading level0 row4\" >IDX</th>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col0\" class=\"data row4 col0\" >0x4</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col1\" class=\"data row4 col1\" >0xc</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col2\" class=\"data row4 col2\" >0x14</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col3\" class=\"data row4 col3\" >0x1c</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col4\" class=\"data row4 col4\" >0x24</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col5\" class=\"data row4 col5\" >0x2c</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col6\" class=\"data row4 col6\" >0x34</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col7\" class=\"data row4 col7\" >0x3c</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col8\" class=\"data row4 col8\" >0x44</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col9\" class=\"data row4 col9\" >0x4c</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col10\" class=\"data row4 col10\" >0x54</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col11\" class=\"data row4 col11\" >0x5c</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col12\" class=\"data row4 col12\" >0x64</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col13\" class=\"data row4 col13\" >0x6c</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col14\" class=\"data row4 col14\" >0x74</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col15\" class=\"data row4 col15\" >0x7c</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col16\" class=\"data row4 col16\" >0x84</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col17\" class=\"data row4 col17\" >0x8c</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col18\" class=\"data row4 col18\" >0x94</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col19\" class=\"data row4 col19\" >0x9c</td>\n",
       "                        <td id=\"T_e883a0aa_c6b3_11ea_aba2_0242c0a80c01row4_col20\" class=\"data row4 col20\" >0xa4</td>\n",
       "            </tr>\n",
       "    </tbody></table>"
      ],
      "text/plain": [
       "<pandas.io.formats.style.Styler at 0x7feebd1086a0>"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# OPCODES\n",
    "# instruction:     00000---\n",
    "# addressing mode: -----000\n",
    "from collections import namedtuple\n",
    "\n",
    "Adm = namedtuple('Adm', ['IMP', 'IMM', 'ABS', 'REL', 'IDX'])\n",
    "Opc = namedtuple('Opc', [\n",
    "    'LDA', 'STA', 'PHA', 'PLA', 'ASL', 'ASR', 'TXA', 'TAX',\n",
    "    'INX', 'DEX', 'ADD', 'SUB', 'AND', 'OR', 'XOR', 'CMP',\n",
    "    'RTS', 'JNZ', 'JZ', 'JSR', 'JMP'\n",
    "])\n",
    "opc = Opc(*range(21))\n",
    "adm = Adm(*range(5))\n",
    "                          \n",
    "import pandas as pd\n",
    "import numpy as np\n",
    "\n",
    "df = pd.DataFrame(columns=[*opc._asdict()])\n",
    "for n,i in adm._asdict().items():\n",
    "    df.loc[n] = (np.left_shift(pd.Series(opc._asdict()),3) + i).apply(hex)\n",
    "\n",
    "allowed = [0x1, 0x2, 0x4, 0xa, 0xc, 0x10, 0x18, 0x21, 0x29, 0x30, 0x38, 0x40, 0x48, 0x51, 0x59, 0x61, 0x69, 0x71, 0x79, 0x80, 0x8b, 0x93, 0x9a, 0xa2]\n",
    "df.style.applymap(lambda v: 'background-color: #f55' if not int(v, 16) in allowed else 'background-color: #5f5')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "# ROM source\n",
    "src = \"\"\"\n",
    "; testing some basic instructions\n",
    "lda #$0\n",
    "tax\n",
    "_1:\n",
    "sta range,x\n",
    "inx\n",
    "txa\n",
    "cmp #$10\n",
    "jnz _1\n",
    "at $100\n",
    "range db $0\n",
    "\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Compiled ROM: 01 00 38 0c 00 01 40 30 79 10 8b f8 00 "
     ]
    }
   ],
   "source": [
    "# Assembler\n",
    "\n",
    "from pyparsing import *\n",
    "\n",
    "class Parser():\n",
    "\n",
    "    pos = 0\n",
    "    labels = {}\n",
    "    binary = []\n",
    "\n",
    "    def setOrig(self, tokens):\n",
    "        self.pos = int(tokens.adr, 16)\n",
    "\n",
    "    def setLabel(self, tokens):\n",
    "        self.labels[tokens.lbl[0]] = self.pos-1\n",
    "\n",
    "    def setRef(self, tokens):\n",
    "        self.labels[tokens.lbl] = self.pos\n",
    "        if tokens.size == 'db':\n",
    "            self.binary.append(int(tokens.val, 16))\n",
    "            self.pos += 1\n",
    "        else:\n",
    "            self.binary.append(int(tokens.val, 16) & 0xff)\n",
    "            self.binary.append(int(tokens.val, 16) >> 8)\n",
    "            self.pos += 2\n",
    "\n",
    "    def setOp(self, tokens):\n",
    "        c = getattr(opc, tokens.op) << 3\n",
    "        if tokens.op == 'LDA':\n",
    "            if tokens.am == '#$':\n",
    "                c = c | adm.IMM\n",
    "                self.pos += 2\n",
    "                self.binary.append(c)\n",
    "                self.binary.append(int(tokens.val, 16))\n",
    "            elif tokens.am == '$':\n",
    "                c |= adm.IDX if tokens.idx else adm.ABS\n",
    "                self.pos += 3\n",
    "                self.binary.append(c)\n",
    "                l = int(tokens.val, 16) & 0xff\n",
    "                h = int(tokens.val, 16) >> 8\n",
    "                self.binary.append(h)\n",
    "                self.binary.append(l)\n",
    "            elif tokens.lbl:\n",
    "                c |= adm.IDX if tokens.idx else adm.ABS\n",
    "                self.pos += 3\n",
    "                self.binary.append(c)\n",
    "                self.binary.append(tokens.lbl)\n",
    "        elif tokens.op == 'STA':\n",
    "            c |= adm.IDX if tokens.idx else adm.ABS\n",
    "            if tokens.am == '$':\n",
    "                self.pos += 3\n",
    "                self.binary.append(c)\n",
    "                l = int(tokens.val, 16) & 0xff\n",
    "                h = int(tokens.val, 16) >> 8\n",
    "                self.binary.append(h)\n",
    "                self.binary.append(l)\n",
    "            elif tokens.lbl:\n",
    "                self.pos += 3\n",
    "                self.binary.append(c)\n",
    "                self.binary.append(tokens.lbl[0])\n",
    "        elif tokens.op in ['TAX', 'TXA', 'PHA', 'PLA', 'RTS', 'ASL', 'ASR', 'INX', 'DEX']:\n",
    "            c = c | adm.IMP\n",
    "            self.pos += 1\n",
    "            self.binary.append(c)\n",
    "        elif tokens.op in ['ADD', 'SUB', 'AND', 'OR', 'XOR', 'CMP']:\n",
    "            c = c | adm.IMM\n",
    "            self.pos += 2\n",
    "            self.binary.append(c)\n",
    "            self.binary.append(int(tokens.val, 16))\n",
    "        elif tokens.op in ['JNZ', 'JZ']:\n",
    "            c = c | adm.REL\n",
    "            self.pos += 2\n",
    "            self.binary.append(c)\n",
    "            self.binary.append(tokens.lbl[0])\n",
    "        elif tokens.op in ['JSR', 'JMP']:\n",
    "            c = c | adm.ABS\n",
    "            self.pos += 3\n",
    "            self.binary.append(c)\n",
    "            self.binary.append(tokens.lbl[0])\n",
    "        \n",
    "    def parse(self, src):\n",
    "        \n",
    "        op = oneOf(' '.join(opc._asdict()), caseless=True)\n",
    "        org = (Word('atAT') + '$' + Word(hexnums)('adr')).setParseAction(self.setOrig)\n",
    "        val = Word('#$')('am') + Word(hexnums)('val')\n",
    "        lbl = (~op + Word(alphanums + '_'))('lbl')\n",
    "        prm = (val|lbl) + ~Literal(':') + Optional(Word(', x'))('idx')\n",
    "        label = (lbl + ':').setParseAction(self.setLabel)\n",
    "        comment = ';' + restOfLine\n",
    "        instruction = (op('op') + Optional(prm('prm'))).setParseAction(self.setOp)\n",
    "        ref = (Word(alphanums + '_')('lbl') + oneOf('db dw')('size') + '$' + Word(hexnums)('val')).setParseAction(self.setRef)\n",
    "        asm = OneOrMore(org | label | instruction | comment | ref)\n",
    "\n",
    "        asm.parseString(src, parseAll=True)\n",
    "\n",
    "        for i,b in enumerate(self.binary):\n",
    "            if not isinstance(b, int):\n",
    "                if b in self.labels.keys():\n",
    "                    if self.binary[i-1] in [0x8b, 0x93]: #todo extract addressing mode\n",
    "                        self.binary[i] = self.labels[b] - i + 1\n",
    "                    else:\n",
    "                        self.binary[i] = self.labels[b] & 0xff\n",
    "                        self.binary.insert(i+1, self.labels[b] >> 8)\n",
    "                else:\n",
    "                    print('unresolved', b)\n",
    "\n",
    "        return tuple(self.binary)\n",
    "\n",
    "rom = Parser().parse(src)\n",
    "\n",
    "print('Compiled ROM: ', end='')\n",
    "for b in rom:\n",
    "    if b < 0: b = 0x100 + b\n",
    "    print(f'{b:02x}', end=' ')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "# RAM & CPU\n",
    "\n",
    "from myhdl import *\n",
    "\n",
    "from cpu import processor\n",
    "\n",
    "# 2k RAM + ROM\n",
    "@block\n",
    "def mem(clk, adr, we, di, do):\n",
    "    \n",
    "    ram = [Signal(intbv(0)[8:]) for i in range(0x2000)] # 8k\n",
    "\n",
    "    @always(clk.posedge)\n",
    "    def logic():\n",
    "        if we:\n",
    "            ram[adr.val].next = di\n",
    "        else:\n",
    "            if adr < len(rom):\n",
    "                do.next = rom[adr.val]\n",
    "            else:\n",
    "                do.next = ram[adr.val]\n",
    "        \n",
    "    return logic\n",
    "\n",
    "@block\n",
    "def processor(clk, rst, data_in, data_out, adr, we):\n",
    "\n",
    "    \"\"\"\n",
    "    IR = instruction register\n",
    "    IM = immediate value\n",
    "    RX = X register\n",
    "    RW = W register used for status flags\n",
    "    SR = status register\n",
    "    AM = addressing mode\n",
    "    SP = stack pointer\n",
    "    \"\"\"\n",
    "    \n",
    "    # (F1, F2, D, E, M1, M2) = range(0,6)\n",
    "    s = enum('F1', 'F2', 'D', 'E', 'M1', 'M2')\n",
    "    pc, incpc, incpc2 = [ Signal(modbv(0)[11:]) for _ in range(3) ]\n",
    "    cyc = Signal(s.F1)\n",
    "    ir, im, ra, rx, rw, sr, am = (Signal(modbv(0)[8:]) for _ in range(7))\n",
    "    incim = Signal(modbv(0)[8:])\n",
    "    sp, pushsp, popsp = [ Signal(modbv(0xff)[8:]) for _ in range(3) ]\n",
    "\n",
    "    @always_comb\n",
    "    def assign():\n",
    "        incim.next = im + rx\n",
    "        incpc.next = pc + 1\n",
    "        incpc2.next = pc + 2\n",
    "        pushsp.next = sp - 1\n",
    "        popsp.next = sp + 1\n",
    "    \n",
    "    @always_seq(clk.posedge, rst)\n",
    "    def logic():    \n",
    "\n",
    " \n",
    "        \n",
    "        \n",
    "        if cyc == s.F1:\n",
    "            adr.next = incpc\n",
    "            pc.next = incpc\n",
    "            cyc.next = s.F2\n",
    "\n",
    "        elif cyc == s.F2:\n",
    "            adr.next = incpc\n",
    "            ir.next = data_out\n",
    "            cyc.next = s.D\n",
    "\n",
    "        elif cyc == s.D:\n",
    "            im.next = data_out\n",
    "            am.next = ir & 7\n",
    "            ir.next = (ir >> 3) & 0x1f\n",
    "            if (ir >> 3) == opc.RTS: # rts\n",
    "                adr.next = popsp\n",
    "                sp.next = popsp  \n",
    "            cyc.next = s.E\n",
    "\n",
    "        elif cyc == s.E:\n",
    "            if ir == opc.LDA: # lda\n",
    "                if am == adm.IMM:\n",
    "                    ra.next = im\n",
    "                    pc.next = incpc\n",
    "                elif am == adm.ABS:\n",
    "                    adr.next = concat(data_out, im)\n",
    "                    pc.next = incpc2\n",
    "                elif am == adm.IDX:\n",
    "                    adr.next = concat(data_out, incim)\n",
    "                    pc.next = incpc2\n",
    "            elif ir == opc.STA: # sta\n",
    "                if am == adm.ABS:\n",
    "                    adr.next = concat(data_out, im)\n",
    "                    we.next = 1\n",
    "                    data_in.next = ra\n",
    "                    pc.next = incpc2\n",
    "                elif am == adm.IDX:\n",
    "                    adr.next = concat(data_out, incim)\n",
    "                    we.next = 1\n",
    "                    data_in.next = ra\n",
    "                    pc.next = incpc2\n",
    "            elif ir == opc.TAX: # tax\n",
    "                rx.next = ra\n",
    "                rw.next = 1\n",
    "            elif ir == opc.TXA: # txa\n",
    "                ra.next = rx\n",
    "            elif ir == opc.ADD: # add im\n",
    "                ra.next = ra + im\n",
    "                pc.next = incpc\n",
    "            elif ir == opc.SUB: # sub im\n",
    "                ra.next = ra - im\n",
    "                pc.next = incpc\n",
    "            elif ir == opc.AND: # and im\n",
    "                ra.next = ra & im\n",
    "                pc.next = incpc\n",
    "            elif ir == opc.OR: # or im\n",
    "                ra.next = ra | im\n",
    "                pc.next = incpc\n",
    "            elif ir == opc.XOR: # xor im\n",
    "                ra.next = ra ^ im\n",
    "                pc.next = incpc\n",
    "            elif ir == opc.ASL: # asl im\n",
    "                ra.next = ra << im\n",
    "            elif ir == opc.ASR: # asr im\n",
    "                ra.next = ra >> im\n",
    "            elif ir == opc.JNZ: # jnz rel\n",
    "                if sr[6] == 0:\n",
    "                    pc.next = pc + im.signed()\n",
    "                else:\n",
    "                    pc.next = incpc\n",
    "            elif ir == opc.JZ: # jz rel\n",
    "                if sr[6] != 0:\n",
    "                    pc.next = pc + im.signed()\n",
    "                else:\n",
    "                    pc.next = incpc\n",
    "            elif ir == opc.INX: # inx\n",
    "                rx.next = rx + 1\n",
    "                rw.next = 1\n",
    "            elif ir == opc.DEX: # dex\n",
    "                rx.next = rx - 1\n",
    "                rw.next = 1\n",
    "            elif ir == opc.PHA: # pha\n",
    "                adr.next = sp\n",
    "                sp.next = pushsp\n",
    "                data_in.next = ra\n",
    "                we.next = 1\n",
    "            elif ir == opc.PLA: # pla\n",
    "                sp.next = popsp\n",
    "                adr.next = popsp\n",
    "            elif ir == opc.CMP: # cmp im\n",
    "                rw.next = 2\n",
    "                sr.next = concat((ra-im)>=0x80, (ra-im)==0, sr[6:0])\n",
    "                pc.next = incpc\n",
    "            elif ir == opc.JSR: # jsr abs\n",
    "                adr.next = sp\n",
    "                sp.next = pushsp\n",
    "                data_in.next = incpc2[11:8]\n",
    "                we.next = 1\n",
    "            elif ir == opc.RTS: # rts\n",
    "                adr.next = popsp\n",
    "                sp.next = popsp\n",
    "            elif ir == opc.JMP: # jmp abs\n",
    "                pc.next = concat(data_out[3:], im)\n",
    "            else:\n",
    "                if __debug__:\n",
    "                    raise ValueError(\"Illegal insn\")\n",
    "            cyc.next = s.M1\n",
    "\n",
    "        elif cyc == s.M1:\n",
    "            if (ir == opc.PLA) or (ir == opc.LDA and am == adm.ABS or am == adm.IDX):\n",
    "                ra.next = data_out\n",
    "            elif ir == opc.JSR:\n",
    "                adr.next = sp\n",
    "                sp.next = pushsp\n",
    "\n",
    "                data_in.next = incpc2[8:]\n",
    "                we.next = 1\n",
    "                pc.next = concat(data_out[3:], im)\n",
    "            elif ir == opc.RTS:\n",
    "                pc.next = data_out\n",
    "            else:\n",
    "                we.next = 0\n",
    "                adr.next = pc\n",
    "            cyc.next = s.M2\n",
    "\n",
    "        elif cyc == s.M2:\n",
    "            if ir == 0x11:\n",
    "                ra.next = data_out\n",
    "                sr.next = concat(data_out>=0x80, data_out==0, sr[6:0])\n",
    "            elif rw == 0:\n",
    "                sr.next = concat(ra>=0x80, ra==0, sr[6:0])\n",
    "            elif rw == 1:\n",
    "                sr.next = concat(rx>=0x80, rx==0, sr[6:0])\n",
    "            if ir == 0x17:\n",
    "                pc.next = concat(data_out[3:], pc[8:])\n",
    "                adr.next = concat(data_out, pc[8:])\n",
    "            else:\n",
    "                adr.next = pc\n",
    "            we.next = 0\n",
    "            rw.next = 0\n",
    "            cyc.next = s.F1\n",
    "        else:\n",
    "            cyc.next = s.F1 # Should be an exception\n",
    "\n",
    "    return instances()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Synthesizing the processor\n",
    "\n",
    "The pCPU processor core from above is stuck into a black box top level implementation\n",
    "in order to be flexible with different implementations. We also allow to pass a parameter to co-simulate\n",
    "two processor instances in parallel."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "sys.path.append(\"/home/pyosys/work/myhdl-synthesis/examples\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "from myhdl.conversion.yshelper import Design\n",
    "from ys_aux import setupCosimulation\n",
    "\n",
    "REDBG = \"\\033[7;31m\"\n",
    "OFF = \"\\033[0m\"\n",
    "\n",
    "class MyImpl:\n",
    "    def __init__(self):\n",
    "        print(\"\\033[7;36mMy HW implementation\\033[0m\")\n",
    "        \n",
    "    def instance(self, name):\n",
    "        design = Design(name)\n",
    "        return design\n",
    "\n",
    "class top_signals:\n",
    "    def __init__(self):\n",
    "        self.we = Signal(bool(0))\n",
    "        self.adr = Signal(modbv(0)[16:])\n",
    "        self.data_in = Signal(modbv(0)[8:])\n",
    "        self.data_out = Signal(modbv(0)[8:])\n",
    "    \n",
    "@blackbox\n",
    "def top_implementation(CO_SIMULATE = False, proc = processor):\n",
    "    \"\"\"The top level implementation blackbox. When CO_SIMULATE is true, the passed `proc` unit is\n",
    "instanced in parallel to the original model\"\"\"\n",
    "\n",
    "    a, b = [ top_signals() for i in range(2) ]\n",
    "    \n",
    "    clk = Signal(bool(0))\n",
    "    global_reset = ResetSignal(1, 1, True)\n",
    "    \n",
    "    mi = mem(clk, a.adr, a.we, a.data_in, a.data_out)\n",
    "    cpu = processor(clk, global_reset, a.data_in, a.data_out, a.adr, a.we)\n",
    "    cpu.name = 'cpu_a'\n",
    "    \n",
    "    if CO_SIMULATE:\n",
    "        mi_ref = mem(clk, b.adr, b.we, b.data_in, b.data_out)\n",
    "        cpu_ref = proc(clk, global_reset, b.data_in, b.data_out, b.adr, b.we)\n",
    "        cpu_ref.name = 'cpu_b'\n",
    "\n",
    "    def convert(unit, design, top_name, create_trace = False):\n",
    "        unit.convert(\"yosys_module\", design, trace=create_trace)\n",
    "        design.run(\"check; opt;\")\n",
    "        design.finalize(top_name)\n",
    "   \n",
    "    @inference(MyImpl)\n",
    "    def implement(design, top_name):\n",
    "        \"This implements and synthesizes the design\"\n",
    "        convert(cpu, design, top_name)\n",
    "        design.test_synth()\n",
    "  \n",
    "        return design    \n",
    "\n",
    "    @inference(MyImpl)\n",
    "    def cosimulation(design, top_name):\n",
    "        \"This creates a cosimulation object\"\n",
    "        convert(cpu, design, top_name, True)\n",
    "        design.run(\"hierarchy -check; deminout; opt_expr; memory; check\")\n",
    "        design.write_ilang(\"rv32\")\n",
    "        #design.run(\"hierarchy -check; deminout; opt_expr; check\")\n",
    "        design.write_verilog(design.name, rename_default=True, rename_signals=True)\n",
    "\n",
    "        # Make sure to find included files\n",
    "        EXTRA_FILES = ['-I', '/usr/share/yosys/ecp5/' ]\n",
    "        \n",
    "        @block\n",
    "        def cosim_wrapper(clk, rst, data_in, data_out, adr, we):\n",
    "            \"Wrapper for cosimulation object\"\n",
    "            args = locals()\n",
    "            name = design.name + \"_mapped\"\n",
    "            return setupCosimulation(name, use_assert=False, interface=args, debug=True, extra_files=EXTRA_FILES)\n",
    "\n",
    "        return cosim_wrapper, design\n",
    "\n",
    "    # Simulation test bench part\n",
    "    @instance\n",
    "    def startup():\n",
    "        yield delay(11)\n",
    "        global_reset.next = 0\n",
    "\n",
    "    @always(delay(2))\n",
    "    def stimulus():\n",
    "        clk.next = not clk\n",
    "\n",
    "        \n",
    "    @always(clk.posedge)\n",
    "    def verify():\n",
    "        if a.data_out == b.data_out:\n",
    "            pass\n",
    "            #print(\"%02x == %02x\" % (a.data_out, b.data_out))\n",
    "        else:\n",
    "            print(REDBG + \"%02x != %02x\" % (a.data_out, b.data_out) + OFF)\n",
    "            raise ValueError(\"Value mismatch\")\n",
    "\n",
    "        if a.adr != b.adr:\n",
    "             print(\"NEXT MAY MISMATCH >>> %04x -- %04x\" % (a.adr, b.adr))\n",
    "\n",
    "        \n",
    "    return instances(), implement, cosimulation"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Co-Simulation\n",
    "\n",
    "We have to re-instance `impl` because the previous run has stored information in its signals.\n",
    "This time we run the `cosimulation` implementation rule and receive a simulation object in return."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[7;34mSYNTHESIS\u001b[0m: Wrapping for inference: MyImpl()\n",
      "\u001b[7;34mSYNTHESIS\u001b[0m: Wrapping for inference: MyImpl()\n",
      "\u001b[7;36mMy HW implementation\u001b[0m\n",
      "\u001b[7;34mSYNTHESIS\u001b[0m: Implementing unit 'cosimulation'\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'processor'\u001b[0m\n",
      "\u001b[32mAdding module with name:\u001b[0m processor_1_1_8_8_16_1\n",
      "CONVERT_RTL tree >>>>>> 'PROCESSOR_ASSIGN' \n",
      "\u001b[7;31mTRUNC\u001b[0m: <ipython-input-4-b06d18a86536>:48 Implicit carry truncate: incim[8:], src[9:]\n",
      "\u001b[7;31mTRUNC\u001b[0m: <ipython-input-4-b06d18a86536>:49 Implicit carry truncate: incpc[11:], src[12:]\n",
      "\u001b[7;31mTRUNC\u001b[0m: <ipython-input-4-b06d18a86536>:50 Implicit carry truncate: incpc2[11:], src[12:]\n",
      "\u001b[7;31mTRUNC\u001b[0m: <ipython-input-4-b06d18a86536>:52 Implicit carry truncate: popsp[8:], src[9:]\n",
      "CONVERT_RTL tree >>>>>> 'PROCESSOR_LOGIC' \n",
      "\u001b[7;31mTRUNC\u001b[0m: <ipython-input-4-b06d18a86536>:107 Implicit carry truncate: ra[8:], src[9:]\n",
      "A > B\n",
      "\u001b[7;31mTRUNC\u001b[0m: <ipython-input-4-b06d18a86536>:127 Implicit carry truncate: pc[11:], src[12:]\n",
      "A > B\n",
      "\u001b[7;31mTRUNC\u001b[0m: <ipython-input-4-b06d18a86536>:132 Implicit carry truncate: pc[11:], src[12:]\n",
      "\u001b[7;31mTRUNC\u001b[0m: <ipython-input-4-b06d18a86536>:136 Implicit carry truncate: rx[8:], src[9:]\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:81 (default) missing assignments, assuming defaults ra\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:81 ra\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:81 (other) missing assignments, assuming defaults for pc\n",
      "\u001b[7;31mAPPEND OPEN OTHER\u001b[0m: <ipython-input-4-b06d18a86536>:81 pc\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:81 (default) missing assignments, assuming defaults adr\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:81 adr\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:91 (other) missing assignments, assuming defaults for adr\n",
      "\u001b[7;31mAPPEND OPEN OTHER\u001b[0m: <ipython-input-4-b06d18a86536>:91 adr\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:91 (other) missing assignments, assuming defaults for we\n",
      "\u001b[7;31mAPPEND OPEN OTHER\u001b[0m: <ipython-input-4-b06d18a86536>:91 we\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:91 (other) missing assignments, assuming defaults for data_in\n",
      "\u001b[7;31mAPPEND OPEN OTHER\u001b[0m: <ipython-input-4-b06d18a86536>:91 data_in\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:91 (other) missing assignments, assuming defaults for pc\n",
      "\u001b[7;31mAPPEND OPEN OTHER\u001b[0m: <ipython-input-4-b06d18a86536>:91 pc\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:74 (other) missing assignments, assuming defaults for adr\n",
      "\u001b[7;31mAPPEND OPEN OTHER\u001b[0m: <ipython-input-4-b06d18a86536>:74 adr\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:74 (other) missing assignments, assuming defaults for sp\n",
      "\u001b[7;31mAPPEND OPEN OTHER\u001b[0m: <ipython-input-4-b06d18a86536>:74 sp\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:80 (default) missing assignments, assuming defaults ra\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:80 ra\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:80 (default) missing assignments, assuming defaults pc\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:80 pc\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:80 (default) missing assignments, assuming defaults adr\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:80 adr\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:80 (default) missing assignments, assuming defaults we\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:80 we\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:80 (default) missing assignments, assuming defaults data_in\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:80 data_in\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:80 (default) missing assignments, assuming defaults rx\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:80 rx\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:80 (default) missing assignments, assuming defaults rw\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:80 rw\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:80 (default) missing assignments, assuming defaults sp\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:80 sp\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:80 (default) missing assignments, assuming defaults sr\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:80 sr\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:169 (default) missing assignments, assuming defaults ra\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:169 ra\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:169 (default) missing assignments, assuming defaults adr\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:169 adr\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:169 (default) missing assignments, assuming defaults sp\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:169 sp\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:169 (default) missing assignments, assuming defaults data_in\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:169 data_in\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:169 (default) missing assignments, assuming defaults we\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:169 we\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:169 (default) missing assignments, assuming defaults pc\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:169 pc\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:186 (default) missing assignments, assuming defaults ra\n",
      "\u001b[7;31mAPPEND OPEN DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:186 ra\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:186 (other) missing assignments, assuming defaults for sr\n",
      "\u001b[7;31mAPPEND OPEN OTHER\u001b[0m: <ipython-input-4-b06d18a86536>:186 sr\n",
      "\u001b[7;31mIMPLICIT_WARNING\u001b[0m: <ipython-input-4-b06d18a86536>:193 (other) missing assignments, assuming defaults for pc\n",
      "\u001b[7;31mAPPEND OPEN OTHER\u001b[0m: <ipython-input-4-b06d18a86536>:193 pc\n",
      "\u001b[7;31mTIE DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:60 adr\n",
      "\u001b[7;31mTIE OTHER\u001b[0m: <ipython-input-4-b06d18a86536>:60 adr\n",
      "\u001b[7;31mTIE DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:60 pc\n",
      "\u001b[7;31mTIE DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:60 ir\n",
      "\u001b[7;31mTIE DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:60 im\n",
      "\u001b[7;31mTIE DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:60 am\n",
      "\u001b[7;31mTIE DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:60 sp\n",
      "\u001b[7;31mTIE DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:60 ra\n",
      "\u001b[7;31mTIE DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:60 we\n",
      "\u001b[7;31mTIE DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:60 data_in\n",
      "\u001b[7;31mTIE DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:60 rx\n",
      "\u001b[7;31mTIE DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:60 rw\n",
      "\u001b[7;31mTIE DEFAULT\u001b[0m: <ipython-input-4-b06d18a86536>:60 sr\n",
      "============================================================================\n",
      "DONE instancing submodules\n"
     ]
    }
   ],
   "source": [
    "impl = top_implementation()\n",
    "simobj, rtl = impl.implement(\"cosimulation\", \"processor\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Then we pass this created simulation object back into the test bench as parameter:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Analyze command: iverilog -g2012 -o processor_mapped.o processor_mapped.v tb_processor_mapped.v -I /usr/share/yosys/ecp5/\n",
      "Simulation command: vvp -m /home/pyosys/src/myhdl/myhdl-yosys/cosimulation/icarus/myhdl.vpi processor_mapped.o\n",
      "\u001b[7;34mSYNTHESIS\u001b[0m: Wrapping for inference: MyImpl()\n",
      "\u001b[7;34mSYNTHESIS\u001b[0m: Wrapping for inference: MyImpl()\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._SuspendSimulation'>: Simulated 1800 timesteps\n"
     ]
    }
   ],
   "source": [
    "# from cpu import processor as p\n",
    "\n",
    "tb = top_implementation(True, simobj)\n",
    "tb.config_sim(\n",
    "    timescale=\"1ps\", \n",
    "    trace=True,\n",
    "    tracebackup=False,\n",
    "    filename='dump_mapped'\n",
    ")\n",
    "tb.run_sim(1800, timeunit_suffix='000')\n",
    "tb.quit_sim()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Display...\n"
     ]
    }
   ],
   "source": [
    "rtl.display_rtl(\"\", fmt=\"dot\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Discussion\n",
    "\n",
    "During synthesis, we see a number of warnings pass by. These are due to the fact that some signals are left implicitely undefined in some states of the processor. This is ok in most cases and no problem when the mastering process is clock synchronous (`@always(clk.posedge)`)\n",
    "\n",
    "However, under certain circumstances, this leads to mismatches between simulation of the MyHDL functional model (which always works with defined initial values) and the model inferred by the synthesis, due to floating drivers.\n",
    "Therefore the original CPU model was slightly modified, also to avoid errors due to implicit truncation (being reported by the RTL conversion).\n",
    "\n",
    "The correct functionality of this CPU core has not yet been verified further, so it is left at this stage as a study.\n",
    "\n",
    "After simulation, traces are available for download (and local examining using GTKwave):\n",
    "\n",
    "* [dump_mapped.vcd](dump_mapped.vcd) Co-simulated two CPUs with only top level interface signals traced for co-simulated post-map model\n",
    "* [processor.vcd](processor.vcd) Trace of synthesized processor internal signals\n",
    "\n",
    "You might use twinwave to compare these traces:\n",
    "\n",
    "```\n",
    "twinwave dump_mapped.vcd dump_mapped.sav + processor.vcd processor.sav\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "-rw-r--r-- 1 pyosys users 755030 Jul 15 15:57 dump_mapped.vcd\r\n",
      "-rw-r--r-- 1 pyosys users 221836 Jul 15 14:03 processor.vcd\r\n"
     ]
    }
   ],
   "source": [
    "! ls -l *.vcd"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "celltoolbar": "Raw Cell Format",
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
