#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 18 21:58:30 2024
# Process ID: 29960
# Current directory: F:/01_SoC/TermProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26504 F:\01_SoC\TermProject\TermProject.xpr
# Log file: F:/01_SoC/TermProject/vivado.log
# Journal file: F:/01_SoC/TermProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/01_SoC/TermProject/TermProject.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
update_compile_order -fileset sources_1
open_bd_design {F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:mySwitch:1.0 - mySwitch_0
Adding component instance block -- xilinx.com:user:myOLEDrgb:1.0 - myOLEDrgb_0
Adding component instance block -- xilinx.com:user:myBuzzer:1.0 - myBuzzer_0
Adding component instance block -- xilinx.com:user:myDCMotor:1.0 - myDCMotor_0
Adding component instance block -- xilinx.com:user:myMAXSONAR:1.0 - myMAXSONAR_0
Successfully read diagram <design_1> from BD file <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1031.902 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 22:00:34 2024...
