
ME507.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a20  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c0  08007bc0  08007bc0  00008bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f80  08007f80  0000909c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007f80  08007f80  00008f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f88  08007f88  0000909c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007f88  08007f88  00008f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007f90  08007f90  00008f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  08007f94  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e0  2000009c  08008030  0000909c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000057c  08008030  0000957c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019836  00000000  00000000  000090cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b49  00000000  00000000  00022902  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001908  00000000  00000000  00025450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001463  00000000  00000000  00026d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d70f  00000000  00000000  000281bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d054  00000000  00000000  000458ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0c4d  00000000  00000000  0006291e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010356b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007620  00000000  00000000  001035b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0010abd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000009c 	.word	0x2000009c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007ba8 	.word	0x08007ba8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a0 	.word	0x200000a0
 80001dc:	08007ba8 	.word	0x08007ba8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2f>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a34:	bf24      	itt	cs
 8000a36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a3e:	d90d      	bls.n	8000a5c <__aeabi_d2f+0x30>
 8000a40:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a4c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a54:	bf08      	it	eq
 8000a56:	f020 0001 	biceq.w	r0, r0, #1
 8000a5a:	4770      	bx	lr
 8000a5c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a60:	d121      	bne.n	8000aa6 <__aeabi_d2f+0x7a>
 8000a62:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a66:	bfbc      	itt	lt
 8000a68:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a6c:	4770      	bxlt	lr
 8000a6e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a72:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a76:	f1c2 0218 	rsb	r2, r2, #24
 8000a7a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a82:	fa20 f002 	lsr.w	r0, r0, r2
 8000a86:	bf18      	it	ne
 8000a88:	f040 0001 	orrne.w	r0, r0, #1
 8000a8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a94:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a98:	ea40 000c 	orr.w	r0, r0, ip
 8000a9c:	fa23 f302 	lsr.w	r3, r3, r2
 8000aa0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa4:	e7cc      	b.n	8000a40 <__aeabi_d2f+0x14>
 8000aa6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aaa:	d107      	bne.n	8000abc <__aeabi_d2f+0x90>
 8000aac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ab0:	bf1e      	ittt	ne
 8000ab2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ab6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aba:	4770      	bxne	lr
 8000abc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ac0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_uldivmod>:
 8000acc:	b953      	cbnz	r3, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ace:	b94a      	cbnz	r2, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ad0:	2900      	cmp	r1, #0
 8000ad2:	bf08      	it	eq
 8000ad4:	2800      	cmpeq	r0, #0
 8000ad6:	bf1c      	itt	ne
 8000ad8:	f04f 31ff 	movne.w	r1, #4294967295
 8000adc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae0:	f000 b988 	b.w	8000df4 <__aeabi_idiv0>
 8000ae4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aec:	f000 f806 	bl	8000afc <__udivmoddi4>
 8000af0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af8:	b004      	add	sp, #16
 8000afa:	4770      	bx	lr

08000afc <__udivmoddi4>:
 8000afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b00:	9d08      	ldr	r5, [sp, #32]
 8000b02:	468e      	mov	lr, r1
 8000b04:	4604      	mov	r4, r0
 8000b06:	4688      	mov	r8, r1
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d14a      	bne.n	8000ba2 <__udivmoddi4+0xa6>
 8000b0c:	428a      	cmp	r2, r1
 8000b0e:	4617      	mov	r7, r2
 8000b10:	d962      	bls.n	8000bd8 <__udivmoddi4+0xdc>
 8000b12:	fab2 f682 	clz	r6, r2
 8000b16:	b14e      	cbz	r6, 8000b2c <__udivmoddi4+0x30>
 8000b18:	f1c6 0320 	rsb	r3, r6, #32
 8000b1c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b20:	fa20 f303 	lsr.w	r3, r0, r3
 8000b24:	40b7      	lsls	r7, r6
 8000b26:	ea43 0808 	orr.w	r8, r3, r8
 8000b2a:	40b4      	lsls	r4, r6
 8000b2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b30:	fa1f fc87 	uxth.w	ip, r7
 8000b34:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b38:	0c23      	lsrs	r3, r4, #16
 8000b3a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b3e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b42:	fb01 f20c 	mul.w	r2, r1, ip
 8000b46:	429a      	cmp	r2, r3
 8000b48:	d909      	bls.n	8000b5e <__udivmoddi4+0x62>
 8000b4a:	18fb      	adds	r3, r7, r3
 8000b4c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b50:	f080 80ea 	bcs.w	8000d28 <__udivmoddi4+0x22c>
 8000b54:	429a      	cmp	r2, r3
 8000b56:	f240 80e7 	bls.w	8000d28 <__udivmoddi4+0x22c>
 8000b5a:	3902      	subs	r1, #2
 8000b5c:	443b      	add	r3, r7
 8000b5e:	1a9a      	subs	r2, r3, r2
 8000b60:	b2a3      	uxth	r3, r4
 8000b62:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b66:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b6e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b72:	459c      	cmp	ip, r3
 8000b74:	d909      	bls.n	8000b8a <__udivmoddi4+0x8e>
 8000b76:	18fb      	adds	r3, r7, r3
 8000b78:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b7c:	f080 80d6 	bcs.w	8000d2c <__udivmoddi4+0x230>
 8000b80:	459c      	cmp	ip, r3
 8000b82:	f240 80d3 	bls.w	8000d2c <__udivmoddi4+0x230>
 8000b86:	443b      	add	r3, r7
 8000b88:	3802      	subs	r0, #2
 8000b8a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b8e:	eba3 030c 	sub.w	r3, r3, ip
 8000b92:	2100      	movs	r1, #0
 8000b94:	b11d      	cbz	r5, 8000b9e <__udivmoddi4+0xa2>
 8000b96:	40f3      	lsrs	r3, r6
 8000b98:	2200      	movs	r2, #0
 8000b9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba2:	428b      	cmp	r3, r1
 8000ba4:	d905      	bls.n	8000bb2 <__udivmoddi4+0xb6>
 8000ba6:	b10d      	cbz	r5, 8000bac <__udivmoddi4+0xb0>
 8000ba8:	e9c5 0100 	strd	r0, r1, [r5]
 8000bac:	2100      	movs	r1, #0
 8000bae:	4608      	mov	r0, r1
 8000bb0:	e7f5      	b.n	8000b9e <__udivmoddi4+0xa2>
 8000bb2:	fab3 f183 	clz	r1, r3
 8000bb6:	2900      	cmp	r1, #0
 8000bb8:	d146      	bne.n	8000c48 <__udivmoddi4+0x14c>
 8000bba:	4573      	cmp	r3, lr
 8000bbc:	d302      	bcc.n	8000bc4 <__udivmoddi4+0xc8>
 8000bbe:	4282      	cmp	r2, r0
 8000bc0:	f200 8105 	bhi.w	8000dce <__udivmoddi4+0x2d2>
 8000bc4:	1a84      	subs	r4, r0, r2
 8000bc6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bca:	2001      	movs	r0, #1
 8000bcc:	4690      	mov	r8, r2
 8000bce:	2d00      	cmp	r5, #0
 8000bd0:	d0e5      	beq.n	8000b9e <__udivmoddi4+0xa2>
 8000bd2:	e9c5 4800 	strd	r4, r8, [r5]
 8000bd6:	e7e2      	b.n	8000b9e <__udivmoddi4+0xa2>
 8000bd8:	2a00      	cmp	r2, #0
 8000bda:	f000 8090 	beq.w	8000cfe <__udivmoddi4+0x202>
 8000bde:	fab2 f682 	clz	r6, r2
 8000be2:	2e00      	cmp	r6, #0
 8000be4:	f040 80a4 	bne.w	8000d30 <__udivmoddi4+0x234>
 8000be8:	1a8a      	subs	r2, r1, r2
 8000bea:	0c03      	lsrs	r3, r0, #16
 8000bec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bf0:	b280      	uxth	r0, r0
 8000bf2:	b2bc      	uxth	r4, r7
 8000bf4:	2101      	movs	r1, #1
 8000bf6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bfa:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c02:	fb04 f20c 	mul.w	r2, r4, ip
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d907      	bls.n	8000c1a <__udivmoddi4+0x11e>
 8000c0a:	18fb      	adds	r3, r7, r3
 8000c0c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c10:	d202      	bcs.n	8000c18 <__udivmoddi4+0x11c>
 8000c12:	429a      	cmp	r2, r3
 8000c14:	f200 80e0 	bhi.w	8000dd8 <__udivmoddi4+0x2dc>
 8000c18:	46c4      	mov	ip, r8
 8000c1a:	1a9b      	subs	r3, r3, r2
 8000c1c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c20:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c24:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c28:	fb02 f404 	mul.w	r4, r2, r4
 8000c2c:	429c      	cmp	r4, r3
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x144>
 8000c30:	18fb      	adds	r3, r7, r3
 8000c32:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x142>
 8000c38:	429c      	cmp	r4, r3
 8000c3a:	f200 80ca 	bhi.w	8000dd2 <__udivmoddi4+0x2d6>
 8000c3e:	4602      	mov	r2, r0
 8000c40:	1b1b      	subs	r3, r3, r4
 8000c42:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c46:	e7a5      	b.n	8000b94 <__udivmoddi4+0x98>
 8000c48:	f1c1 0620 	rsb	r6, r1, #32
 8000c4c:	408b      	lsls	r3, r1
 8000c4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c52:	431f      	orrs	r7, r3
 8000c54:	fa0e f401 	lsl.w	r4, lr, r1
 8000c58:	fa20 f306 	lsr.w	r3, r0, r6
 8000c5c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c60:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c64:	4323      	orrs	r3, r4
 8000c66:	fa00 f801 	lsl.w	r8, r0, r1
 8000c6a:	fa1f fc87 	uxth.w	ip, r7
 8000c6e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c72:	0c1c      	lsrs	r4, r3, #16
 8000c74:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c78:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c7c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c80:	45a6      	cmp	lr, r4
 8000c82:	fa02 f201 	lsl.w	r2, r2, r1
 8000c86:	d909      	bls.n	8000c9c <__udivmoddi4+0x1a0>
 8000c88:	193c      	adds	r4, r7, r4
 8000c8a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c8e:	f080 809c 	bcs.w	8000dca <__udivmoddi4+0x2ce>
 8000c92:	45a6      	cmp	lr, r4
 8000c94:	f240 8099 	bls.w	8000dca <__udivmoddi4+0x2ce>
 8000c98:	3802      	subs	r0, #2
 8000c9a:	443c      	add	r4, r7
 8000c9c:	eba4 040e 	sub.w	r4, r4, lr
 8000ca0:	fa1f fe83 	uxth.w	lr, r3
 8000ca4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ca8:	fb09 4413 	mls	r4, r9, r3, r4
 8000cac:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cb0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cb4:	45a4      	cmp	ip, r4
 8000cb6:	d908      	bls.n	8000cca <__udivmoddi4+0x1ce>
 8000cb8:	193c      	adds	r4, r7, r4
 8000cba:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cbe:	f080 8082 	bcs.w	8000dc6 <__udivmoddi4+0x2ca>
 8000cc2:	45a4      	cmp	ip, r4
 8000cc4:	d97f      	bls.n	8000dc6 <__udivmoddi4+0x2ca>
 8000cc6:	3b02      	subs	r3, #2
 8000cc8:	443c      	add	r4, r7
 8000cca:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cce:	eba4 040c 	sub.w	r4, r4, ip
 8000cd2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cd6:	4564      	cmp	r4, ip
 8000cd8:	4673      	mov	r3, lr
 8000cda:	46e1      	mov	r9, ip
 8000cdc:	d362      	bcc.n	8000da4 <__udivmoddi4+0x2a8>
 8000cde:	d05f      	beq.n	8000da0 <__udivmoddi4+0x2a4>
 8000ce0:	b15d      	cbz	r5, 8000cfa <__udivmoddi4+0x1fe>
 8000ce2:	ebb8 0203 	subs.w	r2, r8, r3
 8000ce6:	eb64 0409 	sbc.w	r4, r4, r9
 8000cea:	fa04 f606 	lsl.w	r6, r4, r6
 8000cee:	fa22 f301 	lsr.w	r3, r2, r1
 8000cf2:	431e      	orrs	r6, r3
 8000cf4:	40cc      	lsrs	r4, r1
 8000cf6:	e9c5 6400 	strd	r6, r4, [r5]
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	e74f      	b.n	8000b9e <__udivmoddi4+0xa2>
 8000cfe:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d02:	0c01      	lsrs	r1, r0, #16
 8000d04:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d08:	b280      	uxth	r0, r0
 8000d0a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d0e:	463b      	mov	r3, r7
 8000d10:	4638      	mov	r0, r7
 8000d12:	463c      	mov	r4, r7
 8000d14:	46b8      	mov	r8, r7
 8000d16:	46be      	mov	lr, r7
 8000d18:	2620      	movs	r6, #32
 8000d1a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d1e:	eba2 0208 	sub.w	r2, r2, r8
 8000d22:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d26:	e766      	b.n	8000bf6 <__udivmoddi4+0xfa>
 8000d28:	4601      	mov	r1, r0
 8000d2a:	e718      	b.n	8000b5e <__udivmoddi4+0x62>
 8000d2c:	4610      	mov	r0, r2
 8000d2e:	e72c      	b.n	8000b8a <__udivmoddi4+0x8e>
 8000d30:	f1c6 0220 	rsb	r2, r6, #32
 8000d34:	fa2e f302 	lsr.w	r3, lr, r2
 8000d38:	40b7      	lsls	r7, r6
 8000d3a:	40b1      	lsls	r1, r6
 8000d3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d44:	430a      	orrs	r2, r1
 8000d46:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d4a:	b2bc      	uxth	r4, r7
 8000d4c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d50:	0c11      	lsrs	r1, r2, #16
 8000d52:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d56:	fb08 f904 	mul.w	r9, r8, r4
 8000d5a:	40b0      	lsls	r0, r6
 8000d5c:	4589      	cmp	r9, r1
 8000d5e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d62:	b280      	uxth	r0, r0
 8000d64:	d93e      	bls.n	8000de4 <__udivmoddi4+0x2e8>
 8000d66:	1879      	adds	r1, r7, r1
 8000d68:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d6c:	d201      	bcs.n	8000d72 <__udivmoddi4+0x276>
 8000d6e:	4589      	cmp	r9, r1
 8000d70:	d81f      	bhi.n	8000db2 <__udivmoddi4+0x2b6>
 8000d72:	eba1 0109 	sub.w	r1, r1, r9
 8000d76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7a:	fb09 f804 	mul.w	r8, r9, r4
 8000d7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d82:	b292      	uxth	r2, r2
 8000d84:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d88:	4542      	cmp	r2, r8
 8000d8a:	d229      	bcs.n	8000de0 <__udivmoddi4+0x2e4>
 8000d8c:	18ba      	adds	r2, r7, r2
 8000d8e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d92:	d2c4      	bcs.n	8000d1e <__udivmoddi4+0x222>
 8000d94:	4542      	cmp	r2, r8
 8000d96:	d2c2      	bcs.n	8000d1e <__udivmoddi4+0x222>
 8000d98:	f1a9 0102 	sub.w	r1, r9, #2
 8000d9c:	443a      	add	r2, r7
 8000d9e:	e7be      	b.n	8000d1e <__udivmoddi4+0x222>
 8000da0:	45f0      	cmp	r8, lr
 8000da2:	d29d      	bcs.n	8000ce0 <__udivmoddi4+0x1e4>
 8000da4:	ebbe 0302 	subs.w	r3, lr, r2
 8000da8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000dac:	3801      	subs	r0, #1
 8000dae:	46e1      	mov	r9, ip
 8000db0:	e796      	b.n	8000ce0 <__udivmoddi4+0x1e4>
 8000db2:	eba7 0909 	sub.w	r9, r7, r9
 8000db6:	4449      	add	r1, r9
 8000db8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dbc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dc0:	fb09 f804 	mul.w	r8, r9, r4
 8000dc4:	e7db      	b.n	8000d7e <__udivmoddi4+0x282>
 8000dc6:	4673      	mov	r3, lr
 8000dc8:	e77f      	b.n	8000cca <__udivmoddi4+0x1ce>
 8000dca:	4650      	mov	r0, sl
 8000dcc:	e766      	b.n	8000c9c <__udivmoddi4+0x1a0>
 8000dce:	4608      	mov	r0, r1
 8000dd0:	e6fd      	b.n	8000bce <__udivmoddi4+0xd2>
 8000dd2:	443b      	add	r3, r7
 8000dd4:	3a02      	subs	r2, #2
 8000dd6:	e733      	b.n	8000c40 <__udivmoddi4+0x144>
 8000dd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ddc:	443b      	add	r3, r7
 8000dde:	e71c      	b.n	8000c1a <__udivmoddi4+0x11e>
 8000de0:	4649      	mov	r1, r9
 8000de2:	e79c      	b.n	8000d1e <__udivmoddi4+0x222>
 8000de4:	eba1 0109 	sub.w	r1, r1, r9
 8000de8:	46c4      	mov	ip, r8
 8000dea:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dee:	fb09 f804 	mul.w	r8, r9, r4
 8000df2:	e7c4      	b.n	8000d7e <__udivmoddi4+0x282>

08000df4 <__aeabi_idiv0>:
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop

08000df8 <bno055_init>:
 *  make sure your changes will not
 *  affect the reference value of the parameter
 *  (Better case don't change the reference value of the parameter)
 */
BNO055_RETURN_FUNCTION_TYPE bno055_init(struct bno055_t *bno055)
{
 8000df8:	b590      	push	{r4, r7, lr}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000e00:	23ff      	movs	r3, #255	@ 0xff
 8000e02:	73fb      	strb	r3, [r7, #15]
    u8 data_u8 = BNO055_INIT_VALUE;
 8000e04:	2300      	movs	r3, #0
 8000e06:	73bb      	strb	r3, [r7, #14]
    u8 bno055_page_zero_u8 = BNO055_PAGE_ZERO;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	737b      	strb	r3, [r7, #13]

    /* Array holding the Software revision id
     */
    u8 a_SW_ID_u8[BNO055_REV_ID_SIZE] = { BNO055_INIT_VALUE, BNO055_INIT_VALUE };
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	813b      	strh	r3, [r7, #8]

    /* stuct parameters are assign to bno055*/
    p_bno055 = bno055;
 8000e10:	4a58      	ldr	r2, [pc, #352]	@ (8000f74 <bno055_init+0x17c>)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	6013      	str	r3, [r2, #0]

    /* Write the default page as zero*/
    com_rslt = p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 8000e16:	4b57      	ldr	r3, [pc, #348]	@ (8000f74 <bno055_init+0x17c>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	68dc      	ldr	r4, [r3, #12]
 8000e1c:	4b55      	ldr	r3, [pc, #340]	@ (8000f74 <bno055_init+0x17c>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	7a58      	ldrb	r0, [r3, #9]
 8000e22:	f107 020d 	add.w	r2, r7, #13
 8000e26:	2301      	movs	r3, #1
 8000e28:	2107      	movs	r1, #7
 8000e2a:	47a0      	blx	r4
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	73fb      	strb	r3, [r7, #15]
                                               &bno055_page_zero_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);

    /* Read the chip id of the sensor from page
     * zero 0x00 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000e30:	4b50      	ldr	r3, [pc, #320]	@ (8000f74 <bno055_init+0x17c>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	691c      	ldr	r4, [r3, #16]
 8000e36:	4b4f      	ldr	r3, [pc, #316]	@ (8000f74 <bno055_init+0x17c>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	7a58      	ldrb	r0, [r3, #9]
 8000e3c:	f107 020e 	add.w	r2, r7, #14
 8000e40:	2301      	movs	r3, #1
 8000e42:	2100      	movs	r1, #0
 8000e44:	47a0      	blx	r4
 8000e46:	4603      	mov	r3, r0
 8000e48:	b2da      	uxtb	r2, r3
 8000e4a:	7bfb      	ldrb	r3, [r7, #15]
 8000e4c:	4413      	add	r3, r2
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	73fb      	strb	r3, [r7, #15]
                                               BNO055_CHIP_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->chip_id = data_u8;
 8000e52:	4b48      	ldr	r3, [pc, #288]	@ (8000f74 <bno055_init+0x17c>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	7bba      	ldrb	r2, [r7, #14]
 8000e58:	701a      	strb	r2, [r3, #0]

    /* Read the accel revision id from page
     * zero 0x01 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000e5a:	4b46      	ldr	r3, [pc, #280]	@ (8000f74 <bno055_init+0x17c>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	691c      	ldr	r4, [r3, #16]
 8000e60:	4b44      	ldr	r3, [pc, #272]	@ (8000f74 <bno055_init+0x17c>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	7a58      	ldrb	r0, [r3, #9]
 8000e66:	f107 020e 	add.w	r2, r7, #14
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	47a0      	blx	r4
 8000e70:	4603      	mov	r3, r0
 8000e72:	b2da      	uxtb	r2, r3
 8000e74:	7bfb      	ldrb	r3, [r7, #15]
 8000e76:	4413      	add	r3, r2
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	73fb      	strb	r3, [r7, #15]
                                               BNO055_ACCEL_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->accel_rev_id = data_u8;
 8000e7c:	4b3d      	ldr	r3, [pc, #244]	@ (8000f74 <bno055_init+0x17c>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	7bba      	ldrb	r2, [r7, #14]
 8000e82:	715a      	strb	r2, [r3, #5]

    /* Read the mag revision id from page
     * zero 0x02 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000e84:	4b3b      	ldr	r3, [pc, #236]	@ (8000f74 <bno055_init+0x17c>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	691c      	ldr	r4, [r3, #16]
 8000e8a:	4b3a      	ldr	r3, [pc, #232]	@ (8000f74 <bno055_init+0x17c>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	7a58      	ldrb	r0, [r3, #9]
 8000e90:	f107 020e 	add.w	r2, r7, #14
 8000e94:	2301      	movs	r3, #1
 8000e96:	2102      	movs	r1, #2
 8000e98:	47a0      	blx	r4
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	b2da      	uxtb	r2, r3
 8000e9e:	7bfb      	ldrb	r3, [r7, #15]
 8000ea0:	4413      	add	r3, r2
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	73fb      	strb	r3, [r7, #15]
                                               BNO055_MAG_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->mag_rev_id = data_u8;
 8000ea6:	4b33      	ldr	r3, [pc, #204]	@ (8000f74 <bno055_init+0x17c>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	7bba      	ldrb	r2, [r7, #14]
 8000eac:	719a      	strb	r2, [r3, #6]

    /* Read the gyro revision id from page
     * zero 0x02 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000eae:	4b31      	ldr	r3, [pc, #196]	@ (8000f74 <bno055_init+0x17c>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	691c      	ldr	r4, [r3, #16]
 8000eb4:	4b2f      	ldr	r3, [pc, #188]	@ (8000f74 <bno055_init+0x17c>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	7a58      	ldrb	r0, [r3, #9]
 8000eba:	f107 020e 	add.w	r2, r7, #14
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	2103      	movs	r1, #3
 8000ec2:	47a0      	blx	r4
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	b2da      	uxtb	r2, r3
 8000ec8:	7bfb      	ldrb	r3, [r7, #15]
 8000eca:	4413      	add	r3, r2
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	73fb      	strb	r3, [r7, #15]
                                               BNO055_GYRO_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->gyro_rev_id = data_u8;
 8000ed0:	4b28      	ldr	r3, [pc, #160]	@ (8000f74 <bno055_init+0x17c>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	7bba      	ldrb	r2, [r7, #14]
 8000ed6:	71da      	strb	r2, [r3, #7]

    /* Read the boot loader revision from page
     * zero 0x06 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000ed8:	4b26      	ldr	r3, [pc, #152]	@ (8000f74 <bno055_init+0x17c>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	691c      	ldr	r4, [r3, #16]
 8000ede:	4b25      	ldr	r3, [pc, #148]	@ (8000f74 <bno055_init+0x17c>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	7a58      	ldrb	r0, [r3, #9]
 8000ee4:	f107 020e 	add.w	r2, r7, #14
 8000ee8:	2301      	movs	r3, #1
 8000eea:	2106      	movs	r1, #6
 8000eec:	47a0      	blx	r4
 8000eee:	4603      	mov	r3, r0
 8000ef0:	b2da      	uxtb	r2, r3
 8000ef2:	7bfb      	ldrb	r3, [r7, #15]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	73fb      	strb	r3, [r7, #15]
                                               BNO055_BL_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->bl_rev_id = data_u8;
 8000efa:	4b1e      	ldr	r3, [pc, #120]	@ (8000f74 <bno055_init+0x17c>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	7bba      	ldrb	r2, [r7, #14]
 8000f00:	721a      	strb	r2, [r3, #8]

    /* Read the software revision id from page
     * zero 0x04 and 0x05 register( 2 bytes of data)*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000f02:	4b1c      	ldr	r3, [pc, #112]	@ (8000f74 <bno055_init+0x17c>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	691c      	ldr	r4, [r3, #16]
 8000f08:	4b1a      	ldr	r3, [pc, #104]	@ (8000f74 <bno055_init+0x17c>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	7a58      	ldrb	r0, [r3, #9]
 8000f0e:	f107 0208 	add.w	r2, r7, #8
 8000f12:	2302      	movs	r3, #2
 8000f14:	2104      	movs	r1, #4
 8000f16:	47a0      	blx	r4
 8000f18:	4603      	mov	r3, r0
 8000f1a:	b2da      	uxtb	r2, r3
 8000f1c:	7bfb      	ldrb	r3, [r7, #15]
 8000f1e:	4413      	add	r3, r2
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	73fb      	strb	r3, [r7, #15]
                                               BNO055_SW_REV_ID_LSB_REG,
                                               a_SW_ID_u8,
                                               BNO055_LSB_MSB_READ_LENGTH);
    a_SW_ID_u8[BNO055_SW_ID_LSB] = BNO055_GET_BITSLICE(a_SW_ID_u8[BNO055_SW_ID_LSB], BNO055_SW_REV_ID_LSB);
 8000f24:	7a3b      	ldrb	r3, [r7, #8]
 8000f26:	723b      	strb	r3, [r7, #8]
    p_bno055->sw_rev_id =
        (u16)((((u32)((u8)a_SW_ID_u8[BNO055_SW_ID_MSB])) << BNO055_SHIFT_EIGHT_BITS) | (a_SW_ID_u8[BNO055_SW_ID_LSB]));
 8000f28:	7a7b      	ldrb	r3, [r7, #9]
 8000f2a:	021b      	lsls	r3, r3, #8
 8000f2c:	b29a      	uxth	r2, r3
 8000f2e:	7a3b      	ldrb	r3, [r7, #8]
 8000f30:	4619      	mov	r1, r3
    p_bno055->sw_rev_id =
 8000f32:	4b10      	ldr	r3, [pc, #64]	@ (8000f74 <bno055_init+0x17c>)
 8000f34:	681b      	ldr	r3, [r3, #0]
        (u16)((((u32)((u8)a_SW_ID_u8[BNO055_SW_ID_MSB])) << BNO055_SHIFT_EIGHT_BITS) | (a_SW_ID_u8[BNO055_SW_ID_LSB]));
 8000f36:	430a      	orrs	r2, r1
 8000f38:	b292      	uxth	r2, r2
    p_bno055->sw_rev_id =
 8000f3a:	805a      	strh	r2, [r3, #2]

    /* Read the page id from the register 0x07*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000f3c:	4b0d      	ldr	r3, [pc, #52]	@ (8000f74 <bno055_init+0x17c>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	691c      	ldr	r4, [r3, #16]
 8000f42:	4b0c      	ldr	r3, [pc, #48]	@ (8000f74 <bno055_init+0x17c>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	7a58      	ldrb	r0, [r3, #9]
 8000f48:	f107 020e 	add.w	r2, r7, #14
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	2107      	movs	r1, #7
 8000f50:	47a0      	blx	r4
 8000f52:	4603      	mov	r3, r0
 8000f54:	b2da      	uxtb	r2, r3
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
 8000f58:	4413      	add	r3, r2
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	73fb      	strb	r3, [r7, #15]
                                               BNO055_PAGE_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->page_id = data_u8;
 8000f5e:	4b05      	ldr	r3, [pc, #20]	@ (8000f74 <bno055_init+0x17c>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	7bba      	ldrb	r2, [r7, #14]
 8000f64:	711a      	strb	r2, [r3, #4]

    return com_rslt;
 8000f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3714      	adds	r7, #20
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd90      	pop	{r4, r7, pc}
 8000f72:	bf00      	nop
 8000f74:	200000b8 	.word	0x200000b8

08000f78 <bno055_write_register>:
 *  @retval 1 -> BNO055_ERROR
 *
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_write_register(u8 addr_u8, u8 *data_u8, u8 len_u8)
{
 8000f78:	b590      	push	{r4, r7, lr}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	6039      	str	r1, [r7, #0]
 8000f82:	71fb      	strb	r3, [r7, #7]
 8000f84:	4613      	mov	r3, r2
 8000f86:	71bb      	strb	r3, [r7, #6]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000f88:	23ff      	movs	r3, #255	@ 0xff
 8000f8a:	73fb      	strb	r3, [r7, #15]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc0 <bno055_write_register+0x48>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d102      	bne.n	8000f9a <bno055_write_register+0x22>
    {
        return BNO055_E_NULL_PTR;
 8000f94:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 8000f98:	e00d      	b.n	8000fb6 <bno055_write_register+0x3e>
    }
    else
    {
        /* Write the values of respective given register */
        com_rslt = p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr, addr_u8, data_u8, len_u8);
 8000f9a:	4b09      	ldr	r3, [pc, #36]	@ (8000fc0 <bno055_write_register+0x48>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	68dc      	ldr	r4, [r3, #12]
 8000fa0:	4b07      	ldr	r3, [pc, #28]	@ (8000fc0 <bno055_write_register+0x48>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	7a58      	ldrb	r0, [r3, #9]
 8000fa6:	79bb      	ldrb	r3, [r7, #6]
 8000fa8:	79f9      	ldrb	r1, [r7, #7]
 8000faa:	683a      	ldr	r2, [r7, #0]
 8000fac:	47a0      	blx	r4
 8000fae:	4603      	mov	r3, r0
 8000fb0:	73fb      	strb	r3, [r7, #15]
    }

    return com_rslt;
 8000fb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3714      	adds	r7, #20
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd90      	pop	{r4, r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	200000b8 	.word	0x200000b8

08000fc4 <bno055_write_page_id>:
 *  @retval 1 -> BNO055_ERROR
 *
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_write_page_id(u8 page_id_u8)
{
 8000fc4:	b590      	push	{r4, r7, lr}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	4603      	mov	r3, r0
 8000fcc:	71fb      	strb	r3, [r7, #7]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000fce:	23ff      	movs	r3, #255	@ 0xff
 8000fd0:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000fd6:	4b1e      	ldr	r3, [pc, #120]	@ (8001050 <bno055_write_page_id+0x8c>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d102      	bne.n	8000fe4 <bno055_write_page_id+0x20>
    {
        return BNO055_E_NULL_PTR;
 8000fde:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 8000fe2:	e030      	b.n	8001046 <bno055_write_page_id+0x82>
    }
    else
    {
        /* Read the current page*/
        com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8001050 <bno055_write_page_id+0x8c>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	691c      	ldr	r4, [r3, #16]
 8000fea:	4b19      	ldr	r3, [pc, #100]	@ (8001050 <bno055_write_page_id+0x8c>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	7a58      	ldrb	r0, [r3, #9]
 8000ff0:	f107 020e 	add.w	r2, r7, #14
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	2107      	movs	r1, #7
 8000ff8:	47a0      	blx	r4
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	73fb      	strb	r3, [r7, #15]
                                                  BNO055_PAGE_ID_REG,
                                                  &data_u8r,
                                                  BNO055_GEN_READ_WRITE_LENGTH);

        /* Check condition for communication BNO055_SUCCESS*/
        if (com_rslt == BNO055_SUCCESS)
 8000ffe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d11b      	bne.n	800103e <bno055_write_page_id+0x7a>
        {
            data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_PAGE_ID, page_id_u8);
 8001006:	79fb      	ldrb	r3, [r7, #7]
 8001008:	73bb      	strb	r3, [r7, #14]

            /* Write the page id*/
            com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 800100a:	4b11      	ldr	r3, [pc, #68]	@ (8001050 <bno055_write_page_id+0x8c>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	68dc      	ldr	r4, [r3, #12]
 8001010:	4b0f      	ldr	r3, [pc, #60]	@ (8001050 <bno055_write_page_id+0x8c>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	7a58      	ldrb	r0, [r3, #9]
 8001016:	f107 020e 	add.w	r2, r7, #14
 800101a:	2301      	movs	r3, #1
 800101c:	2107      	movs	r1, #7
 800101e:	47a0      	blx	r4
 8001020:	4603      	mov	r3, r0
 8001022:	b2da      	uxtb	r2, r3
 8001024:	7bfb      	ldrb	r3, [r7, #15]
 8001026:	4413      	add	r3, r2
 8001028:	b2db      	uxtb	r3, r3
 800102a:	73fb      	strb	r3, [r7, #15]
                                                        BNO055_PAGE_ID_REG,
                                                        &data_u8r,
                                                        BNO055_GEN_READ_WRITE_LENGTH);
            if (com_rslt == BNO055_SUCCESS)
 800102c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d106      	bne.n	8001042 <bno055_write_page_id+0x7e>
            {
                p_bno055->page_id = page_id_u8;
 8001034:	4b06      	ldr	r3, [pc, #24]	@ (8001050 <bno055_write_page_id+0x8c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	79fa      	ldrb	r2, [r7, #7]
 800103a:	711a      	strb	r2, [r3, #4]
 800103c:	e001      	b.n	8001042 <bno055_write_page_id+0x7e>
            }
        }
        else
        {
            com_rslt = BNO055_ERROR;
 800103e:	23ff      	movs	r3, #255	@ 0xff
 8001040:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8001042:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001046:	4618      	mov	r0, r3
 8001048:	3714      	adds	r7, #20
 800104a:	46bd      	mov	sp, r7
 800104c:	bd90      	pop	{r4, r7, pc}
 800104e:	bf00      	nop
 8001050:	200000b8 	.word	0x200000b8

08001054 <bno055_get_operation_mode>:
 *  becomes zero and it is mainly derived
 *  to configure the various settings of the BNO
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_get_operation_mode(u8 *operation_mode_u8)
{
 8001054:	b590      	push	{r4, r7, lr}
 8001056:	b085      	sub	sp, #20
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 800105c:	23ff      	movs	r3, #255	@ 0xff
 800105e:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8001060:	2300      	movs	r3, #0
 8001062:	737b      	strb	r3, [r7, #13]
    s8 stat_s8 = BNO055_ERROR;
 8001064:	23ff      	movs	r3, #255	@ 0xff
 8001066:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8001068:	4b1a      	ldr	r3, [pc, #104]	@ (80010d4 <bno055_get_operation_mode+0x80>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d102      	bne.n	8001076 <bno055_get_operation_mode+0x22>
    {
        return BNO055_E_NULL_PTR;
 8001070:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 8001074:	e02a      	b.n	80010cc <bno055_get_operation_mode+0x78>
    }
    else
    {
        /*condition check for page, operation mode is
         * available in the page zero*/
        if (p_bno055->page_id != BNO055_PAGE_ZERO)
 8001076:	4b17      	ldr	r3, [pc, #92]	@ (80010d4 <bno055_get_operation_mode+0x80>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	791b      	ldrb	r3, [r3, #4]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d004      	beq.n	800108a <bno055_get_operation_mode+0x36>
        {
            /* Write the page zero*/
            stat_s8 = bno055_write_page_id(BNO055_PAGE_ZERO);
 8001080:	2000      	movs	r0, #0
 8001082:	f7ff ff9f 	bl	8000fc4 <bno055_write_page_id>
 8001086:	4603      	mov	r3, r0
 8001088:	73bb      	strb	r3, [r7, #14]
        }
        if ((stat_s8 == BNO055_SUCCESS) || (p_bno055->page_id == BNO055_PAGE_ZERO))
 800108a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d004      	beq.n	800109c <bno055_get_operation_mode+0x48>
 8001092:	4b10      	ldr	r3, [pc, #64]	@ (80010d4 <bno055_get_operation_mode+0x80>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	791b      	ldrb	r3, [r3, #4]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d113      	bne.n	80010c4 <bno055_get_operation_mode+0x70>
        {
            /* Read the value of operation mode*/
            com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 800109c:	4b0d      	ldr	r3, [pc, #52]	@ (80010d4 <bno055_get_operation_mode+0x80>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	691c      	ldr	r4, [r3, #16]
 80010a2:	4b0c      	ldr	r3, [pc, #48]	@ (80010d4 <bno055_get_operation_mode+0x80>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	7a58      	ldrb	r0, [r3, #9]
 80010a8:	f107 020d 	add.w	r2, r7, #13
 80010ac:	2301      	movs	r3, #1
 80010ae:	213d      	movs	r1, #61	@ 0x3d
 80010b0:	47a0      	blx	r4
 80010b2:	4603      	mov	r3, r0
 80010b4:	73fb      	strb	r3, [r7, #15]
                                                      BNO055_OPERATION_MODE_REG,
                                                      &data_u8r,
                                                      BNO055_GEN_READ_WRITE_LENGTH);
            *operation_mode_u8 = BNO055_GET_BITSLICE(data_u8r, BNO055_OPERATION_MODE);
 80010b6:	7b7b      	ldrb	r3, [r7, #13]
 80010b8:	f003 030f 	and.w	r3, r3, #15
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	701a      	strb	r2, [r3, #0]
 80010c2:	e001      	b.n	80010c8 <bno055_get_operation_mode+0x74>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 80010c4:	23ff      	movs	r3, #255	@ 0xff
 80010c6:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 80010c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3714      	adds	r7, #20
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd90      	pop	{r4, r7, pc}
 80010d4:	200000b8 	.word	0x200000b8

080010d8 <bno055_set_operation_mode>:
 *  becomes zero and it is mainly derived
 *  to configure the various settings of the BNO
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_set_operation_mode(u8 operation_mode_u8)
{
 80010d8:	b590      	push	{r4, r7, lr}
 80010da:	b085      	sub	sp, #20
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 80010e2:	23ff      	movs	r3, #255	@ 0xff
 80010e4:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 80010e6:	2300      	movs	r3, #0
 80010e8:	737b      	strb	r3, [r7, #13]
    u8 prev_opmode_u8 = BNO055_OPERATION_MODE_CONFIG;
 80010ea:	2300      	movs	r3, #0
 80010ec:	733b      	strb	r3, [r7, #12]
    s8 stat_s8 = BNO055_ERROR;
 80010ee:	23ff      	movs	r3, #255	@ 0xff
 80010f0:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 80010f2:	4b5c      	ldr	r3, [pc, #368]	@ (8001264 <bno055_set_operation_mode+0x18c>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d102      	bne.n	8001100 <bno055_set_operation_mode+0x28>
    {
        return BNO055_E_NULL_PTR;
 80010fa:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 80010fe:	e0ac      	b.n	800125a <bno055_set_operation_mode+0x182>
    else
    {
        /* The write operation effective only if the operation
         * mode is in config mode, this part of code is checking the
         * current operation mode and set the config mode */
        stat_s8 = bno055_get_operation_mode(&prev_opmode_u8);
 8001100:	f107 030c 	add.w	r3, r7, #12
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff ffa5 	bl	8001054 <bno055_get_operation_mode>
 800110a:	4603      	mov	r3, r0
 800110c:	73bb      	strb	r3, [r7, #14]
        if (stat_s8 == BNO055_SUCCESS)
 800110e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001112:	2b00      	cmp	r3, #0
 8001114:	f040 809d 	bne.w	8001252 <bno055_set_operation_mode+0x17a>
        {
            /* If the previous operation mode is config it is
             * directly write the operation mode */
            if (prev_opmode_u8 == BNO055_OPERATION_MODE_CONFIG)
 8001118:	7b3b      	ldrb	r3, [r7, #12]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d137      	bne.n	800118e <bno055_set_operation_mode+0xb6>
            {
                com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 800111e:	4b51      	ldr	r3, [pc, #324]	@ (8001264 <bno055_set_operation_mode+0x18c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	691c      	ldr	r4, [r3, #16]
 8001124:	4b4f      	ldr	r3, [pc, #316]	@ (8001264 <bno055_set_operation_mode+0x18c>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	7a58      	ldrb	r0, [r3, #9]
 800112a:	f107 020d 	add.w	r2, r7, #13
 800112e:	2301      	movs	r3, #1
 8001130:	213d      	movs	r1, #61	@ 0x3d
 8001132:	47a0      	blx	r4
 8001134:	4603      	mov	r3, r0
 8001136:	73fb      	strb	r3, [r7, #15]
                                                          BNO055_OPERATION_MODE_REG,
                                                          &data_u8r,
                                                          BNO055_GEN_READ_WRITE_LENGTH);
                if (com_rslt == BNO055_SUCCESS)
 8001138:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800113c:	2b00      	cmp	r3, #0
 800113e:	f040 808a 	bne.w	8001256 <bno055_set_operation_mode+0x17e>
                {
                    data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_OPERATION_MODE, operation_mode_u8);
 8001142:	7b7b      	ldrb	r3, [r7, #13]
 8001144:	b25b      	sxtb	r3, r3
 8001146:	f023 030f 	bic.w	r3, r3, #15
 800114a:	b25a      	sxtb	r2, r3
 800114c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001150:	f003 030f 	and.w	r3, r3, #15
 8001154:	b25b      	sxtb	r3, r3
 8001156:	4313      	orrs	r3, r2
 8001158:	b25b      	sxtb	r3, r3
 800115a:	b2db      	uxtb	r3, r3
 800115c:	737b      	strb	r3, [r7, #13]
                    com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 800115e:	4b41      	ldr	r3, [pc, #260]	@ (8001264 <bno055_set_operation_mode+0x18c>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	68dc      	ldr	r4, [r3, #12]
 8001164:	4b3f      	ldr	r3, [pc, #252]	@ (8001264 <bno055_set_operation_mode+0x18c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	7a58      	ldrb	r0, [r3, #9]
 800116a:	f107 020d 	add.w	r2, r7, #13
 800116e:	2301      	movs	r3, #1
 8001170:	213d      	movs	r1, #61	@ 0x3d
 8001172:	47a0      	blx	r4
 8001174:	4603      	mov	r3, r0
 8001176:	b2da      	uxtb	r2, r3
 8001178:	7bfb      	ldrb	r3, [r7, #15]
 800117a:	4413      	add	r3, r2
 800117c:	b2db      	uxtb	r3, r3
 800117e:	73fb      	strb	r3, [r7, #15]
                                                                BNO055_GEN_READ_WRITE_LENGTH);

                    /* Config mode to other
                     * operation mode switching
                     * required delay of 600ms*/
                    p_bno055->delay_msec(BNO055_MODE_SWITCHING_DELAY);
 8001180:	4b38      	ldr	r3, [pc, #224]	@ (8001264 <bno055_set_operation_mode+0x18c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	695b      	ldr	r3, [r3, #20]
 8001186:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800118a:	4798      	blx	r3
 800118c:	e063      	b.n	8001256 <bno055_set_operation_mode+0x17e>
            else
            {
                /* If the previous operation
                 * mode is not config it is
                 * write the config mode */
                com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 800118e:	4b35      	ldr	r3, [pc, #212]	@ (8001264 <bno055_set_operation_mode+0x18c>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	691c      	ldr	r4, [r3, #16]
 8001194:	4b33      	ldr	r3, [pc, #204]	@ (8001264 <bno055_set_operation_mode+0x18c>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	7a58      	ldrb	r0, [r3, #9]
 800119a:	f107 020d 	add.w	r2, r7, #13
 800119e:	2301      	movs	r3, #1
 80011a0:	213d      	movs	r1, #61	@ 0x3d
 80011a2:	47a0      	blx	r4
 80011a4:	4603      	mov	r3, r0
 80011a6:	73fb      	strb	r3, [r7, #15]
                                                          BNO055_OPERATION_MODE_REG,
                                                          &data_u8r,
                                                          BNO055_GEN_READ_WRITE_LENGTH);
                if (com_rslt == BNO055_SUCCESS)
 80011a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d116      	bne.n	80011de <bno055_set_operation_mode+0x106>
                {
                    data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_OPERATION_MODE, BNO055_OPERATION_MODE_CONFIG);
 80011b0:	7b7b      	ldrb	r3, [r7, #13]
 80011b2:	f023 030f 	bic.w	r3, r3, #15
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	737b      	strb	r3, [r7, #13]
                    com_rslt +=
                        bno055_write_register(BNO055_OPERATION_MODE_REG, &data_u8r, BNO055_GEN_READ_WRITE_LENGTH);
 80011ba:	f107 030d 	add.w	r3, r7, #13
 80011be:	2201      	movs	r2, #1
 80011c0:	4619      	mov	r1, r3
 80011c2:	203d      	movs	r0, #61	@ 0x3d
 80011c4:	f7ff fed8 	bl	8000f78 <bno055_write_register>
 80011c8:	4603      	mov	r3, r0
 80011ca:	b2da      	uxtb	r2, r3
                    com_rslt +=
 80011cc:	7bfb      	ldrb	r3, [r7, #15]
 80011ce:	4413      	add	r3, r2
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	73fb      	strb	r3, [r7, #15]

                    /* other mode to config mode switching
                     * required delay of 20ms*/
                    p_bno055->delay_msec(BNO055_CONFIG_MODE_SWITCHING_DELAY);
 80011d4:	4b23      	ldr	r3, [pc, #140]	@ (8001264 <bno055_set_operation_mode+0x18c>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	695b      	ldr	r3, [r3, #20]
 80011da:	2014      	movs	r0, #20
 80011dc:	4798      	blx	r3
                }

                /* Write the operation mode */
                if (operation_mode_u8 != BNO055_OPERATION_MODE_CONFIG)
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d038      	beq.n	8001256 <bno055_set_operation_mode+0x17e>
                {
                    com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80011e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001264 <bno055_set_operation_mode+0x18c>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	691c      	ldr	r4, [r3, #16]
 80011ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001264 <bno055_set_operation_mode+0x18c>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	7a58      	ldrb	r0, [r3, #9]
 80011f0:	f107 020d 	add.w	r2, r7, #13
 80011f4:	2301      	movs	r3, #1
 80011f6:	213d      	movs	r1, #61	@ 0x3d
 80011f8:	47a0      	blx	r4
 80011fa:	4603      	mov	r3, r0
 80011fc:	73fb      	strb	r3, [r7, #15]
                                                              BNO055_OPERATION_MODE_REG,
                                                              &data_u8r,
                                                              BNO055_GEN_READ_WRITE_LENGTH);
                    if (com_rslt == BNO055_SUCCESS)
 80011fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d127      	bne.n	8001256 <bno055_set_operation_mode+0x17e>
                    {
                        data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_OPERATION_MODE, operation_mode_u8);
 8001206:	7b7b      	ldrb	r3, [r7, #13]
 8001208:	b25b      	sxtb	r3, r3
 800120a:	f023 030f 	bic.w	r3, r3, #15
 800120e:	b25a      	sxtb	r2, r3
 8001210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001214:	f003 030f 	and.w	r3, r3, #15
 8001218:	b25b      	sxtb	r3, r3
 800121a:	4313      	orrs	r3, r2
 800121c:	b25b      	sxtb	r3, r3
 800121e:	b2db      	uxtb	r3, r3
 8001220:	737b      	strb	r3, [r7, #13]
                        com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 8001222:	4b10      	ldr	r3, [pc, #64]	@ (8001264 <bno055_set_operation_mode+0x18c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	68dc      	ldr	r4, [r3, #12]
 8001228:	4b0e      	ldr	r3, [pc, #56]	@ (8001264 <bno055_set_operation_mode+0x18c>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	7a58      	ldrb	r0, [r3, #9]
 800122e:	f107 020d 	add.w	r2, r7, #13
 8001232:	2301      	movs	r3, #1
 8001234:	213d      	movs	r1, #61	@ 0x3d
 8001236:	47a0      	blx	r4
 8001238:	4603      	mov	r3, r0
 800123a:	b2da      	uxtb	r2, r3
 800123c:	7bfb      	ldrb	r3, [r7, #15]
 800123e:	4413      	add	r3, r2
 8001240:	b2db      	uxtb	r3, r3
 8001242:	73fb      	strb	r3, [r7, #15]
                                                                    BNO055_GEN_READ_WRITE_LENGTH);

                        /* Config mode to other
                         * operation mode switching
                         * required delay of 600ms*/
                        p_bno055->delay_msec(BNO055_MODE_SWITCHING_DELAY);
 8001244:	4b07      	ldr	r3, [pc, #28]	@ (8001264 <bno055_set_operation_mode+0x18c>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800124e:	4798      	blx	r3
 8001250:	e001      	b.n	8001256 <bno055_set_operation_mode+0x17e>
                }
            }
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8001252:	23ff      	movs	r3, #255	@ 0xff
 8001254:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8001256:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800125a:	4618      	mov	r0, r3
 800125c:	3714      	adds	r7, #20
 800125e:	46bd      	mov	sp, r7
 8001260:	bd90      	pop	{r4, r7, pc}
 8001262:	bf00      	nop
 8001264:	200000b8 	.word	0x200000b8

08001268 <BNO055_I2C_bus_write>:
#include "bno055_hal.h"

extern I2C_HandleTypeDef hi2c3;

s8 BNO055_I2C_bus_write(u8 dev_addr, u8 reg_addr, u8 *reg_data, u8 wr_len)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af04      	add	r7, sp, #16
 800126e:	603a      	str	r2, [r7, #0]
 8001270:	461a      	mov	r2, r3
 8001272:	4603      	mov	r3, r0
 8001274:	71fb      	strb	r3, [r7, #7]
 8001276:	460b      	mov	r3, r1
 8001278:	71bb      	strb	r3, [r7, #6]
 800127a:	4613      	mov	r3, r2
 800127c:	717b      	strb	r3, [r7, #5]
    if (HAL_I2C_Mem_Write(&hi2c3, (dev_addr << 1), reg_addr, 0b1, reg_data, wr_len, HAL_MAX_DELAY) == HAL_OK)
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	b29b      	uxth	r3, r3
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	b299      	uxth	r1, r3
 8001286:	79bb      	ldrb	r3, [r7, #6]
 8001288:	b29a      	uxth	r2, r3
 800128a:	797b      	ldrb	r3, [r7, #5]
 800128c:	b29b      	uxth	r3, r3
 800128e:	f04f 30ff 	mov.w	r0, #4294967295
 8001292:	9002      	str	r0, [sp, #8]
 8001294:	9301      	str	r3, [sp, #4]
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	9300      	str	r3, [sp, #0]
 800129a:	2301      	movs	r3, #1
 800129c:	4806      	ldr	r0, [pc, #24]	@ (80012b8 <BNO055_I2C_bus_write+0x50>)
 800129e:	f002 fc19 	bl	8003ad4 <HAL_I2C_Mem_Write>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d101      	bne.n	80012ac <BNO055_I2C_bus_write+0x44>
        return 0;
 80012a8:	2300      	movs	r3, #0
 80012aa:	e000      	b.n	80012ae <BNO055_I2C_bus_write+0x46>
    else
        return 1;
 80012ac:	2301      	movs	r3, #1
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000114 	.word	0x20000114

080012bc <BNO055_I2C_bus_read>:

s8 BNO055_I2C_bus_read(u8 dev_addr, u8 reg_addr, u8 *reg_data, u8 r_len)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af04      	add	r7, sp, #16
 80012c2:	603a      	str	r2, [r7, #0]
 80012c4:	461a      	mov	r2, r3
 80012c6:	4603      	mov	r3, r0
 80012c8:	71fb      	strb	r3, [r7, #7]
 80012ca:	460b      	mov	r3, r1
 80012cc:	71bb      	strb	r3, [r7, #6]
 80012ce:	4613      	mov	r3, r2
 80012d0:	717b      	strb	r3, [r7, #5]
    if (HAL_I2C_Mem_Read(&hi2c3, (dev_addr << 1), reg_addr, 0b1, reg_data, r_len, HAL_MAX_DELAY) == HAL_OK){
 80012d2:	79fb      	ldrb	r3, [r7, #7]
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	005b      	lsls	r3, r3, #1
 80012d8:	b299      	uxth	r1, r3
 80012da:	79bb      	ldrb	r3, [r7, #6]
 80012dc:	b29a      	uxth	r2, r3
 80012de:	797b      	ldrb	r3, [r7, #5]
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	f04f 30ff 	mov.w	r0, #4294967295
 80012e6:	9002      	str	r0, [sp, #8]
 80012e8:	9301      	str	r3, [sp, #4]
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	9300      	str	r3, [sp, #0]
 80012ee:	2301      	movs	r3, #1
 80012f0:	4806      	ldr	r0, [pc, #24]	@ (800130c <BNO055_I2C_bus_read+0x50>)
 80012f2:	f002 fce9 	bl	8003cc8 <HAL_I2C_Mem_Read>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d101      	bne.n	8001300 <BNO055_I2C_bus_read+0x44>
        return 0;
 80012fc:	2300      	movs	r3, #0
 80012fe:	e000      	b.n	8001302 <BNO055_I2C_bus_read+0x46>
    }
    return 1;
 8001300:	2301      	movs	r3, #1
}
 8001302:	4618      	mov	r0, r3
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	20000114 	.word	0x20000114

08001310 <BNO055_delay_msec>:

void BNO055_delay_msec(u32 msec)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
    HAL_Delay(msec);
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	f001 ff31 	bl	8003180 <HAL_Delay>
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <BNO055_setup>:


void BNO055_setup(struct bno055_t* bno055_device)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
    bno055_device ->dev_addr = BNO055_I2C_ADDR1;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2228      	movs	r2, #40	@ 0x28
 8001334:	725a      	strb	r2, [r3, #9]
    bno055_device->bus_write = BNO055_I2C_bus_write;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a07      	ldr	r2, [pc, #28]	@ (8001358 <BNO055_setup+0x30>)
 800133a:	60da      	str	r2, [r3, #12]
    bno055_device->bus_read = BNO055_I2C_bus_read;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	4a07      	ldr	r2, [pc, #28]	@ (800135c <BNO055_setup+0x34>)
 8001340:	611a      	str	r2, [r3, #16]
    bno055_device->delay_msec = BNO055_delay_msec;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4a06      	ldr	r2, [pc, #24]	@ (8001360 <BNO055_setup+0x38>)
 8001346:	615a      	str	r2, [r3, #20]

    if (bno055_init(bno055_device) == 0)
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f7ff fd55 	bl	8000df8 <bno055_init>
    {
        // Initialization successful
    }
}
 800134e:	bf00      	nop
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	08001269 	.word	0x08001269
 800135c:	080012bd 	.word	0x080012bd
 8001360:	08001311 	.word	0x08001311

08001364 <_ZN3FSMC1Ev>:
extern UART_HandleTypeDef huart1;




FSM::FSM():state(S0_INIT){
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2200      	movs	r2, #0
 8001370:	701a      	strb	r2, [r3, #0]


}
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4618      	mov	r0, r3
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <_ZN3FSM3runEv>:


void FSM::run(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
    // Switch case is a bit tidier than a bunch of if / else if statements
    // but you must remember to use break or fall through into later states
    switch(state)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	2b04      	cmp	r3, #4
 800138e:	d811      	bhi.n	80013b4 <_ZN3FSM3runEv+0x34>
 8001390:	a201      	add	r2, pc, #4	@ (adr r2, 8001398 <_ZN3FSM3runEv+0x18>)
 8001392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001396:	bf00      	nop
 8001398:	080013ad 	.word	0x080013ad
 800139c:	080013c5 	.word	0x080013c5
 80013a0:	080013c5 	.word	0x080013c5
 80013a4:	080013c5 	.word	0x080013c5
 80013a8:	080013c5 	.word	0x080013c5
    {
        case S0_INIT:

        	//HAL_UART_Transmit(&huart1, (uint8_t*)"In State 0\r\n", 13, HAL_MAX_DELAY);
            state = S1_IDLE;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2201      	movs	r2, #1
 80013b0:	701a      	strb	r2, [r3, #0]
            break;
 80013b2:	e008      	b.n	80013c6 <_ZN3FSM3runEv+0x46>




        default:
        	HAL_UART_Transmit(&huart1, (uint8_t*)"Invalid State\r\n", 16, HAL_MAX_DELAY);
 80013b4:	f04f 33ff 	mov.w	r3, #4294967295
 80013b8:	2210      	movs	r2, #16
 80013ba:	4905      	ldr	r1, [pc, #20]	@ (80013d0 <_ZN3FSM3runEv+0x50>)
 80013bc:	4805      	ldr	r0, [pc, #20]	@ (80013d4 <_ZN3FSM3runEv+0x54>)
 80013be:	f004 fead 	bl	800611c <HAL_UART_Transmit>
        	break;
 80013c2:	e000      	b.n	80013c6 <_ZN3FSM3runEv+0x46>
            break;
 80013c4:	bf00      	nop
    }


}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	08007bc0 	.word	0x08007bc0
 80013d4:	200002d0 	.word	0x200002d0

080013d8 <_ZN3FSM9set_stateENS_5stateE>:


void FSM::set_state(system_state_t new_state) {
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	460b      	mov	r3, r1
 80013e2:	70fb      	strb	r3, [r7, #3]
    state = new_state;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	78fa      	ldrb	r2, [r7, #3]
 80013e8:	701a      	strb	r2, [r3, #0]
}
 80013ea:	bf00      	nop
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr

080013f6 <_ZNK3FSM9get_stateEv>:

	  void run(void);

	  void set_state(system_state_t new_state);

	  system_state_t get_state() const { return this->state; }
 80013f6:	b480      	push	{r7}
 80013f8:	b083      	sub	sp, #12
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	4618      	mov	r0, r3
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
	...

08001410 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001416:	f001 fe41 	bl	800309c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800141a:	f000 f897 	bl	800154c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM3_Init();
 800141e:	f000 fa87 	bl	8001930 <_ZL12MX_TIM3_Initv>
  MX_GPIO_Init();
 8001422:	f000 fc21 	bl	8001c68 <_ZL12MX_GPIO_Initv>
  MX_USART1_UART_Init();
 8001426:	f000 fbf1 	bl	8001c0c <_ZL19MX_USART1_UART_Initv>
  MX_TIM2_Init();
 800142a:	f000 fa23 	bl	8001874 <_ZL12MX_TIM2_Initv>
  MX_I2C3_Init();
 800142e:	f000 f933 	bl	8001698 <_ZL12MX_I2C3_Initv>
  MX_TIM1_Init();
 8001432:	f000 f965 	bl	8001700 <_ZL12MX_TIM1_Initv>

  MX_TIM4_Init();
 8001436:	f000 fb13 	bl	8001a60 <_ZL12MX_TIM4_Initv>
  MX_TIM5_Init();
 800143a:	f000 fb6f 	bl	8001b1c <_ZL12MX_TIM5_Initv>
  MX_I2C2_Init();
 800143e:	f000 f8f7 	bl	8001630 <_ZL12MX_I2C2_Initv>
  /* USER CODE BEGIN 2 */


  // SERVO MOTOR
  HAL_TIM_PWM_Start_IT(&htim1,TIM_CHANNEL_4);
 8001442:	210c      	movs	r1, #12
 8001444:	4833      	ldr	r0, [pc, #204]	@ (8001514 <main+0x104>)
 8001446:	f004 f807 	bl	8005458 <HAL_TIM_PWM_Start_IT>


  // BASE MOTOR
  HAL_TIM_Encoder_Start_IT(&htim2,TIM_CHANNEL_ALL);
 800144a:	213c      	movs	r1, #60	@ 0x3c
 800144c:	4832      	ldr	r0, [pc, #200]	@ (8001518 <main+0x108>)
 800144e:	f004 f9a7 	bl	80057a0 <HAL_TIM_Encoder_Start_IT>

  // POLOLU 2
  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 8001452:	2100      	movs	r1, #0
 8001454:	4831      	ldr	r0, [pc, #196]	@ (800151c <main+0x10c>)
 8001456:	f003 ffff 	bl	8005458 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_2);
 800145a:	2104      	movs	r1, #4
 800145c:	482f      	ldr	r0, [pc, #188]	@ (800151c <main+0x10c>)
 800145e:	f003 fffb 	bl	8005458 <HAL_TIM_PWM_Start_IT>

  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_3);
 8001462:	2108      	movs	r1, #8
 8001464:	482d      	ldr	r0, [pc, #180]	@ (800151c <main+0x10c>)
 8001466:	f003 fff7 	bl	8005458 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_4);
 800146a:	210c      	movs	r1, #12
 800146c:	482b      	ldr	r0, [pc, #172]	@ (800151c <main+0x10c>)
 800146e:	f003 fff3 	bl	8005458 <HAL_TIM_PWM_Start_IT>


  // LAUNCHER MOTOR
  HAL_TIM_Encoder_Start_IT(&htim4,TIM_CHANNEL_ALL);
 8001472:	213c      	movs	r1, #60	@ 0x3c
 8001474:	482a      	ldr	r0, [pc, #168]	@ (8001520 <main+0x110>)
 8001476:	f004 f993 	bl	80057a0 <HAL_TIM_Encoder_Start_IT>


  // POLOLU 1
  HAL_TIM_PWM_Start_IT(&htim5, TIM_CHANNEL_3);
 800147a:	2108      	movs	r1, #8
 800147c:	4829      	ldr	r0, [pc, #164]	@ (8001524 <main+0x114>)
 800147e:	f003 ffeb 	bl	8005458 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim5, TIM_CHANNEL_4);
 8001482:	210c      	movs	r1, #12
 8001484:	4827      	ldr	r0, [pc, #156]	@ (8001524 <main+0x114>)
 8001486:	f003 ffe7 	bl	8005458 <HAL_TIM_PWM_Start_IT>

  // FLYWHEEL
  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_2);
 800148a:	2104      	movs	r1, #4
 800148c:	4821      	ldr	r0, [pc, #132]	@ (8001514 <main+0x104>)
 800148e:	f003 ffe3 	bl	8005458 <HAL_TIM_PWM_Start_IT>

  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 2500);
 8001492:	4b20      	ldr	r3, [pc, #128]	@ (8001514 <main+0x104>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 800149a:	639a      	str	r2, [r3, #56]	@ 0x38

  //set BNO055 reset to low
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 800149c:	2201      	movs	r2, #1
 800149e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014a2:	4821      	ldr	r0, [pc, #132]	@ (8001528 <main+0x118>)
 80014a4:	f002 f9b8 	bl	8003818 <HAL_GPIO_WritePin>
  //initialize BNO055
  BNO055_setup(&IMU);
 80014a8:	4820      	ldr	r0, [pc, #128]	@ (800152c <main+0x11c>)
 80014aa:	f7ff ff3d 	bl	8001328 <BNO055_setup>

  initialize_IMU();
 80014ae:	f000 feeb 	bl	8002288 <_ZL14initialize_IMUv>
  HAL_UART_Receive_IT(&huart1, rx_buf, 1);
 80014b2:	2201      	movs	r2, #1
 80014b4:	491e      	ldr	r1, [pc, #120]	@ (8001530 <main+0x120>)
 80014b6:	481f      	ldr	r0, [pc, #124]	@ (8001534 <main+0x124>)
 80014b8:	f004 febb 	bl	8006232 <HAL_UART_Receive_IT>

  int16_t last_count1 = 0;
 80014bc:	2300      	movs	r3, #0
 80014be:	80fb      	strh	r3, [r7, #6]
  int16_t last_count2 = 0;
 80014c0:	2300      	movs	r3, #0
 80014c2:	80bb      	strh	r3, [r7, #4]



  //set_duty_dual(&Pololu_2, 0, 2500);
  motor_d_set_pos(&Pololu_2, &pos_controller_1, 1000);
 80014c4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80014c8:	491b      	ldr	r1, [pc, #108]	@ (8001538 <main+0x128>)
 80014ca:	481c      	ldr	r0, [pc, #112]	@ (800153c <main+0x12c>)
 80014cc:	f001 fa70 	bl	80029b0 <motor_d_set_pos>

  sprintf((char*)log_buf, "Motor Pos: %d Motor goal: %d \r\n", motor_d_get_pos(&Pololu_2), pos_controller_1.setpoint);
 80014d0:	481a      	ldr	r0, [pc, #104]	@ (800153c <main+0x12c>)
 80014d2:	f001 fa80 	bl	80029d6 <motor_d_get_pos>
 80014d6:	4602      	mov	r2, r0
 80014d8:	4b17      	ldr	r3, [pc, #92]	@ (8001538 <main+0x128>)
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	4918      	ldr	r1, [pc, #96]	@ (8001540 <main+0x130>)
 80014de:	4819      	ldr	r0, [pc, #100]	@ (8001544 <main+0x134>)
 80014e0:	f005 feb0 	bl	8007244 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)log_buf, strlen((char*)log_buf), 1000);
 80014e4:	4817      	ldr	r0, [pc, #92]	@ (8001544 <main+0x134>)
 80014e6:	f7fe fe7b 	bl	80001e0 <strlen>
 80014ea:	4603      	mov	r3, r0
 80014ec:	b29a      	uxth	r2, r3
 80014ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014f2:	4914      	ldr	r1, [pc, #80]	@ (8001544 <main+0x134>)
 80014f4:	480f      	ldr	r0, [pc, #60]	@ (8001534 <main+0x124>)
 80014f6:	f004 fe11 	bl	800611c <HAL_UART_Transmit>
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */

	  HAL_Delay(10);
 80014fa:	200a      	movs	r0, #10
 80014fc:	f001 fe40 	bl	8003180 <HAL_Delay>

	  motor_d_update_pos(&Pololu_2, &pos_controller_1);
 8001500:	490d      	ldr	r1, [pc, #52]	@ (8001538 <main+0x128>)
 8001502:	480e      	ldr	r0, [pc, #56]	@ (800153c <main+0x12c>)
 8001504:	f000 fff8 	bl	80024f8 <motor_d_update_pos>
	  //sprintf((char*)log_buf, "Motor Pos: %d \r\n", enc_val);
	  //HAL_UART_Transmit(&huart1, (uint8_t*)log_buf, strlen((char*)log_buf), 1000);

	  fsm.run();
 8001508:	480f      	ldr	r0, [pc, #60]	@ (8001548 <main+0x138>)
 800150a:	f7ff ff39 	bl	8001380 <_ZN3FSM3runEv>
	  HAL_Delay(10);
 800150e:	bf00      	nop
 8001510:	e7f3      	b.n	80014fa <main+0xea>
 8001512:	bf00      	nop
 8001514:	20000168 	.word	0x20000168
 8001518:	200001b0 	.word	0x200001b0
 800151c:	200001f8 	.word	0x200001f8
 8001520:	20000240 	.word	0x20000240
 8001524:	20000288 	.word	0x20000288
 8001528:	40020400 	.word	0x40020400
 800152c:	200003cc 	.word	0x200003cc
 8001530:	20000358 	.word	0x20000358
 8001534:	200002d0 	.word	0x200002d0
 8001538:	20000020 	.word	0x20000020
 800153c:	20000010 	.word	0x20000010
 8001540:	08007bd0 	.word	0x08007bd0
 8001544:	20000398 	.word	0x20000398
 8001548:	200000bc 	.word	0x200000bc

0800154c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b094      	sub	sp, #80	@ 0x50
 8001550:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001552:	f107 0320 	add.w	r3, r7, #32
 8001556:	2230      	movs	r2, #48	@ 0x30
 8001558:	2100      	movs	r1, #0
 800155a:	4618      	mov	r0, r3
 800155c:	f005 fe94 	bl	8007288 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001560:	f107 030c 	add.w	r3, r7, #12
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
 800156c:	60da      	str	r2, [r3, #12]
 800156e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001570:	2300      	movs	r3, #0
 8001572:	60bb      	str	r3, [r7, #8]
 8001574:	4b2c      	ldr	r3, [pc, #176]	@ (8001628 <_Z18SystemClock_Configv+0xdc>)
 8001576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001578:	4a2b      	ldr	r2, [pc, #172]	@ (8001628 <_Z18SystemClock_Configv+0xdc>)
 800157a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800157e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001580:	4b29      	ldr	r3, [pc, #164]	@ (8001628 <_Z18SystemClock_Configv+0xdc>)
 8001582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001584:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001588:	60bb      	str	r3, [r7, #8]
 800158a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800158c:	2300      	movs	r3, #0
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	4b26      	ldr	r3, [pc, #152]	@ (800162c <_Z18SystemClock_Configv+0xe0>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a25      	ldr	r2, [pc, #148]	@ (800162c <_Z18SystemClock_Configv+0xe0>)
 8001596:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800159a:	6013      	str	r3, [r2, #0]
 800159c:	4b23      	ldr	r3, [pc, #140]	@ (800162c <_Z18SystemClock_Configv+0xe0>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015a4:	607b      	str	r3, [r7, #4]
 80015a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015a8:	2302      	movs	r3, #2
 80015aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015ac:	2301      	movs	r3, #1
 80015ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015b0:	2310      	movs	r3, #16
 80015b2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015b4:	2302      	movs	r3, #2
 80015b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015b8:	2300      	movs	r3, #0
 80015ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015bc:	2308      	movs	r3, #8
 80015be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80015c0:	2360      	movs	r3, #96	@ 0x60
 80015c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015c4:	2302      	movs	r3, #2
 80015c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015c8:	2304      	movs	r3, #4
 80015ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015cc:	f107 0320 	add.w	r3, r7, #32
 80015d0:	4618      	mov	r0, r3
 80015d2:	f003 fa99 	bl	8004b08 <HAL_RCC_OscConfig>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	bf14      	ite	ne
 80015dc:	2301      	movne	r3, #1
 80015de:	2300      	moveq	r3, #0
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 80015e6:	f000 ff41 	bl	800246c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015ea:	230f      	movs	r3, #15
 80015ec:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015ee:	2302      	movs	r3, #2
 80015f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015f2:	2300      	movs	r3, #0
 80015f4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015fc:	2300      	movs	r3, #0
 80015fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001600:	f107 030c 	add.w	r3, r7, #12
 8001604:	2103      	movs	r1, #3
 8001606:	4618      	mov	r0, r3
 8001608:	f003 fcf6 	bl	8004ff8 <HAL_RCC_ClockConfig>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	bf14      	ite	ne
 8001612:	2301      	movne	r3, #1
 8001614:	2300      	moveq	r3, #0
 8001616:	b2db      	uxtb	r3, r3
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <_Z18SystemClock_Configv+0xd4>
  {
    Error_Handler();
 800161c:	f000 ff26 	bl	800246c <Error_Handler>
  }
}
 8001620:	bf00      	nop
 8001622:	3750      	adds	r7, #80	@ 0x50
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40023800 	.word	0x40023800
 800162c:	40007000 	.word	0x40007000

08001630 <_ZL12MX_I2C2_Initv>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001634:	4b15      	ldr	r3, [pc, #84]	@ (800168c <_ZL12MX_I2C2_Initv+0x5c>)
 8001636:	4a16      	ldr	r2, [pc, #88]	@ (8001690 <_ZL12MX_I2C2_Initv+0x60>)
 8001638:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800163a:	4b14      	ldr	r3, [pc, #80]	@ (800168c <_ZL12MX_I2C2_Initv+0x5c>)
 800163c:	4a15      	ldr	r2, [pc, #84]	@ (8001694 <_ZL12MX_I2C2_Initv+0x64>)
 800163e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001640:	4b12      	ldr	r3, [pc, #72]	@ (800168c <_ZL12MX_I2C2_Initv+0x5c>)
 8001642:	2200      	movs	r2, #0
 8001644:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001646:	4b11      	ldr	r3, [pc, #68]	@ (800168c <_ZL12MX_I2C2_Initv+0x5c>)
 8001648:	2200      	movs	r2, #0
 800164a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800164c:	4b0f      	ldr	r3, [pc, #60]	@ (800168c <_ZL12MX_I2C2_Initv+0x5c>)
 800164e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001652:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001654:	4b0d      	ldr	r3, [pc, #52]	@ (800168c <_ZL12MX_I2C2_Initv+0x5c>)
 8001656:	2200      	movs	r2, #0
 8001658:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800165a:	4b0c      	ldr	r3, [pc, #48]	@ (800168c <_ZL12MX_I2C2_Initv+0x5c>)
 800165c:	2200      	movs	r2, #0
 800165e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001660:	4b0a      	ldr	r3, [pc, #40]	@ (800168c <_ZL12MX_I2C2_Initv+0x5c>)
 8001662:	2200      	movs	r2, #0
 8001664:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001666:	4b09      	ldr	r3, [pc, #36]	@ (800168c <_ZL12MX_I2C2_Initv+0x5c>)
 8001668:	2200      	movs	r2, #0
 800166a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800166c:	4807      	ldr	r0, [pc, #28]	@ (800168c <_ZL12MX_I2C2_Initv+0x5c>)
 800166e:	f002 f8ed 	bl	800384c <HAL_I2C_Init>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	bf14      	ite	ne
 8001678:	2301      	movne	r3, #1
 800167a:	2300      	moveq	r3, #0
 800167c:	b2db      	uxtb	r3, r3
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <_ZL12MX_I2C2_Initv+0x56>
  {
    Error_Handler();
 8001682:	f000 fef3 	bl	800246c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001686:	bf00      	nop
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	200000c0 	.word	0x200000c0
 8001690:	40005800 	.word	0x40005800
 8001694:	000186a0 	.word	0x000186a0

08001698 <_ZL12MX_I2C3_Initv>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800169c:	4b15      	ldr	r3, [pc, #84]	@ (80016f4 <_ZL12MX_I2C3_Initv+0x5c>)
 800169e:	4a16      	ldr	r2, [pc, #88]	@ (80016f8 <_ZL12MX_I2C3_Initv+0x60>)
 80016a0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80016a2:	4b14      	ldr	r3, [pc, #80]	@ (80016f4 <_ZL12MX_I2C3_Initv+0x5c>)
 80016a4:	4a15      	ldr	r2, [pc, #84]	@ (80016fc <_ZL12MX_I2C3_Initv+0x64>)
 80016a6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016a8:	4b12      	ldr	r3, [pc, #72]	@ (80016f4 <_ZL12MX_I2C3_Initv+0x5c>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80016ae:	4b11      	ldr	r3, [pc, #68]	@ (80016f4 <_ZL12MX_I2C3_Initv+0x5c>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016b4:	4b0f      	ldr	r3, [pc, #60]	@ (80016f4 <_ZL12MX_I2C3_Initv+0x5c>)
 80016b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016ba:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016bc:	4b0d      	ldr	r3, [pc, #52]	@ (80016f4 <_ZL12MX_I2C3_Initv+0x5c>)
 80016be:	2200      	movs	r2, #0
 80016c0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80016c2:	4b0c      	ldr	r3, [pc, #48]	@ (80016f4 <_ZL12MX_I2C3_Initv+0x5c>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016c8:	4b0a      	ldr	r3, [pc, #40]	@ (80016f4 <_ZL12MX_I2C3_Initv+0x5c>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016ce:	4b09      	ldr	r3, [pc, #36]	@ (80016f4 <_ZL12MX_I2C3_Initv+0x5c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80016d4:	4807      	ldr	r0, [pc, #28]	@ (80016f4 <_ZL12MX_I2C3_Initv+0x5c>)
 80016d6:	f002 f8b9 	bl	800384c <HAL_I2C_Init>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	bf14      	ite	ne
 80016e0:	2301      	movne	r3, #1
 80016e2:	2300      	moveq	r3, #0
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <_ZL12MX_I2C3_Initv+0x56>
  {
    Error_Handler();
 80016ea:	f000 febf 	bl	800246c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000114 	.word	0x20000114
 80016f8:	40005c00 	.word	0x40005c00
 80016fc:	000186a0 	.word	0x000186a0

08001700 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b092      	sub	sp, #72	@ 0x48
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001706:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001710:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	609a      	str	r2, [r3, #8]
 800171c:	60da      	str	r2, [r3, #12]
 800171e:	611a      	str	r2, [r3, #16]
 8001720:	615a      	str	r2, [r3, #20]
 8001722:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001724:	1d3b      	adds	r3, r7, #4
 8001726:	2220      	movs	r2, #32
 8001728:	2100      	movs	r1, #0
 800172a:	4618      	mov	r0, r3
 800172c:	f005 fdac 	bl	8007288 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001730:	4b4e      	ldr	r3, [pc, #312]	@ (800186c <_ZL12MX_TIM1_Initv+0x16c>)
 8001732:	4a4f      	ldr	r2, [pc, #316]	@ (8001870 <_ZL12MX_TIM1_Initv+0x170>)
 8001734:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001736:	4b4d      	ldr	r3, [pc, #308]	@ (800186c <_ZL12MX_TIM1_Initv+0x16c>)
 8001738:	2200      	movs	r2, #0
 800173a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800173c:	4b4b      	ldr	r3, [pc, #300]	@ (800186c <_ZL12MX_TIM1_Initv+0x16c>)
 800173e:	2200      	movs	r2, #0
 8001740:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 8001742:	4b4a      	ldr	r3, [pc, #296]	@ (800186c <_ZL12MX_TIM1_Initv+0x16c>)
 8001744:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001748:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800174a:	4b48      	ldr	r3, [pc, #288]	@ (800186c <_ZL12MX_TIM1_Initv+0x16c>)
 800174c:	2200      	movs	r2, #0
 800174e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001750:	4b46      	ldr	r3, [pc, #280]	@ (800186c <_ZL12MX_TIM1_Initv+0x16c>)
 8001752:	2200      	movs	r2, #0
 8001754:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001756:	4b45      	ldr	r3, [pc, #276]	@ (800186c <_ZL12MX_TIM1_Initv+0x16c>)
 8001758:	2200      	movs	r2, #0
 800175a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800175c:	4843      	ldr	r0, [pc, #268]	@ (800186c <_ZL12MX_TIM1_Initv+0x16c>)
 800175e:	f003 fe2b 	bl	80053b8 <HAL_TIM_PWM_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	bf14      	ite	ne
 8001768:	2301      	movne	r3, #1
 800176a:	2300      	moveq	r3, #0
 800176c:	b2db      	uxtb	r3, r3
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 8001772:	f000 fe7b 	bl	800246c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001776:	2300      	movs	r3, #0
 8001778:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800177a:	2300      	movs	r3, #0
 800177c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800177e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001782:	4619      	mov	r1, r3
 8001784:	4839      	ldr	r0, [pc, #228]	@ (800186c <_ZL12MX_TIM1_Initv+0x16c>)
 8001786:	f004 fbb9 	bl	8005efc <HAL_TIMEx_MasterConfigSynchronization>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	bf14      	ite	ne
 8001790:	2301      	movne	r3, #1
 8001792:	2300      	moveq	r3, #0
 8001794:	b2db      	uxtb	r3, r3
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 800179a:	f000 fe67 	bl	800246c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800179e:	2360      	movs	r3, #96	@ 0x60
 80017a0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80017a2:	2300      	movs	r3, #0
 80017a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017a6:	2300      	movs	r3, #0
 80017a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80017aa:	2300      	movs	r3, #0
 80017ac:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017ae:	2300      	movs	r3, #0
 80017b0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80017b2:	2300      	movs	r3, #0
 80017b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80017b6:	2300      	movs	r3, #0
 80017b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017be:	2200      	movs	r2, #0
 80017c0:	4619      	mov	r1, r3
 80017c2:	482a      	ldr	r0, [pc, #168]	@ (800186c <_ZL12MX_TIM1_Initv+0x16c>)
 80017c4:	f004 f89a 	bl	80058fc <HAL_TIM_PWM_ConfigChannel>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	bf14      	ite	ne
 80017ce:	2301      	movne	r3, #1
 80017d0:	2300      	moveq	r3, #0
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 80017d8:	f000 fe48 	bl	800246c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017e0:	2204      	movs	r2, #4
 80017e2:	4619      	mov	r1, r3
 80017e4:	4821      	ldr	r0, [pc, #132]	@ (800186c <_ZL12MX_TIM1_Initv+0x16c>)
 80017e6:	f004 f889 	bl	80058fc <HAL_TIM_PWM_ConfigChannel>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	bf14      	ite	ne
 80017f0:	2301      	movne	r3, #1
 80017f2:	2300      	moveq	r3, #0
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <_ZL12MX_TIM1_Initv+0xfe>
  {
    Error_Handler();
 80017fa:	f000 fe37 	bl	800246c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001802:	220c      	movs	r2, #12
 8001804:	4619      	mov	r1, r3
 8001806:	4819      	ldr	r0, [pc, #100]	@ (800186c <_ZL12MX_TIM1_Initv+0x16c>)
 8001808:	f004 f878 	bl	80058fc <HAL_TIM_PWM_ConfigChannel>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	bf14      	ite	ne
 8001812:	2301      	movne	r3, #1
 8001814:	2300      	moveq	r3, #0
 8001816:	b2db      	uxtb	r3, r3
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <_ZL12MX_TIM1_Initv+0x120>
  {
    Error_Handler();
 800181c:	f000 fe26 	bl	800246c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001820:	2300      	movs	r3, #0
 8001822:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001824:	2300      	movs	r3, #0
 8001826:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001828:	2300      	movs	r3, #0
 800182a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800182c:	2300      	movs	r3, #0
 800182e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001830:	2300      	movs	r3, #0
 8001832:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001834:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001838:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800183a:	2300      	movs	r3, #0
 800183c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800183e:	1d3b      	adds	r3, r7, #4
 8001840:	4619      	mov	r1, r3
 8001842:	480a      	ldr	r0, [pc, #40]	@ (800186c <_ZL12MX_TIM1_Initv+0x16c>)
 8001844:	f004 fbc8 	bl	8005fd8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	bf14      	ite	ne
 800184e:	2301      	movne	r3, #1
 8001850:	2300      	moveq	r3, #0
 8001852:	b2db      	uxtb	r3, r3
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <_ZL12MX_TIM1_Initv+0x15c>
  {
    Error_Handler();
 8001858:	f000 fe08 	bl	800246c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800185c:	4803      	ldr	r0, [pc, #12]	@ (800186c <_ZL12MX_TIM1_Initv+0x16c>)
 800185e:	f001 fa99 	bl	8002d94 <HAL_TIM_MspPostInit>

}
 8001862:	bf00      	nop
 8001864:	3748      	adds	r7, #72	@ 0x48
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	20000168 	.word	0x20000168
 8001870:	40010000 	.word	0x40010000

08001874 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b08c      	sub	sp, #48	@ 0x30
 8001878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800187a:	f107 030c 	add.w	r3, r7, #12
 800187e:	2224      	movs	r2, #36	@ 0x24
 8001880:	2100      	movs	r1, #0
 8001882:	4618      	mov	r0, r3
 8001884:	f005 fd00 	bl	8007288 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001888:	1d3b      	adds	r3, r7, #4
 800188a:	2200      	movs	r2, #0
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001890:	4b26      	ldr	r3, [pc, #152]	@ (800192c <_ZL12MX_TIM2_Initv+0xb8>)
 8001892:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001896:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001898:	4b24      	ldr	r3, [pc, #144]	@ (800192c <_ZL12MX_TIM2_Initv+0xb8>)
 800189a:	2200      	movs	r2, #0
 800189c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800189e:	4b23      	ldr	r3, [pc, #140]	@ (800192c <_ZL12MX_TIM2_Initv+0xb8>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80018a4:	4b21      	ldr	r3, [pc, #132]	@ (800192c <_ZL12MX_TIM2_Initv+0xb8>)
 80018a6:	f04f 32ff 	mov.w	r2, #4294967295
 80018aa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ac:	4b1f      	ldr	r3, [pc, #124]	@ (800192c <_ZL12MX_TIM2_Initv+0xb8>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018b2:	4b1e      	ldr	r3, [pc, #120]	@ (800192c <_ZL12MX_TIM2_Initv+0xb8>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80018b8:	2301      	movs	r3, #1
 80018ba:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80018bc:	2300      	movs	r3, #0
 80018be:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018c0:	2301      	movs	r3, #1
 80018c2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018c4:	2300      	movs	r3, #0
 80018c6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80018c8:	2300      	movs	r3, #0
 80018ca:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80018cc:	2300      	movs	r3, #0
 80018ce:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018d0:	2301      	movs	r3, #1
 80018d2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018d4:	2300      	movs	r3, #0
 80018d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80018d8:	2300      	movs	r3, #0
 80018da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80018dc:	f107 030c 	add.w	r3, r7, #12
 80018e0:	4619      	mov	r1, r3
 80018e2:	4812      	ldr	r0, [pc, #72]	@ (800192c <_ZL12MX_TIM2_Initv+0xb8>)
 80018e4:	f003 feb6 	bl	8005654 <HAL_TIM_Encoder_Init>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	bf14      	ite	ne
 80018ee:	2301      	movne	r3, #1
 80018f0:	2300      	moveq	r3, #0
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <_ZL12MX_TIM2_Initv+0x88>
  {
    Error_Handler();
 80018f8:	f000 fdb8 	bl	800246c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018fc:	2300      	movs	r3, #0
 80018fe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001900:	2300      	movs	r3, #0
 8001902:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001904:	1d3b      	adds	r3, r7, #4
 8001906:	4619      	mov	r1, r3
 8001908:	4808      	ldr	r0, [pc, #32]	@ (800192c <_ZL12MX_TIM2_Initv+0xb8>)
 800190a:	f004 faf7 	bl	8005efc <HAL_TIMEx_MasterConfigSynchronization>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	bf14      	ite	ne
 8001914:	2301      	movne	r3, #1
 8001916:	2300      	moveq	r3, #0
 8001918:	b2db      	uxtb	r3, r3
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <_ZL12MX_TIM2_Initv+0xae>
  {
    Error_Handler();
 800191e:	f000 fda5 	bl	800246c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001922:	bf00      	nop
 8001924:	3730      	adds	r7, #48	@ 0x30
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	200001b0 	.word	0x200001b0

08001930 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b08a      	sub	sp, #40	@ 0x28
 8001934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001936:	f107 0320 	add.w	r3, r7, #32
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001940:	1d3b      	adds	r3, r7, #4
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	605a      	str	r2, [r3, #4]
 8001948:	609a      	str	r2, [r3, #8]
 800194a:	60da      	str	r2, [r3, #12]
 800194c:	611a      	str	r2, [r3, #16]
 800194e:	615a      	str	r2, [r3, #20]
 8001950:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001952:	4b41      	ldr	r3, [pc, #260]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x128>)
 8001954:	4a41      	ldr	r2, [pc, #260]	@ (8001a5c <_ZL12MX_TIM3_Initv+0x12c>)
 8001956:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001958:	4b3f      	ldr	r3, [pc, #252]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x128>)
 800195a:	2200      	movs	r2, #0
 800195c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800195e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x128>)
 8001960:	2200      	movs	r2, #0
 8001962:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4999;
 8001964:	4b3c      	ldr	r3, [pc, #240]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x128>)
 8001966:	f241 3287 	movw	r2, #4999	@ 0x1387
 800196a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800196c:	4b3a      	ldr	r3, [pc, #232]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x128>)
 800196e:	2200      	movs	r2, #0
 8001970:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001972:	4b39      	ldr	r3, [pc, #228]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x128>)
 8001974:	2200      	movs	r2, #0
 8001976:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001978:	4837      	ldr	r0, [pc, #220]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x128>)
 800197a:	f003 fd1d 	bl	80053b8 <HAL_TIM_PWM_Init>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	bf14      	ite	ne
 8001984:	2301      	movne	r3, #1
 8001986:	2300      	moveq	r3, #0
 8001988:	b2db      	uxtb	r3, r3
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <_ZL12MX_TIM3_Initv+0x62>
  {
    Error_Handler();
 800198e:	f000 fd6d 	bl	800246c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001992:	2300      	movs	r3, #0
 8001994:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001996:	2300      	movs	r3, #0
 8001998:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800199a:	f107 0320 	add.w	r3, r7, #32
 800199e:	4619      	mov	r1, r3
 80019a0:	482d      	ldr	r0, [pc, #180]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x128>)
 80019a2:	f004 faab 	bl	8005efc <HAL_TIMEx_MasterConfigSynchronization>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	bf14      	ite	ne
 80019ac:	2301      	movne	r3, #1
 80019ae:	2300      	moveq	r3, #0
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <_ZL12MX_TIM3_Initv+0x8a>
  {
    Error_Handler();
 80019b6:	f000 fd59 	bl	800246c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019ba:	2360      	movs	r3, #96	@ 0x60
 80019bc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019be:	2300      	movs	r3, #0
 80019c0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019c2:	2300      	movs	r3, #0
 80019c4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019c6:	2300      	movs	r3, #0
 80019c8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019ca:	1d3b      	adds	r3, r7, #4
 80019cc:	2200      	movs	r2, #0
 80019ce:	4619      	mov	r1, r3
 80019d0:	4821      	ldr	r0, [pc, #132]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x128>)
 80019d2:	f003 ff93 	bl	80058fc <HAL_TIM_PWM_ConfigChannel>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	bf14      	ite	ne
 80019dc:	2301      	movne	r3, #1
 80019de:	2300      	moveq	r3, #0
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <_ZL12MX_TIM3_Initv+0xba>
  {
    Error_Handler();
 80019e6:	f000 fd41 	bl	800246c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019ea:	1d3b      	adds	r3, r7, #4
 80019ec:	2204      	movs	r2, #4
 80019ee:	4619      	mov	r1, r3
 80019f0:	4819      	ldr	r0, [pc, #100]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x128>)
 80019f2:	f003 ff83 	bl	80058fc <HAL_TIM_PWM_ConfigChannel>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	bf14      	ite	ne
 80019fc:	2301      	movne	r3, #1
 80019fe:	2300      	moveq	r3, #0
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <_ZL12MX_TIM3_Initv+0xda>
  {
    Error_Handler();
 8001a06:	f000 fd31 	bl	800246c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a0a:	1d3b      	adds	r3, r7, #4
 8001a0c:	2208      	movs	r2, #8
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4811      	ldr	r0, [pc, #68]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x128>)
 8001a12:	f003 ff73 	bl	80058fc <HAL_TIM_PWM_ConfigChannel>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	bf14      	ite	ne
 8001a1c:	2301      	movne	r3, #1
 8001a1e:	2300      	moveq	r3, #0
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <_ZL12MX_TIM3_Initv+0xfa>
  {
    Error_Handler();
 8001a26:	f000 fd21 	bl	800246c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a2a:	1d3b      	adds	r3, r7, #4
 8001a2c:	220c      	movs	r2, #12
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4809      	ldr	r0, [pc, #36]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x128>)
 8001a32:	f003 ff63 	bl	80058fc <HAL_TIM_PWM_ConfigChannel>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	bf14      	ite	ne
 8001a3c:	2301      	movne	r3, #1
 8001a3e:	2300      	moveq	r3, #0
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <_ZL12MX_TIM3_Initv+0x11a>
  {
    Error_Handler();
 8001a46:	f000 fd11 	bl	800246c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a4a:	4803      	ldr	r0, [pc, #12]	@ (8001a58 <_ZL12MX_TIM3_Initv+0x128>)
 8001a4c:	f001 f9a2 	bl	8002d94 <HAL_TIM_MspPostInit>

}
 8001a50:	bf00      	nop
 8001a52:	3728      	adds	r7, #40	@ 0x28
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	200001f8 	.word	0x200001f8
 8001a5c:	40000400 	.word	0x40000400

08001a60 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08c      	sub	sp, #48	@ 0x30
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a66:	f107 030c 	add.w	r3, r7, #12
 8001a6a:	2224      	movs	r2, #36	@ 0x24
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f005 fc0a 	bl	8007288 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a74:	1d3b      	adds	r3, r7, #4
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a7c:	4b25      	ldr	r3, [pc, #148]	@ (8001b14 <_ZL12MX_TIM4_Initv+0xb4>)
 8001a7e:	4a26      	ldr	r2, [pc, #152]	@ (8001b18 <_ZL12MX_TIM4_Initv+0xb8>)
 8001a80:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001a82:	4b24      	ldr	r3, [pc, #144]	@ (8001b14 <_ZL12MX_TIM4_Initv+0xb4>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a88:	4b22      	ldr	r3, [pc, #136]	@ (8001b14 <_ZL12MX_TIM4_Initv+0xb4>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001a8e:	4b21      	ldr	r3, [pc, #132]	@ (8001b14 <_ZL12MX_TIM4_Initv+0xb4>)
 8001a90:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a94:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a96:	4b1f      	ldr	r3, [pc, #124]	@ (8001b14 <_ZL12MX_TIM4_Initv+0xb4>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a9c:	4b1d      	ldr	r3, [pc, #116]	@ (8001b14 <_ZL12MX_TIM4_Initv+0xb4>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001aba:	2301      	movs	r3, #1
 8001abc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001ac6:	f107 030c 	add.w	r3, r7, #12
 8001aca:	4619      	mov	r1, r3
 8001acc:	4811      	ldr	r0, [pc, #68]	@ (8001b14 <_ZL12MX_TIM4_Initv+0xb4>)
 8001ace:	f003 fdc1 	bl	8005654 <HAL_TIM_Encoder_Init>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	bf14      	ite	ne
 8001ad8:	2301      	movne	r3, #1
 8001ada:	2300      	moveq	r3, #0
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <_ZL12MX_TIM4_Initv+0x86>
  {
    Error_Handler();
 8001ae2:	f000 fcc3 	bl	800246c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aea:	2300      	movs	r3, #0
 8001aec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001aee:	1d3b      	adds	r3, r7, #4
 8001af0:	4619      	mov	r1, r3
 8001af2:	4808      	ldr	r0, [pc, #32]	@ (8001b14 <_ZL12MX_TIM4_Initv+0xb4>)
 8001af4:	f004 fa02 	bl	8005efc <HAL_TIMEx_MasterConfigSynchronization>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	bf14      	ite	ne
 8001afe:	2301      	movne	r3, #1
 8001b00:	2300      	moveq	r3, #0
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <_ZL12MX_TIM4_Initv+0xac>
  {
    Error_Handler();
 8001b08:	f000 fcb0 	bl	800246c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001b0c:	bf00      	nop
 8001b0e:	3730      	adds	r7, #48	@ 0x30
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	20000240 	.word	0x20000240
 8001b18:	40000800 	.word	0x40000800

08001b1c <_ZL12MX_TIM5_Initv>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08a      	sub	sp, #40	@ 0x28
 8001b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b22:	f107 0320 	add.w	r3, r7, #32
 8001b26:	2200      	movs	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b2c:	1d3b      	adds	r3, r7, #4
 8001b2e:	2200      	movs	r2, #0
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	605a      	str	r2, [r3, #4]
 8001b34:	609a      	str	r2, [r3, #8]
 8001b36:	60da      	str	r2, [r3, #12]
 8001b38:	611a      	str	r2, [r3, #16]
 8001b3a:	615a      	str	r2, [r3, #20]
 8001b3c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001b3e:	4b31      	ldr	r3, [pc, #196]	@ (8001c04 <_ZL12MX_TIM5_Initv+0xe8>)
 8001b40:	4a31      	ldr	r2, [pc, #196]	@ (8001c08 <_ZL12MX_TIM5_Initv+0xec>)
 8001b42:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001b44:	4b2f      	ldr	r3, [pc, #188]	@ (8001c04 <_ZL12MX_TIM5_Initv+0xe8>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b4a:	4b2e      	ldr	r3, [pc, #184]	@ (8001c04 <_ZL12MX_TIM5_Initv+0xe8>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4999;
 8001b50:	4b2c      	ldr	r3, [pc, #176]	@ (8001c04 <_ZL12MX_TIM5_Initv+0xe8>)
 8001b52:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001b56:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b58:	4b2a      	ldr	r3, [pc, #168]	@ (8001c04 <_ZL12MX_TIM5_Initv+0xe8>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b5e:	4b29      	ldr	r3, [pc, #164]	@ (8001c04 <_ZL12MX_TIM5_Initv+0xe8>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001b64:	4827      	ldr	r0, [pc, #156]	@ (8001c04 <_ZL12MX_TIM5_Initv+0xe8>)
 8001b66:	f003 fc27 	bl	80053b8 <HAL_TIM_PWM_Init>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	bf14      	ite	ne
 8001b70:	2301      	movne	r3, #1
 8001b72:	2300      	moveq	r3, #0
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <_ZL12MX_TIM5_Initv+0x62>
  {
    Error_Handler();
 8001b7a:	f000 fc77 	bl	800246c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b82:	2300      	movs	r3, #0
 8001b84:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001b86:	f107 0320 	add.w	r3, r7, #32
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	481d      	ldr	r0, [pc, #116]	@ (8001c04 <_ZL12MX_TIM5_Initv+0xe8>)
 8001b8e:	f004 f9b5 	bl	8005efc <HAL_TIMEx_MasterConfigSynchronization>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	bf14      	ite	ne
 8001b98:	2301      	movne	r3, #1
 8001b9a:	2300      	moveq	r3, #0
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <_ZL12MX_TIM5_Initv+0x8a>
  {
    Error_Handler();
 8001ba2:	f000 fc63 	bl	800246c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ba6:	2360      	movs	r3, #96	@ 0x60
 8001ba8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001bb6:	1d3b      	adds	r3, r7, #4
 8001bb8:	2208      	movs	r2, #8
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4811      	ldr	r0, [pc, #68]	@ (8001c04 <_ZL12MX_TIM5_Initv+0xe8>)
 8001bbe:	f003 fe9d 	bl	80058fc <HAL_TIM_PWM_ConfigChannel>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	bf14      	ite	ne
 8001bc8:	2301      	movne	r3, #1
 8001bca:	2300      	moveq	r3, #0
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <_ZL12MX_TIM5_Initv+0xba>
  {
    Error_Handler();
 8001bd2:	f000 fc4b 	bl	800246c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001bd6:	1d3b      	adds	r3, r7, #4
 8001bd8:	220c      	movs	r2, #12
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4809      	ldr	r0, [pc, #36]	@ (8001c04 <_ZL12MX_TIM5_Initv+0xe8>)
 8001bde:	f003 fe8d 	bl	80058fc <HAL_TIM_PWM_ConfigChannel>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	bf14      	ite	ne
 8001be8:	2301      	movne	r3, #1
 8001bea:	2300      	moveq	r3, #0
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <_ZL12MX_TIM5_Initv+0xda>
  {
    Error_Handler();
 8001bf2:	f000 fc3b 	bl	800246c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001bf6:	4803      	ldr	r0, [pc, #12]	@ (8001c04 <_ZL12MX_TIM5_Initv+0xe8>)
 8001bf8:	f001 f8cc 	bl	8002d94 <HAL_TIM_MspPostInit>

}
 8001bfc:	bf00      	nop
 8001bfe:	3728      	adds	r7, #40	@ 0x28
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	20000288 	.word	0x20000288
 8001c08:	40000c00 	.word	0x40000c00

08001c0c <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c10:	4b13      	ldr	r3, [pc, #76]	@ (8001c60 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c12:	4a14      	ldr	r2, [pc, #80]	@ (8001c64 <_ZL19MX_USART1_UART_Initv+0x58>)
 8001c14:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c16:	4b12      	ldr	r3, [pc, #72]	@ (8001c60 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c1c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c1e:	4b10      	ldr	r3, [pc, #64]	@ (8001c60 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c24:	4b0e      	ldr	r3, [pc, #56]	@ (8001c60 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c60 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c30:	4b0b      	ldr	r3, [pc, #44]	@ (8001c60 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c32:	220c      	movs	r2, #12
 8001c34:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c36:	4b0a      	ldr	r3, [pc, #40]	@ (8001c60 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c3c:	4b08      	ldr	r3, [pc, #32]	@ (8001c60 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c42:	4807      	ldr	r0, [pc, #28]	@ (8001c60 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001c44:	f004 fa1a 	bl	800607c <HAL_UART_Init>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	bf14      	ite	ne
 8001c4e:	2301      	movne	r3, #1
 8001c50:	2300      	moveq	r3, #0
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 8001c58:	f000 fc08 	bl	800246c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c5c:	bf00      	nop
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	200002d0 	.word	0x200002d0
 8001c64:	40011000 	.word	0x40011000

08001c68 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b08a      	sub	sp, #40	@ 0x28
 8001c6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6e:	f107 0314 	add.w	r3, r7, #20
 8001c72:	2200      	movs	r2, #0
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	605a      	str	r2, [r3, #4]
 8001c78:	609a      	str	r2, [r3, #8]
 8001c7a:	60da      	str	r2, [r3, #12]
 8001c7c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	613b      	str	r3, [r7, #16]
 8001c82:	4b38      	ldr	r3, [pc, #224]	@ (8001d64 <_ZL12MX_GPIO_Initv+0xfc>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c86:	4a37      	ldr	r2, [pc, #220]	@ (8001d64 <_ZL12MX_GPIO_Initv+0xfc>)
 8001c88:	f043 0304 	orr.w	r3, r3, #4
 8001c8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c8e:	4b35      	ldr	r3, [pc, #212]	@ (8001d64 <_ZL12MX_GPIO_Initv+0xfc>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c92:	f003 0304 	and.w	r3, r3, #4
 8001c96:	613b      	str	r3, [r7, #16]
 8001c98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	60fb      	str	r3, [r7, #12]
 8001c9e:	4b31      	ldr	r3, [pc, #196]	@ (8001d64 <_ZL12MX_GPIO_Initv+0xfc>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca2:	4a30      	ldr	r2, [pc, #192]	@ (8001d64 <_ZL12MX_GPIO_Initv+0xfc>)
 8001ca4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001caa:	4b2e      	ldr	r3, [pc, #184]	@ (8001d64 <_ZL12MX_GPIO_Initv+0xfc>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60bb      	str	r3, [r7, #8]
 8001cba:	4b2a      	ldr	r3, [pc, #168]	@ (8001d64 <_ZL12MX_GPIO_Initv+0xfc>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cbe:	4a29      	ldr	r2, [pc, #164]	@ (8001d64 <_ZL12MX_GPIO_Initv+0xfc>)
 8001cc0:	f043 0301 	orr.w	r3, r3, #1
 8001cc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cc6:	4b27      	ldr	r3, [pc, #156]	@ (8001d64 <_ZL12MX_GPIO_Initv+0xfc>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	60bb      	str	r3, [r7, #8]
 8001cd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	607b      	str	r3, [r7, #4]
 8001cd6:	4b23      	ldr	r3, [pc, #140]	@ (8001d64 <_ZL12MX_GPIO_Initv+0xfc>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cda:	4a22      	ldr	r2, [pc, #136]	@ (8001d64 <_ZL12MX_GPIO_Initv+0xfc>)
 8001cdc:	f043 0302 	orr.w	r3, r3, #2
 8001ce0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ce2:	4b20      	ldr	r3, [pc, #128]	@ (8001d64 <_ZL12MX_GPIO_Initv+0xfc>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce6:	f003 0302 	and.w	r3, r3, #2
 8001cea:	607b      	str	r3, [r7, #4]
 8001cec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7|GPIO_PIN_9, GPIO_PIN_RESET);
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8001cf4:	481c      	ldr	r0, [pc, #112]	@ (8001d68 <_ZL12MX_GPIO_Initv+0x100>)
 8001cf6:	f001 fd8f 	bl	8003818 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d00:	481a      	ldr	r0, [pc, #104]	@ (8001d6c <_ZL12MX_GPIO_Initv+0x104>)
 8001d02:	f001 fd89 	bl	8003818 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001d06:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001d0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	2300      	movs	r3, #0
 8001d12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d14:	f107 0314 	add.w	r3, r7, #20
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4815      	ldr	r0, [pc, #84]	@ (8001d70 <_ZL12MX_GPIO_Initv+0x108>)
 8001d1c:	f001 fbf8 	bl	8003510 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA7 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001d20:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001d24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d26:	2301      	movs	r3, #1
 8001d28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d32:	f107 0314 	add.w	r3, r7, #20
 8001d36:	4619      	mov	r1, r3
 8001d38:	480b      	ldr	r0, [pc, #44]	@ (8001d68 <_ZL12MX_GPIO_Initv+0x100>)
 8001d3a:	f001 fbe9 	bl	8003510 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001d3e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d44:	2301      	movs	r3, #1
 8001d46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d50:	f107 0314 	add.w	r3, r7, #20
 8001d54:	4619      	mov	r1, r3
 8001d56:	4805      	ldr	r0, [pc, #20]	@ (8001d6c <_ZL12MX_GPIO_Initv+0x104>)
 8001d58:	f001 fbda 	bl	8003510 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d5c:	bf00      	nop
 8001d5e:	3728      	adds	r7, #40	@ 0x28
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40023800 	.word	0x40023800
 8001d68:	40020000 	.word	0x40020000
 8001d6c:	40020400 	.word	0x40020400
 8001d70:	40020800 	.word	0x40020800

08001d74 <HAL_UART_RxCpltCallback>:



#include <ctype.h>  // for toupper()
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b088      	sub	sp, #32
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a9f      	ldr	r2, [pc, #636]	@ (8002000 <HAL_UART_RxCpltCallback+0x28c>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	f040 825c 	bne.w	8002240 <HAL_UART_RxCpltCallback+0x4cc>
    {
        char c = rx_buf[0];
 8001d88:	4b9e      	ldr	r3, [pc, #632]	@ (8002004 <HAL_UART_RxCpltCallback+0x290>)
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	76bb      	strb	r3, [r7, #26]
        static char cmd_buffer[64];
        static uint8_t cmd_index = 0;

        if (c == '\r' || c == '\n')  // End of command
 8001d8e:	7ebb      	ldrb	r3, [r7, #26]
 8001d90:	2b0d      	cmp	r3, #13
 8001d92:	d003      	beq.n	8001d9c <HAL_UART_RxCpltCallback+0x28>
 8001d94:	7ebb      	ldrb	r3, [r7, #26]
 8001d96:	2b0a      	cmp	r3, #10
 8001d98:	f040 823f 	bne.w	800221a <HAL_UART_RxCpltCallback+0x4a6>
        {
            cmd_buffer[cmd_index] = '\0';
 8001d9c:	4b9a      	ldr	r3, [pc, #616]	@ (8002008 <HAL_UART_RxCpltCallback+0x294>)
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	461a      	mov	r2, r3
 8001da2:	4b9a      	ldr	r3, [pc, #616]	@ (800200c <HAL_UART_RxCpltCallback+0x298>)
 8001da4:	2100      	movs	r1, #0
 8001da6:	5499      	strb	r1, [r3, r2]

            // Convert to uppercase for consistent parsing
            for (uint8_t i = 0; i < cmd_index; i++) {
 8001da8:	2300      	movs	r3, #0
 8001daa:	77fb      	strb	r3, [r7, #31]
 8001dac:	e00d      	b.n	8001dca <HAL_UART_RxCpltCallback+0x56>
                cmd_buffer[i] = toupper((unsigned char)cmd_buffer[i]);
 8001dae:	7ffb      	ldrb	r3, [r7, #31]
 8001db0:	4a96      	ldr	r2, [pc, #600]	@ (800200c <HAL_UART_RxCpltCallback+0x298>)
 8001db2:	5cd3      	ldrb	r3, [r2, r3]
 8001db4:	4618      	mov	r0, r3
 8001db6:	f005 fa3b 	bl	8007230 <toupper>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	7ffb      	ldrb	r3, [r7, #31]
 8001dbe:	b2d1      	uxtb	r1, r2
 8001dc0:	4a92      	ldr	r2, [pc, #584]	@ (800200c <HAL_UART_RxCpltCallback+0x298>)
 8001dc2:	54d1      	strb	r1, [r2, r3]
            for (uint8_t i = 0; i < cmd_index; i++) {
 8001dc4:	7ffb      	ldrb	r3, [r7, #31]
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	77fb      	strb	r3, [r7, #31]
 8001dca:	4b8f      	ldr	r3, [pc, #572]	@ (8002008 <HAL_UART_RxCpltCallback+0x294>)
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	7ffa      	ldrb	r2, [r7, #31]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d3ec      	bcc.n	8001dae <HAL_UART_RxCpltCallback+0x3a>
            }

            // Process full command
            if (cmd_index >= 4)
 8001dd4:	4b8c      	ldr	r3, [pc, #560]	@ (8002008 <HAL_UART_RxCpltCallback+0x294>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	2b03      	cmp	r3, #3
 8001dda:	f240 8213 	bls.w	8002204 <HAL_UART_RxCpltCallback+0x490>
            {
                // === FSM STATE TRANSITION ===
                if (strncmp(cmd_buffer, "MODE", 4) == 0)
 8001dde:	2204      	movs	r2, #4
 8001de0:	498b      	ldr	r1, [pc, #556]	@ (8002010 <HAL_UART_RxCpltCallback+0x29c>)
 8001de2:	488a      	ldr	r0, [pc, #552]	@ (800200c <HAL_UART_RxCpltCallback+0x298>)
 8001de4:	f005 fa58 	bl	8007298 <strncmp>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d14a      	bne.n	8001e84 <HAL_UART_RxCpltCallback+0x110>
                {
                    uint8_t mode = cmd_buffer[4] - '0';
 8001dee:	4b87      	ldr	r3, [pc, #540]	@ (800200c <HAL_UART_RxCpltCallback+0x298>)
 8001df0:	791b      	ldrb	r3, [r3, #4]
 8001df2:	3b30      	subs	r3, #48	@ 0x30
 8001df4:	753b      	strb	r3, [r7, #20]
                    switch (mode) {
 8001df6:	7d3b      	ldrb	r3, [r7, #20]
 8001df8:	2b04      	cmp	r3, #4
 8001dfa:	d826      	bhi.n	8001e4a <HAL_UART_RxCpltCallback+0xd6>
 8001dfc:	a201      	add	r2, pc, #4	@ (adr r2, 8001e04 <HAL_UART_RxCpltCallback+0x90>)
 8001dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e02:	bf00      	nop
 8001e04:	08001e19 	.word	0x08001e19
 8001e08:	08001e23 	.word	0x08001e23
 8001e0c:	08001e2d 	.word	0x08001e2d
 8001e10:	08001e37 	.word	0x08001e37
 8001e14:	08001e41 	.word	0x08001e41
                        case 0: fsm.set_state(FSM::S0_INIT); break;
 8001e18:	2100      	movs	r1, #0
 8001e1a:	487e      	ldr	r0, [pc, #504]	@ (8002014 <HAL_UART_RxCpltCallback+0x2a0>)
 8001e1c:	f7ff fadc 	bl	80013d8 <_ZN3FSM9set_stateENS_5stateE>
 8001e20:	e01b      	b.n	8001e5a <HAL_UART_RxCpltCallback+0xe6>
                        case 1: fsm.set_state(FSM::S1_IDLE); break;
 8001e22:	2101      	movs	r1, #1
 8001e24:	487b      	ldr	r0, [pc, #492]	@ (8002014 <HAL_UART_RxCpltCallback+0x2a0>)
 8001e26:	f7ff fad7 	bl	80013d8 <_ZN3FSM9set_stateENS_5stateE>
 8001e2a:	e016      	b.n	8001e5a <HAL_UART_RxCpltCallback+0xe6>
                        case 2: fsm.set_state(FSM::S2_MANUAL_STEP_INPUT); break;
 8001e2c:	2102      	movs	r1, #2
 8001e2e:	4879      	ldr	r0, [pc, #484]	@ (8002014 <HAL_UART_RxCpltCallback+0x2a0>)
 8001e30:	f7ff fad2 	bl	80013d8 <_ZN3FSM9set_stateENS_5stateE>
 8001e34:	e011      	b.n	8001e5a <HAL_UART_RxCpltCallback+0xe6>
                        case 3: fsm.set_state(FSM::S3_MANUAL_TARGET); break;
 8001e36:	2103      	movs	r1, #3
 8001e38:	4876      	ldr	r0, [pc, #472]	@ (8002014 <HAL_UART_RxCpltCallback+0x2a0>)
 8001e3a:	f7ff facd 	bl	80013d8 <_ZN3FSM9set_stateENS_5stateE>
 8001e3e:	e00c      	b.n	8001e5a <HAL_UART_RxCpltCallback+0xe6>
                        case 4: fsm.set_state(FSM::S4_AUTOMATIC); break;
 8001e40:	2104      	movs	r1, #4
 8001e42:	4874      	ldr	r0, [pc, #464]	@ (8002014 <HAL_UART_RxCpltCallback+0x2a0>)
 8001e44:	f7ff fac8 	bl	80013d8 <_ZN3FSM9set_stateENS_5stateE>
 8001e48:	e007      	b.n	8001e5a <HAL_UART_RxCpltCallback+0xe6>
                        default:
                            HAL_UART_Transmit(&huart1, (uint8_t*)"Invalid Mode\r\n", 15, 1000);
 8001e4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e4e:	220f      	movs	r2, #15
 8001e50:	4971      	ldr	r1, [pc, #452]	@ (8002018 <HAL_UART_RxCpltCallback+0x2a4>)
 8001e52:	4872      	ldr	r0, [pc, #456]	@ (800201c <HAL_UART_RxCpltCallback+0x2a8>)
 8001e54:	f004 f962 	bl	800611c <HAL_UART_Transmit>
                            break;
 8001e58:	bf00      	nop
                    }

                    sprintf((char*)tx_buf, "FSM state: %d\r\n", fsm.get_state());
 8001e5a:	486e      	ldr	r0, [pc, #440]	@ (8002014 <HAL_UART_RxCpltCallback+0x2a0>)
 8001e5c:	f7ff facb 	bl	80013f6 <_ZNK3FSM9get_stateEv>
 8001e60:	4603      	mov	r3, r0
 8001e62:	461a      	mov	r2, r3
 8001e64:	496e      	ldr	r1, [pc, #440]	@ (8002020 <HAL_UART_RxCpltCallback+0x2ac>)
 8001e66:	486f      	ldr	r0, [pc, #444]	@ (8002024 <HAL_UART_RxCpltCallback+0x2b0>)
 8001e68:	f005 f9ec 	bl	8007244 <siprintf>
                    HAL_UART_Transmit(&huart1, tx_buf, strlen((char*)tx_buf), 1000);
 8001e6c:	486d      	ldr	r0, [pc, #436]	@ (8002024 <HAL_UART_RxCpltCallback+0x2b0>)
 8001e6e:	f7fe f9b7 	bl	80001e0 <strlen>
 8001e72:	4603      	mov	r3, r0
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e7a:	496a      	ldr	r1, [pc, #424]	@ (8002024 <HAL_UART_RxCpltCallback+0x2b0>)
 8001e7c:	4867      	ldr	r0, [pc, #412]	@ (800201c <HAL_UART_RxCpltCallback+0x2a8>)
 8001e7e:	f004 f94d 	bl	800611c <HAL_UART_Transmit>
 8001e82:	e1c6      	b.n	8002212 <HAL_UART_RxCpltCallback+0x49e>
                }

                // === MOTOR COMMAND: M1FF / M2FF ===
                else if (cmd_buffer[0] == 'M')
 8001e84:	4b61      	ldr	r3, [pc, #388]	@ (800200c <HAL_UART_RxCpltCallback+0x298>)
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	2b4d      	cmp	r3, #77	@ 0x4d
 8001e8a:	f040 8091 	bne.w	8001fb0 <HAL_UART_RxCpltCallback+0x23c>
                {
                    if (fsm.get_state() != FSM::S2_MANUAL_STEP_INPUT) {
 8001e8e:	4861      	ldr	r0, [pc, #388]	@ (8002014 <HAL_UART_RxCpltCallback+0x2a0>)
 8001e90:	f7ff fab1 	bl	80013f6 <_ZNK3FSM9get_stateEv>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	bf14      	ite	ne
 8001e9a:	2301      	movne	r3, #1
 8001e9c:	2300      	moveq	r3, #0
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d007      	beq.n	8001eb4 <HAL_UART_RxCpltCallback+0x140>
                        HAL_UART_Transmit(&huart1, (uint8_t*)"Motor command not allowed in this state\r\n", 41, 1000);
 8001ea4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ea8:	2229      	movs	r2, #41	@ 0x29
 8001eaa:	495f      	ldr	r1, [pc, #380]	@ (8002028 <HAL_UART_RxCpltCallback+0x2b4>)
 8001eac:	485b      	ldr	r0, [pc, #364]	@ (800201c <HAL_UART_RxCpltCallback+0x2a8>)
 8001eae:	f004 f935 	bl	800611c <HAL_UART_Transmit>
 8001eb2:	e1ae      	b.n	8002212 <HAL_UART_RxCpltCallback+0x49e>
                    } else if (cmd_buffer[1] < '1' || cmd_buffer[1] > '3') {
 8001eb4:	4b55      	ldr	r3, [pc, #340]	@ (800200c <HAL_UART_RxCpltCallback+0x298>)
 8001eb6:	785b      	ldrb	r3, [r3, #1]
 8001eb8:	2b30      	cmp	r3, #48	@ 0x30
 8001eba:	d903      	bls.n	8001ec4 <HAL_UART_RxCpltCallback+0x150>
 8001ebc:	4b53      	ldr	r3, [pc, #332]	@ (800200c <HAL_UART_RxCpltCallback+0x298>)
 8001ebe:	785b      	ldrb	r3, [r3, #1]
 8001ec0:	2b33      	cmp	r3, #51	@ 0x33
 8001ec2:	d907      	bls.n	8001ed4 <HAL_UART_RxCpltCallback+0x160>
                        HAL_UART_Transmit(&huart1, (uint8_t*)"Invalid Motor Number\r\n", 23, 1000);
 8001ec4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ec8:	2217      	movs	r2, #23
 8001eca:	4958      	ldr	r1, [pc, #352]	@ (800202c <HAL_UART_RxCpltCallback+0x2b8>)
 8001ecc:	4853      	ldr	r0, [pc, #332]	@ (800201c <HAL_UART_RxCpltCallback+0x2a8>)
 8001ece:	f004 f925 	bl	800611c <HAL_UART_Transmit>
 8001ed2:	e19e      	b.n	8002212 <HAL_UART_RxCpltCallback+0x49e>
                    } else {
                        uint8_t motor_num = cmd_buffer[1] - '0';
 8001ed4:	4b4d      	ldr	r3, [pc, #308]	@ (800200c <HAL_UART_RxCpltCallback+0x298>)
 8001ed6:	785b      	ldrb	r3, [r3, #1]
 8001ed8:	3b30      	subs	r3, #48	@ 0x30
 8001eda:	757b      	strb	r3, [r7, #21]
                        char hex_string[3] = { cmd_buffer[2], cmd_buffer[3], '\0' };
 8001edc:	f107 0310 	add.w	r3, r7, #16
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	460a      	mov	r2, r1
 8001ee4:	801a      	strh	r2, [r3, #0]
 8001ee6:	460a      	mov	r2, r1
 8001ee8:	709a      	strb	r2, [r3, #2]
 8001eea:	4b48      	ldr	r3, [pc, #288]	@ (800200c <HAL_UART_RxCpltCallback+0x298>)
 8001eec:	789b      	ldrb	r3, [r3, #2]
 8001eee:	743b      	strb	r3, [r7, #16]
 8001ef0:	4b46      	ldr	r3, [pc, #280]	@ (800200c <HAL_UART_RxCpltCallback+0x298>)
 8001ef2:	78db      	ldrb	r3, [r3, #3]
 8001ef4:	747b      	strb	r3, [r7, #17]
                        int8_t duty = (int8_t)strtol(hex_string, NULL, 16);
 8001ef6:	f107 0310 	add.w	r3, r7, #16
 8001efa:	2210      	movs	r2, #16
 8001efc:	2100      	movs	r1, #0
 8001efe:	4618      	mov	r0, r3
 8001f00:	f005 f98c 	bl	800721c <strtol>
 8001f04:	4603      	mov	r3, r0
 8001f06:	77bb      	strb	r3, [r7, #30]
                        if (duty > 127) duty -= 256;
                        if (duty > 100) duty = 100;
 8001f08:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001f0c:	2b64      	cmp	r3, #100	@ 0x64
 8001f0e:	dd01      	ble.n	8001f14 <HAL_UART_RxCpltCallback+0x1a0>
 8001f10:	2364      	movs	r3, #100	@ 0x64
 8001f12:	77bb      	strb	r3, [r7, #30]
                        if (duty < -100) duty = -100;
 8001f14:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001f18:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8001f1c:	da01      	bge.n	8001f22 <HAL_UART_RxCpltCallback+0x1ae>
 8001f1e:	239c      	movs	r3, #156	@ 0x9c
 8001f20:	77bb      	strb	r3, [r7, #30]
                        int16_t pulse = (duty * 4799) / 100;
 8001f22:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001f26:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8001f2a:	fb02 f303 	mul.w	r3, r2, r3
 8001f2e:	4a40      	ldr	r2, [pc, #256]	@ (8002030 <HAL_UART_RxCpltCallback+0x2bc>)
 8001f30:	fb82 1203 	smull	r1, r2, r2, r3
 8001f34:	1152      	asrs	r2, r2, #5
 8001f36:	17db      	asrs	r3, r3, #31
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	83bb      	strh	r3, [r7, #28]
                        if (pulse < 0) pulse = -pulse;
 8001f3c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	da03      	bge.n	8001f4c <HAL_UART_RxCpltCallback+0x1d8>
 8001f44:	8bbb      	ldrh	r3, [r7, #28]
 8001f46:	425b      	negs	r3, r3
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	83bb      	strh	r3, [r7, #28]

                        if (motor_num == 1)
 8001f4c:	7d7b      	ldrb	r3, [r7, #21]
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d10c      	bne.n	8001f6c <HAL_UART_RxCpltCallback+0x1f8>
                            set_duty(&motor_1, (duty >= 0) ? pulse : 0);
 8001f52:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	db02      	blt.n	8001f60 <HAL_UART_RxCpltCallback+0x1ec>
 8001f5a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001f5e:	e000      	b.n	8001f62 <HAL_UART_RxCpltCallback+0x1ee>
 8001f60:	2300      	movs	r3, #0
 8001f62:	4619      	mov	r1, r3
 8001f64:	4833      	ldr	r0, [pc, #204]	@ (8002034 <HAL_UART_RxCpltCallback+0x2c0>)
 8001f66:	f000 fa96 	bl	8002496 <set_duty>
 8001f6a:	e00e      	b.n	8001f8a <HAL_UART_RxCpltCallback+0x216>
                        else if (motor_num == 2)
 8001f6c:	7d7b      	ldrb	r3, [r7, #21]
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d10b      	bne.n	8001f8a <HAL_UART_RxCpltCallback+0x216>
                            set_duty(&motor_2, (duty >= 0) ? pulse : 0);
 8001f72:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	db02      	blt.n	8001f80 <HAL_UART_RxCpltCallback+0x20c>
 8001f7a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001f7e:	e000      	b.n	8001f82 <HAL_UART_RxCpltCallback+0x20e>
 8001f80:	2300      	movs	r3, #0
 8001f82:	4619      	mov	r1, r3
 8001f84:	482c      	ldr	r0, [pc, #176]	@ (8002038 <HAL_UART_RxCpltCallback+0x2c4>)
 8001f86:	f000 fa86 	bl	8002496 <set_duty>
                        //selse if (motor_num == 3)
                        	//set_duty()

                        sprintf((char*)tx_buf, "Motor %d set to duty %d\r\n", motor_num, duty);
 8001f8a:	7d7a      	ldrb	r2, [r7, #21]
 8001f8c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001f90:	492a      	ldr	r1, [pc, #168]	@ (800203c <HAL_UART_RxCpltCallback+0x2c8>)
 8001f92:	4824      	ldr	r0, [pc, #144]	@ (8002024 <HAL_UART_RxCpltCallback+0x2b0>)
 8001f94:	f005 f956 	bl	8007244 <siprintf>
                        HAL_UART_Transmit(&huart1, tx_buf, strlen((char*)tx_buf), 1000);
 8001f98:	4822      	ldr	r0, [pc, #136]	@ (8002024 <HAL_UART_RxCpltCallback+0x2b0>)
 8001f9a:	f7fe f921 	bl	80001e0 <strlen>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	b29a      	uxth	r2, r3
 8001fa2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fa6:	491f      	ldr	r1, [pc, #124]	@ (8002024 <HAL_UART_RxCpltCallback+0x2b0>)
 8001fa8:	481c      	ldr	r0, [pc, #112]	@ (800201c <HAL_UART_RxCpltCallback+0x2a8>)
 8001faa:	f004 f8b7 	bl	800611c <HAL_UART_Transmit>
 8001fae:	e130      	b.n	8002212 <HAL_UART_RxCpltCallback+0x49e>
                    }
                }

                // === SERVO COMMAND: S1XX / S2XX ===
                else if (cmd_buffer[0] == 'S')
 8001fb0:	4b16      	ldr	r3, [pc, #88]	@ (800200c <HAL_UART_RxCpltCallback+0x298>)
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	2b53      	cmp	r3, #83	@ 0x53
 8001fb6:	f040 80ac 	bne.w	8002112 <HAL_UART_RxCpltCallback+0x39e>
                {
                    if (fsm.get_state() != FSM::S2_MANUAL_STEP_INPUT) {
 8001fba:	4816      	ldr	r0, [pc, #88]	@ (8002014 <HAL_UART_RxCpltCallback+0x2a0>)
 8001fbc:	f7ff fa1b 	bl	80013f6 <_ZNK3FSM9get_stateEv>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	bf14      	ite	ne
 8001fc6:	2301      	movne	r3, #1
 8001fc8:	2300      	moveq	r3, #0
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d007      	beq.n	8001fe0 <HAL_UART_RxCpltCallback+0x26c>
                        HAL_UART_Transmit(&huart1, (uint8_t*)"Servo command not allowed in this state\r\n", 41, 1000);
 8001fd0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fd4:	2229      	movs	r2, #41	@ 0x29
 8001fd6:	491a      	ldr	r1, [pc, #104]	@ (8002040 <HAL_UART_RxCpltCallback+0x2cc>)
 8001fd8:	4810      	ldr	r0, [pc, #64]	@ (800201c <HAL_UART_RxCpltCallback+0x2a8>)
 8001fda:	f004 f89f 	bl	800611c <HAL_UART_Transmit>
 8001fde:	e118      	b.n	8002212 <HAL_UART_RxCpltCallback+0x49e>
                    } else if (cmd_buffer[1] < '1' || cmd_buffer[1] > '2') {
 8001fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800200c <HAL_UART_RxCpltCallback+0x298>)
 8001fe2:	785b      	ldrb	r3, [r3, #1]
 8001fe4:	2b30      	cmp	r3, #48	@ 0x30
 8001fe6:	d903      	bls.n	8001ff0 <HAL_UART_RxCpltCallback+0x27c>
 8001fe8:	4b08      	ldr	r3, [pc, #32]	@ (800200c <HAL_UART_RxCpltCallback+0x298>)
 8001fea:	785b      	ldrb	r3, [r3, #1]
 8001fec:	2b32      	cmp	r3, #50	@ 0x32
 8001fee:	d92b      	bls.n	8002048 <HAL_UART_RxCpltCallback+0x2d4>
                        HAL_UART_Transmit(&huart1, (uint8_t*)"Invalid Servo Number\r\n", 23, 1000);
 8001ff0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ff4:	2217      	movs	r2, #23
 8001ff6:	4913      	ldr	r1, [pc, #76]	@ (8002044 <HAL_UART_RxCpltCallback+0x2d0>)
 8001ff8:	4808      	ldr	r0, [pc, #32]	@ (800201c <HAL_UART_RxCpltCallback+0x2a8>)
 8001ffa:	f004 f88f 	bl	800611c <HAL_UART_Transmit>
 8001ffe:	e108      	b.n	8002212 <HAL_UART_RxCpltCallback+0x49e>
 8002000:	40011000 	.word	0x40011000
 8002004:	20000358 	.word	0x20000358
 8002008:	20000428 	.word	0x20000428
 800200c:	200003e8 	.word	0x200003e8
 8002010:	08007bf0 	.word	0x08007bf0
 8002014:	200000bc 	.word	0x200000bc
 8002018:	08007bf8 	.word	0x08007bf8
 800201c:	200002d0 	.word	0x200002d0
 8002020:	08007c08 	.word	0x08007c08
 8002024:	20000318 	.word	0x20000318
 8002028:	08007c18 	.word	0x08007c18
 800202c:	08007c44 	.word	0x08007c44
 8002030:	51eb851f 	.word	0x51eb851f
 8002034:	20000000 	.word	0x20000000
 8002038:	20000008 	.word	0x20000008
 800203c:	08007c5c 	.word	0x08007c5c
 8002040:	08007c78 	.word	0x08007c78
 8002044:	08007ca4 	.word	0x08007ca4
                    } else {
                        uint8_t servo_num = cmd_buffer[1] - '0';
 8002048:	4b7f      	ldr	r3, [pc, #508]	@ (8002248 <HAL_UART_RxCpltCallback+0x4d4>)
 800204a:	785b      	ldrb	r3, [r3, #1]
 800204c:	3b30      	subs	r3, #48	@ 0x30
 800204e:	763b      	strb	r3, [r7, #24]
                        char hex_string[3] = { cmd_buffer[2], cmd_buffer[3], '\0' };
 8002050:	f107 030c 	add.w	r3, r7, #12
 8002054:	2100      	movs	r1, #0
 8002056:	460a      	mov	r2, r1
 8002058:	801a      	strh	r2, [r3, #0]
 800205a:	460a      	mov	r2, r1
 800205c:	709a      	strb	r2, [r3, #2]
 800205e:	4b7a      	ldr	r3, [pc, #488]	@ (8002248 <HAL_UART_RxCpltCallback+0x4d4>)
 8002060:	789b      	ldrb	r3, [r3, #2]
 8002062:	733b      	strb	r3, [r7, #12]
 8002064:	4b78      	ldr	r3, [pc, #480]	@ (8002248 <HAL_UART_RxCpltCallback+0x4d4>)
 8002066:	78db      	ldrb	r3, [r3, #3]
 8002068:	737b      	strb	r3, [r7, #13]
                        int8_t duty = (int8_t)strtol(hex_string, NULL, 16);
 800206a:	f107 030c 	add.w	r3, r7, #12
 800206e:	2210      	movs	r2, #16
 8002070:	2100      	movs	r1, #0
 8002072:	4618      	mov	r0, r3
 8002074:	f005 f8d2 	bl	800721c <strtol>
 8002078:	4603      	mov	r3, r0
 800207a:	76fb      	strb	r3, [r7, #27]
                        if (duty > 127) duty -= 256;
                        if (duty > 100) duty = 100;
 800207c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002080:	2b64      	cmp	r3, #100	@ 0x64
 8002082:	dd01      	ble.n	8002088 <HAL_UART_RxCpltCallback+0x314>
 8002084:	2364      	movs	r3, #100	@ 0x64
 8002086:	76fb      	strb	r3, [r7, #27]
                        if (duty < -100) duty = -100;
 8002088:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800208c:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8002090:	da01      	bge.n	8002096 <HAL_UART_RxCpltCallback+0x322>
 8002092:	239c      	movs	r3, #156	@ 0x9c
 8002094:	76fb      	strb	r3, [r7, #27]

                        int16_t pulse = duty * (8275 - 1655) / 100 + 1655;
 8002096:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800209a:	f641 12dc 	movw	r2, #6620	@ 0x19dc
 800209e:	fb02 f303 	mul.w	r3, r2, r3
 80020a2:	4a6a      	ldr	r2, [pc, #424]	@ (800224c <HAL_UART_RxCpltCallback+0x4d8>)
 80020a4:	fb82 1203 	smull	r1, r2, r2, r3
 80020a8:	1152      	asrs	r2, r2, #5
 80020aa:	17db      	asrs	r3, r3, #31
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	b29b      	uxth	r3, r3
 80020b0:	f203 6377 	addw	r3, r3, #1655	@ 0x677
 80020b4:	b29b      	uxth	r3, r3
 80020b6:	82fb      	strh	r3, [r7, #22]
                        if (pulse < 0) {
 80020b8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	da06      	bge.n	80020ce <HAL_UART_RxCpltCallback+0x35a>
                            HAL_UART_Transmit(&huart1, (uint8_t*)"Invalid Duty\r\n", 15, 1000);
 80020c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020c4:	220f      	movs	r2, #15
 80020c6:	4962      	ldr	r1, [pc, #392]	@ (8002250 <HAL_UART_RxCpltCallback+0x4dc>)
 80020c8:	4862      	ldr	r0, [pc, #392]	@ (8002254 <HAL_UART_RxCpltCallback+0x4e0>)
 80020ca:	f004 f827 	bl	800611c <HAL_UART_Transmit>
                        }

                        if (servo_num == 1)
 80020ce:	7e3b      	ldrb	r3, [r7, #24]
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d10b      	bne.n	80020ec <HAL_UART_RxCpltCallback+0x378>
                            servo_duty(&servo_1, (duty >= 0) ? pulse : 0);
 80020d4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	db02      	blt.n	80020e2 <HAL_UART_RxCpltCallback+0x36e>
 80020dc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80020e0:	e000      	b.n	80020e4 <HAL_UART_RxCpltCallback+0x370>
 80020e2:	2300      	movs	r3, #0
 80020e4:	4619      	mov	r1, r3
 80020e6:	485c      	ldr	r0, [pc, #368]	@ (8002258 <HAL_UART_RxCpltCallback+0x4e4>)
 80020e8:	f000 fc83 	bl	80029f2 <servo_duty>
                        else
                            ; // placeholder for servo_2

                        sprintf((char*)tx_buf, "Servo %d set to duty %d\r\n", servo_num, duty);
 80020ec:	7e3a      	ldrb	r2, [r7, #24]
 80020ee:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80020f2:	495a      	ldr	r1, [pc, #360]	@ (800225c <HAL_UART_RxCpltCallback+0x4e8>)
 80020f4:	485a      	ldr	r0, [pc, #360]	@ (8002260 <HAL_UART_RxCpltCallback+0x4ec>)
 80020f6:	f005 f8a5 	bl	8007244 <siprintf>
                        HAL_UART_Transmit(&huart1, tx_buf, strlen((char*)tx_buf), 1000);
 80020fa:	4859      	ldr	r0, [pc, #356]	@ (8002260 <HAL_UART_RxCpltCallback+0x4ec>)
 80020fc:	f7fe f870 	bl	80001e0 <strlen>
 8002100:	4603      	mov	r3, r0
 8002102:	b29a      	uxth	r2, r3
 8002104:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002108:	4955      	ldr	r1, [pc, #340]	@ (8002260 <HAL_UART_RxCpltCallback+0x4ec>)
 800210a:	4852      	ldr	r0, [pc, #328]	@ (8002254 <HAL_UART_RxCpltCallback+0x4e0>)
 800210c:	f004 f806 	bl	800611c <HAL_UART_Transmit>
 8002110:	e07f      	b.n	8002212 <HAL_UART_RxCpltCallback+0x49e>
                    }
                }

                // === MOVEMENT COMMANDS (W/A/S/D) ===
                else if (fsm.get_state() == FSM::S2_MANUAL_STEP_INPUT || fsm.get_state() == FSM::S3_MANUAL_TARGET)
 8002112:	4854      	ldr	r0, [pc, #336]	@ (8002264 <HAL_UART_RxCpltCallback+0x4f0>)
 8002114:	f7ff f96f 	bl	80013f6 <_ZNK3FSM9get_stateEv>
 8002118:	4603      	mov	r3, r0
 800211a:	2b02      	cmp	r3, #2
 800211c:	d005      	beq.n	800212a <HAL_UART_RxCpltCallback+0x3b6>
 800211e:	4851      	ldr	r0, [pc, #324]	@ (8002264 <HAL_UART_RxCpltCallback+0x4f0>)
 8002120:	f7ff f969 	bl	80013f6 <_ZNK3FSM9get_stateEv>
 8002124:	4603      	mov	r3, r0
 8002126:	2b03      	cmp	r3, #3
 8002128:	d101      	bne.n	800212e <HAL_UART_RxCpltCallback+0x3ba>
 800212a:	2301      	movs	r3, #1
 800212c:	e000      	b.n	8002130 <HAL_UART_RxCpltCallback+0x3bc>
 800212e:	2300      	movs	r3, #0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d05f      	beq.n	80021f4 <HAL_UART_RxCpltCallback+0x480>
                {
                    char dir = cmd_buffer[0];
 8002134:	4b44      	ldr	r3, [pc, #272]	@ (8002248 <HAL_UART_RxCpltCallback+0x4d4>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	767b      	strb	r3, [r7, #25]
                    switch (dir) {
 800213a:	7e7b      	ldrb	r3, [r7, #25]
 800213c:	3b41      	subs	r3, #65	@ 0x41
 800213e:	2b16      	cmp	r3, #22
 8002140:	d850      	bhi.n	80021e4 <HAL_UART_RxCpltCallback+0x470>
 8002142:	a201      	add	r2, pc, #4	@ (adr r2, 8002148 <HAL_UART_RxCpltCallback+0x3d4>)
 8002144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002148:	080021b5 	.word	0x080021b5
 800214c:	080021e5 	.word	0x080021e5
 8002150:	080021e5 	.word	0x080021e5
 8002154:	080021d5 	.word	0x080021d5
 8002158:	080021e5 	.word	0x080021e5
 800215c:	080021e5 	.word	0x080021e5
 8002160:	080021e5 	.word	0x080021e5
 8002164:	080021e5 	.word	0x080021e5
 8002168:	080021e5 	.word	0x080021e5
 800216c:	080021e5 	.word	0x080021e5
 8002170:	080021e5 	.word	0x080021e5
 8002174:	080021e5 	.word	0x080021e5
 8002178:	080021e5 	.word	0x080021e5
 800217c:	080021e5 	.word	0x080021e5
 8002180:	080021e5 	.word	0x080021e5
 8002184:	080021e5 	.word	0x080021e5
 8002188:	080021e5 	.word	0x080021e5
 800218c:	080021e5 	.word	0x080021e5
 8002190:	080021c5 	.word	0x080021c5
 8002194:	080021e5 	.word	0x080021e5
 8002198:	080021e5 	.word	0x080021e5
 800219c:	080021e5 	.word	0x080021e5
 80021a0:	080021a5 	.word	0x080021a5
                        case 'W': HAL_UART_Transmit(&huart1, (uint8_t*)"Move Up\r\n", 9, 1000); break;
 80021a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021a8:	2209      	movs	r2, #9
 80021aa:	492f      	ldr	r1, [pc, #188]	@ (8002268 <HAL_UART_RxCpltCallback+0x4f4>)
 80021ac:	4829      	ldr	r0, [pc, #164]	@ (8002254 <HAL_UART_RxCpltCallback+0x4e0>)
 80021ae:	f003 ffb5 	bl	800611c <HAL_UART_Transmit>
 80021b2:	e02e      	b.n	8002212 <HAL_UART_RxCpltCallback+0x49e>
                        case 'A': HAL_UART_Transmit(&huart1, (uint8_t*)"Move Left\r\n", 11, 1000); break;
 80021b4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021b8:	220b      	movs	r2, #11
 80021ba:	492c      	ldr	r1, [pc, #176]	@ (800226c <HAL_UART_RxCpltCallback+0x4f8>)
 80021bc:	4825      	ldr	r0, [pc, #148]	@ (8002254 <HAL_UART_RxCpltCallback+0x4e0>)
 80021be:	f003 ffad 	bl	800611c <HAL_UART_Transmit>
 80021c2:	e026      	b.n	8002212 <HAL_UART_RxCpltCallback+0x49e>
                        case 'S': HAL_UART_Transmit(&huart1, (uint8_t*)"Move Down\r\n", 11, 1000); break;
 80021c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021c8:	220b      	movs	r2, #11
 80021ca:	4929      	ldr	r1, [pc, #164]	@ (8002270 <HAL_UART_RxCpltCallback+0x4fc>)
 80021cc:	4821      	ldr	r0, [pc, #132]	@ (8002254 <HAL_UART_RxCpltCallback+0x4e0>)
 80021ce:	f003 ffa5 	bl	800611c <HAL_UART_Transmit>
 80021d2:	e01e      	b.n	8002212 <HAL_UART_RxCpltCallback+0x49e>
                        case 'D': HAL_UART_Transmit(&huart1, (uint8_t*)"Move Right\r\n", 12, 1000); break;
 80021d4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021d8:	220c      	movs	r2, #12
 80021da:	4926      	ldr	r1, [pc, #152]	@ (8002274 <HAL_UART_RxCpltCallback+0x500>)
 80021dc:	481d      	ldr	r0, [pc, #116]	@ (8002254 <HAL_UART_RxCpltCallback+0x4e0>)
 80021de:	f003 ff9d 	bl	800611c <HAL_UART_Transmit>
 80021e2:	e016      	b.n	8002212 <HAL_UART_RxCpltCallback+0x49e>
                        default:
                            HAL_UART_Transmit(&huart1, (uint8_t*)"Unknown Direction\r\n", 20, 1000);
 80021e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021e8:	2214      	movs	r2, #20
 80021ea:	4923      	ldr	r1, [pc, #140]	@ (8002278 <HAL_UART_RxCpltCallback+0x504>)
 80021ec:	4819      	ldr	r0, [pc, #100]	@ (8002254 <HAL_UART_RxCpltCallback+0x4e0>)
 80021ee:	f003 ff95 	bl	800611c <HAL_UART_Transmit>
                            break;
 80021f2:	e00e      	b.n	8002212 <HAL_UART_RxCpltCallback+0x49e>
                    }
                }

                // === INVALID COMMAND ===
                else {
                    HAL_UART_Transmit(&huart1, (uint8_t*)"Invalid Command\r\n", 18, 1000);
 80021f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021f8:	2212      	movs	r2, #18
 80021fa:	4920      	ldr	r1, [pc, #128]	@ (800227c <HAL_UART_RxCpltCallback+0x508>)
 80021fc:	4815      	ldr	r0, [pc, #84]	@ (8002254 <HAL_UART_RxCpltCallback+0x4e0>)
 80021fe:	f003 ff8d 	bl	800611c <HAL_UART_Transmit>
 8002202:	e006      	b.n	8002212 <HAL_UART_RxCpltCallback+0x49e>
                }
            }
            else {
                HAL_UART_Transmit(&huart1, (uint8_t*)"Invalid Command\r\n", 18, 1000);
 8002204:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002208:	2212      	movs	r2, #18
 800220a:	491c      	ldr	r1, [pc, #112]	@ (800227c <HAL_UART_RxCpltCallback+0x508>)
 800220c:	4811      	ldr	r0, [pc, #68]	@ (8002254 <HAL_UART_RxCpltCallback+0x4e0>)
 800220e:	f003 ff85 	bl	800611c <HAL_UART_Transmit>
            }

            cmd_index = 0; // reset buffer
 8002212:	4b1b      	ldr	r3, [pc, #108]	@ (8002280 <HAL_UART_RxCpltCallback+0x50c>)
 8002214:	2200      	movs	r2, #0
 8002216:	701a      	strb	r2, [r3, #0]
        }
 8002218:	e00d      	b.n	8002236 <HAL_UART_RxCpltCallback+0x4c2>
        else
        {
            if (cmd_index < sizeof(cmd_buffer) - 1)
 800221a:	4b19      	ldr	r3, [pc, #100]	@ (8002280 <HAL_UART_RxCpltCallback+0x50c>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	2b3e      	cmp	r3, #62	@ 0x3e
 8002220:	d809      	bhi.n	8002236 <HAL_UART_RxCpltCallback+0x4c2>
                cmd_buffer[cmd_index++] = c;
 8002222:	4b17      	ldr	r3, [pc, #92]	@ (8002280 <HAL_UART_RxCpltCallback+0x50c>)
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	1c5a      	adds	r2, r3, #1
 8002228:	b2d1      	uxtb	r1, r2
 800222a:	4a15      	ldr	r2, [pc, #84]	@ (8002280 <HAL_UART_RxCpltCallback+0x50c>)
 800222c:	7011      	strb	r1, [r2, #0]
 800222e:	4619      	mov	r1, r3
 8002230:	4a05      	ldr	r2, [pc, #20]	@ (8002248 <HAL_UART_RxCpltCallback+0x4d4>)
 8002232:	7ebb      	ldrb	r3, [r7, #26]
 8002234:	5453      	strb	r3, [r2, r1]
        }

        // Enable next UART RX interrupt
        HAL_UART_Receive_IT(&huart1, rx_buf, 1);
 8002236:	2201      	movs	r2, #1
 8002238:	4912      	ldr	r1, [pc, #72]	@ (8002284 <HAL_UART_RxCpltCallback+0x510>)
 800223a:	4806      	ldr	r0, [pc, #24]	@ (8002254 <HAL_UART_RxCpltCallback+0x4e0>)
 800223c:	f003 fff9 	bl	8006232 <HAL_UART_Receive_IT>
    }
}
 8002240:	bf00      	nop
 8002242:	3720      	adds	r7, #32
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	200003e8 	.word	0x200003e8
 800224c:	51eb851f 	.word	0x51eb851f
 8002250:	08007cbc 	.word	0x08007cbc
 8002254:	200002d0 	.word	0x200002d0
 8002258:	20000038 	.word	0x20000038
 800225c:	08007ccc 	.word	0x08007ccc
 8002260:	20000318 	.word	0x20000318
 8002264:	200000bc 	.word	0x200000bc
 8002268:	08007ce8 	.word	0x08007ce8
 800226c:	08007cf4 	.word	0x08007cf4
 8002270:	08007d00 	.word	0x08007d00
 8002274:	08007d0c 	.word	0x08007d0c
 8002278:	08007d1c 	.word	0x08007d1c
 800227c:	08007d30 	.word	0x08007d30
 8002280:	20000428 	.word	0x20000428
 8002284:	20000358 	.word	0x20000358

08002288 <_ZL14initialize_IMUv>:


void initialize_IMU(void) {
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 800228e:	2064      	movs	r0, #100	@ 0x64
 8002290:	f000 ff76 	bl	8003180 <HAL_Delay>
	sprintf((char*)log_buf, "INIT IMU \r\n");
 8002294:	496a      	ldr	r1, [pc, #424]	@ (8002440 <_ZL14initialize_IMUv+0x1b8>)
 8002296:	486b      	ldr	r0, [pc, #428]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 8002298:	f004 ffd4 	bl	8007244 <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*) log_buf, strlen((char*)log_buf), 1000);
 800229c:	4869      	ldr	r0, [pc, #420]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 800229e:	f7fd ff9f 	bl	80001e0 <strlen>
 80022a2:	4603      	mov	r3, r0
 80022a4:	b29a      	uxth	r2, r3
 80022a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022aa:	4966      	ldr	r1, [pc, #408]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 80022ac:	4866      	ldr	r0, [pc, #408]	@ (8002448 <_ZL14initialize_IMUv+0x1c0>)
 80022ae:	f003 ff35 	bl	800611c <HAL_UART_Transmit>
	  if(HAL_I2C_IsDeviceReady (&hi2c3, 0x28 << 1, 10, 500) == HAL_OK) {
 80022b2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80022b6:	220a      	movs	r2, #10
 80022b8:	2150      	movs	r1, #80	@ 0x50
 80022ba:	4864      	ldr	r0, [pc, #400]	@ (800244c <_ZL14initialize_IMUv+0x1c4>)
 80022bc:	f001 ff36 	bl	800412c <HAL_I2C_IsDeviceReady>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	bf0c      	ite	eq
 80022c6:	2301      	moveq	r3, #1
 80022c8:	2300      	movne	r3, #0
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d114      	bne.n	80022fa <_ZL14initialize_IMUv+0x72>

	  } else {
		  const int error = HAL_I2C_GetError(&hi2c3);
 80022d0:	485e      	ldr	r0, [pc, #376]	@ (800244c <_ZL14initialize_IMUv+0x1c4>)
 80022d2:	f002 f859 	bl	8004388 <HAL_I2C_GetError>
 80022d6:	4603      	mov	r3, r0
 80022d8:	607b      	str	r3, [r7, #4]
		  sprintf((char*)log_buf, "Device status error: %d\r\n", error);
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	495c      	ldr	r1, [pc, #368]	@ (8002450 <_ZL14initialize_IMUv+0x1c8>)
 80022de:	4859      	ldr	r0, [pc, #356]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 80022e0:	f004 ffb0 	bl	8007244 <siprintf>
		  HAL_UART_Transmit(&huart1, (uint8_t*)log_buf, strlen((char*)log_buf), 1000);
 80022e4:	4857      	ldr	r0, [pc, #348]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 80022e6:	f7fd ff7b 	bl	80001e0 <strlen>
 80022ea:	4603      	mov	r3, r0
 80022ec:	b29a      	uxth	r2, r3
 80022ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022f2:	4954      	ldr	r1, [pc, #336]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 80022f4:	4854      	ldr	r0, [pc, #336]	@ (8002448 <_ZL14initialize_IMUv+0x1c0>)
 80022f6:	f003 ff11 	bl	800611c <HAL_UART_Transmit>
	  }


	  if(bno055_get_operation_mode(&op_mode) != 0) {
 80022fa:	4856      	ldr	r0, [pc, #344]	@ (8002454 <_ZL14initialize_IMUv+0x1cc>)
 80022fc:	f7fe feaa 	bl	8001054 <bno055_get_operation_mode>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	bf14      	ite	ne
 8002306:	2301      	movne	r3, #1
 8002308:	2300      	moveq	r3, #0
 800230a:	b2db      	uxtb	r3, r3
 800230c:	2b00      	cmp	r3, #0
 800230e:	d00f      	beq.n	8002330 <_ZL14initialize_IMUv+0xa8>
		  sprintf((char*)log_buf, "Failed to read op mode\r\n");
 8002310:	4951      	ldr	r1, [pc, #324]	@ (8002458 <_ZL14initialize_IMUv+0x1d0>)
 8002312:	484c      	ldr	r0, [pc, #304]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 8002314:	f004 ff96 	bl	8007244 <siprintf>
		  HAL_UART_Transmit(&huart1, (uint8_t*)log_buf, strlen((char*)log_buf), 1000);
 8002318:	484a      	ldr	r0, [pc, #296]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 800231a:	f7fd ff61 	bl	80001e0 <strlen>
 800231e:	4603      	mov	r3, r0
 8002320:	b29a      	uxth	r2, r3
 8002322:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002326:	4947      	ldr	r1, [pc, #284]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 8002328:	4847      	ldr	r0, [pc, #284]	@ (8002448 <_ZL14initialize_IMUv+0x1c0>)
 800232a:	f003 fef7 	bl	800611c <HAL_UART_Transmit>
 800232e:	e011      	b.n	8002354 <_ZL14initialize_IMUv+0xcc>
	  } else {
		  sprintf((char*)log_buf, "Op mode is: %d \r\n", op_mode);
 8002330:	4b48      	ldr	r3, [pc, #288]	@ (8002454 <_ZL14initialize_IMUv+0x1cc>)
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	461a      	mov	r2, r3
 8002336:	4949      	ldr	r1, [pc, #292]	@ (800245c <_ZL14initialize_IMUv+0x1d4>)
 8002338:	4842      	ldr	r0, [pc, #264]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 800233a:	f004 ff83 	bl	8007244 <siprintf>
		  HAL_UART_Transmit(&huart1,(uint8_t*) log_buf, strlen((char*)log_buf), 1000);
 800233e:	4841      	ldr	r0, [pc, #260]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 8002340:	f7fd ff4e 	bl	80001e0 <strlen>
 8002344:	4603      	mov	r3, r0
 8002346:	b29a      	uxth	r2, r3
 8002348:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800234c:	493d      	ldr	r1, [pc, #244]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 800234e:	483e      	ldr	r0, [pc, #248]	@ (8002448 <_ZL14initialize_IMUv+0x1c0>)
 8002350:	f003 fee4 	bl	800611c <HAL_UART_Transmit>
	  }


	  switch(bno055_set_operation_mode(BNO055_OPERATION_MODE_CONFIG)) {
 8002354:	2000      	movs	r0, #0
 8002356:	f7fe febf 	bl	80010d8 <bno055_set_operation_mode>
 800235a:	4603      	mov	r3, r0
 800235c:	f113 0f7f 	cmn.w	r3, #127	@ 0x7f
 8002360:	d012      	beq.n	8002388 <_ZL14initialize_IMUv+0x100>
 8002362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002366:	d11f      	bne.n	80023a8 <_ZL14initialize_IMUv+0x120>
	    	  case BNO055_ERROR:
	    		sprintf((char*)log_buf, "Could not set mode to IMU\r\n");
 8002368:	493d      	ldr	r1, [pc, #244]	@ (8002460 <_ZL14initialize_IMUv+0x1d8>)
 800236a:	4836      	ldr	r0, [pc, #216]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 800236c:	f004 ff6a 	bl	8007244 <siprintf>
	    		HAL_UART_Transmit(&huart1, (uint8_t*)log_buf, strlen((char*)log_buf), 1000);
 8002370:	4834      	ldr	r0, [pc, #208]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 8002372:	f7fd ff35 	bl	80001e0 <strlen>
 8002376:	4603      	mov	r3, r0
 8002378:	b29a      	uxth	r2, r3
 800237a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800237e:	4931      	ldr	r1, [pc, #196]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 8002380:	4831      	ldr	r0, [pc, #196]	@ (8002448 <_ZL14initialize_IMUv+0x1c0>)
 8002382:	f003 fecb 	bl	800611c <HAL_UART_Transmit>
	    		  break;
 8002386:	e010      	b.n	80023aa <_ZL14initialize_IMUv+0x122>
	    	  case BNO055_E_NULL_PTR:
	    		sprintf((char*)log_buf, "IMU is a null ptr\r\n");
 8002388:	4936      	ldr	r1, [pc, #216]	@ (8002464 <_ZL14initialize_IMUv+0x1dc>)
 800238a:	482e      	ldr	r0, [pc, #184]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 800238c:	f004 ff5a 	bl	8007244 <siprintf>
	    		HAL_UART_Transmit(&huart1, (uint8_t*)log_buf, strlen((char*)log_buf), 1000);
 8002390:	482c      	ldr	r0, [pc, #176]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 8002392:	f7fd ff25 	bl	80001e0 <strlen>
 8002396:	4603      	mov	r3, r0
 8002398:	b29a      	uxth	r2, r3
 800239a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800239e:	4929      	ldr	r1, [pc, #164]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 80023a0:	4829      	ldr	r0, [pc, #164]	@ (8002448 <_ZL14initialize_IMUv+0x1c0>)
 80023a2:	f003 febb 	bl	800611c <HAL_UART_Transmit>
	    		  break;
 80023a6:	e000      	b.n	80023aa <_ZL14initialize_IMUv+0x122>
	    	  default:
	    		  break;
 80023a8:	bf00      	nop
	  }
	  HAL_Delay(100);
 80023aa:	2064      	movs	r0, #100	@ 0x64
 80023ac:	f000 fee8 	bl	8003180 <HAL_Delay>
	  switch(bno055_set_operation_mode(BNO055_OPERATION_MODE_IMUPLUS)) {
 80023b0:	2008      	movs	r0, #8
 80023b2:	f7fe fe91 	bl	80010d8 <bno055_set_operation_mode>
 80023b6:	4603      	mov	r3, r0
 80023b8:	f113 0f7f 	cmn.w	r3, #127	@ 0x7f
 80023bc:	d012      	beq.n	80023e4 <_ZL14initialize_IMUv+0x15c>
 80023be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c2:	d11f      	bne.n	8002404 <_ZL14initialize_IMUv+0x17c>
	  	  case BNO055_ERROR:
	  		sprintf((char*)log_buf, "Could not set mode to IMU\r\n");
 80023c4:	4926      	ldr	r1, [pc, #152]	@ (8002460 <_ZL14initialize_IMUv+0x1d8>)
 80023c6:	481f      	ldr	r0, [pc, #124]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 80023c8:	f004 ff3c 	bl	8007244 <siprintf>
	  		HAL_UART_Transmit(&huart1, (uint8_t*)log_buf, strlen((char*)log_buf), 1000);
 80023cc:	481d      	ldr	r0, [pc, #116]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 80023ce:	f7fd ff07 	bl	80001e0 <strlen>
 80023d2:	4603      	mov	r3, r0
 80023d4:	b29a      	uxth	r2, r3
 80023d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023da:	491a      	ldr	r1, [pc, #104]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 80023dc:	481a      	ldr	r0, [pc, #104]	@ (8002448 <_ZL14initialize_IMUv+0x1c0>)
 80023de:	f003 fe9d 	bl	800611c <HAL_UART_Transmit>
	  		  break;
 80023e2:	e010      	b.n	8002406 <_ZL14initialize_IMUv+0x17e>
	  	  case BNO055_E_NULL_PTR:
	  		sprintf((char*)log_buf, "IMU is a null ptr\r\n");
 80023e4:	491f      	ldr	r1, [pc, #124]	@ (8002464 <_ZL14initialize_IMUv+0x1dc>)
 80023e6:	4817      	ldr	r0, [pc, #92]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 80023e8:	f004 ff2c 	bl	8007244 <siprintf>
	  		HAL_UART_Transmit(&huart1, (uint8_t*)log_buf, strlen((char*)log_buf), 1000);
 80023ec:	4815      	ldr	r0, [pc, #84]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 80023ee:	f7fd fef7 	bl	80001e0 <strlen>
 80023f2:	4603      	mov	r3, r0
 80023f4:	b29a      	uxth	r2, r3
 80023f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023fa:	4912      	ldr	r1, [pc, #72]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 80023fc:	4812      	ldr	r0, [pc, #72]	@ (8002448 <_ZL14initialize_IMUv+0x1c0>)
 80023fe:	f003 fe8d 	bl	800611c <HAL_UART_Transmit>
	  		  break;
 8002402:	e000      	b.n	8002406 <_ZL14initialize_IMUv+0x17e>
	  	  default:
	  		  break;
 8002404:	bf00      	nop
	}
	  bno055_get_operation_mode(&op_mode);
 8002406:	4813      	ldr	r0, [pc, #76]	@ (8002454 <_ZL14initialize_IMUv+0x1cc>)
 8002408:	f7fe fe24 	bl	8001054 <bno055_get_operation_mode>
	  sprintf((char*)log_buf, "Set Op Mode to: %d \r\n", op_mode);
 800240c:	4b11      	ldr	r3, [pc, #68]	@ (8002454 <_ZL14initialize_IMUv+0x1cc>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	461a      	mov	r2, r3
 8002412:	4915      	ldr	r1, [pc, #84]	@ (8002468 <_ZL14initialize_IMUv+0x1e0>)
 8002414:	480b      	ldr	r0, [pc, #44]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 8002416:	f004 ff15 	bl	8007244 <siprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t*)log_buf, strlen((char*)log_buf), 1000);
 800241a:	480a      	ldr	r0, [pc, #40]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 800241c:	f7fd fee0 	bl	80001e0 <strlen>
 8002420:	4603      	mov	r3, r0
 8002422:	b29a      	uxth	r2, r3
 8002424:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002428:	4906      	ldr	r1, [pc, #24]	@ (8002444 <_ZL14initialize_IMUv+0x1bc>)
 800242a:	4807      	ldr	r0, [pc, #28]	@ (8002448 <_ZL14initialize_IMUv+0x1c0>)
 800242c:	f003 fe76 	bl	800611c <HAL_UART_Transmit>
	  HAL_Delay(2000);
 8002430:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002434:	f000 fea4 	bl	8003180 <HAL_Delay>



}
 8002438:	bf00      	nop
 800243a:	3708      	adds	r7, #8
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	08007d44 	.word	0x08007d44
 8002444:	20000398 	.word	0x20000398
 8002448:	200002d0 	.word	0x200002d0
 800244c:	20000114 	.word	0x20000114
 8002450:	08007d50 	.word	0x08007d50
 8002454:	200003e4 	.word	0x200003e4
 8002458:	08007d6c 	.word	0x08007d6c
 800245c:	08007d88 	.word	0x08007d88
 8002460:	08007d9c 	.word	0x08007d9c
 8002464:	08007db8 	.word	0x08007db8
 8002468:	08007dcc 	.word	0x08007dcc

0800246c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002470:	b672      	cpsid	i
}
 8002472:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002474:	bf00      	nop
 8002476:	e7fd      	b.n	8002474 <Error_Handler+0x8>

08002478 <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  FSM fsm;
 800247c:	4802      	ldr	r0, [pc, #8]	@ (8002488 <_Z41__static_initialization_and_destruction_0v+0x10>)
 800247e:	f7fe ff71 	bl	8001364 <_ZN3FSMC1Ev>
}
 8002482:	bf00      	nop
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	200000bc 	.word	0x200000bc

0800248c <_GLOBAL__sub_I_fsm>:
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
 8002490:	f7ff fff2 	bl	8002478 <_Z41__static_initialization_and_destruction_0v>
 8002494:	bd80      	pop	{r7, pc}

08002496 <set_duty>:
};




void set_duty(motor_t* motor, uint32_t pulse_1) {
 8002496:	b480      	push	{r7}
 8002498:	b083      	sub	sp, #12
 800249a:	af00      	add	r7, sp, #0
 800249c:	6078      	str	r0, [r7, #4]
 800249e:	6039      	str	r1, [r7, #0]
    __HAL_TIM_SET_COMPARE(motor->htim, motor->PWM_CHANNEL_1, pulse_1);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d105      	bne.n	80024b4 <set_duty+0x1e>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	683a      	ldr	r2, [r7, #0]
 80024b0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80024b2:	e018      	b.n	80024e6 <set_duty+0x50>
    __HAL_TIM_SET_COMPARE(motor->htim, motor->PWM_CHANNEL_1, pulse_1);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2b04      	cmp	r3, #4
 80024ba:	d105      	bne.n	80024c8 <set_duty+0x32>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80024c6:	e00e      	b.n	80024e6 <set_duty+0x50>
    __HAL_TIM_SET_COMPARE(motor->htim, motor->PWM_CHANNEL_1, pulse_1);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2b08      	cmp	r3, #8
 80024ce:	d105      	bne.n	80024dc <set_duty+0x46>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80024da:	e004      	b.n	80024e6 <set_duty+0x50>
    __HAL_TIM_SET_COMPARE(motor->htim, motor->PWM_CHANNEL_1, pulse_1);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80024e6:	bf00      	nop
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	0000      	movs	r0, r0
 80024f4:	0000      	movs	r0, r0
	...

080024f8 <motor_d_update_pos>:
}
//Sets
//@param motor_dual*, a motor with two PWM inputs
//@param PI_Controller*, controller

void motor_d_update_pos(motor_dual* motor_d, PI_Controller* ctrl) {
 80024f8:	b5b0      	push	{r4, r5, r7, lr}
 80024fa:	b08a      	sub	sp, #40	@ 0x28
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
    int32_t current_count = __HAL_TIM_GET_COUNTER(motor_d->enc);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250a:	61fb      	str	r3, [r7, #28]
    int32_t error = ctrl->setpoint - current_count;
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	68da      	ldr	r2, [r3, #12]
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	627b      	str	r3, [r7, #36]	@ 0x24

	const int32_t ENCODER_MAX = 65536;
 8002516:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800251a:	61bb      	str	r3, [r7, #24]

	if (error > ENCODER_MAX / 2) {
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	0fda      	lsrs	r2, r3, #31
 8002520:	4413      	add	r3, r2
 8002522:	105b      	asrs	r3, r3, #1
 8002524:	461a      	mov	r2, r3
 8002526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002528:	4293      	cmp	r3, r2
 800252a:	dd04      	ble.n	8002536 <motor_d_update_pos+0x3e>
		error -= ENCODER_MAX; // Subtract resolution for positive wrap-around
 800252c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	627b      	str	r3, [r7, #36]	@ 0x24
 8002534:	e00c      	b.n	8002550 <motor_d_update_pos+0x58>
	} else if (error < -ENCODER_MAX / 2) {
 8002536:	69bb      	ldr	r3, [r7, #24]
 8002538:	425b      	negs	r3, r3
 800253a:	0fda      	lsrs	r2, r3, #31
 800253c:	4413      	add	r3, r2
 800253e:	105b      	asrs	r3, r3, #1
 8002540:	461a      	mov	r2, r3
 8002542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002544:	4293      	cmp	r3, r2
 8002546:	da03      	bge.n	8002550 <motor_d_update_pos+0x58>
		error += ENCODER_MAX; // Add resolution for negative wrap-around
 8002548:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	4413      	add	r3, r2
 800254e:	627b      	str	r3, [r7, #36]	@ 0x24
	}

    //calculate deltaT
   	uint32_t deltaT = HAL_GetTick() - ctrl->prevTick;
 8002550:	f000 fe0a 	bl	8003168 <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	617b      	str	r3, [r7, #20]
   	ctrl->prevTick = HAL_GetTick();
 800255e:	f000 fe03 	bl	8003168 <HAL_GetTick>
 8002562:	4602      	mov	r2, r0
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	611a      	str	r2, [r3, #16]

    // Update integral
    ctrl->integral += error*deltaT*0.001;
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	4618      	mov	r0, r3
 800256e:	f7fd fff3 	bl	8000558 <__aeabi_f2d>
 8002572:	4604      	mov	r4, r0
 8002574:	460d      	mov	r5, r1
 8002576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002578:	697a      	ldr	r2, [r7, #20]
 800257a:	fb02 f303 	mul.w	r3, r2, r3
 800257e:	4618      	mov	r0, r3
 8002580:	f7fd ffc8 	bl	8000514 <__aeabi_ui2d>
 8002584:	a3b1      	add	r3, pc, #708	@ (adr r3, 800284c <motor_d_update_pos+0x354>)
 8002586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800258a:	f7fe f83d 	bl	8000608 <__aeabi_dmul>
 800258e:	4602      	mov	r2, r0
 8002590:	460b      	mov	r3, r1
 8002592:	4620      	mov	r0, r4
 8002594:	4629      	mov	r1, r5
 8002596:	f7fd fe81 	bl	800029c <__adddf3>
 800259a:	4602      	mov	r2, r0
 800259c:	460b      	mov	r3, r1
 800259e:	4610      	mov	r0, r2
 80025a0:	4619      	mov	r1, r3
 80025a2:	f7fe fa43 	bl	8000a2c <__aeabi_d2f>
 80025a6:	4602      	mov	r2, r0
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	609a      	str	r2, [r3, #8]

    // Anti-windup (optional)
    if (ctrl->integral > 10000) ctrl->integral = 10000;
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	edd3 7a02 	vldr	s15, [r3, #8]
 80025b2:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 8002830 <motor_d_update_pos+0x338>
 80025b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025be:	dd02      	ble.n	80025c6 <motor_d_update_pos+0xce>
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	4a9c      	ldr	r2, [pc, #624]	@ (8002834 <motor_d_update_pos+0x33c>)
 80025c4:	609a      	str	r2, [r3, #8]
    if (ctrl->integral < -10000) ctrl->integral = -10000;
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80025cc:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 8002838 <motor_d_update_pos+0x340>
 80025d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025d8:	d502      	bpl.n	80025e0 <motor_d_update_pos+0xe8>
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	4a97      	ldr	r2, [pc, #604]	@ (800283c <motor_d_update_pos+0x344>)
 80025de:	609a      	str	r2, [r3, #8]

    // PI output
    float control = ctrl->Kp * error + ctrl->Ki * ctrl->integral;
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	ed93 7a00 	vldr	s14, [r3]
 80025e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e8:	ee07 3a90 	vmov	s15, r3
 80025ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	edd3 6a01 	vldr	s13, [r3, #4]
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	edd3 7a02 	vldr	s15, [r3, #8]
 8002600:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002604:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002608:	edc7 7a04 	vstr	s15, [r7, #16]

    // Convert to PWM pulse
    int16_t pulse = fabs(control);
 800260c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002610:	ed9f 7a8b 	vldr	s14, [pc, #556]	@ 8002840 <motor_d_update_pos+0x348>
 8002614:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800261c:	dd02      	ble.n	8002624 <motor_d_update_pos+0x12c>
 800261e:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8002622:	e011      	b.n	8002648 <motor_d_update_pos+0x150>
 8002624:	edd7 7a04 	vldr	s15, [r7, #16]
 8002628:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8002844 <motor_d_update_pos+0x34c>
 800262c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002634:	d501      	bpl.n	800263a <motor_d_update_pos+0x142>
 8002636:	4b84      	ldr	r3, [pc, #528]	@ (8002848 <motor_d_update_pos+0x350>)
 8002638:	e006      	b.n	8002648 <motor_d_update_pos+0x150>
 800263a:	edd7 7a04 	vldr	s15, [r7, #16]
 800263e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002642:	ee17 3a90 	vmov	r3, s15
 8002646:	b21b      	sxth	r3, r3
 8002648:	847b      	strh	r3, [r7, #34]	@ 0x22

    //saturate jump in pulse
	if (pulse - ctrl->prevPulse > 2000) {
 800264a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800264e:	683a      	ldr	r2, [r7, #0]
 8002650:	f9b2 2014 	ldrsh.w	r2, [r2, #20]
 8002654:	1a9b      	subs	r3, r3, r2
 8002656:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800265a:	dd07      	ble.n	800266c <motor_d_update_pos+0x174>
		pulse = ctrl->prevPulse + 2000;
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8002662:	b29b      	uxth	r3, r3
 8002664:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8002668:	b29b      	uxth	r3, r3
 800266a:	847b      	strh	r3, [r7, #34]	@ 0x22
	}
	if (pulse - ctrl->prevPulse < -2000) {
 800266c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	f9b2 2014 	ldrsh.w	r2, [r2, #20]
 8002676:	1a9b      	subs	r3, r3, r2
 8002678:	f513 6ffa 	cmn.w	r3, #2000	@ 0x7d0
 800267c:	da07      	bge.n	800268e <motor_d_update_pos+0x196>
		pulse = ctrl->prevPulse - 2000;
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8002684:	b29b      	uxth	r3, r3
 8002686:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800268a:	b29b      	uxth	r3, r3
 800268c:	847b      	strh	r3, [r7, #34]	@ 0x22
	}

	const int16_t PULSE_LIMIT = 3200;
 800268e:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 8002692:	81fb      	strh	r3, [r7, #14]
    //saturate pulse
    if (pulse > PULSE_LIMIT) pulse = PULSE_LIMIT;
 8002694:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 8002698:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800269c:	429a      	cmp	r2, r3
 800269e:	dd01      	ble.n	80026a4 <motor_d_update_pos+0x1ac>
 80026a0:	89fb      	ldrh	r3, [r7, #14]
 80026a2:	847b      	strh	r3, [r7, #34]	@ 0x22
    if (pulse < -PULSE_LIMIT) pulse = -PULSE_LIMIT;
 80026a4:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 80026a8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80026ac:	425b      	negs	r3, r3
 80026ae:	429a      	cmp	r2, r3
 80026b0:	da03      	bge.n	80026ba <motor_d_update_pos+0x1c2>
 80026b2:	89fb      	ldrh	r3, [r7, #14]
 80026b4:	425b      	negs	r3, r3
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	847b      	strh	r3, [r7, #34]	@ 0x22


    ctrl->prevPulse = pulse;
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80026be:	829a      	strh	r2, [r3, #20]

    if (control > 4) {
 80026c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80026c4:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80026c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026d0:	dd4a      	ble.n	8002768 <motor_d_update_pos+0x270>
        __HAL_TIM_SET_COMPARE(motor_d->htim, motor_d->PWM_CHANNEL_1, 0);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d105      	bne.n	80026e6 <motor_d_update_pos+0x1ee>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2200      	movs	r2, #0
 80026e2:	635a      	str	r2, [r3, #52]	@ 0x34
 80026e4:	e018      	b.n	8002718 <motor_d_update_pos+0x220>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2b04      	cmp	r3, #4
 80026ec:	d105      	bne.n	80026fa <motor_d_update_pos+0x202>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	2300      	movs	r3, #0
 80026f6:	6393      	str	r3, [r2, #56]	@ 0x38
 80026f8:	e00e      	b.n	8002718 <motor_d_update_pos+0x220>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2b08      	cmp	r3, #8
 8002700:	d105      	bne.n	800270e <motor_d_update_pos+0x216>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	2300      	movs	r3, #0
 800270a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800270c:	e004      	b.n	8002718 <motor_d_update_pos+0x220>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	2300      	movs	r3, #0
 8002716:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motor_d->htim, motor_d->PWM_CHANNEL_2, pulse);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d106      	bne.n	800272e <motor_d_update_pos+0x236>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 800272a:	635a      	str	r2, [r3, #52]	@ 0x34
 800272c:	e0e6      	b.n	80028fc <motor_d_update_pos+0x404>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	2b04      	cmp	r3, #4
 8002734:	d106      	bne.n	8002744 <motor_d_update_pos+0x24c>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8002740:	6393      	str	r3, [r2, #56]	@ 0x38
 8002742:	e0db      	b.n	80028fc <motor_d_update_pos+0x404>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	2b08      	cmp	r3, #8
 800274a:	d106      	bne.n	800275a <motor_d_update_pos+0x262>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8002756:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002758:	e0d0      	b.n	80028fc <motor_d_update_pos+0x404>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8002764:	6413      	str	r3, [r2, #64]	@ 0x40
 8002766:	e0c9      	b.n	80028fc <motor_d_update_pos+0x404>
    } else if (control < -4) {
 8002768:	edd7 7a04 	vldr	s15, [r7, #16]
 800276c:	eeb9 7a00 	vmov.f32	s14, #144	@ 0xc0800000 -4.0
 8002770:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002778:	d572      	bpl.n	8002860 <motor_d_update_pos+0x368>
        __HAL_TIM_SET_COMPARE(motor_d->htim, motor_d->PWM_CHANNEL_1, abs(pulse));
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d10a      	bne.n	8002798 <motor_d_update_pos+0x2a0>
 8002782:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8002786:	2b00      	cmp	r3, #0
 8002788:	bfb8      	it	lt
 800278a:	425b      	neglt	r3, r3
 800278c:	b29a      	uxth	r2, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	635a      	str	r2, [r3, #52]	@ 0x34
 8002796:	e02a      	b.n	80027ee <motor_d_update_pos+0x2f6>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2b04      	cmp	r3, #4
 800279e:	d10b      	bne.n	80027b8 <motor_d_update_pos+0x2c0>
 80027a0:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	bfb8      	it	lt
 80027a8:	425b      	neglt	r3, r3
 80027aa:	b299      	uxth	r1, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	460b      	mov	r3, r1
 80027b4:	6393      	str	r3, [r2, #56]	@ 0x38
 80027b6:	e01a      	b.n	80027ee <motor_d_update_pos+0x2f6>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2b08      	cmp	r3, #8
 80027be:	d10b      	bne.n	80027d8 <motor_d_update_pos+0x2e0>
 80027c0:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	bfb8      	it	lt
 80027c8:	425b      	neglt	r3, r3
 80027ca:	b299      	uxth	r1, r3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	460b      	mov	r3, r1
 80027d4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80027d6:	e00a      	b.n	80027ee <motor_d_update_pos+0x2f6>
 80027d8:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80027dc:	2b00      	cmp	r3, #0
 80027de:	bfb8      	it	lt
 80027e0:	425b      	neglt	r3, r3
 80027e2:	b299      	uxth	r1, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	460b      	mov	r3, r1
 80027ec:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motor_d->htim, motor_d->PWM_CHANNEL_2, 0);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d105      	bne.n	8002802 <motor_d_update_pos+0x30a>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	2200      	movs	r2, #0
 80027fe:	635a      	str	r2, [r3, #52]	@ 0x34
 8002800:	e07c      	b.n	80028fc <motor_d_update_pos+0x404>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	2b04      	cmp	r3, #4
 8002808:	d105      	bne.n	8002816 <motor_d_update_pos+0x31e>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	2300      	movs	r3, #0
 8002812:	6393      	str	r3, [r2, #56]	@ 0x38
 8002814:	e072      	b.n	80028fc <motor_d_update_pos+0x404>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	2b08      	cmp	r3, #8
 800281c:	d11a      	bne.n	8002854 <motor_d_update_pos+0x35c>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	2300      	movs	r3, #0
 8002826:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002828:	e068      	b.n	80028fc <motor_d_update_pos+0x404>
 800282a:	bf00      	nop
 800282c:	f3af 8000 	nop.w
 8002830:	461c4000 	.word	0x461c4000
 8002834:	461c4000 	.word	0x461c4000
 8002838:	c61c4000 	.word	0xc61c4000
 800283c:	c61c4000 	.word	0xc61c4000
 8002840:	457a0000 	.word	0x457a0000
 8002844:	c57a0000 	.word	0xc57a0000
 8002848:	fffff060 	.word	0xfffff060
 800284c:	d2f1a9fc 	.word	0xd2f1a9fc
 8002850:	3f50624d 	.word	0x3f50624d
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	2300      	movs	r3, #0
 800285c:	6413      	str	r3, [r2, #64]	@ 0x40
 800285e:	e04d      	b.n	80028fc <motor_d_update_pos+0x404>
    } else {
        // Stop motor if within small error band
        __HAL_TIM_SET_COMPARE(motor_d->htim, motor_d->PWM_CHANNEL_1, 4999);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d106      	bne.n	8002876 <motor_d_update_pos+0x37e>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002872:	635a      	str	r2, [r3, #52]	@ 0x34
 8002874:	e01b      	b.n	80028ae <motor_d_update_pos+0x3b6>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2b04      	cmp	r3, #4
 800287c:	d106      	bne.n	800288c <motor_d_update_pos+0x394>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	f241 3387 	movw	r3, #4999	@ 0x1387
 8002888:	6393      	str	r3, [r2, #56]	@ 0x38
 800288a:	e010      	b.n	80028ae <motor_d_update_pos+0x3b6>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2b08      	cmp	r3, #8
 8002892:	d106      	bne.n	80028a2 <motor_d_update_pos+0x3aa>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	f241 3387 	movw	r3, #4999	@ 0x1387
 800289e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80028a0:	e005      	b.n	80028ae <motor_d_update_pos+0x3b6>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	f241 3387 	movw	r3, #4999	@ 0x1387
 80028ac:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motor_d->htim, motor_d->PWM_CHANNEL_2, 4999);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d106      	bne.n	80028c4 <motor_d_update_pos+0x3cc>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f241 3287 	movw	r2, #4999	@ 0x1387
 80028c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80028c2:	e01b      	b.n	80028fc <motor_d_update_pos+0x404>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	2b04      	cmp	r3, #4
 80028ca:	d106      	bne.n	80028da <motor_d_update_pos+0x3e2>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	f241 3387 	movw	r3, #4999	@ 0x1387
 80028d6:	6393      	str	r3, [r2, #56]	@ 0x38
 80028d8:	e010      	b.n	80028fc <motor_d_update_pos+0x404>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	2b08      	cmp	r3, #8
 80028e0:	d106      	bne.n	80028f0 <motor_d_update_pos+0x3f8>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	f241 3387 	movw	r3, #4999	@ 0x1387
 80028ec:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80028ee:	e005      	b.n	80028fc <motor_d_update_pos+0x404>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	f241 3387 	movw	r3, #4999	@ 0x1387
 80028fa:	6413      	str	r3, [r2, #64]	@ 0x40
    }

    if (error < 50 && error > -50) {
 80028fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028fe:	2b31      	cmp	r3, #49	@ 0x31
 8002900:	dc51      	bgt.n	80029a6 <motor_d_update_pos+0x4ae>
 8002902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002904:	f113 0f31 	cmn.w	r3, #49	@ 0x31
 8002908:	db4d      	blt.n	80029a6 <motor_d_update_pos+0x4ae>
    	__HAL_TIM_SET_COMPARE(motor_d->htim, motor_d->PWM_CHANNEL_1, 4999);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d106      	bne.n	8002920 <motor_d_update_pos+0x428>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f241 3287 	movw	r2, #4999	@ 0x1387
 800291c:	635a      	str	r2, [r3, #52]	@ 0x34
 800291e:	e01b      	b.n	8002958 <motor_d_update_pos+0x460>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2b04      	cmp	r3, #4
 8002926:	d106      	bne.n	8002936 <motor_d_update_pos+0x43e>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	f241 3387 	movw	r3, #4999	@ 0x1387
 8002932:	6393      	str	r3, [r2, #56]	@ 0x38
 8002934:	e010      	b.n	8002958 <motor_d_update_pos+0x460>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	2b08      	cmp	r3, #8
 800293c:	d106      	bne.n	800294c <motor_d_update_pos+0x454>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	f241 3387 	movw	r3, #4999	@ 0x1387
 8002948:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800294a:	e005      	b.n	8002958 <motor_d_update_pos+0x460>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	f241 3387 	movw	r3, #4999	@ 0x1387
 8002956:	6413      	str	r3, [r2, #64]	@ 0x40
    	__HAL_TIM_SET_COMPARE(motor_d->htim, motor_d->PWM_CHANNEL_2, 4999);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d106      	bne.n	800296e <motor_d_update_pos+0x476>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f241 3287 	movw	r2, #4999	@ 0x1387
 800296a:	635a      	str	r2, [r3, #52]	@ 0x34
    }
}
 800296c:	e01b      	b.n	80029a6 <motor_d_update_pos+0x4ae>
    	__HAL_TIM_SET_COMPARE(motor_d->htim, motor_d->PWM_CHANNEL_2, 4999);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	2b04      	cmp	r3, #4
 8002974:	d106      	bne.n	8002984 <motor_d_update_pos+0x48c>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	f241 3387 	movw	r3, #4999	@ 0x1387
 8002980:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002982:	e010      	b.n	80029a6 <motor_d_update_pos+0x4ae>
    	__HAL_TIM_SET_COMPARE(motor_d->htim, motor_d->PWM_CHANNEL_2, 4999);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	2b08      	cmp	r3, #8
 800298a:	d106      	bne.n	800299a <motor_d_update_pos+0x4a2>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	f241 3387 	movw	r3, #4999	@ 0x1387
 8002996:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002998:	e005      	b.n	80029a6 <motor_d_update_pos+0x4ae>
    	__HAL_TIM_SET_COMPARE(motor_d->htim, motor_d->PWM_CHANNEL_2, 4999);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	f241 3387 	movw	r3, #4999	@ 0x1387
 80029a4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80029a6:	bf00      	nop
 80029a8:	3728      	adds	r7, #40	@ 0x28
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bdb0      	pop	{r4, r5, r7, pc}
 80029ae:	bf00      	nop

080029b0 <motor_d_set_pos>:

void motor_d_set_pos(motor_dual* motor_d, PI_Controller* ctrl, uint32_t pos) {
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
	ctrl->setpoint = pos + motor_d_get_pos(motor_d);
 80029bc:	68f8      	ldr	r0, [r7, #12]
 80029be:	f000 f80a 	bl	80029d6 <motor_d_get_pos>
 80029c2:	4602      	mov	r2, r0
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	4413      	add	r3, r2
 80029c8:	461a      	mov	r2, r3
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	60da      	str	r2, [r3, #12]

}
 80029ce:	bf00      	nop
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <motor_d_get_pos>:

uint32_t motor_d_get_pos(motor_dual* motor_d) {
 80029d6:	b480      	push	{r7}
 80029d8:	b083      	sub	sp, #12
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
	return __HAL_TIM_GET_COUNTER(motor_d->enc);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	370c      	adds	r7, #12
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr

080029f2 <servo_duty>:
servo_t servo_1 = {
	.PWM_CHANNEL = TIM_CHANNEL_4,
	.htim = &htim1
};

void servo_duty(servo_t* servo, uint32_t pulse_1) {
 80029f2:	b480      	push	{r7}
 80029f4:	b083      	sub	sp, #12
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
 80029fa:	6039      	str	r1, [r7, #0]
    __HAL_TIM_SET_COMPARE(servo->htim, servo->PWM_CHANNEL, pulse_1);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d105      	bne.n	8002a10 <servo_duty+0x1e>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	683a      	ldr	r2, [r7, #0]
 8002a0c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002a0e:	e018      	b.n	8002a42 <servo_duty+0x50>
    __HAL_TIM_SET_COMPARE(servo->htim, servo->PWM_CHANNEL, pulse_1);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2b04      	cmp	r3, #4
 8002a16:	d105      	bne.n	8002a24 <servo_duty+0x32>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002a22:	e00e      	b.n	8002a42 <servo_duty+0x50>
    __HAL_TIM_SET_COMPARE(servo->htim, servo->PWM_CHANNEL, pulse_1);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2b08      	cmp	r3, #8
 8002a2a:	d105      	bne.n	8002a38 <servo_duty+0x46>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002a36:	e004      	b.n	8002a42 <servo_duty+0x50>
    __HAL_TIM_SET_COMPARE(servo->htim, servo->PWM_CHANNEL, pulse_1);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002a42:	bf00      	nop
 8002a44:	370c      	adds	r7, #12
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr
	...

08002a50 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a56:	2300      	movs	r3, #0
 8002a58:	607b      	str	r3, [r7, #4]
 8002a5a:	4b10      	ldr	r3, [pc, #64]	@ (8002a9c <HAL_MspInit+0x4c>)
 8002a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a5e:	4a0f      	ldr	r2, [pc, #60]	@ (8002a9c <HAL_MspInit+0x4c>)
 8002a60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a64:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a66:	4b0d      	ldr	r3, [pc, #52]	@ (8002a9c <HAL_MspInit+0x4c>)
 8002a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a6e:	607b      	str	r3, [r7, #4]
 8002a70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a72:	2300      	movs	r3, #0
 8002a74:	603b      	str	r3, [r7, #0]
 8002a76:	4b09      	ldr	r3, [pc, #36]	@ (8002a9c <HAL_MspInit+0x4c>)
 8002a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7a:	4a08      	ldr	r2, [pc, #32]	@ (8002a9c <HAL_MspInit+0x4c>)
 8002a7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a80:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a82:	4b06      	ldr	r3, [pc, #24]	@ (8002a9c <HAL_MspInit+0x4c>)
 8002a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a8a:	603b      	str	r3, [r7, #0]
 8002a8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a8e:	bf00      	nop
 8002a90:	370c      	adds	r7, #12
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	40023800 	.word	0x40023800

08002aa0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b08c      	sub	sp, #48	@ 0x30
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa8:	f107 031c 	add.w	r3, r7, #28
 8002aac:	2200      	movs	r2, #0
 8002aae:	601a      	str	r2, [r3, #0]
 8002ab0:	605a      	str	r2, [r3, #4]
 8002ab2:	609a      	str	r2, [r3, #8]
 8002ab4:	60da      	str	r2, [r3, #12]
 8002ab6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a4b      	ldr	r2, [pc, #300]	@ (8002bec <HAL_I2C_MspInit+0x14c>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d13e      	bne.n	8002b40 <HAL_I2C_MspInit+0xa0>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	61bb      	str	r3, [r7, #24]
 8002ac6:	4b4a      	ldr	r3, [pc, #296]	@ (8002bf0 <HAL_I2C_MspInit+0x150>)
 8002ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aca:	4a49      	ldr	r2, [pc, #292]	@ (8002bf0 <HAL_I2C_MspInit+0x150>)
 8002acc:	f043 0302 	orr.w	r3, r3, #2
 8002ad0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ad2:	4b47      	ldr	r3, [pc, #284]	@ (8002bf0 <HAL_I2C_MspInit+0x150>)
 8002ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	61bb      	str	r3, [r7, #24]
 8002adc:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB9     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002ade:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ae2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ae4:	2312      	movs	r3, #18
 8002ae6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aec:	2303      	movs	r3, #3
 8002aee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002af0:	2304      	movs	r3, #4
 8002af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002af4:	f107 031c 	add.w	r3, r7, #28
 8002af8:	4619      	mov	r1, r3
 8002afa:	483e      	ldr	r0, [pc, #248]	@ (8002bf4 <HAL_I2C_MspInit+0x154>)
 8002afc:	f000 fd08 	bl	8003510 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002b00:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b06:	2312      	movs	r3, #18
 8002b08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002b12:	2309      	movs	r3, #9
 8002b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b16:	f107 031c 	add.w	r3, r7, #28
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	4835      	ldr	r0, [pc, #212]	@ (8002bf4 <HAL_I2C_MspInit+0x154>)
 8002b1e:	f000 fcf7 	bl	8003510 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002b22:	2300      	movs	r3, #0
 8002b24:	617b      	str	r3, [r7, #20]
 8002b26:	4b32      	ldr	r3, [pc, #200]	@ (8002bf0 <HAL_I2C_MspInit+0x150>)
 8002b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2a:	4a31      	ldr	r2, [pc, #196]	@ (8002bf0 <HAL_I2C_MspInit+0x150>)
 8002b2c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002b30:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b32:	4b2f      	ldr	r3, [pc, #188]	@ (8002bf0 <HAL_I2C_MspInit+0x150>)
 8002b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b3a:	617b      	str	r3, [r7, #20]
 8002b3c:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002b3e:	e050      	b.n	8002be2 <HAL_I2C_MspInit+0x142>
  else if(hi2c->Instance==I2C3)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a2c      	ldr	r2, [pc, #176]	@ (8002bf8 <HAL_I2C_MspInit+0x158>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d14b      	bne.n	8002be2 <HAL_I2C_MspInit+0x142>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	613b      	str	r3, [r7, #16]
 8002b4e:	4b28      	ldr	r3, [pc, #160]	@ (8002bf0 <HAL_I2C_MspInit+0x150>)
 8002b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b52:	4a27      	ldr	r2, [pc, #156]	@ (8002bf0 <HAL_I2C_MspInit+0x150>)
 8002b54:	f043 0301 	orr.w	r3, r3, #1
 8002b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b5a:	4b25      	ldr	r3, [pc, #148]	@ (8002bf0 <HAL_I2C_MspInit+0x150>)
 8002b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b5e:	f003 0301 	and.w	r3, r3, #1
 8002b62:	613b      	str	r3, [r7, #16]
 8002b64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b66:	2300      	movs	r3, #0
 8002b68:	60fb      	str	r3, [r7, #12]
 8002b6a:	4b21      	ldr	r3, [pc, #132]	@ (8002bf0 <HAL_I2C_MspInit+0x150>)
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b6e:	4a20      	ldr	r2, [pc, #128]	@ (8002bf0 <HAL_I2C_MspInit+0x150>)
 8002b70:	f043 0302 	orr.w	r3, r3, #2
 8002b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b76:	4b1e      	ldr	r3, [pc, #120]	@ (8002bf0 <HAL_I2C_MspInit+0x150>)
 8002b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7a:	f003 0302 	and.w	r3, r3, #2
 8002b7e:	60fb      	str	r3, [r7, #12]
 8002b80:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002b82:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b88:	2312      	movs	r3, #18
 8002b8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b90:	2303      	movs	r3, #3
 8002b92:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002b94:	2304      	movs	r3, #4
 8002b96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b98:	f107 031c 	add.w	r3, r7, #28
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	4817      	ldr	r0, [pc, #92]	@ (8002bfc <HAL_I2C_MspInit+0x15c>)
 8002ba0:	f000 fcb6 	bl	8003510 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ba4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ba8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002baa:	2312      	movs	r3, #18
 8002bac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 8002bb6:	2309      	movs	r3, #9
 8002bb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bba:	f107 031c 	add.w	r3, r7, #28
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	480c      	ldr	r0, [pc, #48]	@ (8002bf4 <HAL_I2C_MspInit+0x154>)
 8002bc2:	f000 fca5 	bl	8003510 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	60bb      	str	r3, [r7, #8]
 8002bca:	4b09      	ldr	r3, [pc, #36]	@ (8002bf0 <HAL_I2C_MspInit+0x150>)
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bce:	4a08      	ldr	r2, [pc, #32]	@ (8002bf0 <HAL_I2C_MspInit+0x150>)
 8002bd0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002bd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bd6:	4b06      	ldr	r3, [pc, #24]	@ (8002bf0 <HAL_I2C_MspInit+0x150>)
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bda:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002bde:	60bb      	str	r3, [r7, #8]
 8002be0:	68bb      	ldr	r3, [r7, #8]
}
 8002be2:	bf00      	nop
 8002be4:	3730      	adds	r7, #48	@ 0x30
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	40005800 	.word	0x40005800
 8002bf0:	40023800 	.word	0x40023800
 8002bf4:	40020400 	.word	0x40020400
 8002bf8:	40005c00 	.word	0x40005c00
 8002bfc:	40020000 	.word	0x40020000

08002c00 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b087      	sub	sp, #28
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a1f      	ldr	r2, [pc, #124]	@ (8002c8c <HAL_TIM_PWM_MspInit+0x8c>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d10e      	bne.n	8002c30 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c12:	2300      	movs	r3, #0
 8002c14:	617b      	str	r3, [r7, #20]
 8002c16:	4b1e      	ldr	r3, [pc, #120]	@ (8002c90 <HAL_TIM_PWM_MspInit+0x90>)
 8002c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c1a:	4a1d      	ldr	r2, [pc, #116]	@ (8002c90 <HAL_TIM_PWM_MspInit+0x90>)
 8002c1c:	f043 0301 	orr.w	r3, r3, #1
 8002c20:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c22:	4b1b      	ldr	r3, [pc, #108]	@ (8002c90 <HAL_TIM_PWM_MspInit+0x90>)
 8002c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c26:	f003 0301 	and.w	r3, r3, #1
 8002c2a:	617b      	str	r3, [r7, #20]
 8002c2c:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002c2e:	e026      	b.n	8002c7e <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM3)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a17      	ldr	r2, [pc, #92]	@ (8002c94 <HAL_TIM_PWM_MspInit+0x94>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d10e      	bne.n	8002c58 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	613b      	str	r3, [r7, #16]
 8002c3e:	4b14      	ldr	r3, [pc, #80]	@ (8002c90 <HAL_TIM_PWM_MspInit+0x90>)
 8002c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c42:	4a13      	ldr	r2, [pc, #76]	@ (8002c90 <HAL_TIM_PWM_MspInit+0x90>)
 8002c44:	f043 0302 	orr.w	r3, r3, #2
 8002c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c4a:	4b11      	ldr	r3, [pc, #68]	@ (8002c90 <HAL_TIM_PWM_MspInit+0x90>)
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4e:	f003 0302 	and.w	r3, r3, #2
 8002c52:	613b      	str	r3, [r7, #16]
 8002c54:	693b      	ldr	r3, [r7, #16]
}
 8002c56:	e012      	b.n	8002c7e <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM5)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a0e      	ldr	r2, [pc, #56]	@ (8002c98 <HAL_TIM_PWM_MspInit+0x98>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d10d      	bne.n	8002c7e <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002c62:	2300      	movs	r3, #0
 8002c64:	60fb      	str	r3, [r7, #12]
 8002c66:	4b0a      	ldr	r3, [pc, #40]	@ (8002c90 <HAL_TIM_PWM_MspInit+0x90>)
 8002c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6a:	4a09      	ldr	r2, [pc, #36]	@ (8002c90 <HAL_TIM_PWM_MspInit+0x90>)
 8002c6c:	f043 0308 	orr.w	r3, r3, #8
 8002c70:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c72:	4b07      	ldr	r3, [pc, #28]	@ (8002c90 <HAL_TIM_PWM_MspInit+0x90>)
 8002c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c76:	f003 0308 	and.w	r3, r3, #8
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
}
 8002c7e:	bf00      	nop
 8002c80:	371c      	adds	r7, #28
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	40010000 	.word	0x40010000
 8002c90:	40023800 	.word	0x40023800
 8002c94:	40000400 	.word	0x40000400
 8002c98:	40000c00 	.word	0x40000c00

08002c9c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b08c      	sub	sp, #48	@ 0x30
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca4:	f107 031c 	add.w	r3, r7, #28
 8002ca8:	2200      	movs	r2, #0
 8002caa:	601a      	str	r2, [r3, #0]
 8002cac:	605a      	str	r2, [r3, #4]
 8002cae:	609a      	str	r2, [r3, #8]
 8002cb0:	60da      	str	r2, [r3, #12]
 8002cb2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cbc:	d12c      	bne.n	8002d18 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	61bb      	str	r3, [r7, #24]
 8002cc2:	4b30      	ldr	r3, [pc, #192]	@ (8002d84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc6:	4a2f      	ldr	r2, [pc, #188]	@ (8002d84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002cc8:	f043 0301 	orr.w	r3, r3, #1
 8002ccc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cce:	4b2d      	ldr	r3, [pc, #180]	@ (8002d84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd2:	f003 0301 	and.w	r3, r3, #1
 8002cd6:	61bb      	str	r3, [r7, #24]
 8002cd8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cda:	2300      	movs	r3, #0
 8002cdc:	617b      	str	r3, [r7, #20]
 8002cde:	4b29      	ldr	r3, [pc, #164]	@ (8002d84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce2:	4a28      	ldr	r2, [pc, #160]	@ (8002d84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002ce4:	f043 0301 	orr.w	r3, r3, #1
 8002ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cea:	4b26      	ldr	r3, [pc, #152]	@ (8002d84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	617b      	str	r3, [r7, #20]
 8002cf4:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8002cf6:	2322      	movs	r3, #34	@ 0x22
 8002cf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d02:	2300      	movs	r3, #0
 8002d04:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002d06:	2301      	movs	r3, #1
 8002d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d0a:	f107 031c 	add.w	r3, r7, #28
 8002d0e:	4619      	mov	r1, r3
 8002d10:	481d      	ldr	r0, [pc, #116]	@ (8002d88 <HAL_TIM_Encoder_MspInit+0xec>)
 8002d12:	f000 fbfd 	bl	8003510 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002d16:	e030      	b.n	8002d7a <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a1b      	ldr	r2, [pc, #108]	@ (8002d8c <HAL_TIM_Encoder_MspInit+0xf0>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d12b      	bne.n	8002d7a <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	613b      	str	r3, [r7, #16]
 8002d26:	4b17      	ldr	r3, [pc, #92]	@ (8002d84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2a:	4a16      	ldr	r2, [pc, #88]	@ (8002d84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002d2c:	f043 0304 	orr.w	r3, r3, #4
 8002d30:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d32:	4b14      	ldr	r3, [pc, #80]	@ (8002d84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d36:	f003 0304 	and.w	r3, r3, #4
 8002d3a:	613b      	str	r3, [r7, #16]
 8002d3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60fb      	str	r3, [r7, #12]
 8002d42:	4b10      	ldr	r3, [pc, #64]	@ (8002d84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d46:	4a0f      	ldr	r2, [pc, #60]	@ (8002d84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002d48:	f043 0302 	orr.w	r3, r3, #2
 8002d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d52:	f003 0302 	and.w	r3, r3, #2
 8002d56:	60fb      	str	r3, [r7, #12]
 8002d58:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d5a:	23c0      	movs	r3, #192	@ 0xc0
 8002d5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d5e:	2302      	movs	r3, #2
 8002d60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d62:	2300      	movs	r3, #0
 8002d64:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d66:	2300      	movs	r3, #0
 8002d68:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002d6a:	2302      	movs	r3, #2
 8002d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d6e:	f107 031c 	add.w	r3, r7, #28
 8002d72:	4619      	mov	r1, r3
 8002d74:	4806      	ldr	r0, [pc, #24]	@ (8002d90 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002d76:	f000 fbcb 	bl	8003510 <HAL_GPIO_Init>
}
 8002d7a:	bf00      	nop
 8002d7c:	3730      	adds	r7, #48	@ 0x30
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	40023800 	.word	0x40023800
 8002d88:	40020000 	.word	0x40020000
 8002d8c:	40000800 	.word	0x40000800
 8002d90:	40020400 	.word	0x40020400

08002d94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b08a      	sub	sp, #40	@ 0x28
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d9c:	f107 0314 	add.w	r3, r7, #20
 8002da0:	2200      	movs	r2, #0
 8002da2:	601a      	str	r2, [r3, #0]
 8002da4:	605a      	str	r2, [r3, #4]
 8002da6:	609a      	str	r2, [r3, #8]
 8002da8:	60da      	str	r2, [r3, #12]
 8002daa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a36      	ldr	r2, [pc, #216]	@ (8002e8c <HAL_TIM_MspPostInit+0xf8>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d11f      	bne.n	8002df6 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002db6:	2300      	movs	r3, #0
 8002db8:	613b      	str	r3, [r7, #16]
 8002dba:	4b35      	ldr	r3, [pc, #212]	@ (8002e90 <HAL_TIM_MspPostInit+0xfc>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dbe:	4a34      	ldr	r2, [pc, #208]	@ (8002e90 <HAL_TIM_MspPostInit+0xfc>)
 8002dc0:	f043 0301 	orr.w	r3, r3, #1
 8002dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dc6:	4b32      	ldr	r3, [pc, #200]	@ (8002e90 <HAL_TIM_MspPostInit+0xfc>)
 8002dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	613b      	str	r3, [r7, #16]
 8002dd0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002dd2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002dd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd8:	2302      	movs	r3, #2
 8002dda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002de0:	2300      	movs	r3, #0
 8002de2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002de4:	2301      	movs	r3, #1
 8002de6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002de8:	f107 0314 	add.w	r3, r7, #20
 8002dec:	4619      	mov	r1, r3
 8002dee:	4829      	ldr	r0, [pc, #164]	@ (8002e94 <HAL_TIM_MspPostInit+0x100>)
 8002df0:	f000 fb8e 	bl	8003510 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002df4:	e046      	b.n	8002e84 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM3)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a27      	ldr	r2, [pc, #156]	@ (8002e98 <HAL_TIM_MspPostInit+0x104>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d11e      	bne.n	8002e3e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e00:	2300      	movs	r3, #0
 8002e02:	60fb      	str	r3, [r7, #12]
 8002e04:	4b22      	ldr	r3, [pc, #136]	@ (8002e90 <HAL_TIM_MspPostInit+0xfc>)
 8002e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e08:	4a21      	ldr	r2, [pc, #132]	@ (8002e90 <HAL_TIM_MspPostInit+0xfc>)
 8002e0a:	f043 0302 	orr.w	r3, r3, #2
 8002e0e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e10:	4b1f      	ldr	r3, [pc, #124]	@ (8002e90 <HAL_TIM_MspPostInit+0xfc>)
 8002e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e14:	f003 0302 	and.w	r3, r3, #2
 8002e18:	60fb      	str	r3, [r7, #12]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8002e1c:	2333      	movs	r3, #51	@ 0x33
 8002e1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e20:	2302      	movs	r3, #2
 8002e22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e24:	2300      	movs	r3, #0
 8002e26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e30:	f107 0314 	add.w	r3, r7, #20
 8002e34:	4619      	mov	r1, r3
 8002e36:	4819      	ldr	r0, [pc, #100]	@ (8002e9c <HAL_TIM_MspPostInit+0x108>)
 8002e38:	f000 fb6a 	bl	8003510 <HAL_GPIO_Init>
}
 8002e3c:	e022      	b.n	8002e84 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM5)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a17      	ldr	r2, [pc, #92]	@ (8002ea0 <HAL_TIM_MspPostInit+0x10c>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d11d      	bne.n	8002e84 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e48:	2300      	movs	r3, #0
 8002e4a:	60bb      	str	r3, [r7, #8]
 8002e4c:	4b10      	ldr	r3, [pc, #64]	@ (8002e90 <HAL_TIM_MspPostInit+0xfc>)
 8002e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e50:	4a0f      	ldr	r2, [pc, #60]	@ (8002e90 <HAL_TIM_MspPostInit+0xfc>)
 8002e52:	f043 0301 	orr.w	r3, r3, #1
 8002e56:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e58:	4b0d      	ldr	r3, [pc, #52]	@ (8002e90 <HAL_TIM_MspPostInit+0xfc>)
 8002e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5c:	f003 0301 	and.w	r3, r3, #1
 8002e60:	60bb      	str	r3, [r7, #8]
 8002e62:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002e64:	230c      	movs	r3, #12
 8002e66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e68:	2302      	movs	r3, #2
 8002e6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e70:	2300      	movs	r3, #0
 8002e72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002e74:	2302      	movs	r3, #2
 8002e76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e78:	f107 0314 	add.w	r3, r7, #20
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	4805      	ldr	r0, [pc, #20]	@ (8002e94 <HAL_TIM_MspPostInit+0x100>)
 8002e80:	f000 fb46 	bl	8003510 <HAL_GPIO_Init>
}
 8002e84:	bf00      	nop
 8002e86:	3728      	adds	r7, #40	@ 0x28
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	40010000 	.word	0x40010000
 8002e90:	40023800 	.word	0x40023800
 8002e94:	40020000 	.word	0x40020000
 8002e98:	40000400 	.word	0x40000400
 8002e9c:	40020400 	.word	0x40020400
 8002ea0:	40000c00 	.word	0x40000c00

08002ea4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b08a      	sub	sp, #40	@ 0x28
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eac:	f107 0314 	add.w	r3, r7, #20
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	601a      	str	r2, [r3, #0]
 8002eb4:	605a      	str	r2, [r3, #4]
 8002eb6:	609a      	str	r2, [r3, #8]
 8002eb8:	60da      	str	r2, [r3, #12]
 8002eba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a1d      	ldr	r2, [pc, #116]	@ (8002f38 <HAL_UART_MspInit+0x94>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d134      	bne.n	8002f30 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	613b      	str	r3, [r7, #16]
 8002eca:	4b1c      	ldr	r3, [pc, #112]	@ (8002f3c <HAL_UART_MspInit+0x98>)
 8002ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ece:	4a1b      	ldr	r2, [pc, #108]	@ (8002f3c <HAL_UART_MspInit+0x98>)
 8002ed0:	f043 0310 	orr.w	r3, r3, #16
 8002ed4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ed6:	4b19      	ldr	r3, [pc, #100]	@ (8002f3c <HAL_UART_MspInit+0x98>)
 8002ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eda:	f003 0310 	and.w	r3, r3, #16
 8002ede:	613b      	str	r3, [r7, #16]
 8002ee0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	60fb      	str	r3, [r7, #12]
 8002ee6:	4b15      	ldr	r3, [pc, #84]	@ (8002f3c <HAL_UART_MspInit+0x98>)
 8002ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eea:	4a14      	ldr	r2, [pc, #80]	@ (8002f3c <HAL_UART_MspInit+0x98>)
 8002eec:	f043 0301 	orr.w	r3, r3, #1
 8002ef0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ef2:	4b12      	ldr	r3, [pc, #72]	@ (8002f3c <HAL_UART_MspInit+0x98>)
 8002ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ef6:	f003 0301 	and.w	r3, r3, #1
 8002efa:	60fb      	str	r3, [r7, #12]
 8002efc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 8002efe:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 8002f02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f04:	2302      	movs	r3, #2
 8002f06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f0c:	2303      	movs	r3, #3
 8002f0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002f10:	2307      	movs	r3, #7
 8002f12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f14:	f107 0314 	add.w	r3, r7, #20
 8002f18:	4619      	mov	r1, r3
 8002f1a:	4809      	ldr	r0, [pc, #36]	@ (8002f40 <HAL_UART_MspInit+0x9c>)
 8002f1c:	f000 faf8 	bl	8003510 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002f20:	2200      	movs	r2, #0
 8002f22:	2100      	movs	r1, #0
 8002f24:	2025      	movs	r0, #37	@ 0x25
 8002f26:	f000 fa2a 	bl	800337e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002f2a:	2025      	movs	r0, #37	@ 0x25
 8002f2c:	f000 fa43 	bl	80033b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002f30:	bf00      	nop
 8002f32:	3728      	adds	r7, #40	@ 0x28
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	40011000 	.word	0x40011000
 8002f3c:	40023800 	.word	0x40023800
 8002f40:	40020000 	.word	0x40020000

08002f44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f48:	bf00      	nop
 8002f4a:	e7fd      	b.n	8002f48 <NMI_Handler+0x4>

08002f4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f50:	bf00      	nop
 8002f52:	e7fd      	b.n	8002f50 <HardFault_Handler+0x4>

08002f54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f58:	bf00      	nop
 8002f5a:	e7fd      	b.n	8002f58 <MemManage_Handler+0x4>

08002f5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f60:	bf00      	nop
 8002f62:	e7fd      	b.n	8002f60 <BusFault_Handler+0x4>

08002f64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f64:	b480      	push	{r7}
 8002f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f68:	bf00      	nop
 8002f6a:	e7fd      	b.n	8002f68 <UsageFault_Handler+0x4>

08002f6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f70:	bf00      	nop
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr

08002f7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f7a:	b480      	push	{r7}
 8002f7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f7e:	bf00      	nop
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f8c:	bf00      	nop
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr

08002f96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f9a:	f000 f8d1 	bl	8003140 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f9e:	bf00      	nop
 8002fa0:	bd80      	pop	{r7, pc}
	...

08002fa4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002fa8:	4802      	ldr	r0, [pc, #8]	@ (8002fb4 <USART1_IRQHandler+0x10>)
 8002faa:	f003 f967 	bl	800627c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002fae:	bf00      	nop
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	200002d0 	.word	0x200002d0

08002fb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b086      	sub	sp, #24
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fc0:	4a14      	ldr	r2, [pc, #80]	@ (8003014 <_sbrk+0x5c>)
 8002fc2:	4b15      	ldr	r3, [pc, #84]	@ (8003018 <_sbrk+0x60>)
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fcc:	4b13      	ldr	r3, [pc, #76]	@ (800301c <_sbrk+0x64>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d102      	bne.n	8002fda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fd4:	4b11      	ldr	r3, [pc, #68]	@ (800301c <_sbrk+0x64>)
 8002fd6:	4a12      	ldr	r2, [pc, #72]	@ (8003020 <_sbrk+0x68>)
 8002fd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fda:	4b10      	ldr	r3, [pc, #64]	@ (800301c <_sbrk+0x64>)
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	693a      	ldr	r2, [r7, #16]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d207      	bcs.n	8002ff8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fe8:	f004 f968 	bl	80072bc <__errno>
 8002fec:	4603      	mov	r3, r0
 8002fee:	220c      	movs	r2, #12
 8002ff0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ff6:	e009      	b.n	800300c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ff8:	4b08      	ldr	r3, [pc, #32]	@ (800301c <_sbrk+0x64>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ffe:	4b07      	ldr	r3, [pc, #28]	@ (800301c <_sbrk+0x64>)
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4413      	add	r3, r2
 8003006:	4a05      	ldr	r2, [pc, #20]	@ (800301c <_sbrk+0x64>)
 8003008:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800300a:	68fb      	ldr	r3, [r7, #12]
}
 800300c:	4618      	mov	r0, r3
 800300e:	3718      	adds	r7, #24
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}
 8003014:	20020000 	.word	0x20020000
 8003018:	00000400 	.word	0x00000400
 800301c:	2000042c 	.word	0x2000042c
 8003020:	20000580 	.word	0x20000580

08003024 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003024:	b480      	push	{r7}
 8003026:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003028:	4b06      	ldr	r3, [pc, #24]	@ (8003044 <SystemInit+0x20>)
 800302a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800302e:	4a05      	ldr	r2, [pc, #20]	@ (8003044 <SystemInit+0x20>)
 8003030:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003034:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003038:	bf00      	nop
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	e000ed00 	.word	0xe000ed00

08003048 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003048:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003080 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800304c:	f7ff ffea 	bl	8003024 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003050:	480c      	ldr	r0, [pc, #48]	@ (8003084 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003052:	490d      	ldr	r1, [pc, #52]	@ (8003088 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003054:	4a0d      	ldr	r2, [pc, #52]	@ (800308c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003056:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003058:	e002      	b.n	8003060 <LoopCopyDataInit>

0800305a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800305a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800305c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800305e:	3304      	adds	r3, #4

08003060 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003060:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003062:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003064:	d3f9      	bcc.n	800305a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003066:	4a0a      	ldr	r2, [pc, #40]	@ (8003090 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003068:	4c0a      	ldr	r4, [pc, #40]	@ (8003094 <LoopFillZerobss+0x22>)
  movs r3, #0
 800306a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800306c:	e001      	b.n	8003072 <LoopFillZerobss>

0800306e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800306e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003070:	3204      	adds	r2, #4

08003072 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003072:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003074:	d3fb      	bcc.n	800306e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003076:	f004 f927 	bl	80072c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800307a:	f7fe f9c9 	bl	8001410 <main>
  bx  lr    
 800307e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003080:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003084:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003088:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 800308c:	08007f94 	.word	0x08007f94
  ldr r2, =_sbss
 8003090:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8003094:	2000057c 	.word	0x2000057c

08003098 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003098:	e7fe      	b.n	8003098 <ADC_IRQHandler>
	...

0800309c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80030a0:	4b0e      	ldr	r3, [pc, #56]	@ (80030dc <HAL_Init+0x40>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a0d      	ldr	r2, [pc, #52]	@ (80030dc <HAL_Init+0x40>)
 80030a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80030ac:	4b0b      	ldr	r3, [pc, #44]	@ (80030dc <HAL_Init+0x40>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a0a      	ldr	r2, [pc, #40]	@ (80030dc <HAL_Init+0x40>)
 80030b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80030b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030b8:	4b08      	ldr	r3, [pc, #32]	@ (80030dc <HAL_Init+0x40>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a07      	ldr	r2, [pc, #28]	@ (80030dc <HAL_Init+0x40>)
 80030be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030c4:	2003      	movs	r0, #3
 80030c6:	f000 f94f 	bl	8003368 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030ca:	200f      	movs	r0, #15
 80030cc:	f000 f808 	bl	80030e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030d0:	f7ff fcbe 	bl	8002a50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	40023c00 	.word	0x40023c00

080030e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b082      	sub	sp, #8
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030e8:	4b12      	ldr	r3, [pc, #72]	@ (8003134 <HAL_InitTick+0x54>)
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	4b12      	ldr	r3, [pc, #72]	@ (8003138 <HAL_InitTick+0x58>)
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	4619      	mov	r1, r3
 80030f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80030fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80030fe:	4618      	mov	r0, r3
 8003100:	f000 f967 	bl	80033d2 <HAL_SYSTICK_Config>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d001      	beq.n	800310e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e00e      	b.n	800312c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2b0f      	cmp	r3, #15
 8003112:	d80a      	bhi.n	800312a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003114:	2200      	movs	r2, #0
 8003116:	6879      	ldr	r1, [r7, #4]
 8003118:	f04f 30ff 	mov.w	r0, #4294967295
 800311c:	f000 f92f 	bl	800337e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003120:	4a06      	ldr	r2, [pc, #24]	@ (800313c <HAL_InitTick+0x5c>)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003126:	2300      	movs	r3, #0
 8003128:	e000      	b.n	800312c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
}
 800312c:	4618      	mov	r0, r3
 800312e:	3708      	adds	r7, #8
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	20000040 	.word	0x20000040
 8003138:	20000048 	.word	0x20000048
 800313c:	20000044 	.word	0x20000044

08003140 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003144:	4b06      	ldr	r3, [pc, #24]	@ (8003160 <HAL_IncTick+0x20>)
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	461a      	mov	r2, r3
 800314a:	4b06      	ldr	r3, [pc, #24]	@ (8003164 <HAL_IncTick+0x24>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4413      	add	r3, r2
 8003150:	4a04      	ldr	r2, [pc, #16]	@ (8003164 <HAL_IncTick+0x24>)
 8003152:	6013      	str	r3, [r2, #0]
}
 8003154:	bf00      	nop
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	20000048 	.word	0x20000048
 8003164:	20000430 	.word	0x20000430

08003168 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003168:	b480      	push	{r7}
 800316a:	af00      	add	r7, sp, #0
  return uwTick;
 800316c:	4b03      	ldr	r3, [pc, #12]	@ (800317c <HAL_GetTick+0x14>)
 800316e:	681b      	ldr	r3, [r3, #0]
}
 8003170:	4618      	mov	r0, r3
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	20000430 	.word	0x20000430

08003180 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003188:	f7ff ffee 	bl	8003168 <HAL_GetTick>
 800318c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003198:	d005      	beq.n	80031a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800319a:	4b0a      	ldr	r3, [pc, #40]	@ (80031c4 <HAL_Delay+0x44>)
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	461a      	mov	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	4413      	add	r3, r2
 80031a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80031a6:	bf00      	nop
 80031a8:	f7ff ffde 	bl	8003168 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	68fa      	ldr	r2, [r7, #12]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d8f7      	bhi.n	80031a8 <HAL_Delay+0x28>
  {
  }
}
 80031b8:	bf00      	nop
 80031ba:	bf00      	nop
 80031bc:	3710      	adds	r7, #16
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	20000048 	.word	0x20000048

080031c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b085      	sub	sp, #20
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f003 0307 	and.w	r3, r3, #7
 80031d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031d8:	4b0c      	ldr	r3, [pc, #48]	@ (800320c <__NVIC_SetPriorityGrouping+0x44>)
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031de:	68ba      	ldr	r2, [r7, #8]
 80031e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031e4:	4013      	ands	r3, r2
 80031e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031fa:	4a04      	ldr	r2, [pc, #16]	@ (800320c <__NVIC_SetPriorityGrouping+0x44>)
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	60d3      	str	r3, [r2, #12]
}
 8003200:	bf00      	nop
 8003202:	3714      	adds	r7, #20
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr
 800320c:	e000ed00 	.word	0xe000ed00

08003210 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003214:	4b04      	ldr	r3, [pc, #16]	@ (8003228 <__NVIC_GetPriorityGrouping+0x18>)
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	0a1b      	lsrs	r3, r3, #8
 800321a:	f003 0307 	and.w	r3, r3, #7
}
 800321e:	4618      	mov	r0, r3
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	e000ed00 	.word	0xe000ed00

0800322c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	4603      	mov	r3, r0
 8003234:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323a:	2b00      	cmp	r3, #0
 800323c:	db0b      	blt.n	8003256 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800323e:	79fb      	ldrb	r3, [r7, #7]
 8003240:	f003 021f 	and.w	r2, r3, #31
 8003244:	4907      	ldr	r1, [pc, #28]	@ (8003264 <__NVIC_EnableIRQ+0x38>)
 8003246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324a:	095b      	lsrs	r3, r3, #5
 800324c:	2001      	movs	r0, #1
 800324e:	fa00 f202 	lsl.w	r2, r0, r2
 8003252:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003256:	bf00      	nop
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop
 8003264:	e000e100 	.word	0xe000e100

08003268 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	6039      	str	r1, [r7, #0]
 8003272:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003278:	2b00      	cmp	r3, #0
 800327a:	db0a      	blt.n	8003292 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	b2da      	uxtb	r2, r3
 8003280:	490c      	ldr	r1, [pc, #48]	@ (80032b4 <__NVIC_SetPriority+0x4c>)
 8003282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003286:	0112      	lsls	r2, r2, #4
 8003288:	b2d2      	uxtb	r2, r2
 800328a:	440b      	add	r3, r1
 800328c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003290:	e00a      	b.n	80032a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	b2da      	uxtb	r2, r3
 8003296:	4908      	ldr	r1, [pc, #32]	@ (80032b8 <__NVIC_SetPriority+0x50>)
 8003298:	79fb      	ldrb	r3, [r7, #7]
 800329a:	f003 030f 	and.w	r3, r3, #15
 800329e:	3b04      	subs	r3, #4
 80032a0:	0112      	lsls	r2, r2, #4
 80032a2:	b2d2      	uxtb	r2, r2
 80032a4:	440b      	add	r3, r1
 80032a6:	761a      	strb	r2, [r3, #24]
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr
 80032b4:	e000e100 	.word	0xe000e100
 80032b8:	e000ed00 	.word	0xe000ed00

080032bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032bc:	b480      	push	{r7}
 80032be:	b089      	sub	sp, #36	@ 0x24
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	60f8      	str	r0, [r7, #12]
 80032c4:	60b9      	str	r1, [r7, #8]
 80032c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f003 0307 	and.w	r3, r3, #7
 80032ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	f1c3 0307 	rsb	r3, r3, #7
 80032d6:	2b04      	cmp	r3, #4
 80032d8:	bf28      	it	cs
 80032da:	2304      	movcs	r3, #4
 80032dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	3304      	adds	r3, #4
 80032e2:	2b06      	cmp	r3, #6
 80032e4:	d902      	bls.n	80032ec <NVIC_EncodePriority+0x30>
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	3b03      	subs	r3, #3
 80032ea:	e000      	b.n	80032ee <NVIC_EncodePriority+0x32>
 80032ec:	2300      	movs	r3, #0
 80032ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032f0:	f04f 32ff 	mov.w	r2, #4294967295
 80032f4:	69bb      	ldr	r3, [r7, #24]
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	43da      	mvns	r2, r3
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	401a      	ands	r2, r3
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003304:	f04f 31ff 	mov.w	r1, #4294967295
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	fa01 f303 	lsl.w	r3, r1, r3
 800330e:	43d9      	mvns	r1, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003314:	4313      	orrs	r3, r2
         );
}
 8003316:	4618      	mov	r0, r3
 8003318:	3724      	adds	r7, #36	@ 0x24
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
	...

08003324 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3b01      	subs	r3, #1
 8003330:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003334:	d301      	bcc.n	800333a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003336:	2301      	movs	r3, #1
 8003338:	e00f      	b.n	800335a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800333a:	4a0a      	ldr	r2, [pc, #40]	@ (8003364 <SysTick_Config+0x40>)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	3b01      	subs	r3, #1
 8003340:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003342:	210f      	movs	r1, #15
 8003344:	f04f 30ff 	mov.w	r0, #4294967295
 8003348:	f7ff ff8e 	bl	8003268 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800334c:	4b05      	ldr	r3, [pc, #20]	@ (8003364 <SysTick_Config+0x40>)
 800334e:	2200      	movs	r2, #0
 8003350:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003352:	4b04      	ldr	r3, [pc, #16]	@ (8003364 <SysTick_Config+0x40>)
 8003354:	2207      	movs	r2, #7
 8003356:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	e000e010 	.word	0xe000e010

08003368 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f7ff ff29 	bl	80031c8 <__NVIC_SetPriorityGrouping>
}
 8003376:	bf00      	nop
 8003378:	3708      	adds	r7, #8
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800337e:	b580      	push	{r7, lr}
 8003380:	b086      	sub	sp, #24
 8003382:	af00      	add	r7, sp, #0
 8003384:	4603      	mov	r3, r0
 8003386:	60b9      	str	r1, [r7, #8]
 8003388:	607a      	str	r2, [r7, #4]
 800338a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800338c:	2300      	movs	r3, #0
 800338e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003390:	f7ff ff3e 	bl	8003210 <__NVIC_GetPriorityGrouping>
 8003394:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	68b9      	ldr	r1, [r7, #8]
 800339a:	6978      	ldr	r0, [r7, #20]
 800339c:	f7ff ff8e 	bl	80032bc <NVIC_EncodePriority>
 80033a0:	4602      	mov	r2, r0
 80033a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033a6:	4611      	mov	r1, r2
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7ff ff5d 	bl	8003268 <__NVIC_SetPriority>
}
 80033ae:	bf00      	nop
 80033b0:	3718      	adds	r7, #24
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b082      	sub	sp, #8
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	4603      	mov	r3, r0
 80033be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c4:	4618      	mov	r0, r3
 80033c6:	f7ff ff31 	bl	800322c <__NVIC_EnableIRQ>
}
 80033ca:	bf00      	nop
 80033cc:	3708      	adds	r7, #8
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b082      	sub	sp, #8
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f7ff ffa2 	bl	8003324 <SysTick_Config>
 80033e0:	4603      	mov	r3, r0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3708      	adds	r7, #8
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b084      	sub	sp, #16
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033f8:	f7ff feb6 	bl	8003168 <HAL_GetTick>
 80033fc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003404:	b2db      	uxtb	r3, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d008      	beq.n	800341c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2280      	movs	r2, #128	@ 0x80
 800340e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e052      	b.n	80034c2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 0216 	bic.w	r2, r2, #22
 800342a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	695a      	ldr	r2, [r3, #20]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800343a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003440:	2b00      	cmp	r3, #0
 8003442:	d103      	bne.n	800344c <HAL_DMA_Abort+0x62>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003448:	2b00      	cmp	r3, #0
 800344a:	d007      	beq.n	800345c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 0208 	bic.w	r2, r2, #8
 800345a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f022 0201 	bic.w	r2, r2, #1
 800346a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800346c:	e013      	b.n	8003496 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800346e:	f7ff fe7b 	bl	8003168 <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	2b05      	cmp	r3, #5
 800347a:	d90c      	bls.n	8003496 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2220      	movs	r2, #32
 8003480:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2203      	movs	r2, #3
 8003486:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e015      	b.n	80034c2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0301 	and.w	r3, r3, #1
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d1e4      	bne.n	800346e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034a8:	223f      	movs	r2, #63	@ 0x3f
 80034aa:	409a      	lsls	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3710      	adds	r7, #16
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034ca:	b480      	push	{r7}
 80034cc:	b083      	sub	sp, #12
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d004      	beq.n	80034e8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2280      	movs	r2, #128	@ 0x80
 80034e2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e00c      	b.n	8003502 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2205      	movs	r2, #5
 80034ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f022 0201 	bic.w	r2, r2, #1
 80034fe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	370c      	adds	r7, #12
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
	...

08003510 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003510:	b480      	push	{r7}
 8003512:	b089      	sub	sp, #36	@ 0x24
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800351a:	2300      	movs	r3, #0
 800351c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800351e:	2300      	movs	r3, #0
 8003520:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003522:	2300      	movs	r3, #0
 8003524:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003526:	2300      	movs	r3, #0
 8003528:	61fb      	str	r3, [r7, #28]
 800352a:	e159      	b.n	80037e0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800352c:	2201      	movs	r2, #1
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	fa02 f303 	lsl.w	r3, r2, r3
 8003534:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	697a      	ldr	r2, [r7, #20]
 800353c:	4013      	ands	r3, r2
 800353e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	429a      	cmp	r2, r3
 8003546:	f040 8148 	bne.w	80037da <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f003 0303 	and.w	r3, r3, #3
 8003552:	2b01      	cmp	r3, #1
 8003554:	d005      	beq.n	8003562 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800355e:	2b02      	cmp	r3, #2
 8003560:	d130      	bne.n	80035c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	2203      	movs	r2, #3
 800356e:	fa02 f303 	lsl.w	r3, r2, r3
 8003572:	43db      	mvns	r3, r3
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	4013      	ands	r3, r2
 8003578:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	68da      	ldr	r2, [r3, #12]
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	fa02 f303 	lsl.w	r3, r2, r3
 8003586:	69ba      	ldr	r2, [r7, #24]
 8003588:	4313      	orrs	r3, r2
 800358a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003598:	2201      	movs	r2, #1
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	43db      	mvns	r3, r3
 80035a2:	69ba      	ldr	r2, [r7, #24]
 80035a4:	4013      	ands	r3, r2
 80035a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	091b      	lsrs	r3, r3, #4
 80035ae:	f003 0201 	and.w	r2, r3, #1
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	fa02 f303 	lsl.w	r3, r2, r3
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	69ba      	ldr	r2, [r7, #24]
 80035c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f003 0303 	and.w	r3, r3, #3
 80035cc:	2b03      	cmp	r3, #3
 80035ce:	d017      	beq.n	8003600 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	2203      	movs	r2, #3
 80035dc:	fa02 f303 	lsl.w	r3, r2, r3
 80035e0:	43db      	mvns	r3, r3
 80035e2:	69ba      	ldr	r2, [r7, #24]
 80035e4:	4013      	ands	r3, r2
 80035e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	689a      	ldr	r2, [r3, #8]
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	005b      	lsls	r3, r3, #1
 80035f0:	fa02 f303 	lsl.w	r3, r2, r3
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f003 0303 	and.w	r3, r3, #3
 8003608:	2b02      	cmp	r3, #2
 800360a:	d123      	bne.n	8003654 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	08da      	lsrs	r2, r3, #3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	3208      	adds	r2, #8
 8003614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003618:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	f003 0307 	and.w	r3, r3, #7
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	220f      	movs	r2, #15
 8003624:	fa02 f303 	lsl.w	r3, r2, r3
 8003628:	43db      	mvns	r3, r3
 800362a:	69ba      	ldr	r2, [r7, #24]
 800362c:	4013      	ands	r3, r2
 800362e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	691a      	ldr	r2, [r3, #16]
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	f003 0307 	and.w	r3, r3, #7
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	fa02 f303 	lsl.w	r3, r2, r3
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	4313      	orrs	r3, r2
 8003644:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	08da      	lsrs	r2, r3, #3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	3208      	adds	r2, #8
 800364e:	69b9      	ldr	r1, [r7, #24]
 8003650:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	005b      	lsls	r3, r3, #1
 800365e:	2203      	movs	r2, #3
 8003660:	fa02 f303 	lsl.w	r3, r2, r3
 8003664:	43db      	mvns	r3, r3
 8003666:	69ba      	ldr	r2, [r7, #24]
 8003668:	4013      	ands	r3, r2
 800366a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f003 0203 	and.w	r2, r3, #3
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	4313      	orrs	r3, r2
 8003680:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003690:	2b00      	cmp	r3, #0
 8003692:	f000 80a2 	beq.w	80037da <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003696:	2300      	movs	r3, #0
 8003698:	60fb      	str	r3, [r7, #12]
 800369a:	4b57      	ldr	r3, [pc, #348]	@ (80037f8 <HAL_GPIO_Init+0x2e8>)
 800369c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800369e:	4a56      	ldr	r2, [pc, #344]	@ (80037f8 <HAL_GPIO_Init+0x2e8>)
 80036a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80036a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80036a6:	4b54      	ldr	r3, [pc, #336]	@ (80037f8 <HAL_GPIO_Init+0x2e8>)
 80036a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036ae:	60fb      	str	r3, [r7, #12]
 80036b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036b2:	4a52      	ldr	r2, [pc, #328]	@ (80037fc <HAL_GPIO_Init+0x2ec>)
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	089b      	lsrs	r3, r3, #2
 80036b8:	3302      	adds	r3, #2
 80036ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	f003 0303 	and.w	r3, r3, #3
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	220f      	movs	r2, #15
 80036ca:	fa02 f303 	lsl.w	r3, r2, r3
 80036ce:	43db      	mvns	r3, r3
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	4013      	ands	r3, r2
 80036d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a49      	ldr	r2, [pc, #292]	@ (8003800 <HAL_GPIO_Init+0x2f0>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d019      	beq.n	8003712 <HAL_GPIO_Init+0x202>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a48      	ldr	r2, [pc, #288]	@ (8003804 <HAL_GPIO_Init+0x2f4>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d013      	beq.n	800370e <HAL_GPIO_Init+0x1fe>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a47      	ldr	r2, [pc, #284]	@ (8003808 <HAL_GPIO_Init+0x2f8>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d00d      	beq.n	800370a <HAL_GPIO_Init+0x1fa>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a46      	ldr	r2, [pc, #280]	@ (800380c <HAL_GPIO_Init+0x2fc>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d007      	beq.n	8003706 <HAL_GPIO_Init+0x1f6>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a45      	ldr	r2, [pc, #276]	@ (8003810 <HAL_GPIO_Init+0x300>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d101      	bne.n	8003702 <HAL_GPIO_Init+0x1f2>
 80036fe:	2304      	movs	r3, #4
 8003700:	e008      	b.n	8003714 <HAL_GPIO_Init+0x204>
 8003702:	2307      	movs	r3, #7
 8003704:	e006      	b.n	8003714 <HAL_GPIO_Init+0x204>
 8003706:	2303      	movs	r3, #3
 8003708:	e004      	b.n	8003714 <HAL_GPIO_Init+0x204>
 800370a:	2302      	movs	r3, #2
 800370c:	e002      	b.n	8003714 <HAL_GPIO_Init+0x204>
 800370e:	2301      	movs	r3, #1
 8003710:	e000      	b.n	8003714 <HAL_GPIO_Init+0x204>
 8003712:	2300      	movs	r3, #0
 8003714:	69fa      	ldr	r2, [r7, #28]
 8003716:	f002 0203 	and.w	r2, r2, #3
 800371a:	0092      	lsls	r2, r2, #2
 800371c:	4093      	lsls	r3, r2
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	4313      	orrs	r3, r2
 8003722:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003724:	4935      	ldr	r1, [pc, #212]	@ (80037fc <HAL_GPIO_Init+0x2ec>)
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	089b      	lsrs	r3, r3, #2
 800372a:	3302      	adds	r3, #2
 800372c:	69ba      	ldr	r2, [r7, #24]
 800372e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003732:	4b38      	ldr	r3, [pc, #224]	@ (8003814 <HAL_GPIO_Init+0x304>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	43db      	mvns	r3, r3
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	4013      	ands	r3, r2
 8003740:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d003      	beq.n	8003756 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800374e:	69ba      	ldr	r2, [r7, #24]
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	4313      	orrs	r3, r2
 8003754:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003756:	4a2f      	ldr	r2, [pc, #188]	@ (8003814 <HAL_GPIO_Init+0x304>)
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800375c:	4b2d      	ldr	r3, [pc, #180]	@ (8003814 <HAL_GPIO_Init+0x304>)
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	43db      	mvns	r3, r3
 8003766:	69ba      	ldr	r2, [r7, #24]
 8003768:	4013      	ands	r3, r2
 800376a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d003      	beq.n	8003780 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003778:	69ba      	ldr	r2, [r7, #24]
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	4313      	orrs	r3, r2
 800377e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003780:	4a24      	ldr	r2, [pc, #144]	@ (8003814 <HAL_GPIO_Init+0x304>)
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003786:	4b23      	ldr	r3, [pc, #140]	@ (8003814 <HAL_GPIO_Init+0x304>)
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	43db      	mvns	r3, r3
 8003790:	69ba      	ldr	r2, [r7, #24]
 8003792:	4013      	ands	r3, r2
 8003794:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d003      	beq.n	80037aa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80037a2:	69ba      	ldr	r2, [r7, #24]
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037aa:	4a1a      	ldr	r2, [pc, #104]	@ (8003814 <HAL_GPIO_Init+0x304>)
 80037ac:	69bb      	ldr	r3, [r7, #24]
 80037ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037b0:	4b18      	ldr	r3, [pc, #96]	@ (8003814 <HAL_GPIO_Init+0x304>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	43db      	mvns	r3, r3
 80037ba:	69ba      	ldr	r2, [r7, #24]
 80037bc:	4013      	ands	r3, r2
 80037be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d003      	beq.n	80037d4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80037cc:	69ba      	ldr	r2, [r7, #24]
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037d4:	4a0f      	ldr	r2, [pc, #60]	@ (8003814 <HAL_GPIO_Init+0x304>)
 80037d6:	69bb      	ldr	r3, [r7, #24]
 80037d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	3301      	adds	r3, #1
 80037de:	61fb      	str	r3, [r7, #28]
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	2b0f      	cmp	r3, #15
 80037e4:	f67f aea2 	bls.w	800352c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037e8:	bf00      	nop
 80037ea:	bf00      	nop
 80037ec:	3724      	adds	r7, #36	@ 0x24
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	40023800 	.word	0x40023800
 80037fc:	40013800 	.word	0x40013800
 8003800:	40020000 	.word	0x40020000
 8003804:	40020400 	.word	0x40020400
 8003808:	40020800 	.word	0x40020800
 800380c:	40020c00 	.word	0x40020c00
 8003810:	40021000 	.word	0x40021000
 8003814:	40013c00 	.word	0x40013c00

08003818 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	460b      	mov	r3, r1
 8003822:	807b      	strh	r3, [r7, #2]
 8003824:	4613      	mov	r3, r2
 8003826:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003828:	787b      	ldrb	r3, [r7, #1]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d003      	beq.n	8003836 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800382e:	887a      	ldrh	r2, [r7, #2]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003834:	e003      	b.n	800383e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003836:	887b      	ldrh	r3, [r7, #2]
 8003838:	041a      	lsls	r2, r3, #16
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	619a      	str	r2, [r3, #24]
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
	...

0800384c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e12b      	b.n	8003ab6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d106      	bne.n	8003878 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f7ff f914 	bl	8002aa0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2224      	movs	r2, #36	@ 0x24
 800387c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f022 0201 	bic.w	r2, r2, #1
 800388e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800389e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80038b0:	f001 fd5a 	bl	8005368 <HAL_RCC_GetPCLK1Freq>
 80038b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	4a81      	ldr	r2, [pc, #516]	@ (8003ac0 <HAL_I2C_Init+0x274>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d807      	bhi.n	80038d0 <HAL_I2C_Init+0x84>
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	4a80      	ldr	r2, [pc, #512]	@ (8003ac4 <HAL_I2C_Init+0x278>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	bf94      	ite	ls
 80038c8:	2301      	movls	r3, #1
 80038ca:	2300      	movhi	r3, #0
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	e006      	b.n	80038de <HAL_I2C_Init+0x92>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	4a7d      	ldr	r2, [pc, #500]	@ (8003ac8 <HAL_I2C_Init+0x27c>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	bf94      	ite	ls
 80038d8:	2301      	movls	r3, #1
 80038da:	2300      	movhi	r3, #0
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e0e7      	b.n	8003ab6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	4a78      	ldr	r2, [pc, #480]	@ (8003acc <HAL_I2C_Init+0x280>)
 80038ea:	fba2 2303 	umull	r2, r3, r2, r3
 80038ee:	0c9b      	lsrs	r3, r3, #18
 80038f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	68ba      	ldr	r2, [r7, #8]
 8003902:	430a      	orrs	r2, r1
 8003904:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	6a1b      	ldr	r3, [r3, #32]
 800390c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	4a6a      	ldr	r2, [pc, #424]	@ (8003ac0 <HAL_I2C_Init+0x274>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d802      	bhi.n	8003920 <HAL_I2C_Init+0xd4>
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	3301      	adds	r3, #1
 800391e:	e009      	b.n	8003934 <HAL_I2C_Init+0xe8>
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003926:	fb02 f303 	mul.w	r3, r2, r3
 800392a:	4a69      	ldr	r2, [pc, #420]	@ (8003ad0 <HAL_I2C_Init+0x284>)
 800392c:	fba2 2303 	umull	r2, r3, r2, r3
 8003930:	099b      	lsrs	r3, r3, #6
 8003932:	3301      	adds	r3, #1
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	6812      	ldr	r2, [r2, #0]
 8003938:	430b      	orrs	r3, r1
 800393a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	69db      	ldr	r3, [r3, #28]
 8003942:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003946:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	495c      	ldr	r1, [pc, #368]	@ (8003ac0 <HAL_I2C_Init+0x274>)
 8003950:	428b      	cmp	r3, r1
 8003952:	d819      	bhi.n	8003988 <HAL_I2C_Init+0x13c>
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	1e59      	subs	r1, r3, #1
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	005b      	lsls	r3, r3, #1
 800395e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003962:	1c59      	adds	r1, r3, #1
 8003964:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003968:	400b      	ands	r3, r1
 800396a:	2b00      	cmp	r3, #0
 800396c:	d00a      	beq.n	8003984 <HAL_I2C_Init+0x138>
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	1e59      	subs	r1, r3, #1
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	005b      	lsls	r3, r3, #1
 8003978:	fbb1 f3f3 	udiv	r3, r1, r3
 800397c:	3301      	adds	r3, #1
 800397e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003982:	e051      	b.n	8003a28 <HAL_I2C_Init+0x1dc>
 8003984:	2304      	movs	r3, #4
 8003986:	e04f      	b.n	8003a28 <HAL_I2C_Init+0x1dc>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d111      	bne.n	80039b4 <HAL_I2C_Init+0x168>
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	1e58      	subs	r0, r3, #1
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6859      	ldr	r1, [r3, #4]
 8003998:	460b      	mov	r3, r1
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	440b      	add	r3, r1
 800399e:	fbb0 f3f3 	udiv	r3, r0, r3
 80039a2:	3301      	adds	r3, #1
 80039a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	bf0c      	ite	eq
 80039ac:	2301      	moveq	r3, #1
 80039ae:	2300      	movne	r3, #0
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	e012      	b.n	80039da <HAL_I2C_Init+0x18e>
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	1e58      	subs	r0, r3, #1
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6859      	ldr	r1, [r3, #4]
 80039bc:	460b      	mov	r3, r1
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	440b      	add	r3, r1
 80039c2:	0099      	lsls	r1, r3, #2
 80039c4:	440b      	add	r3, r1
 80039c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80039ca:	3301      	adds	r3, #1
 80039cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	bf0c      	ite	eq
 80039d4:	2301      	moveq	r3, #1
 80039d6:	2300      	movne	r3, #0
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d001      	beq.n	80039e2 <HAL_I2C_Init+0x196>
 80039de:	2301      	movs	r3, #1
 80039e0:	e022      	b.n	8003a28 <HAL_I2C_Init+0x1dc>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d10e      	bne.n	8003a08 <HAL_I2C_Init+0x1bc>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	1e58      	subs	r0, r3, #1
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6859      	ldr	r1, [r3, #4]
 80039f2:	460b      	mov	r3, r1
 80039f4:	005b      	lsls	r3, r3, #1
 80039f6:	440b      	add	r3, r1
 80039f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80039fc:	3301      	adds	r3, #1
 80039fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a06:	e00f      	b.n	8003a28 <HAL_I2C_Init+0x1dc>
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	1e58      	subs	r0, r3, #1
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6859      	ldr	r1, [r3, #4]
 8003a10:	460b      	mov	r3, r1
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	440b      	add	r3, r1
 8003a16:	0099      	lsls	r1, r3, #2
 8003a18:	440b      	add	r3, r1
 8003a1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a1e:	3301      	adds	r3, #1
 8003a20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a24:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a28:	6879      	ldr	r1, [r7, #4]
 8003a2a:	6809      	ldr	r1, [r1, #0]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	69da      	ldr	r2, [r3, #28]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a1b      	ldr	r3, [r3, #32]
 8003a42:	431a      	orrs	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	430a      	orrs	r2, r1
 8003a4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003a56:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	6911      	ldr	r1, [r2, #16]
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	68d2      	ldr	r2, [r2, #12]
 8003a62:	4311      	orrs	r1, r2
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	6812      	ldr	r2, [r2, #0]
 8003a68:	430b      	orrs	r3, r1
 8003a6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	695a      	ldr	r2, [r3, #20]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	430a      	orrs	r2, r1
 8003a86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f042 0201 	orr.w	r2, r2, #1
 8003a96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2220      	movs	r2, #32
 8003aa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003ab4:	2300      	movs	r3, #0
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3710      	adds	r7, #16
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	000186a0 	.word	0x000186a0
 8003ac4:	001e847f 	.word	0x001e847f
 8003ac8:	003d08ff 	.word	0x003d08ff
 8003acc:	431bde83 	.word	0x431bde83
 8003ad0:	10624dd3 	.word	0x10624dd3

08003ad4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b088      	sub	sp, #32
 8003ad8:	af02      	add	r7, sp, #8
 8003ada:	60f8      	str	r0, [r7, #12]
 8003adc:	4608      	mov	r0, r1
 8003ade:	4611      	mov	r1, r2
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	817b      	strh	r3, [r7, #10]
 8003ae6:	460b      	mov	r3, r1
 8003ae8:	813b      	strh	r3, [r7, #8]
 8003aea:	4613      	mov	r3, r2
 8003aec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003aee:	f7ff fb3b 	bl	8003168 <HAL_GetTick>
 8003af2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	2b20      	cmp	r3, #32
 8003afe:	f040 80d9 	bne.w	8003cb4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	9300      	str	r3, [sp, #0]
 8003b06:	2319      	movs	r3, #25
 8003b08:	2201      	movs	r2, #1
 8003b0a:	496d      	ldr	r1, [pc, #436]	@ (8003cc0 <HAL_I2C_Mem_Write+0x1ec>)
 8003b0c:	68f8      	ldr	r0, [r7, #12]
 8003b0e:	f000 fdc5 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d001      	beq.n	8003b1c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003b18:	2302      	movs	r3, #2
 8003b1a:	e0cc      	b.n	8003cb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d101      	bne.n	8003b2a <HAL_I2C_Mem_Write+0x56>
 8003b26:	2302      	movs	r3, #2
 8003b28:	e0c5      	b.n	8003cb6 <HAL_I2C_Mem_Write+0x1e2>
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0301 	and.w	r3, r3, #1
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d007      	beq.n	8003b50 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f042 0201 	orr.w	r2, r2, #1
 8003b4e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b5e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2221      	movs	r2, #33	@ 0x21
 8003b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2240      	movs	r2, #64	@ 0x40
 8003b6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6a3a      	ldr	r2, [r7, #32]
 8003b7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003b80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b86:	b29a      	uxth	r2, r3
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	4a4d      	ldr	r2, [pc, #308]	@ (8003cc4 <HAL_I2C_Mem_Write+0x1f0>)
 8003b90:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b92:	88f8      	ldrh	r0, [r7, #6]
 8003b94:	893a      	ldrh	r2, [r7, #8]
 8003b96:	8979      	ldrh	r1, [r7, #10]
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	9301      	str	r3, [sp, #4]
 8003b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b9e:	9300      	str	r3, [sp, #0]
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	68f8      	ldr	r0, [r7, #12]
 8003ba4:	f000 fbfc 	bl	80043a0 <I2C_RequestMemoryWrite>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d052      	beq.n	8003c54 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e081      	b.n	8003cb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bb2:	697a      	ldr	r2, [r7, #20]
 8003bb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bb6:	68f8      	ldr	r0, [r7, #12]
 8003bb8:	f000 fe8a 	bl	80048d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00d      	beq.n	8003bde <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc6:	2b04      	cmp	r3, #4
 8003bc8:	d107      	bne.n	8003bda <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bd8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e06b      	b.n	8003cb6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be2:	781a      	ldrb	r2, [r3, #0]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bee:	1c5a      	adds	r2, r3, #1
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bf8:	3b01      	subs	r3, #1
 8003bfa:	b29a      	uxth	r2, r3
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	3b01      	subs	r3, #1
 8003c08:	b29a      	uxth	r2, r3
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	f003 0304 	and.w	r3, r3, #4
 8003c18:	2b04      	cmp	r3, #4
 8003c1a:	d11b      	bne.n	8003c54 <HAL_I2C_Mem_Write+0x180>
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d017      	beq.n	8003c54 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c28:	781a      	ldrb	r2, [r3, #0]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c34:	1c5a      	adds	r2, r3, #1
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	b29a      	uxth	r2, r3
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	3b01      	subs	r3, #1
 8003c4e:	b29a      	uxth	r2, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d1aa      	bne.n	8003bb2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c5c:	697a      	ldr	r2, [r7, #20]
 8003c5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c60:	68f8      	ldr	r0, [r7, #12]
 8003c62:	f000 fe7d 	bl	8004960 <I2C_WaitOnBTFFlagUntilTimeout>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d00d      	beq.n	8003c88 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c70:	2b04      	cmp	r3, #4
 8003c72:	d107      	bne.n	8003c84 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c82:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e016      	b.n	8003cb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2220      	movs	r2, #32
 8003c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	e000      	b.n	8003cb6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003cb4:	2302      	movs	r3, #2
  }
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3718      	adds	r7, #24
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	00100002 	.word	0x00100002
 8003cc4:	ffff0000 	.word	0xffff0000

08003cc8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b08c      	sub	sp, #48	@ 0x30
 8003ccc:	af02      	add	r7, sp, #8
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	4608      	mov	r0, r1
 8003cd2:	4611      	mov	r1, r2
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	817b      	strh	r3, [r7, #10]
 8003cda:	460b      	mov	r3, r1
 8003cdc:	813b      	strh	r3, [r7, #8]
 8003cde:	4613      	mov	r3, r2
 8003ce0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ce2:	f7ff fa41 	bl	8003168 <HAL_GetTick>
 8003ce6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	2b20      	cmp	r3, #32
 8003cf2:	f040 8214 	bne.w	800411e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf8:	9300      	str	r3, [sp, #0]
 8003cfa:	2319      	movs	r3, #25
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	497b      	ldr	r1, [pc, #492]	@ (8003eec <HAL_I2C_Mem_Read+0x224>)
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f000 fccb 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d001      	beq.n	8003d10 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003d0c:	2302      	movs	r3, #2
 8003d0e:	e207      	b.n	8004120 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d101      	bne.n	8003d1e <HAL_I2C_Mem_Read+0x56>
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	e200      	b.n	8004120 <HAL_I2C_Mem_Read+0x458>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0301 	and.w	r3, r3, #1
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d007      	beq.n	8003d44 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f042 0201 	orr.w	r2, r2, #1
 8003d42:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d52:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2222      	movs	r2, #34	@ 0x22
 8003d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2240      	movs	r2, #64	@ 0x40
 8003d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2200      	movs	r2, #0
 8003d68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003d74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d7a:	b29a      	uxth	r2, r3
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	4a5b      	ldr	r2, [pc, #364]	@ (8003ef0 <HAL_I2C_Mem_Read+0x228>)
 8003d84:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d86:	88f8      	ldrh	r0, [r7, #6]
 8003d88:	893a      	ldrh	r2, [r7, #8]
 8003d8a:	8979      	ldrh	r1, [r7, #10]
 8003d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d8e:	9301      	str	r3, [sp, #4]
 8003d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d92:	9300      	str	r3, [sp, #0]
 8003d94:	4603      	mov	r3, r0
 8003d96:	68f8      	ldr	r0, [r7, #12]
 8003d98:	f000 fb98 	bl	80044cc <I2C_RequestMemoryRead>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e1bc      	b.n	8004120 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d113      	bne.n	8003dd6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dae:	2300      	movs	r3, #0
 8003db0:	623b      	str	r3, [r7, #32]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	695b      	ldr	r3, [r3, #20]
 8003db8:	623b      	str	r3, [r7, #32]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	623b      	str	r3, [r7, #32]
 8003dc2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dd2:	601a      	str	r2, [r3, #0]
 8003dd4:	e190      	b.n	80040f8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d11b      	bne.n	8003e16 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dee:	2300      	movs	r3, #0
 8003df0:	61fb      	str	r3, [r7, #28]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	61fb      	str	r3, [r7, #28]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	699b      	ldr	r3, [r3, #24]
 8003e00:	61fb      	str	r3, [r7, #28]
 8003e02:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e12:	601a      	str	r2, [r3, #0]
 8003e14:	e170      	b.n	80040f8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d11b      	bne.n	8003e56 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e2c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e3c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e3e:	2300      	movs	r3, #0
 8003e40:	61bb      	str	r3, [r7, #24]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	61bb      	str	r3, [r7, #24]
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	699b      	ldr	r3, [r3, #24]
 8003e50:	61bb      	str	r3, [r7, #24]
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	e150      	b.n	80040f8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e56:	2300      	movs	r3, #0
 8003e58:	617b      	str	r3, [r7, #20]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	617b      	str	r3, [r7, #20]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	617b      	str	r3, [r7, #20]
 8003e6a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003e6c:	e144      	b.n	80040f8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e72:	2b03      	cmp	r3, #3
 8003e74:	f200 80f1 	bhi.w	800405a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d123      	bne.n	8003ec8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e82:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003e84:	68f8      	ldr	r0, [r7, #12]
 8003e86:	f000 fdb3 	bl	80049f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d001      	beq.n	8003e94 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e145      	b.n	8004120 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	691a      	ldr	r2, [r3, #16]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9e:	b2d2      	uxtb	r2, r2
 8003ea0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea6:	1c5a      	adds	r2, r3, #1
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb0:	3b01      	subs	r3, #1
 8003eb2:	b29a      	uxth	r2, r3
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ebc:	b29b      	uxth	r3, r3
 8003ebe:	3b01      	subs	r3, #1
 8003ec0:	b29a      	uxth	r2, r3
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003ec6:	e117      	b.n	80040f8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d14e      	bne.n	8003f6e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed2:	9300      	str	r3, [sp, #0]
 8003ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	4906      	ldr	r1, [pc, #24]	@ (8003ef4 <HAL_I2C_Mem_Read+0x22c>)
 8003eda:	68f8      	ldr	r0, [r7, #12]
 8003edc:	f000 fbde 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d008      	beq.n	8003ef8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e11a      	b.n	8004120 <HAL_I2C_Mem_Read+0x458>
 8003eea:	bf00      	nop
 8003eec:	00100002 	.word	0x00100002
 8003ef0:	ffff0000 	.word	0xffff0000
 8003ef4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	691a      	ldr	r2, [r3, #16]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f12:	b2d2      	uxtb	r2, r2
 8003f14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1a:	1c5a      	adds	r2, r3, #1
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f24:	3b01      	subs	r3, #1
 8003f26:	b29a      	uxth	r2, r3
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	3b01      	subs	r3, #1
 8003f34:	b29a      	uxth	r2, r3
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	691a      	ldr	r2, [r3, #16]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f44:	b2d2      	uxtb	r2, r2
 8003f46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f4c:	1c5a      	adds	r2, r3, #1
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f56:	3b01      	subs	r3, #1
 8003f58:	b29a      	uxth	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	3b01      	subs	r3, #1
 8003f66:	b29a      	uxth	r2, r3
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003f6c:	e0c4      	b.n	80040f8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f70:	9300      	str	r3, [sp, #0]
 8003f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f74:	2200      	movs	r2, #0
 8003f76:	496c      	ldr	r1, [pc, #432]	@ (8004128 <HAL_I2C_Mem_Read+0x460>)
 8003f78:	68f8      	ldr	r0, [r7, #12]
 8003f7a:	f000 fb8f 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d001      	beq.n	8003f88 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e0cb      	b.n	8004120 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	691a      	ldr	r2, [r3, #16]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa2:	b2d2      	uxtb	r2, r2
 8003fa4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003faa:	1c5a      	adds	r2, r3, #1
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fb4:	3b01      	subs	r3, #1
 8003fb6:	b29a      	uxth	r2, r3
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	3b01      	subs	r3, #1
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fcc:	9300      	str	r3, [sp, #0]
 8003fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	4955      	ldr	r1, [pc, #340]	@ (8004128 <HAL_I2C_Mem_Read+0x460>)
 8003fd4:	68f8      	ldr	r0, [r7, #12]
 8003fd6:	f000 fb61 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d001      	beq.n	8003fe4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e09d      	b.n	8004120 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ff2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	691a      	ldr	r2, [r3, #16]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffe:	b2d2      	uxtb	r2, r2
 8004000:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004006:	1c5a      	adds	r2, r3, #1
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004010:	3b01      	subs	r3, #1
 8004012:	b29a      	uxth	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800401c:	b29b      	uxth	r3, r3
 800401e:	3b01      	subs	r3, #1
 8004020:	b29a      	uxth	r2, r3
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	691a      	ldr	r2, [r3, #16]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004030:	b2d2      	uxtb	r2, r2
 8004032:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004038:	1c5a      	adds	r2, r3, #1
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004042:	3b01      	subs	r3, #1
 8004044:	b29a      	uxth	r2, r3
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800404e:	b29b      	uxth	r3, r3
 8004050:	3b01      	subs	r3, #1
 8004052:	b29a      	uxth	r2, r3
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004058:	e04e      	b.n	80040f8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800405a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800405c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800405e:	68f8      	ldr	r0, [r7, #12]
 8004060:	f000 fcc6 	bl	80049f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d001      	beq.n	800406e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e058      	b.n	8004120 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	691a      	ldr	r2, [r3, #16]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004078:	b2d2      	uxtb	r2, r2
 800407a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004080:	1c5a      	adds	r2, r3, #1
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800408a:	3b01      	subs	r3, #1
 800408c:	b29a      	uxth	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004096:	b29b      	uxth	r3, r3
 8004098:	3b01      	subs	r3, #1
 800409a:	b29a      	uxth	r2, r3
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	695b      	ldr	r3, [r3, #20]
 80040a6:	f003 0304 	and.w	r3, r3, #4
 80040aa:	2b04      	cmp	r3, #4
 80040ac:	d124      	bne.n	80040f8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040b2:	2b03      	cmp	r3, #3
 80040b4:	d107      	bne.n	80040c6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040c4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	691a      	ldr	r2, [r3, #16]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d0:	b2d2      	uxtb	r2, r2
 80040d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d8:	1c5a      	adds	r2, r3, #1
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040e2:	3b01      	subs	r3, #1
 80040e4:	b29a      	uxth	r2, r3
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	3b01      	subs	r3, #1
 80040f2:	b29a      	uxth	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	f47f aeb6 	bne.w	8003e6e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2220      	movs	r2, #32
 8004106:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800411a:	2300      	movs	r3, #0
 800411c:	e000      	b.n	8004120 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800411e:	2302      	movs	r3, #2
  }
}
 8004120:	4618      	mov	r0, r3
 8004122:	3728      	adds	r7, #40	@ 0x28
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}
 8004128:	00010004 	.word	0x00010004

0800412c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b08a      	sub	sp, #40	@ 0x28
 8004130:	af02      	add	r7, sp, #8
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	607a      	str	r2, [r7, #4]
 8004136:	603b      	str	r3, [r7, #0]
 8004138:	460b      	mov	r3, r1
 800413a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800413c:	f7ff f814 	bl	8003168 <HAL_GetTick>
 8004140:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004142:	2300      	movs	r3, #0
 8004144:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800414c:	b2db      	uxtb	r3, r3
 800414e:	2b20      	cmp	r3, #32
 8004150:	f040 8111 	bne.w	8004376 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004154:	69fb      	ldr	r3, [r7, #28]
 8004156:	9300      	str	r3, [sp, #0]
 8004158:	2319      	movs	r3, #25
 800415a:	2201      	movs	r2, #1
 800415c:	4988      	ldr	r1, [pc, #544]	@ (8004380 <HAL_I2C_IsDeviceReady+0x254>)
 800415e:	68f8      	ldr	r0, [r7, #12]
 8004160:	f000 fa9c 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d001      	beq.n	800416e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800416a:	2302      	movs	r3, #2
 800416c:	e104      	b.n	8004378 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004174:	2b01      	cmp	r3, #1
 8004176:	d101      	bne.n	800417c <HAL_I2C_IsDeviceReady+0x50>
 8004178:	2302      	movs	r3, #2
 800417a:	e0fd      	b.n	8004378 <HAL_I2C_IsDeviceReady+0x24c>
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0301 	and.w	r3, r3, #1
 800418e:	2b01      	cmp	r3, #1
 8004190:	d007      	beq.n	80041a2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f042 0201 	orr.w	r2, r2, #1
 80041a0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2224      	movs	r2, #36	@ 0x24
 80041b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2200      	movs	r2, #0
 80041be:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	4a70      	ldr	r2, [pc, #448]	@ (8004384 <HAL_I2C_IsDeviceReady+0x258>)
 80041c4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041d4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	9300      	str	r3, [sp, #0]
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	2200      	movs	r2, #0
 80041de:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80041e2:	68f8      	ldr	r0, [r7, #12]
 80041e4:	f000 fa5a 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 80041e8:	4603      	mov	r3, r0
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d00d      	beq.n	800420a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041fc:	d103      	bne.n	8004206 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004204:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e0b6      	b.n	8004378 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800420a:	897b      	ldrh	r3, [r7, #10]
 800420c:	b2db      	uxtb	r3, r3
 800420e:	461a      	mov	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004218:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800421a:	f7fe ffa5 	bl	8003168 <HAL_GetTick>
 800421e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	695b      	ldr	r3, [r3, #20]
 8004226:	f003 0302 	and.w	r3, r3, #2
 800422a:	2b02      	cmp	r3, #2
 800422c:	bf0c      	ite	eq
 800422e:	2301      	moveq	r3, #1
 8004230:	2300      	movne	r3, #0
 8004232:	b2db      	uxtb	r3, r3
 8004234:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	695b      	ldr	r3, [r3, #20]
 800423c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004240:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004244:	bf0c      	ite	eq
 8004246:	2301      	moveq	r3, #1
 8004248:	2300      	movne	r3, #0
 800424a:	b2db      	uxtb	r3, r3
 800424c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800424e:	e025      	b.n	800429c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004250:	f7fe ff8a 	bl	8003168 <HAL_GetTick>
 8004254:	4602      	mov	r2, r0
 8004256:	69fb      	ldr	r3, [r7, #28]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	683a      	ldr	r2, [r7, #0]
 800425c:	429a      	cmp	r2, r3
 800425e:	d302      	bcc.n	8004266 <HAL_I2C_IsDeviceReady+0x13a>
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d103      	bne.n	800426e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	22a0      	movs	r2, #160	@ 0xa0
 800426a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	695b      	ldr	r3, [r3, #20]
 8004274:	f003 0302 	and.w	r3, r3, #2
 8004278:	2b02      	cmp	r3, #2
 800427a:	bf0c      	ite	eq
 800427c:	2301      	moveq	r3, #1
 800427e:	2300      	movne	r3, #0
 8004280:	b2db      	uxtb	r3, r3
 8004282:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800428e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004292:	bf0c      	ite	eq
 8004294:	2301      	moveq	r3, #1
 8004296:	2300      	movne	r3, #0
 8004298:	b2db      	uxtb	r3, r3
 800429a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	2ba0      	cmp	r3, #160	@ 0xa0
 80042a6:	d005      	beq.n	80042b4 <HAL_I2C_IsDeviceReady+0x188>
 80042a8:	7dfb      	ldrb	r3, [r7, #23]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d102      	bne.n	80042b4 <HAL_I2C_IsDeviceReady+0x188>
 80042ae:	7dbb      	ldrb	r3, [r7, #22]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d0cd      	beq.n	8004250 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2220      	movs	r2, #32
 80042b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d129      	bne.n	800431e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042d8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042da:	2300      	movs	r3, #0
 80042dc:	613b      	str	r3, [r7, #16]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	695b      	ldr	r3, [r3, #20]
 80042e4:	613b      	str	r3, [r7, #16]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	613b      	str	r3, [r7, #16]
 80042ee:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042f0:	69fb      	ldr	r3, [r7, #28]
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	2319      	movs	r3, #25
 80042f6:	2201      	movs	r2, #1
 80042f8:	4921      	ldr	r1, [pc, #132]	@ (8004380 <HAL_I2C_IsDeviceReady+0x254>)
 80042fa:	68f8      	ldr	r0, [r7, #12]
 80042fc:	f000 f9ce 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 8004300:	4603      	mov	r3, r0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d001      	beq.n	800430a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e036      	b.n	8004378 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2220      	movs	r2, #32
 800430e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800431a:	2300      	movs	r3, #0
 800431c:	e02c      	b.n	8004378 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800432c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004336:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	9300      	str	r3, [sp, #0]
 800433c:	2319      	movs	r3, #25
 800433e:	2201      	movs	r2, #1
 8004340:	490f      	ldr	r1, [pc, #60]	@ (8004380 <HAL_I2C_IsDeviceReady+0x254>)
 8004342:	68f8      	ldr	r0, [r7, #12]
 8004344:	f000 f9aa 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d001      	beq.n	8004352 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e012      	b.n	8004378 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004352:	69bb      	ldr	r3, [r7, #24]
 8004354:	3301      	adds	r3, #1
 8004356:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004358:	69ba      	ldr	r2, [r7, #24]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	429a      	cmp	r2, r3
 800435e:	f4ff af32 	bcc.w	80041c6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2220      	movs	r2, #32
 8004366:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	2200      	movs	r2, #0
 800436e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e000      	b.n	8004378 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004376:	2302      	movs	r3, #2
  }
}
 8004378:	4618      	mov	r0, r3
 800437a:	3720      	adds	r7, #32
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}
 8004380:	00100002 	.word	0x00100002
 8004384:	ffff0000 	.word	0xffff0000

08004388 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004394:	4618      	mov	r0, r3
 8004396:	370c      	adds	r7, #12
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr

080043a0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b088      	sub	sp, #32
 80043a4:	af02      	add	r7, sp, #8
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	4608      	mov	r0, r1
 80043aa:	4611      	mov	r1, r2
 80043ac:	461a      	mov	r2, r3
 80043ae:	4603      	mov	r3, r0
 80043b0:	817b      	strh	r3, [r7, #10]
 80043b2:	460b      	mov	r3, r1
 80043b4:	813b      	strh	r3, [r7, #8]
 80043b6:	4613      	mov	r3, r2
 80043b8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043cc:	9300      	str	r3, [sp, #0]
 80043ce:	6a3b      	ldr	r3, [r7, #32]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80043d6:	68f8      	ldr	r0, [r7, #12]
 80043d8:	f000 f960 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d00d      	beq.n	80043fe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043f0:	d103      	bne.n	80043fa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043f8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e05f      	b.n	80044be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80043fe:	897b      	ldrh	r3, [r7, #10]
 8004400:	b2db      	uxtb	r3, r3
 8004402:	461a      	mov	r2, r3
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800440c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800440e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004410:	6a3a      	ldr	r2, [r7, #32]
 8004412:	492d      	ldr	r1, [pc, #180]	@ (80044c8 <I2C_RequestMemoryWrite+0x128>)
 8004414:	68f8      	ldr	r0, [r7, #12]
 8004416:	f000 f9bb 	bl	8004790 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d001      	beq.n	8004424 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e04c      	b.n	80044be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004424:	2300      	movs	r3, #0
 8004426:	617b      	str	r3, [r7, #20]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	617b      	str	r3, [r7, #20]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	699b      	ldr	r3, [r3, #24]
 8004436:	617b      	str	r3, [r7, #20]
 8004438:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800443a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800443c:	6a39      	ldr	r1, [r7, #32]
 800443e:	68f8      	ldr	r0, [r7, #12]
 8004440:	f000 fa46 	bl	80048d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d00d      	beq.n	8004466 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800444e:	2b04      	cmp	r3, #4
 8004450:	d107      	bne.n	8004462 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004460:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e02b      	b.n	80044be <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004466:	88fb      	ldrh	r3, [r7, #6]
 8004468:	2b01      	cmp	r3, #1
 800446a:	d105      	bne.n	8004478 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800446c:	893b      	ldrh	r3, [r7, #8]
 800446e:	b2da      	uxtb	r2, r3
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	611a      	str	r2, [r3, #16]
 8004476:	e021      	b.n	80044bc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004478:	893b      	ldrh	r3, [r7, #8]
 800447a:	0a1b      	lsrs	r3, r3, #8
 800447c:	b29b      	uxth	r3, r3
 800447e:	b2da      	uxtb	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004488:	6a39      	ldr	r1, [r7, #32]
 800448a:	68f8      	ldr	r0, [r7, #12]
 800448c:	f000 fa20 	bl	80048d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d00d      	beq.n	80044b2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800449a:	2b04      	cmp	r3, #4
 800449c:	d107      	bne.n	80044ae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e005      	b.n	80044be <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80044b2:	893b      	ldrh	r3, [r7, #8]
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80044bc:	2300      	movs	r3, #0
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3718      	adds	r7, #24
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	00010002 	.word	0x00010002

080044cc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b088      	sub	sp, #32
 80044d0:	af02      	add	r7, sp, #8
 80044d2:	60f8      	str	r0, [r7, #12]
 80044d4:	4608      	mov	r0, r1
 80044d6:	4611      	mov	r1, r2
 80044d8:	461a      	mov	r2, r3
 80044da:	4603      	mov	r3, r0
 80044dc:	817b      	strh	r3, [r7, #10]
 80044de:	460b      	mov	r3, r1
 80044e0:	813b      	strh	r3, [r7, #8]
 80044e2:	4613      	mov	r3, r2
 80044e4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80044f4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004504:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004508:	9300      	str	r3, [sp, #0]
 800450a:	6a3b      	ldr	r3, [r7, #32]
 800450c:	2200      	movs	r2, #0
 800450e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004512:	68f8      	ldr	r0, [r7, #12]
 8004514:	f000 f8c2 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 8004518:	4603      	mov	r3, r0
 800451a:	2b00      	cmp	r3, #0
 800451c:	d00d      	beq.n	800453a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004528:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800452c:	d103      	bne.n	8004536 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004534:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004536:	2303      	movs	r3, #3
 8004538:	e0aa      	b.n	8004690 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800453a:	897b      	ldrh	r3, [r7, #10]
 800453c:	b2db      	uxtb	r3, r3
 800453e:	461a      	mov	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004548:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800454a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800454c:	6a3a      	ldr	r2, [r7, #32]
 800454e:	4952      	ldr	r1, [pc, #328]	@ (8004698 <I2C_RequestMemoryRead+0x1cc>)
 8004550:	68f8      	ldr	r0, [r7, #12]
 8004552:	f000 f91d 	bl	8004790 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004556:	4603      	mov	r3, r0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d001      	beq.n	8004560 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e097      	b.n	8004690 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004560:	2300      	movs	r3, #0
 8004562:	617b      	str	r3, [r7, #20]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	695b      	ldr	r3, [r3, #20]
 800456a:	617b      	str	r3, [r7, #20]
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	699b      	ldr	r3, [r3, #24]
 8004572:	617b      	str	r3, [r7, #20]
 8004574:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004576:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004578:	6a39      	ldr	r1, [r7, #32]
 800457a:	68f8      	ldr	r0, [r7, #12]
 800457c:	f000 f9a8 	bl	80048d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004580:	4603      	mov	r3, r0
 8004582:	2b00      	cmp	r3, #0
 8004584:	d00d      	beq.n	80045a2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458a:	2b04      	cmp	r3, #4
 800458c:	d107      	bne.n	800459e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800459c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e076      	b.n	8004690 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80045a2:	88fb      	ldrh	r3, [r7, #6]
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d105      	bne.n	80045b4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80045a8:	893b      	ldrh	r3, [r7, #8]
 80045aa:	b2da      	uxtb	r2, r3
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	611a      	str	r2, [r3, #16]
 80045b2:	e021      	b.n	80045f8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80045b4:	893b      	ldrh	r3, [r7, #8]
 80045b6:	0a1b      	lsrs	r3, r3, #8
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	b2da      	uxtb	r2, r3
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045c4:	6a39      	ldr	r1, [r7, #32]
 80045c6:	68f8      	ldr	r0, [r7, #12]
 80045c8:	f000 f982 	bl	80048d0 <I2C_WaitOnTXEFlagUntilTimeout>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d00d      	beq.n	80045ee <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d6:	2b04      	cmp	r3, #4
 80045d8:	d107      	bne.n	80045ea <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045e8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e050      	b.n	8004690 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80045ee:	893b      	ldrh	r3, [r7, #8]
 80045f0:	b2da      	uxtb	r2, r3
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045fa:	6a39      	ldr	r1, [r7, #32]
 80045fc:	68f8      	ldr	r0, [r7, #12]
 80045fe:	f000 f967 	bl	80048d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d00d      	beq.n	8004624 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800460c:	2b04      	cmp	r3, #4
 800460e:	d107      	bne.n	8004620 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800461e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e035      	b.n	8004690 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004632:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004636:	9300      	str	r3, [sp, #0]
 8004638:	6a3b      	ldr	r3, [r7, #32]
 800463a:	2200      	movs	r2, #0
 800463c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004640:	68f8      	ldr	r0, [r7, #12]
 8004642:	f000 f82b 	bl	800469c <I2C_WaitOnFlagUntilTimeout>
 8004646:	4603      	mov	r3, r0
 8004648:	2b00      	cmp	r3, #0
 800464a:	d00d      	beq.n	8004668 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004656:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800465a:	d103      	bne.n	8004664 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004662:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e013      	b.n	8004690 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004668:	897b      	ldrh	r3, [r7, #10]
 800466a:	b2db      	uxtb	r3, r3
 800466c:	f043 0301 	orr.w	r3, r3, #1
 8004670:	b2da      	uxtb	r2, r3
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467a:	6a3a      	ldr	r2, [r7, #32]
 800467c:	4906      	ldr	r1, [pc, #24]	@ (8004698 <I2C_RequestMemoryRead+0x1cc>)
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f000 f886 	bl	8004790 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d001      	beq.n	800468e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e000      	b.n	8004690 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800468e:	2300      	movs	r3, #0
}
 8004690:	4618      	mov	r0, r3
 8004692:	3718      	adds	r7, #24
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}
 8004698:	00010002 	.word	0x00010002

0800469c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	60f8      	str	r0, [r7, #12]
 80046a4:	60b9      	str	r1, [r7, #8]
 80046a6:	603b      	str	r3, [r7, #0]
 80046a8:	4613      	mov	r3, r2
 80046aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046ac:	e048      	b.n	8004740 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046b4:	d044      	beq.n	8004740 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046b6:	f7fe fd57 	bl	8003168 <HAL_GetTick>
 80046ba:	4602      	mov	r2, r0
 80046bc:	69bb      	ldr	r3, [r7, #24]
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	683a      	ldr	r2, [r7, #0]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d302      	bcc.n	80046cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d139      	bne.n	8004740 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	0c1b      	lsrs	r3, r3, #16
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d10d      	bne.n	80046f2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	695b      	ldr	r3, [r3, #20]
 80046dc:	43da      	mvns	r2, r3
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	4013      	ands	r3, r2
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	bf0c      	ite	eq
 80046e8:	2301      	moveq	r3, #1
 80046ea:	2300      	movne	r3, #0
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	461a      	mov	r2, r3
 80046f0:	e00c      	b.n	800470c <I2C_WaitOnFlagUntilTimeout+0x70>
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	699b      	ldr	r3, [r3, #24]
 80046f8:	43da      	mvns	r2, r3
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	4013      	ands	r3, r2
 80046fe:	b29b      	uxth	r3, r3
 8004700:	2b00      	cmp	r3, #0
 8004702:	bf0c      	ite	eq
 8004704:	2301      	moveq	r3, #1
 8004706:	2300      	movne	r3, #0
 8004708:	b2db      	uxtb	r3, r3
 800470a:	461a      	mov	r2, r3
 800470c:	79fb      	ldrb	r3, [r7, #7]
 800470e:	429a      	cmp	r2, r3
 8004710:	d116      	bne.n	8004740 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2220      	movs	r2, #32
 800471c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2200      	movs	r2, #0
 8004724:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800472c:	f043 0220 	orr.w	r2, r3, #32
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e023      	b.n	8004788 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	0c1b      	lsrs	r3, r3, #16
 8004744:	b2db      	uxtb	r3, r3
 8004746:	2b01      	cmp	r3, #1
 8004748:	d10d      	bne.n	8004766 <I2C_WaitOnFlagUntilTimeout+0xca>
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	695b      	ldr	r3, [r3, #20]
 8004750:	43da      	mvns	r2, r3
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	4013      	ands	r3, r2
 8004756:	b29b      	uxth	r3, r3
 8004758:	2b00      	cmp	r3, #0
 800475a:	bf0c      	ite	eq
 800475c:	2301      	moveq	r3, #1
 800475e:	2300      	movne	r3, #0
 8004760:	b2db      	uxtb	r3, r3
 8004762:	461a      	mov	r2, r3
 8004764:	e00c      	b.n	8004780 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	43da      	mvns	r2, r3
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	4013      	ands	r3, r2
 8004772:	b29b      	uxth	r3, r3
 8004774:	2b00      	cmp	r3, #0
 8004776:	bf0c      	ite	eq
 8004778:	2301      	moveq	r3, #1
 800477a:	2300      	movne	r3, #0
 800477c:	b2db      	uxtb	r3, r3
 800477e:	461a      	mov	r2, r3
 8004780:	79fb      	ldrb	r3, [r7, #7]
 8004782:	429a      	cmp	r2, r3
 8004784:	d093      	beq.n	80046ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004786:	2300      	movs	r3, #0
}
 8004788:	4618      	mov	r0, r3
 800478a:	3710      	adds	r7, #16
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]
 800479c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800479e:	e071      	b.n	8004884 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047ae:	d123      	bne.n	80047f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047be:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80047c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2220      	movs	r2, #32
 80047d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2200      	movs	r2, #0
 80047dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e4:	f043 0204 	orr.w	r2, r3, #4
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2200      	movs	r2, #0
 80047f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e067      	b.n	80048c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047fe:	d041      	beq.n	8004884 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004800:	f7fe fcb2 	bl	8003168 <HAL_GetTick>
 8004804:	4602      	mov	r2, r0
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	429a      	cmp	r2, r3
 800480e:	d302      	bcc.n	8004816 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d136      	bne.n	8004884 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	0c1b      	lsrs	r3, r3, #16
 800481a:	b2db      	uxtb	r3, r3
 800481c:	2b01      	cmp	r3, #1
 800481e:	d10c      	bne.n	800483a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	695b      	ldr	r3, [r3, #20]
 8004826:	43da      	mvns	r2, r3
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	4013      	ands	r3, r2
 800482c:	b29b      	uxth	r3, r3
 800482e:	2b00      	cmp	r3, #0
 8004830:	bf14      	ite	ne
 8004832:	2301      	movne	r3, #1
 8004834:	2300      	moveq	r3, #0
 8004836:	b2db      	uxtb	r3, r3
 8004838:	e00b      	b.n	8004852 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	43da      	mvns	r2, r3
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	4013      	ands	r3, r2
 8004846:	b29b      	uxth	r3, r3
 8004848:	2b00      	cmp	r3, #0
 800484a:	bf14      	ite	ne
 800484c:	2301      	movne	r3, #1
 800484e:	2300      	moveq	r3, #0
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d016      	beq.n	8004884 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2200      	movs	r2, #0
 800485a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2220      	movs	r2, #32
 8004860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2200      	movs	r2, #0
 8004868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004870:	f043 0220 	orr.w	r2, r3, #32
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2200      	movs	r2, #0
 800487c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	e021      	b.n	80048c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	0c1b      	lsrs	r3, r3, #16
 8004888:	b2db      	uxtb	r3, r3
 800488a:	2b01      	cmp	r3, #1
 800488c:	d10c      	bne.n	80048a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	695b      	ldr	r3, [r3, #20]
 8004894:	43da      	mvns	r2, r3
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	4013      	ands	r3, r2
 800489a:	b29b      	uxth	r3, r3
 800489c:	2b00      	cmp	r3, #0
 800489e:	bf14      	ite	ne
 80048a0:	2301      	movne	r3, #1
 80048a2:	2300      	moveq	r3, #0
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	e00b      	b.n	80048c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	699b      	ldr	r3, [r3, #24]
 80048ae:	43da      	mvns	r2, r3
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	4013      	ands	r3, r2
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	bf14      	ite	ne
 80048ba:	2301      	movne	r3, #1
 80048bc:	2300      	moveq	r3, #0
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	f47f af6d 	bne.w	80047a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80048c6:	2300      	movs	r3, #0
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3710      	adds	r7, #16
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	60f8      	str	r0, [r7, #12]
 80048d8:	60b9      	str	r1, [r7, #8]
 80048da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048dc:	e034      	b.n	8004948 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80048de:	68f8      	ldr	r0, [r7, #12]
 80048e0:	f000 f8e3 	bl	8004aaa <I2C_IsAcknowledgeFailed>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d001      	beq.n	80048ee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e034      	b.n	8004958 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048f4:	d028      	beq.n	8004948 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048f6:	f7fe fc37 	bl	8003168 <HAL_GetTick>
 80048fa:	4602      	mov	r2, r0
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	1ad3      	subs	r3, r2, r3
 8004900:	68ba      	ldr	r2, [r7, #8]
 8004902:	429a      	cmp	r2, r3
 8004904:	d302      	bcc.n	800490c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d11d      	bne.n	8004948 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	695b      	ldr	r3, [r3, #20]
 8004912:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004916:	2b80      	cmp	r3, #128	@ 0x80
 8004918:	d016      	beq.n	8004948 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2200      	movs	r2, #0
 800491e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2220      	movs	r2, #32
 8004924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2200      	movs	r2, #0
 800492c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004934:	f043 0220 	orr.w	r2, r3, #32
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2200      	movs	r2, #0
 8004940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e007      	b.n	8004958 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004952:	2b80      	cmp	r3, #128	@ 0x80
 8004954:	d1c3      	bne.n	80048de <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004956:	2300      	movs	r3, #0
}
 8004958:	4618      	mov	r0, r3
 800495a:	3710      	adds	r7, #16
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	60b9      	str	r1, [r7, #8]
 800496a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800496c:	e034      	b.n	80049d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f000 f89b 	bl	8004aaa <I2C_IsAcknowledgeFailed>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d001      	beq.n	800497e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e034      	b.n	80049e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004984:	d028      	beq.n	80049d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004986:	f7fe fbef 	bl	8003168 <HAL_GetTick>
 800498a:	4602      	mov	r2, r0
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	1ad3      	subs	r3, r2, r3
 8004990:	68ba      	ldr	r2, [r7, #8]
 8004992:	429a      	cmp	r2, r3
 8004994:	d302      	bcc.n	800499c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d11d      	bne.n	80049d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	695b      	ldr	r3, [r3, #20]
 80049a2:	f003 0304 	and.w	r3, r3, #4
 80049a6:	2b04      	cmp	r3, #4
 80049a8:	d016      	beq.n	80049d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2200      	movs	r2, #0
 80049ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2220      	movs	r2, #32
 80049b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2200      	movs	r2, #0
 80049bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c4:	f043 0220 	orr.w	r2, r3, #32
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2200      	movs	r2, #0
 80049d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	e007      	b.n	80049e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	695b      	ldr	r3, [r3, #20]
 80049de:	f003 0304 	and.w	r3, r3, #4
 80049e2:	2b04      	cmp	r3, #4
 80049e4:	d1c3      	bne.n	800496e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80049e6:	2300      	movs	r3, #0
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3710      	adds	r7, #16
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}

080049f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	60f8      	str	r0, [r7, #12]
 80049f8:	60b9      	str	r1, [r7, #8]
 80049fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80049fc:	e049      	b.n	8004a92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	695b      	ldr	r3, [r3, #20]
 8004a04:	f003 0310 	and.w	r3, r3, #16
 8004a08:	2b10      	cmp	r3, #16
 8004a0a:	d119      	bne.n	8004a40 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f06f 0210 	mvn.w	r2, #16
 8004a14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2220      	movs	r2, #32
 8004a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e030      	b.n	8004aa2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a40:	f7fe fb92 	bl	8003168 <HAL_GetTick>
 8004a44:	4602      	mov	r2, r0
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	1ad3      	subs	r3, r2, r3
 8004a4a:	68ba      	ldr	r2, [r7, #8]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d302      	bcc.n	8004a56 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d11d      	bne.n	8004a92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	695b      	ldr	r3, [r3, #20]
 8004a5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a60:	2b40      	cmp	r3, #64	@ 0x40
 8004a62:	d016      	beq.n	8004a92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2200      	movs	r2, #0
 8004a68:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2220      	movs	r2, #32
 8004a6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7e:	f043 0220 	orr.w	r2, r3, #32
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e007      	b.n	8004aa2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	695b      	ldr	r3, [r3, #20]
 8004a98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a9c:	2b40      	cmp	r3, #64	@ 0x40
 8004a9e:	d1ae      	bne.n	80049fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3710      	adds	r7, #16
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}

08004aaa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004aaa:	b480      	push	{r7}
 8004aac:	b083      	sub	sp, #12
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	695b      	ldr	r3, [r3, #20]
 8004ab8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004abc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ac0:	d11b      	bne.n	8004afa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004aca:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2220      	movs	r2, #32
 8004ad6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ae6:	f043 0204 	orr.w	r2, r3, #4
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e000      	b.n	8004afc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004afa:	2300      	movs	r3, #0
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	370c      	adds	r7, #12
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr

08004b08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b086      	sub	sp, #24
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d101      	bne.n	8004b1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e267      	b.n	8004fea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0301 	and.w	r3, r3, #1
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d075      	beq.n	8004c12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004b26:	4b88      	ldr	r3, [pc, #544]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f003 030c 	and.w	r3, r3, #12
 8004b2e:	2b04      	cmp	r3, #4
 8004b30:	d00c      	beq.n	8004b4c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b32:	4b85      	ldr	r3, [pc, #532]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004b3a:	2b08      	cmp	r3, #8
 8004b3c:	d112      	bne.n	8004b64 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b3e:	4b82      	ldr	r3, [pc, #520]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b4a:	d10b      	bne.n	8004b64 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b4c:	4b7e      	ldr	r3, [pc, #504]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d05b      	beq.n	8004c10 <HAL_RCC_OscConfig+0x108>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d157      	bne.n	8004c10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e242      	b.n	8004fea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b6c:	d106      	bne.n	8004b7c <HAL_RCC_OscConfig+0x74>
 8004b6e:	4b76      	ldr	r3, [pc, #472]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a75      	ldr	r2, [pc, #468]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004b74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b78:	6013      	str	r3, [r2, #0]
 8004b7a:	e01d      	b.n	8004bb8 <HAL_RCC_OscConfig+0xb0>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b84:	d10c      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x98>
 8004b86:	4b70      	ldr	r3, [pc, #448]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a6f      	ldr	r2, [pc, #444]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004b8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b90:	6013      	str	r3, [r2, #0]
 8004b92:	4b6d      	ldr	r3, [pc, #436]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a6c      	ldr	r2, [pc, #432]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004b98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b9c:	6013      	str	r3, [r2, #0]
 8004b9e:	e00b      	b.n	8004bb8 <HAL_RCC_OscConfig+0xb0>
 8004ba0:	4b69      	ldr	r3, [pc, #420]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a68      	ldr	r2, [pc, #416]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004ba6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004baa:	6013      	str	r3, [r2, #0]
 8004bac:	4b66      	ldr	r3, [pc, #408]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a65      	ldr	r2, [pc, #404]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004bb2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004bb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d013      	beq.n	8004be8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bc0:	f7fe fad2 	bl	8003168 <HAL_GetTick>
 8004bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bc6:	e008      	b.n	8004bda <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bc8:	f7fe face 	bl	8003168 <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	2b64      	cmp	r3, #100	@ 0x64
 8004bd4:	d901      	bls.n	8004bda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e207      	b.n	8004fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bda:	4b5b      	ldr	r3, [pc, #364]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d0f0      	beq.n	8004bc8 <HAL_RCC_OscConfig+0xc0>
 8004be6:	e014      	b.n	8004c12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004be8:	f7fe fabe 	bl	8003168 <HAL_GetTick>
 8004bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bee:	e008      	b.n	8004c02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bf0:	f7fe faba 	bl	8003168 <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	2b64      	cmp	r3, #100	@ 0x64
 8004bfc:	d901      	bls.n	8004c02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e1f3      	b.n	8004fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c02:	4b51      	ldr	r3, [pc, #324]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d1f0      	bne.n	8004bf0 <HAL_RCC_OscConfig+0xe8>
 8004c0e:	e000      	b.n	8004c12 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0302 	and.w	r3, r3, #2
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d063      	beq.n	8004ce6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004c1e:	4b4a      	ldr	r3, [pc, #296]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	f003 030c 	and.w	r3, r3, #12
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00b      	beq.n	8004c42 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c2a:	4b47      	ldr	r3, [pc, #284]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004c32:	2b08      	cmp	r3, #8
 8004c34:	d11c      	bne.n	8004c70 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c36:	4b44      	ldr	r3, [pc, #272]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d116      	bne.n	8004c70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c42:	4b41      	ldr	r3, [pc, #260]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0302 	and.w	r3, r3, #2
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d005      	beq.n	8004c5a <HAL_RCC_OscConfig+0x152>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d001      	beq.n	8004c5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e1c7      	b.n	8004fea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c5a:	4b3b      	ldr	r3, [pc, #236]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	691b      	ldr	r3, [r3, #16]
 8004c66:	00db      	lsls	r3, r3, #3
 8004c68:	4937      	ldr	r1, [pc, #220]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c6e:	e03a      	b.n	8004ce6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	68db      	ldr	r3, [r3, #12]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d020      	beq.n	8004cba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c78:	4b34      	ldr	r3, [pc, #208]	@ (8004d4c <HAL_RCC_OscConfig+0x244>)
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c7e:	f7fe fa73 	bl	8003168 <HAL_GetTick>
 8004c82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c84:	e008      	b.n	8004c98 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c86:	f7fe fa6f 	bl	8003168 <HAL_GetTick>
 8004c8a:	4602      	mov	r2, r0
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	1ad3      	subs	r3, r2, r3
 8004c90:	2b02      	cmp	r3, #2
 8004c92:	d901      	bls.n	8004c98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	e1a8      	b.n	8004fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c98:	4b2b      	ldr	r3, [pc, #172]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0302 	and.w	r3, r3, #2
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d0f0      	beq.n	8004c86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ca4:	4b28      	ldr	r3, [pc, #160]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	691b      	ldr	r3, [r3, #16]
 8004cb0:	00db      	lsls	r3, r3, #3
 8004cb2:	4925      	ldr	r1, [pc, #148]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	600b      	str	r3, [r1, #0]
 8004cb8:	e015      	b.n	8004ce6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cba:	4b24      	ldr	r3, [pc, #144]	@ (8004d4c <HAL_RCC_OscConfig+0x244>)
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cc0:	f7fe fa52 	bl	8003168 <HAL_GetTick>
 8004cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cc6:	e008      	b.n	8004cda <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cc8:	f7fe fa4e 	bl	8003168 <HAL_GetTick>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	1ad3      	subs	r3, r2, r3
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	d901      	bls.n	8004cda <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004cd6:	2303      	movs	r3, #3
 8004cd8:	e187      	b.n	8004fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cda:	4b1b      	ldr	r3, [pc, #108]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0302 	and.w	r3, r3, #2
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d1f0      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 0308 	and.w	r3, r3, #8
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d036      	beq.n	8004d60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	695b      	ldr	r3, [r3, #20]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d016      	beq.n	8004d28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cfa:	4b15      	ldr	r3, [pc, #84]	@ (8004d50 <HAL_RCC_OscConfig+0x248>)
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d00:	f7fe fa32 	bl	8003168 <HAL_GetTick>
 8004d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d06:	e008      	b.n	8004d1a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d08:	f7fe fa2e 	bl	8003168 <HAL_GetTick>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	1ad3      	subs	r3, r2, r3
 8004d12:	2b02      	cmp	r3, #2
 8004d14:	d901      	bls.n	8004d1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004d16:	2303      	movs	r3, #3
 8004d18:	e167      	b.n	8004fea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8004d48 <HAL_RCC_OscConfig+0x240>)
 8004d1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d1e:	f003 0302 	and.w	r3, r3, #2
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d0f0      	beq.n	8004d08 <HAL_RCC_OscConfig+0x200>
 8004d26:	e01b      	b.n	8004d60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d28:	4b09      	ldr	r3, [pc, #36]	@ (8004d50 <HAL_RCC_OscConfig+0x248>)
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d2e:	f7fe fa1b 	bl	8003168 <HAL_GetTick>
 8004d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d34:	e00e      	b.n	8004d54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d36:	f7fe fa17 	bl	8003168 <HAL_GetTick>
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	1ad3      	subs	r3, r2, r3
 8004d40:	2b02      	cmp	r3, #2
 8004d42:	d907      	bls.n	8004d54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004d44:	2303      	movs	r3, #3
 8004d46:	e150      	b.n	8004fea <HAL_RCC_OscConfig+0x4e2>
 8004d48:	40023800 	.word	0x40023800
 8004d4c:	42470000 	.word	0x42470000
 8004d50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d54:	4b88      	ldr	r3, [pc, #544]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004d56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d58:	f003 0302 	and.w	r3, r3, #2
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d1ea      	bne.n	8004d36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 0304 	and.w	r3, r3, #4
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	f000 8097 	beq.w	8004e9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d72:	4b81      	ldr	r3, [pc, #516]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d10f      	bne.n	8004d9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d7e:	2300      	movs	r3, #0
 8004d80:	60bb      	str	r3, [r7, #8]
 8004d82:	4b7d      	ldr	r3, [pc, #500]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d86:	4a7c      	ldr	r2, [pc, #496]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004d88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d8e:	4b7a      	ldr	r3, [pc, #488]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d96:	60bb      	str	r3, [r7, #8]
 8004d98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d9e:	4b77      	ldr	r3, [pc, #476]	@ (8004f7c <HAL_RCC_OscConfig+0x474>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d118      	bne.n	8004ddc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004daa:	4b74      	ldr	r3, [pc, #464]	@ (8004f7c <HAL_RCC_OscConfig+0x474>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a73      	ldr	r2, [pc, #460]	@ (8004f7c <HAL_RCC_OscConfig+0x474>)
 8004db0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004db4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004db6:	f7fe f9d7 	bl	8003168 <HAL_GetTick>
 8004dba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dbc:	e008      	b.n	8004dd0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dbe:	f7fe f9d3 	bl	8003168 <HAL_GetTick>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	1ad3      	subs	r3, r2, r3
 8004dc8:	2b02      	cmp	r3, #2
 8004dca:	d901      	bls.n	8004dd0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004dcc:	2303      	movs	r3, #3
 8004dce:	e10c      	b.n	8004fea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dd0:	4b6a      	ldr	r3, [pc, #424]	@ (8004f7c <HAL_RCC_OscConfig+0x474>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d0f0      	beq.n	8004dbe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d106      	bne.n	8004df2 <HAL_RCC_OscConfig+0x2ea>
 8004de4:	4b64      	ldr	r3, [pc, #400]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004de6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004de8:	4a63      	ldr	r2, [pc, #396]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004dea:	f043 0301 	orr.w	r3, r3, #1
 8004dee:	6713      	str	r3, [r2, #112]	@ 0x70
 8004df0:	e01c      	b.n	8004e2c <HAL_RCC_OscConfig+0x324>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	2b05      	cmp	r3, #5
 8004df8:	d10c      	bne.n	8004e14 <HAL_RCC_OscConfig+0x30c>
 8004dfa:	4b5f      	ldr	r3, [pc, #380]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004dfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dfe:	4a5e      	ldr	r2, [pc, #376]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004e00:	f043 0304 	orr.w	r3, r3, #4
 8004e04:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e06:	4b5c      	ldr	r3, [pc, #368]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e0a:	4a5b      	ldr	r2, [pc, #364]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004e0c:	f043 0301 	orr.w	r3, r3, #1
 8004e10:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e12:	e00b      	b.n	8004e2c <HAL_RCC_OscConfig+0x324>
 8004e14:	4b58      	ldr	r3, [pc, #352]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004e16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e18:	4a57      	ldr	r2, [pc, #348]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004e1a:	f023 0301 	bic.w	r3, r3, #1
 8004e1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e20:	4b55      	ldr	r3, [pc, #340]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004e22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e24:	4a54      	ldr	r2, [pc, #336]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004e26:	f023 0304 	bic.w	r3, r3, #4
 8004e2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d015      	beq.n	8004e60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e34:	f7fe f998 	bl	8003168 <HAL_GetTick>
 8004e38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e3a:	e00a      	b.n	8004e52 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e3c:	f7fe f994 	bl	8003168 <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d901      	bls.n	8004e52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e0cb      	b.n	8004fea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e52:	4b49      	ldr	r3, [pc, #292]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004e54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e56:	f003 0302 	and.w	r3, r3, #2
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d0ee      	beq.n	8004e3c <HAL_RCC_OscConfig+0x334>
 8004e5e:	e014      	b.n	8004e8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e60:	f7fe f982 	bl	8003168 <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e66:	e00a      	b.n	8004e7e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e68:	f7fe f97e 	bl	8003168 <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d901      	bls.n	8004e7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e0b5      	b.n	8004fea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e7e:	4b3e      	ldr	r3, [pc, #248]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004e80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e82:	f003 0302 	and.w	r3, r3, #2
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d1ee      	bne.n	8004e68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e8a:	7dfb      	ldrb	r3, [r7, #23]
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d105      	bne.n	8004e9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e90:	4b39      	ldr	r3, [pc, #228]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e94:	4a38      	ldr	r2, [pc, #224]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004e96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	699b      	ldr	r3, [r3, #24]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	f000 80a1 	beq.w	8004fe8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ea6:	4b34      	ldr	r3, [pc, #208]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	f003 030c 	and.w	r3, r3, #12
 8004eae:	2b08      	cmp	r3, #8
 8004eb0:	d05c      	beq.n	8004f6c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	699b      	ldr	r3, [r3, #24]
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d141      	bne.n	8004f3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eba:	4b31      	ldr	r3, [pc, #196]	@ (8004f80 <HAL_RCC_OscConfig+0x478>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ec0:	f7fe f952 	bl	8003168 <HAL_GetTick>
 8004ec4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ec6:	e008      	b.n	8004eda <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ec8:	f7fe f94e 	bl	8003168 <HAL_GetTick>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d901      	bls.n	8004eda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e087      	b.n	8004fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eda:	4b27      	ldr	r3, [pc, #156]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d1f0      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	69da      	ldr	r2, [r3, #28]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a1b      	ldr	r3, [r3, #32]
 8004eee:	431a      	orrs	r2, r3
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef4:	019b      	lsls	r3, r3, #6
 8004ef6:	431a      	orrs	r2, r3
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004efc:	085b      	lsrs	r3, r3, #1
 8004efe:	3b01      	subs	r3, #1
 8004f00:	041b      	lsls	r3, r3, #16
 8004f02:	431a      	orrs	r2, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f08:	061b      	lsls	r3, r3, #24
 8004f0a:	491b      	ldr	r1, [pc, #108]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f10:	4b1b      	ldr	r3, [pc, #108]	@ (8004f80 <HAL_RCC_OscConfig+0x478>)
 8004f12:	2201      	movs	r2, #1
 8004f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f16:	f7fe f927 	bl	8003168 <HAL_GetTick>
 8004f1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f1c:	e008      	b.n	8004f30 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f1e:	f7fe f923 	bl	8003168 <HAL_GetTick>
 8004f22:	4602      	mov	r2, r0
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	1ad3      	subs	r3, r2, r3
 8004f28:	2b02      	cmp	r3, #2
 8004f2a:	d901      	bls.n	8004f30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	e05c      	b.n	8004fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f30:	4b11      	ldr	r3, [pc, #68]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d0f0      	beq.n	8004f1e <HAL_RCC_OscConfig+0x416>
 8004f3c:	e054      	b.n	8004fe8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f3e:	4b10      	ldr	r3, [pc, #64]	@ (8004f80 <HAL_RCC_OscConfig+0x478>)
 8004f40:	2200      	movs	r2, #0
 8004f42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f44:	f7fe f910 	bl	8003168 <HAL_GetTick>
 8004f48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f4a:	e008      	b.n	8004f5e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f4c:	f7fe f90c 	bl	8003168 <HAL_GetTick>
 8004f50:	4602      	mov	r2, r0
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	1ad3      	subs	r3, r2, r3
 8004f56:	2b02      	cmp	r3, #2
 8004f58:	d901      	bls.n	8004f5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004f5a:	2303      	movs	r3, #3
 8004f5c:	e045      	b.n	8004fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f5e:	4b06      	ldr	r3, [pc, #24]	@ (8004f78 <HAL_RCC_OscConfig+0x470>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d1f0      	bne.n	8004f4c <HAL_RCC_OscConfig+0x444>
 8004f6a:	e03d      	b.n	8004fe8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	699b      	ldr	r3, [r3, #24]
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d107      	bne.n	8004f84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e038      	b.n	8004fea <HAL_RCC_OscConfig+0x4e2>
 8004f78:	40023800 	.word	0x40023800
 8004f7c:	40007000 	.word	0x40007000
 8004f80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f84:	4b1b      	ldr	r3, [pc, #108]	@ (8004ff4 <HAL_RCC_OscConfig+0x4ec>)
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d028      	beq.n	8004fe4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d121      	bne.n	8004fe4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d11a      	bne.n	8004fe4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004fae:	68fa      	ldr	r2, [r7, #12]
 8004fb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	687a      	ldr	r2, [r7, #4]
 8004fb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004fba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d111      	bne.n	8004fe4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fca:	085b      	lsrs	r3, r3, #1
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d107      	bne.n	8004fe4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d001      	beq.n	8004fe8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e000      	b.n	8004fea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004fe8:	2300      	movs	r3, #0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3718      	adds	r7, #24
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	40023800 	.word	0x40023800

08004ff8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d101      	bne.n	800500c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	e0cc      	b.n	80051a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800500c:	4b68      	ldr	r3, [pc, #416]	@ (80051b0 <HAL_RCC_ClockConfig+0x1b8>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f003 0307 	and.w	r3, r3, #7
 8005014:	683a      	ldr	r2, [r7, #0]
 8005016:	429a      	cmp	r2, r3
 8005018:	d90c      	bls.n	8005034 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800501a:	4b65      	ldr	r3, [pc, #404]	@ (80051b0 <HAL_RCC_ClockConfig+0x1b8>)
 800501c:	683a      	ldr	r2, [r7, #0]
 800501e:	b2d2      	uxtb	r2, r2
 8005020:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005022:	4b63      	ldr	r3, [pc, #396]	@ (80051b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0307 	and.w	r3, r3, #7
 800502a:	683a      	ldr	r2, [r7, #0]
 800502c:	429a      	cmp	r2, r3
 800502e:	d001      	beq.n	8005034 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e0b8      	b.n	80051a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 0302 	and.w	r3, r3, #2
 800503c:	2b00      	cmp	r3, #0
 800503e:	d020      	beq.n	8005082 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0304 	and.w	r3, r3, #4
 8005048:	2b00      	cmp	r3, #0
 800504a:	d005      	beq.n	8005058 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800504c:	4b59      	ldr	r3, [pc, #356]	@ (80051b4 <HAL_RCC_ClockConfig+0x1bc>)
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	4a58      	ldr	r2, [pc, #352]	@ (80051b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005052:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005056:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f003 0308 	and.w	r3, r3, #8
 8005060:	2b00      	cmp	r3, #0
 8005062:	d005      	beq.n	8005070 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005064:	4b53      	ldr	r3, [pc, #332]	@ (80051b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	4a52      	ldr	r2, [pc, #328]	@ (80051b4 <HAL_RCC_ClockConfig+0x1bc>)
 800506a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800506e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005070:	4b50      	ldr	r3, [pc, #320]	@ (80051b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	494d      	ldr	r1, [pc, #308]	@ (80051b4 <HAL_RCC_ClockConfig+0x1bc>)
 800507e:	4313      	orrs	r3, r2
 8005080:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 0301 	and.w	r3, r3, #1
 800508a:	2b00      	cmp	r3, #0
 800508c:	d044      	beq.n	8005118 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	2b01      	cmp	r3, #1
 8005094:	d107      	bne.n	80050a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005096:	4b47      	ldr	r3, [pc, #284]	@ (80051b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d119      	bne.n	80050d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e07f      	b.n	80051a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d003      	beq.n	80050b6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80050b2:	2b03      	cmp	r3, #3
 80050b4:	d107      	bne.n	80050c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050b6:	4b3f      	ldr	r3, [pc, #252]	@ (80051b4 <HAL_RCC_ClockConfig+0x1bc>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d109      	bne.n	80050d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e06f      	b.n	80051a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050c6:	4b3b      	ldr	r3, [pc, #236]	@ (80051b4 <HAL_RCC_ClockConfig+0x1bc>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0302 	and.w	r3, r3, #2
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d101      	bne.n	80050d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e067      	b.n	80051a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80050d6:	4b37      	ldr	r3, [pc, #220]	@ (80051b4 <HAL_RCC_ClockConfig+0x1bc>)
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	f023 0203 	bic.w	r2, r3, #3
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	4934      	ldr	r1, [pc, #208]	@ (80051b4 <HAL_RCC_ClockConfig+0x1bc>)
 80050e4:	4313      	orrs	r3, r2
 80050e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050e8:	f7fe f83e 	bl	8003168 <HAL_GetTick>
 80050ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050ee:	e00a      	b.n	8005106 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050f0:	f7fe f83a 	bl	8003168 <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050fe:	4293      	cmp	r3, r2
 8005100:	d901      	bls.n	8005106 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005102:	2303      	movs	r3, #3
 8005104:	e04f      	b.n	80051a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005106:	4b2b      	ldr	r3, [pc, #172]	@ (80051b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	f003 020c 	and.w	r2, r3, #12
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	429a      	cmp	r2, r3
 8005116:	d1eb      	bne.n	80050f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005118:	4b25      	ldr	r3, [pc, #148]	@ (80051b0 <HAL_RCC_ClockConfig+0x1b8>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f003 0307 	and.w	r3, r3, #7
 8005120:	683a      	ldr	r2, [r7, #0]
 8005122:	429a      	cmp	r2, r3
 8005124:	d20c      	bcs.n	8005140 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005126:	4b22      	ldr	r3, [pc, #136]	@ (80051b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005128:	683a      	ldr	r2, [r7, #0]
 800512a:	b2d2      	uxtb	r2, r2
 800512c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800512e:	4b20      	ldr	r3, [pc, #128]	@ (80051b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 0307 	and.w	r3, r3, #7
 8005136:	683a      	ldr	r2, [r7, #0]
 8005138:	429a      	cmp	r2, r3
 800513a:	d001      	beq.n	8005140 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	e032      	b.n	80051a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 0304 	and.w	r3, r3, #4
 8005148:	2b00      	cmp	r3, #0
 800514a:	d008      	beq.n	800515e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800514c:	4b19      	ldr	r3, [pc, #100]	@ (80051b4 <HAL_RCC_ClockConfig+0x1bc>)
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	4916      	ldr	r1, [pc, #88]	@ (80051b4 <HAL_RCC_ClockConfig+0x1bc>)
 800515a:	4313      	orrs	r3, r2
 800515c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 0308 	and.w	r3, r3, #8
 8005166:	2b00      	cmp	r3, #0
 8005168:	d009      	beq.n	800517e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800516a:	4b12      	ldr	r3, [pc, #72]	@ (80051b4 <HAL_RCC_ClockConfig+0x1bc>)
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	691b      	ldr	r3, [r3, #16]
 8005176:	00db      	lsls	r3, r3, #3
 8005178:	490e      	ldr	r1, [pc, #56]	@ (80051b4 <HAL_RCC_ClockConfig+0x1bc>)
 800517a:	4313      	orrs	r3, r2
 800517c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800517e:	f000 f821 	bl	80051c4 <HAL_RCC_GetSysClockFreq>
 8005182:	4602      	mov	r2, r0
 8005184:	4b0b      	ldr	r3, [pc, #44]	@ (80051b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	091b      	lsrs	r3, r3, #4
 800518a:	f003 030f 	and.w	r3, r3, #15
 800518e:	490a      	ldr	r1, [pc, #40]	@ (80051b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005190:	5ccb      	ldrb	r3, [r1, r3]
 8005192:	fa22 f303 	lsr.w	r3, r2, r3
 8005196:	4a09      	ldr	r2, [pc, #36]	@ (80051bc <HAL_RCC_ClockConfig+0x1c4>)
 8005198:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800519a:	4b09      	ldr	r3, [pc, #36]	@ (80051c0 <HAL_RCC_ClockConfig+0x1c8>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4618      	mov	r0, r3
 80051a0:	f7fd ff9e 	bl	80030e0 <HAL_InitTick>

  return HAL_OK;
 80051a4:	2300      	movs	r3, #0
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3710      	adds	r7, #16
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	bf00      	nop
 80051b0:	40023c00 	.word	0x40023c00
 80051b4:	40023800 	.word	0x40023800
 80051b8:	08007e34 	.word	0x08007e34
 80051bc:	20000040 	.word	0x20000040
 80051c0:	20000044 	.word	0x20000044

080051c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051c8:	b090      	sub	sp, #64	@ 0x40
 80051ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80051cc:	2300      	movs	r3, #0
 80051ce:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80051d0:	2300      	movs	r3, #0
 80051d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80051d4:	2300      	movs	r3, #0
 80051d6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80051d8:	2300      	movs	r3, #0
 80051da:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80051dc:	4b59      	ldr	r3, [pc, #356]	@ (8005344 <HAL_RCC_GetSysClockFreq+0x180>)
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	f003 030c 	and.w	r3, r3, #12
 80051e4:	2b08      	cmp	r3, #8
 80051e6:	d00d      	beq.n	8005204 <HAL_RCC_GetSysClockFreq+0x40>
 80051e8:	2b08      	cmp	r3, #8
 80051ea:	f200 80a1 	bhi.w	8005330 <HAL_RCC_GetSysClockFreq+0x16c>
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d002      	beq.n	80051f8 <HAL_RCC_GetSysClockFreq+0x34>
 80051f2:	2b04      	cmp	r3, #4
 80051f4:	d003      	beq.n	80051fe <HAL_RCC_GetSysClockFreq+0x3a>
 80051f6:	e09b      	b.n	8005330 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80051f8:	4b53      	ldr	r3, [pc, #332]	@ (8005348 <HAL_RCC_GetSysClockFreq+0x184>)
 80051fa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80051fc:	e09b      	b.n	8005336 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80051fe:	4b53      	ldr	r3, [pc, #332]	@ (800534c <HAL_RCC_GetSysClockFreq+0x188>)
 8005200:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005202:	e098      	b.n	8005336 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005204:	4b4f      	ldr	r3, [pc, #316]	@ (8005344 <HAL_RCC_GetSysClockFreq+0x180>)
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800520c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800520e:	4b4d      	ldr	r3, [pc, #308]	@ (8005344 <HAL_RCC_GetSysClockFreq+0x180>)
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005216:	2b00      	cmp	r3, #0
 8005218:	d028      	beq.n	800526c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800521a:	4b4a      	ldr	r3, [pc, #296]	@ (8005344 <HAL_RCC_GetSysClockFreq+0x180>)
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	099b      	lsrs	r3, r3, #6
 8005220:	2200      	movs	r2, #0
 8005222:	623b      	str	r3, [r7, #32]
 8005224:	627a      	str	r2, [r7, #36]	@ 0x24
 8005226:	6a3b      	ldr	r3, [r7, #32]
 8005228:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800522c:	2100      	movs	r1, #0
 800522e:	4b47      	ldr	r3, [pc, #284]	@ (800534c <HAL_RCC_GetSysClockFreq+0x188>)
 8005230:	fb03 f201 	mul.w	r2, r3, r1
 8005234:	2300      	movs	r3, #0
 8005236:	fb00 f303 	mul.w	r3, r0, r3
 800523a:	4413      	add	r3, r2
 800523c:	4a43      	ldr	r2, [pc, #268]	@ (800534c <HAL_RCC_GetSysClockFreq+0x188>)
 800523e:	fba0 1202 	umull	r1, r2, r0, r2
 8005242:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005244:	460a      	mov	r2, r1
 8005246:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005248:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800524a:	4413      	add	r3, r2
 800524c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800524e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005250:	2200      	movs	r2, #0
 8005252:	61bb      	str	r3, [r7, #24]
 8005254:	61fa      	str	r2, [r7, #28]
 8005256:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800525a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800525e:	f7fb fc35 	bl	8000acc <__aeabi_uldivmod>
 8005262:	4602      	mov	r2, r0
 8005264:	460b      	mov	r3, r1
 8005266:	4613      	mov	r3, r2
 8005268:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800526a:	e053      	b.n	8005314 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800526c:	4b35      	ldr	r3, [pc, #212]	@ (8005344 <HAL_RCC_GetSysClockFreq+0x180>)
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	099b      	lsrs	r3, r3, #6
 8005272:	2200      	movs	r2, #0
 8005274:	613b      	str	r3, [r7, #16]
 8005276:	617a      	str	r2, [r7, #20]
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800527e:	f04f 0b00 	mov.w	fp, #0
 8005282:	4652      	mov	r2, sl
 8005284:	465b      	mov	r3, fp
 8005286:	f04f 0000 	mov.w	r0, #0
 800528a:	f04f 0100 	mov.w	r1, #0
 800528e:	0159      	lsls	r1, r3, #5
 8005290:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005294:	0150      	lsls	r0, r2, #5
 8005296:	4602      	mov	r2, r0
 8005298:	460b      	mov	r3, r1
 800529a:	ebb2 080a 	subs.w	r8, r2, sl
 800529e:	eb63 090b 	sbc.w	r9, r3, fp
 80052a2:	f04f 0200 	mov.w	r2, #0
 80052a6:	f04f 0300 	mov.w	r3, #0
 80052aa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80052ae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80052b2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80052b6:	ebb2 0408 	subs.w	r4, r2, r8
 80052ba:	eb63 0509 	sbc.w	r5, r3, r9
 80052be:	f04f 0200 	mov.w	r2, #0
 80052c2:	f04f 0300 	mov.w	r3, #0
 80052c6:	00eb      	lsls	r3, r5, #3
 80052c8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80052cc:	00e2      	lsls	r2, r4, #3
 80052ce:	4614      	mov	r4, r2
 80052d0:	461d      	mov	r5, r3
 80052d2:	eb14 030a 	adds.w	r3, r4, sl
 80052d6:	603b      	str	r3, [r7, #0]
 80052d8:	eb45 030b 	adc.w	r3, r5, fp
 80052dc:	607b      	str	r3, [r7, #4]
 80052de:	f04f 0200 	mov.w	r2, #0
 80052e2:	f04f 0300 	mov.w	r3, #0
 80052e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80052ea:	4629      	mov	r1, r5
 80052ec:	028b      	lsls	r3, r1, #10
 80052ee:	4621      	mov	r1, r4
 80052f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80052f4:	4621      	mov	r1, r4
 80052f6:	028a      	lsls	r2, r1, #10
 80052f8:	4610      	mov	r0, r2
 80052fa:	4619      	mov	r1, r3
 80052fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052fe:	2200      	movs	r2, #0
 8005300:	60bb      	str	r3, [r7, #8]
 8005302:	60fa      	str	r2, [r7, #12]
 8005304:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005308:	f7fb fbe0 	bl	8000acc <__aeabi_uldivmod>
 800530c:	4602      	mov	r2, r0
 800530e:	460b      	mov	r3, r1
 8005310:	4613      	mov	r3, r2
 8005312:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005314:	4b0b      	ldr	r3, [pc, #44]	@ (8005344 <HAL_RCC_GetSysClockFreq+0x180>)
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	0c1b      	lsrs	r3, r3, #16
 800531a:	f003 0303 	and.w	r3, r3, #3
 800531e:	3301      	adds	r3, #1
 8005320:	005b      	lsls	r3, r3, #1
 8005322:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005324:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005328:	fbb2 f3f3 	udiv	r3, r2, r3
 800532c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800532e:	e002      	b.n	8005336 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005330:	4b05      	ldr	r3, [pc, #20]	@ (8005348 <HAL_RCC_GetSysClockFreq+0x184>)
 8005332:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005334:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005338:	4618      	mov	r0, r3
 800533a:	3740      	adds	r7, #64	@ 0x40
 800533c:	46bd      	mov	sp, r7
 800533e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005342:	bf00      	nop
 8005344:	40023800 	.word	0x40023800
 8005348:	00f42400 	.word	0x00f42400
 800534c:	017d7840 	.word	0x017d7840

08005350 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005350:	b480      	push	{r7}
 8005352:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005354:	4b03      	ldr	r3, [pc, #12]	@ (8005364 <HAL_RCC_GetHCLKFreq+0x14>)
 8005356:	681b      	ldr	r3, [r3, #0]
}
 8005358:	4618      	mov	r0, r3
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr
 8005362:	bf00      	nop
 8005364:	20000040 	.word	0x20000040

08005368 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800536c:	f7ff fff0 	bl	8005350 <HAL_RCC_GetHCLKFreq>
 8005370:	4602      	mov	r2, r0
 8005372:	4b05      	ldr	r3, [pc, #20]	@ (8005388 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	0a9b      	lsrs	r3, r3, #10
 8005378:	f003 0307 	and.w	r3, r3, #7
 800537c:	4903      	ldr	r1, [pc, #12]	@ (800538c <HAL_RCC_GetPCLK1Freq+0x24>)
 800537e:	5ccb      	ldrb	r3, [r1, r3]
 8005380:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005384:	4618      	mov	r0, r3
 8005386:	bd80      	pop	{r7, pc}
 8005388:	40023800 	.word	0x40023800
 800538c:	08007e44 	.word	0x08007e44

08005390 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005394:	f7ff ffdc 	bl	8005350 <HAL_RCC_GetHCLKFreq>
 8005398:	4602      	mov	r2, r0
 800539a:	4b05      	ldr	r3, [pc, #20]	@ (80053b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	0b5b      	lsrs	r3, r3, #13
 80053a0:	f003 0307 	and.w	r3, r3, #7
 80053a4:	4903      	ldr	r1, [pc, #12]	@ (80053b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80053a6:	5ccb      	ldrb	r3, [r1, r3]
 80053a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	40023800 	.word	0x40023800
 80053b4:	08007e44 	.word	0x08007e44

080053b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b082      	sub	sp, #8
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d101      	bne.n	80053ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e041      	b.n	800544e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d106      	bne.n	80053e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f7fd fc0e 	bl	8002c00 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2202      	movs	r2, #2
 80053e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	3304      	adds	r3, #4
 80053f4:	4619      	mov	r1, r3
 80053f6:	4610      	mov	r0, r2
 80053f8:	f000 fb42 	bl	8005a80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2201      	movs	r2, #1
 8005410:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2201      	movs	r2, #1
 8005418:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	3708      	adds	r7, #8
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
	...

08005458 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005462:	2300      	movs	r3, #0
 8005464:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d109      	bne.n	8005480 <HAL_TIM_PWM_Start_IT+0x28>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005472:	b2db      	uxtb	r3, r3
 8005474:	2b01      	cmp	r3, #1
 8005476:	bf14      	ite	ne
 8005478:	2301      	movne	r3, #1
 800547a:	2300      	moveq	r3, #0
 800547c:	b2db      	uxtb	r3, r3
 800547e:	e022      	b.n	80054c6 <HAL_TIM_PWM_Start_IT+0x6e>
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	2b04      	cmp	r3, #4
 8005484:	d109      	bne.n	800549a <HAL_TIM_PWM_Start_IT+0x42>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800548c:	b2db      	uxtb	r3, r3
 800548e:	2b01      	cmp	r3, #1
 8005490:	bf14      	ite	ne
 8005492:	2301      	movne	r3, #1
 8005494:	2300      	moveq	r3, #0
 8005496:	b2db      	uxtb	r3, r3
 8005498:	e015      	b.n	80054c6 <HAL_TIM_PWM_Start_IT+0x6e>
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	2b08      	cmp	r3, #8
 800549e:	d109      	bne.n	80054b4 <HAL_TIM_PWM_Start_IT+0x5c>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	bf14      	ite	ne
 80054ac:	2301      	movne	r3, #1
 80054ae:	2300      	moveq	r3, #0
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	e008      	b.n	80054c6 <HAL_TIM_PWM_Start_IT+0x6e>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	2b01      	cmp	r3, #1
 80054be:	bf14      	ite	ne
 80054c0:	2301      	movne	r3, #1
 80054c2:	2300      	moveq	r3, #0
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d001      	beq.n	80054ce <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e0b3      	b.n	8005636 <HAL_TIM_PWM_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d104      	bne.n	80054de <HAL_TIM_PWM_Start_IT+0x86>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2202      	movs	r2, #2
 80054d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054dc:	e013      	b.n	8005506 <HAL_TIM_PWM_Start_IT+0xae>
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	2b04      	cmp	r3, #4
 80054e2:	d104      	bne.n	80054ee <HAL_TIM_PWM_Start_IT+0x96>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2202      	movs	r2, #2
 80054e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054ec:	e00b      	b.n	8005506 <HAL_TIM_PWM_Start_IT+0xae>
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	2b08      	cmp	r3, #8
 80054f2:	d104      	bne.n	80054fe <HAL_TIM_PWM_Start_IT+0xa6>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2202      	movs	r2, #2
 80054f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054fc:	e003      	b.n	8005506 <HAL_TIM_PWM_Start_IT+0xae>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2202      	movs	r2, #2
 8005502:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	2b0c      	cmp	r3, #12
 800550a:	d841      	bhi.n	8005590 <HAL_TIM_PWM_Start_IT+0x138>
 800550c:	a201      	add	r2, pc, #4	@ (adr r2, 8005514 <HAL_TIM_PWM_Start_IT+0xbc>)
 800550e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005512:	bf00      	nop
 8005514:	08005549 	.word	0x08005549
 8005518:	08005591 	.word	0x08005591
 800551c:	08005591 	.word	0x08005591
 8005520:	08005591 	.word	0x08005591
 8005524:	0800555b 	.word	0x0800555b
 8005528:	08005591 	.word	0x08005591
 800552c:	08005591 	.word	0x08005591
 8005530:	08005591 	.word	0x08005591
 8005534:	0800556d 	.word	0x0800556d
 8005538:	08005591 	.word	0x08005591
 800553c:	08005591 	.word	0x08005591
 8005540:	08005591 	.word	0x08005591
 8005544:	0800557f 	.word	0x0800557f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	68da      	ldr	r2, [r3, #12]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f042 0202 	orr.w	r2, r2, #2
 8005556:	60da      	str	r2, [r3, #12]
      break;
 8005558:	e01d      	b.n	8005596 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	68da      	ldr	r2, [r3, #12]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f042 0204 	orr.w	r2, r2, #4
 8005568:	60da      	str	r2, [r3, #12]
      break;
 800556a:	e014      	b.n	8005596 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	68da      	ldr	r2, [r3, #12]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f042 0208 	orr.w	r2, r2, #8
 800557a:	60da      	str	r2, [r3, #12]
      break;
 800557c:	e00b      	b.n	8005596 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	68da      	ldr	r2, [r3, #12]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f042 0210 	orr.w	r2, r2, #16
 800558c:	60da      	str	r2, [r3, #12]
      break;
 800558e:	e002      	b.n	8005596 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	73fb      	strb	r3, [r7, #15]
      break;
 8005594:	bf00      	nop
  }

  if (status == HAL_OK)
 8005596:	7bfb      	ldrb	r3, [r7, #15]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d14b      	bne.n	8005634 <HAL_TIM_PWM_Start_IT+0x1dc>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2201      	movs	r2, #1
 80055a2:	6839      	ldr	r1, [r7, #0]
 80055a4:	4618      	mov	r0, r3
 80055a6:	f000 fc83 	bl	8005eb0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a24      	ldr	r2, [pc, #144]	@ (8005640 <HAL_TIM_PWM_Start_IT+0x1e8>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d107      	bne.n	80055c4 <HAL_TIM_PWM_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80055c2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a1d      	ldr	r2, [pc, #116]	@ (8005640 <HAL_TIM_PWM_Start_IT+0x1e8>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d018      	beq.n	8005600 <HAL_TIM_PWM_Start_IT+0x1a8>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055d6:	d013      	beq.n	8005600 <HAL_TIM_PWM_Start_IT+0x1a8>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a19      	ldr	r2, [pc, #100]	@ (8005644 <HAL_TIM_PWM_Start_IT+0x1ec>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d00e      	beq.n	8005600 <HAL_TIM_PWM_Start_IT+0x1a8>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a18      	ldr	r2, [pc, #96]	@ (8005648 <HAL_TIM_PWM_Start_IT+0x1f0>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d009      	beq.n	8005600 <HAL_TIM_PWM_Start_IT+0x1a8>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a16      	ldr	r2, [pc, #88]	@ (800564c <HAL_TIM_PWM_Start_IT+0x1f4>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d004      	beq.n	8005600 <HAL_TIM_PWM_Start_IT+0x1a8>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a15      	ldr	r2, [pc, #84]	@ (8005650 <HAL_TIM_PWM_Start_IT+0x1f8>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d111      	bne.n	8005624 <HAL_TIM_PWM_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	f003 0307 	and.w	r3, r3, #7
 800560a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	2b06      	cmp	r3, #6
 8005610:	d010      	beq.n	8005634 <HAL_TIM_PWM_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f042 0201 	orr.w	r2, r2, #1
 8005620:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005622:	e007      	b.n	8005634 <HAL_TIM_PWM_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f042 0201 	orr.w	r2, r2, #1
 8005632:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005634:	7bfb      	ldrb	r3, [r7, #15]
}
 8005636:	4618      	mov	r0, r3
 8005638:	3710      	adds	r7, #16
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	40010000 	.word	0x40010000
 8005644:	40000400 	.word	0x40000400
 8005648:	40000800 	.word	0x40000800
 800564c:	40000c00 	.word	0x40000c00
 8005650:	40014000 	.word	0x40014000

08005654 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b086      	sub	sp, #24
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d101      	bne.n	8005668 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	e097      	b.n	8005798 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800566e:	b2db      	uxtb	r3, r3
 8005670:	2b00      	cmp	r3, #0
 8005672:	d106      	bne.n	8005682 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2200      	movs	r2, #0
 8005678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f7fd fb0d 	bl	8002c9c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2202      	movs	r2, #2
 8005686:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	6812      	ldr	r2, [r2, #0]
 8005694:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005698:	f023 0307 	bic.w	r3, r3, #7
 800569c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	3304      	adds	r3, #4
 80056a6:	4619      	mov	r1, r3
 80056a8:	4610      	mov	r0, r2
 80056aa:	f000 f9e9 	bl	8005a80 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	699b      	ldr	r3, [r3, #24]
 80056bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	6a1b      	ldr	r3, [r3, #32]
 80056c4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	697a      	ldr	r2, [r7, #20]
 80056cc:	4313      	orrs	r3, r2
 80056ce:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056d6:	f023 0303 	bic.w	r3, r3, #3
 80056da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	689a      	ldr	r2, [r3, #8]
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	699b      	ldr	r3, [r3, #24]
 80056e4:	021b      	lsls	r3, r3, #8
 80056e6:	4313      	orrs	r3, r2
 80056e8:	693a      	ldr	r2, [r7, #16]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80056f4:	f023 030c 	bic.w	r3, r3, #12
 80056f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005700:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005704:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	68da      	ldr	r2, [r3, #12]
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	69db      	ldr	r3, [r3, #28]
 800570e:	021b      	lsls	r3, r3, #8
 8005710:	4313      	orrs	r3, r2
 8005712:	693a      	ldr	r2, [r7, #16]
 8005714:	4313      	orrs	r3, r2
 8005716:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	011a      	lsls	r2, r3, #4
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	6a1b      	ldr	r3, [r3, #32]
 8005722:	031b      	lsls	r3, r3, #12
 8005724:	4313      	orrs	r3, r2
 8005726:	693a      	ldr	r2, [r7, #16]
 8005728:	4313      	orrs	r3, r2
 800572a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005732:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800573a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	685a      	ldr	r2, [r3, #4]
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	695b      	ldr	r3, [r3, #20]
 8005744:	011b      	lsls	r3, r3, #4
 8005746:	4313      	orrs	r3, r2
 8005748:	68fa      	ldr	r2, [r7, #12]
 800574a:	4313      	orrs	r3, r2
 800574c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	697a      	ldr	r2, [r7, #20]
 8005754:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	693a      	ldr	r2, [r7, #16]
 800575c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	68fa      	ldr	r2, [r7, #12]
 8005764:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2201      	movs	r2, #1
 800576a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2201      	movs	r2, #1
 8005772:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2201      	movs	r2, #1
 800577a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2201      	movs	r2, #1
 8005782:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2201      	movs	r2, #1
 800578a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2201      	movs	r2, #1
 8005792:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005796:	2300      	movs	r3, #0
}
 8005798:	4618      	mov	r0, r3
 800579a:	3718      	adds	r7, #24
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}

080057a0 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b084      	sub	sp, #16
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80057b0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80057b8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80057c0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80057c8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d110      	bne.n	80057f2 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80057d0:	7bfb      	ldrb	r3, [r7, #15]
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d102      	bne.n	80057dc <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80057d6:	7b7b      	ldrb	r3, [r7, #13]
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d001      	beq.n	80057e0 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e089      	b.n	80058f4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2202      	movs	r2, #2
 80057e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2202      	movs	r2, #2
 80057ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80057f0:	e031      	b.n	8005856 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	2b04      	cmp	r3, #4
 80057f6:	d110      	bne.n	800581a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80057f8:	7bbb      	ldrb	r3, [r7, #14]
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d102      	bne.n	8005804 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80057fe:	7b3b      	ldrb	r3, [r7, #12]
 8005800:	2b01      	cmp	r3, #1
 8005802:	d001      	beq.n	8005808 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e075      	b.n	80058f4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2202      	movs	r2, #2
 800580c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2202      	movs	r2, #2
 8005814:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005818:	e01d      	b.n	8005856 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800581a:	7bfb      	ldrb	r3, [r7, #15]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d108      	bne.n	8005832 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005820:	7bbb      	ldrb	r3, [r7, #14]
 8005822:	2b01      	cmp	r3, #1
 8005824:	d105      	bne.n	8005832 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005826:	7b7b      	ldrb	r3, [r7, #13]
 8005828:	2b01      	cmp	r3, #1
 800582a:	d102      	bne.n	8005832 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800582c:	7b3b      	ldrb	r3, [r7, #12]
 800582e:	2b01      	cmp	r3, #1
 8005830:	d001      	beq.n	8005836 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e05e      	b.n	80058f4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2202      	movs	r2, #2
 800583a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2202      	movs	r2, #2
 8005842:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2202      	movs	r2, #2
 800584a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2202      	movs	r2, #2
 8005852:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d003      	beq.n	8005864 <HAL_TIM_Encoder_Start_IT+0xc4>
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	2b04      	cmp	r3, #4
 8005860:	d010      	beq.n	8005884 <HAL_TIM_Encoder_Start_IT+0xe4>
 8005862:	e01f      	b.n	80058a4 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	2201      	movs	r2, #1
 800586a:	2100      	movs	r1, #0
 800586c:	4618      	mov	r0, r3
 800586e:	f000 fb1f 	bl	8005eb0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	68da      	ldr	r2, [r3, #12]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f042 0202 	orr.w	r2, r2, #2
 8005880:	60da      	str	r2, [r3, #12]
      break;
 8005882:	e02e      	b.n	80058e2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	2201      	movs	r2, #1
 800588a:	2104      	movs	r1, #4
 800588c:	4618      	mov	r0, r3
 800588e:	f000 fb0f 	bl	8005eb0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	68da      	ldr	r2, [r3, #12]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f042 0204 	orr.w	r2, r2, #4
 80058a0:	60da      	str	r2, [r3, #12]
      break;
 80058a2:	e01e      	b.n	80058e2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2201      	movs	r2, #1
 80058aa:	2100      	movs	r1, #0
 80058ac:	4618      	mov	r0, r3
 80058ae:	f000 faff 	bl	8005eb0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	2201      	movs	r2, #1
 80058b8:	2104      	movs	r1, #4
 80058ba:	4618      	mov	r0, r3
 80058bc:	f000 faf8 	bl	8005eb0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	68da      	ldr	r2, [r3, #12]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f042 0202 	orr.w	r2, r2, #2
 80058ce:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	68da      	ldr	r2, [r3, #12]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f042 0204 	orr.w	r2, r2, #4
 80058de:	60da      	str	r2, [r3, #12]
      break;
 80058e0:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f042 0201 	orr.w	r2, r2, #1
 80058f0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3710      	adds	r7, #16
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b086      	sub	sp, #24
 8005900:	af00      	add	r7, sp, #0
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005908:	2300      	movs	r3, #0
 800590a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005912:	2b01      	cmp	r3, #1
 8005914:	d101      	bne.n	800591a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005916:	2302      	movs	r3, #2
 8005918:	e0ae      	b.n	8005a78 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2201      	movs	r2, #1
 800591e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2b0c      	cmp	r3, #12
 8005926:	f200 809f 	bhi.w	8005a68 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800592a:	a201      	add	r2, pc, #4	@ (adr r2, 8005930 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800592c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005930:	08005965 	.word	0x08005965
 8005934:	08005a69 	.word	0x08005a69
 8005938:	08005a69 	.word	0x08005a69
 800593c:	08005a69 	.word	0x08005a69
 8005940:	080059a5 	.word	0x080059a5
 8005944:	08005a69 	.word	0x08005a69
 8005948:	08005a69 	.word	0x08005a69
 800594c:	08005a69 	.word	0x08005a69
 8005950:	080059e7 	.word	0x080059e7
 8005954:	08005a69 	.word	0x08005a69
 8005958:	08005a69 	.word	0x08005a69
 800595c:	08005a69 	.word	0x08005a69
 8005960:	08005a27 	.word	0x08005a27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68b9      	ldr	r1, [r7, #8]
 800596a:	4618      	mov	r0, r3
 800596c:	f000 f914 	bl	8005b98 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	699a      	ldr	r2, [r3, #24]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f042 0208 	orr.w	r2, r2, #8
 800597e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	699a      	ldr	r2, [r3, #24]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f022 0204 	bic.w	r2, r2, #4
 800598e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	6999      	ldr	r1, [r3, #24]
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	691a      	ldr	r2, [r3, #16]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	430a      	orrs	r2, r1
 80059a0:	619a      	str	r2, [r3, #24]
      break;
 80059a2:	e064      	b.n	8005a6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	68b9      	ldr	r1, [r7, #8]
 80059aa:	4618      	mov	r0, r3
 80059ac:	f000 f95a 	bl	8005c64 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	699a      	ldr	r2, [r3, #24]
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	699a      	ldr	r2, [r3, #24]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	6999      	ldr	r1, [r3, #24]
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	691b      	ldr	r3, [r3, #16]
 80059da:	021a      	lsls	r2, r3, #8
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	430a      	orrs	r2, r1
 80059e2:	619a      	str	r2, [r3, #24]
      break;
 80059e4:	e043      	b.n	8005a6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	68b9      	ldr	r1, [r7, #8]
 80059ec:	4618      	mov	r0, r3
 80059ee:	f000 f9a5 	bl	8005d3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	69da      	ldr	r2, [r3, #28]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f042 0208 	orr.w	r2, r2, #8
 8005a00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	69da      	ldr	r2, [r3, #28]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f022 0204 	bic.w	r2, r2, #4
 8005a10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	69d9      	ldr	r1, [r3, #28]
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	691a      	ldr	r2, [r3, #16]
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	430a      	orrs	r2, r1
 8005a22:	61da      	str	r2, [r3, #28]
      break;
 8005a24:	e023      	b.n	8005a6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68b9      	ldr	r1, [r7, #8]
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f000 f9ef 	bl	8005e10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	69da      	ldr	r2, [r3, #28]
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	69da      	ldr	r2, [r3, #28]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	69d9      	ldr	r1, [r3, #28]
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	691b      	ldr	r3, [r3, #16]
 8005a5c:	021a      	lsls	r2, r3, #8
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	430a      	orrs	r2, r1
 8005a64:	61da      	str	r2, [r3, #28]
      break;
 8005a66:	e002      	b.n	8005a6e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	75fb      	strb	r3, [r7, #23]
      break;
 8005a6c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a76:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3718      	adds	r7, #24
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b085      	sub	sp, #20
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4a3a      	ldr	r2, [pc, #232]	@ (8005b7c <TIM_Base_SetConfig+0xfc>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d00f      	beq.n	8005ab8 <TIM_Base_SetConfig+0x38>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a9e:	d00b      	beq.n	8005ab8 <TIM_Base_SetConfig+0x38>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4a37      	ldr	r2, [pc, #220]	@ (8005b80 <TIM_Base_SetConfig+0x100>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d007      	beq.n	8005ab8 <TIM_Base_SetConfig+0x38>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4a36      	ldr	r2, [pc, #216]	@ (8005b84 <TIM_Base_SetConfig+0x104>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d003      	beq.n	8005ab8 <TIM_Base_SetConfig+0x38>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4a35      	ldr	r2, [pc, #212]	@ (8005b88 <TIM_Base_SetConfig+0x108>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d108      	bne.n	8005aca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005abe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	68fa      	ldr	r2, [r7, #12]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a2b      	ldr	r2, [pc, #172]	@ (8005b7c <TIM_Base_SetConfig+0xfc>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d01b      	beq.n	8005b0a <TIM_Base_SetConfig+0x8a>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ad8:	d017      	beq.n	8005b0a <TIM_Base_SetConfig+0x8a>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a28      	ldr	r2, [pc, #160]	@ (8005b80 <TIM_Base_SetConfig+0x100>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d013      	beq.n	8005b0a <TIM_Base_SetConfig+0x8a>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a27      	ldr	r2, [pc, #156]	@ (8005b84 <TIM_Base_SetConfig+0x104>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d00f      	beq.n	8005b0a <TIM_Base_SetConfig+0x8a>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a26      	ldr	r2, [pc, #152]	@ (8005b88 <TIM_Base_SetConfig+0x108>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d00b      	beq.n	8005b0a <TIM_Base_SetConfig+0x8a>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a25      	ldr	r2, [pc, #148]	@ (8005b8c <TIM_Base_SetConfig+0x10c>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d007      	beq.n	8005b0a <TIM_Base_SetConfig+0x8a>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a24      	ldr	r2, [pc, #144]	@ (8005b90 <TIM_Base_SetConfig+0x110>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d003      	beq.n	8005b0a <TIM_Base_SetConfig+0x8a>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a23      	ldr	r2, [pc, #140]	@ (8005b94 <TIM_Base_SetConfig+0x114>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d108      	bne.n	8005b1c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	68fa      	ldr	r2, [r7, #12]
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	695b      	ldr	r3, [r3, #20]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	68fa      	ldr	r2, [r7, #12]
 8005b2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	689a      	ldr	r2, [r3, #8]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	4a0e      	ldr	r2, [pc, #56]	@ (8005b7c <TIM_Base_SetConfig+0xfc>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d103      	bne.n	8005b50 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	691a      	ldr	r2, [r3, #16]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	691b      	ldr	r3, [r3, #16]
 8005b5a:	f003 0301 	and.w	r3, r3, #1
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d105      	bne.n	8005b6e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	691b      	ldr	r3, [r3, #16]
 8005b66:	f023 0201 	bic.w	r2, r3, #1
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	611a      	str	r2, [r3, #16]
  }
}
 8005b6e:	bf00      	nop
 8005b70:	3714      	adds	r7, #20
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr
 8005b7a:	bf00      	nop
 8005b7c:	40010000 	.word	0x40010000
 8005b80:	40000400 	.word	0x40000400
 8005b84:	40000800 	.word	0x40000800
 8005b88:	40000c00 	.word	0x40000c00
 8005b8c:	40014000 	.word	0x40014000
 8005b90:	40014400 	.word	0x40014400
 8005b94:	40014800 	.word	0x40014800

08005b98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b087      	sub	sp, #28
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6a1b      	ldr	r3, [r3, #32]
 8005ba6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a1b      	ldr	r3, [r3, #32]
 8005bac:	f023 0201 	bic.w	r2, r3, #1
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	699b      	ldr	r3, [r3, #24]
 8005bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f023 0303 	bic.w	r3, r3, #3
 8005bce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68fa      	ldr	r2, [r7, #12]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	f023 0302 	bic.w	r3, r3, #2
 8005be0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	697a      	ldr	r2, [r7, #20]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4a1c      	ldr	r2, [pc, #112]	@ (8005c60 <TIM_OC1_SetConfig+0xc8>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d10c      	bne.n	8005c0e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	f023 0308 	bic.w	r3, r3, #8
 8005bfa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	697a      	ldr	r2, [r7, #20]
 8005c02:	4313      	orrs	r3, r2
 8005c04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	f023 0304 	bic.w	r3, r3, #4
 8005c0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4a13      	ldr	r2, [pc, #76]	@ (8005c60 <TIM_OC1_SetConfig+0xc8>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d111      	bne.n	8005c3a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	695b      	ldr	r3, [r3, #20]
 8005c2a:	693a      	ldr	r2, [r7, #16]
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	699b      	ldr	r3, [r3, #24]
 8005c34:	693a      	ldr	r2, [r7, #16]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	693a      	ldr	r2, [r7, #16]
 8005c3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	68fa      	ldr	r2, [r7, #12]
 8005c44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	685a      	ldr	r2, [r3, #4]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	697a      	ldr	r2, [r7, #20]
 8005c52:	621a      	str	r2, [r3, #32]
}
 8005c54:	bf00      	nop
 8005c56:	371c      	adds	r7, #28
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr
 8005c60:	40010000 	.word	0x40010000

08005c64 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b087      	sub	sp, #28
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6a1b      	ldr	r3, [r3, #32]
 8005c72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a1b      	ldr	r3, [r3, #32]
 8005c78:	f023 0210 	bic.w	r2, r3, #16
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	699b      	ldr	r3, [r3, #24]
 8005c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	021b      	lsls	r3, r3, #8
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	f023 0320 	bic.w	r3, r3, #32
 8005cae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	011b      	lsls	r3, r3, #4
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	4a1e      	ldr	r2, [pc, #120]	@ (8005d38 <TIM_OC2_SetConfig+0xd4>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d10d      	bne.n	8005ce0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005cca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	68db      	ldr	r3, [r3, #12]
 8005cd0:	011b      	lsls	r3, r3, #4
 8005cd2:	697a      	ldr	r2, [r7, #20]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cde:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	4a15      	ldr	r2, [pc, #84]	@ (8005d38 <TIM_OC2_SetConfig+0xd4>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d113      	bne.n	8005d10 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005cee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005cf6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	695b      	ldr	r3, [r3, #20]
 8005cfc:	009b      	lsls	r3, r3, #2
 8005cfe:	693a      	ldr	r2, [r7, #16]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	699b      	ldr	r3, [r3, #24]
 8005d08:	009b      	lsls	r3, r3, #2
 8005d0a:	693a      	ldr	r2, [r7, #16]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	693a      	ldr	r2, [r7, #16]
 8005d14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	68fa      	ldr	r2, [r7, #12]
 8005d1a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	685a      	ldr	r2, [r3, #4]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	697a      	ldr	r2, [r7, #20]
 8005d28:	621a      	str	r2, [r3, #32]
}
 8005d2a:	bf00      	nop
 8005d2c:	371c      	adds	r7, #28
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d34:	4770      	bx	lr
 8005d36:	bf00      	nop
 8005d38:	40010000 	.word	0x40010000

08005d3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b087      	sub	sp, #28
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a1b      	ldr	r3, [r3, #32]
 8005d4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6a1b      	ldr	r3, [r3, #32]
 8005d50:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	69db      	ldr	r3, [r3, #28]
 8005d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f023 0303 	bic.w	r3, r3, #3
 8005d72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	021b      	lsls	r3, r3, #8
 8005d8c:	697a      	ldr	r2, [r7, #20]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a1d      	ldr	r2, [pc, #116]	@ (8005e0c <TIM_OC3_SetConfig+0xd0>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d10d      	bne.n	8005db6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005da0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	021b      	lsls	r3, r3, #8
 8005da8:	697a      	ldr	r2, [r7, #20]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005db4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	4a14      	ldr	r2, [pc, #80]	@ (8005e0c <TIM_OC3_SetConfig+0xd0>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d113      	bne.n	8005de6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005dc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005dcc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	695b      	ldr	r3, [r3, #20]
 8005dd2:	011b      	lsls	r3, r3, #4
 8005dd4:	693a      	ldr	r2, [r7, #16]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	011b      	lsls	r3, r3, #4
 8005de0:	693a      	ldr	r2, [r7, #16]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	693a      	ldr	r2, [r7, #16]
 8005dea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	68fa      	ldr	r2, [r7, #12]
 8005df0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	685a      	ldr	r2, [r3, #4]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	697a      	ldr	r2, [r7, #20]
 8005dfe:	621a      	str	r2, [r3, #32]
}
 8005e00:	bf00      	nop
 8005e02:	371c      	adds	r7, #28
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr
 8005e0c:	40010000 	.word	0x40010000

08005e10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b087      	sub	sp, #28
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
 8005e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6a1b      	ldr	r3, [r3, #32]
 8005e1e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6a1b      	ldr	r3, [r3, #32]
 8005e24:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	69db      	ldr	r3, [r3, #28]
 8005e36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	021b      	lsls	r3, r3, #8
 8005e4e:	68fa      	ldr	r2, [r7, #12]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	031b      	lsls	r3, r3, #12
 8005e62:	693a      	ldr	r2, [r7, #16]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a10      	ldr	r2, [pc, #64]	@ (8005eac <TIM_OC4_SetConfig+0x9c>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d109      	bne.n	8005e84 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e76:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	695b      	ldr	r3, [r3, #20]
 8005e7c:	019b      	lsls	r3, r3, #6
 8005e7e:	697a      	ldr	r2, [r7, #20]
 8005e80:	4313      	orrs	r3, r2
 8005e82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	697a      	ldr	r2, [r7, #20]
 8005e88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	685a      	ldr	r2, [r3, #4]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	693a      	ldr	r2, [r7, #16]
 8005e9c:	621a      	str	r2, [r3, #32]
}
 8005e9e:	bf00      	nop
 8005ea0:	371c      	adds	r7, #28
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr
 8005eaa:	bf00      	nop
 8005eac:	40010000 	.word	0x40010000

08005eb0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b087      	sub	sp, #28
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	60f8      	str	r0, [r7, #12]
 8005eb8:	60b9      	str	r1, [r7, #8]
 8005eba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	f003 031f 	and.w	r3, r3, #31
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	6a1a      	ldr	r2, [r3, #32]
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	43db      	mvns	r3, r3
 8005ed2:	401a      	ands	r2, r3
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6a1a      	ldr	r2, [r3, #32]
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	f003 031f 	and.w	r3, r3, #31
 8005ee2:	6879      	ldr	r1, [r7, #4]
 8005ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ee8:	431a      	orrs	r2, r3
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	621a      	str	r2, [r3, #32]
}
 8005eee:	bf00      	nop
 8005ef0:	371c      	adds	r7, #28
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr
	...

08005efc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b085      	sub	sp, #20
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d101      	bne.n	8005f14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f10:	2302      	movs	r3, #2
 8005f12:	e050      	b.n	8005fb6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2202      	movs	r2, #2
 8005f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	68fa      	ldr	r2, [r7, #12]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a1c      	ldr	r2, [pc, #112]	@ (8005fc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d018      	beq.n	8005f8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f60:	d013      	beq.n	8005f8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a18      	ldr	r2, [pc, #96]	@ (8005fc8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d00e      	beq.n	8005f8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a16      	ldr	r2, [pc, #88]	@ (8005fcc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d009      	beq.n	8005f8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a15      	ldr	r2, [pc, #84]	@ (8005fd0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d004      	beq.n	8005f8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a13      	ldr	r2, [pc, #76]	@ (8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d10c      	bne.n	8005fa4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	68ba      	ldr	r2, [r7, #8]
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	68ba      	ldr	r2, [r7, #8]
 8005fa2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005fb4:	2300      	movs	r3, #0
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3714      	adds	r7, #20
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr
 8005fc2:	bf00      	nop
 8005fc4:	40010000 	.word	0x40010000
 8005fc8:	40000400 	.word	0x40000400
 8005fcc:	40000800 	.word	0x40000800
 8005fd0:	40000c00 	.word	0x40000c00
 8005fd4:	40014000 	.word	0x40014000

08005fd8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b085      	sub	sp, #20
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	d101      	bne.n	8005ff4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005ff0:	2302      	movs	r3, #2
 8005ff2:	e03d      	b.n	8006070 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	4313      	orrs	r3, r2
 8006008:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	4313      	orrs	r3, r2
 8006016:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	4313      	orrs	r3, r2
 8006024:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4313      	orrs	r3, r2
 8006032:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	691b      	ldr	r3, [r3, #16]
 800603e:	4313      	orrs	r3, r2
 8006040:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	695b      	ldr	r3, [r3, #20]
 800604c:	4313      	orrs	r3, r2
 800604e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	69db      	ldr	r3, [r3, #28]
 800605a:	4313      	orrs	r3, r2
 800605c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	68fa      	ldr	r2, [r7, #12]
 8006064:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800606e:	2300      	movs	r3, #0
}
 8006070:	4618      	mov	r0, r3
 8006072:	3714      	adds	r7, #20
 8006074:	46bd      	mov	sp, r7
 8006076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607a:	4770      	bx	lr

0800607c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b082      	sub	sp, #8
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d101      	bne.n	800608e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	e042      	b.n	8006114 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006094:	b2db      	uxtb	r3, r3
 8006096:	2b00      	cmp	r3, #0
 8006098:	d106      	bne.n	80060a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2200      	movs	r2, #0
 800609e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f7fc fefe 	bl	8002ea4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2224      	movs	r2, #36	@ 0x24
 80060ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	68da      	ldr	r2, [r3, #12]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80060be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f000 fdbd 	bl	8006c40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	691a      	ldr	r2, [r3, #16]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80060d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	695a      	ldr	r2, [r3, #20]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80060e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	68da      	ldr	r2, [r3, #12]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80060f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2200      	movs	r2, #0
 80060fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2220      	movs	r2, #32
 8006100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2220      	movs	r2, #32
 8006108:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2200      	movs	r2, #0
 8006110:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006112:	2300      	movs	r3, #0
}
 8006114:	4618      	mov	r0, r3
 8006116:	3708      	adds	r7, #8
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}

0800611c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b08a      	sub	sp, #40	@ 0x28
 8006120:	af02      	add	r7, sp, #8
 8006122:	60f8      	str	r0, [r7, #12]
 8006124:	60b9      	str	r1, [r7, #8]
 8006126:	603b      	str	r3, [r7, #0]
 8006128:	4613      	mov	r3, r2
 800612a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800612c:	2300      	movs	r3, #0
 800612e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006136:	b2db      	uxtb	r3, r3
 8006138:	2b20      	cmp	r3, #32
 800613a:	d175      	bne.n	8006228 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d002      	beq.n	8006148 <HAL_UART_Transmit+0x2c>
 8006142:	88fb      	ldrh	r3, [r7, #6]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d101      	bne.n	800614c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	e06e      	b.n	800622a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2200      	movs	r2, #0
 8006150:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2221      	movs	r2, #33	@ 0x21
 8006156:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800615a:	f7fd f805 	bl	8003168 <HAL_GetTick>
 800615e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	88fa      	ldrh	r2, [r7, #6]
 8006164:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	88fa      	ldrh	r2, [r7, #6]
 800616a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006174:	d108      	bne.n	8006188 <HAL_UART_Transmit+0x6c>
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d104      	bne.n	8006188 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800617e:	2300      	movs	r3, #0
 8006180:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	61bb      	str	r3, [r7, #24]
 8006186:	e003      	b.n	8006190 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800618c:	2300      	movs	r3, #0
 800618e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006190:	e02e      	b.n	80061f0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	9300      	str	r3, [sp, #0]
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	2200      	movs	r2, #0
 800619a:	2180      	movs	r1, #128	@ 0x80
 800619c:	68f8      	ldr	r0, [r7, #12]
 800619e:	f000 fb1f 	bl	80067e0 <UART_WaitOnFlagUntilTimeout>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d005      	beq.n	80061b4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2220      	movs	r2, #32
 80061ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	e03a      	b.n	800622a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80061b4:	69fb      	ldr	r3, [r7, #28]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d10b      	bne.n	80061d2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80061ba:	69bb      	ldr	r3, [r7, #24]
 80061bc:	881b      	ldrh	r3, [r3, #0]
 80061be:	461a      	mov	r2, r3
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80061ca:	69bb      	ldr	r3, [r7, #24]
 80061cc:	3302      	adds	r3, #2
 80061ce:	61bb      	str	r3, [r7, #24]
 80061d0:	e007      	b.n	80061e2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80061d2:	69fb      	ldr	r3, [r7, #28]
 80061d4:	781a      	ldrb	r2, [r3, #0]
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80061dc:	69fb      	ldr	r3, [r7, #28]
 80061de:	3301      	adds	r3, #1
 80061e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	3b01      	subs	r3, #1
 80061ea:	b29a      	uxth	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80061f4:	b29b      	uxth	r3, r3
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d1cb      	bne.n	8006192 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	9300      	str	r3, [sp, #0]
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	2200      	movs	r2, #0
 8006202:	2140      	movs	r1, #64	@ 0x40
 8006204:	68f8      	ldr	r0, [r7, #12]
 8006206:	f000 faeb 	bl	80067e0 <UART_WaitOnFlagUntilTimeout>
 800620a:	4603      	mov	r3, r0
 800620c:	2b00      	cmp	r3, #0
 800620e:	d005      	beq.n	800621c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2220      	movs	r2, #32
 8006214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006218:	2303      	movs	r3, #3
 800621a:	e006      	b.n	800622a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2220      	movs	r2, #32
 8006220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006224:	2300      	movs	r3, #0
 8006226:	e000      	b.n	800622a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006228:	2302      	movs	r3, #2
  }
}
 800622a:	4618      	mov	r0, r3
 800622c:	3720      	adds	r7, #32
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}

08006232 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006232:	b580      	push	{r7, lr}
 8006234:	b084      	sub	sp, #16
 8006236:	af00      	add	r7, sp, #0
 8006238:	60f8      	str	r0, [r7, #12]
 800623a:	60b9      	str	r1, [r7, #8]
 800623c:	4613      	mov	r3, r2
 800623e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006246:	b2db      	uxtb	r3, r3
 8006248:	2b20      	cmp	r3, #32
 800624a:	d112      	bne.n	8006272 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d002      	beq.n	8006258 <HAL_UART_Receive_IT+0x26>
 8006252:	88fb      	ldrh	r3, [r7, #6]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d101      	bne.n	800625c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006258:	2301      	movs	r3, #1
 800625a:	e00b      	b.n	8006274 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2200      	movs	r2, #0
 8006260:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006262:	88fb      	ldrh	r3, [r7, #6]
 8006264:	461a      	mov	r2, r3
 8006266:	68b9      	ldr	r1, [r7, #8]
 8006268:	68f8      	ldr	r0, [r7, #12]
 800626a:	f000 fb12 	bl	8006892 <UART_Start_Receive_IT>
 800626e:	4603      	mov	r3, r0
 8006270:	e000      	b.n	8006274 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006272:	2302      	movs	r3, #2
  }
}
 8006274:	4618      	mov	r0, r3
 8006276:	3710      	adds	r7, #16
 8006278:	46bd      	mov	sp, r7
 800627a:	bd80      	pop	{r7, pc}

0800627c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b0ba      	sub	sp, #232	@ 0xe8
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	695b      	ldr	r3, [r3, #20]
 800629e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80062a2:	2300      	movs	r3, #0
 80062a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80062a8:	2300      	movs	r3, #0
 80062aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80062ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062b2:	f003 030f 	and.w	r3, r3, #15
 80062b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80062ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d10f      	bne.n	80062e2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80062c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062c6:	f003 0320 	and.w	r3, r3, #32
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d009      	beq.n	80062e2 <HAL_UART_IRQHandler+0x66>
 80062ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062d2:	f003 0320 	and.w	r3, r3, #32
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d003      	beq.n	80062e2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f000 fbf2 	bl	8006ac4 <UART_Receive_IT>
      return;
 80062e0:	e25b      	b.n	800679a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80062e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	f000 80de 	beq.w	80064a8 <HAL_UART_IRQHandler+0x22c>
 80062ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062f0:	f003 0301 	and.w	r3, r3, #1
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d106      	bne.n	8006306 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80062f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062fc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006300:	2b00      	cmp	r3, #0
 8006302:	f000 80d1 	beq.w	80064a8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006306:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800630a:	f003 0301 	and.w	r3, r3, #1
 800630e:	2b00      	cmp	r3, #0
 8006310:	d00b      	beq.n	800632a <HAL_UART_IRQHandler+0xae>
 8006312:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006316:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800631a:	2b00      	cmp	r3, #0
 800631c:	d005      	beq.n	800632a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006322:	f043 0201 	orr.w	r2, r3, #1
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800632a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800632e:	f003 0304 	and.w	r3, r3, #4
 8006332:	2b00      	cmp	r3, #0
 8006334:	d00b      	beq.n	800634e <HAL_UART_IRQHandler+0xd2>
 8006336:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800633a:	f003 0301 	and.w	r3, r3, #1
 800633e:	2b00      	cmp	r3, #0
 8006340:	d005      	beq.n	800634e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006346:	f043 0202 	orr.w	r2, r3, #2
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800634e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006352:	f003 0302 	and.w	r3, r3, #2
 8006356:	2b00      	cmp	r3, #0
 8006358:	d00b      	beq.n	8006372 <HAL_UART_IRQHandler+0xf6>
 800635a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800635e:	f003 0301 	and.w	r3, r3, #1
 8006362:	2b00      	cmp	r3, #0
 8006364:	d005      	beq.n	8006372 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800636a:	f043 0204 	orr.w	r2, r3, #4
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006376:	f003 0308 	and.w	r3, r3, #8
 800637a:	2b00      	cmp	r3, #0
 800637c:	d011      	beq.n	80063a2 <HAL_UART_IRQHandler+0x126>
 800637e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006382:	f003 0320 	and.w	r3, r3, #32
 8006386:	2b00      	cmp	r3, #0
 8006388:	d105      	bne.n	8006396 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800638a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800638e:	f003 0301 	and.w	r3, r3, #1
 8006392:	2b00      	cmp	r3, #0
 8006394:	d005      	beq.n	80063a2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800639a:	f043 0208 	orr.w	r2, r3, #8
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	f000 81f2 	beq.w	8006790 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80063ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063b0:	f003 0320 	and.w	r3, r3, #32
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d008      	beq.n	80063ca <HAL_UART_IRQHandler+0x14e>
 80063b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063bc:	f003 0320 	and.w	r3, r3, #32
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d002      	beq.n	80063ca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 fb7d 	bl	8006ac4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	695b      	ldr	r3, [r3, #20]
 80063d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063d4:	2b40      	cmp	r3, #64	@ 0x40
 80063d6:	bf0c      	ite	eq
 80063d8:	2301      	moveq	r3, #1
 80063da:	2300      	movne	r3, #0
 80063dc:	b2db      	uxtb	r3, r3
 80063de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063e6:	f003 0308 	and.w	r3, r3, #8
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d103      	bne.n	80063f6 <HAL_UART_IRQHandler+0x17a>
 80063ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d04f      	beq.n	8006496 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 fa85 	bl	8006906 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	695b      	ldr	r3, [r3, #20]
 8006402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006406:	2b40      	cmp	r3, #64	@ 0x40
 8006408:	d141      	bne.n	800648e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	3314      	adds	r3, #20
 8006410:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006414:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006418:	e853 3f00 	ldrex	r3, [r3]
 800641c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006420:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006424:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006428:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	3314      	adds	r3, #20
 8006432:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006436:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800643a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800643e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006442:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006446:	e841 2300 	strex	r3, r2, [r1]
 800644a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800644e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006452:	2b00      	cmp	r3, #0
 8006454:	d1d9      	bne.n	800640a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800645a:	2b00      	cmp	r3, #0
 800645c:	d013      	beq.n	8006486 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006462:	4a7e      	ldr	r2, [pc, #504]	@ (800665c <HAL_UART_IRQHandler+0x3e0>)
 8006464:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800646a:	4618      	mov	r0, r3
 800646c:	f7fd f82d 	bl	80034ca <HAL_DMA_Abort_IT>
 8006470:	4603      	mov	r3, r0
 8006472:	2b00      	cmp	r3, #0
 8006474:	d016      	beq.n	80064a4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800647a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800647c:	687a      	ldr	r2, [r7, #4]
 800647e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006480:	4610      	mov	r0, r2
 8006482:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006484:	e00e      	b.n	80064a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 f994 	bl	80067b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800648c:	e00a      	b.n	80064a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 f990 	bl	80067b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006494:	e006      	b.n	80064a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f000 f98c 	bl	80067b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80064a2:	e175      	b.n	8006790 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064a4:	bf00      	nop
    return;
 80064a6:	e173      	b.n	8006790 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	f040 814f 	bne.w	8006750 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80064b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064b6:	f003 0310 	and.w	r3, r3, #16
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	f000 8148 	beq.w	8006750 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80064c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064c4:	f003 0310 	and.w	r3, r3, #16
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	f000 8141 	beq.w	8006750 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80064ce:	2300      	movs	r3, #0
 80064d0:	60bb      	str	r3, [r7, #8]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	60bb      	str	r3, [r7, #8]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	60bb      	str	r3, [r7, #8]
 80064e2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	695b      	ldr	r3, [r3, #20]
 80064ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ee:	2b40      	cmp	r3, #64	@ 0x40
 80064f0:	f040 80b6 	bne.w	8006660 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006500:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006504:	2b00      	cmp	r3, #0
 8006506:	f000 8145 	beq.w	8006794 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800650e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006512:	429a      	cmp	r2, r3
 8006514:	f080 813e 	bcs.w	8006794 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800651e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006524:	69db      	ldr	r3, [r3, #28]
 8006526:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800652a:	f000 8088 	beq.w	800663e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	330c      	adds	r3, #12
 8006534:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006538:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800653c:	e853 3f00 	ldrex	r3, [r3]
 8006540:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006544:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006548:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800654c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	330c      	adds	r3, #12
 8006556:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800655a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800655e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006562:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006566:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800656a:	e841 2300 	strex	r3, r2, [r1]
 800656e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006572:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006576:	2b00      	cmp	r3, #0
 8006578:	d1d9      	bne.n	800652e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	3314      	adds	r3, #20
 8006580:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006582:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006584:	e853 3f00 	ldrex	r3, [r3]
 8006588:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800658a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800658c:	f023 0301 	bic.w	r3, r3, #1
 8006590:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	3314      	adds	r3, #20
 800659a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800659e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80065a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80065a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80065aa:	e841 2300 	strex	r3, r2, [r1]
 80065ae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80065b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d1e1      	bne.n	800657a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	3314      	adds	r3, #20
 80065bc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065c0:	e853 3f00 	ldrex	r3, [r3]
 80065c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80065c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	3314      	adds	r3, #20
 80065d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80065da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80065dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065de:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80065e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80065e2:	e841 2300 	strex	r3, r2, [r1]
 80065e6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80065e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d1e3      	bne.n	80065b6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2220      	movs	r2, #32
 80065f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	330c      	adds	r3, #12
 8006602:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006604:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006606:	e853 3f00 	ldrex	r3, [r3]
 800660a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800660c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800660e:	f023 0310 	bic.w	r3, r3, #16
 8006612:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	330c      	adds	r3, #12
 800661c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006620:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006622:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006624:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006626:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006628:	e841 2300 	strex	r3, r2, [r1]
 800662c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800662e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006630:	2b00      	cmp	r3, #0
 8006632:	d1e3      	bne.n	80065fc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006638:	4618      	mov	r0, r3
 800663a:	f7fc fed6 	bl	80033ea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2202      	movs	r2, #2
 8006642:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800664c:	b29b      	uxth	r3, r3
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	b29b      	uxth	r3, r3
 8006652:	4619      	mov	r1, r3
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 f8b7 	bl	80067c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800665a:	e09b      	b.n	8006794 <HAL_UART_IRQHandler+0x518>
 800665c:	080069cd 	.word	0x080069cd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006668:	b29b      	uxth	r3, r3
 800666a:	1ad3      	subs	r3, r2, r3
 800666c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006674:	b29b      	uxth	r3, r3
 8006676:	2b00      	cmp	r3, #0
 8006678:	f000 808e 	beq.w	8006798 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800667c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006680:	2b00      	cmp	r3, #0
 8006682:	f000 8089 	beq.w	8006798 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	330c      	adds	r3, #12
 800668c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800668e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006690:	e853 3f00 	ldrex	r3, [r3]
 8006694:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006696:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006698:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800669c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	330c      	adds	r3, #12
 80066a6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80066aa:	647a      	str	r2, [r7, #68]	@ 0x44
 80066ac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80066b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066b2:	e841 2300 	strex	r3, r2, [r1]
 80066b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80066b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d1e3      	bne.n	8006686 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	3314      	adds	r3, #20
 80066c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c8:	e853 3f00 	ldrex	r3, [r3]
 80066cc:	623b      	str	r3, [r7, #32]
   return(result);
 80066ce:	6a3b      	ldr	r3, [r7, #32]
 80066d0:	f023 0301 	bic.w	r3, r3, #1
 80066d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	3314      	adds	r3, #20
 80066de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80066e2:	633a      	str	r2, [r7, #48]	@ 0x30
 80066e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066ea:	e841 2300 	strex	r3, r2, [r1]
 80066ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d1e3      	bne.n	80066be <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2220      	movs	r2, #32
 80066fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2200      	movs	r2, #0
 8006702:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	330c      	adds	r3, #12
 800670a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	e853 3f00 	ldrex	r3, [r3]
 8006712:	60fb      	str	r3, [r7, #12]
   return(result);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f023 0310 	bic.w	r3, r3, #16
 800671a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	330c      	adds	r3, #12
 8006724:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006728:	61fa      	str	r2, [r7, #28]
 800672a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800672c:	69b9      	ldr	r1, [r7, #24]
 800672e:	69fa      	ldr	r2, [r7, #28]
 8006730:	e841 2300 	strex	r3, r2, [r1]
 8006734:	617b      	str	r3, [r7, #20]
   return(result);
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d1e3      	bne.n	8006704 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2202      	movs	r2, #2
 8006740:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006742:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006746:	4619      	mov	r1, r3
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f000 f83d 	bl	80067c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800674e:	e023      	b.n	8006798 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006750:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006754:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006758:	2b00      	cmp	r3, #0
 800675a:	d009      	beq.n	8006770 <HAL_UART_IRQHandler+0x4f4>
 800675c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006760:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006764:	2b00      	cmp	r3, #0
 8006766:	d003      	beq.n	8006770 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f000 f943 	bl	80069f4 <UART_Transmit_IT>
    return;
 800676e:	e014      	b.n	800679a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006770:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006774:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006778:	2b00      	cmp	r3, #0
 800677a:	d00e      	beq.n	800679a <HAL_UART_IRQHandler+0x51e>
 800677c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006784:	2b00      	cmp	r3, #0
 8006786:	d008      	beq.n	800679a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006788:	6878      	ldr	r0, [r7, #4]
 800678a:	f000 f983 	bl	8006a94 <UART_EndTransmit_IT>
    return;
 800678e:	e004      	b.n	800679a <HAL_UART_IRQHandler+0x51e>
    return;
 8006790:	bf00      	nop
 8006792:	e002      	b.n	800679a <HAL_UART_IRQHandler+0x51e>
      return;
 8006794:	bf00      	nop
 8006796:	e000      	b.n	800679a <HAL_UART_IRQHandler+0x51e>
      return;
 8006798:	bf00      	nop
  }
}
 800679a:	37e8      	adds	r7, #232	@ 0xe8
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80067a8:	bf00      	nop
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80067bc:	bf00      	nop
 80067be:	370c      	adds	r7, #12
 80067c0:	46bd      	mov	sp, r7
 80067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c6:	4770      	bx	lr

080067c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80067c8:	b480      	push	{r7}
 80067ca:	b083      	sub	sp, #12
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	460b      	mov	r3, r1
 80067d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80067d4:	bf00      	nop
 80067d6:	370c      	adds	r7, #12
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b086      	sub	sp, #24
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	60f8      	str	r0, [r7, #12]
 80067e8:	60b9      	str	r1, [r7, #8]
 80067ea:	603b      	str	r3, [r7, #0]
 80067ec:	4613      	mov	r3, r2
 80067ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067f0:	e03b      	b.n	800686a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067f2:	6a3b      	ldr	r3, [r7, #32]
 80067f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067f8:	d037      	beq.n	800686a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067fa:	f7fc fcb5 	bl	8003168 <HAL_GetTick>
 80067fe:	4602      	mov	r2, r0
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	1ad3      	subs	r3, r2, r3
 8006804:	6a3a      	ldr	r2, [r7, #32]
 8006806:	429a      	cmp	r2, r3
 8006808:	d302      	bcc.n	8006810 <UART_WaitOnFlagUntilTimeout+0x30>
 800680a:	6a3b      	ldr	r3, [r7, #32]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d101      	bne.n	8006814 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006810:	2303      	movs	r3, #3
 8006812:	e03a      	b.n	800688a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	f003 0304 	and.w	r3, r3, #4
 800681e:	2b00      	cmp	r3, #0
 8006820:	d023      	beq.n	800686a <UART_WaitOnFlagUntilTimeout+0x8a>
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	2b80      	cmp	r3, #128	@ 0x80
 8006826:	d020      	beq.n	800686a <UART_WaitOnFlagUntilTimeout+0x8a>
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	2b40      	cmp	r3, #64	@ 0x40
 800682c:	d01d      	beq.n	800686a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f003 0308 	and.w	r3, r3, #8
 8006838:	2b08      	cmp	r3, #8
 800683a:	d116      	bne.n	800686a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800683c:	2300      	movs	r3, #0
 800683e:	617b      	str	r3, [r7, #20]
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	617b      	str	r3, [r7, #20]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	617b      	str	r3, [r7, #20]
 8006850:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006852:	68f8      	ldr	r0, [r7, #12]
 8006854:	f000 f857 	bl	8006906 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2208      	movs	r2, #8
 800685c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2200      	movs	r2, #0
 8006862:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	e00f      	b.n	800688a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	681a      	ldr	r2, [r3, #0]
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	4013      	ands	r3, r2
 8006874:	68ba      	ldr	r2, [r7, #8]
 8006876:	429a      	cmp	r2, r3
 8006878:	bf0c      	ite	eq
 800687a:	2301      	moveq	r3, #1
 800687c:	2300      	movne	r3, #0
 800687e:	b2db      	uxtb	r3, r3
 8006880:	461a      	mov	r2, r3
 8006882:	79fb      	ldrb	r3, [r7, #7]
 8006884:	429a      	cmp	r2, r3
 8006886:	d0b4      	beq.n	80067f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006888:	2300      	movs	r3, #0
}
 800688a:	4618      	mov	r0, r3
 800688c:	3718      	adds	r7, #24
 800688e:	46bd      	mov	sp, r7
 8006890:	bd80      	pop	{r7, pc}

08006892 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006892:	b480      	push	{r7}
 8006894:	b085      	sub	sp, #20
 8006896:	af00      	add	r7, sp, #0
 8006898:	60f8      	str	r0, [r7, #12]
 800689a:	60b9      	str	r1, [r7, #8]
 800689c:	4613      	mov	r3, r2
 800689e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	68ba      	ldr	r2, [r7, #8]
 80068a4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	88fa      	ldrh	r2, [r7, #6]
 80068aa:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	88fa      	ldrh	r2, [r7, #6]
 80068b0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	2200      	movs	r2, #0
 80068b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	2222      	movs	r2, #34	@ 0x22
 80068bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	691b      	ldr	r3, [r3, #16]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d007      	beq.n	80068d8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	68da      	ldr	r2, [r3, #12]
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80068d6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	695a      	ldr	r2, [r3, #20]
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f042 0201 	orr.w	r2, r2, #1
 80068e6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	68da      	ldr	r2, [r3, #12]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f042 0220 	orr.w	r2, r2, #32
 80068f6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80068f8:	2300      	movs	r3, #0
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3714      	adds	r7, #20
 80068fe:	46bd      	mov	sp, r7
 8006900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006904:	4770      	bx	lr

08006906 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006906:	b480      	push	{r7}
 8006908:	b095      	sub	sp, #84	@ 0x54
 800690a:	af00      	add	r7, sp, #0
 800690c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	330c      	adds	r3, #12
 8006914:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006916:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006918:	e853 3f00 	ldrex	r3, [r3]
 800691c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800691e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006920:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006924:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	330c      	adds	r3, #12
 800692c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800692e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006930:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006932:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006934:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006936:	e841 2300 	strex	r3, r2, [r1]
 800693a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800693c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800693e:	2b00      	cmp	r3, #0
 8006940:	d1e5      	bne.n	800690e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	3314      	adds	r3, #20
 8006948:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800694a:	6a3b      	ldr	r3, [r7, #32]
 800694c:	e853 3f00 	ldrex	r3, [r3]
 8006950:	61fb      	str	r3, [r7, #28]
   return(result);
 8006952:	69fb      	ldr	r3, [r7, #28]
 8006954:	f023 0301 	bic.w	r3, r3, #1
 8006958:	64bb      	str	r3, [r7, #72]	@ 0x48
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	3314      	adds	r3, #20
 8006960:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006962:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006964:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006966:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006968:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800696a:	e841 2300 	strex	r3, r2, [r1]
 800696e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006972:	2b00      	cmp	r3, #0
 8006974:	d1e5      	bne.n	8006942 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800697a:	2b01      	cmp	r3, #1
 800697c:	d119      	bne.n	80069b2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	330c      	adds	r3, #12
 8006984:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	e853 3f00 	ldrex	r3, [r3]
 800698c:	60bb      	str	r3, [r7, #8]
   return(result);
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	f023 0310 	bic.w	r3, r3, #16
 8006994:	647b      	str	r3, [r7, #68]	@ 0x44
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	330c      	adds	r3, #12
 800699c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800699e:	61ba      	str	r2, [r7, #24]
 80069a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a2:	6979      	ldr	r1, [r7, #20]
 80069a4:	69ba      	ldr	r2, [r7, #24]
 80069a6:	e841 2300 	strex	r3, r2, [r1]
 80069aa:	613b      	str	r3, [r7, #16]
   return(result);
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d1e5      	bne.n	800697e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2220      	movs	r2, #32
 80069b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2200      	movs	r2, #0
 80069be:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80069c0:	bf00      	nop
 80069c2:	3754      	adds	r7, #84	@ 0x54
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr

080069cc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b084      	sub	sp, #16
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069d8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2200      	movs	r2, #0
 80069de:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2200      	movs	r2, #0
 80069e4:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069e6:	68f8      	ldr	r0, [r7, #12]
 80069e8:	f7ff fee4 	bl	80067b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069ec:	bf00      	nop
 80069ee:	3710      	adds	r7, #16
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}

080069f4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b085      	sub	sp, #20
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a02:	b2db      	uxtb	r3, r3
 8006a04:	2b21      	cmp	r3, #33	@ 0x21
 8006a06:	d13e      	bne.n	8006a86 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	689b      	ldr	r3, [r3, #8]
 8006a0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a10:	d114      	bne.n	8006a3c <UART_Transmit_IT+0x48>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	691b      	ldr	r3, [r3, #16]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d110      	bne.n	8006a3c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6a1b      	ldr	r3, [r3, #32]
 8006a1e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	881b      	ldrh	r3, [r3, #0]
 8006a24:	461a      	mov	r2, r3
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a2e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6a1b      	ldr	r3, [r3, #32]
 8006a34:	1c9a      	adds	r2, r3, #2
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	621a      	str	r2, [r3, #32]
 8006a3a:	e008      	b.n	8006a4e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6a1b      	ldr	r3, [r3, #32]
 8006a40:	1c59      	adds	r1, r3, #1
 8006a42:	687a      	ldr	r2, [r7, #4]
 8006a44:	6211      	str	r1, [r2, #32]
 8006a46:	781a      	ldrb	r2, [r3, #0]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	3b01      	subs	r3, #1
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	687a      	ldr	r2, [r7, #4]
 8006a5a:	4619      	mov	r1, r3
 8006a5c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d10f      	bne.n	8006a82 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	68da      	ldr	r2, [r3, #12]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006a70:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	68da      	ldr	r2, [r3, #12]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a80:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006a82:	2300      	movs	r3, #0
 8006a84:	e000      	b.n	8006a88 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006a86:	2302      	movs	r3, #2
  }
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3714      	adds	r7, #20
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr

08006a94 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b082      	sub	sp, #8
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68da      	ldr	r2, [r3, #12]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006aaa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2220      	movs	r2, #32
 8006ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	f7ff fe73 	bl	80067a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006aba:	2300      	movs	r3, #0
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	3708      	adds	r7, #8
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}

08006ac4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b08c      	sub	sp, #48	@ 0x30
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	2b22      	cmp	r3, #34	@ 0x22
 8006ad6:	f040 80ae 	bne.w	8006c36 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ae2:	d117      	bne.n	8006b14 <UART_Receive_IT+0x50>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	691b      	ldr	r3, [r3, #16]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d113      	bne.n	8006b14 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006aec:	2300      	movs	r3, #0
 8006aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006af4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b02:	b29a      	uxth	r2, r3
 8006b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b06:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b0c:	1c9a      	adds	r2, r3, #2
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	629a      	str	r2, [r3, #40]	@ 0x28
 8006b12:	e026      	b.n	8006b62 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	689b      	ldr	r3, [r3, #8]
 8006b22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b26:	d007      	beq.n	8006b38 <UART_Receive_IT+0x74>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	689b      	ldr	r3, [r3, #8]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d10a      	bne.n	8006b46 <UART_Receive_IT+0x82>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	691b      	ldr	r3, [r3, #16]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d106      	bne.n	8006b46 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	b2da      	uxtb	r2, r3
 8006b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b42:	701a      	strb	r2, [r3, #0]
 8006b44:	e008      	b.n	8006b58 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	b2db      	uxtb	r3, r3
 8006b4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b52:	b2da      	uxtb	r2, r3
 8006b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b56:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b5c:	1c5a      	adds	r2, r3, #1
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	3b01      	subs	r3, #1
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	687a      	ldr	r2, [r7, #4]
 8006b6e:	4619      	mov	r1, r3
 8006b70:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d15d      	bne.n	8006c32 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	68da      	ldr	r2, [r3, #12]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f022 0220 	bic.w	r2, r2, #32
 8006b84:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	68da      	ldr	r2, [r3, #12]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006b94:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	695a      	ldr	r2, [r3, #20]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f022 0201 	bic.w	r2, r2, #1
 8006ba4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2220      	movs	r2, #32
 8006baa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d135      	bne.n	8006c28 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	330c      	adds	r3, #12
 8006bc8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	e853 3f00 	ldrex	r3, [r3]
 8006bd0:	613b      	str	r3, [r7, #16]
   return(result);
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	f023 0310 	bic.w	r3, r3, #16
 8006bd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	330c      	adds	r3, #12
 8006be0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006be2:	623a      	str	r2, [r7, #32]
 8006be4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be6:	69f9      	ldr	r1, [r7, #28]
 8006be8:	6a3a      	ldr	r2, [r7, #32]
 8006bea:	e841 2300 	strex	r3, r2, [r1]
 8006bee:	61bb      	str	r3, [r7, #24]
   return(result);
 8006bf0:	69bb      	ldr	r3, [r7, #24]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d1e5      	bne.n	8006bc2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f003 0310 	and.w	r3, r3, #16
 8006c00:	2b10      	cmp	r3, #16
 8006c02:	d10a      	bne.n	8006c1a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c04:	2300      	movs	r3, #0
 8006c06:	60fb      	str	r3, [r7, #12]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	60fb      	str	r3, [r7, #12]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	60fb      	str	r3, [r7, #12]
 8006c18:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006c1e:	4619      	mov	r1, r3
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f7ff fdd1 	bl	80067c8 <HAL_UARTEx_RxEventCallback>
 8006c26:	e002      	b.n	8006c2e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f7fb f8a3 	bl	8001d74 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	e002      	b.n	8006c38 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006c32:	2300      	movs	r3, #0
 8006c34:	e000      	b.n	8006c38 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006c36:	2302      	movs	r3, #2
  }
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	3730      	adds	r7, #48	@ 0x30
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd80      	pop	{r7, pc}

08006c40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c44:	b0c0      	sub	sp, #256	@ 0x100
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	691b      	ldr	r3, [r3, #16]
 8006c54:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c5c:	68d9      	ldr	r1, [r3, #12]
 8006c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c62:	681a      	ldr	r2, [r3, #0]
 8006c64:	ea40 0301 	orr.w	r3, r0, r1
 8006c68:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c6e:	689a      	ldr	r2, [r3, #8]
 8006c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c74:	691b      	ldr	r3, [r3, #16]
 8006c76:	431a      	orrs	r2, r3
 8006c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c7c:	695b      	ldr	r3, [r3, #20]
 8006c7e:	431a      	orrs	r2, r3
 8006c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c84:	69db      	ldr	r3, [r3, #28]
 8006c86:	4313      	orrs	r3, r2
 8006c88:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006c98:	f021 010c 	bic.w	r1, r1, #12
 8006c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006ca6:	430b      	orrs	r3, r1
 8006ca8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006caa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	695b      	ldr	r3, [r3, #20]
 8006cb2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cba:	6999      	ldr	r1, [r3, #24]
 8006cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	ea40 0301 	orr.w	r3, r0, r1
 8006cc6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	4b8f      	ldr	r3, [pc, #572]	@ (8006f0c <UART_SetConfig+0x2cc>)
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d005      	beq.n	8006ce0 <UART_SetConfig+0xa0>
 8006cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	4b8d      	ldr	r3, [pc, #564]	@ (8006f10 <UART_SetConfig+0x2d0>)
 8006cdc:	429a      	cmp	r2, r3
 8006cde:	d104      	bne.n	8006cea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006ce0:	f7fe fb56 	bl	8005390 <HAL_RCC_GetPCLK2Freq>
 8006ce4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006ce8:	e003      	b.n	8006cf2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006cea:	f7fe fb3d 	bl	8005368 <HAL_RCC_GetPCLK1Freq>
 8006cee:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006cf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cf6:	69db      	ldr	r3, [r3, #28]
 8006cf8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006cfc:	f040 810c 	bne.w	8006f18 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d04:	2200      	movs	r2, #0
 8006d06:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006d0a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006d0e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006d12:	4622      	mov	r2, r4
 8006d14:	462b      	mov	r3, r5
 8006d16:	1891      	adds	r1, r2, r2
 8006d18:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006d1a:	415b      	adcs	r3, r3
 8006d1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d1e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006d22:	4621      	mov	r1, r4
 8006d24:	eb12 0801 	adds.w	r8, r2, r1
 8006d28:	4629      	mov	r1, r5
 8006d2a:	eb43 0901 	adc.w	r9, r3, r1
 8006d2e:	f04f 0200 	mov.w	r2, #0
 8006d32:	f04f 0300 	mov.w	r3, #0
 8006d36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d42:	4690      	mov	r8, r2
 8006d44:	4699      	mov	r9, r3
 8006d46:	4623      	mov	r3, r4
 8006d48:	eb18 0303 	adds.w	r3, r8, r3
 8006d4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006d50:	462b      	mov	r3, r5
 8006d52:	eb49 0303 	adc.w	r3, r9, r3
 8006d56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006d5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006d66:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006d6a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006d6e:	460b      	mov	r3, r1
 8006d70:	18db      	adds	r3, r3, r3
 8006d72:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d74:	4613      	mov	r3, r2
 8006d76:	eb42 0303 	adc.w	r3, r2, r3
 8006d7a:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d7c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006d80:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006d84:	f7f9 fea2 	bl	8000acc <__aeabi_uldivmod>
 8006d88:	4602      	mov	r2, r0
 8006d8a:	460b      	mov	r3, r1
 8006d8c:	4b61      	ldr	r3, [pc, #388]	@ (8006f14 <UART_SetConfig+0x2d4>)
 8006d8e:	fba3 2302 	umull	r2, r3, r3, r2
 8006d92:	095b      	lsrs	r3, r3, #5
 8006d94:	011c      	lsls	r4, r3, #4
 8006d96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006da0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006da4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006da8:	4642      	mov	r2, r8
 8006daa:	464b      	mov	r3, r9
 8006dac:	1891      	adds	r1, r2, r2
 8006dae:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006db0:	415b      	adcs	r3, r3
 8006db2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006db4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006db8:	4641      	mov	r1, r8
 8006dba:	eb12 0a01 	adds.w	sl, r2, r1
 8006dbe:	4649      	mov	r1, r9
 8006dc0:	eb43 0b01 	adc.w	fp, r3, r1
 8006dc4:	f04f 0200 	mov.w	r2, #0
 8006dc8:	f04f 0300 	mov.w	r3, #0
 8006dcc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006dd0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006dd4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006dd8:	4692      	mov	sl, r2
 8006dda:	469b      	mov	fp, r3
 8006ddc:	4643      	mov	r3, r8
 8006dde:	eb1a 0303 	adds.w	r3, sl, r3
 8006de2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006de6:	464b      	mov	r3, r9
 8006de8:	eb4b 0303 	adc.w	r3, fp, r3
 8006dec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	2200      	movs	r2, #0
 8006df8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006dfc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006e00:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006e04:	460b      	mov	r3, r1
 8006e06:	18db      	adds	r3, r3, r3
 8006e08:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e0a:	4613      	mov	r3, r2
 8006e0c:	eb42 0303 	adc.w	r3, r2, r3
 8006e10:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e12:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006e16:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006e1a:	f7f9 fe57 	bl	8000acc <__aeabi_uldivmod>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	460b      	mov	r3, r1
 8006e22:	4611      	mov	r1, r2
 8006e24:	4b3b      	ldr	r3, [pc, #236]	@ (8006f14 <UART_SetConfig+0x2d4>)
 8006e26:	fba3 2301 	umull	r2, r3, r3, r1
 8006e2a:	095b      	lsrs	r3, r3, #5
 8006e2c:	2264      	movs	r2, #100	@ 0x64
 8006e2e:	fb02 f303 	mul.w	r3, r2, r3
 8006e32:	1acb      	subs	r3, r1, r3
 8006e34:	00db      	lsls	r3, r3, #3
 8006e36:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006e3a:	4b36      	ldr	r3, [pc, #216]	@ (8006f14 <UART_SetConfig+0x2d4>)
 8006e3c:	fba3 2302 	umull	r2, r3, r3, r2
 8006e40:	095b      	lsrs	r3, r3, #5
 8006e42:	005b      	lsls	r3, r3, #1
 8006e44:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006e48:	441c      	add	r4, r3
 8006e4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006e54:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006e58:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006e5c:	4642      	mov	r2, r8
 8006e5e:	464b      	mov	r3, r9
 8006e60:	1891      	adds	r1, r2, r2
 8006e62:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006e64:	415b      	adcs	r3, r3
 8006e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e68:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006e6c:	4641      	mov	r1, r8
 8006e6e:	1851      	adds	r1, r2, r1
 8006e70:	6339      	str	r1, [r7, #48]	@ 0x30
 8006e72:	4649      	mov	r1, r9
 8006e74:	414b      	adcs	r3, r1
 8006e76:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e78:	f04f 0200 	mov.w	r2, #0
 8006e7c:	f04f 0300 	mov.w	r3, #0
 8006e80:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006e84:	4659      	mov	r1, fp
 8006e86:	00cb      	lsls	r3, r1, #3
 8006e88:	4651      	mov	r1, sl
 8006e8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e8e:	4651      	mov	r1, sl
 8006e90:	00ca      	lsls	r2, r1, #3
 8006e92:	4610      	mov	r0, r2
 8006e94:	4619      	mov	r1, r3
 8006e96:	4603      	mov	r3, r0
 8006e98:	4642      	mov	r2, r8
 8006e9a:	189b      	adds	r3, r3, r2
 8006e9c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006ea0:	464b      	mov	r3, r9
 8006ea2:	460a      	mov	r2, r1
 8006ea4:	eb42 0303 	adc.w	r3, r2, r3
 8006ea8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006eb8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006ebc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006ec0:	460b      	mov	r3, r1
 8006ec2:	18db      	adds	r3, r3, r3
 8006ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ec6:	4613      	mov	r3, r2
 8006ec8:	eb42 0303 	adc.w	r3, r2, r3
 8006ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ece:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006ed2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006ed6:	f7f9 fdf9 	bl	8000acc <__aeabi_uldivmod>
 8006eda:	4602      	mov	r2, r0
 8006edc:	460b      	mov	r3, r1
 8006ede:	4b0d      	ldr	r3, [pc, #52]	@ (8006f14 <UART_SetConfig+0x2d4>)
 8006ee0:	fba3 1302 	umull	r1, r3, r3, r2
 8006ee4:	095b      	lsrs	r3, r3, #5
 8006ee6:	2164      	movs	r1, #100	@ 0x64
 8006ee8:	fb01 f303 	mul.w	r3, r1, r3
 8006eec:	1ad3      	subs	r3, r2, r3
 8006eee:	00db      	lsls	r3, r3, #3
 8006ef0:	3332      	adds	r3, #50	@ 0x32
 8006ef2:	4a08      	ldr	r2, [pc, #32]	@ (8006f14 <UART_SetConfig+0x2d4>)
 8006ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ef8:	095b      	lsrs	r3, r3, #5
 8006efa:	f003 0207 	and.w	r2, r3, #7
 8006efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4422      	add	r2, r4
 8006f06:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006f08:	e106      	b.n	8007118 <UART_SetConfig+0x4d8>
 8006f0a:	bf00      	nop
 8006f0c:	40011000 	.word	0x40011000
 8006f10:	40011400 	.word	0x40011400
 8006f14:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006f22:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006f26:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006f2a:	4642      	mov	r2, r8
 8006f2c:	464b      	mov	r3, r9
 8006f2e:	1891      	adds	r1, r2, r2
 8006f30:	6239      	str	r1, [r7, #32]
 8006f32:	415b      	adcs	r3, r3
 8006f34:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006f3a:	4641      	mov	r1, r8
 8006f3c:	1854      	adds	r4, r2, r1
 8006f3e:	4649      	mov	r1, r9
 8006f40:	eb43 0501 	adc.w	r5, r3, r1
 8006f44:	f04f 0200 	mov.w	r2, #0
 8006f48:	f04f 0300 	mov.w	r3, #0
 8006f4c:	00eb      	lsls	r3, r5, #3
 8006f4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f52:	00e2      	lsls	r2, r4, #3
 8006f54:	4614      	mov	r4, r2
 8006f56:	461d      	mov	r5, r3
 8006f58:	4643      	mov	r3, r8
 8006f5a:	18e3      	adds	r3, r4, r3
 8006f5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006f60:	464b      	mov	r3, r9
 8006f62:	eb45 0303 	adc.w	r3, r5, r3
 8006f66:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006f6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	2200      	movs	r2, #0
 8006f72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006f76:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006f7a:	f04f 0200 	mov.w	r2, #0
 8006f7e:	f04f 0300 	mov.w	r3, #0
 8006f82:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006f86:	4629      	mov	r1, r5
 8006f88:	008b      	lsls	r3, r1, #2
 8006f8a:	4621      	mov	r1, r4
 8006f8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f90:	4621      	mov	r1, r4
 8006f92:	008a      	lsls	r2, r1, #2
 8006f94:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006f98:	f7f9 fd98 	bl	8000acc <__aeabi_uldivmod>
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	460b      	mov	r3, r1
 8006fa0:	4b60      	ldr	r3, [pc, #384]	@ (8007124 <UART_SetConfig+0x4e4>)
 8006fa2:	fba3 2302 	umull	r2, r3, r3, r2
 8006fa6:	095b      	lsrs	r3, r3, #5
 8006fa8:	011c      	lsls	r4, r3, #4
 8006faa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fae:	2200      	movs	r2, #0
 8006fb0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006fb4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006fb8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006fbc:	4642      	mov	r2, r8
 8006fbe:	464b      	mov	r3, r9
 8006fc0:	1891      	adds	r1, r2, r2
 8006fc2:	61b9      	str	r1, [r7, #24]
 8006fc4:	415b      	adcs	r3, r3
 8006fc6:	61fb      	str	r3, [r7, #28]
 8006fc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fcc:	4641      	mov	r1, r8
 8006fce:	1851      	adds	r1, r2, r1
 8006fd0:	6139      	str	r1, [r7, #16]
 8006fd2:	4649      	mov	r1, r9
 8006fd4:	414b      	adcs	r3, r1
 8006fd6:	617b      	str	r3, [r7, #20]
 8006fd8:	f04f 0200 	mov.w	r2, #0
 8006fdc:	f04f 0300 	mov.w	r3, #0
 8006fe0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006fe4:	4659      	mov	r1, fp
 8006fe6:	00cb      	lsls	r3, r1, #3
 8006fe8:	4651      	mov	r1, sl
 8006fea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006fee:	4651      	mov	r1, sl
 8006ff0:	00ca      	lsls	r2, r1, #3
 8006ff2:	4610      	mov	r0, r2
 8006ff4:	4619      	mov	r1, r3
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	4642      	mov	r2, r8
 8006ffa:	189b      	adds	r3, r3, r2
 8006ffc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007000:	464b      	mov	r3, r9
 8007002:	460a      	mov	r2, r1
 8007004:	eb42 0303 	adc.w	r3, r2, r3
 8007008:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800700c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	2200      	movs	r2, #0
 8007014:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007016:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007018:	f04f 0200 	mov.w	r2, #0
 800701c:	f04f 0300 	mov.w	r3, #0
 8007020:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007024:	4649      	mov	r1, r9
 8007026:	008b      	lsls	r3, r1, #2
 8007028:	4641      	mov	r1, r8
 800702a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800702e:	4641      	mov	r1, r8
 8007030:	008a      	lsls	r2, r1, #2
 8007032:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007036:	f7f9 fd49 	bl	8000acc <__aeabi_uldivmod>
 800703a:	4602      	mov	r2, r0
 800703c:	460b      	mov	r3, r1
 800703e:	4611      	mov	r1, r2
 8007040:	4b38      	ldr	r3, [pc, #224]	@ (8007124 <UART_SetConfig+0x4e4>)
 8007042:	fba3 2301 	umull	r2, r3, r3, r1
 8007046:	095b      	lsrs	r3, r3, #5
 8007048:	2264      	movs	r2, #100	@ 0x64
 800704a:	fb02 f303 	mul.w	r3, r2, r3
 800704e:	1acb      	subs	r3, r1, r3
 8007050:	011b      	lsls	r3, r3, #4
 8007052:	3332      	adds	r3, #50	@ 0x32
 8007054:	4a33      	ldr	r2, [pc, #204]	@ (8007124 <UART_SetConfig+0x4e4>)
 8007056:	fba2 2303 	umull	r2, r3, r2, r3
 800705a:	095b      	lsrs	r3, r3, #5
 800705c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007060:	441c      	add	r4, r3
 8007062:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007066:	2200      	movs	r2, #0
 8007068:	673b      	str	r3, [r7, #112]	@ 0x70
 800706a:	677a      	str	r2, [r7, #116]	@ 0x74
 800706c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007070:	4642      	mov	r2, r8
 8007072:	464b      	mov	r3, r9
 8007074:	1891      	adds	r1, r2, r2
 8007076:	60b9      	str	r1, [r7, #8]
 8007078:	415b      	adcs	r3, r3
 800707a:	60fb      	str	r3, [r7, #12]
 800707c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007080:	4641      	mov	r1, r8
 8007082:	1851      	adds	r1, r2, r1
 8007084:	6039      	str	r1, [r7, #0]
 8007086:	4649      	mov	r1, r9
 8007088:	414b      	adcs	r3, r1
 800708a:	607b      	str	r3, [r7, #4]
 800708c:	f04f 0200 	mov.w	r2, #0
 8007090:	f04f 0300 	mov.w	r3, #0
 8007094:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007098:	4659      	mov	r1, fp
 800709a:	00cb      	lsls	r3, r1, #3
 800709c:	4651      	mov	r1, sl
 800709e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070a2:	4651      	mov	r1, sl
 80070a4:	00ca      	lsls	r2, r1, #3
 80070a6:	4610      	mov	r0, r2
 80070a8:	4619      	mov	r1, r3
 80070aa:	4603      	mov	r3, r0
 80070ac:	4642      	mov	r2, r8
 80070ae:	189b      	adds	r3, r3, r2
 80070b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80070b2:	464b      	mov	r3, r9
 80070b4:	460a      	mov	r2, r1
 80070b6:	eb42 0303 	adc.w	r3, r2, r3
 80070ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80070bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	2200      	movs	r2, #0
 80070c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80070c6:	667a      	str	r2, [r7, #100]	@ 0x64
 80070c8:	f04f 0200 	mov.w	r2, #0
 80070cc:	f04f 0300 	mov.w	r3, #0
 80070d0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80070d4:	4649      	mov	r1, r9
 80070d6:	008b      	lsls	r3, r1, #2
 80070d8:	4641      	mov	r1, r8
 80070da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070de:	4641      	mov	r1, r8
 80070e0:	008a      	lsls	r2, r1, #2
 80070e2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80070e6:	f7f9 fcf1 	bl	8000acc <__aeabi_uldivmod>
 80070ea:	4602      	mov	r2, r0
 80070ec:	460b      	mov	r3, r1
 80070ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007124 <UART_SetConfig+0x4e4>)
 80070f0:	fba3 1302 	umull	r1, r3, r3, r2
 80070f4:	095b      	lsrs	r3, r3, #5
 80070f6:	2164      	movs	r1, #100	@ 0x64
 80070f8:	fb01 f303 	mul.w	r3, r1, r3
 80070fc:	1ad3      	subs	r3, r2, r3
 80070fe:	011b      	lsls	r3, r3, #4
 8007100:	3332      	adds	r3, #50	@ 0x32
 8007102:	4a08      	ldr	r2, [pc, #32]	@ (8007124 <UART_SetConfig+0x4e4>)
 8007104:	fba2 2303 	umull	r2, r3, r2, r3
 8007108:	095b      	lsrs	r3, r3, #5
 800710a:	f003 020f 	and.w	r2, r3, #15
 800710e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4422      	add	r2, r4
 8007116:	609a      	str	r2, [r3, #8]
}
 8007118:	bf00      	nop
 800711a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800711e:	46bd      	mov	sp, r7
 8007120:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007124:	51eb851f 	.word	0x51eb851f

08007128 <_strtol_l.isra.0>:
 8007128:	2b24      	cmp	r3, #36	@ 0x24
 800712a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800712e:	4686      	mov	lr, r0
 8007130:	4690      	mov	r8, r2
 8007132:	d801      	bhi.n	8007138 <_strtol_l.isra.0+0x10>
 8007134:	2b01      	cmp	r3, #1
 8007136:	d106      	bne.n	8007146 <_strtol_l.isra.0+0x1e>
 8007138:	f000 f8c0 	bl	80072bc <__errno>
 800713c:	2316      	movs	r3, #22
 800713e:	6003      	str	r3, [r0, #0]
 8007140:	2000      	movs	r0, #0
 8007142:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007146:	4834      	ldr	r0, [pc, #208]	@ (8007218 <_strtol_l.isra.0+0xf0>)
 8007148:	460d      	mov	r5, r1
 800714a:	462a      	mov	r2, r5
 800714c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007150:	5d06      	ldrb	r6, [r0, r4]
 8007152:	f016 0608 	ands.w	r6, r6, #8
 8007156:	d1f8      	bne.n	800714a <_strtol_l.isra.0+0x22>
 8007158:	2c2d      	cmp	r4, #45	@ 0x2d
 800715a:	d110      	bne.n	800717e <_strtol_l.isra.0+0x56>
 800715c:	782c      	ldrb	r4, [r5, #0]
 800715e:	2601      	movs	r6, #1
 8007160:	1c95      	adds	r5, r2, #2
 8007162:	f033 0210 	bics.w	r2, r3, #16
 8007166:	d115      	bne.n	8007194 <_strtol_l.isra.0+0x6c>
 8007168:	2c30      	cmp	r4, #48	@ 0x30
 800716a:	d10d      	bne.n	8007188 <_strtol_l.isra.0+0x60>
 800716c:	782a      	ldrb	r2, [r5, #0]
 800716e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007172:	2a58      	cmp	r2, #88	@ 0x58
 8007174:	d108      	bne.n	8007188 <_strtol_l.isra.0+0x60>
 8007176:	786c      	ldrb	r4, [r5, #1]
 8007178:	3502      	adds	r5, #2
 800717a:	2310      	movs	r3, #16
 800717c:	e00a      	b.n	8007194 <_strtol_l.isra.0+0x6c>
 800717e:	2c2b      	cmp	r4, #43	@ 0x2b
 8007180:	bf04      	itt	eq
 8007182:	782c      	ldrbeq	r4, [r5, #0]
 8007184:	1c95      	addeq	r5, r2, #2
 8007186:	e7ec      	b.n	8007162 <_strtol_l.isra.0+0x3a>
 8007188:	2b00      	cmp	r3, #0
 800718a:	d1f6      	bne.n	800717a <_strtol_l.isra.0+0x52>
 800718c:	2c30      	cmp	r4, #48	@ 0x30
 800718e:	bf14      	ite	ne
 8007190:	230a      	movne	r3, #10
 8007192:	2308      	moveq	r3, #8
 8007194:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007198:	f10c 3cff 	add.w	ip, ip, #4294967295
 800719c:	2200      	movs	r2, #0
 800719e:	fbbc f9f3 	udiv	r9, ip, r3
 80071a2:	4610      	mov	r0, r2
 80071a4:	fb03 ca19 	mls	sl, r3, r9, ip
 80071a8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80071ac:	2f09      	cmp	r7, #9
 80071ae:	d80f      	bhi.n	80071d0 <_strtol_l.isra.0+0xa8>
 80071b0:	463c      	mov	r4, r7
 80071b2:	42a3      	cmp	r3, r4
 80071b4:	dd1b      	ble.n	80071ee <_strtol_l.isra.0+0xc6>
 80071b6:	1c57      	adds	r7, r2, #1
 80071b8:	d007      	beq.n	80071ca <_strtol_l.isra.0+0xa2>
 80071ba:	4581      	cmp	r9, r0
 80071bc:	d314      	bcc.n	80071e8 <_strtol_l.isra.0+0xc0>
 80071be:	d101      	bne.n	80071c4 <_strtol_l.isra.0+0x9c>
 80071c0:	45a2      	cmp	sl, r4
 80071c2:	db11      	blt.n	80071e8 <_strtol_l.isra.0+0xc0>
 80071c4:	fb00 4003 	mla	r0, r0, r3, r4
 80071c8:	2201      	movs	r2, #1
 80071ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 80071ce:	e7eb      	b.n	80071a8 <_strtol_l.isra.0+0x80>
 80071d0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80071d4:	2f19      	cmp	r7, #25
 80071d6:	d801      	bhi.n	80071dc <_strtol_l.isra.0+0xb4>
 80071d8:	3c37      	subs	r4, #55	@ 0x37
 80071da:	e7ea      	b.n	80071b2 <_strtol_l.isra.0+0x8a>
 80071dc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80071e0:	2f19      	cmp	r7, #25
 80071e2:	d804      	bhi.n	80071ee <_strtol_l.isra.0+0xc6>
 80071e4:	3c57      	subs	r4, #87	@ 0x57
 80071e6:	e7e4      	b.n	80071b2 <_strtol_l.isra.0+0x8a>
 80071e8:	f04f 32ff 	mov.w	r2, #4294967295
 80071ec:	e7ed      	b.n	80071ca <_strtol_l.isra.0+0xa2>
 80071ee:	1c53      	adds	r3, r2, #1
 80071f0:	d108      	bne.n	8007204 <_strtol_l.isra.0+0xdc>
 80071f2:	2322      	movs	r3, #34	@ 0x22
 80071f4:	f8ce 3000 	str.w	r3, [lr]
 80071f8:	4660      	mov	r0, ip
 80071fa:	f1b8 0f00 	cmp.w	r8, #0
 80071fe:	d0a0      	beq.n	8007142 <_strtol_l.isra.0+0x1a>
 8007200:	1e69      	subs	r1, r5, #1
 8007202:	e006      	b.n	8007212 <_strtol_l.isra.0+0xea>
 8007204:	b106      	cbz	r6, 8007208 <_strtol_l.isra.0+0xe0>
 8007206:	4240      	negs	r0, r0
 8007208:	f1b8 0f00 	cmp.w	r8, #0
 800720c:	d099      	beq.n	8007142 <_strtol_l.isra.0+0x1a>
 800720e:	2a00      	cmp	r2, #0
 8007210:	d1f6      	bne.n	8007200 <_strtol_l.isra.0+0xd8>
 8007212:	f8c8 1000 	str.w	r1, [r8]
 8007216:	e794      	b.n	8007142 <_strtol_l.isra.0+0x1a>
 8007218:	08007e4d 	.word	0x08007e4d

0800721c <strtol>:
 800721c:	4613      	mov	r3, r2
 800721e:	460a      	mov	r2, r1
 8007220:	4601      	mov	r1, r0
 8007222:	4802      	ldr	r0, [pc, #8]	@ (800722c <strtol+0x10>)
 8007224:	6800      	ldr	r0, [r0, #0]
 8007226:	f7ff bf7f 	b.w	8007128 <_strtol_l.isra.0>
 800722a:	bf00      	nop
 800722c:	2000004c 	.word	0x2000004c

08007230 <toupper>:
 8007230:	4b03      	ldr	r3, [pc, #12]	@ (8007240 <toupper+0x10>)
 8007232:	5c1b      	ldrb	r3, [r3, r0]
 8007234:	f003 0303 	and.w	r3, r3, #3
 8007238:	2b02      	cmp	r3, #2
 800723a:	bf08      	it	eq
 800723c:	3820      	subeq	r0, #32
 800723e:	4770      	bx	lr
 8007240:	08007e4d 	.word	0x08007e4d

08007244 <siprintf>:
 8007244:	b40e      	push	{r1, r2, r3}
 8007246:	b510      	push	{r4, lr}
 8007248:	b09d      	sub	sp, #116	@ 0x74
 800724a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800724c:	9002      	str	r0, [sp, #8]
 800724e:	9006      	str	r0, [sp, #24]
 8007250:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007254:	480a      	ldr	r0, [pc, #40]	@ (8007280 <siprintf+0x3c>)
 8007256:	9107      	str	r1, [sp, #28]
 8007258:	9104      	str	r1, [sp, #16]
 800725a:	490a      	ldr	r1, [pc, #40]	@ (8007284 <siprintf+0x40>)
 800725c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007260:	9105      	str	r1, [sp, #20]
 8007262:	2400      	movs	r4, #0
 8007264:	a902      	add	r1, sp, #8
 8007266:	6800      	ldr	r0, [r0, #0]
 8007268:	9301      	str	r3, [sp, #4]
 800726a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800726c:	f000 f9b4 	bl	80075d8 <_svfiprintf_r>
 8007270:	9b02      	ldr	r3, [sp, #8]
 8007272:	701c      	strb	r4, [r3, #0]
 8007274:	b01d      	add	sp, #116	@ 0x74
 8007276:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800727a:	b003      	add	sp, #12
 800727c:	4770      	bx	lr
 800727e:	bf00      	nop
 8007280:	2000004c 	.word	0x2000004c
 8007284:	ffff0208 	.word	0xffff0208

08007288 <memset>:
 8007288:	4402      	add	r2, r0
 800728a:	4603      	mov	r3, r0
 800728c:	4293      	cmp	r3, r2
 800728e:	d100      	bne.n	8007292 <memset+0xa>
 8007290:	4770      	bx	lr
 8007292:	f803 1b01 	strb.w	r1, [r3], #1
 8007296:	e7f9      	b.n	800728c <memset+0x4>

08007298 <strncmp>:
 8007298:	b510      	push	{r4, lr}
 800729a:	b16a      	cbz	r2, 80072b8 <strncmp+0x20>
 800729c:	3901      	subs	r1, #1
 800729e:	1884      	adds	r4, r0, r2
 80072a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072a4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d103      	bne.n	80072b4 <strncmp+0x1c>
 80072ac:	42a0      	cmp	r0, r4
 80072ae:	d001      	beq.n	80072b4 <strncmp+0x1c>
 80072b0:	2a00      	cmp	r2, #0
 80072b2:	d1f5      	bne.n	80072a0 <strncmp+0x8>
 80072b4:	1ad0      	subs	r0, r2, r3
 80072b6:	bd10      	pop	{r4, pc}
 80072b8:	4610      	mov	r0, r2
 80072ba:	e7fc      	b.n	80072b6 <strncmp+0x1e>

080072bc <__errno>:
 80072bc:	4b01      	ldr	r3, [pc, #4]	@ (80072c4 <__errno+0x8>)
 80072be:	6818      	ldr	r0, [r3, #0]
 80072c0:	4770      	bx	lr
 80072c2:	bf00      	nop
 80072c4:	2000004c 	.word	0x2000004c

080072c8 <__libc_init_array>:
 80072c8:	b570      	push	{r4, r5, r6, lr}
 80072ca:	4d0d      	ldr	r5, [pc, #52]	@ (8007300 <__libc_init_array+0x38>)
 80072cc:	4c0d      	ldr	r4, [pc, #52]	@ (8007304 <__libc_init_array+0x3c>)
 80072ce:	1b64      	subs	r4, r4, r5
 80072d0:	10a4      	asrs	r4, r4, #2
 80072d2:	2600      	movs	r6, #0
 80072d4:	42a6      	cmp	r6, r4
 80072d6:	d109      	bne.n	80072ec <__libc_init_array+0x24>
 80072d8:	4d0b      	ldr	r5, [pc, #44]	@ (8007308 <__libc_init_array+0x40>)
 80072da:	4c0c      	ldr	r4, [pc, #48]	@ (800730c <__libc_init_array+0x44>)
 80072dc:	f000 fc64 	bl	8007ba8 <_init>
 80072e0:	1b64      	subs	r4, r4, r5
 80072e2:	10a4      	asrs	r4, r4, #2
 80072e4:	2600      	movs	r6, #0
 80072e6:	42a6      	cmp	r6, r4
 80072e8:	d105      	bne.n	80072f6 <__libc_init_array+0x2e>
 80072ea:	bd70      	pop	{r4, r5, r6, pc}
 80072ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80072f0:	4798      	blx	r3
 80072f2:	3601      	adds	r6, #1
 80072f4:	e7ee      	b.n	80072d4 <__libc_init_array+0xc>
 80072f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80072fa:	4798      	blx	r3
 80072fc:	3601      	adds	r6, #1
 80072fe:	e7f2      	b.n	80072e6 <__libc_init_array+0x1e>
 8007300:	08007f88 	.word	0x08007f88
 8007304:	08007f88 	.word	0x08007f88
 8007308:	08007f88 	.word	0x08007f88
 800730c:	08007f90 	.word	0x08007f90

08007310 <__retarget_lock_acquire_recursive>:
 8007310:	4770      	bx	lr

08007312 <__retarget_lock_release_recursive>:
 8007312:	4770      	bx	lr

08007314 <memcpy>:
 8007314:	440a      	add	r2, r1
 8007316:	4291      	cmp	r1, r2
 8007318:	f100 33ff 	add.w	r3, r0, #4294967295
 800731c:	d100      	bne.n	8007320 <memcpy+0xc>
 800731e:	4770      	bx	lr
 8007320:	b510      	push	{r4, lr}
 8007322:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007326:	f803 4f01 	strb.w	r4, [r3, #1]!
 800732a:	4291      	cmp	r1, r2
 800732c:	d1f9      	bne.n	8007322 <memcpy+0xe>
 800732e:	bd10      	pop	{r4, pc}

08007330 <_free_r>:
 8007330:	b538      	push	{r3, r4, r5, lr}
 8007332:	4605      	mov	r5, r0
 8007334:	2900      	cmp	r1, #0
 8007336:	d041      	beq.n	80073bc <_free_r+0x8c>
 8007338:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800733c:	1f0c      	subs	r4, r1, #4
 800733e:	2b00      	cmp	r3, #0
 8007340:	bfb8      	it	lt
 8007342:	18e4      	addlt	r4, r4, r3
 8007344:	f000 f8e0 	bl	8007508 <__malloc_lock>
 8007348:	4a1d      	ldr	r2, [pc, #116]	@ (80073c0 <_free_r+0x90>)
 800734a:	6813      	ldr	r3, [r2, #0]
 800734c:	b933      	cbnz	r3, 800735c <_free_r+0x2c>
 800734e:	6063      	str	r3, [r4, #4]
 8007350:	6014      	str	r4, [r2, #0]
 8007352:	4628      	mov	r0, r5
 8007354:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007358:	f000 b8dc 	b.w	8007514 <__malloc_unlock>
 800735c:	42a3      	cmp	r3, r4
 800735e:	d908      	bls.n	8007372 <_free_r+0x42>
 8007360:	6820      	ldr	r0, [r4, #0]
 8007362:	1821      	adds	r1, r4, r0
 8007364:	428b      	cmp	r3, r1
 8007366:	bf01      	itttt	eq
 8007368:	6819      	ldreq	r1, [r3, #0]
 800736a:	685b      	ldreq	r3, [r3, #4]
 800736c:	1809      	addeq	r1, r1, r0
 800736e:	6021      	streq	r1, [r4, #0]
 8007370:	e7ed      	b.n	800734e <_free_r+0x1e>
 8007372:	461a      	mov	r2, r3
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	b10b      	cbz	r3, 800737c <_free_r+0x4c>
 8007378:	42a3      	cmp	r3, r4
 800737a:	d9fa      	bls.n	8007372 <_free_r+0x42>
 800737c:	6811      	ldr	r1, [r2, #0]
 800737e:	1850      	adds	r0, r2, r1
 8007380:	42a0      	cmp	r0, r4
 8007382:	d10b      	bne.n	800739c <_free_r+0x6c>
 8007384:	6820      	ldr	r0, [r4, #0]
 8007386:	4401      	add	r1, r0
 8007388:	1850      	adds	r0, r2, r1
 800738a:	4283      	cmp	r3, r0
 800738c:	6011      	str	r1, [r2, #0]
 800738e:	d1e0      	bne.n	8007352 <_free_r+0x22>
 8007390:	6818      	ldr	r0, [r3, #0]
 8007392:	685b      	ldr	r3, [r3, #4]
 8007394:	6053      	str	r3, [r2, #4]
 8007396:	4408      	add	r0, r1
 8007398:	6010      	str	r0, [r2, #0]
 800739a:	e7da      	b.n	8007352 <_free_r+0x22>
 800739c:	d902      	bls.n	80073a4 <_free_r+0x74>
 800739e:	230c      	movs	r3, #12
 80073a0:	602b      	str	r3, [r5, #0]
 80073a2:	e7d6      	b.n	8007352 <_free_r+0x22>
 80073a4:	6820      	ldr	r0, [r4, #0]
 80073a6:	1821      	adds	r1, r4, r0
 80073a8:	428b      	cmp	r3, r1
 80073aa:	bf04      	itt	eq
 80073ac:	6819      	ldreq	r1, [r3, #0]
 80073ae:	685b      	ldreq	r3, [r3, #4]
 80073b0:	6063      	str	r3, [r4, #4]
 80073b2:	bf04      	itt	eq
 80073b4:	1809      	addeq	r1, r1, r0
 80073b6:	6021      	streq	r1, [r4, #0]
 80073b8:	6054      	str	r4, [r2, #4]
 80073ba:	e7ca      	b.n	8007352 <_free_r+0x22>
 80073bc:	bd38      	pop	{r3, r4, r5, pc}
 80073be:	bf00      	nop
 80073c0:	20000578 	.word	0x20000578

080073c4 <sbrk_aligned>:
 80073c4:	b570      	push	{r4, r5, r6, lr}
 80073c6:	4e0f      	ldr	r6, [pc, #60]	@ (8007404 <sbrk_aligned+0x40>)
 80073c8:	460c      	mov	r4, r1
 80073ca:	6831      	ldr	r1, [r6, #0]
 80073cc:	4605      	mov	r5, r0
 80073ce:	b911      	cbnz	r1, 80073d6 <sbrk_aligned+0x12>
 80073d0:	f000 fba4 	bl	8007b1c <_sbrk_r>
 80073d4:	6030      	str	r0, [r6, #0]
 80073d6:	4621      	mov	r1, r4
 80073d8:	4628      	mov	r0, r5
 80073da:	f000 fb9f 	bl	8007b1c <_sbrk_r>
 80073de:	1c43      	adds	r3, r0, #1
 80073e0:	d103      	bne.n	80073ea <sbrk_aligned+0x26>
 80073e2:	f04f 34ff 	mov.w	r4, #4294967295
 80073e6:	4620      	mov	r0, r4
 80073e8:	bd70      	pop	{r4, r5, r6, pc}
 80073ea:	1cc4      	adds	r4, r0, #3
 80073ec:	f024 0403 	bic.w	r4, r4, #3
 80073f0:	42a0      	cmp	r0, r4
 80073f2:	d0f8      	beq.n	80073e6 <sbrk_aligned+0x22>
 80073f4:	1a21      	subs	r1, r4, r0
 80073f6:	4628      	mov	r0, r5
 80073f8:	f000 fb90 	bl	8007b1c <_sbrk_r>
 80073fc:	3001      	adds	r0, #1
 80073fe:	d1f2      	bne.n	80073e6 <sbrk_aligned+0x22>
 8007400:	e7ef      	b.n	80073e2 <sbrk_aligned+0x1e>
 8007402:	bf00      	nop
 8007404:	20000574 	.word	0x20000574

08007408 <_malloc_r>:
 8007408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800740c:	1ccd      	adds	r5, r1, #3
 800740e:	f025 0503 	bic.w	r5, r5, #3
 8007412:	3508      	adds	r5, #8
 8007414:	2d0c      	cmp	r5, #12
 8007416:	bf38      	it	cc
 8007418:	250c      	movcc	r5, #12
 800741a:	2d00      	cmp	r5, #0
 800741c:	4606      	mov	r6, r0
 800741e:	db01      	blt.n	8007424 <_malloc_r+0x1c>
 8007420:	42a9      	cmp	r1, r5
 8007422:	d904      	bls.n	800742e <_malloc_r+0x26>
 8007424:	230c      	movs	r3, #12
 8007426:	6033      	str	r3, [r6, #0]
 8007428:	2000      	movs	r0, #0
 800742a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800742e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007504 <_malloc_r+0xfc>
 8007432:	f000 f869 	bl	8007508 <__malloc_lock>
 8007436:	f8d8 3000 	ldr.w	r3, [r8]
 800743a:	461c      	mov	r4, r3
 800743c:	bb44      	cbnz	r4, 8007490 <_malloc_r+0x88>
 800743e:	4629      	mov	r1, r5
 8007440:	4630      	mov	r0, r6
 8007442:	f7ff ffbf 	bl	80073c4 <sbrk_aligned>
 8007446:	1c43      	adds	r3, r0, #1
 8007448:	4604      	mov	r4, r0
 800744a:	d158      	bne.n	80074fe <_malloc_r+0xf6>
 800744c:	f8d8 4000 	ldr.w	r4, [r8]
 8007450:	4627      	mov	r7, r4
 8007452:	2f00      	cmp	r7, #0
 8007454:	d143      	bne.n	80074de <_malloc_r+0xd6>
 8007456:	2c00      	cmp	r4, #0
 8007458:	d04b      	beq.n	80074f2 <_malloc_r+0xea>
 800745a:	6823      	ldr	r3, [r4, #0]
 800745c:	4639      	mov	r1, r7
 800745e:	4630      	mov	r0, r6
 8007460:	eb04 0903 	add.w	r9, r4, r3
 8007464:	f000 fb5a 	bl	8007b1c <_sbrk_r>
 8007468:	4581      	cmp	r9, r0
 800746a:	d142      	bne.n	80074f2 <_malloc_r+0xea>
 800746c:	6821      	ldr	r1, [r4, #0]
 800746e:	1a6d      	subs	r5, r5, r1
 8007470:	4629      	mov	r1, r5
 8007472:	4630      	mov	r0, r6
 8007474:	f7ff ffa6 	bl	80073c4 <sbrk_aligned>
 8007478:	3001      	adds	r0, #1
 800747a:	d03a      	beq.n	80074f2 <_malloc_r+0xea>
 800747c:	6823      	ldr	r3, [r4, #0]
 800747e:	442b      	add	r3, r5
 8007480:	6023      	str	r3, [r4, #0]
 8007482:	f8d8 3000 	ldr.w	r3, [r8]
 8007486:	685a      	ldr	r2, [r3, #4]
 8007488:	bb62      	cbnz	r2, 80074e4 <_malloc_r+0xdc>
 800748a:	f8c8 7000 	str.w	r7, [r8]
 800748e:	e00f      	b.n	80074b0 <_malloc_r+0xa8>
 8007490:	6822      	ldr	r2, [r4, #0]
 8007492:	1b52      	subs	r2, r2, r5
 8007494:	d420      	bmi.n	80074d8 <_malloc_r+0xd0>
 8007496:	2a0b      	cmp	r2, #11
 8007498:	d917      	bls.n	80074ca <_malloc_r+0xc2>
 800749a:	1961      	adds	r1, r4, r5
 800749c:	42a3      	cmp	r3, r4
 800749e:	6025      	str	r5, [r4, #0]
 80074a0:	bf18      	it	ne
 80074a2:	6059      	strne	r1, [r3, #4]
 80074a4:	6863      	ldr	r3, [r4, #4]
 80074a6:	bf08      	it	eq
 80074a8:	f8c8 1000 	streq.w	r1, [r8]
 80074ac:	5162      	str	r2, [r4, r5]
 80074ae:	604b      	str	r3, [r1, #4]
 80074b0:	4630      	mov	r0, r6
 80074b2:	f000 f82f 	bl	8007514 <__malloc_unlock>
 80074b6:	f104 000b 	add.w	r0, r4, #11
 80074ba:	1d23      	adds	r3, r4, #4
 80074bc:	f020 0007 	bic.w	r0, r0, #7
 80074c0:	1ac2      	subs	r2, r0, r3
 80074c2:	bf1c      	itt	ne
 80074c4:	1a1b      	subne	r3, r3, r0
 80074c6:	50a3      	strne	r3, [r4, r2]
 80074c8:	e7af      	b.n	800742a <_malloc_r+0x22>
 80074ca:	6862      	ldr	r2, [r4, #4]
 80074cc:	42a3      	cmp	r3, r4
 80074ce:	bf0c      	ite	eq
 80074d0:	f8c8 2000 	streq.w	r2, [r8]
 80074d4:	605a      	strne	r2, [r3, #4]
 80074d6:	e7eb      	b.n	80074b0 <_malloc_r+0xa8>
 80074d8:	4623      	mov	r3, r4
 80074da:	6864      	ldr	r4, [r4, #4]
 80074dc:	e7ae      	b.n	800743c <_malloc_r+0x34>
 80074de:	463c      	mov	r4, r7
 80074e0:	687f      	ldr	r7, [r7, #4]
 80074e2:	e7b6      	b.n	8007452 <_malloc_r+0x4a>
 80074e4:	461a      	mov	r2, r3
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	42a3      	cmp	r3, r4
 80074ea:	d1fb      	bne.n	80074e4 <_malloc_r+0xdc>
 80074ec:	2300      	movs	r3, #0
 80074ee:	6053      	str	r3, [r2, #4]
 80074f0:	e7de      	b.n	80074b0 <_malloc_r+0xa8>
 80074f2:	230c      	movs	r3, #12
 80074f4:	6033      	str	r3, [r6, #0]
 80074f6:	4630      	mov	r0, r6
 80074f8:	f000 f80c 	bl	8007514 <__malloc_unlock>
 80074fc:	e794      	b.n	8007428 <_malloc_r+0x20>
 80074fe:	6005      	str	r5, [r0, #0]
 8007500:	e7d6      	b.n	80074b0 <_malloc_r+0xa8>
 8007502:	bf00      	nop
 8007504:	20000578 	.word	0x20000578

08007508 <__malloc_lock>:
 8007508:	4801      	ldr	r0, [pc, #4]	@ (8007510 <__malloc_lock+0x8>)
 800750a:	f7ff bf01 	b.w	8007310 <__retarget_lock_acquire_recursive>
 800750e:	bf00      	nop
 8007510:	20000570 	.word	0x20000570

08007514 <__malloc_unlock>:
 8007514:	4801      	ldr	r0, [pc, #4]	@ (800751c <__malloc_unlock+0x8>)
 8007516:	f7ff befc 	b.w	8007312 <__retarget_lock_release_recursive>
 800751a:	bf00      	nop
 800751c:	20000570 	.word	0x20000570

08007520 <__ssputs_r>:
 8007520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007524:	688e      	ldr	r6, [r1, #8]
 8007526:	461f      	mov	r7, r3
 8007528:	42be      	cmp	r6, r7
 800752a:	680b      	ldr	r3, [r1, #0]
 800752c:	4682      	mov	sl, r0
 800752e:	460c      	mov	r4, r1
 8007530:	4690      	mov	r8, r2
 8007532:	d82d      	bhi.n	8007590 <__ssputs_r+0x70>
 8007534:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007538:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800753c:	d026      	beq.n	800758c <__ssputs_r+0x6c>
 800753e:	6965      	ldr	r5, [r4, #20]
 8007540:	6909      	ldr	r1, [r1, #16]
 8007542:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007546:	eba3 0901 	sub.w	r9, r3, r1
 800754a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800754e:	1c7b      	adds	r3, r7, #1
 8007550:	444b      	add	r3, r9
 8007552:	106d      	asrs	r5, r5, #1
 8007554:	429d      	cmp	r5, r3
 8007556:	bf38      	it	cc
 8007558:	461d      	movcc	r5, r3
 800755a:	0553      	lsls	r3, r2, #21
 800755c:	d527      	bpl.n	80075ae <__ssputs_r+0x8e>
 800755e:	4629      	mov	r1, r5
 8007560:	f7ff ff52 	bl	8007408 <_malloc_r>
 8007564:	4606      	mov	r6, r0
 8007566:	b360      	cbz	r0, 80075c2 <__ssputs_r+0xa2>
 8007568:	6921      	ldr	r1, [r4, #16]
 800756a:	464a      	mov	r2, r9
 800756c:	f7ff fed2 	bl	8007314 <memcpy>
 8007570:	89a3      	ldrh	r3, [r4, #12]
 8007572:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007576:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800757a:	81a3      	strh	r3, [r4, #12]
 800757c:	6126      	str	r6, [r4, #16]
 800757e:	6165      	str	r5, [r4, #20]
 8007580:	444e      	add	r6, r9
 8007582:	eba5 0509 	sub.w	r5, r5, r9
 8007586:	6026      	str	r6, [r4, #0]
 8007588:	60a5      	str	r5, [r4, #8]
 800758a:	463e      	mov	r6, r7
 800758c:	42be      	cmp	r6, r7
 800758e:	d900      	bls.n	8007592 <__ssputs_r+0x72>
 8007590:	463e      	mov	r6, r7
 8007592:	6820      	ldr	r0, [r4, #0]
 8007594:	4632      	mov	r2, r6
 8007596:	4641      	mov	r1, r8
 8007598:	f000 faa6 	bl	8007ae8 <memmove>
 800759c:	68a3      	ldr	r3, [r4, #8]
 800759e:	1b9b      	subs	r3, r3, r6
 80075a0:	60a3      	str	r3, [r4, #8]
 80075a2:	6823      	ldr	r3, [r4, #0]
 80075a4:	4433      	add	r3, r6
 80075a6:	6023      	str	r3, [r4, #0]
 80075a8:	2000      	movs	r0, #0
 80075aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075ae:	462a      	mov	r2, r5
 80075b0:	f000 fac4 	bl	8007b3c <_realloc_r>
 80075b4:	4606      	mov	r6, r0
 80075b6:	2800      	cmp	r0, #0
 80075b8:	d1e0      	bne.n	800757c <__ssputs_r+0x5c>
 80075ba:	6921      	ldr	r1, [r4, #16]
 80075bc:	4650      	mov	r0, sl
 80075be:	f7ff feb7 	bl	8007330 <_free_r>
 80075c2:	230c      	movs	r3, #12
 80075c4:	f8ca 3000 	str.w	r3, [sl]
 80075c8:	89a3      	ldrh	r3, [r4, #12]
 80075ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075ce:	81a3      	strh	r3, [r4, #12]
 80075d0:	f04f 30ff 	mov.w	r0, #4294967295
 80075d4:	e7e9      	b.n	80075aa <__ssputs_r+0x8a>
	...

080075d8 <_svfiprintf_r>:
 80075d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075dc:	4698      	mov	r8, r3
 80075de:	898b      	ldrh	r3, [r1, #12]
 80075e0:	061b      	lsls	r3, r3, #24
 80075e2:	b09d      	sub	sp, #116	@ 0x74
 80075e4:	4607      	mov	r7, r0
 80075e6:	460d      	mov	r5, r1
 80075e8:	4614      	mov	r4, r2
 80075ea:	d510      	bpl.n	800760e <_svfiprintf_r+0x36>
 80075ec:	690b      	ldr	r3, [r1, #16]
 80075ee:	b973      	cbnz	r3, 800760e <_svfiprintf_r+0x36>
 80075f0:	2140      	movs	r1, #64	@ 0x40
 80075f2:	f7ff ff09 	bl	8007408 <_malloc_r>
 80075f6:	6028      	str	r0, [r5, #0]
 80075f8:	6128      	str	r0, [r5, #16]
 80075fa:	b930      	cbnz	r0, 800760a <_svfiprintf_r+0x32>
 80075fc:	230c      	movs	r3, #12
 80075fe:	603b      	str	r3, [r7, #0]
 8007600:	f04f 30ff 	mov.w	r0, #4294967295
 8007604:	b01d      	add	sp, #116	@ 0x74
 8007606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800760a:	2340      	movs	r3, #64	@ 0x40
 800760c:	616b      	str	r3, [r5, #20]
 800760e:	2300      	movs	r3, #0
 8007610:	9309      	str	r3, [sp, #36]	@ 0x24
 8007612:	2320      	movs	r3, #32
 8007614:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007618:	f8cd 800c 	str.w	r8, [sp, #12]
 800761c:	2330      	movs	r3, #48	@ 0x30
 800761e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80077bc <_svfiprintf_r+0x1e4>
 8007622:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007626:	f04f 0901 	mov.w	r9, #1
 800762a:	4623      	mov	r3, r4
 800762c:	469a      	mov	sl, r3
 800762e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007632:	b10a      	cbz	r2, 8007638 <_svfiprintf_r+0x60>
 8007634:	2a25      	cmp	r2, #37	@ 0x25
 8007636:	d1f9      	bne.n	800762c <_svfiprintf_r+0x54>
 8007638:	ebba 0b04 	subs.w	fp, sl, r4
 800763c:	d00b      	beq.n	8007656 <_svfiprintf_r+0x7e>
 800763e:	465b      	mov	r3, fp
 8007640:	4622      	mov	r2, r4
 8007642:	4629      	mov	r1, r5
 8007644:	4638      	mov	r0, r7
 8007646:	f7ff ff6b 	bl	8007520 <__ssputs_r>
 800764a:	3001      	adds	r0, #1
 800764c:	f000 80a7 	beq.w	800779e <_svfiprintf_r+0x1c6>
 8007650:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007652:	445a      	add	r2, fp
 8007654:	9209      	str	r2, [sp, #36]	@ 0x24
 8007656:	f89a 3000 	ldrb.w	r3, [sl]
 800765a:	2b00      	cmp	r3, #0
 800765c:	f000 809f 	beq.w	800779e <_svfiprintf_r+0x1c6>
 8007660:	2300      	movs	r3, #0
 8007662:	f04f 32ff 	mov.w	r2, #4294967295
 8007666:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800766a:	f10a 0a01 	add.w	sl, sl, #1
 800766e:	9304      	str	r3, [sp, #16]
 8007670:	9307      	str	r3, [sp, #28]
 8007672:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007676:	931a      	str	r3, [sp, #104]	@ 0x68
 8007678:	4654      	mov	r4, sl
 800767a:	2205      	movs	r2, #5
 800767c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007680:	484e      	ldr	r0, [pc, #312]	@ (80077bc <_svfiprintf_r+0x1e4>)
 8007682:	f7f8 fdb5 	bl	80001f0 <memchr>
 8007686:	9a04      	ldr	r2, [sp, #16]
 8007688:	b9d8      	cbnz	r0, 80076c2 <_svfiprintf_r+0xea>
 800768a:	06d0      	lsls	r0, r2, #27
 800768c:	bf44      	itt	mi
 800768e:	2320      	movmi	r3, #32
 8007690:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007694:	0711      	lsls	r1, r2, #28
 8007696:	bf44      	itt	mi
 8007698:	232b      	movmi	r3, #43	@ 0x2b
 800769a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800769e:	f89a 3000 	ldrb.w	r3, [sl]
 80076a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80076a4:	d015      	beq.n	80076d2 <_svfiprintf_r+0xfa>
 80076a6:	9a07      	ldr	r2, [sp, #28]
 80076a8:	4654      	mov	r4, sl
 80076aa:	2000      	movs	r0, #0
 80076ac:	f04f 0c0a 	mov.w	ip, #10
 80076b0:	4621      	mov	r1, r4
 80076b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076b6:	3b30      	subs	r3, #48	@ 0x30
 80076b8:	2b09      	cmp	r3, #9
 80076ba:	d94b      	bls.n	8007754 <_svfiprintf_r+0x17c>
 80076bc:	b1b0      	cbz	r0, 80076ec <_svfiprintf_r+0x114>
 80076be:	9207      	str	r2, [sp, #28]
 80076c0:	e014      	b.n	80076ec <_svfiprintf_r+0x114>
 80076c2:	eba0 0308 	sub.w	r3, r0, r8
 80076c6:	fa09 f303 	lsl.w	r3, r9, r3
 80076ca:	4313      	orrs	r3, r2
 80076cc:	9304      	str	r3, [sp, #16]
 80076ce:	46a2      	mov	sl, r4
 80076d0:	e7d2      	b.n	8007678 <_svfiprintf_r+0xa0>
 80076d2:	9b03      	ldr	r3, [sp, #12]
 80076d4:	1d19      	adds	r1, r3, #4
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	9103      	str	r1, [sp, #12]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	bfbb      	ittet	lt
 80076de:	425b      	neglt	r3, r3
 80076e0:	f042 0202 	orrlt.w	r2, r2, #2
 80076e4:	9307      	strge	r3, [sp, #28]
 80076e6:	9307      	strlt	r3, [sp, #28]
 80076e8:	bfb8      	it	lt
 80076ea:	9204      	strlt	r2, [sp, #16]
 80076ec:	7823      	ldrb	r3, [r4, #0]
 80076ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80076f0:	d10a      	bne.n	8007708 <_svfiprintf_r+0x130>
 80076f2:	7863      	ldrb	r3, [r4, #1]
 80076f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80076f6:	d132      	bne.n	800775e <_svfiprintf_r+0x186>
 80076f8:	9b03      	ldr	r3, [sp, #12]
 80076fa:	1d1a      	adds	r2, r3, #4
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	9203      	str	r2, [sp, #12]
 8007700:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007704:	3402      	adds	r4, #2
 8007706:	9305      	str	r3, [sp, #20]
 8007708:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80077cc <_svfiprintf_r+0x1f4>
 800770c:	7821      	ldrb	r1, [r4, #0]
 800770e:	2203      	movs	r2, #3
 8007710:	4650      	mov	r0, sl
 8007712:	f7f8 fd6d 	bl	80001f0 <memchr>
 8007716:	b138      	cbz	r0, 8007728 <_svfiprintf_r+0x150>
 8007718:	9b04      	ldr	r3, [sp, #16]
 800771a:	eba0 000a 	sub.w	r0, r0, sl
 800771e:	2240      	movs	r2, #64	@ 0x40
 8007720:	4082      	lsls	r2, r0
 8007722:	4313      	orrs	r3, r2
 8007724:	3401      	adds	r4, #1
 8007726:	9304      	str	r3, [sp, #16]
 8007728:	f814 1b01 	ldrb.w	r1, [r4], #1
 800772c:	4824      	ldr	r0, [pc, #144]	@ (80077c0 <_svfiprintf_r+0x1e8>)
 800772e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007732:	2206      	movs	r2, #6
 8007734:	f7f8 fd5c 	bl	80001f0 <memchr>
 8007738:	2800      	cmp	r0, #0
 800773a:	d036      	beq.n	80077aa <_svfiprintf_r+0x1d2>
 800773c:	4b21      	ldr	r3, [pc, #132]	@ (80077c4 <_svfiprintf_r+0x1ec>)
 800773e:	bb1b      	cbnz	r3, 8007788 <_svfiprintf_r+0x1b0>
 8007740:	9b03      	ldr	r3, [sp, #12]
 8007742:	3307      	adds	r3, #7
 8007744:	f023 0307 	bic.w	r3, r3, #7
 8007748:	3308      	adds	r3, #8
 800774a:	9303      	str	r3, [sp, #12]
 800774c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800774e:	4433      	add	r3, r6
 8007750:	9309      	str	r3, [sp, #36]	@ 0x24
 8007752:	e76a      	b.n	800762a <_svfiprintf_r+0x52>
 8007754:	fb0c 3202 	mla	r2, ip, r2, r3
 8007758:	460c      	mov	r4, r1
 800775a:	2001      	movs	r0, #1
 800775c:	e7a8      	b.n	80076b0 <_svfiprintf_r+0xd8>
 800775e:	2300      	movs	r3, #0
 8007760:	3401      	adds	r4, #1
 8007762:	9305      	str	r3, [sp, #20]
 8007764:	4619      	mov	r1, r3
 8007766:	f04f 0c0a 	mov.w	ip, #10
 800776a:	4620      	mov	r0, r4
 800776c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007770:	3a30      	subs	r2, #48	@ 0x30
 8007772:	2a09      	cmp	r2, #9
 8007774:	d903      	bls.n	800777e <_svfiprintf_r+0x1a6>
 8007776:	2b00      	cmp	r3, #0
 8007778:	d0c6      	beq.n	8007708 <_svfiprintf_r+0x130>
 800777a:	9105      	str	r1, [sp, #20]
 800777c:	e7c4      	b.n	8007708 <_svfiprintf_r+0x130>
 800777e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007782:	4604      	mov	r4, r0
 8007784:	2301      	movs	r3, #1
 8007786:	e7f0      	b.n	800776a <_svfiprintf_r+0x192>
 8007788:	ab03      	add	r3, sp, #12
 800778a:	9300      	str	r3, [sp, #0]
 800778c:	462a      	mov	r2, r5
 800778e:	4b0e      	ldr	r3, [pc, #56]	@ (80077c8 <_svfiprintf_r+0x1f0>)
 8007790:	a904      	add	r1, sp, #16
 8007792:	4638      	mov	r0, r7
 8007794:	f3af 8000 	nop.w
 8007798:	1c42      	adds	r2, r0, #1
 800779a:	4606      	mov	r6, r0
 800779c:	d1d6      	bne.n	800774c <_svfiprintf_r+0x174>
 800779e:	89ab      	ldrh	r3, [r5, #12]
 80077a0:	065b      	lsls	r3, r3, #25
 80077a2:	f53f af2d 	bmi.w	8007600 <_svfiprintf_r+0x28>
 80077a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80077a8:	e72c      	b.n	8007604 <_svfiprintf_r+0x2c>
 80077aa:	ab03      	add	r3, sp, #12
 80077ac:	9300      	str	r3, [sp, #0]
 80077ae:	462a      	mov	r2, r5
 80077b0:	4b05      	ldr	r3, [pc, #20]	@ (80077c8 <_svfiprintf_r+0x1f0>)
 80077b2:	a904      	add	r1, sp, #16
 80077b4:	4638      	mov	r0, r7
 80077b6:	f000 f879 	bl	80078ac <_printf_i>
 80077ba:	e7ed      	b.n	8007798 <_svfiprintf_r+0x1c0>
 80077bc:	08007f4d 	.word	0x08007f4d
 80077c0:	08007f57 	.word	0x08007f57
 80077c4:	00000000 	.word	0x00000000
 80077c8:	08007521 	.word	0x08007521
 80077cc:	08007f53 	.word	0x08007f53

080077d0 <_printf_common>:
 80077d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077d4:	4616      	mov	r6, r2
 80077d6:	4698      	mov	r8, r3
 80077d8:	688a      	ldr	r2, [r1, #8]
 80077da:	690b      	ldr	r3, [r1, #16]
 80077dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80077e0:	4293      	cmp	r3, r2
 80077e2:	bfb8      	it	lt
 80077e4:	4613      	movlt	r3, r2
 80077e6:	6033      	str	r3, [r6, #0]
 80077e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80077ec:	4607      	mov	r7, r0
 80077ee:	460c      	mov	r4, r1
 80077f0:	b10a      	cbz	r2, 80077f6 <_printf_common+0x26>
 80077f2:	3301      	adds	r3, #1
 80077f4:	6033      	str	r3, [r6, #0]
 80077f6:	6823      	ldr	r3, [r4, #0]
 80077f8:	0699      	lsls	r1, r3, #26
 80077fa:	bf42      	ittt	mi
 80077fc:	6833      	ldrmi	r3, [r6, #0]
 80077fe:	3302      	addmi	r3, #2
 8007800:	6033      	strmi	r3, [r6, #0]
 8007802:	6825      	ldr	r5, [r4, #0]
 8007804:	f015 0506 	ands.w	r5, r5, #6
 8007808:	d106      	bne.n	8007818 <_printf_common+0x48>
 800780a:	f104 0a19 	add.w	sl, r4, #25
 800780e:	68e3      	ldr	r3, [r4, #12]
 8007810:	6832      	ldr	r2, [r6, #0]
 8007812:	1a9b      	subs	r3, r3, r2
 8007814:	42ab      	cmp	r3, r5
 8007816:	dc26      	bgt.n	8007866 <_printf_common+0x96>
 8007818:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800781c:	6822      	ldr	r2, [r4, #0]
 800781e:	3b00      	subs	r3, #0
 8007820:	bf18      	it	ne
 8007822:	2301      	movne	r3, #1
 8007824:	0692      	lsls	r2, r2, #26
 8007826:	d42b      	bmi.n	8007880 <_printf_common+0xb0>
 8007828:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800782c:	4641      	mov	r1, r8
 800782e:	4638      	mov	r0, r7
 8007830:	47c8      	blx	r9
 8007832:	3001      	adds	r0, #1
 8007834:	d01e      	beq.n	8007874 <_printf_common+0xa4>
 8007836:	6823      	ldr	r3, [r4, #0]
 8007838:	6922      	ldr	r2, [r4, #16]
 800783a:	f003 0306 	and.w	r3, r3, #6
 800783e:	2b04      	cmp	r3, #4
 8007840:	bf02      	ittt	eq
 8007842:	68e5      	ldreq	r5, [r4, #12]
 8007844:	6833      	ldreq	r3, [r6, #0]
 8007846:	1aed      	subeq	r5, r5, r3
 8007848:	68a3      	ldr	r3, [r4, #8]
 800784a:	bf0c      	ite	eq
 800784c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007850:	2500      	movne	r5, #0
 8007852:	4293      	cmp	r3, r2
 8007854:	bfc4      	itt	gt
 8007856:	1a9b      	subgt	r3, r3, r2
 8007858:	18ed      	addgt	r5, r5, r3
 800785a:	2600      	movs	r6, #0
 800785c:	341a      	adds	r4, #26
 800785e:	42b5      	cmp	r5, r6
 8007860:	d11a      	bne.n	8007898 <_printf_common+0xc8>
 8007862:	2000      	movs	r0, #0
 8007864:	e008      	b.n	8007878 <_printf_common+0xa8>
 8007866:	2301      	movs	r3, #1
 8007868:	4652      	mov	r2, sl
 800786a:	4641      	mov	r1, r8
 800786c:	4638      	mov	r0, r7
 800786e:	47c8      	blx	r9
 8007870:	3001      	adds	r0, #1
 8007872:	d103      	bne.n	800787c <_printf_common+0xac>
 8007874:	f04f 30ff 	mov.w	r0, #4294967295
 8007878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800787c:	3501      	adds	r5, #1
 800787e:	e7c6      	b.n	800780e <_printf_common+0x3e>
 8007880:	18e1      	adds	r1, r4, r3
 8007882:	1c5a      	adds	r2, r3, #1
 8007884:	2030      	movs	r0, #48	@ 0x30
 8007886:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800788a:	4422      	add	r2, r4
 800788c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007890:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007894:	3302      	adds	r3, #2
 8007896:	e7c7      	b.n	8007828 <_printf_common+0x58>
 8007898:	2301      	movs	r3, #1
 800789a:	4622      	mov	r2, r4
 800789c:	4641      	mov	r1, r8
 800789e:	4638      	mov	r0, r7
 80078a0:	47c8      	blx	r9
 80078a2:	3001      	adds	r0, #1
 80078a4:	d0e6      	beq.n	8007874 <_printf_common+0xa4>
 80078a6:	3601      	adds	r6, #1
 80078a8:	e7d9      	b.n	800785e <_printf_common+0x8e>
	...

080078ac <_printf_i>:
 80078ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80078b0:	7e0f      	ldrb	r7, [r1, #24]
 80078b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80078b4:	2f78      	cmp	r7, #120	@ 0x78
 80078b6:	4691      	mov	r9, r2
 80078b8:	4680      	mov	r8, r0
 80078ba:	460c      	mov	r4, r1
 80078bc:	469a      	mov	sl, r3
 80078be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80078c2:	d807      	bhi.n	80078d4 <_printf_i+0x28>
 80078c4:	2f62      	cmp	r7, #98	@ 0x62
 80078c6:	d80a      	bhi.n	80078de <_printf_i+0x32>
 80078c8:	2f00      	cmp	r7, #0
 80078ca:	f000 80d1 	beq.w	8007a70 <_printf_i+0x1c4>
 80078ce:	2f58      	cmp	r7, #88	@ 0x58
 80078d0:	f000 80b8 	beq.w	8007a44 <_printf_i+0x198>
 80078d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80078d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80078dc:	e03a      	b.n	8007954 <_printf_i+0xa8>
 80078de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80078e2:	2b15      	cmp	r3, #21
 80078e4:	d8f6      	bhi.n	80078d4 <_printf_i+0x28>
 80078e6:	a101      	add	r1, pc, #4	@ (adr r1, 80078ec <_printf_i+0x40>)
 80078e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80078ec:	08007945 	.word	0x08007945
 80078f0:	08007959 	.word	0x08007959
 80078f4:	080078d5 	.word	0x080078d5
 80078f8:	080078d5 	.word	0x080078d5
 80078fc:	080078d5 	.word	0x080078d5
 8007900:	080078d5 	.word	0x080078d5
 8007904:	08007959 	.word	0x08007959
 8007908:	080078d5 	.word	0x080078d5
 800790c:	080078d5 	.word	0x080078d5
 8007910:	080078d5 	.word	0x080078d5
 8007914:	080078d5 	.word	0x080078d5
 8007918:	08007a57 	.word	0x08007a57
 800791c:	08007983 	.word	0x08007983
 8007920:	08007a11 	.word	0x08007a11
 8007924:	080078d5 	.word	0x080078d5
 8007928:	080078d5 	.word	0x080078d5
 800792c:	08007a79 	.word	0x08007a79
 8007930:	080078d5 	.word	0x080078d5
 8007934:	08007983 	.word	0x08007983
 8007938:	080078d5 	.word	0x080078d5
 800793c:	080078d5 	.word	0x080078d5
 8007940:	08007a19 	.word	0x08007a19
 8007944:	6833      	ldr	r3, [r6, #0]
 8007946:	1d1a      	adds	r2, r3, #4
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	6032      	str	r2, [r6, #0]
 800794c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007950:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007954:	2301      	movs	r3, #1
 8007956:	e09c      	b.n	8007a92 <_printf_i+0x1e6>
 8007958:	6833      	ldr	r3, [r6, #0]
 800795a:	6820      	ldr	r0, [r4, #0]
 800795c:	1d19      	adds	r1, r3, #4
 800795e:	6031      	str	r1, [r6, #0]
 8007960:	0606      	lsls	r6, r0, #24
 8007962:	d501      	bpl.n	8007968 <_printf_i+0xbc>
 8007964:	681d      	ldr	r5, [r3, #0]
 8007966:	e003      	b.n	8007970 <_printf_i+0xc4>
 8007968:	0645      	lsls	r5, r0, #25
 800796a:	d5fb      	bpl.n	8007964 <_printf_i+0xb8>
 800796c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007970:	2d00      	cmp	r5, #0
 8007972:	da03      	bge.n	800797c <_printf_i+0xd0>
 8007974:	232d      	movs	r3, #45	@ 0x2d
 8007976:	426d      	negs	r5, r5
 8007978:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800797c:	4858      	ldr	r0, [pc, #352]	@ (8007ae0 <_printf_i+0x234>)
 800797e:	230a      	movs	r3, #10
 8007980:	e011      	b.n	80079a6 <_printf_i+0xfa>
 8007982:	6821      	ldr	r1, [r4, #0]
 8007984:	6833      	ldr	r3, [r6, #0]
 8007986:	0608      	lsls	r0, r1, #24
 8007988:	f853 5b04 	ldr.w	r5, [r3], #4
 800798c:	d402      	bmi.n	8007994 <_printf_i+0xe8>
 800798e:	0649      	lsls	r1, r1, #25
 8007990:	bf48      	it	mi
 8007992:	b2ad      	uxthmi	r5, r5
 8007994:	2f6f      	cmp	r7, #111	@ 0x6f
 8007996:	4852      	ldr	r0, [pc, #328]	@ (8007ae0 <_printf_i+0x234>)
 8007998:	6033      	str	r3, [r6, #0]
 800799a:	bf14      	ite	ne
 800799c:	230a      	movne	r3, #10
 800799e:	2308      	moveq	r3, #8
 80079a0:	2100      	movs	r1, #0
 80079a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80079a6:	6866      	ldr	r6, [r4, #4]
 80079a8:	60a6      	str	r6, [r4, #8]
 80079aa:	2e00      	cmp	r6, #0
 80079ac:	db05      	blt.n	80079ba <_printf_i+0x10e>
 80079ae:	6821      	ldr	r1, [r4, #0]
 80079b0:	432e      	orrs	r6, r5
 80079b2:	f021 0104 	bic.w	r1, r1, #4
 80079b6:	6021      	str	r1, [r4, #0]
 80079b8:	d04b      	beq.n	8007a52 <_printf_i+0x1a6>
 80079ba:	4616      	mov	r6, r2
 80079bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80079c0:	fb03 5711 	mls	r7, r3, r1, r5
 80079c4:	5dc7      	ldrb	r7, [r0, r7]
 80079c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80079ca:	462f      	mov	r7, r5
 80079cc:	42bb      	cmp	r3, r7
 80079ce:	460d      	mov	r5, r1
 80079d0:	d9f4      	bls.n	80079bc <_printf_i+0x110>
 80079d2:	2b08      	cmp	r3, #8
 80079d4:	d10b      	bne.n	80079ee <_printf_i+0x142>
 80079d6:	6823      	ldr	r3, [r4, #0]
 80079d8:	07df      	lsls	r7, r3, #31
 80079da:	d508      	bpl.n	80079ee <_printf_i+0x142>
 80079dc:	6923      	ldr	r3, [r4, #16]
 80079de:	6861      	ldr	r1, [r4, #4]
 80079e0:	4299      	cmp	r1, r3
 80079e2:	bfde      	ittt	le
 80079e4:	2330      	movle	r3, #48	@ 0x30
 80079e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80079ea:	f106 36ff 	addle.w	r6, r6, #4294967295
 80079ee:	1b92      	subs	r2, r2, r6
 80079f0:	6122      	str	r2, [r4, #16]
 80079f2:	f8cd a000 	str.w	sl, [sp]
 80079f6:	464b      	mov	r3, r9
 80079f8:	aa03      	add	r2, sp, #12
 80079fa:	4621      	mov	r1, r4
 80079fc:	4640      	mov	r0, r8
 80079fe:	f7ff fee7 	bl	80077d0 <_printf_common>
 8007a02:	3001      	adds	r0, #1
 8007a04:	d14a      	bne.n	8007a9c <_printf_i+0x1f0>
 8007a06:	f04f 30ff 	mov.w	r0, #4294967295
 8007a0a:	b004      	add	sp, #16
 8007a0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a10:	6823      	ldr	r3, [r4, #0]
 8007a12:	f043 0320 	orr.w	r3, r3, #32
 8007a16:	6023      	str	r3, [r4, #0]
 8007a18:	4832      	ldr	r0, [pc, #200]	@ (8007ae4 <_printf_i+0x238>)
 8007a1a:	2778      	movs	r7, #120	@ 0x78
 8007a1c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007a20:	6823      	ldr	r3, [r4, #0]
 8007a22:	6831      	ldr	r1, [r6, #0]
 8007a24:	061f      	lsls	r7, r3, #24
 8007a26:	f851 5b04 	ldr.w	r5, [r1], #4
 8007a2a:	d402      	bmi.n	8007a32 <_printf_i+0x186>
 8007a2c:	065f      	lsls	r7, r3, #25
 8007a2e:	bf48      	it	mi
 8007a30:	b2ad      	uxthmi	r5, r5
 8007a32:	6031      	str	r1, [r6, #0]
 8007a34:	07d9      	lsls	r1, r3, #31
 8007a36:	bf44      	itt	mi
 8007a38:	f043 0320 	orrmi.w	r3, r3, #32
 8007a3c:	6023      	strmi	r3, [r4, #0]
 8007a3e:	b11d      	cbz	r5, 8007a48 <_printf_i+0x19c>
 8007a40:	2310      	movs	r3, #16
 8007a42:	e7ad      	b.n	80079a0 <_printf_i+0xf4>
 8007a44:	4826      	ldr	r0, [pc, #152]	@ (8007ae0 <_printf_i+0x234>)
 8007a46:	e7e9      	b.n	8007a1c <_printf_i+0x170>
 8007a48:	6823      	ldr	r3, [r4, #0]
 8007a4a:	f023 0320 	bic.w	r3, r3, #32
 8007a4e:	6023      	str	r3, [r4, #0]
 8007a50:	e7f6      	b.n	8007a40 <_printf_i+0x194>
 8007a52:	4616      	mov	r6, r2
 8007a54:	e7bd      	b.n	80079d2 <_printf_i+0x126>
 8007a56:	6833      	ldr	r3, [r6, #0]
 8007a58:	6825      	ldr	r5, [r4, #0]
 8007a5a:	6961      	ldr	r1, [r4, #20]
 8007a5c:	1d18      	adds	r0, r3, #4
 8007a5e:	6030      	str	r0, [r6, #0]
 8007a60:	062e      	lsls	r6, r5, #24
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	d501      	bpl.n	8007a6a <_printf_i+0x1be>
 8007a66:	6019      	str	r1, [r3, #0]
 8007a68:	e002      	b.n	8007a70 <_printf_i+0x1c4>
 8007a6a:	0668      	lsls	r0, r5, #25
 8007a6c:	d5fb      	bpl.n	8007a66 <_printf_i+0x1ba>
 8007a6e:	8019      	strh	r1, [r3, #0]
 8007a70:	2300      	movs	r3, #0
 8007a72:	6123      	str	r3, [r4, #16]
 8007a74:	4616      	mov	r6, r2
 8007a76:	e7bc      	b.n	80079f2 <_printf_i+0x146>
 8007a78:	6833      	ldr	r3, [r6, #0]
 8007a7a:	1d1a      	adds	r2, r3, #4
 8007a7c:	6032      	str	r2, [r6, #0]
 8007a7e:	681e      	ldr	r6, [r3, #0]
 8007a80:	6862      	ldr	r2, [r4, #4]
 8007a82:	2100      	movs	r1, #0
 8007a84:	4630      	mov	r0, r6
 8007a86:	f7f8 fbb3 	bl	80001f0 <memchr>
 8007a8a:	b108      	cbz	r0, 8007a90 <_printf_i+0x1e4>
 8007a8c:	1b80      	subs	r0, r0, r6
 8007a8e:	6060      	str	r0, [r4, #4]
 8007a90:	6863      	ldr	r3, [r4, #4]
 8007a92:	6123      	str	r3, [r4, #16]
 8007a94:	2300      	movs	r3, #0
 8007a96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a9a:	e7aa      	b.n	80079f2 <_printf_i+0x146>
 8007a9c:	6923      	ldr	r3, [r4, #16]
 8007a9e:	4632      	mov	r2, r6
 8007aa0:	4649      	mov	r1, r9
 8007aa2:	4640      	mov	r0, r8
 8007aa4:	47d0      	blx	sl
 8007aa6:	3001      	adds	r0, #1
 8007aa8:	d0ad      	beq.n	8007a06 <_printf_i+0x15a>
 8007aaa:	6823      	ldr	r3, [r4, #0]
 8007aac:	079b      	lsls	r3, r3, #30
 8007aae:	d413      	bmi.n	8007ad8 <_printf_i+0x22c>
 8007ab0:	68e0      	ldr	r0, [r4, #12]
 8007ab2:	9b03      	ldr	r3, [sp, #12]
 8007ab4:	4298      	cmp	r0, r3
 8007ab6:	bfb8      	it	lt
 8007ab8:	4618      	movlt	r0, r3
 8007aba:	e7a6      	b.n	8007a0a <_printf_i+0x15e>
 8007abc:	2301      	movs	r3, #1
 8007abe:	4632      	mov	r2, r6
 8007ac0:	4649      	mov	r1, r9
 8007ac2:	4640      	mov	r0, r8
 8007ac4:	47d0      	blx	sl
 8007ac6:	3001      	adds	r0, #1
 8007ac8:	d09d      	beq.n	8007a06 <_printf_i+0x15a>
 8007aca:	3501      	adds	r5, #1
 8007acc:	68e3      	ldr	r3, [r4, #12]
 8007ace:	9903      	ldr	r1, [sp, #12]
 8007ad0:	1a5b      	subs	r3, r3, r1
 8007ad2:	42ab      	cmp	r3, r5
 8007ad4:	dcf2      	bgt.n	8007abc <_printf_i+0x210>
 8007ad6:	e7eb      	b.n	8007ab0 <_printf_i+0x204>
 8007ad8:	2500      	movs	r5, #0
 8007ada:	f104 0619 	add.w	r6, r4, #25
 8007ade:	e7f5      	b.n	8007acc <_printf_i+0x220>
 8007ae0:	08007f5e 	.word	0x08007f5e
 8007ae4:	08007f6f 	.word	0x08007f6f

08007ae8 <memmove>:
 8007ae8:	4288      	cmp	r0, r1
 8007aea:	b510      	push	{r4, lr}
 8007aec:	eb01 0402 	add.w	r4, r1, r2
 8007af0:	d902      	bls.n	8007af8 <memmove+0x10>
 8007af2:	4284      	cmp	r4, r0
 8007af4:	4623      	mov	r3, r4
 8007af6:	d807      	bhi.n	8007b08 <memmove+0x20>
 8007af8:	1e43      	subs	r3, r0, #1
 8007afa:	42a1      	cmp	r1, r4
 8007afc:	d008      	beq.n	8007b10 <memmove+0x28>
 8007afe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b02:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b06:	e7f8      	b.n	8007afa <memmove+0x12>
 8007b08:	4402      	add	r2, r0
 8007b0a:	4601      	mov	r1, r0
 8007b0c:	428a      	cmp	r2, r1
 8007b0e:	d100      	bne.n	8007b12 <memmove+0x2a>
 8007b10:	bd10      	pop	{r4, pc}
 8007b12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007b16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007b1a:	e7f7      	b.n	8007b0c <memmove+0x24>

08007b1c <_sbrk_r>:
 8007b1c:	b538      	push	{r3, r4, r5, lr}
 8007b1e:	4d06      	ldr	r5, [pc, #24]	@ (8007b38 <_sbrk_r+0x1c>)
 8007b20:	2300      	movs	r3, #0
 8007b22:	4604      	mov	r4, r0
 8007b24:	4608      	mov	r0, r1
 8007b26:	602b      	str	r3, [r5, #0]
 8007b28:	f7fb fa46 	bl	8002fb8 <_sbrk>
 8007b2c:	1c43      	adds	r3, r0, #1
 8007b2e:	d102      	bne.n	8007b36 <_sbrk_r+0x1a>
 8007b30:	682b      	ldr	r3, [r5, #0]
 8007b32:	b103      	cbz	r3, 8007b36 <_sbrk_r+0x1a>
 8007b34:	6023      	str	r3, [r4, #0]
 8007b36:	bd38      	pop	{r3, r4, r5, pc}
 8007b38:	2000056c 	.word	0x2000056c

08007b3c <_realloc_r>:
 8007b3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b40:	4607      	mov	r7, r0
 8007b42:	4614      	mov	r4, r2
 8007b44:	460d      	mov	r5, r1
 8007b46:	b921      	cbnz	r1, 8007b52 <_realloc_r+0x16>
 8007b48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b4c:	4611      	mov	r1, r2
 8007b4e:	f7ff bc5b 	b.w	8007408 <_malloc_r>
 8007b52:	b92a      	cbnz	r2, 8007b60 <_realloc_r+0x24>
 8007b54:	f7ff fbec 	bl	8007330 <_free_r>
 8007b58:	4625      	mov	r5, r4
 8007b5a:	4628      	mov	r0, r5
 8007b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b60:	f000 f81a 	bl	8007b98 <_malloc_usable_size_r>
 8007b64:	4284      	cmp	r4, r0
 8007b66:	4606      	mov	r6, r0
 8007b68:	d802      	bhi.n	8007b70 <_realloc_r+0x34>
 8007b6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007b6e:	d8f4      	bhi.n	8007b5a <_realloc_r+0x1e>
 8007b70:	4621      	mov	r1, r4
 8007b72:	4638      	mov	r0, r7
 8007b74:	f7ff fc48 	bl	8007408 <_malloc_r>
 8007b78:	4680      	mov	r8, r0
 8007b7a:	b908      	cbnz	r0, 8007b80 <_realloc_r+0x44>
 8007b7c:	4645      	mov	r5, r8
 8007b7e:	e7ec      	b.n	8007b5a <_realloc_r+0x1e>
 8007b80:	42b4      	cmp	r4, r6
 8007b82:	4622      	mov	r2, r4
 8007b84:	4629      	mov	r1, r5
 8007b86:	bf28      	it	cs
 8007b88:	4632      	movcs	r2, r6
 8007b8a:	f7ff fbc3 	bl	8007314 <memcpy>
 8007b8e:	4629      	mov	r1, r5
 8007b90:	4638      	mov	r0, r7
 8007b92:	f7ff fbcd 	bl	8007330 <_free_r>
 8007b96:	e7f1      	b.n	8007b7c <_realloc_r+0x40>

08007b98 <_malloc_usable_size_r>:
 8007b98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b9c:	1f18      	subs	r0, r3, #4
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	bfbc      	itt	lt
 8007ba2:	580b      	ldrlt	r3, [r1, r0]
 8007ba4:	18c0      	addlt	r0, r0, r3
 8007ba6:	4770      	bx	lr

08007ba8 <_init>:
 8007ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007baa:	bf00      	nop
 8007bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bae:	bc08      	pop	{r3}
 8007bb0:	469e      	mov	lr, r3
 8007bb2:	4770      	bx	lr

08007bb4 <_fini>:
 8007bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bb6:	bf00      	nop
 8007bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bba:	bc08      	pop	{r3}
 8007bbc:	469e      	mov	lr, r3
 8007bbe:	4770      	bx	lr
