Running: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/doolansr/Documents/CSSE232_GIT/CSSE232_processor/Components/work/mux16b4_mux16b4_sch_tb_isim_beh.exe -prj /home/doolansr/Documents/CSSE232_GIT/CSSE232_processor/Components/work/mux16b4_mux16b4_sch_tb_beh.prj work.mux16b4_mux16b4_sch_tb work.glbl 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/doolansr/Documents/CSSE232_GIT/CSSE232_processor/Components/work/mux16b4.vf" into library work
Analyzing Verilog file "/home/doolansr/Documents/CSSE232_GIT/CSSE232_processor/Components/work/../mux16b4_tf.v" into library work
Analyzing Verilog file "/opt/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/doolansr/Documents/CSSE232_GIT/CSSE232_processor/Components/work/../mux16b4_tf.v" Line 26: Size mismatch in connection of port <S>. Formal port size is 2-bit while actual signal size is 3-bit.
Completed static elaboration
Fuse Memory Usage: 95276 KB
Fuse CPU Usage: 790 ms
Compiling module VCC
Compiling module AND3
Compiling module AND3B1
Compiling module OR2
Compiling module M2_1E_MXILINX_mux16b4
Compiling module MUXF5
Compiling module M4_1E_MXILINX_mux16b4
Compiling module mux16b4
Compiling module mux16b4_mux16b4_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable /home/doolansr/Documents/CSSE232_GIT/CSSE232_processor/Components/work/mux16b4_mux16b4_sch_tb_isim_beh.exe
Fuse Memory Usage: 1179752 KB
Fuse CPU Usage: 800 ms
GCC CPU Usage: 370 ms
