# MIPS-CPU
This is a 5-stage pipelined MIPS processor implemented with System Verilog. The processor is capable of hazard handling. This project also contains a UVM verification testbench including a randomizing instruction generator, a monitor, and a coverage collector.
![group coverage](https://github.com/Peggy-Gits/MIPS-CPU/blob/main/images/Picture1.png style="width:50% ; height:auto")
