vhdl xil_defaultlib  \
"../../../bd/arm_design/ip/arm_design_axi_dma_0_1/sim/arm_design_axi_dma_0_1.vhd" \
"../../../bd/arm_design/ip/arm_design_rst_ps7_0_100M_0/sim/arm_design_rst_ps7_0_100M_0.vhd" \
"../../../bd/arm_design/ip/arm_design_axi_smc_2/bd_0/ip/ip_1/sim/bd_75f8_psr_aclk_0.vhd" \
"../../../bd/arm_design/ip/arm_design_axi_gpio_0_1/sim/arm_design_axi_gpio_0_1.vhd" \
"../../../bd/arm_design/ip/arm_design_axi_gpio_1_1/sim/arm_design_axi_gpio_1_1.vhd" \
"../../../bd/arm_design/ip/arm_design_axi_gpio_2_0/sim/arm_design_axi_gpio_2_0.vhd" \
"../../../bd/arm_design/sim/arm_design.vhd" \

# Do not sort compile order
nosort
