{"Source Block": ["hdl/library/common/up_tdd_cntrl.v@178:188@HdlIdDef", "  reg     [21:0]  up_tdd_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_2 = 22'h0;\n"], "Clone Blocks": [["hdl/library/common/up_tdd_cntrl.v@184:194", "  reg     [21:0]  up_tdd_vco_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_2 = 22'h0;\n\n  // internal signals\n"], ["hdl/library/common/up_tdd_cntrl.v@176:186", "  reg     [21:0]  up_tdd_vco_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_2 = 22'h0;\n"], ["hdl/library/common/up_tdd_cntrl.v@179:189", "  reg     [21:0]  up_tdd_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_2 = 22'h0;\n"], ["hdl/library/common/up_tdd_cntrl.v@185:195", "  reg     [21:0]  up_tdd_vco_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_2 = 22'h0;\n\n  // internal signals\n\n"], ["hdl/library/common/up_tdd_cntrl.v@169:179", "  reg             up_tdd_continuous_rx = 1'h0;\n\n  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_1 = 22'h0;\n"], ["hdl/library/common/up_tdd_cntrl.v@172:182", "  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_1 = 22'h0;\n"], ["hdl/library/common/up_tdd_cntrl.v@173:183", "  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_on_2 = 22'h0;\n"], ["hdl/library/common/up_tdd_cntrl.v@170:180", "\n  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_1 = 22'h0;\n"], ["hdl/library/common/up_tdd_cntrl.v@177:187", "  reg     [21:0]  up_tdd_rx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_2 = 22'h0;\n"], ["hdl/library/common/up_tdd_cntrl.v@183:193", "  reg     [21:0]  up_tdd_vco_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_2 = 22'h0;\n\n"], ["hdl/library/common/up_tdd_cntrl.v@171:181", "  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_1 = 22'h0;\n"], ["hdl/library/common/up_tdd_cntrl.v@180:190", "  reg     [21:0]  up_tdd_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_2 = 22'h0;\n"], ["hdl/library/common/up_tdd_cntrl.v@175:185", "  reg     [21:0]  up_tdd_vco_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_2 = 22'h0;\n"], ["hdl/library/common/up_tdd_cntrl.v@181:191", "  reg     [21:0]  up_tdd_tx_dp_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_2 = 22'h0;\n"], ["hdl/library/common/up_tdd_cntrl.v@182:192", "  reg     [21:0]  up_tdd_tx_dp_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_2 = 22'h0;\n"], ["hdl/library/common/up_tdd_cntrl.v@174:184", "  reg     [21:0]  up_tdd_vco_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_off_2 = 22'h0;\n"], ["hdl/library/common/up_tdd_cntrl.v@168:178", "  reg             up_tdd_continuous_tx = 1'h0;\n  reg             up_tdd_continuous_rx = 1'h0;\n\n  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_1 = 22'h0;\n"]], "Diff Content": {"Delete": [[183, "  reg     [21:0]  up_tdd_vco_rx_on_2 = 22'h0;\n"]], "Add": []}}