// Seed: 1684874885
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    input wor id_3,
    output tri id_4,
    output tri1 id_5,
    input supply0 id_6,
    output wand id_7,
    output uwire id_8,
    output supply1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    input tri id_12,
    input supply0 id_13,
    output tri0 id_14
    , id_18,
    output supply1 id_15,
    output tri1 id_16
);
  assign id_7 = id_10;
endmodule
module module_1 (
    input wand id_0,
    inout supply1 id_1,
    output wor id_2,
    input supply1 id_3,
    output tri0 id_4
);
  wor id_6;
  assign id_6 = 1 ? id_3 : 1;
  module_0(
      id_3,
      id_6,
      id_2,
      id_1,
      id_2,
      id_2,
      id_3,
      id_4,
      id_2,
      id_6,
      id_6,
      id_1,
      id_1,
      id_3,
      id_4,
      id_4,
      id_6
  );
  assign id_2 = 1;
  assign id_1 = id_1;
endmodule
