|DE0_Default
CLOCK_50 => CLOCK_50.IN4
CLOCK_50_2 => ~NO_FANOUT~
BUTTON[0] => BUTTON[0].IN3
BUTTON[1] => ~NO_FANOUT~
BUTTON[2] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
HEX0_D[0] << SEG7_LUT_4:u0.oSEG0
HEX0_D[1] << SEG7_LUT_4:u0.oSEG0
HEX0_D[2] << SEG7_LUT_4:u0.oSEG0
HEX0_D[3] << SEG7_LUT_4:u0.oSEG0
HEX0_D[4] << SEG7_LUT_4:u0.oSEG0
HEX0_D[5] << SEG7_LUT_4:u0.oSEG0
HEX0_D[6] << SEG7_LUT_4:u0.oSEG0
HEX0_DP << SEG7_LUT_4:u0.oSEG0_DP
HEX1_D[0] << SEG7_LUT_4:u0.oSEG1
HEX1_D[1] << SEG7_LUT_4:u0.oSEG1
HEX1_D[2] << SEG7_LUT_4:u0.oSEG1
HEX1_D[3] << SEG7_LUT_4:u0.oSEG1
HEX1_D[4] << SEG7_LUT_4:u0.oSEG1
HEX1_D[5] << SEG7_LUT_4:u0.oSEG1
HEX1_D[6] << SEG7_LUT_4:u0.oSEG1
HEX1_DP << SEG7_LUT_4:u0.oSEG1_DP
HEX2_D[0] << SEG7_LUT_4:u0.oSEG2
HEX2_D[1] << SEG7_LUT_4:u0.oSEG2
HEX2_D[2] << SEG7_LUT_4:u0.oSEG2
HEX2_D[3] << SEG7_LUT_4:u0.oSEG2
HEX2_D[4] << SEG7_LUT_4:u0.oSEG2
HEX2_D[5] << SEG7_LUT_4:u0.oSEG2
HEX2_D[6] << SEG7_LUT_4:u0.oSEG2
HEX2_DP << SEG7_LUT_4:u0.oSEG2_DP
HEX3_D[0] << SEG7_LUT_4:u0.oSEG3
HEX3_D[1] << SEG7_LUT_4:u0.oSEG3
HEX3_D[2] << SEG7_LUT_4:u0.oSEG3
HEX3_D[3] << SEG7_LUT_4:u0.oSEG3
HEX3_D[4] << SEG7_LUT_4:u0.oSEG3
HEX3_D[5] << SEG7_LUT_4:u0.oSEG3
HEX3_D[6] << SEG7_LUT_4:u0.oSEG3
HEX3_DP << SEG7_LUT_4:u0.oSEG3_DP
LEDG[0] << LEDG_Driver:u1.oLED
LEDG[1] << LEDG_Driver:u1.oLED
LEDG[2] << LEDG_Driver:u1.oLED
LEDG[3] << LEDG_Driver:u1.oLED
LEDG[4] << LEDG_Driver:u1.oLED
LEDG[5] << LEDG_Driver:u1.oLED
LEDG[6] << LEDG_Driver:u1.oLED
LEDG[7] << LEDG_Driver:u1.oLED
LEDG[8] << LEDG_Driver:u1.oLED
LEDG[9] << LEDG_Driver:u1.oLED
UART_TXD << <GND>
UART_RXD => ~NO_FANOUT~
UART_CTS << <GND>
UART_RTS => ~NO_FANOUT~
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_ADDR[0] << <GND>
DRAM_ADDR[1] << <GND>
DRAM_ADDR[2] << <GND>
DRAM_ADDR[3] << <GND>
DRAM_ADDR[4] << <GND>
DRAM_ADDR[5] << <GND>
DRAM_ADDR[6] << <GND>
DRAM_ADDR[7] << <GND>
DRAM_ADDR[8] << <GND>
DRAM_ADDR[9] << <GND>
DRAM_ADDR[10] << <GND>
DRAM_ADDR[11] << <GND>
DRAM_ADDR[12] << <GND>
DRAM_LDQM << <GND>
DRAM_UDQM << <GND>
DRAM_WE_N << <GND>
DRAM_CAS_N << <GND>
DRAM_RAS_N << <GND>
DRAM_CS_N << <GND>
DRAM_BA_0 << <GND>
DRAM_BA_1 << <GND>
DRAM_CLK << <GND>
DRAM_CKE << <GND>
FL_DQ[0] <> FL_DQ[0]
FL_DQ[1] <> FL_DQ[1]
FL_DQ[2] <> FL_DQ[2]
FL_DQ[3] <> FL_DQ[3]
FL_DQ[4] <> FL_DQ[4]
FL_DQ[5] <> FL_DQ[5]
FL_DQ[6] <> FL_DQ[6]
FL_DQ[7] <> FL_DQ[7]
FL_DQ[8] <> FL_DQ[8]
FL_DQ[9] <> FL_DQ[9]
FL_DQ[10] <> FL_DQ[10]
FL_DQ[11] <> FL_DQ[11]
FL_DQ[12] <> FL_DQ[12]
FL_DQ[13] <> FL_DQ[13]
FL_DQ[14] <> FL_DQ[14]
FL_DQ15_AM1 <> <UNC>
FL_ADDR[0] << <GND>
FL_ADDR[1] << <GND>
FL_ADDR[2] << <GND>
FL_ADDR[3] << <GND>
FL_ADDR[4] << <GND>
FL_ADDR[5] << <GND>
FL_ADDR[6] << <GND>
FL_ADDR[7] << <GND>
FL_ADDR[8] << <GND>
FL_ADDR[9] << <GND>
FL_ADDR[10] << <GND>
FL_ADDR[11] << <GND>
FL_ADDR[12] << <GND>
FL_ADDR[13] << <GND>
FL_ADDR[14] << <GND>
FL_ADDR[15] << <GND>
FL_ADDR[16] << <GND>
FL_ADDR[17] << <GND>
FL_ADDR[18] << <GND>
FL_ADDR[19] << <GND>
FL_ADDR[20] << <GND>
FL_ADDR[21] << <GND>
FL_WE_N << <GND>
FL_RST_N << <GND>
FL_OE_N << <GND>
FL_CE_N << <GND>
FL_WP_N << <GND>
FL_BYTE_N << <GND>
FL_RY => ~NO_FANOUT~
LCD_BLON << <VCC>
LCD_RW << LCD_TEST:u5.LCD_RW
LCD_EN << LCD_TEST:u5.LCD_EN
LCD_RS << LCD_TEST:u5.LCD_RS
LCD_DATA[0] <> LCD_TEST:u5.LCD_DATA
LCD_DATA[0] <> LCD_DATA[0]
LCD_DATA[1] <> LCD_TEST:u5.LCD_DATA
LCD_DATA[1] <> LCD_DATA[1]
LCD_DATA[2] <> LCD_TEST:u5.LCD_DATA
LCD_DATA[2] <> LCD_DATA[2]
LCD_DATA[3] <> LCD_TEST:u5.LCD_DATA
LCD_DATA[3] <> LCD_DATA[3]
LCD_DATA[4] <> LCD_TEST:u5.LCD_DATA
LCD_DATA[4] <> LCD_DATA[4]
LCD_DATA[5] <> LCD_TEST:u5.LCD_DATA
LCD_DATA[5] <> LCD_DATA[5]
LCD_DATA[6] <> LCD_TEST:u5.LCD_DATA
LCD_DATA[6] <> LCD_DATA[6]
LCD_DATA[7] <> LCD_TEST:u5.LCD_DATA
LCD_DATA[7] <> LCD_DATA[7]
SD_DAT0 <> SD_DAT0
SD_DAT3 <> SD_DAT3
SD_CMD <> SD_CMD
SD_CLK << <GND>
SD_WP_N => ~NO_FANOUT~
PS2_KBDAT <> PS2_KBDAT
PS2_KBCLK <> PS2_KBCLK
PS2_MSDAT <> PS2_MSDAT
PS2_MSCLK <> PS2_MSCLK
VGA_HS << VGA_Ctrl:u3.oVGA_HS
VGA_VS << VGA_Ctrl:u3.oVGA_VS
VGA_R[0] << VGA_Ctrl:u3.oVGA_R
VGA_R[1] << VGA_Ctrl:u3.oVGA_R
VGA_R[2] << VGA_Ctrl:u3.oVGA_R
VGA_R[3] << VGA_Ctrl:u3.oVGA_R
VGA_G[0] << VGA_Ctrl:u3.oVGA_G
VGA_G[1] << VGA_Ctrl:u3.oVGA_G
VGA_G[2] << VGA_Ctrl:u3.oVGA_G
VGA_G[3] << VGA_Ctrl:u3.oVGA_G
VGA_B[0] << VGA_Ctrl:u3.oVGA_B
VGA_B[1] << VGA_Ctrl:u3.oVGA_B
VGA_B[2] << VGA_Ctrl:u3.oVGA_B
VGA_B[3] << VGA_Ctrl:u3.oVGA_B
GPIO0_CLKIN[0] => ~NO_FANOUT~
GPIO0_CLKIN[1] => ~NO_FANOUT~
GPIO0_CLKOUT[0] << <GND>
GPIO0_CLKOUT[1] << <GND>
GPIO0_D[0] <> GPIO0_D[0]
GPIO0_D[1] <> GPIO0_D[1]
GPIO0_D[2] <> GPIO0_D[2]
GPIO0_D[3] <> GPIO0_D[3]
GPIO0_D[4] <> GPIO0_D[4]
GPIO0_D[5] <> GPIO0_D[5]
GPIO0_D[6] <> GPIO0_D[6]
GPIO0_D[7] <> GPIO0_D[7]
GPIO0_D[8] <> GPIO0_D[8]
GPIO0_D[9] <> GPIO0_D[9]
GPIO0_D[10] <> GPIO0_D[10]
GPIO0_D[11] <> GPIO0_D[11]
GPIO0_D[12] <> GPIO0_D[12]
GPIO0_D[13] <> GPIO0_D[13]
GPIO0_D[14] <> GPIO0_D[14]
GPIO0_D[15] <> GPIO0_D[15]
GPIO0_D[16] <> GPIO0_D[16]
GPIO0_D[17] <> GPIO0_D[17]
GPIO0_D[18] <> GPIO0_D[18]
GPIO0_D[19] <> GPIO0_D[19]
GPIO0_D[20] <> GPIO0_D[20]
GPIO0_D[21] <> GPIO0_D[21]
GPIO0_D[22] <> GPIO0_D[22]
GPIO0_D[23] <> GPIO0_D[23]
GPIO0_D[24] <> GPIO0_D[24]
GPIO0_D[25] <> GPIO0_D[25]
GPIO0_D[26] <> GPIO0_D[26]
GPIO0_D[27] <> GPIO0_D[27]
GPIO0_D[28] <> GPIO0_D[28]
GPIO0_D[29] <> GPIO0_D[29]
GPIO0_D[30] <> GPIO0_D[30]
GPIO0_D[31] <> GPIO0_D[31]
GPIO1_CLKIN[0] => ~NO_FANOUT~
GPIO1_CLKIN[1] => ~NO_FANOUT~
GPIO1_CLKOUT[0] << <GND>
GPIO1_CLKOUT[1] << <GND>
GPIO1_D[0] <> GPIO1_D[0]
GPIO1_D[1] <> GPIO1_D[1]
GPIO1_D[2] <> GPIO1_D[2]
GPIO1_D[3] <> GPIO1_D[3]
GPIO1_D[4] <> GPIO1_D[4]
GPIO1_D[5] <> GPIO1_D[5]
GPIO1_D[6] <> GPIO1_D[6]
GPIO1_D[7] <> GPIO1_D[7]
GPIO1_D[8] <> GPIO1_D[8]
GPIO1_D[9] <> GPIO1_D[9]
GPIO1_D[10] <> GPIO1_D[10]
GPIO1_D[11] <> GPIO1_D[11]
GPIO1_D[12] <> GPIO1_D[12]
GPIO1_D[13] <> GPIO1_D[13]
GPIO1_D[14] <> GPIO1_D[14]
GPIO1_D[15] <> GPIO1_D[15]
GPIO1_D[16] <> GPIO1_D[16]
GPIO1_D[17] <> GPIO1_D[17]
GPIO1_D[18] <> GPIO1_D[18]
GPIO1_D[19] <> GPIO1_D[19]
GPIO1_D[20] <> GPIO1_D[20]
GPIO1_D[21] <> GPIO1_D[21]
GPIO1_D[22] <> GPIO1_D[22]
GPIO1_D[23] <> GPIO1_D[23]
GPIO1_D[24] <> GPIO1_D[24]
GPIO1_D[25] <> GPIO1_D[25]
GPIO1_D[26] <> GPIO1_D[26]
GPIO1_D[27] <> GPIO1_D[27]
GPIO1_D[28] <> GPIO1_D[28]
GPIO1_D[29] <> GPIO1_D[29]
GPIO1_D[30] <> GPIO1_D[30]
GPIO1_D[31] <> GPIO1_D[31]


|DE0_Default|SEG7_LUT_4:u0
oSEG0[0] <= SEG7_LUT:u0.port0
oSEG0[1] <= SEG7_LUT:u0.port0
oSEG0[2] <= SEG7_LUT:u0.port0
oSEG0[3] <= SEG7_LUT:u0.port0
oSEG0[4] <= SEG7_LUT:u0.port0
oSEG0[5] <= SEG7_LUT:u0.port0
oSEG0[6] <= SEG7_LUT:u0.port0
oSEG0_DP <= SEG7_LUT:u0.port1
oSEG1[0] <= SEG7_LUT:u1.port0
oSEG1[1] <= SEG7_LUT:u1.port0
oSEG1[2] <= SEG7_LUT:u1.port0
oSEG1[3] <= SEG7_LUT:u1.port0
oSEG1[4] <= SEG7_LUT:u1.port0
oSEG1[5] <= SEG7_LUT:u1.port0
oSEG1[6] <= SEG7_LUT:u1.port0
oSEG1_DP <= SEG7_LUT:u1.port1
oSEG2[0] <= SEG7_LUT:u2.port0
oSEG2[1] <= SEG7_LUT:u2.port0
oSEG2[2] <= SEG7_LUT:u2.port0
oSEG2[3] <= SEG7_LUT:u2.port0
oSEG2[4] <= SEG7_LUT:u2.port0
oSEG2[5] <= SEG7_LUT:u2.port0
oSEG2[6] <= SEG7_LUT:u2.port0
oSEG2_DP <= SEG7_LUT:u2.port1
oSEG3[0] <= SEG7_LUT:u3.port0
oSEG3[1] <= SEG7_LUT:u3.port0
oSEG3[2] <= SEG7_LUT:u3.port0
oSEG3[3] <= SEG7_LUT:u3.port0
oSEG3[4] <= SEG7_LUT:u3.port0
oSEG3[5] <= SEG7_LUT:u3.port0
oSEG3[6] <= SEG7_LUT:u3.port0
oSEG3_DP <= SEG7_LUT:u3.port1
iDIG[0] => iDIG[0].IN1
iDIG[1] => iDIG[1].IN1
iDIG[2] => iDIG[2].IN1
iDIG[3] => iDIG[3].IN1
iDIG[4] => iDIG[4].IN1
iDIG[5] => iDIG[5].IN1
iDIG[6] => iDIG[6].IN1
iDIG[7] => iDIG[7].IN1
iDIG[8] => iDIG[8].IN1
iDIG[9] => iDIG[9].IN1
iDIG[10] => iDIG[10].IN1
iDIG[11] => iDIG[11].IN1
iDIG[12] => iDIG[12].IN1
iDIG[13] => iDIG[13].IN1
iDIG[14] => iDIG[14].IN1
iDIG[15] => iDIG[15].IN1


|DE0_Default|SEG7_LUT_4:u0|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
oSEG_DP <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE0_Default|SEG7_LUT_4:u0|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
oSEG_DP <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE0_Default|SEG7_LUT_4:u0|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
oSEG_DP <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE0_Default|SEG7_LUT_4:u0|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
oSEG_DP <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE0_Default|LEDG_Driver:u1
oLED[0] <= mLED[0].DB_MAX_OUTPUT_PORT_TYPE
oLED[1] <= mLED[1].DB_MAX_OUTPUT_PORT_TYPE
oLED[2] <= mLED[2].DB_MAX_OUTPUT_PORT_TYPE
oLED[3] <= mLED[3].DB_MAX_OUTPUT_PORT_TYPE
oLED[4] <= mLED[4].DB_MAX_OUTPUT_PORT_TYPE
oLED[5] <= mLED[5].DB_MAX_OUTPUT_PORT_TYPE
oLED[6] <= mLED[6].DB_MAX_OUTPUT_PORT_TYPE
oLED[7] <= mLED[7].DB_MAX_OUTPUT_PORT_TYPE
oLED[8] <= mLED[8].DB_MAX_OUTPUT_PORT_TYPE
oLED[9] <= mLED[9].DB_MAX_OUTPUT_PORT_TYPE
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iRST_n => DIR.ACLR
iRST_n => mLED[0].PRESET
iRST_n => mLED[1].PRESET
iRST_n => mLED[2].PRESET
iRST_n => mLED[3].ACLR
iRST_n => mLED[4].ACLR
iRST_n => mLED[5].ACLR
iRST_n => mLED[6].ACLR
iRST_n => mLED[7].ACLR
iRST_n => mLED[8].ACLR
iRST_n => mLED[9].ACLR


|DE0_Default|VGA_CLK:u2
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|DE0_Default|VGA_CLK:u2|altpll:altpll_component
inclk[0] => VGA_CLK_altpll:auto_generated.inclk[0]
inclk[1] => VGA_CLK_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE0_Default|VGA_CLK:u2|altpll:altpll_component|VGA_CLK_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|DE0_Default|VGA_Ctrl:u3
iRed[0] => oVGA_R.DATAB
iRed[1] => oVGA_R.DATAB
iRed[2] => oVGA_R.DATAB
iRed[3] => oVGA_R.DATAB
iRed[4] => oVGA_R.DATAB
iRed[5] => oVGA_R.DATAB
iRed[6] => oVGA_R.DATAB
iRed[7] => oVGA_R.DATAB
iRed[8] => oVGA_R.DATAB
iRed[9] => oVGA_R.DATAB
iGreen[0] => oVGA_G.DATAB
iGreen[1] => oVGA_G.DATAB
iGreen[2] => oVGA_G.DATAB
iGreen[3] => oVGA_G.DATAB
iGreen[4] => oVGA_G.DATAB
iGreen[5] => oVGA_G.DATAB
iGreen[6] => oVGA_G.DATAB
iGreen[7] => oVGA_G.DATAB
iGreen[8] => oVGA_G.DATAB
iGreen[9] => oVGA_G.DATAB
iBlue[0] => oVGA_B.DATAB
iBlue[1] => oVGA_B.DATAB
iBlue[2] => oVGA_B.DATAB
iBlue[3] => oVGA_B.DATAB
iBlue[4] => oVGA_B.DATAB
iBlue[5] => oVGA_B.DATAB
iBlue[6] => oVGA_B.DATAB
iBlue[7] => oVGA_B.DATAB
iBlue[8] => oVGA_B.DATAB
iBlue[9] => oVGA_B.DATAB
oCurrent_X[0] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[1] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[2] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[3] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[4] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[5] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[6] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[7] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[8] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[9] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[10] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[0] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[1] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[2] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[3] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[4] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[5] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[6] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[7] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[8] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[9] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[10] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oAddress[0] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[1] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[2] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[3] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[4] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[5] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[6] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oRequest <= oRequest.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_HS <= oVGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_VS <= oVGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <VCC>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oVGA_HS~reg0.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[10].CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => oVGA_HS~reg0.PRESET
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => oVGA_VS~reg0.PRESET
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR


|DE0_Default|VGA_OSD_RAM:u4
oRed[0] <= oRed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= oRed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= oRed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= oRed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= oRed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= oRed[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= oRed[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= oRed[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= oRed[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= oRed[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= oGreen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= oGreen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= oGreen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= oGreen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= oGreen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= oGreen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= oGreen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= oGreen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= oGreen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= oGreen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= oBlue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= oBlue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= oBlue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= oBlue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= oBlue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= oBlue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= oBlue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= oBlue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= oBlue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= oBlue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iVGA_ADDR[0] => ADDR_d[0].DATAIN
iVGA_ADDR[1] => Add3.IN62
iVGA_ADDR[2] => Add3.IN61
iVGA_ADDR[3] => Add2.IN58
iVGA_ADDR[4] => Add2.IN57
iVGA_ADDR[5] => Add2.IN56
iVGA_ADDR[6] => Add2.IN55
iVGA_ADDR[7] => Add2.IN54
iVGA_ADDR[8] => Add2.IN53
iVGA_ADDR[9] => Add2.IN52
iVGA_ADDR[10] => Add2.IN51
iVGA_ADDR[11] => Add2.IN50
iVGA_ADDR[12] => Add2.IN49
iVGA_ADDR[13] => Add2.IN48
iVGA_ADDR[14] => Add2.IN47
iVGA_ADDR[15] => Add2.IN46
iVGA_ADDR[16] => Add2.IN45
iVGA_ADDR[17] => Add2.IN44
iVGA_ADDR[18] => Add2.IN43
iVGA_X[0] => LessThan0.IN20
iVGA_X[0] => LessThan1.IN20
iVGA_X[1] => LessThan0.IN19
iVGA_X[1] => LessThan1.IN19
iVGA_X[2] => LessThan0.IN18
iVGA_X[2] => LessThan1.IN18
iVGA_X[3] => LessThan0.IN17
iVGA_X[3] => LessThan1.IN17
iVGA_X[4] => LessThan0.IN16
iVGA_X[4] => LessThan1.IN16
iVGA_X[5] => LessThan0.IN15
iVGA_X[5] => LessThan1.IN15
iVGA_X[6] => LessThan0.IN14
iVGA_X[6] => LessThan1.IN14
iVGA_X[7] => LessThan0.IN13
iVGA_X[7] => LessThan1.IN13
iVGA_X[8] => LessThan0.IN12
iVGA_X[8] => LessThan1.IN12
iVGA_X[9] => LessThan0.IN11
iVGA_X[9] => LessThan1.IN11
iVGA_Y[0] => Add1.IN56
iVGA_Y[0] => LessThan2.IN20
iVGA_Y[0] => LessThan3.IN20
iVGA_Y[0] => Add0.IN33
iVGA_Y[1] => Add1.IN55
iVGA_Y[1] => LessThan2.IN19
iVGA_Y[1] => LessThan3.IN19
iVGA_Y[1] => Add0.IN32
iVGA_Y[2] => Add1.IN54
iVGA_Y[2] => LessThan2.IN18
iVGA_Y[2] => LessThan3.IN18
iVGA_Y[2] => Add0.IN31
iVGA_Y[3] => Add1.IN53
iVGA_Y[3] => LessThan2.IN17
iVGA_Y[3] => LessThan3.IN17
iVGA_Y[3] => Add0.IN30
iVGA_Y[4] => Add1.IN52
iVGA_Y[4] => LessThan2.IN16
iVGA_Y[4] => LessThan3.IN16
iVGA_Y[4] => Add0.IN29
iVGA_Y[5] => Add1.IN51
iVGA_Y[5] => LessThan2.IN15
iVGA_Y[5] => LessThan3.IN15
iVGA_Y[5] => Add0.IN28
iVGA_Y[6] => Add1.IN50
iVGA_Y[6] => LessThan2.IN14
iVGA_Y[6] => LessThan3.IN14
iVGA_Y[6] => Add0.IN27
iVGA_Y[7] => Add1.IN49
iVGA_Y[7] => LessThan2.IN13
iVGA_Y[7] => LessThan3.IN13
iVGA_Y[7] => Add0.IN26
iVGA_Y[8] => Add1.IN48
iVGA_Y[8] => LessThan2.IN12
iVGA_Y[8] => LessThan3.IN12
iVGA_Y[8] => Add0.IN25
iVGA_Y[9] => Add1.IN47
iVGA_Y[9] => LessThan2.IN11
iVGA_Y[9] => LessThan3.IN11
iVGA_Y[9] => Add0.IN24
iVGA_CLK => iVGA_CLK.IN1
iWR_DATA => iWR_DATA.IN1
iWR_ADDR[0] => _.IN1
iWR_ADDR[1] => _.IN1
iWR_ADDR[2] => _.IN1
iWR_ADDR[3] => iWR_ADDR[3].IN1
iWR_ADDR[4] => iWR_ADDR[4].IN1
iWR_ADDR[5] => iWR_ADDR[5].IN1
iWR_ADDR[6] => iWR_ADDR[6].IN1
iWR_ADDR[7] => iWR_ADDR[7].IN1
iWR_ADDR[8] => iWR_ADDR[8].IN1
iWR_ADDR[9] => iWR_ADDR[9].IN1
iWR_ADDR[10] => iWR_ADDR[10].IN1
iWR_ADDR[11] => iWR_ADDR[11].IN1
iWR_ADDR[12] => iWR_ADDR[12].IN1
iWR_ADDR[13] => iWR_ADDR[13].IN1
iWR_ADDR[14] => iWR_ADDR[14].IN1
iWR_ADDR[15] => iWR_ADDR[15].IN1
iWR_ADDR[16] => iWR_ADDR[16].IN1
iWR_ADDR[17] => iWR_ADDR[17].IN1
iWR_ADDR[18] => iWR_ADDR[18].IN1
iWR_EN => iWR_EN.IN1
iWR_CLK => iWR_CLK.IN1
iON_R[0] => oRed.DATAB
iON_R[1] => oRed.DATAB
iON_R[2] => oRed.DATAB
iON_R[3] => oRed.DATAB
iON_R[4] => oRed.DATAB
iON_R[5] => oRed.DATAB
iON_R[6] => oRed.DATAB
iON_R[7] => oRed.DATAB
iON_R[8] => oRed.DATAB
iON_R[9] => oRed.DATAB
iON_G[0] => oGreen.DATAB
iON_G[1] => oGreen.DATAB
iON_G[2] => oGreen.DATAB
iON_G[3] => oGreen.DATAB
iON_G[4] => oGreen.DATAB
iON_G[5] => oGreen.DATAB
iON_G[6] => oGreen.DATAB
iON_G[7] => oGreen.DATAB
iON_G[8] => oGreen.DATAB
iON_G[9] => oGreen.DATAB
iON_B[0] => oBlue.DATAB
iON_B[1] => oBlue.DATAB
iON_B[2] => oBlue.DATAB
iON_B[3] => oBlue.DATAB
iON_B[4] => oBlue.DATAB
iON_B[5] => oBlue.DATAB
iON_B[6] => oBlue.DATAB
iON_B[7] => oBlue.DATAB
iON_B[8] => oBlue.DATAB
iON_B[9] => oBlue.DATAB
iOFF_R[0] => oRed.DATAA
iOFF_R[0] => oRed.DATAB
iOFF_R[1] => oRed.DATAA
iOFF_R[1] => oRed.DATAB
iOFF_R[2] => oRed.DATAA
iOFF_R[2] => oRed.DATAB
iOFF_R[3] => oRed.DATAA
iOFF_R[3] => oRed.DATAB
iOFF_R[4] => oRed.DATAA
iOFF_R[4] => oRed.DATAB
iOFF_R[5] => oRed.DATAA
iOFF_R[5] => oRed.DATAB
iOFF_R[6] => oRed.DATAA
iOFF_R[6] => oRed.DATAB
iOFF_R[7] => oRed.DATAA
iOFF_R[7] => oRed.DATAB
iOFF_R[8] => oRed.DATAA
iOFF_R[8] => oRed.DATAB
iOFF_R[9] => oRed.DATAA
iOFF_R[9] => oRed.DATAB
iOFF_G[0] => oGreen.DATAA
iOFF_G[0] => oGreen.DATAB
iOFF_G[1] => oGreen.DATAA
iOFF_G[1] => oGreen.DATAB
iOFF_G[2] => oGreen.DATAA
iOFF_G[2] => oGreen.DATAB
iOFF_G[3] => oGreen.DATAA
iOFF_G[3] => oGreen.DATAB
iOFF_G[4] => oGreen.DATAA
iOFF_G[4] => oGreen.DATAB
iOFF_G[5] => oGreen.DATAA
iOFF_G[5] => oGreen.DATAB
iOFF_G[6] => oGreen.DATAA
iOFF_G[6] => oGreen.DATAB
iOFF_G[7] => oGreen.DATAA
iOFF_G[7] => oGreen.DATAB
iOFF_G[8] => oGreen.DATAA
iOFF_G[8] => oGreen.DATAB
iOFF_G[9] => oGreen.DATAA
iOFF_G[9] => oGreen.DATAB
iOFF_B[0] => oBlue.DATAA
iOFF_B[0] => oBlue.DATAB
iOFF_B[1] => oBlue.DATAA
iOFF_B[1] => oBlue.DATAB
iOFF_B[2] => oBlue.DATAA
iOFF_B[2] => oBlue.DATAB
iOFF_B[3] => oBlue.DATAA
iOFF_B[3] => oBlue.DATAB
iOFF_B[4] => oBlue.DATAA
iOFF_B[4] => oBlue.DATAB
iOFF_B[5] => oBlue.DATAA
iOFF_B[5] => oBlue.DATAB
iOFF_B[6] => oBlue.DATAA
iOFF_B[6] => oBlue.DATAB
iOFF_B[7] => oBlue.DATAA
iOFF_B[7] => oBlue.DATAB
iOFF_B[8] => oBlue.DATAA
iOFF_B[8] => oBlue.DATAB
iOFF_B[9] => oBlue.DATAA
iOFF_B[9] => oBlue.DATAB
iRST_n => ADDR_dd[0].ACLR
iRST_n => ADDR_dd[1].ACLR
iRST_n => ADDR_dd[2].ACLR
iRST_n => ADDR_d[0].ACLR
iRST_n => ADDR_d[1].ACLR
iRST_n => ADDR_d[2].ACLR
iRST_n => oBlue[0]~reg0.ACLR
iRST_n => oBlue[1]~reg0.ACLR
iRST_n => oBlue[2]~reg0.ACLR
iRST_n => oBlue[3]~reg0.ACLR
iRST_n => oBlue[4]~reg0.ACLR
iRST_n => oBlue[5]~reg0.ACLR
iRST_n => oBlue[6]~reg0.ACLR
iRST_n => oBlue[7]~reg0.ACLR
iRST_n => oBlue[8]~reg0.ACLR
iRST_n => oBlue[9]~reg0.ACLR
iRST_n => oGreen[0]~reg0.ACLR
iRST_n => oGreen[1]~reg0.ACLR
iRST_n => oGreen[2]~reg0.ACLR
iRST_n => oGreen[3]~reg0.ACLR
iRST_n => oGreen[4]~reg0.ACLR
iRST_n => oGreen[5]~reg0.ACLR
iRST_n => oGreen[6]~reg0.ACLR
iRST_n => oGreen[7]~reg0.ACLR
iRST_n => oGreen[8]~reg0.ACLR
iRST_n => oGreen[9]~reg0.ACLR
iRST_n => oRed[0]~reg0.ACLR
iRST_n => oRed[1]~reg0.ACLR
iRST_n => oRed[2]~reg0.ACLR
iRST_n => oRed[3]~reg0.ACLR
iRST_n => oRed[4]~reg0.ACLR
iRST_n => oRed[5]~reg0.ACLR
iRST_n => oRed[6]~reg0.ACLR
iRST_n => oRed[7]~reg0.ACLR
iRST_n => oRed[8]~reg0.ACLR
iRST_n => oRed[9]~reg0.ACLR


|DE0_Default|VGA_OSD_RAM:u4|IMG_RAM:u0
data[0] => data[0].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdaddress[14] => rdaddress[14].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wraddress[14] => wraddress[14].IN1
wraddress[15] => wraddress[15].IN1
wraddress[16] => wraddress[16].IN1
wraddress[17] => wraddress[17].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|DE0_Default|VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component
wren_a => altsyncram_u4o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_u4o1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_u4o1:auto_generated.address_a[0]
address_a[1] => altsyncram_u4o1:auto_generated.address_a[1]
address_a[2] => altsyncram_u4o1:auto_generated.address_a[2]
address_a[3] => altsyncram_u4o1:auto_generated.address_a[3]
address_a[4] => altsyncram_u4o1:auto_generated.address_a[4]
address_a[5] => altsyncram_u4o1:auto_generated.address_a[5]
address_a[6] => altsyncram_u4o1:auto_generated.address_a[6]
address_a[7] => altsyncram_u4o1:auto_generated.address_a[7]
address_a[8] => altsyncram_u4o1:auto_generated.address_a[8]
address_a[9] => altsyncram_u4o1:auto_generated.address_a[9]
address_a[10] => altsyncram_u4o1:auto_generated.address_a[10]
address_a[11] => altsyncram_u4o1:auto_generated.address_a[11]
address_a[12] => altsyncram_u4o1:auto_generated.address_a[12]
address_a[13] => altsyncram_u4o1:auto_generated.address_a[13]
address_a[14] => altsyncram_u4o1:auto_generated.address_a[14]
address_a[15] => altsyncram_u4o1:auto_generated.address_a[15]
address_a[16] => altsyncram_u4o1:auto_generated.address_a[16]
address_a[17] => altsyncram_u4o1:auto_generated.address_a[17]
address_b[0] => altsyncram_u4o1:auto_generated.address_b[0]
address_b[1] => altsyncram_u4o1:auto_generated.address_b[1]
address_b[2] => altsyncram_u4o1:auto_generated.address_b[2]
address_b[3] => altsyncram_u4o1:auto_generated.address_b[3]
address_b[4] => altsyncram_u4o1:auto_generated.address_b[4]
address_b[5] => altsyncram_u4o1:auto_generated.address_b[5]
address_b[6] => altsyncram_u4o1:auto_generated.address_b[6]
address_b[7] => altsyncram_u4o1:auto_generated.address_b[7]
address_b[8] => altsyncram_u4o1:auto_generated.address_b[8]
address_b[9] => altsyncram_u4o1:auto_generated.address_b[9]
address_b[10] => altsyncram_u4o1:auto_generated.address_b[10]
address_b[11] => altsyncram_u4o1:auto_generated.address_b[11]
address_b[12] => altsyncram_u4o1:auto_generated.address_b[12]
address_b[13] => altsyncram_u4o1:auto_generated.address_b[13]
address_b[14] => altsyncram_u4o1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u4o1:auto_generated.clock0
clock1 => altsyncram_u4o1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_u4o1:auto_generated.q_b[0]
q_b[1] <= altsyncram_u4o1:auto_generated.q_b[1]
q_b[2] <= altsyncram_u4o1:auto_generated.q_b[2]
q_b[3] <= altsyncram_u4o1:auto_generated.q_b[3]
q_b[4] <= altsyncram_u4o1:auto_generated.q_b[4]
q_b[5] <= altsyncram_u4o1:auto_generated.q_b[5]
q_b[6] <= altsyncram_u4o1:auto_generated.q_b[6]
q_b[7] <= altsyncram_u4o1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_Default|VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[13] => decode_4ta:decode2.data[0]
address_a[13] => decode_4ta:wren_decode_a.data[0]
address_a[14] => decode_4ta:decode2.data[1]
address_a[14] => decode_4ta:wren_decode_a.data[1]
address_a[15] => decode_4ta:decode2.data[2]
address_a[15] => decode_4ta:wren_decode_a.data[2]
address_a[16] => decode_4ta:decode2.data[3]
address_a[16] => decode_4ta:wren_decode_a.data[3]
address_a[17] => decode_4ta:decode2.data[4]
address_a[17] => decode_4ta:wren_decode_a.data[4]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[10] => address_reg_b[0].DATAIN
address_b[10] => decode_t8a:rden_decode_b.data[0]
address_b[11] => address_reg_b[1].DATAIN
address_b[11] => decode_t8a:rden_decode_b.data[1]
address_b[12] => address_reg_b[2].DATAIN
address_b[12] => decode_t8a:rden_decode_b.data[2]
address_b[13] => address_reg_b[3].DATAIN
address_b[13] => decode_t8a:rden_decode_b.data[3]
address_b[14] => address_reg_b[4].DATAIN
address_b[14] => decode_t8a:rden_decode_b.data[4]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => address_reg_b[4].CLK
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[4].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a5.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a7.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a10.PORTADATAIN
data_a[0] => ram_block1a11.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a13.PORTADATAIN
data_a[0] => ram_block1a14.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a17.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a19.PORTADATAIN
data_a[0] => ram_block1a20.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a22.PORTADATAIN
data_a[0] => ram_block1a23.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a25.PORTADATAIN
q_b[0] <= mux_knb:mux3.result[0]
q_b[1] <= mux_knb:mux3.result[1]
q_b[2] <= mux_knb:mux3.result[2]
q_b[3] <= mux_knb:mux3.result[3]
q_b[4] <= mux_knb:mux3.result[4]
q_b[5] <= mux_knb:mux3.result[5]
q_b[6] <= mux_knb:mux3.result[6]
q_b[7] <= mux_knb:mux3.result[7]
wren_a => decode_4ta:decode2.enable
wren_a => decode_4ta:wren_decode_a.enable


|DE0_Default|VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|decode_4ta:decode2
data[0] => w_anode1005w[1].IN0
data[0] => w_anode1015w[1].IN1
data[0] => w_anode1036w[1].IN0
data[0] => w_anode1047w[1].IN1
data[0] => w_anode1057w[1].IN0
data[0] => w_anode1067w[1].IN1
data[0] => w_anode1077w[1].IN0
data[0] => w_anode1087w[1].IN1
data[0] => w_anode1097w[1].IN0
data[0] => w_anode1107w[1].IN1
data[0] => w_anode1127w[1].IN0
data[0] => w_anode1138w[1].IN1
data[0] => w_anode1148w[1].IN0
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1168w[1].IN0
data[0] => w_anode1178w[1].IN1
data[0] => w_anode1188w[1].IN0
data[0] => w_anode1198w[1].IN1
data[0] => w_anode1218w[1].IN0
data[0] => w_anode1229w[1].IN1
data[0] => w_anode1239w[1].IN0
data[0] => w_anode1249w[1].IN1
data[0] => w_anode1259w[1].IN0
data[0] => w_anode1269w[1].IN1
data[0] => w_anode1279w[1].IN0
data[0] => w_anode1289w[1].IN1
data[0] => w_anode938w[1].IN0
data[0] => w_anode955w[1].IN1
data[0] => w_anode965w[1].IN0
data[0] => w_anode975w[1].IN1
data[0] => w_anode985w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode1005w[2].IN1
data[1] => w_anode1015w[2].IN1
data[1] => w_anode1036w[2].IN0
data[1] => w_anode1047w[2].IN0
data[1] => w_anode1057w[2].IN1
data[1] => w_anode1067w[2].IN1
data[1] => w_anode1077w[2].IN0
data[1] => w_anode1087w[2].IN0
data[1] => w_anode1097w[2].IN1
data[1] => w_anode1107w[2].IN1
data[1] => w_anode1127w[2].IN0
data[1] => w_anode1138w[2].IN0
data[1] => w_anode1148w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1168w[2].IN0
data[1] => w_anode1178w[2].IN0
data[1] => w_anode1188w[2].IN1
data[1] => w_anode1198w[2].IN1
data[1] => w_anode1218w[2].IN0
data[1] => w_anode1229w[2].IN0
data[1] => w_anode1239w[2].IN1
data[1] => w_anode1249w[2].IN1
data[1] => w_anode1259w[2].IN0
data[1] => w_anode1269w[2].IN0
data[1] => w_anode1279w[2].IN1
data[1] => w_anode1289w[2].IN1
data[1] => w_anode938w[2].IN0
data[1] => w_anode955w[2].IN0
data[1] => w_anode965w[2].IN1
data[1] => w_anode975w[2].IN1
data[1] => w_anode985w[2].IN0
data[1] => w_anode995w[2].IN0
data[2] => w_anode1005w[3].IN1
data[2] => w_anode1015w[3].IN1
data[2] => w_anode1036w[3].IN0
data[2] => w_anode1047w[3].IN0
data[2] => w_anode1057w[3].IN0
data[2] => w_anode1067w[3].IN0
data[2] => w_anode1077w[3].IN1
data[2] => w_anode1087w[3].IN1
data[2] => w_anode1097w[3].IN1
data[2] => w_anode1107w[3].IN1
data[2] => w_anode1127w[3].IN0
data[2] => w_anode1138w[3].IN0
data[2] => w_anode1148w[3].IN0
data[2] => w_anode1158w[3].IN0
data[2] => w_anode1168w[3].IN1
data[2] => w_anode1178w[3].IN1
data[2] => w_anode1188w[3].IN1
data[2] => w_anode1198w[3].IN1
data[2] => w_anode1218w[3].IN0
data[2] => w_anode1229w[3].IN0
data[2] => w_anode1239w[3].IN0
data[2] => w_anode1249w[3].IN0
data[2] => w_anode1259w[3].IN1
data[2] => w_anode1269w[3].IN1
data[2] => w_anode1279w[3].IN1
data[2] => w_anode1289w[3].IN1
data[2] => w_anode938w[3].IN0
data[2] => w_anode955w[3].IN0
data[2] => w_anode965w[3].IN0
data[2] => w_anode975w[3].IN0
data[2] => w_anode985w[3].IN1
data[2] => w_anode995w[3].IN1
data[3] => w_anode1027w[1].IN1
data[3] => w_anode1118w[1].IN0
data[3] => w_anode1209w[1].IN1
data[3] => w_anode925w[1].IN0
data[4] => w_anode1027w[2].IN0
data[4] => w_anode1118w[2].IN1
data[4] => w_anode1209w[2].IN1
data[4] => w_anode925w[2].IN0
enable => w_anode1027w[1].IN0
enable => w_anode1118w[1].IN0
enable => w_anode1209w[1].IN0
enable => w_anode925w[1].IN0
eq[0] <= w_anode938w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode955w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode965w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode975w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode985w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1036w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1047w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode1057w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode1067w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1077w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1087w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1097w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1107w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1138w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1148w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode1158w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode1168w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode1178w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode1188w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode1198w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode1218w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode1229w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE0_Default|VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|decode_t8a:rden_decode_b
data[0] => w_anode1317w[1].IN0
data[0] => w_anode1334w[1].IN1
data[0] => w_anode1344w[1].IN0
data[0] => w_anode1354w[1].IN1
data[0] => w_anode1364w[1].IN0
data[0] => w_anode1374w[1].IN1
data[0] => w_anode1384w[1].IN0
data[0] => w_anode1394w[1].IN1
data[0] => w_anode1416w[1].IN0
data[0] => w_anode1427w[1].IN1
data[0] => w_anode1437w[1].IN0
data[0] => w_anode1447w[1].IN1
data[0] => w_anode1457w[1].IN0
data[0] => w_anode1467w[1].IN1
data[0] => w_anode1477w[1].IN0
data[0] => w_anode1487w[1].IN1
data[0] => w_anode1508w[1].IN0
data[0] => w_anode1519w[1].IN1
data[0] => w_anode1529w[1].IN0
data[0] => w_anode1539w[1].IN1
data[0] => w_anode1549w[1].IN0
data[0] => w_anode1559w[1].IN1
data[0] => w_anode1569w[1].IN0
data[0] => w_anode1579w[1].IN1
data[0] => w_anode1600w[1].IN0
data[0] => w_anode1611w[1].IN1
data[0] => w_anode1621w[1].IN0
data[0] => w_anode1631w[1].IN1
data[0] => w_anode1641w[1].IN0
data[0] => w_anode1651w[1].IN1
data[0] => w_anode1661w[1].IN0
data[0] => w_anode1671w[1].IN1
data[1] => w_anode1317w[2].IN0
data[1] => w_anode1334w[2].IN0
data[1] => w_anode1344w[2].IN1
data[1] => w_anode1354w[2].IN1
data[1] => w_anode1364w[2].IN0
data[1] => w_anode1374w[2].IN0
data[1] => w_anode1384w[2].IN1
data[1] => w_anode1394w[2].IN1
data[1] => w_anode1416w[2].IN0
data[1] => w_anode1427w[2].IN0
data[1] => w_anode1437w[2].IN1
data[1] => w_anode1447w[2].IN1
data[1] => w_anode1457w[2].IN0
data[1] => w_anode1467w[2].IN0
data[1] => w_anode1477w[2].IN1
data[1] => w_anode1487w[2].IN1
data[1] => w_anode1508w[2].IN0
data[1] => w_anode1519w[2].IN0
data[1] => w_anode1529w[2].IN1
data[1] => w_anode1539w[2].IN1
data[1] => w_anode1549w[2].IN0
data[1] => w_anode1559w[2].IN0
data[1] => w_anode1569w[2].IN1
data[1] => w_anode1579w[2].IN1
data[1] => w_anode1600w[2].IN0
data[1] => w_anode1611w[2].IN0
data[1] => w_anode1621w[2].IN1
data[1] => w_anode1631w[2].IN1
data[1] => w_anode1641w[2].IN0
data[1] => w_anode1651w[2].IN0
data[1] => w_anode1661w[2].IN1
data[1] => w_anode1671w[2].IN1
data[2] => w_anode1317w[3].IN0
data[2] => w_anode1334w[3].IN0
data[2] => w_anode1344w[3].IN0
data[2] => w_anode1354w[3].IN0
data[2] => w_anode1364w[3].IN1
data[2] => w_anode1374w[3].IN1
data[2] => w_anode1384w[3].IN1
data[2] => w_anode1394w[3].IN1
data[2] => w_anode1416w[3].IN0
data[2] => w_anode1427w[3].IN0
data[2] => w_anode1437w[3].IN0
data[2] => w_anode1447w[3].IN0
data[2] => w_anode1457w[3].IN1
data[2] => w_anode1467w[3].IN1
data[2] => w_anode1477w[3].IN1
data[2] => w_anode1487w[3].IN1
data[2] => w_anode1508w[3].IN0
data[2] => w_anode1519w[3].IN0
data[2] => w_anode1529w[3].IN0
data[2] => w_anode1539w[3].IN0
data[2] => w_anode1549w[3].IN1
data[2] => w_anode1559w[3].IN1
data[2] => w_anode1569w[3].IN1
data[2] => w_anode1579w[3].IN1
data[2] => w_anode1600w[3].IN0
data[2] => w_anode1611w[3].IN0
data[2] => w_anode1621w[3].IN0
data[2] => w_anode1631w[3].IN0
data[2] => w_anode1641w[3].IN1
data[2] => w_anode1651w[3].IN1
data[2] => w_anode1661w[3].IN1
data[2] => w_anode1671w[3].IN1
data[3] => w_anode1303w[1].IN0
data[3] => w_anode1406w[1].IN1
data[3] => w_anode1498w[1].IN0
data[3] => w_anode1590w[1].IN1
data[4] => w_anode1303w[2].IN0
data[4] => w_anode1406w[2].IN0
data[4] => w_anode1498w[2].IN1
data[4] => w_anode1590w[2].IN1
eq[0] <= w_anode1317w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1334w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1344w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1354w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1364w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1374w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1416w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1427w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode1437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode1447w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1457w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1467w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1477w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1487w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode1539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode1549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode1559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode1569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode1579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode1600w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode1611w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE0_Default|VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|decode_4ta:wren_decode_a
data[0] => w_anode1005w[1].IN0
data[0] => w_anode1015w[1].IN1
data[0] => w_anode1036w[1].IN0
data[0] => w_anode1047w[1].IN1
data[0] => w_anode1057w[1].IN0
data[0] => w_anode1067w[1].IN1
data[0] => w_anode1077w[1].IN0
data[0] => w_anode1087w[1].IN1
data[0] => w_anode1097w[1].IN0
data[0] => w_anode1107w[1].IN1
data[0] => w_anode1127w[1].IN0
data[0] => w_anode1138w[1].IN1
data[0] => w_anode1148w[1].IN0
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1168w[1].IN0
data[0] => w_anode1178w[1].IN1
data[0] => w_anode1188w[1].IN0
data[0] => w_anode1198w[1].IN1
data[0] => w_anode1218w[1].IN0
data[0] => w_anode1229w[1].IN1
data[0] => w_anode1239w[1].IN0
data[0] => w_anode1249w[1].IN1
data[0] => w_anode1259w[1].IN0
data[0] => w_anode1269w[1].IN1
data[0] => w_anode1279w[1].IN0
data[0] => w_anode1289w[1].IN1
data[0] => w_anode938w[1].IN0
data[0] => w_anode955w[1].IN1
data[0] => w_anode965w[1].IN0
data[0] => w_anode975w[1].IN1
data[0] => w_anode985w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode1005w[2].IN1
data[1] => w_anode1015w[2].IN1
data[1] => w_anode1036w[2].IN0
data[1] => w_anode1047w[2].IN0
data[1] => w_anode1057w[2].IN1
data[1] => w_anode1067w[2].IN1
data[1] => w_anode1077w[2].IN0
data[1] => w_anode1087w[2].IN0
data[1] => w_anode1097w[2].IN1
data[1] => w_anode1107w[2].IN1
data[1] => w_anode1127w[2].IN0
data[1] => w_anode1138w[2].IN0
data[1] => w_anode1148w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1168w[2].IN0
data[1] => w_anode1178w[2].IN0
data[1] => w_anode1188w[2].IN1
data[1] => w_anode1198w[2].IN1
data[1] => w_anode1218w[2].IN0
data[1] => w_anode1229w[2].IN0
data[1] => w_anode1239w[2].IN1
data[1] => w_anode1249w[2].IN1
data[1] => w_anode1259w[2].IN0
data[1] => w_anode1269w[2].IN0
data[1] => w_anode1279w[2].IN1
data[1] => w_anode1289w[2].IN1
data[1] => w_anode938w[2].IN0
data[1] => w_anode955w[2].IN0
data[1] => w_anode965w[2].IN1
data[1] => w_anode975w[2].IN1
data[1] => w_anode985w[2].IN0
data[1] => w_anode995w[2].IN0
data[2] => w_anode1005w[3].IN1
data[2] => w_anode1015w[3].IN1
data[2] => w_anode1036w[3].IN0
data[2] => w_anode1047w[3].IN0
data[2] => w_anode1057w[3].IN0
data[2] => w_anode1067w[3].IN0
data[2] => w_anode1077w[3].IN1
data[2] => w_anode1087w[3].IN1
data[2] => w_anode1097w[3].IN1
data[2] => w_anode1107w[3].IN1
data[2] => w_anode1127w[3].IN0
data[2] => w_anode1138w[3].IN0
data[2] => w_anode1148w[3].IN0
data[2] => w_anode1158w[3].IN0
data[2] => w_anode1168w[3].IN1
data[2] => w_anode1178w[3].IN1
data[2] => w_anode1188w[3].IN1
data[2] => w_anode1198w[3].IN1
data[2] => w_anode1218w[3].IN0
data[2] => w_anode1229w[3].IN0
data[2] => w_anode1239w[3].IN0
data[2] => w_anode1249w[3].IN0
data[2] => w_anode1259w[3].IN1
data[2] => w_anode1269w[3].IN1
data[2] => w_anode1279w[3].IN1
data[2] => w_anode1289w[3].IN1
data[2] => w_anode938w[3].IN0
data[2] => w_anode955w[3].IN0
data[2] => w_anode965w[3].IN0
data[2] => w_anode975w[3].IN0
data[2] => w_anode985w[3].IN1
data[2] => w_anode995w[3].IN1
data[3] => w_anode1027w[1].IN1
data[3] => w_anode1118w[1].IN0
data[3] => w_anode1209w[1].IN1
data[3] => w_anode925w[1].IN0
data[4] => w_anode1027w[2].IN0
data[4] => w_anode1118w[2].IN1
data[4] => w_anode1209w[2].IN1
data[4] => w_anode925w[2].IN0
enable => w_anode1027w[1].IN0
enable => w_anode1118w[1].IN0
enable => w_anode1209w[1].IN0
enable => w_anode925w[1].IN0
eq[0] <= w_anode938w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode955w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode965w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode975w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode985w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1036w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1047w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode1057w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode1067w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1077w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1087w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1097w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1107w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1138w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1148w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode1158w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode1168w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode1178w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode1188w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode1198w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode1218w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode1229w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE0_Default|VGA_OSD_RAM:u4|IMG_RAM:u0|altsyncram:altsyncram_component|altsyncram_u4o1:auto_generated|mux_knb:mux3
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN1
data[144] => _.IN1
data[144] => _.IN1
data[144] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN0
data[160] => _.IN0
data[161] => _.IN0
data[161] => _.IN0
data[162] => _.IN0
data[162] => _.IN0
data[163] => _.IN0
data[163] => _.IN0
data[164] => _.IN0
data[164] => _.IN0
data[165] => _.IN0
data[165] => _.IN0
data[166] => _.IN0
data[166] => _.IN0
data[167] => _.IN0
data[167] => _.IN0
data[168] => _.IN0
data[169] => _.IN0
data[170] => _.IN0
data[171] => _.IN0
data[172] => _.IN0
data[173] => _.IN0
data[174] => _.IN0
data[175] => _.IN0
data[176] => _.IN1
data[176] => _.IN1
data[177] => _.IN1
data[177] => _.IN1
data[178] => _.IN1
data[178] => _.IN1
data[179] => _.IN1
data[179] => _.IN1
data[180] => _.IN1
data[180] => _.IN1
data[181] => _.IN1
data[181] => _.IN1
data[182] => _.IN1
data[182] => _.IN1
data[183] => _.IN1
data[183] => _.IN1
data[184] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[204] => _.IN0
data[204] => _.IN0
data[205] => _.IN0
data[205] => _.IN0
data[206] => _.IN0
data[206] => _.IN0
data[207] => _.IN0
data[207] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => result_node[7].IN0
sel[4] => _.IN0
sel[4] => result_node[6].IN0
sel[4] => _.IN0
sel[4] => result_node[5].IN0
sel[4] => _.IN0
sel[4] => result_node[4].IN0
sel[4] => _.IN0
sel[4] => result_node[3].IN0
sel[4] => _.IN0
sel[4] => result_node[2].IN0
sel[4] => _.IN0
sel[4] => result_node[1].IN0
sel[4] => _.IN0
sel[4] => result_node[0].IN0
sel[4] => _.IN0


|DE0_Default|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_Default|LCD_TEST:u5
iCLK => iCLK.IN1
iRST_N => iRST_N.IN1
LCD_DATA[0] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[1] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[2] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[3] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[4] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[5] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[6] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[7] <= LCD_Controller:u0.LCD_DATA
LCD_RW <= LCD_Controller:u0.LCD_RW
LCD_EN <= LCD_Controller:u0.LCD_EN
LCD_RS <= LCD_Controller:u0.LCD_RS


|DE0_Default|LCD_TEST:u5|LCD_Controller:u0
iDATA[0] => LCD_DATA[0].DATAIN
iDATA[1] => LCD_DATA[1].DATAIN
iDATA[2] => LCD_DATA[2].DATAIN
iDATA[3] => LCD_DATA[3].DATAIN
iDATA[4] => LCD_DATA[4].DATAIN
iDATA[5] => LCD_DATA[5].DATAIN
iDATA[6] => LCD_DATA[6].DATAIN
iDATA[7] => LCD_DATA[7].DATAIN
iRS => LCD_RS.DATAIN
iStart => preStart.DATAIN
iStart => Equal0.IN0
oDone <= oDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => mStart.CLK
iCLK => preStart.CLK
iCLK => LCD_EN~reg0.CLK
iCLK => oDone~reg0.CLK
iCLK => ST~5.DATAIN
iRST_N => Cont[0].ACLR
iRST_N => Cont[1].ACLR
iRST_N => Cont[2].ACLR
iRST_N => Cont[3].ACLR
iRST_N => Cont[4].ACLR
iRST_N => mStart.ACLR
iRST_N => preStart.ACLR
iRST_N => LCD_EN~reg0.ACLR
iRST_N => oDone~reg0.ACLR
iRST_N => ST~7.DATAIN
LCD_DATA[0] <= iDATA[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= iDATA[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= iDATA[2].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= iDATA[3].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= iDATA[4].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= iDATA[5].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= iDATA[6].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= iDATA[7].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= <GND>
LCD_EN <= LCD_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= iRS.DB_MAX_OUTPUT_PORT_TYPE


