Analysis & Synthesis report for Lab03_CE118
Fri Oct 18 13:22:54 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 18 13:22:54 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Lab03_CE118                                     ;
; Top-level Entity Name              ; ALU4bit_symbol                                  ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 50                                              ;
;     Total combinational functions  ; 50                                              ;
;     Dedicated logic registers      ; 4                                               ;
; Total registers                    ; 4                                               ;
; Total pins                         ; 20                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; ALU4bit_symbol     ; Lab03_CE118        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path       ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------+---------+
; MUX21.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/CE118/Lab03/MUX21.bdf           ;         ;
; Full_adder.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/CE118/Lab03/Full_adder.bdf      ;         ;
; MUX41.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/CE118/Lab03/MUX41.bdf           ;         ;
; Res_4choice.bdf                  ; yes             ; User Block Diagram/Schematic File  ; C:/CE118/Lab03/Res_4choice.bdf     ;         ;
; mux81.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/CE118/Lab03/mux81.bdf           ;         ;
; ALU1bit.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/CE118/Lab03/ALU1bit.bdf         ;         ;
; Full_Suber.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/CE118/Lab03/Full_Suber.bdf      ;         ;
; ALU4bit.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/CE118/Lab03/ALU4bit.bdf         ;         ;
; ALU4bit_symbol.bdf               ; yes             ; User Block Diagram/Schematic File  ; C:/CE118/Lab03/ALU4bit_symbol.bdf  ;         ;
; BoShilf.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/CE118/Lab03/BoShilf.bdf         ;         ;
; MUX4IN.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/CE118/Lab03/MUX4IN.bdf          ;         ;
; Comparation4bit.bdf              ; yes             ; User Block Diagram/Schematic File  ; C:/CE118/Lab03/Comparation4bit.bdf ;         ;
; MUX4_IN.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/CE118/Lab03/MUX4_IN.bdf         ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 50    ;
;                                             ;       ;
; Total combinational functions               ; 50    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 32    ;
;     -- 3 input functions                    ; 12    ;
;     -- <=2 input functions                  ; 6     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 50    ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 4     ;
;     -- Dedicated logic registers            ; 4     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 20    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; SW15  ;
; Maximum fan-out                             ; 18    ;
; Total fan-out                               ; 203   ;
; Average fan-out                             ; 2.74  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                             ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Library Name ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+--------------+
; |ALU4bit_symbol             ; 50 (0)            ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 20   ; 0            ; |ALU4bit_symbol                                                        ; work         ;
;    |ALU4bit:inst|           ; 34 (3)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst                                           ; work         ;
;       |ALU1bit:inst18|      ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst18                            ; work         ;
;          |Full_Suber:inst7| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst18|Full_Suber:inst7           ; work         ;
;          |Full_adder:inst1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst18|Full_adder:inst1           ; work         ;
;          |mux81:inst|       ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst18|mux81:inst                 ; work         ;
;             |MUX21:inst|    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst18|mux81:inst|MUX21:inst      ; work         ;
;       |ALU1bit:inst19|      ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst19                            ; work         ;
;          |Full_Suber:inst7| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst19|Full_Suber:inst7           ; work         ;
;          |mux81:inst|       ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst19|mux81:inst                 ; work         ;
;             |MUX21:inst|    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst19|mux81:inst|MUX21:inst      ; work         ;
;       |ALU1bit:inst24|      ; 9 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst24                            ; work         ;
;          |Full_Suber:inst5| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst24|Full_Suber:inst5           ; work         ;
;          |Full_Suber:inst7| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst24|Full_Suber:inst7           ; work         ;
;          |Full_adder:inst1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst24|Full_adder:inst1           ; work         ;
;          |Full_adder:inst6| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst24|Full_adder:inst6           ; work         ;
;          |mux81:inst|       ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst24|mux81:inst                 ; work         ;
;             |MUX21:inst|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst24|mux81:inst|MUX21:inst      ; work         ;
;       |ALU1bit:inst25|      ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst25                            ; work         ;
;          |mux81:inst|       ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst25|mux81:inst                 ; work         ;
;             |MUX21:inst|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst25|mux81:inst|MUX21:inst      ; work         ;
;       |MUX21:inst26|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|ALU4bit:inst|MUX21:inst26                              ; work         ;
;    |BoShilf:inst1|          ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|BoShilf:inst1                                          ; work         ;
;       |Res_4choice:inst|    ; 5 (3)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|BoShilf:inst1|Res_4choice:inst                         ; work         ;
;          |MUX41:inst4|      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|BoShilf:inst1|Res_4choice:inst|MUX41:inst4             ; work         ;
;             |MUX21:inst1|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|BoShilf:inst1|Res_4choice:inst|MUX41:inst4|MUX21:inst1 ; work         ;
;          |MUX41:inst7|      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|BoShilf:inst1|Res_4choice:inst|MUX41:inst7             ; work         ;
;             |MUX21:inst1|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|BoShilf:inst1|Res_4choice:inst|MUX41:inst7|MUX21:inst1 ; work         ;
;    |MUX21:inst6|            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|MUX21:inst6                                            ; work         ;
;    |MUX4IN:inst2|           ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|MUX4IN:inst2                                           ; work         ;
;       |MUX21:inst1|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|MUX4IN:inst2|MUX21:inst1                               ; work         ;
;       |MUX21:inst2|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|MUX4IN:inst2|MUX21:inst2                               ; work         ;
;       |MUX21:inst3|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|MUX4IN:inst2|MUX21:inst3                               ; work         ;
;       |MUX21:inst|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU4bit_symbol|MUX4IN:inst2|MUX21:inst                                ; work         ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ALU4bit_symbol|BoShilf:inst1|Res_4choice:inst|inst                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ALU4bit_symbol|BoShilf:inst1|Res_4choice:inst|inst1                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |ALU4bit_symbol|ALU4bit:inst|ALU1bit:inst24|mux81:inst|MUX21:inst|inst5 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 18 13:22:53 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab03_CE118 -c Lab03_CE118
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file mux21.bdf
    Info (12023): Found entity 1: MUX21
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.bdf
    Info (12023): Found entity 1: Full_adder
Info (12021): Found 1 design units, including 1 entities, in source file adder.bdf
    Info (12023): Found entity 1: Adder
Info (12021): Found 1 design units, including 1 entities, in source file subtracter.bdf
    Info (12023): Found entity 1: Subtracter
Info (12021): Found 1 design units, including 1 entities, in source file shilf_right.bdf
    Info (12023): Found entity 1: Shilf_right
Info (12021): Found 1 design units, including 1 entities, in source file shilf_left.bdf
    Info (12023): Found entity 1: Shilf_left
Warning (12090): Entity "MUX41" obtained from "MUX41.bdf" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file mux41.bdf
    Info (12023): Found entity 1: MUX41
Info (12021): Found 1 design units, including 1 entities, in source file res_4choice.bdf
    Info (12023): Found entity 1: Res_4choice
Info (12021): Found 1 design units, including 1 entities, in source file counter_increase.bdf
    Info (12023): Found entity 1: Counter_increase
Info (12021): Found 1 design units, including 1 entities, in source file has.bdf
    Info (12023): Found entity 1: HAS
Info (12021): Found 1 design units, including 1 entities, in source file counter.bdf
    Info (12023): Found entity 1: Counter
Info (12021): Found 1 design units, including 1 entities, in source file counter_4.bdf
    Info (12023): Found entity 1: Counter_4
Info (12021): Found 1 design units, including 1 entities, in source file mux81.bdf
    Info (12023): Found entity 1: mux81
Info (12021): Found 1 design units, including 1 entities, in source file alu1bit.bdf
    Info (12023): Found entity 1: ALU1bit
Info (12021): Found 1 design units, including 1 entities, in source file full_suber.bdf
    Info (12023): Found entity 1: Full_Suber
Info (12021): Found 1 design units, including 1 entities, in source file alu4bit.bdf
    Info (12023): Found entity 1: ALU4bit
Info (12021): Found 1 design units, including 1 entities, in source file mux161.bdf
    Info (12023): Found entity 1: mux161
Info (12021): Found 1 design units, including 1 entities, in source file shift_right_sysbol.bdf
    Info (12023): Found entity 1: Shift_right_sysbol
Info (12021): Found 1 design units, including 1 entities, in source file alu16_1bit.bdf
    Info (12023): Found entity 1: ALU16_1bit
Info (12021): Found 1 design units, including 1 entities, in source file alu16_2bit.bdf
    Info (12023): Found entity 1: ALU16_2bit
Info (12021): Found 1 design units, including 1 entities, in source file alu4bit_symbol.bdf
    Info (12023): Found entity 1: ALU4bit_symbol
Info (12021): Found 1 design units, including 1 entities, in source file boshilf.bdf
    Info (12023): Found entity 1: BoShilf
Info (12021): Found 1 design units, including 1 entities, in source file mux4in.bdf
    Info (12023): Found entity 1: MUX4IN
Info (12021): Found 1 design units, including 1 entities, in source file comparation4bit.bdf
    Info (12023): Found entity 1: Comparation4bit
Info (12021): Found 1 design units, including 1 entities, in source file comparationfinal.bdf
    Info (12023): Found entity 1: Comparationfinal
Info (12021): Found 1 design units, including 1 entities, in source file mux4_in.bdf
    Info (12023): Found entity 1: MUX4_IN
Info (12127): Elaborating entity "ALU4bit_symbol" for the top level hierarchy
Warning (275089): Not all bits in bus "SW[16..0]" are used
Warning (275080): Converted elements in bus name "SW" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "SW[3..0]" to "SW3..0"
    Warning (275081): Converted element name(s) from "SW[16]" to "SW16"
    Warning (275081): Converted element name(s) from "SW[15]" to "SW15"
Warning (275089): Not all bits in bus "SW[8..0]" are used
Warning (275080): Converted elements in bus name "SW" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "SW[3..0]" to "SW3..0"
    Warning (275081): Converted element name(s) from "SW[8..5]" to "SW8..5"
Warning (275089): Not all bits in bus "LEDG[7..0]" are used
Warning (275080): Converted elements in bus name "LEDG" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "LEDG[5]" to "LEDG5"
    Warning (275081): Converted element name(s) from "LEDG[3..0]" to "LEDG3..0"
    Warning (275081): Converted element name(s) from "LEDG[7]" to "LEDG7"
Warning (275089): Not all bits in bus "LEDG[7..0]" are used
Warning (275080): Converted elements in bus name "LEDG" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "LEDG[7]" to "LEDG7"
    Warning (275081): Converted element name(s) from "LEDG[3..0]" to "LEDG3..0"
    Warning (275081): Converted element name(s) from "LEDG[5]" to "LEDG5"
    Warning (275081): Converted element name(s) from "LEDG[4]" to "LEDG4"
Warning (275089): Not all bits in bus "SW[17..0]" are used
Warning (275080): Converted elements in bus name "SW" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "SW[3..0]" to "SW3..0"
    Warning (275081): Converted element name(s) from "SW[8..5]" to "SW8..5"
    Warning (275081): Converted element name(s) from "SW[15]" to "SW15"
    Warning (275081): Converted element name(s) from "SW[16]" to "SW16"
    Warning (275081): Converted element name(s) from "SW[17]" to "SW17"
    Warning (275081): Converted element name(s) from "SW[14]" to "SW14"
    Warning (275081): Converted element name(s) from "SW[13]" to "SW13"
Info (12128): Elaborating entity "ALU4bit" for hierarchy "ALU4bit:inst"
Warning (275011): Block or symbol "GND" of instance "inst13" overlaps another block or symbol
Warning (275089): Not all bits in bus "LEDG[7..0]" are used
Warning (275080): Converted elements in bus name "LEDG" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "LEDG[7]" to "LEDG7"
    Warning (275081): Converted element name(s) from "LEDG[5]" to "LEDG5"
    Warning (275081): Converted element name(s) from "LEDG[3..0]" to "LEDG3..0"
Info (12128): Elaborating entity "ALU1bit" for hierarchy "ALU4bit:inst|ALU1bit:inst24"
Info (12128): Elaborating entity "Full_Suber" for hierarchy "ALU4bit:inst|ALU1bit:inst24|Full_Suber:inst5"
Info (12128): Elaborating entity "Full_adder" for hierarchy "ALU4bit:inst|ALU1bit:inst24|Full_adder:inst1"
Info (12128): Elaborating entity "mux81" for hierarchy "ALU4bit:inst|ALU1bit:inst24|mux81:inst"
Info (12128): Elaborating entity "MUX21" for hierarchy "ALU4bit:inst|ALU1bit:inst24|mux81:inst|MUX21:inst"
Info (12128): Elaborating entity "MUX41" for hierarchy "ALU4bit:inst|ALU1bit:inst24|mux81:inst|MUX41:inst2"
Info (12128): Elaborating entity "MUX4IN" for hierarchy "MUX4IN:inst2"
Warning (275089): Not all bits in bus "SW[8..0]" are used
Warning (275080): Converted elements in bus name "SW" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "SW[3..0]" to "SW3..0"
    Warning (275081): Converted element name(s) from "SW[8..5]" to "SW8..5"
Info (12128): Elaborating entity "MUX4_IN" for hierarchy "MUX4_IN:inst25"
Info (12128): Elaborating entity "BoShilf" for hierarchy "BoShilf:inst1"
Warning (275089): Not all bits in bus "SW[16..0]" are used
Warning (275080): Converted elements in bus name "SW" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "SW[3..0]" to "SW3..0"
    Warning (275081): Converted element name(s) from "SW[16]" to "SW16"
    Warning (275081): Converted element name(s) from "SW[15]" to "SW15"
Info (12128): Elaborating entity "Res_4choice" for hierarchy "BoShilf:inst1|Res_4choice:inst"
Info (12128): Elaborating entity "Comparation4bit" for hierarchy "Comparation4bit:inst3"
Warning (20013): Ignored assignments for entity "Shilf_right" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Shilf_right -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Shilf_right -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 70 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 7 output pins
    Info (21061): Implemented 50 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 4596 megabytes
    Info: Processing ended: Fri Oct 18 13:22:54 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


