Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jan  7 17:20:43 2020
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/network_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 3.673ns (39.665%)  route 5.587ns (60.335%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X22Y10         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.732     2.223    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4_n_5
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.723 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.723    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.942 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.606     3.548    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X23Y11         LUT5 (Prop_lut5_I2_O)        0.295     3.843 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.329     4.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.529     4.825    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X21Y9          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.420     5.245 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.699     5.945    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     6.649 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514/CO[3]
                         net (fo=1, routed)           0.000     6.649    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514_n_5
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.871 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501/O[0]
                         net (fo=1, routed)           0.405     7.276    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501_n_12
    SLICE_X25Y10         LUT6 (Prop_lut6_I1_O)        0.299     7.575 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_355/O
                         net (fo=1, routed)           0.575     8.150    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_355_n_5
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_195/O
                         net (fo=1, routed)           0.162     8.436    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[8]
    SLICE_X26Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.560 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_58__0/O
                         net (fo=1, routed)           0.413     8.972    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_28
    SLICE_X24Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_8/O
                         net (fo=8, routed)           1.137    10.233    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[8]
    RAMB36_X2Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 3.248ns (35.364%)  route 5.936ns (64.636%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X22Y10         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.732     2.223    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4_n_5
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.723 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.723    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.942 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.606     3.548    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X23Y11         LUT5 (Prop_lut5_I2_O)        0.295     3.843 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.329     4.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.304     4.600    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X21Y9          LUT4 (Prop_lut4_I0_O)        0.124     4.724 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     4.724    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X21Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.971 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[0]
                         net (fo=3, routed)           0.692     5.663    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[6]
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.547     6.210 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514/O[2]
                         net (fo=1, routed)           0.563     6.772    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514_n_10
    SLICE_X24Y10         LUT6 (Prop_lut6_I1_O)        0.302     7.074 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_376/O
                         net (fo=1, routed)           0.302     7.377    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_376_n_5
    SLICE_X24Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.501 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_208/O
                         net (fo=1, routed)           0.642     8.143    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[6]
    SLICE_X24Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.267 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_66__0/O
                         net (fo=1, routed)           0.433     8.700    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_22
    SLICE_X24Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.824 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_10/O
                         net (fo=8, routed)           1.333    10.157    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[6]
    RAMB36_X2Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 3.673ns (40.406%)  route 5.417ns (59.594%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X22Y10         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.732     2.223    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4_n_5
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.723 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.723    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.942 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.606     3.548    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X23Y11         LUT5 (Prop_lut5_I2_O)        0.295     3.843 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.329     4.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.529     4.825    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X21Y9          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.420     5.245 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.699     5.945    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     6.649 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514/CO[3]
                         net (fo=1, routed)           0.000     6.649    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514_n_5
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.871 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501/O[0]
                         net (fo=1, routed)           0.405     7.276    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501_n_12
    SLICE_X25Y10         LUT6 (Prop_lut6_I1_O)        0.299     7.575 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_355/O
                         net (fo=1, routed)           0.575     8.150    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_355_n_5
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_195/O
                         net (fo=1, routed)           0.162     8.436    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[8]
    SLICE_X26Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.560 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_58__0/O
                         net (fo=1, routed)           0.413     8.972    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_28
    SLICE_X24Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_8/O
                         net (fo=8, routed)           0.967    10.063    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[8]
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.079ns  (logic 3.673ns (40.455%)  route 5.406ns (59.545%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X22Y10         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.732     2.223    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4_n_5
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.723 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.723    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.942 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.606     3.548    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X23Y11         LUT5 (Prop_lut5_I2_O)        0.295     3.843 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.329     4.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.529     4.825    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X21Y9          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.420     5.245 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.699     5.945    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     6.649 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514/CO[3]
                         net (fo=1, routed)           0.000     6.649    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514_n_5
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.871 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501/O[0]
                         net (fo=1, routed)           0.405     7.276    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501_n_12
    SLICE_X25Y10         LUT6 (Prop_lut6_I1_O)        0.299     7.575 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_355/O
                         net (fo=1, routed)           0.575     8.150    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_355_n_5
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_195/O
                         net (fo=1, routed)           0.162     8.436    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[8]
    SLICE_X26Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.560 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_58__0/O
                         net (fo=1, routed)           0.413     8.972    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_28
    SLICE_X24Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_8/O
                         net (fo=8, routed)           0.956    10.052    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[8]
    RAMB36_X1Y0          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y0          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.074ns  (logic 3.673ns (40.480%)  route 5.401ns (59.520%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X22Y10         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.732     2.223    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4_n_5
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.723 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.723    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.942 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.606     3.548    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X23Y11         LUT5 (Prop_lut5_I2_O)        0.295     3.843 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.329     4.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.529     4.825    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X21Y9          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.420     5.245 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.699     5.945    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     6.649 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514/CO[3]
                         net (fo=1, routed)           0.000     6.649    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514_n_5
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.871 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501/O[0]
                         net (fo=1, routed)           0.405     7.276    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501_n_12
    SLICE_X25Y10         LUT6 (Prop_lut6_I1_O)        0.299     7.575 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_355/O
                         net (fo=1, routed)           0.575     8.150    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_355_n_5
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_195/O
                         net (fo=1, routed)           0.162     8.436    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[8]
    SLICE_X26Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.560 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_58__0/O
                         net (fo=1, routed)           0.413     8.972    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_28
    SLICE_X24Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_8/O
                         net (fo=8, routed)           0.950    10.047    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[8]
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 3.673ns (40.588%)  route 5.377ns (59.412%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X22Y10         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.732     2.223    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4_n_5
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.723 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.723    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.942 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.606     3.548    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X23Y11         LUT5 (Prop_lut5_I2_O)        0.295     3.843 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.329     4.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.529     4.825    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X21Y9          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.420     5.245 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.699     5.945    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     6.649 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514/CO[3]
                         net (fo=1, routed)           0.000     6.649    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514_n_5
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.871 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501/O[0]
                         net (fo=1, routed)           0.405     7.276    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501_n_12
    SLICE_X25Y10         LUT6 (Prop_lut6_I1_O)        0.299     7.575 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_355/O
                         net (fo=1, routed)           0.575     8.150    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_355_n_5
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_195/O
                         net (fo=1, routed)           0.162     8.436    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[8]
    SLICE_X26Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.560 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_58__0/O
                         net (fo=1, routed)           0.413     8.972    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_28
    SLICE_X24Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_8/O
                         net (fo=8, routed)           0.926    10.023    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[8]
    RAMB36_X2Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 3.248ns (35.997%)  route 5.775ns (64.003%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X22Y10         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.732     2.223    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4_n_5
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.723 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.723    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.942 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.606     3.548    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X23Y11         LUT5 (Prop_lut5_I2_O)        0.295     3.843 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.329     4.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.304     4.600    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X21Y9          LUT4 (Prop_lut4_I0_O)        0.124     4.724 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     4.724    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X21Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.971 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[0]
                         net (fo=3, routed)           0.692     5.663    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[6]
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.547     6.210 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514/O[2]
                         net (fo=1, routed)           0.563     6.772    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514_n_10
    SLICE_X24Y10         LUT6 (Prop_lut6_I1_O)        0.302     7.074 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_376/O
                         net (fo=1, routed)           0.302     7.377    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_376_n_5
    SLICE_X24Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.501 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_208/O
                         net (fo=1, routed)           0.642     8.143    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[6]
    SLICE_X24Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.267 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_66__0/O
                         net (fo=1, routed)           0.433     8.700    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_22
    SLICE_X24Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.824 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_10/O
                         net (fo=8, routed)           1.172     9.996    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[6]
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 3.789ns (42.151%)  route 5.200ns (57.849%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X22Y10         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.732     2.223    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4_n_5
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.723 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.723    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.942 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.606     3.548    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X23Y11         LUT5 (Prop_lut5_I2_O)        0.295     3.843 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.329     4.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.529     4.825    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X21Y9          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.420     5.245 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.699     5.945    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     6.649 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514/CO[3]
                         net (fo=1, routed)           0.000     6.649    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514_n_5
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.983 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501/O[1]
                         net (fo=1, routed)           0.453     7.436    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501_n_11
    SLICE_X26Y10         LUT6 (Prop_lut6_I1_O)        0.303     7.739 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_351/O
                         net (fo=1, routed)           0.303     8.043    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_351_n_5
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.167 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_190/O
                         net (fo=1, routed)           0.161     8.328    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[9]
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.452 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_54__0/O
                         net (fo=1, routed)           0.280     8.731    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_31
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.855 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.107     9.962    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X1Y0          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y0          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 3.248ns (36.157%)  route 5.735ns (63.843%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X22Y10         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.732     2.223    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4_n_5
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.723 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.723    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.942 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.606     3.548    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X23Y11         LUT5 (Prop_lut5_I2_O)        0.295     3.843 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.329     4.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.304     4.600    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X21Y9          LUT4 (Prop_lut4_I0_O)        0.124     4.724 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9/O
                         net (fo=1, routed)           0.000     4.724    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_9_n_5
    SLICE_X21Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.971 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[0]
                         net (fo=3, routed)           0.692     5.663    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[6]
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.547     6.210 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514/O[2]
                         net (fo=1, routed)           0.563     6.772    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514_n_10
    SLICE_X24Y10         LUT6 (Prop_lut6_I1_O)        0.302     7.074 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_376/O
                         net (fo=1, routed)           0.302     7.377    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_376_n_5
    SLICE_X24Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.501 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_208/O
                         net (fo=1, routed)           0.642     8.143    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[6]
    SLICE_X24Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.267 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_66__0/O
                         net (fo=1, routed)           0.433     8.700    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_22
    SLICE_X24Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.824 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_10/O
                         net (fo=8, routed)           1.132     9.956    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[6]
    RAMB36_X1Y0          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y0          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 3.849ns (42.949%)  route 5.113ns (57.051%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X22Y10         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.732     2.223    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4_n_5
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.723 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.723    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.942 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.606     3.548    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X23Y11         LUT5 (Prop_lut5_I2_O)        0.295     3.843 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.329     4.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.529     4.825    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X21Y9          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.633     5.458 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[3]
                         net (fo=3, routed)           0.547     6.005    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[9]
    SLICE_X24Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886     6.891 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501/O[2]
                         net (fo=1, routed)           0.341     7.233    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501_n_10
    SLICE_X25Y9          LUT6 (Prop_lut6_I1_O)        0.302     7.535 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_344/O
                         net (fo=1, routed)           0.292     7.827    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_344_n_5
    SLICE_X25Y10         LUT6 (Prop_lut6_I0_O)        0.124     7.951 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_183/O
                         net (fo=1, routed)           0.149     8.100    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[10]
    SLICE_X25Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.224 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_50__0/O
                         net (fo=1, routed)           0.433     8.657    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_34
    SLICE_X25Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.781 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.153     9.935    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X2Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  0.388    




