// Seed: 1106762136
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    output id_3,
    output id_4
    , id_5
);
  assign id_3 = 1;
  assign id_3 = id_2;
  assign id_3 = id_2 ? {id_2, id_2} : id_0;
  assign id_4 = id_5;
  logic id_6;
endmodule
