(module "TXS0101DRLR" (layer F.Cu) (tedit 620CDC5B)
  (descr "TXS0101DRLR, 1.65V~3.6V Open Drain£¬Push-pull 2.3V~5.5V -40¡æ~+85¡æ Bi-Directional Automatic direction detection Voltage Levels 1 1 24Mbps SOT-563 Translators / Level Shifters ROHS")
  (tags "1.65V~3.6V Open Drain£¬Push-pull 2.3V~5.5V -40¡æ~+85¡æ Bi-Directional Automatic direction detection Voltage Levels 1 1 24Mbps SOT-563 Translators / Level Shifters ROHS, Logic ICs, Translators / Level Shifters")
  (fp_text reference REF** (at 0 -2.722504) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value TXS0101DRLR (at 0 2.722504) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center -0.800102 0.794641) (end -0.77013 0.794641) (layer F.SilkS) (width 0.059995))
  (fp_circle (center -0.507747 0.889129) (end -0.407747 0.889129) (layer F.Fab) (width 0.2))
  (fp_circle (center -0.888748 1.016129) (end -0.788672 1.016129) (layer F.SilkS) (width 0.2))
  (fp_line (start 0.8762 0.676073) (end 0.8762 -0.676327) (layer F.SilkS) (width 0.1524))
  (fp_line (start -0.8762 0.676073) (end -0.8762 -0.676327) (layer F.SilkS) (width 0.1524))
  (pad 1 smd rect (at -0.499873 0.722504) (size 0.28001 0.545009) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 0 0.722504) (size 0.28001 0.545009) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 0.500127 0.722504) (size 0.28001 0.545009) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at 0.500127 -0.722504) (size 0.28001 0.545009) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at 0 -0.722504) (size 0.28001 0.545009) (layers F.Cu F.Mask F.Paste))
  (pad 6 smd rect (at -0.499873 -0.722504) (size 0.28001 0.545009) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 4.722504) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/TXS0101DRLR.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -90))
  )
)