|top
clk => clk.IN3
rst_n => _.IN1
rst_n => _.IN1
rst_n => _.IN1
rst_n => _.IN1
rst_n => _.IN1
rst_n => _.IN1
cmos_scl <> i2c_config:i2c_config_m0.i2c_scl
cmos_sda <> i2c_config:i2c_config_m0.i2c_sda
cmos_vsync => cmos_vsync.IN1
cmos_href => cmos_href.IN1
cmos_pclk => cmos_pclk.IN3
cmos_xclk <= sys_pll:sys_pll_m0.c0
cmos_db[0] => cmos_db[0].IN1
cmos_db[1] => cmos_db[1].IN1
cmos_db[2] => cmos_db[2].IN1
cmos_db[3] => cmos_db[3].IN1
cmos_db[4] => cmos_db[4].IN1
cmos_db[5] => cmos_db[5].IN1
cmos_db[6] => cmos_db[6].IN1
cmos_db[7] => cmos_db[7].IN1
cmos_rst_n <= <VCC>
cmos_pwdn <= <GND>
lcd_dclk <= video_clk.DB_MAX_OUTPUT_PORT_TYPE
lcd_hs <= video_timing_data:video_timing_data_m0.hs
lcd_vs <= video_timing_data:video_timing_data_m0.vs
lcd_de <= video_timing_data:video_timing_data_m0.de
lcd_r[0] <= <GND>
lcd_r[1] <= <GND>
lcd_r[2] <= <GND>
lcd_r[3] <= video_timing_data:video_timing_data_m0.vout_data
lcd_r[4] <= video_timing_data:video_timing_data_m0.vout_data
lcd_r[5] <= video_timing_data:video_timing_data_m0.vout_data
lcd_r[6] <= video_timing_data:video_timing_data_m0.vout_data
lcd_r[7] <= video_timing_data:video_timing_data_m0.vout_data
lcd_g[0] <= <GND>
lcd_g[1] <= <GND>
lcd_g[2] <= video_timing_data:video_timing_data_m0.vout_data
lcd_g[3] <= video_timing_data:video_timing_data_m0.vout_data
lcd_g[4] <= video_timing_data:video_timing_data_m0.vout_data
lcd_g[5] <= video_timing_data:video_timing_data_m0.vout_data
lcd_g[6] <= video_timing_data:video_timing_data_m0.vout_data
lcd_g[7] <= video_timing_data:video_timing_data_m0.vout_data
lcd_b[0] <= <GND>
lcd_b[1] <= <GND>
lcd_b[2] <= <GND>
lcd_b[3] <= video_timing_data:video_timing_data_m0.vout_data
lcd_b[4] <= video_timing_data:video_timing_data_m0.vout_data
lcd_b[5] <= video_timing_data:video_timing_data_m0.vout_data
lcd_b[6] <= video_timing_data:video_timing_data_m0.vout_data
lcd_b[7] <= video_timing_data:video_timing_data_m0.vout_data
sdram_clk <= ext_mem_clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_core:sdram_core_m0.sdram_cke
sdram_cs_n <= sdram_core:sdram_core_m0.sdram_cs_n
sdram_we_n <= sdram_core:sdram_core_m0.sdram_we_n
sdram_cas_n <= sdram_core:sdram_core_m0.sdram_cas_n
sdram_ras_n <= sdram_core:sdram_core_m0.sdram_ras_n
sdram_dqm[0] <= sdram_core:sdram_core_m0.sdram_dqm
sdram_dqm[1] <= sdram_core:sdram_core_m0.sdram_dqm
sdram_ba[0] <= sdram_core:sdram_core_m0.sdram_ba
sdram_ba[1] <= sdram_core:sdram_core_m0.sdram_ba
sdram_addr[0] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[1] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[2] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[3] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[4] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[5] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[6] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[7] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[8] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[9] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[10] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[11] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[12] <= sdram_core:sdram_core_m0.sdram_addr
sdram_dq[0] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[1] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[2] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[3] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[4] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[5] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[6] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[7] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[8] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[9] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[10] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[11] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[12] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[13] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[14] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[15] <> sdram_core:sdram_core_m0.sdram_dq


|top|sys_pll:sys_pll_m0
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|top|sys_pll:sys_pll_m0|altpll:altpll_component
inclk[0] => sys_pll_altpll:auto_generated.inclk[0]
inclk[1] => sys_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|top|video_pll:video_pll_m0
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|top|video_pll:video_pll_m0|altpll:altpll_component
inclk[0] => video_pll_altpll:auto_generated.inclk[0]
inclk[1] => video_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|top|i2c_config:i2c_config_m0
rst => rst.IN1
clk => clk.IN1
clk_div_cnt[0] => clk_div_cnt[0].IN1
clk_div_cnt[1] => clk_div_cnt[1].IN1
clk_div_cnt[2] => clk_div_cnt[2].IN1
clk_div_cnt[3] => clk_div_cnt[3].IN1
clk_div_cnt[4] => clk_div_cnt[4].IN1
clk_div_cnt[5] => clk_div_cnt[5].IN1
clk_div_cnt[6] => clk_div_cnt[6].IN1
clk_div_cnt[7] => clk_div_cnt[7].IN1
clk_div_cnt[8] => clk_div_cnt[8].IN1
clk_div_cnt[9] => clk_div_cnt[9].IN1
clk_div_cnt[10] => clk_div_cnt[10].IN1
clk_div_cnt[11] => clk_div_cnt[11].IN1
clk_div_cnt[12] => clk_div_cnt[12].IN1
clk_div_cnt[13] => clk_div_cnt[13].IN1
clk_div_cnt[14] => clk_div_cnt[14].IN1
clk_div_cnt[15] => clk_div_cnt[15].IN1
i2c_addr_2byte => i2c_addr_2byte.IN1
lut_index[0] <= lut_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[1] <= lut_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[2] <= lut_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[3] <= lut_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[4] <= lut_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[5] <= lut_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[6] <= lut_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[7] <= lut_index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[8] <= lut_index[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[9] <= lut_index[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_dev_addr[0] => i2c_slave_dev_addr[0].IN1
lut_dev_addr[1] => i2c_slave_dev_addr[1].IN1
lut_dev_addr[2] => i2c_slave_dev_addr[2].IN1
lut_dev_addr[3] => i2c_slave_dev_addr[3].IN1
lut_dev_addr[4] => i2c_slave_dev_addr[4].IN1
lut_dev_addr[5] => i2c_slave_dev_addr[5].IN1
lut_dev_addr[6] => i2c_slave_dev_addr[6].IN1
lut_dev_addr[7] => i2c_slave_dev_addr[7].IN1
lut_reg_addr[0] => i2c_slave_reg_addr[0].IN1
lut_reg_addr[1] => i2c_slave_reg_addr[1].IN1
lut_reg_addr[2] => i2c_slave_reg_addr[2].IN1
lut_reg_addr[3] => i2c_slave_reg_addr[3].IN1
lut_reg_addr[4] => i2c_slave_reg_addr[4].IN1
lut_reg_addr[5] => i2c_slave_reg_addr[5].IN1
lut_reg_addr[6] => i2c_slave_reg_addr[6].IN1
lut_reg_addr[7] => i2c_slave_reg_addr[7].IN1
lut_reg_addr[8] => i2c_slave_reg_addr[8].IN1
lut_reg_addr[9] => i2c_slave_reg_addr[9].IN1
lut_reg_addr[10] => i2c_slave_reg_addr[10].IN1
lut_reg_addr[11] => i2c_slave_reg_addr[11].IN1
lut_reg_addr[12] => i2c_slave_reg_addr[12].IN1
lut_reg_addr[13] => i2c_slave_reg_addr[13].IN1
lut_reg_addr[14] => i2c_slave_reg_addr[14].IN1
lut_reg_addr[15] => i2c_slave_reg_addr[15].IN1
lut_reg_data[0] => i2c_write_data[0].IN1
lut_reg_data[1] => i2c_write_data[1].IN1
lut_reg_data[2] => i2c_write_data[2].IN1
lut_reg_data[3] => i2c_write_data[3].IN1
lut_reg_data[4] => i2c_write_data[4].IN1
lut_reg_data[5] => i2c_write_data[5].IN1
lut_reg_data[6] => i2c_write_data[6].IN1
lut_reg_data[7] => i2c_write_data[7].IN1
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
i2c_scl <> i2c_scl
i2c_sda <> i2c_sda


|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0
rst => rst.IN1
clk => clk.IN1
clk_div_cnt[0] => clk_div_cnt[0].IN1
clk_div_cnt[1] => clk_div_cnt[1].IN1
clk_div_cnt[2] => clk_div_cnt[2].IN1
clk_div_cnt[3] => clk_div_cnt[3].IN1
clk_div_cnt[4] => clk_div_cnt[4].IN1
clk_div_cnt[5] => clk_div_cnt[5].IN1
clk_div_cnt[6] => clk_div_cnt[6].IN1
clk_div_cnt[7] => clk_div_cnt[7].IN1
clk_div_cnt[8] => clk_div_cnt[8].IN1
clk_div_cnt[9] => clk_div_cnt[9].IN1
clk_div_cnt[10] => clk_div_cnt[10].IN1
clk_div_cnt[11] => clk_div_cnt[11].IN1
clk_div_cnt[12] => clk_div_cnt[12].IN1
clk_div_cnt[13] => clk_div_cnt[13].IN1
clk_div_cnt[14] => clk_div_cnt[14].IN1
clk_div_cnt[15] => clk_div_cnt[15].IN1
scl_pad_i => scl_pad_i.IN1
scl_pad_o <= i2c_master_byte_ctrl:byte_controller.scl_o
scl_padoen_o <= i2c_master_byte_ctrl:byte_controller.scl_oen
sda_pad_i => sda_pad_i.IN1
sda_pad_o <= i2c_master_byte_ctrl:byte_controller.sda_o
sda_padoen_o <= i2c_master_byte_ctrl:byte_controller.sda_oen
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => next_state.DATAB
i2c_addr_2byte => next_state.DATAB
i2c_read_req => next_state.DATAA
i2c_read_req => next_state.DATAA
i2c_read_req_ack <= i2c_read_req_ack.DB_MAX_OUTPUT_PORT_TYPE
i2c_write_req => next_state.OUTPUTSELECT
i2c_write_req => next_state.OUTPUTSELECT
i2c_write_req => Selector1.IN3
i2c_write_req_ack <= i2c_write_req_ack.DB_MAX_OUTPUT_PORT_TYPE
i2c_slave_dev_addr[0] => ~NO_FANOUT~
i2c_slave_dev_addr[1] => Selector19.IN6
i2c_slave_dev_addr[2] => Selector18.IN6
i2c_slave_dev_addr[3] => Selector17.IN6
i2c_slave_dev_addr[4] => Selector16.IN6
i2c_slave_dev_addr[5] => Selector15.IN6
i2c_slave_dev_addr[6] => Selector14.IN6
i2c_slave_dev_addr[7] => Selector13.IN6
i2c_slave_reg_addr[0] => txr.DATAA
i2c_slave_reg_addr[0] => Selector20.IN7
i2c_slave_reg_addr[1] => txr.DATAA
i2c_slave_reg_addr[1] => Selector19.IN7
i2c_slave_reg_addr[2] => txr.DATAA
i2c_slave_reg_addr[2] => Selector18.IN7
i2c_slave_reg_addr[3] => txr.DATAA
i2c_slave_reg_addr[3] => Selector17.IN7
i2c_slave_reg_addr[4] => txr.DATAA
i2c_slave_reg_addr[4] => Selector16.IN7
i2c_slave_reg_addr[5] => txr.DATAA
i2c_slave_reg_addr[5] => Selector15.IN7
i2c_slave_reg_addr[6] => txr.DATAA
i2c_slave_reg_addr[6] => Selector14.IN7
i2c_slave_reg_addr[7] => txr.DATAA
i2c_slave_reg_addr[7] => Selector13.IN7
i2c_slave_reg_addr[8] => txr.DATAB
i2c_slave_reg_addr[9] => txr.DATAB
i2c_slave_reg_addr[10] => txr.DATAB
i2c_slave_reg_addr[11] => txr.DATAB
i2c_slave_reg_addr[12] => txr.DATAB
i2c_slave_reg_addr[13] => txr.DATAB
i2c_slave_reg_addr[14] => txr.DATAB
i2c_slave_reg_addr[15] => txr.DATAB
i2c_write_data[0] => Selector20.IN8
i2c_write_data[1] => Selector19.IN8
i2c_write_data[2] => Selector18.IN8
i2c_write_data[3] => Selector17.IN8
i2c_write_data[4] => Selector16.IN8
i2c_write_data[5] => Selector15.IN8
i2c_write_data[6] => Selector14.IN8
i2c_write_data[7] => Selector13.IN8
i2c_read_data[0] <= i2c_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[1] <= i2c_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[2] <= i2c_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[3] <= i2c_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[4] <= i2c_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[5] <= i2c_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[6] <= i2c_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[7] <= i2c_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller
clk => clk.IN1
rst => rst.IN1
nReset => nReset.IN1
ena => ena.IN1
clk_cnt[0] => clk_cnt[0].IN1
clk_cnt[1] => clk_cnt[1].IN1
clk_cnt[2] => clk_cnt[2].IN1
clk_cnt[3] => clk_cnt[3].IN1
clk_cnt[4] => clk_cnt[4].IN1
clk_cnt[5] => clk_cnt[5].IN1
clk_cnt[6] => clk_cnt[6].IN1
clk_cnt[7] => clk_cnt[7].IN1
clk_cnt[8] => clk_cnt[8].IN1
clk_cnt[9] => clk_cnt[9].IN1
clk_cnt[10] => clk_cnt[10].IN1
clk_cnt[11] => clk_cnt[11].IN1
clk_cnt[12] => clk_cnt[12].IN1
clk_cnt[13] => clk_cnt[13].IN1
clk_cnt[14] => clk_cnt[14].IN1
clk_cnt[15] => clk_cnt[15].IN1
start => core_cmd.OUTPUTSELECT
start => core_cmd.OUTPUTSELECT
start => core_cmd.OUTPUTSELECT
start => c_state.DATAB
start => core_cmd.DATAB
stop => go.IN1
stop => c_state.DATAB
stop => core_cmd.DATAB
stop => cmd_ack.DATAB
stop => c_state.DATAB
read => go.IN0
read => core_cmd.OUTPUTSELECT
read => core_cmd.OUTPUTSELECT
read => core_cmd.DATAA
read => c_state.DATAB
read => core_cmd.DATAB
read => core_cmd.DATAB
read => c_state.DATAB
write => go.IN1
write => core_cmd.DATAA
write => core_cmd.DATAA
ack_in => core_txd.DATAB
ack_in => core_txd.DATAA
din[0] => sr.DATAB
din[1] => sr.DATAB
din[2] => sr.DATAB
din[3] => sr.DATAB
din[4] => sr.DATAB
din[5] => sr.DATAB
din[6] => sr.DATAB
din[7] => sr.DATAB
cmd_ack <= cmd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_out <= ack_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= sr[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= sr[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= sr[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= sr[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= sr[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= sr[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= sr[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= sr[7].DB_MAX_OUTPUT_PORT_TYPE
i2c_busy <= i2c_master_bit_ctrl:bit_controller.busy
i2c_al <= i2c_master_bit_ctrl:bit_controller.al
scl_i => scl_i.IN1
scl_o <= i2c_master_bit_ctrl:bit_controller.scl_o
scl_oen <= i2c_master_bit_ctrl:bit_controller.scl_oen
sda_i => sda_i.IN1
sda_o <= i2c_master_bit_ctrl:bit_controller.sda_o
sda_oen <= i2c_master_bit_ctrl:bit_controller.sda_oen


|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
clk => sda_chk.CLK
clk => sda_oen~reg0.CLK
clk => scl_oen~reg0.CLK
clk => cmd_ack~reg0.CLK
clk => c_state[0].CLK
clk => c_state[1].CLK
clk => c_state[2].CLK
clk => c_state[3].CLK
clk => c_state[4].CLK
clk => c_state[5].CLK
clk => c_state[6].CLK
clk => c_state[7].CLK
clk => c_state[8].CLK
clk => c_state[9].CLK
clk => c_state[10].CLK
clk => c_state[11].CLK
clk => c_state[12].CLK
clk => c_state[13].CLK
clk => c_state[14].CLK
clk => c_state[15].CLK
clk => c_state[16].CLK
clk => c_state[17].CLK
clk => dout~reg0.CLK
clk => al~reg0.CLK
clk => cmd_stop.CLK
clk => busy~reg0.CLK
clk => sto_condition.CLK
clk => sta_condition.CLK
clk => dSDA.CLK
clk => dSCL.CLK
clk => sSDA.CLK
clk => sSCL.CLK
clk => fSDA[0].CLK
clk => fSDA[1].CLK
clk => fSDA[2].CLK
clk => fSCL[0].CLK
clk => fSCL[1].CLK
clk => fSCL[2].CLK
clk => filter_cnt[0].CLK
clk => filter_cnt[1].CLK
clk => filter_cnt[2].CLK
clk => filter_cnt[3].CLK
clk => filter_cnt[4].CLK
clk => filter_cnt[5].CLK
clk => filter_cnt[6].CLK
clk => filter_cnt[7].CLK
clk => filter_cnt[8].CLK
clk => filter_cnt[9].CLK
clk => filter_cnt[10].CLK
clk => filter_cnt[11].CLK
clk => filter_cnt[12].CLK
clk => filter_cnt[13].CLK
clk => cSDA[0].CLK
clk => cSDA[1].CLK
clk => cSCL[0].CLK
clk => cSCL[1].CLK
clk => clk_en.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => slave_wait.CLK
clk => dscl_oen.CLK
rst => always2.IN1
rst => cSCL.OUTPUTSELECT
rst => cSCL.OUTPUTSELECT
rst => cSDA.OUTPUTSELECT
rst => cSDA.OUTPUTSELECT
rst => always4.IN0
rst => fSCL.OUTPUTSELECT
rst => fSCL.OUTPUTSELECT
rst => fSCL.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => sSCL.OUTPUTSELECT
rst => sSDA.OUTPUTSELECT
rst => dSCL.OUTPUTSELECT
rst => dSDA.OUTPUTSELECT
rst => sta_condition.OUTPUTSELECT
rst => sto_condition.OUTPUTSELECT
rst => busy.OUTPUTSELECT
rst => cmd_stop.OUTPUTSELECT
rst => al.OUTPUTSELECT
rst => always12.IN1
nReset => sda_chk.ACLR
nReset => sda_oen~reg0.PRESET
nReset => scl_oen~reg0.PRESET
nReset => cmd_ack~reg0.ACLR
nReset => c_state[0].ACLR
nReset => c_state[1].ACLR
nReset => c_state[2].ACLR
nReset => c_state[3].ACLR
nReset => c_state[4].ACLR
nReset => c_state[5].ACLR
nReset => c_state[6].ACLR
nReset => c_state[7].ACLR
nReset => c_state[8].ACLR
nReset => c_state[9].ACLR
nReset => c_state[10].ACLR
nReset => c_state[11].ACLR
nReset => c_state[12].ACLR
nReset => c_state[13].ACLR
nReset => c_state[14].ACLR
nReset => c_state[15].ACLR
nReset => c_state[16].ACLR
nReset => c_state[17].ACLR
nReset => busy~reg0.ACLR
nReset => al~reg0.ACLR
nReset => slave_wait.ACLR
nReset => clk_en.PRESET
nReset => cnt[0].ACLR
nReset => cnt[1].ACLR
nReset => cnt[2].ACLR
nReset => cnt[3].ACLR
nReset => cnt[4].ACLR
nReset => cnt[5].ACLR
nReset => cnt[6].ACLR
nReset => cnt[7].ACLR
nReset => cnt[8].ACLR
nReset => cnt[9].ACLR
nReset => cnt[10].ACLR
nReset => cnt[11].ACLR
nReset => cnt[12].ACLR
nReset => cnt[13].ACLR
nReset => cnt[14].ACLR
nReset => cnt[15].ACLR
nReset => cSDA[0].ACLR
nReset => cSDA[1].ACLR
nReset => cSCL[0].ACLR
nReset => cSCL[1].ACLR
nReset => filter_cnt[0].ACLR
nReset => filter_cnt[1].ACLR
nReset => filter_cnt[2].ACLR
nReset => filter_cnt[3].ACLR
nReset => filter_cnt[4].ACLR
nReset => filter_cnt[5].ACLR
nReset => filter_cnt[6].ACLR
nReset => filter_cnt[7].ACLR
nReset => filter_cnt[8].ACLR
nReset => filter_cnt[9].ACLR
nReset => filter_cnt[10].ACLR
nReset => filter_cnt[11].ACLR
nReset => filter_cnt[12].ACLR
nReset => filter_cnt[13].ACLR
nReset => fSDA[0].PRESET
nReset => fSDA[1].PRESET
nReset => fSDA[2].PRESET
nReset => fSCL[0].PRESET
nReset => fSCL[1].PRESET
nReset => fSCL[2].PRESET
nReset => dSDA.PRESET
nReset => dSCL.PRESET
nReset => sSDA.PRESET
nReset => sSCL.PRESET
nReset => sto_condition.ACLR
nReset => sta_condition.ACLR
nReset => cmd_stop.ACLR
ena => always2.IN1
ena => always4.IN1
clk_cnt[0] => cnt.DATAB
clk_cnt[1] => cnt.DATAB
clk_cnt[2] => cnt.DATAB
clk_cnt[2] => filter_cnt.DATAB
clk_cnt[3] => cnt.DATAB
clk_cnt[3] => filter_cnt.DATAB
clk_cnt[4] => cnt.DATAB
clk_cnt[4] => filter_cnt.DATAB
clk_cnt[5] => cnt.DATAB
clk_cnt[5] => filter_cnt.DATAB
clk_cnt[6] => cnt.DATAB
clk_cnt[6] => filter_cnt.DATAB
clk_cnt[7] => cnt.DATAB
clk_cnt[7] => filter_cnt.DATAB
clk_cnt[8] => cnt.DATAB
clk_cnt[8] => filter_cnt.DATAB
clk_cnt[9] => cnt.DATAB
clk_cnt[9] => filter_cnt.DATAB
clk_cnt[10] => cnt.DATAB
clk_cnt[10] => filter_cnt.DATAB
clk_cnt[11] => cnt.DATAB
clk_cnt[11] => filter_cnt.DATAB
clk_cnt[12] => cnt.DATAB
clk_cnt[12] => filter_cnt.DATAB
clk_cnt[13] => cnt.DATAB
clk_cnt[13] => filter_cnt.DATAB
clk_cnt[14] => cnt.DATAB
clk_cnt[14] => filter_cnt.DATAB
clk_cnt[15] => cnt.DATAB
clk_cnt[15] => filter_cnt.DATAB
cmd[0] => Decoder0.IN3
cmd[0] => Equal0.IN3
cmd[1] => Decoder0.IN2
cmd[1] => Equal0.IN0
cmd[2] => Decoder0.IN1
cmd[2] => Equal0.IN2
cmd[3] => Decoder0.IN0
cmd[3] => Equal0.IN1
cmd_ack <= cmd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
al <= al~reg0.DB_MAX_OUTPUT_PORT_TYPE
din => Selector1.IN6
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl_i => cSCL.DATAA
scl_o <= <GND>
scl_oen <= scl_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda_i => cSDA.DATAA
sda_o <= <GND>
sda_oen <= sda_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|lut_ov5640_rgb565_480_272:lut_ov5640_rgb565_480_272_m0
lut_index[0] => Equal0.IN19
lut_index[0] => Equal1.IN19
lut_index[0] => Equal2.IN19
lut_index[0] => Equal3.IN19
lut_index[0] => Equal4.IN19
lut_index[0] => Equal5.IN19
lut_index[0] => Equal6.IN19
lut_index[0] => Equal7.IN19
lut_index[0] => Equal8.IN19
lut_index[0] => Equal9.IN19
lut_index[0] => Equal10.IN19
lut_index[0] => Equal11.IN19
lut_index[0] => Equal12.IN19
lut_index[0] => Equal13.IN19
lut_index[0] => Equal14.IN19
lut_index[0] => Equal15.IN19
lut_index[0] => Equal16.IN19
lut_index[0] => Equal17.IN19
lut_index[0] => Equal18.IN19
lut_index[0] => Equal19.IN19
lut_index[0] => Equal20.IN19
lut_index[0] => Equal21.IN19
lut_index[0] => Equal22.IN19
lut_index[0] => Equal23.IN19
lut_index[0] => Equal24.IN19
lut_index[0] => Equal25.IN19
lut_index[0] => Equal26.IN19
lut_index[0] => Equal27.IN19
lut_index[0] => Equal28.IN19
lut_index[0] => Equal29.IN19
lut_index[0] => Equal30.IN19
lut_index[0] => Equal31.IN19
lut_index[0] => Equal32.IN19
lut_index[0] => Equal33.IN19
lut_index[0] => Equal34.IN19
lut_index[0] => Equal35.IN19
lut_index[0] => Equal36.IN19
lut_index[0] => Equal37.IN19
lut_index[0] => Equal38.IN19
lut_index[0] => Equal39.IN19
lut_index[0] => Equal40.IN19
lut_index[0] => Equal41.IN19
lut_index[0] => Equal42.IN19
lut_index[0] => Equal43.IN19
lut_index[0] => Equal44.IN19
lut_index[0] => Equal45.IN19
lut_index[0] => Equal46.IN19
lut_index[0] => Equal47.IN19
lut_index[0] => Equal48.IN19
lut_index[0] => Equal49.IN19
lut_index[0] => Equal50.IN19
lut_index[0] => Equal51.IN19
lut_index[0] => Equal52.IN19
lut_index[0] => Equal53.IN19
lut_index[0] => Equal54.IN19
lut_index[0] => Equal55.IN19
lut_index[0] => Equal56.IN19
lut_index[0] => Equal57.IN19
lut_index[0] => Equal58.IN19
lut_index[0] => Equal59.IN19
lut_index[0] => Equal60.IN19
lut_index[0] => Equal61.IN19
lut_index[0] => Equal62.IN19
lut_index[0] => Equal63.IN19
lut_index[0] => Equal64.IN19
lut_index[0] => Equal65.IN19
lut_index[0] => Equal66.IN19
lut_index[0] => Equal67.IN19
lut_index[0] => Equal68.IN19
lut_index[0] => Equal69.IN19
lut_index[0] => Equal70.IN19
lut_index[0] => Equal71.IN19
lut_index[0] => Equal72.IN19
lut_index[0] => Equal73.IN19
lut_index[0] => Equal74.IN19
lut_index[0] => Equal75.IN19
lut_index[0] => Equal76.IN19
lut_index[0] => Equal77.IN19
lut_index[0] => Equal78.IN19
lut_index[0] => Equal79.IN19
lut_index[0] => Equal80.IN19
lut_index[0] => Equal81.IN19
lut_index[0] => Equal82.IN19
lut_index[0] => Equal83.IN19
lut_index[0] => Equal84.IN19
lut_index[0] => Equal85.IN19
lut_index[0] => Equal86.IN19
lut_index[0] => Equal87.IN19
lut_index[0] => Equal88.IN19
lut_index[0] => Equal89.IN19
lut_index[0] => Equal90.IN19
lut_index[0] => Equal91.IN19
lut_index[0] => Equal92.IN19
lut_index[0] => Equal93.IN19
lut_index[0] => Equal94.IN19
lut_index[0] => Equal95.IN19
lut_index[0] => Equal96.IN19
lut_index[0] => Equal97.IN19
lut_index[0] => Equal98.IN19
lut_index[0] => Equal99.IN19
lut_index[0] => Equal100.IN19
lut_index[0] => Equal101.IN19
lut_index[0] => Equal102.IN19
lut_index[0] => Equal103.IN19
lut_index[0] => Equal104.IN19
lut_index[0] => Equal105.IN19
lut_index[0] => Equal106.IN19
lut_index[0] => Equal107.IN19
lut_index[0] => Equal108.IN19
lut_index[0] => Equal109.IN19
lut_index[0] => Equal110.IN19
lut_index[0] => Equal111.IN19
lut_index[0] => Equal112.IN19
lut_index[0] => Equal113.IN19
lut_index[0] => Equal114.IN19
lut_index[0] => Equal115.IN19
lut_index[0] => Equal116.IN19
lut_index[0] => Equal117.IN19
lut_index[0] => Equal118.IN19
lut_index[0] => Equal119.IN19
lut_index[0] => Equal120.IN19
lut_index[0] => Equal121.IN19
lut_index[0] => Equal122.IN19
lut_index[0] => Equal123.IN19
lut_index[0] => Equal124.IN19
lut_index[0] => Equal125.IN19
lut_index[0] => Equal126.IN19
lut_index[0] => Equal127.IN19
lut_index[0] => Equal128.IN19
lut_index[0] => Equal129.IN19
lut_index[0] => Equal130.IN19
lut_index[0] => Equal131.IN19
lut_index[0] => Equal132.IN19
lut_index[0] => Equal133.IN19
lut_index[0] => Equal134.IN19
lut_index[0] => Equal135.IN19
lut_index[0] => Equal136.IN19
lut_index[0] => Equal137.IN19
lut_index[0] => Equal138.IN19
lut_index[0] => Equal139.IN19
lut_index[0] => Equal140.IN19
lut_index[0] => Equal141.IN19
lut_index[0] => Equal142.IN19
lut_index[0] => Equal143.IN19
lut_index[0] => Equal144.IN19
lut_index[0] => Equal145.IN19
lut_index[0] => Equal146.IN19
lut_index[0] => Equal147.IN19
lut_index[0] => Equal148.IN19
lut_index[0] => Equal149.IN19
lut_index[0] => Equal150.IN19
lut_index[0] => Equal151.IN19
lut_index[0] => Equal152.IN19
lut_index[0] => Equal153.IN19
lut_index[0] => Equal154.IN19
lut_index[0] => Equal155.IN19
lut_index[0] => Equal156.IN19
lut_index[0] => Equal157.IN19
lut_index[0] => Equal158.IN19
lut_index[0] => Equal159.IN19
lut_index[0] => Equal160.IN19
lut_index[0] => Equal161.IN19
lut_index[0] => Equal162.IN19
lut_index[0] => Equal163.IN19
lut_index[0] => Equal164.IN19
lut_index[0] => Equal165.IN19
lut_index[0] => Equal166.IN19
lut_index[0] => Equal167.IN19
lut_index[0] => Equal168.IN19
lut_index[0] => Equal169.IN19
lut_index[0] => Equal170.IN19
lut_index[0] => Equal171.IN19
lut_index[0] => Equal172.IN19
lut_index[0] => Equal173.IN19
lut_index[0] => Equal174.IN19
lut_index[0] => Equal175.IN19
lut_index[0] => Equal176.IN19
lut_index[0] => Equal177.IN19
lut_index[0] => Equal178.IN19
lut_index[0] => Equal179.IN19
lut_index[0] => Equal180.IN19
lut_index[0] => Equal181.IN19
lut_index[0] => Equal182.IN19
lut_index[0] => Equal183.IN19
lut_index[0] => Equal184.IN19
lut_index[0] => Equal185.IN19
lut_index[0] => Equal186.IN19
lut_index[0] => Equal187.IN19
lut_index[0] => Equal188.IN19
lut_index[0] => Equal189.IN19
lut_index[0] => Equal190.IN19
lut_index[0] => Equal191.IN19
lut_index[0] => Equal192.IN19
lut_index[0] => Equal193.IN19
lut_index[0] => Equal194.IN19
lut_index[0] => Equal195.IN19
lut_index[0] => Equal196.IN19
lut_index[0] => Equal197.IN19
lut_index[0] => Equal198.IN19
lut_index[0] => Equal199.IN19
lut_index[0] => Equal200.IN19
lut_index[0] => Equal201.IN19
lut_index[0] => Equal202.IN19
lut_index[0] => Equal203.IN19
lut_index[0] => Equal204.IN19
lut_index[0] => Equal205.IN19
lut_index[0] => Equal206.IN19
lut_index[0] => Equal207.IN19
lut_index[0] => Equal208.IN19
lut_index[0] => Equal209.IN19
lut_index[0] => Equal210.IN19
lut_index[0] => Equal211.IN19
lut_index[0] => Equal212.IN19
lut_index[0] => Equal213.IN19
lut_index[0] => Equal214.IN19
lut_index[0] => Equal215.IN19
lut_index[0] => Equal216.IN19
lut_index[0] => Equal217.IN19
lut_index[0] => Equal218.IN19
lut_index[0] => Equal219.IN19
lut_index[0] => Equal220.IN19
lut_index[0] => Equal221.IN19
lut_index[0] => Equal222.IN19
lut_index[0] => Equal223.IN19
lut_index[0] => Equal224.IN19
lut_index[0] => Equal225.IN19
lut_index[0] => Equal226.IN19
lut_index[0] => Equal227.IN19
lut_index[0] => Equal228.IN19
lut_index[0] => Equal229.IN19
lut_index[0] => Equal230.IN19
lut_index[0] => Equal231.IN19
lut_index[0] => Equal232.IN19
lut_index[0] => Equal233.IN19
lut_index[0] => Equal234.IN19
lut_index[0] => Equal235.IN19
lut_index[0] => Equal236.IN19
lut_index[0] => Equal237.IN19
lut_index[0] => Equal238.IN19
lut_index[0] => Equal239.IN19
lut_index[0] => Equal240.IN19
lut_index[0] => Equal241.IN19
lut_index[0] => Equal242.IN19
lut_index[0] => Equal243.IN19
lut_index[0] => Equal244.IN19
lut_index[0] => Equal245.IN19
lut_index[0] => Equal246.IN19
lut_index[0] => Equal247.IN19
lut_index[0] => Equal248.IN19
lut_index[0] => Equal249.IN19
lut_index[0] => Equal250.IN19
lut_index[0] => Equal251.IN19
lut_index[0] => Equal252.IN19
lut_index[0] => Equal253.IN19
lut_index[0] => Equal254.IN19
lut_index[0] => Equal255.IN19
lut_index[1] => Equal0.IN18
lut_index[1] => Equal1.IN18
lut_index[1] => Equal2.IN18
lut_index[1] => Equal3.IN18
lut_index[1] => Equal4.IN18
lut_index[1] => Equal5.IN18
lut_index[1] => Equal6.IN18
lut_index[1] => Equal7.IN18
lut_index[1] => Equal8.IN18
lut_index[1] => Equal9.IN18
lut_index[1] => Equal10.IN18
lut_index[1] => Equal11.IN18
lut_index[1] => Equal12.IN18
lut_index[1] => Equal13.IN18
lut_index[1] => Equal14.IN18
lut_index[1] => Equal15.IN18
lut_index[1] => Equal16.IN18
lut_index[1] => Equal17.IN18
lut_index[1] => Equal18.IN18
lut_index[1] => Equal19.IN18
lut_index[1] => Equal20.IN18
lut_index[1] => Equal21.IN18
lut_index[1] => Equal22.IN18
lut_index[1] => Equal23.IN18
lut_index[1] => Equal24.IN18
lut_index[1] => Equal25.IN18
lut_index[1] => Equal26.IN18
lut_index[1] => Equal27.IN18
lut_index[1] => Equal28.IN18
lut_index[1] => Equal29.IN18
lut_index[1] => Equal30.IN18
lut_index[1] => Equal31.IN18
lut_index[1] => Equal32.IN18
lut_index[1] => Equal33.IN18
lut_index[1] => Equal34.IN18
lut_index[1] => Equal35.IN18
lut_index[1] => Equal36.IN18
lut_index[1] => Equal37.IN18
lut_index[1] => Equal38.IN18
lut_index[1] => Equal39.IN18
lut_index[1] => Equal40.IN18
lut_index[1] => Equal41.IN18
lut_index[1] => Equal42.IN18
lut_index[1] => Equal43.IN18
lut_index[1] => Equal44.IN18
lut_index[1] => Equal45.IN18
lut_index[1] => Equal46.IN18
lut_index[1] => Equal47.IN18
lut_index[1] => Equal48.IN18
lut_index[1] => Equal49.IN18
lut_index[1] => Equal50.IN18
lut_index[1] => Equal51.IN18
lut_index[1] => Equal52.IN18
lut_index[1] => Equal53.IN18
lut_index[1] => Equal54.IN18
lut_index[1] => Equal55.IN18
lut_index[1] => Equal56.IN18
lut_index[1] => Equal57.IN18
lut_index[1] => Equal58.IN18
lut_index[1] => Equal59.IN18
lut_index[1] => Equal60.IN18
lut_index[1] => Equal61.IN18
lut_index[1] => Equal62.IN18
lut_index[1] => Equal63.IN18
lut_index[1] => Equal64.IN18
lut_index[1] => Equal65.IN18
lut_index[1] => Equal66.IN18
lut_index[1] => Equal67.IN18
lut_index[1] => Equal68.IN18
lut_index[1] => Equal69.IN18
lut_index[1] => Equal70.IN18
lut_index[1] => Equal71.IN18
lut_index[1] => Equal72.IN18
lut_index[1] => Equal73.IN18
lut_index[1] => Equal74.IN18
lut_index[1] => Equal75.IN18
lut_index[1] => Equal76.IN18
lut_index[1] => Equal77.IN18
lut_index[1] => Equal78.IN18
lut_index[1] => Equal79.IN18
lut_index[1] => Equal80.IN18
lut_index[1] => Equal81.IN18
lut_index[1] => Equal82.IN18
lut_index[1] => Equal83.IN18
lut_index[1] => Equal84.IN18
lut_index[1] => Equal85.IN18
lut_index[1] => Equal86.IN18
lut_index[1] => Equal87.IN18
lut_index[1] => Equal88.IN18
lut_index[1] => Equal89.IN18
lut_index[1] => Equal90.IN18
lut_index[1] => Equal91.IN18
lut_index[1] => Equal92.IN18
lut_index[1] => Equal93.IN18
lut_index[1] => Equal94.IN18
lut_index[1] => Equal95.IN18
lut_index[1] => Equal96.IN18
lut_index[1] => Equal97.IN18
lut_index[1] => Equal98.IN18
lut_index[1] => Equal99.IN18
lut_index[1] => Equal100.IN18
lut_index[1] => Equal101.IN18
lut_index[1] => Equal102.IN18
lut_index[1] => Equal103.IN18
lut_index[1] => Equal104.IN18
lut_index[1] => Equal105.IN18
lut_index[1] => Equal106.IN18
lut_index[1] => Equal107.IN18
lut_index[1] => Equal108.IN18
lut_index[1] => Equal109.IN18
lut_index[1] => Equal110.IN18
lut_index[1] => Equal111.IN18
lut_index[1] => Equal112.IN18
lut_index[1] => Equal113.IN18
lut_index[1] => Equal114.IN18
lut_index[1] => Equal115.IN18
lut_index[1] => Equal116.IN18
lut_index[1] => Equal117.IN18
lut_index[1] => Equal118.IN18
lut_index[1] => Equal119.IN18
lut_index[1] => Equal120.IN18
lut_index[1] => Equal121.IN18
lut_index[1] => Equal122.IN18
lut_index[1] => Equal123.IN18
lut_index[1] => Equal124.IN18
lut_index[1] => Equal125.IN18
lut_index[1] => Equal126.IN18
lut_index[1] => Equal127.IN18
lut_index[1] => Equal128.IN18
lut_index[1] => Equal129.IN18
lut_index[1] => Equal130.IN18
lut_index[1] => Equal131.IN18
lut_index[1] => Equal132.IN18
lut_index[1] => Equal133.IN18
lut_index[1] => Equal134.IN18
lut_index[1] => Equal135.IN18
lut_index[1] => Equal136.IN18
lut_index[1] => Equal137.IN18
lut_index[1] => Equal138.IN18
lut_index[1] => Equal139.IN18
lut_index[1] => Equal140.IN18
lut_index[1] => Equal141.IN18
lut_index[1] => Equal142.IN18
lut_index[1] => Equal143.IN18
lut_index[1] => Equal144.IN18
lut_index[1] => Equal145.IN18
lut_index[1] => Equal146.IN18
lut_index[1] => Equal147.IN18
lut_index[1] => Equal148.IN18
lut_index[1] => Equal149.IN18
lut_index[1] => Equal150.IN18
lut_index[1] => Equal151.IN18
lut_index[1] => Equal152.IN18
lut_index[1] => Equal153.IN18
lut_index[1] => Equal154.IN18
lut_index[1] => Equal155.IN18
lut_index[1] => Equal156.IN18
lut_index[1] => Equal157.IN18
lut_index[1] => Equal158.IN18
lut_index[1] => Equal159.IN18
lut_index[1] => Equal160.IN18
lut_index[1] => Equal161.IN18
lut_index[1] => Equal162.IN18
lut_index[1] => Equal163.IN18
lut_index[1] => Equal164.IN18
lut_index[1] => Equal165.IN18
lut_index[1] => Equal166.IN18
lut_index[1] => Equal167.IN18
lut_index[1] => Equal168.IN18
lut_index[1] => Equal169.IN18
lut_index[1] => Equal170.IN18
lut_index[1] => Equal171.IN18
lut_index[1] => Equal172.IN18
lut_index[1] => Equal173.IN18
lut_index[1] => Equal174.IN18
lut_index[1] => Equal175.IN18
lut_index[1] => Equal176.IN18
lut_index[1] => Equal177.IN18
lut_index[1] => Equal178.IN18
lut_index[1] => Equal179.IN18
lut_index[1] => Equal180.IN18
lut_index[1] => Equal181.IN18
lut_index[1] => Equal182.IN18
lut_index[1] => Equal183.IN18
lut_index[1] => Equal184.IN18
lut_index[1] => Equal185.IN18
lut_index[1] => Equal186.IN18
lut_index[1] => Equal187.IN18
lut_index[1] => Equal188.IN18
lut_index[1] => Equal189.IN18
lut_index[1] => Equal190.IN18
lut_index[1] => Equal191.IN18
lut_index[1] => Equal192.IN18
lut_index[1] => Equal193.IN18
lut_index[1] => Equal194.IN18
lut_index[1] => Equal195.IN18
lut_index[1] => Equal196.IN18
lut_index[1] => Equal197.IN18
lut_index[1] => Equal198.IN18
lut_index[1] => Equal199.IN18
lut_index[1] => Equal200.IN18
lut_index[1] => Equal201.IN18
lut_index[1] => Equal202.IN18
lut_index[1] => Equal203.IN18
lut_index[1] => Equal204.IN18
lut_index[1] => Equal205.IN18
lut_index[1] => Equal206.IN18
lut_index[1] => Equal207.IN18
lut_index[1] => Equal208.IN18
lut_index[1] => Equal209.IN18
lut_index[1] => Equal210.IN18
lut_index[1] => Equal211.IN18
lut_index[1] => Equal212.IN18
lut_index[1] => Equal213.IN18
lut_index[1] => Equal214.IN18
lut_index[1] => Equal215.IN18
lut_index[1] => Equal216.IN18
lut_index[1] => Equal217.IN18
lut_index[1] => Equal218.IN18
lut_index[1] => Equal219.IN18
lut_index[1] => Equal220.IN18
lut_index[1] => Equal221.IN18
lut_index[1] => Equal222.IN18
lut_index[1] => Equal223.IN18
lut_index[1] => Equal224.IN18
lut_index[1] => Equal225.IN18
lut_index[1] => Equal226.IN18
lut_index[1] => Equal227.IN18
lut_index[1] => Equal228.IN18
lut_index[1] => Equal229.IN18
lut_index[1] => Equal230.IN18
lut_index[1] => Equal231.IN18
lut_index[1] => Equal232.IN18
lut_index[1] => Equal233.IN18
lut_index[1] => Equal234.IN18
lut_index[1] => Equal235.IN18
lut_index[1] => Equal236.IN18
lut_index[1] => Equal237.IN18
lut_index[1] => Equal238.IN18
lut_index[1] => Equal239.IN18
lut_index[1] => Equal240.IN18
lut_index[1] => Equal241.IN18
lut_index[1] => Equal242.IN18
lut_index[1] => Equal243.IN18
lut_index[1] => Equal244.IN18
lut_index[1] => Equal245.IN18
lut_index[1] => Equal246.IN18
lut_index[1] => Equal247.IN18
lut_index[1] => Equal248.IN18
lut_index[1] => Equal249.IN18
lut_index[1] => Equal250.IN18
lut_index[1] => Equal251.IN18
lut_index[1] => Equal252.IN18
lut_index[1] => Equal253.IN18
lut_index[1] => Equal254.IN18
lut_index[1] => Equal255.IN18
lut_index[2] => Equal0.IN17
lut_index[2] => Equal1.IN17
lut_index[2] => Equal2.IN17
lut_index[2] => Equal3.IN17
lut_index[2] => Equal4.IN17
lut_index[2] => Equal5.IN17
lut_index[2] => Equal6.IN17
lut_index[2] => Equal7.IN17
lut_index[2] => Equal8.IN17
lut_index[2] => Equal9.IN17
lut_index[2] => Equal10.IN17
lut_index[2] => Equal11.IN17
lut_index[2] => Equal12.IN17
lut_index[2] => Equal13.IN17
lut_index[2] => Equal14.IN17
lut_index[2] => Equal15.IN17
lut_index[2] => Equal16.IN17
lut_index[2] => Equal17.IN17
lut_index[2] => Equal18.IN17
lut_index[2] => Equal19.IN17
lut_index[2] => Equal20.IN17
lut_index[2] => Equal21.IN17
lut_index[2] => Equal22.IN17
lut_index[2] => Equal23.IN17
lut_index[2] => Equal24.IN17
lut_index[2] => Equal25.IN17
lut_index[2] => Equal26.IN17
lut_index[2] => Equal27.IN17
lut_index[2] => Equal28.IN17
lut_index[2] => Equal29.IN17
lut_index[2] => Equal30.IN17
lut_index[2] => Equal31.IN17
lut_index[2] => Equal32.IN17
lut_index[2] => Equal33.IN17
lut_index[2] => Equal34.IN17
lut_index[2] => Equal35.IN17
lut_index[2] => Equal36.IN17
lut_index[2] => Equal37.IN17
lut_index[2] => Equal38.IN17
lut_index[2] => Equal39.IN17
lut_index[2] => Equal40.IN17
lut_index[2] => Equal41.IN17
lut_index[2] => Equal42.IN17
lut_index[2] => Equal43.IN17
lut_index[2] => Equal44.IN17
lut_index[2] => Equal45.IN17
lut_index[2] => Equal46.IN17
lut_index[2] => Equal47.IN17
lut_index[2] => Equal48.IN17
lut_index[2] => Equal49.IN17
lut_index[2] => Equal50.IN17
lut_index[2] => Equal51.IN17
lut_index[2] => Equal52.IN17
lut_index[2] => Equal53.IN17
lut_index[2] => Equal54.IN17
lut_index[2] => Equal55.IN17
lut_index[2] => Equal56.IN17
lut_index[2] => Equal57.IN17
lut_index[2] => Equal58.IN17
lut_index[2] => Equal59.IN17
lut_index[2] => Equal60.IN17
lut_index[2] => Equal61.IN17
lut_index[2] => Equal62.IN17
lut_index[2] => Equal63.IN17
lut_index[2] => Equal64.IN17
lut_index[2] => Equal65.IN17
lut_index[2] => Equal66.IN17
lut_index[2] => Equal67.IN17
lut_index[2] => Equal68.IN17
lut_index[2] => Equal69.IN17
lut_index[2] => Equal70.IN17
lut_index[2] => Equal71.IN17
lut_index[2] => Equal72.IN17
lut_index[2] => Equal73.IN17
lut_index[2] => Equal74.IN17
lut_index[2] => Equal75.IN17
lut_index[2] => Equal76.IN17
lut_index[2] => Equal77.IN17
lut_index[2] => Equal78.IN17
lut_index[2] => Equal79.IN17
lut_index[2] => Equal80.IN17
lut_index[2] => Equal81.IN17
lut_index[2] => Equal82.IN17
lut_index[2] => Equal83.IN17
lut_index[2] => Equal84.IN17
lut_index[2] => Equal85.IN17
lut_index[2] => Equal86.IN17
lut_index[2] => Equal87.IN17
lut_index[2] => Equal88.IN17
lut_index[2] => Equal89.IN17
lut_index[2] => Equal90.IN17
lut_index[2] => Equal91.IN17
lut_index[2] => Equal92.IN17
lut_index[2] => Equal93.IN17
lut_index[2] => Equal94.IN17
lut_index[2] => Equal95.IN17
lut_index[2] => Equal96.IN17
lut_index[2] => Equal97.IN17
lut_index[2] => Equal98.IN17
lut_index[2] => Equal99.IN17
lut_index[2] => Equal100.IN17
lut_index[2] => Equal101.IN17
lut_index[2] => Equal102.IN17
lut_index[2] => Equal103.IN17
lut_index[2] => Equal104.IN17
lut_index[2] => Equal105.IN17
lut_index[2] => Equal106.IN17
lut_index[2] => Equal107.IN17
lut_index[2] => Equal108.IN17
lut_index[2] => Equal109.IN17
lut_index[2] => Equal110.IN17
lut_index[2] => Equal111.IN17
lut_index[2] => Equal112.IN17
lut_index[2] => Equal113.IN17
lut_index[2] => Equal114.IN17
lut_index[2] => Equal115.IN17
lut_index[2] => Equal116.IN17
lut_index[2] => Equal117.IN17
lut_index[2] => Equal118.IN17
lut_index[2] => Equal119.IN17
lut_index[2] => Equal120.IN17
lut_index[2] => Equal121.IN17
lut_index[2] => Equal122.IN17
lut_index[2] => Equal123.IN17
lut_index[2] => Equal124.IN17
lut_index[2] => Equal125.IN17
lut_index[2] => Equal126.IN17
lut_index[2] => Equal127.IN17
lut_index[2] => Equal128.IN17
lut_index[2] => Equal129.IN17
lut_index[2] => Equal130.IN17
lut_index[2] => Equal131.IN17
lut_index[2] => Equal132.IN17
lut_index[2] => Equal133.IN17
lut_index[2] => Equal134.IN17
lut_index[2] => Equal135.IN17
lut_index[2] => Equal136.IN17
lut_index[2] => Equal137.IN17
lut_index[2] => Equal138.IN17
lut_index[2] => Equal139.IN17
lut_index[2] => Equal140.IN17
lut_index[2] => Equal141.IN17
lut_index[2] => Equal142.IN17
lut_index[2] => Equal143.IN17
lut_index[2] => Equal144.IN17
lut_index[2] => Equal145.IN17
lut_index[2] => Equal146.IN17
lut_index[2] => Equal147.IN17
lut_index[2] => Equal148.IN17
lut_index[2] => Equal149.IN17
lut_index[2] => Equal150.IN17
lut_index[2] => Equal151.IN17
lut_index[2] => Equal152.IN17
lut_index[2] => Equal153.IN17
lut_index[2] => Equal154.IN17
lut_index[2] => Equal155.IN17
lut_index[2] => Equal156.IN17
lut_index[2] => Equal157.IN17
lut_index[2] => Equal158.IN17
lut_index[2] => Equal159.IN17
lut_index[2] => Equal160.IN17
lut_index[2] => Equal161.IN17
lut_index[2] => Equal162.IN17
lut_index[2] => Equal163.IN17
lut_index[2] => Equal164.IN17
lut_index[2] => Equal165.IN17
lut_index[2] => Equal166.IN17
lut_index[2] => Equal167.IN17
lut_index[2] => Equal168.IN17
lut_index[2] => Equal169.IN17
lut_index[2] => Equal170.IN17
lut_index[2] => Equal171.IN17
lut_index[2] => Equal172.IN17
lut_index[2] => Equal173.IN17
lut_index[2] => Equal174.IN17
lut_index[2] => Equal175.IN17
lut_index[2] => Equal176.IN17
lut_index[2] => Equal177.IN17
lut_index[2] => Equal178.IN17
lut_index[2] => Equal179.IN17
lut_index[2] => Equal180.IN17
lut_index[2] => Equal181.IN17
lut_index[2] => Equal182.IN17
lut_index[2] => Equal183.IN17
lut_index[2] => Equal184.IN17
lut_index[2] => Equal185.IN17
lut_index[2] => Equal186.IN17
lut_index[2] => Equal187.IN17
lut_index[2] => Equal188.IN17
lut_index[2] => Equal189.IN17
lut_index[2] => Equal190.IN17
lut_index[2] => Equal191.IN17
lut_index[2] => Equal192.IN17
lut_index[2] => Equal193.IN17
lut_index[2] => Equal194.IN17
lut_index[2] => Equal195.IN17
lut_index[2] => Equal196.IN17
lut_index[2] => Equal197.IN17
lut_index[2] => Equal198.IN17
lut_index[2] => Equal199.IN17
lut_index[2] => Equal200.IN17
lut_index[2] => Equal201.IN17
lut_index[2] => Equal202.IN17
lut_index[2] => Equal203.IN17
lut_index[2] => Equal204.IN17
lut_index[2] => Equal205.IN17
lut_index[2] => Equal206.IN17
lut_index[2] => Equal207.IN17
lut_index[2] => Equal208.IN17
lut_index[2] => Equal209.IN17
lut_index[2] => Equal210.IN17
lut_index[2] => Equal211.IN17
lut_index[2] => Equal212.IN17
lut_index[2] => Equal213.IN17
lut_index[2] => Equal214.IN17
lut_index[2] => Equal215.IN17
lut_index[2] => Equal216.IN17
lut_index[2] => Equal217.IN17
lut_index[2] => Equal218.IN17
lut_index[2] => Equal219.IN17
lut_index[2] => Equal220.IN17
lut_index[2] => Equal221.IN17
lut_index[2] => Equal222.IN17
lut_index[2] => Equal223.IN17
lut_index[2] => Equal224.IN17
lut_index[2] => Equal225.IN17
lut_index[2] => Equal226.IN17
lut_index[2] => Equal227.IN17
lut_index[2] => Equal228.IN17
lut_index[2] => Equal229.IN17
lut_index[2] => Equal230.IN17
lut_index[2] => Equal231.IN17
lut_index[2] => Equal232.IN17
lut_index[2] => Equal233.IN17
lut_index[2] => Equal234.IN17
lut_index[2] => Equal235.IN17
lut_index[2] => Equal236.IN17
lut_index[2] => Equal237.IN17
lut_index[2] => Equal238.IN17
lut_index[2] => Equal239.IN17
lut_index[2] => Equal240.IN17
lut_index[2] => Equal241.IN17
lut_index[2] => Equal242.IN17
lut_index[2] => Equal243.IN17
lut_index[2] => Equal244.IN17
lut_index[2] => Equal245.IN17
lut_index[2] => Equal246.IN17
lut_index[2] => Equal247.IN17
lut_index[2] => Equal248.IN17
lut_index[2] => Equal249.IN17
lut_index[2] => Equal250.IN17
lut_index[2] => Equal251.IN17
lut_index[2] => Equal252.IN17
lut_index[2] => Equal253.IN17
lut_index[2] => Equal254.IN17
lut_index[2] => Equal255.IN17
lut_index[3] => Equal0.IN16
lut_index[3] => Equal1.IN16
lut_index[3] => Equal2.IN16
lut_index[3] => Equal3.IN16
lut_index[3] => Equal4.IN16
lut_index[3] => Equal5.IN16
lut_index[3] => Equal6.IN16
lut_index[3] => Equal7.IN16
lut_index[3] => Equal8.IN16
lut_index[3] => Equal9.IN16
lut_index[3] => Equal10.IN16
lut_index[3] => Equal11.IN16
lut_index[3] => Equal12.IN16
lut_index[3] => Equal13.IN16
lut_index[3] => Equal14.IN16
lut_index[3] => Equal15.IN16
lut_index[3] => Equal16.IN16
lut_index[3] => Equal17.IN16
lut_index[3] => Equal18.IN16
lut_index[3] => Equal19.IN16
lut_index[3] => Equal20.IN16
lut_index[3] => Equal21.IN16
lut_index[3] => Equal22.IN16
lut_index[3] => Equal23.IN16
lut_index[3] => Equal24.IN16
lut_index[3] => Equal25.IN16
lut_index[3] => Equal26.IN16
lut_index[3] => Equal27.IN16
lut_index[3] => Equal28.IN16
lut_index[3] => Equal29.IN16
lut_index[3] => Equal30.IN16
lut_index[3] => Equal31.IN16
lut_index[3] => Equal32.IN16
lut_index[3] => Equal33.IN16
lut_index[3] => Equal34.IN16
lut_index[3] => Equal35.IN16
lut_index[3] => Equal36.IN16
lut_index[3] => Equal37.IN16
lut_index[3] => Equal38.IN16
lut_index[3] => Equal39.IN16
lut_index[3] => Equal40.IN16
lut_index[3] => Equal41.IN16
lut_index[3] => Equal42.IN16
lut_index[3] => Equal43.IN16
lut_index[3] => Equal44.IN16
lut_index[3] => Equal45.IN16
lut_index[3] => Equal46.IN16
lut_index[3] => Equal47.IN16
lut_index[3] => Equal48.IN16
lut_index[3] => Equal49.IN16
lut_index[3] => Equal50.IN16
lut_index[3] => Equal51.IN16
lut_index[3] => Equal52.IN16
lut_index[3] => Equal53.IN16
lut_index[3] => Equal54.IN16
lut_index[3] => Equal55.IN16
lut_index[3] => Equal56.IN16
lut_index[3] => Equal57.IN16
lut_index[3] => Equal58.IN16
lut_index[3] => Equal59.IN16
lut_index[3] => Equal60.IN16
lut_index[3] => Equal61.IN16
lut_index[3] => Equal62.IN16
lut_index[3] => Equal63.IN16
lut_index[3] => Equal64.IN16
lut_index[3] => Equal65.IN16
lut_index[3] => Equal66.IN16
lut_index[3] => Equal67.IN16
lut_index[3] => Equal68.IN16
lut_index[3] => Equal69.IN16
lut_index[3] => Equal70.IN16
lut_index[3] => Equal71.IN16
lut_index[3] => Equal72.IN16
lut_index[3] => Equal73.IN16
lut_index[3] => Equal74.IN16
lut_index[3] => Equal75.IN16
lut_index[3] => Equal76.IN16
lut_index[3] => Equal77.IN16
lut_index[3] => Equal78.IN16
lut_index[3] => Equal79.IN16
lut_index[3] => Equal80.IN16
lut_index[3] => Equal81.IN16
lut_index[3] => Equal82.IN16
lut_index[3] => Equal83.IN16
lut_index[3] => Equal84.IN16
lut_index[3] => Equal85.IN16
lut_index[3] => Equal86.IN16
lut_index[3] => Equal87.IN16
lut_index[3] => Equal88.IN16
lut_index[3] => Equal89.IN16
lut_index[3] => Equal90.IN16
lut_index[3] => Equal91.IN16
lut_index[3] => Equal92.IN16
lut_index[3] => Equal93.IN16
lut_index[3] => Equal94.IN16
lut_index[3] => Equal95.IN16
lut_index[3] => Equal96.IN16
lut_index[3] => Equal97.IN16
lut_index[3] => Equal98.IN16
lut_index[3] => Equal99.IN16
lut_index[3] => Equal100.IN16
lut_index[3] => Equal101.IN16
lut_index[3] => Equal102.IN16
lut_index[3] => Equal103.IN16
lut_index[3] => Equal104.IN16
lut_index[3] => Equal105.IN16
lut_index[3] => Equal106.IN16
lut_index[3] => Equal107.IN16
lut_index[3] => Equal108.IN16
lut_index[3] => Equal109.IN16
lut_index[3] => Equal110.IN16
lut_index[3] => Equal111.IN16
lut_index[3] => Equal112.IN16
lut_index[3] => Equal113.IN16
lut_index[3] => Equal114.IN16
lut_index[3] => Equal115.IN16
lut_index[3] => Equal116.IN16
lut_index[3] => Equal117.IN16
lut_index[3] => Equal118.IN16
lut_index[3] => Equal119.IN16
lut_index[3] => Equal120.IN16
lut_index[3] => Equal121.IN16
lut_index[3] => Equal122.IN16
lut_index[3] => Equal123.IN16
lut_index[3] => Equal124.IN16
lut_index[3] => Equal125.IN16
lut_index[3] => Equal126.IN16
lut_index[3] => Equal127.IN16
lut_index[3] => Equal128.IN16
lut_index[3] => Equal129.IN16
lut_index[3] => Equal130.IN16
lut_index[3] => Equal131.IN16
lut_index[3] => Equal132.IN16
lut_index[3] => Equal133.IN16
lut_index[3] => Equal134.IN16
lut_index[3] => Equal135.IN16
lut_index[3] => Equal136.IN16
lut_index[3] => Equal137.IN16
lut_index[3] => Equal138.IN16
lut_index[3] => Equal139.IN16
lut_index[3] => Equal140.IN16
lut_index[3] => Equal141.IN16
lut_index[3] => Equal142.IN16
lut_index[3] => Equal143.IN16
lut_index[3] => Equal144.IN16
lut_index[3] => Equal145.IN16
lut_index[3] => Equal146.IN16
lut_index[3] => Equal147.IN16
lut_index[3] => Equal148.IN16
lut_index[3] => Equal149.IN16
lut_index[3] => Equal150.IN16
lut_index[3] => Equal151.IN16
lut_index[3] => Equal152.IN16
lut_index[3] => Equal153.IN16
lut_index[3] => Equal154.IN16
lut_index[3] => Equal155.IN16
lut_index[3] => Equal156.IN16
lut_index[3] => Equal157.IN16
lut_index[3] => Equal158.IN16
lut_index[3] => Equal159.IN16
lut_index[3] => Equal160.IN16
lut_index[3] => Equal161.IN16
lut_index[3] => Equal162.IN16
lut_index[3] => Equal163.IN16
lut_index[3] => Equal164.IN16
lut_index[3] => Equal165.IN16
lut_index[3] => Equal166.IN16
lut_index[3] => Equal167.IN16
lut_index[3] => Equal168.IN16
lut_index[3] => Equal169.IN16
lut_index[3] => Equal170.IN16
lut_index[3] => Equal171.IN16
lut_index[3] => Equal172.IN16
lut_index[3] => Equal173.IN16
lut_index[3] => Equal174.IN16
lut_index[3] => Equal175.IN16
lut_index[3] => Equal176.IN16
lut_index[3] => Equal177.IN16
lut_index[3] => Equal178.IN16
lut_index[3] => Equal179.IN16
lut_index[3] => Equal180.IN16
lut_index[3] => Equal181.IN16
lut_index[3] => Equal182.IN16
lut_index[3] => Equal183.IN16
lut_index[3] => Equal184.IN16
lut_index[3] => Equal185.IN16
lut_index[3] => Equal186.IN16
lut_index[3] => Equal187.IN16
lut_index[3] => Equal188.IN16
lut_index[3] => Equal189.IN16
lut_index[3] => Equal190.IN16
lut_index[3] => Equal191.IN16
lut_index[3] => Equal192.IN16
lut_index[3] => Equal193.IN16
lut_index[3] => Equal194.IN16
lut_index[3] => Equal195.IN16
lut_index[3] => Equal196.IN16
lut_index[3] => Equal197.IN16
lut_index[3] => Equal198.IN16
lut_index[3] => Equal199.IN16
lut_index[3] => Equal200.IN16
lut_index[3] => Equal201.IN16
lut_index[3] => Equal202.IN16
lut_index[3] => Equal203.IN16
lut_index[3] => Equal204.IN16
lut_index[3] => Equal205.IN16
lut_index[3] => Equal206.IN16
lut_index[3] => Equal207.IN16
lut_index[3] => Equal208.IN16
lut_index[3] => Equal209.IN16
lut_index[3] => Equal210.IN16
lut_index[3] => Equal211.IN16
lut_index[3] => Equal212.IN16
lut_index[3] => Equal213.IN16
lut_index[3] => Equal214.IN16
lut_index[3] => Equal215.IN16
lut_index[3] => Equal216.IN16
lut_index[3] => Equal217.IN16
lut_index[3] => Equal218.IN16
lut_index[3] => Equal219.IN16
lut_index[3] => Equal220.IN16
lut_index[3] => Equal221.IN16
lut_index[3] => Equal222.IN16
lut_index[3] => Equal223.IN16
lut_index[3] => Equal224.IN16
lut_index[3] => Equal225.IN16
lut_index[3] => Equal226.IN16
lut_index[3] => Equal227.IN16
lut_index[3] => Equal228.IN16
lut_index[3] => Equal229.IN16
lut_index[3] => Equal230.IN16
lut_index[3] => Equal231.IN16
lut_index[3] => Equal232.IN16
lut_index[3] => Equal233.IN16
lut_index[3] => Equal234.IN16
lut_index[3] => Equal235.IN16
lut_index[3] => Equal236.IN16
lut_index[3] => Equal237.IN16
lut_index[3] => Equal238.IN16
lut_index[3] => Equal239.IN16
lut_index[3] => Equal240.IN16
lut_index[3] => Equal241.IN16
lut_index[3] => Equal242.IN16
lut_index[3] => Equal243.IN16
lut_index[3] => Equal244.IN16
lut_index[3] => Equal245.IN16
lut_index[3] => Equal246.IN16
lut_index[3] => Equal247.IN16
lut_index[3] => Equal248.IN16
lut_index[3] => Equal249.IN16
lut_index[3] => Equal250.IN16
lut_index[3] => Equal251.IN16
lut_index[3] => Equal252.IN16
lut_index[3] => Equal253.IN16
lut_index[3] => Equal254.IN16
lut_index[3] => Equal255.IN16
lut_index[4] => Equal0.IN15
lut_index[4] => Equal1.IN15
lut_index[4] => Equal2.IN15
lut_index[4] => Equal3.IN15
lut_index[4] => Equal4.IN15
lut_index[4] => Equal5.IN15
lut_index[4] => Equal6.IN15
lut_index[4] => Equal7.IN15
lut_index[4] => Equal8.IN15
lut_index[4] => Equal9.IN15
lut_index[4] => Equal10.IN15
lut_index[4] => Equal11.IN15
lut_index[4] => Equal12.IN15
lut_index[4] => Equal13.IN15
lut_index[4] => Equal14.IN15
lut_index[4] => Equal15.IN15
lut_index[4] => Equal16.IN15
lut_index[4] => Equal17.IN15
lut_index[4] => Equal18.IN15
lut_index[4] => Equal19.IN15
lut_index[4] => Equal20.IN15
lut_index[4] => Equal21.IN15
lut_index[4] => Equal22.IN15
lut_index[4] => Equal23.IN15
lut_index[4] => Equal24.IN15
lut_index[4] => Equal25.IN15
lut_index[4] => Equal26.IN15
lut_index[4] => Equal27.IN15
lut_index[4] => Equal28.IN15
lut_index[4] => Equal29.IN15
lut_index[4] => Equal30.IN15
lut_index[4] => Equal31.IN15
lut_index[4] => Equal32.IN15
lut_index[4] => Equal33.IN15
lut_index[4] => Equal34.IN15
lut_index[4] => Equal35.IN15
lut_index[4] => Equal36.IN15
lut_index[4] => Equal37.IN15
lut_index[4] => Equal38.IN15
lut_index[4] => Equal39.IN15
lut_index[4] => Equal40.IN15
lut_index[4] => Equal41.IN15
lut_index[4] => Equal42.IN15
lut_index[4] => Equal43.IN15
lut_index[4] => Equal44.IN15
lut_index[4] => Equal45.IN15
lut_index[4] => Equal46.IN15
lut_index[4] => Equal47.IN15
lut_index[4] => Equal48.IN15
lut_index[4] => Equal49.IN15
lut_index[4] => Equal50.IN15
lut_index[4] => Equal51.IN15
lut_index[4] => Equal52.IN15
lut_index[4] => Equal53.IN15
lut_index[4] => Equal54.IN15
lut_index[4] => Equal55.IN15
lut_index[4] => Equal56.IN15
lut_index[4] => Equal57.IN15
lut_index[4] => Equal58.IN15
lut_index[4] => Equal59.IN15
lut_index[4] => Equal60.IN15
lut_index[4] => Equal61.IN15
lut_index[4] => Equal62.IN15
lut_index[4] => Equal63.IN15
lut_index[4] => Equal64.IN15
lut_index[4] => Equal65.IN15
lut_index[4] => Equal66.IN15
lut_index[4] => Equal67.IN15
lut_index[4] => Equal68.IN15
lut_index[4] => Equal69.IN15
lut_index[4] => Equal70.IN15
lut_index[4] => Equal71.IN15
lut_index[4] => Equal72.IN15
lut_index[4] => Equal73.IN15
lut_index[4] => Equal74.IN15
lut_index[4] => Equal75.IN15
lut_index[4] => Equal76.IN15
lut_index[4] => Equal77.IN15
lut_index[4] => Equal78.IN15
lut_index[4] => Equal79.IN15
lut_index[4] => Equal80.IN15
lut_index[4] => Equal81.IN15
lut_index[4] => Equal82.IN15
lut_index[4] => Equal83.IN15
lut_index[4] => Equal84.IN15
lut_index[4] => Equal85.IN15
lut_index[4] => Equal86.IN15
lut_index[4] => Equal87.IN15
lut_index[4] => Equal88.IN15
lut_index[4] => Equal89.IN15
lut_index[4] => Equal90.IN15
lut_index[4] => Equal91.IN15
lut_index[4] => Equal92.IN15
lut_index[4] => Equal93.IN15
lut_index[4] => Equal94.IN15
lut_index[4] => Equal95.IN15
lut_index[4] => Equal96.IN15
lut_index[4] => Equal97.IN15
lut_index[4] => Equal98.IN15
lut_index[4] => Equal99.IN15
lut_index[4] => Equal100.IN15
lut_index[4] => Equal101.IN15
lut_index[4] => Equal102.IN15
lut_index[4] => Equal103.IN15
lut_index[4] => Equal104.IN15
lut_index[4] => Equal105.IN15
lut_index[4] => Equal106.IN15
lut_index[4] => Equal107.IN15
lut_index[4] => Equal108.IN15
lut_index[4] => Equal109.IN15
lut_index[4] => Equal110.IN15
lut_index[4] => Equal111.IN15
lut_index[4] => Equal112.IN15
lut_index[4] => Equal113.IN15
lut_index[4] => Equal114.IN15
lut_index[4] => Equal115.IN15
lut_index[4] => Equal116.IN15
lut_index[4] => Equal117.IN15
lut_index[4] => Equal118.IN15
lut_index[4] => Equal119.IN15
lut_index[4] => Equal120.IN15
lut_index[4] => Equal121.IN15
lut_index[4] => Equal122.IN15
lut_index[4] => Equal123.IN15
lut_index[4] => Equal124.IN15
lut_index[4] => Equal125.IN15
lut_index[4] => Equal126.IN15
lut_index[4] => Equal127.IN15
lut_index[4] => Equal128.IN15
lut_index[4] => Equal129.IN15
lut_index[4] => Equal130.IN15
lut_index[4] => Equal131.IN15
lut_index[4] => Equal132.IN15
lut_index[4] => Equal133.IN15
lut_index[4] => Equal134.IN15
lut_index[4] => Equal135.IN15
lut_index[4] => Equal136.IN15
lut_index[4] => Equal137.IN15
lut_index[4] => Equal138.IN15
lut_index[4] => Equal139.IN15
lut_index[4] => Equal140.IN15
lut_index[4] => Equal141.IN15
lut_index[4] => Equal142.IN15
lut_index[4] => Equal143.IN15
lut_index[4] => Equal144.IN15
lut_index[4] => Equal145.IN15
lut_index[4] => Equal146.IN15
lut_index[4] => Equal147.IN15
lut_index[4] => Equal148.IN15
lut_index[4] => Equal149.IN15
lut_index[4] => Equal150.IN15
lut_index[4] => Equal151.IN15
lut_index[4] => Equal152.IN15
lut_index[4] => Equal153.IN15
lut_index[4] => Equal154.IN15
lut_index[4] => Equal155.IN15
lut_index[4] => Equal156.IN15
lut_index[4] => Equal157.IN15
lut_index[4] => Equal158.IN15
lut_index[4] => Equal159.IN15
lut_index[4] => Equal160.IN15
lut_index[4] => Equal161.IN15
lut_index[4] => Equal162.IN15
lut_index[4] => Equal163.IN15
lut_index[4] => Equal164.IN15
lut_index[4] => Equal165.IN15
lut_index[4] => Equal166.IN15
lut_index[4] => Equal167.IN15
lut_index[4] => Equal168.IN15
lut_index[4] => Equal169.IN15
lut_index[4] => Equal170.IN15
lut_index[4] => Equal171.IN15
lut_index[4] => Equal172.IN15
lut_index[4] => Equal173.IN15
lut_index[4] => Equal174.IN15
lut_index[4] => Equal175.IN15
lut_index[4] => Equal176.IN15
lut_index[4] => Equal177.IN15
lut_index[4] => Equal178.IN15
lut_index[4] => Equal179.IN15
lut_index[4] => Equal180.IN15
lut_index[4] => Equal181.IN15
lut_index[4] => Equal182.IN15
lut_index[4] => Equal183.IN15
lut_index[4] => Equal184.IN15
lut_index[4] => Equal185.IN15
lut_index[4] => Equal186.IN15
lut_index[4] => Equal187.IN15
lut_index[4] => Equal188.IN15
lut_index[4] => Equal189.IN15
lut_index[4] => Equal190.IN15
lut_index[4] => Equal191.IN15
lut_index[4] => Equal192.IN15
lut_index[4] => Equal193.IN15
lut_index[4] => Equal194.IN15
lut_index[4] => Equal195.IN15
lut_index[4] => Equal196.IN15
lut_index[4] => Equal197.IN15
lut_index[4] => Equal198.IN15
lut_index[4] => Equal199.IN15
lut_index[4] => Equal200.IN15
lut_index[4] => Equal201.IN15
lut_index[4] => Equal202.IN15
lut_index[4] => Equal203.IN15
lut_index[4] => Equal204.IN15
lut_index[4] => Equal205.IN15
lut_index[4] => Equal206.IN15
lut_index[4] => Equal207.IN15
lut_index[4] => Equal208.IN15
lut_index[4] => Equal209.IN15
lut_index[4] => Equal210.IN15
lut_index[4] => Equal211.IN15
lut_index[4] => Equal212.IN15
lut_index[4] => Equal213.IN15
lut_index[4] => Equal214.IN15
lut_index[4] => Equal215.IN15
lut_index[4] => Equal216.IN15
lut_index[4] => Equal217.IN15
lut_index[4] => Equal218.IN15
lut_index[4] => Equal219.IN15
lut_index[4] => Equal220.IN15
lut_index[4] => Equal221.IN15
lut_index[4] => Equal222.IN15
lut_index[4] => Equal223.IN15
lut_index[4] => Equal224.IN15
lut_index[4] => Equal225.IN15
lut_index[4] => Equal226.IN15
lut_index[4] => Equal227.IN15
lut_index[4] => Equal228.IN15
lut_index[4] => Equal229.IN15
lut_index[4] => Equal230.IN15
lut_index[4] => Equal231.IN15
lut_index[4] => Equal232.IN15
lut_index[4] => Equal233.IN15
lut_index[4] => Equal234.IN15
lut_index[4] => Equal235.IN15
lut_index[4] => Equal236.IN15
lut_index[4] => Equal237.IN15
lut_index[4] => Equal238.IN15
lut_index[4] => Equal239.IN15
lut_index[4] => Equal240.IN15
lut_index[4] => Equal241.IN15
lut_index[4] => Equal242.IN15
lut_index[4] => Equal243.IN15
lut_index[4] => Equal244.IN15
lut_index[4] => Equal245.IN15
lut_index[4] => Equal246.IN15
lut_index[4] => Equal247.IN15
lut_index[4] => Equal248.IN15
lut_index[4] => Equal249.IN15
lut_index[4] => Equal250.IN15
lut_index[4] => Equal251.IN15
lut_index[4] => Equal252.IN15
lut_index[4] => Equal253.IN15
lut_index[4] => Equal254.IN15
lut_index[4] => Equal255.IN15
lut_index[5] => Equal0.IN14
lut_index[5] => Equal1.IN14
lut_index[5] => Equal2.IN14
lut_index[5] => Equal3.IN14
lut_index[5] => Equal4.IN14
lut_index[5] => Equal5.IN14
lut_index[5] => Equal6.IN14
lut_index[5] => Equal7.IN14
lut_index[5] => Equal8.IN14
lut_index[5] => Equal9.IN14
lut_index[5] => Equal10.IN14
lut_index[5] => Equal11.IN14
lut_index[5] => Equal12.IN14
lut_index[5] => Equal13.IN14
lut_index[5] => Equal14.IN14
lut_index[5] => Equal15.IN14
lut_index[5] => Equal16.IN14
lut_index[5] => Equal17.IN14
lut_index[5] => Equal18.IN14
lut_index[5] => Equal19.IN14
lut_index[5] => Equal20.IN14
lut_index[5] => Equal21.IN14
lut_index[5] => Equal22.IN14
lut_index[5] => Equal23.IN14
lut_index[5] => Equal24.IN14
lut_index[5] => Equal25.IN14
lut_index[5] => Equal26.IN14
lut_index[5] => Equal27.IN14
lut_index[5] => Equal28.IN14
lut_index[5] => Equal29.IN14
lut_index[5] => Equal30.IN14
lut_index[5] => Equal31.IN14
lut_index[5] => Equal32.IN14
lut_index[5] => Equal33.IN14
lut_index[5] => Equal34.IN14
lut_index[5] => Equal35.IN14
lut_index[5] => Equal36.IN14
lut_index[5] => Equal37.IN14
lut_index[5] => Equal38.IN14
lut_index[5] => Equal39.IN14
lut_index[5] => Equal40.IN14
lut_index[5] => Equal41.IN14
lut_index[5] => Equal42.IN14
lut_index[5] => Equal43.IN14
lut_index[5] => Equal44.IN14
lut_index[5] => Equal45.IN14
lut_index[5] => Equal46.IN14
lut_index[5] => Equal47.IN14
lut_index[5] => Equal48.IN14
lut_index[5] => Equal49.IN14
lut_index[5] => Equal50.IN14
lut_index[5] => Equal51.IN14
lut_index[5] => Equal52.IN14
lut_index[5] => Equal53.IN14
lut_index[5] => Equal54.IN14
lut_index[5] => Equal55.IN14
lut_index[5] => Equal56.IN14
lut_index[5] => Equal57.IN14
lut_index[5] => Equal58.IN14
lut_index[5] => Equal59.IN14
lut_index[5] => Equal60.IN14
lut_index[5] => Equal61.IN14
lut_index[5] => Equal62.IN14
lut_index[5] => Equal63.IN14
lut_index[5] => Equal64.IN14
lut_index[5] => Equal65.IN14
lut_index[5] => Equal66.IN14
lut_index[5] => Equal67.IN14
lut_index[5] => Equal68.IN14
lut_index[5] => Equal69.IN14
lut_index[5] => Equal70.IN14
lut_index[5] => Equal71.IN14
lut_index[5] => Equal72.IN14
lut_index[5] => Equal73.IN14
lut_index[5] => Equal74.IN14
lut_index[5] => Equal75.IN14
lut_index[5] => Equal76.IN14
lut_index[5] => Equal77.IN14
lut_index[5] => Equal78.IN14
lut_index[5] => Equal79.IN14
lut_index[5] => Equal80.IN14
lut_index[5] => Equal81.IN14
lut_index[5] => Equal82.IN14
lut_index[5] => Equal83.IN14
lut_index[5] => Equal84.IN14
lut_index[5] => Equal85.IN14
lut_index[5] => Equal86.IN14
lut_index[5] => Equal87.IN14
lut_index[5] => Equal88.IN14
lut_index[5] => Equal89.IN14
lut_index[5] => Equal90.IN14
lut_index[5] => Equal91.IN14
lut_index[5] => Equal92.IN14
lut_index[5] => Equal93.IN14
lut_index[5] => Equal94.IN14
lut_index[5] => Equal95.IN14
lut_index[5] => Equal96.IN14
lut_index[5] => Equal97.IN14
lut_index[5] => Equal98.IN14
lut_index[5] => Equal99.IN14
lut_index[5] => Equal100.IN14
lut_index[5] => Equal101.IN14
lut_index[5] => Equal102.IN14
lut_index[5] => Equal103.IN14
lut_index[5] => Equal104.IN14
lut_index[5] => Equal105.IN14
lut_index[5] => Equal106.IN14
lut_index[5] => Equal107.IN14
lut_index[5] => Equal108.IN14
lut_index[5] => Equal109.IN14
lut_index[5] => Equal110.IN14
lut_index[5] => Equal111.IN14
lut_index[5] => Equal112.IN14
lut_index[5] => Equal113.IN14
lut_index[5] => Equal114.IN14
lut_index[5] => Equal115.IN14
lut_index[5] => Equal116.IN14
lut_index[5] => Equal117.IN14
lut_index[5] => Equal118.IN14
lut_index[5] => Equal119.IN14
lut_index[5] => Equal120.IN14
lut_index[5] => Equal121.IN14
lut_index[5] => Equal122.IN14
lut_index[5] => Equal123.IN14
lut_index[5] => Equal124.IN14
lut_index[5] => Equal125.IN14
lut_index[5] => Equal126.IN14
lut_index[5] => Equal127.IN14
lut_index[5] => Equal128.IN14
lut_index[5] => Equal129.IN14
lut_index[5] => Equal130.IN14
lut_index[5] => Equal131.IN14
lut_index[5] => Equal132.IN14
lut_index[5] => Equal133.IN14
lut_index[5] => Equal134.IN14
lut_index[5] => Equal135.IN14
lut_index[5] => Equal136.IN14
lut_index[5] => Equal137.IN14
lut_index[5] => Equal138.IN14
lut_index[5] => Equal139.IN14
lut_index[5] => Equal140.IN14
lut_index[5] => Equal141.IN14
lut_index[5] => Equal142.IN14
lut_index[5] => Equal143.IN14
lut_index[5] => Equal144.IN14
lut_index[5] => Equal145.IN14
lut_index[5] => Equal146.IN14
lut_index[5] => Equal147.IN14
lut_index[5] => Equal148.IN14
lut_index[5] => Equal149.IN14
lut_index[5] => Equal150.IN14
lut_index[5] => Equal151.IN14
lut_index[5] => Equal152.IN14
lut_index[5] => Equal153.IN14
lut_index[5] => Equal154.IN14
lut_index[5] => Equal155.IN14
lut_index[5] => Equal156.IN14
lut_index[5] => Equal157.IN14
lut_index[5] => Equal158.IN14
lut_index[5] => Equal159.IN14
lut_index[5] => Equal160.IN14
lut_index[5] => Equal161.IN14
lut_index[5] => Equal162.IN14
lut_index[5] => Equal163.IN14
lut_index[5] => Equal164.IN14
lut_index[5] => Equal165.IN14
lut_index[5] => Equal166.IN14
lut_index[5] => Equal167.IN14
lut_index[5] => Equal168.IN14
lut_index[5] => Equal169.IN14
lut_index[5] => Equal170.IN14
lut_index[5] => Equal171.IN14
lut_index[5] => Equal172.IN14
lut_index[5] => Equal173.IN14
lut_index[5] => Equal174.IN14
lut_index[5] => Equal175.IN14
lut_index[5] => Equal176.IN14
lut_index[5] => Equal177.IN14
lut_index[5] => Equal178.IN14
lut_index[5] => Equal179.IN14
lut_index[5] => Equal180.IN14
lut_index[5] => Equal181.IN14
lut_index[5] => Equal182.IN14
lut_index[5] => Equal183.IN14
lut_index[5] => Equal184.IN14
lut_index[5] => Equal185.IN14
lut_index[5] => Equal186.IN14
lut_index[5] => Equal187.IN14
lut_index[5] => Equal188.IN14
lut_index[5] => Equal189.IN14
lut_index[5] => Equal190.IN14
lut_index[5] => Equal191.IN14
lut_index[5] => Equal192.IN14
lut_index[5] => Equal193.IN14
lut_index[5] => Equal194.IN14
lut_index[5] => Equal195.IN14
lut_index[5] => Equal196.IN14
lut_index[5] => Equal197.IN14
lut_index[5] => Equal198.IN14
lut_index[5] => Equal199.IN14
lut_index[5] => Equal200.IN14
lut_index[5] => Equal201.IN14
lut_index[5] => Equal202.IN14
lut_index[5] => Equal203.IN14
lut_index[5] => Equal204.IN14
lut_index[5] => Equal205.IN14
lut_index[5] => Equal206.IN14
lut_index[5] => Equal207.IN14
lut_index[5] => Equal208.IN14
lut_index[5] => Equal209.IN14
lut_index[5] => Equal210.IN14
lut_index[5] => Equal211.IN14
lut_index[5] => Equal212.IN14
lut_index[5] => Equal213.IN14
lut_index[5] => Equal214.IN14
lut_index[5] => Equal215.IN14
lut_index[5] => Equal216.IN14
lut_index[5] => Equal217.IN14
lut_index[5] => Equal218.IN14
lut_index[5] => Equal219.IN14
lut_index[5] => Equal220.IN14
lut_index[5] => Equal221.IN14
lut_index[5] => Equal222.IN14
lut_index[5] => Equal223.IN14
lut_index[5] => Equal224.IN14
lut_index[5] => Equal225.IN14
lut_index[5] => Equal226.IN14
lut_index[5] => Equal227.IN14
lut_index[5] => Equal228.IN14
lut_index[5] => Equal229.IN14
lut_index[5] => Equal230.IN14
lut_index[5] => Equal231.IN14
lut_index[5] => Equal232.IN14
lut_index[5] => Equal233.IN14
lut_index[5] => Equal234.IN14
lut_index[5] => Equal235.IN14
lut_index[5] => Equal236.IN14
lut_index[5] => Equal237.IN14
lut_index[5] => Equal238.IN14
lut_index[5] => Equal239.IN14
lut_index[5] => Equal240.IN14
lut_index[5] => Equal241.IN14
lut_index[5] => Equal242.IN14
lut_index[5] => Equal243.IN14
lut_index[5] => Equal244.IN14
lut_index[5] => Equal245.IN14
lut_index[5] => Equal246.IN14
lut_index[5] => Equal247.IN14
lut_index[5] => Equal248.IN14
lut_index[5] => Equal249.IN14
lut_index[5] => Equal250.IN14
lut_index[5] => Equal251.IN14
lut_index[5] => Equal252.IN14
lut_index[5] => Equal253.IN14
lut_index[5] => Equal254.IN14
lut_index[5] => Equal255.IN14
lut_index[6] => Equal0.IN13
lut_index[6] => Equal1.IN13
lut_index[6] => Equal2.IN13
lut_index[6] => Equal3.IN13
lut_index[6] => Equal4.IN13
lut_index[6] => Equal5.IN13
lut_index[6] => Equal6.IN13
lut_index[6] => Equal7.IN13
lut_index[6] => Equal8.IN13
lut_index[6] => Equal9.IN13
lut_index[6] => Equal10.IN13
lut_index[6] => Equal11.IN13
lut_index[6] => Equal12.IN13
lut_index[6] => Equal13.IN13
lut_index[6] => Equal14.IN13
lut_index[6] => Equal15.IN13
lut_index[6] => Equal16.IN13
lut_index[6] => Equal17.IN13
lut_index[6] => Equal18.IN13
lut_index[6] => Equal19.IN13
lut_index[6] => Equal20.IN13
lut_index[6] => Equal21.IN13
lut_index[6] => Equal22.IN13
lut_index[6] => Equal23.IN13
lut_index[6] => Equal24.IN13
lut_index[6] => Equal25.IN13
lut_index[6] => Equal26.IN13
lut_index[6] => Equal27.IN13
lut_index[6] => Equal28.IN13
lut_index[6] => Equal29.IN13
lut_index[6] => Equal30.IN13
lut_index[6] => Equal31.IN13
lut_index[6] => Equal32.IN13
lut_index[6] => Equal33.IN13
lut_index[6] => Equal34.IN13
lut_index[6] => Equal35.IN13
lut_index[6] => Equal36.IN13
lut_index[6] => Equal37.IN13
lut_index[6] => Equal38.IN13
lut_index[6] => Equal39.IN13
lut_index[6] => Equal40.IN13
lut_index[6] => Equal41.IN13
lut_index[6] => Equal42.IN13
lut_index[6] => Equal43.IN13
lut_index[6] => Equal44.IN13
lut_index[6] => Equal45.IN13
lut_index[6] => Equal46.IN13
lut_index[6] => Equal47.IN13
lut_index[6] => Equal48.IN13
lut_index[6] => Equal49.IN13
lut_index[6] => Equal50.IN13
lut_index[6] => Equal51.IN13
lut_index[6] => Equal52.IN13
lut_index[6] => Equal53.IN13
lut_index[6] => Equal54.IN13
lut_index[6] => Equal55.IN13
lut_index[6] => Equal56.IN13
lut_index[6] => Equal57.IN13
lut_index[6] => Equal58.IN13
lut_index[6] => Equal59.IN13
lut_index[6] => Equal60.IN13
lut_index[6] => Equal61.IN13
lut_index[6] => Equal62.IN13
lut_index[6] => Equal63.IN13
lut_index[6] => Equal64.IN13
lut_index[6] => Equal65.IN13
lut_index[6] => Equal66.IN13
lut_index[6] => Equal67.IN13
lut_index[6] => Equal68.IN13
lut_index[6] => Equal69.IN13
lut_index[6] => Equal70.IN13
lut_index[6] => Equal71.IN13
lut_index[6] => Equal72.IN13
lut_index[6] => Equal73.IN13
lut_index[6] => Equal74.IN13
lut_index[6] => Equal75.IN13
lut_index[6] => Equal76.IN13
lut_index[6] => Equal77.IN13
lut_index[6] => Equal78.IN13
lut_index[6] => Equal79.IN13
lut_index[6] => Equal80.IN13
lut_index[6] => Equal81.IN13
lut_index[6] => Equal82.IN13
lut_index[6] => Equal83.IN13
lut_index[6] => Equal84.IN13
lut_index[6] => Equal85.IN13
lut_index[6] => Equal86.IN13
lut_index[6] => Equal87.IN13
lut_index[6] => Equal88.IN13
lut_index[6] => Equal89.IN13
lut_index[6] => Equal90.IN13
lut_index[6] => Equal91.IN13
lut_index[6] => Equal92.IN13
lut_index[6] => Equal93.IN13
lut_index[6] => Equal94.IN13
lut_index[6] => Equal95.IN13
lut_index[6] => Equal96.IN13
lut_index[6] => Equal97.IN13
lut_index[6] => Equal98.IN13
lut_index[6] => Equal99.IN13
lut_index[6] => Equal100.IN13
lut_index[6] => Equal101.IN13
lut_index[6] => Equal102.IN13
lut_index[6] => Equal103.IN13
lut_index[6] => Equal104.IN13
lut_index[6] => Equal105.IN13
lut_index[6] => Equal106.IN13
lut_index[6] => Equal107.IN13
lut_index[6] => Equal108.IN13
lut_index[6] => Equal109.IN13
lut_index[6] => Equal110.IN13
lut_index[6] => Equal111.IN13
lut_index[6] => Equal112.IN13
lut_index[6] => Equal113.IN13
lut_index[6] => Equal114.IN13
lut_index[6] => Equal115.IN13
lut_index[6] => Equal116.IN13
lut_index[6] => Equal117.IN13
lut_index[6] => Equal118.IN13
lut_index[6] => Equal119.IN13
lut_index[6] => Equal120.IN13
lut_index[6] => Equal121.IN13
lut_index[6] => Equal122.IN13
lut_index[6] => Equal123.IN13
lut_index[6] => Equal124.IN13
lut_index[6] => Equal125.IN13
lut_index[6] => Equal126.IN13
lut_index[6] => Equal127.IN13
lut_index[6] => Equal128.IN13
lut_index[6] => Equal129.IN13
lut_index[6] => Equal130.IN13
lut_index[6] => Equal131.IN13
lut_index[6] => Equal132.IN13
lut_index[6] => Equal133.IN13
lut_index[6] => Equal134.IN13
lut_index[6] => Equal135.IN13
lut_index[6] => Equal136.IN13
lut_index[6] => Equal137.IN13
lut_index[6] => Equal138.IN13
lut_index[6] => Equal139.IN13
lut_index[6] => Equal140.IN13
lut_index[6] => Equal141.IN13
lut_index[6] => Equal142.IN13
lut_index[6] => Equal143.IN13
lut_index[6] => Equal144.IN13
lut_index[6] => Equal145.IN13
lut_index[6] => Equal146.IN13
lut_index[6] => Equal147.IN13
lut_index[6] => Equal148.IN13
lut_index[6] => Equal149.IN13
lut_index[6] => Equal150.IN13
lut_index[6] => Equal151.IN13
lut_index[6] => Equal152.IN13
lut_index[6] => Equal153.IN13
lut_index[6] => Equal154.IN13
lut_index[6] => Equal155.IN13
lut_index[6] => Equal156.IN13
lut_index[6] => Equal157.IN13
lut_index[6] => Equal158.IN13
lut_index[6] => Equal159.IN13
lut_index[6] => Equal160.IN13
lut_index[6] => Equal161.IN13
lut_index[6] => Equal162.IN13
lut_index[6] => Equal163.IN13
lut_index[6] => Equal164.IN13
lut_index[6] => Equal165.IN13
lut_index[6] => Equal166.IN13
lut_index[6] => Equal167.IN13
lut_index[6] => Equal168.IN13
lut_index[6] => Equal169.IN13
lut_index[6] => Equal170.IN13
lut_index[6] => Equal171.IN13
lut_index[6] => Equal172.IN13
lut_index[6] => Equal173.IN13
lut_index[6] => Equal174.IN13
lut_index[6] => Equal175.IN13
lut_index[6] => Equal176.IN13
lut_index[6] => Equal177.IN13
lut_index[6] => Equal178.IN13
lut_index[6] => Equal179.IN13
lut_index[6] => Equal180.IN13
lut_index[6] => Equal181.IN13
lut_index[6] => Equal182.IN13
lut_index[6] => Equal183.IN13
lut_index[6] => Equal184.IN13
lut_index[6] => Equal185.IN13
lut_index[6] => Equal186.IN13
lut_index[6] => Equal187.IN13
lut_index[6] => Equal188.IN13
lut_index[6] => Equal189.IN13
lut_index[6] => Equal190.IN13
lut_index[6] => Equal191.IN13
lut_index[6] => Equal192.IN13
lut_index[6] => Equal193.IN13
lut_index[6] => Equal194.IN13
lut_index[6] => Equal195.IN13
lut_index[6] => Equal196.IN13
lut_index[6] => Equal197.IN13
lut_index[6] => Equal198.IN13
lut_index[6] => Equal199.IN13
lut_index[6] => Equal200.IN13
lut_index[6] => Equal201.IN13
lut_index[6] => Equal202.IN13
lut_index[6] => Equal203.IN13
lut_index[6] => Equal204.IN13
lut_index[6] => Equal205.IN13
lut_index[6] => Equal206.IN13
lut_index[6] => Equal207.IN13
lut_index[6] => Equal208.IN13
lut_index[6] => Equal209.IN13
lut_index[6] => Equal210.IN13
lut_index[6] => Equal211.IN13
lut_index[6] => Equal212.IN13
lut_index[6] => Equal213.IN13
lut_index[6] => Equal214.IN13
lut_index[6] => Equal215.IN13
lut_index[6] => Equal216.IN13
lut_index[6] => Equal217.IN13
lut_index[6] => Equal218.IN13
lut_index[6] => Equal219.IN13
lut_index[6] => Equal220.IN13
lut_index[6] => Equal221.IN13
lut_index[6] => Equal222.IN13
lut_index[6] => Equal223.IN13
lut_index[6] => Equal224.IN13
lut_index[6] => Equal225.IN13
lut_index[6] => Equal226.IN13
lut_index[6] => Equal227.IN13
lut_index[6] => Equal228.IN13
lut_index[6] => Equal229.IN13
lut_index[6] => Equal230.IN13
lut_index[6] => Equal231.IN13
lut_index[6] => Equal232.IN13
lut_index[6] => Equal233.IN13
lut_index[6] => Equal234.IN13
lut_index[6] => Equal235.IN13
lut_index[6] => Equal236.IN13
lut_index[6] => Equal237.IN13
lut_index[6] => Equal238.IN13
lut_index[6] => Equal239.IN13
lut_index[6] => Equal240.IN13
lut_index[6] => Equal241.IN13
lut_index[6] => Equal242.IN13
lut_index[6] => Equal243.IN13
lut_index[6] => Equal244.IN13
lut_index[6] => Equal245.IN13
lut_index[6] => Equal246.IN13
lut_index[6] => Equal247.IN13
lut_index[6] => Equal248.IN13
lut_index[6] => Equal249.IN13
lut_index[6] => Equal250.IN13
lut_index[6] => Equal251.IN13
lut_index[6] => Equal252.IN13
lut_index[6] => Equal253.IN13
lut_index[6] => Equal254.IN13
lut_index[6] => Equal255.IN13
lut_index[7] => Equal0.IN12
lut_index[7] => Equal1.IN12
lut_index[7] => Equal2.IN12
lut_index[7] => Equal3.IN12
lut_index[7] => Equal4.IN12
lut_index[7] => Equal5.IN12
lut_index[7] => Equal6.IN12
lut_index[7] => Equal7.IN12
lut_index[7] => Equal8.IN12
lut_index[7] => Equal9.IN12
lut_index[7] => Equal10.IN12
lut_index[7] => Equal11.IN12
lut_index[7] => Equal12.IN12
lut_index[7] => Equal13.IN12
lut_index[7] => Equal14.IN12
lut_index[7] => Equal15.IN12
lut_index[7] => Equal16.IN12
lut_index[7] => Equal17.IN12
lut_index[7] => Equal18.IN12
lut_index[7] => Equal19.IN12
lut_index[7] => Equal20.IN12
lut_index[7] => Equal21.IN12
lut_index[7] => Equal22.IN12
lut_index[7] => Equal23.IN12
lut_index[7] => Equal24.IN12
lut_index[7] => Equal25.IN12
lut_index[7] => Equal26.IN12
lut_index[7] => Equal27.IN12
lut_index[7] => Equal28.IN12
lut_index[7] => Equal29.IN12
lut_index[7] => Equal30.IN12
lut_index[7] => Equal31.IN12
lut_index[7] => Equal32.IN12
lut_index[7] => Equal33.IN12
lut_index[7] => Equal34.IN12
lut_index[7] => Equal35.IN12
lut_index[7] => Equal36.IN12
lut_index[7] => Equal37.IN12
lut_index[7] => Equal38.IN12
lut_index[7] => Equal39.IN12
lut_index[7] => Equal40.IN12
lut_index[7] => Equal41.IN12
lut_index[7] => Equal42.IN12
lut_index[7] => Equal43.IN12
lut_index[7] => Equal44.IN12
lut_index[7] => Equal45.IN12
lut_index[7] => Equal46.IN12
lut_index[7] => Equal47.IN12
lut_index[7] => Equal48.IN12
lut_index[7] => Equal49.IN12
lut_index[7] => Equal50.IN12
lut_index[7] => Equal51.IN12
lut_index[7] => Equal52.IN12
lut_index[7] => Equal53.IN12
lut_index[7] => Equal54.IN12
lut_index[7] => Equal55.IN12
lut_index[7] => Equal56.IN12
lut_index[7] => Equal57.IN12
lut_index[7] => Equal58.IN12
lut_index[7] => Equal59.IN12
lut_index[7] => Equal60.IN12
lut_index[7] => Equal61.IN12
lut_index[7] => Equal62.IN12
lut_index[7] => Equal63.IN12
lut_index[7] => Equal64.IN12
lut_index[7] => Equal65.IN12
lut_index[7] => Equal66.IN12
lut_index[7] => Equal67.IN12
lut_index[7] => Equal68.IN12
lut_index[7] => Equal69.IN12
lut_index[7] => Equal70.IN12
lut_index[7] => Equal71.IN12
lut_index[7] => Equal72.IN12
lut_index[7] => Equal73.IN12
lut_index[7] => Equal74.IN12
lut_index[7] => Equal75.IN12
lut_index[7] => Equal76.IN12
lut_index[7] => Equal77.IN12
lut_index[7] => Equal78.IN12
lut_index[7] => Equal79.IN12
lut_index[7] => Equal80.IN12
lut_index[7] => Equal81.IN12
lut_index[7] => Equal82.IN12
lut_index[7] => Equal83.IN12
lut_index[7] => Equal84.IN12
lut_index[7] => Equal85.IN12
lut_index[7] => Equal86.IN12
lut_index[7] => Equal87.IN12
lut_index[7] => Equal88.IN12
lut_index[7] => Equal89.IN12
lut_index[7] => Equal90.IN12
lut_index[7] => Equal91.IN12
lut_index[7] => Equal92.IN12
lut_index[7] => Equal93.IN12
lut_index[7] => Equal94.IN12
lut_index[7] => Equal95.IN12
lut_index[7] => Equal96.IN12
lut_index[7] => Equal97.IN12
lut_index[7] => Equal98.IN12
lut_index[7] => Equal99.IN12
lut_index[7] => Equal100.IN12
lut_index[7] => Equal101.IN12
lut_index[7] => Equal102.IN12
lut_index[7] => Equal103.IN12
lut_index[7] => Equal104.IN12
lut_index[7] => Equal105.IN12
lut_index[7] => Equal106.IN12
lut_index[7] => Equal107.IN12
lut_index[7] => Equal108.IN12
lut_index[7] => Equal109.IN12
lut_index[7] => Equal110.IN12
lut_index[7] => Equal111.IN12
lut_index[7] => Equal112.IN12
lut_index[7] => Equal113.IN12
lut_index[7] => Equal114.IN12
lut_index[7] => Equal115.IN12
lut_index[7] => Equal116.IN12
lut_index[7] => Equal117.IN12
lut_index[7] => Equal118.IN12
lut_index[7] => Equal119.IN12
lut_index[7] => Equal120.IN12
lut_index[7] => Equal121.IN12
lut_index[7] => Equal122.IN12
lut_index[7] => Equal123.IN12
lut_index[7] => Equal124.IN12
lut_index[7] => Equal125.IN12
lut_index[7] => Equal126.IN12
lut_index[7] => Equal127.IN12
lut_index[7] => Equal128.IN12
lut_index[7] => Equal129.IN12
lut_index[7] => Equal130.IN12
lut_index[7] => Equal131.IN12
lut_index[7] => Equal132.IN12
lut_index[7] => Equal133.IN12
lut_index[7] => Equal134.IN12
lut_index[7] => Equal135.IN12
lut_index[7] => Equal136.IN12
lut_index[7] => Equal137.IN12
lut_index[7] => Equal138.IN12
lut_index[7] => Equal139.IN12
lut_index[7] => Equal140.IN12
lut_index[7] => Equal141.IN12
lut_index[7] => Equal142.IN12
lut_index[7] => Equal143.IN12
lut_index[7] => Equal144.IN12
lut_index[7] => Equal145.IN12
lut_index[7] => Equal146.IN12
lut_index[7] => Equal147.IN12
lut_index[7] => Equal148.IN12
lut_index[7] => Equal149.IN12
lut_index[7] => Equal150.IN12
lut_index[7] => Equal151.IN12
lut_index[7] => Equal152.IN12
lut_index[7] => Equal153.IN12
lut_index[7] => Equal154.IN12
lut_index[7] => Equal155.IN12
lut_index[7] => Equal156.IN12
lut_index[7] => Equal157.IN12
lut_index[7] => Equal158.IN12
lut_index[7] => Equal159.IN12
lut_index[7] => Equal160.IN12
lut_index[7] => Equal161.IN12
lut_index[7] => Equal162.IN12
lut_index[7] => Equal163.IN12
lut_index[7] => Equal164.IN12
lut_index[7] => Equal165.IN12
lut_index[7] => Equal166.IN12
lut_index[7] => Equal167.IN12
lut_index[7] => Equal168.IN12
lut_index[7] => Equal169.IN12
lut_index[7] => Equal170.IN12
lut_index[7] => Equal171.IN12
lut_index[7] => Equal172.IN12
lut_index[7] => Equal173.IN12
lut_index[7] => Equal174.IN12
lut_index[7] => Equal175.IN12
lut_index[7] => Equal176.IN12
lut_index[7] => Equal177.IN12
lut_index[7] => Equal178.IN12
lut_index[7] => Equal179.IN12
lut_index[7] => Equal180.IN12
lut_index[7] => Equal181.IN12
lut_index[7] => Equal182.IN12
lut_index[7] => Equal183.IN12
lut_index[7] => Equal184.IN12
lut_index[7] => Equal185.IN12
lut_index[7] => Equal186.IN12
lut_index[7] => Equal187.IN12
lut_index[7] => Equal188.IN12
lut_index[7] => Equal189.IN12
lut_index[7] => Equal190.IN12
lut_index[7] => Equal191.IN12
lut_index[7] => Equal192.IN12
lut_index[7] => Equal193.IN12
lut_index[7] => Equal194.IN12
lut_index[7] => Equal195.IN12
lut_index[7] => Equal196.IN12
lut_index[7] => Equal197.IN12
lut_index[7] => Equal198.IN12
lut_index[7] => Equal199.IN12
lut_index[7] => Equal200.IN12
lut_index[7] => Equal201.IN12
lut_index[7] => Equal202.IN12
lut_index[7] => Equal203.IN12
lut_index[7] => Equal204.IN12
lut_index[7] => Equal205.IN12
lut_index[7] => Equal206.IN12
lut_index[7] => Equal207.IN12
lut_index[7] => Equal208.IN12
lut_index[7] => Equal209.IN12
lut_index[7] => Equal210.IN12
lut_index[7] => Equal211.IN12
lut_index[7] => Equal212.IN12
lut_index[7] => Equal213.IN12
lut_index[7] => Equal214.IN12
lut_index[7] => Equal215.IN12
lut_index[7] => Equal216.IN12
lut_index[7] => Equal217.IN12
lut_index[7] => Equal218.IN12
lut_index[7] => Equal219.IN12
lut_index[7] => Equal220.IN12
lut_index[7] => Equal221.IN12
lut_index[7] => Equal222.IN12
lut_index[7] => Equal223.IN12
lut_index[7] => Equal224.IN12
lut_index[7] => Equal225.IN12
lut_index[7] => Equal226.IN12
lut_index[7] => Equal227.IN12
lut_index[7] => Equal228.IN12
lut_index[7] => Equal229.IN12
lut_index[7] => Equal230.IN12
lut_index[7] => Equal231.IN12
lut_index[7] => Equal232.IN12
lut_index[7] => Equal233.IN12
lut_index[7] => Equal234.IN12
lut_index[7] => Equal235.IN12
lut_index[7] => Equal236.IN12
lut_index[7] => Equal237.IN12
lut_index[7] => Equal238.IN12
lut_index[7] => Equal239.IN12
lut_index[7] => Equal240.IN12
lut_index[7] => Equal241.IN12
lut_index[7] => Equal242.IN12
lut_index[7] => Equal243.IN12
lut_index[7] => Equal244.IN12
lut_index[7] => Equal245.IN12
lut_index[7] => Equal246.IN12
lut_index[7] => Equal247.IN12
lut_index[7] => Equal248.IN12
lut_index[7] => Equal249.IN12
lut_index[7] => Equal250.IN12
lut_index[7] => Equal251.IN12
lut_index[7] => Equal252.IN12
lut_index[7] => Equal253.IN12
lut_index[7] => Equal254.IN12
lut_index[7] => Equal255.IN12
lut_index[8] => Equal0.IN11
lut_index[8] => Equal1.IN11
lut_index[8] => Equal2.IN11
lut_index[8] => Equal3.IN11
lut_index[8] => Equal4.IN11
lut_index[8] => Equal5.IN11
lut_index[8] => Equal6.IN11
lut_index[8] => Equal7.IN11
lut_index[8] => Equal8.IN11
lut_index[8] => Equal9.IN11
lut_index[8] => Equal10.IN11
lut_index[8] => Equal11.IN11
lut_index[8] => Equal12.IN11
lut_index[8] => Equal13.IN11
lut_index[8] => Equal14.IN11
lut_index[8] => Equal15.IN11
lut_index[8] => Equal16.IN11
lut_index[8] => Equal17.IN11
lut_index[8] => Equal18.IN11
lut_index[8] => Equal19.IN11
lut_index[8] => Equal20.IN11
lut_index[8] => Equal21.IN11
lut_index[8] => Equal22.IN11
lut_index[8] => Equal23.IN11
lut_index[8] => Equal24.IN11
lut_index[8] => Equal25.IN11
lut_index[8] => Equal26.IN11
lut_index[8] => Equal27.IN11
lut_index[8] => Equal28.IN11
lut_index[8] => Equal29.IN11
lut_index[8] => Equal30.IN11
lut_index[8] => Equal31.IN11
lut_index[8] => Equal32.IN11
lut_index[8] => Equal33.IN11
lut_index[8] => Equal34.IN11
lut_index[8] => Equal35.IN11
lut_index[8] => Equal36.IN11
lut_index[8] => Equal37.IN11
lut_index[8] => Equal38.IN11
lut_index[8] => Equal39.IN11
lut_index[8] => Equal40.IN11
lut_index[8] => Equal41.IN11
lut_index[8] => Equal42.IN11
lut_index[8] => Equal43.IN11
lut_index[8] => Equal44.IN11
lut_index[8] => Equal45.IN11
lut_index[8] => Equal46.IN11
lut_index[8] => Equal47.IN11
lut_index[8] => Equal48.IN11
lut_index[8] => Equal49.IN11
lut_index[8] => Equal50.IN11
lut_index[8] => Equal51.IN11
lut_index[8] => Equal52.IN11
lut_index[8] => Equal53.IN11
lut_index[8] => Equal54.IN11
lut_index[8] => Equal55.IN11
lut_index[8] => Equal56.IN11
lut_index[8] => Equal57.IN11
lut_index[8] => Equal58.IN11
lut_index[8] => Equal59.IN11
lut_index[8] => Equal60.IN11
lut_index[8] => Equal61.IN11
lut_index[8] => Equal62.IN11
lut_index[8] => Equal63.IN11
lut_index[8] => Equal64.IN11
lut_index[8] => Equal65.IN11
lut_index[8] => Equal66.IN11
lut_index[8] => Equal67.IN11
lut_index[8] => Equal68.IN11
lut_index[8] => Equal69.IN11
lut_index[8] => Equal70.IN11
lut_index[8] => Equal71.IN11
lut_index[8] => Equal72.IN11
lut_index[8] => Equal73.IN11
lut_index[8] => Equal74.IN11
lut_index[8] => Equal75.IN11
lut_index[8] => Equal76.IN11
lut_index[8] => Equal77.IN11
lut_index[8] => Equal78.IN11
lut_index[8] => Equal79.IN11
lut_index[8] => Equal80.IN11
lut_index[8] => Equal81.IN11
lut_index[8] => Equal82.IN11
lut_index[8] => Equal83.IN11
lut_index[8] => Equal84.IN11
lut_index[8] => Equal85.IN11
lut_index[8] => Equal86.IN11
lut_index[8] => Equal87.IN11
lut_index[8] => Equal88.IN11
lut_index[8] => Equal89.IN11
lut_index[8] => Equal90.IN11
lut_index[8] => Equal91.IN11
lut_index[8] => Equal92.IN11
lut_index[8] => Equal93.IN11
lut_index[8] => Equal94.IN11
lut_index[8] => Equal95.IN11
lut_index[8] => Equal96.IN11
lut_index[8] => Equal97.IN11
lut_index[8] => Equal98.IN11
lut_index[8] => Equal99.IN11
lut_index[8] => Equal100.IN11
lut_index[8] => Equal101.IN11
lut_index[8] => Equal102.IN11
lut_index[8] => Equal103.IN11
lut_index[8] => Equal104.IN11
lut_index[8] => Equal105.IN11
lut_index[8] => Equal106.IN11
lut_index[8] => Equal107.IN11
lut_index[8] => Equal108.IN11
lut_index[8] => Equal109.IN11
lut_index[8] => Equal110.IN11
lut_index[8] => Equal111.IN11
lut_index[8] => Equal112.IN11
lut_index[8] => Equal113.IN11
lut_index[8] => Equal114.IN11
lut_index[8] => Equal115.IN11
lut_index[8] => Equal116.IN11
lut_index[8] => Equal117.IN11
lut_index[8] => Equal118.IN11
lut_index[8] => Equal119.IN11
lut_index[8] => Equal120.IN11
lut_index[8] => Equal121.IN11
lut_index[8] => Equal122.IN11
lut_index[8] => Equal123.IN11
lut_index[8] => Equal124.IN11
lut_index[8] => Equal125.IN11
lut_index[8] => Equal126.IN11
lut_index[8] => Equal127.IN11
lut_index[8] => Equal128.IN11
lut_index[8] => Equal129.IN11
lut_index[8] => Equal130.IN11
lut_index[8] => Equal131.IN11
lut_index[8] => Equal132.IN11
lut_index[8] => Equal133.IN11
lut_index[8] => Equal134.IN11
lut_index[8] => Equal135.IN11
lut_index[8] => Equal136.IN11
lut_index[8] => Equal137.IN11
lut_index[8] => Equal138.IN11
lut_index[8] => Equal139.IN11
lut_index[8] => Equal140.IN11
lut_index[8] => Equal141.IN11
lut_index[8] => Equal142.IN11
lut_index[8] => Equal143.IN11
lut_index[8] => Equal144.IN11
lut_index[8] => Equal145.IN11
lut_index[8] => Equal146.IN11
lut_index[8] => Equal147.IN11
lut_index[8] => Equal148.IN11
lut_index[8] => Equal149.IN11
lut_index[8] => Equal150.IN11
lut_index[8] => Equal151.IN11
lut_index[8] => Equal152.IN11
lut_index[8] => Equal153.IN11
lut_index[8] => Equal154.IN11
lut_index[8] => Equal155.IN11
lut_index[8] => Equal156.IN11
lut_index[8] => Equal157.IN11
lut_index[8] => Equal158.IN11
lut_index[8] => Equal159.IN11
lut_index[8] => Equal160.IN11
lut_index[8] => Equal161.IN11
lut_index[8] => Equal162.IN11
lut_index[8] => Equal163.IN11
lut_index[8] => Equal164.IN11
lut_index[8] => Equal165.IN11
lut_index[8] => Equal166.IN11
lut_index[8] => Equal167.IN11
lut_index[8] => Equal168.IN11
lut_index[8] => Equal169.IN11
lut_index[8] => Equal170.IN11
lut_index[8] => Equal171.IN11
lut_index[8] => Equal172.IN11
lut_index[8] => Equal173.IN11
lut_index[8] => Equal174.IN11
lut_index[8] => Equal175.IN11
lut_index[8] => Equal176.IN11
lut_index[8] => Equal177.IN11
lut_index[8] => Equal178.IN11
lut_index[8] => Equal179.IN11
lut_index[8] => Equal180.IN11
lut_index[8] => Equal181.IN11
lut_index[8] => Equal182.IN11
lut_index[8] => Equal183.IN11
lut_index[8] => Equal184.IN11
lut_index[8] => Equal185.IN11
lut_index[8] => Equal186.IN11
lut_index[8] => Equal187.IN11
lut_index[8] => Equal188.IN11
lut_index[8] => Equal189.IN11
lut_index[8] => Equal190.IN11
lut_index[8] => Equal191.IN11
lut_index[8] => Equal192.IN11
lut_index[8] => Equal193.IN11
lut_index[8] => Equal194.IN11
lut_index[8] => Equal195.IN11
lut_index[8] => Equal196.IN11
lut_index[8] => Equal197.IN11
lut_index[8] => Equal198.IN11
lut_index[8] => Equal199.IN11
lut_index[8] => Equal200.IN11
lut_index[8] => Equal201.IN11
lut_index[8] => Equal202.IN11
lut_index[8] => Equal203.IN11
lut_index[8] => Equal204.IN11
lut_index[8] => Equal205.IN11
lut_index[8] => Equal206.IN11
lut_index[8] => Equal207.IN11
lut_index[8] => Equal208.IN11
lut_index[8] => Equal209.IN11
lut_index[8] => Equal210.IN11
lut_index[8] => Equal211.IN11
lut_index[8] => Equal212.IN11
lut_index[8] => Equal213.IN11
lut_index[8] => Equal214.IN11
lut_index[8] => Equal215.IN11
lut_index[8] => Equal216.IN11
lut_index[8] => Equal217.IN11
lut_index[8] => Equal218.IN11
lut_index[8] => Equal219.IN11
lut_index[8] => Equal220.IN11
lut_index[8] => Equal221.IN11
lut_index[8] => Equal222.IN11
lut_index[8] => Equal223.IN11
lut_index[8] => Equal224.IN11
lut_index[8] => Equal225.IN11
lut_index[8] => Equal226.IN11
lut_index[8] => Equal227.IN11
lut_index[8] => Equal228.IN11
lut_index[8] => Equal229.IN11
lut_index[8] => Equal230.IN11
lut_index[8] => Equal231.IN11
lut_index[8] => Equal232.IN11
lut_index[8] => Equal233.IN11
lut_index[8] => Equal234.IN11
lut_index[8] => Equal235.IN11
lut_index[8] => Equal236.IN11
lut_index[8] => Equal237.IN11
lut_index[8] => Equal238.IN11
lut_index[8] => Equal239.IN11
lut_index[8] => Equal240.IN11
lut_index[8] => Equal241.IN11
lut_index[8] => Equal242.IN11
lut_index[8] => Equal243.IN11
lut_index[8] => Equal244.IN11
lut_index[8] => Equal245.IN11
lut_index[8] => Equal246.IN11
lut_index[8] => Equal247.IN11
lut_index[8] => Equal248.IN11
lut_index[8] => Equal249.IN11
lut_index[8] => Equal250.IN11
lut_index[8] => Equal251.IN11
lut_index[8] => Equal252.IN11
lut_index[8] => Equal253.IN11
lut_index[8] => Equal254.IN11
lut_index[8] => Equal255.IN11
lut_index[9] => Equal0.IN10
lut_index[9] => Equal1.IN10
lut_index[9] => Equal2.IN10
lut_index[9] => Equal3.IN10
lut_index[9] => Equal4.IN10
lut_index[9] => Equal5.IN10
lut_index[9] => Equal6.IN10
lut_index[9] => Equal7.IN10
lut_index[9] => Equal8.IN10
lut_index[9] => Equal9.IN10
lut_index[9] => Equal10.IN10
lut_index[9] => Equal11.IN10
lut_index[9] => Equal12.IN10
lut_index[9] => Equal13.IN10
lut_index[9] => Equal14.IN10
lut_index[9] => Equal15.IN10
lut_index[9] => Equal16.IN10
lut_index[9] => Equal17.IN10
lut_index[9] => Equal18.IN10
lut_index[9] => Equal19.IN10
lut_index[9] => Equal20.IN10
lut_index[9] => Equal21.IN10
lut_index[9] => Equal22.IN10
lut_index[9] => Equal23.IN10
lut_index[9] => Equal24.IN10
lut_index[9] => Equal25.IN10
lut_index[9] => Equal26.IN10
lut_index[9] => Equal27.IN10
lut_index[9] => Equal28.IN10
lut_index[9] => Equal29.IN10
lut_index[9] => Equal30.IN10
lut_index[9] => Equal31.IN10
lut_index[9] => Equal32.IN10
lut_index[9] => Equal33.IN10
lut_index[9] => Equal34.IN10
lut_index[9] => Equal35.IN10
lut_index[9] => Equal36.IN10
lut_index[9] => Equal37.IN10
lut_index[9] => Equal38.IN10
lut_index[9] => Equal39.IN10
lut_index[9] => Equal40.IN10
lut_index[9] => Equal41.IN10
lut_index[9] => Equal42.IN10
lut_index[9] => Equal43.IN10
lut_index[9] => Equal44.IN10
lut_index[9] => Equal45.IN10
lut_index[9] => Equal46.IN10
lut_index[9] => Equal47.IN10
lut_index[9] => Equal48.IN10
lut_index[9] => Equal49.IN10
lut_index[9] => Equal50.IN10
lut_index[9] => Equal51.IN10
lut_index[9] => Equal52.IN10
lut_index[9] => Equal53.IN10
lut_index[9] => Equal54.IN10
lut_index[9] => Equal55.IN10
lut_index[9] => Equal56.IN10
lut_index[9] => Equal57.IN10
lut_index[9] => Equal58.IN10
lut_index[9] => Equal59.IN10
lut_index[9] => Equal60.IN10
lut_index[9] => Equal61.IN10
lut_index[9] => Equal62.IN10
lut_index[9] => Equal63.IN10
lut_index[9] => Equal64.IN10
lut_index[9] => Equal65.IN10
lut_index[9] => Equal66.IN10
lut_index[9] => Equal67.IN10
lut_index[9] => Equal68.IN10
lut_index[9] => Equal69.IN10
lut_index[9] => Equal70.IN10
lut_index[9] => Equal71.IN10
lut_index[9] => Equal72.IN10
lut_index[9] => Equal73.IN10
lut_index[9] => Equal74.IN10
lut_index[9] => Equal75.IN10
lut_index[9] => Equal76.IN10
lut_index[9] => Equal77.IN10
lut_index[9] => Equal78.IN10
lut_index[9] => Equal79.IN10
lut_index[9] => Equal80.IN10
lut_index[9] => Equal81.IN10
lut_index[9] => Equal82.IN10
lut_index[9] => Equal83.IN10
lut_index[9] => Equal84.IN10
lut_index[9] => Equal85.IN10
lut_index[9] => Equal86.IN10
lut_index[9] => Equal87.IN10
lut_index[9] => Equal88.IN10
lut_index[9] => Equal89.IN10
lut_index[9] => Equal90.IN10
lut_index[9] => Equal91.IN10
lut_index[9] => Equal92.IN10
lut_index[9] => Equal93.IN10
lut_index[9] => Equal94.IN10
lut_index[9] => Equal95.IN10
lut_index[9] => Equal96.IN10
lut_index[9] => Equal97.IN10
lut_index[9] => Equal98.IN10
lut_index[9] => Equal99.IN10
lut_index[9] => Equal100.IN10
lut_index[9] => Equal101.IN10
lut_index[9] => Equal102.IN10
lut_index[9] => Equal103.IN10
lut_index[9] => Equal104.IN10
lut_index[9] => Equal105.IN10
lut_index[9] => Equal106.IN10
lut_index[9] => Equal107.IN10
lut_index[9] => Equal108.IN10
lut_index[9] => Equal109.IN10
lut_index[9] => Equal110.IN10
lut_index[9] => Equal111.IN10
lut_index[9] => Equal112.IN10
lut_index[9] => Equal113.IN10
lut_index[9] => Equal114.IN10
lut_index[9] => Equal115.IN10
lut_index[9] => Equal116.IN10
lut_index[9] => Equal117.IN10
lut_index[9] => Equal118.IN10
lut_index[9] => Equal119.IN10
lut_index[9] => Equal120.IN10
lut_index[9] => Equal121.IN10
lut_index[9] => Equal122.IN10
lut_index[9] => Equal123.IN10
lut_index[9] => Equal124.IN10
lut_index[9] => Equal125.IN10
lut_index[9] => Equal126.IN10
lut_index[9] => Equal127.IN10
lut_index[9] => Equal128.IN10
lut_index[9] => Equal129.IN10
lut_index[9] => Equal130.IN10
lut_index[9] => Equal131.IN10
lut_index[9] => Equal132.IN10
lut_index[9] => Equal133.IN10
lut_index[9] => Equal134.IN10
lut_index[9] => Equal135.IN10
lut_index[9] => Equal136.IN10
lut_index[9] => Equal137.IN10
lut_index[9] => Equal138.IN10
lut_index[9] => Equal139.IN10
lut_index[9] => Equal140.IN10
lut_index[9] => Equal141.IN10
lut_index[9] => Equal142.IN10
lut_index[9] => Equal143.IN10
lut_index[9] => Equal144.IN10
lut_index[9] => Equal145.IN10
lut_index[9] => Equal146.IN10
lut_index[9] => Equal147.IN10
lut_index[9] => Equal148.IN10
lut_index[9] => Equal149.IN10
lut_index[9] => Equal150.IN10
lut_index[9] => Equal151.IN10
lut_index[9] => Equal152.IN10
lut_index[9] => Equal153.IN10
lut_index[9] => Equal154.IN10
lut_index[9] => Equal155.IN10
lut_index[9] => Equal156.IN10
lut_index[9] => Equal157.IN10
lut_index[9] => Equal158.IN10
lut_index[9] => Equal159.IN10
lut_index[9] => Equal160.IN10
lut_index[9] => Equal161.IN10
lut_index[9] => Equal162.IN10
lut_index[9] => Equal163.IN10
lut_index[9] => Equal164.IN10
lut_index[9] => Equal165.IN10
lut_index[9] => Equal166.IN10
lut_index[9] => Equal167.IN10
lut_index[9] => Equal168.IN10
lut_index[9] => Equal169.IN10
lut_index[9] => Equal170.IN10
lut_index[9] => Equal171.IN10
lut_index[9] => Equal172.IN10
lut_index[9] => Equal173.IN10
lut_index[9] => Equal174.IN10
lut_index[9] => Equal175.IN10
lut_index[9] => Equal176.IN10
lut_index[9] => Equal177.IN10
lut_index[9] => Equal178.IN10
lut_index[9] => Equal179.IN10
lut_index[9] => Equal180.IN10
lut_index[9] => Equal181.IN10
lut_index[9] => Equal182.IN10
lut_index[9] => Equal183.IN10
lut_index[9] => Equal184.IN10
lut_index[9] => Equal185.IN10
lut_index[9] => Equal186.IN10
lut_index[9] => Equal187.IN10
lut_index[9] => Equal188.IN10
lut_index[9] => Equal189.IN10
lut_index[9] => Equal190.IN10
lut_index[9] => Equal191.IN10
lut_index[9] => Equal192.IN10
lut_index[9] => Equal193.IN10
lut_index[9] => Equal194.IN10
lut_index[9] => Equal195.IN10
lut_index[9] => Equal196.IN10
lut_index[9] => Equal197.IN10
lut_index[9] => Equal198.IN10
lut_index[9] => Equal199.IN10
lut_index[9] => Equal200.IN10
lut_index[9] => Equal201.IN10
lut_index[9] => Equal202.IN10
lut_index[9] => Equal203.IN10
lut_index[9] => Equal204.IN10
lut_index[9] => Equal205.IN10
lut_index[9] => Equal206.IN10
lut_index[9] => Equal207.IN10
lut_index[9] => Equal208.IN10
lut_index[9] => Equal209.IN10
lut_index[9] => Equal210.IN10
lut_index[9] => Equal211.IN10
lut_index[9] => Equal212.IN10
lut_index[9] => Equal213.IN10
lut_index[9] => Equal214.IN10
lut_index[9] => Equal215.IN10
lut_index[9] => Equal216.IN10
lut_index[9] => Equal217.IN10
lut_index[9] => Equal218.IN10
lut_index[9] => Equal219.IN10
lut_index[9] => Equal220.IN10
lut_index[9] => Equal221.IN10
lut_index[9] => Equal222.IN10
lut_index[9] => Equal223.IN10
lut_index[9] => Equal224.IN10
lut_index[9] => Equal225.IN10
lut_index[9] => Equal226.IN10
lut_index[9] => Equal227.IN10
lut_index[9] => Equal228.IN10
lut_index[9] => Equal229.IN10
lut_index[9] => Equal230.IN10
lut_index[9] => Equal231.IN10
lut_index[9] => Equal232.IN10
lut_index[9] => Equal233.IN10
lut_index[9] => Equal234.IN10
lut_index[9] => Equal235.IN10
lut_index[9] => Equal236.IN10
lut_index[9] => Equal237.IN10
lut_index[9] => Equal238.IN10
lut_index[9] => Equal239.IN10
lut_index[9] => Equal240.IN10
lut_index[9] => Equal241.IN10
lut_index[9] => Equal242.IN10
lut_index[9] => Equal243.IN10
lut_index[9] => Equal244.IN10
lut_index[9] => Equal245.IN10
lut_index[9] => Equal246.IN10
lut_index[9] => Equal247.IN10
lut_index[9] => Equal248.IN10
lut_index[9] => Equal249.IN10
lut_index[9] => Equal250.IN10
lut_index[9] => Equal251.IN10
lut_index[9] => Equal252.IN10
lut_index[9] => Equal253.IN10
lut_index[9] => Equal254.IN10
lut_index[9] => Equal255.IN10
lut_data[0] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
lut_data[1] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
lut_data[2] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
lut_data[3] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
lut_data[4] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
lut_data[5] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
lut_data[6] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
lut_data[7] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
lut_data[8] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
lut_data[9] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
lut_data[10] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
lut_data[11] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
lut_data[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
lut_data[13] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
lut_data[14] <= Equal255.DB_MAX_OUTPUT_PORT_TYPE
lut_data[15] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
lut_data[16] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
lut_data[17] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
lut_data[18] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
lut_data[19] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
lut_data[20] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
lut_data[21] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
lut_data[22] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[23] <= Equal255.DB_MAX_OUTPUT_PORT_TYPE
lut_data[24] <= Equal255.DB_MAX_OUTPUT_PORT_TYPE
lut_data[25] <= Equal255.DB_MAX_OUTPUT_PORT_TYPE
lut_data[26] <= Equal255.DB_MAX_OUTPUT_PORT_TYPE
lut_data[27] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[28] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[29] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[30] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[31] <= Equal255.DB_MAX_OUTPUT_PORT_TYPE


|top|cmos_8_16bit:cmos_8_16bit_m0
rst => pdata_o[0]~reg0.ACLR
rst => pdata_o[1]~reg0.ACLR
rst => pdata_o[2]~reg0.ACLR
rst => pdata_o[3]~reg0.ACLR
rst => pdata_o[4]~reg0.ACLR
rst => pdata_o[5]~reg0.ACLR
rst => pdata_o[6]~reg0.ACLR
rst => pdata_o[7]~reg0.ACLR
rst => pdata_o[8]~reg0.ACLR
rst => pdata_o[9]~reg0.ACLR
rst => pdata_o[10]~reg0.ACLR
rst => pdata_o[11]~reg0.ACLR
rst => pdata_o[12]~reg0.ACLR
rst => pdata_o[13]~reg0.ACLR
rst => pdata_o[14]~reg0.ACLR
rst => pdata_o[15]~reg0.ACLR
rst => hblank~reg0.ACLR
rst => de_o~reg0.ACLR
rst => x_cnt[0].ACLR
rst => x_cnt[1].ACLR
rst => x_cnt[2].ACLR
rst => x_cnt[3].ACLR
rst => x_cnt[4].ACLR
rst => x_cnt[5].ACLR
rst => x_cnt[6].ACLR
rst => x_cnt[7].ACLR
rst => x_cnt[8].ACLR
rst => x_cnt[9].ACLR
rst => x_cnt[10].ACLR
rst => x_cnt[11].ACLR
pclk => pdata_o[0]~reg0.CLK
pclk => pdata_o[1]~reg0.CLK
pclk => pdata_o[2]~reg0.CLK
pclk => pdata_o[3]~reg0.CLK
pclk => pdata_o[4]~reg0.CLK
pclk => pdata_o[5]~reg0.CLK
pclk => pdata_o[6]~reg0.CLK
pclk => pdata_o[7]~reg0.CLK
pclk => pdata_o[8]~reg0.CLK
pclk => pdata_o[9]~reg0.CLK
pclk => pdata_o[10]~reg0.CLK
pclk => pdata_o[11]~reg0.CLK
pclk => pdata_o[12]~reg0.CLK
pclk => pdata_o[13]~reg0.CLK
pclk => pdata_o[14]~reg0.CLK
pclk => pdata_o[15]~reg0.CLK
pclk => hblank~reg0.CLK
pclk => de_o~reg0.CLK
pclk => x_cnt[0].CLK
pclk => x_cnt[1].CLK
pclk => x_cnt[2].CLK
pclk => x_cnt[3].CLK
pclk => x_cnt[4].CLK
pclk => x_cnt[5].CLK
pclk => x_cnt[6].CLK
pclk => x_cnt[7].CLK
pclk => x_cnt[8].CLK
pclk => x_cnt[9].CLK
pclk => x_cnt[10].CLK
pclk => x_cnt[11].CLK
pclk => pdata_i_d0[0].CLK
pclk => pdata_i_d0[1].CLK
pclk => pdata_i_d0[2].CLK
pclk => pdata_i_d0[3].CLK
pclk => pdata_i_d0[4].CLK
pclk => pdata_i_d0[5].CLK
pclk => pdata_i_d0[6].CLK
pclk => pdata_i_d0[7].CLK
pdata_i[0] => pdata_o.DATAB
pdata_i[0] => pdata_i_d0[0].DATAIN
pdata_i[1] => pdata_o.DATAB
pdata_i[1] => pdata_i_d0[1].DATAIN
pdata_i[2] => pdata_o.DATAB
pdata_i[2] => pdata_i_d0[2].DATAIN
pdata_i[3] => pdata_o.DATAB
pdata_i[3] => pdata_i_d0[3].DATAIN
pdata_i[4] => pdata_o.DATAB
pdata_i[4] => pdata_i_d0[4].DATAIN
pdata_i[5] => pdata_o.DATAB
pdata_i[5] => pdata_i_d0[5].DATAIN
pdata_i[6] => pdata_o.DATAB
pdata_i[6] => pdata_i_d0[6].DATAIN
pdata_i[7] => pdata_o.DATAB
pdata_i[7] => pdata_i_d0[7].DATAIN
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => always4.IN1
de_i => hblank~reg0.DATAIN
pdata_o[0] <= pdata_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[1] <= pdata_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[2] <= pdata_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[3] <= pdata_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[4] <= pdata_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[5] <= pdata_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[6] <= pdata_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[7] <= pdata_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[8] <= pdata_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[9] <= pdata_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[10] <= pdata_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[11] <= pdata_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[12] <= pdata_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[13] <= pdata_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[14] <= pdata_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[15] <= pdata_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hblank <= hblank~reg0.DB_MAX_OUTPUT_PORT_TYPE
de_o <= de_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|cmos_write_req_gen:cmos_write_req_gen_m0
rst => read_addr_index[0]~reg0.ACLR
rst => read_addr_index[1]~reg0.ACLR
rst => write_addr_index[0]~reg0.ACLR
rst => write_addr_index[1]~reg0.ACLR
rst => write_req~reg0.ACLR
rst => cmos_vsync_d1.ACLR
rst => cmos_vsync_d0.ACLR
pclk => read_addr_index[0]~reg0.CLK
pclk => read_addr_index[1]~reg0.CLK
pclk => write_addr_index[0]~reg0.CLK
pclk => write_addr_index[1]~reg0.CLK
pclk => write_req~reg0.CLK
pclk => cmos_vsync_d1.CLK
pclk => cmos_vsync_d0.CLK
cmos_vsync => cmos_vsync_d0.DATAIN
write_req <= write_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr_index[0] <= write_addr_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr_index[1] <= write_addr_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr_index[0] <= read_addr_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr_index[1] <= read_addr_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_req_ack => write_req.OUTPUTSELECT


|top|video_timing_data:video_timing_data_m0
video_clk => video_clk.IN1
rst => rst.IN1
read_req <= read_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_req_ack => read_req.OUTPUTSELECT
read_en <= color_bar:color_bar_m0.de
read_data[0] => vout_data_r.DATAB
read_data[1] => vout_data_r.DATAB
read_data[2] => vout_data_r.DATAB
read_data[3] => vout_data_r.DATAB
read_data[4] => vout_data_r.DATAB
read_data[5] => vout_data_r.DATAB
read_data[6] => vout_data_r.DATAB
read_data[7] => vout_data_r.DATAB
read_data[8] => vout_data_r.DATAB
read_data[9] => vout_data_r.DATAB
read_data[10] => vout_data_r.DATAB
read_data[11] => vout_data_r.DATAB
read_data[12] => vout_data_r.DATAB
read_data[13] => vout_data_r.DATAB
read_data[14] => vout_data_r.DATAB
read_data[15] => vout_data_r.DATAB
hs <= video_hs_d1.DB_MAX_OUTPUT_PORT_TYPE
vs <= video_vs_d1.DB_MAX_OUTPUT_PORT_TYPE
de <= video_de_d1.DB_MAX_OUTPUT_PORT_TYPE
vout_data[0] <= vout_data_r[0].DB_MAX_OUTPUT_PORT_TYPE
vout_data[1] <= vout_data_r[1].DB_MAX_OUTPUT_PORT_TYPE
vout_data[2] <= vout_data_r[2].DB_MAX_OUTPUT_PORT_TYPE
vout_data[3] <= vout_data_r[3].DB_MAX_OUTPUT_PORT_TYPE
vout_data[4] <= vout_data_r[4].DB_MAX_OUTPUT_PORT_TYPE
vout_data[5] <= vout_data_r[5].DB_MAX_OUTPUT_PORT_TYPE
vout_data[6] <= vout_data_r[6].DB_MAX_OUTPUT_PORT_TYPE
vout_data[7] <= vout_data_r[7].DB_MAX_OUTPUT_PORT_TYPE
vout_data[8] <= vout_data_r[8].DB_MAX_OUTPUT_PORT_TYPE
vout_data[9] <= vout_data_r[9].DB_MAX_OUTPUT_PORT_TYPE
vout_data[10] <= vout_data_r[10].DB_MAX_OUTPUT_PORT_TYPE
vout_data[11] <= vout_data_r[11].DB_MAX_OUTPUT_PORT_TYPE
vout_data[12] <= vout_data_r[12].DB_MAX_OUTPUT_PORT_TYPE
vout_data[13] <= vout_data_r[13].DB_MAX_OUTPUT_PORT_TYPE
vout_data[14] <= vout_data_r[14].DB_MAX_OUTPUT_PORT_TYPE
vout_data[15] <= vout_data_r[15].DB_MAX_OUTPUT_PORT_TYPE


|top|video_timing_data:video_timing_data_m0|color_bar:color_bar_m0
clk => rgb_b_reg[0].CLK
clk => rgb_b_reg[1].CLK
clk => rgb_b_reg[2].CLK
clk => rgb_b_reg[3].CLK
clk => rgb_b_reg[4].CLK
clk => rgb_b_reg[5].CLK
clk => rgb_b_reg[6].CLK
clk => rgb_b_reg[7].CLK
clk => rgb_g_reg[0].CLK
clk => rgb_g_reg[1].CLK
clk => rgb_g_reg[2].CLK
clk => rgb_g_reg[3].CLK
clk => rgb_g_reg[4].CLK
clk => rgb_g_reg[5].CLK
clk => rgb_g_reg[6].CLK
clk => rgb_g_reg[7].CLK
clk => rgb_r_reg[0].CLK
clk => rgb_r_reg[1].CLK
clk => rgb_r_reg[2].CLK
clk => rgb_r_reg[3].CLK
clk => rgb_r_reg[4].CLK
clk => rgb_r_reg[5].CLK
clk => rgb_r_reg[6].CLK
clk => rgb_r_reg[7].CLK
clk => v_active.CLK
clk => vs_reg.CLK
clk => h_active.CLK
clk => hs_reg.CLK
clk => v_cnt[0].CLK
clk => v_cnt[1].CLK
clk => v_cnt[2].CLK
clk => v_cnt[3].CLK
clk => v_cnt[4].CLK
clk => v_cnt[5].CLK
clk => v_cnt[6].CLK
clk => v_cnt[7].CLK
clk => v_cnt[8].CLK
clk => v_cnt[9].CLK
clk => v_cnt[10].CLK
clk => v_cnt[11].CLK
clk => active_x[0].CLK
clk => active_x[1].CLK
clk => active_x[2].CLK
clk => active_x[3].CLK
clk => active_x[4].CLK
clk => active_x[5].CLK
clk => active_x[6].CLK
clk => active_x[7].CLK
clk => active_x[8].CLK
clk => active_x[9].CLK
clk => active_x[10].CLK
clk => active_x[11].CLK
clk => h_cnt[0].CLK
clk => h_cnt[1].CLK
clk => h_cnt[2].CLK
clk => h_cnt[3].CLK
clk => h_cnt[4].CLK
clk => h_cnt[5].CLK
clk => h_cnt[6].CLK
clk => h_cnt[7].CLK
clk => h_cnt[8].CLK
clk => h_cnt[9].CLK
clk => h_cnt[10].CLK
clk => h_cnt[11].CLK
clk => video_active_d0.CLK
clk => vs_reg_d0.CLK
clk => hs_reg_d0.CLK
rst => rgb_b_reg[0].ACLR
rst => rgb_b_reg[1].ACLR
rst => rgb_b_reg[2].ACLR
rst => rgb_b_reg[3].ACLR
rst => rgb_b_reg[4].ACLR
rst => rgb_b_reg[5].ACLR
rst => rgb_b_reg[6].ACLR
rst => rgb_b_reg[7].ACLR
rst => rgb_g_reg[0].ACLR
rst => rgb_g_reg[1].ACLR
rst => rgb_g_reg[2].ACLR
rst => rgb_g_reg[3].ACLR
rst => rgb_g_reg[4].ACLR
rst => rgb_g_reg[5].ACLR
rst => rgb_g_reg[6].ACLR
rst => rgb_g_reg[7].ACLR
rst => rgb_r_reg[0].ACLR
rst => rgb_r_reg[1].ACLR
rst => rgb_r_reg[2].ACLR
rst => rgb_r_reg[3].ACLR
rst => rgb_r_reg[4].ACLR
rst => rgb_r_reg[5].ACLR
rst => rgb_r_reg[6].ACLR
rst => rgb_r_reg[7].ACLR
rst => v_active.ACLR
rst => vs_reg.ACLR
rst => h_active.ACLR
rst => hs_reg.ACLR
rst => v_cnt[0].ACLR
rst => v_cnt[1].ACLR
rst => v_cnt[2].ACLR
rst => v_cnt[3].ACLR
rst => v_cnt[4].ACLR
rst => v_cnt[5].ACLR
rst => v_cnt[6].ACLR
rst => v_cnt[7].ACLR
rst => v_cnt[8].ACLR
rst => v_cnt[9].ACLR
rst => v_cnt[10].ACLR
rst => v_cnt[11].ACLR
rst => active_x[0].ACLR
rst => active_x[1].ACLR
rst => active_x[2].ACLR
rst => active_x[3].ACLR
rst => active_x[4].ACLR
rst => active_x[5].ACLR
rst => active_x[6].ACLR
rst => active_x[7].ACLR
rst => active_x[8].ACLR
rst => active_x[9].ACLR
rst => active_x[10].ACLR
rst => active_x[11].ACLR
rst => h_cnt[0].ACLR
rst => h_cnt[1].ACLR
rst => h_cnt[2].ACLR
rst => h_cnt[3].ACLR
rst => h_cnt[4].ACLR
rst => h_cnt[5].ACLR
rst => h_cnt[6].ACLR
rst => h_cnt[7].ACLR
rst => h_cnt[8].ACLR
rst => h_cnt[9].ACLR
rst => h_cnt[10].ACLR
rst => h_cnt[11].ACLR
rst => video_active_d0.ACLR
rst => vs_reg_d0.ACLR
rst => hs_reg_d0.ACLR
hs <= hs_reg_d0.DB_MAX_OUTPUT_PORT_TYPE
vs <= vs_reg_d0.DB_MAX_OUTPUT_PORT_TYPE
de <= video_active_d0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r[0] <= rgb_r_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[1] <= rgb_r_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[2] <= rgb_r_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[3] <= rgb_r_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[4] <= rgb_r_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[5] <= rgb_r_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[6] <= rgb_r_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[7] <= rgb_r_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[0] <= rgb_g_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[1] <= rgb_g_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[2] <= rgb_g_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[3] <= rgb_g_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[4] <= rgb_g_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[5] <= rgb_g_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[6] <= rgb_g_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[7] <= rgb_g_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[0] <= rgb_b_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[1] <= rgb_b_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[2] <= rgb_b_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[3] <= rgb_b_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[4] <= rgb_b_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[5] <= rgb_b_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[6] <= rgb_b_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[7] <= rgb_b_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0
rst => rst.IN2
mem_clk => mem_clk.IN4
rd_burst_req <= frame_fifo_read:frame_fifo_read_m0.rd_burst_req
rd_burst_len[0] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[1] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[2] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[3] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[4] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[5] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[6] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[7] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[8] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[9] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_addr[0] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[1] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[2] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[3] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[4] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[5] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[6] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[7] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[8] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[9] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[10] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[11] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[12] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[13] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[14] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[15] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[16] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[17] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[18] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[19] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[20] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[21] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[22] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[23] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_data_valid => rd_burst_data_valid.IN2
rd_burst_data[0] => rd_burst_data[0].IN1
rd_burst_data[1] => rd_burst_data[1].IN1
rd_burst_data[2] => rd_burst_data[2].IN1
rd_burst_data[3] => rd_burst_data[3].IN1
rd_burst_data[4] => rd_burst_data[4].IN1
rd_burst_data[5] => rd_burst_data[5].IN1
rd_burst_data[6] => rd_burst_data[6].IN1
rd_burst_data[7] => rd_burst_data[7].IN1
rd_burst_data[8] => rd_burst_data[8].IN1
rd_burst_data[9] => rd_burst_data[9].IN1
rd_burst_data[10] => rd_burst_data[10].IN1
rd_burst_data[11] => rd_burst_data[11].IN1
rd_burst_data[12] => rd_burst_data[12].IN1
rd_burst_data[13] => rd_burst_data[13].IN1
rd_burst_data[14] => rd_burst_data[14].IN1
rd_burst_data[15] => rd_burst_data[15].IN1
rd_burst_finish => rd_burst_finish.IN1
read_clk => read_clk.IN1
read_req => read_req.IN1
read_req_ack <= frame_fifo_read:frame_fifo_read_m0.read_req_ack
read_finish <= frame_fifo_read:frame_fifo_read_m0.read_finish
read_addr_0[0] => read_addr_0[0].IN1
read_addr_0[1] => read_addr_0[1].IN1
read_addr_0[2] => read_addr_0[2].IN1
read_addr_0[3] => read_addr_0[3].IN1
read_addr_0[4] => read_addr_0[4].IN1
read_addr_0[5] => read_addr_0[5].IN1
read_addr_0[6] => read_addr_0[6].IN1
read_addr_0[7] => read_addr_0[7].IN1
read_addr_0[8] => read_addr_0[8].IN1
read_addr_0[9] => read_addr_0[9].IN1
read_addr_0[10] => read_addr_0[10].IN1
read_addr_0[11] => read_addr_0[11].IN1
read_addr_0[12] => read_addr_0[12].IN1
read_addr_0[13] => read_addr_0[13].IN1
read_addr_0[14] => read_addr_0[14].IN1
read_addr_0[15] => read_addr_0[15].IN1
read_addr_0[16] => read_addr_0[16].IN1
read_addr_0[17] => read_addr_0[17].IN1
read_addr_0[18] => read_addr_0[18].IN1
read_addr_0[19] => read_addr_0[19].IN1
read_addr_0[20] => read_addr_0[20].IN1
read_addr_0[21] => read_addr_0[21].IN1
read_addr_0[22] => read_addr_0[22].IN1
read_addr_0[23] => read_addr_0[23].IN1
read_addr_1[0] => read_addr_1[0].IN1
read_addr_1[1] => read_addr_1[1].IN1
read_addr_1[2] => read_addr_1[2].IN1
read_addr_1[3] => read_addr_1[3].IN1
read_addr_1[4] => read_addr_1[4].IN1
read_addr_1[5] => read_addr_1[5].IN1
read_addr_1[6] => read_addr_1[6].IN1
read_addr_1[7] => read_addr_1[7].IN1
read_addr_1[8] => read_addr_1[8].IN1
read_addr_1[9] => read_addr_1[9].IN1
read_addr_1[10] => read_addr_1[10].IN1
read_addr_1[11] => read_addr_1[11].IN1
read_addr_1[12] => read_addr_1[12].IN1
read_addr_1[13] => read_addr_1[13].IN1
read_addr_1[14] => read_addr_1[14].IN1
read_addr_1[15] => read_addr_1[15].IN1
read_addr_1[16] => read_addr_1[16].IN1
read_addr_1[17] => read_addr_1[17].IN1
read_addr_1[18] => read_addr_1[18].IN1
read_addr_1[19] => read_addr_1[19].IN1
read_addr_1[20] => read_addr_1[20].IN1
read_addr_1[21] => read_addr_1[21].IN1
read_addr_1[22] => read_addr_1[22].IN1
read_addr_1[23] => read_addr_1[23].IN1
read_addr_2[0] => read_addr_2[0].IN1
read_addr_2[1] => read_addr_2[1].IN1
read_addr_2[2] => read_addr_2[2].IN1
read_addr_2[3] => read_addr_2[3].IN1
read_addr_2[4] => read_addr_2[4].IN1
read_addr_2[5] => read_addr_2[5].IN1
read_addr_2[6] => read_addr_2[6].IN1
read_addr_2[7] => read_addr_2[7].IN1
read_addr_2[8] => read_addr_2[8].IN1
read_addr_2[9] => read_addr_2[9].IN1
read_addr_2[10] => read_addr_2[10].IN1
read_addr_2[11] => read_addr_2[11].IN1
read_addr_2[12] => read_addr_2[12].IN1
read_addr_2[13] => read_addr_2[13].IN1
read_addr_2[14] => read_addr_2[14].IN1
read_addr_2[15] => read_addr_2[15].IN1
read_addr_2[16] => read_addr_2[16].IN1
read_addr_2[17] => read_addr_2[17].IN1
read_addr_2[18] => read_addr_2[18].IN1
read_addr_2[19] => read_addr_2[19].IN1
read_addr_2[20] => read_addr_2[20].IN1
read_addr_2[21] => read_addr_2[21].IN1
read_addr_2[22] => read_addr_2[22].IN1
read_addr_2[23] => read_addr_2[23].IN1
read_addr_3[0] => read_addr_3[0].IN1
read_addr_3[1] => read_addr_3[1].IN1
read_addr_3[2] => read_addr_3[2].IN1
read_addr_3[3] => read_addr_3[3].IN1
read_addr_3[4] => read_addr_3[4].IN1
read_addr_3[5] => read_addr_3[5].IN1
read_addr_3[6] => read_addr_3[6].IN1
read_addr_3[7] => read_addr_3[7].IN1
read_addr_3[8] => read_addr_3[8].IN1
read_addr_3[9] => read_addr_3[9].IN1
read_addr_3[10] => read_addr_3[10].IN1
read_addr_3[11] => read_addr_3[11].IN1
read_addr_3[12] => read_addr_3[12].IN1
read_addr_3[13] => read_addr_3[13].IN1
read_addr_3[14] => read_addr_3[14].IN1
read_addr_3[15] => read_addr_3[15].IN1
read_addr_3[16] => read_addr_3[16].IN1
read_addr_3[17] => read_addr_3[17].IN1
read_addr_3[18] => read_addr_3[18].IN1
read_addr_3[19] => read_addr_3[19].IN1
read_addr_3[20] => read_addr_3[20].IN1
read_addr_3[21] => read_addr_3[21].IN1
read_addr_3[22] => read_addr_3[22].IN1
read_addr_3[23] => read_addr_3[23].IN1
read_addr_index[0] => read_addr_index[0].IN1
read_addr_index[1] => read_addr_index[1].IN1
read_len[0] => read_len[0].IN1
read_len[1] => read_len[1].IN1
read_len[2] => read_len[2].IN1
read_len[3] => read_len[3].IN1
read_len[4] => read_len[4].IN1
read_len[5] => read_len[5].IN1
read_len[6] => read_len[6].IN1
read_len[7] => read_len[7].IN1
read_len[8] => read_len[8].IN1
read_len[9] => read_len[9].IN1
read_len[10] => read_len[10].IN1
read_len[11] => read_len[11].IN1
read_len[12] => read_len[12].IN1
read_len[13] => read_len[13].IN1
read_len[14] => read_len[14].IN1
read_len[15] => read_len[15].IN1
read_len[16] => read_len[16].IN1
read_len[17] => read_len[17].IN1
read_len[18] => read_len[18].IN1
read_len[19] => read_len[19].IN1
read_len[20] => read_len[20].IN1
read_len[21] => read_len[21].IN1
read_len[22] => read_len[22].IN1
read_len[23] => read_len[23].IN1
read_en => read_en.IN1
read_data[0] <= afifo_16_256:read_buf.q
read_data[1] <= afifo_16_256:read_buf.q
read_data[2] <= afifo_16_256:read_buf.q
read_data[3] <= afifo_16_256:read_buf.q
read_data[4] <= afifo_16_256:read_buf.q
read_data[5] <= afifo_16_256:read_buf.q
read_data[6] <= afifo_16_256:read_buf.q
read_data[7] <= afifo_16_256:read_buf.q
read_data[8] <= afifo_16_256:read_buf.q
read_data[9] <= afifo_16_256:read_buf.q
read_data[10] <= afifo_16_256:read_buf.q
read_data[11] <= afifo_16_256:read_buf.q
read_data[12] <= afifo_16_256:read_buf.q
read_data[13] <= afifo_16_256:read_buf.q
read_data[14] <= afifo_16_256:read_buf.q
read_data[15] <= afifo_16_256:read_buf.q
wr_burst_req <= frame_fifo_write:frame_fifo_write_m0.wr_burst_req
wr_burst_len[0] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[1] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[2] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[3] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[4] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[5] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[6] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[7] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[8] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[9] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_addr[0] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[1] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[2] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[3] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[4] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[5] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[6] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[7] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[8] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[9] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[10] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[11] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[12] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[13] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[14] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[15] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[16] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[17] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[18] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[19] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[20] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[21] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[22] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[23] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_data_req => wr_burst_data_req.IN2
wr_burst_data[0] <= afifo_16_256:write_buf.q
wr_burst_data[1] <= afifo_16_256:write_buf.q
wr_burst_data[2] <= afifo_16_256:write_buf.q
wr_burst_data[3] <= afifo_16_256:write_buf.q
wr_burst_data[4] <= afifo_16_256:write_buf.q
wr_burst_data[5] <= afifo_16_256:write_buf.q
wr_burst_data[6] <= afifo_16_256:write_buf.q
wr_burst_data[7] <= afifo_16_256:write_buf.q
wr_burst_data[8] <= afifo_16_256:write_buf.q
wr_burst_data[9] <= afifo_16_256:write_buf.q
wr_burst_data[10] <= afifo_16_256:write_buf.q
wr_burst_data[11] <= afifo_16_256:write_buf.q
wr_burst_data[12] <= afifo_16_256:write_buf.q
wr_burst_data[13] <= afifo_16_256:write_buf.q
wr_burst_data[14] <= afifo_16_256:write_buf.q
wr_burst_data[15] <= afifo_16_256:write_buf.q
wr_burst_finish => wr_burst_finish.IN1
write_clk => write_clk.IN1
write_req => write_req.IN1
write_req_ack <= frame_fifo_write:frame_fifo_write_m0.write_req_ack
write_finish <= frame_fifo_write:frame_fifo_write_m0.write_finish
write_addr_0[0] => write_addr_0[0].IN1
write_addr_0[1] => write_addr_0[1].IN1
write_addr_0[2] => write_addr_0[2].IN1
write_addr_0[3] => write_addr_0[3].IN1
write_addr_0[4] => write_addr_0[4].IN1
write_addr_0[5] => write_addr_0[5].IN1
write_addr_0[6] => write_addr_0[6].IN1
write_addr_0[7] => write_addr_0[7].IN1
write_addr_0[8] => write_addr_0[8].IN1
write_addr_0[9] => write_addr_0[9].IN1
write_addr_0[10] => write_addr_0[10].IN1
write_addr_0[11] => write_addr_0[11].IN1
write_addr_0[12] => write_addr_0[12].IN1
write_addr_0[13] => write_addr_0[13].IN1
write_addr_0[14] => write_addr_0[14].IN1
write_addr_0[15] => write_addr_0[15].IN1
write_addr_0[16] => write_addr_0[16].IN1
write_addr_0[17] => write_addr_0[17].IN1
write_addr_0[18] => write_addr_0[18].IN1
write_addr_0[19] => write_addr_0[19].IN1
write_addr_0[20] => write_addr_0[20].IN1
write_addr_0[21] => write_addr_0[21].IN1
write_addr_0[22] => write_addr_0[22].IN1
write_addr_0[23] => write_addr_0[23].IN1
write_addr_1[0] => write_addr_1[0].IN1
write_addr_1[1] => write_addr_1[1].IN1
write_addr_1[2] => write_addr_1[2].IN1
write_addr_1[3] => write_addr_1[3].IN1
write_addr_1[4] => write_addr_1[4].IN1
write_addr_1[5] => write_addr_1[5].IN1
write_addr_1[6] => write_addr_1[6].IN1
write_addr_1[7] => write_addr_1[7].IN1
write_addr_1[8] => write_addr_1[8].IN1
write_addr_1[9] => write_addr_1[9].IN1
write_addr_1[10] => write_addr_1[10].IN1
write_addr_1[11] => write_addr_1[11].IN1
write_addr_1[12] => write_addr_1[12].IN1
write_addr_1[13] => write_addr_1[13].IN1
write_addr_1[14] => write_addr_1[14].IN1
write_addr_1[15] => write_addr_1[15].IN1
write_addr_1[16] => write_addr_1[16].IN1
write_addr_1[17] => write_addr_1[17].IN1
write_addr_1[18] => write_addr_1[18].IN1
write_addr_1[19] => write_addr_1[19].IN1
write_addr_1[20] => write_addr_1[20].IN1
write_addr_1[21] => write_addr_1[21].IN1
write_addr_1[22] => write_addr_1[22].IN1
write_addr_1[23] => write_addr_1[23].IN1
write_addr_2[0] => write_addr_2[0].IN1
write_addr_2[1] => write_addr_2[1].IN1
write_addr_2[2] => write_addr_2[2].IN1
write_addr_2[3] => write_addr_2[3].IN1
write_addr_2[4] => write_addr_2[4].IN1
write_addr_2[5] => write_addr_2[5].IN1
write_addr_2[6] => write_addr_2[6].IN1
write_addr_2[7] => write_addr_2[7].IN1
write_addr_2[8] => write_addr_2[8].IN1
write_addr_2[9] => write_addr_2[9].IN1
write_addr_2[10] => write_addr_2[10].IN1
write_addr_2[11] => write_addr_2[11].IN1
write_addr_2[12] => write_addr_2[12].IN1
write_addr_2[13] => write_addr_2[13].IN1
write_addr_2[14] => write_addr_2[14].IN1
write_addr_2[15] => write_addr_2[15].IN1
write_addr_2[16] => write_addr_2[16].IN1
write_addr_2[17] => write_addr_2[17].IN1
write_addr_2[18] => write_addr_2[18].IN1
write_addr_2[19] => write_addr_2[19].IN1
write_addr_2[20] => write_addr_2[20].IN1
write_addr_2[21] => write_addr_2[21].IN1
write_addr_2[22] => write_addr_2[22].IN1
write_addr_2[23] => write_addr_2[23].IN1
write_addr_3[0] => write_addr_3[0].IN1
write_addr_3[1] => write_addr_3[1].IN1
write_addr_3[2] => write_addr_3[2].IN1
write_addr_3[3] => write_addr_3[3].IN1
write_addr_3[4] => write_addr_3[4].IN1
write_addr_3[5] => write_addr_3[5].IN1
write_addr_3[6] => write_addr_3[6].IN1
write_addr_3[7] => write_addr_3[7].IN1
write_addr_3[8] => write_addr_3[8].IN1
write_addr_3[9] => write_addr_3[9].IN1
write_addr_3[10] => write_addr_3[10].IN1
write_addr_3[11] => write_addr_3[11].IN1
write_addr_3[12] => write_addr_3[12].IN1
write_addr_3[13] => write_addr_3[13].IN1
write_addr_3[14] => write_addr_3[14].IN1
write_addr_3[15] => write_addr_3[15].IN1
write_addr_3[16] => write_addr_3[16].IN1
write_addr_3[17] => write_addr_3[17].IN1
write_addr_3[18] => write_addr_3[18].IN1
write_addr_3[19] => write_addr_3[19].IN1
write_addr_3[20] => write_addr_3[20].IN1
write_addr_3[21] => write_addr_3[21].IN1
write_addr_3[22] => write_addr_3[22].IN1
write_addr_3[23] => write_addr_3[23].IN1
write_addr_index[0] => write_addr_index[0].IN1
write_addr_index[1] => write_addr_index[1].IN1
write_len[0] => write_len[0].IN1
write_len[1] => write_len[1].IN1
write_len[2] => write_len[2].IN1
write_len[3] => write_len[3].IN1
write_len[4] => write_len[4].IN1
write_len[5] => write_len[5].IN1
write_len[6] => write_len[6].IN1
write_len[7] => write_len[7].IN1
write_len[8] => write_len[8].IN1
write_len[9] => write_len[9].IN1
write_len[10] => write_len[10].IN1
write_len[11] => write_len[11].IN1
write_len[12] => write_len[12].IN1
write_len[13] => write_len[13].IN1
write_len[14] => write_len[14].IN1
write_len[15] => write_len[15].IN1
write_len[16] => write_len[16].IN1
write_len[17] => write_len[17].IN1
write_len[18] => write_len[18].IN1
write_len[19] => write_len[19].IN1
write_len[20] => write_len[20].IN1
write_len[21] => write_len[21].IN1
write_len[22] => write_len[22].IN1
write_len[23] => write_len[23].IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component
data[0] => dcfifo_aql1:auto_generated.data[0]
data[1] => dcfifo_aql1:auto_generated.data[1]
data[2] => dcfifo_aql1:auto_generated.data[2]
data[3] => dcfifo_aql1:auto_generated.data[3]
data[4] => dcfifo_aql1:auto_generated.data[4]
data[5] => dcfifo_aql1:auto_generated.data[5]
data[6] => dcfifo_aql1:auto_generated.data[6]
data[7] => dcfifo_aql1:auto_generated.data[7]
data[8] => dcfifo_aql1:auto_generated.data[8]
data[9] => dcfifo_aql1:auto_generated.data[9]
data[10] => dcfifo_aql1:auto_generated.data[10]
data[11] => dcfifo_aql1:auto_generated.data[11]
data[12] => dcfifo_aql1:auto_generated.data[12]
data[13] => dcfifo_aql1:auto_generated.data[13]
data[14] => dcfifo_aql1:auto_generated.data[14]
data[15] => dcfifo_aql1:auto_generated.data[15]
q[0] <= dcfifo_aql1:auto_generated.q[0]
q[1] <= dcfifo_aql1:auto_generated.q[1]
q[2] <= dcfifo_aql1:auto_generated.q[2]
q[3] <= dcfifo_aql1:auto_generated.q[3]
q[4] <= dcfifo_aql1:auto_generated.q[4]
q[5] <= dcfifo_aql1:auto_generated.q[5]
q[6] <= dcfifo_aql1:auto_generated.q[6]
q[7] <= dcfifo_aql1:auto_generated.q[7]
q[8] <= dcfifo_aql1:auto_generated.q[8]
q[9] <= dcfifo_aql1:auto_generated.q[9]
q[10] <= dcfifo_aql1:auto_generated.q[10]
q[11] <= dcfifo_aql1:auto_generated.q[11]
q[12] <= dcfifo_aql1:auto_generated.q[12]
q[13] <= dcfifo_aql1:auto_generated.q[13]
q[14] <= dcfifo_aql1:auto_generated.q[14]
q[15] <= dcfifo_aql1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_aql1:auto_generated.rdclk
rdreq => dcfifo_aql1:auto_generated.rdreq
wrclk => dcfifo_aql1:auto_generated.wrclk
wrreq => dcfifo_aql1:auto_generated.wrreq
aclr => dcfifo_aql1:auto_generated.aclr
rdempty <= dcfifo_aql1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_aql1:auto_generated.wrfull
rdusedw[0] <= dcfifo_aql1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_aql1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_aql1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_aql1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_aql1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_aql1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_aql1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_aql1:auto_generated.rdusedw[7]
wrusedw[0] <= dcfifo_aql1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_aql1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_aql1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_aql1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_aql1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_aql1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_aql1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_aql1:auto_generated.wrusedw[7]


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_mv61:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_mv61:fifo_ram.data_a[0]
data[1] => altsyncram_mv61:fifo_ram.data_a[1]
data[2] => altsyncram_mv61:fifo_ram.data_a[2]
data[3] => altsyncram_mv61:fifo_ram.data_a[3]
data[4] => altsyncram_mv61:fifo_ram.data_a[4]
data[5] => altsyncram_mv61:fifo_ram.data_a[5]
data[6] => altsyncram_mv61:fifo_ram.data_a[6]
data[7] => altsyncram_mv61:fifo_ram.data_a[7]
data[8] => altsyncram_mv61:fifo_ram.data_a[8]
data[9] => altsyncram_mv61:fifo_ram.data_a[9]
data[10] => altsyncram_mv61:fifo_ram.data_a[10]
data[11] => altsyncram_mv61:fifo_ram.data_a[11]
data[12] => altsyncram_mv61:fifo_ram.data_a[12]
data[13] => altsyncram_mv61:fifo_ram.data_a[13]
data[14] => altsyncram_mv61:fifo_ram.data_a[14]
data[15] => altsyncram_mv61:fifo_ram.data_a[15]
q[0] <= altsyncram_mv61:fifo_ram.q_b[0]
q[1] <= altsyncram_mv61:fifo_ram.q_b[1]
q[2] <= altsyncram_mv61:fifo_ram.q_b[2]
q[3] <= altsyncram_mv61:fifo_ram.q_b[3]
q[4] <= altsyncram_mv61:fifo_ram.q_b[4]
q[5] <= altsyncram_mv61:fifo_ram.q_b[5]
q[6] <= altsyncram_mv61:fifo_ram.q_b[6]
q[7] <= altsyncram_mv61:fifo_ram.q_b[7]
q[8] <= altsyncram_mv61:fifo_ram.q_b[8]
q[9] <= altsyncram_mv61:fifo_ram.q_b[9]
q[10] <= altsyncram_mv61:fifo_ram.q_b[10]
q[11] <= altsyncram_mv61:fifo_ram.q_b[11]
q[12] <= altsyncram_mv61:fifo_ram.q_b[12]
q[13] <= altsyncram_mv61:fifo_ram.q_b[13]
q[14] <= altsyncram_mv61:fifo_ram.q_b[14]
q[15] <= altsyncram_mv61:fifo_ram.q_b[15]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_mv61:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_0ol:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_mv61:fifo_ram.clock0
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_1ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
clock => dffpipe_hd9:dffpipe13.clock
clrn => dffpipe_hd9:dffpipe13.clrn
d[0] => dffpipe_hd9:dffpipe13.d[0]
d[1] => dffpipe_hd9:dffpipe13.d[1]
d[2] => dffpipe_hd9:dffpipe13.d[2]
d[3] => dffpipe_hd9:dffpipe13.d[3]
d[4] => dffpipe_hd9:dffpipe13.d[4]
d[5] => dffpipe_hd9:dffpipe13.d[5]
d[6] => dffpipe_hd9:dffpipe13.d[6]
d[7] => dffpipe_hd9:dffpipe13.d[7]
d[8] => dffpipe_hd9:dffpipe13.d[8]
q[0] <= dffpipe_hd9:dffpipe13.q[0]
q[1] <= dffpipe_hd9:dffpipe13.q[1]
q[2] <= dffpipe_hd9:dffpipe13.q[2]
q[3] <= dffpipe_hd9:dffpipe13.q[3]
q[4] <= dffpipe_hd9:dffpipe13.q[4]
q[5] <= dffpipe_hd9:dffpipe13.q[5]
q[6] <= dffpipe_hd9:dffpipe13.q[6]
q[7] <= dffpipe_hd9:dffpipe13.q[7]
q[8] <= dffpipe_hd9:dffpipe13.q[8]


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
clock => dffpipe_id9:dffpipe16.clock
clrn => dffpipe_id9:dffpipe16.clrn
d[0] => dffpipe_id9:dffpipe16.d[0]
d[1] => dffpipe_id9:dffpipe16.d[1]
d[2] => dffpipe_id9:dffpipe16.d[2]
d[3] => dffpipe_id9:dffpipe16.d[3]
d[4] => dffpipe_id9:dffpipe16.d[4]
d[5] => dffpipe_id9:dffpipe16.d[5]
d[6] => dffpipe_id9:dffpipe16.d[6]
d[7] => dffpipe_id9:dffpipe16.d[7]
d[8] => dffpipe_id9:dffpipe16.d[8]
q[0] <= dffpipe_id9:dffpipe16.q[0]
q[1] <= dffpipe_id9:dffpipe16.q[1]
q[2] <= dffpipe_id9:dffpipe16.q[2]
q[3] <= dffpipe_id9:dffpipe16.q[3]
q[4] <= dffpipe_id9:dffpipe16.q[4]
q[5] <= dffpipe_id9:dffpipe16.q[5]
q[6] <= dffpipe_id9:dffpipe16.q[6]
q[7] <= dffpipe_id9:dffpipe16.q[7]
q[8] <= dffpipe_id9:dffpipe16.q[8]


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0
rst => wr_burst_len[0]~reg0.ACLR
rst => wr_burst_len[1]~reg0.ACLR
rst => wr_burst_len[2]~reg0.ACLR
rst => wr_burst_len[3]~reg0.ACLR
rst => wr_burst_len[4]~reg0.ACLR
rst => wr_burst_len[5]~reg0.ACLR
rst => wr_burst_len[6]~reg0.ACLR
rst => wr_burst_len[7]~reg0.ACLR
rst => wr_burst_len[8]~reg0.ACLR
rst => wr_burst_len[9]~reg0.ACLR
rst => write_req_ack~reg0.ACLR
rst => fifo_aclr~reg0.ACLR
rst => write_cnt[0].ACLR
rst => write_cnt[1].ACLR
rst => write_cnt[2].ACLR
rst => write_cnt[3].ACLR
rst => write_cnt[4].ACLR
rst => write_cnt[5].ACLR
rst => write_cnt[6].ACLR
rst => write_cnt[7].ACLR
rst => write_cnt[8].ACLR
rst => write_cnt[9].ACLR
rst => write_cnt[10].ACLR
rst => write_cnt[11].ACLR
rst => write_cnt[12].ACLR
rst => write_cnt[13].ACLR
rst => write_cnt[14].ACLR
rst => write_cnt[15].ACLR
rst => write_cnt[16].ACLR
rst => write_cnt[17].ACLR
rst => write_cnt[18].ACLR
rst => write_cnt[19].ACLR
rst => write_cnt[20].ACLR
rst => write_cnt[21].ACLR
rst => write_cnt[22].ACLR
rst => write_cnt[23].ACLR
rst => wr_burst_req~reg0.ACLR
rst => wr_burst_addr[0]~reg0.ACLR
rst => wr_burst_addr[1]~reg0.ACLR
rst => wr_burst_addr[2]~reg0.ACLR
rst => wr_burst_addr[3]~reg0.ACLR
rst => wr_burst_addr[4]~reg0.ACLR
rst => wr_burst_addr[5]~reg0.ACLR
rst => wr_burst_addr[6]~reg0.ACLR
rst => wr_burst_addr[7]~reg0.ACLR
rst => wr_burst_addr[8]~reg0.ACLR
rst => wr_burst_addr[9]~reg0.ACLR
rst => wr_burst_addr[10]~reg0.ACLR
rst => wr_burst_addr[11]~reg0.ACLR
rst => wr_burst_addr[12]~reg0.ACLR
rst => wr_burst_addr[13]~reg0.ACLR
rst => wr_burst_addr[14]~reg0.ACLR
rst => wr_burst_addr[15]~reg0.ACLR
rst => wr_burst_addr[16]~reg0.ACLR
rst => wr_burst_addr[17]~reg0.ACLR
rst => wr_burst_addr[18]~reg0.ACLR
rst => wr_burst_addr[19]~reg0.ACLR
rst => wr_burst_addr[20]~reg0.ACLR
rst => wr_burst_addr[21]~reg0.ACLR
rst => wr_burst_addr[22]~reg0.ACLR
rst => wr_burst_addr[23]~reg0.ACLR
rst => write_len_latch[0].ACLR
rst => write_len_latch[1].ACLR
rst => write_len_latch[2].ACLR
rst => write_len_latch[3].ACLR
rst => write_len_latch[4].ACLR
rst => write_len_latch[5].ACLR
rst => write_len_latch[6].ACLR
rst => write_len_latch[7].ACLR
rst => write_len_latch[8].ACLR
rst => write_len_latch[9].ACLR
rst => write_len_latch[10].ACLR
rst => write_len_latch[11].ACLR
rst => write_len_latch[12].ACLR
rst => write_len_latch[13].ACLR
rst => write_len_latch[14].ACLR
rst => write_len_latch[15].ACLR
rst => write_len_latch[16].ACLR
rst => write_len_latch[17].ACLR
rst => write_len_latch[18].ACLR
rst => write_len_latch[19].ACLR
rst => write_len_latch[20].ACLR
rst => write_len_latch[21].ACLR
rst => write_len_latch[22].ACLR
rst => write_len_latch[23].ACLR
rst => write_addr_index_d1[0].ACLR
rst => write_addr_index_d1[1].ACLR
rst => write_addr_index_d0[0].ACLR
rst => write_addr_index_d0[1].ACLR
rst => write_len_d1[0].ACLR
rst => write_len_d1[1].ACLR
rst => write_len_d1[2].ACLR
rst => write_len_d1[3].ACLR
rst => write_len_d1[4].ACLR
rst => write_len_d1[5].ACLR
rst => write_len_d1[6].ACLR
rst => write_len_d1[7].ACLR
rst => write_len_d1[8].ACLR
rst => write_len_d1[9].ACLR
rst => write_len_d1[10].ACLR
rst => write_len_d1[11].ACLR
rst => write_len_d1[12].ACLR
rst => write_len_d1[13].ACLR
rst => write_len_d1[14].ACLR
rst => write_len_d1[15].ACLR
rst => write_len_d1[16].ACLR
rst => write_len_d1[17].ACLR
rst => write_len_d1[18].ACLR
rst => write_len_d1[19].ACLR
rst => write_len_d1[20].ACLR
rst => write_len_d1[21].ACLR
rst => write_len_d1[22].ACLR
rst => write_len_d1[23].ACLR
rst => write_len_d0[0].ACLR
rst => write_len_d0[1].ACLR
rst => write_len_d0[2].ACLR
rst => write_len_d0[3].ACLR
rst => write_len_d0[4].ACLR
rst => write_len_d0[5].ACLR
rst => write_len_d0[6].ACLR
rst => write_len_d0[7].ACLR
rst => write_len_d0[8].ACLR
rst => write_len_d0[9].ACLR
rst => write_len_d0[10].ACLR
rst => write_len_d0[11].ACLR
rst => write_len_d0[12].ACLR
rst => write_len_d0[13].ACLR
rst => write_len_d0[14].ACLR
rst => write_len_d0[15].ACLR
rst => write_len_d0[16].ACLR
rst => write_len_d0[17].ACLR
rst => write_len_d0[18].ACLR
rst => write_len_d0[19].ACLR
rst => write_len_d0[20].ACLR
rst => write_len_d0[21].ACLR
rst => write_len_d0[22].ACLR
rst => write_len_d0[23].ACLR
rst => write_req_d2.ACLR
rst => write_req_d1.ACLR
rst => write_req_d0.ACLR
rst => state~8.DATAIN
mem_clk => wr_burst_len[0]~reg0.CLK
mem_clk => wr_burst_len[1]~reg0.CLK
mem_clk => wr_burst_len[2]~reg0.CLK
mem_clk => wr_burst_len[3]~reg0.CLK
mem_clk => wr_burst_len[4]~reg0.CLK
mem_clk => wr_burst_len[5]~reg0.CLK
mem_clk => wr_burst_len[6]~reg0.CLK
mem_clk => wr_burst_len[7]~reg0.CLK
mem_clk => wr_burst_len[8]~reg0.CLK
mem_clk => wr_burst_len[9]~reg0.CLK
mem_clk => write_req_ack~reg0.CLK
mem_clk => fifo_aclr~reg0.CLK
mem_clk => write_cnt[0].CLK
mem_clk => write_cnt[1].CLK
mem_clk => write_cnt[2].CLK
mem_clk => write_cnt[3].CLK
mem_clk => write_cnt[4].CLK
mem_clk => write_cnt[5].CLK
mem_clk => write_cnt[6].CLK
mem_clk => write_cnt[7].CLK
mem_clk => write_cnt[8].CLK
mem_clk => write_cnt[9].CLK
mem_clk => write_cnt[10].CLK
mem_clk => write_cnt[11].CLK
mem_clk => write_cnt[12].CLK
mem_clk => write_cnt[13].CLK
mem_clk => write_cnt[14].CLK
mem_clk => write_cnt[15].CLK
mem_clk => write_cnt[16].CLK
mem_clk => write_cnt[17].CLK
mem_clk => write_cnt[18].CLK
mem_clk => write_cnt[19].CLK
mem_clk => write_cnt[20].CLK
mem_clk => write_cnt[21].CLK
mem_clk => write_cnt[22].CLK
mem_clk => write_cnt[23].CLK
mem_clk => wr_burst_req~reg0.CLK
mem_clk => wr_burst_addr[0]~reg0.CLK
mem_clk => wr_burst_addr[1]~reg0.CLK
mem_clk => wr_burst_addr[2]~reg0.CLK
mem_clk => wr_burst_addr[3]~reg0.CLK
mem_clk => wr_burst_addr[4]~reg0.CLK
mem_clk => wr_burst_addr[5]~reg0.CLK
mem_clk => wr_burst_addr[6]~reg0.CLK
mem_clk => wr_burst_addr[7]~reg0.CLK
mem_clk => wr_burst_addr[8]~reg0.CLK
mem_clk => wr_burst_addr[9]~reg0.CLK
mem_clk => wr_burst_addr[10]~reg0.CLK
mem_clk => wr_burst_addr[11]~reg0.CLK
mem_clk => wr_burst_addr[12]~reg0.CLK
mem_clk => wr_burst_addr[13]~reg0.CLK
mem_clk => wr_burst_addr[14]~reg0.CLK
mem_clk => wr_burst_addr[15]~reg0.CLK
mem_clk => wr_burst_addr[16]~reg0.CLK
mem_clk => wr_burst_addr[17]~reg0.CLK
mem_clk => wr_burst_addr[18]~reg0.CLK
mem_clk => wr_burst_addr[19]~reg0.CLK
mem_clk => wr_burst_addr[20]~reg0.CLK
mem_clk => wr_burst_addr[21]~reg0.CLK
mem_clk => wr_burst_addr[22]~reg0.CLK
mem_clk => wr_burst_addr[23]~reg0.CLK
mem_clk => write_len_latch[0].CLK
mem_clk => write_len_latch[1].CLK
mem_clk => write_len_latch[2].CLK
mem_clk => write_len_latch[3].CLK
mem_clk => write_len_latch[4].CLK
mem_clk => write_len_latch[5].CLK
mem_clk => write_len_latch[6].CLK
mem_clk => write_len_latch[7].CLK
mem_clk => write_len_latch[8].CLK
mem_clk => write_len_latch[9].CLK
mem_clk => write_len_latch[10].CLK
mem_clk => write_len_latch[11].CLK
mem_clk => write_len_latch[12].CLK
mem_clk => write_len_latch[13].CLK
mem_clk => write_len_latch[14].CLK
mem_clk => write_len_latch[15].CLK
mem_clk => write_len_latch[16].CLK
mem_clk => write_len_latch[17].CLK
mem_clk => write_len_latch[18].CLK
mem_clk => write_len_latch[19].CLK
mem_clk => write_len_latch[20].CLK
mem_clk => write_len_latch[21].CLK
mem_clk => write_len_latch[22].CLK
mem_clk => write_len_latch[23].CLK
mem_clk => write_addr_index_d1[0].CLK
mem_clk => write_addr_index_d1[1].CLK
mem_clk => write_addr_index_d0[0].CLK
mem_clk => write_addr_index_d0[1].CLK
mem_clk => write_len_d1[0].CLK
mem_clk => write_len_d1[1].CLK
mem_clk => write_len_d1[2].CLK
mem_clk => write_len_d1[3].CLK
mem_clk => write_len_d1[4].CLK
mem_clk => write_len_d1[5].CLK
mem_clk => write_len_d1[6].CLK
mem_clk => write_len_d1[7].CLK
mem_clk => write_len_d1[8].CLK
mem_clk => write_len_d1[9].CLK
mem_clk => write_len_d1[10].CLK
mem_clk => write_len_d1[11].CLK
mem_clk => write_len_d1[12].CLK
mem_clk => write_len_d1[13].CLK
mem_clk => write_len_d1[14].CLK
mem_clk => write_len_d1[15].CLK
mem_clk => write_len_d1[16].CLK
mem_clk => write_len_d1[17].CLK
mem_clk => write_len_d1[18].CLK
mem_clk => write_len_d1[19].CLK
mem_clk => write_len_d1[20].CLK
mem_clk => write_len_d1[21].CLK
mem_clk => write_len_d1[22].CLK
mem_clk => write_len_d1[23].CLK
mem_clk => write_len_d0[0].CLK
mem_clk => write_len_d0[1].CLK
mem_clk => write_len_d0[2].CLK
mem_clk => write_len_d0[3].CLK
mem_clk => write_len_d0[4].CLK
mem_clk => write_len_d0[5].CLK
mem_clk => write_len_d0[6].CLK
mem_clk => write_len_d0[7].CLK
mem_clk => write_len_d0[8].CLK
mem_clk => write_len_d0[9].CLK
mem_clk => write_len_d0[10].CLK
mem_clk => write_len_d0[11].CLK
mem_clk => write_len_d0[12].CLK
mem_clk => write_len_d0[13].CLK
mem_clk => write_len_d0[14].CLK
mem_clk => write_len_d0[15].CLK
mem_clk => write_len_d0[16].CLK
mem_clk => write_len_d0[17].CLK
mem_clk => write_len_d0[18].CLK
mem_clk => write_len_d0[19].CLK
mem_clk => write_len_d0[20].CLK
mem_clk => write_len_d0[21].CLK
mem_clk => write_len_d0[22].CLK
mem_clk => write_len_d0[23].CLK
mem_clk => write_req_d2.CLK
mem_clk => write_req_d1.CLK
mem_clk => write_req_d0.CLK
mem_clk => state~6.DATAIN
wr_burst_req <= wr_burst_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[0] <= wr_burst_len[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[1] <= wr_burst_len[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[2] <= wr_burst_len[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[3] <= wr_burst_len[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[4] <= wr_burst_len[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[5] <= wr_burst_len[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[6] <= wr_burst_len[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[7] <= wr_burst_len[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[8] <= wr_burst_len[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[9] <= wr_burst_len[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[0] <= wr_burst_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[1] <= wr_burst_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[2] <= wr_burst_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[3] <= wr_burst_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[4] <= wr_burst_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[5] <= wr_burst_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[6] <= wr_burst_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[7] <= wr_burst_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[8] <= wr_burst_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[9] <= wr_burst_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[10] <= wr_burst_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[11] <= wr_burst_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[12] <= wr_burst_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[13] <= wr_burst_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[14] <= wr_burst_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[15] <= wr_burst_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[16] <= wr_burst_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[17] <= wr_burst_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[18] <= wr_burst_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[19] <= wr_burst_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[20] <= wr_burst_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[21] <= wr_burst_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[22] <= wr_burst_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[23] <= wr_burst_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data_req => ~NO_FANOUT~
wr_burst_finish => wr_burst_req.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
write_req => write_req_d0.DATAIN
write_req_ack <= write_req_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_finish <= write_finish.DB_MAX_OUTPUT_PORT_TYPE
write_addr_0[0] => wr_burst_addr.DATAB
write_addr_0[1] => wr_burst_addr.DATAB
write_addr_0[2] => wr_burst_addr.DATAB
write_addr_0[3] => wr_burst_addr.DATAB
write_addr_0[4] => wr_burst_addr.DATAB
write_addr_0[5] => wr_burst_addr.DATAB
write_addr_0[6] => wr_burst_addr.DATAB
write_addr_0[7] => wr_burst_addr.DATAB
write_addr_0[8] => wr_burst_addr.DATAB
write_addr_0[9] => wr_burst_addr.DATAB
write_addr_0[10] => wr_burst_addr.DATAB
write_addr_0[11] => wr_burst_addr.DATAB
write_addr_0[12] => wr_burst_addr.DATAB
write_addr_0[13] => wr_burst_addr.DATAB
write_addr_0[14] => wr_burst_addr.DATAB
write_addr_0[15] => wr_burst_addr.DATAB
write_addr_0[16] => wr_burst_addr.DATAB
write_addr_0[17] => wr_burst_addr.DATAB
write_addr_0[18] => wr_burst_addr.DATAB
write_addr_0[19] => wr_burst_addr.DATAB
write_addr_0[20] => wr_burst_addr.DATAB
write_addr_0[21] => wr_burst_addr.DATAB
write_addr_0[22] => wr_burst_addr.DATAB
write_addr_0[23] => wr_burst_addr.DATAB
write_addr_1[0] => wr_burst_addr.DATAB
write_addr_1[1] => wr_burst_addr.DATAB
write_addr_1[2] => wr_burst_addr.DATAB
write_addr_1[3] => wr_burst_addr.DATAB
write_addr_1[4] => wr_burst_addr.DATAB
write_addr_1[5] => wr_burst_addr.DATAB
write_addr_1[6] => wr_burst_addr.DATAB
write_addr_1[7] => wr_burst_addr.DATAB
write_addr_1[8] => wr_burst_addr.DATAB
write_addr_1[9] => wr_burst_addr.DATAB
write_addr_1[10] => wr_burst_addr.DATAB
write_addr_1[11] => wr_burst_addr.DATAB
write_addr_1[12] => wr_burst_addr.DATAB
write_addr_1[13] => wr_burst_addr.DATAB
write_addr_1[14] => wr_burst_addr.DATAB
write_addr_1[15] => wr_burst_addr.DATAB
write_addr_1[16] => wr_burst_addr.DATAB
write_addr_1[17] => wr_burst_addr.DATAB
write_addr_1[18] => wr_burst_addr.DATAB
write_addr_1[19] => wr_burst_addr.DATAB
write_addr_1[20] => wr_burst_addr.DATAB
write_addr_1[21] => wr_burst_addr.DATAB
write_addr_1[22] => wr_burst_addr.DATAB
write_addr_1[23] => wr_burst_addr.DATAB
write_addr_2[0] => wr_burst_addr.DATAB
write_addr_2[1] => wr_burst_addr.DATAB
write_addr_2[2] => wr_burst_addr.DATAB
write_addr_2[3] => wr_burst_addr.DATAB
write_addr_2[4] => wr_burst_addr.DATAB
write_addr_2[5] => wr_burst_addr.DATAB
write_addr_2[6] => wr_burst_addr.DATAB
write_addr_2[7] => wr_burst_addr.DATAB
write_addr_2[8] => wr_burst_addr.DATAB
write_addr_2[9] => wr_burst_addr.DATAB
write_addr_2[10] => wr_burst_addr.DATAB
write_addr_2[11] => wr_burst_addr.DATAB
write_addr_2[12] => wr_burst_addr.DATAB
write_addr_2[13] => wr_burst_addr.DATAB
write_addr_2[14] => wr_burst_addr.DATAB
write_addr_2[15] => wr_burst_addr.DATAB
write_addr_2[16] => wr_burst_addr.DATAB
write_addr_2[17] => wr_burst_addr.DATAB
write_addr_2[18] => wr_burst_addr.DATAB
write_addr_2[19] => wr_burst_addr.DATAB
write_addr_2[20] => wr_burst_addr.DATAB
write_addr_2[21] => wr_burst_addr.DATAB
write_addr_2[22] => wr_burst_addr.DATAB
write_addr_2[23] => wr_burst_addr.DATAB
write_addr_3[0] => wr_burst_addr.DATAB
write_addr_3[1] => wr_burst_addr.DATAB
write_addr_3[2] => wr_burst_addr.DATAB
write_addr_3[3] => wr_burst_addr.DATAB
write_addr_3[4] => wr_burst_addr.DATAB
write_addr_3[5] => wr_burst_addr.DATAB
write_addr_3[6] => wr_burst_addr.DATAB
write_addr_3[7] => wr_burst_addr.DATAB
write_addr_3[8] => wr_burst_addr.DATAB
write_addr_3[9] => wr_burst_addr.DATAB
write_addr_3[10] => wr_burst_addr.DATAB
write_addr_3[11] => wr_burst_addr.DATAB
write_addr_3[12] => wr_burst_addr.DATAB
write_addr_3[13] => wr_burst_addr.DATAB
write_addr_3[14] => wr_burst_addr.DATAB
write_addr_3[15] => wr_burst_addr.DATAB
write_addr_3[16] => wr_burst_addr.DATAB
write_addr_3[17] => wr_burst_addr.DATAB
write_addr_3[18] => wr_burst_addr.DATAB
write_addr_3[19] => wr_burst_addr.DATAB
write_addr_3[20] => wr_burst_addr.DATAB
write_addr_3[21] => wr_burst_addr.DATAB
write_addr_3[22] => wr_burst_addr.DATAB
write_addr_3[23] => wr_burst_addr.DATAB
write_addr_index[0] => write_addr_index_d0[0].DATAIN
write_addr_index[1] => write_addr_index_d0[1].DATAIN
write_len[0] => write_len_d0[0].DATAIN
write_len[1] => write_len_d0[1].DATAIN
write_len[2] => write_len_d0[2].DATAIN
write_len[3] => write_len_d0[3].DATAIN
write_len[4] => write_len_d0[4].DATAIN
write_len[5] => write_len_d0[5].DATAIN
write_len[6] => write_len_d0[6].DATAIN
write_len[7] => write_len_d0[7].DATAIN
write_len[8] => write_len_d0[8].DATAIN
write_len[9] => write_len_d0[9].DATAIN
write_len[10] => write_len_d0[10].DATAIN
write_len[11] => write_len_d0[11].DATAIN
write_len[12] => write_len_d0[12].DATAIN
write_len[13] => write_len_d0[13].DATAIN
write_len[14] => write_len_d0[14].DATAIN
write_len[15] => write_len_d0[15].DATAIN
write_len[16] => write_len_d0[16].DATAIN
write_len[17] => write_len_d0[17].DATAIN
write_len[18] => write_len_d0[18].DATAIN
write_len[19] => write_len_d0[19].DATAIN
write_len[20] => write_len_d0[20].DATAIN
write_len[21] => write_len_d0[21].DATAIN
write_len[22] => write_len_d0[22].DATAIN
write_len[23] => write_len_d0[23].DATAIN
fifo_aclr <= fifo_aclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[0] => LessThan0.IN32
rdusedw[1] => LessThan0.IN31
rdusedw[2] => LessThan0.IN30
rdusedw[3] => LessThan0.IN29
rdusedw[4] => LessThan0.IN28
rdusedw[5] => LessThan0.IN27
rdusedw[6] => LessThan0.IN26
rdusedw[7] => LessThan0.IN25
rdusedw[8] => LessThan0.IN24
rdusedw[9] => LessThan0.IN23
rdusedw[10] => LessThan0.IN22
rdusedw[11] => LessThan0.IN21
rdusedw[12] => LessThan0.IN20
rdusedw[13] => LessThan0.IN19
rdusedw[14] => LessThan0.IN18
rdusedw[15] => LessThan0.IN17


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component
data[0] => dcfifo_aql1:auto_generated.data[0]
data[1] => dcfifo_aql1:auto_generated.data[1]
data[2] => dcfifo_aql1:auto_generated.data[2]
data[3] => dcfifo_aql1:auto_generated.data[3]
data[4] => dcfifo_aql1:auto_generated.data[4]
data[5] => dcfifo_aql1:auto_generated.data[5]
data[6] => dcfifo_aql1:auto_generated.data[6]
data[7] => dcfifo_aql1:auto_generated.data[7]
data[8] => dcfifo_aql1:auto_generated.data[8]
data[9] => dcfifo_aql1:auto_generated.data[9]
data[10] => dcfifo_aql1:auto_generated.data[10]
data[11] => dcfifo_aql1:auto_generated.data[11]
data[12] => dcfifo_aql1:auto_generated.data[12]
data[13] => dcfifo_aql1:auto_generated.data[13]
data[14] => dcfifo_aql1:auto_generated.data[14]
data[15] => dcfifo_aql1:auto_generated.data[15]
q[0] <= dcfifo_aql1:auto_generated.q[0]
q[1] <= dcfifo_aql1:auto_generated.q[1]
q[2] <= dcfifo_aql1:auto_generated.q[2]
q[3] <= dcfifo_aql1:auto_generated.q[3]
q[4] <= dcfifo_aql1:auto_generated.q[4]
q[5] <= dcfifo_aql1:auto_generated.q[5]
q[6] <= dcfifo_aql1:auto_generated.q[6]
q[7] <= dcfifo_aql1:auto_generated.q[7]
q[8] <= dcfifo_aql1:auto_generated.q[8]
q[9] <= dcfifo_aql1:auto_generated.q[9]
q[10] <= dcfifo_aql1:auto_generated.q[10]
q[11] <= dcfifo_aql1:auto_generated.q[11]
q[12] <= dcfifo_aql1:auto_generated.q[12]
q[13] <= dcfifo_aql1:auto_generated.q[13]
q[14] <= dcfifo_aql1:auto_generated.q[14]
q[15] <= dcfifo_aql1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_aql1:auto_generated.rdclk
rdreq => dcfifo_aql1:auto_generated.rdreq
wrclk => dcfifo_aql1:auto_generated.wrclk
wrreq => dcfifo_aql1:auto_generated.wrreq
aclr => dcfifo_aql1:auto_generated.aclr
rdempty <= dcfifo_aql1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_aql1:auto_generated.wrfull
rdusedw[0] <= dcfifo_aql1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_aql1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_aql1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_aql1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_aql1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_aql1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_aql1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_aql1:auto_generated.rdusedw[7]
wrusedw[0] <= dcfifo_aql1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_aql1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_aql1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_aql1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_aql1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_aql1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_aql1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_aql1:auto_generated.wrusedw[7]


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_mv61:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_mv61:fifo_ram.data_a[0]
data[1] => altsyncram_mv61:fifo_ram.data_a[1]
data[2] => altsyncram_mv61:fifo_ram.data_a[2]
data[3] => altsyncram_mv61:fifo_ram.data_a[3]
data[4] => altsyncram_mv61:fifo_ram.data_a[4]
data[5] => altsyncram_mv61:fifo_ram.data_a[5]
data[6] => altsyncram_mv61:fifo_ram.data_a[6]
data[7] => altsyncram_mv61:fifo_ram.data_a[7]
data[8] => altsyncram_mv61:fifo_ram.data_a[8]
data[9] => altsyncram_mv61:fifo_ram.data_a[9]
data[10] => altsyncram_mv61:fifo_ram.data_a[10]
data[11] => altsyncram_mv61:fifo_ram.data_a[11]
data[12] => altsyncram_mv61:fifo_ram.data_a[12]
data[13] => altsyncram_mv61:fifo_ram.data_a[13]
data[14] => altsyncram_mv61:fifo_ram.data_a[14]
data[15] => altsyncram_mv61:fifo_ram.data_a[15]
q[0] <= altsyncram_mv61:fifo_ram.q_b[0]
q[1] <= altsyncram_mv61:fifo_ram.q_b[1]
q[2] <= altsyncram_mv61:fifo_ram.q_b[2]
q[3] <= altsyncram_mv61:fifo_ram.q_b[3]
q[4] <= altsyncram_mv61:fifo_ram.q_b[4]
q[5] <= altsyncram_mv61:fifo_ram.q_b[5]
q[6] <= altsyncram_mv61:fifo_ram.q_b[6]
q[7] <= altsyncram_mv61:fifo_ram.q_b[7]
q[8] <= altsyncram_mv61:fifo_ram.q_b[8]
q[9] <= altsyncram_mv61:fifo_ram.q_b[9]
q[10] <= altsyncram_mv61:fifo_ram.q_b[10]
q[11] <= altsyncram_mv61:fifo_ram.q_b[11]
q[12] <= altsyncram_mv61:fifo_ram.q_b[12]
q[13] <= altsyncram_mv61:fifo_ram.q_b[13]
q[14] <= altsyncram_mv61:fifo_ram.q_b[14]
q[15] <= altsyncram_mv61:fifo_ram.q_b[15]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_mv61:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_0ol:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_mv61:fifo_ram.clock0
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_1ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
clock => dffpipe_hd9:dffpipe13.clock
clrn => dffpipe_hd9:dffpipe13.clrn
d[0] => dffpipe_hd9:dffpipe13.d[0]
d[1] => dffpipe_hd9:dffpipe13.d[1]
d[2] => dffpipe_hd9:dffpipe13.d[2]
d[3] => dffpipe_hd9:dffpipe13.d[3]
d[4] => dffpipe_hd9:dffpipe13.d[4]
d[5] => dffpipe_hd9:dffpipe13.d[5]
d[6] => dffpipe_hd9:dffpipe13.d[6]
d[7] => dffpipe_hd9:dffpipe13.d[7]
d[8] => dffpipe_hd9:dffpipe13.d[8]
q[0] <= dffpipe_hd9:dffpipe13.q[0]
q[1] <= dffpipe_hd9:dffpipe13.q[1]
q[2] <= dffpipe_hd9:dffpipe13.q[2]
q[3] <= dffpipe_hd9:dffpipe13.q[3]
q[4] <= dffpipe_hd9:dffpipe13.q[4]
q[5] <= dffpipe_hd9:dffpipe13.q[5]
q[6] <= dffpipe_hd9:dffpipe13.q[6]
q[7] <= dffpipe_hd9:dffpipe13.q[7]
q[8] <= dffpipe_hd9:dffpipe13.q[8]


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
clock => dffpipe_id9:dffpipe16.clock
clrn => dffpipe_id9:dffpipe16.clrn
d[0] => dffpipe_id9:dffpipe16.d[0]
d[1] => dffpipe_id9:dffpipe16.d[1]
d[2] => dffpipe_id9:dffpipe16.d[2]
d[3] => dffpipe_id9:dffpipe16.d[3]
d[4] => dffpipe_id9:dffpipe16.d[4]
d[5] => dffpipe_id9:dffpipe16.d[5]
d[6] => dffpipe_id9:dffpipe16.d[6]
d[7] => dffpipe_id9:dffpipe16.d[7]
d[8] => dffpipe_id9:dffpipe16.d[8]
q[0] <= dffpipe_id9:dffpipe16.q[0]
q[1] <= dffpipe_id9:dffpipe16.q[1]
q[2] <= dffpipe_id9:dffpipe16.q[2]
q[3] <= dffpipe_id9:dffpipe16.q[3]
q[4] <= dffpipe_id9:dffpipe16.q[4]
q[5] <= dffpipe_id9:dffpipe16.q[5]
q[6] <= dffpipe_id9:dffpipe16.q[6]
q[7] <= dffpipe_id9:dffpipe16.q[7]
q[8] <= dffpipe_id9:dffpipe16.q[8]


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0
rst => read_req_ack~reg0.ACLR
rst => rd_burst_len[0]~reg0.ACLR
rst => rd_burst_len[1]~reg0.ACLR
rst => rd_burst_len[2]~reg0.ACLR
rst => rd_burst_len[3]~reg0.ACLR
rst => rd_burst_len[4]~reg0.ACLR
rst => rd_burst_len[5]~reg0.ACLR
rst => rd_burst_len[6]~reg0.ACLR
rst => rd_burst_len[7]~reg0.ACLR
rst => rd_burst_len[8]~reg0.ACLR
rst => rd_burst_len[9]~reg0.ACLR
rst => fifo_aclr~reg0.ACLR
rst => read_cnt[0].ACLR
rst => read_cnt[1].ACLR
rst => read_cnt[2].ACLR
rst => read_cnt[3].ACLR
rst => read_cnt[4].ACLR
rst => read_cnt[5].ACLR
rst => read_cnt[6].ACLR
rst => read_cnt[7].ACLR
rst => read_cnt[8].ACLR
rst => read_cnt[9].ACLR
rst => read_cnt[10].ACLR
rst => read_cnt[11].ACLR
rst => read_cnt[12].ACLR
rst => read_cnt[13].ACLR
rst => read_cnt[14].ACLR
rst => read_cnt[15].ACLR
rst => read_cnt[16].ACLR
rst => read_cnt[17].ACLR
rst => read_cnt[18].ACLR
rst => read_cnt[19].ACLR
rst => read_cnt[20].ACLR
rst => read_cnt[21].ACLR
rst => read_cnt[22].ACLR
rst => read_cnt[23].ACLR
rst => rd_burst_req~reg0.ACLR
rst => rd_burst_addr[0]~reg0.ACLR
rst => rd_burst_addr[1]~reg0.ACLR
rst => rd_burst_addr[2]~reg0.ACLR
rst => rd_burst_addr[3]~reg0.ACLR
rst => rd_burst_addr[4]~reg0.ACLR
rst => rd_burst_addr[5]~reg0.ACLR
rst => rd_burst_addr[6]~reg0.ACLR
rst => rd_burst_addr[7]~reg0.ACLR
rst => rd_burst_addr[8]~reg0.ACLR
rst => rd_burst_addr[9]~reg0.ACLR
rst => rd_burst_addr[10]~reg0.ACLR
rst => rd_burst_addr[11]~reg0.ACLR
rst => rd_burst_addr[12]~reg0.ACLR
rst => rd_burst_addr[13]~reg0.ACLR
rst => rd_burst_addr[14]~reg0.ACLR
rst => rd_burst_addr[15]~reg0.ACLR
rst => rd_burst_addr[16]~reg0.ACLR
rst => rd_burst_addr[17]~reg0.ACLR
rst => rd_burst_addr[18]~reg0.ACLR
rst => rd_burst_addr[19]~reg0.ACLR
rst => rd_burst_addr[20]~reg0.ACLR
rst => rd_burst_addr[21]~reg0.ACLR
rst => rd_burst_addr[22]~reg0.ACLR
rst => rd_burst_addr[23]~reg0.ACLR
rst => read_len_latch[0].ACLR
rst => read_len_latch[1].ACLR
rst => read_len_latch[2].ACLR
rst => read_len_latch[3].ACLR
rst => read_len_latch[4].ACLR
rst => read_len_latch[5].ACLR
rst => read_len_latch[6].ACLR
rst => read_len_latch[7].ACLR
rst => read_len_latch[8].ACLR
rst => read_len_latch[9].ACLR
rst => read_len_latch[10].ACLR
rst => read_len_latch[11].ACLR
rst => read_len_latch[12].ACLR
rst => read_len_latch[13].ACLR
rst => read_len_latch[14].ACLR
rst => read_len_latch[15].ACLR
rst => read_len_latch[16].ACLR
rst => read_len_latch[17].ACLR
rst => read_len_latch[18].ACLR
rst => read_len_latch[19].ACLR
rst => read_len_latch[20].ACLR
rst => read_len_latch[21].ACLR
rst => read_len_latch[22].ACLR
rst => read_len_latch[23].ACLR
rst => read_addr_index_d1[0].ACLR
rst => read_addr_index_d1[1].ACLR
rst => read_addr_index_d0[0].ACLR
rst => read_addr_index_d0[1].ACLR
rst => read_len_d1[0].ACLR
rst => read_len_d1[1].ACLR
rst => read_len_d1[2].ACLR
rst => read_len_d1[3].ACLR
rst => read_len_d1[4].ACLR
rst => read_len_d1[5].ACLR
rst => read_len_d1[6].ACLR
rst => read_len_d1[7].ACLR
rst => read_len_d1[8].ACLR
rst => read_len_d1[9].ACLR
rst => read_len_d1[10].ACLR
rst => read_len_d1[11].ACLR
rst => read_len_d1[12].ACLR
rst => read_len_d1[13].ACLR
rst => read_len_d1[14].ACLR
rst => read_len_d1[15].ACLR
rst => read_len_d1[16].ACLR
rst => read_len_d1[17].ACLR
rst => read_len_d1[18].ACLR
rst => read_len_d1[19].ACLR
rst => read_len_d1[20].ACLR
rst => read_len_d1[21].ACLR
rst => read_len_d1[22].ACLR
rst => read_len_d1[23].ACLR
rst => read_len_d0[0].ACLR
rst => read_len_d0[1].ACLR
rst => read_len_d0[2].ACLR
rst => read_len_d0[3].ACLR
rst => read_len_d0[4].ACLR
rst => read_len_d0[5].ACLR
rst => read_len_d0[6].ACLR
rst => read_len_d0[7].ACLR
rst => read_len_d0[8].ACLR
rst => read_len_d0[9].ACLR
rst => read_len_d0[10].ACLR
rst => read_len_d0[11].ACLR
rst => read_len_d0[12].ACLR
rst => read_len_d0[13].ACLR
rst => read_len_d0[14].ACLR
rst => read_len_d0[15].ACLR
rst => read_len_d0[16].ACLR
rst => read_len_d0[17].ACLR
rst => read_len_d0[18].ACLR
rst => read_len_d0[19].ACLR
rst => read_len_d0[20].ACLR
rst => read_len_d0[21].ACLR
rst => read_len_d0[22].ACLR
rst => read_len_d0[23].ACLR
rst => read_req_d2.ACLR
rst => read_req_d1.ACLR
rst => read_req_d0.ACLR
rst => state~8.DATAIN
mem_clk => read_req_ack~reg0.CLK
mem_clk => rd_burst_len[0]~reg0.CLK
mem_clk => rd_burst_len[1]~reg0.CLK
mem_clk => rd_burst_len[2]~reg0.CLK
mem_clk => rd_burst_len[3]~reg0.CLK
mem_clk => rd_burst_len[4]~reg0.CLK
mem_clk => rd_burst_len[5]~reg0.CLK
mem_clk => rd_burst_len[6]~reg0.CLK
mem_clk => rd_burst_len[7]~reg0.CLK
mem_clk => rd_burst_len[8]~reg0.CLK
mem_clk => rd_burst_len[9]~reg0.CLK
mem_clk => fifo_aclr~reg0.CLK
mem_clk => read_cnt[0].CLK
mem_clk => read_cnt[1].CLK
mem_clk => read_cnt[2].CLK
mem_clk => read_cnt[3].CLK
mem_clk => read_cnt[4].CLK
mem_clk => read_cnt[5].CLK
mem_clk => read_cnt[6].CLK
mem_clk => read_cnt[7].CLK
mem_clk => read_cnt[8].CLK
mem_clk => read_cnt[9].CLK
mem_clk => read_cnt[10].CLK
mem_clk => read_cnt[11].CLK
mem_clk => read_cnt[12].CLK
mem_clk => read_cnt[13].CLK
mem_clk => read_cnt[14].CLK
mem_clk => read_cnt[15].CLK
mem_clk => read_cnt[16].CLK
mem_clk => read_cnt[17].CLK
mem_clk => read_cnt[18].CLK
mem_clk => read_cnt[19].CLK
mem_clk => read_cnt[20].CLK
mem_clk => read_cnt[21].CLK
mem_clk => read_cnt[22].CLK
mem_clk => read_cnt[23].CLK
mem_clk => rd_burst_req~reg0.CLK
mem_clk => rd_burst_addr[0]~reg0.CLK
mem_clk => rd_burst_addr[1]~reg0.CLK
mem_clk => rd_burst_addr[2]~reg0.CLK
mem_clk => rd_burst_addr[3]~reg0.CLK
mem_clk => rd_burst_addr[4]~reg0.CLK
mem_clk => rd_burst_addr[5]~reg0.CLK
mem_clk => rd_burst_addr[6]~reg0.CLK
mem_clk => rd_burst_addr[7]~reg0.CLK
mem_clk => rd_burst_addr[8]~reg0.CLK
mem_clk => rd_burst_addr[9]~reg0.CLK
mem_clk => rd_burst_addr[10]~reg0.CLK
mem_clk => rd_burst_addr[11]~reg0.CLK
mem_clk => rd_burst_addr[12]~reg0.CLK
mem_clk => rd_burst_addr[13]~reg0.CLK
mem_clk => rd_burst_addr[14]~reg0.CLK
mem_clk => rd_burst_addr[15]~reg0.CLK
mem_clk => rd_burst_addr[16]~reg0.CLK
mem_clk => rd_burst_addr[17]~reg0.CLK
mem_clk => rd_burst_addr[18]~reg0.CLK
mem_clk => rd_burst_addr[19]~reg0.CLK
mem_clk => rd_burst_addr[20]~reg0.CLK
mem_clk => rd_burst_addr[21]~reg0.CLK
mem_clk => rd_burst_addr[22]~reg0.CLK
mem_clk => rd_burst_addr[23]~reg0.CLK
mem_clk => read_len_latch[0].CLK
mem_clk => read_len_latch[1].CLK
mem_clk => read_len_latch[2].CLK
mem_clk => read_len_latch[3].CLK
mem_clk => read_len_latch[4].CLK
mem_clk => read_len_latch[5].CLK
mem_clk => read_len_latch[6].CLK
mem_clk => read_len_latch[7].CLK
mem_clk => read_len_latch[8].CLK
mem_clk => read_len_latch[9].CLK
mem_clk => read_len_latch[10].CLK
mem_clk => read_len_latch[11].CLK
mem_clk => read_len_latch[12].CLK
mem_clk => read_len_latch[13].CLK
mem_clk => read_len_latch[14].CLK
mem_clk => read_len_latch[15].CLK
mem_clk => read_len_latch[16].CLK
mem_clk => read_len_latch[17].CLK
mem_clk => read_len_latch[18].CLK
mem_clk => read_len_latch[19].CLK
mem_clk => read_len_latch[20].CLK
mem_clk => read_len_latch[21].CLK
mem_clk => read_len_latch[22].CLK
mem_clk => read_len_latch[23].CLK
mem_clk => read_addr_index_d1[0].CLK
mem_clk => read_addr_index_d1[1].CLK
mem_clk => read_addr_index_d0[0].CLK
mem_clk => read_addr_index_d0[1].CLK
mem_clk => read_len_d1[0].CLK
mem_clk => read_len_d1[1].CLK
mem_clk => read_len_d1[2].CLK
mem_clk => read_len_d1[3].CLK
mem_clk => read_len_d1[4].CLK
mem_clk => read_len_d1[5].CLK
mem_clk => read_len_d1[6].CLK
mem_clk => read_len_d1[7].CLK
mem_clk => read_len_d1[8].CLK
mem_clk => read_len_d1[9].CLK
mem_clk => read_len_d1[10].CLK
mem_clk => read_len_d1[11].CLK
mem_clk => read_len_d1[12].CLK
mem_clk => read_len_d1[13].CLK
mem_clk => read_len_d1[14].CLK
mem_clk => read_len_d1[15].CLK
mem_clk => read_len_d1[16].CLK
mem_clk => read_len_d1[17].CLK
mem_clk => read_len_d1[18].CLK
mem_clk => read_len_d1[19].CLK
mem_clk => read_len_d1[20].CLK
mem_clk => read_len_d1[21].CLK
mem_clk => read_len_d1[22].CLK
mem_clk => read_len_d1[23].CLK
mem_clk => read_len_d0[0].CLK
mem_clk => read_len_d0[1].CLK
mem_clk => read_len_d0[2].CLK
mem_clk => read_len_d0[3].CLK
mem_clk => read_len_d0[4].CLK
mem_clk => read_len_d0[5].CLK
mem_clk => read_len_d0[6].CLK
mem_clk => read_len_d0[7].CLK
mem_clk => read_len_d0[8].CLK
mem_clk => read_len_d0[9].CLK
mem_clk => read_len_d0[10].CLK
mem_clk => read_len_d0[11].CLK
mem_clk => read_len_d0[12].CLK
mem_clk => read_len_d0[13].CLK
mem_clk => read_len_d0[14].CLK
mem_clk => read_len_d0[15].CLK
mem_clk => read_len_d0[16].CLK
mem_clk => read_len_d0[17].CLK
mem_clk => read_len_d0[18].CLK
mem_clk => read_len_d0[19].CLK
mem_clk => read_len_d0[20].CLK
mem_clk => read_len_d0[21].CLK
mem_clk => read_len_d0[22].CLK
mem_clk => read_len_d0[23].CLK
mem_clk => read_req_d2.CLK
mem_clk => read_req_d1.CLK
mem_clk => read_req_d0.CLK
mem_clk => state~6.DATAIN
rd_burst_req <= rd_burst_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[0] <= rd_burst_len[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[1] <= rd_burst_len[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[2] <= rd_burst_len[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[3] <= rd_burst_len[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[4] <= rd_burst_len[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[5] <= rd_burst_len[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[6] <= rd_burst_len[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[7] <= rd_burst_len[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[8] <= rd_burst_len[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[9] <= rd_burst_len[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[0] <= rd_burst_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[1] <= rd_burst_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[2] <= rd_burst_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[3] <= rd_burst_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[4] <= rd_burst_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[5] <= rd_burst_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[6] <= rd_burst_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[7] <= rd_burst_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[8] <= rd_burst_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[9] <= rd_burst_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[10] <= rd_burst_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[11] <= rd_burst_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[12] <= rd_burst_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[13] <= rd_burst_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[14] <= rd_burst_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[15] <= rd_burst_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[16] <= rd_burst_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[17] <= rd_burst_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[18] <= rd_burst_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[19] <= rd_burst_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[20] <= rd_burst_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[21] <= rd_burst_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[22] <= rd_burst_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[23] <= rd_burst_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data_valid => rd_burst_req.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
read_req => read_req_d0.DATAIN
read_req_ack <= read_req_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_finish <= read_finish.DB_MAX_OUTPUT_PORT_TYPE
read_addr_0[0] => rd_burst_addr.DATAB
read_addr_0[1] => rd_burst_addr.DATAB
read_addr_0[2] => rd_burst_addr.DATAB
read_addr_0[3] => rd_burst_addr.DATAB
read_addr_0[4] => rd_burst_addr.DATAB
read_addr_0[5] => rd_burst_addr.DATAB
read_addr_0[6] => rd_burst_addr.DATAB
read_addr_0[7] => rd_burst_addr.DATAB
read_addr_0[8] => rd_burst_addr.DATAB
read_addr_0[9] => rd_burst_addr.DATAB
read_addr_0[10] => rd_burst_addr.DATAB
read_addr_0[11] => rd_burst_addr.DATAB
read_addr_0[12] => rd_burst_addr.DATAB
read_addr_0[13] => rd_burst_addr.DATAB
read_addr_0[14] => rd_burst_addr.DATAB
read_addr_0[15] => rd_burst_addr.DATAB
read_addr_0[16] => rd_burst_addr.DATAB
read_addr_0[17] => rd_burst_addr.DATAB
read_addr_0[18] => rd_burst_addr.DATAB
read_addr_0[19] => rd_burst_addr.DATAB
read_addr_0[20] => rd_burst_addr.DATAB
read_addr_0[21] => rd_burst_addr.DATAB
read_addr_0[22] => rd_burst_addr.DATAB
read_addr_0[23] => rd_burst_addr.DATAB
read_addr_1[0] => rd_burst_addr.DATAB
read_addr_1[1] => rd_burst_addr.DATAB
read_addr_1[2] => rd_burst_addr.DATAB
read_addr_1[3] => rd_burst_addr.DATAB
read_addr_1[4] => rd_burst_addr.DATAB
read_addr_1[5] => rd_burst_addr.DATAB
read_addr_1[6] => rd_burst_addr.DATAB
read_addr_1[7] => rd_burst_addr.DATAB
read_addr_1[8] => rd_burst_addr.DATAB
read_addr_1[9] => rd_burst_addr.DATAB
read_addr_1[10] => rd_burst_addr.DATAB
read_addr_1[11] => rd_burst_addr.DATAB
read_addr_1[12] => rd_burst_addr.DATAB
read_addr_1[13] => rd_burst_addr.DATAB
read_addr_1[14] => rd_burst_addr.DATAB
read_addr_1[15] => rd_burst_addr.DATAB
read_addr_1[16] => rd_burst_addr.DATAB
read_addr_1[17] => rd_burst_addr.DATAB
read_addr_1[18] => rd_burst_addr.DATAB
read_addr_1[19] => rd_burst_addr.DATAB
read_addr_1[20] => rd_burst_addr.DATAB
read_addr_1[21] => rd_burst_addr.DATAB
read_addr_1[22] => rd_burst_addr.DATAB
read_addr_1[23] => rd_burst_addr.DATAB
read_addr_2[0] => rd_burst_addr.DATAB
read_addr_2[1] => rd_burst_addr.DATAB
read_addr_2[2] => rd_burst_addr.DATAB
read_addr_2[3] => rd_burst_addr.DATAB
read_addr_2[4] => rd_burst_addr.DATAB
read_addr_2[5] => rd_burst_addr.DATAB
read_addr_2[6] => rd_burst_addr.DATAB
read_addr_2[7] => rd_burst_addr.DATAB
read_addr_2[8] => rd_burst_addr.DATAB
read_addr_2[9] => rd_burst_addr.DATAB
read_addr_2[10] => rd_burst_addr.DATAB
read_addr_2[11] => rd_burst_addr.DATAB
read_addr_2[12] => rd_burst_addr.DATAB
read_addr_2[13] => rd_burst_addr.DATAB
read_addr_2[14] => rd_burst_addr.DATAB
read_addr_2[15] => rd_burst_addr.DATAB
read_addr_2[16] => rd_burst_addr.DATAB
read_addr_2[17] => rd_burst_addr.DATAB
read_addr_2[18] => rd_burst_addr.DATAB
read_addr_2[19] => rd_burst_addr.DATAB
read_addr_2[20] => rd_burst_addr.DATAB
read_addr_2[21] => rd_burst_addr.DATAB
read_addr_2[22] => rd_burst_addr.DATAB
read_addr_2[23] => rd_burst_addr.DATAB
read_addr_3[0] => rd_burst_addr.DATAB
read_addr_3[1] => rd_burst_addr.DATAB
read_addr_3[2] => rd_burst_addr.DATAB
read_addr_3[3] => rd_burst_addr.DATAB
read_addr_3[4] => rd_burst_addr.DATAB
read_addr_3[5] => rd_burst_addr.DATAB
read_addr_3[6] => rd_burst_addr.DATAB
read_addr_3[7] => rd_burst_addr.DATAB
read_addr_3[8] => rd_burst_addr.DATAB
read_addr_3[9] => rd_burst_addr.DATAB
read_addr_3[10] => rd_burst_addr.DATAB
read_addr_3[11] => rd_burst_addr.DATAB
read_addr_3[12] => rd_burst_addr.DATAB
read_addr_3[13] => rd_burst_addr.DATAB
read_addr_3[14] => rd_burst_addr.DATAB
read_addr_3[15] => rd_burst_addr.DATAB
read_addr_3[16] => rd_burst_addr.DATAB
read_addr_3[17] => rd_burst_addr.DATAB
read_addr_3[18] => rd_burst_addr.DATAB
read_addr_3[19] => rd_burst_addr.DATAB
read_addr_3[20] => rd_burst_addr.DATAB
read_addr_3[21] => rd_burst_addr.DATAB
read_addr_3[22] => rd_burst_addr.DATAB
read_addr_3[23] => rd_burst_addr.DATAB
read_addr_index[0] => read_addr_index_d0[0].DATAIN
read_addr_index[1] => read_addr_index_d0[1].DATAIN
read_len[0] => read_len_d0[0].DATAIN
read_len[1] => read_len_d0[1].DATAIN
read_len[2] => read_len_d0[2].DATAIN
read_len[3] => read_len_d0[3].DATAIN
read_len[4] => read_len_d0[4].DATAIN
read_len[5] => read_len_d0[5].DATAIN
read_len[6] => read_len_d0[6].DATAIN
read_len[7] => read_len_d0[7].DATAIN
read_len[8] => read_len_d0[8].DATAIN
read_len[9] => read_len_d0[9].DATAIN
read_len[10] => read_len_d0[10].DATAIN
read_len[11] => read_len_d0[11].DATAIN
read_len[12] => read_len_d0[12].DATAIN
read_len[13] => read_len_d0[13].DATAIN
read_len[14] => read_len_d0[14].DATAIN
read_len[15] => read_len_d0[15].DATAIN
read_len[16] => read_len_d0[16].DATAIN
read_len[17] => read_len_d0[17].DATAIN
read_len[18] => read_len_d0[18].DATAIN
read_len[19] => read_len_d0[19].DATAIN
read_len[20] => read_len_d0[20].DATAIN
read_len[21] => read_len_d0[21].DATAIN
read_len[22] => read_len_d0[22].DATAIN
read_len[23] => read_len_d0[23].DATAIN
fifo_aclr <= fifo_aclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[0] => LessThan0.IN32
wrusedw[1] => LessThan0.IN31
wrusedw[2] => LessThan0.IN30
wrusedw[3] => LessThan0.IN29
wrusedw[4] => LessThan0.IN28
wrusedw[5] => LessThan0.IN27
wrusedw[6] => LessThan0.IN26
wrusedw[7] => LessThan0.IN25
wrusedw[8] => LessThan0.IN24
wrusedw[9] => LessThan0.IN23
wrusedw[10] => LessThan0.IN22
wrusedw[11] => LessThan0.IN21
wrusedw[12] => LessThan0.IN20
wrusedw[13] => LessThan0.IN19
wrusedw[14] => LessThan0.IN18
wrusedw[15] => LessThan0.IN17


|top|sdram_core:sdram_core_m0
clk => sdram_addr_r[0].CLK
clk => sdram_addr_r[1].CLK
clk => sdram_addr_r[2].CLK
clk => sdram_addr_r[3].CLK
clk => sdram_addr_r[4].CLK
clk => sdram_addr_r[5].CLK
clk => sdram_addr_r[6].CLK
clk => sdram_addr_r[7].CLK
clk => sdram_addr_r[8].CLK
clk => sdram_addr_r[9].CLK
clk => sdram_addr_r[10].CLK
clk => sdram_addr_r[11].CLK
clk => sdram_addr_r[12].CLK
clk => sdram_ba_r[0].CLK
clk => sdram_ba_r[1].CLK
clk => we_n_r.CLK
clk => cas_n_r.CLK
clk => ras_n_r.CLK
clk => sdr_dq_in[0].CLK
clk => sdr_dq_in[1].CLK
clk => sdr_dq_in[2].CLK
clk => sdr_dq_in[3].CLK
clk => sdr_dq_in[4].CLK
clk => sdr_dq_in[5].CLK
clk => sdr_dq_in[6].CLK
clk => sdr_dq_in[7].CLK
clk => sdr_dq_in[8].CLK
clk => sdr_dq_in[9].CLK
clk => sdr_dq_in[10].CLK
clk => sdr_dq_in[11].CLK
clk => sdr_dq_in[12].CLK
clk => sdr_dq_in[13].CLK
clk => sdr_dq_in[14].CLK
clk => sdr_dq_in[15].CLK
clk => sdr_dq_oe.CLK
clk => sdr_dq_out[0].CLK
clk => sdr_dq_out[1].CLK
clk => sdr_dq_out[2].CLK
clk => sdr_dq_out[3].CLK
clk => sdr_dq_out[4].CLK
clk => sdr_dq_out[5].CLK
clk => sdr_dq_out[6].CLK
clk => sdr_dq_out[7].CLK
clk => sdr_dq_out[8].CLK
clk => sdr_dq_out[9].CLK
clk => sdr_dq_out[10].CLK
clk => sdr_dq_out[11].CLK
clk => sdr_dq_out[12].CLK
clk => sdr_dq_out[13].CLK
clk => sdr_dq_out[14].CLK
clk => sdr_dq_out[15].CLK
clk => cnt_clk_r[0].CLK
clk => cnt_clk_r[1].CLK
clk => cnt_clk_r[2].CLK
clk => cnt_clk_r[3].CLK
clk => cnt_clk_r[4].CLK
clk => cnt_clk_r[5].CLK
clk => cnt_clk_r[6].CLK
clk => cnt_clk_r[7].CLK
clk => cnt_clk_r[8].CLK
clk => read_flag.CLK
clk => sdram_ref_req.CLK
clk => cnt_7p5us[0].CLK
clk => cnt_7p5us[1].CLK
clk => cnt_7p5us[2].CLK
clk => cnt_7p5us[3].CLK
clk => cnt_7p5us[4].CLK
clk => cnt_7p5us[5].CLK
clk => cnt_7p5us[6].CLK
clk => cnt_7p5us[7].CLK
clk => cnt_7p5us[8].CLK
clk => cnt_7p5us[9].CLK
clk => cnt_7p5us[10].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
clk => rd_burst_data_valid_d1.CLK
clk => rd_burst_data_valid_d0.CLK
clk => wr_burst_data_req_d1.CLK
clk => wr_burst_data_req_d0.CLK
clk => state~2.DATAIN
rst => sdram_addr_r[0].PRESET
rst => sdram_addr_r[1].PRESET
rst => sdram_addr_r[2].PRESET
rst => sdram_addr_r[3].PRESET
rst => sdram_addr_r[4].PRESET
rst => sdram_addr_r[5].PRESET
rst => sdram_addr_r[6].PRESET
rst => sdram_addr_r[7].PRESET
rst => sdram_addr_r[8].PRESET
rst => sdram_addr_r[9].PRESET
rst => sdram_addr_r[10].PRESET
rst => sdram_addr_r[11].PRESET
rst => sdram_addr_r[12].PRESET
rst => sdram_ba_r[0].PRESET
rst => sdram_ba_r[1].PRESET
rst => we_n_r.PRESET
rst => cas_n_r.PRESET
rst => ras_n_r.PRESET
rst => sdr_dq_in[0].ACLR
rst => sdr_dq_in[1].ACLR
rst => sdr_dq_in[2].ACLR
rst => sdr_dq_in[3].ACLR
rst => sdr_dq_in[4].ACLR
rst => sdr_dq_in[5].ACLR
rst => sdr_dq_in[6].ACLR
rst => sdr_dq_in[7].ACLR
rst => sdr_dq_in[8].ACLR
rst => sdr_dq_in[9].ACLR
rst => sdr_dq_in[10].ACLR
rst => sdr_dq_in[11].ACLR
rst => sdr_dq_in[12].ACLR
rst => sdr_dq_in[13].ACLR
rst => sdr_dq_in[14].ACLR
rst => sdr_dq_in[15].ACLR
rst => sdr_dq_oe.ACLR
rst => sdr_dq_out[0].ACLR
rst => sdr_dq_out[1].ACLR
rst => sdr_dq_out[2].ACLR
rst => sdr_dq_out[3].ACLR
rst => sdr_dq_out[4].ACLR
rst => sdr_dq_out[5].ACLR
rst => sdr_dq_out[6].ACLR
rst => sdr_dq_out[7].ACLR
rst => sdr_dq_out[8].ACLR
rst => sdr_dq_out[9].ACLR
rst => sdr_dq_out[10].ACLR
rst => sdr_dq_out[11].ACLR
rst => sdr_dq_out[12].ACLR
rst => sdr_dq_out[13].ACLR
rst => sdr_dq_out[14].ACLR
rst => sdr_dq_out[15].ACLR
rst => cnt_clk_r[0].ACLR
rst => cnt_clk_r[1].ACLR
rst => cnt_clk_r[2].ACLR
rst => cnt_clk_r[3].ACLR
rst => cnt_clk_r[4].ACLR
rst => cnt_clk_r[5].ACLR
rst => cnt_clk_r[6].ACLR
rst => cnt_clk_r[7].ACLR
rst => cnt_clk_r[8].ACLR
rst => sdram_ref_req.ACLR
rst => cnt_7p5us[0].ACLR
rst => cnt_7p5us[1].ACLR
rst => cnt_7p5us[2].ACLR
rst => cnt_7p5us[3].ACLR
rst => cnt_7p5us[4].ACLR
rst => cnt_7p5us[5].ACLR
rst => cnt_7p5us[6].ACLR
rst => cnt_7p5us[7].ACLR
rst => cnt_7p5us[8].ACLR
rst => cnt_7p5us[9].ACLR
rst => cnt_7p5us[10].ACLR
rst => cnt_200us[0].ACLR
rst => cnt_200us[1].ACLR
rst => cnt_200us[2].ACLR
rst => cnt_200us[3].ACLR
rst => cnt_200us[4].ACLR
rst => cnt_200us[5].ACLR
rst => cnt_200us[6].ACLR
rst => cnt_200us[7].ACLR
rst => cnt_200us[8].ACLR
rst => cnt_200us[9].ACLR
rst => cnt_200us[10].ACLR
rst => cnt_200us[11].ACLR
rst => cnt_200us[12].ACLR
rst => cnt_200us[13].ACLR
rst => cnt_200us[14].ACLR
rst => rd_burst_data_valid_d1.ACLR
rst => rd_burst_data_valid_d0.ACLR
rst => wr_burst_data_req_d1.ACLR
rst => wr_burst_data_req_d0.ACLR
rst => state~4.DATAIN
rst => read_flag.ENA
wr_burst_req => state.OUTPUTSELECT
wr_burst_req => state.OUTPUTSELECT
wr_burst_req => read_flag.DATAA
wr_burst_data[0] => sdr_dq_out[0].DATAIN
wr_burst_data[1] => sdr_dq_out[1].DATAIN
wr_burst_data[2] => sdr_dq_out[2].DATAIN
wr_burst_data[3] => sdr_dq_out[3].DATAIN
wr_burst_data[4] => sdr_dq_out[4].DATAIN
wr_burst_data[5] => sdr_dq_out[5].DATAIN
wr_burst_data[6] => sdr_dq_out[6].DATAIN
wr_burst_data[7] => sdr_dq_out[7].DATAIN
wr_burst_data[8] => sdr_dq_out[8].DATAIN
wr_burst_data[9] => sdr_dq_out[9].DATAIN
wr_burst_data[10] => sdr_dq_out[10].DATAIN
wr_burst_data[11] => sdr_dq_out[11].DATAIN
wr_burst_data[12] => sdr_dq_out[12].DATAIN
wr_burst_data[13] => sdr_dq_out[13].DATAIN
wr_burst_data[14] => sdr_dq_out[14].DATAIN
wr_burst_data[15] => sdr_dq_out[15].DATAIN
wr_burst_len[0] => Add2.IN18
wr_burst_len[0] => LessThan2.IN9
wr_burst_len[1] => Add2.IN17
wr_burst_len[1] => Add5.IN16
wr_burst_len[2] => Add2.IN16
wr_burst_len[2] => Add5.IN15
wr_burst_len[3] => Add2.IN15
wr_burst_len[3] => Add5.IN14
wr_burst_len[4] => Add2.IN14
wr_burst_len[4] => Add5.IN13
wr_burst_len[5] => Add2.IN13
wr_burst_len[5] => Add5.IN12
wr_burst_len[6] => Add2.IN12
wr_burst_len[6] => Add5.IN11
wr_burst_len[7] => Add2.IN11
wr_burst_len[7] => Add5.IN10
wr_burst_len[8] => Add2.IN10
wr_burst_len[8] => Add5.IN9
wr_burst_addr[0] => sys_addr[0].DATAA
wr_burst_addr[1] => sys_addr[1].DATAA
wr_burst_addr[2] => sys_addr[2].DATAA
wr_burst_addr[3] => sys_addr[3].DATAA
wr_burst_addr[4] => sys_addr[4].DATAA
wr_burst_addr[5] => sys_addr[5].DATAA
wr_burst_addr[6] => sys_addr[6].DATAA
wr_burst_addr[7] => sys_addr[7].DATAA
wr_burst_addr[8] => sys_addr[8].DATAA
wr_burst_addr[9] => sys_addr[9].DATAA
wr_burst_addr[10] => sys_addr[10].DATAA
wr_burst_addr[11] => sys_addr[11].DATAA
wr_burst_addr[12] => sys_addr[12].DATAA
wr_burst_addr[13] => sys_addr[13].DATAA
wr_burst_addr[14] => sys_addr[14].DATAA
wr_burst_addr[15] => sys_addr[15].DATAA
wr_burst_addr[16] => sys_addr[16].DATAA
wr_burst_addr[17] => sys_addr[17].DATAA
wr_burst_addr[18] => sys_addr[18].DATAA
wr_burst_addr[19] => sys_addr[19].DATAA
wr_burst_addr[20] => sys_addr[20].DATAA
wr_burst_addr[21] => sys_addr[21].DATAA
wr_burst_addr[22] => sys_addr[22].DATAA
wr_burst_addr[23] => sys_addr[23].DATAA
wr_burst_data_req <= wr_burst_data_req.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_finish <= wr_burst_finish.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_req => state.DATAA
rd_burst_req => state.DATAA
rd_burst_len[0] => Equal4.IN54
rd_burst_len[0] => Equal5.IN54
rd_burst_len[0] => Add6.IN18
rd_burst_len[1] => Equal4.IN53
rd_burst_len[1] => Add1.IN16
rd_burst_len[1] => Add6.IN17
rd_burst_len[2] => Add0.IN14
rd_burst_len[2] => Add1.IN15
rd_burst_len[2] => Add6.IN16
rd_burst_len[3] => Add0.IN13
rd_burst_len[3] => Add1.IN14
rd_burst_len[3] => Add6.IN15
rd_burst_len[4] => Add0.IN12
rd_burst_len[4] => Add1.IN13
rd_burst_len[4] => Add6.IN14
rd_burst_len[5] => Add0.IN11
rd_burst_len[5] => Add1.IN12
rd_burst_len[5] => Add6.IN13
rd_burst_len[6] => Add0.IN10
rd_burst_len[6] => Add1.IN11
rd_burst_len[6] => Add6.IN12
rd_burst_len[7] => Add0.IN9
rd_burst_len[7] => Add1.IN10
rd_burst_len[7] => Add6.IN11
rd_burst_len[8] => Add0.IN8
rd_burst_len[8] => Add1.IN9
rd_burst_len[8] => Add6.IN10
rd_burst_addr[0] => sys_addr[0].DATAB
rd_burst_addr[1] => sys_addr[1].DATAB
rd_burst_addr[2] => sys_addr[2].DATAB
rd_burst_addr[3] => sys_addr[3].DATAB
rd_burst_addr[4] => sys_addr[4].DATAB
rd_burst_addr[5] => sys_addr[5].DATAB
rd_burst_addr[6] => sys_addr[6].DATAB
rd_burst_addr[7] => sys_addr[7].DATAB
rd_burst_addr[8] => sys_addr[8].DATAB
rd_burst_addr[9] => sys_addr[9].DATAB
rd_burst_addr[10] => sys_addr[10].DATAB
rd_burst_addr[11] => sys_addr[11].DATAB
rd_burst_addr[12] => sys_addr[12].DATAB
rd_burst_addr[13] => sys_addr[13].DATAB
rd_burst_addr[14] => sys_addr[14].DATAB
rd_burst_addr[15] => sys_addr[15].DATAB
rd_burst_addr[16] => sys_addr[16].DATAB
rd_burst_addr[17] => sys_addr[17].DATAB
rd_burst_addr[18] => sys_addr[18].DATAB
rd_burst_addr[19] => sys_addr[19].DATAB
rd_burst_addr[20] => sys_addr[20].DATAB
rd_burst_addr[21] => sys_addr[21].DATAB
rd_burst_addr[22] => sys_addr[22].DATAB
rd_burst_addr[23] => sys_addr[23].DATAB
rd_burst_data[0] <= sdr_dq_in[0].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[1] <= sdr_dq_in[1].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[2] <= sdr_dq_in[2].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[3] <= sdr_dq_in[3].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[4] <= sdr_dq_in[4].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[5] <= sdr_dq_in[5].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[6] <= sdr_dq_in[6].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[7] <= sdr_dq_in[7].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[8] <= sdr_dq_in[8].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[9] <= sdr_dq_in[9].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[10] <= sdr_dq_in[10].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[11] <= sdr_dq_in[11].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[12] <= sdr_dq_in[12].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[13] <= sdr_dq_in[13].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[14] <= sdr_dq_in[14].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[15] <= sdr_dq_in[15].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data_valid <= rd_burst_data_valid.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_finish <= rd_burst_finish.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= <VCC>
sdram_cs_n <= <GND>
sdram_ras_n <= ras_n_r.DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= cas_n_r.DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= we_n_r.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr_r[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_dqm[0] <= <GND>
sdram_dqm[1] <= <GND>
sdram_dq[0] <> sdram_dq[0]
sdram_dq[1] <> sdram_dq[1]
sdram_dq[2] <> sdram_dq[2]
sdram_dq[3] <> sdram_dq[3]
sdram_dq[4] <> sdram_dq[4]
sdram_dq[5] <> sdram_dq[5]
sdram_dq[6] <> sdram_dq[6]
sdram_dq[7] <> sdram_dq[7]
sdram_dq[8] <> sdram_dq[8]
sdram_dq[9] <> sdram_dq[9]
sdram_dq[10] <> sdram_dq[10]
sdram_dq[11] <> sdram_dq[11]
sdram_dq[12] <> sdram_dq[12]
sdram_dq[13] <> sdram_dq[13]
sdram_dq[14] <> sdram_dq[14]
sdram_dq[15] <> sdram_dq[15]


