# system info CIC on 2017.04.14.18:39:21
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1492216759
#
#
# Files generated for CIC on 2017.04.14.18:39:21
files:
filepath,kind,attributes,module,is_top
simulation/CIC.v,VERILOG,,CIC,true
simulation/submodules/auk_dspip_math_pkg.vhd,VHDL,,CIC_cic_ii_0,false
simulation/submodules/auk_dspip_text_pkg.vhd,VHDL,,CIC_cic_ii_0,false
simulation/submodules/auk_dspip_lib_pkg.vhd,VHDL,,CIC_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_avalon_streaming_small_fifo.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_avalon_streaming_small_fifo.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_avalon_streaming_controller.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_avalon_streaming_controller.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_avalon_streaming_sink.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_avalon_streaming_sink.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_avalon_streaming_source.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_avalon_streaming_source.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/auk_dspip_delay.vhd,VHDL,,CIC_cic_ii_0,false
simulation/submodules/auk_dspip_fastaddsub.vhd,VHDL,,CIC_cic_ii_0,false
simulation/submodules/auk_dspip_fastadd.vhd,VHDL,,CIC_cic_ii_0,false
simulation/submodules/auk_dspip_pipelined_adder.vhd,VHDL,,CIC_cic_ii_0,false
simulation/submodules/auk_dspip_roundsat.vhd,VHDL,,CIC_cic_ii_0,false
simulation/submodules/mentor/alt_dsp_cic_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/alt_dsp_cic_common_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_cic_lib_pkg.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_cic_lib_pkg.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_differentiator.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_differentiator.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_downsample.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_downsample.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_integrator.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_integrator.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_upsample.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_upsample.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_channel_buffer.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_channel_buffer.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/mentor/auk_dspip_variable_downsample.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/auk_dspip_variable_downsample.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/mentor/hyper_pipeline_interface.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/hyper_pipeline_interface.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/mentor/counter_module.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/counter_module.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/mentor/alt_cic_int_siso.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/alt_cic_int_siso.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/mentor/alt_cic_dec_siso.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/alt_cic_dec_siso.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/mentor/alt_cic_int_simo.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/alt_cic_int_simo.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/mentor/alt_cic_dec_miso.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/alt_cic_dec_miso.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/mentor/alt_cic_core.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/aldec/alt_cic_core.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,CIC_cic_ii_0,false
simulation/submodules/alt_cic_core.ocp,OTHER,,CIC_cic_ii_0,false
simulation/submodules/CIC_cic_ii_0.sv,SYSTEM_VERILOG,,CIC_cic_ii_0,false
simulation/submodules/c_model/CIC.cpp,OTHER,,CIC_cic_ii_0,false
simulation/submodules/c_model/CIC.h,OTHER,,CIC_cic_ii_0,false
simulation/submodules/c_model/Example/cic_c_model_output_ref.txt,OTHER,,CIC_cic_ii_0,false
simulation/submodules/c_model/Example/cic_input.txt,OTHER,,CIC_cic_ii_0,false
simulation/submodules/c_model/Example/cic_output_ref.txt,OTHER,,CIC_cic_ii_0,false
simulation/submodules/c_model/Example/commands.txt,OTHER,,CIC_cic_ii_0,false
simulation/submodules/c_model/compile_mex.sh,OTHER,,CIC_cic_ii_0,false
simulation/submodules/c_model/main.cpp,OTHER,,CIC_cic_ii_0,false
simulation/submodules/c_model/mexCICDirect.cpp,OTHER,,CIC_cic_ii_0,false
simulation/submodules/c_model/mexCICFile.cpp,OTHER,,CIC_cic_ii_0,false
simulation/submodules/c_model/mexCICFileIn.cpp,OTHER,,CIC_cic_ii_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
CIC.cic_ii_0,CIC_cic_ii_0
