{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 16:31:18 2019 " "Info: Processing started: Mon Apr 29 16:31:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoSD -c somadorSubtrador " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoSD -c somadorSubtrador" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/Mux.bdf " "Warning: Entity \"Mux\" obtained from \"D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/Mux.bdf\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Info: Found entity 1: Mux" {  } { { "Mux.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/Mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maiormenor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file maiormenor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaiorMenor " "Info: Found entity 1: MaiorMenor" {  } { { "MaiorMenor.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/MaiorMenor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Info: Found entity 1: fullAdder" {  } { { "fullAdder.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/fullAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file complemento2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 complemento2 " "Info: Found entity 1: complemento2" {  } { { "complemento2.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/complemento2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file addsub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Info: Found entity 1: AddSub" {  } { { "AddSub.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/AddSub.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functionand.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file functionand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FunctionAnd " "Info: Found entity 1: FunctionAnd" {  } { { "FunctionAnd.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/FunctionAnd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functionxor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file functionxor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FunctionXOR " "Info: Found entity 1: FunctionXOR" {  } { { "FunctionXOR.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/FunctionXOR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalsbox.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file equalsbox.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EqualsBox " "Info: Found entity 1: EqualsBox" {  } { { "EqualsBox.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/EqualsBox.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalssystem.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file equalssystem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EqualsSystem " "Info: Found entity 1: EqualsSystem" {  } { { "EqualsSystem.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/EqualsSystem.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/ULA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayula.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file displayula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayULA " "Info: Found entity 1: DisplayULA" {  } { { "DisplayULA.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayULA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaya.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file displaya.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayA " "Info: Found entity 1: DisplayA" {  } { { "DisplayA.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file displayb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayB " "Info: Found entity 1: DisplayB" {  } { { "DisplayB.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file displayc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayC " "Info: Found entity 1: DisplayC" {  } { { "DisplayC.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file displayd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayD " "Info: Found entity 1: DisplayD" {  } { { "DisplayD.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaye.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file displaye.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayE " "Info: Found entity 1: DisplayE" {  } { { "DisplayE.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayf.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file displayf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayF " "Info: Found entity 1: DisplayF" {  } { { "DisplayF.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayF.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file displayg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayG " "Info: Found entity 1: DisplayG" {  } { { "DisplayG.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayG.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Info: Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:inst " "Info: Elaborating entity \"Mux\" for hierarchy \"Mux:inst\"" {  } { { "ULA.bdf" "inst" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/ULA.bdf" { { 112 216 360 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaiorMenor Mux:inst\|MaiorMenor:inst7 " "Info: Elaborating entity \"MaiorMenor\" for hierarchy \"Mux:inst\|MaiorMenor:inst7\"" {  } { { "Mux.bdf" "inst7" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/Mux.bdf" { { 208 400 496 304 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EqualsSystem Mux:inst\|EqualsSystem:inst5 " "Info: Elaborating entity \"EqualsSystem\" for hierarchy \"Mux:inst\|EqualsSystem:inst5\"" {  } { { "Mux.bdf" "inst5" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/Mux.bdf" { { 72 400 496 168 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EqualsBox Mux:inst\|EqualsSystem:inst5\|EqualsBox:inst1 " "Info: Elaborating entity \"EqualsBox\" for hierarchy \"Mux:inst\|EqualsSystem:inst5\|EqualsBox:inst1\"" {  } { { "EqualsSystem.bdf" "inst1" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/EqualsSystem.bdf" { { 224 808 904 320 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub Mux:inst\|AddSub:inst3 " "Info: Elaborating entity \"AddSub\" for hierarchy \"Mux:inst\|AddSub:inst3\"" {  } { { "Mux.bdf" "inst3" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/Mux.bdf" { { -120 376 520 -24 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder Mux:inst\|AddSub:inst3\|fullAdder:inst5 " "Info: Elaborating entity \"fullAdder\" for hierarchy \"Mux:inst\|AddSub:inst3\|fullAdder:inst5\"" {  } { { "AddSub.bdf" "inst5" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/AddSub.bdf" { { 224 592 688 320 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complemento2 Mux:inst\|complemento2:inst4 " "Info: Elaborating entity \"complemento2\" for hierarchy \"Mux:inst\|complemento2:inst4\"" {  } { { "Mux.bdf" "inst4" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/Mux.bdf" { { -24 368 512 72 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FunctionAnd Mux:inst\|FunctionAnd:inst2 " "Info: Elaborating entity \"FunctionAnd\" for hierarchy \"Mux:inst\|FunctionAnd:inst2\"" {  } { { "Mux.bdf" "inst2" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/Mux.bdf" { { 416 392 520 512 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FunctionXOR Mux:inst\|FunctionXOR:inst1 " "Info: Elaborating entity \"FunctionXOR\" for hierarchy \"Mux:inst\|FunctionXOR:inst1\"" {  } { { "Mux.bdf" "inst1" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/Mux.bdf" { { 512 392 520 608 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayULA DisplayULA:inst1 " "Info: Elaborating entity \"DisplayULA\" for hierarchy \"DisplayULA:inst1\"" {  } { { "ULA.bdf" "inst1" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/ULA.bdf" { { 8 496 624 104 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayG DisplayULA:inst1\|DisplayG:inst6 " "Info: Elaborating entity \"DisplayG\" for hierarchy \"DisplayULA:inst1\|DisplayG:inst6\"" {  } { { "DisplayULA.bdf" "inst6" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayULA.bdf" { { 616 104 200 712 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Warning: Primitive \"NOT\" of instance \"inst\" not used" {  } { { "DisplayG.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayG.bdf" { { 128 184 216 176 "inst" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayF DisplayULA:inst1\|DisplayF:inst5 " "Info: Elaborating entity \"DisplayF\" for hierarchy \"DisplayULA:inst1\|DisplayF:inst5\"" {  } { { "DisplayULA.bdf" "inst5" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayULA.bdf" { { 520 104 200 616 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayE DisplayULA:inst1\|DisplayE:inst4 " "Info: Elaborating entity \"DisplayE\" for hierarchy \"DisplayULA:inst1\|DisplayE:inst4\"" {  } { { "DisplayULA.bdf" "inst4" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayULA.bdf" { { 424 104 200 520 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayD DisplayULA:inst1\|DisplayD:inst3 " "Info: Elaborating entity \"DisplayD\" for hierarchy \"DisplayULA:inst1\|DisplayD:inst3\"" {  } { { "DisplayULA.bdf" "inst3" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayULA.bdf" { { 328 104 200 424 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayC DisplayULA:inst1\|DisplayC:inst2 " "Info: Elaborating entity \"DisplayC\" for hierarchy \"DisplayULA:inst1\|DisplayC:inst2\"" {  } { { "DisplayULA.bdf" "inst2" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayULA.bdf" { { 232 104 200 328 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Warning: Primitive \"NOT\" of instance \"inst\" not used" {  } { { "DisplayC.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayC.bdf" { { 128 192 224 176 "inst" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayB DisplayULA:inst1\|DisplayB:inst1 " "Info: Elaborating entity \"DisplayB\" for hierarchy \"DisplayULA:inst1\|DisplayB:inst1\"" {  } { { "DisplayULA.bdf" "inst1" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayULA.bdf" { { 136 104 200 232 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst2 " "Warning: Primitive \"NOT\" of instance \"inst2\" not used" {  } { { "DisplayB.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayB.bdf" { { 96 616 648 144 "inst2" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayA DisplayULA:inst1\|DisplayA:inst " "Info: Elaborating entity \"DisplayA\" for hierarchy \"DisplayULA:inst1\|DisplayA:inst\"" {  } { { "DisplayULA.bdf" "inst" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayULA.bdf" { { 40 104 200 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "D1\[5\] GND " "Warning (13410): Pin \"D1\[5\]\" is stuck at GND" {  } { { "ULA.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/ULA.bdf" { { 24 712 888 40 "D1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "D1\[4\] GND " "Warning (13410): Pin \"D1\[4\]\" is stuck at GND" {  } { { "ULA.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/ULA.bdf" { { 24 712 888 40 "D1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "D1\[3\] GND " "Warning (13410): Pin \"D1\[3\]\" is stuck at GND" {  } { { "ULA.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/ULA.bdf" { { 24 712 888 40 "D1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "D1\[2\] GND " "Warning (13410): Pin \"D1\[2\]\" is stuck at GND" {  } { { "ULA.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/ULA.bdf" { { 24 712 888 40 "D1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "D1\[1\] GND " "Warning (13410): Pin \"D1\[1\]\" is stuck at GND" {  } { { "ULA.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/ULA.bdf" { { 24 712 888 40 "D1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "D1\[0\] GND " "Warning (13410): Pin \"D1\[0\]\" is stuck at GND" {  } { { "ULA.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/ULA.bdf" { { 24 712 888 40 "D1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Info: Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Info: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 16:31:19 2019 " "Info: Processing ended: Mon Apr 29 16:31:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
