e x a m p l e 11.1
s t a t i c p o w e r d i s s i p a t i o n Let us compute
the worst-case static power dissipation for the logic gate in Figure 11.7. The worst case
dissipation occurs when all the inputs are high. Suppose RL = 100 k and RON =
10 k for each of the MOSFETs. Also assume that VS = 5 V.
When all the inputs are high,
ground is