=====
SETUP
-10.906
14.085
3.179
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.863
u_sobel_processor/u_linebuf/line0/dout_reg_0_s43
14.085
=====
SETUP
-9.506
10.347
0.841
I_clk_ibuf
0.000
2.088
testpattern_inst/O_vs_s0
3.449
3.908
ch0_vfb_vs_in_s0
6.014
7.113
Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1
10.347
=====
SETUP
-9.027
9.544
0.517
I_clk_ibuf
0.000
2.088
testpattern_inst/O_vs_s0
3.449
3.908
ch0_vfb_vs_in_s0
6.014
7.113
Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0
9.544
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line2/dout_0_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line2/dout_1_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line2/dout_2_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line2/dout_3_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line2/dout_4_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line2/dout_5_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line2/dout_6_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line2/dout_7_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line1/dout_0_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line1/dout_1_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line1/dout_2_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line1/dout_3_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line1/dout_4_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line1/dout_5_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line1/dout_6_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line1/dout_7_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line0/dout_0_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line0/dout_1_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line0/dout_2_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line0/dout_3_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line0/dout_4_s0
12.428
=====
SETUP
-8.892
12.428
3.536
I_clk_ibuf
0.000
2.088
u_Reset_Sync/reset_cnt_0_s0
3.449
3.908
u_Reset_Sync/sys_resetn_s
4.252
5.351
hdmi_rst_n_s0
7.654
8.753
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
8.764
9.825
u_sobel_processor/u_linebuf/line0/dout_5_s0
12.428
=====
HOLD
-0.611
1.989
2.600
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]
0.513
0.846
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4
1.989
=====
HOLD
-0.611
1.989
2.600
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]
0.513
0.846
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4
1.989
=====
HOLD
-0.326
2.275
2.600
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]
0.513
0.846
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4
2.275
=====
HOLD
-0.326
2.275
2.600
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]
0.513
0.846
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4
2.275
=====
HOLD
-0.044
2.557
2.600
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]
0.513
0.846
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4
2.557
=====
HOLD
0.198
2.798
2.600
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]
0.513
0.846
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4
2.798
=====
HOLD
0.198
2.798
2.600
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]
0.513
0.846
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4
2.798
=====
HOLD
0.414
0.751
0.337
u_sobel_processor/u_linebuf/col_addr_d2_3_s0
0.183
0.516
u_sobel_processor/u_linebuf/line2/mem_mem_0_0_s
0.751
=====
HOLD
0.420
0.757
0.337
u_sobel_processor/u_linebuf/col_addr_4_s0
0.183
0.516
u_sobel_processor/u_linebuf/line0/mem_mem_0_0_s
0.757
=====
HOLD
0.445
0.782
0.337
u_sobel_processor/u_linebuf/col_addr_d1_6_s0
0.183
0.516
u_sobel_processor/u_linebuf/line1/mem_mem_0_0_s
0.782
=====
HOLD
0.447
0.784
0.337
u_sobel_processor/u_linebuf/col_addr_6_s0
0.183
0.516
u_sobel_processor/u_linebuf/line0/mem_mem_0_0_s
0.784
=====
HOLD
0.484
3.084
2.600
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]
0.513
0.846
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4
3.084
=====
HOLD
0.558
0.754
0.196
u_sobel_processor/u_linebuf/window_valid_reg_s0
0.183
0.516
u_sobel_processor/u_bilateral/window_filtered_25_s0
0.754
=====
HOLD
0.560
0.755
0.196
u_sobel_processor/u_magnitude/edge_valid_s0
0.183
0.516
u_sobel_processor/gx_prev_10_s0
0.755
=====
HOLD
0.560
0.755
0.196
u_sobel_processor/u_magnitude/edge_valid_s0
0.183
0.516
u_sobel_processor/edge_magnitude_d_7_s0
0.755
=====
HOLD
0.562
0.757
0.196
u_sobel_processor/u_linebuf/pixel_valid_d1_s0
0.183
0.516
u_sobel_processor/u_linebuf/pixel_in_d2_0_s0
0.757
=====
HOLD
0.562
0.757
0.196
u_sobel_processor/u_linebuf/pixel_valid_d1_s0
0.183
0.516
u_sobel_processor/u_linebuf/pixel_in_d2_5_s0
0.757
=====
HOLD
0.563
1.089
0.526
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]
0.513
0.846
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib
1.089
=====
HOLD
0.563
1.089
0.526
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]
0.513
0.846
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_fast
1.089
=====
HOLD
0.563
1.089
0.526
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]
0.513
0.846
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_rep1
1.089
=====
HOLD
0.563
1.089
0.526
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/c_state_Z[10]
0.513
0.846
HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib_rep2
1.089
=====
HOLD
0.576
1.120
0.543
Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_0_s0
0.183
0.516
Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_0_s0
1.120
=====
HOLD
0.576
1.120
0.543
Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s0
0.183
0.516
Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0
1.120
=====
HOLD
0.580
1.123
0.543
Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_10_s0
0.183
0.516
Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_10_s0
1.123
=====
HOLD
0.592
0.787
0.196
u_sobel_processor/u_magnitude/edge_valid_s0
0.183
0.516
u_sobel_processor/gx_prev_3_s0
0.787
