{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 12:08:01 2014 " "Info: Processing started: Sun Jan 26 12:08:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off indata_changer -c indata_changer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off indata_changer -c indata_changer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register parity_trg register actual_data_ff\[31\] 6.234 ns " "Info: Slack time is 6.234 ns for clock \"clk\" between source register \"parity_trg\" and destination register \"actual_data_ff\[31\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "265.53 MHz 3.766 ns " "Info: Fmax is 265.53 MHz (period= 3.766 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.756 ns + Largest register register " "Info: + Largest register to register requirement is 9.756 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns + Largest " "Info: + Largest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.602 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { clk clk~input } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.125 ns) + CELL(0.000 ns) 0.979 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 33 " "Info: 3: + IC(0.125 ns) + CELL(0.000 ns) = 0.979 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.615 ns) 2.602 ns actual_data_ff\[31\] 4 REG FF_X33_Y6_N29 1 " "Info: 4: + IC(1.008 ns) + CELL(0.615 ns) = 2.602 ns; Loc. = FF_X33_Y6_N29; Fanout = 1; REG Node = 'actual_data_ff\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { clk~inputclkctrl actual_data_ff[31] } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.469 ns ( 56.46 % ) " "Info: Total cell delay = 1.469 ns ( 56.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 43.54 % ) " "Info: Total interconnect delay = 1.133 ns ( 43.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { clk clk~input clk~inputclkctrl actual_data_ff[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { clk clk~input clk~inputclkctrl actual_data_ff[31] } { 0.000ns 0.000ns 0.125ns 1.008ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.621 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { clk clk~input } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.125 ns) + CELL(0.000 ns) 0.979 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 33 " "Info: 3: + IC(0.125 ns) + CELL(0.000 ns) = 0.979 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.615 ns) 2.621 ns parity_trg 4 REG FF_X17_Y9_N3 8 " "Info: 4: + IC(1.027 ns) + CELL(0.615 ns) = 2.621 ns; Loc. = FF_X17_Y9_N3; Fanout = 8; REG Node = 'parity_trg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { clk~inputclkctrl parity_trg } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.469 ns ( 56.05 % ) " "Info: Total cell delay = 1.469 ns ( 56.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 43.95 % ) " "Info: Total interconnect delay = 1.152 ns ( 43.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } { 0.000ns 0.000ns 0.125ns 1.027ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { clk clk~input clk~inputclkctrl actual_data_ff[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { clk clk~input clk~inputclkctrl actual_data_ff[31] } { 0.000ns 0.000ns 0.125ns 1.008ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } { 0.000ns 0.000ns 0.125ns 1.027ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.246 ns - " "Info: - Micro clock to output delay of source is 0.246 ns" {  } { { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { clk clk~input clk~inputclkctrl actual_data_ff[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { clk clk~input clk~inputclkctrl actual_data_ff[31] } { 0.000ns 0.000ns 0.125ns 1.008ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } { 0.000ns 0.000ns 0.125ns 1.027ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.522 ns - Longest register register " "Info: - Longest register to register delay is 3.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns parity_trg 1 REG FF_X17_Y9_N3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y9_N3; Fanout = 8; REG Node = 'parity_trg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { parity_trg } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.156 ns) 0.512 ns actual_data_ff\[12\]~2894 2 COMB LCCOMB_X17_Y9_N6 1 " "Info: 2: + IC(0.356 ns) + CELL(0.156 ns) = 0.512 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 1; COMB Node = 'actual_data_ff\[12\]~2894'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { parity_trg actual_data_ff[12]~2894 } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.156 ns) 0.919 ns actual_data_ff\[12\]~2895 3 COMB LCCOMB_X17_Y9_N30 32 " "Info: 3: + IC(0.251 ns) + CELL(0.156 ns) = 0.919 ns; Loc. = LCCOMB_X17_Y9_N30; Fanout = 32; COMB Node = 'actual_data_ff\[12\]~2895'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { actual_data_ff[12]~2894 actual_data_ff[12]~2895 } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.889 ns) + CELL(0.714 ns) 3.522 ns actual_data_ff\[31\] 4 REG FF_X33_Y6_N29 1 " "Info: 4: + IC(1.889 ns) + CELL(0.714 ns) = 3.522 ns; Loc. = FF_X33_Y6_N29; Fanout = 1; REG Node = 'actual_data_ff\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { actual_data_ff[12]~2895 actual_data_ff[31] } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.026 ns ( 29.13 % ) " "Info: Total cell delay = 1.026 ns ( 29.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.496 ns ( 70.87 % ) " "Info: Total interconnect delay = 2.496 ns ( 70.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.522 ns" { parity_trg actual_data_ff[12]~2894 actual_data_ff[12]~2895 actual_data_ff[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.522 ns" { parity_trg actual_data_ff[12]~2894 actual_data_ff[12]~2895 actual_data_ff[31] } { 0.000ns 0.356ns 0.251ns 1.889ns } { 0.000ns 0.156ns 0.156ns 0.714ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { clk clk~input clk~inputclkctrl actual_data_ff[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { clk clk~input clk~inputclkctrl actual_data_ff[31] } { 0.000ns 0.000ns 0.125ns 1.008ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } { 0.000ns 0.000ns 0.125ns 1.027ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.522 ns" { parity_trg actual_data_ff[12]~2894 actual_data_ff[12]~2895 actual_data_ff[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.522 ns" { parity_trg actual_data_ff[12]~2894 actual_data_ff[12]~2895 actual_data_ff[31] } { 0.000ns 0.356ns 0.251ns 1.889ns } { 0.000ns 0.156ns 0.156ns 0.714ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register parity_trg register parity_trg 594 ps " "Info: Minimum slack time is 594 ps for clock \"clk\" between source register \"parity_trg\" and destination register \"parity_trg\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.546 ns + Shortest register register " "Info: + Shortest register to register delay is 0.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns parity_trg 1 REG FF_X17_Y9_N3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y9_N3; Fanout = 8; REG Node = 'parity_trg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { parity_trg } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.438 ns) 0.438 ns parity_trg~138 2 COMB LCCOMB_X17_Y9_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.438 ns) = 0.438 ns; Loc. = LCCOMB_X17_Y9_N2; Fanout = 1; COMB Node = 'parity_trg~138'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { parity_trg parity_trg~138 } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.546 ns parity_trg 3 REG FF_X17_Y9_N3 8 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.546 ns; Loc. = FF_X17_Y9_N3; Fanout = 8; REG Node = 'parity_trg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { parity_trg~138 parity_trg } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.546 ns ( 100.00 % ) " "Info: Total cell delay = 0.546 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { parity_trg parity_trg~138 parity_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { parity_trg parity_trg~138 parity_trg } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.438ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.048 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.048 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.621 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { clk clk~input } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.125 ns) + CELL(0.000 ns) 0.979 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 33 " "Info: 3: + IC(0.125 ns) + CELL(0.000 ns) = 0.979 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.615 ns) 2.621 ns parity_trg 4 REG FF_X17_Y9_N3 8 " "Info: 4: + IC(1.027 ns) + CELL(0.615 ns) = 2.621 ns; Loc. = FF_X17_Y9_N3; Fanout = 8; REG Node = 'parity_trg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { clk~inputclkctrl parity_trg } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.469 ns ( 56.05 % ) " "Info: Total cell delay = 1.469 ns ( 56.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 43.95 % ) " "Info: Total interconnect delay = 1.152 ns ( 43.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } { 0.000ns 0.000ns 0.125ns 1.027ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.621 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { clk clk~input } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.125 ns) + CELL(0.000 ns) 0.979 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 33 " "Info: 3: + IC(0.125 ns) + CELL(0.000 ns) = 0.979 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.615 ns) 2.621 ns parity_trg 4 REG FF_X17_Y9_N3 8 " "Info: 4: + IC(1.027 ns) + CELL(0.615 ns) = 2.621 ns; Loc. = FF_X17_Y9_N3; Fanout = 8; REG Node = 'parity_trg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { clk~inputclkctrl parity_trg } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.469 ns ( 56.05 % ) " "Info: Total cell delay = 1.469 ns ( 56.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 43.95 % ) " "Info: Total interconnect delay = 1.152 ns ( 43.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } { 0.000ns 0.000ns 0.125ns 1.027ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } { 0.000ns 0.000ns 0.125ns 1.027ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } { 0.000ns 0.000ns 0.125ns 1.027ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.246 ns - " "Info: - Micro clock to output delay of source is 0.246 ns" {  } { { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.198 ns + " "Info: + Micro hold delay of destination is 0.198 ns" {  } { { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } { 0.000ns 0.000ns 0.125ns 1.027ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } { 0.000ns 0.000ns 0.125ns 1.027ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { parity_trg parity_trg~138 parity_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { parity_trg parity_trg~138 parity_trg } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.438ns 0.108ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } { 0.000ns 0.000ns 0.125ns 1.027ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } { 0.000ns 0.000ns 0.125ns 1.027ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "actual_data_ff\[23\] soft_nReset clk 5.401 ns register " "Info: tsu for register \"actual_data_ff\[23\]\" (data pin = \"soft_nReset\", clock pin = \"clk\") is 5.401 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.024 ns + Longest pin register " "Info: + Longest pin to register delay is 8.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns soft_nReset 1 PIN PIN_L13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L13; Fanout = 1; PIN Node = 'soft_nReset'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { soft_nReset } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns soft_nReset~input 2 COMB IOIBUF_X34_Y8_N19 34 " "Info: 2: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = IOIBUF_X34_Y8_N19; Fanout = 34; COMB Node = 'soft_nReset~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { soft_nReset soft_nReset~input } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.111 ns) + CELL(0.436 ns) 5.421 ns actual_data_ff\[12\]~2895 3 COMB LCCOMB_X17_Y9_N30 32 " "Info: 3: + IC(4.111 ns) + CELL(0.436 ns) = 5.421 ns; Loc. = LCCOMB_X17_Y9_N30; Fanout = 32; COMB Node = 'actual_data_ff\[12\]~2895'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.547 ns" { soft_nReset~input actual_data_ff[12]~2895 } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.889 ns) + CELL(0.714 ns) 8.024 ns actual_data_ff\[23\] 4 REG FF_X33_Y6_N1 1 " "Info: 4: + IC(1.889 ns) + CELL(0.714 ns) = 8.024 ns; Loc. = FF_X33_Y6_N1; Fanout = 1; REG Node = 'actual_data_ff\[23\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { actual_data_ff[12]~2895 actual_data_ff[23] } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.024 ns ( 25.22 % ) " "Info: Total cell delay = 2.024 ns ( 25.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 74.78 % ) " "Info: Total interconnect delay = 6.000 ns ( 74.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { soft_nReset soft_nReset~input actual_data_ff[12]~2895 actual_data_ff[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { soft_nReset soft_nReset~input actual_data_ff[12]~2895 actual_data_ff[23] } { 0.000ns 0.000ns 4.111ns 1.889ns } { 0.000ns 0.874ns 0.436ns 0.714ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns + " "Info: + Micro setup delay of destination is -0.021 ns" {  } { { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.602 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { clk clk~input } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.125 ns) + CELL(0.000 ns) 0.979 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 33 " "Info: 3: + IC(0.125 ns) + CELL(0.000 ns) = 0.979 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.615 ns) 2.602 ns actual_data_ff\[23\] 4 REG FF_X33_Y6_N1 1 " "Info: 4: + IC(1.008 ns) + CELL(0.615 ns) = 2.602 ns; Loc. = FF_X33_Y6_N1; Fanout = 1; REG Node = 'actual_data_ff\[23\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { clk~inputclkctrl actual_data_ff[23] } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.469 ns ( 56.46 % ) " "Info: Total cell delay = 1.469 ns ( 56.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 43.54 % ) " "Info: Total interconnect delay = 1.133 ns ( 43.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { clk clk~input clk~inputclkctrl actual_data_ff[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { clk clk~input clk~inputclkctrl actual_data_ff[23] } { 0.000ns 0.000ns 0.125ns 1.008ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { soft_nReset soft_nReset~input actual_data_ff[12]~2895 actual_data_ff[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { soft_nReset soft_nReset~input actual_data_ff[12]~2895 actual_data_ff[23] } { 0.000ns 0.000ns 4.111ns 1.889ns } { 0.000ns 0.874ns 0.436ns 0.714ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { clk clk~input clk~inputclkctrl actual_data_ff[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { clk clk~input clk~inputclkctrl actual_data_ff[23] } { 0.000ns 0.000ns 0.125ns 1.008ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data_low_fifo\[6\] parity_trg 12.161 ns register " "Info: tco from clock \"clk\" to destination pin \"data_low_fifo\[6\]\" through register \"parity_trg\" is 12.161 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.621 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { clk clk~input } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.125 ns) + CELL(0.000 ns) 0.979 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 33 " "Info: 3: + IC(0.125 ns) + CELL(0.000 ns) = 0.979 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.615 ns) 2.621 ns parity_trg 4 REG FF_X17_Y9_N3 8 " "Info: 4: + IC(1.027 ns) + CELL(0.615 ns) = 2.621 ns; Loc. = FF_X17_Y9_N3; Fanout = 8; REG Node = 'parity_trg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { clk~inputclkctrl parity_trg } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.469 ns ( 56.05 % ) " "Info: Total cell delay = 1.469 ns ( 56.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 43.95 % ) " "Info: Total interconnect delay = 1.152 ns ( 43.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } { 0.000ns 0.000ns 0.125ns 1.027ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.246 ns + " "Info: + Micro clock to output delay of source is 0.246 ns" {  } { { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.294 ns + Longest register pin " "Info: + Longest register to pin delay is 9.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns parity_trg 1 REG FF_X17_Y9_N3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y9_N3; Fanout = 8; REG Node = 'parity_trg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { parity_trg } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.436 ns) 1.929 ns data_low_fifo~35 2 COMB LCCOMB_X18_Y6_N22 32 " "Info: 2: + IC(1.493 ns) + CELL(0.436 ns) = 1.929 ns; Loc. = LCCOMB_X18_Y6_N22; Fanout = 32; COMB Node = 'data_low_fifo~35'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { parity_trg data_low_fifo~35 } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.436 ns) 3.779 ns data_low_fifo~1528 3 COMB LCCOMB_X17_Y10_N8 1 " "Info: 3: + IC(1.414 ns) + CELL(0.436 ns) = 3.779 ns; Loc. = LCCOMB_X17_Y10_N8; Fanout = 1; COMB Node = 'data_low_fifo~1528'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { data_low_fifo~35 data_low_fifo~1528 } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.210 ns) + CELL(2.305 ns) 9.294 ns data_low_fifo\[6\]~output 4 COMB IOOBUF_X18_Y24_N14 1 " "Info: 4: + IC(3.210 ns) + CELL(2.305 ns) = 9.294 ns; Loc. = IOOBUF_X18_Y24_N14; Fanout = 1; COMB Node = 'data_low_fifo\[6\]~output'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.515 ns" { data_low_fifo~1528 data_low_fifo[6]~output } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 9.294 ns data_low_fifo\[6\] 5 PIN PIN_D9 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 9.294 ns; Loc. = PIN_D9; Fanout = 0; PIN Node = 'data_low_fifo\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { data_low_fifo[6]~output data_low_fifo[6] } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.177 ns ( 34.18 % ) " "Info: Total cell delay = 3.177 ns ( 34.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.117 ns ( 65.82 % ) " "Info: Total interconnect delay = 6.117 ns ( 65.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.294 ns" { parity_trg data_low_fifo~35 data_low_fifo~1528 data_low_fifo[6]~output data_low_fifo[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.294 ns" { parity_trg data_low_fifo~35 data_low_fifo~1528 data_low_fifo[6]~output data_low_fifo[6] } { 0.000ns 1.493ns 1.414ns 3.210ns 0.000ns } { 0.000ns 0.436ns 0.436ns 2.305ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { clk clk~input clk~inputclkctrl parity_trg } { 0.000ns 0.000ns 0.125ns 1.027ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.294 ns" { parity_trg data_low_fifo~35 data_low_fifo~1528 data_low_fifo[6]~output data_low_fifo[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.294 ns" { parity_trg data_low_fifo~35 data_low_fifo~1528 data_low_fifo[6]~output data_low_fifo[6] } { 0.000ns 1.493ns 1.414ns 3.210ns 0.000ns } { 0.000ns 0.436ns 0.436ns 2.305ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "data_low_in\[6\] data_low_fifo\[6\] 11.085 ns Longest " "Info: Longest tpd from source pin \"data_low_in\[6\]\" to destination pin \"data_low_fifo\[6\]\" is 11.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_low_in\[6\] 1 PIN PIN_C9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_C9; Fanout = 1; PIN Node = 'data_low_in\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_low_in[6] } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns data_low_in\[6\]~input 2 COMB IOIBUF_X18_Y24_N7 2 " "Info: 2: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = IOIBUF_X18_Y24_N7; Fanout = 2; COMB Node = 'data_low_in\[6\]~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { data_low_in[6] data_low_in[6]~input } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.339 ns) + CELL(0.439 ns) 5.570 ns data_low_fifo~1528 3 COMB LCCOMB_X17_Y10_N8 1 " "Info: 3: + IC(4.339 ns) + CELL(0.439 ns) = 5.570 ns; Loc. = LCCOMB_X17_Y10_N8; Fanout = 1; COMB Node = 'data_low_fifo~1528'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.778 ns" { data_low_in[6]~input data_low_fifo~1528 } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.210 ns) + CELL(2.305 ns) 11.085 ns data_low_fifo\[6\]~output 4 COMB IOOBUF_X18_Y24_N14 1 " "Info: 4: + IC(3.210 ns) + CELL(2.305 ns) = 11.085 ns; Loc. = IOOBUF_X18_Y24_N14; Fanout = 1; COMB Node = 'data_low_fifo\[6\]~output'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.515 ns" { data_low_fifo~1528 data_low_fifo[6]~output } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 11.085 ns data_low_fifo\[6\] 5 PIN PIN_D9 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 11.085 ns; Loc. = PIN_D9; Fanout = 0; PIN Node = 'data_low_fifo\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { data_low_fifo[6]~output data_low_fifo[6] } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.536 ns ( 31.90 % ) " "Info: Total cell delay = 3.536 ns ( 31.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.549 ns ( 68.10 % ) " "Info: Total interconnect delay = 7.549 ns ( 68.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.085 ns" { data_low_in[6] data_low_in[6]~input data_low_fifo~1528 data_low_fifo[6]~output data_low_fifo[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.085 ns" { data_low_in[6] data_low_in[6]~input data_low_fifo~1528 data_low_fifo[6]~output data_low_fifo[6] } { 0.000ns 0.000ns 4.339ns 3.210ns 0.000ns } { 0.000ns 0.792ns 0.439ns 2.305ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "actual_data_ff\[25\] data_low_in\[25\] clk 0.448 ns register " "Info: th for register \"actual_data_ff\[25\]\" (data pin = \"data_low_in\[25\]\", clock pin = \"clk\") is 0.448 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.602 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { clk clk~input } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.125 ns) + CELL(0.000 ns) 0.979 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 33 " "Info: 3: + IC(0.125 ns) + CELL(0.000 ns) = 0.979 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.615 ns) 2.602 ns actual_data_ff\[25\] 4 REG FF_X33_Y6_N3 1 " "Info: 4: + IC(1.008 ns) + CELL(0.615 ns) = 2.602 ns; Loc. = FF_X33_Y6_N3; Fanout = 1; REG Node = 'actual_data_ff\[25\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { clk~inputclkctrl actual_data_ff[25] } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.469 ns ( 56.46 % ) " "Info: Total cell delay = 1.469 ns ( 56.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 43.54 % ) " "Info: Total interconnect delay = 1.133 ns ( 43.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { clk clk~input clk~inputclkctrl actual_data_ff[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { clk clk~input clk~inputclkctrl actual_data_ff[25] } { 0.000ns 0.000ns 0.125ns 1.008ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.198 ns + " "Info: + Micro hold delay of destination is 0.198 ns" {  } { { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.352 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_low_in\[25\] 1 PIN PIN_E15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; PIN Node = 'data_low_in\[25\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_low_in[25] } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.794 ns) 0.794 ns data_low_in\[25\]~input 2 COMB IOIBUF_X34_Y12_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.794 ns) = 0.794 ns; Loc. = IOIBUF_X34_Y12_N1; Fanout = 2; COMB Node = 'data_low_in\[25\]~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { data_low_in[25] data_low_in[25]~input } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.291 ns) 2.244 ns actual_data_ff~2920 3 COMB LCCOMB_X33_Y6_N2 1 " "Info: 3: + IC(1.159 ns) + CELL(0.291 ns) = 2.244 ns; Loc. = LCCOMB_X33_Y6_N2; Fanout = 1; COMB Node = 'actual_data_ff~2920'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { data_low_in[25]~input actual_data_ff~2920 } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.352 ns actual_data_ff\[25\] 4 REG FF_X33_Y6_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.352 ns; Loc. = FF_X33_Y6_N3; Fanout = 1; REG Node = 'actual_data_ff\[25\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { actual_data_ff~2920 actual_data_ff[25] } "NODE_NAME" } } { "indata_changer.vhd" "" { Text "E:/temp/PCIE/INDATA_CHANGER/indata_changer.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.193 ns ( 50.72 % ) " "Info: Total cell delay = 1.193 ns ( 50.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 49.28 % ) " "Info: Total interconnect delay = 1.159 ns ( 49.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { data_low_in[25] data_low_in[25]~input actual_data_ff~2920 actual_data_ff[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.352 ns" { data_low_in[25] data_low_in[25]~input actual_data_ff~2920 actual_data_ff[25] } { 0.000ns 0.000ns 1.159ns 0.000ns } { 0.000ns 0.794ns 0.291ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { clk clk~input clk~inputclkctrl actual_data_ff[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { clk clk~input clk~inputclkctrl actual_data_ff[25] } { 0.000ns 0.000ns 0.125ns 1.008ns } { 0.000ns 0.854ns 0.000ns 0.615ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { data_low_in[25] data_low_in[25]~input actual_data_ff~2920 actual_data_ff[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.352 ns" { data_low_in[25] data_low_in[25]~input actual_data_ff~2920 actual_data_ff[25] } { 0.000ns 0.000ns 1.159ns 0.000ns } { 0.000ns 0.794ns 0.291ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Allocated 163 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 12:08:01 2014 " "Info: Processing ended: Sun Jan 26 12:08:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
