# 6x5-SRAM-Memory-Design
Design of a 30 bit SRAM memory array using Cadence Virtuoso tool. Includes schematic and layout of individual SRAM components and whole memory array along with timing analysus for precharge, read and write circuitry.
