ARM GAS  /tmp/ccslctSr.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 2
  13              		.file	"stm32g4xx_ll_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.LL_RCC_HSE_IsReady,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	LL_RCC_HSE_IsReady:
  26              	.LFB137:
  27              		.file 1 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @file    stm32g4xx_ll_rcc.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * All rights reserved.
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * This software is licensed under terms that can be found in the LICENSE file in
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * the root directory of this software component.
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   ******************************************************************************
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #ifndef STM32G4xx_LL_RCC_H
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define STM32G4xx_LL_RCC_H
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #ifdef __cplusplus
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** extern "C" {
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #include "stm32g4xx.h"
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @addtogroup STM32G4xx_LL_Driver
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccslctSr.s 			page 2


  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Constants RCC Private Constants
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Defines used to perform offsets*/
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Offset used to access to RCC_CCIPR and RCC_CCIPR2 registers */
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define RCC_OFFSET_CCIPR        0U
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define RCC_OFFSET_CCIPR2       0x14U
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** typedef struct
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
ARM GAS  /tmp/ccslctSr.s 			page 3


  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *           HW set-up.
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define HSE_VALUE    8000000U   /*!< Value of the HSE oscillator in Hz */
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* HSE_VALUE */
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* HSI_VALUE */
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* LSE_VALUE */
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* LSI_VALUE */
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (HSI48_VALUE)
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define HSI48_VALUE  48000000U  /*!< Value of the HSI48 oscillator in Hz */
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* HSI48_VALUE */
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (EXTERNAL_CLOCK_VALUE)
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define EXTERNAL_CLOCK_VALUE    48000U     /*!< Value of the I2S_CKIN, I2S and SAI1 external clock 
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* EXTERNAL_CLOCK_VALUE */
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
ARM GAS  /tmp/ccslctSr.s 			page 4


 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_HSI48RDYC              RCC_CICR_HSI48RDYC   /*!< HSI48 Ready Interrupt Clear */
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Inte
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrup
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag */
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag */
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_HSI48RDYF              RCC_CIFR_HSI48RDYF   /*!< HSI48 Ready Interrupt flag */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     /*!< LSE Clock Security System Inte
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        /*!< Clock Security System Interrup
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF   /*!< Low-Power reset flag */
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF    /*!< OBL reset flag */
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF    /*!< PIN reset flag */
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF    /*!< Software Reset flag */
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF   /*!< Independent Watchdog reset flag 
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF   /*!< Window watchdog reset flag */
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF    /*!< BOR reset flag */
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      /*!< LSI Ready Interrupt Enable *
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable *
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable *
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable *
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable *
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_HSI48RDYIE             RCC_CIER_HSI48RDYIE    /*!< HSI48 Ready Interrupt Enable
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      /*!< LSE CSS Interrupt Enable */
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                0x00000000U             /*!< Xtal mode lower driving cap
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       /*!< Xtal mode medium low drivin
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       /*!< Xtal mode medium high drivi
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         /*!< Xtal mode higher driving ca
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccslctSr.s 			page 5


 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSCO_CLKSOURCE  LSCO Selection
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U                 /*!< LSI selection for low s
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL            /*!< LSE selection for low s
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccslctSr.s 			page 6


 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                            /*!< MCO output d
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                      /*!< SYSCLK selec
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) /*!< HSI16 select
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                      /*!< HSE selectio
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)  /*!< Main PLL sel
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)  /*!< LSI selectio
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) 
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI48            RCC_CFGR_MCOSEL_3                      /*!< HSI48 select
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  RCC_CFGR_MCOPRE_DIV1       /*!< MCO not divided */
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2       /*!< MCO divided by 2 */
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4       /*!< MCO divided by 4 */
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8       /*!< MCO divided by 8 */
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16      /*!< MCO divided by 16 */
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 /*!< No clock enabled for th
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 /*!< Frequency cannot be pro
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USARTx_CLKSOURCE  Peripheral USART clock source selection
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2      (RCC_CCIPR_USART1SEL << 16U)                           /
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_0) /
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_1) /
ARM GAS  /tmp/ccslctSr.s 			page 7


 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL)   /
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1      (RCC_CCIPR_USART2SEL << 16U)                           /
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_0) /
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_1) /
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL)   /
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_PCLK1      (RCC_CCIPR_USART3SEL << 16U)                           /
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_0) /
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_HSI        ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_1) /
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_LSE        ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL)   /
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UARTx_CLKSOURCE  Peripheral UART clock source selection
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART4SEL)
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_PCLK1       (RCC_CCIPR_UART4SEL << 16U)                           /*
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL_0)  /*
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_HSI         ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL_1)  /*
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_LSE         ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL)    /*
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART4SEL */
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART5SEL)
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_PCLK1       (RCC_CCIPR_UART5SEL << 16U)                           /*
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL_0)  /*
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_HSI         ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL_1)  /*
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_LSE         ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL)    /*
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART5SEL */
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE  Peripheral LPUART clock source selection
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U                     /*!< PCLK1 clock used as
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0          /*!< SYSCLK clock used a
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1          /*!< HSI clock used as L
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL            /*!< LSE clock used as L
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2Cx_CLKSOURCE  Peripheral I2C clock source selection
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK       (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_PCLK1        (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_SYSCLK       (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_HSI          (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_PCLK1        (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK       (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI          (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_I2C4SEL)
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_PCLK1        (((uint32_t)RCC_OFFSET_CCIPR2 << 24U) | ((uint32_t)RCC_C
ARM GAS  /tmp/ccslctSr.s 			page 8


 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_SYSCLK       (((uint32_t)RCC_OFFSET_CCIPR2 << 24U) | ((uint32_t)RCC_C
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_HSI          (((uint32_t)RCC_OFFSET_CCIPR2 << 24U) | ((uint32_t)RCC_C
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_I2C4SEL */
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1_CLKSOURCE  Peripheral LPTIM clock source selection
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      0x00000000U                                            /
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        RCC_CCIPR_LPTIM1SEL_0                                  /
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI        RCC_CCIPR_LPTIM1SEL_1                                  /
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        RCC_CCIPR_LPTIM1SEL                                    /
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1_CLKSOURCE  Peripheral SAI clock source selection
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_SYSCLK       0x00000000U                                           /*
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLL          RCC_CCIPR_SAI1SEL_0                                   /*
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PIN          RCC_CCIPR_SAI1SEL_1                                   /*
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_HSI          (RCC_CCIPR_SAI1SEL_0 | RCC_CCIPR_SAI1SEL_1)           /*
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S_CLKSOURCE  Peripheral I2S clock source selection
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_SYSCLK       0x00000000U                                          /*!<
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_PLL          RCC_CCIPR_I2S23SEL_0                                 /*!<
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_PIN          RCC_CCIPR_I2S23SEL_1                                 /*!<
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_HSI          (RCC_CCIPR_I2S23SEL_0 | RCC_CCIPR_I2S23SEL_1)        /*!<
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(FDCAN1)
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FDCAN_CLKSOURCE  Peripheral FDCAN clock source selection
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_HSE        0x00000000U             /*!< HSE clock used as FDCAN cloc
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_PLL        RCC_CCIPR_FDCANSEL_0    /*!< PLL clock used as FDCAN cloc
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_PCLK1      RCC_CCIPR_FDCANSEL_1    /*!< PCLK1 clock used as FDCAN cl
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* FDCAN1 */
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSOURCE  Peripheral RNG clock source selection
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_HSI48        0x00000000U             /*!< HSI48 clock used as RNG cloc
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLL          RCC_CCIPR_CLK48SEL_1    /*!< PLL clock used as RNG clock 
ARM GAS  /tmp/ccslctSr.s 			page 9


 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE  Peripheral USB clock source selection
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSI48        0x00000000U             /*!< HSI48 clock used as USB cloc
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL          RCC_CCIPR_CLK48SEL_1    /*!< PLL clock used as USB clock 
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSOURCE  Peripheral ADC clock source selection
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE_NONE        (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE_PLL         (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE_SYSCLK      (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_ADC345SEL)
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC345_CLKSOURCE_NONE       (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC345_CLKSOURCE_PLL        (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC345_CLKSOURCE_SYSCLK     (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_ADC345SEL */
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_QUADSPI  Peripheral QUADSPI get clock source
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_QUADSPI_CLKSOURCE_SYSCLK    0x00000000U              /*!< SYSCLK used as QuadSPI clo
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_QUADSPI_CLKSOURCE_HSI       RCC_CCIPR2_QSPISEL_0     /*!< HSI used as QuadSPI clock 
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_QUADSPI_CLKSOURCE_PLL       RCC_CCIPR2_QSPISEL_1     /*!< PLL used as QuadSPI clock 
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USARTx Peripheral USART get clock source
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL /*!< USART1 Clock source selection *
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL /*!< USART2 Clock source selection *
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE            RCC_CCIPR_USART3SEL /*!< USART3 Clock source selection *
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UARTx Peripheral UART get clock source
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART4SEL)
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE             RCC_CCIPR_UART4SEL /*!< UART4 Clock source selection */
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART4SEL */
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART5SEL)
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE             RCC_CCIPR_UART5SEL /*!< UART5 Clock source selection */
ARM GAS  /tmp/ccslctSr.s 			page 10


 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART5SEL */
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1 Peripheral LPUART get clock source
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL /*!< LPUART1 Clock source selection
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE              (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE              (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_I2C4SEL)
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE              (((uint32_t)RCC_OFFSET_CCIPR2 << 24U) | ((uint32_t)RCC_C
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_I2C4SEL */
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1 Peripheral LPTIM get clock source
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL /*!< LPTIM1 Clock source selection *
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1  Peripheral SAI get clock source
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE              RCC_CCIPR_SAI1SEL /*!< SAI1 Clock source selection */
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S  Peripheral I2S get clock source
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE              RCC_CCIPR_I2S23SEL /*!< I2S Clock source selection */
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(FDCAN1)
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FDCAN  Peripheral FDCAN get clock source
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE             RCC_CCIPR_FDCANSEL /*!< FDCAN Clock source selection */
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* FDCAN1 */
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
ARM GAS  /tmp/ccslctSr.s 			page 11


 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG  Peripheral RNG get clock source
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_CLK48SEL /*!< RNG Clock source selection */
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB  Peripheral USB get clock source
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               RCC_CCIPR_CLK48SEL /*!< USB Clock source selection */
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC  Peripheral ADC get clock source
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE             (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_ADC345SEL_Pos)
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC345_CLKSOURCE            (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_ADC345SEL_Pos */
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_QUADSPI  Peripheral QUADSPI get clock source
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_QUADSPI_CLKSOURCE           RCC_CCIPR2_QSPISEL    /*!< QuadSPI Clock source selectio
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       /*!< LSE oscillator clock used a
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       /*!< LSI oscillator clock used a
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         /*!< HSE oscillator clock divide
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE  PLL entry clock source
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_NONE              0x00000000U             /*!< No clock */
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_HSI  /*!< HSI16 clock selected as PLL
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_PLLCFGR_PLLSRC_HSE  /*!< HSE clock selected as PLL e
ARM GAS  /tmp/ccslctSr.s 			page 12


 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLM_DIV  PLL division factor
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_1                  0x00000000U                                             
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_2                  RCC_PLLCFGR_PLLM_0                                      
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_3                  RCC_PLLCFGR_PLLM_1                                      
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_4                  (RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)               
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_5                  RCC_PLLCFGR_PLLM_2                                      
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_6                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)               
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_7                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)               
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_9                  RCC_PLLCFGR_PLLM_3                                      
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_10                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0)               
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_11                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1)               
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_12                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_13                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2)               
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_14                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_15                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_16                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLR_DIV  PLL division factor (PLLR)
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_2                  0x00000000U            /*!< Main PLL division factor for
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_0)   /*!< Main PLL division factor for
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_1)   /*!< Main PLL division factor for
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)     /*!< Main PLL division factor for
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLP_DIV  PLL division factor (PLLP)
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLPDIV_1)                                 
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)           
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLPDIV_2)                                 
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)           
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)           
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLPDIV_3)                                 
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_0)           
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1)           
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2)           
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLPDIV_4)                                 
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_0)           
ARM GAS  /tmp/ccslctSr.s 			page 13


 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1)           
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2)           
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3)           
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLQ_DIV  PLL division factor (PLLQ)
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_2                  0x00000000U             /*!< Main PLL division factor fo
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_0)    /*!< Main PLL division factor fo
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_1)    /*!< Main PLL division factor fo
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)      /*!< Main PLL division factor fo
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, __VALUE__)
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Register value
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccslctSr.s 			page 14


 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency on system domain
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 127
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) * (
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****                    ((((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U))
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on ADC domain
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
ARM GAS  /tmp/ccslctSr.s 			page 15


 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 127
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__)
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****                    ((__PLLP__) >> RCC_PLLCFGR_PLLPDIV_Pos))
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on 48M domain
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
ARM GAS  /tmp/ccslctSr.s 			page 16


 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 127
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__)
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****                    ((((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U))
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK)
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__,__AHBPRESCALER__) ((__SYSCLKFREQ__) >> (AHBPrescTabl
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
ARM GAS  /tmp/ccslctSr.s 			page 17


 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccslctSr.s 			page 18


 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
  28              		.loc 1 965 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 00AF     		add	r7, sp, #0
  38              	.LCFI1:
  39              		.cfi_def_cfa_register 7
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
  40              		.loc 1 966 12
  41 0004 074B     		ldr	r3, .L5
  42 0006 1B68     		ldr	r3, [r3]
  43 0008 03F40033 		and	r3, r3, #131072
  44              		.loc 1 966 71
  45 000c B3F5003F 		cmp	r3, #131072
  46 0010 01D1     		bne	.L2
  47              		.loc 1 966 71 is_stmt 0 discriminator 1
  48 0012 0123     		movs	r3, #1
  49 0014 00E0     		b	.L4
  50              	.L2:
  51              		.loc 1 966 71 discriminator 2
  52 0016 0023     		movs	r3, #0
  53              	.L4:
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
  54              		.loc 1 967 1 is_stmt 1 discriminator 5
  55 0018 1846     		mov	r0, r3
  56 001a BD46     		mov	sp, r7
  57              	.LCFI2:
  58              		.cfi_def_cfa_register 13
  59              		@ sp needed
  60 001c 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /tmp/ccslctSr.s 			page 19


  61              	.LCFI3:
  62              		.cfi_restore 7
  63              		.cfi_def_cfa_offset 0
  64 0020 7047     		bx	lr
  65              	.L6:
  66 0022 00BF     		.align	2
  67              	.L5:
  68 0024 00100240 		.word	1073876992
  69              		.cfi_endproc
  70              	.LFE137:
  72              		.section	.text.LL_RCC_HSI_Enable,"ax",%progbits
  73              		.align	1
  74              		.syntax unified
  75              		.thumb
  76              		.thumb_func
  77              		.fpu fpv4-sp-d16
  79              	LL_RCC_HSI_Enable:
  80              	.LFB140:
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIKERON);
 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
  81              		.loc 1 1004 1
  82              		.cfi_startproc
ARM GAS  /tmp/ccslctSr.s 			page 20


  83              		@ args = 0, pretend = 0, frame = 0
  84              		@ frame_needed = 1, uses_anonymous_args = 0
  85              		@ link register save eliminated.
  86 0000 80B4     		push	{r7}
  87              	.LCFI4:
  88              		.cfi_def_cfa_offset 4
  89              		.cfi_offset 7, -4
  90 0002 00AF     		add	r7, sp, #0
  91              	.LCFI5:
  92              		.cfi_def_cfa_register 7
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  93              		.loc 1 1005 3
  94 0004 054B     		ldr	r3, .L8
  95 0006 1B68     		ldr	r3, [r3]
  96 0008 044A     		ldr	r2, .L8
  97 000a 43F48073 		orr	r3, r3, #256
  98 000e 1360     		str	r3, [r2]
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
  99              		.loc 1 1006 1
 100 0010 00BF     		nop
 101 0012 BD46     		mov	sp, r7
 102              	.LCFI6:
 103              		.cfi_def_cfa_register 13
 104              		@ sp needed
 105 0014 5DF8047B 		ldr	r7, [sp], #4
 106              	.LCFI7:
 107              		.cfi_restore 7
 108              		.cfi_def_cfa_offset 0
 109 0018 7047     		bx	lr
 110              	.L9:
 111 001a 00BF     		.align	2
 112              	.L8:
 113 001c 00100240 		.word	1073876992
 114              		.cfi_endproc
 115              	.LFE140:
 117              		.section	.text.LL_RCC_HSI_IsReady,"ax",%progbits
 118              		.align	1
 119              		.syntax unified
 120              		.thumb
 121              		.thumb_func
 122              		.fpu fpv4-sp-d16
 124              	LL_RCC_HSI_IsReady:
 125              	.LFB142:
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
ARM GAS  /tmp/ccslctSr.s 			page 21


1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 126              		.loc 1 1024 1
 127              		.cfi_startproc
 128              		@ args = 0, pretend = 0, frame = 0
 129              		@ frame_needed = 1, uses_anonymous_args = 0
 130              		@ link register save eliminated.
 131 0000 80B4     		push	{r7}
 132              	.LCFI8:
 133              		.cfi_def_cfa_offset 4
 134              		.cfi_offset 7, -4
 135 0002 00AF     		add	r7, sp, #0
 136              	.LCFI9:
 137              		.cfi_def_cfa_register 7
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 138              		.loc 1 1025 12
 139 0004 074B     		ldr	r3, .L14
 140 0006 1B68     		ldr	r3, [r3]
 141 0008 03F48063 		and	r3, r3, #1024
 142              		.loc 1 1025 71
 143 000c B3F5806F 		cmp	r3, #1024
 144 0010 01D1     		bne	.L11
 145              		.loc 1 1025 71 is_stmt 0 discriminator 1
 146 0012 0123     		movs	r3, #1
 147 0014 00E0     		b	.L13
 148              	.L11:
 149              		.loc 1 1025 71 discriminator 2
 150 0016 0023     		movs	r3, #0
 151              	.L13:
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 152              		.loc 1 1026 1 is_stmt 1 discriminator 5
 153 0018 1846     		mov	r0, r3
 154 001a BD46     		mov	sp, r7
 155              	.LCFI10:
 156              		.cfi_def_cfa_register 13
 157              		@ sp needed
 158 001c 5DF8047B 		ldr	r7, [sp], #4
 159              	.LCFI11:
 160              		.cfi_restore 7
 161              		.cfi_def_cfa_offset 0
 162 0020 7047     		bx	lr
 163              	.L15:
 164 0022 00BF     		.align	2
 165              	.L14:
 166 0024 00100240 		.word	1073876992
 167              		.cfi_endproc
 168              	.LFE142:
 170              		.section	.text.LL_RCC_HSI_SetCalibTrimming,"ax",%progbits
 171              		.align	1
 172              		.syntax unified
 173              		.thumb
 174              		.thumb_func
 175              		.fpu fpv4-sp-d16
 177              	LL_RCC_HSI_SetCalibTrimming:
 178              	.LFB144:
ARM GAS  /tmp/ccslctSr.s 			page 22


1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 127
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 179              		.loc 1 1050 1
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 8
 182              		@ frame_needed = 1, uses_anonymous_args = 0
 183              		@ link register save eliminated.
 184 0000 80B4     		push	{r7}
 185              	.LCFI12:
 186              		.cfi_def_cfa_offset 4
 187              		.cfi_offset 7, -4
 188 0002 83B0     		sub	sp, sp, #12
 189              	.LCFI13:
 190              		.cfi_def_cfa_offset 16
 191 0004 00AF     		add	r7, sp, #0
 192              	.LCFI14:
 193              		.cfi_def_cfa_register 7
 194 0006 7860     		str	r0, [r7, #4]
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 195              		.loc 1 1051 3
 196 0008 074B     		ldr	r3, .L17
 197 000a 5B68     		ldr	r3, [r3, #4]
 198 000c 23F0FE42 		bic	r2, r3, #2130706432
 199 0010 7B68     		ldr	r3, [r7, #4]
 200 0012 1B06     		lsls	r3, r3, #24
 201 0014 0449     		ldr	r1, .L17
 202 0016 1343     		orrs	r3, r3, r2
 203 0018 4B60     		str	r3, [r1, #4]
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 204              		.loc 1 1052 1
 205 001a 00BF     		nop
 206 001c 0C37     		adds	r7, r7, #12
 207              	.LCFI15:
 208              		.cfi_def_cfa_offset 4
 209 001e BD46     		mov	sp, r7
ARM GAS  /tmp/ccslctSr.s 			page 23


 210              	.LCFI16:
 211              		.cfi_def_cfa_register 13
 212              		@ sp needed
 213 0020 5DF8047B 		ldr	r7, [sp], #4
 214              	.LCFI17:
 215              		.cfi_restore 7
 216              		.cfi_def_cfa_offset 0
 217 0024 7047     		bx	lr
 218              	.L18:
 219 0026 00BF     		.align	2
 220              	.L17:
 221 0028 00100240 		.word	1073876992
 222              		.cfi_endproc
 223              	.LFE144:
 225              		.section	.text.LL_RCC_HSI48_IsReady,"ax",%progbits
 226              		.align	1
 227              		.syntax unified
 228              		.thumb
 229              		.thumb_func
 230              		.fpu fpv4-sp-d16
 232              	LL_RCC_HSI48_IsReady:
 233              	.LFB148:
1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 127
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI48 HSI48
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSI48
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Enable(void)
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSI48
1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Disable(void)
ARM GAS  /tmp/ccslctSr.s 			page 24


1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if HSI48 oscillator Ready
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
1098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 234              		.loc 1 1098 1
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 0
 237              		@ frame_needed = 1, uses_anonymous_args = 0
 238              		@ link register save eliminated.
 239 0000 80B4     		push	{r7}
 240              	.LCFI18:
 241              		.cfi_def_cfa_offset 4
 242              		.cfi_offset 7, -4
 243 0002 00AF     		add	r7, sp, #0
 244              	.LCFI19:
 245              		.cfi_def_cfa_register 7
1099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 246              		.loc 1 1099 12
 247 0004 074B     		ldr	r3, .L23
 248 0006 D3F89830 		ldr	r3, [r3, #152]
 249 000a 03F00203 		and	r3, r3, #2
 250              		.loc 1 1099 84
 251 000e 022B     		cmp	r3, #2
 252 0010 01D1     		bne	.L20
 253              		.loc 1 1099 84 is_stmt 0 discriminator 1
 254 0012 0123     		movs	r3, #1
 255 0014 00E0     		b	.L22
 256              	.L20:
 257              		.loc 1 1099 84 discriminator 2
 258 0016 0023     		movs	r3, #0
 259              	.L22:
1100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 260              		.loc 1 1100 1 is_stmt 1 discriminator 5
 261 0018 1846     		mov	r0, r3
 262 001a BD46     		mov	sp, r7
 263              	.LCFI20:
 264              		.cfi_def_cfa_register 13
 265              		@ sp needed
 266 001c 5DF8047B 		ldr	r7, [sp], #4
 267              	.LCFI21:
 268              		.cfi_restore 7
 269              		.cfi_def_cfa_offset 0
 270 0020 7047     		bx	lr
 271              	.L24:
 272 0022 00BF     		.align	2
 273              	.L23:
 274 0024 00100240 		.word	1073876992
 275              		.cfi_endproc
 276              	.LFE148:
 278              		.section	.text.LL_RCC_LSE_IsReady,"ax",%progbits
ARM GAS  /tmp/ccslctSr.s 			page 25


 279              		.align	1
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 283              		.fpu fpv4-sp-d16
 285              	LL_RCC_LSE_IsReady:
 286              	.LFB158:
1101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get HSI48 Calibration value
1104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48CAL      LL_RCC_HSI48_GetCalibration
1105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1FF
1106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)
1108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos);
1110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
1117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
1123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
1133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
1143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccslctSr.s 			page 26


1151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
1153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
1174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
1186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV));
1188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable Clock security system on LSE.
1192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_EnableCSS
1193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
1196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable Clock security system on LSE.
1202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Clock security system can be disabled only after a LSE
1203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       failure detection. In that case it MUST be disabled by software.
1204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_DisableCSS
1205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
ARM GAS  /tmp/ccslctSr.s 			page 27


1208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
1215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 287              		.loc 1 1218 1
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 0
 290              		@ frame_needed = 1, uses_anonymous_args = 0
 291              		@ link register save eliminated.
 292 0000 80B4     		push	{r7}
 293              	.LCFI22:
 294              		.cfi_def_cfa_offset 4
 295              		.cfi_offset 7, -4
 296 0002 00AF     		add	r7, sp, #0
 297              	.LCFI23:
 298              		.cfi_def_cfa_register 7
1219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 299              		.loc 1 1219 12
 300 0004 074B     		ldr	r3, .L29
 301 0006 D3F89030 		ldr	r3, [r3, #144]
 302 000a 03F00203 		and	r3, r3, #2
 303              		.loc 1 1219 77
 304 000e 022B     		cmp	r3, #2
 305 0010 01D1     		bne	.L26
 306              		.loc 1 1219 77 is_stmt 0 discriminator 1
 307 0012 0123     		movs	r3, #1
 308 0014 00E0     		b	.L28
 309              	.L26:
 310              		.loc 1 1219 77 discriminator 2
 311 0016 0023     		movs	r3, #0
 312              	.L28:
1220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 313              		.loc 1 1220 1 is_stmt 1 discriminator 5
 314 0018 1846     		mov	r0, r3
 315 001a BD46     		mov	sp, r7
 316              	.LCFI24:
 317              		.cfi_def_cfa_register 13
 318              		@ sp needed
 319 001c 5DF8047B 		ldr	r7, [sp], #4
 320              	.LCFI25:
 321              		.cfi_restore 7
 322              		.cfi_def_cfa_offset 0
 323 0020 7047     		bx	lr
 324              	.L30:
 325 0022 00BF     		.align	2
 326              	.L29:
 327 0024 00100240 		.word	1073876992
 328              		.cfi_endproc
 329              	.LFE158:
 331              		.section	.text.LL_RCC_LSI_IsReady,"ax",%progbits
ARM GAS  /tmp/ccslctSr.s 			page 28


 332              		.align	1
 333              		.syntax unified
 334              		.thumb
 335              		.thumb_func
 336              		.fpu fpv4-sp-d16
 338              	LL_RCC_LSI_IsReady:
 339              	.LFB162:
1221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if CSS on LSE failure Detection
1224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSD       LL_RCC_LSE_IsCSSDetected
1225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
1228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) == (RCC_BDCR_LSECSSD)) ? 1UL : 0UL);
1230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
1237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
1242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
1243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
1246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
1248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
1252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
1253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
1256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
1258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
1262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
1263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
1266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 340              		.loc 1 1266 1
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 0
 343              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccslctSr.s 			page 29


 344              		@ link register save eliminated.
 345 0000 80B4     		push	{r7}
 346              	.LCFI26:
 347              		.cfi_def_cfa_offset 4
 348              		.cfi_offset 7, -4
 349 0002 00AF     		add	r7, sp, #0
 350              	.LCFI27:
 351              		.cfi_def_cfa_register 7
1267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 352              		.loc 1 1267 12
 353 0004 074B     		ldr	r3, .L35
 354 0006 D3F89430 		ldr	r3, [r3, #148]
 355 000a 03F00203 		and	r3, r3, #2
 356              		.loc 1 1267 74
 357 000e 022B     		cmp	r3, #2
 358 0010 01D1     		bne	.L32
 359              		.loc 1 1267 74 is_stmt 0 discriminator 1
 360 0012 0123     		movs	r3, #1
 361 0014 00E0     		b	.L34
 362              	.L32:
 363              		.loc 1 1267 74 discriminator 2
 364 0016 0023     		movs	r3, #0
 365              	.L34:
1268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 366              		.loc 1 1268 1 is_stmt 1 discriminator 5
 367 0018 1846     		mov	r0, r3
 368 001a BD46     		mov	sp, r7
 369              	.LCFI28:
 370              		.cfi_def_cfa_register 13
 371              		@ sp needed
 372 001c 5DF8047B 		ldr	r7, [sp], #4
 373              	.LCFI29:
 374              		.cfi_restore 7
 375              		.cfi_def_cfa_offset 0
 376 0020 7047     		bx	lr
 377              	.L36:
 378 0022 00BF     		.align	2
 379              	.L35:
 380 0024 00100240 		.word	1073876992
 381              		.cfi_endproc
 382              	.LFE162:
 384              		.section	.text.LL_RCC_GetSysClkSource,"ax",%progbits
 385              		.align	1
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 389              		.fpu fpv4-sp-d16
 391              	LL_RCC_GetSysClkSource:
 392              	.LFB168:
1269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSCO LSCO
1275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccslctSr.s 			page 30


1277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable Low speed clock
1280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Enable
1281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Enable(void)
1284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
1286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable Low speed clock
1290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Disable
1291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Disable(void)
1294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
1296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure Low speed clock selection
1300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_SetSource
1301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
1303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
1304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)
1307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL, Source);
1309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Low speed clock selection
1313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_GetSource
1314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
1316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
1317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void)
1319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSCOSEL));
1321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
1328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure the system clock source
1333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
ARM GAS  /tmp/ccslctSr.s 			page 31


1334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
1336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
1337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
1338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
1341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
1343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get the system clock source
1347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
1348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
1350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
1351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
1352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
1354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 393              		.loc 1 1354 1
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 1, uses_anonymous_args = 0
 397              		@ link register save eliminated.
 398 0000 80B4     		push	{r7}
 399              	.LCFI30:
 400              		.cfi_def_cfa_offset 4
 401              		.cfi_offset 7, -4
 402 0002 00AF     		add	r7, sp, #0
 403              	.LCFI31:
 404              		.cfi_def_cfa_register 7
1355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 405              		.loc 1 1355 21
 406 0004 044B     		ldr	r3, .L39
 407 0006 9B68     		ldr	r3, [r3, #8]
 408              		.loc 1 1355 10
 409 0008 03F00C03 		and	r3, r3, #12
1356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 410              		.loc 1 1356 1
 411 000c 1846     		mov	r0, r3
 412 000e BD46     		mov	sp, r7
 413              	.LCFI32:
 414              		.cfi_def_cfa_register 13
 415              		@ sp needed
 416 0010 5DF8047B 		ldr	r7, [sp], #4
 417              	.LCFI33:
 418              		.cfi_restore 7
 419              		.cfi_def_cfa_offset 0
 420 0014 7047     		bx	lr
 421              	.L40:
 422 0016 00BF     		.align	2
 423              	.L39:
 424 0018 00100240 		.word	1073876992
 425              		.cfi_endproc
 426              	.LFE168:
ARM GAS  /tmp/ccslctSr.s 			page 32


 428              		.section	.text.LL_RCC_GetAHBPrescaler,"ax",%progbits
 429              		.align	1
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 433              		.fpu fpv4-sp-d16
 435              	LL_RCC_GetAHBPrescaler:
 436              	.LFB172:
1357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set AHB prescaler
1360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
1361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
1374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
1376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
1380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
1381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
1390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
1392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
1396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
1397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
ARM GAS  /tmp/ccslctSr.s 			page 33


1406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
1408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get AHB prescaler
1412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
1413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
1425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 437              		.loc 1 1425 1
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 1, uses_anonymous_args = 0
 441              		@ link register save eliminated.
 442 0000 80B4     		push	{r7}
 443              	.LCFI34:
 444              		.cfi_def_cfa_offset 4
 445              		.cfi_offset 7, -4
 446 0002 00AF     		add	r7, sp, #0
 447              	.LCFI35:
 448              		.cfi_def_cfa_register 7
1426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 449              		.loc 1 1426 21
 450 0004 044B     		ldr	r3, .L43
 451 0006 9B68     		ldr	r3, [r3, #8]
 452              		.loc 1 1426 10
 453 0008 03F0F003 		and	r3, r3, #240
1427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 454              		.loc 1 1427 1
 455 000c 1846     		mov	r0, r3
 456 000e BD46     		mov	sp, r7
 457              	.LCFI36:
 458              		.cfi_def_cfa_register 13
 459              		@ sp needed
 460 0010 5DF8047B 		ldr	r7, [sp], #4
 461              	.LCFI37:
 462              		.cfi_restore 7
 463              		.cfi_def_cfa_offset 0
 464 0014 7047     		bx	lr
 465              	.L44:
 466 0016 00BF     		.align	2
 467              	.L43:
 468 0018 00100240 		.word	1073876992
 469              		.cfi_endproc
 470              	.LFE172:
 472              		.section	.text.LL_RCC_GetAPB1Prescaler,"ax",%progbits
ARM GAS  /tmp/ccslctSr.s 			page 34


 473              		.align	1
 474              		.syntax unified
 475              		.thumb
 476              		.thumb_func
 477              		.fpu fpv4-sp-d16
 479              	LL_RCC_GetAPB1Prescaler:
 480              	.LFB173:
1428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
1431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
1432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 481              		.loc 1 1440 1
 482              		.cfi_startproc
 483              		@ args = 0, pretend = 0, frame = 0
 484              		@ frame_needed = 1, uses_anonymous_args = 0
 485              		@ link register save eliminated.
 486 0000 80B4     		push	{r7}
 487              	.LCFI38:
 488              		.cfi_def_cfa_offset 4
 489              		.cfi_offset 7, -4
 490 0002 00AF     		add	r7, sp, #0
 491              	.LCFI39:
 492              		.cfi_def_cfa_register 7
1441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 493              		.loc 1 1441 21
 494 0004 044B     		ldr	r3, .L47
 495 0006 9B68     		ldr	r3, [r3, #8]
 496              		.loc 1 1441 10
 497 0008 03F4E063 		and	r3, r3, #1792
1442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 498              		.loc 1 1442 1
 499 000c 1846     		mov	r0, r3
 500 000e BD46     		mov	sp, r7
 501              	.LCFI40:
 502              		.cfi_def_cfa_register 13
 503              		@ sp needed
 504 0010 5DF8047B 		ldr	r7, [sp], #4
 505              	.LCFI41:
 506              		.cfi_restore 7
 507              		.cfi_def_cfa_offset 0
 508 0014 7047     		bx	lr
 509              	.L48:
 510 0016 00BF     		.align	2
 511              	.L47:
 512 0018 00100240 		.word	1073876992
 513              		.cfi_endproc
 514              	.LFE173:
 516              		.section	.text.LL_RCC_GetAPB2Prescaler,"ax",%progbits
ARM GAS  /tmp/ccslctSr.s 			page 35


 517              		.align	1
 518              		.syntax unified
 519              		.thumb
 520              		.thumb_func
 521              		.fpu fpv4-sp-d16
 523              	LL_RCC_GetAPB2Prescaler:
 524              	.LFB174:
1443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
1446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
1447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
1455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 525              		.loc 1 1455 1
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 0
 528              		@ frame_needed = 1, uses_anonymous_args = 0
 529              		@ link register save eliminated.
 530 0000 80B4     		push	{r7}
 531              	.LCFI42:
 532              		.cfi_def_cfa_offset 4
 533              		.cfi_offset 7, -4
 534 0002 00AF     		add	r7, sp, #0
 535              	.LCFI43:
 536              		.cfi_def_cfa_register 7
1456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 537              		.loc 1 1456 21
 538 0004 044B     		ldr	r3, .L51
 539 0006 9B68     		ldr	r3, [r3, #8]
 540              		.loc 1 1456 10
 541 0008 03F46053 		and	r3, r3, #14336
1457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 542              		.loc 1 1457 1
 543 000c 1846     		mov	r0, r3
 544 000e BD46     		mov	sp, r7
 545              	.LCFI44:
 546              		.cfi_def_cfa_register 13
 547              		@ sp needed
 548 0010 5DF8047B 		ldr	r7, [sp], #4
 549              	.LCFI45:
 550              		.cfi_restore 7
 551              		.cfi_def_cfa_offset 0
 552 0014 7047     		bx	lr
 553              	.L52:
 554 0016 00BF     		.align	2
 555              	.L51:
 556 0018 00100240 		.word	1073876992
 557              		.cfi_endproc
 558              	.LFE174:
 560              		.section	.text.LL_RCC_GetUSARTClockSource,"ax",%progbits
ARM GAS  /tmp/ccslctSr.s 			page 36


 561              		.align	1
 562              		.syntax unified
 563              		.thumb
 564              		.thumb_func
 565              		.fpu fpv4-sp-d16
 567              	LL_RCC_GetUSARTClockSource:
 568              	.LFB187:
1458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
1464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure MCOx
1469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         MCOSEL        LL_RCC_ConfigMCO\n
1470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO
1471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
1472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
1473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
1474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
1475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
1476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI48
1477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
1478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI
1479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
1480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
1483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
1484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2
1485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4
1486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8
1487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16
1488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
1491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
1493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
1500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure USARTx clock source
1505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        USARTxSEL     LL_RCC_SetUSARTClockSource
1506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  USARTxSource This parameter can be one of the following values:
1507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
ARM GAS  /tmp/ccslctSr.s 			page 37


1508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
1512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
1513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
1514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
1515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1
1516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
1517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
1518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
1519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
1522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
1524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(UART4)
1527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure UARTx clock source
1529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        UARTxSEL      LL_RCC_SetUARTClockSource
1530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  UARTxSource This parameter can be one of the following values:
1531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1 (*)
1532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK (*)
1533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI (*)
1534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE (*)
1535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1 (*)
1536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK (*)
1537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI (*)
1538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
1539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUARTClockSource(uint32_t UARTxSource)
1544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (UARTxSource >> 16U), (UARTxSource & 0x0000FFFFU));
1546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* UART4 */
1548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure LPUART1x clock source
1551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_SetLPUARTClockSource
1552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  LPUARTxSource This parameter can be one of the following values:
1553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
1554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
1555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
1556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
1557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)
1560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
1562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccslctSr.s 			page 38


1565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure I2Cx clock source
1566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_SetI2CClockSource
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  I2CxSource This parameter can be one of the following values:
1568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
1569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1
1572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK
1573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI
1574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1
1575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK
1576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI
1577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_PCLK1 (*)
1578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_SYSCLK (*)
1579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_HSI (*)
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
1585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U));
1587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(*reg, 3UL << ((I2CxSource & 0x001F0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2C
1588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure LPTIMx clock source
1592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIM1SEL     LL_RCC_SetLPTIMClockSource
1593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  LPTIMxSource This parameter can be one of the following values:
1594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
1595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
1596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
1597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
1598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
1601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL, LPTIMxSource);
1603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure SAIx clock source
1607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        SAI1SEL       LL_RCC_SetSAIClockSource
1608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  SAIxSource This parameter can be one of the following values:
1609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_SYSCLK
1610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL
1611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN
1612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_HSI
1613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSAIClockSource(uint32_t SAIxSource)
1618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
1620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
ARM GAS  /tmp/ccslctSr.s 			page 39


1622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure I2S clock source
1624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2S23SEL      LL_RCC_SetI2SClockSource
1625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  I2SxSource This parameter can be one of the following values:
1626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_SYSCLK
1627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PLL
1628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PIN
1629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_HSI
1630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource)
1633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S23SEL, I2SxSource);
1635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(FDCAN1)
1638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure FDCAN clock source
1640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        FDCANSEL      LL_RCC_SetFDCANClockSource
1641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  FDCANxSource This parameter can be one of the following values:
1642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_HSE
1643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PLL
1644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PCLK1
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetFDCANClockSource(uint32_t FDCANxSource)
1648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_FDCANSEL, FDCANxSource);
1650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* FDCAN1 */
1652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure RNG clock source
1655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_SetRNGClockSource
1656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
1657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48
1658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)
1662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, RNGxSource);
1664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure USB clock source
1668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_SetUSBClockSource
1669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
1670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
1671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
1675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, USBxSource);
1677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
ARM GAS  /tmp/ccslctSr.s 			page 40


1679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        ADC12SEL         LL_RCC_SetADCClockSource\n
1682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         CCIPR        ADC345SEL        LL_RCC_SetADCClockSource
1683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_NONE
1685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_PLL
1686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_SYSCLK
1687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_NONE   (*)
1688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_PLL    (*)
1689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_SYSCLK (*)
1690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << 
1697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(QUADSPI)
1700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure QUADSPI clock source
1702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR2         QSPISEL     LL_RCC_SetQUADSPIClockSource
1703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_SYSCLK
1705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_HSI
1706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_PLL
1707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetQUADSPIClockSource(uint32_t Source)
1710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_QSPISEL, Source);
1712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* QUADSPI */
1714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get USARTx clock source
1717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        USARTxSEL     LL_RCC_GetUSARTClockSource
1718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  USARTx This parameter can be one of the following values:
1719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE
1720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE
1721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE
1722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
1724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
1728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
1729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
1730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
1731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1
1732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
1733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
1734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
1735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccslctSr.s 			page 41


1736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
1737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 569              		.loc 1 1737 1
 570              		.cfi_startproc
 571              		@ args = 0, pretend = 0, frame = 8
 572              		@ frame_needed = 1, uses_anonymous_args = 0
 573              		@ link register save eliminated.
 574 0000 80B4     		push	{r7}
 575              	.LCFI46:
 576              		.cfi_def_cfa_offset 4
 577              		.cfi_offset 7, -4
 578 0002 83B0     		sub	sp, sp, #12
 579              	.LCFI47:
 580              		.cfi_def_cfa_offset 16
 581 0004 00AF     		add	r7, sp, #0
 582              	.LCFI48:
 583              		.cfi_def_cfa_register 7
 584 0006 7860     		str	r0, [r7, #4]
1738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 585              		.loc 1 1738 21
 586 0008 064B     		ldr	r3, .L55
 587 000a D3F88820 		ldr	r2, [r3, #136]
 588 000e 7B68     		ldr	r3, [r7, #4]
 589 0010 1A40     		ands	r2, r2, r3
 590              		.loc 1 1738 60
 591 0012 7B68     		ldr	r3, [r7, #4]
 592 0014 1B04     		lsls	r3, r3, #16
 593              		.loc 1 1738 10
 594 0016 1343     		orrs	r3, r3, r2
1739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 595              		.loc 1 1739 1
 596 0018 1846     		mov	r0, r3
 597 001a 0C37     		adds	r7, r7, #12
 598              	.LCFI49:
 599              		.cfi_def_cfa_offset 4
 600 001c BD46     		mov	sp, r7
 601              	.LCFI50:
 602              		.cfi_def_cfa_register 13
 603              		@ sp needed
 604 001e 5DF8047B 		ldr	r7, [sp], #4
 605              	.LCFI51:
 606              		.cfi_restore 7
 607              		.cfi_def_cfa_offset 0
 608 0022 7047     		bx	lr
 609              	.L56:
 610              		.align	2
 611              	.L55:
 612 0024 00100240 		.word	1073876992
 613              		.cfi_endproc
 614              	.LFE187:
 616              		.section	.text.LL_RCC_GetUARTClockSource,"ax",%progbits
 617              		.align	1
 618              		.syntax unified
 619              		.thumb
 620              		.thumb_func
 621              		.fpu fpv4-sp-d16
 623              	LL_RCC_GetUARTClockSource:
ARM GAS  /tmp/ccslctSr.s 			page 42


 624              	.LFB188:
1740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(UART4)
1742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get UARTx clock source
1744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        UARTxSEL      LL_RCC_GetUARTClockSource
1745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  UARTx This parameter can be one of the following values:
1746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE (*)
1747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE (*)
1748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1 (*)
1750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK (*)
1751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI (*)
1752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE (*)
1753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1 (*)
1754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK (*)
1755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI (*)
1756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
1757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
1761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 625              		.loc 1 1761 1
 626              		.cfi_startproc
 627              		@ args = 0, pretend = 0, frame = 8
 628              		@ frame_needed = 1, uses_anonymous_args = 0
 629              		@ link register save eliminated.
 630 0000 80B4     		push	{r7}
 631              	.LCFI52:
 632              		.cfi_def_cfa_offset 4
 633              		.cfi_offset 7, -4
 634 0002 83B0     		sub	sp, sp, #12
 635              	.LCFI53:
 636              		.cfi_def_cfa_offset 16
 637 0004 00AF     		add	r7, sp, #0
 638              	.LCFI54:
 639              		.cfi_def_cfa_register 7
 640 0006 7860     		str	r0, [r7, #4]
1762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 641              		.loc 1 1762 21
 642 0008 064B     		ldr	r3, .L59
 643 000a D3F88820 		ldr	r2, [r3, #136]
 644 000e 7B68     		ldr	r3, [r7, #4]
 645 0010 1A40     		ands	r2, r2, r3
 646              		.loc 1 1762 58
 647 0012 7B68     		ldr	r3, [r7, #4]
 648 0014 1B04     		lsls	r3, r3, #16
 649              		.loc 1 1762 10
 650 0016 1343     		orrs	r3, r3, r2
1763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 651              		.loc 1 1763 1
 652 0018 1846     		mov	r0, r3
 653 001a 0C37     		adds	r7, r7, #12
 654              	.LCFI55:
 655              		.cfi_def_cfa_offset 4
 656 001c BD46     		mov	sp, r7
ARM GAS  /tmp/ccslctSr.s 			page 43


 657              	.LCFI56:
 658              		.cfi_def_cfa_register 13
 659              		@ sp needed
 660 001e 5DF8047B 		ldr	r7, [sp], #4
 661              	.LCFI57:
 662              		.cfi_restore 7
 663              		.cfi_def_cfa_offset 0
 664 0022 7047     		bx	lr
 665              	.L60:
 666              		.align	2
 667              	.L59:
 668 0024 00100240 		.word	1073876992
 669              		.cfi_endproc
 670              	.LFE188:
 672              		.section	.text.LL_RCC_GetLPUARTClockSource,"ax",%progbits
 673              		.align	1
 674              		.syntax unified
 675              		.thumb
 676              		.thumb_func
 677              		.fpu fpv4-sp-d16
 679              	LL_RCC_GetLPUARTClockSource:
 680              	.LFB189:
1764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* UART4 */
1765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get LPUARTx clock source
1768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_GetLPUARTClockSource
1769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  LPUARTx This parameter can be one of the following values:
1770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
1771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
1773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
1774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
1775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)
1778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 681              		.loc 1 1778 1
 682              		.cfi_startproc
 683              		@ args = 0, pretend = 0, frame = 8
 684              		@ frame_needed = 1, uses_anonymous_args = 0
 685              		@ link register save eliminated.
 686 0000 80B4     		push	{r7}
 687              	.LCFI58:
 688              		.cfi_def_cfa_offset 4
 689              		.cfi_offset 7, -4
 690 0002 83B0     		sub	sp, sp, #12
 691              	.LCFI59:
 692              		.cfi_def_cfa_offset 16
 693 0004 00AF     		add	r7, sp, #0
 694              	.LCFI60:
 695              		.cfi_def_cfa_register 7
 696 0006 7860     		str	r0, [r7, #4]
1779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 697              		.loc 1 1779 21
 698 0008 054B     		ldr	r3, .L63
 699 000a D3F88820 		ldr	r2, [r3, #136]
ARM GAS  /tmp/ccslctSr.s 			page 44


 700              		.loc 1 1779 10
 701 000e 7B68     		ldr	r3, [r7, #4]
 702 0010 1340     		ands	r3, r3, r2
1780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 703              		.loc 1 1780 1
 704 0012 1846     		mov	r0, r3
 705 0014 0C37     		adds	r7, r7, #12
 706              	.LCFI61:
 707              		.cfi_def_cfa_offset 4
 708 0016 BD46     		mov	sp, r7
 709              	.LCFI62:
 710              		.cfi_def_cfa_register 13
 711              		@ sp needed
 712 0018 5DF8047B 		ldr	r7, [sp], #4
 713              	.LCFI63:
 714              		.cfi_restore 7
 715              		.cfi_def_cfa_offset 0
 716 001c 7047     		bx	lr
 717              	.L64:
 718 001e 00BF     		.align	2
 719              	.L63:
 720 0020 00100240 		.word	1073876992
 721              		.cfi_endproc
 722              	.LFE189:
 724              		.section	.text.LL_RCC_GetI2CClockSource,"ax",%progbits
 725              		.align	1
 726              		.syntax unified
 727              		.thumb
 728              		.thumb_func
 729              		.fpu fpv4-sp-d16
 731              	LL_RCC_GetI2CClockSource:
 732              	.LFB190:
1781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get I2Cx clock source
1784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_GetI2CClockSource
1785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  I2Cx This parameter can be one of the following values:
1786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
1787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE
1788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE
1789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE (*)
1790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
1794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1
1797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK
1798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI
1799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1
1800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK
1801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI
1802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_PCLK1 (*)
1803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_SYSCLK (*)
1804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_HSI (*)
1805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
ARM GAS  /tmp/ccslctSr.s 			page 45


1806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****  */
1808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
1809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 733              		.loc 1 1809 1
 734              		.cfi_startproc
 735              		@ args = 0, pretend = 0, frame = 16
 736              		@ frame_needed = 1, uses_anonymous_args = 0
 737              		@ link register save eliminated.
 738 0000 80B4     		push	{r7}
 739              	.LCFI64:
 740              		.cfi_def_cfa_offset 4
 741              		.cfi_offset 7, -4
 742 0002 85B0     		sub	sp, sp, #20
 743              	.LCFI65:
 744              		.cfi_def_cfa_offset 24
 745 0004 00AF     		add	r7, sp, #0
 746              	.LCFI66:
 747              		.cfi_def_cfa_register 7
 748 0006 7860     		str	r0, [r7, #4]
1810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   __IO const uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2Cx >> 24U));
 749              		.loc 1 1810 83
 750 0008 7B68     		ldr	r3, [r7, #4]
 751 000a 1A0E     		lsrs	r2, r3, #24
 752              		.loc 1 1810 47
 753 000c 0D4B     		ldr	r3, .L67
 754 000e 1344     		add	r3, r3, r2
 755              		.loc 1 1810 24
 756 0010 FB60     		str	r3, [r7, #12]
1811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)((READ_BIT(*reg, 3UL << ((I2Cx & 0x001F0000U) >> 16U)) >> ((I2Cx & 0x001F0000U) 
 757              		.loc 1 1811 22
 758 0012 FB68     		ldr	r3, [r7, #12]
 759 0014 1A68     		ldr	r2, [r3]
 760 0016 7B68     		ldr	r3, [r7, #4]
 761 0018 1B0C     		lsrs	r3, r3, #16
 762 001a 03F01F03 		and	r3, r3, #31
 763 001e 0321     		movs	r1, #3
 764 0020 01FA03F3 		lsl	r3, r1, r3
 765 0024 1A40     		ands	r2, r2, r3
 766              		.loc 1 1811 100
 767 0026 7B68     		ldr	r3, [r7, #4]
 768 0028 1B0C     		lsrs	r3, r3, #16
 769 002a 03F01F03 		and	r3, r3, #31
 770              		.loc 1 1811 75
 771 002e DA40     		lsrs	r2, r2, r3
 772              		.loc 1 1811 117
 773 0030 7B68     		ldr	r3, [r7, #4]
 774 0032 1B0C     		lsrs	r3, r3, #16
 775 0034 1B04     		lsls	r3, r3, #16
 776              		.loc 1 1811 10
 777 0036 1343     		orrs	r3, r3, r2
1812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 778              		.loc 1 1812 1
 779 0038 1846     		mov	r0, r3
 780 003a 1437     		adds	r7, r7, #20
 781              	.LCFI67:
 782              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccslctSr.s 			page 46


 783 003c BD46     		mov	sp, r7
 784              	.LCFI68:
 785              		.cfi_def_cfa_register 13
 786              		@ sp needed
 787 003e 5DF8047B 		ldr	r7, [sp], #4
 788              	.LCFI69:
 789              		.cfi_restore 7
 790              		.cfi_def_cfa_offset 0
 791 0042 7047     		bx	lr
 792              	.L68:
 793              		.align	2
 794              	.L67:
 795 0044 88100240 		.word	1073877128
 796              		.cfi_endproc
 797              	.LFE190:
 799              		.section	.text.LL_RCC_GetLPTIMClockSource,"ax",%progbits
 800              		.align	1
 801              		.syntax unified
 802              		.thumb
 803              		.thumb_func
 804              		.fpu fpv4-sp-d16
 806              	LL_RCC_GetLPTIMClockSource:
 807              	.LFB191:
1813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get LPTIMx clock source
1816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_GetLPTIMClockSource
1817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  LPTIMx This parameter can be one of the following values:
1818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
1819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
1821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
1822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
1823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
1824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
1826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 808              		.loc 1 1826 1
 809              		.cfi_startproc
 810              		@ args = 0, pretend = 0, frame = 8
 811              		@ frame_needed = 1, uses_anonymous_args = 0
 812              		@ link register save eliminated.
 813 0000 80B4     		push	{r7}
 814              	.LCFI70:
 815              		.cfi_def_cfa_offset 4
 816              		.cfi_offset 7, -4
 817 0002 83B0     		sub	sp, sp, #12
 818              	.LCFI71:
 819              		.cfi_def_cfa_offset 16
 820 0004 00AF     		add	r7, sp, #0
 821              	.LCFI72:
 822              		.cfi_def_cfa_register 7
 823 0006 7860     		str	r0, [r7, #4]
1827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPTIMx));
 824              		.loc 1 1827 21
 825 0008 054B     		ldr	r3, .L71
 826 000a D3F88820 		ldr	r2, [r3, #136]
ARM GAS  /tmp/ccslctSr.s 			page 47


 827              		.loc 1 1827 10
 828 000e 7B68     		ldr	r3, [r7, #4]
 829 0010 1340     		ands	r3, r3, r2
1828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 830              		.loc 1 1828 1
 831 0012 1846     		mov	r0, r3
 832 0014 0C37     		adds	r7, r7, #12
 833              	.LCFI73:
 834              		.cfi_def_cfa_offset 4
 835 0016 BD46     		mov	sp, r7
 836              	.LCFI74:
 837              		.cfi_def_cfa_register 13
 838              		@ sp needed
 839 0018 5DF8047B 		ldr	r7, [sp], #4
 840              	.LCFI75:
 841              		.cfi_restore 7
 842              		.cfi_def_cfa_offset 0
 843 001c 7047     		bx	lr
 844              	.L72:
 845 001e 00BF     		.align	2
 846              	.L71:
 847 0020 00100240 		.word	1073876992
 848              		.cfi_endproc
 849              	.LFE191:
 851              		.section	.text.LL_RCC_GetSAIClockSource,"ax",%progbits
 852              		.align	1
 853              		.syntax unified
 854              		.thumb
 855              		.thumb_func
 856              		.fpu fpv4-sp-d16
 858              	LL_RCC_GetSAIClockSource:
 859              	.LFB192:
1829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get SAIx clock source
1832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        SAI1SEL       LL_RCC_GetSAIClockSource
1833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  SAIx This parameter can be one of the following values:
1834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE
1835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_SYSCLK
1839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL
1840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN
1841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_HSI
1842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)
1846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 860              		.loc 1 1846 1
 861              		.cfi_startproc
 862              		@ args = 0, pretend = 0, frame = 8
 863              		@ frame_needed = 1, uses_anonymous_args = 0
 864              		@ link register save eliminated.
 865 0000 80B4     		push	{r7}
 866              	.LCFI76:
ARM GAS  /tmp/ccslctSr.s 			page 48


 867              		.cfi_def_cfa_offset 4
 868              		.cfi_offset 7, -4
 869 0002 83B0     		sub	sp, sp, #12
 870              	.LCFI77:
 871              		.cfi_def_cfa_offset 16
 872 0004 00AF     		add	r7, sp, #0
 873              	.LCFI78:
 874              		.cfi_def_cfa_register 7
 875 0006 7860     		str	r0, [r7, #4]
1847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, SAIx));
 876              		.loc 1 1847 21
 877 0008 054B     		ldr	r3, .L75
 878 000a D3F88820 		ldr	r2, [r3, #136]
 879              		.loc 1 1847 10
 880 000e 7B68     		ldr	r3, [r7, #4]
 881 0010 1340     		ands	r3, r3, r2
1848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 882              		.loc 1 1848 1
 883 0012 1846     		mov	r0, r3
 884 0014 0C37     		adds	r7, r7, #12
 885              	.LCFI79:
 886              		.cfi_def_cfa_offset 4
 887 0016 BD46     		mov	sp, r7
 888              	.LCFI80:
 889              		.cfi_def_cfa_register 13
 890              		@ sp needed
 891 0018 5DF8047B 		ldr	r7, [sp], #4
 892              	.LCFI81:
 893              		.cfi_restore 7
 894              		.cfi_def_cfa_offset 0
 895 001c 7047     		bx	lr
 896              	.L76:
 897 001e 00BF     		.align	2
 898              	.L75:
 899 0020 00100240 		.word	1073876992
 900              		.cfi_endproc
 901              	.LFE192:
 903              		.section	.text.LL_RCC_GetI2SClockSource,"ax",%progbits
 904              		.align	1
 905              		.syntax unified
 906              		.thumb
 907              		.thumb_func
 908              		.fpu fpv4-sp-d16
 910              	LL_RCC_GetI2SClockSource:
 911              	.LFB193:
1849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get I2Sx clock source
1852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2S23SEL      LL_RCC_GetI2SClockSource
1853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  I2Sx This parameter can be one of the following values:
1854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE
1855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_SYSCLK
1857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PLL
1858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PIN
1859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_HSI
1860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccslctSr.s 			page 49


1861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
1862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 912              		.loc 1 1862 1
 913              		.cfi_startproc
 914              		@ args = 0, pretend = 0, frame = 8
 915              		@ frame_needed = 1, uses_anonymous_args = 0
 916              		@ link register save eliminated.
 917 0000 80B4     		push	{r7}
 918              	.LCFI82:
 919              		.cfi_def_cfa_offset 4
 920              		.cfi_offset 7, -4
 921 0002 83B0     		sub	sp, sp, #12
 922              	.LCFI83:
 923              		.cfi_def_cfa_offset 16
 924 0004 00AF     		add	r7, sp, #0
 925              	.LCFI84:
 926              		.cfi_def_cfa_register 7
 927 0006 7860     		str	r0, [r7, #4]
1863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, I2Sx));
 928              		.loc 1 1863 21
 929 0008 054B     		ldr	r3, .L79
 930 000a D3F88820 		ldr	r2, [r3, #136]
 931              		.loc 1 1863 10
 932 000e 7B68     		ldr	r3, [r7, #4]
 933 0010 1340     		ands	r3, r3, r2
1864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 934              		.loc 1 1864 1
 935 0012 1846     		mov	r0, r3
 936 0014 0C37     		adds	r7, r7, #12
 937              	.LCFI85:
 938              		.cfi_def_cfa_offset 4
 939 0016 BD46     		mov	sp, r7
 940              	.LCFI86:
 941              		.cfi_def_cfa_register 13
 942              		@ sp needed
 943 0018 5DF8047B 		ldr	r7, [sp], #4
 944              	.LCFI87:
 945              		.cfi_restore 7
 946              		.cfi_def_cfa_offset 0
 947 001c 7047     		bx	lr
 948              	.L80:
 949 001e 00BF     		.align	2
 950              	.L79:
 951 0020 00100240 		.word	1073876992
 952              		.cfi_endproc
 953              	.LFE193:
 955              		.section	.text.LL_RCC_GetFDCANClockSource,"ax",%progbits
 956              		.align	1
 957              		.syntax unified
 958              		.thumb
 959              		.thumb_func
 960              		.fpu fpv4-sp-d16
 962              	LL_RCC_GetFDCANClockSource:
 963              	.LFB194:
1865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(FDCAN1)
1867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccslctSr.s 			page 50


1868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get FDCANx clock source
1869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        FDCANSEL      LL_RCC_GetFDCANClockSource
1870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  FDCANx This parameter can be one of the following values:
1871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE
1872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_HSE
1874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PLL
1875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PCLK1
1876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetFDCANClockSource(uint32_t FDCANx)
1879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 964              		.loc 1 1879 1
 965              		.cfi_startproc
 966              		@ args = 0, pretend = 0, frame = 8
 967              		@ frame_needed = 1, uses_anonymous_args = 0
 968              		@ link register save eliminated.
 969 0000 80B4     		push	{r7}
 970              	.LCFI88:
 971              		.cfi_def_cfa_offset 4
 972              		.cfi_offset 7, -4
 973 0002 83B0     		sub	sp, sp, #12
 974              	.LCFI89:
 975              		.cfi_def_cfa_offset 16
 976 0004 00AF     		add	r7, sp, #0
 977              	.LCFI90:
 978              		.cfi_def_cfa_register 7
 979 0006 7860     		str	r0, [r7, #4]
1880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, FDCANx));
 980              		.loc 1 1880 21
 981 0008 054B     		ldr	r3, .L83
 982 000a D3F88820 		ldr	r2, [r3, #136]
 983              		.loc 1 1880 10
 984 000e 7B68     		ldr	r3, [r7, #4]
 985 0010 1340     		ands	r3, r3, r2
1881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 986              		.loc 1 1881 1
 987 0012 1846     		mov	r0, r3
 988 0014 0C37     		adds	r7, r7, #12
 989              	.LCFI91:
 990              		.cfi_def_cfa_offset 4
 991 0016 BD46     		mov	sp, r7
 992              	.LCFI92:
 993              		.cfi_def_cfa_register 13
 994              		@ sp needed
 995 0018 5DF8047B 		ldr	r7, [sp], #4
 996              	.LCFI93:
 997              		.cfi_restore 7
 998              		.cfi_def_cfa_offset 0
 999 001c 7047     		bx	lr
 1000              	.L84:
 1001 001e 00BF     		.align	2
 1002              	.L83:
 1003 0020 00100240 		.word	1073876992
 1004              		.cfi_endproc
 1005              	.LFE194:
 1007              		.section	.text.LL_RCC_GetRNGClockSource,"ax",%progbits
ARM GAS  /tmp/ccslctSr.s 			page 51


 1008              		.align	1
 1009              		.syntax unified
 1010              		.thumb
 1011              		.thumb_func
 1012              		.fpu fpv4-sp-d16
 1014              	LL_RCC_GetRNGClockSource:
 1015              	.LFB195:
1882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* FDCAN1 */
1883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get RNGx clock source
1886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetRNGClockSource
1887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  RNGx This parameter can be one of the following values:
1888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE
1889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48
1891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)
1894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1016              		.loc 1 1894 1
 1017              		.cfi_startproc
 1018              		@ args = 0, pretend = 0, frame = 8
 1019              		@ frame_needed = 1, uses_anonymous_args = 0
 1020              		@ link register save eliminated.
 1021 0000 80B4     		push	{r7}
 1022              	.LCFI94:
 1023              		.cfi_def_cfa_offset 4
 1024              		.cfi_offset 7, -4
 1025 0002 83B0     		sub	sp, sp, #12
 1026              	.LCFI95:
 1027              		.cfi_def_cfa_offset 16
 1028 0004 00AF     		add	r7, sp, #0
 1029              	.LCFI96:
 1030              		.cfi_def_cfa_register 7
 1031 0006 7860     		str	r0, [r7, #4]
1895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
 1032              		.loc 1 1895 21
 1033 0008 054B     		ldr	r3, .L87
 1034 000a D3F88820 		ldr	r2, [r3, #136]
 1035              		.loc 1 1895 10
 1036 000e 7B68     		ldr	r3, [r7, #4]
 1037 0010 1340     		ands	r3, r3, r2
1896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1038              		.loc 1 1896 1
 1039 0012 1846     		mov	r0, r3
 1040 0014 0C37     		adds	r7, r7, #12
 1041              	.LCFI97:
 1042              		.cfi_def_cfa_offset 4
 1043 0016 BD46     		mov	sp, r7
 1044              	.LCFI98:
 1045              		.cfi_def_cfa_register 13
 1046              		@ sp needed
 1047 0018 5DF8047B 		ldr	r7, [sp], #4
 1048              	.LCFI99:
 1049              		.cfi_restore 7
 1050              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccslctSr.s 			page 52


 1051 001c 7047     		bx	lr
 1052              	.L88:
 1053 001e 00BF     		.align	2
 1054              	.L87:
 1055 0020 00100240 		.word	1073876992
 1056              		.cfi_endproc
 1057              	.LFE195:
 1059              		.section	.text.LL_RCC_GetUSBClockSource,"ax",%progbits
 1060              		.align	1
 1061              		.syntax unified
 1062              		.thumb
 1063              		.thumb_func
 1064              		.fpu fpv4-sp-d16
 1066              	LL_RCC_GetUSBClockSource:
 1067              	.LFB196:
1897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get USBx clock source
1900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetUSBClockSource
1901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
1902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
1903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
1905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
1908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1068              		.loc 1 1908 1
 1069              		.cfi_startproc
 1070              		@ args = 0, pretend = 0, frame = 8
 1071              		@ frame_needed = 1, uses_anonymous_args = 0
 1072              		@ link register save eliminated.
 1073 0000 80B4     		push	{r7}
 1074              	.LCFI100:
 1075              		.cfi_def_cfa_offset 4
 1076              		.cfi_offset 7, -4
 1077 0002 83B0     		sub	sp, sp, #12
 1078              	.LCFI101:
 1079              		.cfi_def_cfa_offset 16
 1080 0004 00AF     		add	r7, sp, #0
 1081              	.LCFI102:
 1082              		.cfi_def_cfa_register 7
 1083 0006 7860     		str	r0, [r7, #4]
1909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USBx));
 1084              		.loc 1 1909 21
 1085 0008 054B     		ldr	r3, .L91
 1086 000a D3F88820 		ldr	r2, [r3, #136]
 1087              		.loc 1 1909 10
 1088 000e 7B68     		ldr	r3, [r7, #4]
 1089 0010 1340     		ands	r3, r3, r2
1910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1090              		.loc 1 1910 1
 1091 0012 1846     		mov	r0, r3
 1092 0014 0C37     		adds	r7, r7, #12
 1093              	.LCFI103:
 1094              		.cfi_def_cfa_offset 4
 1095 0016 BD46     		mov	sp, r7
ARM GAS  /tmp/ccslctSr.s 			page 53


 1096              	.LCFI104:
 1097              		.cfi_def_cfa_register 13
 1098              		@ sp needed
 1099 0018 5DF8047B 		ldr	r7, [sp], #4
 1100              	.LCFI105:
 1101              		.cfi_restore 7
 1102              		.cfi_def_cfa_offset 0
 1103 001c 7047     		bx	lr
 1104              	.L92:
 1105 001e 00BF     		.align	2
 1106              	.L91:
 1107 0020 00100240 		.word	1073876992
 1108              		.cfi_endproc
 1109              	.LFE196:
 1111              		.section	.text.LL_RCC_GetADCClockSource,"ax",%progbits
 1112              		.align	1
 1113              		.syntax unified
 1114              		.thumb
 1115              		.thumb_func
 1116              		.fpu fpv4-sp-d16
 1118              	LL_RCC_GetADCClockSource:
 1119              	.LFB197:
1911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get ADCx clock source
1914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        ADCSEL        LL_RCC_GetADCClockSource
1915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
1916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE
1917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE        (*)
1918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_NONE
1920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_PLL
1921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_SYSCLK
1922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_NONE   (*)
1923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_PLL    (*)
1924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_SYSCLK (*)
1925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
1929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1120              		.loc 1 1929 1
 1121              		.cfi_startproc
 1122              		@ args = 0, pretend = 0, frame = 8
 1123              		@ frame_needed = 1, uses_anonymous_args = 0
 1124              		@ link register save eliminated.
 1125 0000 80B4     		push	{r7}
 1126              	.LCFI106:
 1127              		.cfi_def_cfa_offset 4
 1128              		.cfi_offset 7, -4
 1129 0002 83B0     		sub	sp, sp, #12
 1130              	.LCFI107:
 1131              		.cfi_def_cfa_offset 16
 1132 0004 00AF     		add	r7, sp, #0
 1133              	.LCFI108:
 1134              		.cfi_def_cfa_register 7
 1135 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/ccslctSr.s 			page 54


1930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, 3UL << ((ADCx & 0x001F0000U) >> 16U)) >> ((ADCx & 0x001F0
 1136              		.loc 1 1930 22
 1137 0008 0C4B     		ldr	r3, .L95
 1138 000a D3F88820 		ldr	r2, [r3, #136]
 1139 000e 7B68     		ldr	r3, [r7, #4]
 1140 0010 1B0C     		lsrs	r3, r3, #16
 1141 0012 03F01F03 		and	r3, r3, #31
 1142 0016 0321     		movs	r1, #3
 1143 0018 01FA03F3 		lsl	r3, r1, r3
 1144 001c 1A40     		ands	r2, r2, r3
 1145              		.loc 1 1930 106
 1146 001e 7B68     		ldr	r3, [r7, #4]
 1147 0020 1B0C     		lsrs	r3, r3, #16
 1148 0022 03F01F03 		and	r3, r3, #31
 1149              		.loc 1 1930 81
 1150 0026 DA40     		lsrs	r2, r2, r3
 1151              		.loc 1 1930 123
 1152 0028 7B68     		ldr	r3, [r7, #4]
 1153 002a 1B0C     		lsrs	r3, r3, #16
 1154 002c 1B04     		lsls	r3, r3, #16
 1155              		.loc 1 1930 10
 1156 002e 1343     		orrs	r3, r3, r2
1931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1157              		.loc 1 1931 1
 1158 0030 1846     		mov	r0, r3
 1159 0032 0C37     		adds	r7, r7, #12
 1160              	.LCFI109:
 1161              		.cfi_def_cfa_offset 4
 1162 0034 BD46     		mov	sp, r7
 1163              	.LCFI110:
 1164              		.cfi_def_cfa_register 13
 1165              		@ sp needed
 1166 0036 5DF8047B 		ldr	r7, [sp], #4
 1167              	.LCFI111:
 1168              		.cfi_restore 7
 1169              		.cfi_def_cfa_offset 0
 1170 003a 7047     		bx	lr
 1171              	.L96:
 1172              		.align	2
 1173              	.L95:
 1174 003c 00100240 		.word	1073876992
 1175              		.cfi_endproc
 1176              	.LFE197:
 1178              		.section	.text.LL_RCC_PLL_IsReady,"ax",%progbits
 1179              		.align	1
 1180              		.syntax unified
 1181              		.thumb
 1182              		.thumb_func
 1183              		.fpu fpv4-sp-d16
 1185              	LL_RCC_PLL_IsReady:
 1186              	.LFB207:
1932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(QUADSPI)
1934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get QUADSPI clock source
1936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR2         QSPISEL     LL_RCC_GetQUADSPIClockSource
1937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  QUADSPIx This parameter can be one of the following values:
ARM GAS  /tmp/ccslctSr.s 			page 55


1938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE
1939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_SYSCLK
1941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_HSI
1942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_PLL
1943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetQUADSPIClockSource(uint32_t QUADSPIx)
1945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR2, QUADSPIx));
1947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* QUADSPI */
1949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
1954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
1959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed anymore unless
1960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
1961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       set). The BDRST bit can be used to reset them.
1962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
1963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
1968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
1971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
1973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
1977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
1978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
1983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
1985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
1987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable RTC
1991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
1992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
ARM GAS  /tmp/ccslctSr.s 			page 56


1995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
1997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable RTC
2001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
2002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
2005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
2007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
2011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
2012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
2015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN)) ? 1UL : 0UL);
2017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
2021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
2022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
2025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
2031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
2032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
2035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
2041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
2045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
2046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable PLL
2050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
2051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
ARM GAS  /tmp/ccslctSr.s 			page 57


2052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
2054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
2056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable PLL
2060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
2061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
2062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
2065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
2067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if PLL Ready
2071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
2072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
2075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1187              		.loc 1 2075 1
 1188              		.cfi_startproc
 1189              		@ args = 0, pretend = 0, frame = 0
 1190              		@ frame_needed = 1, uses_anonymous_args = 0
 1191              		@ link register save eliminated.
 1192 0000 80B4     		push	{r7}
 1193              	.LCFI112:
 1194              		.cfi_def_cfa_offset 4
 1195              		.cfi_offset 7, -4
 1196 0002 00AF     		add	r7, sp, #0
 1197              	.LCFI113:
 1198              		.cfi_def_cfa_register 7
2076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 1199              		.loc 1 2076 12
 1200 0004 074B     		ldr	r3, .L101
 1201 0006 1B68     		ldr	r3, [r3]
 1202 0008 03F00073 		and	r3, r3, #33554432
 1203              		.loc 1 2076 71
 1204 000c B3F1007F 		cmp	r3, #33554432
 1205 0010 01D1     		bne	.L98
 1206              		.loc 1 2076 71 is_stmt 0 discriminator 1
 1207 0012 0123     		movs	r3, #1
 1208 0014 00E0     		b	.L100
 1209              	.L98:
 1210              		.loc 1 2076 71 discriminator 2
 1211 0016 0023     		movs	r3, #0
 1212              	.L100:
2077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1213              		.loc 1 2077 1 is_stmt 1 discriminator 5
 1214 0018 1846     		mov	r0, r3
 1215 001a BD46     		mov	sp, r7
 1216              	.LCFI114:
 1217              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccslctSr.s 			page 58


 1218              		@ sp needed
 1219 001c 5DF8047B 		ldr	r7, [sp], #4
 1220              	.LCFI115:
 1221              		.cfi_restore 7
 1222              		.cfi_def_cfa_offset 0
 1223 0020 7047     		bx	lr
 1224              	.L102:
 1225 0022 00BF     		.align	2
 1226              	.L101:
 1227 0024 00100240 		.word	1073876992
 1228              		.cfi_endproc
 1229              	.LFE207:
 1231              		.section	.text.LL_RCC_PLL_GetMainSource,"ax",%progbits
 1232              		.align	1
 1233              		.syntax unified
 1234              		.thumb
 1235              		.thumb_func
 1236              		.fpu fpv4-sp-d16
 1238              	LL_RCC_PLL_GetMainSource:
 1239              	.LFB212:
2078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
2081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL
2082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       is disabled.
2083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLL is disabled.
2084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
2085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SYS\n
2086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SYS\n
2087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_SYS
2088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
2104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLN Between Min_Data = 8 and Max_Data = 127
2110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
2111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
2112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
2113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
2114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
ARM GAS  /tmp/ccslctSr.s 			page 59


2115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
2118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
2120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
2121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure PLL used for ADC domain clock
2125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL
2126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       is disabled.
2127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLL is disabled.
2128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_ADC\n
2129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_ADC\n
2130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_ADC\n
2131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLPDIV       LL_RCC_PLL_ConfigDomain_ADC
2132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
2148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLN Between Min_Data = 8 and Max_Data = 127
2154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
2155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
2156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
2157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
2158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
2159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
2160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
2161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
2162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
2163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
2164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
2165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
2166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
2167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
2168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
2169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
2170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
2171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
ARM GAS  /tmp/ccslctSr.s 			page 60


2172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
2173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
2174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
2175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
2176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
2177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
2178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
2179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
2180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
2181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
2182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
2183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
2184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
2185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
2188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
2190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
2191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure PLL used for 48Mhz domain clock
2195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
2196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       is disabled.
2197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLLN/PLLQ can be written only when PLL is disabled.
2198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note This  can be selected for USB, RNG
2199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_48M\n
2200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_48M\n
2201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_48M\n
2202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_48M
2203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
2219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLN Between Min_Data = 8 and Max_Data = 127
2225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
2226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
2227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
2228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
ARM GAS  /tmp/ccslctSr.s 			page 61


2229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
2230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
2233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
2235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ);
2236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure PLL clock source
2240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_SetMainSource
2241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param PLLSource This parameter can be one of the following values:
2242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource)
2248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource);
2250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get the oscillator used as PLL clock source.
2254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_GetMainSource
2255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
2261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1240              		.loc 1 2261 1
 1241              		.cfi_startproc
 1242              		@ args = 0, pretend = 0, frame = 0
 1243              		@ frame_needed = 1, uses_anonymous_args = 0
 1244              		@ link register save eliminated.
 1245 0000 80B4     		push	{r7}
 1246              	.LCFI116:
 1247              		.cfi_def_cfa_offset 4
 1248              		.cfi_offset 7, -4
 1249 0002 00AF     		add	r7, sp, #0
 1250              	.LCFI117:
 1251              		.cfi_def_cfa_register 7
2262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 1252              		.loc 1 2262 21
 1253 0004 044B     		ldr	r3, .L105
 1254 0006 DB68     		ldr	r3, [r3, #12]
 1255              		.loc 1 2262 10
 1256 0008 03F00303 		and	r3, r3, #3
2263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1257              		.loc 1 2263 1
 1258 000c 1846     		mov	r0, r3
 1259 000e BD46     		mov	sp, r7
 1260              	.LCFI118:
 1261              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccslctSr.s 			page 62


 1262              		@ sp needed
 1263 0010 5DF8047B 		ldr	r7, [sp], #4
 1264              	.LCFI119:
 1265              		.cfi_restore 7
 1266              		.cfi_def_cfa_offset 0
 1267 0014 7047     		bx	lr
 1268              	.L106:
 1269 0016 00BF     		.align	2
 1270              	.L105:
 1271 0018 00100240 		.word	1073876992
 1272              		.cfi_endproc
 1273              	.LFE212:
 1275              		.section	.text.LL_RCC_PLL_GetN,"ax",%progbits
 1276              		.align	1
 1277              		.syntax unified
 1278              		.thumb
 1279              		.thumb_func
 1280              		.fpu fpv4-sp-d16
 1282              	LL_RCC_PLL_GetN:
 1283              	.LFB213:
2264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Main PLL multiplication factor for VCO
2267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
2268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Between Min_Data = 8 and Max_Data = 127
2269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
2271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1284              		.loc 1 2271 1
 1285              		.cfi_startproc
 1286              		@ args = 0, pretend = 0, frame = 0
 1287              		@ frame_needed = 1, uses_anonymous_args = 0
 1288              		@ link register save eliminated.
 1289 0000 80B4     		push	{r7}
 1290              	.LCFI120:
 1291              		.cfi_def_cfa_offset 4
 1292              		.cfi_offset 7, -4
 1293 0002 00AF     		add	r7, sp, #0
 1294              	.LCFI121:
 1295              		.cfi_def_cfa_register 7
2272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 1296              		.loc 1 2272 21
 1297 0004 044B     		ldr	r3, .L109
 1298 0006 DB68     		ldr	r3, [r3, #12]
 1299              		.loc 1 2272 10
 1300 0008 1B0A     		lsrs	r3, r3, #8
 1301 000a 03F07F03 		and	r3, r3, #127
2273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1302              		.loc 1 2273 1
 1303 000e 1846     		mov	r0, r3
 1304 0010 BD46     		mov	sp, r7
 1305              	.LCFI122:
 1306              		.cfi_def_cfa_register 13
 1307              		@ sp needed
 1308 0012 5DF8047B 		ldr	r7, [sp], #4
 1309              	.LCFI123:
 1310              		.cfi_restore 7
ARM GAS  /tmp/ccslctSr.s 			page 63


 1311              		.cfi_def_cfa_offset 0
 1312 0016 7047     		bx	lr
 1313              	.L110:
 1314              		.align	2
 1315              	.L109:
 1316 0018 00100240 		.word	1073876992
 1317              		.cfi_endproc
 1318              	.LFE213:
 1320              		.section	.text.LL_RCC_PLL_GetP,"ax",%progbits
 1321              		.align	1
 1322              		.syntax unified
 1323              		.thumb
 1324              		.thumb_func
 1325              		.fpu fpv4-sp-d16
 1327              	LL_RCC_PLL_GetP:
 1328              	.LFB214:
2274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLP
2277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Used for PLLADCCLK (ADC clock)
2278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPDIV       LL_RCC_PLL_GetP\n
2279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLP          LL_RCC_PLL_GetP
2280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
2282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
2283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
2284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
2285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
2286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
2287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
2288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
2289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
2290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
2291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
2292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
2293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
2294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
2295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
2296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
2297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
2298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
2299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
2300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
2301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
2302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
2303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
2304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
2305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
2306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
2307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
2308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
2309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
2310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
2311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
2313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1329              		.loc 1 2313 1
ARM GAS  /tmp/ccslctSr.s 			page 64


 1330              		.cfi_startproc
 1331              		@ args = 0, pretend = 0, frame = 0
 1332              		@ frame_needed = 1, uses_anonymous_args = 0
 1333              		@ link register save eliminated.
 1334 0000 80B4     		push	{r7}
 1335              	.LCFI124:
 1336              		.cfi_def_cfa_offset 4
 1337              		.cfi_offset 7, -4
 1338 0002 00AF     		add	r7, sp, #0
 1339              	.LCFI125:
 1340              		.cfi_def_cfa_register 7
2314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t) ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) != 0U) ? READ_BIT(RCC->PLLCFGR, R
 1341              		.loc 1 2314 23
 1342 0004 0D4B     		ldr	r3, .L117
 1343 0006 DB68     		ldr	r3, [r3, #12]
 1344 0008 03F07843 		and	r3, r3, #-134217728
 1345              		.loc 1 2314 10
 1346 000c 002B     		cmp	r3, #0
 1347 000e 04D0     		beq	.L112
 1348              		.loc 1 2314 76 discriminator 1
 1349 0010 0A4B     		ldr	r3, .L117
 1350 0012 DB68     		ldr	r3, [r3, #12]
 1351              		.loc 1 2314 10 discriminator 1
 1352 0014 03F07843 		and	r3, r3, #-134217728
 1353 0018 0BE0     		b	.L116
 1354              	.L112:
 1355              		.loc 1 2314 124 discriminator 2
 1356 001a 084B     		ldr	r3, .L117
 1357 001c DB68     		ldr	r3, [r3, #12]
 1358 001e 03F40033 		and	r3, r3, #131072
 1359              		.loc 1 2314 10 discriminator 2
 1360 0022 B3F5003F 		cmp	r3, #131072
 1361 0026 02D1     		bne	.L114
 1362              		.loc 1 2314 10 is_stmt 0 discriminator 4
 1363 0028 4FF00843 		mov	r3, #-2013265920
 1364 002c 01E0     		b	.L116
 1365              	.L114:
 1366              		.loc 1 2314 10 discriminator 5
 1367 002e 4FF06053 		mov	r3, #939524096
 1368              	.L116:
2315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1369              		.loc 1 2315 1 is_stmt 1 discriminator 9
 1370 0032 1846     		mov	r0, r3
 1371 0034 BD46     		mov	sp, r7
 1372              	.LCFI126:
 1373              		.cfi_def_cfa_register 13
 1374              		@ sp needed
 1375 0036 5DF8047B 		ldr	r7, [sp], #4
 1376              	.LCFI127:
 1377              		.cfi_restore 7
 1378              		.cfi_def_cfa_offset 0
 1379 003a 7047     		bx	lr
 1380              	.L118:
 1381              		.align	2
 1382              	.L117:
 1383 003c 00100240 		.word	1073876992
 1384              		.cfi_endproc
ARM GAS  /tmp/ccslctSr.s 			page 65


 1385              	.LFE214:
 1387              		.section	.text.LL_RCC_PLL_GetQ,"ax",%progbits
 1388              		.align	1
 1389              		.syntax unified
 1390              		.thumb
 1391              		.thumb_func
 1392              		.fpu fpv4-sp-d16
 1394              	LL_RCC_PLL_GetQ:
 1395              	.LFB215:
2316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLQ
2319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Used for PLL48M1CLK selected for USB, RNG (48 MHz clock)
2320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQ          LL_RCC_PLL_GetQ
2321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
2323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
2324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
2325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
2326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)
2328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1396              		.loc 1 2328 1
 1397              		.cfi_startproc
 1398              		@ args = 0, pretend = 0, frame = 0
 1399              		@ frame_needed = 1, uses_anonymous_args = 0
 1400              		@ link register save eliminated.
 1401 0000 80B4     		push	{r7}
 1402              	.LCFI128:
 1403              		.cfi_def_cfa_offset 4
 1404              		.cfi_offset 7, -4
 1405 0002 00AF     		add	r7, sp, #0
 1406              	.LCFI129:
 1407              		.cfi_def_cfa_register 7
2329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
 1408              		.loc 1 2329 21
 1409 0004 044B     		ldr	r3, .L121
 1410 0006 DB68     		ldr	r3, [r3, #12]
 1411              		.loc 1 2329 10
 1412 0008 03F4C003 		and	r3, r3, #6291456
2330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1413              		.loc 1 2330 1
 1414 000c 1846     		mov	r0, r3
 1415 000e BD46     		mov	sp, r7
 1416              	.LCFI130:
 1417              		.cfi_def_cfa_register 13
 1418              		@ sp needed
 1419 0010 5DF8047B 		ldr	r7, [sp], #4
 1420              	.LCFI131:
 1421              		.cfi_restore 7
 1422              		.cfi_def_cfa_offset 0
 1423 0014 7047     		bx	lr
 1424              	.L122:
 1425 0016 00BF     		.align	2
 1426              	.L121:
 1427 0018 00100240 		.word	1073876992
 1428              		.cfi_endproc
ARM GAS  /tmp/ccslctSr.s 			page 66


 1429              	.LFE215:
 1431              		.section	.text.LL_RCC_PLL_GetR,"ax",%progbits
 1432              		.align	1
 1433              		.syntax unified
 1434              		.thumb
 1435              		.thumb_func
 1436              		.fpu fpv4-sp-d16
 1438              	LL_RCC_PLL_GetR:
 1439              	.LFB216:
2331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLR
2334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Used for PLLCLK (system clock)
2335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLR          LL_RCC_PLL_GetR
2336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
2338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
2339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
2340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
2341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
2343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1440              		.loc 1 2343 1
 1441              		.cfi_startproc
 1442              		@ args = 0, pretend = 0, frame = 0
 1443              		@ frame_needed = 1, uses_anonymous_args = 0
 1444              		@ link register save eliminated.
 1445 0000 80B4     		push	{r7}
 1446              	.LCFI132:
 1447              		.cfi_def_cfa_offset 4
 1448              		.cfi_offset 7, -4
 1449 0002 00AF     		add	r7, sp, #0
 1450              	.LCFI133:
 1451              		.cfi_def_cfa_register 7
2344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 1452              		.loc 1 2344 21
 1453 0004 044B     		ldr	r3, .L125
 1454 0006 DB68     		ldr	r3, [r3, #12]
 1455              		.loc 1 2344 10
 1456 0008 03F0C063 		and	r3, r3, #100663296
2345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1457              		.loc 1 2345 1
 1458 000c 1846     		mov	r0, r3
 1459 000e BD46     		mov	sp, r7
 1460              	.LCFI134:
 1461              		.cfi_def_cfa_register 13
 1462              		@ sp needed
 1463 0010 5DF8047B 		ldr	r7, [sp], #4
 1464              	.LCFI135:
 1465              		.cfi_restore 7
 1466              		.cfi_def_cfa_offset 0
 1467 0014 7047     		bx	lr
 1468              	.L126:
 1469 0016 00BF     		.align	2
 1470              	.L125:
 1471 0018 00100240 		.word	1073876992
 1472              		.cfi_endproc
ARM GAS  /tmp/ccslctSr.s 			page 67


 1473              	.LFE216:
 1475              		.section	.text.LL_RCC_PLL_GetDivider,"ax",%progbits
 1476              		.align	1
 1477              		.syntax unified
 1478              		.thumb
 1479              		.thumb_func
 1480              		.fpu fpv4-sp-d16
 1482              	LL_RCC_PLL_GetDivider:
 1483              	.LFB217:
2346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Division factor for the main PLL and other PLL
2349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLM          LL_RCC_PLL_GetDivider
2350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
2362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
2369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1484              		.loc 1 2369 1
 1485              		.cfi_startproc
 1486              		@ args = 0, pretend = 0, frame = 0
 1487              		@ frame_needed = 1, uses_anonymous_args = 0
 1488              		@ link register save eliminated.
 1489 0000 80B4     		push	{r7}
 1490              	.LCFI136:
 1491              		.cfi_def_cfa_offset 4
 1492              		.cfi_offset 7, -4
 1493 0002 00AF     		add	r7, sp, #0
 1494              	.LCFI137:
 1495              		.cfi_def_cfa_register 7
2370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 1496              		.loc 1 2370 21
 1497 0004 044B     		ldr	r3, .L129
 1498 0006 DB68     		ldr	r3, [r3, #12]
 1499              		.loc 1 2370 10
 1500 0008 03F0F003 		and	r3, r3, #240
2371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1501              		.loc 1 2371 1
 1502 000c 1846     		mov	r0, r3
 1503 000e BD46     		mov	sp, r7
 1504              	.LCFI138:
 1505              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccslctSr.s 			page 68


 1506              		@ sp needed
 1507 0010 5DF8047B 		ldr	r7, [sp], #4
 1508              	.LCFI139:
 1509              		.cfi_restore 7
 1510              		.cfi_def_cfa_offset 0
 1511 0014 7047     		bx	lr
 1512              	.L130:
 1513 0016 00BF     		.align	2
 1514              	.L129:
 1515 0018 00100240 		.word	1073876992
 1516              		.cfi_endproc
 1517              	.LFE217:
 1519              		.section	.text.LL_RCC_PLL_IsEnabledDomain_ADC,"ax",%progbits
 1520              		.align	1
 1521              		.syntax unified
 1522              		.thumb
 1523              		.thumb_func
 1524              		.fpu fpv4-sp-d16
 1526              	LL_RCC_PLL_IsEnabledDomain_ADC:
 1527              	.LFB220:
2372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable PLL output mapped on ADC domain clock
2375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_EnableDomain_ADC
2376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_ADC(void)
2379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
2381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable PLL output mapped on ADC domain clock
2385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system
2386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       clock
2387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
2388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       not used,  should be 0
2389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_DisableDomain_ADC
2390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_ADC(void)
2393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
2395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if PLL output mapped on ADC domain clock is enabled
2399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_IsEnabledDomain_ADC
2400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_ADC(void)
2403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1528              		.loc 1 2403 1
 1529              		.cfi_startproc
 1530              		@ args = 0, pretend = 0, frame = 0
 1531              		@ frame_needed = 1, uses_anonymous_args = 0
 1532              		@ link register save eliminated.
ARM GAS  /tmp/ccslctSr.s 			page 69


 1533 0000 80B4     		push	{r7}
 1534              	.LCFI140:
 1535              		.cfi_def_cfa_offset 4
 1536              		.cfi_offset 7, -4
 1537 0002 00AF     		add	r7, sp, #0
 1538              	.LCFI141:
 1539              		.cfi_def_cfa_register 7
2404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN) == (RCC_PLLCFGR_PLLPEN)) ? 1UL : 0UL);
 1540              		.loc 1 2404 12
 1541 0004 074B     		ldr	r3, .L135
 1542 0006 DB68     		ldr	r3, [r3, #12]
 1543 0008 03F48033 		and	r3, r3, #65536
 1544              		.loc 1 2404 86
 1545 000c B3F5803F 		cmp	r3, #65536
 1546 0010 01D1     		bne	.L132
 1547              		.loc 1 2404 86 is_stmt 0 discriminator 1
 1548 0012 0123     		movs	r3, #1
 1549 0014 00E0     		b	.L134
 1550              	.L132:
 1551              		.loc 1 2404 86 discriminator 2
 1552 0016 0023     		movs	r3, #0
 1553              	.L134:
2405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1554              		.loc 1 2405 1 is_stmt 1 discriminator 5
 1555 0018 1846     		mov	r0, r3
 1556 001a BD46     		mov	sp, r7
 1557              	.LCFI142:
 1558              		.cfi_def_cfa_register 13
 1559              		@ sp needed
 1560 001c 5DF8047B 		ldr	r7, [sp], #4
 1561              	.LCFI143:
 1562              		.cfi_restore 7
 1563              		.cfi_def_cfa_offset 0
 1564 0020 7047     		bx	lr
 1565              	.L136:
 1566 0022 00BF     		.align	2
 1567              	.L135:
 1568 0024 00100240 		.word	1073876992
 1569              		.cfi_endproc
 1570              	.LFE220:
 1572              		.section	.text.LL_RCC_PLL_IsEnabledDomain_48M,"ax",%progbits
 1573              		.align	1
 1574              		.syntax unified
 1575              		.thumb
 1576              		.thumb_func
 1577              		.fpu fpv4-sp-d16
 1579              	LL_RCC_PLL_IsEnabledDomain_48M:
 1580              	.LFB223:
2406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable PLL output mapped on 48MHz domain clock
2409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_EnableDomain_48M
2410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_48M(void)
2413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
ARM GAS  /tmp/ccslctSr.s 			page 70


2415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable PLL output mapped on 48MHz domain clock
2419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system
2420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       clock
2421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
2422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       not used,  should be 0
2423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_DisableDomain_48M
2424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_48M(void)
2427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
2429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if PLL output mapped on 48MHz domain clock is enabled
2433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_IsEnabledDomain_48M
2434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_48M(void)
2437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1581              		.loc 1 2437 1
 1582              		.cfi_startproc
 1583              		@ args = 0, pretend = 0, frame = 0
 1584              		@ frame_needed = 1, uses_anonymous_args = 0
 1585              		@ link register save eliminated.
 1586 0000 80B4     		push	{r7}
 1587              	.LCFI144:
 1588              		.cfi_def_cfa_offset 4
 1589              		.cfi_offset 7, -4
 1590 0002 00AF     		add	r7, sp, #0
 1591              	.LCFI145:
 1592              		.cfi_def_cfa_register 7
2438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN) == (RCC_PLLCFGR_PLLQEN)) ? 1UL : 0UL);
 1593              		.loc 1 2438 12
 1594 0004 074B     		ldr	r3, .L141
 1595 0006 DB68     		ldr	r3, [r3, #12]
 1596 0008 03F48013 		and	r3, r3, #1048576
 1597              		.loc 1 2438 86
 1598 000c B3F5801F 		cmp	r3, #1048576
 1599 0010 01D1     		bne	.L138
 1600              		.loc 1 2438 86 is_stmt 0 discriminator 1
 1601 0012 0123     		movs	r3, #1
 1602 0014 00E0     		b	.L140
 1603              	.L138:
 1604              		.loc 1 2438 86 discriminator 2
 1605 0016 0023     		movs	r3, #0
 1606              	.L140:
2439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1607              		.loc 1 2439 1 is_stmt 1 discriminator 5
 1608 0018 1846     		mov	r0, r3
 1609 001a BD46     		mov	sp, r7
 1610              	.LCFI146:
 1611              		.cfi_def_cfa_register 13
 1612              		@ sp needed
ARM GAS  /tmp/ccslctSr.s 			page 71


 1613 001c 5DF8047B 		ldr	r7, [sp], #4
 1614              	.LCFI147:
 1615              		.cfi_restore 7
 1616              		.cfi_def_cfa_offset 0
 1617 0020 7047     		bx	lr
 1618              	.L142:
 1619 0022 00BF     		.align	2
 1620              	.L141:
 1621 0024 00100240 		.word	1073876992
 1622              		.cfi_endproc
 1623              	.LFE223:
 1625              		.section	.text.LL_RCC_ClearResetFlags,"ax",%progbits
 1626              		.align	1
 1627              		.syntax unified
 1628              		.thumb
 1629              		.thumb_func
 1630              		.fpu fpv4-sp-d16
 1632              	LL_RCC_ClearResetFlags:
 1633              	.LFB250:
2440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable PLL output mapped on SYSCLK domain
2443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
2444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
2447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
2449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable PLL output mapped on SYSCLK domain
2453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system
2454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       clock
2455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
2456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       not used, Main PLL  should be 0
2457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_DisableDomain_SYS
2458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_SYS(void)
2461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
2463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if PLL output mapped on SYSCLK domain clock is enabled
2467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_IsEnabledDomain_SYS
2468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_SYS(void)
2471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN) == (RCC_PLLCFGR_PLLREN)) ? 1UL : 0UL);
2473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
2477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccslctSr.s 			page 72


2478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_FLAG_Management FLAG Management
2480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
2481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Clear LSI ready interrupt flag
2485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CICR         LSIRDYC       LL_RCC_ClearFlag_LSIRDY
2486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSIRDY(void)
2489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_LSIRDYC);
2491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Clear LSE ready interrupt flag
2495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CICR         LSERDYC       LL_RCC_ClearFlag_LSERDY
2496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void)
2499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_LSERDYC);
2501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Clear HSI ready interrupt flag
2505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CICR         HSIRDYC       LL_RCC_ClearFlag_HSIRDY
2506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void)
2509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_HSIRDYC);
2511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Clear HSE ready interrupt flag
2515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CICR         HSERDYC       LL_RCC_ClearFlag_HSERDY
2516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void)
2519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_HSERDYC);
2521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Clear PLL ready interrupt flag
2525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CICR         PLLRDYC       LL_RCC_ClearFlag_PLLRDY
2526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void)
2529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_PLLRDYC);
2531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Clear HSI48 ready interrupt flag
ARM GAS  /tmp/ccslctSr.s 			page 73


2535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CICR          HSI48RDYC     LL_RCC_ClearFlag_HSI48RDY
2536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSI48RDY(void)
2539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_HSI48RDYC);
2541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Clear Clock security system interrupt flag
2545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CICR         CSSC          LL_RCC_ClearFlag_HSECSS
2546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void)
2549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_CSSC);
2551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Clear LSE Clock security system interrupt flag
2555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CICR         LSECSSC       LL_RCC_ClearFlag_LSECSS
2556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSECSS(void)
2559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_LSECSSC);
2561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if LSI ready interrupt occurred or not
2565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CIFR         LSIRDYF       LL_RCC_IsActiveFlag_LSIRDY
2566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(void)
2569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSIRDYF) == (RCC_CIFR_LSIRDYF)) ? 1UL : 0UL);
2571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if LSE ready interrupt occurred or not
2575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CIFR         LSERDYF       LL_RCC_IsActiveFlag_LSERDY
2576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void)
2579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSERDYF) == (RCC_CIFR_LSERDYF)) ? 1UL : 0UL);
2581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if HSI ready interrupt occurred or not
2585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CIFR         HSIRDYF       LL_RCC_IsActiveFlag_HSIRDY
2586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void)
2589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSIRDYF) == (RCC_CIFR_HSIRDYF)) ? 1UL : 0UL);
2591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
ARM GAS  /tmp/ccslctSr.s 			page 74


2592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if HSE ready interrupt occurred or not
2595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CIFR         HSERDYF       LL_RCC_IsActiveFlag_HSERDY
2596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void)
2599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSERDYF) == (RCC_CIFR_HSERDYF)) ? 1UL : 0UL);
2601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if PLL ready interrupt occurred or not
2605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CIFR         PLLRDYF       LL_RCC_IsActiveFlag_PLLRDY
2606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void)
2609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_PLLRDYF) == (RCC_CIFR_PLLRDYF)) ? 1UL : 0UL);
2611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if HSI48 ready interrupt occurred or not
2615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CIR          HSI48RDYF     LL_RCC_IsActiveFlag_HSI48RDY
2616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI48RDY(void)
2619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSI48RDYF) == (RCC_CIFR_HSI48RDYF)) ? 1UL : 0UL);
2621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if Clock security system interrupt occurred or not
2625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CIFR         CSSF          LL_RCC_IsActiveFlag_HSECSS
2626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void)
2629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_CSSF) == (RCC_CIFR_CSSF)) ? 1UL : 0UL);
2631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if LSE Clock security system interrupt occurred or not
2635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CIFR         LSECSSF       LL_RCC_IsActiveFlag_LSECSS
2636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSECSS(void)
2639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSECSSF) == (RCC_CIFR_LSECSSF)) ? 1UL : 0UL);
2641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if RCC flag Independent Watchdog reset is set or not.
2645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          IWDGRSTF      LL_RCC_IsActiveFlag_IWDGRST
2646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(void)
ARM GAS  /tmp/ccslctSr.s 			page 75


2649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_IWDGRSTF) == (RCC_CSR_IWDGRSTF)) ? 1UL : 0UL);
2651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if RCC flag Low Power reset is set or not.
2655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          LPWRRSTF      LL_RCC_IsActiveFlag_LPWRRST
2656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void)
2659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LPWRRSTF) == (RCC_CSR_LPWRRSTF)) ? 1UL : 0UL);
2661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if RCC flag Option byte reset is set or not.
2665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          OBLRSTF       LL_RCC_IsActiveFlag_OBLRST
2666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_OBLRST(void)
2669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_OBLRSTF) == (RCC_CSR_OBLRSTF)) ? 1UL : 0UL);
2671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if RCC flag Pin reset is set or not.
2675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          PINRSTF       LL_RCC_IsActiveFlag_PINRST
2676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)
2679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)) ? 1UL : 0UL);
2681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if RCC flag Software reset is set or not.
2685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          SFTRSTF       LL_RCC_IsActiveFlag_SFTRST
2686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)
2689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)) ? 1UL : 0UL);
2691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if RCC flag Window Watchdog reset is set or not.
2695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          WWDGRSTF      LL_RCC_IsActiveFlag_WWDGRST
2696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(void)
2699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_WWDGRSTF) == (RCC_CSR_WWDGRSTF)) ? 1UL : 0UL);
2701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if RCC flag BOR reset is set or not.
2705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          BORRSTF       LL_RCC_IsActiveFlag_BORRST
ARM GAS  /tmp/ccslctSr.s 			page 76


2706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_BORRST(void)
2709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_BORRSTF) == (RCC_CSR_BORRSTF)) ? 1UL : 0UL);
2711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set RMVF bit to clear the reset flags.
2715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          RMVF          LL_RCC_ClearResetFlags
2716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearResetFlags(void)
2719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1634              		.loc 1 2719 1
 1635              		.cfi_startproc
 1636              		@ args = 0, pretend = 0, frame = 0
 1637              		@ frame_needed = 1, uses_anonymous_args = 0
 1638              		@ link register save eliminated.
 1639 0000 80B4     		push	{r7}
 1640              	.LCFI148:
 1641              		.cfi_def_cfa_offset 4
 1642              		.cfi_offset 7, -4
 1643 0002 00AF     		add	r7, sp, #0
 1644              	.LCFI149:
 1645              		.cfi_def_cfa_register 7
2720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 1646              		.loc 1 2720 3
 1647 0004 064B     		ldr	r3, .L144
 1648 0006 D3F89430 		ldr	r3, [r3, #148]
 1649 000a 054A     		ldr	r2, .L144
 1650 000c 43F40003 		orr	r3, r3, #8388608
 1651 0010 C2F89430 		str	r3, [r2, #148]
2721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1652              		.loc 1 2721 1
 1653 0014 00BF     		nop
 1654 0016 BD46     		mov	sp, r7
 1655              	.LCFI150:
 1656              		.cfi_def_cfa_register 13
 1657              		@ sp needed
 1658 0018 5DF8047B 		ldr	r7, [sp], #4
 1659              	.LCFI151:
 1660              		.cfi_restore 7
 1661              		.cfi_def_cfa_offset 0
 1662 001c 7047     		bx	lr
 1663              	.L145:
 1664 001e 00BF     		.align	2
 1665              	.L144:
 1666 0020 00100240 		.word	1073876992
 1667              		.cfi_endproc
 1668              	.LFE250:
 1670              		.section	.text.LL_RCC_DeInit,"ax",%progbits
 1671              		.align	1
 1672              		.global	LL_RCC_DeInit
 1673              		.syntax unified
 1674              		.thumb
 1675              		.thumb_func
ARM GAS  /tmp/ccslctSr.s 			page 77


 1676              		.fpu fpv4-sp-d16
 1678              	LL_RCC_DeInit:
 1679              	.LFB272:
 1680              		.file 2 "Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c"
   1:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @file    stm32g4xx_ll_rcc.c
   4:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief   RCC LL module driver.
   6:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * All rights reserved.
  11:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  13:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * the root directory of this software component.
  14:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   ******************************************************************************
  16:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
  17:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #if defined(USE_FULL_LL_DRIVER)
  18:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
  19:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /* Includes ------------------------------------------------------------------*/
  20:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #include "stm32g4xx_ll_rcc.h"
  21:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #ifdef  USE_FULL_ASSERT
  22:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   #include "stm32_assert.h"
  23:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #else
  24:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   #define assert_param(expr) ((void)0U)
  25:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #endif
  26:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /** @addtogroup STM32G4xx_LL_Driver
  27:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @{
  28:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
  29:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
  30:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /** @addtogroup RCC_LL
  31:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @{
  32:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
  33:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
  34:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /* Private types -------------------------------------------------------------*/
  35:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /* Private variables ---------------------------------------------------------*/
  36:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /* Private constants ---------------------------------------------------------*/
  37:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /* Private macros ------------------------------------------------------------*/
  38:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /** @addtogroup RCC_LL_Private_Macros
  39:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @{
  40:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
  41:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #define IS_LL_RCC_USART_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_USART1_CLKSOURCE) \
  42:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****                                             || ((__VALUE__) == LL_RCC_USART2_CLKSOURCE) \
  43:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****                                             || ((__VALUE__) == LL_RCC_USART3_CLKSOURCE))
  44:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #if defined(RCC_CCIPR_UART5SEL)
  45:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #define IS_LL_RCC_UART_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_UART4_CLKSOURCE) \
  46:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****                                              || ((__VALUE__) == LL_RCC_UART5_CLKSOURCE))
  47:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #elif defined(RCC_CCIPR_UART4SEL)
  48:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #define IS_LL_RCC_UART_CLKSOURCE(__VALUE__)    ((__VALUE__) == LL_RCC_UART4_CLKSOURCE)
  49:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #endif /* RCC_CCIPR_UART5SEL*/
  50:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
  51:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #define IS_LL_RCC_LPUART_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_LPUART1_CLKSOURCE))
  52:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
  53:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #if defined(RCC_CCIPR2_I2C4SEL)
ARM GAS  /tmp/ccslctSr.s 			page 78


  54:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #define IS_LL_RCC_I2C_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_I2C1_CLKSOURCE) \
  55:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****                                             || ((__VALUE__) == LL_RCC_I2C2_CLKSOURCE) \
  56:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****                                             || ((__VALUE__) == LL_RCC_I2C3_CLKSOURCE) \
  57:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****                                             || ((__VALUE__) == LL_RCC_I2C4_CLKSOURCE))
  58:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
  59:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #else
  60:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #define IS_LL_RCC_I2C_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_I2C1_CLKSOURCE) \
  61:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****                                             || ((__VALUE__) == LL_RCC_I2C2_CLKSOURCE) \
  62:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****                                             || ((__VALUE__) == LL_RCC_I2C3_CLKSOURCE))
  63:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #endif /* RCC_CCIPR2_I2C4SEL */
  64:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #define IS_LL_RCC_LPTIM_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_LPTIM1_CLKSOURCE))
  65:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
  66:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #define IS_LL_RCC_SAI_CLKSOURCE(__VALUE__)    ((__VALUE__) == LL_RCC_SAI1_CLKSOURCE)
  67:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
  68:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #define IS_LL_RCC_I2S_CLKSOURCE(__VALUE__)    ((__VALUE__) == LL_RCC_I2S_CLKSOURCE)
  69:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
  70:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #define IS_LL_RCC_RNG_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_RNG_CLKSOURCE))
  71:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
  72:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #define IS_LL_RCC_USB_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_USB_CLKSOURCE))
  73:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
  74:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #if defined(ADC345_COMMON)
  75:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #define IS_LL_RCC_ADC_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_ADC12_CLKSOURCE) \
  76:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****                                             || ((__VALUE__) == LL_RCC_ADC345_CLKSOURCE))
  77:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #else
  78:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #define IS_LL_RCC_ADC_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_ADC12_CLKSOURCE))
  79:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #endif /* ADC345_COMMON */
  80:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
  81:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #if defined(QUADSPI)
  82:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #define IS_LL_RCC_QUADSPI_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_QUADSPI_CLKSOURCE))
  83:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #endif /* QUADSPI */
  84:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
  85:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #if defined(FDCAN1)
  86:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #define IS_LL_RCC_FDCAN_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_FDCAN_CLKSOURCE))
  87:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #endif /* FDCAN1 */
  88:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
  89:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
  90:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @}
  91:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
  92:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
  93:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /* Private function prototypes -----------------------------------------------*/
  94:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /** @defgroup RCC_LL_Private_Functions RCC Private functions
  95:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @{
  96:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
  97:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** static uint32_t RCC_GetSystemClockFreq(void);
  98:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency);
  99:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency);
 100:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency);
 101:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** static uint32_t RCC_PLL_GetFreqDomain_SYS(void);
 102:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** static uint32_t RCC_PLL_GetFreqDomain_ADC(void);
 103:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** static uint32_t RCC_PLL_GetFreqDomain_48M(void);
 104:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 105:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @}
 106:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 107:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 108:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 109:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /* Exported functions --------------------------------------------------------*/
 110:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /** @addtogroup RCC_LL_Exported_Functions
ARM GAS  /tmp/ccslctSr.s 			page 79


 111:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @{
 112:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 113:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 114:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /** @addtogroup RCC_LL_EF_Init
 115:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @{
 116:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 117:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 118:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 119:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Reset the RCC clock configuration to the default reset state.
 120:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 121:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - HSI  ON and used as system clock source
 122:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - HSE and PLL OFF
 123:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - AHB, APB1 and APB2 prescaler set to 1.
 124:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - CSS, MCO OFF
 125:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - All interrupts disabled
 126:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @note   This function doesn't modify the configuration of the
 127:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - Peripheral clocks
 128:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - LSI, LSE and RTC clocks
 129:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval An ErrorStatus enumeration value:
 130:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *          - SUCCESS: RCC registers are de-initialized
 131:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *          - ERROR: not applicable
 132:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 133:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** ErrorStatus LL_RCC_DeInit(void)
 134:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 1681              		.loc 2 134 1
 1682              		.cfi_startproc
 1683              		@ args = 0, pretend = 0, frame = 8
 1684              		@ frame_needed = 1, uses_anonymous_args = 0
 1685 0000 80B5     		push	{r7, lr}
 1686              	.LCFI152:
 1687              		.cfi_def_cfa_offset 8
 1688              		.cfi_offset 7, -8
 1689              		.cfi_offset 14, -4
 1690 0002 82B0     		sub	sp, sp, #8
 1691              	.LCFI153:
 1692              		.cfi_def_cfa_offset 16
 1693 0004 00AF     		add	r7, sp, #0
 1694              	.LCFI154:
 1695              		.cfi_def_cfa_register 7
 135:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   uint32_t vl_mask;
 136:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 137:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Set HSION bit and wait for HSI READY bit */
 138:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   LL_RCC_HSI_Enable();
 1696              		.loc 2 138 3
 1697 0006 FFF7FEFF 		bl	LL_RCC_HSI_Enable
 139:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   while (LL_RCC_HSI_IsReady() == 0U)
 1698              		.loc 2 139 9
 1699 000a 00BF     		nop
 1700              	.L147:
 1701              		.loc 2 139 10 discriminator 1
 1702 000c FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 1703 0010 0346     		mov	r3, r0
 1704              		.loc 2 139 9 discriminator 1
 1705 0012 002B     		cmp	r3, #0
 1706 0014 FAD0     		beq	.L147
 140:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {}
 141:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
ARM GAS  /tmp/ccslctSr.s 			page 80


 142:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Set HSITRIM bits to reset value*/
 143:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   LL_RCC_HSI_SetCalibTrimming(0x40U);
 1707              		.loc 2 143 3
 1708 0016 4020     		movs	r0, #64
 1709 0018 FFF7FEFF 		bl	LL_RCC_HSI_SetCalibTrimming
 144:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 145:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Reset whole CFGR register but keep HSI as system clock source */
 146:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   LL_RCC_WriteReg(CFGR, LL_RCC_SYS_CLKSOURCE_HSI);
 1710              		.loc 2 146 3
 1711 001c 154B     		ldr	r3, .L151
 1712 001e 0122     		movs	r2, #1
 1713 0020 9A60     		str	r2, [r3, #8]
 147:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI) {};
 1714              		.loc 2 147 8
 1715 0022 00BF     		nop
 1716              	.L148:
 1717              		.loc 2 147 9 discriminator 1
 1718 0024 FFF7FEFF 		bl	LL_RCC_GetSysClkSource
 1719 0028 0346     		mov	r3, r0
 1720              		.loc 2 147 8 discriminator 1
 1721 002a 042B     		cmp	r3, #4
 1722 002c FAD1     		bne	.L148
 148:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 149:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Reset whole CR register but HSI in 2 steps in case HSEBYP is set */
 150:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   LL_RCC_WriteReg(CR, RCC_CR_HSION);
 1723              		.loc 2 150 3
 1724 002e 114B     		ldr	r3, .L151
 1725 0030 4FF48072 		mov	r2, #256
 1726 0034 1A60     		str	r2, [r3]
 151:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   LL_RCC_WriteReg(CR, RCC_CR_HSION);
 1727              		.loc 2 151 3
 1728 0036 0F4B     		ldr	r3, .L151
 1729 0038 4FF48072 		mov	r2, #256
 1730 003c 1A60     		str	r2, [r3]
 152:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 153:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Wait for PLL READY bit to be reset */
 154:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   while (LL_RCC_PLL_IsReady() != 0U)
 1731              		.loc 2 154 9
 1732 003e 00BF     		nop
 1733              	.L149:
 1734              		.loc 2 154 10 discriminator 1
 1735 0040 FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 1736 0044 0346     		mov	r3, r0
 1737              		.loc 2 154 9 discriminator 1
 1738 0046 002B     		cmp	r3, #0
 1739 0048 FAD1     		bne	.L149
 155:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {}
 156:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 157:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Reset PLLCFGR register */
 158:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   LL_RCC_WriteReg(PLLCFGR, 16U << RCC_PLLCFGR_PLLN_Pos);
 1740              		.loc 2 158 3
 1741 004a 0A4B     		ldr	r3, .L151
 1742 004c 4FF48052 		mov	r2, #4096
 1743 0050 DA60     		str	r2, [r3, #12]
 159:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 160:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Disable all interrupts */
 161:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   LL_RCC_WriteReg(CIER, 0x00000000U);
ARM GAS  /tmp/ccslctSr.s 			page 81


 1744              		.loc 2 161 3
 1745 0052 084B     		ldr	r3, .L151
 1746 0054 0022     		movs	r2, #0
 1747 0056 9A61     		str	r2, [r3, #24]
 162:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 163:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Clear all interrupt flags */
 164:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   vl_mask = RCC_CICR_LSIRDYC | RCC_CICR_LSERDYC | RCC_CICR_HSIRDYC | RCC_CICR_HSERDYC | RCC_CICR_PL
 1748              		.loc 2 164 11
 1749 0058 40F23B73 		movw	r3, #1851
 1750 005c 7B60     		str	r3, [r7, #4]
 165:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****             RCC_CICR_HSI48RDYC | RCC_CICR_CSSC | RCC_CICR_LSECSSC;
 166:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 167:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   LL_RCC_WriteReg(CICR, vl_mask);
 1751              		.loc 2 167 3
 1752 005e 054A     		ldr	r2, .L151
 1753 0060 7B68     		ldr	r3, [r7, #4]
 1754 0062 1362     		str	r3, [r2, #32]
 168:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 169:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Clear reset flags */
 170:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   LL_RCC_ClearResetFlags();
 1755              		.loc 2 170 3
 1756 0064 FFF7FEFF 		bl	LL_RCC_ClearResetFlags
 171:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 172:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return SUCCESS;
 1757              		.loc 2 172 10
 1758 0068 0023     		movs	r3, #0
 173:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 1759              		.loc 2 173 1
 1760 006a 1846     		mov	r0, r3
 1761 006c 0837     		adds	r7, r7, #8
 1762              	.LCFI155:
 1763              		.cfi_def_cfa_offset 8
 1764 006e BD46     		mov	sp, r7
 1765              	.LCFI156:
 1766              		.cfi_def_cfa_register 13
 1767              		@ sp needed
 1768 0070 80BD     		pop	{r7, pc}
 1769              	.L152:
 1770 0072 00BF     		.align	2
 1771              	.L151:
 1772 0074 00100240 		.word	1073876992
 1773              		.cfi_endproc
 1774              	.LFE272:
 1776              		.section	.text.LL_RCC_GetSystemClocksFreq,"ax",%progbits
 1777              		.align	1
 1778              		.global	LL_RCC_GetSystemClocksFreq
 1779              		.syntax unified
 1780              		.thumb
 1781              		.thumb_func
 1782              		.fpu fpv4-sp-d16
 1784              	LL_RCC_GetSystemClocksFreq:
 1785              	.LFB273:
 174:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 175:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 176:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @}
 177:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 178:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
ARM GAS  /tmp/ccslctSr.s 			page 82


 179:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /** @addtogroup RCC_LL_EF_Get_Freq
 180:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return the frequencies of different on chip clocks;  System, AHB, APB1 and APB2 buses c
 181:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         and different peripheral clocks available on the device.
 182:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @note   If SYSCLK source is HSI, function returns values based on HSI_VALUE(**)
 183:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @note   If SYSCLK source is HSE, function returns values based on HSE_VALUE(***)
 184:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @note   If SYSCLK source is PLL, function returns values based on HSE_VALUE(***)
 185:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         or HSI_VALUE(**) multiplied/divided by the PLL factors.
 186:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @note   (**) HSI_VALUE is a constant defined in this file (default value
 187:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *              16 MHz) but the real value may vary depending on the variations
 188:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *              in voltage and temperature.
 189:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @note   (***) HSE_VALUE is a constant defined in this file (default value
 190:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *               8 MHz), user has to ensure that HSE_VALUE is same as the real
 191:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *               frequency of the crystal used. Otherwise, this function may
 192:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *               have wrong result.
 193:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @note   The result of this function could be incorrect when using fractional
 194:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         value for HSE crystal.
 195:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @note   This function can be used by the user application to compute the
 196:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 197:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @{
 198:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 199:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 200:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 201:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return the frequencies of different on chip clocks;  System, AHB, APB1 and APB2 buses c
 202:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function
 203:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         must be called to update structure fields. Otherwise, any
 204:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         configuration based on this function will be incorrect.
 205:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks 
 206:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval None
 207:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 208:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
 209:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 1786              		.loc 2 209 1
 1787              		.cfi_startproc
 1788              		@ args = 0, pretend = 0, frame = 8
 1789              		@ frame_needed = 1, uses_anonymous_args = 0
 1790 0000 80B5     		push	{r7, lr}
 1791              	.LCFI157:
 1792              		.cfi_def_cfa_offset 8
 1793              		.cfi_offset 7, -8
 1794              		.cfi_offset 14, -4
 1795 0002 82B0     		sub	sp, sp, #8
 1796              	.LCFI158:
 1797              		.cfi_def_cfa_offset 16
 1798 0004 00AF     		add	r7, sp, #0
 1799              	.LCFI159:
 1800              		.cfi_def_cfa_register 7
 1801 0006 7860     		str	r0, [r7, #4]
 210:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Get SYSCLK frequency */
 211:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 1802              		.loc 2 211 34
 1803 0008 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 1804 000c 0246     		mov	r2, r0
 1805              		.loc 2 211 32
 1806 000e 7B68     		ldr	r3, [r7, #4]
 1807 0010 1A60     		str	r2, [r3]
 212:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 213:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* HCLK clock frequency */
ARM GAS  /tmp/ccslctSr.s 			page 83


 214:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 1808              		.loc 2 214 34
 1809 0012 7B68     		ldr	r3, [r7, #4]
 1810 0014 1B68     		ldr	r3, [r3]
 1811 0016 1846     		mov	r0, r3
 1812 0018 FFF7FEFF 		bl	RCC_GetHCLKClockFreq
 1813 001c 0246     		mov	r2, r0
 1814              		.loc 2 214 32
 1815 001e 7B68     		ldr	r3, [r7, #4]
 1816 0020 5A60     		str	r2, [r3, #4]
 215:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 216:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* PCLK1 clock frequency */
 217:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 1817              		.loc 2 217 34
 1818 0022 7B68     		ldr	r3, [r7, #4]
 1819 0024 5B68     		ldr	r3, [r3, #4]
 1820 0026 1846     		mov	r0, r3
 1821 0028 FFF7FEFF 		bl	RCC_GetPCLK1ClockFreq
 1822 002c 0246     		mov	r2, r0
 1823              		.loc 2 217 32
 1824 002e 7B68     		ldr	r3, [r7, #4]
 1825 0030 9A60     		str	r2, [r3, #8]
 218:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 219:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* PCLK2 clock frequency */
 220:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 1826              		.loc 2 220 34
 1827 0032 7B68     		ldr	r3, [r7, #4]
 1828 0034 5B68     		ldr	r3, [r3, #4]
 1829 0036 1846     		mov	r0, r3
 1830 0038 FFF7FEFF 		bl	RCC_GetPCLK2ClockFreq
 1831 003c 0246     		mov	r2, r0
 1832              		.loc 2 220 32
 1833 003e 7B68     		ldr	r3, [r7, #4]
 1834 0040 DA60     		str	r2, [r3, #12]
 221:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 1835              		.loc 2 221 1
 1836 0042 00BF     		nop
 1837 0044 0837     		adds	r7, r7, #8
 1838              	.LCFI160:
 1839              		.cfi_def_cfa_offset 8
 1840 0046 BD46     		mov	sp, r7
 1841              	.LCFI161:
 1842              		.cfi_def_cfa_register 13
 1843              		@ sp needed
 1844 0048 80BD     		pop	{r7, pc}
 1845              		.cfi_endproc
 1846              	.LFE273:
 1848              		.section	.text.LL_RCC_GetUSARTClockFreq,"ax",%progbits
 1849              		.align	1
 1850              		.global	LL_RCC_GetUSARTClockFreq
 1851              		.syntax unified
 1852              		.thumb
 1853              		.thumb_func
 1854              		.fpu fpv4-sp-d16
 1856              	LL_RCC_GetUSARTClockFreq:
 1857              	.LFB274:
 222:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
ARM GAS  /tmp/ccslctSr.s 			page 84


 223:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 224:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return USARTx clock frequency
 225:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @param  USARTxSource This parameter can be one of the following values:
 226:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE
 227:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE
 228:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE
 229:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *
 230:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval USART clock frequency (in Hz)
 231:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
 232:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 233:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
 234:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 1858              		.loc 2 234 1
 1859              		.cfi_startproc
 1860              		@ args = 0, pretend = 0, frame = 16
 1861              		@ frame_needed = 1, uses_anonymous_args = 0
 1862 0000 80B5     		push	{r7, lr}
 1863              	.LCFI162:
 1864              		.cfi_def_cfa_offset 8
 1865              		.cfi_offset 7, -8
 1866              		.cfi_offset 14, -4
 1867 0002 84B0     		sub	sp, sp, #16
 1868              	.LCFI163:
 1869              		.cfi_def_cfa_offset 24
 1870 0004 00AF     		add	r7, sp, #0
 1871              	.LCFI164:
 1872              		.cfi_def_cfa_register 7
 1873 0006 7860     		str	r0, [r7, #4]
 235:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 1874              		.loc 2 235 12
 1875 0008 0023     		movs	r3, #0
 1876 000a FB60     		str	r3, [r7, #12]
 236:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 237:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Check parameter */
 238:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
 239:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 240:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 1877              		.loc 2 240 6
 1878 000c 7B68     		ldr	r3, [r7, #4]
 1879 000e 032B     		cmp	r3, #3
 1880 0010 32D1     		bne	.L155
 241:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 242:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     /* USART1CLK clock frequency */
 243:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 1881              		.loc 2 243 13
 1882 0012 7868     		ldr	r0, [r7, #4]
 1883 0014 FFF7FEFF 		bl	LL_RCC_GetUSARTClockSource
 1884 0018 0346     		mov	r3, r0
 1885              		.loc 2 243 5
 1886 001a B3F1031F 		cmp	r3, #196611
 1887 001e 16D0     		beq	.L156
 1888 0020 B3F1031F 		cmp	r3, #196611
 1889 0024 1CD8     		bhi	.L157
 1890 0026 524A     		ldr	r2, .L186
 1891 0028 9342     		cmp	r3, r2
 1892 002a 03D0     		beq	.L158
 1893 002c 514A     		ldr	r2, .L186+4
ARM GAS  /tmp/ccslctSr.s 			page 85


 1894 002e 9342     		cmp	r3, r2
 1895 0030 04D0     		beq	.L159
 1896 0032 15E0     		b	.L157
 1897              	.L158:
 244:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     {
 245:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
 246:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         usart_frequency = RCC_GetSystemClockFreq();
 1898              		.loc 2 246 27
 1899 0034 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 1900 0038 F860     		str	r0, [r7, #12]
 247:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 1901              		.loc 2 247 9
 1902 003a 94E0     		b	.L163
 1903              	.L159:
 248:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 249:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
 250:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_HSI_IsReady() != 0U)
 1904              		.loc 2 250 13
 1905 003c FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 1906 0040 0346     		mov	r3, r0
 1907              		.loc 2 250 12
 1908 0042 002B     		cmp	r3, #0
 1909 0044 00F08280 		beq	.L179
 251:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 252:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           usart_frequency = HSI_VALUE;
 1910              		.loc 2 252 27
 1911 0048 4B4B     		ldr	r3, .L186+8
 1912 004a FB60     		str	r3, [r7, #12]
 253:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 254:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 1913              		.loc 2 254 9
 1914 004c 7EE0     		b	.L179
 1915              	.L156:
 255:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 256:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
 257:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_LSE_IsReady() != 0U)
 1916              		.loc 2 257 13
 1917 004e FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 1918 0052 0346     		mov	r3, r0
 1919              		.loc 2 257 12
 1920 0054 002B     		cmp	r3, #0
 1921 0056 7BD0     		beq	.L180
 258:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 259:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           usart_frequency = LSE_VALUE;
 1922              		.loc 2 259 27
 1923 0058 4FF40043 		mov	r3, #32768
 1924 005c FB60     		str	r3, [r7, #12]
 260:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 261:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 1925              		.loc 2 261 9
 1926 005e 77E0     		b	.L180
 1927              	.L157:
 262:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 263:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
 264:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       default:
 265:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 1928              		.loc 2 265 27
ARM GAS  /tmp/ccslctSr.s 			page 86


 1929 0060 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 1930 0064 0346     		mov	r3, r0
 1931 0066 1846     		mov	r0, r3
 1932 0068 FFF7FEFF 		bl	RCC_GetHCLKClockFreq
 1933 006c 0346     		mov	r3, r0
 1934 006e 1846     		mov	r0, r3
 1935 0070 FFF7FEFF 		bl	RCC_GetPCLK2ClockFreq
 1936 0074 F860     		str	r0, [r7, #12]
 266:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 1937              		.loc 2 266 9
 1938 0076 76E0     		b	.L163
 1939              	.L155:
 267:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     }
 268:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
 269:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 1940              		.loc 2 269 11
 1941 0078 7B68     		ldr	r3, [r7, #4]
 1942 007a 0C2B     		cmp	r3, #12
 1943 007c 31D1     		bne	.L164
 270:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 271:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     /* USART2CLK clock frequency */
 272:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 1944              		.loc 2 272 13
 1945 007e 7868     		ldr	r0, [r7, #4]
 1946 0080 FFF7FEFF 		bl	LL_RCC_GetUSARTClockSource
 1947 0084 0346     		mov	r3, r0
 1948              		.loc 2 272 5
 1949 0086 B3F10C1F 		cmp	r3, #786444
 1950 008a 15D0     		beq	.L165
 1951 008c B3F10C1F 		cmp	r3, #786444
 1952 0090 1BD8     		bhi	.L166
 1953 0092 3A4A     		ldr	r2, .L186+12
 1954 0094 9342     		cmp	r3, r2
 1955 0096 03D0     		beq	.L167
 1956 0098 394A     		ldr	r2, .L186+16
 1957 009a 9342     		cmp	r3, r2
 1958 009c 04D0     		beq	.L168
 1959 009e 14E0     		b	.L166
 1960              	.L167:
 273:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     {
 274:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
 275:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         usart_frequency = RCC_GetSystemClockFreq();
 1961              		.loc 2 275 27
 1962 00a0 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 1963 00a4 F860     		str	r0, [r7, #12]
 276:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 1964              		.loc 2 276 9
 1965 00a6 5EE0     		b	.L163
 1966              	.L168:
 277:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 278:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
 279:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_HSI_IsReady() != 0U)
 1967              		.loc 2 279 13
 1968 00a8 FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 1969 00ac 0346     		mov	r3, r0
 1970              		.loc 2 279 12
 1971 00ae 002B     		cmp	r3, #0
ARM GAS  /tmp/ccslctSr.s 			page 87


 1972 00b0 50D0     		beq	.L181
 280:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 281:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           usart_frequency = HSI_VALUE;
 1973              		.loc 2 281 27
 1974 00b2 314B     		ldr	r3, .L186+8
 1975 00b4 FB60     		str	r3, [r7, #12]
 282:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 283:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 1976              		.loc 2 283 9
 1977 00b6 4DE0     		b	.L181
 1978              	.L165:
 284:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 285:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
 286:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_LSE_IsReady() != 0U)
 1979              		.loc 2 286 13
 1980 00b8 FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 1981 00bc 0346     		mov	r3, r0
 1982              		.loc 2 286 12
 1983 00be 002B     		cmp	r3, #0
 1984 00c0 4AD0     		beq	.L182
 287:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 288:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           usart_frequency = LSE_VALUE;
 1985              		.loc 2 288 27
 1986 00c2 4FF40043 		mov	r3, #32768
 1987 00c6 FB60     		str	r3, [r7, #12]
 289:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 290:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 1988              		.loc 2 290 9
 1989 00c8 46E0     		b	.L182
 1990              	.L166:
 291:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 292:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
 293:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       default:
 294:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 1991              		.loc 2 294 27
 1992 00ca FFF7FEFF 		bl	RCC_GetSystemClockFreq
 1993 00ce 0346     		mov	r3, r0
 1994 00d0 1846     		mov	r0, r3
 1995 00d2 FFF7FEFF 		bl	RCC_GetHCLKClockFreq
 1996 00d6 0346     		mov	r3, r0
 1997 00d8 1846     		mov	r0, r3
 1998 00da FFF7FEFF 		bl	RCC_GetPCLK1ClockFreq
 1999 00de F860     		str	r0, [r7, #12]
 295:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2000              		.loc 2 295 9
 2001 00e0 41E0     		b	.L163
 2002              	.L164:
 296:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     }
 297:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
 298:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   else
 299:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 300:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 2003              		.loc 2 300 8
 2004 00e2 7B68     		ldr	r3, [r7, #4]
 2005 00e4 302B     		cmp	r3, #48
 2006 00e6 39D1     		bne	.L183
 301:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     {
ARM GAS  /tmp/ccslctSr.s 			page 88


 302:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       /* USART3CLK clock frequency */
 303:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 2007              		.loc 2 303 15
 2008 00e8 7868     		ldr	r0, [r7, #4]
 2009 00ea FFF7FEFF 		bl	LL_RCC_GetUSARTClockSource
 2010 00ee 0346     		mov	r3, r0
 2011              		.loc 2 303 7
 2012 00f0 B3F1301F 		cmp	r3, #3145776
 2013 00f4 15D0     		beq	.L172
 2014 00f6 B3F1301F 		cmp	r3, #3145776
 2015 00fa 1BD8     		bhi	.L173
 2016 00fc 214A     		ldr	r2, .L186+20
 2017 00fe 9342     		cmp	r3, r2
 2018 0100 03D0     		beq	.L174
 2019 0102 214A     		ldr	r2, .L186+24
 2020 0104 9342     		cmp	r3, r2
 2021 0106 04D0     		beq	.L175
 2022 0108 14E0     		b	.L173
 2023              	.L174:
 304:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       {
 305:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
 306:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           usart_frequency = RCC_GetSystemClockFreq();
 2024              		.loc 2 306 29
 2025 010a FFF7FEFF 		bl	RCC_GetSystemClockFreq
 2026 010e F860     		str	r0, [r7, #12]
 307:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           break;
 2027              		.loc 2 307 11
 2028 0110 29E0     		b	.L163
 2029              	.L175:
 308:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 309:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
 310:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           if (LL_RCC_HSI_IsReady() != 0U)
 2030              		.loc 2 310 15
 2031 0112 FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 2032 0116 0346     		mov	r3, r0
 2033              		.loc 2 310 14
 2034 0118 002B     		cmp	r3, #0
 2035 011a 21D0     		beq	.L184
 311:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           {
 312:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****             usart_frequency = HSI_VALUE;
 2036              		.loc 2 312 29
 2037 011c 164B     		ldr	r3, .L186+8
 2038 011e FB60     		str	r3, [r7, #12]
 313:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           }
 314:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           break;
 2039              		.loc 2 314 11
 2040 0120 1EE0     		b	.L184
 2041              	.L172:
 315:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 316:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
 317:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           if (LL_RCC_LSE_IsReady() != 0U)
 2042              		.loc 2 317 15
 2043 0122 FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 2044 0126 0346     		mov	r3, r0
 2045              		.loc 2 317 14
 2046 0128 002B     		cmp	r3, #0
 2047 012a 1BD0     		beq	.L185
ARM GAS  /tmp/ccslctSr.s 			page 89


 318:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           {
 319:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****             usart_frequency = LSE_VALUE;
 2048              		.loc 2 319 29
 2049 012c 4FF40043 		mov	r3, #32768
 2050 0130 FB60     		str	r3, [r7, #12]
 320:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           }
 321:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           break;
 2051              		.loc 2 321 11
 2052 0132 17E0     		b	.L185
 2053              	.L173:
 322:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 323:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
 324:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         default:
 325:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 2054              		.loc 2 325 29
 2055 0134 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 2056 0138 0346     		mov	r3, r0
 2057 013a 1846     		mov	r0, r3
 2058 013c FFF7FEFF 		bl	RCC_GetHCLKClockFreq
 2059 0140 0346     		mov	r3, r0
 2060 0142 1846     		mov	r0, r3
 2061 0144 FFF7FEFF 		bl	RCC_GetPCLK1ClockFreq
 2062 0148 F860     		str	r0, [r7, #12]
 326:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           break;
 2063              		.loc 2 326 11
 2064 014a 0CE0     		b	.L163
 2065              	.L179:
 254:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2066              		.loc 2 254 9
 2067 014c 00BF     		nop
 2068 014e 0AE0     		b	.L163
 2069              	.L180:
 261:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2070              		.loc 2 261 9
 2071 0150 00BF     		nop
 2072 0152 08E0     		b	.L163
 2073              	.L181:
 283:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2074              		.loc 2 283 9
 2075 0154 00BF     		nop
 2076 0156 06E0     		b	.L163
 2077              	.L182:
 290:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2078              		.loc 2 290 9
 2079 0158 00BF     		nop
 2080 015a 04E0     		b	.L163
 2081              	.L183:
 327:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       }
 328:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     }
 2082              		.loc 2 328 5
 2083 015c 00BF     		nop
 2084 015e 02E0     		b	.L163
 2085              	.L184:
 314:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2086              		.loc 2 314 11
 2087 0160 00BF     		nop
 2088 0162 00E0     		b	.L163
ARM GAS  /tmp/ccslctSr.s 			page 90


 2089              	.L185:
 321:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2090              		.loc 2 321 11
 2091 0164 00BF     		nop
 2092              	.L163:
 329:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
 330:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return usart_frequency;
 2093              		.loc 2 330 10
 2094 0166 FB68     		ldr	r3, [r7, #12]
 331:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 2095              		.loc 2 331 1
 2096 0168 1846     		mov	r0, r3
 2097 016a 1037     		adds	r7, r7, #16
 2098              	.LCFI165:
 2099              		.cfi_def_cfa_offset 8
 2100 016c BD46     		mov	sp, r7
 2101              	.LCFI166:
 2102              		.cfi_def_cfa_register 13
 2103              		@ sp needed
 2104 016e 80BD     		pop	{r7, pc}
 2105              	.L187:
 2106              		.align	2
 2107              	.L186:
 2108 0170 01000300 		.word	196609
 2109 0174 02000300 		.word	196610
 2110 0178 0024F400 		.word	16000000
 2111 017c 04000C00 		.word	786436
 2112 0180 08000C00 		.word	786440
 2113 0184 10003000 		.word	3145744
 2114 0188 20003000 		.word	3145760
 2115              		.cfi_endproc
 2116              	.LFE274:
 2118              		.section	.text.LL_RCC_GetUARTClockFreq,"ax",%progbits
 2119              		.align	1
 2120              		.global	LL_RCC_GetUARTClockFreq
 2121              		.syntax unified
 2122              		.thumb
 2123              		.thumb_func
 2124              		.fpu fpv4-sp-d16
 2126              	LL_RCC_GetUARTClockFreq:
 2127              	.LFB275:
 332:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 333:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #if defined(RCC_CCIPR_UART4SEL)
 334:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 335:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return UARTx clock frequency
 336:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @param  UARTxSource This parameter can be one of the following values:
 337:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE (*)
 338:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE (*)
 339:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *
 340:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         (*) value not defined in all devices.
 341:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval UART clock frequency (in Hz)
 342:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
 343:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 344:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
 345:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 2128              		.loc 2 345 1
 2129              		.cfi_startproc
ARM GAS  /tmp/ccslctSr.s 			page 91


 2130              		@ args = 0, pretend = 0, frame = 16
 2131              		@ frame_needed = 1, uses_anonymous_args = 0
 2132 0000 80B5     		push	{r7, lr}
 2133              	.LCFI167:
 2134              		.cfi_def_cfa_offset 8
 2135              		.cfi_offset 7, -8
 2136              		.cfi_offset 14, -4
 2137 0002 84B0     		sub	sp, sp, #16
 2138              	.LCFI168:
 2139              		.cfi_def_cfa_offset 24
 2140 0004 00AF     		add	r7, sp, #0
 2141              	.LCFI169:
 2142              		.cfi_def_cfa_register 7
 2143 0006 7860     		str	r0, [r7, #4]
 346:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 2144              		.loc 2 346 12
 2145 0008 0023     		movs	r3, #0
 2146 000a FB60     		str	r3, [r7, #12]
 347:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 348:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Check parameter */
 349:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));
 350:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 351:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 2147              		.loc 2 351 6
 2148 000c 7B68     		ldr	r3, [r7, #4]
 2149 000e C02B     		cmp	r3, #192
 2150 0010 31D1     		bne	.L197
 352:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 353:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     /* UART4CLK clock frequency */
 354:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     switch (LL_RCC_GetUARTClockSource(UARTxSource))
 2151              		.loc 2 354 13
 2152 0012 7868     		ldr	r0, [r7, #4]
 2153 0014 FFF7FEFF 		bl	LL_RCC_GetUARTClockSource
 2154 0018 0346     		mov	r3, r0
 2155              		.loc 2 354 5
 2156 001a B3F1C01F 		cmp	r3, #12583104
 2157 001e 15D0     		beq	.L190
 2158 0020 B3F1C01F 		cmp	r3, #12583104
 2159 0024 1BD8     		bhi	.L191
 2160 0026 194A     		ldr	r2, .L200
 2161 0028 9342     		cmp	r3, r2
 2162 002a 03D0     		beq	.L192
 2163 002c 184A     		ldr	r2, .L200+4
 2164 002e 9342     		cmp	r3, r2
 2165 0030 04D0     		beq	.L193
 2166 0032 14E0     		b	.L191
 2167              	.L192:
 355:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     {
 356:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
 357:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         uart_frequency = RCC_GetSystemClockFreq();
 2168              		.loc 2 357 26
 2169 0034 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 2170 0038 F860     		str	r0, [r7, #12]
 358:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2171              		.loc 2 358 9
 2172 003a 21E0     		b	.L189
 2173              	.L193:
ARM GAS  /tmp/ccslctSr.s 			page 92


 359:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 360:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
 361:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_HSI_IsReady() != 0U)
 2174              		.loc 2 361 13
 2175 003c FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 2176 0040 0346     		mov	r3, r0
 2177              		.loc 2 361 12
 2178 0042 002B     		cmp	r3, #0
 2179 0044 19D0     		beq	.L198
 362:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 363:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           uart_frequency = HSI_VALUE;
 2180              		.loc 2 363 26
 2181 0046 134B     		ldr	r3, .L200+8
 2182 0048 FB60     		str	r3, [r7, #12]
 364:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 365:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2183              		.loc 2 365 9
 2184 004a 16E0     		b	.L198
 2185              	.L190:
 366:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 367:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
 368:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_LSE_IsReady() != 0U)
 2186              		.loc 2 368 13
 2187 004c FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 2188 0050 0346     		mov	r3, r0
 2189              		.loc 2 368 12
 2190 0052 002B     		cmp	r3, #0
 2191 0054 13D0     		beq	.L199
 369:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 370:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           uart_frequency = LSE_VALUE;
 2192              		.loc 2 370 26
 2193 0056 4FF40043 		mov	r3, #32768
 2194 005a FB60     		str	r3, [r7, #12]
 371:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 372:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2195              		.loc 2 372 9
 2196 005c 0FE0     		b	.L199
 2197              	.L191:
 373:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 374:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
 375:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       default:
 376:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 2198              		.loc 2 376 26
 2199 005e FFF7FEFF 		bl	RCC_GetSystemClockFreq
 2200 0062 0346     		mov	r3, r0
 2201 0064 1846     		mov	r0, r3
 2202 0066 FFF7FEFF 		bl	RCC_GetHCLKClockFreq
 2203 006a 0346     		mov	r3, r0
 2204 006c 1846     		mov	r0, r3
 2205 006e FFF7FEFF 		bl	RCC_GetPCLK1ClockFreq
 2206 0072 F860     		str	r0, [r7, #12]
 377:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2207              		.loc 2 377 9
 2208 0074 04E0     		b	.L189
 2209              	.L197:
 378:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     }
 379:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
ARM GAS  /tmp/ccslctSr.s 			page 93


 2210              		.loc 2 379 3
 2211 0076 00BF     		nop
 2212 0078 02E0     		b	.L189
 2213              	.L198:
 365:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2214              		.loc 2 365 9
 2215 007a 00BF     		nop
 2216 007c 00E0     		b	.L189
 2217              	.L199:
 372:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2218              		.loc 2 372 9
 2219 007e 00BF     		nop
 2220              	.L189:
 380:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 381:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #if defined(RCC_CCIPR_UART5SEL)
 382:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 383:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 384:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     /* UART5CLK clock frequency */
 385:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     switch (LL_RCC_GetUARTClockSource(UARTxSource))
 386:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     {
 387:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
 388:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         uart_frequency = RCC_GetSystemClockFreq();
 389:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 390:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 391:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
 392:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_HSI_IsReady() != 0U)
 393:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 394:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           uart_frequency = HSI_VALUE;
 395:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 396:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 397:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 398:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
 399:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_LSE_IsReady() != 0U)
 400:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 401:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           uart_frequency = LSE_VALUE;
 402:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 403:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 404:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 405:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
 406:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       default:
 407:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 408:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 409:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     }
 410:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
 411:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #endif /* RCC_CCIPR_UART5SEL */
 412:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 413:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return uart_frequency;
 2221              		.loc 2 413 10
 2222 0080 FB68     		ldr	r3, [r7, #12]
 414:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 2223              		.loc 2 414 1
 2224 0082 1846     		mov	r0, r3
 2225 0084 1037     		adds	r7, r7, #16
 2226              	.LCFI170:
 2227              		.cfi_def_cfa_offset 8
 2228 0086 BD46     		mov	sp, r7
 2229              	.LCFI171:
ARM GAS  /tmp/ccslctSr.s 			page 94


 2230              		.cfi_def_cfa_register 13
 2231              		@ sp needed
 2232 0088 80BD     		pop	{r7, pc}
 2233              	.L201:
 2234 008a 00BF     		.align	2
 2235              	.L200:
 2236 008c 4000C000 		.word	12582976
 2237 0090 8000C000 		.word	12583040
 2238 0094 0024F400 		.word	16000000
 2239              		.cfi_endproc
 2240              	.LFE275:
 2242              		.section	.text.LL_RCC_GetI2CClockFreq,"ax",%progbits
 2243              		.align	1
 2244              		.global	LL_RCC_GetI2CClockFreq
 2245              		.syntax unified
 2246              		.thumb
 2247              		.thumb_func
 2248              		.fpu fpv4-sp-d16
 2250              	LL_RCC_GetI2CClockFreq:
 2251              	.LFB276:
 415:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #endif /* RCC_CCIPR_UART4SEL */
 416:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 417:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 418:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return I2Cx clock frequency
 419:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @param  I2CxSource This parameter can be one of the following values:
 420:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
 421:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE
 422:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE
 423:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE (*)
 424:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *
 425:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         (*) value not defined in all devices.
 426:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval I2C clock frequency (in Hz)
 427:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that HSI oscillator is not ready
 428:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 429:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** uint32_t LL_RCC_GetI2CClockFreq(uint32_t I2CxSource)
 430:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 2252              		.loc 2 430 1
 2253              		.cfi_startproc
 2254              		@ args = 0, pretend = 0, frame = 16
 2255              		@ frame_needed = 1, uses_anonymous_args = 0
 2256 0000 80B5     		push	{r7, lr}
 2257              	.LCFI172:
 2258              		.cfi_def_cfa_offset 8
 2259              		.cfi_offset 7, -8
 2260              		.cfi_offset 14, -4
 2261 0002 84B0     		sub	sp, sp, #16
 2262              	.LCFI173:
 2263              		.cfi_def_cfa_offset 24
 2264 0004 00AF     		add	r7, sp, #0
 2265              	.LCFI174:
 2266              		.cfi_def_cfa_register 7
 2267 0006 7860     		str	r0, [r7, #4]
 431:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   uint32_t i2c_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 2268              		.loc 2 431 12
 2269 0008 0023     		movs	r3, #0
 2270 000a FB60     		str	r3, [r7, #12]
 432:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
ARM GAS  /tmp/ccslctSr.s 			page 95


 433:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Check parameter */
 434:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   assert_param(IS_LL_RCC_I2C_CLKSOURCE(I2CxSource));
 435:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 436:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   if (I2CxSource == LL_RCC_I2C1_CLKSOURCE)
 2271              		.loc 2 436 6
 2272 000c 7B68     		ldr	r3, [r7, #4]
 2273 000e 404A     		ldr	r2, .L228
 2274 0010 9342     		cmp	r3, r2
 2275 0012 22D1     		bne	.L203
 437:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 438:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     /* I2C1 CLK clock frequency */
 439:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     switch (LL_RCC_GetI2CClockSource(I2CxSource))
 2276              		.loc 2 439 13
 2277 0014 7868     		ldr	r0, [r7, #4]
 2278 0016 FFF7FEFF 		bl	LL_RCC_GetI2CClockSource
 2279 001a 0346     		mov	r3, r0
 2280              		.loc 2 439 5
 2281 001c 3D4A     		ldr	r2, .L228+4
 2282 001e 9342     		cmp	r3, r2
 2283 0020 03D0     		beq	.L204
 2284 0022 3D4A     		ldr	r2, .L228+8
 2285 0024 9342     		cmp	r3, r2
 2286 0026 04D0     		beq	.L205
 2287 0028 0BE0     		b	.L221
 2288              	.L204:
 440:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     {
 441:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_I2C1_CLKSOURCE_SYSCLK: /* I2C1 Clock is System Clock */
 442:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         i2c_frequency = RCC_GetSystemClockFreq();
 2289              		.loc 2 442 25
 2290 002a FFF7FEFF 		bl	RCC_GetSystemClockFreq
 2291 002e F860     		str	r0, [r7, #12]
 443:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2292              		.loc 2 443 9
 2293 0030 68E0     		b	.L209
 2294              	.L205:
 444:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 445:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_I2C1_CLKSOURCE_HSI:    /* I2C1 Clock is HSI Osc. */
 446:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_HSI_IsReady() != 0U)
 2295              		.loc 2 446 13
 2296 0032 FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 2297 0036 0346     		mov	r3, r0
 2298              		.loc 2 446 12
 2299 0038 002B     		cmp	r3, #0
 2300 003a 5CD0     		beq	.L224
 447:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 448:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           i2c_frequency = HSI_VALUE;
 2301              		.loc 2 448 25
 2302 003c 374B     		ldr	r3, .L228+12
 2303 003e FB60     		str	r3, [r7, #12]
 449:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 450:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2304              		.loc 2 450 9
 2305 0040 59E0     		b	.L224
 2306              	.L221:
 451:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 452:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_I2C1_CLKSOURCE_PCLK1:  /* I2C1 Clock is PCLK1 */
 453:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       default:
ARM GAS  /tmp/ccslctSr.s 			page 96


 454:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         i2c_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 2307              		.loc 2 454 25
 2308 0042 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 2309 0046 0346     		mov	r3, r0
 2310 0048 1846     		mov	r0, r3
 2311 004a FFF7FEFF 		bl	RCC_GetHCLKClockFreq
 2312 004e 0346     		mov	r3, r0
 2313 0050 1846     		mov	r0, r3
 2314 0052 FFF7FEFF 		bl	RCC_GetPCLK1ClockFreq
 2315 0056 F860     		str	r0, [r7, #12]
 455:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2316              		.loc 2 455 9
 2317 0058 54E0     		b	.L209
 2318              	.L203:
 456:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     }
 457:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
 458:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   else if (I2CxSource == LL_RCC_I2C2_CLKSOURCE)
 2319              		.loc 2 458 11
 2320 005a 7B68     		ldr	r3, [r7, #4]
 2321 005c 304A     		ldr	r2, .L228+16
 2322 005e 9342     		cmp	r3, r2
 2323 0060 22D1     		bne	.L210
 459:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 460:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     /* I2C2 CLK clock frequency */
 461:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     switch (LL_RCC_GetI2CClockSource(I2CxSource))
 2324              		.loc 2 461 13
 2325 0062 7868     		ldr	r0, [r7, #4]
 2326 0064 FFF7FEFF 		bl	LL_RCC_GetI2CClockSource
 2327 0068 0346     		mov	r3, r0
 2328              		.loc 2 461 5
 2329 006a 2E4A     		ldr	r2, .L228+20
 2330 006c 9342     		cmp	r3, r2
 2331 006e 03D0     		beq	.L211
 2332 0070 2D4A     		ldr	r2, .L228+24
 2333 0072 9342     		cmp	r3, r2
 2334 0074 04D0     		beq	.L212
 2335 0076 0BE0     		b	.L222
 2336              	.L211:
 462:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     {
 463:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_I2C2_CLKSOURCE_SYSCLK: /* I2C2 Clock is System Clock */
 464:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         i2c_frequency = RCC_GetSystemClockFreq();
 2337              		.loc 2 464 25
 2338 0078 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 2339 007c F860     		str	r0, [r7, #12]
 465:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2340              		.loc 2 465 9
 2341 007e 41E0     		b	.L209
 2342              	.L212:
 466:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 467:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_I2C2_CLKSOURCE_HSI:    /* I2C2 Clock is HSI Osc. */
 468:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_HSI_IsReady() != 0U)
 2343              		.loc 2 468 13
 2344 0080 FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 2345 0084 0346     		mov	r3, r0
 2346              		.loc 2 468 12
 2347 0086 002B     		cmp	r3, #0
 2348 0088 37D0     		beq	.L225
ARM GAS  /tmp/ccslctSr.s 			page 97


 469:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 470:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           i2c_frequency = HSI_VALUE;
 2349              		.loc 2 470 25
 2350 008a 244B     		ldr	r3, .L228+12
 2351 008c FB60     		str	r3, [r7, #12]
 471:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 472:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2352              		.loc 2 472 9
 2353 008e 34E0     		b	.L225
 2354              	.L222:
 473:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 474:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_I2C2_CLKSOURCE_PCLK1:  /* I2C2 Clock is PCLK1 */
 475:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       default:
 476:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         i2c_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 2355              		.loc 2 476 25
 2356 0090 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 2357 0094 0346     		mov	r3, r0
 2358 0096 1846     		mov	r0, r3
 2359 0098 FFF7FEFF 		bl	RCC_GetHCLKClockFreq
 2360 009c 0346     		mov	r3, r0
 2361 009e 1846     		mov	r0, r3
 2362 00a0 FFF7FEFF 		bl	RCC_GetPCLK1ClockFreq
 2363 00a4 F860     		str	r0, [r7, #12]
 477:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2364              		.loc 2 477 9
 2365 00a6 2DE0     		b	.L209
 2366              	.L210:
 478:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     }
 479:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
 480:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   else
 481:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 482:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     if (I2CxSource == LL_RCC_I2C3_CLKSOURCE)
 2367              		.loc 2 482 8
 2368 00a8 7B68     		ldr	r3, [r7, #4]
 2369 00aa 204A     		ldr	r2, .L228+28
 2370 00ac 9342     		cmp	r3, r2
 2371 00ae 26D1     		bne	.L226
 483:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     {
 484:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       /* I2C3 CLK clock frequency */
 485:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       switch (LL_RCC_GetI2CClockSource(I2CxSource))
 2372              		.loc 2 485 15
 2373 00b0 7868     		ldr	r0, [r7, #4]
 2374 00b2 FFF7FEFF 		bl	LL_RCC_GetI2CClockSource
 2375 00b6 0346     		mov	r3, r0
 2376              		.loc 2 485 7
 2377 00b8 1D4A     		ldr	r2, .L228+32
 2378 00ba 9342     		cmp	r3, r2
 2379 00bc 03D0     		beq	.L216
 2380 00be 1D4A     		ldr	r2, .L228+36
 2381 00c0 9342     		cmp	r3, r2
 2382 00c2 04D0     		beq	.L217
 2383 00c4 0BE0     		b	.L223
 2384              	.L216:
 486:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       {
 487:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         case LL_RCC_I2C3_CLKSOURCE_SYSCLK: /* I2C3 Clock is System Clock */
 488:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           i2c_frequency = RCC_GetSystemClockFreq();
 2385              		.loc 2 488 27
ARM GAS  /tmp/ccslctSr.s 			page 98


 2386 00c6 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 2387 00ca F860     		str	r0, [r7, #12]
 489:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           break;
 2388              		.loc 2 489 11
 2389 00cc 1AE0     		b	.L209
 2390              	.L217:
 490:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 491:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         case LL_RCC_I2C3_CLKSOURCE_HSI:    /* I2C3 Clock is HSI Osc. */
 492:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           if (LL_RCC_HSI_IsReady() != 0U)
 2391              		.loc 2 492 15
 2392 00ce FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 2393 00d2 0346     		mov	r3, r0
 2394              		.loc 2 492 14
 2395 00d4 002B     		cmp	r3, #0
 2396 00d6 14D0     		beq	.L227
 493:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           {
 494:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****             i2c_frequency = HSI_VALUE;
 2397              		.loc 2 494 27
 2398 00d8 104B     		ldr	r3, .L228+12
 2399 00da FB60     		str	r3, [r7, #12]
 495:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           }
 496:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           break;
 2400              		.loc 2 496 11
 2401 00dc 11E0     		b	.L227
 2402              	.L223:
 497:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 498:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         case LL_RCC_I2C3_CLKSOURCE_PCLK1:  /* I2C3 Clock is PCLK1 */
 499:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         default:
 500:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           i2c_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 2403              		.loc 2 500 27
 2404 00de FFF7FEFF 		bl	RCC_GetSystemClockFreq
 2405 00e2 0346     		mov	r3, r0
 2406 00e4 1846     		mov	r0, r3
 2407 00e6 FFF7FEFF 		bl	RCC_GetHCLKClockFreq
 2408 00ea 0346     		mov	r3, r0
 2409 00ec 1846     		mov	r0, r3
 2410 00ee FFF7FEFF 		bl	RCC_GetPCLK1ClockFreq
 2411 00f2 F860     		str	r0, [r7, #12]
 501:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           break;
 2412              		.loc 2 501 11
 2413 00f4 06E0     		b	.L209
 2414              	.L224:
 450:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2415              		.loc 2 450 9
 2416 00f6 00BF     		nop
 2417 00f8 04E0     		b	.L209
 2418              	.L225:
 472:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2419              		.loc 2 472 9
 2420 00fa 00BF     		nop
 2421 00fc 02E0     		b	.L209
 2422              	.L226:
 502:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       }
 503:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     }
 2423              		.loc 2 503 5
 2424 00fe 00BF     		nop
 2425 0100 00E0     		b	.L209
ARM GAS  /tmp/ccslctSr.s 			page 99


 2426              	.L227:
 496:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2427              		.loc 2 496 11
 2428 0102 00BF     		nop
 2429              	.L209:
 504:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #if defined(RCC_CCIPR2_I2C4SEL)
 505:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     else
 506:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     {
 507:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       if (I2CxSource == LL_RCC_I2C4_CLKSOURCE)
 508:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       {
 509:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         /* I2C4 CLK clock frequency */
 510:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         switch (LL_RCC_GetI2CClockSource(I2CxSource))
 511:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 512:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           case LL_RCC_I2C4_CLKSOURCE_SYSCLK: /* I2C4 Clock is System Clock */
 513:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****             i2c_frequency = RCC_GetSystemClockFreq();
 514:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****             break;
 515:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 516:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           case LL_RCC_I2C4_CLKSOURCE_HSI:    /* I2C4 Clock is HSI Osc. */
 517:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****             if (LL_RCC_HSI_IsReady() != 0U)
 518:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****             {
 519:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****               i2c_frequency = HSI_VALUE;
 520:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****             }
 521:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****             break;
 522:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 523:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           case LL_RCC_I2C4_CLKSOURCE_PCLK1:  /* I2C4 Clock is PCLK1 */
 524:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           default:
 525:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****             i2c_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 526:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****             break;
 527:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 528:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       }
 529:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     }
 530:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #endif /*RCC_CCIPR2_I2C4SEL*/
 531:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
 532:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 533:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return i2c_frequency;
 2430              		.loc 2 533 10
 2431 0104 FB68     		ldr	r3, [r7, #12]
 534:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 2432              		.loc 2 534 1
 2433 0106 1846     		mov	r0, r3
 2434 0108 1037     		adds	r7, r7, #16
 2435              	.LCFI175:
 2436              		.cfi_def_cfa_offset 8
 2437 010a BD46     		mov	sp, r7
 2438              	.LCFI176:
 2439              		.cfi_def_cfa_register 13
 2440              		@ sp needed
 2441 010c 80BD     		pop	{r7, pc}
 2442              	.L229:
 2443 010e 00BF     		.align	2
 2444              	.L228:
 2445 0110 03000C00 		.word	786435
 2446 0114 01000C00 		.word	786433
 2447 0118 02000C00 		.word	786434
 2448 011c 0024F400 		.word	16000000
 2449 0120 03000E00 		.word	917507
 2450 0124 01000E00 		.word	917505
ARM GAS  /tmp/ccslctSr.s 			page 100


 2451 0128 02000E00 		.word	917506
 2452 012c 03001000 		.word	1048579
 2453 0130 01001000 		.word	1048577
 2454 0134 02001000 		.word	1048578
 2455              		.cfi_endproc
 2456              	.LFE276:
 2458              		.section	.text.LL_RCC_GetLPUARTClockFreq,"ax",%progbits
 2459              		.align	1
 2460              		.global	LL_RCC_GetLPUARTClockFreq
 2461              		.syntax unified
 2462              		.thumb
 2463              		.thumb_func
 2464              		.fpu fpv4-sp-d16
 2466              	LL_RCC_GetLPUARTClockFreq:
 2467              	.LFB277:
 535:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 536:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 537:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 538:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return LPUARTx clock frequency
 539:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @param  LPUARTxSource This parameter can be one of the following values:
 540:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
 541:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval LPUART clock frequency (in Hz)
 542:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
 543:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 544:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** uint32_t LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource)
 545:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 2468              		.loc 2 545 1
 2469              		.cfi_startproc
 2470              		@ args = 0, pretend = 0, frame = 16
 2471              		@ frame_needed = 1, uses_anonymous_args = 0
 2472 0000 80B5     		push	{r7, lr}
 2473              	.LCFI177:
 2474              		.cfi_def_cfa_offset 8
 2475              		.cfi_offset 7, -8
 2476              		.cfi_offset 14, -4
 2477 0002 84B0     		sub	sp, sp, #16
 2478              	.LCFI178:
 2479              		.cfi_def_cfa_offset 24
 2480 0004 00AF     		add	r7, sp, #0
 2481              	.LCFI179:
 2482              		.cfi_def_cfa_register 7
 2483 0006 7860     		str	r0, [r7, #4]
 546:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   uint32_t lpuart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 2484              		.loc 2 546 12
 2485 0008 0023     		movs	r3, #0
 2486 000a FB60     		str	r3, [r7, #12]
 547:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 548:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Check parameter */
 549:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   assert_param(IS_LL_RCC_LPUART_CLKSOURCE(LPUARTxSource));
 550:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 551:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* LPUART1CLK clock frequency */
 552:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
 2487              		.loc 2 552 11
 2488 000c 7868     		ldr	r0, [r7, #4]
 2489 000e FFF7FEFF 		bl	LL_RCC_GetLPUARTClockSource
 2490 0012 0346     		mov	r3, r0
 2491              		.loc 2 552 3
ARM GAS  /tmp/ccslctSr.s 			page 101


 2492 0014 B3F5406F 		cmp	r3, #3072
 2493 0018 15D0     		beq	.L231
 2494 001a B3F5406F 		cmp	r3, #3072
 2495 001e 1BD8     		bhi	.L232
 2496 0020 B3F5806F 		cmp	r3, #1024
 2497 0024 03D0     		beq	.L233
 2498 0026 B3F5006F 		cmp	r3, #2048
 2499 002a 04D0     		beq	.L234
 2500 002c 14E0     		b	.L232
 2501              	.L233:
 553:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 554:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_LPUART1_CLKSOURCE_SYSCLK: /* LPUART1 Clock is System Clock */
 555:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       lpuart_frequency = RCC_GetSystemClockFreq();
 2502              		.loc 2 555 26
 2503 002e FFF7FEFF 		bl	RCC_GetSystemClockFreq
 2504 0032 F860     		str	r0, [r7, #12]
 556:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 2505              		.loc 2 556 7
 2506 0034 1FE0     		b	.L235
 2507              	.L234:
 557:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 558:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_LPUART1_CLKSOURCE_HSI:    /* LPUART1 Clock is HSI Osc. */
 559:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       if (LL_RCC_HSI_IsReady() != 0U)
 2508              		.loc 2 559 11
 2509 0036 FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 2510 003a 0346     		mov	r3, r0
 2511              		.loc 2 559 10
 2512 003c 002B     		cmp	r3, #0
 2513 003e 17D0     		beq	.L239
 560:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       {
 561:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         lpuart_frequency = HSI_VALUE;
 2514              		.loc 2 561 26
 2515 0040 0F4B     		ldr	r3, .L241
 2516 0042 FB60     		str	r3, [r7, #12]
 562:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       }
 563:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 2517              		.loc 2 563 7
 2518 0044 14E0     		b	.L239
 2519              	.L231:
 564:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 565:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_LPUART1_CLKSOURCE_LSE:    /* LPUART1 Clock is LSE Osc. */
 566:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       if (LL_RCC_LSE_IsReady() != 0U)
 2520              		.loc 2 566 11
 2521 0046 FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 2522 004a 0346     		mov	r3, r0
 2523              		.loc 2 566 10
 2524 004c 002B     		cmp	r3, #0
 2525 004e 11D0     		beq	.L240
 567:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       {
 568:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         lpuart_frequency = LSE_VALUE;
 2526              		.loc 2 568 26
 2527 0050 4FF40043 		mov	r3, #32768
 2528 0054 FB60     		str	r3, [r7, #12]
 569:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       }
 570:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 2529              		.loc 2 570 7
 2530 0056 0DE0     		b	.L240
ARM GAS  /tmp/ccslctSr.s 			page 102


 2531              	.L232:
 571:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 572:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_LPUART1_CLKSOURCE_PCLK1:  /* LPUART1 Clock is PCLK1 */
 573:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     default:
 574:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       lpuart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 2532              		.loc 2 574 26
 2533 0058 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 2534 005c 0346     		mov	r3, r0
 2535 005e 1846     		mov	r0, r3
 2536 0060 FFF7FEFF 		bl	RCC_GetHCLKClockFreq
 2537 0064 0346     		mov	r3, r0
 2538 0066 1846     		mov	r0, r3
 2539 0068 FFF7FEFF 		bl	RCC_GetPCLK1ClockFreq
 2540 006c F860     		str	r0, [r7, #12]
 575:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 2541              		.loc 2 575 7
 2542 006e 02E0     		b	.L235
 2543              	.L239:
 563:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2544              		.loc 2 563 7
 2545 0070 00BF     		nop
 2546 0072 00E0     		b	.L235
 2547              	.L240:
 570:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2548              		.loc 2 570 7
 2549 0074 00BF     		nop
 2550              	.L235:
 576:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
 577:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 578:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return lpuart_frequency;
 2551              		.loc 2 578 10
 2552 0076 FB68     		ldr	r3, [r7, #12]
 579:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 2553              		.loc 2 579 1
 2554 0078 1846     		mov	r0, r3
 2555 007a 1037     		adds	r7, r7, #16
 2556              	.LCFI180:
 2557              		.cfi_def_cfa_offset 8
 2558 007c BD46     		mov	sp, r7
 2559              	.LCFI181:
 2560              		.cfi_def_cfa_register 13
 2561              		@ sp needed
 2562 007e 80BD     		pop	{r7, pc}
 2563              	.L242:
 2564              		.align	2
 2565              	.L241:
 2566 0080 0024F400 		.word	16000000
 2567              		.cfi_endproc
 2568              	.LFE277:
 2570              		.section	.text.LL_RCC_GetLPTIMClockFreq,"ax",%progbits
 2571              		.align	1
 2572              		.global	LL_RCC_GetLPTIMClockFreq
 2573              		.syntax unified
 2574              		.thumb
 2575              		.thumb_func
 2576              		.fpu fpv4-sp-d16
 2578              	LL_RCC_GetLPTIMClockFreq:
ARM GAS  /tmp/ccslctSr.s 			page 103


 2579              	.LFB278:
 580:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 581:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 582:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return LPTIMx clock frequency
 583:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @param  LPTIMxSource This parameter can be one of the following values:
 584:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
 585:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval LPTIM clock frequency (in Hz)
 586:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI, LSI or LSE) is not r
 587:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 588:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** uint32_t LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource)
 589:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 2580              		.loc 2 589 1
 2581              		.cfi_startproc
 2582              		@ args = 0, pretend = 0, frame = 16
 2583              		@ frame_needed = 1, uses_anonymous_args = 0
 2584 0000 80B5     		push	{r7, lr}
 2585              	.LCFI182:
 2586              		.cfi_def_cfa_offset 8
 2587              		.cfi_offset 7, -8
 2588              		.cfi_offset 14, -4
 2589 0002 84B0     		sub	sp, sp, #16
 2590              	.LCFI183:
 2591              		.cfi_def_cfa_offset 24
 2592 0004 00AF     		add	r7, sp, #0
 2593              	.LCFI184:
 2594              		.cfi_def_cfa_register 7
 2595 0006 7860     		str	r0, [r7, #4]
 590:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   uint32_t lptim_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 2596              		.loc 2 590 12
 2597 0008 0023     		movs	r3, #0
 2598 000a FB60     		str	r3, [r7, #12]
 591:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 592:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Check parameter */
 593:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   assert_param(IS_LL_RCC_LPTIM_CLKSOURCE(LPTIMxSource));
 594:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 595:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   if (LPTIMxSource == LL_RCC_LPTIM1_CLKSOURCE)
 2599              		.loc 2 595 6
 2600 000c 7B68     		ldr	r3, [r7, #4]
 2601 000e B3F5402F 		cmp	r3, #786432
 2602 0012 36D1     		bne	.L253
 596:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 597:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     /* LPTIM1CLK clock frequency */
 598:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
 2603              		.loc 2 598 13
 2604 0014 7868     		ldr	r0, [r7, #4]
 2605 0016 FFF7FEFF 		bl	LL_RCC_GetLPTIMClockSource
 2606 001a 0346     		mov	r3, r0
 2607              		.loc 2 598 5
 2608 001c B3F5402F 		cmp	r3, #786432
 2609 0020 1AD0     		beq	.L245
 2610 0022 B3F5402F 		cmp	r3, #786432
 2611 0026 20D8     		bhi	.L246
 2612 0028 B3F5802F 		cmp	r3, #262144
 2613 002c 03D0     		beq	.L247
 2614 002e B3F5002F 		cmp	r3, #524288
 2615 0032 09D0     		beq	.L248
 2616 0034 19E0     		b	.L246
ARM GAS  /tmp/ccslctSr.s 			page 104


 2617              	.L247:
 599:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     {
 600:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_LPTIM1_CLKSOURCE_LSI:    /* LPTIM1 Clock is LSI Osc. */
 601:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_LSI_IsReady() != 0U)
 2618              		.loc 2 601 13
 2619 0036 FFF7FEFF 		bl	LL_RCC_LSI_IsReady
 2620 003a 0346     		mov	r3, r0
 2621              		.loc 2 601 12
 2622 003c 002B     		cmp	r3, #0
 2623 003e 22D0     		beq	.L254
 602:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 603:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           lptim_frequency = LSI_VALUE;
 2624              		.loc 2 603 27
 2625 0040 4FF4FA43 		mov	r3, #32000
 2626 0044 FB60     		str	r3, [r7, #12]
 604:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 605:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2627              		.loc 2 605 9
 2628 0046 1EE0     		b	.L254
 2629              	.L248:
 606:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 607:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_LPTIM1_CLKSOURCE_HSI:    /* LPTIM1 Clock is HSI Osc. */
 608:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_HSI_IsReady() != 0U)
 2630              		.loc 2 608 13
 2631 0048 FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 2632 004c 0346     		mov	r3, r0
 2633              		.loc 2 608 12
 2634 004e 002B     		cmp	r3, #0
 2635 0050 1BD0     		beq	.L255
 609:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 610:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           lptim_frequency = HSI_VALUE;
 2636              		.loc 2 610 27
 2637 0052 124B     		ldr	r3, .L257
 2638 0054 FB60     		str	r3, [r7, #12]
 611:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 612:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2639              		.loc 2 612 9
 2640 0056 18E0     		b	.L255
 2641              	.L245:
 613:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 614:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_LPTIM1_CLKSOURCE_LSE:    /* LPTIM1 Clock is LSE Osc. */
 615:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_LSE_IsReady() != 0U)
 2642              		.loc 2 615 13
 2643 0058 FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 2644 005c 0346     		mov	r3, r0
 2645              		.loc 2 615 12
 2646 005e 002B     		cmp	r3, #0
 2647 0060 15D0     		beq	.L256
 616:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 617:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           lptim_frequency = LSE_VALUE;
 2648              		.loc 2 617 27
 2649 0062 4FF40043 		mov	r3, #32768
 2650 0066 FB60     		str	r3, [r7, #12]
 618:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 619:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2651              		.loc 2 619 9
 2652 0068 11E0     		b	.L256
ARM GAS  /tmp/ccslctSr.s 			page 105


 2653              	.L246:
 620:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 621:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_LPTIM1_CLKSOURCE_PCLK1:  /* LPTIM1 Clock is PCLK1 */
 622:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       default:
 623:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         lptim_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 2654              		.loc 2 623 27
 2655 006a FFF7FEFF 		bl	RCC_GetSystemClockFreq
 2656 006e 0346     		mov	r3, r0
 2657 0070 1846     		mov	r0, r3
 2658 0072 FFF7FEFF 		bl	RCC_GetHCLKClockFreq
 2659 0076 0346     		mov	r3, r0
 2660 0078 1846     		mov	r0, r3
 2661 007a FFF7FEFF 		bl	RCC_GetPCLK1ClockFreq
 2662 007e F860     		str	r0, [r7, #12]
 624:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2663              		.loc 2 624 9
 2664 0080 06E0     		b	.L244
 2665              	.L253:
 625:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     }
 626:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
 2666              		.loc 2 626 3
 2667 0082 00BF     		nop
 2668 0084 04E0     		b	.L244
 2669              	.L254:
 605:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2670              		.loc 2 605 9
 2671 0086 00BF     		nop
 2672 0088 02E0     		b	.L244
 2673              	.L255:
 612:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2674              		.loc 2 612 9
 2675 008a 00BF     		nop
 2676 008c 00E0     		b	.L244
 2677              	.L256:
 619:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2678              		.loc 2 619 9
 2679 008e 00BF     		nop
 2680              	.L244:
 627:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 628:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return lptim_frequency;
 2681              		.loc 2 628 10
 2682 0090 FB68     		ldr	r3, [r7, #12]
 629:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 2683              		.loc 2 629 1
 2684 0092 1846     		mov	r0, r3
 2685 0094 1037     		adds	r7, r7, #16
 2686              	.LCFI185:
 2687              		.cfi_def_cfa_offset 8
 2688 0096 BD46     		mov	sp, r7
 2689              	.LCFI186:
 2690              		.cfi_def_cfa_register 13
 2691              		@ sp needed
 2692 0098 80BD     		pop	{r7, pc}
 2693              	.L258:
 2694 009a 00BF     		.align	2
 2695              	.L257:
 2696 009c 0024F400 		.word	16000000
ARM GAS  /tmp/ccslctSr.s 			page 106


 2697              		.cfi_endproc
 2698              	.LFE278:
 2700              		.section	.text.LL_RCC_GetSAIClockFreq,"ax",%progbits
 2701              		.align	1
 2702              		.global	LL_RCC_GetSAIClockFreq
 2703              		.syntax unified
 2704              		.thumb
 2705              		.thumb_func
 2706              		.fpu fpv4-sp-d16
 2708              	LL_RCC_GetSAIClockFreq:
 2709              	.LFB279:
 630:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 631:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 632:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return SAIx clock frequency
 633:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @param  SAIxSource This parameter can be one of the following values:
 634:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE
 635:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *
 636:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval SAI clock frequency (in Hz)
 637:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that PLL is not ready
 638:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 639:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** uint32_t LL_RCC_GetSAIClockFreq(uint32_t SAIxSource)
 640:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 2710              		.loc 2 640 1
 2711              		.cfi_startproc
 2712              		@ args = 0, pretend = 0, frame = 16
 2713              		@ frame_needed = 1, uses_anonymous_args = 0
 2714 0000 80B5     		push	{r7, lr}
 2715              	.LCFI187:
 2716              		.cfi_def_cfa_offset 8
 2717              		.cfi_offset 7, -8
 2718              		.cfi_offset 14, -4
 2719 0002 84B0     		sub	sp, sp, #16
 2720              	.LCFI188:
 2721              		.cfi_def_cfa_offset 24
 2722 0004 00AF     		add	r7, sp, #0
 2723              	.LCFI189:
 2724              		.cfi_def_cfa_register 7
 2725 0006 7860     		str	r0, [r7, #4]
 641:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   uint32_t sai_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 2726              		.loc 2 641 12
 2727 0008 0023     		movs	r3, #0
 2728 000a FB60     		str	r3, [r7, #12]
 642:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 643:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Check parameter */
 644:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   assert_param(IS_LL_RCC_SAI_CLKSOURCE(SAIxSource));
 645:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 646:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   if (SAIxSource == LL_RCC_SAI1_CLKSOURCE)
 2729              		.loc 2 646 6
 2730 000c 7B68     		ldr	r3, [r7, #4]
 2731 000e B3F5401F 		cmp	r3, #3145728
 2732 0012 2CD1     		bne	.L268
 647:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 648:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     /* SAI1CLK clock frequency */
 649:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     switch (LL_RCC_GetSAIClockSource(SAIxSource))
 2733              		.loc 2 649 13
 2734 0014 7868     		ldr	r0, [r7, #4]
 2735 0016 FFF7FEFF 		bl	LL_RCC_GetSAIClockSource
ARM GAS  /tmp/ccslctSr.s 			page 107


 2736 001a 0346     		mov	r3, r0
 2737              		.loc 2 649 5
 2738 001c B3F5001F 		cmp	r3, #2097152
 2739 0020 1AD0     		beq	.L261
 2740 0022 B3F5001F 		cmp	r3, #2097152
 2741 0026 1AD8     		bhi	.L262
 2742 0028 002B     		cmp	r3, #0
 2743 002a 03D0     		beq	.L263
 2744 002c B3F5801F 		cmp	r3, #1048576
 2745 0030 04D0     		beq	.L264
 2746 0032 14E0     		b	.L262
 2747              	.L263:
 650:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     {
 651:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_SAI1_CLKSOURCE_SYSCLK:      /* System clock used as SAI1 clock source */
 652:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         sai_frequency = RCC_GetSystemClockFreq();
 2748              		.loc 2 652 25
 2749 0034 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 2750 0038 F860     		str	r0, [r7, #12]
 653:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2751              		.loc 2 653 9
 2752 003a 1DE0     		b	.L260
 2753              	.L264:
 654:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 655:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_SAI1_CLKSOURCE_PLL:        /* PLL clock used as SAI1 clock source */
 656:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_PLL_IsReady() != 0U)
 2754              		.loc 2 656 13
 2755 003c FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 2756 0040 0346     		mov	r3, r0
 2757              		.loc 2 656 12
 2758 0042 002B     		cmp	r3, #0
 2759 0044 15D0     		beq	.L269
 657:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 658:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           if (LL_RCC_PLL_IsEnabledDomain_48M() != 0U)
 2760              		.loc 2 658 15
 2761 0046 FFF7FEFF 		bl	LL_RCC_PLL_IsEnabledDomain_48M
 2762 004a 0346     		mov	r3, r0
 2763              		.loc 2 658 14
 2764 004c 002B     		cmp	r3, #0
 2765 004e 10D0     		beq	.L269
 659:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           {
 660:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****             sai_frequency = RCC_PLL_GetFreqDomain_48M();
 2766              		.loc 2 660 29
 2767 0050 FFF7FEFF 		bl	RCC_PLL_GetFreqDomain_48M
 2768 0054 F860     		str	r0, [r7, #12]
 661:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           }
 662:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 663:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2769              		.loc 2 663 9
 2770 0056 0CE0     		b	.L269
 2771              	.L261:
 664:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 665:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_SAI1_CLKSOURCE_PIN:          /* SAI1 Clock is External clock */
 666:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         sai_frequency = EXTERNAL_CLOCK_VALUE;
 2772              		.loc 2 666 23
 2773 0058 0A4B     		ldr	r3, .L271
 2774 005a FB60     		str	r3, [r7, #12]
 667:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
ARM GAS  /tmp/ccslctSr.s 			page 108


 2775              		.loc 2 667 9
 2776 005c 0CE0     		b	.L260
 2777              	.L262:
 668:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 669:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_SAI1_CLKSOURCE_HSI:        /* HSI clock used as SAI1 clock source */
 670:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       default:
 671:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_HSI_IsReady() != 0U)
 2778              		.loc 2 671 13
 2779 005e FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 2780 0062 0346     		mov	r3, r0
 2781              		.loc 2 671 12
 2782 0064 002B     		cmp	r3, #0
 2783 0066 06D0     		beq	.L270
 672:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 673:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           sai_frequency = HSI_VALUE;
 2784              		.loc 2 673 25
 2785 0068 074B     		ldr	r3, .L271+4
 2786 006a FB60     		str	r3, [r7, #12]
 674:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 675:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2787              		.loc 2 675 9
 2788 006c 03E0     		b	.L270
 2789              	.L268:
 676:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 677:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     }
 678:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
 2790              		.loc 2 678 3
 2791 006e 00BF     		nop
 2792 0070 02E0     		b	.L260
 2793              	.L269:
 663:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2794              		.loc 2 663 9
 2795 0072 00BF     		nop
 2796 0074 00E0     		b	.L260
 2797              	.L270:
 675:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2798              		.loc 2 675 9
 2799 0076 00BF     		nop
 2800              	.L260:
 679:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 680:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return sai_frequency;
 2801              		.loc 2 680 10
 2802 0078 FB68     		ldr	r3, [r7, #12]
 681:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 2803              		.loc 2 681 1
 2804 007a 1846     		mov	r0, r3
 2805 007c 1037     		adds	r7, r7, #16
 2806              	.LCFI190:
 2807              		.cfi_def_cfa_offset 8
 2808 007e BD46     		mov	sp, r7
 2809              	.LCFI191:
 2810              		.cfi_def_cfa_register 13
 2811              		@ sp needed
 2812 0080 80BD     		pop	{r7, pc}
 2813              	.L272:
 2814 0082 00BF     		.align	2
 2815              	.L271:
ARM GAS  /tmp/ccslctSr.s 			page 109


 2816 0084 0080BB00 		.word	12288000
 2817 0088 0024F400 		.word	16000000
 2818              		.cfi_endproc
 2819              	.LFE279:
 2821              		.section	.text.LL_RCC_GetI2SClockFreq,"ax",%progbits
 2822              		.align	1
 2823              		.global	LL_RCC_GetI2SClockFreq
 2824              		.syntax unified
 2825              		.thumb
 2826              		.thumb_func
 2827              		.fpu fpv4-sp-d16
 2829              	LL_RCC_GetI2SClockFreq:
 2830              	.LFB280:
 682:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 683:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 684:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return I2Sx clock frequency
 685:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @param  I2SxSource This parameter can be one of the following values:
 686:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE
 687:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval I2S clock frequency (in Hz)
 688:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
 689:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 690:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** uint32_t LL_RCC_GetI2SClockFreq(uint32_t I2SxSource)
 691:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 2831              		.loc 2 691 1
 2832              		.cfi_startproc
 2833              		@ args = 0, pretend = 0, frame = 16
 2834              		@ frame_needed = 1, uses_anonymous_args = 0
 2835 0000 80B5     		push	{r7, lr}
 2836              	.LCFI192:
 2837              		.cfi_def_cfa_offset 8
 2838              		.cfi_offset 7, -8
 2839              		.cfi_offset 14, -4
 2840 0002 84B0     		sub	sp, sp, #16
 2841              	.LCFI193:
 2842              		.cfi_def_cfa_offset 24
 2843 0004 00AF     		add	r7, sp, #0
 2844              	.LCFI194:
 2845              		.cfi_def_cfa_register 7
 2846 0006 7860     		str	r0, [r7, #4]
 692:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   uint32_t i2s_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 2847              		.loc 2 692 12
 2848 0008 0023     		movs	r3, #0
 2849 000a FB60     		str	r3, [r7, #12]
 693:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 694:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Check parameter */
 695:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   assert_param(IS_LL_RCC_I2S_CLKSOURCE(I2SxSource));
 696:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 697:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   if (I2SxSource == LL_RCC_I2S_CLKSOURCE)
 2850              		.loc 2 697 6
 2851 000c 7B68     		ldr	r3, [r7, #4]
 2852 000e B3F5400F 		cmp	r3, #12582912
 2853 0012 2CD1     		bne	.L282
 698:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 699:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     /* I2S CLK clock frequency */
 700:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     switch (LL_RCC_GetI2SClockSource(I2SxSource))
 2854              		.loc 2 700 13
 2855 0014 7868     		ldr	r0, [r7, #4]
ARM GAS  /tmp/ccslctSr.s 			page 110


 2856 0016 FFF7FEFF 		bl	LL_RCC_GetI2SClockSource
 2857 001a 0346     		mov	r3, r0
 2858              		.loc 2 700 5
 2859 001c B3F5000F 		cmp	r3, #8388608
 2860 0020 1AD0     		beq	.L275
 2861 0022 B3F5000F 		cmp	r3, #8388608
 2862 0026 1AD8     		bhi	.L276
 2863 0028 002B     		cmp	r3, #0
 2864 002a 03D0     		beq	.L277
 2865 002c B3F5800F 		cmp	r3, #4194304
 2866 0030 04D0     		beq	.L278
 2867 0032 14E0     		b	.L276
 2868              	.L277:
 701:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     {
 702:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_I2S_CLKSOURCE_SYSCLK:  /* I2S Clock is System Clock */
 703:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         i2s_frequency = RCC_GetSystemClockFreq();
 2869              		.loc 2 703 25
 2870 0034 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 2871 0038 F860     		str	r0, [r7, #12]
 704:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 2872              		.loc 2 704 7
 2873 003a 1DE0     		b	.L274
 2874              	.L278:
 705:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 706:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_I2S_CLKSOURCE_PLL:    /* I2S Clock is PLL"Q" */
 707:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       if (LL_RCC_PLL_IsReady() != 0U)
 2875              		.loc 2 707 11
 2876 003c FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 2877 0040 0346     		mov	r3, r0
 2878              		.loc 2 707 10
 2879 0042 002B     		cmp	r3, #0
 2880 0044 15D0     		beq	.L283
 708:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       {
 709:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_PLL_IsEnabledDomain_48M() != 0U)
 2881              		.loc 2 709 13
 2882 0046 FFF7FEFF 		bl	LL_RCC_PLL_IsEnabledDomain_48M
 2883 004a 0346     		mov	r3, r0
 2884              		.loc 2 709 12
 2885 004c 002B     		cmp	r3, #0
 2886 004e 10D0     		beq	.L283
 710:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 711:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           i2s_frequency = RCC_PLL_GetFreqDomain_48M();
 2887              		.loc 2 711 27
 2888 0050 FFF7FEFF 		bl	RCC_PLL_GetFreqDomain_48M
 2889 0054 F860     		str	r0, [r7, #12]
 712:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 713:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       }
 714:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 2890              		.loc 2 714 7
 2891 0056 0CE0     		b	.L283
 2892              	.L275:
 715:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 716:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_I2S_CLKSOURCE_PIN:    /* I2S Clock is External clock */
 717:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         i2s_frequency = EXTERNAL_CLOCK_VALUE;
 2893              		.loc 2 717 23
 2894 0058 0A4B     		ldr	r3, .L285
 2895 005a FB60     		str	r3, [r7, #12]
ARM GAS  /tmp/ccslctSr.s 			page 111


 718:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 2896              		.loc 2 718 9
 2897 005c 0CE0     		b	.L274
 2898              	.L276:
 719:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 720:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_I2S_CLKSOURCE_HSI:    /* I2S Clock is HSI */
 721:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       default:
 722:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_HSI_IsReady() != 0U)
 2899              		.loc 2 722 13
 2900 005e FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 2901 0062 0346     		mov	r3, r0
 2902              		.loc 2 722 12
 2903 0064 002B     		cmp	r3, #0
 2904 0066 06D0     		beq	.L284
 723:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 724:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           i2s_frequency = HSI_VALUE;
 2905              		.loc 2 724 25
 2906 0068 074B     		ldr	r3, .L285+4
 2907 006a FB60     		str	r3, [r7, #12]
 725:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 726:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 2908              		.loc 2 726 7
 2909 006c 03E0     		b	.L284
 2910              	.L282:
 727:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       }
 728:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
 2911              		.loc 2 728 3
 2912 006e 00BF     		nop
 2913 0070 02E0     		b	.L274
 2914              	.L283:
 714:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 2915              		.loc 2 714 7
 2916 0072 00BF     		nop
 2917 0074 00E0     		b	.L274
 2918              	.L284:
 726:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       }
 2919              		.loc 2 726 7
 2920 0076 00BF     		nop
 2921              	.L274:
 729:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 730:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return i2s_frequency;
 2922              		.loc 2 730 10
 2923 0078 FB68     		ldr	r3, [r7, #12]
 731:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 2924              		.loc 2 731 1
 2925 007a 1846     		mov	r0, r3
 2926 007c 1037     		adds	r7, r7, #16
 2927              	.LCFI195:
 2928              		.cfi_def_cfa_offset 8
 2929 007e BD46     		mov	sp, r7
 2930              	.LCFI196:
 2931              		.cfi_def_cfa_register 13
 2932              		@ sp needed
 2933 0080 80BD     		pop	{r7, pc}
 2934              	.L286:
 2935 0082 00BF     		.align	2
 2936              	.L285:
ARM GAS  /tmp/ccslctSr.s 			page 112


 2937 0084 0080BB00 		.word	12288000
 2938 0088 0024F400 		.word	16000000
 2939              		.cfi_endproc
 2940              	.LFE280:
 2942              		.section	.text.LL_RCC_GetFDCANClockFreq,"ax",%progbits
 2943              		.align	1
 2944              		.global	LL_RCC_GetFDCANClockFreq
 2945              		.syntax unified
 2946              		.thumb
 2947              		.thumb_func
 2948              		.fpu fpv4-sp-d16
 2950              	LL_RCC_GetFDCANClockFreq:
 2951              	.LFB281:
 732:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 733:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #if defined(FDCAN1)
 734:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 735:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return FDCAN kernel clock frequency
 736:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @param  FDCANxSource This parameter can be one of the following values:
 737:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE
 738:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval FDCAN kernel clock frequency (in Hz)
 739:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
 740:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected
 741:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 742:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** uint32_t LL_RCC_GetFDCANClockFreq(uint32_t FDCANxSource)
 743:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 2952              		.loc 2 743 1
 2953              		.cfi_startproc
 2954              		@ args = 0, pretend = 0, frame = 16
 2955              		@ frame_needed = 1, uses_anonymous_args = 0
 2956 0000 80B5     		push	{r7, lr}
 2957              	.LCFI197:
 2958              		.cfi_def_cfa_offset 8
 2959              		.cfi_offset 7, -8
 2960              		.cfi_offset 14, -4
 2961 0002 84B0     		sub	sp, sp, #16
 2962              	.LCFI198:
 2963              		.cfi_def_cfa_offset 24
 2964 0004 00AF     		add	r7, sp, #0
 2965              	.LCFI199:
 2966              		.cfi_def_cfa_register 7
 2967 0006 7860     		str	r0, [r7, #4]
 744:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   uint32_t fdcan_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 2968              		.loc 2 744 12
 2969 0008 0023     		movs	r3, #0
 2970 000a FB60     		str	r3, [r7, #12]
 745:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 746:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Check parameter */
 747:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   assert_param(IS_LL_RCC_FDCAN_CLKSOURCE(FDCANxSource));
 748:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 749:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* FDCAN kernel clock frequency */
 750:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   switch (LL_RCC_GetFDCANClockSource(FDCANxSource))
 2971              		.loc 2 750 11
 2972 000c 7868     		ldr	r0, [r7, #4]
 2973 000e FFF7FEFF 		bl	LL_RCC_GetFDCANClockSource
 2974 0012 0346     		mov	r3, r0
 2975              		.loc 2 750 3
 2976 0014 B3F1007F 		cmp	r3, #33554432
ARM GAS  /tmp/ccslctSr.s 			page 113


 2977 0018 1ED0     		beq	.L288
 2978 001a B3F1007F 		cmp	r3, #33554432
 2979 001e 27D8     		bhi	.L289
 2980 0020 002B     		cmp	r3, #0
 2981 0022 03D0     		beq	.L290
 2982 0024 B3F1807F 		cmp	r3, #16777216
 2983 0028 08D0     		beq	.L291
 2984 002a 21E0     		b	.L289
 2985              	.L290:
 751:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 752:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_FDCAN_CLKSOURCE_HSE:   /* HSE clock used as FDCAN kernel clock */
 753:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       if (LL_RCC_HSE_IsReady() != 0U)
 2986              		.loc 2 753 11
 2987 002c FFF7FEFF 		bl	LL_RCC_HSE_IsReady
 2988 0030 0346     		mov	r3, r0
 2989              		.loc 2 753 10
 2990 0032 002B     		cmp	r3, #0
 2991 0034 20D0     		beq	.L296
 754:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       {
 755:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         fdcan_frequency = HSE_VALUE;
 2992              		.loc 2 755 25
 2993 0036 144B     		ldr	r3, .L298
 2994 0038 FB60     		str	r3, [r7, #12]
 756:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       }
 757:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 2995              		.loc 2 757 7
 2996 003a 1DE0     		b	.L296
 2997              	.L291:
 758:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 759:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_FDCAN_CLKSOURCE_PLL:   /* PLL clock used as FDCAN kernel clock */
 760:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       if (LL_RCC_PLL_IsReady() != 0U)
 2998              		.loc 2 760 11
 2999 003c FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 3000 0040 0346     		mov	r3, r0
 3001              		.loc 2 760 10
 3002 0042 002B     		cmp	r3, #0
 3003 0044 1AD0     		beq	.L297
 761:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       {
 762:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_PLL_IsEnabledDomain_48M() != 0U)
 3004              		.loc 2 762 13
 3005 0046 FFF7FEFF 		bl	LL_RCC_PLL_IsEnabledDomain_48M
 3006 004a 0346     		mov	r3, r0
 3007              		.loc 2 762 12
 3008 004c 002B     		cmp	r3, #0
 3009 004e 15D0     		beq	.L297
 763:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 764:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           fdcan_frequency = RCC_PLL_GetFreqDomain_48M();
 3010              		.loc 2 764 29
 3011 0050 FFF7FEFF 		bl	RCC_PLL_GetFreqDomain_48M
 3012 0054 F860     		str	r0, [r7, #12]
 765:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 766:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       }
 767:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3013              		.loc 2 767 7
 3014 0056 11E0     		b	.L297
 3015              	.L288:
 768:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
ARM GAS  /tmp/ccslctSr.s 			page 114


 769:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_FDCAN_CLKSOURCE_PCLK1: /* PCLK1 clock used as FDCAN kernel clock */
 770:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       fdcan_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 3016              		.loc 2 770 25
 3017 0058 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 3018 005c 0346     		mov	r3, r0
 3019 005e 1846     		mov	r0, r3
 3020 0060 FFF7FEFF 		bl	RCC_GetHCLKClockFreq
 3021 0064 0346     		mov	r3, r0
 3022 0066 1846     		mov	r0, r3
 3023 0068 FFF7FEFF 		bl	RCC_GetPCLK1ClockFreq
 3024 006c F860     		str	r0, [r7, #12]
 771:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3025              		.loc 2 771 7
 3026 006e 06E0     		b	.L293
 3027              	.L289:
 772:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 773:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     default:
 774:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       fdcan_frequency = LL_RCC_PERIPH_FREQUENCY_NA;
 3028              		.loc 2 774 23
 3029 0070 4FF0FF33 		mov	r3, #-1
 3030 0074 FB60     		str	r3, [r7, #12]
 775:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3031              		.loc 2 775 7
 3032 0076 02E0     		b	.L293
 3033              	.L296:
 757:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 3034              		.loc 2 757 7
 3035 0078 00BF     		nop
 3036 007a 00E0     		b	.L293
 3037              	.L297:
 767:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 3038              		.loc 2 767 7
 3039 007c 00BF     		nop
 3040              	.L293:
 776:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
 777:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return fdcan_frequency;
 3041              		.loc 2 777 10
 3042 007e FB68     		ldr	r3, [r7, #12]
 778:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 3043              		.loc 2 778 1
 3044 0080 1846     		mov	r0, r3
 3045 0082 1037     		adds	r7, r7, #16
 3046              	.LCFI200:
 3047              		.cfi_def_cfa_offset 8
 3048 0084 BD46     		mov	sp, r7
 3049              	.LCFI201:
 3050              		.cfi_def_cfa_register 13
 3051              		@ sp needed
 3052 0086 80BD     		pop	{r7, pc}
 3053              	.L299:
 3054              		.align	2
 3055              	.L298:
 3056 0088 00127A00 		.word	8000000
 3057              		.cfi_endproc
 3058              	.LFE281:
 3060              		.section	.text.LL_RCC_GetRNGClockFreq,"ax",%progbits
 3061              		.align	1
ARM GAS  /tmp/ccslctSr.s 			page 115


 3062              		.global	LL_RCC_GetRNGClockFreq
 3063              		.syntax unified
 3064              		.thumb
 3065              		.thumb_func
 3066              		.fpu fpv4-sp-d16
 3068              	LL_RCC_GetRNGClockFreq:
 3069              	.LFB282:
 779:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #endif /* FDCAN1 */
 780:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 781:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 782:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return RNGx clock frequency
 783:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @param  RNGxSource This parameter can be one of the following values:
 784:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE
 785:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval RNG clock frequency (in Hz)
 786:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI48) or PLL is not read
 787:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected
 788:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 789:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** uint32_t LL_RCC_GetRNGClockFreq(uint32_t RNGxSource)
 790:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 3070              		.loc 2 790 1
 3071              		.cfi_startproc
 3072              		@ args = 0, pretend = 0, frame = 16
 3073              		@ frame_needed = 1, uses_anonymous_args = 0
 3074 0000 80B5     		push	{r7, lr}
 3075              	.LCFI202:
 3076              		.cfi_def_cfa_offset 8
 3077              		.cfi_offset 7, -8
 3078              		.cfi_offset 14, -4
 3079 0002 84B0     		sub	sp, sp, #16
 3080              	.LCFI203:
 3081              		.cfi_def_cfa_offset 24
 3082 0004 00AF     		add	r7, sp, #0
 3083              	.LCFI204:
 3084              		.cfi_def_cfa_register 7
 3085 0006 7860     		str	r0, [r7, #4]
 791:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   uint32_t rng_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 3086              		.loc 2 791 12
 3087 0008 0023     		movs	r3, #0
 3088 000a FB60     		str	r3, [r7, #12]
 792:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 793:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Check parameter */
 794:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   assert_param(IS_LL_RCC_RNG_CLKSOURCE(RNGxSource));
 795:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 796:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* RNGCLK clock frequency */
 797:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   switch (LL_RCC_GetRNGClockSource(RNGxSource))
 3089              		.loc 2 797 11
 3090 000c 7868     		ldr	r0, [r7, #4]
 3091 000e FFF7FEFF 		bl	LL_RCC_GetRNGClockSource
 3092 0012 0346     		mov	r3, r0
 3093              		.loc 2 797 3
 3094 0014 002B     		cmp	r3, #0
 3095 0016 10D0     		beq	.L301
 3096 0018 B3F1006F 		cmp	r3, #134217728
 3097 001c 15D1     		bne	.L302
 798:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 799:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_RNG_CLKSOURCE_PLL:           /* PLL clock used as RNG clock source */
 800:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       if (LL_RCC_PLL_IsReady() != 0U)
ARM GAS  /tmp/ccslctSr.s 			page 116


 3098              		.loc 2 800 11
 3099 001e FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 3100 0022 0346     		mov	r3, r0
 3101              		.loc 2 800 10
 3102 0024 002B     		cmp	r3, #0
 3103 0026 14D0     		beq	.L307
 801:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       {
 802:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_PLL_IsEnabledDomain_48M() != 0U)
 3104              		.loc 2 802 13
 3105 0028 FFF7FEFF 		bl	LL_RCC_PLL_IsEnabledDomain_48M
 3106 002c 0346     		mov	r3, r0
 3107              		.loc 2 802 12
 3108 002e 002B     		cmp	r3, #0
 3109 0030 0FD0     		beq	.L307
 803:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 804:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           rng_frequency = RCC_PLL_GetFreqDomain_48M();
 3110              		.loc 2 804 27
 3111 0032 FFF7FEFF 		bl	RCC_PLL_GetFreqDomain_48M
 3112 0036 F860     		str	r0, [r7, #12]
 805:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 806:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       }
 807:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3113              		.loc 2 807 7
 3114 0038 0BE0     		b	.L307
 3115              	.L301:
 808:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 809:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_RNG_CLKSOURCE_HSI48:         /* HSI48 used as RNG clock source */
 810:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       if (LL_RCC_HSI48_IsReady() != 0U)
 3116              		.loc 2 810 11
 3117 003a FFF7FEFF 		bl	LL_RCC_HSI48_IsReady
 3118 003e 0346     		mov	r3, r0
 3119              		.loc 2 810 10
 3120 0040 002B     		cmp	r3, #0
 3121 0042 08D0     		beq	.L308
 811:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       {
 812:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         rng_frequency = HSI48_VALUE;
 3122              		.loc 2 812 23
 3123 0044 074B     		ldr	r3, .L309
 3124 0046 FB60     		str	r3, [r7, #12]
 813:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       }
 814:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3125              		.loc 2 814 7
 3126 0048 05E0     		b	.L308
 3127              	.L302:
 815:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 816:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     default:
 817:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       rng_frequency = LL_RCC_PERIPH_FREQUENCY_NA;
 3128              		.loc 2 817 21
 3129 004a 4FF0FF33 		mov	r3, #-1
 3130 004e FB60     		str	r3, [r7, #12]
 818:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3131              		.loc 2 818 7
 3132 0050 02E0     		b	.L304
 3133              	.L307:
 807:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 3134              		.loc 2 807 7
 3135 0052 00BF     		nop
ARM GAS  /tmp/ccslctSr.s 			page 117


 3136 0054 00E0     		b	.L304
 3137              	.L308:
 814:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 3138              		.loc 2 814 7
 3139 0056 00BF     		nop
 3140              	.L304:
 819:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 820:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
 821:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 822:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return rng_frequency;
 3141              		.loc 2 822 10
 3142 0058 FB68     		ldr	r3, [r7, #12]
 823:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 3143              		.loc 2 823 1
 3144 005a 1846     		mov	r0, r3
 3145 005c 1037     		adds	r7, r7, #16
 3146              	.LCFI205:
 3147              		.cfi_def_cfa_offset 8
 3148 005e BD46     		mov	sp, r7
 3149              	.LCFI206:
 3150              		.cfi_def_cfa_register 13
 3151              		@ sp needed
 3152 0060 80BD     		pop	{r7, pc}
 3153              	.L310:
 3154 0062 00BF     		.align	2
 3155              	.L309:
 3156 0064 006CDC02 		.word	48000000
 3157              		.cfi_endproc
 3158              	.LFE282:
 3160              		.section	.text.LL_RCC_GetUSBClockFreq,"ax",%progbits
 3161              		.align	1
 3162              		.global	LL_RCC_GetUSBClockFreq
 3163              		.syntax unified
 3164              		.thumb
 3165              		.thumb_func
 3166              		.fpu fpv4-sp-d16
 3168              	LL_RCC_GetUSBClockFreq:
 3169              	.LFB283:
 824:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 825:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 826:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return USBx clock frequency
 827:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @param  USBxSource This parameter can be one of the following values:
 828:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
 829:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval USB clock frequency (in Hz)
 830:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI48) or PLL is not read
 831:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected
 832:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 833:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** uint32_t LL_RCC_GetUSBClockFreq(uint32_t USBxSource)
 834:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 3170              		.loc 2 834 1
 3171              		.cfi_startproc
 3172              		@ args = 0, pretend = 0, frame = 16
 3173              		@ frame_needed = 1, uses_anonymous_args = 0
 3174 0000 80B5     		push	{r7, lr}
 3175              	.LCFI207:
 3176              		.cfi_def_cfa_offset 8
 3177              		.cfi_offset 7, -8
ARM GAS  /tmp/ccslctSr.s 			page 118


 3178              		.cfi_offset 14, -4
 3179 0002 84B0     		sub	sp, sp, #16
 3180              	.LCFI208:
 3181              		.cfi_def_cfa_offset 24
 3182 0004 00AF     		add	r7, sp, #0
 3183              	.LCFI209:
 3184              		.cfi_def_cfa_register 7
 3185 0006 7860     		str	r0, [r7, #4]
 835:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   uint32_t usb_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 3186              		.loc 2 835 12
 3187 0008 0023     		movs	r3, #0
 3188 000a FB60     		str	r3, [r7, #12]
 836:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 837:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Check parameter */
 838:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   assert_param(IS_LL_RCC_USB_CLKSOURCE(USBxSource));
 839:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 840:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* USBCLK clock frequency */
 841:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   switch (LL_RCC_GetUSBClockSource(USBxSource))
 3189              		.loc 2 841 11
 3190 000c 7868     		ldr	r0, [r7, #4]
 3191 000e FFF7FEFF 		bl	LL_RCC_GetUSBClockSource
 3192 0012 0346     		mov	r3, r0
 3193              		.loc 2 841 3
 3194 0014 002B     		cmp	r3, #0
 3195 0016 10D0     		beq	.L312
 3196 0018 B3F1006F 		cmp	r3, #134217728
 3197 001c 15D1     		bne	.L313
 842:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 843:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_USB_CLKSOURCE_PLL:           /* PLL clock used as USB clock source */
 844:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       if (LL_RCC_PLL_IsReady() != 0U)
 3198              		.loc 2 844 11
 3199 001e FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 3200 0022 0346     		mov	r3, r0
 3201              		.loc 2 844 10
 3202 0024 002B     		cmp	r3, #0
 3203 0026 14D0     		beq	.L318
 845:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       {
 846:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_PLL_IsEnabledDomain_48M() != 0U)
 3204              		.loc 2 846 13
 3205 0028 FFF7FEFF 		bl	LL_RCC_PLL_IsEnabledDomain_48M
 3206 002c 0346     		mov	r3, r0
 3207              		.loc 2 846 12
 3208 002e 002B     		cmp	r3, #0
 3209 0030 0FD0     		beq	.L318
 847:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 848:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           usb_frequency = RCC_PLL_GetFreqDomain_48M();
 3210              		.loc 2 848 27
 3211 0032 FFF7FEFF 		bl	RCC_PLL_GetFreqDomain_48M
 3212 0036 F860     		str	r0, [r7, #12]
 849:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 850:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       }
 851:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3213              		.loc 2 851 7
 3214 0038 0BE0     		b	.L318
 3215              	.L312:
 852:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 853:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_USB_CLKSOURCE_HSI48:         /* HSI48 used as USB clock source */
ARM GAS  /tmp/ccslctSr.s 			page 119


 854:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       if (LL_RCC_HSI48_IsReady() != 0U)
 3216              		.loc 2 854 11
 3217 003a FFF7FEFF 		bl	LL_RCC_HSI48_IsReady
 3218 003e 0346     		mov	r3, r0
 3219              		.loc 2 854 10
 3220 0040 002B     		cmp	r3, #0
 3221 0042 08D0     		beq	.L319
 855:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       {
 856:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         usb_frequency = HSI48_VALUE;
 3222              		.loc 2 856 23
 3223 0044 074B     		ldr	r3, .L320
 3224 0046 FB60     		str	r3, [r7, #12]
 857:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       }
 858:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3225              		.loc 2 858 7
 3226 0048 05E0     		b	.L319
 3227              	.L313:
 859:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 860:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     default:
 861:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       usb_frequency = LL_RCC_PERIPH_FREQUENCY_NA;
 3228              		.loc 2 861 21
 3229 004a 4FF0FF33 		mov	r3, #-1
 3230 004e FB60     		str	r3, [r7, #12]
 862:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3231              		.loc 2 862 7
 3232 0050 02E0     		b	.L315
 3233              	.L318:
 851:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 3234              		.loc 2 851 7
 3235 0052 00BF     		nop
 3236 0054 00E0     		b	.L315
 3237              	.L319:
 858:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 3238              		.loc 2 858 7
 3239 0056 00BF     		nop
 3240              	.L315:
 863:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
 864:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 865:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return usb_frequency;
 3241              		.loc 2 865 10
 3242 0058 FB68     		ldr	r3, [r7, #12]
 866:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 3243              		.loc 2 866 1
 3244 005a 1846     		mov	r0, r3
 3245 005c 1037     		adds	r7, r7, #16
 3246              	.LCFI210:
 3247              		.cfi_def_cfa_offset 8
 3248 005e BD46     		mov	sp, r7
 3249              	.LCFI211:
 3250              		.cfi_def_cfa_register 13
 3251              		@ sp needed
 3252 0060 80BD     		pop	{r7, pc}
 3253              	.L321:
 3254 0062 00BF     		.align	2
 3255              	.L320:
 3256 0064 006CDC02 		.word	48000000
 3257              		.cfi_endproc
ARM GAS  /tmp/ccslctSr.s 			page 120


 3258              	.LFE283:
 3260              		.section	.text.LL_RCC_GetADCClockFreq,"ax",%progbits
 3261              		.align	1
 3262              		.global	LL_RCC_GetADCClockFreq
 3263              		.syntax unified
 3264              		.thumb
 3265              		.thumb_func
 3266              		.fpu fpv4-sp-d16
 3268              	LL_RCC_GetADCClockFreq:
 3269              	.LFB284:
 867:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 868:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 869:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return ADCx clock frequency
 870:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @param  ADCxSource This parameter can be one of the following values:
 871:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE
 872:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE (*)
 873:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *
 874:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         (*) value not defined in all devices.
 875:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval ADC clock frequency (in Hz)
 876:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that PLL is not ready
 877:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected
 878:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 879:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** uint32_t LL_RCC_GetADCClockFreq(uint32_t ADCxSource)
 880:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 3270              		.loc 2 880 1
 3271              		.cfi_startproc
 3272              		@ args = 0, pretend = 0, frame = 16
 3273              		@ frame_needed = 1, uses_anonymous_args = 0
 3274 0000 80B5     		push	{r7, lr}
 3275              	.LCFI212:
 3276              		.cfi_def_cfa_offset 8
 3277              		.cfi_offset 7, -8
 3278              		.cfi_offset 14, -4
 3279 0002 84B0     		sub	sp, sp, #16
 3280              	.LCFI213:
 3281              		.cfi_def_cfa_offset 24
 3282 0004 00AF     		add	r7, sp, #0
 3283              	.LCFI214:
 3284              		.cfi_def_cfa_register 7
 3285 0006 7860     		str	r0, [r7, #4]
 881:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   uint32_t adc_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 3286              		.loc 2 881 12
 3287 0008 0023     		movs	r3, #0
 3288 000a FB60     		str	r3, [r7, #12]
 882:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 883:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Check parameter */
 884:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   assert_param(IS_LL_RCC_ADC_CLKSOURCE(ADCxSource));
 885:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 886:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   if (ADCxSource == LL_RCC_ADC12_CLKSOURCE)
 3289              		.loc 2 886 6
 3290 000c 7B68     		ldr	r3, [r7, #4]
 3291 000e 164A     		ldr	r2, .L332
 3292 0010 9342     		cmp	r3, r2
 3293 0012 20D1     		bne	.L330
 887:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 888:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     /* ADC12CLK clock frequency */
 889:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     switch (LL_RCC_GetADCClockSource(ADCxSource))
ARM GAS  /tmp/ccslctSr.s 			page 121


 3294              		.loc 2 889 13
 3295 0014 7868     		ldr	r0, [r7, #4]
 3296 0016 FFF7FEFF 		bl	LL_RCC_GetADCClockSource
 3297 001a 0346     		mov	r3, r0
 3298              		.loc 2 889 5
 3299 001c 134A     		ldr	r2, .L332+4
 3300 001e 9342     		cmp	r3, r2
 3301 0020 03D0     		beq	.L324
 3302 0022 134A     		ldr	r2, .L332+8
 3303 0024 9342     		cmp	r3, r2
 3304 0026 0ED0     		beq	.L325
 3305 0028 11E0     		b	.L329
 3306              	.L324:
 890:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     {
 891:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_ADC12_CLKSOURCE_PLL:       /* PLL clock used as ADC12 clock source */
 892:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_PLL_IsReady() != 0U)
 3307              		.loc 2 892 13
 3308 002a FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 3309 002e 0346     		mov	r3, r0
 3310              		.loc 2 892 12
 3311 0030 002B     		cmp	r3, #0
 3312 0032 12D0     		beq	.L331
 893:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 894:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           if (LL_RCC_PLL_IsEnabledDomain_ADC() != 0U)
 3313              		.loc 2 894 15
 3314 0034 FFF7FEFF 		bl	LL_RCC_PLL_IsEnabledDomain_ADC
 3315 0038 0346     		mov	r3, r0
 3316              		.loc 2 894 14
 3317 003a 002B     		cmp	r3, #0
 3318 003c 0DD0     		beq	.L331
 895:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           {
 896:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****             adc_frequency = RCC_PLL_GetFreqDomain_ADC();
 3319              		.loc 2 896 29
 3320 003e FFF7FEFF 		bl	RCC_PLL_GetFreqDomain_ADC
 3321 0042 F860     		str	r0, [r7, #12]
 897:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           }
 898:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 899:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 3322              		.loc 2 899 9
 3323 0044 09E0     		b	.L331
 3324              	.L325:
 900:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 901:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_ADC12_CLKSOURCE_SYSCLK:    /* System clock used as ADC12 clock source */
 902:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         adc_frequency = RCC_GetSystemClockFreq();
 3325              		.loc 2 902 25
 3326 0046 FFF7FEFF 		bl	RCC_GetSystemClockFreq
 3327 004a F860     		str	r0, [r7, #12]
 903:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 3328              		.loc 2 903 9
 3329 004c 06E0     		b	.L323
 3330              	.L329:
 904:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 905:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_ADC12_CLKSOURCE_NONE:        /* No clock used as ADC12 clock source */
 906:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       default:
 907:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         adc_frequency = LL_RCC_PERIPH_FREQUENCY_NA;
 3331              		.loc 2 907 23
 3332 004e 4FF0FF33 		mov	r3, #-1
ARM GAS  /tmp/ccslctSr.s 			page 122


 3333 0052 FB60     		str	r3, [r7, #12]
 908:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 3334              		.loc 2 908 9
 3335 0054 02E0     		b	.L323
 3336              	.L330:
 909:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     }
 910:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
 3337              		.loc 2 910 3
 3338 0056 00BF     		nop
 3339 0058 00E0     		b	.L323
 3340              	.L331:
 899:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 3341              		.loc 2 899 9
 3342 005a 00BF     		nop
 3343              	.L323:
 911:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #if defined(ADC345_COMMON)
 912:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   else
 913:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 914:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     /* ADC345CLK clock frequency */
 915:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     switch (LL_RCC_GetADCClockSource(ADCxSource))
 916:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     {
 917:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_ADC345_CLKSOURCE_PLL:       /* PLL clock used as ADC345 clock source */
 918:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_PLL_IsReady() != 0U)
 919:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 920:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           if (LL_RCC_PLL_IsEnabledDomain_ADC() != 0U)
 921:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           {
 922:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****             adc_frequency = RCC_PLL_GetFreqDomain_ADC();
 923:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           }
 924:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 925:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 926:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 927:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_ADC345_CLKSOURCE_SYSCLK:    /* System clock used as ADC345 clock source */
 928:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         adc_frequency = RCC_GetSystemClockFreq();
 929:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 930:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 931:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       case LL_RCC_ADC345_CLKSOURCE_NONE:        /* No clock used as ADC345 clock source */
 932:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       default:
 933:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         adc_frequency = LL_RCC_PERIPH_FREQUENCY_NA;
 934:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         break;
 935:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     }
 936:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
 937:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #endif /* ADC345_COMMON */
 938:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 939:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return adc_frequency;
 3344              		.loc 2 939 10
 3345 005c FB68     		ldr	r3, [r7, #12]
 940:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 3346              		.loc 2 940 1
 3347 005e 1846     		mov	r0, r3
 3348 0060 1037     		adds	r7, r7, #16
 3349              	.LCFI215:
 3350              		.cfi_def_cfa_offset 8
 3351 0062 BD46     		mov	sp, r7
 3352              	.LCFI216:
 3353              		.cfi_def_cfa_register 13
 3354              		@ sp needed
 3355 0064 80BD     		pop	{r7, pc}
ARM GAS  /tmp/ccslctSr.s 			page 123


 3356              	.L333:
 3357 0066 00BF     		.align	2
 3358              	.L332:
 3359 0068 03001C00 		.word	1835011
 3360 006c 01001C00 		.word	1835009
 3361 0070 02001C00 		.word	1835010
 3362              		.cfi_endproc
 3363              	.LFE284:
 3365              		.section	.text.RCC_GetSystemClockFreq,"ax",%progbits
 3366              		.align	1
 3367              		.syntax unified
 3368              		.thumb
 3369              		.thumb_func
 3370              		.fpu fpv4-sp-d16
 3372              	RCC_GetSystemClockFreq:
 3373              	.LFB285:
 941:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 942:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #if defined(QUADSPI)
 943:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 944:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return QUADSPI clock frequency
 945:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @param  QUADSPIxSource This parameter can be one of the following values:
 946:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE
 947:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval QUADSPI clock frequency (in Hz)
 948:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that no clock is configured
 949:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 950:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** uint32_t LL_RCC_GetQUADSPIClockFreq(uint32_t QUADSPIxSource)
 951:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 952:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   uint32_t quadspi_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 953:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 954:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Check parameter */
 955:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   assert_param(IS_LL_RCC_QUADSPI_CLKSOURCE(QUADSPIxSource));
 956:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 957:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* QUADSPI clock frequency */
 958:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   switch (LL_RCC_GetQUADSPIClockSource(QUADSPIxSource))
 959:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
 960:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_QUADSPI_CLKSOURCE_SYSCLK:   /* SYSCLK used as QUADSPI source */
 961:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       quadspi_frequency = RCC_GetSystemClockFreq();
 962:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 963:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 964:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_QUADSPI_CLKSOURCE_HSI:      /* HSI clock used as QUADSPI source */
 965:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       if (LL_RCC_HSI_IsReady() != 0U)
 966:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       {
 967:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         quadspi_frequency = HSI_VALUE;
 968:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       }
 969:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 970:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 971:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_QUADSPI_CLKSOURCE_PLL:      /* PLL clock used as QUADSPI source */
 972:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       if (LL_RCC_PLL_IsReady() != 0U)
 973:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       {
 974:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         if (LL_RCC_PLL_IsEnabledDomain_48M() != 0U)
 975:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         {
 976:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****           quadspi_frequency = RCC_PLL_GetFreqDomain_48M();
 977:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****         }
 978:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       }
 979:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 980:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 981:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     default:
ARM GAS  /tmp/ccslctSr.s 			page 124


 982:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       /* Nothing to do: quadspi frequency already initilalized to LL_RCC_PERIPH_FREQUENCY_NO */
 983:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 984:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
 985:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 986:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return quadspi_frequency;
 987:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 988:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** #endif /* QUADSPI */
 989:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 990:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 991:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @}
 992:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 993:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 994:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
 995:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @}
 996:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
 997:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
 998:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /** @addtogroup RCC_LL_Private_Functions
 999:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @{
1000:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
1001:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1002:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
1003:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return SYSTEM clock frequency
1004:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval SYSTEM clock frequency (in Hz)
1005:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
1006:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** static uint32_t RCC_GetSystemClockFreq(void)
1007:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 3374              		.loc 2 1007 1
 3375              		.cfi_startproc
 3376              		@ args = 0, pretend = 0, frame = 8
 3377              		@ frame_needed = 1, uses_anonymous_args = 0
 3378 0000 80B5     		push	{r7, lr}
 3379              	.LCFI217:
 3380              		.cfi_def_cfa_offset 8
 3381              		.cfi_offset 7, -8
 3382              		.cfi_offset 14, -4
 3383 0002 82B0     		sub	sp, sp, #8
 3384              	.LCFI218:
 3385              		.cfi_def_cfa_offset 16
 3386 0004 00AF     		add	r7, sp, #0
 3387              	.LCFI219:
 3388              		.cfi_def_cfa_register 7
1008:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   uint32_t frequency;
1009:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1010:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
1011:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   switch (LL_RCC_GetSysClkSource())
 3389              		.loc 2 1011 11
 3390 0006 FFF7FEFF 		bl	LL_RCC_GetSysClkSource
 3391 000a 0346     		mov	r3, r0
 3392              		.loc 2 1011 3
 3393 000c 0C2B     		cmp	r3, #12
 3394 000e 0CD0     		beq	.L335
 3395 0010 0C2B     		cmp	r3, #12
 3396 0012 0ED8     		bhi	.L336
 3397 0014 042B     		cmp	r3, #4
 3398 0016 02D0     		beq	.L337
 3399 0018 082B     		cmp	r3, #8
 3400 001a 03D0     		beq	.L338
ARM GAS  /tmp/ccslctSr.s 			page 125


 3401 001c 09E0     		b	.L336
 3402              	.L337:
1012:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
1013:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
1014:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       frequency = HSI_VALUE;
 3403              		.loc 2 1014 17
 3404 001e 094B     		ldr	r3, .L341
 3405 0020 7B60     		str	r3, [r7, #4]
1015:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3406              		.loc 2 1015 7
 3407 0022 09E0     		b	.L339
 3408              	.L338:
1016:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1017:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
1018:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       frequency = HSE_VALUE;
 3409              		.loc 2 1018 17
 3410 0024 084B     		ldr	r3, .L341+4
 3411 0026 7B60     		str	r3, [r7, #4]
1019:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3412              		.loc 2 1019 7
 3413 0028 06E0     		b	.L339
 3414              	.L335:
1020:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1021:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
1022:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       frequency = RCC_PLL_GetFreqDomain_SYS();
 3415              		.loc 2 1022 19
 3416 002a FFF7FEFF 		bl	RCC_PLL_GetFreqDomain_SYS
 3417 002e 7860     		str	r0, [r7, #4]
1023:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3418              		.loc 2 1023 7
 3419 0030 02E0     		b	.L339
 3420              	.L336:
1024:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1025:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     default:
1026:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       frequency = HSI_VALUE;
 3421              		.loc 2 1026 17
 3422 0032 044B     		ldr	r3, .L341
 3423 0034 7B60     		str	r3, [r7, #4]
1027:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3424              		.loc 2 1027 7
 3425 0036 00BF     		nop
 3426              	.L339:
1028:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
1029:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1030:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return frequency;
 3427              		.loc 2 1030 10
 3428 0038 7B68     		ldr	r3, [r7, #4]
1031:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 3429              		.loc 2 1031 1
 3430 003a 1846     		mov	r0, r3
 3431 003c 0837     		adds	r7, r7, #8
 3432              	.LCFI220:
 3433              		.cfi_def_cfa_offset 8
 3434 003e BD46     		mov	sp, r7
 3435              	.LCFI221:
 3436              		.cfi_def_cfa_register 13
 3437              		@ sp needed
ARM GAS  /tmp/ccslctSr.s 			page 126


 3438 0040 80BD     		pop	{r7, pc}
 3439              	.L342:
 3440 0042 00BF     		.align	2
 3441              	.L341:
 3442 0044 0024F400 		.word	16000000
 3443 0048 00127A00 		.word	8000000
 3444              		.cfi_endproc
 3445              	.LFE285:
 3447              		.section	.text.RCC_GetHCLKClockFreq,"ax",%progbits
 3448              		.align	1
 3449              		.syntax unified
 3450              		.thumb
 3451              		.thumb_func
 3452              		.fpu fpv4-sp-d16
 3454              	RCC_GetHCLKClockFreq:
 3455              	.LFB286:
1032:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1033:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
1034:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return HCLK clock frequency
1035:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @param  SYSCLK_Frequency SYSCLK clock frequency
1036:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval HCLK clock frequency (in Hz)
1037:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
1038:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
1039:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 3456              		.loc 2 1039 1
 3457              		.cfi_startproc
 3458              		@ args = 0, pretend = 0, frame = 8
 3459              		@ frame_needed = 1, uses_anonymous_args = 0
 3460 0000 80B5     		push	{r7, lr}
 3461              	.LCFI222:
 3462              		.cfi_def_cfa_offset 8
 3463              		.cfi_offset 7, -8
 3464              		.cfi_offset 14, -4
 3465 0002 82B0     		sub	sp, sp, #8
 3466              	.LCFI223:
 3467              		.cfi_def_cfa_offset 16
 3468 0004 00AF     		add	r7, sp, #0
 3469              	.LCFI224:
 3470              		.cfi_def_cfa_register 7
 3471 0006 7860     		str	r0, [r7, #4]
1040:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* HCLK clock frequency */
1041:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 3472              		.loc 2 1041 10
 3473 0008 FFF7FEFF 		bl	LL_RCC_GetAHBPrescaler
 3474 000c 0346     		mov	r3, r0
 3475 000e 1B09     		lsrs	r3, r3, #4
 3476 0010 03F00F03 		and	r3, r3, #15
 3477 0014 054A     		ldr	r2, .L345
 3478 0016 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3479 0018 03F01F03 		and	r3, r3, #31
 3480 001c 7A68     		ldr	r2, [r7, #4]
 3481 001e 22FA03F3 		lsr	r3, r2, r3
1042:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 3482              		.loc 2 1042 1
 3483 0022 1846     		mov	r0, r3
 3484 0024 0837     		adds	r7, r7, #8
 3485              	.LCFI225:
ARM GAS  /tmp/ccslctSr.s 			page 127


 3486              		.cfi_def_cfa_offset 8
 3487 0026 BD46     		mov	sp, r7
 3488              	.LCFI226:
 3489              		.cfi_def_cfa_register 13
 3490              		@ sp needed
 3491 0028 80BD     		pop	{r7, pc}
 3492              	.L346:
 3493 002a 00BF     		.align	2
 3494              	.L345:
 3495 002c 00000000 		.word	AHBPrescTable
 3496              		.cfi_endproc
 3497              	.LFE286:
 3499              		.section	.text.RCC_GetPCLK1ClockFreq,"ax",%progbits
 3500              		.align	1
 3501              		.syntax unified
 3502              		.thumb
 3503              		.thumb_func
 3504              		.fpu fpv4-sp-d16
 3506              	RCC_GetPCLK1ClockFreq:
 3507              	.LFB287:
1043:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1044:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
1045:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return PCLK1 clock frequency
1046:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @param  HCLK_Frequency HCLK clock frequency
1047:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval PCLK1 clock frequency (in Hz)
1048:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
1049:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
1050:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 3508              		.loc 2 1050 1
 3509              		.cfi_startproc
 3510              		@ args = 0, pretend = 0, frame = 8
 3511              		@ frame_needed = 1, uses_anonymous_args = 0
 3512 0000 80B5     		push	{r7, lr}
 3513              	.LCFI227:
 3514              		.cfi_def_cfa_offset 8
 3515              		.cfi_offset 7, -8
 3516              		.cfi_offset 14, -4
 3517 0002 82B0     		sub	sp, sp, #8
 3518              	.LCFI228:
 3519              		.cfi_def_cfa_offset 16
 3520 0004 00AF     		add	r7, sp, #0
 3521              	.LCFI229:
 3522              		.cfi_def_cfa_register 7
 3523 0006 7860     		str	r0, [r7, #4]
1051:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* PCLK1 clock frequency */
1052:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 3524              		.loc 2 1052 10
 3525 0008 FFF7FEFF 		bl	LL_RCC_GetAPB1Prescaler
 3526 000c 0346     		mov	r3, r0
 3527 000e 1B0A     		lsrs	r3, r3, #8
 3528 0010 054A     		ldr	r2, .L349
 3529 0012 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3530 0014 03F01F03 		and	r3, r3, #31
 3531 0018 7A68     		ldr	r2, [r7, #4]
 3532 001a 22FA03F3 		lsr	r3, r2, r3
1053:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 3533              		.loc 2 1053 1
ARM GAS  /tmp/ccslctSr.s 			page 128


 3534 001e 1846     		mov	r0, r3
 3535 0020 0837     		adds	r7, r7, #8
 3536              	.LCFI230:
 3537              		.cfi_def_cfa_offset 8
 3538 0022 BD46     		mov	sp, r7
 3539              	.LCFI231:
 3540              		.cfi_def_cfa_register 13
 3541              		@ sp needed
 3542 0024 80BD     		pop	{r7, pc}
 3543              	.L350:
 3544 0026 00BF     		.align	2
 3545              	.L349:
 3546 0028 00000000 		.word	APBPrescTable
 3547              		.cfi_endproc
 3548              	.LFE287:
 3550              		.section	.text.RCC_GetPCLK2ClockFreq,"ax",%progbits
 3551              		.align	1
 3552              		.syntax unified
 3553              		.thumb
 3554              		.thumb_func
 3555              		.fpu fpv4-sp-d16
 3557              	RCC_GetPCLK2ClockFreq:
 3558              	.LFB288:
1054:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1055:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
1056:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return PCLK2 clock frequency
1057:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @param  HCLK_Frequency HCLK clock frequency
1058:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval PCLK2 clock frequency (in Hz)
1059:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
1060:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
1061:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 3559              		.loc 2 1061 1
 3560              		.cfi_startproc
 3561              		@ args = 0, pretend = 0, frame = 8
 3562              		@ frame_needed = 1, uses_anonymous_args = 0
 3563 0000 80B5     		push	{r7, lr}
 3564              	.LCFI232:
 3565              		.cfi_def_cfa_offset 8
 3566              		.cfi_offset 7, -8
 3567              		.cfi_offset 14, -4
 3568 0002 82B0     		sub	sp, sp, #8
 3569              	.LCFI233:
 3570              		.cfi_def_cfa_offset 16
 3571 0004 00AF     		add	r7, sp, #0
 3572              	.LCFI234:
 3573              		.cfi_def_cfa_register 7
 3574 0006 7860     		str	r0, [r7, #4]
1062:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* PCLK2 clock frequency */
1063:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 3575              		.loc 2 1063 10
 3576 0008 FFF7FEFF 		bl	LL_RCC_GetAPB2Prescaler
 3577 000c 0346     		mov	r3, r0
 3578 000e DB0A     		lsrs	r3, r3, #11
 3579 0010 054A     		ldr	r2, .L353
 3580 0012 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3581 0014 03F01F03 		and	r3, r3, #31
 3582 0018 7A68     		ldr	r2, [r7, #4]
ARM GAS  /tmp/ccslctSr.s 			page 129


 3583 001a 22FA03F3 		lsr	r3, r2, r3
1064:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 3584              		.loc 2 1064 1
 3585 001e 1846     		mov	r0, r3
 3586 0020 0837     		adds	r7, r7, #8
 3587              	.LCFI235:
 3588              		.cfi_def_cfa_offset 8
 3589 0022 BD46     		mov	sp, r7
 3590              	.LCFI236:
 3591              		.cfi_def_cfa_register 13
 3592              		@ sp needed
 3593 0024 80BD     		pop	{r7, pc}
 3594              	.L354:
 3595 0026 00BF     		.align	2
 3596              	.L353:
 3597 0028 00000000 		.word	APBPrescTable
 3598              		.cfi_endproc
 3599              	.LFE288:
 3601              		.section	.text.RCC_PLL_GetFreqDomain_SYS,"ax",%progbits
 3602              		.align	1
 3603              		.syntax unified
 3604              		.thumb
 3605              		.thumb_func
 3606              		.fpu fpv4-sp-d16
 3608              	RCC_PLL_GetFreqDomain_SYS:
 3609              	.LFB289:
1065:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1066:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
1067:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return PLL clock frequency used for system domain
1068:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval PLL clock frequency (in Hz)
1069:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
1070:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
1071:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 3610              		.loc 2 1071 1
 3611              		.cfi_startproc
 3612              		@ args = 0, pretend = 0, frame = 8
 3613              		@ frame_needed = 1, uses_anonymous_args = 0
 3614 0000 90B5     		push	{r4, r7, lr}
 3615              	.LCFI237:
 3616              		.cfi_def_cfa_offset 12
 3617              		.cfi_offset 4, -12
 3618              		.cfi_offset 7, -8
 3619              		.cfi_offset 14, -4
 3620 0002 83B0     		sub	sp, sp, #12
 3621              	.LCFI238:
 3622              		.cfi_def_cfa_offset 24
 3623 0004 00AF     		add	r7, sp, #0
 3624              	.LCFI239:
 3625              		.cfi_def_cfa_register 7
1072:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   uint32_t pllinputfreq, pllsource;
1073:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1074:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
1075:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****      SYSCLK = PLL_VCO / PLLR
1076:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
1077:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   pllsource = LL_RCC_PLL_GetMainSource();
 3626              		.loc 2 1077 15
 3627 0006 FFF7FEFF 		bl	LL_RCC_PLL_GetMainSource
ARM GAS  /tmp/ccslctSr.s 			page 130


 3628 000a 3860     		str	r0, [r7]
1078:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1079:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   switch (pllsource)
 3629              		.loc 2 1079 3
 3630 000c 3B68     		ldr	r3, [r7]
 3631 000e 022B     		cmp	r3, #2
 3632 0010 03D0     		beq	.L356
 3633 0012 3B68     		ldr	r3, [r7]
 3634 0014 032B     		cmp	r3, #3
 3635 0016 03D0     		beq	.L357
 3636 0018 05E0     		b	.L361
 3637              	.L356:
1080:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
1081:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
1082:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       pllinputfreq = HSI_VALUE;
 3638              		.loc 2 1082 20
 3639 001a 114B     		ldr	r3, .L362
 3640 001c 7B60     		str	r3, [r7, #4]
1083:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3641              		.loc 2 1083 7
 3642 001e 05E0     		b	.L359
 3643              	.L357:
1084:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1085:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
1086:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       pllinputfreq = HSE_VALUE;
 3644              		.loc 2 1086 20
 3645 0020 104B     		ldr	r3, .L362+4
 3646 0022 7B60     		str	r3, [r7, #4]
1087:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3647              		.loc 2 1087 7
 3648 0024 02E0     		b	.L359
 3649              	.L361:
1088:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1089:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     default:
1090:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       pllinputfreq = HSI_VALUE;
 3650              		.loc 2 1090 20
 3651 0026 0E4B     		ldr	r3, .L362
 3652 0028 7B60     		str	r3, [r7, #4]
1091:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3653              		.loc 2 1091 7
 3654 002a 00BF     		nop
 3655              	.L359:
1092:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
1093:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 3656              		.loc 2 1093 10
 3657 002c FFF7FEFF 		bl	LL_RCC_PLL_GetN
 3658 0030 0246     		mov	r2, r0
 3659 0032 7B68     		ldr	r3, [r7, #4]
 3660 0034 03FB02F4 		mul	r4, r3, r2
 3661 0038 FFF7FEFF 		bl	LL_RCC_PLL_GetDivider
 3662 003c 0346     		mov	r3, r0
 3663 003e 1B09     		lsrs	r3, r3, #4
 3664 0040 0133     		adds	r3, r3, #1
 3665 0042 B4FBF3F4 		udiv	r4, r4, r3
 3666 0046 FFF7FEFF 		bl	LL_RCC_PLL_GetR
 3667 004a 0346     		mov	r3, r0
 3668 004c 5B0E     		lsrs	r3, r3, #25
ARM GAS  /tmp/ccslctSr.s 			page 131


 3669 004e 0133     		adds	r3, r3, #1
 3670 0050 5B00     		lsls	r3, r3, #1
 3671 0052 B4FBF3F3 		udiv	r3, r4, r3
1094:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****                                    LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
1095:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 3672              		.loc 2 1095 1
 3673 0056 1846     		mov	r0, r3
 3674 0058 0C37     		adds	r7, r7, #12
 3675              	.LCFI240:
 3676              		.cfi_def_cfa_offset 12
 3677 005a BD46     		mov	sp, r7
 3678              	.LCFI241:
 3679              		.cfi_def_cfa_register 13
 3680              		@ sp needed
 3681 005c 90BD     		pop	{r4, r7, pc}
 3682              	.L363:
 3683 005e 00BF     		.align	2
 3684              	.L362:
 3685 0060 0024F400 		.word	16000000
 3686 0064 00127A00 		.word	8000000
 3687              		.cfi_endproc
 3688              	.LFE289:
 3690              		.section	.text.RCC_PLL_GetFreqDomain_ADC,"ax",%progbits
 3691              		.align	1
 3692              		.syntax unified
 3693              		.thumb
 3694              		.thumb_func
 3695              		.fpu fpv4-sp-d16
 3697              	RCC_PLL_GetFreqDomain_ADC:
 3698              	.LFB290:
1096:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1097:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
1098:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return PLL clock frequency used for ADC domain
1099:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval PLL clock frequency (in Hz)
1100:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
1101:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** static uint32_t RCC_PLL_GetFreqDomain_ADC(void)
1102:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 3699              		.loc 2 1102 1
 3700              		.cfi_startproc
 3701              		@ args = 0, pretend = 0, frame = 8
 3702              		@ frame_needed = 1, uses_anonymous_args = 0
 3703 0000 90B5     		push	{r4, r7, lr}
 3704              	.LCFI242:
 3705              		.cfi_def_cfa_offset 12
 3706              		.cfi_offset 4, -12
 3707              		.cfi_offset 7, -8
 3708              		.cfi_offset 14, -4
 3709 0002 83B0     		sub	sp, sp, #12
 3710              	.LCFI243:
 3711              		.cfi_def_cfa_offset 24
 3712 0004 00AF     		add	r7, sp, #0
 3713              	.LCFI244:
 3714              		.cfi_def_cfa_register 7
1103:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   uint32_t pllinputfreq, pllsource;
1104:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1105:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
1106:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****      ADC Domain clock = PLL_VCO / PLLP
ARM GAS  /tmp/ccslctSr.s 			page 132


1107:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
1108:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   pllsource = LL_RCC_PLL_GetMainSource();
 3715              		.loc 2 1108 15
 3716 0006 FFF7FEFF 		bl	LL_RCC_PLL_GetMainSource
 3717 000a 3860     		str	r0, [r7]
1109:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1110:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   switch (pllsource)
 3718              		.loc 2 1110 3
 3719 000c 3B68     		ldr	r3, [r7]
 3720 000e 022B     		cmp	r3, #2
 3721 0010 03D0     		beq	.L365
 3722 0012 3B68     		ldr	r3, [r7]
 3723 0014 032B     		cmp	r3, #3
 3724 0016 03D0     		beq	.L366
 3725 0018 05E0     		b	.L370
 3726              	.L365:
1111:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
1112:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
1113:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       pllinputfreq = HSI_VALUE;
 3727              		.loc 2 1113 20
 3728 001a 104B     		ldr	r3, .L371
 3729 001c 7B60     		str	r3, [r7, #4]
1114:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3730              		.loc 2 1114 7
 3731 001e 05E0     		b	.L368
 3732              	.L366:
1115:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1116:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
1117:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       pllinputfreq = HSE_VALUE;
 3733              		.loc 2 1117 20
 3734 0020 0F4B     		ldr	r3, .L371+4
 3735 0022 7B60     		str	r3, [r7, #4]
1118:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3736              		.loc 2 1118 7
 3737 0024 02E0     		b	.L368
 3738              	.L370:
1119:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1120:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     default:
1121:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       pllinputfreq = HSI_VALUE;
 3739              		.loc 2 1121 20
 3740 0026 0D4B     		ldr	r3, .L371
 3741 0028 7B60     		str	r3, [r7, #4]
1122:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3742              		.loc 2 1122 7
 3743 002a 00BF     		nop
 3744              	.L368:
1123:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
1124:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return __LL_RCC_CALC_PLLCLK_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 3745              		.loc 2 1124 10
 3746 002c FFF7FEFF 		bl	LL_RCC_PLL_GetN
 3747 0030 0246     		mov	r2, r0
 3748 0032 7B68     		ldr	r3, [r7, #4]
 3749 0034 03FB02F4 		mul	r4, r3, r2
 3750 0038 FFF7FEFF 		bl	LL_RCC_PLL_GetDivider
 3751 003c 0346     		mov	r3, r0
 3752 003e 1B09     		lsrs	r3, r3, #4
 3753 0040 0133     		adds	r3, r3, #1
ARM GAS  /tmp/ccslctSr.s 			page 133


 3754 0042 B4FBF3F4 		udiv	r4, r4, r3
 3755 0046 FFF7FEFF 		bl	LL_RCC_PLL_GetP
 3756 004a 0346     		mov	r3, r0
 3757 004c DB0E     		lsrs	r3, r3, #27
 3758 004e B4FBF3F3 		udiv	r3, r4, r3
1125:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****                                         LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
1126:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 3759              		.loc 2 1126 1
 3760 0052 1846     		mov	r0, r3
 3761 0054 0C37     		adds	r7, r7, #12
 3762              	.LCFI245:
 3763              		.cfi_def_cfa_offset 12
 3764 0056 BD46     		mov	sp, r7
 3765              	.LCFI246:
 3766              		.cfi_def_cfa_register 13
 3767              		@ sp needed
 3768 0058 90BD     		pop	{r4, r7, pc}
 3769              	.L372:
 3770 005a 00BF     		.align	2
 3771              	.L371:
 3772 005c 0024F400 		.word	16000000
 3773 0060 00127A00 		.word	8000000
 3774              		.cfi_endproc
 3775              	.LFE290:
 3777              		.section	.text.RCC_PLL_GetFreqDomain_48M,"ax",%progbits
 3778              		.align	1
 3779              		.syntax unified
 3780              		.thumb
 3781              		.thumb_func
 3782              		.fpu fpv4-sp-d16
 3784              	RCC_PLL_GetFreqDomain_48M:
 3785              	.LFB291:
1127:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1128:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** /**
1129:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @brief  Return PLL clock frequency used for 48 MHz domain
1130:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   * @retval PLL clock frequency (in Hz)
1131:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
1132:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** static uint32_t RCC_PLL_GetFreqDomain_48M(void)
1133:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** {
 3786              		.loc 2 1133 1
 3787              		.cfi_startproc
 3788              		@ args = 0, pretend = 0, frame = 8
 3789              		@ frame_needed = 1, uses_anonymous_args = 0
 3790 0000 90B5     		push	{r4, r7, lr}
 3791              	.LCFI247:
 3792              		.cfi_def_cfa_offset 12
 3793              		.cfi_offset 4, -12
 3794              		.cfi_offset 7, -8
 3795              		.cfi_offset 14, -4
 3796 0002 83B0     		sub	sp, sp, #12
 3797              	.LCFI248:
 3798              		.cfi_def_cfa_offset 24
 3799 0004 00AF     		add	r7, sp, #0
 3800              	.LCFI249:
 3801              		.cfi_def_cfa_register 7
1134:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   uint32_t pllinputfreq, pllsource;
1135:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
ARM GAS  /tmp/ccslctSr.s 			page 134


1136:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
1137:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****      48M Domain clock = PLL_VCO / PLLQ
1138:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   */
1139:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   pllsource = LL_RCC_PLL_GetMainSource();
 3802              		.loc 2 1139 15
 3803 0006 FFF7FEFF 		bl	LL_RCC_PLL_GetMainSource
 3804 000a 3860     		str	r0, [r7]
1140:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1141:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   switch (pllsource)
 3805              		.loc 2 1141 3
 3806 000c 3B68     		ldr	r3, [r7]
 3807 000e 022B     		cmp	r3, #2
 3808 0010 03D0     		beq	.L374
 3809 0012 3B68     		ldr	r3, [r7]
 3810 0014 032B     		cmp	r3, #3
 3811 0016 03D0     		beq	.L375
 3812 0018 05E0     		b	.L379
 3813              	.L374:
1142:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   {
1143:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
1144:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       pllinputfreq = HSI_VALUE;
 3814              		.loc 2 1144 20
 3815 001a 114B     		ldr	r3, .L380
 3816 001c 7B60     		str	r3, [r7, #4]
1145:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3817              		.loc 2 1145 7
 3818 001e 05E0     		b	.L377
 3819              	.L375:
1146:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1147:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
1148:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       pllinputfreq = HSE_VALUE;
 3820              		.loc 2 1148 20
 3821 0020 104B     		ldr	r3, .L380+4
 3822 0022 7B60     		str	r3, [r7, #4]
1149:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3823              		.loc 2 1149 7
 3824 0024 02E0     		b	.L377
 3825              	.L379:
1150:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** 
1151:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****     default:
1152:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       pllinputfreq = HSI_VALUE;
 3826              		.loc 2 1152 20
 3827 0026 0E4B     		ldr	r3, .L380
 3828 0028 7B60     		str	r3, [r7, #4]
1153:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****       break;
 3829              		.loc 2 1153 7
 3830 002a 00BF     		nop
 3831              	.L377:
1154:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   }
1155:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****   return __LL_RCC_CALC_PLLCLK_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 3832              		.loc 2 1155 10
 3833 002c FFF7FEFF 		bl	LL_RCC_PLL_GetN
 3834 0030 0246     		mov	r2, r0
 3835 0032 7B68     		ldr	r3, [r7, #4]
 3836 0034 03FB02F4 		mul	r4, r3, r2
 3837 0038 FFF7FEFF 		bl	LL_RCC_PLL_GetDivider
 3838 003c 0346     		mov	r3, r0
ARM GAS  /tmp/ccslctSr.s 			page 135


 3839 003e 1B09     		lsrs	r3, r3, #4
 3840 0040 0133     		adds	r3, r3, #1
 3841 0042 B4FBF3F4 		udiv	r4, r4, r3
 3842 0046 FFF7FEFF 		bl	LL_RCC_PLL_GetQ
 3843 004a 0346     		mov	r3, r0
 3844 004c 5B0D     		lsrs	r3, r3, #21
 3845 004e 0133     		adds	r3, r3, #1
 3846 0050 5B00     		lsls	r3, r3, #1
 3847 0052 B4FBF3F3 		udiv	r3, r4, r3
1156:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c ****                                         LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
1157:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_rcc.c **** }
 3848              		.loc 2 1157 1
 3849 0056 1846     		mov	r0, r3
 3850 0058 0C37     		adds	r7, r7, #12
 3851              	.LCFI250:
 3852              		.cfi_def_cfa_offset 12
 3853 005a BD46     		mov	sp, r7
 3854              	.LCFI251:
 3855              		.cfi_def_cfa_register 13
 3856              		@ sp needed
 3857 005c 90BD     		pop	{r4, r7, pc}
 3858              	.L381:
 3859 005e 00BF     		.align	2
 3860              	.L380:
 3861 0060 0024F400 		.word	16000000
 3862 0064 00127A00 		.word	8000000
 3863              		.cfi_endproc
 3864              	.LFE291:
 3866              		.text
 3867              	.Letext0:
 3868              		.file 3 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_type
 3869              		.file 4 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h"
 3870              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
 3871              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 3872              		.file 7 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
ARM GAS  /tmp/ccslctSr.s 			page 136


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g4xx_ll_rcc.c
     /tmp/ccslctSr.s:18     .text.LL_RCC_HSE_IsReady:0000000000000000 $t
     /tmp/ccslctSr.s:25     .text.LL_RCC_HSE_IsReady:0000000000000000 LL_RCC_HSE_IsReady
     /tmp/ccslctSr.s:68     .text.LL_RCC_HSE_IsReady:0000000000000024 $d
     /tmp/ccslctSr.s:73     .text.LL_RCC_HSI_Enable:0000000000000000 $t
     /tmp/ccslctSr.s:79     .text.LL_RCC_HSI_Enable:0000000000000000 LL_RCC_HSI_Enable
     /tmp/ccslctSr.s:113    .text.LL_RCC_HSI_Enable:000000000000001c $d
     /tmp/ccslctSr.s:118    .text.LL_RCC_HSI_IsReady:0000000000000000 $t
     /tmp/ccslctSr.s:124    .text.LL_RCC_HSI_IsReady:0000000000000000 LL_RCC_HSI_IsReady
     /tmp/ccslctSr.s:166    .text.LL_RCC_HSI_IsReady:0000000000000024 $d
     /tmp/ccslctSr.s:171    .text.LL_RCC_HSI_SetCalibTrimming:0000000000000000 $t
     /tmp/ccslctSr.s:177    .text.LL_RCC_HSI_SetCalibTrimming:0000000000000000 LL_RCC_HSI_SetCalibTrimming
     /tmp/ccslctSr.s:221    .text.LL_RCC_HSI_SetCalibTrimming:0000000000000028 $d
     /tmp/ccslctSr.s:226    .text.LL_RCC_HSI48_IsReady:0000000000000000 $t
     /tmp/ccslctSr.s:232    .text.LL_RCC_HSI48_IsReady:0000000000000000 LL_RCC_HSI48_IsReady
     /tmp/ccslctSr.s:274    .text.LL_RCC_HSI48_IsReady:0000000000000024 $d
     /tmp/ccslctSr.s:279    .text.LL_RCC_LSE_IsReady:0000000000000000 $t
     /tmp/ccslctSr.s:285    .text.LL_RCC_LSE_IsReady:0000000000000000 LL_RCC_LSE_IsReady
     /tmp/ccslctSr.s:327    .text.LL_RCC_LSE_IsReady:0000000000000024 $d
     /tmp/ccslctSr.s:332    .text.LL_RCC_LSI_IsReady:0000000000000000 $t
     /tmp/ccslctSr.s:338    .text.LL_RCC_LSI_IsReady:0000000000000000 LL_RCC_LSI_IsReady
     /tmp/ccslctSr.s:380    .text.LL_RCC_LSI_IsReady:0000000000000024 $d
     /tmp/ccslctSr.s:385    .text.LL_RCC_GetSysClkSource:0000000000000000 $t
     /tmp/ccslctSr.s:391    .text.LL_RCC_GetSysClkSource:0000000000000000 LL_RCC_GetSysClkSource
     /tmp/ccslctSr.s:424    .text.LL_RCC_GetSysClkSource:0000000000000018 $d
     /tmp/ccslctSr.s:429    .text.LL_RCC_GetAHBPrescaler:0000000000000000 $t
     /tmp/ccslctSr.s:435    .text.LL_RCC_GetAHBPrescaler:0000000000000000 LL_RCC_GetAHBPrescaler
     /tmp/ccslctSr.s:468    .text.LL_RCC_GetAHBPrescaler:0000000000000018 $d
     /tmp/ccslctSr.s:473    .text.LL_RCC_GetAPB1Prescaler:0000000000000000 $t
     /tmp/ccslctSr.s:479    .text.LL_RCC_GetAPB1Prescaler:0000000000000000 LL_RCC_GetAPB1Prescaler
     /tmp/ccslctSr.s:512    .text.LL_RCC_GetAPB1Prescaler:0000000000000018 $d
     /tmp/ccslctSr.s:517    .text.LL_RCC_GetAPB2Prescaler:0000000000000000 $t
     /tmp/ccslctSr.s:523    .text.LL_RCC_GetAPB2Prescaler:0000000000000000 LL_RCC_GetAPB2Prescaler
     /tmp/ccslctSr.s:556    .text.LL_RCC_GetAPB2Prescaler:0000000000000018 $d
     /tmp/ccslctSr.s:561    .text.LL_RCC_GetUSARTClockSource:0000000000000000 $t
     /tmp/ccslctSr.s:567    .text.LL_RCC_GetUSARTClockSource:0000000000000000 LL_RCC_GetUSARTClockSource
     /tmp/ccslctSr.s:612    .text.LL_RCC_GetUSARTClockSource:0000000000000024 $d
     /tmp/ccslctSr.s:617    .text.LL_RCC_GetUARTClockSource:0000000000000000 $t
     /tmp/ccslctSr.s:623    .text.LL_RCC_GetUARTClockSource:0000000000000000 LL_RCC_GetUARTClockSource
     /tmp/ccslctSr.s:668    .text.LL_RCC_GetUARTClockSource:0000000000000024 $d
     /tmp/ccslctSr.s:673    .text.LL_RCC_GetLPUARTClockSource:0000000000000000 $t
     /tmp/ccslctSr.s:679    .text.LL_RCC_GetLPUARTClockSource:0000000000000000 LL_RCC_GetLPUARTClockSource
     /tmp/ccslctSr.s:720    .text.LL_RCC_GetLPUARTClockSource:0000000000000020 $d
     /tmp/ccslctSr.s:725    .text.LL_RCC_GetI2CClockSource:0000000000000000 $t
     /tmp/ccslctSr.s:731    .text.LL_RCC_GetI2CClockSource:0000000000000000 LL_RCC_GetI2CClockSource
     /tmp/ccslctSr.s:795    .text.LL_RCC_GetI2CClockSource:0000000000000044 $d
     /tmp/ccslctSr.s:800    .text.LL_RCC_GetLPTIMClockSource:0000000000000000 $t
     /tmp/ccslctSr.s:806    .text.LL_RCC_GetLPTIMClockSource:0000000000000000 LL_RCC_GetLPTIMClockSource
     /tmp/ccslctSr.s:847    .text.LL_RCC_GetLPTIMClockSource:0000000000000020 $d
     /tmp/ccslctSr.s:852    .text.LL_RCC_GetSAIClockSource:0000000000000000 $t
     /tmp/ccslctSr.s:858    .text.LL_RCC_GetSAIClockSource:0000000000000000 LL_RCC_GetSAIClockSource
     /tmp/ccslctSr.s:899    .text.LL_RCC_GetSAIClockSource:0000000000000020 $d
     /tmp/ccslctSr.s:904    .text.LL_RCC_GetI2SClockSource:0000000000000000 $t
     /tmp/ccslctSr.s:910    .text.LL_RCC_GetI2SClockSource:0000000000000000 LL_RCC_GetI2SClockSource
     /tmp/ccslctSr.s:951    .text.LL_RCC_GetI2SClockSource:0000000000000020 $d
     /tmp/ccslctSr.s:956    .text.LL_RCC_GetFDCANClockSource:0000000000000000 $t
ARM GAS  /tmp/ccslctSr.s 			page 137


     /tmp/ccslctSr.s:962    .text.LL_RCC_GetFDCANClockSource:0000000000000000 LL_RCC_GetFDCANClockSource
     /tmp/ccslctSr.s:1003   .text.LL_RCC_GetFDCANClockSource:0000000000000020 $d
     /tmp/ccslctSr.s:1008   .text.LL_RCC_GetRNGClockSource:0000000000000000 $t
     /tmp/ccslctSr.s:1014   .text.LL_RCC_GetRNGClockSource:0000000000000000 LL_RCC_GetRNGClockSource
     /tmp/ccslctSr.s:1055   .text.LL_RCC_GetRNGClockSource:0000000000000020 $d
     /tmp/ccslctSr.s:1060   .text.LL_RCC_GetUSBClockSource:0000000000000000 $t
     /tmp/ccslctSr.s:1066   .text.LL_RCC_GetUSBClockSource:0000000000000000 LL_RCC_GetUSBClockSource
     /tmp/ccslctSr.s:1107   .text.LL_RCC_GetUSBClockSource:0000000000000020 $d
     /tmp/ccslctSr.s:1112   .text.LL_RCC_GetADCClockSource:0000000000000000 $t
     /tmp/ccslctSr.s:1118   .text.LL_RCC_GetADCClockSource:0000000000000000 LL_RCC_GetADCClockSource
     /tmp/ccslctSr.s:1174   .text.LL_RCC_GetADCClockSource:000000000000003c $d
     /tmp/ccslctSr.s:1179   .text.LL_RCC_PLL_IsReady:0000000000000000 $t
     /tmp/ccslctSr.s:1185   .text.LL_RCC_PLL_IsReady:0000000000000000 LL_RCC_PLL_IsReady
     /tmp/ccslctSr.s:1227   .text.LL_RCC_PLL_IsReady:0000000000000024 $d
     /tmp/ccslctSr.s:1232   .text.LL_RCC_PLL_GetMainSource:0000000000000000 $t
     /tmp/ccslctSr.s:1238   .text.LL_RCC_PLL_GetMainSource:0000000000000000 LL_RCC_PLL_GetMainSource
     /tmp/ccslctSr.s:1271   .text.LL_RCC_PLL_GetMainSource:0000000000000018 $d
     /tmp/ccslctSr.s:1276   .text.LL_RCC_PLL_GetN:0000000000000000 $t
     /tmp/ccslctSr.s:1282   .text.LL_RCC_PLL_GetN:0000000000000000 LL_RCC_PLL_GetN
     /tmp/ccslctSr.s:1316   .text.LL_RCC_PLL_GetN:0000000000000018 $d
     /tmp/ccslctSr.s:1321   .text.LL_RCC_PLL_GetP:0000000000000000 $t
     /tmp/ccslctSr.s:1327   .text.LL_RCC_PLL_GetP:0000000000000000 LL_RCC_PLL_GetP
     /tmp/ccslctSr.s:1383   .text.LL_RCC_PLL_GetP:000000000000003c $d
     /tmp/ccslctSr.s:1388   .text.LL_RCC_PLL_GetQ:0000000000000000 $t
     /tmp/ccslctSr.s:1394   .text.LL_RCC_PLL_GetQ:0000000000000000 LL_RCC_PLL_GetQ
     /tmp/ccslctSr.s:1427   .text.LL_RCC_PLL_GetQ:0000000000000018 $d
     /tmp/ccslctSr.s:1432   .text.LL_RCC_PLL_GetR:0000000000000000 $t
     /tmp/ccslctSr.s:1438   .text.LL_RCC_PLL_GetR:0000000000000000 LL_RCC_PLL_GetR
     /tmp/ccslctSr.s:1471   .text.LL_RCC_PLL_GetR:0000000000000018 $d
     /tmp/ccslctSr.s:1476   .text.LL_RCC_PLL_GetDivider:0000000000000000 $t
     /tmp/ccslctSr.s:1482   .text.LL_RCC_PLL_GetDivider:0000000000000000 LL_RCC_PLL_GetDivider
     /tmp/ccslctSr.s:1515   .text.LL_RCC_PLL_GetDivider:0000000000000018 $d
     /tmp/ccslctSr.s:1520   .text.LL_RCC_PLL_IsEnabledDomain_ADC:0000000000000000 $t
     /tmp/ccslctSr.s:1526   .text.LL_RCC_PLL_IsEnabledDomain_ADC:0000000000000000 LL_RCC_PLL_IsEnabledDomain_ADC
     /tmp/ccslctSr.s:1568   .text.LL_RCC_PLL_IsEnabledDomain_ADC:0000000000000024 $d
     /tmp/ccslctSr.s:1573   .text.LL_RCC_PLL_IsEnabledDomain_48M:0000000000000000 $t
     /tmp/ccslctSr.s:1579   .text.LL_RCC_PLL_IsEnabledDomain_48M:0000000000000000 LL_RCC_PLL_IsEnabledDomain_48M
     /tmp/ccslctSr.s:1621   .text.LL_RCC_PLL_IsEnabledDomain_48M:0000000000000024 $d
     /tmp/ccslctSr.s:1626   .text.LL_RCC_ClearResetFlags:0000000000000000 $t
     /tmp/ccslctSr.s:1632   .text.LL_RCC_ClearResetFlags:0000000000000000 LL_RCC_ClearResetFlags
     /tmp/ccslctSr.s:1666   .text.LL_RCC_ClearResetFlags:0000000000000020 $d
     /tmp/ccslctSr.s:1671   .text.LL_RCC_DeInit:0000000000000000 $t
     /tmp/ccslctSr.s:1678   .text.LL_RCC_DeInit:0000000000000000 LL_RCC_DeInit
     /tmp/ccslctSr.s:1772   .text.LL_RCC_DeInit:0000000000000074 $d
     /tmp/ccslctSr.s:1777   .text.LL_RCC_GetSystemClocksFreq:0000000000000000 $t
     /tmp/ccslctSr.s:1784   .text.LL_RCC_GetSystemClocksFreq:0000000000000000 LL_RCC_GetSystemClocksFreq
     /tmp/ccslctSr.s:3372   .text.RCC_GetSystemClockFreq:0000000000000000 RCC_GetSystemClockFreq
     /tmp/ccslctSr.s:3454   .text.RCC_GetHCLKClockFreq:0000000000000000 RCC_GetHCLKClockFreq
     /tmp/ccslctSr.s:3506   .text.RCC_GetPCLK1ClockFreq:0000000000000000 RCC_GetPCLK1ClockFreq
     /tmp/ccslctSr.s:3557   .text.RCC_GetPCLK2ClockFreq:0000000000000000 RCC_GetPCLK2ClockFreq
     /tmp/ccslctSr.s:1849   .text.LL_RCC_GetUSARTClockFreq:0000000000000000 $t
     /tmp/ccslctSr.s:1856   .text.LL_RCC_GetUSARTClockFreq:0000000000000000 LL_RCC_GetUSARTClockFreq
     /tmp/ccslctSr.s:2108   .text.LL_RCC_GetUSARTClockFreq:0000000000000170 $d
     /tmp/ccslctSr.s:2119   .text.LL_RCC_GetUARTClockFreq:0000000000000000 $t
     /tmp/ccslctSr.s:2126   .text.LL_RCC_GetUARTClockFreq:0000000000000000 LL_RCC_GetUARTClockFreq
     /tmp/ccslctSr.s:2236   .text.LL_RCC_GetUARTClockFreq:000000000000008c $d
     /tmp/ccslctSr.s:2243   .text.LL_RCC_GetI2CClockFreq:0000000000000000 $t
ARM GAS  /tmp/ccslctSr.s 			page 138


     /tmp/ccslctSr.s:2250   .text.LL_RCC_GetI2CClockFreq:0000000000000000 LL_RCC_GetI2CClockFreq
     /tmp/ccslctSr.s:2445   .text.LL_RCC_GetI2CClockFreq:0000000000000110 $d
     /tmp/ccslctSr.s:2459   .text.LL_RCC_GetLPUARTClockFreq:0000000000000000 $t
     /tmp/ccslctSr.s:2466   .text.LL_RCC_GetLPUARTClockFreq:0000000000000000 LL_RCC_GetLPUARTClockFreq
     /tmp/ccslctSr.s:2566   .text.LL_RCC_GetLPUARTClockFreq:0000000000000080 $d
     /tmp/ccslctSr.s:2571   .text.LL_RCC_GetLPTIMClockFreq:0000000000000000 $t
     /tmp/ccslctSr.s:2578   .text.LL_RCC_GetLPTIMClockFreq:0000000000000000 LL_RCC_GetLPTIMClockFreq
     /tmp/ccslctSr.s:2696   .text.LL_RCC_GetLPTIMClockFreq:000000000000009c $d
     /tmp/ccslctSr.s:2701   .text.LL_RCC_GetSAIClockFreq:0000000000000000 $t
     /tmp/ccslctSr.s:2708   .text.LL_RCC_GetSAIClockFreq:0000000000000000 LL_RCC_GetSAIClockFreq
     /tmp/ccslctSr.s:3784   .text.RCC_PLL_GetFreqDomain_48M:0000000000000000 RCC_PLL_GetFreqDomain_48M
     /tmp/ccslctSr.s:2816   .text.LL_RCC_GetSAIClockFreq:0000000000000084 $d
     /tmp/ccslctSr.s:2822   .text.LL_RCC_GetI2SClockFreq:0000000000000000 $t
     /tmp/ccslctSr.s:2829   .text.LL_RCC_GetI2SClockFreq:0000000000000000 LL_RCC_GetI2SClockFreq
     /tmp/ccslctSr.s:2937   .text.LL_RCC_GetI2SClockFreq:0000000000000084 $d
     /tmp/ccslctSr.s:2943   .text.LL_RCC_GetFDCANClockFreq:0000000000000000 $t
     /tmp/ccslctSr.s:2950   .text.LL_RCC_GetFDCANClockFreq:0000000000000000 LL_RCC_GetFDCANClockFreq
     /tmp/ccslctSr.s:3056   .text.LL_RCC_GetFDCANClockFreq:0000000000000088 $d
     /tmp/ccslctSr.s:3061   .text.LL_RCC_GetRNGClockFreq:0000000000000000 $t
     /tmp/ccslctSr.s:3068   .text.LL_RCC_GetRNGClockFreq:0000000000000000 LL_RCC_GetRNGClockFreq
     /tmp/ccslctSr.s:3156   .text.LL_RCC_GetRNGClockFreq:0000000000000064 $d
     /tmp/ccslctSr.s:3161   .text.LL_RCC_GetUSBClockFreq:0000000000000000 $t
     /tmp/ccslctSr.s:3168   .text.LL_RCC_GetUSBClockFreq:0000000000000000 LL_RCC_GetUSBClockFreq
     /tmp/ccslctSr.s:3256   .text.LL_RCC_GetUSBClockFreq:0000000000000064 $d
     /tmp/ccslctSr.s:3261   .text.LL_RCC_GetADCClockFreq:0000000000000000 $t
     /tmp/ccslctSr.s:3268   .text.LL_RCC_GetADCClockFreq:0000000000000000 LL_RCC_GetADCClockFreq
     /tmp/ccslctSr.s:3697   .text.RCC_PLL_GetFreqDomain_ADC:0000000000000000 RCC_PLL_GetFreqDomain_ADC
     /tmp/ccslctSr.s:3359   .text.LL_RCC_GetADCClockFreq:0000000000000068 $d
     /tmp/ccslctSr.s:3366   .text.RCC_GetSystemClockFreq:0000000000000000 $t
     /tmp/ccslctSr.s:3608   .text.RCC_PLL_GetFreqDomain_SYS:0000000000000000 RCC_PLL_GetFreqDomain_SYS
     /tmp/ccslctSr.s:3442   .text.RCC_GetSystemClockFreq:0000000000000044 $d
     /tmp/ccslctSr.s:3448   .text.RCC_GetHCLKClockFreq:0000000000000000 $t
     /tmp/ccslctSr.s:3495   .text.RCC_GetHCLKClockFreq:000000000000002c $d
     /tmp/ccslctSr.s:3500   .text.RCC_GetPCLK1ClockFreq:0000000000000000 $t
     /tmp/ccslctSr.s:3546   .text.RCC_GetPCLK1ClockFreq:0000000000000028 $d
     /tmp/ccslctSr.s:3551   .text.RCC_GetPCLK2ClockFreq:0000000000000000 $t
     /tmp/ccslctSr.s:3597   .text.RCC_GetPCLK2ClockFreq:0000000000000028 $d
     /tmp/ccslctSr.s:3602   .text.RCC_PLL_GetFreqDomain_SYS:0000000000000000 $t
     /tmp/ccslctSr.s:3685   .text.RCC_PLL_GetFreqDomain_SYS:0000000000000060 $d
     /tmp/ccslctSr.s:3691   .text.RCC_PLL_GetFreqDomain_ADC:0000000000000000 $t
     /tmp/ccslctSr.s:3772   .text.RCC_PLL_GetFreqDomain_ADC:000000000000005c $d
     /tmp/ccslctSr.s:3778   .text.RCC_PLL_GetFreqDomain_48M:0000000000000000 $t
     /tmp/ccslctSr.s:3861   .text.RCC_PLL_GetFreqDomain_48M:0000000000000060 $d

UNDEFINED SYMBOLS
AHBPrescTable
APBPrescTable
