---
title: Understanding GPGPU-SIM 6 Memory Space
date: 2024-11-20
permalink: /pages/45889/
---

### GPGPU-sim Memory Allocation

#### Create global memory pool

<details>
  <summary>Code</summary>
	
```
// @@@@@@ ./src/abstract_hardware_model.cc

gpgpu_t::gpgpu_t(const gpgpu_functional_sim_config &config, gpgpu_context *ctx)
    : m_function_model_config(config) {
  gpgpu_ctx = ctx;
  ...
  m_global_mem = new memory_space_impl<4096>("global",64*1024, config.gddr_size);
  m_tex_mem = new memory_space_impl<4096>("tex",64*1024);
  m_surf_mem = new memory_space_impl<4096>("surf",64*1024);
}

```
</details>

#### Implementation 

In gpu instantiation, the code "memory_space_impl<4096>("global",64*1024,)"

4096 is page set, the variable "m_log2_block_size" will be 12 in this case.

It will further used to create pageIndex, when read or write operation operates on memory.

- create page index
- read/write memory_storage with offset

<details>
  <summary>Code</summary>
  
```
// @@@@@@ src/cuda-sim/memory.h

  // Key will be virtual page address, and mem_storage is corresponding page data
  typedef mem_map<mem_addr_t, mem_storage<BSIZE> > map_t;
  map_t m_data;

// @@@@@@ src/cuda-sim/memory.cc
// write operation

template <unsigned BSIZE>
void memory_space_impl<BSIZE>::write(mem_addr_t addr, size_t length,
                                     const void *data,
                                     class ptx_thread_info *thd,
                                     const ptx_instruction *pI) {
  mem_addr_t index = addr >> m_log2_block_size;

  if ((addr + length) <= (index + 1) * BSIZE) {
    // fast route for intra-block access
    unsigned offset = addr & (BSIZE - 1);
    unsigned nbytes = length;
    m_data[index].write(offset, nbytes, (const unsigned char *)data);
  }
}

```
</details>


#### When will this data be write or read?

It is implemented in instruction exectuion.

After decode address space, when instruction is finally exectued, it read from/write into memory.

<details>
  <summary>Code</summary>
	
```
// @@@@@@ src/cuda-sim/instruction.cc

// read operation
void ld_exec(const ptx_instruction *pI, ptx_thread_info *thread) {
  ...
  memory_space *mem = NULL;
  decode_space(space, thread, src1, mem, addr);
  ...
  mem->read(addr, size / 8, &data.s64);
}

// store operation
void st_impl(const ptx_instruction *pI, ptx_thread_info *thread) {
  ...
  memory_space *mem = NULL;
  mem->write(addr, size / 8, &ptx_regs[0].s64, thread, pI);
  ...
}

```
</details>
