Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Oct 28 17:54:38 2021
| Host         : DESKTOP-0LK8LBG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Datapath_timing_summary_routed.rpt -pb Datapath_timing_summary_routed.pb -rpx Datapath_timing_summary_routed.rpx -warn_on_violation
| Design       : Datapath
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: alu_control/ALUCntrl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: alu_control/ALUCntrl_reg[0]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: alu_control/ALUCntrl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: alu_control/ALUCntrl_reg[1]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: alu_control/ALUCntrl_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: alu_control/ALUCntrl_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: alu_control/ALUCntrl_reg[4]/Q (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: cd0/ClkOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ex_mem/Beq_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ex_mem/Bgez_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ex_mem/Bgtz_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ex_mem/Blez_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ex_mem/Bltz_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ex_mem/Bne_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ex_mem/Branch_out_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: id_ex/ALUOp_out_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: id_ex/ALUOp_out_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: id_ex/ALUOp_out_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: id_ex/ALUOp_out_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: id_ex/ALUOp_out_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: id_ex/Extended_out_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: id_ex/Extended_out_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: id_ex/Extended_out_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: id_ex/Extended_out_reg[29]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: id_ex/Extended_out_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.370        0.000                      0                   47        0.242        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.370        0.000                      0                   47        0.242        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 cd0/DivCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/DivCnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 1.212ns (26.444%)  route 3.371ns (73.556%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  cd0/DivCnt_reg[22]/Q
                         net (fo=2, routed)           0.726     6.381    cd0/DivCnt_reg_n_2_[22]
    SLICE_X51Y100        LUT4 (Prop_lut4_I3_O)        0.297     6.678 r  cd0/DivCnt[25]_i_8/O
                         net (fo=1, routed)           0.685     7.363    cd0/DivCnt[25]_i_8_n_2
    SLICE_X51Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.487 r  cd0/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.403     7.890    cd0/DivCnt[25]_i_7_n_2
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  cd0/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.404     8.418    cd0/DivCnt[25]_i_4_n_2
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.542 r  cd0/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.153     9.695    cd0/DivCnt[25]_i_2_n_2
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.124     9.819 r  cd0/DivCnt[19]_i_1/O
                         net (fo=1, routed)           0.000     9.819    cd0/DivCnt[19]
    SLICE_X49Y99         FDRE                                         r  cd0/DivCnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.937    cd0/CLK
    SLICE_X49Y99         FDRE                                         r  cd0/DivCnt_reg[19]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X49Y99         FDRE (Setup_fdre_C_D)        0.029    15.189    cd0/DivCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 cd0/DivCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/DivCnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.240ns (26.891%)  route 3.371ns (73.109%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  cd0/DivCnt_reg[22]/Q
                         net (fo=2, routed)           0.726     6.381    cd0/DivCnt_reg_n_2_[22]
    SLICE_X51Y100        LUT4 (Prop_lut4_I3_O)        0.297     6.678 r  cd0/DivCnt[25]_i_8/O
                         net (fo=1, routed)           0.685     7.363    cd0/DivCnt[25]_i_8_n_2
    SLICE_X51Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.487 r  cd0/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.403     7.890    cd0/DivCnt[25]_i_7_n_2
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  cd0/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.404     8.418    cd0/DivCnt[25]_i_4_n_2
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.542 r  cd0/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.153     9.695    cd0/DivCnt[25]_i_2_n_2
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.152     9.847 r  cd0/DivCnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.847    cd0/DivCnt[24]
    SLICE_X49Y99         FDRE                                         r  cd0/DivCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.937    cd0/CLK
    SLICE_X49Y99         FDRE                                         r  cd0/DivCnt_reg[24]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X49Y99         FDRE (Setup_fdre_C_D)        0.075    15.235    cd0/DivCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 cd0/DivCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/DivCnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.212ns (27.392%)  route 3.213ns (72.608%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  cd0/DivCnt_reg[22]/Q
                         net (fo=2, routed)           0.726     6.381    cd0/DivCnt_reg_n_2_[22]
    SLICE_X51Y100        LUT4 (Prop_lut4_I3_O)        0.297     6.678 r  cd0/DivCnt[25]_i_8/O
                         net (fo=1, routed)           0.685     7.363    cd0/DivCnt[25]_i_8_n_2
    SLICE_X51Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.487 r  cd0/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.403     7.890    cd0/DivCnt[25]_i_7_n_2
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  cd0/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.404     8.418    cd0/DivCnt[25]_i_4_n_2
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.542 r  cd0/DivCnt[25]_i_2/O
                         net (fo=27, routed)          0.994     9.536    cd0/DivCnt[25]_i_2_n_2
    SLICE_X51Y99         LUT3 (Prop_lut3_I0_O)        0.124     9.660 r  cd0/DivCnt[20]_i_1/O
                         net (fo=1, routed)           0.000     9.660    cd0/DivCnt[20]
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[20]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X51Y99         FDRE (Setup_fdre_C_D)        0.031    15.231    cd0/DivCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 cd0/DivCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/DivCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.242ns (27.881%)  route 3.213ns (72.119%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  cd0/DivCnt_reg[22]/Q
                         net (fo=2, routed)           0.726     6.381    cd0/DivCnt_reg_n_2_[22]
    SLICE_X51Y100        LUT4 (Prop_lut4_I3_O)        0.297     6.678 r  cd0/DivCnt[25]_i_8/O
                         net (fo=1, routed)           0.685     7.363    cd0/DivCnt[25]_i_8_n_2
    SLICE_X51Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.487 r  cd0/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.403     7.890    cd0/DivCnt[25]_i_7_n_2
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  cd0/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.404     8.418    cd0/DivCnt[25]_i_4_n_2
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.542 r  cd0/DivCnt[25]_i_2/O
                         net (fo=27, routed)          0.994     9.536    cd0/DivCnt[25]_i_2_n_2
    SLICE_X51Y99         LUT3 (Prop_lut3_I0_O)        0.154     9.690 r  cd0/DivCnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.690    cd0/DivCnt[22]
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[22]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X51Y99         FDRE (Setup_fdre_C_D)        0.075    15.275    cd0/DivCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 cd0/DivCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/DivCnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.212ns (27.815%)  route 3.145ns (72.185%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  cd0/DivCnt_reg[22]/Q
                         net (fo=2, routed)           0.726     6.381    cd0/DivCnt_reg_n_2_[22]
    SLICE_X51Y100        LUT4 (Prop_lut4_I3_O)        0.297     6.678 r  cd0/DivCnt[25]_i_8/O
                         net (fo=1, routed)           0.685     7.363    cd0/DivCnt[25]_i_8_n_2
    SLICE_X51Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.487 r  cd0/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.403     7.890    cd0/DivCnt[25]_i_7_n_2
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  cd0/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.404     8.418    cd0/DivCnt[25]_i_4_n_2
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.542 r  cd0/DivCnt[25]_i_2/O
                         net (fo=27, routed)          0.927     9.469    cd0/DivCnt[25]_i_2_n_2
    SLICE_X51Y99         LUT3 (Prop_lut3_I0_O)        0.124     9.593 r  cd0/DivCnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.593    cd0/DivCnt[17]
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[17]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X51Y99         FDRE (Setup_fdre_C_D)        0.029    15.229    cd0/DivCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 cd0/DivCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/DivCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.212ns (27.828%)  route 3.143ns (72.172%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  cd0/DivCnt_reg[22]/Q
                         net (fo=2, routed)           0.726     6.381    cd0/DivCnt_reg_n_2_[22]
    SLICE_X51Y100        LUT4 (Prop_lut4_I3_O)        0.297     6.678 r  cd0/DivCnt[25]_i_8/O
                         net (fo=1, routed)           0.685     7.363    cd0/DivCnt[25]_i_8_n_2
    SLICE_X51Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.487 r  cd0/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.403     7.890    cd0/DivCnt[25]_i_7_n_2
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  cd0/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.404     8.418    cd0/DivCnt[25]_i_4_n_2
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.542 r  cd0/DivCnt[25]_i_2/O
                         net (fo=27, routed)          0.925     9.467    cd0/DivCnt[25]_i_2_n_2
    SLICE_X51Y99         LUT3 (Prop_lut3_I0_O)        0.124     9.591 r  cd0/DivCnt[18]_i_1/O
                         net (fo=1, routed)           0.000     9.591    cd0/DivCnt[18]
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[18]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X51Y99         FDRE (Setup_fdre_C_D)        0.031    15.231    cd0/DivCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 cd0/DivCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/DivCnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.238ns (28.243%)  route 3.145ns (71.757%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  cd0/DivCnt_reg[22]/Q
                         net (fo=2, routed)           0.726     6.381    cd0/DivCnt_reg_n_2_[22]
    SLICE_X51Y100        LUT4 (Prop_lut4_I3_O)        0.297     6.678 r  cd0/DivCnt[25]_i_8/O
                         net (fo=1, routed)           0.685     7.363    cd0/DivCnt[25]_i_8_n_2
    SLICE_X51Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.487 r  cd0/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.403     7.890    cd0/DivCnt[25]_i_7_n_2
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  cd0/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.404     8.418    cd0/DivCnt[25]_i_4_n_2
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.542 r  cd0/DivCnt[25]_i_2/O
                         net (fo=27, routed)          0.927     9.469    cd0/DivCnt[25]_i_2_n_2
    SLICE_X51Y99         LUT3 (Prop_lut3_I0_O)        0.150     9.619 r  cd0/DivCnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.619    cd0/DivCnt[25]
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[25]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X51Y99         FDRE (Setup_fdre_C_D)        0.075    15.275    cd0/DivCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 cd0/DivCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/DivCnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.238ns (28.256%)  route 3.143ns (71.744%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  cd0/DivCnt_reg[22]/Q
                         net (fo=2, routed)           0.726     6.381    cd0/DivCnt_reg_n_2_[22]
    SLICE_X51Y100        LUT4 (Prop_lut4_I3_O)        0.297     6.678 r  cd0/DivCnt[25]_i_8/O
                         net (fo=1, routed)           0.685     7.363    cd0/DivCnt[25]_i_8_n_2
    SLICE_X51Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.487 r  cd0/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.403     7.890    cd0/DivCnt[25]_i_7_n_2
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  cd0/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.404     8.418    cd0/DivCnt[25]_i_4_n_2
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.542 r  cd0/DivCnt[25]_i_2/O
                         net (fo=27, routed)          0.925     9.467    cd0/DivCnt[25]_i_2_n_2
    SLICE_X51Y99         LUT3 (Prop_lut3_I0_O)        0.150     9.617 r  cd0/DivCnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.617    cd0/DivCnt[21]
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[21]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X51Y99         FDRE (Setup_fdre_C_D)        0.075    15.275    cd0/DivCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 cd0/DivCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/DivCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.212ns (28.807%)  route 2.995ns (71.193%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  cd0/DivCnt_reg[22]/Q
                         net (fo=2, routed)           0.726     6.381    cd0/DivCnt_reg_n_2_[22]
    SLICE_X51Y100        LUT4 (Prop_lut4_I3_O)        0.297     6.678 r  cd0/DivCnt[25]_i_8/O
                         net (fo=1, routed)           0.685     7.363    cd0/DivCnt[25]_i_8_n_2
    SLICE_X51Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.487 r  cd0/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.403     7.890    cd0/DivCnt[25]_i_7_n_2
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  cd0/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.404     8.418    cd0/DivCnt[25]_i_4_n_2
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.542 r  cd0/DivCnt[25]_i_2/O
                         net (fo=27, routed)          0.777     9.319    cd0/DivCnt[25]_i_2_n_2
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.124     9.443 r  cd0/DivCnt[14]_i_1/O
                         net (fo=1, routed)           0.000     9.443    cd0/DivCnt[14]
    SLICE_X51Y98         FDRE                                         r  cd0/DivCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    cd0/CLK
    SLICE_X51Y98         FDRE                                         r  cd0/DivCnt_reg[14]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y98         FDRE (Setup_fdre_C_D)        0.029    15.204    cd0/DivCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 cd0/DivCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/DivCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.212ns (28.821%)  route 2.993ns (71.179%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  cd0/DivCnt_reg[22]/Q
                         net (fo=2, routed)           0.726     6.381    cd0/DivCnt_reg_n_2_[22]
    SLICE_X51Y100        LUT4 (Prop_lut4_I3_O)        0.297     6.678 r  cd0/DivCnt[25]_i_8/O
                         net (fo=1, routed)           0.685     7.363    cd0/DivCnt[25]_i_8_n_2
    SLICE_X51Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.487 r  cd0/DivCnt[25]_i_7/O
                         net (fo=1, routed)           0.403     7.890    cd0/DivCnt[25]_i_7_n_2
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  cd0/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.404     8.418    cd0/DivCnt[25]_i_4_n_2
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.542 r  cd0/DivCnt[25]_i_2/O
                         net (fo=27, routed)          0.775     9.317    cd0/DivCnt[25]_i_2_n_2
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.124     9.441 r  cd0/DivCnt[15]_i_1/O
                         net (fo=1, routed)           0.000     9.441    cd0/DivCnt[15]
    SLICE_X51Y98         FDRE                                         r  cd0/DivCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    cd0/CLK
    SLICE_X51Y98         FDRE                                         r  cd0/DivCnt_reg[15]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y98         FDRE (Setup_fdre_C_D)        0.031    15.206    cd0/DivCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  5.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 cd0/DivCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/DivCnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.189ns (49.164%)  route 0.195ns (50.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    cd0/CLK
    SLICE_X49Y99         FDRE                                         r  cd0/DivCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  cd0/DivCnt_reg[0]/Q
                         net (fo=28, routed)          0.195     1.823    cd0/DivCnt_reg_n_2_[0]
    SLICE_X51Y99         LUT3 (Prop_lut3_I1_O)        0.048     1.871 r  cd0/DivCnt[25]_i_1/O
                         net (fo=1, routed)           0.000     1.871    cd0/DivCnt[25]
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.836     2.001    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[25]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.107     1.628    cd0/DivCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 cd0/DivCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/DivCnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.764%)  route 0.195ns (51.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    cd0/CLK
    SLICE_X49Y99         FDRE                                         r  cd0/DivCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  cd0/DivCnt_reg[0]/Q
                         net (fo=28, routed)          0.195     1.823    cd0/DivCnt_reg_n_2_[0]
    SLICE_X51Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.868 r  cd0/DivCnt[17]_i_1/O
                         net (fo=1, routed)           0.000     1.868    cd0/DivCnt[17]
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.836     2.001    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[17]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.091     1.612    cd0/DivCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 cd0/DivCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/DivCnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.533%)  route 0.178ns (48.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    cd0/CLK
    SLICE_X49Y99         FDRE                                         r  cd0/DivCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  cd0/DivCnt_reg[0]/Q
                         net (fo=28, routed)          0.178     1.805    cd0/DivCnt_reg_n_2_[0]
    SLICE_X49Y99         LUT3 (Prop_lut3_I1_O)        0.048     1.853 r  cd0/DivCnt[24]_i_1/O
                         net (fo=1, routed)           0.000     1.853    cd0/DivCnt[24]
    SLICE_X49Y99         FDRE                                         r  cd0/DivCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.838     2.003    cd0/CLK
    SLICE_X49Y99         FDRE                                         r  cd0/DivCnt_reg[24]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.107     1.593    cd0/DivCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 d0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d0/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.571     1.490    d0/CLK
    SLICE_X28Y59         FDRE                                         r  d0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  d0/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.753    d0/cnt_reg_n_2_[6]
    SLICE_X28Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.864 r  d0/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    d0/cnt_reg[4]_i_1_n_7
    SLICE_X28Y59         FDRE                                         r  d0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.841     2.006    d0/CLK
    SLICE_X28Y59         FDRE                                         r  d0/cnt_reg[6]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X28Y59         FDRE (Hold_fdre_C_D)         0.105     1.595    d0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 d0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d0/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.570     1.489    d0/CLK
    SLICE_X28Y60         FDRE                                         r  d0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  d0/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.752    d0/cnt_reg_n_2_[10]
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  d0/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    d0/cnt_reg[8]_i_1_n_7
    SLICE_X28Y60         FDRE                                         r  d0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.840     2.005    d0/CLK
    SLICE_X28Y60         FDRE                                         r  d0/cnt_reg[10]/C
                         clock pessimism             -0.515     1.489    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.105     1.594    d0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 cd0/DivCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/DivCnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.134%)  route 0.178ns (48.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    cd0/CLK
    SLICE_X49Y99         FDRE                                         r  cd0/DivCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  cd0/DivCnt_reg[0]/Q
                         net (fo=28, routed)          0.178     1.805    cd0/DivCnt_reg_n_2_[0]
    SLICE_X49Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.850 r  cd0/DivCnt[19]_i_1/O
                         net (fo=1, routed)           0.000     1.850    cd0/DivCnt[19]
    SLICE_X49Y99         FDRE                                         r  cd0/DivCnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.838     2.003    cd0/CLK
    SLICE_X49Y99         FDRE                                         r  cd0/DivCnt_reg[19]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.091     1.577    cd0/DivCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cd0/DivCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/DivCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.374%)  route 0.233ns (55.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    cd0/CLK
    SLICE_X49Y99         FDRE                                         r  cd0/DivCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  cd0/DivCnt_reg[0]/Q
                         net (fo=28, routed)          0.233     1.860    cd0/DivCnt_reg_n_2_[0]
    SLICE_X51Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.905 r  cd0/DivCnt[22]_i_1/O
                         net (fo=1, routed)           0.000     1.905    cd0/DivCnt[22]
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.836     2.001    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[22]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.107     1.628    cd0/DivCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 cd0/DivCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/DivCnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.374%)  route 0.233ns (55.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.567     1.486    cd0/CLK
    SLICE_X49Y99         FDRE                                         r  cd0/DivCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  cd0/DivCnt_reg[0]/Q
                         net (fo=28, routed)          0.233     1.860    cd0/DivCnt_reg_n_2_[0]
    SLICE_X51Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.905 r  cd0/DivCnt[20]_i_1/O
                         net (fo=1, routed)           0.000     1.905    cd0/DivCnt[20]
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.836     2.001    cd0/CLK
    SLICE_X51Y99         FDRE                                         r  cd0/DivCnt_reg[20]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.092     1.613    cd0/DivCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 d0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.570     1.489    d0/CLK
    SLICE_X28Y60         FDRE                                         r  d0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  d0/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.752    d0/cnt_reg_n_2_[10]
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.896 r  d0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    d0/cnt_reg[8]_i_1_n_6
    SLICE_X28Y60         FDRE                                         r  d0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.840     2.005    d0/CLK
    SLICE_X28Y60         FDRE                                         r  d0/cnt_reg[11]/C
                         clock pessimism             -0.515     1.489    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.105     1.594    d0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 d0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.571     1.490    d0/CLK
    SLICE_X28Y59         FDRE                                         r  d0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  d0/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.753    d0/cnt_reg_n_2_[6]
    SLICE_X28Y59         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.897 r  d0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    d0/cnt_reg[4]_i_1_n_6
    SLICE_X28Y59         FDRE                                         r  d0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.841     2.006    d0/CLK
    SLICE_X28Y59         FDRE                                         r  d0/cnt_reg[7]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X28Y59         FDRE (Hold_fdre_C_D)         0.105     1.595    d0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    cd0/ClkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    cd0/DivCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y97    cd0/DivCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y97    cd0/DivCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y97    cd0/DivCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y97    cd0/DivCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y98    cd0/DivCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y98    cd0/DivCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y98    cd0/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    cd0/ClkOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    cd0/DivCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97    cd0/DivCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97    cd0/DivCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97    cd0/DivCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97    cd0/DivCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98    cd0/DivCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98    cd0/DivCnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98    cd0/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y99    cd0/DivCnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y62    d0/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y62    d0/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y62    d0/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y62    d0/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    cd0/ClkOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    cd0/ClkOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    cd0/DivCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97    cd0/DivCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97    cd0/DivCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97    cd0/DivCnt_reg[11]/C



