ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM10_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM10_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM10_Init:
  28              	.LFB239:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim10;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM10 init function */
  30:Core/Src/tim.c **** void MX_TIM10_Init(void)
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 1 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 1 */
  40:Core/Src/tim.c ****   htim10.Instance = TIM10;
  38              		.loc 1 40 3 view .LVU1
  39              		.loc 1 40 19 is_stmt 0 view .LVU2
  40 0002 0948     		ldr	r0, .L5
  41 0004 094B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  41:Core/Src/tim.c ****   htim10.Init.Prescaler = 8999;
  43              		.loc 1 41 3 is_stmt 1 view .LVU3
  44              		.loc 1 41 25 is_stmt 0 view .LVU4
  45 0008 42F22733 		movw	r3, #8999
  46 000c 4360     		str	r3, [r0, #4]
  42:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
  47              		.loc 1 42 3 is_stmt 1 view .LVU5
  48              		.loc 1 42 27 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  43:Core/Src/tim.c ****   htim10.Init.Period = 4;
  51              		.loc 1 43 3 is_stmt 1 view .LVU7
  52              		.loc 1 43 22 is_stmt 0 view .LVU8
  53 0012 0422     		movs	r2, #4
  54 0014 C260     		str	r2, [r0, #12]
  44:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  55              		.loc 1 44 3 is_stmt 1 view .LVU9
  56              		.loc 1 44 29 is_stmt 0 view .LVU10
  57 0016 0361     		str	r3, [r0, #16]
  45:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  58              		.loc 1 45 3 is_stmt 1 view .LVU11
  59              		.loc 1 45 33 is_stmt 0 view .LVU12
  60 0018 8361     		str	r3, [r0, #24]
  46:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
  61              		.loc 1 46 3 is_stmt 1 view .LVU13
  62              		.loc 1 46 7 is_stmt 0 view .LVU14
  63 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
  64              	.LVL0:
  65              		.loc 1 46 6 view .LVU15
  66 001e 00B9     		cbnz	r0, .L4
  67              	.L1:
  47:Core/Src/tim.c ****   {
  48:Core/Src/tim.c ****     Error_Handler();
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s 			page 3


  49:Core/Src/tim.c ****   }
  50:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 2 */
  51:Core/Src/tim.c **** 
  52:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 2 */
  53:Core/Src/tim.c **** 
  54:Core/Src/tim.c **** }
  68              		.loc 1 54 1 view .LVU16
  69 0020 08BD     		pop	{r3, pc}
  70              	.L4:
  48:Core/Src/tim.c ****   }
  71              		.loc 1 48 5 is_stmt 1 view .LVU17
  72 0022 FFF7FEFF 		bl	Error_Handler
  73              	.LVL1:
  74              		.loc 1 54 1 is_stmt 0 view .LVU18
  75 0026 FBE7     		b	.L1
  76              	.L6:
  77              		.align	2
  78              	.L5:
  79 0028 00000000 		.word	htim10
  80 002c 00440140 		.word	1073824768
  81              		.cfi_endproc
  82              	.LFE239:
  84              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_TIM_Base_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_TIM_Base_MspInit:
  92              	.LVL2:
  93              	.LFB240:
  55:Core/Src/tim.c **** 
  56:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  57:Core/Src/tim.c **** {
  94              		.loc 1 57 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 8
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  58:Core/Src/tim.c **** 
  59:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM10)
  98              		.loc 1 59 3 view .LVU20
  99              		.loc 1 59 20 is_stmt 0 view .LVU21
 100 0000 0268     		ldr	r2, [r0]
 101              		.loc 1 59 5 view .LVU22
 102 0002 0E4B     		ldr	r3, .L14
 103 0004 9A42     		cmp	r2, r3
 104 0006 00D0     		beq	.L13
 105 0008 7047     		bx	lr
 106              	.L13:
  57:Core/Src/tim.c **** 
 107              		.loc 1 57 1 view .LVU23
 108 000a 00B5     		push	{lr}
 109              	.LCFI1:
 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 14, -4
 112 000c 83B0     		sub	sp, sp, #12
 113              	.LCFI2:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s 			page 4


 114              		.cfi_def_cfa_offset 16
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
  62:Core/Src/tim.c **** 
  63:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 0 */
  64:Core/Src/tim.c ****     /* TIM10 clock enable */
  65:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
 115              		.loc 1 65 5 is_stmt 1 view .LVU24
 116              	.LBB2:
 117              		.loc 1 65 5 view .LVU25
 118 000e 0021     		movs	r1, #0
 119 0010 0191     		str	r1, [sp, #4]
 120              		.loc 1 65 5 view .LVU26
 121 0012 03F57443 		add	r3, r3, #62464
 122 0016 5A6C     		ldr	r2, [r3, #68]
 123 0018 42F40032 		orr	r2, r2, #131072
 124 001c 5A64     		str	r2, [r3, #68]
 125              		.loc 1 65 5 view .LVU27
 126 001e 5B6C     		ldr	r3, [r3, #68]
 127 0020 03F40033 		and	r3, r3, #131072
 128 0024 0193     		str	r3, [sp, #4]
 129              		.loc 1 65 5 view .LVU28
 130 0026 019B     		ldr	r3, [sp, #4]
 131              	.LBE2:
 132              		.loc 1 65 5 view .LVU29
  66:Core/Src/tim.c **** 
  67:Core/Src/tim.c ****     /* TIM10 interrupt Init */
  68:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 133              		.loc 1 68 5 view .LVU30
 134 0028 0A46     		mov	r2, r1
 135 002a 1920     		movs	r0, #25
 136              	.LVL3:
 137              		.loc 1 68 5 is_stmt 0 view .LVU31
 138 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 139              	.LVL4:
  69:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 140              		.loc 1 69 5 is_stmt 1 view .LVU32
 141 0030 1920     		movs	r0, #25
 142 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 143              	.LVL5:
  70:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 1 */
  73:Core/Src/tim.c ****   }
  74:Core/Src/tim.c **** }
 144              		.loc 1 74 1 is_stmt 0 view .LVU33
 145 0036 03B0     		add	sp, sp, #12
 146              	.LCFI3:
 147              		.cfi_def_cfa_offset 4
 148              		@ sp needed
 149 0038 5DF804FB 		ldr	pc, [sp], #4
 150              	.L15:
 151              		.align	2
 152              	.L14:
 153 003c 00440140 		.word	1073824768
 154              		.cfi_endproc
 155              	.LFE240:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s 			page 5


 157              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 158              		.align	1
 159              		.global	HAL_TIM_Base_MspDeInit
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 164              	HAL_TIM_Base_MspDeInit:
 165              	.LVL6:
 166              	.LFB241:
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  77:Core/Src/tim.c **** {
 167              		.loc 1 77 1 is_stmt 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171              		.loc 1 77 1 is_stmt 0 view .LVU35
 172 0000 08B5     		push	{r3, lr}
 173              	.LCFI4:
 174              		.cfi_def_cfa_offset 8
 175              		.cfi_offset 3, -8
 176              		.cfi_offset 14, -4
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM10)
 177              		.loc 1 79 3 is_stmt 1 view .LVU36
 178              		.loc 1 79 20 is_stmt 0 view .LVU37
 179 0002 0268     		ldr	r2, [r0]
 180              		.loc 1 79 5 view .LVU38
 181 0004 064B     		ldr	r3, .L20
 182 0006 9A42     		cmp	r2, r3
 183 0008 00D0     		beq	.L19
 184              	.LVL7:
 185              	.L16:
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 0 */
  84:Core/Src/tim.c ****     /* Peripheral clock disable */
  85:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c ****     /* TIM10 interrupt Deinit */
  88:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
  89:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 1 */
  92:Core/Src/tim.c ****   }
  93:Core/Src/tim.c **** }
 186              		.loc 1 93 1 view .LVU39
 187 000a 08BD     		pop	{r3, pc}
 188              	.LVL8:
 189              	.L19:
  85:Core/Src/tim.c **** 
 190              		.loc 1 85 5 is_stmt 1 view .LVU40
 191 000c 054A     		ldr	r2, .L20+4
 192 000e 536C     		ldr	r3, [r2, #68]
 193 0010 23F40033 		bic	r3, r3, #131072
 194 0014 5364     		str	r3, [r2, #68]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s 			page 6


  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 195              		.loc 1 88 5 view .LVU41
 196 0016 1920     		movs	r0, #25
 197              	.LVL9:
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 198              		.loc 1 88 5 is_stmt 0 view .LVU42
 199 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 200              	.LVL10:
 201              		.loc 1 93 1 view .LVU43
 202 001c F5E7     		b	.L16
 203              	.L21:
 204 001e 00BF     		.align	2
 205              	.L20:
 206 0020 00440140 		.word	1073824768
 207 0024 00380240 		.word	1073887232
 208              		.cfi_endproc
 209              	.LFE241:
 211              		.global	htim10
 212              		.section	.bss.htim10,"aw",%nobits
 213              		.align	2
 216              	htim10:
 217 0000 00000000 		.space	72
 217      00000000 
 217      00000000 
 217      00000000 
 217      00000000 
 218              		.text
 219              	.Letext0:
 220              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 221              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 222              		.file 4 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 223              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 224              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 225              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 226              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 227              		.file 9 "Core/Inc/tim.h"
 228              		.file 10 "Core/Inc/main.h"
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s 			page 7


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s:21     .text.MX_TIM10_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s:27     .text.MX_TIM10_Init:00000000 MX_TIM10_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s:79     .text.MX_TIM10_Init:00000028 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s:216    .bss.htim10:00000000 htim10
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s:85     .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s:91     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s:153    .text.HAL_TIM_Base_MspInit:0000003c $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s:158    .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s:164    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s:206    .text.HAL_TIM_Base_MspDeInit:00000020 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccQAtEma.s:213    .bss.htim10:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
