{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692910119169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692910119169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 14:48:39 2023 " "Processing started: Thu Aug 24 14:48:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692910119169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1692910119169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experimento1_lab2 -c experimento1_lab2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off experimento1_lab2 -c experimento1_lab2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1692910119170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1692910119485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1692910119485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decobintobcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file decobintobcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoBinToBcd " "Found entity 1: decoBinToBcd" {  } { { "decoBinToBcd.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/decoBinToBcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692910124729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692910124729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "bin_to_bcd.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/bin_to_bcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692910124735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692910124735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd_tb " "Found entity 1: bin_to_bcd_tb" {  } { { "bin_to_bcd_tb.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/bin_to_bcd_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692910124736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692910124736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d bin_to_display.sv(1) " "Verilog HDL Declaration information at bin_to_display.sv(1): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "bin_to_display.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/bin_to_display.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1692910124741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c bin_to_display.sv(1) " "Verilog HDL Declaration information at bin_to_display.sv(1): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "bin_to_display.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/bin_to_display.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1692910124741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b bin_to_display.sv(1) " "Verilog HDL Declaration information at bin_to_display.sv(1): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "bin_to_display.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/bin_to_display.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1692910124741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a bin_to_display.sv(1) " "Verilog HDL Declaration information at bin_to_display.sv(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "bin_to_display.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/bin_to_display.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1692910124741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_display " "Found entity 1: bin_to_display" {  } { { "bin_to_display.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/bin_to_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692910124741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692910124741 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "decoBinToBcd topLevel.sv(1) " "Verilog HDL error at topLevel.sv(1): module \"decoBinToBcd\" cannot be declared more than once" {  } { { "topLevel.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/topLevel.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Design Software" 0 -1 1692910124742 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "decoBinToBcd decoBinToBcd.sv(1) " "HDL info at decoBinToBcd.sv(1): see declaration for object \"decoBinToBcd\"" {  } { { "decoBinToBcd.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/decoBinToBcd.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1692910124742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 0 0 " "Found 0 design units, including 0 entities, in source file toplevel.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692910124742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a bit_to_display.sv(1) " "Verilog HDL Declaration information at bit_to_display.sv(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "bit_to_display.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/bit_to_display.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1692910124742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_to_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_to_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_to_display " "Found entity 1: bit_to_display" {  } { { "bit_to_display.sv" "" { Text "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/bit_to_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692910124742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692910124742 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/output_files/experimento1_lab2.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/taller/drayodigital_design-_lab-_2023/laboratorio2/experimento1_lab2/output_files/experimento1_lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1692910124753 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692910124757 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 24 14:48:44 2023 " "Processing ended: Thu Aug 24 14:48:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692910124757 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692910124757 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692910124757 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1692910124757 ""}
