-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_420_28 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mul_ln351 : IN STD_LOGIC_VECTOR (11 downto 0);
    inv_rms : IN STD_LOGIC_VECTOR (31 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2560_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2560_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2560_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2560_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2560_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2560_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2564_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2564_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2564_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2564_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2564_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2564_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2568_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2568_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2568_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2568_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2568_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2568_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2572_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2572_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2572_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2572_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2572_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2572_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2576_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2576_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2576_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2576_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2576_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2576_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2580_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2580_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2580_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2580_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2580_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2580_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2328_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2328_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2328_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2328_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2328_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2328_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2332_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2332_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2332_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2332_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2332_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2332_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2336_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2336_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2336_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2336_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2336_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2336_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2340_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2340_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2340_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2340_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2340_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2340_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2344_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2344_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2344_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2344_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2344_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2344_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2348_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2348_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2348_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2348_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2348_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2348_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2352_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2352_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2352_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2352_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2352_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2352_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2356_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2356_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2356_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2356_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2356_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2356_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2360_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2360_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2360_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2360_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2360_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2360_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2364_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2364_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2364_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2364_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2364_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2364_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2368_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2368_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2368_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2368_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2368_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2368_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2372_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2372_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2372_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2372_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2372_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2372_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2376_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2376_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2376_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2376_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2376_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2376_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2380_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2380_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2380_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2380_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2380_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2380_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2384_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2384_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2384_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2384_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2384_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2384_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2388_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2388_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2388_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2388_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2388_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2388_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2392_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2392_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2392_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2392_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2392_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2392_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2396_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2396_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2396_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2396_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2396_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2396_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2400_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2400_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2400_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2400_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2400_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2400_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2404_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2404_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2404_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2404_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2404_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2404_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2408_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2408_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2408_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2408_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2408_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2408_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2412_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2412_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2412_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2412_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2412_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2412_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2416_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2416_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2416_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2416_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2416_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2416_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2420_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2420_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2420_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2420_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2420_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2420_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2424_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2424_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2424_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2424_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2424_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2424_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2428_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2428_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2428_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2428_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2428_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2428_p_idle : IN STD_LOGIC;
    grp_fu_1330_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1330_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1330_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1330_p_ce : OUT STD_LOGIC;
    grp_fu_1335_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1335_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1335_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1335_p_ce : OUT STD_LOGIC;
    grp_fu_2672_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2672_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2672_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2672_p_ce : OUT STD_LOGIC;
    grp_fu_2676_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2676_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2676_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2676_p_ce : OUT STD_LOGIC;
    grp_fu_2680_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2680_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2680_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2680_p_ce : OUT STD_LOGIC;
    grp_fu_2684_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2684_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2684_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2684_p_ce : OUT STD_LOGIC;
    grp_fu_2688_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2688_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2688_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2688_p_ce : OUT STD_LOGIC;
    grp_fu_2692_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2692_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2692_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2692_p_ce : OUT STD_LOGIC;
    grp_fu_2696_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2696_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2696_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2696_p_ce : OUT STD_LOGIC;
    grp_fu_2700_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2700_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2700_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2700_p_ce : OUT STD_LOGIC;
    grp_fu_2704_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2704_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2704_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2704_p_ce : OUT STD_LOGIC;
    grp_fu_2708_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2708_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2708_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2708_p_ce : OUT STD_LOGIC;
    grp_fu_2712_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2712_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2712_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2712_p_ce : OUT STD_LOGIC;
    grp_fu_2716_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2716_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2716_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2716_p_ce : OUT STD_LOGIC;
    grp_fu_2720_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2720_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2720_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2720_p_ce : OUT STD_LOGIC;
    grp_fu_2724_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2724_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2724_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2724_p_ce : OUT STD_LOGIC;
    grp_fu_2608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2608_p_ce : OUT STD_LOGIC;
    grp_fu_2612_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2612_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2612_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2612_p_ce : OUT STD_LOGIC;
    grp_fu_2616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2616_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2616_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2616_p_ce : OUT STD_LOGIC;
    grp_fu_2620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2620_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2620_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2620_p_ce : OUT STD_LOGIC;
    grp_fu_2624_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2624_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2624_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2624_p_ce : OUT STD_LOGIC;
    grp_fu_2628_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2628_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2628_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2628_p_ce : OUT STD_LOGIC;
    grp_fu_2632_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2632_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2632_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2632_p_ce : OUT STD_LOGIC;
    grp_fu_2636_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2636_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2636_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2636_p_ce : OUT STD_LOGIC;
    grp_fu_2640_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2640_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2640_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2640_p_ce : OUT STD_LOGIC;
    grp_fu_2644_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2644_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2644_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2644_p_ce : OUT STD_LOGIC;
    grp_fu_2648_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2648_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2648_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2648_p_ce : OUT STD_LOGIC;
    grp_fu_2652_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2652_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2652_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2652_p_ce : OUT STD_LOGIC;
    grp_fu_2656_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2656_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2656_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2656_p_ce : OUT STD_LOGIC;
    grp_fu_2660_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2660_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2660_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2660_p_ce : OUT STD_LOGIC;
    grp_fu_2664_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2664_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2664_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2664_p_ce : OUT STD_LOGIC;
    grp_fu_2668_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2668_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2668_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2668_p_ce : OUT STD_LOGIC );
end;


architecture behav of activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_420_28 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv10_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln420_fu_1260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln420_reg_1792 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_reg_1792_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_reg_1792_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_reg_1792_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln433_fu_1286_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln433_reg_1796 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln433_reg_1796_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln433_reg_1796_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln433_reg_1796_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln433_reg_1796_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln433_reg_1796_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln433_1_fu_1334_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln433_1_reg_1896 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln433_1_reg_1896_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln433_1_reg_1896_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln433_1_reg_1896_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln433_1_reg_1896_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln433_1_reg_1896_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_381_reg_1996 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_383_reg_2001 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_385_reg_2006 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_387_reg_2011 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_389_reg_2016 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_391_reg_2021 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_393_reg_2026 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_395_reg_2031 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_397_reg_2036 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_399_reg_2041 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_2046 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_2051 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_84_reg_2056 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_85_reg_2061 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_86_reg_2066 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_88_reg_2071 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_401_reg_2076 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_403_reg_2081 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_405_reg_2086 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_407_reg_2091 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_409_reg_2096 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_411_reg_2101 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_413_reg_2106 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_415_reg_2111 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_417_reg_2116 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_419_reg_2121 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_5_reg_2126 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_5_reg_2131 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_5_reg_2136 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_5_reg_2141 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_5_reg_2146 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_5_reg_2151 : STD_LOGIC_VECTOR (15 downto 0);
    signal v_fu_1372_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_63_fu_1384_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_64_fu_1396_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_65_fu_1408_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_66_fu_1420_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_67_fu_1432_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_68_fu_1444_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_69_fu_1456_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_70_fu_1468_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_71_fu_1480_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_72_fu_1492_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_73_fu_1504_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_74_fu_1516_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_75_fu_1528_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_76_fu_1540_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_77_fu_1552_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_78_fu_1564_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_79_fu_1576_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_80_fu_1588_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_81_fu_1600_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_82_fu_1612_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_83_fu_1624_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_84_fu_1636_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_85_fu_1648_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_86_fu_1660_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_87_fu_1672_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_88_fu_1684_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_89_fu_1696_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_90_fu_1708_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_91_fu_1720_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_92_fu_1732_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_93_fu_1744_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_reg_2316 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_1_reg_2321 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_2_reg_2326 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_3_reg_2331 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_4_reg_2336 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_5_reg_2341 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_6_reg_2346 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_7_reg_2351 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_8_reg_2356 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_9_reg_2361 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_32_reg_2366 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_33_reg_2371 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_34_reg_2376 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_35_reg_2381 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_36_reg_2386 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_37_reg_2391 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_38_reg_2396 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_39_reg_2401 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_40_reg_2406 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_41_reg_2411 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_42_reg_2416 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_43_reg_2421 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_44_reg_2426 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_45_reg_2431 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_46_reg_2436 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_47_reg_2441 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_48_reg_2446 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_49_reg_2451 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_50_reg_2456 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_51_reg_2461 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_52_reg_2466 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_53_reg_2471 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_to_bf16_fu_932_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_938_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_944_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_950_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_956_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_962_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_968_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_974_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_980_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_986_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_992_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_998_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1004_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1010_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1016_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1022_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1028_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1034_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1040_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1046_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1052_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1058_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1064_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1070_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1076_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1082_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1088_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1094_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1100_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1106_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1112_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1118_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_932_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp285 : BOOLEAN;
    signal grp_float_to_bf16_fu_938_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp286 : BOOLEAN;
    signal grp_float_to_bf16_fu_944_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp287 : BOOLEAN;
    signal grp_float_to_bf16_fu_950_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp288 : BOOLEAN;
    signal grp_float_to_bf16_fu_956_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp289 : BOOLEAN;
    signal grp_float_to_bf16_fu_962_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp290 : BOOLEAN;
    signal grp_float_to_bf16_fu_968_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp291 : BOOLEAN;
    signal grp_float_to_bf16_fu_974_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp292 : BOOLEAN;
    signal grp_float_to_bf16_fu_980_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp293 : BOOLEAN;
    signal grp_float_to_bf16_fu_986_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp294 : BOOLEAN;
    signal grp_float_to_bf16_fu_992_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp295 : BOOLEAN;
    signal grp_float_to_bf16_fu_998_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp296 : BOOLEAN;
    signal grp_float_to_bf16_fu_1004_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp297 : BOOLEAN;
    signal grp_float_to_bf16_fu_1010_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp298 : BOOLEAN;
    signal grp_float_to_bf16_fu_1016_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp299 : BOOLEAN;
    signal grp_float_to_bf16_fu_1022_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp300 : BOOLEAN;
    signal grp_float_to_bf16_fu_1028_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp301 : BOOLEAN;
    signal grp_float_to_bf16_fu_1034_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp302 : BOOLEAN;
    signal grp_float_to_bf16_fu_1040_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp303 : BOOLEAN;
    signal grp_float_to_bf16_fu_1046_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp304 : BOOLEAN;
    signal grp_float_to_bf16_fu_1052_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp305 : BOOLEAN;
    signal grp_float_to_bf16_fu_1058_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp306 : BOOLEAN;
    signal grp_float_to_bf16_fu_1064_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp307 : BOOLEAN;
    signal grp_float_to_bf16_fu_1070_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp308 : BOOLEAN;
    signal grp_float_to_bf16_fu_1076_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp309 : BOOLEAN;
    signal grp_float_to_bf16_fu_1082_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp310 : BOOLEAN;
    signal grp_float_to_bf16_fu_1088_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp311 : BOOLEAN;
    signal grp_float_to_bf16_fu_1094_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp312 : BOOLEAN;
    signal grp_float_to_bf16_fu_1100_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp313 : BOOLEAN;
    signal grp_float_to_bf16_fu_1106_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp314 : BOOLEAN;
    signal grp_float_to_bf16_fu_1112_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp315 : BOOLEAN;
    signal grp_float_to_bf16_fu_1118_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp316 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal idx_fu_116 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln420_fu_1354_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (9 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local : STD_LOGIC;
    signal lshr_ln4_fu_1266_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln432_fu_1276_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln432_fu_1280_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_s_fu_1306_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln4_fu_1316_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln432_1_fu_1324_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln432_1_fu_1328_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_f32_fu_1365_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_193_fu_1377_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_194_fu_1389_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_195_fu_1401_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_196_fu_1413_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_197_fu_1425_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_198_fu_1437_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_199_fu_1449_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_200_fu_1461_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_201_fu_1473_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_202_fu_1485_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_203_fu_1497_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_204_fu_1509_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_205_fu_1521_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_206_fu_1533_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_207_fu_1545_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_208_fu_1557_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_209_fu_1569_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_210_fu_1581_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_211_fu_1593_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_212_fu_1605_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_213_fu_1617_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_214_fu_1629_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_215_fu_1641_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_216_fu_1653_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_217_fu_1665_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_218_fu_1677_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_219_fu_1689_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_220_fu_1701_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_221_fu_1713_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_222_fu_1725_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_223_fu_1737_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_float_to_bf16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1004_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1004_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1004_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1004_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1004_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1010_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1010_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1010_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1010_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1010_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1016_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1016_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1016_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1016_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1016_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1022_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1022_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1022_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1022_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1022_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1028_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1028_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1028_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1028_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1028_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1034_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1034_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1034_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1034_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1034_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1040_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1040_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1040_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1040_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1040_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1046_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1046_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1046_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1046_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1046_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1052_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1052_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1052_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1052_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1052_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1058_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1058_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1058_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1058_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1058_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1064_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1064_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1064_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1064_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1064_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1070_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1070_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1070_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1070_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1070_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1076_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1076_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1076_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1076_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1076_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1082_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1082_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1082_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1082_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1082_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1088_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1088_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1088_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1088_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1088_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1094_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1094_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1094_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1094_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1094_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1100_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1100_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1100_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1100_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1100_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1106_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1106_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1106_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1106_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1106_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1112_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1112_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1112_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1112_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1112_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1118_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1118_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1118_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1118_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1118_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_932_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_932_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_932_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_932_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_932_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_938_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_938_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_938_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_938_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_938_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_944_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_944_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_944_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_944_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_944_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_950_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_950_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_950_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_950_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_950_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_956_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_956_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_956_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_956_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_956_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_962_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_962_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_962_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_962_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_962_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_968_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_968_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_968_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_968_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_968_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_974_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_974_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_974_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_974_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_974_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_980_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_980_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_980_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_980_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_980_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_986_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_986_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_986_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_986_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_986_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_992_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_992_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_992_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_992_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_992_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_998_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_998_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln420_reg_1792_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_998_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_998_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_998_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    idx_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln420_fu_1260_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    idx_fu_116 <= add_ln420_fu_1354_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_116 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_381_reg_1996 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_383_reg_2001 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_385_reg_2006 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_387_reg_2011 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_389_reg_2016 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_391_reg_2021 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_393_reg_2026 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_395_reg_2031 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_397_reg_2036 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_399_reg_2041 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_401_reg_2076 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_403_reg_2081 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_405_reg_2086 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_407_reg_2091 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_409_reg_2096 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_411_reg_2101 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_413_reg_2106 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_415_reg_2111 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_417_reg_2116 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_419_reg_2121 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_84_reg_2056 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_85_reg_2061 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_86_reg_2066 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_88_reg_2071 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_2051 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_5_reg_2136 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_5_reg_2141 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_5_reg_2146 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_5_reg_2151 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_5_reg_2131 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0;
                p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_5_reg_2126 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0;
                p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_2046 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln420_reg_1792 <= icmp_ln420_fu_1260_p2;
                icmp_ln420_reg_1792_pp0_iter1_reg <= icmp_ln420_reg_1792;
                    zext_ln433_1_reg_1896(11 downto 0) <= zext_ln433_1_fu_1334_p1(11 downto 0);
                    zext_ln433_1_reg_1896_pp0_iter1_reg(11 downto 0) <= zext_ln433_1_reg_1896(11 downto 0);
                    zext_ln433_reg_1796(11 downto 0) <= zext_ln433_fu_1286_p1(11 downto 0);
                    zext_ln433_reg_1796_pp0_iter1_reg(11 downto 0) <= zext_ln433_reg_1796(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                icmp_ln420_reg_1792_pp0_iter2_reg <= icmp_ln420_reg_1792_pp0_iter1_reg;
                icmp_ln420_reg_1792_pp0_iter3_reg <= icmp_ln420_reg_1792_pp0_iter2_reg;
                out_f_1_reg_2321 <= grp_fu_1335_p_dout0;
                out_f_2_reg_2326 <= grp_fu_2672_p_dout0;
                out_f_32_reg_2366 <= grp_fu_2704_p_dout0;
                out_f_33_reg_2371 <= grp_fu_2708_p_dout0;
                out_f_34_reg_2376 <= grp_fu_2712_p_dout0;
                out_f_35_reg_2381 <= grp_fu_2716_p_dout0;
                out_f_36_reg_2386 <= grp_fu_2720_p_dout0;
                out_f_37_reg_2391 <= grp_fu_2724_p_dout0;
                out_f_38_reg_2396 <= grp_fu_2608_p_dout0;
                out_f_39_reg_2401 <= grp_fu_2612_p_dout0;
                out_f_3_reg_2331 <= grp_fu_2676_p_dout0;
                out_f_40_reg_2406 <= grp_fu_2616_p_dout0;
                out_f_41_reg_2411 <= grp_fu_2620_p_dout0;
                out_f_42_reg_2416 <= grp_fu_2624_p_dout0;
                out_f_43_reg_2421 <= grp_fu_2628_p_dout0;
                out_f_44_reg_2426 <= grp_fu_2632_p_dout0;
                out_f_45_reg_2431 <= grp_fu_2636_p_dout0;
                out_f_46_reg_2436 <= grp_fu_2640_p_dout0;
                out_f_47_reg_2441 <= grp_fu_2644_p_dout0;
                out_f_48_reg_2446 <= grp_fu_2648_p_dout0;
                out_f_49_reg_2451 <= grp_fu_2652_p_dout0;
                out_f_4_reg_2336 <= grp_fu_2680_p_dout0;
                out_f_50_reg_2456 <= grp_fu_2656_p_dout0;
                out_f_51_reg_2461 <= grp_fu_2660_p_dout0;
                out_f_52_reg_2466 <= grp_fu_2664_p_dout0;
                out_f_53_reg_2471 <= grp_fu_2668_p_dout0;
                out_f_5_reg_2341 <= grp_fu_2684_p_dout0;
                out_f_6_reg_2346 <= grp_fu_2688_p_dout0;
                out_f_7_reg_2351 <= grp_fu_2692_p_dout0;
                out_f_8_reg_2356 <= grp_fu_2696_p_dout0;
                out_f_9_reg_2361 <= grp_fu_2700_p_dout0;
                out_f_reg_2316 <= grp_fu_1330_p_dout0;
                    zext_ln433_1_reg_1896_pp0_iter2_reg(11 downto 0) <= zext_ln433_1_reg_1896_pp0_iter1_reg(11 downto 0);
                    zext_ln433_1_reg_1896_pp0_iter3_reg(11 downto 0) <= zext_ln433_1_reg_1896_pp0_iter2_reg(11 downto 0);
                    zext_ln433_1_reg_1896_pp0_iter4_reg(11 downto 0) <= zext_ln433_1_reg_1896_pp0_iter3_reg(11 downto 0);
                    zext_ln433_1_reg_1896_pp0_iter5_reg(11 downto 0) <= zext_ln433_1_reg_1896_pp0_iter4_reg(11 downto 0);
                    zext_ln433_reg_1796_pp0_iter2_reg(11 downto 0) <= zext_ln433_reg_1796_pp0_iter1_reg(11 downto 0);
                    zext_ln433_reg_1796_pp0_iter3_reg(11 downto 0) <= zext_ln433_reg_1796_pp0_iter2_reg(11 downto 0);
                    zext_ln433_reg_1796_pp0_iter4_reg(11 downto 0) <= zext_ln433_reg_1796_pp0_iter3_reg(11 downto 0);
                    zext_ln433_reg_1796_pp0_iter5_reg(11 downto 0) <= zext_ln433_reg_1796_pp0_iter4_reg(11 downto 0);
            end if;
        end if;
    end process;
    zext_ln433_reg_1796(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln433_reg_1796_pp0_iter1_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln433_reg_1796_pp0_iter2_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln433_reg_1796_pp0_iter3_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln433_reg_1796_pp0_iter4_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln433_reg_1796_pp0_iter5_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln433_1_reg_1896(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln433_1_reg_1896_pp0_iter1_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln433_1_reg_1896_pp0_iter2_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln433_1_reg_1896_pp0_iter3_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln433_1_reg_1896_pp0_iter4_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln433_1_reg_1896_pp0_iter5_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= zext_ln433_1_reg_1896_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 <= zext_ln433_reg_1796_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 <= grp_float_to_bf16_fu_2352_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 <= grp_float_to_bf16_fu_2416_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 <= zext_ln433_1_fu_1334_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1 <= zext_ln433_fu_1286_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 <= zext_ln433_1_fu_1334_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1 <= zext_ln433_fu_1286_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 <= zext_ln433_1_fu_1334_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1 <= zext_ln433_fu_1286_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 <= zext_ln433_1_fu_1334_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1 <= zext_ln433_fu_1286_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0 <= zext_ln433_1_fu_1334_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1 <= zext_ln433_fu_1286_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0 <= zext_ln433_1_fu_1334_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1 <= zext_ln433_fu_1286_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0 <= zext_ln433_1_fu_1334_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1 <= zext_ln433_fu_1286_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0 <= zext_ln433_1_fu_1334_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1 <= zext_ln433_fu_1286_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0 <= zext_ln433_1_fu_1334_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1 <= zext_ln433_fu_1286_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0 <= zext_ln433_1_fu_1334_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1 <= zext_ln433_fu_1286_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= zext_ln433_1_reg_1896_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 <= zext_ln433_reg_1796_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 <= grp_float_to_bf16_fu_2348_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 <= grp_float_to_bf16_fu_2412_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= zext_ln433_1_reg_1896_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 <= zext_ln433_reg_1796_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 <= grp_float_to_bf16_fu_2344_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 <= grp_float_to_bf16_fu_2408_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 <= zext_ln433_1_reg_1896_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 <= zext_ln433_reg_1796_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 <= grp_float_to_bf16_fu_2340_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 <= grp_float_to_bf16_fu_2404_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 <= zext_ln433_1_reg_1896_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 <= zext_ln433_reg_1796_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 <= grp_float_to_bf16_fu_2336_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 <= grp_float_to_bf16_fu_2400_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 <= zext_ln433_1_reg_1896_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 <= zext_ln433_reg_1796_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 <= grp_float_to_bf16_fu_2332_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 <= grp_float_to_bf16_fu_2396_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 <= zext_ln433_1_reg_1896_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 <= zext_ln433_reg_1796_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 <= grp_float_to_bf16_fu_2328_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 <= grp_float_to_bf16_fu_2392_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 <= zext_ln433_1_reg_1896_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 <= zext_ln433_reg_1796_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 <= grp_float_to_bf16_fu_2580_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 <= grp_float_to_bf16_fu_2388_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 <= zext_ln433_1_reg_1896_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 <= zext_ln433_reg_1796_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 <= grp_float_to_bf16_fu_2576_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 <= grp_float_to_bf16_fu_2384_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= zext_ln433_1_reg_1896_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 <= zext_ln433_reg_1796_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 <= grp_float_to_bf16_fu_2356_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 <= grp_float_to_bf16_fu_2420_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln420_fu_1354_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv10_20));
    add_ln432_1_fu_1328_p2 <= std_logic_vector(unsigned(zext_ln432_1_fu_1324_p1) + unsigned(mul_ln351));
    add_ln432_fu_1280_p2 <= std_logic_vector(unsigned(zext_ln432_fu_1276_p1) + unsigned(mul_ln351));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp285 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp286 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp287 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp288 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp289 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp290 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp291 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp292 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp293 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp294 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp295 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp296 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp297 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp298 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp299 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp300 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp301 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp302 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp303 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp304 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp305 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp306 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp307 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp308 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp309 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp310 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp311 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp312 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp313 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp314 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp315 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp316 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln420_fu_1260_p2)
    begin
        if (((icmp_ln420_fu_1260_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, idx_fu_116, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_i <= idx_fu_116;
        end if; 
    end process;

    grp_float_to_bf16_fu_1004_ap_ready <= grp_float_to_bf16_fu_2560_p_ready;
    grp_float_to_bf16_fu_1010_ap_ready <= grp_float_to_bf16_fu_2564_p_ready;
    grp_float_to_bf16_fu_1016_ap_ready <= grp_float_to_bf16_fu_2568_p_ready;
    grp_float_to_bf16_fu_1022_ap_ready <= grp_float_to_bf16_fu_2572_p_ready;
    grp_float_to_bf16_fu_1028_ap_ready <= grp_float_to_bf16_fu_2576_p_ready;
    grp_float_to_bf16_fu_1034_ap_ready <= grp_float_to_bf16_fu_2580_p_ready;
    grp_float_to_bf16_fu_1040_ap_ready <= grp_float_to_bf16_fu_2328_p_ready;
    grp_float_to_bf16_fu_1046_ap_ready <= grp_float_to_bf16_fu_2332_p_ready;
    grp_float_to_bf16_fu_1052_ap_ready <= grp_float_to_bf16_fu_2336_p_ready;
    grp_float_to_bf16_fu_1058_ap_ready <= grp_float_to_bf16_fu_2340_p_ready;
    grp_float_to_bf16_fu_1064_ap_ready <= grp_float_to_bf16_fu_2344_p_ready;
    grp_float_to_bf16_fu_1070_ap_ready <= grp_float_to_bf16_fu_2348_p_ready;
    grp_float_to_bf16_fu_1076_ap_ready <= grp_float_to_bf16_fu_2352_p_ready;
    grp_float_to_bf16_fu_1082_ap_ready <= grp_float_to_bf16_fu_2356_p_ready;
    grp_float_to_bf16_fu_1088_ap_ready <= grp_float_to_bf16_fu_2360_p_ready;
    grp_float_to_bf16_fu_1094_ap_ready <= grp_float_to_bf16_fu_2364_p_ready;
    grp_float_to_bf16_fu_1100_ap_ready <= grp_float_to_bf16_fu_2368_p_ready;
    grp_float_to_bf16_fu_1106_ap_ready <= grp_float_to_bf16_fu_2372_p_ready;
    grp_float_to_bf16_fu_1112_ap_ready <= grp_float_to_bf16_fu_2376_p_ready;
    grp_float_to_bf16_fu_1118_ap_ready <= grp_float_to_bf16_fu_2380_p_ready;
    grp_float_to_bf16_fu_2328_p_din1 <= out_f_40_reg_2406;
    grp_float_to_bf16_fu_2328_p_start <= grp_float_to_bf16_fu_1040_ap_start_reg;
    grp_float_to_bf16_fu_2332_p_din1 <= out_f_41_reg_2411;
    grp_float_to_bf16_fu_2332_p_start <= grp_float_to_bf16_fu_1046_ap_start_reg;
    grp_float_to_bf16_fu_2336_p_din1 <= out_f_42_reg_2416;
    grp_float_to_bf16_fu_2336_p_start <= grp_float_to_bf16_fu_1052_ap_start_reg;
    grp_float_to_bf16_fu_2340_p_din1 <= out_f_43_reg_2421;
    grp_float_to_bf16_fu_2340_p_start <= grp_float_to_bf16_fu_1058_ap_start_reg;
    grp_float_to_bf16_fu_2344_p_din1 <= out_f_44_reg_2426;
    grp_float_to_bf16_fu_2344_p_start <= grp_float_to_bf16_fu_1064_ap_start_reg;
    grp_float_to_bf16_fu_2348_p_din1 <= out_f_45_reg_2431;
    grp_float_to_bf16_fu_2348_p_start <= grp_float_to_bf16_fu_1070_ap_start_reg;
    grp_float_to_bf16_fu_2352_p_din1 <= out_f_46_reg_2436;
    grp_float_to_bf16_fu_2352_p_start <= grp_float_to_bf16_fu_1076_ap_start_reg;
    grp_float_to_bf16_fu_2356_p_din1 <= out_f_47_reg_2441;
    grp_float_to_bf16_fu_2356_p_start <= grp_float_to_bf16_fu_1082_ap_start_reg;
    grp_float_to_bf16_fu_2360_p_din1 <= out_f_48_reg_2446;
    grp_float_to_bf16_fu_2360_p_start <= grp_float_to_bf16_fu_1088_ap_start_reg;
    grp_float_to_bf16_fu_2364_p_din1 <= out_f_49_reg_2451;
    grp_float_to_bf16_fu_2364_p_start <= grp_float_to_bf16_fu_1094_ap_start_reg;
    grp_float_to_bf16_fu_2368_p_din1 <= out_f_50_reg_2456;
    grp_float_to_bf16_fu_2368_p_start <= grp_float_to_bf16_fu_1100_ap_start_reg;
    grp_float_to_bf16_fu_2372_p_din1 <= out_f_51_reg_2461;
    grp_float_to_bf16_fu_2372_p_start <= grp_float_to_bf16_fu_1106_ap_start_reg;
    grp_float_to_bf16_fu_2376_p_din1 <= out_f_52_reg_2466;
    grp_float_to_bf16_fu_2376_p_start <= grp_float_to_bf16_fu_1112_ap_start_reg;
    grp_float_to_bf16_fu_2380_p_din1 <= out_f_53_reg_2471;
    grp_float_to_bf16_fu_2380_p_start <= grp_float_to_bf16_fu_1118_ap_start_reg;
    grp_float_to_bf16_fu_2384_p_din1 <= out_f_reg_2316;
    grp_float_to_bf16_fu_2384_p_start <= grp_float_to_bf16_fu_932_ap_start_reg;
    grp_float_to_bf16_fu_2388_p_din1 <= out_f_1_reg_2321;
    grp_float_to_bf16_fu_2388_p_start <= grp_float_to_bf16_fu_938_ap_start_reg;
    grp_float_to_bf16_fu_2392_p_din1 <= out_f_2_reg_2326;
    grp_float_to_bf16_fu_2392_p_start <= grp_float_to_bf16_fu_944_ap_start_reg;
    grp_float_to_bf16_fu_2396_p_din1 <= out_f_3_reg_2331;
    grp_float_to_bf16_fu_2396_p_start <= grp_float_to_bf16_fu_950_ap_start_reg;
    grp_float_to_bf16_fu_2400_p_din1 <= out_f_4_reg_2336;
    grp_float_to_bf16_fu_2400_p_start <= grp_float_to_bf16_fu_956_ap_start_reg;
    grp_float_to_bf16_fu_2404_p_din1 <= out_f_5_reg_2341;
    grp_float_to_bf16_fu_2404_p_start <= grp_float_to_bf16_fu_962_ap_start_reg;
    grp_float_to_bf16_fu_2408_p_din1 <= out_f_6_reg_2346;
    grp_float_to_bf16_fu_2408_p_start <= grp_float_to_bf16_fu_968_ap_start_reg;
    grp_float_to_bf16_fu_2412_p_din1 <= out_f_7_reg_2351;
    grp_float_to_bf16_fu_2412_p_start <= grp_float_to_bf16_fu_974_ap_start_reg;
    grp_float_to_bf16_fu_2416_p_din1 <= out_f_8_reg_2356;
    grp_float_to_bf16_fu_2416_p_start <= grp_float_to_bf16_fu_980_ap_start_reg;
    grp_float_to_bf16_fu_2420_p_din1 <= out_f_9_reg_2361;
    grp_float_to_bf16_fu_2420_p_start <= grp_float_to_bf16_fu_986_ap_start_reg;
    grp_float_to_bf16_fu_2424_p_din1 <= out_f_32_reg_2366;
    grp_float_to_bf16_fu_2424_p_start <= grp_float_to_bf16_fu_992_ap_start_reg;
    grp_float_to_bf16_fu_2428_p_din1 <= out_f_33_reg_2371;
    grp_float_to_bf16_fu_2428_p_start <= grp_float_to_bf16_fu_998_ap_start_reg;
    grp_float_to_bf16_fu_2560_p_din1 <= out_f_34_reg_2376;
    grp_float_to_bf16_fu_2560_p_start <= grp_float_to_bf16_fu_1004_ap_start_reg;
    grp_float_to_bf16_fu_2564_p_din1 <= out_f_35_reg_2381;
    grp_float_to_bf16_fu_2564_p_start <= grp_float_to_bf16_fu_1010_ap_start_reg;
    grp_float_to_bf16_fu_2568_p_din1 <= out_f_36_reg_2386;
    grp_float_to_bf16_fu_2568_p_start <= grp_float_to_bf16_fu_1016_ap_start_reg;
    grp_float_to_bf16_fu_2572_p_din1 <= out_f_37_reg_2391;
    grp_float_to_bf16_fu_2572_p_start <= grp_float_to_bf16_fu_1022_ap_start_reg;
    grp_float_to_bf16_fu_2576_p_din1 <= out_f_38_reg_2396;
    grp_float_to_bf16_fu_2576_p_start <= grp_float_to_bf16_fu_1028_ap_start_reg;
    grp_float_to_bf16_fu_2580_p_din1 <= out_f_39_reg_2401;
    grp_float_to_bf16_fu_2580_p_start <= grp_float_to_bf16_fu_1034_ap_start_reg;
    grp_float_to_bf16_fu_932_ap_ready <= grp_float_to_bf16_fu_2384_p_ready;
    grp_float_to_bf16_fu_938_ap_ready <= grp_float_to_bf16_fu_2388_p_ready;
    grp_float_to_bf16_fu_944_ap_ready <= grp_float_to_bf16_fu_2392_p_ready;
    grp_float_to_bf16_fu_950_ap_ready <= grp_float_to_bf16_fu_2396_p_ready;
    grp_float_to_bf16_fu_956_ap_ready <= grp_float_to_bf16_fu_2400_p_ready;
    grp_float_to_bf16_fu_962_ap_ready <= grp_float_to_bf16_fu_2404_p_ready;
    grp_float_to_bf16_fu_968_ap_ready <= grp_float_to_bf16_fu_2408_p_ready;
    grp_float_to_bf16_fu_974_ap_ready <= grp_float_to_bf16_fu_2412_p_ready;
    grp_float_to_bf16_fu_980_ap_ready <= grp_float_to_bf16_fu_2416_p_ready;
    grp_float_to_bf16_fu_986_ap_ready <= grp_float_to_bf16_fu_2420_p_ready;
    grp_float_to_bf16_fu_992_ap_ready <= grp_float_to_bf16_fu_2424_p_ready;
    grp_float_to_bf16_fu_998_ap_ready <= grp_float_to_bf16_fu_2428_p_ready;
    grp_fu_1330_p_ce <= ap_const_logic_1;
    grp_fu_1330_p_din0 <= v_fu_1372_p1;
    grp_fu_1330_p_din1 <= inv_rms;
    grp_fu_1335_p_ce <= ap_const_logic_1;
    grp_fu_1335_p_din0 <= v_63_fu_1384_p1;
    grp_fu_1335_p_din1 <= inv_rms;
    grp_fu_2608_p_ce <= ap_const_logic_1;
    grp_fu_2608_p_din0 <= v_78_fu_1564_p1;
    grp_fu_2608_p_din1 <= inv_rms;
    grp_fu_2612_p_ce <= ap_const_logic_1;
    grp_fu_2612_p_din0 <= v_79_fu_1576_p1;
    grp_fu_2612_p_din1 <= inv_rms;
    grp_fu_2616_p_ce <= ap_const_logic_1;
    grp_fu_2616_p_din0 <= v_80_fu_1588_p1;
    grp_fu_2616_p_din1 <= inv_rms;
    grp_fu_2620_p_ce <= ap_const_logic_1;
    grp_fu_2620_p_din0 <= v_81_fu_1600_p1;
    grp_fu_2620_p_din1 <= inv_rms;
    grp_fu_2624_p_ce <= ap_const_logic_1;
    grp_fu_2624_p_din0 <= v_82_fu_1612_p1;
    grp_fu_2624_p_din1 <= inv_rms;
    grp_fu_2628_p_ce <= ap_const_logic_1;
    grp_fu_2628_p_din0 <= v_83_fu_1624_p1;
    grp_fu_2628_p_din1 <= inv_rms;
    grp_fu_2632_p_ce <= ap_const_logic_1;
    grp_fu_2632_p_din0 <= v_84_fu_1636_p1;
    grp_fu_2632_p_din1 <= inv_rms;
    grp_fu_2636_p_ce <= ap_const_logic_1;
    grp_fu_2636_p_din0 <= v_85_fu_1648_p1;
    grp_fu_2636_p_din1 <= inv_rms;
    grp_fu_2640_p_ce <= ap_const_logic_1;
    grp_fu_2640_p_din0 <= v_86_fu_1660_p1;
    grp_fu_2640_p_din1 <= inv_rms;
    grp_fu_2644_p_ce <= ap_const_logic_1;
    grp_fu_2644_p_din0 <= v_87_fu_1672_p1;
    grp_fu_2644_p_din1 <= inv_rms;
    grp_fu_2648_p_ce <= ap_const_logic_1;
    grp_fu_2648_p_din0 <= v_88_fu_1684_p1;
    grp_fu_2648_p_din1 <= inv_rms;
    grp_fu_2652_p_ce <= ap_const_logic_1;
    grp_fu_2652_p_din0 <= v_89_fu_1696_p1;
    grp_fu_2652_p_din1 <= inv_rms;
    grp_fu_2656_p_ce <= ap_const_logic_1;
    grp_fu_2656_p_din0 <= v_90_fu_1708_p1;
    grp_fu_2656_p_din1 <= inv_rms;
    grp_fu_2660_p_ce <= ap_const_logic_1;
    grp_fu_2660_p_din0 <= v_91_fu_1720_p1;
    grp_fu_2660_p_din1 <= inv_rms;
    grp_fu_2664_p_ce <= ap_const_logic_1;
    grp_fu_2664_p_din0 <= v_92_fu_1732_p1;
    grp_fu_2664_p_din1 <= inv_rms;
    grp_fu_2668_p_ce <= ap_const_logic_1;
    grp_fu_2668_p_din0 <= v_93_fu_1744_p1;
    grp_fu_2668_p_din1 <= inv_rms;
    grp_fu_2672_p_ce <= ap_const_logic_1;
    grp_fu_2672_p_din0 <= v_64_fu_1396_p1;
    grp_fu_2672_p_din1 <= inv_rms;
    grp_fu_2676_p_ce <= ap_const_logic_1;
    grp_fu_2676_p_din0 <= v_65_fu_1408_p1;
    grp_fu_2676_p_din1 <= inv_rms;
    grp_fu_2680_p_ce <= ap_const_logic_1;
    grp_fu_2680_p_din0 <= v_66_fu_1420_p1;
    grp_fu_2680_p_din1 <= inv_rms;
    grp_fu_2684_p_ce <= ap_const_logic_1;
    grp_fu_2684_p_din0 <= v_67_fu_1432_p1;
    grp_fu_2684_p_din1 <= inv_rms;
    grp_fu_2688_p_ce <= ap_const_logic_1;
    grp_fu_2688_p_din0 <= v_68_fu_1444_p1;
    grp_fu_2688_p_din1 <= inv_rms;
    grp_fu_2692_p_ce <= ap_const_logic_1;
    grp_fu_2692_p_din0 <= v_69_fu_1456_p1;
    grp_fu_2692_p_din1 <= inv_rms;
    grp_fu_2696_p_ce <= ap_const_logic_1;
    grp_fu_2696_p_din0 <= v_70_fu_1468_p1;
    grp_fu_2696_p_din1 <= inv_rms;
    grp_fu_2700_p_ce <= ap_const_logic_1;
    grp_fu_2700_p_din0 <= v_71_fu_1480_p1;
    grp_fu_2700_p_din1 <= inv_rms;
    grp_fu_2704_p_ce <= ap_const_logic_1;
    grp_fu_2704_p_din0 <= v_72_fu_1492_p1;
    grp_fu_2704_p_din1 <= inv_rms;
    grp_fu_2708_p_ce <= ap_const_logic_1;
    grp_fu_2708_p_din0 <= v_73_fu_1504_p1;
    grp_fu_2708_p_din1 <= inv_rms;
    grp_fu_2712_p_ce <= ap_const_logic_1;
    grp_fu_2712_p_din0 <= v_74_fu_1516_p1;
    grp_fu_2712_p_din1 <= inv_rms;
    grp_fu_2716_p_ce <= ap_const_logic_1;
    grp_fu_2716_p_din0 <= v_75_fu_1528_p1;
    grp_fu_2716_p_din1 <= inv_rms;
    grp_fu_2720_p_ce <= ap_const_logic_1;
    grp_fu_2720_p_din0 <= v_76_fu_1540_p1;
    grp_fu_2720_p_din1 <= inv_rms;
    grp_fu_2724_p_ce <= ap_const_logic_1;
    grp_fu_2724_p_din0 <= v_77_fu_1552_p1;
    grp_fu_2724_p_din1 <= inv_rms;
    icmp_ln420_fu_1260_p2 <= "1" when (unsigned(ap_sig_allocacmp_i) < unsigned(ap_const_lv10_300)) else "0";
    lshr_ln4_fu_1266_p4 <= ap_sig_allocacmp_i(9 downto 4);
    or_ln4_fu_1316_p3 <= (tmp_s_fu_1306_p4 & ap_const_lv1_1);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0 <= zext_ln433_1_fu_1334_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1 <= zext_ln433_fu_1286_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0 <= zext_ln433_1_fu_1334_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1 <= zext_ln433_fu_1286_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0 <= zext_ln433_1_fu_1334_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1 <= zext_ln433_fu_1286_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0 <= zext_ln433_1_fu_1334_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1 <= zext_ln433_fu_1286_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0 <= zext_ln433_1_fu_1334_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1 <= zext_ln433_fu_1286_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0 <= zext_ln433_1_fu_1334_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1 <= zext_ln433_fu_1286_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address0 <= zext_ln433_1_reg_1896_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address1 <= zext_ln433_reg_1796_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d0 <= grp_float_to_bf16_fu_2360_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d1 <= grp_float_to_bf16_fu_2424_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address0 <= zext_ln433_1_reg_1896_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address1 <= zext_ln433_reg_1796_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d0 <= grp_float_to_bf16_fu_2364_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d1 <= grp_float_to_bf16_fu_2428_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address0 <= zext_ln433_1_reg_1896_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address1 <= zext_ln433_reg_1796_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d0 <= grp_float_to_bf16_fu_2368_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d1 <= grp_float_to_bf16_fu_2560_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address0 <= zext_ln433_1_reg_1896_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address1 <= zext_ln433_reg_1796_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d0 <= grp_float_to_bf16_fu_2372_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d1 <= grp_float_to_bf16_fu_2564_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address0 <= zext_ln433_1_reg_1896_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address1 <= zext_ln433_reg_1796_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d0 <= grp_float_to_bf16_fu_2376_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d1 <= grp_float_to_bf16_fu_2568_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address0 <= zext_ln433_1_reg_1896_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address1 <= zext_ln433_reg_1796_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d0 <= grp_float_to_bf16_fu_2380_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d1 <= grp_float_to_bf16_fu_2572_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_s_fu_1306_p4 <= ap_sig_allocacmp_i(9 downto 5);
    v_63_fu_1384_p1 <= x_f32_193_fu_1377_p3;
    v_64_fu_1396_p1 <= x_f32_194_fu_1389_p3;
    v_65_fu_1408_p1 <= x_f32_195_fu_1401_p3;
    v_66_fu_1420_p1 <= x_f32_196_fu_1413_p3;
    v_67_fu_1432_p1 <= x_f32_197_fu_1425_p3;
    v_68_fu_1444_p1 <= x_f32_198_fu_1437_p3;
    v_69_fu_1456_p1 <= x_f32_199_fu_1449_p3;
    v_70_fu_1468_p1 <= x_f32_200_fu_1461_p3;
    v_71_fu_1480_p1 <= x_f32_201_fu_1473_p3;
    v_72_fu_1492_p1 <= x_f32_202_fu_1485_p3;
    v_73_fu_1504_p1 <= x_f32_203_fu_1497_p3;
    v_74_fu_1516_p1 <= x_f32_204_fu_1509_p3;
    v_75_fu_1528_p1 <= x_f32_205_fu_1521_p3;
    v_76_fu_1540_p1 <= x_f32_206_fu_1533_p3;
    v_77_fu_1552_p1 <= x_f32_207_fu_1545_p3;
    v_78_fu_1564_p1 <= x_f32_208_fu_1557_p3;
    v_79_fu_1576_p1 <= x_f32_209_fu_1569_p3;
    v_80_fu_1588_p1 <= x_f32_210_fu_1581_p3;
    v_81_fu_1600_p1 <= x_f32_211_fu_1593_p3;
    v_82_fu_1612_p1 <= x_f32_212_fu_1605_p3;
    v_83_fu_1624_p1 <= x_f32_213_fu_1617_p3;
    v_84_fu_1636_p1 <= x_f32_214_fu_1629_p3;
    v_85_fu_1648_p1 <= x_f32_215_fu_1641_p3;
    v_86_fu_1660_p1 <= x_f32_216_fu_1653_p3;
    v_87_fu_1672_p1 <= x_f32_217_fu_1665_p3;
    v_88_fu_1684_p1 <= x_f32_218_fu_1677_p3;
    v_89_fu_1696_p1 <= x_f32_219_fu_1689_p3;
    v_90_fu_1708_p1 <= x_f32_220_fu_1701_p3;
    v_91_fu_1720_p1 <= x_f32_221_fu_1713_p3;
    v_92_fu_1732_p1 <= x_f32_222_fu_1725_p3;
    v_93_fu_1744_p1 <= x_f32_223_fu_1737_p3;
    v_fu_1372_p1 <= x_f32_fu_1365_p3;
    x_f32_193_fu_1377_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_383_reg_2001 & ap_const_lv16_0);
    x_f32_194_fu_1389_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_385_reg_2006 & ap_const_lv16_0);
    x_f32_195_fu_1401_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_387_reg_2011 & ap_const_lv16_0);
    x_f32_196_fu_1413_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_389_reg_2016 & ap_const_lv16_0);
    x_f32_197_fu_1425_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_391_reg_2021 & ap_const_lv16_0);
    x_f32_198_fu_1437_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_393_reg_2026 & ap_const_lv16_0);
    x_f32_199_fu_1449_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_395_reg_2031 & ap_const_lv16_0);
    x_f32_200_fu_1461_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_397_reg_2036 & ap_const_lv16_0);
    x_f32_201_fu_1473_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_399_reg_2041 & ap_const_lv16_0);
    x_f32_202_fu_1485_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_2046 & ap_const_lv16_0);
    x_f32_203_fu_1497_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_reg_2051 & ap_const_lv16_0);
    x_f32_204_fu_1509_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_84_reg_2056 & ap_const_lv16_0);
    x_f32_205_fu_1521_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_85_reg_2061 & ap_const_lv16_0);
    x_f32_206_fu_1533_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_86_reg_2066 & ap_const_lv16_0);
    x_f32_207_fu_1545_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_88_reg_2071 & ap_const_lv16_0);
    x_f32_208_fu_1557_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_401_reg_2076 & ap_const_lv16_0);
    x_f32_209_fu_1569_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_403_reg_2081 & ap_const_lv16_0);
    x_f32_210_fu_1581_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_405_reg_2086 & ap_const_lv16_0);
    x_f32_211_fu_1593_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_407_reg_2091 & ap_const_lv16_0);
    x_f32_212_fu_1605_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_409_reg_2096 & ap_const_lv16_0);
    x_f32_213_fu_1617_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_411_reg_2101 & ap_const_lv16_0);
    x_f32_214_fu_1629_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_413_reg_2106 & ap_const_lv16_0);
    x_f32_215_fu_1641_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_415_reg_2111 & ap_const_lv16_0);
    x_f32_216_fu_1653_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_417_reg_2116 & ap_const_lv16_0);
    x_f32_217_fu_1665_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_419_reg_2121 & ap_const_lv16_0);
    x_f32_218_fu_1677_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_5_reg_2126 & ap_const_lv16_0);
    x_f32_219_fu_1689_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_5_reg_2131 & ap_const_lv16_0);
    x_f32_220_fu_1701_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_5_reg_2136 & ap_const_lv16_0);
    x_f32_221_fu_1713_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_5_reg_2141 & ap_const_lv16_0);
    x_f32_222_fu_1725_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_5_reg_2146 & ap_const_lv16_0);
    x_f32_223_fu_1737_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_5_reg_2151 & ap_const_lv16_0);
    x_f32_fu_1365_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_381_reg_1996 & ap_const_lv16_0);
    zext_ln432_1_fu_1324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln4_fu_1316_p3),12));
    zext_ln432_fu_1276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln4_fu_1266_p4),12));
    zext_ln433_1_fu_1334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln432_1_fu_1328_p2),64));
    zext_ln433_fu_1286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln432_fu_1280_p2),64));
end behav;
