ILOC Simulator, Version 412-2020-1
Interlock settings: memory registers branches 

0:	[loadI 8 => r1 (8)]
1:	[loadI 12 => r2 (12)]
2:	[mult r1 (8), r2 (12) => r3 (96)]
3:	[ stall ]
4:	[ stall ] *2
5:	[add r1 (8), r3 (96) => r4 (104)]

Executed 4 instructions and 4 operations in 6 cycles.
