éœ€è¦æ˜ç¡®çš„æ˜¯ï¼šæ€ä¹ˆç®¡ç†æ¥è‡ªä¸åŒé€šé“buffered sensor dataæˆ–è€…compressed data, å› ä¸ºcompressed data ä¸å†æ˜¯CCSDS packetäº†ï¼Œä¹Ÿå°±æ˜¯ä¸åŒVenS æ•°æ®åœ¨å‹ç¼©åæ€ä¹ˆåŒºåˆ†?æ¯”å¦‚è¿›å…¥buffer çš„memoryåº”è¯¥å¦‚ä½•å†è¢«æå–å‡ºæ¥ä¼ è¾“ç»™ processor, è¿™æ¶‰åŠåˆ°éœ€è¦processor çš„è½¯ä»¶éƒ¨åˆ†æ¥æå–å‚¨å­˜åœ¨buffer memoryçš„æ•°æ®

in CCU-channels SWICH 11.3 è¯„è®º by pablo:

1. All packets, regardless of its content and their need to be compressed, have to be formatted as CCSDS packets (primary and secondary header, service type, sub-type, APID, length, etc.). In particular, packets related to the transmission of science (data and metadata) shall contain the values demonstrated below (beside the rest of mandatory fields from the CCSDS standard).

ğŸ‘€ï¸ Q: æ‰€ä»¥è¿™æ„å‘³ç€å¾…å‹ç¼©æ•°æ®åŒ…è¿›å»compressorå‰é¡µæ˜¯CCSDS packetsï¼Œé‚£ä¹ˆå°±åŒ…å« ä¸ä»…æ˜¯scientific data,ä¹Ÿä¼šæœ‰header dataå’ŒCRC ï¼Œåº”è¯¥å‹ç¼©æ ¸å¦‚CCSDS123 æŒ‰ç…§3D å‹ç¼©ï¼Œ é‚£ä¹ˆå‹ç¼©å°ºå¯¸å·²ç»å›ºå®šäº†ï¼Œæ‰€ä»¥æˆ‘çŒœæµ‹è¿™é‡Œæ˜¯compressorå°†strip offè¿™äº›æ•°æ®ï¼Œåªä¿ç•™scientific data, è¿™æ ·åœ¨ç†æƒ³çŠ¶æ€ä¸‹compressorç›´æ¥é€šè¿‡spw link ä¼ è¾“ç»™processorï¼Œå¦‚æœæ‹¥å¡åˆ™éœ€è¦å­˜åœ¨buffer memoryä¸­ï¼Œè¿™æ—¶å°±éœ€è¦processor å‘é€å‘½ä»¤æå–è¿™éƒ¨åˆ†ç¼“å­˜çš„compressed dataã€‚

note: The header of the science packets to be compressed have to have a fixed length because the FPGA will strip that header irrespective of the content. =====å·²æ³¨æ˜

1. VenSpec-U is Pushbroom , since the limit of VenSpec-H, only BIP will be used, ä½†éœ€è¦æ³¨æ„çš„æ˜¯è¿™ä¸å›¾ä¸Šæ ‡æ³¨çš„ä¸å¤ªä¸€æ ·ï¼Œå› ä¸ºè¿™æ˜¯VenSpec- U çš„é‡‡é›†æ–¹å¼ï¼Œä½†ä¸åº”è¯¥æ˜¯Venspec-Uçš„è¾“å‡ºæ–¹å¼
2. ä½†æ˜¯è¿˜æœ‰ä¸€ä¸ªé—®é¢˜ï¼ŒDHU Router å¤„ç†èƒ½åŠ›ï¼Œæ¯”å¦‚3 ä¸ªé€šé“çš„HK packetï¼Œå·²ç»VenSpec-M çš„scientific data/ æ‰€ä»¥Routeråº”è¯¥è®¾ç½®ä¸ºFIFO æ¨¡å¼å—ï¼Ÿè¿™æ ·æ¯ä¸ªç«¯å£çš„å¤„ç†æ—¶é—´ç›¸åŒï¼Œ

   1. ä½¿ç”¨FIFOä»²è£èƒ½ç¡®ä¿æŒ‰ç…§è¯·æ±‚åˆ°è¾¾çš„é¡ºåºå¤„ç†ï¼Œé¿å…æŸäº›ç«¯å£è¢«é•¿æ—¶é—´é˜»å¡çš„é—®é¢˜
   2. æˆ‘è®¤ä¸ºprocessor åº”è¯¥æ¥è´Ÿè´£è°ƒåº¦æ•´ä¸ªVenSpec æ•°æ®å‹ç¼©è°ƒåº¦åŠŸèƒ½ï¼Œï¼ˆæˆ‘éœ€è¦ç¡®è®¤å„ä¸ªVenSpec channelæ•°æ®å¤§å°ï¼‰ï¼Œæ¯”å¦‚ä¸‰ä¸ªVenSpecæ•°æ®åŒæ—¶åˆ°è¾¾DHUï¼Œå…¶ç¬æ—¶é€Ÿç‡ä¼šè¶…è¿‡FPGA to Processor(100 mbps) ä¸Šé™ï¼Œ å°½ç®¡å¯èƒ½æ‹‰é•¿æ—¶é—´ å¹³å‡é€Ÿç‡ä¸ä¼šè¶…è¿‡

      1. è™½ç„¶VenSpec-U , M æ•°æ®ä¼šå‹ç¼©åæ‰ä¼ è¾“ç»™processorï¼Œæ‰€ä»¥FPGA å¯ä»¥å…ˆæ¥æ”¶æ¥è‡ªVenSpecçš„æ•°æ®ï¼Œä½†æ˜¯HK (size 4114 bytes ) ä¾ç„¶æ˜¯ä¼ è¾“ç»™processor ï¼ˆSpW address 192ï¼‰
      2.
3. å·²ç»å‹ç¼©çš„æ•°æ®å¦‚æœæœªç›´æ¥é€šè¿‡spw ä¼ è¾“åˆ°processorä¸­ï¼Œè€Œæ˜¯å­˜åœ¨bufferä¸­ï¼Œåˆ™ä¼šåŠ å¤§DHUè°ƒå–çš„å¤æ‚åº¦(ä½†é—®é¢˜æ˜¯æ€ä¹ˆä¿è¯æ–°æ•°æ®ä¸ä¼šè¦†ç›–è€æ•°æ®ï¼Ÿæ˜¯å¦èƒ½è®¡ç®—æœ€åæƒ…å†µï¼Œç»™å›¾åƒç¼“å­˜è®¡ç®—æœ€å¤§çš„åœ°å€ç©ºé—´ ï¼‰

   1. Every single sensor readout shall be transmitted using separate SpaceWire packets and shall
      be finished before next readout starts. from CCU SWICH
4. Two data fields at the beginning of the payload (D0 and D1) that contain:

   1. D0: The data set ID (to identify this particular data set)
   2. D1: A sequence number (to track the packet's position in the sequence)
   3. é—®é¢˜æ˜¯å‹ç¼©å®ŒæˆåD0,D1 è¿˜éœ€è¦é™„åœ¨compressed data å‰å—ï¼Ÿ
   4. **The key issue**: The compression core will discard these first two fields (D0 and D1) before compression. This means that the data ID information won't be part of the compressed data.
5. æˆ‘åœ¨è€ƒè™‘compressor çš„runtime configurationåŠŸèƒ½ï¼Œæˆ‘çš„è®¾æƒ³æ˜¯processoråœ¨æ¯æ¬¡ä¼ è¾“å é€šè¿‡spw å‘é€configuration dataï¼Œ ä½†æ˜¯SHyLoC é€šè¿‡AHBæ¥æ”¶é…ç½®ä¿¡æ¯ï¼Œ

##question about DHU datarte especially for sun calibration mode

@VESP-U R0-CCU-0014

During Sun calibration mode with Diffusers, VenSpec-U will generate up to 70 acquisitions.

Worst case (incl. 20% margin): the 70 acq. will be sent in 7s minimum:

- Science data (both channels on a single acq.): Bursts of 7670 kbit every 100ms

This results in a maximum data rate of 77 Mbps

ä½†æ˜¯æ ¹æ® VenSpec Data Budget Summary æ˜¾ç¤ºactually used max data rate ä¸º65 Mbit/sï¼Œæˆ‘ä¸çŸ¥é“è¿™æ˜¯æ€ä¹ˆæ¥çš„

æ‰€ä»¥æˆ‘çš„

## åˆ†æ®µä¼ è¾“å’Œå®Œæ•´ä¼ è¾“

ä½†æˆ‘æ˜ç™½ä¸€ç‚¹çš„æ˜¯ï¼Œæ¯”å¦‚æˆ‘å‹ç¼©ä¸€ä¸ª16x16x6 çš„å›¾åƒï¼Œå¦‚æœä¸€æ¬¡åªä¼ è¾“ä¸€åŠï¼Œåˆ†æˆä¸¤æ¬¡ä¼ è¾“å‹ç¼©ï¼Œé‚£æˆ‘å‰ä¸€åŠä¸æ˜¯ä¸­é—´ç»“æŸéƒ¨åˆ†çš„æ•°æ®ç”±äºæ²¡æœ‰æ¥æ”¶åˆ°åä¸€åŠçš„æ•°æ®å¯¼è‡´ä¿¡æ¯ä¸å®Œæ•´, ä¸ä¼šå¯¼è‡´åˆ†ä¸¤æ¬¡ä¼ è¾“çš„å‹ç¼©ç»“æœå’Œä¸€æ¬¡å‹ç¼©ä¼ è¾“å‹ç¼©ç»“æœä¸ä¸€è‡´å—ï¼Ÿè¿˜æ˜¯è¯´æ— æŸç®—æ³•å¯ä»¥æ¢å¤å‡ºæ¥ã€‚ç»™æˆ‘è§£é‡Šè¿™ä¸ªé—®é¢˜

### from Pablo

Compression can be configured for 2D (frames) or 3D (cubes = several frames). In either case, pixels from two different elements shall not be sent in the same packet. For instance, if a frame is 512 bytes (very small) one can compress a cube of 4 frames by sending a packet of 2048 bytes. However, if you choose to compress the frames separately, they shall be in 4 separate packets of 512 bytes each.

question from Pablo mail:

* When compressing in 2D (single frame) when does the compression start? After the first spectrum (i.e. after receiving all the colors corresponding to a spatial location) or after the end of the frame (i.e. when all the colors for all the spatial locations have been received)? How will the GR712 be notified that the compression of the frame is done so that it can be processed further?
* Same questions for 3D compression: can the compression start after the first spectrum or does it have to wait to the first full frame? Does the compression core have to know in advance how many frames are coming or does it run in "streaming mode" where it can take as many frames as you through at it?

A:

1. è¿™é‡Œçš„compressing in 2D æŒ‡çš„æ˜¯ åªä½¿ç”¨CCSDS121 è¿›è¡Œå‹ç¼©å—ï¼Œ
   1. æ ¹æ®https://venspec.atlassian.net/wiki/x/SY5D ï¼ˆDHU Interface to VenSpec-Uï¼‰VenSpec-U åœ¨æ‰«ææ—¶æ˜¯2D æ–¹å¼æ‰«æï¼Œä½†æ˜¯VenSpec-U å•æ¬¡é‡‡é›†çš„æ•°æ®åº”è¯¥æ˜¯x è½´æ˜¯special line

![1743087639697](images/DHUfordiscuss/1743087639697.png)

è¿™æ˜¯CCU-Channels SWICD çš„ç¤ºæ„å›¾ï¼Œä½†è¿™åº”è¯¥åªæ˜¯CCSDS123 å‹ç¼©æ–¹å¼ç¤ºæ„å›¾ï¼Œå¹¶ä¸åº”è¯¥æ˜¯Venspec-U çš„é‡‡é›†æ–¹å‘

![1743090458636](images/DHUfordiscuss/1743090458636.png)

Additionally, for the SHyLoC compressor, there is no 2D compression mode. When SHyLoC uses CCSDS 121 as the predictor, it performs 1D compression, and when it uses CCSDS 123 as the predictor, it performs 3D compression.

å…·ä½“æ¥è¯´ï¼Œå¯¹äºCCSDS123 åœ¨é¢„æµ‹æ—¶å¦‚ç¤ºæ„å›¾æ‰€ç¤ºï¼Œå¦‚æœé…ç½®ä¸ºfull prediction åœ¨è®¡ç®—local differences ä¼šä½¿ç”¨spectial æ–¹å‘çš„4ä¸ªsample å’Œ spectral æ–¹å‘ä¸Šçš„p bandçš„å€¼ï¼Œ å³ä½¿æ˜¯reduced prediction ä¸è®¡ç®—directional local difference(spectial direction) ä½†åœ¨è®¡ç®—Local sum æ—¶ä¹Ÿä¼šæ ¹æ®é…ç½®å‚æ•°è®¡ç®— top of current sample or using 4 neighbouring sampleçš„å€¼ã€‚ æ‰€ä»¥CCSDS123ä¸å­˜åœ¨2 D å‹ç¼©ï¼Œå½“ç„¶ä¾‹å¤–æ˜¯å¤„ç†ç¬¬ä¸€è¡Œçš„æ•°æ®ä¸å­˜åœ¨ top of current sampleçš„å€¼ï¼Œæ‰€ä»¥åªä½¿ç”¨left of current sampleçš„å€¼ã€‚æ‰€ä»¥CCSDS123 ä¸å­˜åœ¨2d compressionçš„è¯´æ³•

Specifically, for CCSDS123 during prediction as shown in the diagram, if configured for full prediction, it will use 4 samples in the spatial direction and P band values in the spectral direction when calculating local differences. Even with reduced prediction that doesn't calculate directional local differences (spatial direction), when calculating the Local sum, it will still compute values based on configuration parameters using either the top of current sample or using 4 neighboring samples. Therefore, CCSDS123 doesn't have 2D compression. The only exception is when processing the first row of data where there's no 'top of current sample' value, so it only uses the 'left of current sample' value. Therefore, the concept of 2D compression doesn't exist in CCSDS123

![1743166163583](images/DHUfordiscuss/1743166163583.png)

å¦‚è¿™å›¾æ‰€ç¤ºX-axis åº”è¯¥è¡¨ç¤ºcross-track spatial dimension,

VenSpec çš„é‡‡é›†æ–¹å¼æ˜¯æŒ‰ç…§BIL é‡‡é›†æ•°æ®ï¼Œæ ¹æ®2200 DHU Interface to VenSpec-U ï¼Œ VenSpec é‡‡é›†çš„æ•°æ®åº”è¯¥å¯ä»¥å¤„ç†åç»™CCU è¾“å‡ºæŒ‰ç…§BIP æ ¼å¼è¾“å‡ºï¼Œä¹Ÿå°±æ˜¯spectral firt. ä½†æ˜¯æˆ‘çœ‹è§Pablo åœ¨é‚®ä»¶ä¸­è¯´ pixel imformation in BIL format, æˆ‘ä¸çŸ¥é“è¿™æ˜¯å¦ä»£è¡¨å¯¹DHU å‹ç¼©æ ¸å¤„ç†VenSpec-U çš„æ•°æ®æ ¼å¼è¦æ±‚å‘ç”Ÿäº†æ”¹å˜ï¼Ÿå¦‚æœæ”¹å˜æˆ‘ä»¬éœ€è¦å°†å…¶ä¸­ä¸¤ä¸ªå‹ç¼©æ ¸è°ƒæ•´æˆå‹ç¼©BIL æ ¼å¼ã€‚ æ­¤å¤–ï¼Œå› ä¸ºCCSDS123 åœ¨è¿›è¡Œ3D å‹ç¼©æ—¶ Throughput BILåªæœ‰BIP æ ¼å¼ å¤§çº¦11-18%ï¼ˆæ ¹æ®å›¾åƒä¼šæœ‰äº›ä¸åŒï¼‰ï¼Œå¦‚æœæˆ‘ä»¬éœ€è¦ä½¿ç”¨BIL æ ¼å¼å‹ç¼©VenSpec-U æ•°æ®æˆ‘ä»¬éœ€è¦å¯¹è¿™ç‚¹è¿›è¡Œè€ƒè™‘ã€‚

### Shyloc

BIP  architecture is able to accept one compressed sample per  clock cycle. This feature makes this prediction architecture  capable of providing the highest possible throughput.

As analternative to the BIP architecture, BIP-MEM ar chitecture offers the user the possibility of using an external  memory to store the mentioned FIFO\_TOP\_RIGHT. The  access to this memory is performed by the AMBA AHB  master interface present in the IP core. One read and one  write operations are needed per sample compression.

![1743094831977](images/DHUfordiscuss/1743094831977.png)

When compressing in 2D (single frame) when does the compression start? After the first spectrum (i.e. after receiving all the colors corresponding to a spatial location) or after the end of the frame (i.e. when all the colors for all the spatial locations have been received)? How will the GR712 be notified that the compression of the frame is done so that it can be processed further?

A:

å¯¹äºBIP å‹ç¼©ï¼ŒåŸºæœ¬å¯ä»¥ç†è§£æˆå½“CCSDS123 è·å¾—å‰pä¸ªæ³¢æ®µçš„æ•°æ®å°±å¯ä»¥è¿›è¡Œå‹ç¼©ï¼Œå¯¹äºå‹ç¼©ç®—æ³•è®¡ç®—å±€éƒ¨å’Œ æ—¶æ‰€éœ€è¦çš„é‚»å±…åƒç´ ï¼Œåªç”¨æå–å‚¨å­˜åœ¨FIFOä¸­çš„æ•°æ®å°±å¯ä»¥äº†ï¼Œæ‰€ä»¥ä½¿ç”¨BIPå‹ç¼©ï¼Œcompressor å¯ä»¥æ›´å¤šçš„å¹¶è¡Œå¤„ç†ï¼ŒåŸºæœ¬ç­‰äºæ¯ä¸€ä¸ªå‘¨æœŸå¯ä»¥å¤„ç†ä¸€ä¸ªæ ·æœ¬ã€‚

å¯¹äºBIL å‹ç¼©ï¼Œåœ¨è®¡ç®—å±€éƒ¨å’Œ å’Œ è®¡ç®—å±€éƒ¨å·®å€¼æ—¶éƒ½æœ‰æ›´å¤šçš„æ•°æ®ä¾èµ–ï¼Œæ— è®ºæ˜¯ä½¿ç”¨reduced prediction(åªä½¿ç”¨å‰Pä¸ªæ³¢æ®µçš„ä¸­å¿ƒå±€éƒ¨å·®å€¼ `ğ‘‘ğ‘¥,ğ‘¦,ğ‘§`è¿›è¡Œé¢„æµ‹) è¿˜æ˜¯full prediction (ä½¿ç”¨ä¸­å¿ƒå±€éƒ¨å·®å€¼(central local differences) `ğ‘‘ğ‘¥,ğ‘¦,ğ‘§`å’Œæ–¹å‘å±€éƒ¨å·®å€¼(directional local differences) `ğ‘‘ğ‘¥,ğ‘¦,ğ‘§^NW`ã€`ğ‘‘ğ‘¥,ğ‘¦,ğ‘§^N`ã€`ğ‘‘ğ‘¥,ğ‘¦,ğ‘§^W`è¿›è¡Œé¢„æµ‹) è®¡ç®—å±€éƒ¨å’Œéœ€è¦ç­‰å¾… $P \times Nx $ æ•°æ®æ‰èƒ½å¼€å§‹å‹ç¼©ã€‚

æ‰€æœ‰æ€»ç»“æ¥è¯´ï¼Œä½¿ç”¨BIP order å‹ç¼©æ—¶ï¼Œæ•°æ®æ˜¯æŒ‰spectrum æ–¹å‘ä¼ è¾“ï¼Œåªéœ€æ”¶åˆ°pä¸ªæ³¢æ®µï¼ˆå¯ä»¥è®¾ç½®ä¸º3ï¼‰å°±å¯ä»¥å¼€å§‹å‹ç¼©äº†ï¼Œè€Œä½¿ç”¨BIL ï¼Œç”±äºè®¡ç®— local differeces åŸå› ï¼Œè€ŒBIL æ˜¯X-axis ä¼ è¾“ï¼Œæ‰€ä»¥é¡»ç­‰å¾…P æ³¢æ®µ æ•°æ®ä¼ è¾“å®Œæˆæ‰èƒ½è®¡ç®—åç»­prediction residual. è¿™ä¹Ÿå°±æ˜¯BIL å‹ç¼© Throughput æ¯”BIPä½çš„åŸå› ã€‚ ä½†æ˜¯ccsds123ä½¿ç”¨BIL mode å‹ç¼©æ—¶ ä¹Ÿéƒ½ä¸éœ€è¦receive all the spectrum å°±å¯ä»¥å¼€å§‹å‹ç¼©äº†ï¼ˆåªéœ€è¦P or P+3 ä¸ª bandï¼‰. åœ¨ä½¿ç”¨BIP-mode æ—¶æ¯ä¸€ä¸ªpixeléƒ½å«æœ‰äº†æ‰€æœ‰çš„spectrumã€‚

## Only BIP will be used, so compression starts after reception of the first P bands, i.e. after the first P lines?

A:Only BIP will be used, so compression starts after reception of the first P bands, i.e. after the first P lines? é’ˆå¯¹è¿™ä¸ªé—®é¢˜å°†ä»¥ä¸‹å›ç­”ç¿»è¯‘æˆè‹±æ–‡ï¼Œå¹¶å¯¹æˆ‘çš„å›ç­”ç»™å‡ºå»ºè®® çœ‹æˆ‘çš„ç†è§£å¯¹ä¸å¯¹ï¼šè¿™é‡Œæˆ‘æƒ³æ›´è¯¦ç»†çš„è¡¨è¿°ï¼šSHylocåº”è¯¥è¢«åˆ†ä¸ºä¸¤ä¸ªé˜¶æ®µæ¥ç ”ç©¶ï¼šprediction and encoder. ä¹‹å‰æˆ‘æ‰€è®¨è®ºçš„ä¸»è¦æ˜¯é¢„æµ‹ é˜¶æ®µï¼Œ è¿™é‡Œå…¶å®æˆ‘å¿½ç•¥äº†ä¸€ç‚¹ï¼Œå°±æ˜¯æˆ‘ä»¬ä½¿ç”¨çš„SHyLoC compressor ä½¿ç”¨CCSDS121 ä½œä¸ºblock encoderçš„è¯ï¼Œ å‹ç¼©å¼€å§‹è¿˜å’Œblock sizeæœ‰å…³ï¼Œallowed value [8,16,32,64] ï¼Œä¹Ÿå°±æ˜¯ccsds121 ç­‰å¾…ç´¯ç§¯æ»¡Jä¸ªæ ·æœ¬åï¼Œæ‰èƒ½å¼€å§‹ç¼–ç å‹ç¼©ã€‚æ‰€ä»¥åœ¨è¿™é‡Œèµ·å†³å®šæ„ä¹‰çš„æ˜¯CCSDS121 çš„block sizeã€‚ æ— è®ºæ˜¯é‡‡ç”¨CCSDS121 ä½œä¸º1D å‹ç¼© è¿˜æ˜¯CCSDS123+CCSDS121. è€Œä¸”æˆ‘è®¤ä¸ºè€ƒè™‘when compression startçš„è¯ ç ”ç©¶ p band ä¸»è¦é’ˆå¯¹çš„æ˜¯ ccsds123 ä½œä¸ºpreprocessor é¢„æµ‹é˜¶æ®µ ï¼Œå¯¹å‹ç¼©å¼€å§‹æ„ä¹‰ä¸å¤§ã€‚ è¿™é‡Œèµ·å†³å®šæ„ä¹‰çš„æ˜¯CCSDS121 çš„block sizeã€‚ æ— è®ºæ˜¯é‡‡ç”¨CCSDS121 ä½œä¸º1D å‹ç¼© è¿˜æ˜¯CCSDS123+CCSDS121ã€‚ä½†æ˜¯æˆ‘å‘ç°æˆ‘ä»¬åœ¨å‹ç¼©BIPçš„Hyperspectral imageæ—¶ ä½¿ç”¨sample encoderèƒ½è·å¾—æ›´é«˜çš„compression ratio,

æ‰€ä»¥æˆ‘æ€»ç»“çš„æ˜¯å½“ä½¿ç”¨3d compression , ä¹Ÿå°±æ˜¯ CCSDS123 ä½œä¸º predictorï¼Œè¿™é‡Œæœ‰ä¸¤ä¸ªencoderé€‰æ‹©ï¼šåˆ†åˆ«æ˜¯CCSDS123 sample encoder or CCSDS121ä½œä¸º block encoder. ä½†æ˜¯è€ƒè™‘åˆ°BIP ä½¿ç”¨sample encoderèƒ½è·å¾—æ›´é«˜çš„çš„å‹ç¼©æ¯”ï¼Œæ‰€ä»¥åœ¨3d å‹ç¼© encoder æˆ‘ä»¬ä¼šé€‰æ‹©ccsds123 ä½œä¸ºsample encoderã€‚ è¿™æ—¶ç†è®ºä¸Šæ”¶åˆ°æ¯ä¸€ä¸ªpixelå¼€å§‹å‹ç¼©ï¼Œæ¯”å¦‚spetial(0,0) çš„å‰p or P+3 bandï¼ˆæ ¹æ®é…ç½®å‚æ•°ï¼‰,å¼€å§‹ prediction é˜¶æ®µï¼Œsample encoderå¼€å§‹å¯¹æ¯ä¸€ä¸ªsampleç¼–ç ï¼Œï¼ŒCCSDS-123 èƒ½å¤Ÿåœ¨æ”¶åˆ°è¶³å¤Ÿå¤šçš„åˆå§‹æ³¢æ®µæ•°æ®åç«‹å³å¼€å§‹å‹ç¼©è¿‡ç¨‹ï¼Œè€Œä¸éœ€è¦ç­‰å¾…æ•´ä¸ªå¸§çš„å®Œæˆï¼Œä¹Ÿä¸éœ€è¦é¢„å…ˆçŸ¥é“è¦å¤„ç†çš„å¸§æ•°é‡ã€‚

There are more detailed explanation: SHyLoC should be studied in two stages: prediction and encoding. Previously, I mainly discussed the prediction stage, but I overlooked something important - when using the CCSDS121 as a block encoder in our SHyLoC compressor, compression start also depends on the block size, with allowed values [8, 16, 32, 64]. This means CCSDS121 waits until J samples have accumulated before it can begin encoding compression. So the determining factor here is the CCSDS121 block size, whether using CCSDS121 for 1D compression or CCSDS123+CCSDS121 together.

I believe that when considering when compression starts, studying P bands is mainly relevant to the prediction stage of CCSDS123 as a preprocessor, and not very significant for when compression actually begins. The determining factor is the CCSDS121 block size, whether using CCSDS121 for 1D compression or CCSDS123+CCSDS121 for 3D compression.

However, I've discovered that when compressing BIP Hyperspectral images, using a sample encoder (which is from CCSDS123)achieves a higher compression ratio. So my conclusion is that for 3D compression (CCSDS123 as predictor), there are two encoder options: CCSDS123 sample encoder or CCSDS121 as block encoder. Considering that BIP achieves higher compression ratios with the sample encoder, for 3D compression encoding we would choose CCSDS123 as the sample encoder instead of CCSDS121 as block encoder.

In this case, theoretically compression begins with each received pixel, for example after receiving the first P or P+3 bands (depending on configuration parameters) of spatial position (0,0), the prediction stage begins, and the sample encoder starts encoding each sample. Therefore, we can consider that CCSDS123 starts compression as soon as data is available. CCSDS-123 can begin the compression process immediately after receiving enough initial band data, without needing to wait for the entire frame to complete or knowing in advance how many frames will be processed.

So the CCSDS123 can run in streaming mode

å¯¹äº1D compression, ä¹Ÿå°±æ˜¯ CCSDS121ï¼Œè¿™æ—¶ä¼šæ¯æ”¶åˆ°J(block size) ç„¶åè¿›è¡Œå¤„ç†å¼€å§‹å‹ç¼©.

1. For the CCSDS 123 preprocessor (predictor):
   * For the very first pixel at position (0,0,0), prediction uses default values since there are no preceding samples.
   * For subsequent bands of the first pixel, prediction can use information from previously processed bands of the same pixel, up to P previous bands.
   * The process doesn't need to wait for P complete bands before starting; it begins immediately but with limited historical data for early samples.
2. For the CCSDS 121 block-adaptive encoder:
   * the block size J (with allowed values of 8, 16, 32, or 64) affects when coding can begin.
   * The encoder must accumulate J mapped prediction residuals before selecting the optimal encoding option and producing output.
   * In a combined CCSDS 123 + CCSDS 121 system, the CCSDS 123 preprocessor can start producing mapped residuals immediately, but the CCSDS 121 encoder must wait until it has accumulated J samples.

So in summary, for BIP order:

* The CCSDS 123 prediction starts immediately, though with limited context for early samples
* The P parameter affects prediction quality rather than when compression starts
* The CCSDS 121 block size J determines when encoded output begins to be produced

The key factor that determines when compressed output becomes available is primarily the block size J of the CCSDS 121 encoder rather than the P parameter of the CCSDS 123 predictor.

How will the GR712 be notified that the compression of the frame is done so that it can be processed further? å¯¹äºè¿™ä¸ªé—®é¢˜ï¼š

å¦‚æœcompressor å‹ç¼©å®Œäº†æ‰€æœ‰æ•°æ®ï¼ŒFinished signal ä¼šassertedã€‚ç„¶åcompressor ä¼šæ ¹æ®é…ç½®æ¨¡å¼è¿›è¡Œé…ç½®ï¼Œé…ç½®å®Œæˆäº†å°±å¯ä»¥è¿›è¡Œä¸‹ä¸€æ¬¡å‹ç¼©ã€‚ä½†æ˜¯ç›®å‰çš„è®¾è®¡è¿˜æ²¡æœ‰è€ƒè™‘åˆ°é€šçŸ¥GR712 å‹ç¼©å®Œæˆã€‚ç›®å‰FPGAå†…compressor çš„è®¾è®¡æ˜¯ï¼šä½¿ç”¨compile time configuration, compressor ä¼šæŒç»­ä¸æ–­åœ°è¿›è¡Œå‹ç¼© Hyperspectral image(å¤§å°å›ºå®šä¸º$ Nx \times Ny \times Nz$ ) æ¯ä¸€æ¬¡çš„å‹ç¼©ä¸éœ€è¦GR712çš„å¹²é¢„ã€‚

åœ¨è¿™é‡Œcompressoræä¾›ä¸¤ç§é…ç½®æ–¹å¼ï¼Œä¸€ç§æ˜¯åœ¨compile time é…ç½®ï¼Œè¿™æ„å‘³ç€æ‰€æœ‰æ‰€æœ‰å‚æ•°éƒ½åœ¨FPGA synthesiså‰è¢«é…ç½®ï¼Œæ‰€ä»¥é…ç½®æˆè¿™ä¸ªæ¨¡å¼æ—¶å‹ç¼©å™¨ä¼šè‡ªåŠ¨æ ¹æ®å‚æ•°è¿›è¡Œé…ç½®å¹¶å¼€å§‹å‡†å¤‡æ¥æ”¶sample å¼€å§‹æ–°çš„å‹ç¼©è¿‡ç¨‹

å¦ä¸€ç§æ˜¯run-time é…ç½®ï¼Œè¿™æ˜¯compressoréœ€è¦é€šè¿‡AHB bus æ¥æ”¶é…ç½®å‚æ•°ï¼Œåªæœ‰æ¥æ”¶å‚æ•°æˆåŠŸå¹¶ä¸”é…ç½®å‚æ•°åœ¨å®šä¹‰çš„èŒƒå›´å†… compressoræ‰èƒ½é…ç½®æˆåŠŸï¼Œcompressor é…ç½®æˆåŠŸåï¼Œå°±å¯ä»¥å¼€å§‹å‹ç¼©ã€‚

æ‰€ä»¥åœ¨è¿™é‡Œæˆ‘ä¹Ÿéœ€è¦ç¡®è®¤compressoræ˜¯é€‰ç”¨ run-time configuration è¿˜æ˜¯compile-time configuration. å¦‚æœå‹ç¼©å‚æ•°æ˜¯é¢„å®šä¹‰å¥½çš„ä¸éœ€è¦è¿›è¡Œè°ƒæ•´çš„è¯ä½¿ç”¨compile-time configuration å› ä¸ºé€‰ç”¨run-time configuration ï¼Œæˆ‘ä»¬éœ€è¦ä½¿ç”¨ä¸€ä¸ªahb master é…ç½® SHyLoC compressor, æˆ‘ä»¬éœ€è¦æ˜ç¡®compressor é…ç½®æ–¹å¼å’Œè¦æ±‚, æ¯”å¦‚å¯ä»¥åœ¨FPGA è®¾è®¡ä¸€ä¸ªahbram ï¼Œconfiguration parameter å¯ä»¥å‚¨å­˜åœ¨è¿™ä¸ªahbramä¸­ï¼Œprarameterå¯ä»¥é€šè¿‡GR712 ä¿®æ”¹ configuration parameter æˆ–è€…æ ¹æ®venspec channal çš„packet é…ç½® compressor.

ä¹Ÿå°±æ˜¯è¯´GR712 å¯ä»¥é€šè¿‡Finished signal å¾—çŸ¥compression of the frame is done. å¯ä»¥é€šè¿‡GR712 ä¿®æ”¹ä¸‹ä¸€æ¬¡å‹ç¼©çš„é…ç½®å‚æ•°ï¼Œå› ä¸ºcompressor å°†è¢«é…ç½®ä¸ºrun-time configuration, æ‰€ä»¥å°†ä¼šæœ‰ä¸€ä¸ªAHB master ä¼ è¾“ç»™åœ¨compressor ä¸­ç”¨äºæ¥æ”¶configuration parameterçš„AHB slave. å½“compressor AwaitingConfig signal ç½®ä½ä¸”ready ä¸ºé«˜å°±å¯ä»¥

Therefore, I also need to confirm here whether the compressor uses run-time configuration or compile-time configuration. If the compression parameters are predefined and don't need adjustment, compile-time configuration would be appropriate. Because if using run-time configuration, we need to use an AHB master to configure the SHyLoC compressor, and we need to clarify the compressor configuration method and requirements. For example, we could design an AHBRAM in the FPGA where configuration parameters could be stored, and parameters could be modified through the GR712 processor or configured based on packets from VenSpec channels.

æˆ‘ä¸ªäººæ›´åå‘é€šè¿‡AHB i/oé…ç½®ï¼Œå› ä¸ºè¿™æ˜¯æ›´å®¹æ˜“çš„é€‰é¡¹ï¼Œå› ä¸ºä½¿ç”¨spacewire channel 0 ä¼šæ¶‰åŠåœ¨spw router ä¸­æ·»åŠ æ–°çš„status registerï¼Œåº”è¯¥ä¼šéœ€è¦æ›´å¤æ‚çš„æµ‹è¯•ï¼Œæˆ‘çœ‹è§Pre-EM User-manual åº”è¯¥æ˜¯æœ‰8bit çš„buså¯ä»¥ç”¨äºGR712 å’Œ FPGAé€šä¿¡ï¼Œ å¦å¤–ä¸€ç‚¹æ˜¯æˆ‘å¯ä»¥é€šè¿‡GR712 å°† configuration registerçš„å€¼å‚¨å­˜åœ¨MRAM ä¸­é€šè¿‡GR712 FTMCæ§åˆ¶ï¼Œæˆ‘çœ‹è§æˆ‘ä»¬çš„è®¾è®¡åº”è¯¥FPGAä¹Ÿå°±æ˜¯å¯ä»¥é€šè¿‡Memcontrollerè¯»å– CFGçš„å€¼ï¼ˆconfiguration registerï¼‰å®Œæˆrun-time configuration é…ç½®ï¼Œè¿™ç§æ–¹å¼å¯è¡Œå—

I personally perfer configuring via AHB I/O since it's the easier option. Using SpaceWire channel 0 would involve adding a new status register to the SPW router and likely require more complex testing. I saw in the Pre-EM User Manual that there is an 8-bit bus available for communication between the GR712 and the FPGA.

Additionally, we can store the value of the configuration register in the MRAM through the GR712â€™s FTMC control. According to our design, the FPGA should be able to read the configuration register (CFG) via the memory controller to complete the run-time configuration. Do you think this approach is feasible?

å¯¹äºCCSDS123 ä¸åŒçš„æ•°æ®æ’åˆ—ç±»å‹ï¼Œcompressorå¤„ç†æ–¹å¼ä¹Ÿæ˜¯ä¸åŒçš„ï¼š

* åœ¨BIPæ¨¡å¼ä¸‹ï¼šå¤„ç†å®Œç¬¬ä¸€ä¸ªåƒç´ çš„å‰Pä¸ªæ³¢æ®µåï¼Œå‹ç¼©å°±å¯ä»¥å¼€å§‹
  * ä¸€èˆ¬P å®šä¹‰ä¸º3ï¼Œå› ä¸ºè¶…è¿‡3å¯¹å‹ç¼©å‡ ä¹æ²¡æœ‰å½±å“ï¼ˆä½†på€¼è¿‡å¤§ä¼šæ¶ˆè€—è¿‡å¤šçš„DSPï¼‰
* åœ¨BILæ¨¡å¼ä¸‹ï¼šå¤„ç†å®Œç¬¬ä¸€è¡Œä¸­è¶³å¤Ÿçš„åƒç´ åï¼Œå‹ç¼©å°±å¯ä»¥å¼€å§‹

Same questions for 3D compression: can the compression start after the first spectrum or does it have to wait to the first full frame? Does the compression core have to know in advance how many frames are coming or does it run in "streaming mode" where it can take as many frames as you through at it? å…³äºè¿™ä¸ªé—®é¢˜æˆ‘è®¤ä¸ºccsds æ˜¯å½“å‹ç¼©å®Œä¸€ä¸ªcubeåä¼šæ ¹æ®é…ç½®çš„æ–¹å¼ï¼Œå¦‚æœä¸è°ƒæ•´parameterï¼Œæ¯æ¬¡compressorå®Œæˆä¸€ä¸ªcubeï¼ˆx ,y,zï¼‰ å‹ç¼©åä¼šè¿›è¡Œé…ç½®ï¼Œé…ç½®å®Œæˆåä¼šå‘é€ready ä¿¡å·å°±ä¼šæ¥æ”¶Raw image, compressorä¼šè®¡ç®—æ¥æ”¶äº†å¤šå°‘ä¸ªæ•°æ®ï¼ˆ$ Nx \times Ny \times Nz$ï¼‰, å¦‚æœæœ‰data æ²¡æœ‰ä¼ è¾“ç»™compressor è€Œcompressoræ²¡æœ‰å®Œæˆæ­¤æ¬¡å‹ç¼©çš„è¯ compressorä¼šå¤„äºç­‰å¾…çŠ¶æ€ï¼Œé™¤éæ”¶åˆ°å…¨éƒ¨çš„input dataï¼Œ

å¦å¤–å¯¹äºSHyLoC compressor å¹¶ä¸å­˜åœ¨2D compression, SHyLoC ä½¿ç”¨CCSDS121ä½œä¸ºpredictoræ—¶ æ˜¯1D å‹ç¼©ï¼Œä½¿ç”¨CCSDS123 ä½œä¸ºpredictoræ—¶ æ˜¯3D å‹ç¼©ã€‚

CCSDS121 1d å‹ç¼©çš„æœºåˆ¶æ˜¯ä»€ä¹ˆï¼Ÿä»¥åŠCCSDS121 ä½œä¸ºCCSDS123 çš„block encoderçš„å¥½å¤„æ˜¯ä»€ä¹ˆï¼Ÿä¸ºä»€ä¹ˆä¸ä½¿ç”¨CCSDS123 çš„sample encoder

## CCSDS 121 1D compression mechanism:

CCSDS 121 is a lossless data compression standard that uses a simple unit-delay predictor followed by an adaptive entropy encoder. The compression mechanism works as follows:

1. **Prediction**: The unit-delay predictor estimates the current sample based on the previous sample. For the first sample in a sequence, a reference value is used.
2. **Mapped Prediction Residual**: The difference between the predicted value and the actual value (prediction residual) is mapped to a non-negative integer.
3. **Block-Adaptive Entropy Encoding**: The mapped residuals are divided into blocks of J samples. For each block, multiple encoding options are evaluated concurrently:
   * Fundamental Sequence (FS) coding
   * Sample splitting (with different k values)
   * Second-extension option
   * Zero-block option
   * No compression option
4. The option that produces the shortest codeword for the current block is selected, and an identifier for this option is attached to the compressed block.

## Benefits of using CCSDS 121 as a block encoder for CCSDS 123:

1. **Adaptive Encoding**: The block-adaptive approach allows the encoder to adapt to changing statistics in the data, potentially achieving better compression than the sample-adaptive encoder in some cases.
2. **Lower Bit Rate Capability**: The CCSDS 121 block-adaptive encoder can achieve bit rates lower than 1 bit per pixel (bpp), while the CCSDS 123 sample-adaptive encoder has a theoretical minimum limit of 1 bpp.
3. **Zero-Block Handling**: The block-adaptive encoder has a specific option for blocks of all zeros, which can significantly improve compression for sparse data with many zero values.
4. **Flexibility**: The block-adaptive encoder provides multiple coding options that can be selected based on the data characteristics, potentially leading to better compression performance across a wider range of data types.

ä½†æ˜¯æ•°æ®æ˜¾ç¤ºä½¿ç”¨sample encode å‹ç¼©ç‡ä¼šæ›´å¥½

The main reason why someone might choose the block-adaptive encoder over the sample-adaptive encoder is the potential for higher compression ratios, especially for data with varying statistical properties or with many blocks of zeros. However, this comes at the cost of increased computational complexity since multiple encoding options need to be evaluated for each block.

The sample-adaptive encoder provided in CCSDS 123 is simpler and may have lower computational requirements, but it cannot achieve bit rates below 1 bpp, which can be a limitation for high compression requirements.

å…³äºCCU-Channels SWICD 11.3. compression implementation ,"Although the data ID will be tracked by correlating the APID of the header with the compression core that is processing it, since D0 and D1 will be discarded by the compression, it might be advisable to put the data ID somewhere among the pixels so that it gets compressed together. The two best candidates are the first pixel of each frame or the first pixel of each line. One solution that will certainly not work is to put it at the beginning of each packet, because then these fake pixels will be scattered all over the frame."  æˆ‘æƒ³çŸ¥é“å¦‚æœåŠ å…¥è¿™ä¸ªD0å’ŒD1 è¿› actual pixel, é‚£ä¹ˆä¸€ä¸ªcube data set å°†è¿™ä¼šæ”¹å˜fixed predefined data format å—ï¼Ÿ æˆ‘éœ€è¦æ˜ç¡®è¿™ä¸€ç‚¹ã€‚

å¦å¤–åœ¨å¯¹äº

å¦‚æœä¸å°†D0ï¼ŒD1æ”¾å…¥å¯¹äºData Set ID and Packet Sequence numberè¿™äº›æ•°æ®æ˜¯å¦æ˜¯åœ¨è¿›å…¥FPGAæ—¶è¢«å»æ‰ï¼Ÿå¦‚æœæ˜¯çš„è¯ï¼Œæˆ‘éœ€è¦æ˜ç¡®è¿™äº›header æ˜¯å¤šå°‘bit--åº”è¯¥ä¸ç”¨SWICD æœ‰è¯´æ˜ã€‚

Regarding CCU-Channels SWICD 11.3 compression implementation, "Although the data ID will be tracked by correlating the APID of the header with the compression core that is processing it, since D0 and D1 will be discarded by the compression, it might be advisable to put the data ID somewhere among the pixels so that it gets compressed together. The two best candidates are the first pixel of each frame or the first pixel of each line. One solution that will certainly not work is to put it at the beginning of each packet, because then these fake pixels will be scattered all over the frame." I want to know if adding this D0 and D1 into actual pixels will change the fixed predefined data format of a cube data set? I need to clarify this point. Additionally, for APID, Service Type and Subtype, are these data removed when entering the FPGA? If so, I need to know how many bits these headers are. Then I can modify the design to remove these headers before the packet enters the compressor.

å¦å¤–åœ¨service(213,2) and (213,3) æ—¶ï¼Œå…³äºSWICD è¯´æ˜çš„â€œIt shall be noted that APID, Service Type and Subtype, Data Set ID and Packet Sequence number(as well as the 16 bit of the CRC at the end) will be ignored by the compression core, but they will be carefully observed by the processor whenever data is to be sent uncompressed (by sending it to SpW 192 instead of 220).â€ è¿™æ˜¯å¦è¯´æ˜compression coreå¯ä»¥ç›´æ¥å¿½ç•¥è¿™äº›ä¿¡æ¯ï¼ˆ==APID, Service Type and Subtype, Data Set ID and Packet Sequence number==ï¼‰ä¸éœ€è¦åœ¨FPGAå†…å»æ‰è¿™äº›ä¿¡æ¯å³å¯ï¼Œå¯¹å—ï¼Ÿ

![1743278599828](images/DHUfordiscuss/1743278599828.png)

Q2:

å¦ä¸€ç‚¹æ˜¯å…³äºå‹ç¼©æ•°æ®æ—¶å‘ç”Ÿæœ‰æ•°æ®ä¸¢åŒ…çš„æƒ…å†µï¼Œä»è€Œå¯¼è‡´Compressor æ²¡æœ‰æ”¶åˆ°è¶³å¤Ÿæ•°é‡çš„æ•°æ®ï¼ˆ$ Nx \times Ny \times Nz$ï¼‰é‚£è¿™æ—¶å¦‚æœä¸‹ä¸€ä¸ªHyperspectrumå‹ç¼©æ•°æ® è¿›å…¥æ¥ç€å‹ç¼©ä¼šé€ æˆæ•°æ®æ··ä¹±ã€‚æ‰€ä»¥æˆ‘æƒ³çŸ¥é“æœ‰æ²¡æœ‰å¿…è¦åœ¨DHU FPGAè®¾è®¡è¿™æ ·ä¸€ä¸ªé€»è¾‘ï¼šå½“æ”¶åˆ°ä¸€ä¸ªpacket çš„service ä¸ºï¼ˆ213ï¼Œ1ï¼‰æ—¶è¡¨ç¤ºè¿™ä¸ªpacketæ˜¯header dataï¼Œå°±ä»£è¡¨ä¸‹ä¸€æ¬¡çš„image å‹ç¼©å¼€å§‹äº†ï¼Œå¯ä»¥è®¾è®¡ä¸€ä¸ªè®¡æ•°å™¨ç»Ÿè®¡æœ‰å¤šå°‘ä¸ªæ•°æ®è¿›å…¥compressorå‰ï¼Œå¦‚æœåœ¨ä¸‹ä¸€ä¸ªheaderå‰æ²¡æ”¶åˆ°è¶³å¤Ÿæ•°é‡çš„æ•°æ®å°±è¯´æ˜å‘ç”Ÿäº†ä¸¢åŒ…ï¼Œè¿™æ—¶å¯ä»¥è¿”å›ä¸€ä¸ªerrorä¿¡å·ç»™GR712 è¯´æ˜ä¼ è¾“ä¸¢åŒ…ï¼Œè¿™æ—¶è®¾è®¡ä¸€ä¸ªé€»è¾‘ç»™Compressor è¾“å‡ºä¸€ä¸ªForcestop signal,ä½¿å¾—compressor å¼ºåˆ¶è¿›å…¥æ–°çš„å‹ç¼©çŠ¶æ€ï¼Œé¿å…äº†å½“ä¸€ä¸ªæ–°çš„image éœ€è¦å‹ç¼©ï¼Œè€Œä¸Šä¸€æ¬¡å‹ç¼©ç”±äºä¸¢åŒ…é€ æˆæœªå®Œæˆå‹ç¼©çš„æƒ…å†µã€‚æ‰€ä»¥ç›¸å½“äºæ¯æ¬¡compressoråœ¨æ¥æ”¶ header dataæ—¶éƒ½å°†æ£€æŸ¥æ˜¯å¦æ˜¯æ­£ç¡®æ•°é‡çš„åŒ…åˆ°è¾¾compressorï¼Œå¦‚æœæ²¡æœ‰ï¼Œå°±æ‰§è¡Œä¸€æ¬¡forcestop å‘½ä»¤ã€‚

Another issue concerns data packet loss before compression, which can lead to the Compressor not receiving the expected number of data samples (Nx Ã— Ny Ã— Nz). If compression of the next hyperspectral image begins immediately afterward, this can cause data confusion. Therefore, I'm wondering if it's necessary to design the following logic in the DHU FPGA: When a packet with service (213,1) is received, indicating header data and the start of a new image compression, a counter could track how many data samples enter the compressor. If the expected amount of data isn't received before the next header arrives, this indicates packet loss. In this case, an error signal could be sent to the GR712 processor reporting the transmission loss, and logic could be implemented to output a ForceStop signal to the Compressor, forcing it to enter a new compression state. This would prevent situations where a new image needs compression while the previous compression remains incomplete due to packet loss. Essentially, each time the compressor receives header data, it would verify whether the correct number of packets reached the compressor, and if not, execute a ForceStop command.

Q3

![1743414687646](images/DHUfordiscuss/1743414687646.png)

é¦–å…ˆè¿™é‡Œçš„é—®é¢˜æ˜¯ä¸ºä»€ä¹ˆå¯¹äºCalibration data

![1743413672889](images/DHUfordiscuss/1743413672889.png)

æˆ‘æƒ³çŸ¥é“è¿™ä¸ªVenSpec Data Budget Summary ä¸­è®¡ç®—Instrument data rate with maturity margin æ˜¯å¦åŒ…å«äº†ä½¿ç”¨spacewire ä¼ è¾“çš„å¼€é”€ï¼Œå¦‚æœæ²¡æœ‰çš„è¯è¿˜éœ€åŠ ä¸Š8b/10b çš„å¼€é”€ã€‚ å¹¶ä¸”åœ¨sun calibration Venspec-U å’ŒVenspec-H åŒæ—¶è¿›è¡Œï¼Œå¹¶ä¸”æˆ‘æ³¨æ„åˆ°å¯¹CCU å¯¹calibration data çš„compression factorä¸º1ï¼Œé‚£è¿™æ—¶Venspec-U ä¼ è¾“ç»™DHUçš„datarate å°±æ˜¯$ 76.692Mbit/s \times 10b\div8b = 95.865Mbit/s  $ Venspec-H Sun calibrationæœ€å¤§datarate ä¸º $14.354Mbit/s \times 10b \div 8b =17.9425Mbit/s$ ã€‚é‚£è¿™æ—¶éƒ¨åˆ†æ•°æ®éœ€è¦å­˜å‚¨åœ¨SDRAMä¸­æ‰èƒ½å®Œæˆä¼ è¾“ï¼Œå½“GR712å’ŒFPGAä¹‹é—´çš„spw link å¯ä»¥ä¼ è¾“ç¼“å­˜åœ¨SDRAMä¸­çš„æ•°æ®æ•°æ®æ—¶ï¼Œè¿™æ—¶éœ€è¦æ§åˆ¶æŒ‡ä»¤é€šè¿‡memory controlleræå–ä¸´æ—¶å­˜å‚¨åœ¨SDRAMä¸­çš„æ•°æ®ï¼Œé‚£è¿™ä¸ªå‘½ä»¤åº”è¯¥ç”±GR712ç”Ÿæˆï¼Œè¿˜æ˜¯ç”±FPGA è‡ªå·±ç”Ÿæˆï¼Œå› ä¸ºå¦‚æœcalibration dataæœªç»å‹ç¼©çš„è¯å‚¨å­˜åœ¨SDRAMä¹Ÿæ˜¯å›ºå®šé•¿åº¦ï¼ŒGR712å°±å¯ä»¥å‘å¸ƒæŒ‡ä»¤è¯»å–ç‰¹å®šåœ°å€çš„æ•°æ®ï¼Œå®Œæˆæ•°æ®çš„ä¼ è¾“ã€‚

I would like to know if the 'Instrument data rate with maturity margin' in the VenSpec Data Budget Summary includes the SpaceWire transmission overhead. If not, the 8b/10b encoding overhead would need to be added. Additionally, during sun calibration, both VenSpec-U and VenSpec-H operate simultaneously, and I've noticed that the CCU's compression factor for calibration data is 1. In this case, VenSpec-U's transmission rate to the DHU would be 76.692Mbit/s Ã— 10bÃ·8b = 95.865Mbit/s, while VenSpec-H's maximum sun calibration data rate would be 14.354Mbit/s Ã— 10bÃ·8b = 17.9425Mbit/s. This means some data would need to be stored in SDRAM to complete the transmission. When the SpW link between GR712 and FPGA can transmit the data cached in SDRAM, control commands would need to retrieve this temporarily stored data through the memory controller. Should these commands be generated by the GR712 or by the FPGA itself? Since calibration data is of fixed length if uncompressed, storing it in SDRAM would also be of fixed length, allowing the GR712 to issue commands to read data from specific addresses, completing the data transmission.

**BIP (Band Interleaved by Pixel)**:

* Processes all spectral bands for one pixel before moving to the next pixel
* Allows for maximum throughput (one sample per clock cycle) as there are fewer data dependencies between consecutive pixels
* Enables pipeline implementation for hardware acceleration
* Memory requirements include storing adjacent samples for all bands

**BIL (Band Interleaved by Line)**:

* Processes a complete line in one spectral band before moving to the next band
* Creates more data dependencies that limit parallelism
* Needs more complex scheduling to maintain throughput
* Requires storing local differences for a line of pixels
* Common for pushbroom sensors in satellite applications

Different architectures have been developed for each ordering to optimize performance. BIP generally achieves the highest throughput but may require more memory resources, while BIL typically aligns better with how data is acquired by many satellite sensors.

### response for email:

Hi BjÃ¶rn,

I've reviewed the document section between "11. Compression" and "12. Time Synchronization" in detail.

Regarding the time synchronization approach, I can confirm this should not pose any problems for the DHU hardware. The FPGA will only need to route TC and TM messages as specified, and we simply need to verify the FPGA router's timecode forwarding functionality in our upcoming tests.

For the channel dataset, having the basic spatial and spectral dimensions along with the bitwidth data is sufficient.

My main question remains regarding D0 and D1 (data ID and sequence). I agree with the SWICD's point that these values cannot simply be placed at the beginning of each packet. As I mentioned in my MD document comments, when adding these D0 and D1 values to the science data for compression, we need to ensure that the product of the three-dimensional data accurately matches the input data quantity.

I've updated the MD document with additional comments and questions that we should discuss in our next disccussion.

Best regards,

response to email

I have provided detailed answers to your questions in the attachment.

Regarding the packet size, it has no impact on the compression core. My understanding is that VenSpec-U has 2048 bands. Due to the packet size limitation, where each packet can only be 2 Kbytes, only half a line of data can be transmitted at a time. In practice, this does not affect the compressor functionality, as the compressor simply waits for the next sample. When a new sample arrives, the compressor continues processing until all samples have been received and the compression operation is completed.

æ­£å› ä¸ºcompression core åªå…³å¿ƒdata size, æˆ‘éœ€è¦æ›´æ¸…æ™°çš„çŸ¥é“å…³äºD0(data ID) and D1(sequence) çš„å…·ä½“è®¾ç½®ï¼Œå› ä¸ºå¦‚æœéœ€è¦put data ID among the pixel çš„è¯ï¼Œè¿™æ ·æ˜¯å¦ä¼šè®©compression raw image data size å˜å¤§å‘¢ï¼Ÿ

Precisely because the compression core only cares about data size, I need to understand more clearly the specific configuration of D0 (data ID) and D1 (sequence). If we need to put the data ID among the pixels, would this increase the raw image data size for compression?

å…³äºcalibration data:

- LR and HR calibration at the same time, yes. So both compression cores
  have to run at the same time. formally speaking, we â€œdon't needâ€ compression for dark cal. ä»€ä¹ˆæ„æ€

# Email in 15.04 from pablo

context:

```
Thank you very much for putting this information together. This is really informative and important (in fact most of it should go to the user manual of the pre-EM even if they are not specific to the pre-EM). We have two follow-up questions on this topic:
 
Is it true that these three signals (Awaiting Config, Ready, Finished) will be repeated three times (i.e. once per core)?
How will the compression core notify how much compressed data it has produced? I assume that the starting memory address for output will be provided to the core during the configuration phase, but the output size will not be predictable and therefore has to be communicated back to the processor somehow.
 

From your comment about the dimensions I understand that for the normal VESU observations defined in https://venspec.atlassian.net/wiki/spaces/PfPssEnvisionCcu/pages/337641556/CCU-Channels+SWICD#11.3.2.-Configuration-of-compression-cores the dimensions would be x=205, y=6486 (although we will probably break this down in several chunks) and z=74, whereas for the VESH dayside we would have x=256, y=1, z=384 (at most). Is this right? Once you confirm it, I can ask DLR to swap X and Y in the diagram.

Concerning D0 and D1, the only effect for you is that the header of the packet is 28 bytes (6 bytes of primary header, 14 bytes of the secondary header and 8 bytes for D0 and D1), which the compression core shall discard alongside the trailing 2 bytes of the CRC. Concerning the inclusion of "virtual pixels" containing data ID, this is up to the channels. For instance, VESU could decide to extend the dimension of their data to 207 pixels in the spatial direction where the first two are "virtual" and always contain the data set ID. This would definitely increase the size of the raw data, but my expectation is that it would have a very small impact in the compressed version because it would be a constant value on each data set. Additionally, we could "recommend" to the channels to limit the number of virtual pixels to one or two per frame instead of per row.

```

Answer for Q1:

Yes. Each compression core will have its own set of control signals. Since each core works independently, naturally each has its own control signals.

å¯¹äºè¿™ä¸€ç‚¹ï¼Œæˆ‘ä»¬æƒ³çŸ¥é“çš„æ˜¯GR712æ‰“ç®—é€šè¿‡I/O è¿˜æ˜¯spw RMAP è¯»å–Finishedè¿™äº›ä¿¡å·.

æˆ‘ä»¬è®¡åˆ’æ˜¯compression core configuration parameter é€šè¿‡RMAP GR712ä¼ è¾“ç»™FPGAï¼Œä½†å¦‚æœæ˜¯ç›´æ¥é€šè¿‡RMAP è¯»å–compression core status(è¿™é‡Œé¢å«æœ‰Finished ç­‰æ§åˆ¶ä¿¡å·)åˆ™ä¸å¯è¡Œï¼Œå› ä¸ºå¯èƒ½æœ‰å…¶å®ƒé“¾è·¯æ­£åœ¨ä»FPGA ä¼ è¾“ç»™ GR712, è¿™æ„å‘³RMAPæ•°æ®åŒ…éœ€è¦ç­‰å¾…ã€‚

Answer for Q2:

compressor core  æœ¬èº«å¹¶æ²¡æœ‰é€šçŸ¥æœ‰å¤šå°‘compressed data çš„åŠŸèƒ½ã€‚æˆ‘ä»¬å¯ä»¥è®¾è®¡counter ç»Ÿè®¡æœ‰å¤šå°‘compressed data. å¯ä»¥å°†compression data number å‚¨å­˜åœ¨compression coreçš„ status registerä¸­ï¼Œè¿™ä¸ªå€¼å¯ä»¥éšFinished ä¿¡å·ä¸€èµ·è¢«è¯»å–ã€‚

å¯¹äºVenspec channel dimension size æ ¹æ®SWICD æˆ‘èƒ½ç¡®è®¤ x, y, z å¤§å°æ˜¯æ­£ç¡®çš„ã€‚

æ­¤å¤–æˆ‘ä»¬éœ€è¦ç¡®è®¤å¯¹äºVESU observation y size, yå°†è¢«åˆ†æˆå¤šå°‘ä¸ªchunkï¼Œå› ä¸ºæˆ‘ä»¬éœ€è¦å°†a set of compressed dataæ”¾å…¥ buffer memoryä¸­ï¼Œå› æ­¤è¿™ä¸ªchunk number å¾ˆé‡è¦ï¼Œè¿™å…³ç³»åˆ°SDRAM çš„å¤§å° æ˜¯å¦è¶³å¤Ÿ

### response

Answer for Q1:

Yes. Each compression core will have its own set of control signals. Since each core works independently, naturally each has its own control signals.

For this point, we want to know whether the GR712 plans to read these signals via I/O or SpW RMAP.

Another aspect concerns the configuration parameters. Our plan is to transmit the compression core configuration parameters from the GR712 to the FPGA via RMAP. However, if we try to directly read the compression core status (which includes the Finished and other control signals) through RMAP, it won't work because there might be other links transferring data from the FPGA to the GR712. This means the RMAP packets would have to wait.

Answer for Q2:

The compressor core itself does not have a function to indicate how many compressed data items there are. We can design a counter to count the number of compressed data items. The compression data number can be stored in the compression coreâ€™s status register, and this value can be read together with the Finished signal.

Regarding the Venspec channel dimension size, according to SWICD, I can confirm that the sizes for x, y, and z are correct.

In addition, we need to confirm for the VESU observation y size: into how many chunks will the y dimension be divided? This is important because we need to store a set of compressed data in the buffer memory, and the number of chunks is critical. It directly affects whether the SDRAM size will be sufficient.

æ¯”å¦‚ä»AwaitingConfig signal deasserted åˆ° finished signal asserted æœŸé—´ æ€»å…±çš„ compressed data æ•°é‡ï¼Œ

~åœ¨è¿™é‡Œæˆ‘è®¤ä¸ºæ›´æœ‰ç”¨çš„æ˜¯one acquision æ‰€äº§ç”Ÿçš„compressed data æ•°é‡ï¼Œå› ä¸ºæˆ‘è®¡åˆ’éœ€è¦ç¡®å®šæ˜¯å¦éœ€è¦å°†one acquisitions of data ç¼“å­˜è¿›fifoå å†ä¼ è¾“ç»™processorï¼Œè¿™æ ·compressed data æ•°é‡ä¹Ÿå¯ä»¥æå‰å‘é€ç»™processorï¼Œè®©processor æ§åˆ¶ä¿¡å·æ§åˆ¶memory controller ä¼ è¾“ç¼“å­˜çš„compressed data åˆ°processorä¸­~

The compressor core itself doesn't have a built-in function to indicate the amount of compressed data. If needed, we can design a counter to count the number of compressed data itemsâ€”for example, counting the quantity between when the AwaitingConfig signal is deasserted and when the finished signal is asserted.

It is necessary to determine whether one set of data should be cached in the SDRAM first before being transferred to the processor. This way, the number of compressed data items can be sent to the processor ahead of time, allowing the processor's control signals to instruct the memory controller in transferring the cached compressed data to the processor.

For data, can the processor control each channel to start transmitting data, or must the FPGA always be ready to start receiving data?

## Venspec-U calibration

LR and HR calibration at the same time

æ ¹æ®Venspec-U æ‰€è¯´ï¼ŒLR and HR calibration at the same timeï¼Œé‚£ä¹ˆè¿™æ˜¯å¦æ„å‘³è¿™Venspec-U éœ€è¦ä¸¤ä¸ªSpW linkæ¥ä¼ è¾“æ•°æ®ç»™æˆ‘DHUï¼Ÿå› ä¸ºæˆ‘ä»¬Pre-EM è®¾è®¡çš„æ¯ä¸ªchannelåªæœ‰ä¸€ä¸ªSpW port. å¦‚æœæ˜¯è¿™æ ·æˆ‘ä»¬éœ€è¦å¢åŠ ä¸€ä¸ªspw port.

åä¹‹ï¼Œå¦‚æ˜¨å¤©æˆ‘ä»¬å¯¹Memory controller è®¨è®ºçš„é‚£æ ·ï¼Œå¦‚æœVenspec-U åªé€šè¿‡ä¸€ä¸ªSpW linkä¼ è¾“raw data,æˆ‘ä»¬è€ƒè™‘memory controllerå¹¶å‘è®¿é—®SDRAM å¯¹äºVenspcec-U ç›¸å…³çš„æ•°æ®å°±ä¸éœ€è¦è€ƒè™‘ä¸¤ä¸ªcompression coreåœ¨BIP-mem mode åŒæ—¶è®¿é—®SDRAMçš„é—®é¢˜äº†. å› ä¸ºè¿™æ ·å¤„ç†Venspec-U LR and HR è‚¯å®šæœ‰ä¸€ä¸ªcompression coreå¤„äºç©ºé—²çŠ¶æ€


Based on what Venspec-U mentionedâ€”that LR and HR calibration occur at the same timeâ€”does this mean that Venspec-U requires two SpW links to transfer data to DHU? Because in our Pre-EM design, each channel only has one SpW port. If that is the case, we need to add an extra SpW port.

Conversely, as we discussed yesterday regarding the memory controller, if Venspec-U only transfers raw data through one SpW link, then in our consideration of the memory controller's concurrent access to SDRAM concerning Venspec-U-related data, there is no need to consider the problem of two compression cores simultaneously accessing SDRAM in the BIP-mem mode.

Because handling it this way, one of the compression cores for Venspec-U's LR and HR will definitely be idle.
