// Seed: 249109781
module module_0;
  assign id_1 = id_1;
endmodule
module module_1;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_3;
  module_0 modCall_1 ();
  wire id_5;
  wire id_6;
endmodule
module module_3 (
    input uwire void id_0,
    output tri0 id_1,
    output tri0 id_2,
    input wand id_3,
    input tri id_4,
    input tri0 id_5,
    input wire id_6,
    output supply0 id_7,
    output wor id_8,
    output tri0 id_9,
    output uwire id_10,
    input tri1 id_11,
    inout supply0 id_12,
    input wire id_13,
    output wand id_14,
    input supply0 id_15,
    output supply1 id_16,
    output uwire id_17
);
  assign id_10 = id_0;
  always
  `define pp_19 0
  module_0 modCall_1 ();
  assign id_16 = 1'b0;
  wire id_20;
endmodule
