// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module BlackBoxJam_Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        convInp_dout,
        convInp_num_data_valid,
        convInp_fifo_cap,
        convInp_empty_n,
        convInp_read,
        mvOut_m_buffer_din,
        mvOut_m_buffer_num_data_valid,
        mvOut_m_buffer_fifo_cap,
        mvOut_m_buffer_full_n,
        mvOut_m_buffer_write,
        mul_i,
        weights5_address0,
        weights5_ce0,
        weights5_q0,
        threshs5_address0,
        threshs5_ce0,
        threshs5_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] convInp_dout;
input  [2:0] convInp_num_data_valid;
input  [2:0] convInp_fifo_cap;
input   convInp_empty_n;
output   convInp_read;
output  [0:0] mvOut_m_buffer_din;
input  [2:0] mvOut_m_buffer_num_data_valid;
input  [2:0] mvOut_m_buffer_fifo_cap;
input   mvOut_m_buffer_full_n;
output   mvOut_m_buffer_write;
input  [31:0] mul_i;
output  [14:0] weights5_address0;
output   weights5_ce0;
input  [31:0] weights5_q0;
output  [7:0] threshs5_address0;
output   threshs5_ce0;
input  [15:0] threshs5_q0;

reg ap_idle;
reg convInp_read;
reg mvOut_m_buffer_write;
reg weights5_ce0;
reg threshs5_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln122_reg_3642;
reg   [0:0] icmp_ln125_reg_3651;
reg    ap_predicate_op197_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] icmp_ln159_reg_3665;
reg   [0:0] icmp_ln159_reg_3665_pp0_iter3_reg;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln122_fu_860_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    convInp_blk_n;
wire    ap_block_pp0_stage0;
reg    mvOut_m_buffer_blk_n;
reg   [31:0] inElem_reg_607;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] nf_9_reg_3637;
reg   [31:0] nf_9_reg_3637_pp0_iter2_reg;
wire   [6:0] trunc_ln117_fu_871_p1;
reg   [6:0] trunc_ln117_reg_3646;
wire   [0:0] icmp_ln125_fu_875_p2;
wire   [0:0] icmp_ln137_fu_884_p2;
reg   [0:0] icmp_ln137_reg_3655;
reg   [0:0] icmp_ln137_reg_3655_pp0_iter2_reg;
wire   [0:0] icmp_ln159_fu_907_p2;
reg   [0:0] icmp_ln159_reg_3665_pp0_iter2_reg;
reg   [31:0] wgt_reg_3669;
wire   [1:0] add_ln169_639_fu_2827_p2;
reg   [1:0] add_ln169_639_reg_3674;
wire   [1:0] add_ln169_641_fu_2833_p2;
reg   [1:0] add_ln169_641_reg_3679;
wire   [1:0] add_ln169_642_fu_2839_p2;
reg   [1:0] add_ln169_642_reg_3684;
wire   [1:0] add_ln169_645_fu_2845_p2;
reg   [1:0] add_ln169_645_reg_3689;
wire   [1:0] add_ln169_646_fu_2851_p2;
reg   [1:0] add_ln169_646_reg_3694;
wire   [1:0] add_ln169_648_fu_2857_p2;
reg   [1:0] add_ln169_648_reg_3699;
wire   [1:0] add_ln169_649_fu_2863_p2;
reg   [1:0] add_ln169_649_reg_3704;
wire   [1:0] add_ln169_653_fu_2869_p2;
reg   [1:0] add_ln169_653_reg_3709;
wire   [1:0] add_ln169_654_fu_2875_p2;
reg   [1:0] add_ln169_654_reg_3714;
wire   [1:0] add_ln169_656_fu_2881_p2;
reg   [1:0] add_ln169_656_reg_3719;
wire   [1:0] add_ln169_657_fu_2887_p2;
reg   [1:0] add_ln169_657_reg_3724;
wire   [1:0] add_ln169_660_fu_2893_p2;
reg   [1:0] add_ln169_660_reg_3729;
wire   [1:0] add_ln169_661_fu_2899_p2;
reg   [1:0] add_ln169_661_reg_3734;
wire   [1:0] add_ln169_663_fu_2905_p2;
reg   [1:0] add_ln169_663_reg_3739;
wire   [1:0] add_ln169_665_fu_2917_p2;
reg   [1:0] add_ln169_665_reg_3744;
wire   [15:0] add_ln169_669_fu_3143_p2;
reg   [15:0] add_ln169_669_reg_3749;
reg   [31:0] ap_phi_mux_inElem_phi_fu_610_p146;
wire   [31:0] ap_phi_reg_pp0_iter2_inElem_reg_607;
wire   [31:0] tmp_i_fu_1187_p147;
wire   [63:0] idxprom2_i22_i_fu_890_p1;
wire   [63:0] idxprom2_i_i_fu_3149_p1;
reg   [31:0] tile_fu_254;
wire   [31:0] tile_9_fu_895_p2;
wire   [31:0] tile_10_fu_935_p3;
wire    ap_loop_init;
reg   [31:0] sf_fu_258;
wire   [31:0] sf_8_fu_901_p2;
reg   [31:0] i_fu_262;
wire   [31:0] i_13_fu_865_p2;
reg   [15:0] p_0_0_03623_i_fu_266;
reg   [31:0] inputBuf_fu_270;
reg   [31:0] inputBuf_73_fu_274;
reg   [31:0] inputBuf_74_fu_278;
reg   [31:0] inputBuf_75_fu_282;
reg   [31:0] inputBuf_76_fu_286;
reg   [31:0] inputBuf_77_fu_290;
reg   [31:0] inputBuf_78_fu_294;
reg   [31:0] inputBuf_79_fu_298;
reg   [31:0] inputBuf_80_fu_302;
reg   [31:0] inputBuf_81_fu_306;
reg   [31:0] inputBuf_82_fu_310;
reg   [31:0] inputBuf_83_fu_314;
reg   [31:0] inputBuf_84_fu_318;
reg   [31:0] inputBuf_85_fu_322;
reg   [31:0] inputBuf_86_fu_326;
reg   [31:0] inputBuf_87_fu_330;
reg   [31:0] inputBuf_88_fu_334;
reg   [31:0] inputBuf_89_fu_338;
reg   [31:0] inputBuf_90_fu_342;
reg   [31:0] inputBuf_91_fu_346;
reg   [31:0] inputBuf_92_fu_350;
reg   [31:0] inputBuf_93_fu_354;
reg   [31:0] inputBuf_94_fu_358;
reg   [31:0] inputBuf_95_fu_362;
reg   [31:0] inputBuf_96_fu_366;
reg   [31:0] inputBuf_97_fu_370;
reg   [31:0] inputBuf_98_fu_374;
reg   [31:0] inputBuf_99_fu_378;
reg   [31:0] inputBuf_100_fu_382;
reg   [31:0] inputBuf_101_fu_386;
reg   [31:0] inputBuf_102_fu_390;
reg   [31:0] inputBuf_103_fu_394;
reg   [31:0] inputBuf_104_fu_398;
reg   [31:0] inputBuf_105_fu_402;
reg   [31:0] inputBuf_106_fu_406;
reg   [31:0] inputBuf_107_fu_410;
reg   [31:0] inputBuf_108_fu_414;
reg   [31:0] inputBuf_109_fu_418;
reg   [31:0] inputBuf_110_fu_422;
reg   [31:0] inputBuf_111_fu_426;
reg   [31:0] inputBuf_112_fu_430;
reg   [31:0] inputBuf_113_fu_434;
reg   [31:0] inputBuf_114_fu_438;
reg   [31:0] inputBuf_115_fu_442;
reg   [31:0] inputBuf_116_fu_446;
reg   [31:0] inputBuf_117_fu_450;
reg   [31:0] inputBuf_118_fu_454;
reg   [31:0] inputBuf_119_fu_458;
reg   [31:0] inputBuf_120_fu_462;
reg   [31:0] inputBuf_121_fu_466;
reg   [31:0] inputBuf_122_fu_470;
reg   [31:0] inputBuf_123_fu_474;
reg   [31:0] inputBuf_124_fu_478;
reg   [31:0] inputBuf_125_fu_482;
reg   [31:0] inputBuf_126_fu_486;
reg   [31:0] inputBuf_127_fu_490;
reg   [31:0] inputBuf_128_fu_494;
reg   [31:0] inputBuf_129_fu_498;
reg   [31:0] inputBuf_130_fu_502;
reg   [31:0] inputBuf_131_fu_506;
reg   [31:0] inputBuf_132_fu_510;
reg   [31:0] inputBuf_133_fu_514;
reg   [31:0] inputBuf_134_fu_518;
reg   [31:0] inputBuf_135_fu_522;
reg   [31:0] inputBuf_136_fu_526;
reg   [31:0] inputBuf_137_fu_530;
reg   [31:0] inputBuf_138_fu_534;
reg   [31:0] inputBuf_139_fu_538;
reg   [31:0] inputBuf_140_fu_542;
reg   [31:0] inputBuf_141_fu_546;
reg   [31:0] inputBuf_142_fu_550;
reg   [31:0] inputBuf_143_fu_554;
reg   [31:0] nf_7_fu_558;
wire   [31:0] nf_10_fu_943_p3;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] nf_fu_923_p2;
wire   [0:0] icmp_ln173_fu_929_p2;
wire   [31:0] tmp_i_fu_1187_p145;
wire   [0:0] trunc_ln108_fu_1843_p1;
wire   [0:0] empty_fu_1847_p1;
wire   [0:0] xor_ln67_fu_1851_p2;
wire   [0:0] xor_ln67_1279_fu_1857_p2;
wire   [0:0] tmp_1703_fu_1875_p3;
wire   [0:0] tmp_fu_1867_p3;
wire   [0:0] xor_ln67_1280_fu_1883_p2;
wire   [0:0] xor_ln67_1281_fu_1889_p2;
wire   [0:0] tmp_1705_fu_1907_p3;
wire   [0:0] tmp_1704_fu_1899_p3;
wire   [0:0] xor_ln67_1282_fu_1915_p2;
wire   [0:0] xor_ln67_1283_fu_1921_p2;
wire   [0:0] tmp_1706_fu_1931_p3;
wire   [0:0] xor_ln67_1284_fu_1947_p2;
wire   [0:0] tmp_1707_fu_1939_p3;
wire   [0:0] xor_ln67_1285_fu_1953_p2;
wire   [0:0] tmp_1709_fu_1971_p3;
wire   [0:0] tmp_1708_fu_1963_p3;
wire   [0:0] xor_ln67_1286_fu_1979_p2;
wire   [0:0] xor_ln67_1287_fu_1985_p2;
wire   [0:0] tmp_1710_fu_1995_p3;
wire   [0:0] xor_ln67_1288_fu_2011_p2;
wire   [0:0] tmp_1711_fu_2003_p3;
wire   [0:0] xor_ln67_1289_fu_2017_p2;
wire   [0:0] tmp_1715_fu_2035_p3;
wire   [0:0] tmp_1714_fu_2027_p3;
wire   [0:0] xor_ln67_1292_fu_2043_p2;
wire   [0:0] xor_ln67_1293_fu_2049_p2;
wire   [0:0] tmp_1716_fu_2059_p3;
wire   [0:0] xor_ln67_1294_fu_2075_p2;
wire   [0:0] tmp_1717_fu_2067_p3;
wire   [0:0] xor_ln67_1295_fu_2081_p2;
wire   [0:0] tmp_1719_fu_2099_p3;
wire   [0:0] tmp_1718_fu_2091_p3;
wire   [0:0] xor_ln67_1296_fu_2107_p2;
wire   [0:0] xor_ln67_1297_fu_2113_p2;
wire   [0:0] tmp_1721_fu_2131_p3;
wire   [0:0] tmp_1720_fu_2123_p3;
wire   [0:0] xor_ln67_1298_fu_2139_p2;
wire   [0:0] xor_ln67_1299_fu_2145_p2;
wire   [0:0] tmp_1723_fu_2163_p3;
wire   [0:0] tmp_1722_fu_2155_p3;
wire   [0:0] xor_ln67_1300_fu_2171_p2;
wire   [0:0] xor_ln67_1301_fu_2177_p2;
wire   [0:0] tmp_1724_fu_2187_p3;
wire   [0:0] xor_ln67_1302_fu_2203_p2;
wire   [0:0] tmp_1725_fu_2195_p3;
wire   [0:0] xor_ln67_1303_fu_2209_p2;
wire   [0:0] tmp_1727_fu_2227_p3;
wire   [0:0] tmp_1726_fu_2219_p3;
wire   [0:0] xor_ln67_1304_fu_2235_p2;
wire   [0:0] xor_ln67_1305_fu_2241_p2;
wire   [0:0] tmp_1729_fu_2259_p3;
wire   [0:0] tmp_1728_fu_2251_p3;
wire   [0:0] xor_ln67_1306_fu_2267_p2;
wire   [0:0] xor_ln67_1307_fu_2273_p2;
wire   [0:0] tmp_1731_fu_2291_p3;
wire   [0:0] tmp_1730_fu_2283_p3;
wire   [0:0] xor_ln67_1308_fu_2299_p2;
wire   [0:0] xor_ln67_1309_fu_2305_p2;
wire   [0:0] tmp_1733_fu_2323_p3;
wire   [0:0] tmp_1732_fu_2315_p3;
wire   [0:0] xor_ln67_1310_fu_2331_p2;
wire   [0:0] xor_ln67_1311_fu_2337_p2;
wire   [0:0] tmp_1735_fu_2355_p3;
wire   [0:0] tmp_1734_fu_2347_p3;
wire   [0:0] xor_ln67_1312_fu_2363_p2;
wire   [0:0] xor_ln67_1313_fu_2369_p2;
wire   [0:0] tmp_1737_fu_2387_p3;
wire   [0:0] tmp_1736_fu_2379_p3;
wire   [0:0] xor_ln67_1314_fu_2395_p2;
wire   [0:0] xor_ln67_1315_fu_2401_p2;
wire   [0:0] tmp_1738_fu_2411_p3;
wire   [0:0] xor_ln67_1316_fu_2427_p2;
wire   [0:0] tmp_1739_fu_2419_p3;
wire   [0:0] xor_ln67_1317_fu_2433_p2;
wire   [0:0] tmp_1741_fu_2451_p3;
wire   [0:0] tmp_1740_fu_2443_p3;
wire   [0:0] xor_ln67_1318_fu_2459_p2;
wire   [0:0] xor_ln67_1319_fu_2465_p2;
wire   [0:0] tmp_1743_fu_2483_p3;
wire   [0:0] tmp_1742_fu_2475_p3;
wire   [0:0] xor_ln67_1320_fu_2491_p2;
wire   [0:0] xor_ln67_1321_fu_2497_p2;
wire   [0:0] tmp_1745_fu_2515_p3;
wire   [0:0] tmp_1744_fu_2507_p3;
wire   [0:0] xor_ln67_1322_fu_2523_p2;
wire   [0:0] xor_ln67_1323_fu_2529_p2;
wire   [0:0] tmp_1747_fu_2547_p3;
wire   [0:0] tmp_1746_fu_2539_p3;
wire   [0:0] xor_ln67_1324_fu_2555_p2;
wire   [0:0] xor_ln67_1325_fu_2561_p2;
wire   [0:0] tmp_1749_fu_2579_p3;
wire   [0:0] tmp_1748_fu_2571_p3;
wire   [0:0] xor_ln67_1326_fu_2587_p2;
wire   [0:0] xor_ln67_1327_fu_2593_p2;
wire   [0:0] tmp_1751_fu_2611_p3;
wire   [0:0] tmp_1750_fu_2603_p3;
wire   [0:0] xor_ln67_1328_fu_2619_p2;
wire   [0:0] xor_ln67_1329_fu_2625_p2;
wire   [0:0] tmp_1753_fu_2643_p3;
wire   [0:0] tmp_1752_fu_2635_p3;
wire   [0:0] xor_ln67_1330_fu_2651_p2;
wire   [0:0] xor_ln67_1331_fu_2657_p2;
wire   [0:0] tmp_1755_fu_2675_p3;
wire   [0:0] tmp_1754_fu_2667_p3;
wire   [0:0] xor_ln67_1332_fu_2683_p2;
wire   [0:0] xor_ln67_1333_fu_2689_p2;
wire   [0:0] tmp_1757_fu_2707_p3;
wire   [0:0] tmp_1756_fu_2699_p3;
wire   [0:0] xor_ln67_1334_fu_2715_p2;
wire   [0:0] xor_ln67_1335_fu_2721_p2;
wire   [0:0] tmp_1759_fu_2739_p3;
wire   [0:0] tmp_1758_fu_2731_p3;
wire   [0:0] xor_ln67_1336_fu_2747_p2;
wire   [0:0] xor_ln67_1337_fu_2753_p2;
wire   [0:0] tmp_1761_fu_2771_p3;
wire   [0:0] tmp_1760_fu_2763_p3;
wire   [0:0] xor_ln67_1338_fu_2779_p2;
wire   [0:0] xor_ln67_1339_fu_2785_p2;
wire   [0:0] tmp_1763_fu_2803_p3;
wire   [0:0] tmp_1762_fu_2795_p3;
wire   [0:0] xor_ln67_1340_fu_2811_p2;
wire   [0:0] xor_ln67_1341_fu_2817_p2;
wire   [1:0] zext_ln169_1173_fu_2311_p1;
wire   [1:0] zext_ln169_1179_fu_2503_p1;
wire   [1:0] zext_ln169_1168_fu_2151_p1;
wire   [1:0] zext_ln169_1165_fu_2055_p1;
wire   [1:0] zext_ln169_1162_fu_1991_p1;
wire   [1:0] zext_ln169_1182_fu_2599_p1;
wire   [1:0] zext_ln169_1159_fu_1895_p1;
wire   [1:0] zext_ln169_1180_fu_2535_p1;
wire   [1:0] zext_ln169_1184_fu_2663_p1;
wire   [1:0] zext_ln169_1176_fu_2407_p1;
wire   [1:0] zext_ln169_1167_fu_2119_p1;
wire   [1:0] zext_ln169_1169_fu_2183_p1;
wire   [1:0] zext_ln169_1160_fu_1927_p1;
wire   [1:0] zext_ln169_fu_1863_p1;
wire   [1:0] zext_ln169_1183_fu_2631_p1;
wire   [1:0] zext_ln169_1189_fu_2823_p1;
wire   [1:0] zext_ln169_1172_fu_2279_p1;
wire   [1:0] zext_ln169_1185_fu_2695_p1;
wire   [1:0] zext_ln169_1174_fu_2343_p1;
wire   [1:0] zext_ln169_1188_fu_2791_p1;
wire   [1:0] zext_ln169_1186_fu_2727_p1;
wire   [1:0] zext_ln169_1187_fu_2759_p1;
wire   [1:0] zext_ln169_1171_fu_2247_p1;
wire   [1:0] zext_ln169_1166_fu_2087_p1;
wire   [1:0] zext_ln169_1163_fu_2023_p1;
wire   [1:0] zext_ln169_1181_fu_2567_p1;
wire   [1:0] zext_ln169_1178_fu_2471_p1;
wire   [1:0] zext_ln169_1175_fu_2375_p1;
wire   [1:0] zext_ln169_1161_fu_1959_p1;
wire   [1:0] zext_ln169_1177_fu_2439_p1;
wire   [1:0] add_ln169_664_fu_2911_p2;
wire   [1:0] zext_ln169_1170_fu_2215_p1;
wire   [0:0] tmp_1713_fu_2940_p3;
wire   [0:0] tmp_1712_fu_2933_p3;
wire   [0:0] xor_ln67_1290_fu_2948_p2;
wire   [0:0] xor_ln67_1291_fu_2954_p2;
wire   [15:0] select_ln137_fu_2926_p3;
wire   [15:0] zext_ln169_1164_fu_2960_p1;
wire   [15:0] zext_ln169_1190_fu_2970_p1;
wire   [15:0] add_ln169_fu_2964_p2;
wire   [2:0] zext_ln169_1192_fu_2982_p1;
wire   [2:0] zext_ln169_1191_fu_2979_p1;
wire   [2:0] add_ln169_643_fu_2985_p2;
wire   [15:0] zext_ln169_1193_fu_2991_p1;
wire   [15:0] add_ln169_640_fu_2973_p2;
wire   [2:0] zext_ln169_1195_fu_3004_p1;
wire   [2:0] zext_ln169_1194_fu_3001_p1;
wire   [2:0] add_ln169_647_fu_3007_p2;
wire   [2:0] zext_ln169_1198_fu_3020_p1;
wire   [2:0] zext_ln169_1197_fu_3017_p1;
wire   [2:0] add_ln169_650_fu_3023_p2;
wire   [3:0] zext_ln169_1199_fu_3029_p1;
wire   [3:0] zext_ln169_1196_fu_3013_p1;
wire   [3:0] add_ln169_651_fu_3033_p2;
wire   [15:0] zext_ln169_1200_fu_3039_p1;
wire   [15:0] add_ln169_644_fu_2995_p2;
wire   [2:0] zext_ln169_1202_fu_3052_p1;
wire   [2:0] zext_ln169_1201_fu_3049_p1;
wire   [2:0] add_ln169_655_fu_3055_p2;
wire   [2:0] zext_ln169_1205_fu_3068_p1;
wire   [2:0] zext_ln169_1204_fu_3065_p1;
wire   [2:0] add_ln169_658_fu_3071_p2;
wire   [3:0] zext_ln169_1206_fu_3077_p1;
wire   [3:0] zext_ln169_1203_fu_3061_p1;
wire   [3:0] add_ln169_659_fu_3081_p2;
wire   [2:0] zext_ln169_1209_fu_3094_p1;
wire   [2:0] zext_ln169_1208_fu_3091_p1;
wire   [2:0] add_ln169_662_fu_3097_p2;
wire   [2:0] zext_ln169_1212_fu_3110_p1;
wire   [2:0] zext_ln169_1211_fu_3107_p1;
wire   [2:0] add_ln169_666_fu_3113_p2;
wire   [3:0] zext_ln169_1213_fu_3119_p1;
wire   [3:0] zext_ln169_1210_fu_3103_p1;
wire   [3:0] add_ln169_667_fu_3123_p2;
wire   [4:0] zext_ln169_1214_fu_3129_p1;
wire   [4:0] zext_ln169_1207_fu_3087_p1;
wire   [4:0] add_ln169_668_fu_3133_p2;
wire   [15:0] zext_ln169_1215_fu_3139_p1;
wire   [15:0] add_ln169_652_fu_3043_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_2545;
reg    ap_condition_2548;
wire   [6:0] tmp_i_fu_1187_p1;
wire   [6:0] tmp_i_fu_1187_p3;
wire   [6:0] tmp_i_fu_1187_p5;
wire   [6:0] tmp_i_fu_1187_p7;
wire   [6:0] tmp_i_fu_1187_p9;
wire   [6:0] tmp_i_fu_1187_p11;
wire   [6:0] tmp_i_fu_1187_p13;
wire   [6:0] tmp_i_fu_1187_p15;
wire   [6:0] tmp_i_fu_1187_p17;
wire   [6:0] tmp_i_fu_1187_p19;
wire   [6:0] tmp_i_fu_1187_p21;
wire   [6:0] tmp_i_fu_1187_p23;
wire   [6:0] tmp_i_fu_1187_p25;
wire   [6:0] tmp_i_fu_1187_p27;
wire   [6:0] tmp_i_fu_1187_p29;
wire   [6:0] tmp_i_fu_1187_p31;
wire   [6:0] tmp_i_fu_1187_p33;
wire   [6:0] tmp_i_fu_1187_p35;
wire   [6:0] tmp_i_fu_1187_p37;
wire   [6:0] tmp_i_fu_1187_p39;
wire   [6:0] tmp_i_fu_1187_p41;
wire   [6:0] tmp_i_fu_1187_p43;
wire   [6:0] tmp_i_fu_1187_p45;
wire   [6:0] tmp_i_fu_1187_p47;
wire   [6:0] tmp_i_fu_1187_p49;
wire   [6:0] tmp_i_fu_1187_p51;
wire   [6:0] tmp_i_fu_1187_p53;
wire   [6:0] tmp_i_fu_1187_p55;
wire   [6:0] tmp_i_fu_1187_p57;
wire   [6:0] tmp_i_fu_1187_p59;
wire   [6:0] tmp_i_fu_1187_p61;
wire   [6:0] tmp_i_fu_1187_p63;
wire   [6:0] tmp_i_fu_1187_p65;
wire   [6:0] tmp_i_fu_1187_p67;
wire   [6:0] tmp_i_fu_1187_p69;
wire   [6:0] tmp_i_fu_1187_p71;
wire   [6:0] tmp_i_fu_1187_p73;
wire   [6:0] tmp_i_fu_1187_p75;
wire   [6:0] tmp_i_fu_1187_p77;
wire   [6:0] tmp_i_fu_1187_p79;
wire   [6:0] tmp_i_fu_1187_p81;
wire   [6:0] tmp_i_fu_1187_p83;
wire   [6:0] tmp_i_fu_1187_p85;
wire   [6:0] tmp_i_fu_1187_p87;
wire   [6:0] tmp_i_fu_1187_p89;
wire   [6:0] tmp_i_fu_1187_p91;
wire   [6:0] tmp_i_fu_1187_p93;
wire   [6:0] tmp_i_fu_1187_p95;
wire   [6:0] tmp_i_fu_1187_p97;
wire   [6:0] tmp_i_fu_1187_p99;
wire   [6:0] tmp_i_fu_1187_p101;
wire   [6:0] tmp_i_fu_1187_p103;
wire   [6:0] tmp_i_fu_1187_p105;
wire   [6:0] tmp_i_fu_1187_p107;
wire   [6:0] tmp_i_fu_1187_p109;
wire   [6:0] tmp_i_fu_1187_p111;
wire   [6:0] tmp_i_fu_1187_p113;
wire   [6:0] tmp_i_fu_1187_p115;
wire   [6:0] tmp_i_fu_1187_p117;
wire   [6:0] tmp_i_fu_1187_p119;
wire   [6:0] tmp_i_fu_1187_p121;
wire   [6:0] tmp_i_fu_1187_p123;
wire   [6:0] tmp_i_fu_1187_p125;
wire   [6:0] tmp_i_fu_1187_p127;
wire  signed [6:0] tmp_i_fu_1187_p129;
wire  signed [6:0] tmp_i_fu_1187_p131;
wire  signed [6:0] tmp_i_fu_1187_p133;
wire  signed [6:0] tmp_i_fu_1187_p135;
wire  signed [6:0] tmp_i_fu_1187_p137;
wire  signed [6:0] tmp_i_fu_1187_p139;
wire  signed [6:0] tmp_i_fu_1187_p141;
wire  signed [6:0] tmp_i_fu_1187_p143;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 tile_fu_254 = 32'd0;
#0 sf_fu_258 = 32'd0;
#0 i_fu_262 = 32'd0;
#0 p_0_0_03623_i_fu_266 = 16'd0;
#0 inputBuf_fu_270 = 32'd0;
#0 inputBuf_73_fu_274 = 32'd0;
#0 inputBuf_74_fu_278 = 32'd0;
#0 inputBuf_75_fu_282 = 32'd0;
#0 inputBuf_76_fu_286 = 32'd0;
#0 inputBuf_77_fu_290 = 32'd0;
#0 inputBuf_78_fu_294 = 32'd0;
#0 inputBuf_79_fu_298 = 32'd0;
#0 inputBuf_80_fu_302 = 32'd0;
#0 inputBuf_81_fu_306 = 32'd0;
#0 inputBuf_82_fu_310 = 32'd0;
#0 inputBuf_83_fu_314 = 32'd0;
#0 inputBuf_84_fu_318 = 32'd0;
#0 inputBuf_85_fu_322 = 32'd0;
#0 inputBuf_86_fu_326 = 32'd0;
#0 inputBuf_87_fu_330 = 32'd0;
#0 inputBuf_88_fu_334 = 32'd0;
#0 inputBuf_89_fu_338 = 32'd0;
#0 inputBuf_90_fu_342 = 32'd0;
#0 inputBuf_91_fu_346 = 32'd0;
#0 inputBuf_92_fu_350 = 32'd0;
#0 inputBuf_93_fu_354 = 32'd0;
#0 inputBuf_94_fu_358 = 32'd0;
#0 inputBuf_95_fu_362 = 32'd0;
#0 inputBuf_96_fu_366 = 32'd0;
#0 inputBuf_97_fu_370 = 32'd0;
#0 inputBuf_98_fu_374 = 32'd0;
#0 inputBuf_99_fu_378 = 32'd0;
#0 inputBuf_100_fu_382 = 32'd0;
#0 inputBuf_101_fu_386 = 32'd0;
#0 inputBuf_102_fu_390 = 32'd0;
#0 inputBuf_103_fu_394 = 32'd0;
#0 inputBuf_104_fu_398 = 32'd0;
#0 inputBuf_105_fu_402 = 32'd0;
#0 inputBuf_106_fu_406 = 32'd0;
#0 inputBuf_107_fu_410 = 32'd0;
#0 inputBuf_108_fu_414 = 32'd0;
#0 inputBuf_109_fu_418 = 32'd0;
#0 inputBuf_110_fu_422 = 32'd0;
#0 inputBuf_111_fu_426 = 32'd0;
#0 inputBuf_112_fu_430 = 32'd0;
#0 inputBuf_113_fu_434 = 32'd0;
#0 inputBuf_114_fu_438 = 32'd0;
#0 inputBuf_115_fu_442 = 32'd0;
#0 inputBuf_116_fu_446 = 32'd0;
#0 inputBuf_117_fu_450 = 32'd0;
#0 inputBuf_118_fu_454 = 32'd0;
#0 inputBuf_119_fu_458 = 32'd0;
#0 inputBuf_120_fu_462 = 32'd0;
#0 inputBuf_121_fu_466 = 32'd0;
#0 inputBuf_122_fu_470 = 32'd0;
#0 inputBuf_123_fu_474 = 32'd0;
#0 inputBuf_124_fu_478 = 32'd0;
#0 inputBuf_125_fu_482 = 32'd0;
#0 inputBuf_126_fu_486 = 32'd0;
#0 inputBuf_127_fu_490 = 32'd0;
#0 inputBuf_128_fu_494 = 32'd0;
#0 inputBuf_129_fu_498 = 32'd0;
#0 inputBuf_130_fu_502 = 32'd0;
#0 inputBuf_131_fu_506 = 32'd0;
#0 inputBuf_132_fu_510 = 32'd0;
#0 inputBuf_133_fu_514 = 32'd0;
#0 inputBuf_134_fu_518 = 32'd0;
#0 inputBuf_135_fu_522 = 32'd0;
#0 inputBuf_136_fu_526 = 32'd0;
#0 inputBuf_137_fu_530 = 32'd0;
#0 inputBuf_138_fu_534 = 32'd0;
#0 inputBuf_139_fu_538 = 32'd0;
#0 inputBuf_140_fu_542 = 32'd0;
#0 inputBuf_141_fu_546 = 32'd0;
#0 inputBuf_142_fu_550 = 32'd0;
#0 inputBuf_143_fu_554 = 32'd0;
#0 nf_7_fu_558 = 32'd0;
#0 ap_done_reg = 1'b0;
end

BlackBoxJam_sparsemux_145_7_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 7'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 7'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 7'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 7'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 7'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 7'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 7'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 7'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 7'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 7'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 7'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 7'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 7'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 7'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 7'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 7'hF ),
    .din15_WIDTH( 32 ),
    .CASE16( 7'h10 ),
    .din16_WIDTH( 32 ),
    .CASE17( 7'h11 ),
    .din17_WIDTH( 32 ),
    .CASE18( 7'h12 ),
    .din18_WIDTH( 32 ),
    .CASE19( 7'h13 ),
    .din19_WIDTH( 32 ),
    .CASE20( 7'h14 ),
    .din20_WIDTH( 32 ),
    .CASE21( 7'h15 ),
    .din21_WIDTH( 32 ),
    .CASE22( 7'h16 ),
    .din22_WIDTH( 32 ),
    .CASE23( 7'h17 ),
    .din23_WIDTH( 32 ),
    .CASE24( 7'h18 ),
    .din24_WIDTH( 32 ),
    .CASE25( 7'h19 ),
    .din25_WIDTH( 32 ),
    .CASE26( 7'h1A ),
    .din26_WIDTH( 32 ),
    .CASE27( 7'h1B ),
    .din27_WIDTH( 32 ),
    .CASE28( 7'h1C ),
    .din28_WIDTH( 32 ),
    .CASE29( 7'h1D ),
    .din29_WIDTH( 32 ),
    .CASE30( 7'h1E ),
    .din30_WIDTH( 32 ),
    .CASE31( 7'h1F ),
    .din31_WIDTH( 32 ),
    .CASE32( 7'h20 ),
    .din32_WIDTH( 32 ),
    .CASE33( 7'h21 ),
    .din33_WIDTH( 32 ),
    .CASE34( 7'h22 ),
    .din34_WIDTH( 32 ),
    .CASE35( 7'h23 ),
    .din35_WIDTH( 32 ),
    .CASE36( 7'h24 ),
    .din36_WIDTH( 32 ),
    .CASE37( 7'h25 ),
    .din37_WIDTH( 32 ),
    .CASE38( 7'h26 ),
    .din38_WIDTH( 32 ),
    .CASE39( 7'h27 ),
    .din39_WIDTH( 32 ),
    .CASE40( 7'h28 ),
    .din40_WIDTH( 32 ),
    .CASE41( 7'h29 ),
    .din41_WIDTH( 32 ),
    .CASE42( 7'h2A ),
    .din42_WIDTH( 32 ),
    .CASE43( 7'h2B ),
    .din43_WIDTH( 32 ),
    .CASE44( 7'h2C ),
    .din44_WIDTH( 32 ),
    .CASE45( 7'h2D ),
    .din45_WIDTH( 32 ),
    .CASE46( 7'h2E ),
    .din46_WIDTH( 32 ),
    .CASE47( 7'h2F ),
    .din47_WIDTH( 32 ),
    .CASE48( 7'h30 ),
    .din48_WIDTH( 32 ),
    .CASE49( 7'h31 ),
    .din49_WIDTH( 32 ),
    .CASE50( 7'h32 ),
    .din50_WIDTH( 32 ),
    .CASE51( 7'h33 ),
    .din51_WIDTH( 32 ),
    .CASE52( 7'h34 ),
    .din52_WIDTH( 32 ),
    .CASE53( 7'h35 ),
    .din53_WIDTH( 32 ),
    .CASE54( 7'h36 ),
    .din54_WIDTH( 32 ),
    .CASE55( 7'h37 ),
    .din55_WIDTH( 32 ),
    .CASE56( 7'h38 ),
    .din56_WIDTH( 32 ),
    .CASE57( 7'h39 ),
    .din57_WIDTH( 32 ),
    .CASE58( 7'h3A ),
    .din58_WIDTH( 32 ),
    .CASE59( 7'h3B ),
    .din59_WIDTH( 32 ),
    .CASE60( 7'h3C ),
    .din60_WIDTH( 32 ),
    .CASE61( 7'h3D ),
    .din61_WIDTH( 32 ),
    .CASE62( 7'h3E ),
    .din62_WIDTH( 32 ),
    .CASE63( 7'h3F ),
    .din63_WIDTH( 32 ),
    .CASE64( 7'h40 ),
    .din64_WIDTH( 32 ),
    .CASE65( 7'h41 ),
    .din65_WIDTH( 32 ),
    .CASE66( 7'h42 ),
    .din66_WIDTH( 32 ),
    .CASE67( 7'h43 ),
    .din67_WIDTH( 32 ),
    .CASE68( 7'h44 ),
    .din68_WIDTH( 32 ),
    .CASE69( 7'h45 ),
    .din69_WIDTH( 32 ),
    .CASE70( 7'h46 ),
    .din70_WIDTH( 32 ),
    .CASE71( 7'h47 ),
    .din71_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
sparsemux_145_7_32_1_1_U568(
    .din0(inputBuf_fu_270),
    .din1(inputBuf_73_fu_274),
    .din2(inputBuf_74_fu_278),
    .din3(inputBuf_75_fu_282),
    .din4(inputBuf_76_fu_286),
    .din5(inputBuf_77_fu_290),
    .din6(inputBuf_78_fu_294),
    .din7(inputBuf_79_fu_298),
    .din8(inputBuf_80_fu_302),
    .din9(inputBuf_81_fu_306),
    .din10(inputBuf_82_fu_310),
    .din11(inputBuf_83_fu_314),
    .din12(inputBuf_84_fu_318),
    .din13(inputBuf_85_fu_322),
    .din14(inputBuf_86_fu_326),
    .din15(inputBuf_87_fu_330),
    .din16(inputBuf_88_fu_334),
    .din17(inputBuf_89_fu_338),
    .din18(inputBuf_90_fu_342),
    .din19(inputBuf_91_fu_346),
    .din20(inputBuf_92_fu_350),
    .din21(inputBuf_93_fu_354),
    .din22(inputBuf_94_fu_358),
    .din23(inputBuf_95_fu_362),
    .din24(inputBuf_96_fu_366),
    .din25(inputBuf_97_fu_370),
    .din26(inputBuf_98_fu_374),
    .din27(inputBuf_99_fu_378),
    .din28(inputBuf_100_fu_382),
    .din29(inputBuf_101_fu_386),
    .din30(inputBuf_102_fu_390),
    .din31(inputBuf_103_fu_394),
    .din32(inputBuf_104_fu_398),
    .din33(inputBuf_105_fu_402),
    .din34(inputBuf_106_fu_406),
    .din35(inputBuf_107_fu_410),
    .din36(inputBuf_108_fu_414),
    .din37(inputBuf_109_fu_418),
    .din38(inputBuf_110_fu_422),
    .din39(inputBuf_111_fu_426),
    .din40(inputBuf_112_fu_430),
    .din41(inputBuf_113_fu_434),
    .din42(inputBuf_114_fu_438),
    .din43(inputBuf_115_fu_442),
    .din44(inputBuf_116_fu_446),
    .din45(inputBuf_117_fu_450),
    .din46(inputBuf_118_fu_454),
    .din47(inputBuf_119_fu_458),
    .din48(inputBuf_120_fu_462),
    .din49(inputBuf_121_fu_466),
    .din50(inputBuf_122_fu_470),
    .din51(inputBuf_123_fu_474),
    .din52(inputBuf_124_fu_478),
    .din53(inputBuf_125_fu_482),
    .din54(inputBuf_126_fu_486),
    .din55(inputBuf_127_fu_490),
    .din56(inputBuf_128_fu_494),
    .din57(inputBuf_129_fu_498),
    .din58(inputBuf_130_fu_502),
    .din59(inputBuf_131_fu_506),
    .din60(inputBuf_132_fu_510),
    .din61(inputBuf_133_fu_514),
    .din62(inputBuf_134_fu_518),
    .din63(inputBuf_135_fu_522),
    .din64(inputBuf_136_fu_526),
    .din65(inputBuf_137_fu_530),
    .din66(inputBuf_138_fu_534),
    .din67(inputBuf_139_fu_538),
    .din68(inputBuf_140_fu_542),
    .din69(inputBuf_141_fu_546),
    .din70(inputBuf_142_fu_550),
    .din71(inputBuf_143_fu_554),
    .def(tmp_i_fu_1187_p145),
    .sel(trunc_ln117_reg_3646),
    .dout(tmp_i_fu_1187_p147)
);

BlackBoxJam_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_262 <= 32'd0;
        end else if (((icmp_ln122_fu_860_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_262 <= i_13_fu_865_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd0) & (icmp_ln122_reg_3642 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inElem_reg_607 <= tmp_i_fu_1187_p147;
    end else if (((~(trunc_ln117_reg_3646 == 7'd70) & ~(trunc_ln117_reg_3646 == 7'd69) & ~(trunc_ln117_reg_3646 == 7'd68) & ~(trunc_ln117_reg_3646 == 7'd67) & ~(trunc_ln117_reg_3646 == 7'd66) & ~(trunc_ln117_reg_3646 == 7'd65) & ~(trunc_ln117_reg_3646 == 7'd64) & ~(trunc_ln117_reg_3646 == 7'd63) & ~(trunc_ln117_reg_3646 == 7'd62) & ~(trunc_ln117_reg_3646 == 7'd61) & ~(trunc_ln117_reg_3646 == 7'd60) & ~(trunc_ln117_reg_3646 == 7'd59) & ~(trunc_ln117_reg_3646 == 7'd58) & ~(trunc_ln117_reg_3646 == 7'd57) & ~(trunc_ln117_reg_3646 == 7'd56) & ~(trunc_ln117_reg_3646 == 7'd55) & ~(trunc_ln117_reg_3646 == 7'd54) & ~(trunc_ln117_reg_3646 == 7'd53) & ~(trunc_ln117_reg_3646 == 7'd52) & ~(trunc_ln117_reg_3646 == 7'd51) & ~(trunc_ln117_reg_3646 == 7'd50) & ~(trunc_ln117_reg_3646 == 7'd49) & ~(trunc_ln117_reg_3646 == 7'd48) & ~(trunc_ln117_reg_3646 == 7'd47) & ~(trunc_ln117_reg_3646 == 7'd46) & ~(trunc_ln117_reg_3646 == 7'd45) & ~(trunc_ln117_reg_3646 == 7'd44) & ~(trunc_ln117_reg_3646 == 7'd43) & ~(trunc_ln117_reg_3646 == 7'd42) & ~(trunc_ln117_reg_3646 
    == 7'd41) & ~(trunc_ln117_reg_3646 == 7'd40) & ~(trunc_ln117_reg_3646 == 7'd39) & ~(trunc_ln117_reg_3646 == 7'd38) & ~(trunc_ln117_reg_3646 == 7'd37) & ~(trunc_ln117_reg_3646 == 7'd36) & ~(trunc_ln117_reg_3646 == 7'd35) & ~(trunc_ln117_reg_3646 == 7'd34) & ~(trunc_ln117_reg_3646 == 7'd33) & ~(trunc_ln117_reg_3646 == 7'd32) & ~(trunc_ln117_reg_3646 == 7'd31) & ~(trunc_ln117_reg_3646 == 7'd30) & ~(trunc_ln117_reg_3646 == 7'd29) & ~(trunc_ln117_reg_3646 == 7'd28) & ~(trunc_ln117_reg_3646 == 7'd27) & ~(trunc_ln117_reg_3646 == 7'd26) & ~(trunc_ln117_reg_3646 == 7'd25) & ~(trunc_ln117_reg_3646 == 7'd24) & ~(trunc_ln117_reg_3646 == 7'd23) & ~(trunc_ln117_reg_3646 == 7'd22) & ~(trunc_ln117_reg_3646 == 7'd21) & ~(trunc_ln117_reg_3646 == 7'd20) & ~(trunc_ln117_reg_3646 == 7'd19) & ~(trunc_ln117_reg_3646 == 7'd18) & ~(trunc_ln117_reg_3646 == 7'd17) & ~(trunc_ln117_reg_3646 == 7'd16) & ~(trunc_ln117_reg_3646 == 7'd15) & ~(trunc_ln117_reg_3646 == 7'd14) & ~(trunc_ln117_reg_3646 == 7'd13) & ~(trunc_ln117_reg_3646 == 7'd12) 
    & ~(trunc_ln117_reg_3646 == 7'd11) & ~(trunc_ln117_reg_3646 == 7'd10) & ~(trunc_ln117_reg_3646 == 7'd9) & ~(trunc_ln117_reg_3646 == 7'd8) & ~(trunc_ln117_reg_3646 == 7'd7) & ~(trunc_ln117_reg_3646 == 7'd6) & ~(trunc_ln117_reg_3646 == 7'd5) & ~(trunc_ln117_reg_3646 == 7'd4) & ~(trunc_ln117_reg_3646 == 7'd3) & ~(trunc_ln117_reg_3646 == 7'd2) & ~(trunc_ln117_reg_3646 == 7'd1) & ~(trunc_ln117_reg_3646 == 7'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd70) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd69) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 
    7'd68) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd67) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd66) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd65) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd64) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd63) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 
    == 7'd62) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd61) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd60) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd59) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd58) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd57) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 
    == 7'd56) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd55) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd54) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd53) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd52) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd51) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 
    == 7'd50) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd49) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd48) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd47) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd46) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd45) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 
    == 7'd44) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd43) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd42) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd41) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd40) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd39) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 
    == 7'd38) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd37) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd36) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd35) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd34) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd33) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 
    == 7'd32) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd31) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd30) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd29) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd28) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd27) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 
    == 7'd26) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd25) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd24) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd23) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd22) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd21) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 
    == 7'd20) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd19) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd18) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd17) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd16) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 
    == 7'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 
    == 7'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 
    == 7'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        inElem_reg_607 <= convInp_dout;
    end else if ((~(icmp_ln122_reg_3642 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inElem_reg_607 <= ap_phi_reg_pp0_iter2_inElem_reg_607;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            nf_7_fu_558 <= 32'd0;
        end else if ((1'b1 == ap_condition_2545)) begin
            nf_7_fu_558 <= nf_10_fu_943_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln122_fu_860_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln159_fu_907_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)))) begin
        sf_fu_258 <= 32'd0;
    end else if (((icmp_ln122_fu_860_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln159_fu_907_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sf_fu_258 <= sf_8_fu_901_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            tile_fu_254 <= 32'd0;
        end else if ((1'b1 == ap_condition_2545)) begin
            tile_fu_254 <= tile_10_fu_935_p3;
        end else if ((1'b1 == ap_condition_2548)) begin
            tile_fu_254 <= tile_9_fu_895_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln169_639_reg_3674 <= add_ln169_639_fu_2827_p2;
        add_ln169_641_reg_3679 <= add_ln169_641_fu_2833_p2;
        add_ln169_642_reg_3684 <= add_ln169_642_fu_2839_p2;
        add_ln169_645_reg_3689 <= add_ln169_645_fu_2845_p2;
        add_ln169_646_reg_3694 <= add_ln169_646_fu_2851_p2;
        add_ln169_648_reg_3699 <= add_ln169_648_fu_2857_p2;
        add_ln169_649_reg_3704 <= add_ln169_649_fu_2863_p2;
        add_ln169_653_reg_3709 <= add_ln169_653_fu_2869_p2;
        add_ln169_654_reg_3714 <= add_ln169_654_fu_2875_p2;
        add_ln169_656_reg_3719 <= add_ln169_656_fu_2881_p2;
        add_ln169_657_reg_3724 <= add_ln169_657_fu_2887_p2;
        add_ln169_660_reg_3729 <= add_ln169_660_fu_2893_p2;
        add_ln169_661_reg_3734 <= add_ln169_661_fu_2899_p2;
        add_ln169_663_reg_3739 <= add_ln169_663_fu_2905_p2;
        add_ln169_665_reg_3744 <= add_ln169_665_fu_2917_p2;
        add_ln169_669_reg_3749 <= add_ln169_669_fu_3143_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln137_reg_3655_pp0_iter2_reg <= icmp_ln137_reg_3655;
        icmp_ln159_reg_3665_pp0_iter2_reg <= icmp_ln159_reg_3665;
        icmp_ln159_reg_3665_pp0_iter3_reg <= icmp_ln159_reg_3665_pp0_iter2_reg;
        nf_9_reg_3637_pp0_iter2_reg <= nf_9_reg_3637;
        wgt_reg_3669 <= weights5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln122_reg_3642 <= icmp_ln122_fu_860_p2;
        icmp_ln125_reg_3651 <= icmp_ln125_fu_875_p2;
        icmp_ln137_reg_3655 <= icmp_ln137_fu_884_p2;
        icmp_ln159_reg_3665 <= icmp_ln159_fu_907_p2;
        nf_9_reg_3637 <= nf_7_fu_558;
        trunc_ln117_reg_3646 <= trunc_ln117_fu_871_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd28) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_100_fu_382 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd29) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_101_fu_386 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd30) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_102_fu_390 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd31) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_103_fu_394 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd32) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_104_fu_398 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd33) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_105_fu_402 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd34) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_106_fu_406 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd35) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_107_fu_410 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd36) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_108_fu_414 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd37) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_109_fu_418 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd38) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_110_fu_422 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd39) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_111_fu_426 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd40) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_112_fu_430 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd41) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_113_fu_434 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd42) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_114_fu_438 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd43) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_115_fu_442 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd44) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_116_fu_446 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd45) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_117_fu_450 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd46) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_118_fu_454 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd47) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_119_fu_458 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd48) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_120_fu_462 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd49) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_121_fu_466 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd50) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_122_fu_470 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd51) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_123_fu_474 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd52) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_124_fu_478 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd53) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_125_fu_482 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd54) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_126_fu_486 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd55) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_127_fu_490 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd56) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_128_fu_494 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd57) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_129_fu_498 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd58) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_130_fu_502 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd59) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_131_fu_506 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd60) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_132_fu_510 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd61) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_133_fu_514 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd62) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_134_fu_518 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd63) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_135_fu_522 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd64) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_136_fu_526 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd65) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_137_fu_530 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd66) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_138_fu_534 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd67) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_139_fu_538 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd68) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_140_fu_542 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd69) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_141_fu_546 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd70) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_142_fu_550 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln117_reg_3646 == 7'd70) & ~(trunc_ln117_reg_3646 == 7'd69) & ~(trunc_ln117_reg_3646 == 7'd68) & ~(trunc_ln117_reg_3646 == 7'd67) & ~(trunc_ln117_reg_3646 == 7'd66) & ~(trunc_ln117_reg_3646 == 7'd65) & ~(trunc_ln117_reg_3646 == 7'd64) & ~(trunc_ln117_reg_3646 == 7'd63) & ~(trunc_ln117_reg_3646 == 7'd62) & ~(trunc_ln117_reg_3646 == 7'd61) & ~(trunc_ln117_reg_3646 == 7'd60) & ~(trunc_ln117_reg_3646 == 7'd59) & ~(trunc_ln117_reg_3646 == 7'd58) & ~(trunc_ln117_reg_3646 == 7'd57) & ~(trunc_ln117_reg_3646 == 7'd56) & ~(trunc_ln117_reg_3646 == 7'd55) & ~(trunc_ln117_reg_3646 == 7'd54) & ~(trunc_ln117_reg_3646 == 7'd53) & ~(trunc_ln117_reg_3646 == 7'd52) & ~(trunc_ln117_reg_3646 == 7'd51) & ~(trunc_ln117_reg_3646 == 7'd50) & ~(trunc_ln117_reg_3646 == 7'd49) & ~(trunc_ln117_reg_3646 == 7'd48) & ~(trunc_ln117_reg_3646 == 7'd47) & ~(trunc_ln117_reg_3646 == 7'd46) & ~(trunc_ln117_reg_3646 == 7'd45) & ~(trunc_ln117_reg_3646 == 7'd44) & ~(trunc_ln117_reg_3646 == 7'd43) & ~(trunc_ln117_reg_3646 == 7'd42) & ~(trunc_ln117_reg_3646 
    == 7'd41) & ~(trunc_ln117_reg_3646 == 7'd40) & ~(trunc_ln117_reg_3646 == 7'd39) & ~(trunc_ln117_reg_3646 == 7'd38) & ~(trunc_ln117_reg_3646 == 7'd37) & ~(trunc_ln117_reg_3646 == 7'd36) & ~(trunc_ln117_reg_3646 == 7'd35) & ~(trunc_ln117_reg_3646 == 7'd34) & ~(trunc_ln117_reg_3646 == 7'd33) & ~(trunc_ln117_reg_3646 == 7'd32) & ~(trunc_ln117_reg_3646 == 7'd31) & ~(trunc_ln117_reg_3646 == 7'd30) & ~(trunc_ln117_reg_3646 == 7'd29) & ~(trunc_ln117_reg_3646 == 7'd28) & ~(trunc_ln117_reg_3646 == 7'd27) & ~(trunc_ln117_reg_3646 == 7'd26) & ~(trunc_ln117_reg_3646 == 7'd25) & ~(trunc_ln117_reg_3646 == 7'd24) & ~(trunc_ln117_reg_3646 == 7'd23) & ~(trunc_ln117_reg_3646 == 7'd22) & ~(trunc_ln117_reg_3646 == 7'd21) & ~(trunc_ln117_reg_3646 == 7'd20) & ~(trunc_ln117_reg_3646 == 7'd19) & ~(trunc_ln117_reg_3646 == 7'd18) & ~(trunc_ln117_reg_3646 == 7'd17) & ~(trunc_ln117_reg_3646 == 7'd16) & ~(trunc_ln117_reg_3646 == 7'd15) & ~(trunc_ln117_reg_3646 == 7'd14) & ~(trunc_ln117_reg_3646 == 7'd13) & ~(trunc_ln117_reg_3646 == 7'd12) 
    & ~(trunc_ln117_reg_3646 == 7'd11) & ~(trunc_ln117_reg_3646 == 7'd10) & ~(trunc_ln117_reg_3646 == 7'd9) & ~(trunc_ln117_reg_3646 == 7'd8) & ~(trunc_ln117_reg_3646 == 7'd7) & ~(trunc_ln117_reg_3646 == 7'd6) & ~(trunc_ln117_reg_3646 == 7'd5) & ~(trunc_ln117_reg_3646 == 7'd4) & ~(trunc_ln117_reg_3646 == 7'd3) & ~(trunc_ln117_reg_3646 == 7'd2) & ~(trunc_ln117_reg_3646 == 7'd1) & ~(trunc_ln117_reg_3646 == 7'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_143_fu_554 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_73_fu_274 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_74_fu_278 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_75_fu_282 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_76_fu_286 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_77_fu_290 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_78_fu_294 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_79_fu_298 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_80_fu_302 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_81_fu_306 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd10) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_82_fu_310 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd11) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_83_fu_314 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd12) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_84_fu_318 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd13) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_85_fu_322 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd14) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_86_fu_326 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd15) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_87_fu_330 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd16) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_88_fu_334 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd17) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_89_fu_338 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd18) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_90_fu_342 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd19) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_91_fu_346 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd20) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_92_fu_350 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd21) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_93_fu_354 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd22) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_94_fu_358 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd23) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_95_fu_362 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd24) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_96_fu_366 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd25) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_97_fu_370 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd26) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_98_fu_374 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd27) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_99_fu_378 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_fu_270 <= convInp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_0_0_03623_i_fu_266 <= add_ln169_669_fu_3143_p2;
    end
end

always @ (*) begin
    if (((icmp_ln122_fu_860_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_3651 == 1'd0) & (icmp_ln122_reg_3642 == 1'd0))) begin
        ap_phi_mux_inElem_phi_fu_610_p146 = tmp_i_fu_1187_p147;
    end else if (((~(trunc_ln117_reg_3646 == 7'd70) & ~(trunc_ln117_reg_3646 == 7'd69) & ~(trunc_ln117_reg_3646 == 7'd68) & ~(trunc_ln117_reg_3646 == 7'd67) & ~(trunc_ln117_reg_3646 == 7'd66) & ~(trunc_ln117_reg_3646 == 7'd65) & ~(trunc_ln117_reg_3646 == 7'd64) & ~(trunc_ln117_reg_3646 == 7'd63) & ~(trunc_ln117_reg_3646 == 7'd62) & ~(trunc_ln117_reg_3646 == 7'd61) & ~(trunc_ln117_reg_3646 == 7'd60) & ~(trunc_ln117_reg_3646 == 7'd59) & ~(trunc_ln117_reg_3646 == 7'd58) & ~(trunc_ln117_reg_3646 == 7'd57) & ~(trunc_ln117_reg_3646 == 7'd56) & ~(trunc_ln117_reg_3646 == 7'd55) & ~(trunc_ln117_reg_3646 == 7'd54) & ~(trunc_ln117_reg_3646 == 7'd53) & ~(trunc_ln117_reg_3646 == 7'd52) & ~(trunc_ln117_reg_3646 == 7'd51) & ~(trunc_ln117_reg_3646 == 7'd50) & ~(trunc_ln117_reg_3646 == 7'd49) & ~(trunc_ln117_reg_3646 == 7'd48) & ~(trunc_ln117_reg_3646 == 7'd47) & ~(trunc_ln117_reg_3646 == 7'd46) & ~(trunc_ln117_reg_3646 == 7'd45) & ~(trunc_ln117_reg_3646 == 7'd44) & ~(trunc_ln117_reg_3646 == 7'd43) & ~(trunc_ln117_reg_3646 == 7'd42) & ~(trunc_ln117_reg_3646 
    == 7'd41) & ~(trunc_ln117_reg_3646 == 7'd40) & ~(trunc_ln117_reg_3646 == 7'd39) & ~(trunc_ln117_reg_3646 == 7'd38) & ~(trunc_ln117_reg_3646 == 7'd37) & ~(trunc_ln117_reg_3646 == 7'd36) & ~(trunc_ln117_reg_3646 == 7'd35) & ~(trunc_ln117_reg_3646 == 7'd34) & ~(trunc_ln117_reg_3646 == 7'd33) & ~(trunc_ln117_reg_3646 == 7'd32) & ~(trunc_ln117_reg_3646 == 7'd31) & ~(trunc_ln117_reg_3646 == 7'd30) & ~(trunc_ln117_reg_3646 == 7'd29) & ~(trunc_ln117_reg_3646 == 7'd28) & ~(trunc_ln117_reg_3646 == 7'd27) & ~(trunc_ln117_reg_3646 == 7'd26) & ~(trunc_ln117_reg_3646 == 7'd25) & ~(trunc_ln117_reg_3646 == 7'd24) & ~(trunc_ln117_reg_3646 == 7'd23) & ~(trunc_ln117_reg_3646 == 7'd22) & ~(trunc_ln117_reg_3646 == 7'd21) & ~(trunc_ln117_reg_3646 == 7'd20) & ~(trunc_ln117_reg_3646 == 7'd19) & ~(trunc_ln117_reg_3646 == 7'd18) & ~(trunc_ln117_reg_3646 == 7'd17) & ~(trunc_ln117_reg_3646 == 7'd16) & ~(trunc_ln117_reg_3646 == 7'd15) & ~(trunc_ln117_reg_3646 == 7'd14) & ~(trunc_ln117_reg_3646 == 7'd13) & ~(trunc_ln117_reg_3646 == 7'd12) 
    & ~(trunc_ln117_reg_3646 == 7'd11) & ~(trunc_ln117_reg_3646 == 7'd10) & ~(trunc_ln117_reg_3646 == 7'd9) & ~(trunc_ln117_reg_3646 == 7'd8) & ~(trunc_ln117_reg_3646 == 7'd7) & ~(trunc_ln117_reg_3646 == 7'd6) & ~(trunc_ln117_reg_3646 == 7'd5) & ~(trunc_ln117_reg_3646 == 7'd4) & ~(trunc_ln117_reg_3646 == 7'd3) & ~(trunc_ln117_reg_3646 == 7'd2) & ~(trunc_ln117_reg_3646 == 7'd1) & ~(trunc_ln117_reg_3646 == 7'd0) & (icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd70)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd69)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd68)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd67)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd66)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 
    == 1'd0) & (trunc_ln117_reg_3646 == 7'd65)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd64)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd63)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd62)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd61)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd60)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd59)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd58)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd57)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd56)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 
    == 7'd55)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd54)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd53)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd52)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd51)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd50)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd49)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd48)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd47)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd46)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd45)) | ((icmp_ln125_reg_3651 
    == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd44)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd43)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd42)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd41)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd40)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd39)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd38)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd37)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd36)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd35)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 
    == 1'd0) & (trunc_ln117_reg_3646 == 7'd34)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd33)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd32)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd31)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd30)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd29)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd28)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd27)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd26)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd25)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 
    == 7'd24)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd23)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd22)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd21)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd20)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd19)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd18)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd17)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd16)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd15)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd14)) | ((icmp_ln125_reg_3651 
    == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd13)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd12)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd11)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd10)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd9)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd8)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd7)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd6)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd5)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd4)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 
    == 1'd0) & (trunc_ln117_reg_3646 == 7'd3)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd2)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd1)) | ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0) & (trunc_ln117_reg_3646 == 7'd0)))) begin
        ap_phi_mux_inElem_phi_fu_610_p146 = convInp_dout;
    end else begin
        ap_phi_mux_inElem_phi_fu_610_p146 = ap_phi_reg_pp0_iter2_inElem_reg_607;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op197_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        convInp_blk_n = convInp_empty_n;
    end else begin
        convInp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op197_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        convInp_read = 1'b1;
    end else begin
        convInp_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_3665_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        mvOut_m_buffer_blk_n = mvOut_m_buffer_full_n;
    end else begin
        mvOut_m_buffer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_3665_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        mvOut_m_buffer_write = 1'b1;
    end else begin
        mvOut_m_buffer_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        threshs5_ce0 = 1'b1;
    end else begin
        threshs5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights5_ce0 = 1'b1;
    end else begin
        weights5_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln169_639_fu_2827_p2 = (zext_ln169_1173_fu_2311_p1 + zext_ln169_1179_fu_2503_p1);

assign add_ln169_640_fu_2973_p2 = (zext_ln169_1190_fu_2970_p1 + add_ln169_fu_2964_p2);

assign add_ln169_641_fu_2833_p2 = (zext_ln169_1168_fu_2151_p1 + zext_ln169_1165_fu_2055_p1);

assign add_ln169_642_fu_2839_p2 = (zext_ln169_1162_fu_1991_p1 + zext_ln169_1182_fu_2599_p1);

assign add_ln169_643_fu_2985_p2 = (zext_ln169_1192_fu_2982_p1 + zext_ln169_1191_fu_2979_p1);

assign add_ln169_644_fu_2995_p2 = (zext_ln169_1193_fu_2991_p1 + add_ln169_640_fu_2973_p2);

assign add_ln169_645_fu_2845_p2 = (zext_ln169_1159_fu_1895_p1 + zext_ln169_1180_fu_2535_p1);

assign add_ln169_646_fu_2851_p2 = (zext_ln169_1184_fu_2663_p1 + zext_ln169_1176_fu_2407_p1);

assign add_ln169_647_fu_3007_p2 = (zext_ln169_1195_fu_3004_p1 + zext_ln169_1194_fu_3001_p1);

assign add_ln169_648_fu_2857_p2 = (zext_ln169_1167_fu_2119_p1 + zext_ln169_1169_fu_2183_p1);

assign add_ln169_649_fu_2863_p2 = (zext_ln169_1160_fu_1927_p1 + zext_ln169_fu_1863_p1);

assign add_ln169_650_fu_3023_p2 = (zext_ln169_1198_fu_3020_p1 + zext_ln169_1197_fu_3017_p1);

assign add_ln169_651_fu_3033_p2 = (zext_ln169_1199_fu_3029_p1 + zext_ln169_1196_fu_3013_p1);

assign add_ln169_652_fu_3043_p2 = (zext_ln169_1200_fu_3039_p1 + add_ln169_644_fu_2995_p2);

assign add_ln169_653_fu_2869_p2 = (zext_ln169_1183_fu_2631_p1 + zext_ln169_1189_fu_2823_p1);

assign add_ln169_654_fu_2875_p2 = (zext_ln169_1172_fu_2279_p1 + zext_ln169_1185_fu_2695_p1);

assign add_ln169_655_fu_3055_p2 = (zext_ln169_1202_fu_3052_p1 + zext_ln169_1201_fu_3049_p1);

assign add_ln169_656_fu_2881_p2 = (zext_ln169_1174_fu_2343_p1 + zext_ln169_1188_fu_2791_p1);

assign add_ln169_657_fu_2887_p2 = (zext_ln169_1186_fu_2727_p1 + zext_ln169_1187_fu_2759_p1);

assign add_ln169_658_fu_3071_p2 = (zext_ln169_1205_fu_3068_p1 + zext_ln169_1204_fu_3065_p1);

assign add_ln169_659_fu_3081_p2 = (zext_ln169_1206_fu_3077_p1 + zext_ln169_1203_fu_3061_p1);

assign add_ln169_660_fu_2893_p2 = (zext_ln169_1171_fu_2247_p1 + zext_ln169_1166_fu_2087_p1);

assign add_ln169_661_fu_2899_p2 = (zext_ln169_1163_fu_2023_p1 + zext_ln169_1181_fu_2567_p1);

assign add_ln169_662_fu_3097_p2 = (zext_ln169_1209_fu_3094_p1 + zext_ln169_1208_fu_3091_p1);

assign add_ln169_663_fu_2905_p2 = (zext_ln169_1178_fu_2471_p1 + zext_ln169_1175_fu_2375_p1);

assign add_ln169_664_fu_2911_p2 = (zext_ln169_1161_fu_1959_p1 + zext_ln169_1177_fu_2439_p1);

assign add_ln169_665_fu_2917_p2 = (add_ln169_664_fu_2911_p2 + zext_ln169_1170_fu_2215_p1);

assign add_ln169_666_fu_3113_p2 = (zext_ln169_1212_fu_3110_p1 + zext_ln169_1211_fu_3107_p1);

assign add_ln169_667_fu_3123_p2 = (zext_ln169_1213_fu_3119_p1 + zext_ln169_1210_fu_3103_p1);

assign add_ln169_668_fu_3133_p2 = (zext_ln169_1214_fu_3129_p1 + zext_ln169_1207_fu_3087_p1);

assign add_ln169_669_fu_3143_p2 = (zext_ln169_1215_fu_3139_p1 + add_ln169_652_fu_3043_p2);

assign add_ln169_fu_2964_p2 = (select_ln137_fu_2926_p3 + zext_ln169_1164_fu_2960_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op197_read_state3 == 1'b1) & (convInp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((icmp_ln159_reg_3665_pp0_iter3_reg == 1'd1) & (mvOut_m_buffer_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_2545 = ((icmp_ln122_fu_860_p2 == 1'd0) & (icmp_ln159_fu_907_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2548 = ((icmp_ln122_fu_860_p2 == 1'd0) & (icmp_ln159_fu_907_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter2_inElem_reg_607 = 'bx;

always @ (*) begin
    ap_predicate_op197_read_state3 = ((icmp_ln125_reg_3651 == 1'd1) & (icmp_ln122_reg_3642 == 1'd0));
end

assign empty_fu_1847_p1 = weights5_q0[0:0];

assign i_13_fu_865_p2 = (i_fu_262 + 32'd1);

assign icmp_ln122_fu_860_p2 = ((i_fu_262 == mul_i) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_875_p2 = ((nf_7_fu_558 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln137_fu_884_p2 = ((sf_fu_258 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln159_fu_907_p2 = ((sf_8_fu_901_p2 == 32'd72) ? 1'b1 : 1'b0);

assign icmp_ln173_fu_929_p2 = ((nf_fu_923_p2 == 32'd256) ? 1'b1 : 1'b0);

assign idxprom2_i22_i_fu_890_p1 = tile_fu_254;

assign idxprom2_i_i_fu_3149_p1 = nf_9_reg_3637_pp0_iter2_reg;

assign mvOut_m_buffer_din = (($signed(threshs5_q0) < $signed(add_ln169_669_reg_3749)) ? 1'b1 : 1'b0);

assign nf_10_fu_943_p3 = ((icmp_ln173_fu_929_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_923_p2);

assign nf_fu_923_p2 = (nf_7_fu_558 + 32'd1);

assign select_ln137_fu_2926_p3 = ((icmp_ln137_reg_3655_pp0_iter2_reg[0:0] == 1'b1) ? 16'd0 : p_0_0_03623_i_fu_266);

assign sf_8_fu_901_p2 = (sf_fu_258 + 32'd1);

assign threshs5_address0 = idxprom2_i_i_fu_3149_p1;

assign tile_10_fu_935_p3 = ((icmp_ln173_fu_929_p2[0:0] == 1'b1) ? 32'd0 : tile_9_fu_895_p2);

assign tile_9_fu_895_p2 = (tile_fu_254 + 32'd1);

assign tmp_1703_fu_1875_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd1];

assign tmp_1704_fu_1899_p3 = weights5_q0[32'd2];

assign tmp_1705_fu_1907_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd2];

assign tmp_1706_fu_1931_p3 = weights5_q0[32'd3];

assign tmp_1707_fu_1939_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd3];

assign tmp_1708_fu_1963_p3 = weights5_q0[32'd4];

assign tmp_1709_fu_1971_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd4];

assign tmp_1710_fu_1995_p3 = weights5_q0[32'd5];

assign tmp_1711_fu_2003_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd5];

assign tmp_1712_fu_2933_p3 = wgt_reg_3669[32'd6];

assign tmp_1713_fu_2940_p3 = inElem_reg_607[32'd6];

assign tmp_1714_fu_2027_p3 = weights5_q0[32'd7];

assign tmp_1715_fu_2035_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd7];

assign tmp_1716_fu_2059_p3 = weights5_q0[32'd8];

assign tmp_1717_fu_2067_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd8];

assign tmp_1718_fu_2091_p3 = weights5_q0[32'd9];

assign tmp_1719_fu_2099_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd9];

assign tmp_1720_fu_2123_p3 = weights5_q0[32'd10];

assign tmp_1721_fu_2131_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd10];

assign tmp_1722_fu_2155_p3 = weights5_q0[32'd11];

assign tmp_1723_fu_2163_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd11];

assign tmp_1724_fu_2187_p3 = weights5_q0[32'd12];

assign tmp_1725_fu_2195_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd12];

assign tmp_1726_fu_2219_p3 = weights5_q0[32'd13];

assign tmp_1727_fu_2227_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd13];

assign tmp_1728_fu_2251_p3 = weights5_q0[32'd14];

assign tmp_1729_fu_2259_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd14];

assign tmp_1730_fu_2283_p3 = weights5_q0[32'd15];

assign tmp_1731_fu_2291_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd15];

assign tmp_1732_fu_2315_p3 = weights5_q0[32'd16];

assign tmp_1733_fu_2323_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd16];

assign tmp_1734_fu_2347_p3 = weights5_q0[32'd17];

assign tmp_1735_fu_2355_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd17];

assign tmp_1736_fu_2379_p3 = weights5_q0[32'd18];

assign tmp_1737_fu_2387_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd18];

assign tmp_1738_fu_2411_p3 = weights5_q0[32'd19];

assign tmp_1739_fu_2419_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd19];

assign tmp_1740_fu_2443_p3 = weights5_q0[32'd20];

assign tmp_1741_fu_2451_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd20];

assign tmp_1742_fu_2475_p3 = weights5_q0[32'd21];

assign tmp_1743_fu_2483_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd21];

assign tmp_1744_fu_2507_p3 = weights5_q0[32'd22];

assign tmp_1745_fu_2515_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd22];

assign tmp_1746_fu_2539_p3 = weights5_q0[32'd23];

assign tmp_1747_fu_2547_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd23];

assign tmp_1748_fu_2571_p3 = weights5_q0[32'd24];

assign tmp_1749_fu_2579_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd24];

assign tmp_1750_fu_2603_p3 = weights5_q0[32'd25];

assign tmp_1751_fu_2611_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd25];

assign tmp_1752_fu_2635_p3 = weights5_q0[32'd26];

assign tmp_1753_fu_2643_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd26];

assign tmp_1754_fu_2667_p3 = weights5_q0[32'd27];

assign tmp_1755_fu_2675_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd27];

assign tmp_1756_fu_2699_p3 = weights5_q0[32'd28];

assign tmp_1757_fu_2707_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd28];

assign tmp_1758_fu_2731_p3 = weights5_q0[32'd29];

assign tmp_1759_fu_2739_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd29];

assign tmp_1760_fu_2763_p3 = weights5_q0[32'd30];

assign tmp_1761_fu_2771_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd30];

assign tmp_1762_fu_2795_p3 = weights5_q0[32'd31];

assign tmp_1763_fu_2803_p3 = ap_phi_mux_inElem_phi_fu_610_p146[32'd31];

assign tmp_fu_1867_p3 = weights5_q0[32'd1];

assign tmp_i_fu_1187_p145 = 'bx;

assign trunc_ln108_fu_1843_p1 = ap_phi_mux_inElem_phi_fu_610_p146[0:0];

assign trunc_ln117_fu_871_p1 = sf_fu_258[6:0];

assign weights5_address0 = idxprom2_i22_i_fu_890_p1;

assign xor_ln67_1279_fu_1857_p2 = (xor_ln67_fu_1851_p2 ^ 1'd1);

assign xor_ln67_1280_fu_1883_p2 = (tmp_fu_1867_p3 ^ tmp_1703_fu_1875_p3);

assign xor_ln67_1281_fu_1889_p2 = (xor_ln67_1280_fu_1883_p2 ^ 1'd1);

assign xor_ln67_1282_fu_1915_p2 = (tmp_1705_fu_1907_p3 ^ tmp_1704_fu_1899_p3);

assign xor_ln67_1283_fu_1921_p2 = (xor_ln67_1282_fu_1915_p2 ^ 1'd1);

assign xor_ln67_1284_fu_1947_p2 = (tmp_1706_fu_1931_p3 ^ 1'd1);

assign xor_ln67_1285_fu_1953_p2 = (xor_ln67_1284_fu_1947_p2 ^ tmp_1707_fu_1939_p3);

assign xor_ln67_1286_fu_1979_p2 = (tmp_1709_fu_1971_p3 ^ tmp_1708_fu_1963_p3);

assign xor_ln67_1287_fu_1985_p2 = (xor_ln67_1286_fu_1979_p2 ^ 1'd1);

assign xor_ln67_1288_fu_2011_p2 = (tmp_1710_fu_1995_p3 ^ 1'd1);

assign xor_ln67_1289_fu_2017_p2 = (xor_ln67_1288_fu_2011_p2 ^ tmp_1711_fu_2003_p3);

assign xor_ln67_1290_fu_2948_p2 = (tmp_1713_fu_2940_p3 ^ tmp_1712_fu_2933_p3);

assign xor_ln67_1291_fu_2954_p2 = (xor_ln67_1290_fu_2948_p2 ^ 1'd1);

assign xor_ln67_1292_fu_2043_p2 = (tmp_1715_fu_2035_p3 ^ tmp_1714_fu_2027_p3);

assign xor_ln67_1293_fu_2049_p2 = (xor_ln67_1292_fu_2043_p2 ^ 1'd1);

assign xor_ln67_1294_fu_2075_p2 = (tmp_1716_fu_2059_p3 ^ 1'd1);

assign xor_ln67_1295_fu_2081_p2 = (xor_ln67_1294_fu_2075_p2 ^ tmp_1717_fu_2067_p3);

assign xor_ln67_1296_fu_2107_p2 = (tmp_1719_fu_2099_p3 ^ tmp_1718_fu_2091_p3);

assign xor_ln67_1297_fu_2113_p2 = (xor_ln67_1296_fu_2107_p2 ^ 1'd1);

assign xor_ln67_1298_fu_2139_p2 = (tmp_1721_fu_2131_p3 ^ tmp_1720_fu_2123_p3);

assign xor_ln67_1299_fu_2145_p2 = (xor_ln67_1298_fu_2139_p2 ^ 1'd1);

assign xor_ln67_1300_fu_2171_p2 = (tmp_1723_fu_2163_p3 ^ tmp_1722_fu_2155_p3);

assign xor_ln67_1301_fu_2177_p2 = (xor_ln67_1300_fu_2171_p2 ^ 1'd1);

assign xor_ln67_1302_fu_2203_p2 = (tmp_1724_fu_2187_p3 ^ 1'd1);

assign xor_ln67_1303_fu_2209_p2 = (xor_ln67_1302_fu_2203_p2 ^ tmp_1725_fu_2195_p3);

assign xor_ln67_1304_fu_2235_p2 = (tmp_1727_fu_2227_p3 ^ tmp_1726_fu_2219_p3);

assign xor_ln67_1305_fu_2241_p2 = (xor_ln67_1304_fu_2235_p2 ^ 1'd1);

assign xor_ln67_1306_fu_2267_p2 = (tmp_1729_fu_2259_p3 ^ tmp_1728_fu_2251_p3);

assign xor_ln67_1307_fu_2273_p2 = (xor_ln67_1306_fu_2267_p2 ^ 1'd1);

assign xor_ln67_1308_fu_2299_p2 = (tmp_1731_fu_2291_p3 ^ tmp_1730_fu_2283_p3);

assign xor_ln67_1309_fu_2305_p2 = (xor_ln67_1308_fu_2299_p2 ^ 1'd1);

assign xor_ln67_1310_fu_2331_p2 = (tmp_1733_fu_2323_p3 ^ tmp_1732_fu_2315_p3);

assign xor_ln67_1311_fu_2337_p2 = (xor_ln67_1310_fu_2331_p2 ^ 1'd1);

assign xor_ln67_1312_fu_2363_p2 = (tmp_1735_fu_2355_p3 ^ tmp_1734_fu_2347_p3);

assign xor_ln67_1313_fu_2369_p2 = (xor_ln67_1312_fu_2363_p2 ^ 1'd1);

assign xor_ln67_1314_fu_2395_p2 = (tmp_1737_fu_2387_p3 ^ tmp_1736_fu_2379_p3);

assign xor_ln67_1315_fu_2401_p2 = (xor_ln67_1314_fu_2395_p2 ^ 1'd1);

assign xor_ln67_1316_fu_2427_p2 = (tmp_1738_fu_2411_p3 ^ 1'd1);

assign xor_ln67_1317_fu_2433_p2 = (xor_ln67_1316_fu_2427_p2 ^ tmp_1739_fu_2419_p3);

assign xor_ln67_1318_fu_2459_p2 = (tmp_1741_fu_2451_p3 ^ tmp_1740_fu_2443_p3);

assign xor_ln67_1319_fu_2465_p2 = (xor_ln67_1318_fu_2459_p2 ^ 1'd1);

assign xor_ln67_1320_fu_2491_p2 = (tmp_1743_fu_2483_p3 ^ tmp_1742_fu_2475_p3);

assign xor_ln67_1321_fu_2497_p2 = (xor_ln67_1320_fu_2491_p2 ^ 1'd1);

assign xor_ln67_1322_fu_2523_p2 = (tmp_1745_fu_2515_p3 ^ tmp_1744_fu_2507_p3);

assign xor_ln67_1323_fu_2529_p2 = (xor_ln67_1322_fu_2523_p2 ^ 1'd1);

assign xor_ln67_1324_fu_2555_p2 = (tmp_1747_fu_2547_p3 ^ tmp_1746_fu_2539_p3);

assign xor_ln67_1325_fu_2561_p2 = (xor_ln67_1324_fu_2555_p2 ^ 1'd1);

assign xor_ln67_1326_fu_2587_p2 = (tmp_1749_fu_2579_p3 ^ tmp_1748_fu_2571_p3);

assign xor_ln67_1327_fu_2593_p2 = (xor_ln67_1326_fu_2587_p2 ^ 1'd1);

assign xor_ln67_1328_fu_2619_p2 = (tmp_1751_fu_2611_p3 ^ tmp_1750_fu_2603_p3);

assign xor_ln67_1329_fu_2625_p2 = (xor_ln67_1328_fu_2619_p2 ^ 1'd1);

assign xor_ln67_1330_fu_2651_p2 = (tmp_1753_fu_2643_p3 ^ tmp_1752_fu_2635_p3);

assign xor_ln67_1331_fu_2657_p2 = (xor_ln67_1330_fu_2651_p2 ^ 1'd1);

assign xor_ln67_1332_fu_2683_p2 = (tmp_1755_fu_2675_p3 ^ tmp_1754_fu_2667_p3);

assign xor_ln67_1333_fu_2689_p2 = (xor_ln67_1332_fu_2683_p2 ^ 1'd1);

assign xor_ln67_1334_fu_2715_p2 = (tmp_1757_fu_2707_p3 ^ tmp_1756_fu_2699_p3);

assign xor_ln67_1335_fu_2721_p2 = (xor_ln67_1334_fu_2715_p2 ^ 1'd1);

assign xor_ln67_1336_fu_2747_p2 = (tmp_1759_fu_2739_p3 ^ tmp_1758_fu_2731_p3);

assign xor_ln67_1337_fu_2753_p2 = (xor_ln67_1336_fu_2747_p2 ^ 1'd1);

assign xor_ln67_1338_fu_2779_p2 = (tmp_1761_fu_2771_p3 ^ tmp_1760_fu_2763_p3);

assign xor_ln67_1339_fu_2785_p2 = (xor_ln67_1338_fu_2779_p2 ^ 1'd1);

assign xor_ln67_1340_fu_2811_p2 = (tmp_1763_fu_2803_p3 ^ tmp_1762_fu_2795_p3);

assign xor_ln67_1341_fu_2817_p2 = (xor_ln67_1340_fu_2811_p2 ^ 1'd1);

assign xor_ln67_fu_1851_p2 = (trunc_ln108_fu_1843_p1 ^ empty_fu_1847_p1);

assign zext_ln169_1159_fu_1895_p1 = xor_ln67_1281_fu_1889_p2;

assign zext_ln169_1160_fu_1927_p1 = xor_ln67_1283_fu_1921_p2;

assign zext_ln169_1161_fu_1959_p1 = xor_ln67_1285_fu_1953_p2;

assign zext_ln169_1162_fu_1991_p1 = xor_ln67_1287_fu_1985_p2;

assign zext_ln169_1163_fu_2023_p1 = xor_ln67_1289_fu_2017_p2;

assign zext_ln169_1164_fu_2960_p1 = xor_ln67_1291_fu_2954_p2;

assign zext_ln169_1165_fu_2055_p1 = xor_ln67_1293_fu_2049_p2;

assign zext_ln169_1166_fu_2087_p1 = xor_ln67_1295_fu_2081_p2;

assign zext_ln169_1167_fu_2119_p1 = xor_ln67_1297_fu_2113_p2;

assign zext_ln169_1168_fu_2151_p1 = xor_ln67_1299_fu_2145_p2;

assign zext_ln169_1169_fu_2183_p1 = xor_ln67_1301_fu_2177_p2;

assign zext_ln169_1170_fu_2215_p1 = xor_ln67_1303_fu_2209_p2;

assign zext_ln169_1171_fu_2247_p1 = xor_ln67_1305_fu_2241_p2;

assign zext_ln169_1172_fu_2279_p1 = xor_ln67_1307_fu_2273_p2;

assign zext_ln169_1173_fu_2311_p1 = xor_ln67_1309_fu_2305_p2;

assign zext_ln169_1174_fu_2343_p1 = xor_ln67_1311_fu_2337_p2;

assign zext_ln169_1175_fu_2375_p1 = xor_ln67_1313_fu_2369_p2;

assign zext_ln169_1176_fu_2407_p1 = xor_ln67_1315_fu_2401_p2;

assign zext_ln169_1177_fu_2439_p1 = xor_ln67_1317_fu_2433_p2;

assign zext_ln169_1178_fu_2471_p1 = xor_ln67_1319_fu_2465_p2;

assign zext_ln169_1179_fu_2503_p1 = xor_ln67_1321_fu_2497_p2;

assign zext_ln169_1180_fu_2535_p1 = xor_ln67_1323_fu_2529_p2;

assign zext_ln169_1181_fu_2567_p1 = xor_ln67_1325_fu_2561_p2;

assign zext_ln169_1182_fu_2599_p1 = xor_ln67_1327_fu_2593_p2;

assign zext_ln169_1183_fu_2631_p1 = xor_ln67_1329_fu_2625_p2;

assign zext_ln169_1184_fu_2663_p1 = xor_ln67_1331_fu_2657_p2;

assign zext_ln169_1185_fu_2695_p1 = xor_ln67_1333_fu_2689_p2;

assign zext_ln169_1186_fu_2727_p1 = xor_ln67_1335_fu_2721_p2;

assign zext_ln169_1187_fu_2759_p1 = xor_ln67_1337_fu_2753_p2;

assign zext_ln169_1188_fu_2791_p1 = xor_ln67_1339_fu_2785_p2;

assign zext_ln169_1189_fu_2823_p1 = xor_ln67_1341_fu_2817_p2;

assign zext_ln169_1190_fu_2970_p1 = add_ln169_639_reg_3674;

assign zext_ln169_1191_fu_2979_p1 = add_ln169_641_reg_3679;

assign zext_ln169_1192_fu_2982_p1 = add_ln169_642_reg_3684;

assign zext_ln169_1193_fu_2991_p1 = add_ln169_643_fu_2985_p2;

assign zext_ln169_1194_fu_3001_p1 = add_ln169_645_reg_3689;

assign zext_ln169_1195_fu_3004_p1 = add_ln169_646_reg_3694;

assign zext_ln169_1196_fu_3013_p1 = add_ln169_647_fu_3007_p2;

assign zext_ln169_1197_fu_3017_p1 = add_ln169_648_reg_3699;

assign zext_ln169_1198_fu_3020_p1 = add_ln169_649_reg_3704;

assign zext_ln169_1199_fu_3029_p1 = add_ln169_650_fu_3023_p2;

assign zext_ln169_1200_fu_3039_p1 = add_ln169_651_fu_3033_p2;

assign zext_ln169_1201_fu_3049_p1 = add_ln169_653_reg_3709;

assign zext_ln169_1202_fu_3052_p1 = add_ln169_654_reg_3714;

assign zext_ln169_1203_fu_3061_p1 = add_ln169_655_fu_3055_p2;

assign zext_ln169_1204_fu_3065_p1 = add_ln169_656_reg_3719;

assign zext_ln169_1205_fu_3068_p1 = add_ln169_657_reg_3724;

assign zext_ln169_1206_fu_3077_p1 = add_ln169_658_fu_3071_p2;

assign zext_ln169_1207_fu_3087_p1 = add_ln169_659_fu_3081_p2;

assign zext_ln169_1208_fu_3091_p1 = add_ln169_660_reg_3729;

assign zext_ln169_1209_fu_3094_p1 = add_ln169_661_reg_3734;

assign zext_ln169_1210_fu_3103_p1 = add_ln169_662_fu_3097_p2;

assign zext_ln169_1211_fu_3107_p1 = add_ln169_663_reg_3739;

assign zext_ln169_1212_fu_3110_p1 = add_ln169_665_reg_3744;

assign zext_ln169_1213_fu_3119_p1 = add_ln169_666_fu_3113_p2;

assign zext_ln169_1214_fu_3129_p1 = add_ln169_667_fu_3123_p2;

assign zext_ln169_1215_fu_3139_p1 = add_ln169_668_fu_3133_p2;

assign zext_ln169_fu_1863_p1 = xor_ln67_1279_fu_1857_p2;

endmodule //BlackBoxJam_Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1
