###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4194   # Number of WRITE/WRITEP commands
num_reads_done                 =       301538   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       260595   # Number of read row buffer hits
num_read_cmds                  =       301538   # Number of READ/READP commands
num_writes_done                =         4201   # Number of read requests issued
num_write_row_hits             =         2339   # Number of write row buffer hits
num_act_cmds                   =        42882   # Number of ACT commands
num_pre_cmds                   =        42854   # Number of PRE commands
num_ondemand_pres              =        24136   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8856885   # Cyles of rank active rank.0
rank_active_cycles.1           =      8368271   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1143115   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1631729   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       276704   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2568   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          686   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          856   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1457   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2307   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4236   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          877   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          102   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          111   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15835   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           24   # Write cmd latency (cycles)
write_latency[80-99]           =           60   # Write cmd latency (cycles)
write_latency[100-119]         =           47   # Write cmd latency (cycles)
write_latency[120-139]         =           71   # Write cmd latency (cycles)
write_latency[140-159]         =           92   # Write cmd latency (cycles)
write_latency[160-179]         =           89   # Write cmd latency (cycles)
write_latency[180-199]         =          113   # Write cmd latency (cycles)
write_latency[200-]            =         3695   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       163786   # Read request latency (cycles)
read_latency[40-59]            =        53276   # Read request latency (cycles)
read_latency[60-79]            =        31555   # Read request latency (cycles)
read_latency[80-99]            =         9833   # Read request latency (cycles)
read_latency[100-119]          =         7379   # Read request latency (cycles)
read_latency[120-139]          =         5842   # Read request latency (cycles)
read_latency[140-159]          =         3332   # Read request latency (cycles)
read_latency[160-179]          =         2635   # Read request latency (cycles)
read_latency[180-199]          =         2184   # Read request latency (cycles)
read_latency[200-]             =        21716   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.09364e+07   # Write energy
read_energy                    =   1.2158e+09   # Read energy
act_energy                     =  1.17325e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.48695e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   7.8323e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.5267e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.2218e+09   # Active standby energy rank.1
average_read_latency           =      73.8075   # Average read request latency (cycles)
average_interarrival           =      32.7043   # Average request interarrival latency (cycles)
total_energy                   =  1.41391e+10   # Total energy (pJ)
average_power                  =      1413.91   # Average power (mW)
average_bandwidth              =      2.60897   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        12391   # Number of WRITE/WRITEP commands
num_reads_done                 =       364204   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       304533   # Number of read row buffer hits
num_read_cmds                  =       364204   # Number of READ/READP commands
num_writes_done                =        12393   # Number of read requests issued
num_write_row_hits             =         6839   # Number of write row buffer hits
num_act_cmds                   =        65383   # Number of ACT commands
num_pre_cmds                   =        65356   # Number of PRE commands
num_ondemand_pres              =        45446   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8626889   # Cyles of rank active rank.0
rank_active_cycles.1           =      8515490   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1373111   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1484510   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       348824   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1432   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          651   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          873   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1470   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2365   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4325   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          671   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           73   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          130   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15783   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =           18   # Write cmd latency (cycles)
write_latency[80-99]           =           48   # Write cmd latency (cycles)
write_latency[100-119]         =           76   # Write cmd latency (cycles)
write_latency[120-139]         =          128   # Write cmd latency (cycles)
write_latency[140-159]         =          164   # Write cmd latency (cycles)
write_latency[160-179]         =          238   # Write cmd latency (cycles)
write_latency[180-199]         =          283   # Write cmd latency (cycles)
write_latency[200-]            =        11434   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       166365   # Read request latency (cycles)
read_latency[40-59]            =        60614   # Read request latency (cycles)
read_latency[60-79]            =        44988   # Read request latency (cycles)
read_latency[80-99]            =        17339   # Read request latency (cycles)
read_latency[100-119]          =        12744   # Read request latency (cycles)
read_latency[120-139]          =        10152   # Read request latency (cycles)
read_latency[140-159]          =         6529   # Read request latency (cycles)
read_latency[160-179]          =         5118   # Read request latency (cycles)
read_latency[180-199]          =         4193   # Read request latency (cycles)
read_latency[200-]             =        36162   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.18559e+07   # Write energy
read_energy                    =  1.46847e+09   # Read energy
act_energy                     =  1.78888e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.59093e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.12565e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.38318e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.31367e+09   # Active standby energy rank.1
average_read_latency           =      92.5077   # Average read request latency (cycles)
average_interarrival           =      26.5508   # Average request interarrival latency (cycles)
total_energy                   =  1.44824e+10   # Total energy (pJ)
average_power                  =      1448.24   # Average power (mW)
average_bandwidth              =      3.21363   # Average bandwidth
