Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Aug  8 11:40:10 2024
| Host         : edabk-ic-design running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file top_zcu104_control_sets_placed.rpt
| Design       : top_zcu104
| Device       : xczu7ev
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   522 |
|    Minimum number of control sets                        |   522 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   522 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |   418 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    68 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             156 |           57 |
| No           | No                    | Yes                    |              44 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            4426 |          822 |
| Yes          | No                    | Yes                    |            1072 |          311 |
| Yes          | Yes                   | No                     |              78 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                                                                                   Enable Signal                                                                                  |                                                          Set/Reset Signal                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_sys_BUFG    |                                                                                                                                                                                  | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                1 |              1 |         1.00 |
| ~clk_sys_BUFG    |                                                                                                                                                                                  |                                                                                                                                    |                1 |              1 |         1.00 |
| ~tck_i_IBUF_BUFG |                                                                                                                                                                                  |                                                                                                                                    |                1 |              1 |         1.00 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/controller_i/debug_mode_q_reg_4[0]                                                                                               | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                1 |              2 |         2.00 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/E[0]                                                                                                                             | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                2 |              2 |         1.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/tx_state_q                                                                                                        |                                                                                                                                    |                2 |              2 |         1.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o[1]_i_1__1_n_0                                                          | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/combined_rstn_premux |                1 |              2 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[14]_0                                                                                                  |                                                                                                                                    |                1 |              2 |         2.00 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]_6[0]                                                                                             | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                2 |              2 |         1.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/E[0]                                                                                                             | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/combined_rstn_premux |                1 |              2 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/FSM_sequential_state_q[1]_i_1_n_0                                                                                                |                                                                                                                                    |                2 |              2 |         1.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/rx_state_q                                                                                                                                             |                                                                                                                                    |                1 |              2 |         2.00 |
|  clk_sys_BUFG    |                                                                                                                                                                                  | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/jtag_combined_rstn                                                            |                1 |              2 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_sba/state_q[2]_i_1_n_0                                                                                                               |                                                                                                                                    |                2 |              3 |         1.50 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/tx_bit_counter_q                                                                                                                                       |                                                                                                                                    |                2 |              3 |         1.50 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/rx_bit_counter_q                                                                                                                                       |                                                                                                                                    |                2 |              3 |         1.50 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_spi_host/bit_counter_q                                                                                                                                |                                                                                                                                    |                2 |              3 |         1.50 |
|  tck_i_IBUF_BUFG | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/dr_q_reg[0]                                                                                                            |                                                                                                                                    |                2 |              3 |         1.50 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_0                                                                                       |                                                                                                                                    |                3 |              3 |         1.00 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/controller_i/ctrl_fsm_ns                                                                                                         | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                2 |              4 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_spi_host/state_q                                                                                                                                      |                                                                                                                                    |                1 |              4 |         4.00 |
|  tck_i_IBUF_BUFG | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_shift_q[4]_i_1_n_0                                                                                             |                                                                                                                                    |                1 |              5 |         5.00 |
|  tck_i_IBUF_BUFG | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_q[4]_i_1_n_0                                                                                                   |                                                                                                                                    |                2 |              5 |         2.50 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_req_q_reg                                                                     |                                                                                                                                    |                4 |              5 |         1.25 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/controller_i/debug_mode_q_reg_5[0]                                                                                               | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                3 |              6 |         2.00 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/ctrl_update                                                                                                               | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                4 |              6 |         1.50 |
|  tck_i_IBUF_BUFG | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]_0                                                                                       |                                                                                                                                    |                2 |              7 |         3.50 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/debug_mode_q_reg_5[0]                                                                                                            | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                7 |              7 |         1.00 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/instr_valid_id_q_reg_11[1]                                                                                                       | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_4[0]                                                                                |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_3[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_2[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_15[0]                                                                               |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_14[0]                                                                               |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_12[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_11[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_13[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_10[0]                                                                               |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_1[0]                                                                                |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]                                                                                                              |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[3]_0                                                                                                          |                                                                                                                                    |                4 |              8 |         2.00 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[14]_6[1]                                                                                   | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_6[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/instr_valid_id_q_reg_5[1]                                                                                                        | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_8[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_7[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_6[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_5[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_4[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_3[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_2[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_1[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_0[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_9[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_16[0]                                                                               |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_3[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_26[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_25[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_24[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_23[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_22[0]                                                                               |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_21[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_20[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_2[0]                                                                                |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_19[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_18[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_17[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_5[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_15[0]                                                                               |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_14[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_13[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_12[0]                                                                               |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_11[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_10[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_1[0]                                                                                |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_0[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_9[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_8[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_7[0]                                                                                |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_7[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_8[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_18[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_17[0]                                                                               |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_16[0]                                                                               |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_15[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_14[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_13[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_12[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_11[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_10[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_1[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_0[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_9[0]                                                                                |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_2[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_7[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_6[0]                                                                                |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_5[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_4[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_3[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_2[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_12[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_11[0]                                                                               |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_10[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_1[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_0[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_9[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_13[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_5[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_6[0]                                                                                |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_5[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_4[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_3[0]                                                                                |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_2[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_19[0]                                                                               |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_18[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_17[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_16[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_15[0]                                                                               |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_14[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_8[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_12[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_11[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_10[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_1[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_0[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_9[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_8[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_7[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_6[0]                                                                                |                                                                                                                                    |                8 |              8 |         1.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_5[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_4[0]                                                                                |                                                                                                                                    |                8 |              8 |         1.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_3[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_10[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_3[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_20[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_2[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_19[0]                                                                               |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_18[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_17[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_16[0]                                                                               |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_15[0]                                                                               |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_14[0]                                                                               |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_13[0]                                                                               |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_12[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_11[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_4[0]                                                                                |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_1[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_9[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_8[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_7[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_6[0]                                                                                |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_5[0]                                                                                |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_4[0]                                                                                |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_3[0]                                                                                |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_2[0]                                                                                |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_15[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_14[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_13[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_8[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o[7]_i_1__0_n_0                                                                              |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]                                                                                                              |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/rx_current_byte_q                                                                                                                                      |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/tx_current_byte_q                                                                                                                                      |                                                                                                                                    |                2 |              8 |         4.00 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/div_en_ex                                                                                                                        | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                7 |              8 |         1.14 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_reg[1]                                                                                        | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                5 |              8 |         1.60 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/FSM_sequential_ls_fsm_cs_reg[2]_1[1]                                                                                             | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_spi_host/gen_cpha.current_byte_q[7]_i_1_n_0                                                                                                           |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/gen_normal_ptrs.wptr_o[7]_i_3__0_0                                                                                         |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[3]                                                                                                            |                                                                                                                                    |                5 |              8 |         1.60 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_is_compressed_id_o_reg_0[1]                                                                               | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                6 |              8 |         1.33 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[14]_5[1]                                                                                   | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_12[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_7[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_6[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_5[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_4[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_3[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_2[0]                                                                                |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_1[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_9[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_8[0]                                                                                |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_7[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_6[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_5[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_15[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_26[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_25[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_24[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_23[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_22[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_21[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_20[0]                                                                               |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_2[0]                                                                                |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_19[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_18[0]                                                                               |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_17[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_16[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_27[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_14[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_13[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_12[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_11[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_10[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_1[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_0[0]                                                                                |                                                                                                                                    |                8 |              8 |         1.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_9[0]                                                                                |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_8[0]                                                                                |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_7[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_6[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[3]_2                                                                                                          |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_8[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_11[0]                                                                               |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_10[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_1[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_7[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_6[0]                                                                                |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_5[0]                                                                                |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_4[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_3[0]                                                                                |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_2[0]                                                                                |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_1[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_0[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_9[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_4[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_7[0]                                                                                |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_6[0]                                                                                |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_5[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_4[0]                                                                                |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_33[0]                                                                               |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_32[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_31[0]                                                                               |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_30[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_3[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_29[0]                                                                               |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_28[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_8[0]                                                                                 |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_19[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_18[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_17[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_16[0]                                                                                |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_15[0]                                                                                |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_14[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_13[0]                                                                                |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_12[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_11[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_10[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_1[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_0[0]                                                                                 |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_9[0]                                                                                 |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_2[0]                                                                                 |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_7[0]                                                                                 |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_6[0]                                                                                 |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_5[0]                                                                                 |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_4[0]                                                                                 |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_3[0]                                                                                 |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_2[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_17[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_16[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_15[0]                                                                                |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_14[0]                                                                                |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_13[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_12[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_31[0]                                                                                |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_10[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_1[0]                                                                                 |                                                                                                                                    |                8 |              8 |         1.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_0[0]                                                                                 |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_9[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_8[0]                                                                                 |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_7[0]                                                                                 |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_6[0]                                                                                 |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_5[0]                                                                                 |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_4[0]                                                                                 |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_34[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_33[0]                                                                                |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_32[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_11[0]                                                                                |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_30[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_3[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_29[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_28[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_27[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_26[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_25[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_24[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_23[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_22[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_21[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]_20[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/p_2_out[4]                                                                                                                 |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_14[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_13[0]                                                                                |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_12[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_11[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_10[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_1[0]                                                                                 |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_0[0]                                                                                 |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]                                                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/mcountinhibit_q_reg[8][1]                                                                                                        | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/p_2_out[7]                                                                                                                 |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/p_2_out[6]                                                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/p_2_out[5]                                                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_15[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/p_2_out[3]                                                                                                                 |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/p_2_out[2]                                                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/p_2_out[1]                                                                                                                 |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/p_2_out[0]                                                                                                                 |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[3]_1                                                                                                          |                                                                                                                                    |                5 |              8 |         1.60 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/FSM_sequential_ls_fsm_cs_reg[2][1]                                                                                               | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/state_q_reg[1]                                                                                                             |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[3]_6                                                                                                          |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[3]_5                                                                                                          |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[3]_4                                                                                                          |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[3]_3                                                                                                          |                                                                                                                                    |                3 |              8 |         2.67 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/FSM_sequential_ls_fsm_cs_reg[2]_0[1]                                                                                             | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_1[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_10[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_1[0]                                                                                 |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_0[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_9[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_8[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_7[0]                                                                                 |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_6[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_5[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_4[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_3[0]                                                                                 |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_2[0]                                                                                 |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_10[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_7[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_0[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_9[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_8[0]                                                                                 |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_7[0]                                                                                 |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_6[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_5[0]                                                                                 |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_4[0]                                                                                 |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_3[0]                                                                                 |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_2[0]                                                                                 |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_18[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_17[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_16[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_15[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_9[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_8[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_7[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_6[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_5[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_4[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_3[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_2[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_19[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_18[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_17[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_16[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_0[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_14[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_13[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_12[0]                                                                               |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_11[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_10[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_1[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[1]_0[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_9[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_8[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_7[0]                                                                                |                                                                                                                                    |                8 |              8 |         1.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_6[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_5[0]                                                                                |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_20[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_8[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_6[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_5[0]                                                                                |                                                                                                                                    |                8 |              8 |         1.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_4[0]                                                                                |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_3[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_27[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_26[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_25[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_24[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_23[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_22[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_21[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_12[0]                                                                                |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_2[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_19[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_18[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_17[0]                                                                               |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_16[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_15[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_14[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_13[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_12[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_11[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_10[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]_1[0]                                                                                |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_11[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_0[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_9[0]                                                                                 |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_8[0]                                                                                 |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_7[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_6[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_5[0]                                                                                 |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_4[0]                                                                                 |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_3[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_2[0]                                                                                 |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_14[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_13[0]                                                                                |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_12[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_3[0]                                                                                |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_10[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_1[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]_0[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_9[0]                                                                                 |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_8[0]                                                                                 |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_7[0]                                                                                 |                                                                                                                                    |                8 |              8 |         1.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_6[0]                                                                                 |                                                                                                                                    |                8 |              8 |         1.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_5[0]                                                                                 |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_4[0]                                                                                 |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_3[0]                                                                                 |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_2[0]                                                                                 |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]_11[0]                                                                                |                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_10[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_4[0]                                                                                |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_2[0]                                                                                |                                                                                                                                    |                7 |              8 |         1.14 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_17[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_16[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_15[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_14[0]                                                                               |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_13[0]                                                                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_12[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_11[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_10[0]                                                                               |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_1[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_0[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_9[0]                                                                                 |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_8[0]                                                                                 |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_7[0]                                                                                 |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_6[0]                                                                                 |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_5[0]                                                                                 |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_4[0]                                                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_3[0]                                                                                 |                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_2[0]                                                                                 |                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_14[0]                                                                                |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_13[0]                                                                                |                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_12[0]                                                                                |                                                                                                                                    |                6 |              8 |         1.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_11[0]                                                                                |                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[6]_1[0]                                                                                 |                                                                                                                                    |                7 |              8 |         1.14 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/controller_i/rdata_q[15]_i_4[0]                                                                                                  | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                8 |              9 |         1.12 |
|  clk_sys_BUFG    |                                                                                                                                                                                  | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/combined_rstn_premux |                2 |              9 |         4.50 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_spi/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o[7]_i_1__1_n_0                                                                               |                                                                                                                                    |                2 |             10 |         5.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/FSM_sequential_state_q_reg[1]                                                                                     |                                                                                                                                    |                2 |             10 |         5.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.storage                                                                       |                                                                                                                                    |                9 |             10 |         1.11 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/E[0]                                                                                          |                                                                                                                                    |                9 |             10 |         1.11 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o[7]_i_1__0_n_0                                                                              |                                                                                                                                    |                4 |             11 |         2.75 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]                                                                                         |                                                                                                                                    |                4 |             12 |         3.00 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[4]_12[0]                                                                                   | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                7 |             12 |         1.71 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[3]_10                                                                                                         |                                                                                                                                    |                4 |             12 |         3.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/p_0_in[0]                                                                                                                  |                                                                                                                                    |                6 |             16 |         2.67 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[4]_13[0]                                                                                   | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               13 |             18 |         1.38 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[34]_0                                                                                                  |                                                                                                                                    |                4 |             22 |         5.50 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/E[0]                                                                                          | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_1                 |               16 |             23 |         1.44 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.storage                                                                       | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[0]_0                 |               16 |             23 |         1.44 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[4]_18[0]                                                                                   | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               14 |             24 |         1.71 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/rdata_update                                                                                                              | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               14 |             24 |         1.71 |
|  tck_i_IBUF_BUFG |                                                                                                                                                                                  |                                                                                                                                    |                7 |             26 |         3.71 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[37]_0                                                                                                  |                                                                                                                                    |                5 |             30 |         6.00 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/E[0]                                                                                |                                                                                                                                    |               21 |             30 |         1.43 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_req_q_reg_2[0]                                                                |                                                                                                                                    |                4 |             30 |         7.50 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/debug_mode_q_reg_3[0]                                                                                                            | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               18 |             31 |         1.72 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/rdata_q[0]_i_2__1_0[0]                                                                                                           | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               20 |             31 |         1.55 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/controller_i/E[0]                                                                                                                |                                                                                                                                    |                4 |             31 |         7.75 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/rdata_q[31]_i_3__3_0[0]                                                                                                          | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               27 |             32 |         1.19 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_2                                                                          |                                                                                                                                    |                5 |             32 |         6.40 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/FSM_sequential_ls_fsm_cs_reg[2][0]                                                                                               | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               13 |             32 |         2.46 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/state_q_reg[2]                                                                                                             | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/sbaddr_q_reg[1]_15                                                           |               13 |             32 |         2.46 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/rdata_q[31]_i_2__7_0[0]                                                                                                          | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               22 |             32 |         1.45 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/FSM_sequential_state_q_reg[1]_0                                                                                   |                                                                                                                                    |                6 |             32 |         5.33 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/mcountinhibit_q_reg[8][0]                                                                                                        | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               15 |             32 |         2.13 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/mcountinhibit_q_reg[2][1]                                                                                                        | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               15 |             32 |         2.13 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_1                                                                          |                                                                                                                                    |                5 |             32 |         6.40 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_branch_set_flop.branch_set_raw_q_reg[0]                                                                                        | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               19 |             32 |         1.68 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_0                                                                          |                                                                                                                                    |               12 |             32 |         2.67 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/FSM_sequential_ls_fsm_cs_reg[2]_0[0]                                                                                             | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               13 |             32 |         2.46 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/FSM_sequential_ls_fsm_cs_reg[2]_1[0]                                                                                             | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               17 |             32 |         1.88 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/instr_valid_id_q_reg_5[0]                                                                                                        | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               16 |             32 |         2.00 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/debug_mode_q_reg_1[0]                                                                                                            | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               12 |             32 |         2.67 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/debug_mode_q_reg_2[0]                                                                                                            | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               13 |             32 |         2.46 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/FSM_sequential_state_q_reg[1]_2                                                                                   |                                                                                                                                    |                4 |             32 |         8.00 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/debug_mode_q_reg_4[0]                                                                                                            | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               19 |             32 |         1.68 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/FSM_sequential_state_q_reg[1]_1                                                                                   |                                                                                                                                    |                5 |             32 |         6.40 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_numerator_q                                                                                        | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                8 |             32 |         4.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbdata_q[1]                                                                                                       |                                                                                                                                    |                5 |             32 |         6.40 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbdata_q[0]                                                                                                       |                                                                                                                                    |                9 |             32 |         3.56 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[36]_2                                                                                                  |                                                                                                                                    |                4 |             32 |         8.00 |
|  tck_i_IBUF_BUFG | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_2/gen_generic.u_impl_generic/FSM_sequential_state_q_reg[2] |                                                                                                                                    |               12 |             32 |         2.67 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep                                                                                     |                                                                                                                                    |               16 |             32 |         2.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[36]_1                                                                                                  |                                                                                                                                    |                2 |             32 |        16.00 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[34]_5                                                                                                  |                                                                                                                                    |               11 |             32 |         2.91 |
|  tck_i_IBUF_BUFG | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/dtmcs_d                                                                                                                |                                                                                                                                    |                3 |             32 |        10.67 |
|  tck_i_IBUF_BUFG | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/idcode_q[31]_i_1_n_0                                                                                                   |                                                                                                                                    |                5 |             32 |         6.40 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[34]_2                                                                                                  |                                                                                                                                    |                6 |             32 |         5.33 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[34]_1                                                                                                  |                                                                                                                                    |                6 |             32 |         5.33 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/mcountinhibit_q_reg[2][0]                                                                                                        | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               15 |             32 |         2.13 |
|  u_top/clk       |                                                                                                                                                                                  | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               19 |             32 |         1.68 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q                                                                                         | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               16 |             32 |         2.00 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/addr_update                                                                                                               | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |                7 |             32 |         4.57 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[36]_3                                                                                                  |                                                                                                                                    |                6 |             32 |         5.33 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_is_compressed_id_o_reg_0[0]                                                                               | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               10 |             32 |         3.20 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[14]_5[0]                                                                                   | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               14 |             32 |         2.29 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[14]_6[0]                                                                                   | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               16 |             32 |         2.00 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[4]_15[0]                                                                                   | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               24 |             32 |         1.33 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/imd_val_we_ex[1]                                                                                                                 | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               29 |             32 |         1.10 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/instr_valid_id_q_reg_11[0]                                                                                                       | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               18 |             32 |         1.78 |
|  clk_sys_BUFG    | rdata_q_reg[31]_i_6_n_0                                                                                                                                                          |                                                                                                                                    |               20 |             32 |         1.60 |
|  clk_sys_BUFG    | g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][31]_i_4_n_0                                                                                                                             |                                                                                                                                    |               23 |             32 |         1.39 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/mcountinhibit_q_reg[0][0]                                                                                                        | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               18 |             32 |         1.78 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/mcountinhibit_q_reg[0][1]                                                                                                        | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               18 |             32 |         1.78 |
|  clk_sys_BUFG    | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/wr_en                                                                                                            |                                                                                                                                    |               19 |             33 |         1.74 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/imd_val_we_ex[0]                                                                                                                 | u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                       |               24 |             34 |         1.42 |
|  tck_i_IBUF_BUFG | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_sequential_state_q_reg[2]_1[0]                                                                                     |                                                                                                                                    |               17 |             41 |         2.41 |
|  tck_i_IBUF_BUFG | u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]_0                                                                                       |                                                                                                                                    |               12 |             41 |         3.42 |
|  clk_sys_BUFG    | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/FSM_sequential_state_q_reg[1]                                                       |                                                                                                                                    |               26 |             64 |         2.46 |
|  u_top/clk       | u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/we                                                                                                                     |                                                                                                                                    |                5 |             80 |        16.00 |
|  u_top/clk       | u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[1]_0                                                                    |                                                                                                                                    |               39 |             81 |         2.08 |
|  clk_sys_BUFG    |                                                                                                                                                                                  |                                                                                                                                    |               49 |            128 |         2.61 |
+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


