

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_21_6_5_3_0_3u_config6_s'
================================================================
* Date:           Fri Jul 18 02:29:08 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.808 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      148|      148| 0.740 us | 0.740 us |  148|  148|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_21_6_5_3_0_3u_config6_s_fu_139  |compute_output_buffer_2d_array_array_ap_fixed_21_6_5_3_0_3u_config6_s  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      146|      146|         4|          1|          1|   144|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       40|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|      0|      602|     1981|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      129|     -|
|Register             |        0|      -|       83|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      685|     2182|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+-----+------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+-----+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_21_6_5_3_0_3u_config6_s_fu_139  |compute_output_buffer_2d_array_array_ap_fixed_21_6_5_3_0_3u_config6_s  |        0|      0|  602|  1981|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+-----+------+-----+
    |Total                                                                             |                                                                       |        0|      0|  602|  1981|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln84_fu_181_p2                        |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp17  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln84_fu_175_p2                       |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_pp0_stage0_11001                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                           |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                   |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  40|          24|          17|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_V_data_V_blk_n      |   9|          2|    1|          2|
    |indvar_flatten_reg_128   |   9|          2|    8|         16|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_0_V_write     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_write     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_write     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 129|         28|   20|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                      |   3|   0|    3|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                        |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_21_6_5_3_0_3u_config6_s_fu_139_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln84_reg_187                                                                              |   1|   0|    1|          0|
    |indvar_flatten_reg_128                                                                         |   8|   0|    8|          0|
    |start_once_reg                                                                                 |   1|   0|    1|          0|
    |icmp_ln84_reg_187                                                                              |  64|  32|    1|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          |  83|  32|   20|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|ap_done                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|start_out              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|start_write            | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|data_V_data_V_dout     |  in |    8|   ap_fifo  |                              data_V_data_V                             |    pointer   |
|data_V_data_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_V                             |    pointer   |
|data_V_data_V_read     | out |    1|   ap_fifo  |                              data_V_data_V                             |    pointer   |
|res_V_data_0_V_din     | out |   21|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write   | out |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din     | out |   21|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write   | out |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din     | out |   21|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write   | out |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
+-----------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

