Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar  1 16:56:20 2023
| Host         : insa-10227 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bits8_counter_timing_summary_routed.rpt -pb bits8_counter_timing_summary_routed.pb -rpx bits8_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : bits8_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.737        0.000                      0                    8        0.507        0.000                      0                    8        2.000        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CK     {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CK                  1.737        0.000                      0                    8        0.507        0.000                      0                    8        2.000        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CK
  To Clock:  CK

Setup :            0  Failing Endpoints,  Worst Slack        1.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CK rise@5.000ns - CK rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 1.817ns (55.012%)  route 1.486ns (44.988%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 9.995 - 5.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CK_IBUF_inst/O
                         net (fo=1, routed)           2.320     3.771    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.867 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.630     5.498    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     5.917 r  aux_reg[1]/Q
                         net (fo=4, routed)           0.682     6.599    Dout_OBUF[1]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.299     6.898 r  aux[4]_i_6/O
                         net (fo=1, routed)           0.000     6.898    aux[4]_i_6_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.430 r  aux_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.430    aux_reg[4]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.669 r  aux_reg[7]_i_4/O[2]
                         net (fo=1, routed)           0.804     8.472    aux_reg[7]_i_4_n_5
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.328     8.800 r  aux[7]_i_3/O
                         net (fo=1, routed)           0.000     8.800    p_0_in[7]
    SLICE_X1Y16          FDRE                                         r  aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CK rise edge)         5.000     5.000 r  
    W19                                               0.000     5.000 r  CK (IN)
                         net (fo=0)                   0.000     5.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         1.381     6.381 r  CK_IBUF_inst/O
                         net (fo=1, routed)           2.011     8.392    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.512     9.995    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[7]/C
                         clock pessimism              0.502    10.498    
                         clock uncertainty           -0.035    10.462    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)        0.075    10.537    aux_reg[7]
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            aux_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CK rise@5.000ns - CK rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.801ns (54.839%)  route 1.483ns (45.161%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 9.995 - 5.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CK_IBUF_inst/O
                         net (fo=1, routed)           2.320     3.771    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.867 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.630     5.498    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     5.917 r  aux_reg[1]/Q
                         net (fo=4, routed)           0.682     6.599    Dout_OBUF[1]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.299     6.898 r  aux[4]_i_6/O
                         net (fo=1, routed)           0.000     6.898    aux[4]_i_6_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.430 r  aux_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.430    aux_reg[4]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.652 r  aux_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.801     8.453    aux_reg[7]_i_4_n_7
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.329     8.782 r  aux[5]_i_1/O
                         net (fo=1, routed)           0.000     8.782    p_0_in[5]
    SLICE_X1Y16          FDRE                                         r  aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CK rise edge)         5.000     5.000 r  
    W19                                               0.000     5.000 r  CK (IN)
                         net (fo=0)                   0.000     5.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         1.381     6.381 r  CK_IBUF_inst/O
                         net (fo=1, routed)           2.011     8.392    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.512     9.995    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[5]/C
                         clock pessimism              0.502    10.498    
                         clock uncertainty           -0.035    10.462    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)        0.075    10.537    aux_reg[5]
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CK rise@5.000ns - CK rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 1.887ns (63.304%)  route 1.094ns (36.696%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 9.995 - 5.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CK_IBUF_inst/O
                         net (fo=1, routed)           2.320     3.771    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.867 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.630     5.498    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     5.917 r  aux_reg[1]/Q
                         net (fo=4, routed)           0.682     6.599    Dout_OBUF[1]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.299     6.898 r  aux[4]_i_6/O
                         net (fo=1, routed)           0.000     6.898    aux[4]_i_6_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.430 r  aux_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.430    aux_reg[4]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.764 r  aux_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.411     8.175    aux_reg[7]_i_4_n_6
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.303     8.478 r  aux[6]_i_1/O
                         net (fo=1, routed)           0.000     8.478    p_0_in[6]
    SLICE_X1Y16          FDRE                                         r  aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CK rise edge)         5.000     5.000 r  
    W19                                               0.000     5.000 r  CK (IN)
                         net (fo=0)                   0.000     5.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         1.381     6.381 r  CK_IBUF_inst/O
                         net (fo=1, routed)           2.011     8.392    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.512     9.995    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[6]/C
                         clock pessimism              0.502    10.498    
                         clock uncertainty           -0.035    10.462    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)        0.032    10.494    aux_reg[6]
  -------------------------------------------------------------------
                         required time                         10.494    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            aux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CK rise@5.000ns - CK rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 1.630ns (55.096%)  route 1.328ns (44.904%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 9.995 - 5.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CK_IBUF_inst/O
                         net (fo=1, routed)           2.320     3.771    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.867 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.630     5.498    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     5.917 r  aux_reg[1]/Q
                         net (fo=4, routed)           0.682     6.599    Dout_OBUF[1]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.299     6.898 r  aux[4]_i_6/O
                         net (fo=1, routed)           0.000     6.898    aux[4]_i_6_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.504 r  aux_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.646     8.150    aux_reg[4]_i_2_n_4
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.306     8.456 r  aux[4]_i_1/O
                         net (fo=1, routed)           0.000     8.456    p_0_in[4]
    SLICE_X1Y16          FDRE                                         r  aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CK rise edge)         5.000     5.000 r  
    W19                                               0.000     5.000 r  CK (IN)
                         net (fo=0)                   0.000     5.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         1.381     6.381 r  CK_IBUF_inst/O
                         net (fo=1, routed)           2.011     8.392    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.512     9.995    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[4]/C
                         clock pessimism              0.502    10.498    
                         clock uncertainty           -0.035    10.462    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)        0.031    10.493    aux_reg[4]
  -------------------------------------------------------------------
                         required time                         10.493    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CK rise@5.000ns - CK rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 1.292ns (45.622%)  route 1.540ns (54.378%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 9.995 - 5.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CK_IBUF_inst/O
                         net (fo=1, routed)           2.320     3.771    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.867 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.630     5.498    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     5.917 r  aux_reg[1]/Q
                         net (fo=4, routed)           0.682     6.599    Dout_OBUF[1]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.299     6.898 r  aux[4]_i_6/O
                         net (fo=1, routed)           0.000     6.898    aux[4]_i_6_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.145 r  aux_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.858     8.003    aux_reg[4]_i_2_n_7
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.327     8.330 r  aux[1]_i_1/O
                         net (fo=1, routed)           0.000     8.330    p_0_in[1]
    SLICE_X1Y16          FDRE                                         r  aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CK rise edge)         5.000     5.000 r  
    W19                                               0.000     5.000 r  CK (IN)
                         net (fo=0)                   0.000     5.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         1.381     6.381 r  CK_IBUF_inst/O
                         net (fo=1, routed)           2.011     8.392    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.512     9.995    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[1]/C
                         clock pessimism              0.502    10.498    
                         clock uncertainty           -0.035    10.462    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)        0.075    10.537    aux_reg[1]
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CK rise@5.000ns - CK rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 1.595ns (57.404%)  route 1.184ns (42.596%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 9.995 - 5.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CK_IBUF_inst/O
                         net (fo=1, routed)           2.320     3.771    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.867 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.630     5.498    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     5.917 r  aux_reg[1]/Q
                         net (fo=4, routed)           0.682     6.599    Dout_OBUF[1]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.299     6.898 r  aux[4]_i_6/O
                         net (fo=1, routed)           0.000     6.898    aux[4]_i_6_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.445 r  aux_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.501     7.946    aux_reg[4]_i_2_n_5
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.330     8.276 r  aux[3]_i_1/O
                         net (fo=1, routed)           0.000     8.276    p_0_in[3]
    SLICE_X1Y16          FDRE                                         r  aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CK rise edge)         5.000     5.000 r  
    W19                                               0.000     5.000 r  CK (IN)
                         net (fo=0)                   0.000     5.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         1.381     6.381 r  CK_IBUF_inst/O
                         net (fo=1, routed)           2.011     8.392    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.512     9.995    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[3]/C
                         clock pessimism              0.502    10.498    
                         clock uncertainty           -0.035    10.462    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)        0.075    10.537    aux_reg[3]
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CK rise@5.000ns - CK rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 1.445ns (53.344%)  route 1.264ns (46.656%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 9.995 - 5.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CK_IBUF_inst/O
                         net (fo=1, routed)           2.320     3.771    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.867 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.630     5.498    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     5.917 r  aux_reg[1]/Q
                         net (fo=4, routed)           0.682     6.599    Dout_OBUF[1]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.299     6.898 r  aux[4]_i_6/O
                         net (fo=1, routed)           0.000     6.898    aux[4]_i_6_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.322 r  aux_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.581     7.903    aux_reg[4]_i_2_n_6
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.303     8.206 r  aux[2]_i_1/O
                         net (fo=1, routed)           0.000     8.206    p_0_in[2]
    SLICE_X1Y16          FDRE                                         r  aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CK rise edge)         5.000     5.000 r  
    W19                                               0.000     5.000 r  CK (IN)
                         net (fo=0)                   0.000     5.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         1.381     6.381 r  CK_IBUF_inst/O
                         net (fo=1, routed)           2.011     8.392    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.512     9.995    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[2]/C
                         clock pessimism              0.502    10.498    
                         clock uncertainty           -0.035    10.462    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)        0.031    10.493    aux_reg[2]
  -------------------------------------------------------------------
                         required time                         10.493    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CK rise@5.000ns - CK rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.118%)  route 2.042ns (77.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 9.995 - 5.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CK_IBUF_inst/O
                         net (fo=1, routed)           2.320     3.771    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.867 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.630     5.498    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.954 f  aux_reg[0]/Q
                         net (fo=3, routed)           2.042     7.996    Dout_OBUF[0]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.124     8.120 r  aux[0]_i_1/O
                         net (fo=1, routed)           0.000     8.120    p_0_in[0]
    SLICE_X1Y16          FDRE                                         r  aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CK rise edge)         5.000     5.000 r  
    W19                                               0.000     5.000 r  CK (IN)
                         net (fo=0)                   0.000     5.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         1.381     6.381 r  CK_IBUF_inst/O
                         net (fo=1, routed)           2.011     8.392    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.512     9.995    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[0]/C
                         clock pessimism              0.502    10.498    
                         clock uncertainty           -0.035    10.462    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)        0.029    10.491    aux_reg[0]
  -------------------------------------------------------------------
                         required time                         10.491    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  2.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CK rise@0.000ns - CK rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.358ns (58.315%)  route 0.256ns (41.685%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CK_IBUF_inst/O
                         net (fo=1, routed)           0.994     1.213    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.590     1.829    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.970 r  aux_reg[2]/Q
                         net (fo=4, routed)           0.095     2.065    Dout_OBUF[2]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     2.110 r  aux[4]_i_4/O
                         net (fo=1, routed)           0.000     2.110    aux[4]_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.176 r  aux_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.161     2.337    aux_reg[4]_i_2_n_5
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.106     2.443 r  aux[3]_i_1/O
                         net (fo=1, routed)           0.000     2.443    p_0_in[3]
    SLICE_X1Y16          FDRE                                         r  aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         0.407     0.407 r  CK_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.546    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.575 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.859     2.433    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[3]/C
                         clock pessimism             -0.605     1.829    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.107     1.936    aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CK rise@0.000ns - CK rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.358ns (56.163%)  route 0.279ns (43.837%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CK_IBUF_inst/O
                         net (fo=1, routed)           0.994     1.213    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.590     1.829    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.970 r  aux_reg[6]/Q
                         net (fo=3, routed)           0.135     2.105    Dout_OBUF[6]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.045     2.150 r  aux[7]_i_6/O
                         net (fo=1, routed)           0.000     2.150    aux[7]_i_6_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.215 r  aux_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.144     2.359    aux_reg[7]_i_4_n_6
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.107     2.466 r  aux[6]_i_1/O
                         net (fo=1, routed)           0.000     2.466    p_0_in[6]
    SLICE_X1Y16          FDRE                                         r  aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         0.407     0.407 r  CK_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.546    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.575 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.859     2.433    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[6]/C
                         clock pessimism             -0.605     1.829    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.092     1.921    aux_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            aux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CK rise@0.000ns - CK rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.395ns (55.725%)  route 0.314ns (44.275%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CK_IBUF_inst/O
                         net (fo=1, routed)           0.994     1.213    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.590     1.829    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.970 r  aux_reg[2]/Q
                         net (fo=4, routed)           0.095     2.065    Dout_OBUF[2]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     2.110 r  aux[4]_i_4/O
                         net (fo=1, routed)           0.000     2.110    aux[4]_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.209 r  aux_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.219     2.428    aux_reg[4]_i_2_n_4
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.110     2.538 r  aux[4]_i_1/O
                         net (fo=1, routed)           0.000     2.538    p_0_in[4]
    SLICE_X1Y16          FDRE                                         r  aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         0.407     0.407 r  CK_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.546    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.575 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.859     2.433    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[4]/C
                         clock pessimism             -0.605     1.829    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.092     1.921    aux_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CK rise@0.000ns - CK rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.358ns (48.988%)  route 0.373ns (51.012%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CK_IBUF_inst/O
                         net (fo=1, routed)           0.994     1.213    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.590     1.829    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.970 r  aux_reg[2]/Q
                         net (fo=4, routed)           0.173     2.143    Dout_OBUF[2]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.045     2.188 r  aux[4]_i_5/O
                         net (fo=1, routed)           0.000     2.188    aux[4]_i_5_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.253 r  aux_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.199     2.453    aux_reg[4]_i_2_n_6
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.107     2.560 r  aux[2]_i_1/O
                         net (fo=1, routed)           0.000     2.560    p_0_in[2]
    SLICE_X1Y16          FDRE                                         r  aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         0.407     0.407 r  CK_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.546    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.575 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.859     2.433    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[2]/C
                         clock pessimism             -0.605     1.829    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.092     1.921    aux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CK rise@0.000ns - CK rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.398ns (48.911%)  route 0.416ns (51.089%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CK_IBUF_inst/O
                         net (fo=1, routed)           0.994     1.213    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.590     1.829    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.128     1.957 r  aux_reg[7]/Q
                         net (fo=2, routed)           0.136     2.093    Dout_OBUF[7]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.098     2.191 r  aux[7]_i_5/O
                         net (fo=1, routed)           0.000     2.191    aux[7]_i_5_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.257 r  aux_reg[7]_i_4/O[2]
                         net (fo=1, routed)           0.280     2.537    aux_reg[7]_i_4_n_5
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.106     2.643 r  aux[7]_i_3/O
                         net (fo=1, routed)           0.000     2.643    p_0_in[7]
    SLICE_X1Y16          FDRE                                         r  aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         0.407     0.407 r  CK_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.546    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.575 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.859     2.433    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[7]/C
                         clock pessimism             -0.605     1.829    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.107     1.936    aux_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CK rise@0.000ns - CK rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.394ns (48.343%)  route 0.421ns (51.657%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CK_IBUF_inst/O
                         net (fo=1, routed)           0.994     1.213    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.590     1.829    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.970 r  aux_reg[0]/Q
                         net (fo=3, routed)           0.136     2.106    Dout_OBUF[0]
    SLICE_X0Y16          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     2.253 r  aux_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.285     2.538    aux_reg[4]_i_2_n_7
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.106     2.644 r  aux[1]_i_1/O
                         net (fo=1, routed)           0.000     2.644    p_0_in[1]
    SLICE_X1Y16          FDRE                                         r  aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         0.407     0.407 r  CK_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.546    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.575 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.859     2.433    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[1]/C
                         clock pessimism             -0.605     1.829    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.107     1.936    aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            aux_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CK rise@0.000ns - CK rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.460ns (55.256%)  route 0.372ns (44.744%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CK_IBUF_inst/O
                         net (fo=1, routed)           0.994     1.213    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.590     1.829    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.970 r  aux_reg[2]/Q
                         net (fo=4, routed)           0.095     2.065    Dout_OBUF[2]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     2.110 r  aux[4]_i_4/O
                         net (fo=1, routed)           0.000     2.110    aux[4]_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.225 r  aux_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.225    aux_reg[4]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.279 r  aux_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.278     2.556    aux_reg[7]_i_4_n_7
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.105     2.661 r  aux[5]_i_1/O
                         net (fo=1, routed)           0.000     2.661    p_0_in[5]
    SLICE_X1Y16          FDRE                                         r  aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         0.407     0.407 r  CK_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.546    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.575 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.859     2.433    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[5]/C
                         clock pessimism             -0.605     1.829    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.107     1.936    aux_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CK rise@0.000ns - CK rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.314%)  route 0.888ns (82.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CK_IBUF_inst/O
                         net (fo=1, routed)           0.994     1.213    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.590     1.829    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.970 f  aux_reg[0]/Q
                         net (fo=3, routed)           0.888     2.858    Dout_OBUF[0]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.045     2.903 r  aux[0]_i_1/O
                         net (fo=1, routed)           0.000     2.903    p_0_in[0]
    SLICE_X1Y16          FDRE                                         r  aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CK rise edge)         0.000     0.000 r  
    W19                                               0.000     0.000 r  CK (IN)
                         net (fo=0)                   0.000     0.000    CK
    W19                  IBUF (Prop_ibuf_I_O)         0.407     0.407 r  CK_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.546    CK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.575 r  CK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.859     2.433    CK_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  aux_reg[0]/C
                         clock pessimism             -0.605     1.829    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091     1.920    aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.983    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  CK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y16    aux_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y16    aux_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y16    aux_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y16    aux_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y16    aux_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y16    aux_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y16    aux_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y16    aux_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y16    aux_reg[4]/C



