# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RISC_Pipe_Git.srcs/sources_1/new/Data_Memory.v" \
"../../../../RISC_Pipe_Git.srcs/sources_1/new/EX.v" \
"../../../../RISC_Pipe_Git.srcs/sources_1/new/EX_MA_reg.v" \
"../../../../RISC_Pipe_Git.srcs/sources_1/new/Forward_Unit.v" \
"../../../../RISC_Pipe_Git.srcs/sources_1/new/ID.v" \
"../../../../RISC_Pipe_Git.srcs/sources_1/new/ID_EX_reg.v" \
"../../../../RISC_Pipe_Git.srcs/sources_1/new/IF.v" \
"../../../../RISC_Pipe_Git.srcs/sources_1/new/IF_DE_REG.v" \
"../../../../RISC_Pipe_Git.srcs/sources_1/new/MA_RW_reg.v" \
"../../../../RISC_Pipe_Git.srcs/sources_1/new/RW.v" \
"../../../../RISC_Pipe_Git.srcs/sources_1/new/Register_File.v" \
"../../../../RISC_Pipe_Git.srcs/sim_1/new/forwarding_Test_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
