

================================================================
== Vitis HLS Report for 'convolution1_fix_Pipeline_VITIS_LOOP_67_1'
================================================================
* Date:           Tue Jul 26 16:14:47 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  6.952 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  93.600 ns|  93.600 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_1  |        7|        7|         3|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.08>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 6 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp2_V_0_0 = alloca i32 1"   --->   Operation 7 'alloca' 'tmp2_V_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp2_V_1_0 = alloca i32 1"   --->   Operation 8 'alloca' 'tmp2_V_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp2_V_2_0 = alloca i32 1"   --->   Operation 9 'alloca' 'tmp2_V_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp2_V_3_0 = alloca i32 1"   --->   Operation 10 'alloca' 'tmp2_V_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp2_V_5_0 = alloca i32 1"   --->   Operation 11 'alloca' 'tmp2_V_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp2_V_6_0 = alloca i32 1"   --->   Operation 12 'alloca' 'tmp2_V_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp2_V_7_0 = alloca i32 1"   --->   Operation 13 'alloca' 'tmp2_V_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp2_V_8_0 = alloca i32 1"   --->   Operation 14 'alloca' 'tmp2_V_8_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp2_V_9_0 = alloca i32 1"   --->   Operation 15 'alloca' 'tmp2_V_9_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp2_V_10_0 = alloca i32 1"   --->   Operation 16 'alloca' 'tmp2_V_10_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp2_V_11_0 = alloca i32 1"   --->   Operation 17 'alloca' 'tmp2_V_11_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp1_V_11_2 = alloca i32 1"   --->   Operation 18 'alloca' 'tmp1_V_11_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp1_V_11_9 = alloca i32 1"   --->   Operation 19 'alloca' 'tmp1_V_11_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp1_V_0_0 = alloca i32 1"   --->   Operation 20 'alloca' 'tmp1_V_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp1_V_1_0 = alloca i32 1"   --->   Operation 21 'alloca' 'tmp1_V_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp1_V_2_0 = alloca i32 1"   --->   Operation 22 'alloca' 'tmp1_V_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp1_V_4_0 = alloca i32 1"   --->   Operation 23 'alloca' 'tmp1_V_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp1_V_5_0 = alloca i32 1"   --->   Operation 24 'alloca' 'tmp1_V_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp1_V_11_6 = alloca i32 1"   --->   Operation 25 'alloca' 'tmp1_V_11_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp1_V_11_4 = alloca i32 1"   --->   Operation 26 'alloca' 'tmp1_V_11_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp1_V_11_11 = alloca i32 1"   --->   Operation 27 'alloca' 'tmp1_V_11_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp1_V_11_13 = alloca i32 1"   --->   Operation 28 'alloca' 'tmp1_V_11_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 65535, i16 %i"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %r"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%r_2 = load i3 %r"   --->   Operation 34 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty = trunc i3 %r_2"   --->   Operation 35 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.13ns)   --->   "%icmp_ln67 = icmp_eq  i3 %r_2, i3 6" [model_functions.cpp:67]   --->   Operation 37 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 38 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.65ns)   --->   "%add_ln67 = add i3 %r_2, i3 1" [model_functions.cpp:67]   --->   Operation 39 'add' 'add_ln67' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %.split11, void %.exitStub" [model_functions.cpp:67]   --->   Operation 40 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [model_functions.cpp:59]   --->   Operation 41 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.13ns)   --->   "%icmp_ln68 = icmp_ult  i3 %r_2, i3 3" [model_functions.cpp:68]   --->   Operation 42 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln67)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.56ns)   --->   "%add_ln68 = add i2 %empty, i2 1" [model_functions.cpp:68]   --->   Operation 43 'add' 'add_ln68' <Predicate = (!icmp_ln67)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.99ns)   --->   "%j = select i1 %icmp_ln68, i2 %empty, i2 %add_ln68" [model_functions.cpp:68]   --->   Operation 44 'select' 'j' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.95ns)   --->   "%icmp_ln69 = icmp_eq  i2 %j, i2 0" [model_functions.cpp:69]   --->   Operation 45 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %_ZN8ap_fixedILi12ELi12EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv, void" [model_functions.cpp:69]   --->   Operation 46 'br' 'br_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%i_load = load i16 %i" [model_functions.cpp:69]   --->   Operation 47 'load' 'i_load' <Predicate = (!icmp_ln67 & icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i16 %i_load" [model_functions.cpp:69]   --->   Operation 48 'sext' 'sext_ln69' <Predicate = (!icmp_ln67 & icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node sub_ln69)   --->   "%trunc_ln69 = trunc i16 %i_load" [model_functions.cpp:69]   --->   Operation 49 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln67 & icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.07ns)   --->   "%add_ln69 = add i17 %sext_ln69, i17 1" [model_functions.cpp:69]   --->   Operation 50 'add' 'add_ln69' <Predicate = (!icmp_ln67 & icmp_ln69)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln69, i32 16" [model_functions.cpp:69]   --->   Operation 51 'bitselect' 'tmp' <Predicate = (!icmp_ln67 & icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln69_1 = trunc i17 %add_ln69" [model_functions.cpp:69]   --->   Operation 52 'trunc' 'trunc_ln69_1' <Predicate = (!icmp_ln67 & icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln69)   --->   "%xor_ln69 = xor i7 %trunc_ln69, i7 127" [model_functions.cpp:69]   --->   Operation 53 'xor' 'xor_ln69' <Predicate = (!icmp_ln67 & icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sub_ln69)   --->   "%p_and_t_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 0, i7 %xor_ln69" [model_functions.cpp:69]   --->   Operation 54 'bitconcatenate' 'p_and_t_cast' <Predicate = (!icmp_ln67 & icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln69 = sub i16 0, i16 %p_and_t_cast" [model_functions.cpp:69]   --->   Operation 55 'sub' 'sub_ln69' <Predicate = (!icmp_ln67 & icmp_ln69)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 0, i7 %trunc_ln69_1" [model_functions.cpp:69]   --->   Operation 56 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln67 & icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.80ns)   --->   "%select_ln69 = select i1 %tmp, i16 %sub_ln69, i16 %tmp_s" [model_functions.cpp:69]   --->   Operation 57 'select' 'select_ln69' <Predicate = (!icmp_ln67 & icmp_ln69)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln69 = store i16 %select_ln69, i16 %i" [model_functions.cpp:69]   --->   Operation 58 'store' 'store_ln69' <Predicate = (!icmp_ln67 & icmp_ln69)> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln69 = br void %_ZN8ap_fixedILi12ELi12EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv" [model_functions.cpp:69]   --->   Operation 59 'br' 'br_ln69' <Predicate = (!icmp_ln67 & icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp2_V_0_0_load_2 = load i12 %tmp2_V_0_0"   --->   Operation 60 'load' 'tmp2_V_0_0_load_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp2_V_1_0_load_2 = load i12 %tmp2_V_1_0"   --->   Operation 61 'load' 'tmp2_V_1_0_load_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp2_V_2_0_load_2 = load i12 %tmp2_V_2_0"   --->   Operation 62 'load' 'tmp2_V_2_0_load_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp2_V_3_0_load_2 = load i12 %tmp2_V_3_0"   --->   Operation 63 'load' 'tmp2_V_3_0_load_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp2_V_5_0_load_2 = load i12 %tmp2_V_5_0"   --->   Operation 64 'load' 'tmp2_V_5_0_load_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp2_V_6_0_load_2 = load i12 %tmp2_V_6_0"   --->   Operation 65 'load' 'tmp2_V_6_0_load_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp2_V_7_0_load31 = load i12 %tmp2_V_7_0"   --->   Operation 66 'load' 'tmp2_V_7_0_load31' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp2_V_8_0_load_1 = load i12 %tmp2_V_8_0"   --->   Operation 67 'load' 'tmp2_V_8_0_load_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp2_V_9_0_load_1 = load i12 %tmp2_V_9_0"   --->   Operation 68 'load' 'tmp2_V_9_0_load_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp2_V_10_0_load_1 = load i12 %tmp2_V_10_0"   --->   Operation 69 'load' 'tmp2_V_10_0_load_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp2_V_11_0_load_1 = load i12 %tmp2_V_11_0"   --->   Operation 70 'load' 'tmp2_V_11_0_load_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i3 %r_2" [model_functions.cpp:71]   --->   Operation 71 'zext' 'zext_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.73ns)   --->   "%add_ln72 = add i4 %zext_ln71, i4 6" [model_functions.cpp:72]   --->   Operation 72 'add' 'add_ln72' <Predicate = (!icmp_ln67)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (2.06ns)   --->   "%tmp2_V_0_1 = mux i12 @_ssdm_op_Mux.ap_auto.16i12.i4, i12 0, i12 %tmp2_V_0_0_load_2, i12 %tmp2_V_0_0_load_2, i12 %tmp2_V_0_0_load_2, i12 %tmp2_V_0_0_load_2, i12 %tmp2_V_0_0_load_2, i12 %tmp2_V_0_0_load_2, i12 %tmp2_V_0_0_load_2, i12 %tmp2_V_0_0_load_2, i12 %tmp2_V_0_0_load_2, i12 %tmp2_V_0_0_load_2, i12 %tmp2_V_0_0_load_2, i12 %tmp2_V_0_0_load_2, i12 %tmp2_V_0_0_load_2, i12 %tmp2_V_0_0_load_2, i12 %tmp2_V_0_0_load_2, i4 %zext_ln71" [model_functions.cpp:71]   --->   Operation 73 'mux' 'tmp2_V_0_1' <Predicate = (!icmp_ln67)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (2.06ns)   --->   "%tmp2_V_1_1 = mux i12 @_ssdm_op_Mux.ap_auto.16i12.i4, i12 %tmp2_V_1_0_load_2, i12 0, i12 %tmp2_V_1_0_load_2, i12 %tmp2_V_1_0_load_2, i12 %tmp2_V_1_0_load_2, i12 %tmp2_V_1_0_load_2, i12 %tmp2_V_1_0_load_2, i12 %tmp2_V_1_0_load_2, i12 %tmp2_V_1_0_load_2, i12 %tmp2_V_1_0_load_2, i12 %tmp2_V_1_0_load_2, i12 %tmp2_V_1_0_load_2, i12 %tmp2_V_1_0_load_2, i12 %tmp2_V_1_0_load_2, i12 %tmp2_V_1_0_load_2, i12 %tmp2_V_1_0_load_2, i4 %zext_ln71" [model_functions.cpp:71]   --->   Operation 74 'mux' 'tmp2_V_1_1' <Predicate = (!icmp_ln67)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (2.06ns)   --->   "%tmp2_V_2_1 = mux i12 @_ssdm_op_Mux.ap_auto.16i12.i4, i12 %tmp2_V_2_0_load_2, i12 %tmp2_V_2_0_load_2, i12 0, i12 %tmp2_V_2_0_load_2, i12 %tmp2_V_2_0_load_2, i12 %tmp2_V_2_0_load_2, i12 %tmp2_V_2_0_load_2, i12 %tmp2_V_2_0_load_2, i12 %tmp2_V_2_0_load_2, i12 %tmp2_V_2_0_load_2, i12 %tmp2_V_2_0_load_2, i12 %tmp2_V_2_0_load_2, i12 %tmp2_V_2_0_load_2, i12 %tmp2_V_2_0_load_2, i12 %tmp2_V_2_0_load_2, i12 %tmp2_V_2_0_load_2, i4 %zext_ln71" [model_functions.cpp:71]   --->   Operation 75 'mux' 'tmp2_V_2_1' <Predicate = (!icmp_ln67)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (2.06ns)   --->   "%tmp2_V_3_1 = mux i12 @_ssdm_op_Mux.ap_auto.16i12.i4, i12 %tmp2_V_3_0_load_2, i12 %tmp2_V_3_0_load_2, i12 %tmp2_V_3_0_load_2, i12 0, i12 %tmp2_V_3_0_load_2, i12 %tmp2_V_3_0_load_2, i12 %tmp2_V_3_0_load_2, i12 %tmp2_V_3_0_load_2, i12 %tmp2_V_3_0_load_2, i12 %tmp2_V_3_0_load_2, i12 %tmp2_V_3_0_load_2, i12 %tmp2_V_3_0_load_2, i12 %tmp2_V_3_0_load_2, i12 %tmp2_V_3_0_load_2, i12 %tmp2_V_3_0_load_2, i12 %tmp2_V_3_0_load_2, i4 %zext_ln71" [model_functions.cpp:71]   --->   Operation 76 'mux' 'tmp2_V_3_1' <Predicate = (!icmp_ln67)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (2.06ns)   --->   "%tmp2_V_5_1 = mux i12 @_ssdm_op_Mux.ap_auto.16i12.i4, i12 %tmp2_V_5_0_load_2, i12 %tmp2_V_5_0_load_2, i12 %tmp2_V_5_0_load_2, i12 %tmp2_V_5_0_load_2, i12 %tmp2_V_5_0_load_2, i12 0, i12 0, i12 0, i12 0, i12 0, i12 0, i12 0, i12 0, i12 0, i12 0, i12 0, i4 %zext_ln71" [model_functions.cpp:71]   --->   Operation 77 'mux' 'tmp2_V_5_1' <Predicate = (!icmp_ln67)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (2.06ns)   --->   "%tmp2_V_6_1 = mux i12 @_ssdm_op_Mux.ap_auto.16i12.i4, i12 %tmp2_V_6_0_load_2, i12 %tmp2_V_6_0_load_2, i12 %tmp2_V_6_0_load_2, i12 %tmp2_V_6_0_load_2, i12 %tmp2_V_6_0_load_2, i12 %tmp2_V_6_0_load_2, i12 0, i12 %tmp2_V_6_0_load_2, i12 %tmp2_V_6_0_load_2, i12 %tmp2_V_6_0_load_2, i12 %tmp2_V_6_0_load_2, i12 %tmp2_V_6_0_load_2, i12 %tmp2_V_6_0_load_2, i12 %tmp2_V_6_0_load_2, i12 %tmp2_V_6_0_load_2, i12 %tmp2_V_6_0_load_2, i4 %add_ln72" [model_functions.cpp:72]   --->   Operation 78 'mux' 'tmp2_V_6_1' <Predicate = (!icmp_ln67)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (2.06ns)   --->   "%tmp2_V_7_1 = mux i12 @_ssdm_op_Mux.ap_auto.16i12.i4, i12 %tmp2_V_7_0_load31, i12 %tmp2_V_7_0_load31, i12 %tmp2_V_7_0_load31, i12 %tmp2_V_7_0_load31, i12 %tmp2_V_7_0_load31, i12 %tmp2_V_7_0_load31, i12 %tmp2_V_7_0_load31, i12 0, i12 %tmp2_V_7_0_load31, i12 %tmp2_V_7_0_load31, i12 %tmp2_V_7_0_load31, i12 %tmp2_V_7_0_load31, i12 %tmp2_V_7_0_load31, i12 %tmp2_V_7_0_load31, i12 %tmp2_V_7_0_load31, i12 %tmp2_V_7_0_load31, i4 %add_ln72" [model_functions.cpp:72]   --->   Operation 79 'mux' 'tmp2_V_7_1' <Predicate = (!icmp_ln67)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (2.06ns)   --->   "%tmp2_V_8_1 = mux i12 @_ssdm_op_Mux.ap_auto.16i12.i4, i12 %tmp2_V_8_0_load_1, i12 %tmp2_V_8_0_load_1, i12 %tmp2_V_8_0_load_1, i12 %tmp2_V_8_0_load_1, i12 %tmp2_V_8_0_load_1, i12 %tmp2_V_8_0_load_1, i12 %tmp2_V_8_0_load_1, i12 %tmp2_V_8_0_load_1, i12 0, i12 %tmp2_V_8_0_load_1, i12 %tmp2_V_8_0_load_1, i12 %tmp2_V_8_0_load_1, i12 %tmp2_V_8_0_load_1, i12 %tmp2_V_8_0_load_1, i12 %tmp2_V_8_0_load_1, i12 %tmp2_V_8_0_load_1, i4 %add_ln72" [model_functions.cpp:72]   --->   Operation 80 'mux' 'tmp2_V_8_1' <Predicate = (!icmp_ln67)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (2.06ns)   --->   "%tmp2_V_9_1 = mux i12 @_ssdm_op_Mux.ap_auto.16i12.i4, i12 %tmp2_V_9_0_load_1, i12 %tmp2_V_9_0_load_1, i12 %tmp2_V_9_0_load_1, i12 %tmp2_V_9_0_load_1, i12 %tmp2_V_9_0_load_1, i12 %tmp2_V_9_0_load_1, i12 %tmp2_V_9_0_load_1, i12 %tmp2_V_9_0_load_1, i12 %tmp2_V_9_0_load_1, i12 0, i12 %tmp2_V_9_0_load_1, i12 %tmp2_V_9_0_load_1, i12 %tmp2_V_9_0_load_1, i12 %tmp2_V_9_0_load_1, i12 %tmp2_V_9_0_load_1, i12 %tmp2_V_9_0_load_1, i4 %add_ln72" [model_functions.cpp:72]   --->   Operation 81 'mux' 'tmp2_V_9_1' <Predicate = (!icmp_ln67)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (2.06ns)   --->   "%tmp2_V_10_1 = mux i12 @_ssdm_op_Mux.ap_auto.16i12.i4, i12 %tmp2_V_10_0_load_1, i12 %tmp2_V_10_0_load_1, i12 %tmp2_V_10_0_load_1, i12 %tmp2_V_10_0_load_1, i12 %tmp2_V_10_0_load_1, i12 %tmp2_V_10_0_load_1, i12 %tmp2_V_10_0_load_1, i12 %tmp2_V_10_0_load_1, i12 %tmp2_V_10_0_load_1, i12 %tmp2_V_10_0_load_1, i12 0, i12 %tmp2_V_10_0_load_1, i12 %tmp2_V_10_0_load_1, i12 %tmp2_V_10_0_load_1, i12 %tmp2_V_10_0_load_1, i12 %tmp2_V_10_0_load_1, i4 %add_ln72" [model_functions.cpp:72]   --->   Operation 82 'mux' 'tmp2_V_10_1' <Predicate = (!icmp_ln67)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (2.06ns)   --->   "%tmp2_V_11_1 = mux i12 @_ssdm_op_Mux.ap_auto.16i12.i4, i12 0, i12 0, i12 0, i12 0, i12 0, i12 0, i12 %tmp2_V_11_0_load_1, i12 %tmp2_V_11_0_load_1, i12 %tmp2_V_11_0_load_1, i12 %tmp2_V_11_0_load_1, i12 %tmp2_V_11_0_load_1, i12 0, i12 0, i12 0, i12 0, i12 0, i4 %add_ln72" [model_functions.cpp:72]   --->   Operation 83 'mux' 'tmp2_V_11_1' <Predicate = (!icmp_ln67)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln72 = store i12 %tmp2_V_11_1, i12 %tmp2_V_11_0" [model_functions.cpp:72]   --->   Operation 84 'store' 'store_ln72' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln72 = store i12 %tmp2_V_10_1, i12 %tmp2_V_10_0" [model_functions.cpp:72]   --->   Operation 85 'store' 'store_ln72' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln72 = store i12 %tmp2_V_9_1, i12 %tmp2_V_9_0" [model_functions.cpp:72]   --->   Operation 86 'store' 'store_ln72' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln72 = store i12 %tmp2_V_8_1, i12 %tmp2_V_8_0" [model_functions.cpp:72]   --->   Operation 87 'store' 'store_ln72' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln72 = store i12 %tmp2_V_7_1, i12 %tmp2_V_7_0" [model_functions.cpp:72]   --->   Operation 88 'store' 'store_ln72' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln72 = store i12 %tmp2_V_6_1, i12 %tmp2_V_6_0" [model_functions.cpp:72]   --->   Operation 89 'store' 'store_ln72' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln71 = store i12 %tmp2_V_5_1, i12 %tmp2_V_5_0" [model_functions.cpp:71]   --->   Operation 90 'store' 'store_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln71 = store i12 %tmp2_V_3_1, i12 %tmp2_V_3_0" [model_functions.cpp:71]   --->   Operation 91 'store' 'store_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln71 = store i12 %tmp2_V_2_1, i12 %tmp2_V_2_0" [model_functions.cpp:71]   --->   Operation 92 'store' 'store_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln71 = store i12 %tmp2_V_1_1, i12 %tmp2_V_1_0" [model_functions.cpp:71]   --->   Operation 93 'store' 'store_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln71 = store i12 %tmp2_V_0_1, i12 %tmp2_V_0_0" [model_functions.cpp:71]   --->   Operation 94 'store' 'store_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln67 = store i3 %add_ln67, i3 %r" [model_functions.cpp:67]   --->   Operation 95 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.95>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%i_6 = load i16 %i" [model_functions.cpp:72]   --->   Operation 96 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i16 %i_6" [model_functions.cpp:72]   --->   Operation 97 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = trunc i16 %i_6" [model_functions.cpp:72]   --->   Operation 98 'trunc' 'trunc_ln72_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_47_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln72_1, i2 0" [model_functions.cpp:72]   --->   Operation 99 'bitconcatenate' 'tmp_47_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72 = sub i9 %tmp_47_cast, i9 %trunc_ln72" [model_functions.cpp:72]   --->   Operation 100 'sub' 'sub_ln72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i2 %j" [model_functions.cpp:72]   --->   Operation 101 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln72_1 = add i9 %sub_ln72, i9 %zext_ln72" [model_functions.cpp:72]   --->   Operation 102 'add' 'add_ln72_1' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i9 %add_ln72_1" [model_functions.cpp:72]   --->   Operation 103 'zext' 'zext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln72_1" [model_functions.cpp:72]   --->   Operation 104 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (3.25ns)   --->   "%input_load = load i9 %input_addr" [model_functions.cpp:72]   --->   Operation 105 'load' 'input_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp2_V_0_0_load = load i12 %tmp2_V_0_0"   --->   Operation 160 'load' 'tmp2_V_0_0_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp2_V_1_0_load = load i12 %tmp2_V_1_0"   --->   Operation 161 'load' 'tmp2_V_1_0_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%tmp2_V_2_0_load = load i12 %tmp2_V_2_0"   --->   Operation 162 'load' 'tmp2_V_2_0_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp2_V_3_0_load = load i12 %tmp2_V_3_0"   --->   Operation 163 'load' 'tmp2_V_3_0_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%tmp2_V_5_0_load = load i12 %tmp2_V_5_0"   --->   Operation 164 'load' 'tmp2_V_5_0_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%tmp2_V_6_0_load = load i12 %tmp2_V_6_0"   --->   Operation 165 'load' 'tmp2_V_6_0_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%tmp2_V_7_0_load = load i12 %tmp2_V_7_0"   --->   Operation 166 'load' 'tmp2_V_7_0_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp2_V_8_0_load = load i12 %tmp2_V_8_0"   --->   Operation 167 'load' 'tmp2_V_8_0_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp2_V_9_0_load = load i12 %tmp2_V_9_0"   --->   Operation 168 'load' 'tmp2_V_9_0_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%tmp2_V_10_0_load = load i12 %tmp2_V_10_0"   --->   Operation 169 'load' 'tmp2_V_10_0_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%tmp2_V_11_0_load = load i12 %tmp2_V_11_0"   --->   Operation 170 'load' 'tmp2_V_11_0_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp1_V_11_2_load = load i12 %tmp1_V_11_2"   --->   Operation 171 'load' 'tmp1_V_11_2_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%tmp1_V_11_9_load = load i12 %tmp1_V_11_9"   --->   Operation 172 'load' 'tmp1_V_11_9_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%tmp1_V_0_0_load = load i12 %tmp1_V_0_0"   --->   Operation 173 'load' 'tmp1_V_0_0_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%tmp1_V_1_0_load = load i12 %tmp1_V_1_0"   --->   Operation 174 'load' 'tmp1_V_1_0_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%tmp1_V_2_0_load = load i12 %tmp1_V_2_0"   --->   Operation 175 'load' 'tmp1_V_2_0_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%tmp1_V_4_0_load = load i12 %tmp1_V_4_0"   --->   Operation 176 'load' 'tmp1_V_4_0_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%tmp1_V_5_0_load = load i12 %tmp1_V_5_0"   --->   Operation 177 'load' 'tmp1_V_5_0_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp1_V_11_6_load = load i12 %tmp1_V_11_6"   --->   Operation 178 'load' 'tmp1_V_11_6_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%tmp1_V_11_4_load = load i12 %tmp1_V_11_4"   --->   Operation 179 'load' 'tmp1_V_11_4_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%tmp1_V_11_11_load = load i12 %tmp1_V_11_11"   --->   Operation 180 'load' 'tmp1_V_11_11_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tmp1_V_11_13_load = load i12 %tmp1_V_11_13"   --->   Operation 181 'load' 'tmp1_V_11_13_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_11_0_out, i12 %tmp1_V_11_13_load"   --->   Operation 182 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_10_0_out, i12 %tmp1_V_11_11_load"   --->   Operation 183 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_11_4_out, i12 %tmp1_V_11_4_load"   --->   Operation 184 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_11_6_out, i12 %tmp1_V_11_6_load"   --->   Operation 185 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_5_0_out, i12 %tmp1_V_5_0_load"   --->   Operation 186 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_4_0_out, i12 %tmp1_V_4_0_load"   --->   Operation 187 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_2_0_out, i12 %tmp1_V_2_0_load"   --->   Operation 188 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_1_0_out, i12 %tmp1_V_1_0_load"   --->   Operation 189 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_0_0_out, i12 %tmp1_V_0_0_load"   --->   Operation 190 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_11_9_out, i12 %tmp1_V_11_9_load"   --->   Operation 191 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_11_11_out, i12 %tmp1_V_11_2_load"   --->   Operation 192 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp2_V_11_0_out, i12 %tmp2_V_11_0_load"   --->   Operation 193 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp2_V_10_0_out, i12 %tmp2_V_10_0_load"   --->   Operation 194 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp2_V_9_0_out, i12 %tmp2_V_9_0_load"   --->   Operation 195 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp2_V_8_0_out, i12 %tmp2_V_8_0_load"   --->   Operation 196 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp2_V_7_0_out, i12 %tmp2_V_7_0_load"   --->   Operation 197 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp2_V_6_0_out, i12 %tmp2_V_6_0_load"   --->   Operation 198 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp2_V_5_0_out, i12 %tmp2_V_5_0_load"   --->   Operation 199 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp2_V_3_0_out, i12 %tmp2_V_3_0_load"   --->   Operation 200 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp2_V_2_0_out, i12 %tmp2_V_2_0_load"   --->   Operation 201 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp2_V_1_0_out, i12 %tmp2_V_1_0_load"   --->   Operation 202 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp2_V_0_0_out, i12 %tmp2_V_0_0_load"   --->   Operation 203 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 204 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp1_V_11_2_load_1 = load i12 %tmp1_V_11_2" [model_functions.cpp:72]   --->   Operation 106 'load' 'tmp1_V_11_2_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp1_V_11_9_load_1 = load i12 %tmp1_V_11_9" [model_functions.cpp:72]   --->   Operation 107 'load' 'tmp1_V_11_9_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp1_V_0_0_load_1 = load i12 %tmp1_V_0_0" [model_functions.cpp:71]   --->   Operation 108 'load' 'tmp1_V_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tmp1_V_1_0_load_1 = load i12 %tmp1_V_1_0" [model_functions.cpp:71]   --->   Operation 109 'load' 'tmp1_V_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp1_V_2_0_load_1 = load i12 %tmp1_V_2_0" [model_functions.cpp:71]   --->   Operation 110 'load' 'tmp1_V_2_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp1_V_4_0_load_1 = load i12 %tmp1_V_4_0" [model_functions.cpp:71]   --->   Operation 111 'load' 'tmp1_V_4_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp1_V_5_0_load_1 = load i12 %tmp1_V_5_0" [model_functions.cpp:71]   --->   Operation 112 'load' 'tmp1_V_5_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp1_V_11_6_load_1 = load i12 %tmp1_V_11_6" [model_functions.cpp:72]   --->   Operation 113 'load' 'tmp1_V_11_6_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp1_V_11_4_load_1 = load i12 %tmp1_V_11_4" [model_functions.cpp:72]   --->   Operation 114 'load' 'tmp1_V_11_4_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp1_V_11_11_load_1 = load i12 %tmp1_V_11_11" [model_functions.cpp:72]   --->   Operation 115 'load' 'tmp1_V_11_11_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp1_V_11_13_load_1 = load i12 %tmp1_V_11_13" [model_functions.cpp:72]   --->   Operation 116 'load' 'tmp1_V_11_13_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.13ns)   --->   "%icmp_ln71 = icmp_eq  i3 %r_2, i3 4" [model_functions.cpp:71]   --->   Operation 117 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (1.13ns)   --->   "%icmp_ln71_1 = icmp_eq  i3 %r_2, i3 3" [model_functions.cpp:71]   --->   Operation 118 'icmp' 'icmp_ln71_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (1.13ns)   --->   "%icmp_ln71_2 = icmp_eq  i3 %r_2, i3 2" [model_functions.cpp:71]   --->   Operation 119 'icmp' 'icmp_ln71_2' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (1.13ns)   --->   "%icmp_ln71_3 = icmp_eq  i3 %r_2, i3 1" [model_functions.cpp:71]   --->   Operation 120 'icmp' 'icmp_ln71_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (1.13ns)   --->   "%icmp_ln71_4 = icmp_eq  i3 %r_2, i3 0" [model_functions.cpp:71]   --->   Operation 121 'icmp' 'icmp_ln71_4' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.97ns)   --->   "%or_ln71 = or i1 %icmp_ln71_4, i1 %icmp_ln71_3" [model_functions.cpp:71]   --->   Operation 122 'or' 'or_ln71' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln71_2)   --->   "%or_ln71_1 = or i1 %icmp_ln71_2, i1 %icmp_ln71_1" [model_functions.cpp:71]   --->   Operation 123 'or' 'or_ln71_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%select_ln71 = select i1 %icmp_ln71, i12 %tmp1_V_5_0_load_1, i12 4089" [model_functions.cpp:71]   --->   Operation 124 'select' 'select_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln71_2 = or i1 %or_ln71, i1 %or_ln71_1" [model_functions.cpp:71]   --->   Operation 125 'or' 'or_ln71_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln71_1 = select i1 %or_ln71_2, i12 %tmp1_V_5_0_load_1, i12 %select_ln71" [model_functions.cpp:71]   --->   Operation 126 'select' 'select_ln71_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_3)   --->   "%select_ln71_2 = select i1 %icmp_ln71, i12 4089, i12 %tmp1_V_4_0_load_1" [model_functions.cpp:71]   --->   Operation 127 'select' 'select_ln71_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln71_3 = select i1 %or_ln71_2, i12 %tmp1_V_4_0_load_1, i12 %select_ln71_2" [model_functions.cpp:71]   --->   Operation 128 'select' 'select_ln71_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_5)   --->   "%select_ln71_4 = select i1 %icmp_ln71_2, i12 4089, i12 %tmp1_V_2_0_load_1" [model_functions.cpp:71]   --->   Operation 129 'select' 'select_ln71_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln71_5 = select i1 %or_ln71, i12 %tmp1_V_2_0_load_1, i12 %select_ln71_4" [model_functions.cpp:71]   --->   Operation 130 'select' 'select_ln71_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_7)   --->   "%select_ln71_6 = select i1 %icmp_ln71_3, i12 4089, i12 %tmp1_V_1_0_load_1" [model_functions.cpp:71]   --->   Operation 131 'select' 'select_ln71_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln71_7 = select i1 %icmp_ln71_4, i12 %tmp1_V_1_0_load_1, i12 %select_ln71_6" [model_functions.cpp:71]   --->   Operation 132 'select' 'select_ln71_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.69ns)   --->   "%select_ln71_8 = select i1 %icmp_ln71_4, i12 4089, i12 %tmp1_V_0_0_load_1" [model_functions.cpp:71]   --->   Operation 133 'select' 'select_ln71_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 134 [1/2] (3.25ns)   --->   "%input_load = load i9 %input_addr" [model_functions.cpp:72]   --->   Operation 134 'load' 'input_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp1_V_11_21 = trunc i16 %input_load" [model_functions.cpp:72]   --->   Operation 135 'trunc' 'tmp1_V_11_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11)   --->   "%select_ln72 = select i1 %icmp_ln71, i12 %tmp1_V_11_13_load_1, i12 %tmp1_V_11_21" [model_functions.cpp:72]   --->   Operation 136 'select' 'select_ln72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11 = select i1 %or_ln71_2, i12 %tmp1_V_11_13_load_1, i12 %select_ln72" [model_functions.cpp:72]   --->   Operation 137 'select' 'tmp1_V_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_15)   --->   "%select_ln72_2 = select i1 %icmp_ln71, i12 %tmp1_V_11_21, i12 %tmp1_V_11_11_load_1" [model_functions.cpp:72]   --->   Operation 138 'select' 'select_ln72_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_15 = select i1 %or_ln71_2, i12 %tmp1_V_11_11_load_1, i12 %select_ln72_2" [model_functions.cpp:72]   --->   Operation 139 'select' 'tmp1_V_11_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_16)   --->   "%select_ln72_4 = select i1 %icmp_ln71_2, i12 %tmp1_V_11_21, i12 %tmp1_V_11_4_load_1" [model_functions.cpp:72]   --->   Operation 140 'select' 'select_ln72_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_16 = select i1 %or_ln71, i12 %tmp1_V_11_4_load_1, i12 %select_ln72_4" [model_functions.cpp:72]   --->   Operation 141 'select' 'tmp1_V_11_16' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_18)   --->   "%tmp1_V_11_17 = select i1 %icmp_ln71_3, i12 %tmp1_V_11_21, i12 %tmp1_V_11_6_load_1" [model_functions.cpp:72]   --->   Operation 142 'select' 'tmp1_V_11_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_18 = select i1 %icmp_ln71_4, i12 %tmp1_V_11_6_load_1, i12 %tmp1_V_11_17" [model_functions.cpp:72]   --->   Operation 143 'select' 'tmp1_V_11_18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln72_9)   --->   "%select_ln72_8 = select i1 %icmp_ln71_2, i12 %tmp1_V_11_9_load_1, i12 %tmp1_V_11_21" [model_functions.cpp:72]   --->   Operation 144 'select' 'select_ln72_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln72_9 = select i1 %or_ln71, i12 %tmp1_V_11_9_load_1, i12 %select_ln72_8" [model_functions.cpp:72]   --->   Operation 145 'select' 'select_ln72_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_19 = select i1 %or_ln71_2, i12 %select_ln72_9, i12 %tmp1_V_11_9_load_1" [model_functions.cpp:72]   --->   Operation 146 'select' 'tmp1_V_11_19' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.69ns)   --->   "%tmp1_V_11_20 = select i1 %icmp_ln71_4, i12 %tmp1_V_11_21, i12 %tmp1_V_11_2_load_1" [model_functions.cpp:72]   --->   Operation 147 'select' 'tmp1_V_11_20' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln72 = store i12 %tmp1_V_11, i12 %tmp1_V_11_13" [model_functions.cpp:72]   --->   Operation 148 'store' 'store_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln72 = store i12 %tmp1_V_11_15, i12 %tmp1_V_11_11" [model_functions.cpp:72]   --->   Operation 149 'store' 'store_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln72 = store i12 %tmp1_V_11_16, i12 %tmp1_V_11_4" [model_functions.cpp:72]   --->   Operation 150 'store' 'store_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln72 = store i12 %tmp1_V_11_18, i12 %tmp1_V_11_6" [model_functions.cpp:72]   --->   Operation 151 'store' 'store_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln71 = store i12 %select_ln71_1, i12 %tmp1_V_5_0" [model_functions.cpp:71]   --->   Operation 152 'store' 'store_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln71 = store i12 %select_ln71_3, i12 %tmp1_V_4_0" [model_functions.cpp:71]   --->   Operation 153 'store' 'store_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln71 = store i12 %select_ln71_5, i12 %tmp1_V_2_0" [model_functions.cpp:71]   --->   Operation 154 'store' 'store_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln71 = store i12 %select_ln71_7, i12 %tmp1_V_1_0" [model_functions.cpp:71]   --->   Operation 155 'store' 'store_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln71 = store i12 %select_ln71_8, i12 %tmp1_V_0_0" [model_functions.cpp:71]   --->   Operation 156 'store' 'store_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln72 = store i12 %tmp1_V_11_19, i12 %tmp1_V_11_9" [model_functions.cpp:72]   --->   Operation 157 'store' 'store_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln72 = store i12 %tmp1_V_11_20, i12 %tmp1_V_11_2" [model_functions.cpp:72]   --->   Operation 158 'store' 'store_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 159 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.4ns, clock uncertainty: 2.81ns.

 <State 1>: 6.08ns
The critical path consists of the following:
	'alloca' operation ('i') [47]  (0 ns)
	'load' operation ('i_load', model_functions.cpp:69) on local variable 'i' [68]  (0 ns)
	'xor' operation ('xor_ln69', model_functions.cpp:69) [74]  (0 ns)
	'sub' operation ('sub_ln69', model_functions.cpp:69) [76]  (2.08 ns)
	'select' operation ('select_ln69', model_functions.cpp:69) [78]  (0.805 ns)
	'store' operation ('store_ln69', model_functions.cpp:69) of variable 'select_ln69', model_functions.cpp:69 on local variable 'i' [79]  (1.59 ns)
	blocking operation 1.61 ns on control path)

 <State 2>: 6.95ns
The critical path consists of the following:
	'load' operation ('i', model_functions.cpp:72) on local variable 'i' [104]  (0 ns)
	'sub' operation ('sub_ln72', model_functions.cpp:72) [126]  (0 ns)
	'add' operation ('add_ln72_1', model_functions.cpp:72) [128]  (3.7 ns)
	'getelementptr' operation ('input_addr', model_functions.cpp:72) [130]  (0 ns)
	'load' operation ('input_load', model_functions.cpp:72) on array 'input_r' [132]  (3.25 ns)

 <State 3>: 4.65ns
The critical path consists of the following:
	'load' operation ('input_load', model_functions.cpp:72) on array 'input_r' [132]  (3.25 ns)
	'select' operation ('select_ln72_8', model_functions.cpp:72) [142]  (0 ns)
	'select' operation ('select_ln72_9', model_functions.cpp:72) [143]  (0.697 ns)
	'select' operation ('tmp1.V[11]', model_functions.cpp:72) [144]  (0.697 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
