<profile>

<section name = "Vivado HLS Report for 'tiled_matvec'" level="0">
<item name = "Date">Mon Jun  1 11:20:00 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">matvec</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1157-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.836 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">28, 30, 0.280 us, 0.300 us, 28, 30, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">8, 8, 4, -, -, 2, no</column>
<column name=" + tiled_matvec_loadA">2, 2, 1, -, -, 2, no</column>
<column name="- tiled_matvec_loadx">2, 2, 1, -, -, 2, no</column>
<column name="- Loop 3">12, 12, 6, -, -, 2, no</column>
<column name=" + Loop 3.1">4, 4, 2, -, -, 2, no</column>
<column name="- Loop 4">4, 4, 2, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 3, 0, 597, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 170, -</column>
<column name="Register">-, -, 674, -, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln28_fu_444_p2">*, 3, 0, 20, 32, 32</column>
<column name="add_ln35_fu_502_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_1_fu_388_p2">+, 0, 0, 10, 2, 1</column>
<column name="i_3_fu_320_p2">+, 0, 0, 10, 2, 1</column>
<column name="i_4_fu_496_p2">+, 0, 0, 10, 2, 1</column>
<column name="i_fu_236_p2">+, 0, 0, 10, 2, 1</column>
<column name="j_1_fu_409_p2">+, 0, 0, 10, 2, 1</column>
<column name="j_fu_274_p2">+, 0, 0, 10, 2, 1</column>
<column name="y_0_fu_457_p2">+, 0, 0, 39, 32, 32</column>
<column name="ypartial_d0">+, 0, 0, 39, 32, 32</column>
<column name="ap_predicate_op36_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op28">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op36">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln10_fu_268_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="icmp_ln17_fu_254_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln19_fu_314_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="icmp_ln26_fu_382_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="icmp_ln27_fu_403_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="icmp_ln33_fu_490_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="icmp_ln8_fu_230_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln11_fu_284_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln20_fu_330_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln28_1_fu_419_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln28_2_fu_438_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln28_3_fu_450_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln28_4_fu_431_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln28_fu_425_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln35_fu_516_p3">select, 0, 0, 32, 1, 32</column>
<column name="y_1_5_fu_462_p3">select, 0, 0, 32, 1, 32</column>
<column name="y_1_6_fu_469_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Atile_V_vec_0_blk_n">9, 2, 1, 2</column>
<column name="Atile_V_vec_1_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">47, 10, 1, 10</column>
<column name="i3_0_reg_179">9, 2, 2, 4</column>
<column name="i4_0_reg_190">9, 2, 2, 4</column>
<column name="i6_0_reg_212">9, 2, 2, 4</column>
<column name="i_0_reg_157">9, 2, 2, 4</column>
<column name="j5_0_reg_201">9, 2, 2, 4</column>
<column name="j_0_reg_168">9, 2, 2, 4</column>
<column name="xtile_V_vec_0_blk_n">9, 2, 1, 2</column>
<column name="xtile_V_vec_1_blk_n">9, 2, 1, 2</column>
<column name="y_1_3_fu_118">9, 2, 32, 64</column>
<column name="y_1_fu_114">9, 2, 32, 64</column>
<column name="ypartial_address0">15, 3, 3, 9</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_0_0">32, 0, 32, 0</column>
<column name="A_0_0_load_reg_628">32, 0, 32, 0</column>
<column name="A_0_1">32, 0, 32, 0</column>
<column name="A_0_1_load_reg_633">32, 0, 32, 0</column>
<column name="A_1_0">32, 0, 32, 0</column>
<column name="A_1_0_load_reg_608">32, 0, 32, 0</column>
<column name="A_1_1">32, 0, 32, 0</column>
<column name="A_1_1_load_reg_613">32, 0, 32, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="i3_0_reg_179">2, 0, 2, 0</column>
<column name="i4_0_reg_190">2, 0, 2, 0</column>
<column name="i6_0_reg_212">2, 0, 2, 0</column>
<column name="i_0_reg_157">2, 0, 2, 0</column>
<column name="i_1_reg_641">2, 0, 2, 0</column>
<column name="i_4_reg_675">2, 0, 2, 0</column>
<column name="i_reg_534">2, 0, 2, 0</column>
<column name="icmp_ln17_reg_558">1, 0, 1, 0</column>
<column name="j5_0_reg_201">2, 0, 2, 0</column>
<column name="j_0_reg_168">2, 0, 2, 0</column>
<column name="j_1_reg_662">2, 0, 2, 0</column>
<column name="mul_ln28_reg_667">32, 0, 32, 0</column>
<column name="shl_ln35_reg_654">31, 0, 32, 1</column>
<column name="tmp_vec_0_1_reg_562">32, 0, 32, 0</column>
<column name="tmp_vec_0_reg_539">32, 0, 32, 0</column>
<column name="tmp_vec_1_1_reg_567">32, 0, 32, 0</column>
<column name="tmp_vec_1_reg_544">32, 0, 32, 0</column>
<column name="trunc_ln11_reg_549">1, 0, 1, 0</column>
<column name="trunc_ln28_reg_646">1, 0, 1, 0</column>
<column name="x_0">32, 0, 32, 0</column>
<column name="x_0_load_reg_618">32, 0, 32, 0</column>
<column name="x_1">32, 0, 32, 0</column>
<column name="x_1_load_reg_623">32, 0, 32, 0</column>
<column name="y_1_3_fu_118">32, 0, 32, 0</column>
<column name="y_1_fu_114">32, 0, 32, 0</column>
<column name="ypartial_addr_reg_680">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, tiled_matvec, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, tiled_matvec, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, tiled_matvec, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, tiled_matvec, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, tiled_matvec, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, tiled_matvec, return value</column>
<column name="Atile_V_vec_0_dout">in, 32, ap_fifo, Atile_V_vec_0, pointer</column>
<column name="Atile_V_vec_0_empty_n">in, 1, ap_fifo, Atile_V_vec_0, pointer</column>
<column name="Atile_V_vec_0_read">out, 1, ap_fifo, Atile_V_vec_0, pointer</column>
<column name="Atile_V_vec_1_dout">in, 32, ap_fifo, Atile_V_vec_1, pointer</column>
<column name="Atile_V_vec_1_empty_n">in, 1, ap_fifo, Atile_V_vec_1, pointer</column>
<column name="Atile_V_vec_1_read">out, 1, ap_fifo, Atile_V_vec_1, pointer</column>
<column name="xtile_V_vec_0_dout">in, 32, ap_fifo, xtile_V_vec_0, pointer</column>
<column name="xtile_V_vec_0_empty_n">in, 1, ap_fifo, xtile_V_vec_0, pointer</column>
<column name="xtile_V_vec_0_read">out, 1, ap_fifo, xtile_V_vec_0, pointer</column>
<column name="xtile_V_vec_1_dout">in, 32, ap_fifo, xtile_V_vec_1, pointer</column>
<column name="xtile_V_vec_1_empty_n">in, 1, ap_fifo, xtile_V_vec_1, pointer</column>
<column name="xtile_V_vec_1_read">out, 1, ap_fifo, xtile_V_vec_1, pointer</column>
<column name="ypartial_address0">out, 3, ap_memory, ypartial, array</column>
<column name="ypartial_ce0">out, 1, ap_memory, ypartial, array</column>
<column name="ypartial_we0">out, 1, ap_memory, ypartial, array</column>
<column name="ypartial_d0">out, 32, ap_memory, ypartial, array</column>
<column name="ypartial_q0">in, 32, ap_memory, ypartial, array</column>
<column name="i1">in, 32, ap_none, i1, pointer</column>
<column name="i2">in, 32, ap_none, i2, pointer</column>
</table>
</item>
</section>
</profile>
