# Level-1(Day-1): Introduction to Verilog RTL design and Synthesis

## List of Objectives

- :book: <b>Learning Objective-1:</b> Introduction to iverilog simulaor
- :dart: <b>Mandatory Objective-1:</b> Lab using iverilog and gtkwave
   - Lab-1:
   - Lab-2:
- :book: <b>Learning Objective-2:</b> Introduction to Yosys and Logic synthesis
- :dart: <b>Mandatory Objective-1:</b> Labs using Yosys and SKY130 PDK
