*********************************************************************************
Commit: 8f2601078e74939abb4b1f5224d18e923ac695d0 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl:[TGL] Program disable_wr_on_SAGV_exit_for_DCC bit to 0
  
  [Issue/Feature Description]
  DDRIO_COMMAND_TIMEOUT MCA encountered while running Core Prime 95 test
  
  [Resolution]
  Program disable_wr_on_SAGV_exit_for_DCC bit to 0.
  Leave the old steppings, A0, B0 and P0, set it to 1.
  
  [Impacted Platform]
  all TGL platform
  
  Hsd-es-id: 22012477370
  Change-Id: Ic0bf4729ff8598b7af0c1a8e2f88e96e5acadc0e
  Original commit hash: d750fec41b043b373a1e8f80b52ac382c292a882
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 6c3213ddf87e5190f3065ed1574eeb1165463a1b 
*********************************************************************************

[CPU]

  ClientOneSiliconPkg/Cpu: Remove support for CET in SMM
  
  Move the code of CET in SMM to restricted area.
  
  Hsd-es-id: 1508697663
  Change-Id: Idc029371794f70660eca5d1dcb5259fc50c68328
  Original commit hash: a8b60c22fefdb5dd46c8754e16d68b2d9adbe718
  
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmmFuncsArch.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 993df09153aa182833504fe93602bd8cdfb0933c 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/BaseSerialIoUartLibNull: Add missing library calls in BaseSerialIoUart NULL Library
  
  Add missing APIs in Null lib which are declared in SerialIoUartLib.h.
  
  
  Hsd-es-id: 22012280811
  Change-Id: Ia02c4da1e6159edebc53299263ba8b8d45fc29a5
  Original commit hash: 5d7eec53a5f42b2e5a37a10b3fff4040e9ca99f0
  
  ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/BaseSerialIoUartLibNull/BaseSerialIoUartLibNull.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 156d18412fc958116e621d131df8c143302b09a0 
*********************************************************************************

[CPU]

  ClientOneSiliconPkg: BclkFrequency is 0 in some silicon when MailboxRead MAILBOX_BCLK_FREQUENCY_CMD success.
  
  TGL-H r-step has a pcode change that cleans up a bug w/ the OCMB BCLK flow (command 0x24 previously returned 8MHz instead of 0 for no configuration).
  BIOS was relying on this for the warm reset BCLK flow. This change request is to get approval to change the constant from 8MHz (P0 bug) to 0 (R0/R1 correct behavior).
  
  Hsd-es-id: 1508862664
  Change-Id: Icdd1091f2a9df21a00241587726183041cb7f6e0
  Original commit hash: f45bfcf99553e179245420dd25ca742e8f3399a1
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: d78a4ad658bdf8b413845af18d360aa4b3a87c95 
*********************************************************************************

[SiliconPkg], [PCH], [PlatformPkg]

  ClientOneSiliconPkg/PeiDxeSmmPmcPrivateLib: Fix programming of Pcie ref ssc pll
  
  1. rename iotg pll ssc bios option to pcie ref ssc pll
  2. Allow the user to change the step size of pcie ref ssc pll.
  
  Hsd-es-id: 22011460550
  Change-Id: Ifde26fcfe30cb32d1c9a2b41e78438210c8477f4
  Original commit hash: 95528afb7f01939c6becc4d11d91897a68c57278
  
  ClientOneSiliconPkg/Fru/TglPch/IncludePrivate/Library/PeiPchInitPreMemFruLib.h
  ClientOneSiliconPkg/Fru/TglPch/LibraryPrivate/PeiPchInitPreMemFruLib/PeiPchInitPreMemFruLib.c
  ClientOneSiliconPkg/Include/Register/PmcRegs.h
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  ClientOneSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfig.h
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicyVer3.c
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Setup/PchSetup.hfr
  TigerLakePlatSamplePkg/Setup/PchSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: c65e7e282d2cf9059004e5df6ab2970fe5cb0fb0 
*********************************************************************************

[SiliconPkg]

  Observed 2 error in selftest dump(Selftest7-V121)
  
  PWRMBASE + 1DD0h[31] is not set. Add setting the bit when TH is already PGed.
  
  
  Hsd-es-id: 16011964771
  Change-Id: If958729a0086555edb20ae27532caf2cc2afc0ef
  Original commit hash: 371b5c5b71ef1344494766ac21327a723209b2fd
  
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 7dbc371b8d5f9f75c81fe248c463e54784bb7c43 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  [TGL H] Provide capability to support Dynamic one-time switch from iGFx to dGFx after boot to OS - phase2
  
  1.BIOS should removed sending the switch command in _WAK for S3 path instead of waiting for _DSM call
  2.Allow user to adjust the "Delay before sending command" and "Delay before IOM de-assert HPD" by 1ms
  
  Hsd-es-id: 22011315483
  Change-Id: Idd0b4a20b8e9bfc82bf46c1c98c3804c68487636
  Original commit hash: fb85cbfb2d0193356c482fcdc74e40765c214fbb
  
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: HP

*********************************************************************************
Commit: 00b389d24b915a1a42ce51bb5fa9e49f88cdeb85 
*********************************************************************************

[CPU], [PlatformPkg]

  Overclocking: Configure Cold Boot Bug Voltage cpu strap.
  
  Added BIOS setup option to configure Cold Boot Voltage Boost Strap.
  The CPU EPOC message will be used, which can hold state across a cold reset.
  
  Hsd-es-id: 14013240206
  Change-Id: I327df35c436120e0c1945e8486bb3e8409744e3f
  Original commit hash: d3c9d6d3b7870a173950d2a61b600d0749520abc
  
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
  ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
  ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr
  TigerLakePlatSamplePkg/Setup/OverClockSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: 74f847fd5e22a95542a4d79b3e7fe240c5a61e1c 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl:[TGL] Scomp corner case fix
  
  [Issue/Feature Description]
  One corner case occurs, in case of harmonic lock did not caught. The algorithm will set the cell to 15 (Max).
  However, there is a possible small drift can hit harmonic lock
  
  [Resolution]
  Fix #1: Limits of Max number of scomp cell is equal to 12 or smaller. min(RoundDn(# of cell found in HL algo x 80%) , 12)
  Fix #2: Fix potential issue of scomp normalization step to honor above limits during trainings
  
  [Impacted Platform]
  All TGL
  
  Hsd-es-id: 22012280441
  Change-Id: I2124810dc2c2f106a8f8b6ced8f6a9bdc7f18e85
  Original commit hash: e2eab247a4c717290f5e06616c7261689bc6b275
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

################################################################################

Report Summary: Backstop found 9 suspect commits for review 

Warnings Found:
  Commit: 8f26010    --Commit Message Contains Key Word: step
  Commit: 8f26010    --Commit Message Contains Key Word: stepping
  Commit: 6c3213d    --Commit Message Contains Key Word: restricted
  Commit: 993df09    --Commit Message Contains Key Word: internal
  Commit: 156d184    --Commit Message Contains Key Word: step
  Commit: d78a4ad    --Commit Message Contains Key Word: step
  Commit: c65e7e2    --Commit Message Contains Key Word: internal
  Commit: 7dbc371    --Commit Message Contains Oem: HP
  Commit: 00b389d    --Commit Message Contains Key Word: strap
  Commit: 74f847f    --Commit Message Contains Key Word: step
