Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:32:10 2022
****************************************


  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1628 &   4.2014 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2808   1.0500            1.1389 &   5.3403 r
  mprj/o_q[161] (net)                                    2   0.0134 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2808   1.0500   0.0000   0.0002 &   5.3405 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4868   1.0500            1.1475 &   6.4880 r
  mprj/o_q_dly[161] (net)                                2   0.0255 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4868   1.0500   0.0000   0.0005 &   6.4885 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.7102   1.0500            5.2061 &  11.6946 r
  mprj/io_oeb[24] (net)                                  1   0.5128 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.6946 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                   11.1154   8.7186   1.0500   5.2802   5.7209 &  17.4156 r
  data arrival time                                                                                                 17.4156

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.4156
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.5155

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8293 

  slack (with derating applied) (VIOLATED)                                                               -9.5156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.6862 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4317   1.0500   0.0000   0.9146 &   3.9532 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1850   1.0500            1.0779 &   5.0311 r
  mprj/o_q[53] (net)                                     1   0.0073 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1850   1.0500   0.0000   0.0001 &   5.0312 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4970   1.0500            1.1429 &   6.1741 r
  mprj/o_q_dly[53] (net)                                 2   0.0262 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0796   0.4970   1.0500   0.0318   0.0339 &   6.2080 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.1315   1.0500            4.3198 &  10.5278 r
  mprj/la_data_out[21] (net)                             1   0.4208 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.5278 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                               9.1722   7.1362   1.0500   5.0422   5.4070 &  15.9347 r
  data arrival time                                                                                                 15.9347

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.9347
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.0347

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7588 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7588 

  slack (with derating applied) (VIOLATED)                                                               -8.0347 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.2759 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2200   1.0500   0.0000   0.3561 &   3.3947 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1431   1.0500            1.0457 &   4.4404 r
  mprj/o_q[139] (net)                                    1   0.0044 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1431   1.0500   0.0000   0.0000 &   4.4404 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5778   1.0500            1.1870 &   5.6274 r
  mprj/o_q_dly[139] (net)                                2   0.0313 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0803   0.5778   1.0500   0.0321   0.0345 &   5.6619 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.3031   1.0500            5.5216 &  11.1835 r
  mprj/io_oeb[2] (net)                                   1   0.5461 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.1835 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                     8.5515   9.3185   1.0500   3.4758   3.9092 &  15.0926 r
  data arrival time                                                                                                 15.0926

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.0926
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.1926

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7187 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7187 

  slack (with derating applied) (VIOLATED)                                                               -7.1926 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.4739 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4642   1.0500   0.0000   1.1982 &   4.2368 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3251   1.0500            1.1664 &   5.4032 r
  mprj/o_q[134] (net)                                    2   0.0163 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0667   0.3251   1.0500   0.0259   0.0274 &   5.4305 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8978   1.0500            1.3955 &   6.8260 r
  mprj/o_q_dly[134] (net)                                2   0.0505 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3809   0.9004   1.0500   0.1515   0.1622 &   6.9882 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.8961   1.0500            5.2856 &  12.2738 r
  mprj/io_out[35] (net)                                  1   0.5217 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.2738 r
  io_out[35] (net) 
  io_out[35] (out)                                                    5.1687   8.9123   1.0500   2.1095   2.4807 &  14.7545 r
  data arrival time                                                                                                 14.7545

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.7545
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.8545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7026 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7026 

  slack (with derating applied) (VIOLATED)                                                               -6.8545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.1519 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4616   1.0500   0.0000   1.1526 &   4.1912 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2923   1.0500            1.1460 &   5.3372 r
  mprj/o_q[160] (net)                                    2   0.0142 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0658   0.2923   1.0500   0.0268   0.0283 &   5.3655 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4800   1.0500            1.1448 &   6.5103 r
  mprj/o_q_dly[160] (net)                                2   0.0251 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0547   0.4800   1.0500   0.0216   0.0231 &   6.5334 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.3925   1.0500            4.4459 &  10.9793 r
  mprj/io_oeb[23] (net)                                  1   0.4348 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.9793 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                    7.0862   7.3997   1.0500   2.9446   3.2454 &  14.2247 r
  data arrival time                                                                                                 14.2247

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.2247
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.3247

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6774 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6774 

  slack (with derating applied) (VIOLATED)                                                               -6.3247 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.6473 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4655   1.0500   0.0000   1.2327 &   4.2713 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2358   1.0500            1.1111 &   5.3824 r
  mprj/o_q[169] (net)                                    2   0.0106 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0283   0.2358   1.0500   0.0112   0.0119 &   5.3943 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4291   1.0500            1.1076 &   6.5020 r
  mprj/o_q_dly[169] (net)                                2   0.0219 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0373   0.4291   1.0500   0.0144   0.0155 &   6.5175 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.0022   1.0500            4.7654 &  11.2829 r
  mprj/io_oeb[32] (net)                                  1   0.4691 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.2829 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                    5.8949   8.0142   1.0500   2.3229   2.6503 &  13.9332 r
  data arrival time                                                                                                 13.9332

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.9332
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.0332

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6635 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6635 

  slack (with derating applied) (VIOLATED)                                                               -6.0332 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.3697 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4647   1.0500   0.0000   1.2094 &   4.2480 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2736   1.0500            1.1345 &   5.3825 r
  mprj/o_q[133] (net)                                    2   0.0130 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0297   0.2736   1.0500   0.0120   0.0128 &   5.3953 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7388   1.0500            1.2979 &   6.6932 r
  mprj/o_q_dly[133] (net)                                2   0.0412 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1115   0.7388   1.0500   0.0433   0.0466 &   6.7398 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.3001   1.0500            4.9445 &  11.6843 r
  mprj/io_out[34] (net)                                  1   0.4866 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.6843 r
  io_out[34] (net) 
  io_out[34] (out)                                                    4.3543   8.3158   1.0500   1.7670   2.1027 &  13.7870 r
  data arrival time                                                                                                 13.7870

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.7870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.8870

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6565 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6565 

  slack (with derating applied) (VIOLATED)                                                               -5.8870 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.2304 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1501   1.0500   0.0000   0.2483 &   3.2869 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3550   1.0500            1.1802 &   4.4671 r
  mprj/o_q[9] (net)                                      2   0.0182 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.3550   1.0500   0.0000   0.0002 &   4.4673 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4813   1.0500            1.1505 &   5.6178 r
  mprj/o_q_dly[9] (net)                                  2   0.0252 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1688   0.4813   1.0500   0.0690   0.0728 &   5.6907 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             7.4186   1.0500            4.4541 &  10.1448 r
  mprj/wbs_dat_o[9] (net)                                1   0.4359 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  10.1448 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  7.0494   7.4273   1.0500   2.9814   3.2923 &  13.4371 r
  data arrival time                                                                                                 13.4371

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.4371
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.5371

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6399 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6399 

  slack (with derating applied) (VIOLATED)                                                               -5.5371 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8973 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4644   1.0500   0.0000   1.2009 &   4.2395 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2289   1.0500            1.1068 &   5.3463 r
  mprj/o_q[168] (net)                                    2   0.0101 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2289   1.0500   0.0000   0.0001 &   5.3464 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4347   1.0500            1.1103 &   6.4567 r
  mprj/o_q_dly[168] (net)                                2   0.0223 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4347   1.0500   0.0000   0.0003 &   6.4570 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7086   1.0500            4.6025 &  11.0595 r
  mprj/io_oeb[31] (net)                                  1   0.4520 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.0595 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                    4.8462   7.7195   1.0500   1.9322   2.2246 &  13.2840 r
  data arrival time                                                                                                 13.2840

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.2840
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3840

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6326 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6326 

  slack (with derating applied) (VIOLATED)                                                               -5.3840 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7515 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1627 &   4.2013 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2657   1.0500            1.1296 &   5.3309 r
  mprj/o_q[123] (net)                                    2   0.0125 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0197   0.2657   1.0500   0.0079   0.0084 &   5.3394 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6064   1.0500            1.2179 &   6.5573 r
  mprj/o_q_dly[123] (net)                                2   0.0330 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1663   0.6064   1.0500   0.0662   0.0702 &   6.6274 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8359   1.0500            4.1326 &  10.7601 r
  mprj/io_out[24] (net)                                  1   0.4018 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.7601 r
  io_out[24] (net) 
  io_out[24] (out)                                                    5.4832   6.8439   1.0500   2.2512   2.5128 &  13.2729 r
  data arrival time                                                                                                 13.2729

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.2729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3729

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6320 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6320 

  slack (with derating applied) (VIOLATED)                                                               -5.3729 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7409 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4655   1.0500   0.0000   1.2327 &   4.2713 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3342   1.0500            1.1720 &   5.4433 r
  mprj/o_q[136] (net)                                    2   0.0168 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0579   0.3342   1.0500   0.0229   0.0243 &   5.4676 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8832   1.0500            1.3862 &   6.8538 r
  mprj/o_q_dly[136] (net)                                2   0.0495 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3092   0.8830   1.0500   0.1260   0.1351 &   6.9888 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.1440   1.0500            4.8082 &  11.7971 r
  mprj/io_out[37] (net)                                  1   0.4794 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.7971 r
  io_out[37] (net) 
  io_out[37] (out)                                                    2.6117   8.1661   1.0500   1.0563   1.3950 &  13.1921 r
  data arrival time                                                                                                 13.1921

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.1921
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.2921

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6282 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6282 

  slack (with derating applied) (VIOLATED)                                                               -5.2921 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6639 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4065   1.0500   0.0000   0.8031 &   3.8417 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2908   1.0500            1.1443 &   4.9860 r
  mprj/o_q[37] (net)                                     2   0.0141 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0718   0.2908   1.0500   0.0293   0.0310 &   5.0170 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4072   1.0500            1.1007 &   6.1177 r
  mprj/o_q_dly[37] (net)                                 2   0.0206 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0309   0.4072   1.0500   0.0125   0.0134 &   6.1310 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1344   1.0500            3.7240 &   9.8550 r
  mprj/la_data_out[5] (net)                              1   0.3607 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &   9.8550 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                                6.1436   6.1395   1.0500   2.6213   2.8629 &  12.7179 r
  data arrival time                                                                                                 12.7179

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.7179
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8179

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6056 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6056 

  slack (with derating applied) (VIOLATED)                                                               -4.8179 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2123 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4659   1.0500   0.0000   1.2608 &   4.2994 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3539   1.0500            1.1842 &   5.4837 r
  mprj/o_q[96] (net)                                     2   0.0181 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1237   0.3539   1.0500   0.0492   0.0519 &   5.5356 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2911   1.0500            1.0316 &   6.5672 r
  mprj/o_q_dly[96] (net)                                 2   0.0130 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2911   1.0500   0.0000   0.0001 &   6.5673 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.4336   1.0500            3.8691 &  10.4364 r
  mprj/irq[0] (net)                                      1   0.3773 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &  10.4364 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                   4.7398   6.4410   1.0500   1.9424   2.1830 &  12.6194 r
  data arrival time                                                                                                 12.6194

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.6194
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7194

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6009 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6009 

  slack (with derating applied) (VIOLATED)                                                               -4.7194 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1185 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2200   1.0500   0.0000   0.3563 &   3.3949 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1372   1.0500            1.0415 &   4.4364 r
  mprj/o_q[101] (net)                                    1   0.0040 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1372   1.0500   0.0000   0.0000 &   4.4365 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5761   1.0500            1.1848 &   5.6213 r
  mprj/o_q_dly[101] (net)                                2   0.0311 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0645   0.5761   1.0500   0.0257   0.0277 &   5.6490 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.0056   1.0500            4.7811 &  10.4301 r
  mprj/io_out[2] (net)                                   1   0.4697 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.4301 r
  io_out[2] (net) 
  io_out[2] (out)                                                     4.5064   8.0189   1.0500   1.8276   2.1457 &  12.5758 r
  data arrival time                                                                                                 12.5758

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5758
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5988 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5988 

  slack (with derating applied) (VIOLATED)                                                               -4.6758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0770 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4642   1.0500   0.0000   1.1985 &   4.2371 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2327   1.0500            1.1092 &   5.3463 r
  mprj/o_q[170] (net)                                    2   0.0104 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0273   0.2327   1.0500   0.0108   0.0115 &   5.3577 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5749   1.0500            1.1953 &   6.5530 r
  mprj/o_q_dly[170] (net)                                2   0.0310 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1281   0.5749   1.0500   0.0498   0.0530 &   6.6060 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.5584   1.0500            4.5303 &  11.1363 r
  mprj/io_oeb[33] (net)                                  1   0.4436 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.1363 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    2.8532   7.5700   1.0500   1.1490   1.4120 &  12.5483 r
  data arrival time                                                                                                 12.5483

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5975 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5975 

  slack (with derating applied) (VIOLATED)                                                               -4.6483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0508 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4612   1.0500   0.0000   1.1478 &   4.1864 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4581   1.0500            1.2461 &   5.4325 r
  mprj/o_q[59] (net)                                     2   0.0245 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2663   0.4581   1.0500   0.1076   0.1134 &   5.5459 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2426   1.0500            1.0038 &   6.5497 r
  mprj/o_q_dly[59] (net)                                 2   0.0099 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2426   1.0500   0.0000   0.0001 &   6.5498 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.7572   1.0500            3.4953 &  10.0452 r
  mprj/la_data_out[27] (net)                             1   0.3387 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.0452 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                               5.2611   5.7617   1.0500   2.2656   2.4784 &  12.5236 r
  data arrival time                                                                                                 12.5236

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5236
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6236

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5964 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5964 

  slack (with derating applied) (VIOLATED)                                                               -4.6236 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0272 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2196   1.0500   0.0000   0.3598 &   3.3984 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3104   1.0500            1.1536 &   4.5520 r
  mprj/o_q[105] (net)                                    2   0.0153 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0566   0.3104   1.0500   0.0229   0.0242 &   4.5763 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4320   1.0500            1.1179 &   5.6941 r
  mprj/o_q_dly[105] (net)                                2   0.0221 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0633   0.4320   1.0500   0.0254   0.0270 &   5.7211 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.3503   1.0500            4.4194 &  10.1405 r
  mprj/io_out[6] (net)                                   1   0.4323 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.1405 r
  io_out[6] (net) 
  io_out[6] (out)                                                     4.9325   7.3577   1.0500   2.0094   2.2687 &  12.4092 r
  data arrival time                                                                                                 12.4092

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.4092
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5909 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5909 

  slack (with derating applied) (VIOLATED)                                                               -4.5092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9182 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4651   1.0500   0.0000   1.2188 &   4.2574 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2631   1.0500            1.1280 &   5.3854 r
  mprj/o_q[173] (net)                                    2   0.0123 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2631   1.0500   0.0000   0.0001 &   5.3855 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6890   1.0500            1.2671 &   6.6527 r
  mprj/o_q_dly[173] (net)                                2   0.0381 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0714   0.6890   1.0500   0.0271   0.0294 &   6.6821 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.5922   1.0500            4.4974 &  11.1795 r
  mprj/io_oeb[36] (net)                                  1   0.4469 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.1795 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    2.0766   7.6129   1.0500   0.8449   1.1501 &  12.3296 r
  data arrival time                                                                                                 12.3296

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3296
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4296

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5871 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5871 

  slack (with derating applied) (VIOLATED)                                                               -4.4296 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8425 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4659   1.0500   0.0000   1.2648 &   4.3034 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4213   1.0500            1.2246 &   5.5280 r
  mprj/o_q[93] (net)                                     2   0.0223 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0366   0.4213   1.0500   0.0138   0.0149 &   5.5429 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2830   1.0500            1.0287 &   6.5715 r
  mprj/o_q_dly[93] (net)                                 2   0.0125 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0532   0.2830   1.0500   0.0215   0.0227 &   6.5943 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.4377   1.0500            3.8839 &  10.4781 r
  mprj/la_data_out[61] (net)                             1   0.3784 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.4781 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               4.0377   6.4438   1.0500   1.6333   1.8470 &  12.3251 r
  data arrival time                                                                                                 12.3251

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3251
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4251

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5869 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5869 

  slack (with derating applied) (VIOLATED)                                                               -4.4251 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8382 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2020   1.0500   0.0000   0.3249 &   3.3635 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1459   1.0500            1.0473 &   4.4108 r
  mprj/o_q[138] (net)                                    1   0.0046 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1459   1.0500   0.0000   0.0001 &   4.4108 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4838   1.0500            1.1305 &   5.5414 r
  mprj/o_q_dly[138] (net)                                2   0.0254 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1004   0.4838   1.0500   0.0409   0.0435 &   5.5849 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.1123   1.0500            4.8293 &  10.4142 r
  mprj/io_oeb[1] (net)                                   1   0.4755 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.4142 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                     3.9020   8.1261   1.0500   1.5929   1.9062 &  12.3203 r
  data arrival time                                                                                                 12.3203

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3203
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4203

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5867 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5867 

  slack (with derating applied) (VIOLATED)                                                               -4.4203 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8337 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2789   1.0500   0.0000   0.4686 &   3.5072 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3010   1.0500            1.1487 &   4.6559 r
  mprj/o_q[49] (net)                                     2   0.0147 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0586   0.3010   1.0500   0.0237   0.0251 &   4.6810 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2017   1.0500            0.9681 &   5.6491 r
  mprj/o_q_dly[49] (net)                                 1   0.0072 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2017   1.0500   0.0000   0.0001 &   5.6492 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.9027   1.0500            3.5731 &   9.2223 r
  mprj/la_data_out[17] (net)                             1   0.3473 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.2223 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                               6.1664   5.9076   1.0500   2.7694   3.0115 &  12.2338 r
  data arrival time                                                                                                 12.2338

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.2338
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3338

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5826 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5826 

  slack (with derating applied) (VIOLATED)                                                               -4.3338 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7512 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4619   1.0500   0.0000   1.1577 &   4.1963 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4554   1.0500            1.2445 &   5.4408 r
  mprj/o_q[66] (net)                                     2   0.0244 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1389   0.4554   1.0500   0.0526   0.0557 &   5.4966 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2125   1.0500            0.9836 &   6.4802 r
  mprj/o_q_dly[66] (net)                                 1   0.0079 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0099   0.2125   1.0500   0.0040   0.0043 &   6.4845 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6883   1.0500            3.4516 &   9.9361 r
  mprj/la_data_out[34] (net)                             1   0.3347 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.9361 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                               4.9320   5.6928   1.0500   2.0288   2.2310 &  12.1671 r
  data arrival time                                                                                                 12.1671

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1671
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2671

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5794 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5794 

  slack (with derating applied) (VIOLATED)                                                               -4.2671 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6877 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4642   1.0500   0.0000   1.1982 &   4.2367 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2593   1.0500            1.1257 &   5.3624 r
  mprj/o_q[172] (net)                                    2   0.0121 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2593   1.0500   0.0000   0.0001 &   5.3626 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8441   1.0500            1.3587 &   6.7213 r
  mprj/o_q_dly[172] (net)                                2   0.0477 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.4713   0.8441   1.0500   0.1857   0.1963 &   6.9176 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.1568   1.0500            4.2605 &  11.1781 r
  mprj/io_oeb[35] (net)                                  1   0.4213 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.1781 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    1.7114   7.1741   1.0500   0.6980   0.9671 &  12.1451 r
  data arrival time                                                                                                 12.1451

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1451
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2451

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5783 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5783 

  slack (with derating applied) (VIOLATED)                                                               -4.2451 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6668 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4325   1.0500   0.0000   0.9195 &   3.9581 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1814   1.0500            1.0754 &   5.0334 r
  mprj/o_q[42] (net)                                     1   0.0070 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0486   0.1814   1.0500   0.0189   0.0199 &   5.0533 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4003   1.0500            1.0841 &   6.1374 r
  mprj/o_q_dly[42] (net)                                 2   0.0201 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1150   0.4003   1.0500   0.0465   0.0491 &   6.1865 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.8261   1.0500            3.5459 &   9.7324 r
  mprj/la_data_out[10] (net)                             1   0.3424 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.7324 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                               5.2458   5.8308   1.0500   2.1835   2.3953 &  12.1277 r
  data arrival time                                                                                                 12.1277

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1277
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2277

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5775 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5775 

  slack (with derating applied) (VIOLATED)                                                               -4.2277 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6502 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4612   1.0500   0.0000   1.1477 &   4.1863 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4970   1.0500            1.2690 &   5.4553 r
  mprj/o_q[65] (net)                                     2   0.0269 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4970   1.0500   0.0000   0.0005 &   5.4558 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1773   1.0500            0.9593 &   6.4152 r
  mprj/o_q_dly[65] (net)                                 1   0.0056 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0030   0.1773   1.0500   0.0012   0.0013 &   6.4165 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6961   1.0500            3.4531 &   9.8696 r
  mprj/la_data_out[33] (net)                             1   0.3353 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.8696 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                               4.9686   5.7007   1.0500   2.0478   2.2510 &  12.1206 r
  data arrival time                                                                                                 12.1206

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1206
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2206

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5772 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5772 

  slack (with derating applied) (VIOLATED)                                                               -4.2206 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6434 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4325   1.0500   0.0000   0.9218 &   3.9603 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1893   1.0500            1.0809 &   5.0413 r
  mprj/o_q[152] (net)                                    1   0.0076 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1893   1.0500   0.0000   0.0001 &   5.0414 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4252   1.0500            1.1001 &   6.1414 r
  mprj/o_q_dly[152] (net)                                2   0.0217 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4252   1.0500   0.0000   0.0003 &   6.1417 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.8179   1.0500            3.5273 &   9.6691 r
  mprj/io_oeb[15] (net)                                  1   0.3410 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.6691 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                    5.3222   5.8245   1.0500   2.2029   2.4290 &  12.0980 r
  data arrival time                                                                                                 12.0980

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.0980
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1980

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5761 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5761 

  slack (with derating applied) (VIOLATED)                                                               -4.1980 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6219 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4435   1.0500   0.0000   1.0814 &   4.1200 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4442   1.0500            1.2377 &   5.3577 r
  mprj/o_q[58] (net)                                     2   0.0237 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0955   0.4442   1.0500   0.0388   0.0413 &   5.3990 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1819   1.0500            0.9608 &   6.3598 r
  mprj/o_q_dly[58] (net)                                 1   0.0059 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1819   1.0500   0.0000   0.0001 &   6.3598 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.7064   1.0500            3.4565 &   9.8164 r
  mprj/la_data_out[26] (net)                             1   0.3357 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.8164 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                               4.9095   5.7113   1.0500   2.0170   2.2202 &  12.0366 r
  data arrival time                                                                                                 12.0366

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.0366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1366

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5732 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5732 

  slack (with derating applied) (VIOLATED)                                                               -4.1366 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5635 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4416   1.0500   0.0000   1.1095 &   4.1481 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4146   1.0500            1.2202 &   5.3683 r
  mprj/o_q[64] (net)                                     2   0.0219 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2142   0.4146   1.0500   0.0863   0.0909 &   5.4593 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2507   1.0500            1.0075 &   6.4668 r
  mprj/o_q_dly[64] (net)                                 1   0.0104 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0537   0.2507   1.0500   0.0216   0.0228 &   6.4896 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5286   1.0500            3.3611 &   9.8507 r
  mprj/la_data_out[32] (net)                             1   0.3250 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.8507 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                               4.6573   5.5331   1.0500   1.9130   2.1072 &  11.9579 r
  data arrival time                                                                                                 11.9579

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5694 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5694 

  slack (with derating applied) (VIOLATED)                                                               -4.0579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4885 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4653   1.0500   0.0000   1.2241 &   4.2627 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2213   1.0500            1.1022 &   5.3648 r
  mprj/o_q[132] (net)                                    2   0.0097 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0370   0.2213   1.0500   0.0149   0.0158 &   5.3806 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6344   1.0500            1.2299 &   6.6105 r
  mprj/o_q_dly[132] (net)                                2   0.0348 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1093   0.6344   1.0500   0.0435   0.0465 &   6.6570 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9748   1.0500            4.1827 &  10.8397 r
  mprj/io_out[33] (net)                                  1   0.4082 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.8397 r
  io_out[33] (net) 
  io_out[33] (out)                                                    2.0104   6.9884   1.0500   0.8163   1.0630 &  11.9027 r
  data arrival time                                                                                                 11.9027

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9027
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0027

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5668 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5668 

  slack (with derating applied) (VIOLATED)                                                               -4.0027 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4359 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4642   1.0500   0.0000   1.1979 &   4.2365 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2643   1.0500            1.1288 &   5.3652 r
  mprj/o_q[167] (net)                                    2   0.0124 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2643   1.0500   0.0000   0.0001 &   5.3653 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4712   1.0500            1.1363 &   6.5016 r
  mprj/o_q_dly[167] (net)                                2   0.0246 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4712   1.0500   0.0000   0.0005 &   6.5021 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5011   1.0500            3.9256 &  10.4277 r
  mprj/io_oeb[30] (net)                                  1   0.3816 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.4277 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    3.1062   6.5088   1.0500   1.2546   1.4696 &  11.8973 r
  data arrival time                                                                                                 11.8973

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8973
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5665 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5665 

  slack (with derating applied) (VIOLATED)                                                               -3.9973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4307 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4422   1.0500   0.0000   1.1053 &   4.1439 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4012   1.0500            1.2123 &   5.3562 r
  mprj/o_q[63] (net)                                     2   0.0210 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2368   0.4012   1.0500   0.0941   0.0992 &   5.4554 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3137   1.0500            1.0478 &   6.5032 r
  mprj/o_q_dly[63] (net)                                 2   0.0145 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3137   1.0500   0.0000   0.0002 &   6.5033 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6637   1.0500            3.4373 &   9.9407 r
  mprj/la_data_out[31] (net)                             1   0.3323 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.9407 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                               4.2885   5.6692   1.0500   1.7602   1.9540 &  11.8947 r
  data arrival time                                                                                                 11.8947

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8947
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9947

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5664 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5664 

  slack (with derating applied) (VIOLATED)                                                               -3.9947 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4283 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4318   1.0500   0.0000   0.9151 &   3.9537 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1705   1.0500            1.0678 &   5.0214 r
  mprj/o_q[44] (net)                                     1   0.0063 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1705   1.0500   0.0000   0.0001 &   5.0215 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3407   1.0500            1.0447 &   6.0662 r
  mprj/o_q_dly[44] (net)                                 2   0.0163 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0264   0.3407   1.0500   0.0106   0.0113 &   6.0776 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6555   1.0500            3.4437 &   9.5212 r
  mprj/la_data_out[12] (net)                             1   0.3323 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.5212 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                               5.1236   5.6599   1.0500   2.1366   2.3411 &  11.8623 r
  data arrival time                                                                                                 11.8623

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8623
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9623

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5649 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5649 

  slack (with derating applied) (VIOLATED)                                                               -3.9623 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3974 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4612   1.0500   0.0000   1.1478 &   4.1864 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2825   1.0500            1.1400 &   5.3264 r
  mprj/o_q[122] (net)                                    2   0.0135 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0589   0.2825   1.0500   0.0239   0.0253 &   5.3516 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4870   1.0500            1.1478 &   6.4995 r
  mprj/o_q_dly[122] (net)                                2   0.0255 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0552   0.4870   1.0500   0.0218   0.0234 &   6.5228 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9820   1.0500            3.6375 &  10.1603 r
  mprj/io_out[23] (net)                                  1   0.3515 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.1603 r
  io_out[23] (net) 
  io_out[23] (out)                                                    3.8191   5.9878   1.0500   1.4959   1.6923 &  11.8525 r
  data arrival time                                                                                                 11.8525

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8525
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9525

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5644 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5644 

  slack (with derating applied) (VIOLATED)                                                               -3.9525 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3881 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4659   1.0500   0.0000   1.2535 &   4.2921 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5247   1.0500            1.2853 &   5.5774 r
  mprj/o_q[89] (net)                                     2   0.0286 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4977   0.5247   1.0500   0.2087   0.2196 &   5.7970 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5255   1.0500            1.1832 &   6.9803 r
  mprj/o_q_dly[89] (net)                                 2   0.0280 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1591   0.5255   1.0500   0.0644   0.0680 &   7.0482 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6440   1.0500            3.4540 &  10.5023 r
  mprj/la_data_out[57] (net)                             1   0.3320 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.5023 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               2.8272   5.6489   1.0500   1.1564   1.3229 &  11.8251 r
  data arrival time                                                                                                 11.8251

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8251
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9251

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5631 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5631 

  slack (with derating applied) (VIOLATED)                                                               -3.9251 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3620 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4434   1.0500   0.0000   1.0377 &   4.0763 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4639   1.0500            1.2492 &   5.3255 r
  mprj/o_q[61] (net)                                     2   0.0249 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0855   0.4639   1.0500   0.0330   0.0352 &   5.3607 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2187   1.0500            0.9885 &   6.3492 r
  mprj/o_q_dly[61] (net)                                 1   0.0083 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2187   1.0500   0.0000   0.0001 &   6.3493 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6104   1.0500            3.4006 &   9.7499 r
  mprj/la_data_out[29] (net)                             1   0.3296 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.7499 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                               4.5694   5.6156   1.0500   1.8769   2.0737 &  11.8237 r
  data arrival time                                                                                                 11.8237

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9237

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5630 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5630 

  slack (with derating applied) (VIOLATED)                                                               -3.9237 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3606 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2532   1.0500   0.0000   0.4117 &   3.4503 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1494   1.0500            1.0505 &   4.5008 r
  mprj/o_q[104] (net)                                    1   0.0048 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0289   0.1494   1.0500   0.0117   0.0123 &   4.5131 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4988   1.0500            1.1400 &   5.6531 r
  mprj/o_q_dly[104] (net)                                2   0.0263 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1321   0.4988   1.0500   0.0538   0.0569 &   5.7100 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.1585   1.0500            4.3135 &  10.0235 r
  mprj/io_out[5] (net)                                   1   0.4210 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.0235 r
  io_out[5] (net) 
  io_out[5] (out)                                                     3.6003   7.1662   1.0500   1.4725   1.7093 &  11.7328 r
  data arrival time                                                                                                 11.7328

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7328
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8328

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5587 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5587 

  slack (with derating applied) (VIOLATED)                                                               -3.8328 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2741 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2791   1.0500   0.0000   0.4651 &   3.5037 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1984   1.0500            1.0850 &   4.5887 r
  mprj/o_q[141] (net)                                    1   0.0082 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0332   0.1984   1.0500   0.0134   0.0141 &   4.6028 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5505   1.0500            1.1767 &   5.7795 r
  mprj/o_q_dly[141] (net)                                2   0.0295 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0302   0.5506   1.0500   0.0114   0.0125 &   5.7921 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.1726   1.0500            4.3151 &  10.1071 r
  mprj/io_oeb[4] (net)                                   1   0.4213 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.1071 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     3.2728   7.1821   1.0500   1.3325   1.5796 &  11.6867 r
  data arrival time                                                                                                 11.6867

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6867
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7867

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5565 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5565 

  slack (with derating applied) (VIOLATED)                                                               -3.7867 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2302 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4655   1.0500   0.0000   1.2327 &   4.2713 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2997   1.0500            1.1507 &   5.4220 r
  mprj/o_q[174] (net)                                    2   0.0146 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0646   0.2997   1.0500   0.0257   0.0271 &   5.4491 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8073   1.0500            1.3414 &   6.7906 r
  mprj/o_q_dly[174] (net)                                2   0.0454 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.5509   0.8074   1.0500   0.2245   0.2370 &   7.0276 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.3124   1.0500            4.3278 &  11.3554 r
  mprj/io_oeb[37] (net)                                  1   0.4298 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.3554 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    0.0000   7.3349   1.0500   0.0000   0.2661 &  11.6215 r
  data arrival time                                                                                                 11.6215

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6215
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7215

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5534 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5534 

  slack (with derating applied) (VIOLATED)                                                               -3.7215 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1681 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2792   1.0500   0.0000   0.4631 &   3.5017 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1878   1.0500            1.0776 &   4.5793 r
  mprj/o_q[143] (net)                                    1   0.0075 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1878   1.0500   0.0000   0.0001 &   4.5794 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5099   1.0500            1.1510 &   5.7304 r
  mprj/o_q_dly[143] (net)                                2   0.0270 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2539   0.5099   1.0500   0.1039   0.1095 &   5.8399 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.7208   1.0500            4.0737 &   9.9136 r
  mprj/io_oeb[6] (net)                                   1   0.3958 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.9136 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     3.6427   6.7266   1.0500   1.4759   1.6849 &  11.5985 r
  data arrival time                                                                                                 11.5985

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5985
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6985

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5523 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5523 

  slack (with derating applied) (VIOLATED)                                                               -3.6985 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1462 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2362   1.0500   0.0000   0.3816 &   3.4202 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1454   1.0500            1.0474 &   4.4677 r
  mprj/o_q[102] (net)                                    1   0.0045 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1454   1.0500   0.0000   0.0000 &   4.4677 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5472   1.0500            1.1688 &   5.6365 r
  mprj/o_q_dly[102] (net)                                2   0.0293 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0390   0.5472   1.0500   0.0148   0.0162 &   5.6527 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.2157   1.0500            4.3235 &   9.9762 r
  mprj/io_out[3] (net)                                   1   0.4228 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.9762 r
  io_out[3] (net) 
  io_out[3] (out)                                                     3.2291   7.2283   1.0500   1.3134   1.5828 &  11.5590 r
  data arrival time                                                                                                 11.5590

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5590
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6590

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5504 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5504 

  slack (with derating applied) (VIOLATED)                                                               -3.6590 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1085 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3933   1.0500   0.0000   0.7559 &   3.7945 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3375   1.0500            1.1730 &   4.9675 r
  mprj/o_q[48] (net)                                     2   0.0170 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0749   0.3375   1.0500   0.0291   0.0308 &   4.9982 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1774   1.0500            0.9536 &   5.9518 r
  mprj/o_q_dly[48] (net)                                 1   0.0055 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0258   0.1774   1.0500   0.0103   0.0109 &   5.9627 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5983   1.0500            3.3920 &   9.3547 r
  mprj/la_data_out[16] (net)                             1   0.3292 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.3547 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                               4.8515   5.6033   1.0500   1.9953   2.1955 &  11.5502 r
  data arrival time                                                                                                 11.5502

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5502
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6502

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5500 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5500 

  slack (with derating applied) (VIOLATED)                                                               -3.6502 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1001 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2541   1.0500   0.0000   0.4135 &   3.4521 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1285   1.0500            1.0360 &   4.4880 r
  mprj/o_q[142] (net)                                    1   0.0034 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1285   1.0500   0.0000   0.0000 &   4.4881 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5211   1.0500            1.1499 &   5.6380 r
  mprj/o_q_dly[142] (net)                                2   0.0277 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1875   0.5211   1.0500   0.0756   0.0799 &   5.7179 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8530   1.0500            4.1329 &   9.8507 r
  mprj/io_oeb[5] (net)                                   1   0.4025 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.8507 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     3.4709   6.8613   1.0500   1.4194   1.6519 &  11.5026 r
  data arrival time                                                                                                 11.5026

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5026
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6026

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5477 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5477 

  slack (with derating applied) (VIOLATED)                                                               -3.6026 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0549 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2789   1.0500   0.0000   0.4684 &   3.5070 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3442   1.0500            1.1754 &   4.6825 r
  mprj/o_q[51] (net)                                     2   0.0175 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0666   0.3442   1.0500   0.0270   0.0285 &   4.7110 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4406   1.0500            1.1256 &   5.8366 r
  mprj/o_q_dly[51] (net)                                 2   0.0226 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1903   0.4406   1.0500   0.0774   0.0816 &   5.9182 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5227   1.0500            3.3754 &   9.2936 r
  mprj/la_data_out[19] (net)                             1   0.3246 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.2936 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                               4.8639   5.5272   1.0500   2.0107   2.2060 &  11.4995 r
  data arrival time                                                                                                 11.4995

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4995
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5995

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5476 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5476 

  slack (with derating applied) (VIOLATED)                                                               -3.5995 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0519 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1592 &   4.1978 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1941   1.0500            1.0847 &   5.2824 r
  mprj/o_q[126] (net)                                    1   0.0079 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1941   1.0500   0.0000   0.0001 &   5.2825 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5177   1.0500            1.1565 &   6.4390 r
  mprj/o_q_dly[126] (net)                                2   0.0275 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0370   0.5177   1.0500   0.0146   0.0159 &   6.4549 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.7105   1.0500            3.4947 &   9.9496 r
  mprj/io_out[27] (net)                                  1   0.3361 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.9496 r
  io_out[27] (net) 
  io_out[27] (out)                                                    3.2643   5.7146   1.0500   1.3326   1.5001 &  11.4497 r
  data arrival time                                                                                                 11.4497

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4497
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5497

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5452 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5452 

  slack (with derating applied) (VIOLATED)                                                               -3.5497 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0045 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4639   1.0500   0.0000   1.1913 &   4.2299 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2591   1.0500            1.1255 &   5.3554 r
  mprj/o_q[128] (net)                                    2   0.0121 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2591   1.0500   0.0000   0.0001 &   5.3556 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4713   1.0500            1.1358 &   6.4913 r
  mprj/o_q_dly[128] (net)                                2   0.0246 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4713   1.0500   0.0000   0.0004 &   6.4918 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.0208   1.0500            3.6611 &  10.1529 r
  mprj/io_out[29] (net)                                  1   0.3539 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.1529 r
  io_out[29] (net) 
  io_out[29] (out)                                                    2.5780   6.0262   1.0500   1.0461   1.2207 &  11.3735 r
  data arrival time                                                                                                 11.3735

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3735
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4735

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5416 

  slack (with derating applied) (VIOLATED)                                                               -3.4735 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9319 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2858   1.0500   0.0000   0.4754 &   3.5140 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2744   1.0500            1.1324 &   4.6464 r
  mprj/o_q[144] (net)                                    2   0.0130 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2744   1.0500   0.0000   0.0002 &   4.6465 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4467   1.0500            1.1227 &   5.7692 r
  mprj/o_q_dly[144] (net)                                2   0.0230 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4467   1.0500   0.0000   0.0004 &   5.7696 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.3595   1.0500            3.8618 &   9.6314 r
  mprj/io_oeb[7] (net)                                   1   0.3744 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.6314 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     3.7546   6.3646   1.0500   1.5320   1.7295 &  11.3610 r
  data arrival time                                                                                                 11.3610

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3610
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4610

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5410 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5410 

  slack (with derating applied) (VIOLATED)                                                               -3.4610 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9200 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4612   1.0500   0.0000   1.1475 &   4.1861 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4587   1.0500            1.2465 &   5.4325 r
  mprj/o_q[67] (net)                                     2   0.0246 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0759   0.4587   1.0500   0.0297   0.0316 &   5.4642 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1672   1.0500            0.9505 &   6.4147 r
  mprj/o_q_dly[67] (net)                                 1   0.0049 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1672   1.0500   0.0000   0.0001 &   6.4147 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.3753   1.0500            3.2658 &   9.6806 r
  mprj/la_data_out[35] (net)                             1   0.3162 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.6806 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               3.5734   5.3798   1.0500   1.4559   1.6257 &  11.3062 r
  data arrival time                                                                                                 11.3062

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3062
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4062

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5384 

  slack (with derating applied) (VIOLATED)                                                               -3.4062 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8678 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4655   1.0500   0.0000   1.2328 &   4.2714 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2528   1.0500            1.1216 &   5.3930 r
  mprj/o_q[131] (net)                                    2   0.0117 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0821   0.2528   1.0500   0.0316   0.0333 &   5.4263 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4769   1.0500            1.1384 &   6.5648 r
  mprj/o_q_dly[131] (net)                                2   0.0249 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4769   1.0500   0.0000   0.0004 &   6.5651 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4261   1.0500            3.8601 &  10.4253 r
  mprj/io_out[32] (net)                                  1   0.3758 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.4253 r
  io_out[32] (net) 
  io_out[32] (out)                                                    1.6072   6.4375   1.0500   0.6563   0.8685 &  11.2937 r
  data arrival time                                                                                                 11.2937

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3937

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5378 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5378 

  slack (with derating applied) (VIOLATED)                                                               -3.3937 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8559 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4612   1.0500   0.0000   1.1465 &   4.1850 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4375   1.0500            1.2340 &   5.4190 r
  mprj/o_q[73] (net)                                     2   0.0233 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2600   0.4375   1.0500   0.1023   0.1079 &   5.5269 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3092   1.0500            1.0461 &   6.5730 r
  mprj/o_q_dly[73] (net)                                 2   0.0142 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0083   0.3092   1.0500   0.0033   0.0037 &   6.5767 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6118   1.0500            3.4095 &   9.9862 r
  mprj/la_data_out[41] (net)                             1   0.3294 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.9862 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               2.7840   5.6168   1.0500   1.1272   1.2894 &  11.2756 r
  data arrival time                                                                                                 11.2756

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2756
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3756

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5369 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5369 

  slack (with derating applied) (VIOLATED)                                                               -3.3756 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8386 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3376   1.0500   0.0000   0.5948 &   3.6334 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1335   1.0500            1.0406 &   4.6740 r
  mprj/o_q[30] (net)                                     1   0.0037 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1335   1.0500   0.0000   0.0000 &   4.6740 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5258   1.0500            1.1537 &   5.8278 r
  mprj/o_q_dly[30] (net)                                 2   0.0280 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3676   0.5258   1.0500   0.1501   0.1581 &   5.9859 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6459   1.0500            3.4565 &   9.4424 r
  mprj/wbs_dat_o[30] (net)                               1   0.3322 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.4424 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 3.7493   5.6503   1.0500   1.5276   1.7056 &  11.1480 r
  data arrival time                                                                                                 11.1480

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5309 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5309 

  slack (with derating applied) (VIOLATED)                                                               -3.2480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7172 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2284   1.0500   0.0000   0.3678 &   3.4064 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1707   1.0500            1.0649 &   4.4713 r
  mprj/o_q[100] (net)                                    1   0.0063 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1707   1.0500   0.0000   0.0001 &   4.4714 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5539   1.0500            1.1757 &   5.6471 r
  mprj/o_q_dly[100] (net)                                2   0.0297 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5539   1.0500   0.0000   0.0006 &   5.6477 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.5957   1.0500            4.5217 &  10.1693 r
  mprj/io_out[1] (net)                                   1   0.4440 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.1693 r
  io_out[1] (net) 
  io_out[1] (out)                                                     1.6556   7.6126   1.0500   0.6734   0.9469 &  11.1163 r
  data arrival time                                                                                                 11.1163

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1163
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2163

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5293 

  slack (with derating applied) (VIOLATED)                                                               -3.2163 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6869 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4647   1.0500   0.0000   1.2094 &   4.2480 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2153   1.0500            1.0984 &   5.3464 r
  mprj/o_q[130] (net)                                    2   0.0093 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2153   1.0500   0.0000   0.0001 &   5.3464 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4294   1.0500            1.1055 &   6.4520 r
  mprj/o_q_dly[130] (net)                                2   0.0220 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4294   1.0500   0.0000   0.0003 &   6.4523 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1546   1.0500            3.7088 &  10.1610 r
  mprj/io_out[31] (net)                                  1   0.3602 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.1610 r
  io_out[31] (net) 
  io_out[31] (out)                                                    1.6746   6.1642   1.0500   0.6724   0.8666 &  11.0276 r
  data arrival time                                                                                                 11.0276

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0276
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1276

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5251 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5251 

  slack (with derating applied) (VIOLATED)                                                               -3.1276 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6025 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4642   1.0500   0.0000   1.1991 &   4.2377 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4317   1.0500            1.2306 &   5.4683 r
  mprj/o_q[74] (net)                                     2   0.0229 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2851   0.4317   1.0500   0.1099   0.1157 &   5.5840 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3392   1.0500            1.0653 &   6.6493 r
  mprj/o_q_dly[74] (net)                                 2   0.0162 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1212   0.3392   1.0500   0.0475   0.0500 &   6.6994 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1135   1.0500            3.1286 &   9.8280 r
  mprj/la_data_out[42] (net)                             1   0.3000 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.8280 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               2.5487   5.1177   1.0500   1.0423   1.1894 &  11.0174 r
  data arrival time                                                                                                 11.0174

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5246 

  slack (with derating applied) (VIOLATED)                                                               -3.1174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5928 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4639   1.0500   0.0000   1.1913 &   4.2299 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2702   1.0500            1.1324 &   5.3623 r
  mprj/o_q[129] (net)                                    2   0.0128 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0270   0.2702   1.0500   0.0110   0.0117 &   5.3740 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4758   1.0500            1.1397 &   6.5137 r
  mprj/o_q_dly[129] (net)                                2   0.0248 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4758   1.0500   0.0000   0.0005 &   6.5142 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1881   1.0500            3.7414 &  10.2556 r
  mprj/io_out[30] (net)                                  1   0.3628 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.2556 r
  io_out[30] (net) 
  io_out[30] (out)                                                    1.4284   6.1963   1.0500   0.5820   0.7595 &  11.0151 r
  data arrival time                                                                                                 11.0151

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0151
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1151

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5245 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5245 

  slack (with derating applied) (VIOLATED)                                                               -3.1151 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5906 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4642   1.0500   0.0000   1.1991 &   4.2377 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4514   1.0500            1.2422 &   5.4799 r
  mprj/o_q[84] (net)                                     2   0.0241 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4020   0.4514   1.0500   0.1656   0.1743 &   5.6542 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4389   1.0500            1.1283 &   6.7825 r
  mprj/o_q_dly[84] (net)                                 2   0.0225 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4389   1.0500   0.0000   0.0003 &   6.7828 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2306   1.0500            3.2113 &   9.9940 r
  mprj/la_data_out[52] (net)                             1   0.3076 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.9940 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               2.1619   5.2347   1.0500   0.8755   1.0142 &  11.0083 r
  data arrival time                                                                                                 11.0083

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0083
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1083

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5242 

  slack (with derating applied) (VIOLATED)                                                               -3.1083 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5841 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1593 &   4.1979 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1819   1.0500            1.0762 &   5.2741 r
  mprj/o_q[164] (net)                                    1   0.0071 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1819   1.0500   0.0000   0.0001 &   5.2742 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5494   1.0500            1.1742 &   6.4484 r
  mprj/o_q_dly[164] (net)                                2   0.0295 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0533   0.5494   1.0500   0.0208   0.0224 &   6.4708 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3559   1.0500            3.2920 &   9.7628 r
  mprj/io_oeb[27] (net)                                  1   0.3151 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.7628 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    2.6377   5.3599   1.0500   1.0561   1.2055 &  10.9684 r
  data arrival time                                                                                                 10.9684

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9684
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0684

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5223 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5223 

  slack (with derating applied) (VIOLATED)                                                               -3.0684 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5460 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4655   1.0500   0.0000   1.2321 &   4.2707 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3250   1.0500            1.1664 &   5.4370 r
  mprj/o_q[135] (net)                                    2   0.0163 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3250   1.0500   0.0000   0.0002 &   5.4373 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6461   1.0500            1.2484 &   6.6857 r
  mprj/o_q_dly[135] (net)                                2   0.0355 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0405   0.6461   1.0500   0.0162   0.0181 &   6.7037 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.7320   1.0500            3.9895 &  10.6933 r
  mprj/io_out[36] (net)                                  1   0.3951 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.6933 r
  io_out[36] (net) 
  io_out[36] (out)                                                    0.0000   6.7547   1.0500   0.0000   0.2479 &  10.9412 r
  data arrival time                                                                                                 10.9412

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0412

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5210 

  slack (with derating applied) (VIOLATED)                                                               -3.0412 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5202 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4658   1.0500   0.0000   1.2452 &   4.2838 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3784   1.0500            1.1993 &   5.4831 r
  mprj/o_q[94] (net)                                     2   0.0196 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1376   0.3784   1.0500   0.0553   0.0584 &   5.5415 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3082   1.0500            1.0435 &   6.5849 r
  mprj/o_q_dly[94] (net)                                 2   0.0142 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0510   0.3082   1.0500   0.0199   0.0210 &   6.6060 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6759   1.0500            3.4375 &  10.0435 r
  mprj/la_data_out[62] (net)                             1   0.3326 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.0435 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               1.6892   5.6826   1.0500   0.6850   0.8451 &  10.8886 r
  data arrival time                                                                                                 10.8886

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8886
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9886

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5185 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5185 

  slack (with derating applied) (VIOLATED)                                                               -2.9886 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4701 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2196   1.0500   0.0000   0.3599 &   3.3985 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1290   1.0500            1.0358 &   4.4343 r
  mprj/o_q[15] (net)                                     1   0.0034 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1290   1.0500   0.0000   0.0000 &   4.4344 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3754   1.0500            1.0615 &   5.4958 r
  mprj/o_q_dly[15] (net)                                 2   0.0185 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0413   0.3754   1.0500   0.0163   0.0174 &   5.5132 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.7291   1.0500            3.4840 &   8.9972 r
  mprj/wbs_dat_o[15] (net)                               1   0.3364 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.9972 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 4.1003   5.7342   1.0500   1.6770   1.8731 &  10.8703 r
  data arrival time                                                                                                 10.8703

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8703
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9703

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5176 

  slack (with derating applied) (VIOLATED)                                                               -2.9703 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4527 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2640   1.0500   0.0000   0.4325 &   3.4711 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1442   1.0500            1.0470 &   4.5181 r
  mprj/o_q[103] (net)                                    1   0.0045 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1442   1.0500   0.0000   0.0000 &   4.5181 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5023   1.0500            1.1415 &   5.6596 r
  mprj/o_q_dly[103] (net)                                2   0.0265 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0396   0.5023   1.0500   0.0152   0.0165 &   5.6762 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8653   1.0500            4.1256 &   9.8017 r
  mprj/io_out[4] (net)                                   1   0.4024 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.8017 r
  io_out[4] (net) 
  io_out[4] (out)                                                     2.0847   6.8754   1.0500   0.8447   1.0639 &  10.8656 r
  data arrival time                                                                                                 10.8656

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8656
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9656

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5174 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5174 

  slack (with derating applied) (VIOLATED)                                                               -2.9656 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4482 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2933   1.0500   0.0000   0.4908 &   3.5294 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2713   1.0500            1.1305 &   4.6600 r
  mprj/o_q[145] (net)                                    2   0.0128 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0351   0.2713   1.0500   0.0140   0.0148 &   4.6748 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4475   1.0500            1.1228 &   5.7976 r
  mprj/o_q_dly[145] (net)                                2   0.0231 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0553   0.4475   1.0500   0.0220   0.0234 &   5.8210 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9896   1.0500            3.6534 &   9.4744 r
  mprj/io_oeb[8] (net)                                   1   0.3528 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.4744 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     2.9626   5.9936   1.0500   1.2111   1.3758 &  10.8502 r
  data arrival time                                                                                                 10.8502

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8502
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9502

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5167 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5167 

  slack (with derating applied) (VIOLATED)                                                               -2.9502 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4335 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4659   1.0500   0.0000   1.2642 &   4.3028 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3442   1.0500            1.1782 &   5.4810 r
  mprj/o_q[92] (net)                                     2   0.0175 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0604   0.3442   1.0500   0.0244   0.0258 &   5.5068 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3163   1.0500            1.0476 &   6.5544 r
  mprj/o_q_dly[92] (net)                                 2   0.0147 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0663   0.3163   1.0500   0.0265   0.0280 &   6.5824 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5281   1.0500            3.3603 &   9.9427 r
  mprj/la_data_out[60] (net)                             1   0.3243 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.9427 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               1.8227   5.5338   1.0500   0.7364   0.8887 &  10.8314 r
  data arrival time                                                                                                 10.8314

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8314
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9314

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5158 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5158 

  slack (with derating applied) (VIOLATED)                                                               -2.9314 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4156 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4655   1.0500   0.0000   1.2323 &   4.2709 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2674   1.0500            1.1307 &   5.4016 r
  mprj/o_q[171] (net)                                    2   0.0126 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0536   0.2674   1.0500   0.0208   0.0220 &   5.4236 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6930   1.0500            1.2700 &   6.6936 r
  mprj/o_q_dly[171] (net)                                2   0.0384 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1633   0.6930   1.0500   0.0644   0.0686 &   6.7622 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4292   1.0500            3.8346 &  10.5967 r
  mprj/io_oeb[34] (net)                                  1   0.3777 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.5967 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.0000   6.4475   1.0500   0.0000   0.2187 &  10.8154 r
  data arrival time                                                                                                 10.8154

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8154
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9154

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5150 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5150 

  slack (with derating applied) (VIOLATED)                                                               -2.9154 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4004 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4657   1.0500   0.0000   1.2853 &   4.3239 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4886   1.0500            1.2641 &   5.5880 r
  mprj/o_q[88] (net)                                     2   0.0264 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4255   0.4886   1.0500   0.1734   0.1825 &   5.7705 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4336   1.0500            1.1263 &   6.8968 r
  mprj/o_q_dly[88] (net)                                 2   0.0222 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0663   0.4336   1.0500   0.0256   0.0272 &   6.9240 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1017   1.0500            3.1219 &  10.0459 r
  mprj/la_data_out[56] (net)                             1   0.2990 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.0459 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               1.4906   5.1073   1.0500   0.6049   0.7421 &  10.7881 r
  data arrival time                                                                                                 10.7881

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7881
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8881

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5137 

  slack (with derating applied) (VIOLATED)                                                               -2.8881 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3743 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4612   1.0500   0.0000   1.1475 &   4.1861 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5010   1.0500            1.2713 &   5.4574 r
  mprj/o_q[68] (net)                                     2   0.0272 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2185   0.5010   1.0500   0.0853   0.0901 &   5.5475 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1660   1.0500            0.9512 &   6.4987 r
  mprj/o_q_dly[68] (net)                                 1   0.0048 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0120   0.1660   1.0500   0.0048   0.0051 &   6.5038 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0181   1.0500            3.0590 &   9.5627 r
  mprj/la_data_out[36] (net)                             1   0.2950 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.5627 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                               2.6032   5.0221   1.0500   1.0642   1.2083 &  10.7711 r
  data arrival time                                                                                                 10.7711

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7711
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8711

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5129 

  slack (with derating applied) (VIOLATED)                                                               -2.8711 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3582 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4635   1.0500   0.0000   1.1828 &   4.2214 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3007   1.0500            1.1513 &   5.3727 r
  mprj/o_q[166] (net)                                    2   0.0147 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0681   0.3007   1.0500   0.0277   0.0293 &   5.4019 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4809   1.0500            1.1462 &   6.5482 r
  mprj/o_q_dly[166] (net)                                2   0.0252 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4809   1.0500   0.0000   0.0004 &   6.5486 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5599   1.0500            3.3797 &   9.9284 r
  mprj/io_oeb[29] (net)                                  1   0.3256 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.9284 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    1.5754   5.5671   1.0500   0.6400   0.8023 &  10.7307 r
  data arrival time                                                                                                 10.7307

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7307
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8307

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5110 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5110 

  slack (with derating applied) (VIOLATED)                                                               -2.8307 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3197 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3309   1.0500   0.0000   0.5780 &   3.6166 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3927   1.0500            1.2057 &   4.8223 r
  mprj/o_q[106] (net)                                    2   0.0205 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0948   0.3927   1.0500   0.0387   0.0409 &   4.8632 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5686   1.0500            1.2045 &   6.0677 r
  mprj/o_q_dly[106] (net)                                2   0.0306 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0840   0.5686   1.0500   0.0367   0.0391 &   6.1068 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9698   1.0500            3.6349 &   9.7417 r
  mprj/io_out[7] (net)                                   1   0.3507 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.7417 r
  io_out[7] (net) 
  io_out[7] (out)                                                     2.0230   5.9764   1.0500   0.8166   0.9867 &  10.7284 r
  data arrival time                                                                                                 10.7284

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8284

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5109 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5109 

  slack (with derating applied) (VIOLATED)                                                               -2.8284 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3175 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4623   1.0500   0.0000   1.1636 &   4.2022 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2531   1.0500            1.1218 &   5.3240 r
  mprj/o_q[165] (net)                                    2   0.0117 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0366   0.2531   1.0500   0.0147   0.0155 &   5.3395 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5429   1.0500            1.1783 &   6.5178 r
  mprj/o_q_dly[165] (net)                                2   0.0290 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0315   0.5430   1.0500   0.0129   0.0141 &   6.5319 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.4912   1.0500            3.3538 &   9.8857 r
  mprj/io_oeb[28] (net)                                  1   0.3222 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.8857 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    1.6019   5.4975   1.0500   0.6501   0.8024 &  10.6881 r
  data arrival time                                                                                                 10.6881

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6881
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7881

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5090 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5090 

  slack (with derating applied) (VIOLATED)                                                               -2.7881 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2791 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4642   1.0500   0.0000   1.1989 &   4.2375 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4028   1.0500            1.2136 &   5.4511 r
  mprj/o_q[75] (net)                                     2   0.0211 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2345   0.4028   1.0500   0.0930   0.0979 &   5.5491 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3373   1.0500            1.0631 &   6.6121 r
  mprj/o_q_dly[75] (net)                                 2   0.0161 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0396   0.3373   1.0500   0.0158   0.0168 &   6.6290 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8975   1.0500            3.0041 &   9.6330 r
  mprj/la_data_out[43] (net)                             1   0.2873 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.6330 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               1.8980   4.9018   1.0500   0.7656   0.8962 &  10.5293 r
  data arrival time                                                                                                 10.5293

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5293
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6293

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5014 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5014 

  slack (with derating applied) (VIOLATED)                                                               -2.6293 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1279 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4642   1.0500   0.0000   1.1986 &   4.2372 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3312   1.0500            1.1702 &   5.4074 r
  mprj/o_q[82] (net)                                     2   0.0166 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0554   0.3312   1.0500   0.0223   0.0237 &   5.4310 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5068   1.0500            1.1650 &   6.5961 r
  mprj/o_q_dly[82] (net)                                 2   0.0268 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0765   0.5068   1.0500   0.0299   0.0319 &   6.6280 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0446   1.0500            3.1090 &   9.7370 r
  mprj/la_data_out[50] (net)                             1   0.2966 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.7370 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               1.6553   5.0486   1.0500   0.6662   0.7909 &  10.5279 r
  data arrival time                                                                                                 10.5279

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5279
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6279

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5013 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5013 

  slack (with derating applied) (VIOLATED)                                                               -2.6279 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1266 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4659   1.0500   0.0000   1.2642 &   4.3028 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3921   1.0500            1.2074 &   5.5102 r
  mprj/o_q[91] (net)                                     2   0.0205 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2594   0.3921   1.0500   0.1047   0.1102 &   5.6204 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3581   1.0500            1.0762 &   6.6966 r
  mprj/o_q_dly[91] (net)                                 2   0.0174 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0405   0.3581   1.0500   0.0161   0.0172 &   6.7138 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1977   1.0500            3.1701 &   9.8838 r
  mprj/la_data_out[59] (net)                             1   0.3045 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.8838 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               1.2071   5.2036   1.0500   0.4919   0.6283 &  10.5122 r
  data arrival time                                                                                                 10.5122

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5122
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6122

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5006 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5006 

  slack (with derating applied) (VIOLATED)                                                               -2.6122 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1116 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4642   1.0500   0.0000   1.1987 &   4.2373 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4151   1.0500            1.2208 &   5.4582 r
  mprj/o_q[83] (net)                                     2   0.0219 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2010   0.4151   1.0500   0.0821   0.0866 &   5.5448 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4675   1.0500            1.1443 &   6.6891 r
  mprj/o_q_dly[83] (net)                                 2   0.0243 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4675   1.0500   0.0000   0.0004 &   6.6895 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9424   1.0500            3.0403 &   9.7297 r
  mprj/la_data_out[51] (net)                             1   0.2901 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.7297 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               1.5721   4.9470   1.0500   0.6360   0.7632 &  10.4930 r
  data arrival time                                                                                                 10.4930

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4930
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5930

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4997 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4997 

  slack (with derating applied) (VIOLATED)                                                               -2.5930 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0933 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2196   1.0500   0.0000   0.3598 &   3.3984 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1283   1.0500            1.0353 &   4.4338 r
  mprj/o_q[140] (net)                                    1   0.0034 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1283   1.0500   0.0000   0.0000 &   4.4338 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6397   1.0500            1.2215 &   5.6553 r
  mprj/o_q_dly[140] (net)                                2   0.0351 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2618   0.6397   1.0500   0.1060   0.1121 &   5.7674 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4480   1.0500            3.8864 &   9.6538 r
  mprj/io_oeb[3] (net)                                   1   0.3774 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.6538 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     1.3276   6.4600   1.0500   0.5390   0.7489 &  10.4027 r
  data arrival time                                                                                                 10.4027

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4027
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5027

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4954 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4954 

  slack (with derating applied) (VIOLATED)                                                               -2.5027 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0073 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4612   1.0500   0.0000   1.1464 &   4.1850 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5260   1.0500            1.2860 &   5.4711 r
  mprj/o_q[72] (net)                                     2   0.0287 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3793   0.5260   1.0500   0.1552   0.1635 &   5.6346 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2453   1.0500            1.0079 &   6.6425 r
  mprj/o_q_dly[72] (net)                                 2   0.0101 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0473   0.2453   1.0500   0.0191   0.0202 &   6.6626 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7671   1.0500            2.9184 &   9.5811 r
  mprj/la_data_out[40] (net)                             1   0.2797 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.5811 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               1.7223   4.7713   1.0500   0.6938   0.8187 &  10.3997 r
  data arrival time                                                                                                 10.3997

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3997
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4997

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4952 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4952 

  slack (with derating applied) (VIOLATED)                                                               -2.4997 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0045 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4659   1.0500   0.0000   1.2610 &   4.2996 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3487   1.0500            1.1810 &   5.4806 r
  mprj/o_q[98] (net)                                     2   0.0178 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0160   0.3487   1.0500   0.0065   0.0071 &   5.4878 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3455   1.0500            1.0666 &   6.5544 r
  mprj/o_q_dly[98] (net)                                 2   0.0166 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0762   0.3455   1.0500   0.0306   0.0324 &   6.5867 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2550   1.0500            3.1960 &   9.7827 r
  mprj/irq[2] (net)                                      1   0.3075 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &   9.7827 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   1.1065   5.2618   1.0500   0.4496   0.5928 &  10.3755 r
  data arrival time                                                                                                 10.3755

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3755
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4755

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4941 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4941 

  slack (with derating applied) (VIOLATED)                                                               -2.4755 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9815 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4642   1.0500   0.0000   1.1989 &   4.2375 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4449   1.0500            1.2384 &   5.4758 r
  mprj/o_q[76] (net)                                     2   0.0237 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4113   0.4449   1.0500   0.1649   0.1735 &   5.6493 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3976   1.0500            1.1031 &   6.7524 r
  mprj/o_q_dly[76] (net)                                 2   0.0200 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2154   0.3976   1.0500   0.0807   0.0850 &   6.8374 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7653   1.0500            2.9338 &   9.7713 r
  mprj/la_data_out[44] (net)                             1   0.2796 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.7713 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               1.1816   4.7695   1.0500   0.4771   0.5901 &  10.3613 r
  data arrival time                                                                                                 10.3613

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3613
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4613

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4934 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4934 

  slack (with derating applied) (VIOLATED)                                                               -2.4613 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9679 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4659   1.0500   0.0000   1.2610 &   4.2996 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3768   1.0500            1.1983 &   5.4979 r
  mprj/o_q[97] (net)                                     2   0.0195 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1172   0.3768   1.0500   0.0478   0.0504 &   5.5484 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3080   1.0500            1.0433 &   6.5917 r
  mprj/o_q_dly[97] (net)                                 2   0.0142 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0321   0.3080   1.0500   0.0119   0.0126 &   6.6043 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2355   1.0500            3.1799 &   9.7842 r
  mprj/irq[1] (net)                                      1   0.3063 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &   9.7842 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   1.0333   5.2425   1.0500   0.4189   0.5614 &  10.3457 r
  data arrival time                                                                                                 10.3457

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3457
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4457

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4927 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4927 

  slack (with derating applied) (VIOLATED)                                                               -2.4457 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9530 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2791   1.0500   0.0000   0.4662 &   3.5048 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1730   1.0500            1.0673 &   4.5721 r
  mprj/o_q[34] (net)                                     1   0.0064 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0355   0.1730   1.0500   0.0144   0.0152 &   4.5873 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4843   1.0500            1.1339 &   5.7212 r
  mprj/o_q_dly[34] (net)                                 2   0.0254 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1219   0.4843   1.0500   0.0486   0.0515 &   5.7727 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1847   1.0500            3.1858 &   8.9585 r
  mprj/la_data_out[2] (net)                              1   0.3047 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &   8.9585 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                2.9931   5.1887   1.0500   1.2217   1.3752 &  10.3337 r
  data arrival time                                                                                                 10.3337

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3337
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4337

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4921 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4921 

  slack (with derating applied) (VIOLATED)                                                               -2.4337 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9416 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2912   1.0500   0.0000   0.4864 &   3.5250 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2660   1.0500            1.1272 &   4.6522 r
  mprj/o_q[107] (net)                                    2   0.0125 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0528   0.2660   1.0500   0.0214   0.0226 &   4.6748 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4634   1.0500            1.1318 &   5.8066 r
  mprj/o_q_dly[107] (net)                                2   0.0241 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0605   0.4634   1.0500   0.0241   0.0257 &   5.8323 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.4439   1.0500            3.3371 &   9.1694 r
  mprj/io_out[8] (net)                                   1   0.3203 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.1694 r
  io_out[8] (net) 
  io_out[8] (out)                                                     2.4721   5.4480   1.0500   0.9984   1.1469 &  10.3163 r
  data arrival time                                                                                                 10.3163

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3163
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4163

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4913 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4912 

  slack (with derating applied) (VIOLATED)                                                               -2.4163 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9250 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2791   1.0500   0.0000   0.4652 &   3.5038 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2263   1.0500            1.1025 &   4.6063 r
  mprj/o_q[109] (net)                                    2   0.0100 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0696   0.2263   1.0500   0.0282   0.0297 &   4.6359 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4870   1.0500            1.1415 &   5.7775 r
  mprj/o_q_dly[109] (net)                                2   0.0256 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0283   0.4870   1.0500   0.0110   0.0120 &   5.7895 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2497   1.0500            3.2292 &   9.0187 r
  mprj/io_out[10] (net)                                  1   0.3090 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.0187 r
  io_out[10] (net) 
  io_out[10] (out)                                                    2.7972   5.2530   1.0500   1.1430   1.2872 &  10.3059 r
  data arrival time                                                                                                 10.3059

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3059
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4908 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4908 

  slack (with derating applied) (VIOLATED)                                                               -2.4059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9152 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4606   1.0500   0.0000   1.1385 &   4.1771 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5186   1.0500            1.2816 &   5.4587 r
  mprj/o_q[70] (net)                                     2   0.0282 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4461   0.5186   1.0500   0.1771   0.1865 &   5.6452 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1614   1.0500            0.9485 &   6.5936 r
  mprj/o_q_dly[70] (net)                                 1   0.0045 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1614   1.0500   0.0000   0.0000 &   6.5937 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8946   1.0500            2.9862 &   9.5798 r
  mprj/la_data_out[38] (net)                             1   0.2876 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.5798 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               1.4853   4.8988   1.0500   0.6016   0.7222 &  10.3020 r
  data arrival time                                                                                                 10.3020

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3020
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4020

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4906 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4906 

  slack (with derating applied) (VIOLATED)                                                               -2.4020 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9115 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4204   1.0500   0.0000   0.9466 &   3.9852 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2304   1.0500            1.1071 &   5.0924 r
  mprj/o_q[38] (net)                                     2   0.0102 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0300   0.2304   1.0500   0.0119   0.0126 &   5.1050 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3895   1.0500            1.0832 &   6.1882 r
  mprj/o_q_dly[38] (net)                                 2   0.0195 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3895   1.0500   0.0000   0.0003 &   6.1885 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6632   1.0500            2.8677 &   9.0561 r
  mprj/la_data_out[6] (net)                              1   0.2731 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &   9.0561 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                2.5576   4.6681   1.0500   1.0339   1.1747 &  10.2308 r
  data arrival time                                                                                                 10.2308

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2308
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3308

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4872 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4872 

  slack (with derating applied) (VIOLATED)                                                               -2.3308 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8436 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3309   1.0500   0.0000   0.5780 &   3.6166 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2865   1.0500            1.1405 &   4.7571 r
  mprj/o_q[19] (net)                                     2   0.0138 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2865   1.0500   0.0000   0.0002 &   4.7573 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3010   1.0500            1.0323 &   5.7896 r
  mprj/o_q_dly[19] (net)                                 2   0.0137 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0745   0.3010   1.0500   0.0304   0.0320 &   5.8216 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2888   1.0500            3.2325 &   9.0541 r
  mprj/wbs_dat_o[19] (net)                               1   0.3109 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.0541 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 2.3985   5.2929   1.0500   0.9762   1.1212 &  10.1753 r
  data arrival time                                                                                                 10.1753

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1753
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2753

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4845 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4845 

  slack (with derating applied) (VIOLATED)                                                               -2.2753 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7907 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4632   1.0500   0.0000   1.1777 &   4.2163 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2770   1.0500            1.1366 &   5.3529 r
  mprj/o_q[127] (net)                                    2   0.0132 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2770   1.0500   0.0000   0.0002 &   5.3531 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4815   1.0500            1.1439 &   6.4970 r
  mprj/o_q_dly[127] (net)                                2   0.0252 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0353   0.4815   1.0500   0.0142   0.0155 &   6.5124 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8549   1.0500            2.9836 &   9.4961 r
  mprj/io_out[28] (net)                                  1   0.2845 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.4961 r
  io_out[28] (net) 
  io_out[28] (out)                                                    1.3098   4.8602   1.0500   0.5332   0.6609 &  10.1570 r
  data arrival time                                                                                                 10.1570

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1570
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2570

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4837 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4837 

  slack (with derating applied) (VIOLATED)                                                               -2.2570 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7734 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4653   1.0500   0.0000   1.2242 &   4.2628 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3457   1.0500            1.1792 &   5.4420 r
  mprj/o_q[81] (net)                                     2   0.0176 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1107   0.3457   1.0500   0.0448   0.0473 &   5.4893 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4814   1.0500            1.1502 &   6.6395 r
  mprj/o_q_dly[81] (net)                                 2   0.0252 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4814   1.0500   0.0000   0.0004 &   6.6399 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8542   1.0500            2.9840 &   9.6239 r
  mprj/la_data_out[49] (net)                             1   0.2845 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.6239 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               1.0057   4.8595   1.0500   0.4084   0.5278 &  10.1517 r
  data arrival time                                                                                                 10.1517

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1517
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2517

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4834 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4834 

  slack (with derating applied) (VIOLATED)                                                               -2.2517 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7683 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4657   1.0500   0.0000   1.2851 &   4.3237 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3335   1.0500            1.1716 &   5.4953 r
  mprj/o_q[77] (net)                                     2   0.0168 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1527   0.3335   1.0500   0.0617   0.0650 &   5.5603 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3993   1.0500            1.1004 &   6.6607 r
  mprj/o_q_dly[77] (net)                                 2   0.0201 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1096   0.3993   1.0500   0.0431   0.0455 &   6.7062 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7687   1.0500            2.9320 &   9.6382 r
  mprj/la_data_out[45] (net)                             1   0.2795 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.6382 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               0.9249   4.7733   1.0500   0.3773   0.4881 &  10.1263 r
  data arrival time                                                                                                 10.1263

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2263

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4822 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4822 

  slack (with derating applied) (VIOLATED)                                                               -2.2263 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7441 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4658   1.0500   0.0000   1.2475 &   4.2861 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2592   1.0500            1.1256 &   5.4117 r
  mprj/o_q[79] (net)                                     2   0.0121 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0836   0.2592   1.0500   0.0338   0.0356 &   5.4473 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4983   1.0500            1.1520 &   6.5994 r
  mprj/o_q_dly[79] (net)                                 2   0.0262 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2023   0.4983   1.0500   0.0806   0.0851 &   6.6845 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6218   1.0500            2.8575 &   9.5419 r
  mprj/la_data_out[47] (net)                             1   0.2711 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.5419 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               1.1258   4.6261   1.0500   0.4594   0.5702 &  10.1121 r
  data arrival time                                                                                                 10.1121

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4815 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4815 

  slack (with derating applied) (VIOLATED)                                                               -2.2121 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7306 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2196   1.0500   0.0000   0.3600 &   3.3986 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1636   1.0500            1.0599 &   4.4585 r
  mprj/o_q[16] (net)                                     1   0.0058 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1636   1.0500   0.0000   0.0001 &   4.4585 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3648   1.0500            1.0596 &   5.5181 r
  mprj/o_q_dly[16] (net)                                 2   0.0179 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3648   1.0500   0.0000   0.0002 &   5.5183 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.4558   1.0500            3.3271 &   8.8455 r
  mprj/wbs_dat_o[16] (net)                               1   0.3203 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.8455 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 2.6731   5.4608   1.0500   1.0922   1.2545 &  10.1000 r
  data arrival time                                                                                                 10.1000

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4809 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4809 

  slack (with derating applied) (VIOLATED)                                                               -2.2000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7190 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3508   1.0500   0.0000   0.6304 &   3.6690 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2890   1.0500            1.1423 &   4.8113 r
  mprj/o_q[27] (net)                                     2   0.0140 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0518   0.2890   1.0500   0.0209   0.0221 &   4.8335 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5780   1.0500            1.2034 &   6.0368 r
  mprj/o_q_dly[27] (net)                                 2   0.0312 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1402   0.5780   1.0500   0.0558   0.0592 &   6.0961 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1234   1.0500            3.1522 &   9.2482 r
  mprj/wbs_dat_o[27] (net)                               1   0.3009 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.2482 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 1.7102   5.1282   1.0500   0.6907   0.8238 &  10.0720 r
  data arrival time                                                                                                 10.0720

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0720
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1720

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4796 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4796 

  slack (with derating applied) (VIOLATED)                                                               -2.1720 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6924 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1858   1.0500   0.0000   0.2993 &   3.3379 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2453   1.0500            1.1129 &   4.4508 r
  mprj/o_q[99] (net)                                     2   0.0112 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0453   0.2453   1.0500   0.0183   0.0193 &   4.4701 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4100   1.0500            1.0972 &   5.5674 r
  mprj/o_q_dly[99] (net)                                 2   0.0207 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4100   1.0500   0.0000   0.0003 &   5.5677 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.0381   1.0500            4.1374 &   9.7051 r
  mprj/io_out[0] (net)                                   1   0.4124 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.7051 r
  io_out[0] (net) 
  io_out[0] (out)                                                     0.0000   7.0620   1.0500   0.0000   0.2589 &   9.9640 r
  data arrival time                                                                                                  9.9640

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9640
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0640

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4745 

  slack (with derating applied) (VIOLATED)                                                               -2.0640 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5895 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4657   1.0500   0.0000   1.2852 &   4.3238 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4325   1.0500            1.2311 &   5.5549 r
  mprj/o_q[87] (net)                                     2   0.0230 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2976   0.4325   1.0500   0.1184   0.1247 &   5.6796 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4855   1.0500            1.1558 &   6.8354 r
  mprj/o_q_dly[87] (net)                                 2   0.0255 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1901   0.4855   1.0500   0.0761   0.0802 &   6.9156 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5164   1.0500            2.7823 &   9.6980 r
  mprj/la_data_out[55] (net)                             1   0.2640 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.6980 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               0.3319   4.5224   1.0500   0.1304   0.2376 &   9.9356 r
  data arrival time                                                                                                  9.9356

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0356

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4731 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4731 

  slack (with derating applied) (VIOLATED)                                                               -2.0356 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5625 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4154   1.0500   0.0000   0.9342 &   3.9728 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1617   1.0500            1.0614 &   5.0343 r
  mprj/o_q[40] (net)                                     1   0.0057 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1617   1.0500   0.0000   0.0000 &   5.0343 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4541   1.0500            1.1144 &   6.1487 r
  mprj/o_q_dly[40] (net)                                 2   0.0235 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1387   0.4541   1.0500   0.0556   0.0587 &   6.2074 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5263   1.0500            2.7968 &   9.0041 r
  mprj/la_data_out[8] (net)                              1   0.2653 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &   9.0041 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                1.8009   4.5307   1.0500   0.7361   0.8562 &   9.8603 r
  data arrival time                                                                                                  9.8603

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8603
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9603

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4695 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4695 

  slack (with derating applied) (VIOLATED)                                                               -1.9603 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4908 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4658   1.0500   0.0000   1.2512 &   4.2897 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2931   1.0500            1.1466 &   5.4363 r
  mprj/o_q[95] (net)                                     2   0.0142 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0494   0.2931   1.0500   0.0195   0.0207 &   5.4571 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3674   1.0500            1.0760 &   6.5331 r
  mprj/o_q_dly[95] (net)                                 2   0.0180 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0779   0.3674   1.0500   0.0312   0.0329 &   6.5660 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9521   1.0500            3.0194 &   9.5854 r
  mprj/la_data_out[63] (net)                             1   0.2894 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.5854 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               0.3864   4.9593   1.0500   0.1484   0.2735 &   9.8589 r
  data arrival time                                                                                                  9.8589

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8589
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9589

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4695 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4695 

  slack (with derating applied) (VIOLATED)                                                               -1.9589 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4895 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1607 &   4.1993 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1564   1.0500            1.0584 &   5.2577 r
  mprj/o_q[163] (net)                                    1   0.0053 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1564   1.0500   0.0000   0.0000 &   5.2578 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6517   1.0500            1.2332 &   6.4909 r
  mprj/o_q_dly[163] (net)                                2   0.0359 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1662   0.6517   1.0500   0.0676   0.0718 &   6.5627 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5045   1.0500            2.7966 &   9.3593 r
  mprj/io_oeb[26] (net)                                  1   0.2641 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.3593 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    0.9451   4.5089   1.0500   0.3840   0.4892 &   9.8485 r
  data arrival time                                                                                                  9.8485

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4690 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4690 

  slack (with derating applied) (VIOLATED)                                                               -1.9485 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4795 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4657   1.0500   0.0000   1.2851 &   4.3237 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4336   1.0500            1.2318 &   5.5555 r
  mprj/o_q[86] (net)                                     2   0.0230 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2058   0.4336   1.0500   0.0831   0.0876 &   5.6431 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4897   1.0500            1.1584 &   6.8015 r
  mprj/o_q_dly[86] (net)                                 2   0.0257 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1121   0.4898   1.0500   0.0435   0.0460 &   6.8475 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4634   1.0500            2.7564 &   9.6039 r
  mprj/la_data_out[54] (net)                             1   0.2611 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.6039 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               0.3250   4.4688   1.0500   0.1278   0.2290 &   9.8329 r
  data arrival time                                                                                                  9.8329

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8329
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9329

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4682 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4682 

  slack (with derating applied) (VIOLATED)                                                               -1.9329 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4646 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3836   1.0500   0.0000   0.7244 &   3.7630 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2413   1.0500            1.1133 &   4.8763 r
  mprj/o_q[35] (net)                                     2   0.0109 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0475   0.2413   1.0500   0.0188   0.0199 &   4.8961 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4610   1.0500            1.1275 &   6.0236 r
  mprj/o_q_dly[35] (net)                                 2   0.0239 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0546   0.4610   1.0500   0.0219   0.0233 &   6.0470 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5587   1.0500            2.8165 &   8.8635 r
  mprj/la_data_out[3] (net)                              1   0.2672 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &   8.8635 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                2.0872   4.5630   1.0500   0.8402   0.9677 &   9.8312 r
  data arrival time                                                                                                  9.8312

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9312

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4682 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4682 

  slack (with derating applied) (VIOLATED)                                                               -1.9312 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4630 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2198   1.0500   0.0000   0.3578 &   3.3964 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2325   1.0500            1.1055 &   4.5019 r
  mprj/o_q[1] (net)                                      2   0.0104 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.2325   1.0500   0.0000   0.0001 &   4.5020 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2782   1.0500            1.0114 &   5.5134 r
  mprj/o_q_dly[1] (net)                                  2   0.0122 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0058   0.2782   1.0500   0.0023   0.0025 &   5.5159 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.6377   1.0500            3.4173 &   8.9332 r
  mprj/wbs_dat_o[1] (net)                                1   0.3307 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.9332 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  1.6382   5.6440   1.0500   0.6649   0.8208 &   9.7540 r
  data arrival time                                                                                                  9.7540

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8540

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4645 

  slack (with derating applied) (VIOLATED)                                                               -1.8540 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3895 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1523   1.0500   0.0000   0.2509 &   3.2895 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2784   1.0500            1.1328 &   4.4224 r
  mprj/o_q[137] (net)                                    2   0.0133 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0342   0.2784   1.0500   0.0136   0.0144 &   4.4368 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3461   1.0500            1.0606 &   5.4973 r
  mprj/o_q_dly[137] (net)                                2   0.0166 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3461   1.0500   0.0000   0.0002 &   5.4976 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5731   1.0500            3.8794 &   9.3769 r
  mprj/io_oeb[0] (net)                                   1   0.3851 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   9.3769 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     0.3041   6.5932   1.0500   0.1149   0.3516 &   9.7286 r
  data arrival time                                                                                                  9.7286

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7286
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8286

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4633 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4633 

  slack (with derating applied) (VIOLATED)                                                               -1.8286 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3653 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2789   1.0500   0.0000   0.4684 &   3.5070 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3086   1.0500            1.1534 &   4.6605 r
  mprj/o_q[50] (net)                                     2   0.0152 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3086   1.0500   0.0000   0.0002 &   4.6607 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2979   1.0500            1.0329 &   5.6936 r
  mprj/o_q_dly[50] (net)                                 2   0.0135 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0216   0.2979   1.0500   0.0084   0.0090 &   5.7025 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6604   1.0500            2.8675 &   8.5700 r
  mprj/la_data_out[18] (net)                             1   0.2735 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.5700 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                               2.5197   4.6641   1.0500   1.0262   1.1563 &   9.7263 r
  data arrival time                                                                                                  9.7263

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8263

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4632 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4632 

  slack (with derating applied) (VIOLATED)                                                               -1.8263 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3631 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4134   1.0500   0.0000   0.9296 &   3.9682 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1443   1.0500            1.0492 &   5.0174 r
  mprj/o_q[41] (net)                                     1   0.0045 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1443   1.0500   0.0000   0.0001 &   5.0175 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3779   1.0500            1.0659 &   6.0833 r
  mprj/o_q_dly[41] (net)                                 2   0.0187 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0107   0.3779   1.0500   0.0043   0.0047 &   6.0881 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5020   1.0500            2.7783 &   8.8664 r
  mprj/la_data_out[9] (net)                              1   0.2638 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &   8.8664 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                1.8029   4.5061   1.0500   0.7301   0.8481 &   9.7145 r
  data arrival time                                                                                                  9.7145

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8145

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4626 

  slack (with derating applied) (VIOLATED)                                                               -1.8145 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3519 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4221   1.0500   0.0000   0.9508 &   3.9894 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1893   1.0500            1.0807 &   5.0701 r
  mprj/o_q[39] (net)                                     1   0.0076 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0548   0.1893   1.0500   0.0219   0.0231 &   5.0932 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4297   1.0500            1.1028 &   6.1960 r
  mprj/o_q_dly[39] (net)                                 2   0.0220 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4297   1.0500   0.0000   0.0003 &   6.1963 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4532   1.0500            2.7509 &   8.9472 r
  mprj/la_data_out[7] (net)                              1   0.2608 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &   8.9472 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                1.5800   4.4578   1.0500   0.6462   0.7622 &   9.7094 r
  data arrival time                                                                                                  9.7094

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7094
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8094

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4624 

  slack (with derating applied) (VIOLATED)                                                               -1.8094 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3470 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1501   1.0500   0.0000   0.2482 &   3.2868 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3324   1.0500            1.1662 &   4.4530 r
  mprj/o_q[8] (net)                                      2   0.0167 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.3324   1.0500   0.0000   0.0002 &   4.4532 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4268   1.0500            1.1169 &   5.5702 r
  mprj/o_q_dly[8] (net)                                  2   0.0218 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0455   0.4268   1.0500   0.0181   0.0193 &   5.5895 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.3549   1.0500            3.2677 &   8.8572 r
  mprj/wbs_dat_o[8] (net)                                1   0.3140 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.8572 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  1.7210   5.3608   1.0500   0.6959   0.8456 &   9.7028 r
  data arrival time                                                                                                  9.7028

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7028
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8028

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4620 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4620 

  slack (with derating applied) (VIOLATED)                                                               -1.8028 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3407 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4642   1.0500   0.0000   1.1991 &   4.2377 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4741   1.0500            1.2556 &   5.4933 r
  mprj/o_q[85] (net)                                     2   0.0255 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3780   0.4741   1.0500   0.1535   0.1617 &   5.6550 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5438   1.0500            1.1925 &   6.8475 r
  mprj/o_q_dly[85] (net)                                 2   0.0291 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0306   0.5438   1.0500   0.0122   0.0132 &   6.8607 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2971   1.0500            2.6642 &   9.5248 r
  mprj/la_data_out[53] (net)                             1   0.2513 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.5248 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               0.1620   4.3024   1.0500   0.0612   0.1551 &   9.6800 r
  data arrival time                                                                                                  9.6800

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6800
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7800

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4609 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4609 

  slack (with derating applied) (VIOLATED)                                                               -1.7800 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3190 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2199   1.0500   0.0000   0.3571 &   3.3957 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2010   1.0500            1.0860 &   4.4817 r
  mprj/o_q[12] (net)                                     1   0.0084 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0490   0.2010   1.0500   0.0200   0.0211 &   4.5027 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4162   1.0500            1.0959 &   5.5987 r
  mprj/o_q_dly[12] (net)                                 2   0.0211 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0310   0.4162   1.0500   0.0124   0.0133 &   5.6120 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0564   1.0500            3.0884 &   8.7004 r
  mprj/wbs_dat_o[12] (net)                               1   0.2959 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.7004 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 2.0466   5.0628   1.0500   0.8277   0.9796 &   9.6799 r
  data arrival time                                                                                                  9.6799

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6799
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7799

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4609 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4609 

  slack (with derating applied) (VIOLATED)                                                               -1.7800 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3190 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4657   1.0500   0.0000   1.2853 &   4.3239 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3725   1.0500            1.1958 &   5.5196 r
  mprj/o_q[78] (net)                                     2   0.0193 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2619   0.3725   1.0500   0.1061   0.1117 &   5.6313 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3784   1.0500            1.0886 &   6.7199 r
  mprj/o_q_dly[78] (net)                                 2   0.0187 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0165   0.3784   1.0500   0.0067   0.0073 &   6.7272 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4342   1.0500            2.7310 &   9.4583 r
  mprj/la_data_out[46] (net)                             1   0.2593 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.4583 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               0.2760   4.4394   1.0500   0.1073   0.2054 &   9.6637 r
  data arrival time                                                                                                  9.6637

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6637
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7637

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4602 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4602 

  slack (with derating applied) (VIOLATED)                                                               -1.7637 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3035 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4612   1.0500   0.0000   1.1464 &   4.1850 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5825   1.0500            1.3192 &   5.5042 r
  mprj/o_q[71] (net)                                     2   0.0322 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4302   0.5825   1.0500   0.1763   0.1858 &   5.6900 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1813   1.0500            0.9653 &   6.6553 r
  mprj/o_q_dly[71] (net)                                 1   0.0058 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0286   0.1813   1.0500   0.0115   0.0122 &   6.6674 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3701   1.0500            2.6788 &   9.3462 r
  mprj/la_data_out[39] (net)                             1   0.2560 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.3462 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               0.5113   4.3746   1.0500   0.2024   0.2984 &   9.6445 r
  data arrival time                                                                                                  9.6445

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6445
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7445

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4593 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4593 

  slack (with derating applied) (VIOLATED)                                                               -1.7445 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2853 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3468   1.0500   0.0000   0.6190 &   3.6576 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2700   1.0500            1.1306 &   4.7881 r
  mprj/o_q[28] (net)                                     2   0.0128 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0340   0.2700   1.0500   0.0136   0.0144 &   4.8025 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5240   1.0500            1.1687 &   5.9713 r
  mprj/o_q_dly[28] (net)                                 2   0.0279 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1840   0.5240   1.0500   0.0716   0.0756 &   6.0469 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8263   1.0500            2.9816 &   9.0285 r
  mprj/wbs_dat_o[28] (net)                               1   0.2835 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.0285 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 1.2031   4.8304   1.0500   0.4867   0.5997 &   9.6282 r
  data arrival time                                                                                                  9.6282

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6282
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7282

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4585 

  slack (with derating applied) (VIOLATED)                                                               -1.7282 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2697 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4659   1.0500   0.0000   1.2613 &   4.2999 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3660   1.0500            1.1918 &   5.4917 r
  mprj/o_q[90] (net)                                     2   0.0189 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1817   0.3660   1.0500   0.0718   0.0756 &   5.5673 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2727   1.0500            1.0201 &   6.5874 r
  mprj/o_q_dly[90] (net)                                 2   0.0119 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2727   1.0500   0.0000   0.0001 &   6.5875 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6038   1.0500            2.8135 &   9.4009 r
  mprj/la_data_out[58] (net)                             1   0.2691 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.4009 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               0.2125   4.6100   1.0500   0.0803   0.1888 &   9.5897 r
  data arrival time                                                                                                  9.5897

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5897
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4567 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4567 

  slack (with derating applied) (VIOLATED)                                                               -1.6897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2330 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4657   1.0500   0.0000   1.2406 &   4.2792 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2370   1.0500            1.1119 &   5.3911 r
  mprj/o_q[80] (net)                                     2   0.0107 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2370   1.0500   0.0000   0.0001 &   5.3912 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5283   1.0500            1.1676 &   6.5588 r
  mprj/o_q_dly[80] (net)                                 2   0.0281 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3230   0.5283   1.0500   0.1290   0.1359 &   6.6947 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2716   1.0500            2.6498 &   9.3446 r
  mprj/la_data_out[48] (net)                             1   0.2499 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.3446 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.3061   4.2766   1.0500   0.1199   0.2147 &   9.5593 r
  data arrival time                                                                                                  9.5593

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5593
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6593

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4552 

  slack (with derating applied) (VIOLATED)                                                               -1.6593 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2041 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1323   1.0500   0.0000   0.2241 &   3.2627 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2366   1.0500            1.1068 &   4.3694 r
  mprj/o_q[6] (net)                                      2   0.0106 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0380   0.2366   1.0500   0.0151   0.0160 &   4.3854 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4872   1.0500            1.1428 &   5.5282 r
  mprj/o_q_dly[6] (net)                                  2   0.0256 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0662   0.4872   1.0500   0.0263   0.0280 &   5.5562 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.3800   1.0500            3.2852 &   8.8414 r
  mprj/wbs_dat_o[6] (net)                                1   0.3155 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.8414 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  1.3528   5.3864   1.0500   0.5524   0.6989 &   9.5403 r
  data arrival time                                                                                                  9.5403

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5403
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6403

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4543 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4543 

  slack (with derating applied) (VIOLATED)                                                               -1.6403 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1860 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2790   1.0500   0.0000   0.4668 &   3.5054 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3010   1.0500            1.1487 &   4.6541 r
  mprj/o_q[151] (net)                                    2   0.0147 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3010   1.0500   0.0000   0.0002 &   4.6543 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4252   1.0500            1.1127 &   5.7670 r
  mprj/o_q_dly[151] (net)                                2   0.0217 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4252   1.0500   0.0000   0.0003 &   5.7673 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8201   1.0500            2.9551 &   8.7224 r
  mprj/io_oeb[14] (net)                                  1   0.2821 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.7224 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    1.4172   4.8262   1.0500   0.5721   0.7023 &   9.4247 r
  data arrival time                                                                                                  9.4247

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4247
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5247

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4488 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4488 

  slack (with derating applied) (VIOLATED)                                                               -1.5247 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0759 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1603 &   4.1988 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2563   1.0500            1.1238 &   5.3226 r
  mprj/o_q[159] (net)                                    2   0.0119 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0479   0.2563   1.0500   0.0195   0.0206 &   5.3432 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5133   1.0500            1.1607 &   6.5039 r
  mprj/o_q_dly[159] (net)                                2   0.0272 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1349   0.5133   1.0500   0.0544   0.0575 &   6.5614 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1963   1.0500            2.6055 &   9.1669 r
  mprj/io_oeb[22] (net)                                  1   0.2454 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.1669 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    0.3191   4.2010   1.0500   0.1273   0.2197 &   9.3867 r
  data arrival time                                                                                                  9.3867

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3867
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4867

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4470 

  slack (with derating applied) (VIOLATED)                                                               -1.4867 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0397 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3175   1.0500   0.0000   0.5450 &   3.5836 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3247   1.0500            1.1640 &   4.7476 r
  mprj/o_q[20] (net)                                     2   0.0162 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0674   0.3247   1.0500   0.0275   0.0291 &   4.7767 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3244   1.0500            1.0519 &   5.8285 r
  mprj/o_q_dly[20] (net)                                 2   0.0152 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1053   0.3244   1.0500   0.0426   0.0449 &   5.8734 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7304   1.0500            2.8967 &   8.7701 r
  mprj/wbs_dat_o[20] (net)                               1   0.2767 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.7701 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 1.0888   4.7362   1.0500   0.4445   0.5653 &   9.3354 r
  data arrival time                                                                                                  9.3354

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3354
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4354

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4445 

  slack (with derating applied) (VIOLATED)                                                               -1.4354 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9909 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2199   1.0500   0.0000   0.3574 &   3.3960 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2708   1.0500            1.1292 &   4.5252 r
  mprj/o_q[4] (net)                                      2   0.0128 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.2708   1.0500   0.0000   0.0001 &   4.5253 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3147   1.0500            1.0394 &   5.5647 r
  mprj/o_q_dly[4] (net)                                  2   0.0146 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0703   0.3147   1.0500   0.0286   0.0302 &   5.5949 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.0332   1.0500            3.0671 &   8.6620 r
  mprj/wbs_dat_o[4] (net)                                1   0.2945 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.6620 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  1.2655   5.0397   1.0500   0.5137   0.6536 &   9.3156 r
  data arrival time                                                                                                  9.3156

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3156
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4436 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4436 

  slack (with derating applied) (VIOLATED)                                                               -1.4156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9720 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4043   1.0500   0.0000   0.7952 &   3.8338 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2798   1.0500            1.1375 &   4.9713 r
  mprj/o_q[47] (net)                                     2   0.0134 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2798   1.0500   0.0000   0.0002 &   4.9714 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2158   1.0500            0.9761 &   5.9475 r
  mprj/o_q_dly[47] (net)                                 1   0.0081 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0088   0.2158   1.0500   0.0034   0.0037 &   5.9512 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3459   1.0500            2.6685 &   8.6197 r
  mprj/la_data_out[15] (net)                             1   0.2545 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.6197 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                               1.4638   4.3502   1.0500   0.5826   0.6924 &   9.3121 r
  data arrival time                                                                                                  9.3121

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4434 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4434 

  slack (with derating applied) (VIOLATED)                                                               -1.4121 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9686 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2792   1.0500   0.0000   0.4620 &   3.5006 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1965   1.0500            1.0837 &   4.5843 r
  mprj/o_q[108] (net)                                    1   0.0081 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0547   0.1965   1.0500   0.0222   0.0234 &   4.6077 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4924   1.0500            1.1414 &   5.7492 r
  mprj/o_q_dly[108] (net)                                2   0.0259 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0630   0.4924   1.0500   0.0251   0.0269 &   5.7760 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7597   1.0500            2.9362 &   8.7122 r
  mprj/io_out[9] (net)                                   1   0.2792 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   8.7122 r
  io_out[9] (net) 
  io_out[9] (out)                                                     1.1848   4.7640   1.0500   0.4838   0.5989 &   9.3111 r
  data arrival time                                                                                                  9.3111

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3111
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4111

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4434 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4434 

  slack (with derating applied) (VIOLATED)                                                               -1.4111 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9677 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1618 &   4.2004 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1891   1.0500            1.0812 &   5.2815 r
  mprj/o_q[124] (net)                                    1   0.0075 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1891   1.0500   0.0000   0.0001 &   5.2816 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6483   1.0500            1.2347 &   6.5163 r
  mprj/o_q_dly[124] (net)                                2   0.0356 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6483   1.0500   0.0000   0.0007 &   6.5170 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3473   1.0500            2.6949 &   9.2119 r
  mprj/io_out[25] (net)                                  1   0.2541 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.2119 r
  io_out[25] (net) 
  io_out[25] (out)                                                    0.0000   4.3531   1.0500   0.0000   0.0951 &   9.3070 r
  data arrival time                                                                                                  9.3070

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4070

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4432 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4432 

  slack (with derating applied) (VIOLATED)                                                               -1.4070 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9638 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3508   1.0500   0.0000   0.6324 &   3.6710 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2974   1.0500            1.1475 &   4.8186 r
  mprj/o_q[26] (net)                                     2   0.0145 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2974   1.0500   0.0000   0.0002 &   4.8188 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4661   1.0500            1.1369 &   5.9557 r
  mprj/o_q_dly[26] (net)                                 2   0.0242 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4661   1.0500   0.0000   0.0005 &   5.9562 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6179   1.0500            2.8525 &   8.8087 r
  mprj/wbs_dat_o[26] (net)                               1   0.2708 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.8087 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 0.8778   4.6224   1.0500   0.3584   0.4650 &   9.2737 r
  data arrival time                                                                                                  9.2737

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2737
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3737

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4416 

  slack (with derating applied) (VIOLATED)                                                               -1.3737 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9321 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2792   1.0500   0.0000   0.4641 &   3.5027 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1827   1.0500            1.0741 &   4.5767 r
  mprj/o_q[147] (net)                                    1   0.0071 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1827   1.0500   0.0000   0.0001 &   4.5768 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5053   1.0500            1.1477 &   5.7245 r
  mprj/o_q_dly[147] (net)                                2   0.0267 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0493   0.5053   1.0500   0.0194   0.0208 &   5.7453 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5213   1.0500            2.8048 &   8.5501 r
  mprj/io_oeb[10] (net)                                  1   0.2654 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.5501 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    1.4927   4.5245   1.0500   0.6030   0.7093 &   9.2594 r
  data arrival time                                                                                                  9.2594

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2594
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3594

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4409 

  slack (with derating applied) (VIOLATED)                                                               -1.3594 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9185 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4612   1.0500   0.0000   1.1475 &   4.1861 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5667   1.0500            1.3100 &   5.4961 r
  mprj/o_q[69] (net)                                     2   0.0312 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4864   0.5667   1.0500   0.1996   0.2102 &   5.7063 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1459   1.0500            0.9389 &   6.6451 r
  mprj/o_q_dly[69] (net)                                 1   0.0035 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1459   1.0500   0.0000   0.0000 &   6.6452 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0415   1.0500            2.4809 &   9.1261 r
  mprj/la_data_out[37] (net)                             1   0.2363 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.1261 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.0000   4.0460   1.0500   0.0000   0.0816 &   9.2077 r
  data arrival time                                                                                                  9.2077

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2077
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3077

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4385 

  slack (with derating applied) (VIOLATED)                                                               -1.3077 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8693 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3309   1.0500   0.0000   0.5780 &   3.6166 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2633   1.0500            1.1262 &   4.7428 r
  mprj/o_q[17] (net)                                     2   0.0123 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0868   0.2633   1.0500   0.0351   0.0369 &   4.7797 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3940   1.0500            1.0896 &   5.8694 r
  mprj/o_q_dly[17] (net)                                 2   0.0197 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0351   0.3940   1.0500   0.0132   0.0141 &   5.8835 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9212   1.0500            3.0124 &   8.8960 r
  mprj/wbs_dat_o[17] (net)                               1   0.2881 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.8960 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 0.4958   4.9270   1.0500   0.1969   0.3102 &   9.2062 r
  data arrival time                                                                                                  9.2062

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2062
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3062

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4384 

  slack (with derating applied) (VIOLATED)                                                               -1.3062 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8678 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1601 &   4.1987 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1823   1.0500            1.0764 &   5.2751 r
  mprj/o_q[125] (net)                                    1   0.0071 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0679   0.1823   1.0500   0.0273   0.0287 &   5.3039 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5566   1.0500            1.1786 &   6.4825 r
  mprj/o_q_dly[125] (net)                                2   0.0299 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5566   1.0500   0.0000   0.0006 &   6.4831 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1459   1.0500            2.5784 &   9.0615 r
  mprj/io_out[26] (net)                                  1   0.2424 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.0615 r
  io_out[26] (net) 
  io_out[26] (out)                                                    0.1431   4.1508   1.0500   0.0541   0.1425 &   9.2040 r
  data arrival time                                                                                                  9.2040

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2040
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3040

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4383 

  slack (with derating applied) (VIOLATED)                                                               -1.3040 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8657 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4435   1.0500   0.0000   1.0815 &   4.1201 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1993   1.0500            1.0880 &   5.2081 r
  mprj/o_q[56] (net)                                     2   0.0082 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1993   1.0500   0.0000   0.0001 &   5.2081 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4664   1.0500            1.1260 &   6.3342 r
  mprj/o_q_dly[56] (net)                                 2   0.0243 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3855   0.4664   1.0500   0.1567   0.1648 &   6.4990 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7989   1.0500            2.3801 &   8.8792 r
  mprj/la_data_out[24] (net)                             1   0.2223 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.8792 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                               0.5445   3.8025   1.0500   0.2202   0.2985 &   9.1776 r
  data arrival time                                                                                                  9.1776

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1776
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2776

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4370 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4370 

  slack (with derating applied) (VIOLATED)                                                               -1.2776 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8406 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3884   1.0500   0.0000   0.7398 &   3.7784 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2546   1.0500            1.1216 &   4.9000 r
  mprj/o_q[36] (net)                                     2   0.0118 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2546   1.0500   0.0000   0.0001 &   4.9001 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4602   1.0500            1.1285 &   6.0286 r
  mprj/o_q_dly[36] (net)                                 2   0.0239 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1063   0.4602   1.0500   0.0429   0.0454 &   6.0740 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3460   1.0500            2.6937 &   8.7677 r
  mprj/la_data_out[4] (net)                              1   0.2546 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &   8.7677 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                0.7611   4.3502   1.0500   0.3097   0.4073 &   9.1750 r
  data arrival time                                                                                                  9.1750

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1750
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2750

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4369 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4369 

  slack (with derating applied) (VIOLATED)                                                               -1.2750 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8381 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4444   1.0500   0.0000   1.0666 &   4.1052 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1567   1.0500            1.0583 &   5.1636 r
  mprj/o_q[57] (net)                                     1   0.0053 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1567   1.0500   0.0000   0.0001 &   5.1636 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5095   1.0500            1.1473 &   6.3109 r
  mprj/o_q_dly[57] (net)                                 2   0.0270 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3539   0.5095   1.0500   0.1434   0.1511 &   6.4620 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8476   1.0500            2.4127 &   8.8747 r
  mprj/la_data_out[25] (net)                             1   0.2253 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.8747 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                               0.5220   3.8510   1.0500   0.2107   0.2879 &   9.1625 r
  data arrival time                                                                                                  9.1625

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1625
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2625

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4363 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4363 

  slack (with derating applied) (VIOLATED)                                                               -1.2625 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8262 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3175   1.0500   0.0000   0.5451 &   3.5837 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1609   1.0500            1.0595 &   4.6432 r
  mprj/o_q[32] (net)                                     1   0.0056 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1609   1.0500   0.0000   0.0001 &   4.6433 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4232   1.0500            1.0956 &   5.7389 r
  mprj/o_q_dly[32] (net)                                 2   0.0216 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4232   1.0500   0.0000   0.0003 &   5.7392 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5693   1.0500            2.8192 &   8.5584 r
  mprj/la_data_out[0] (net)                              1   0.2678 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &   8.5584 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                1.1849   4.5737   1.0500   0.4832   0.5958 &   9.1542 r
  data arrival time                                                                                                  9.1542

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1542
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2542

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4359 

  slack (with derating applied) (VIOLATED)                                                               -1.2542 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8183 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2198   1.0500   0.0000   0.3578 &   3.3964 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2773   1.0500            1.1332 &   4.5296 r
  mprj/o_q[11] (net)                                     2   0.0132 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0293   0.2773   1.0500   0.0115   0.0123 &   4.5418 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4547   1.0500            1.1278 &   5.6697 r
  mprj/o_q_dly[11] (net)                                 2   0.0235 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1755   0.4547   1.0500   0.0704   0.0742 &   5.7439 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9643   1.0500            3.0370 &   8.7809 r
  mprj/wbs_dat_o[11] (net)                               1   0.2904 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.7809 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 0.5973   4.9711   1.0500   0.2384   0.3618 &   9.1426 r
  data arrival time                                                                                                  9.1426

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2426

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4354 

  slack (with derating applied) (VIOLATED)                                                               -1.2426 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8073 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4448   1.0500   0.0000   1.0532 &   4.0918 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5047   1.0500            1.2733 &   5.3650 r
  mprj/o_q[60] (net)                                     2   0.0274 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3944   0.5047   1.0500   0.1581   0.1665 &   5.5316 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1927   1.0500            0.9708 &   6.5024 r
  mprj/o_q_dly[60] (net)                                 1   0.0066 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1927   1.0500   0.0000   0.0001 &   6.5025 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0760   1.0500            2.5114 &   9.0139 r
  mprj/la_data_out[28] (net)                             1   0.2386 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.0139 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               0.1258   4.0802   1.0500   0.0475   0.1274 &   9.1413 r
  data arrival time                                                                                                  9.1413

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1413
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4353 

  slack (with derating applied) (VIOLATED)                                                               -1.2413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8060 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1573 &   4.1958 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2719   1.0500            1.1334 &   5.3293 r
  mprj/o_q[121] (net)                                    2   0.0129 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0749   0.2719   1.0500   0.0305   0.0321 &   5.3614 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5465   1.0500            1.1825 &   6.5439 r
  mprj/o_q_dly[121] (net)                                2   0.0293 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0253   0.5465   1.0500   0.0103   0.0113 &   6.5552 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9366   1.0500            2.4574 &   9.0126 r
  mprj/io_out[22] (net)                                  1   0.2300 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.0126 r
  io_out[22] (net) 
  io_out[22] (out)                                                    0.1086   3.9411   1.0500   0.0410   0.1232 &   9.1358 r
  data arrival time                                                                                                  9.1358

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1358
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2358

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4350 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4350 

  slack (with derating applied) (VIOLATED)                                                               -1.2358 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8008 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1621 &   4.2007 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2156   1.0500            1.0986 &   5.2993 r
  mprj/o_q[162] (net)                                    2   0.0093 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0364   0.2156   1.0500   0.0146   0.0155 &   5.3148 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5269   1.0500            1.1644 &   6.4792 r
  mprj/o_q_dly[162] (net)                                2   0.0281 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0333   0.5269   1.0500   0.0130   0.0142 &   6.4934 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0952   1.0500            2.5451 &   9.0385 r
  mprj/io_oeb[25] (net)                                  1   0.2392 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.0385 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   4.1004   1.0500   0.0000   0.0868 &   9.1252 r
  data arrival time                                                                                                  9.1252

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1252
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2252

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4345 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4345 

  slack (with derating applied) (VIOLATED)                                                               -1.2253 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7907 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3365   1.0500   0.0000   0.5918 &   3.6304 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1520   1.0500            1.0535 &   4.6839 r
  mprj/o_q[24] (net)                                     1   0.0050 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1520   1.0500   0.0000   0.0001 &   4.6840 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4521   1.0500            1.1120 &   5.7960 r
  mprj/o_q_dly[24] (net)                                 2   0.0234 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0515   0.4521   1.0500   0.0205   0.0218 &   5.8178 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4355   1.0500            2.7426 &   8.5605 r
  mprj/wbs_dat_o[24] (net)                               1   0.2598 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.5605 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 1.0524   4.4402   1.0500   0.4287   0.5385 &   9.0989 r
  data arrival time                                                                                                  9.0989

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0989
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1989

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4333 

  slack (with derating applied) (VIOLATED)                                                               -1.1989 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7656 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3175   1.0500   0.0000   0.5451 &   3.5836 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2174   1.0500            1.0976 &   4.6812 r
  mprj/o_q[23] (net)                                     1   0.0094 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0210   0.2174   1.0500   0.0085   0.0090 &   4.6902 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4233   1.0500            1.1021 &   5.7923 r
  mprj/o_q_dly[23] (net)                                 2   0.0216 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1766   0.4233   1.0500   0.0716   0.0754 &   5.8677 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5449   1.0500            2.8022 &   8.6700 r
  mprj/wbs_dat_o[23] (net)                               1   0.2661 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.6700 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 0.7746   4.5497   1.0500   0.3123   0.4199 &   9.0899 r
  data arrival time                                                                                                  9.0899

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0899
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1899

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4329 

  slack (with derating applied) (VIOLATED)                                                               -1.1899 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7571 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2791   1.0500   0.0000   0.4658 &   3.5044 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2455   1.0500            1.1144 &   4.6188 r
  mprj/o_q[148] (net)                                    2   0.0112 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2455   1.0500   0.0000   0.0001 &   4.6189 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4807   1.0500            1.1399 &   5.7588 r
  mprj/o_q_dly[148] (net)                                2   0.0252 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0106   0.4807   1.0500   0.0042   0.0048 &   5.7636 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3405   1.0500            2.6972 &   8.4608 r
  mprj/io_oeb[11] (net)                                  1   0.2546 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.4608 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    1.2814   4.3437   1.0500   0.5197   0.6187 &   9.0794 r
  data arrival time                                                                                                  9.0794

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0794
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1794

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4324 

  slack (with derating applied) (VIOLATED)                                                               -1.1794 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7471 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2791   1.0500   0.0000   0.4657 &   3.5043 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2480   1.0500            1.1159 &   4.6202 r
  mprj/o_q[110] (net)                                    2   0.0114 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0692   0.2480   1.0500   0.0277   0.0292 &   4.6494 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5019   1.0500            1.1530 &   5.8024 r
  mprj/o_q_dly[110] (net)                                2   0.0265 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5019   1.0500   0.0000   0.0005 &   5.8028 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1622   1.0500            2.6010 &   8.4039 r
  mprj/io_out[11] (net)                                  1   0.2444 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.4039 r
  io_out[11] (net) 
  io_out[11] (out)                                                    1.3770   4.1650   1.0500   0.5594   0.6517 &   9.0556 r
  data arrival time                                                                                                  9.0556

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0556
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1556

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4312 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4312 

  slack (with derating applied) (VIOLATED)                                                               -1.1556 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7244 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4446   1.0500   0.0000   1.0503 &   4.0888 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4625   1.0500            1.2485 &   5.3373 r
  mprj/o_q[62] (net)                                     2   0.0248 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0692   0.4625   1.0500   0.0267   0.0285 &   5.3658 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3249   1.0500            1.0571 &   6.4229 r
  mprj/o_q_dly[62] (net)                                 2   0.0153 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0773   0.3249   1.0500   0.0315   0.0332 &   6.4561 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8838   1.0500            2.4179 &   8.8740 r
  mprj/la_data_out[30] (net)                             1   0.2272 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.8740 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               0.2444   3.8875   1.0500   0.0950   0.1708 &   9.0449 r
  data arrival time                                                                                                  9.0449

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0449
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1449

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4307 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4307 

  slack (with derating applied) (VIOLATED)                                                               -1.1449 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7142 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4325   1.0500   0.0000   0.9216 &   3.9602 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1540   1.0500            1.0563 &   5.0165 r
  mprj/o_q[115] (net)                                    1   0.0051 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1540   1.0500   0.0000   0.0000 &   5.0165 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5164   1.0500            1.1511 &   6.1676 r
  mprj/o_q_dly[115] (net)                                2   0.0274 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0663   0.5164   1.0500   0.0264   0.0282 &   6.1958 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0428   1.0500            2.5295 &   8.7254 r
  mprj/io_out[16] (net)                                  1   0.2371 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.7254 r
  io_out[16] (net) 
  io_out[16] (out)                                                    0.5432   4.0456   1.0500   0.2167   0.2930 &   9.0184 r
  data arrival time                                                                                                  9.0184

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0184
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1184

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4294 

  slack (with derating applied) (VIOLATED)                                                               -1.1184 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6889 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4447   1.0500   0.0000   1.0534 &   4.0920 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1588   1.0500            1.0598 &   5.1518 r
  mprj/o_q[55] (net)                                     1   0.0055 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1588   1.0500   0.0000   0.0001 &   5.1519 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4202   1.0500            1.0936 &   6.2454 r
  mprj/o_q_dly[55] (net)                                 2   0.0214 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1871   0.4202   1.0500   0.0751   0.0792 &   6.3246 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8303   1.0500            2.3956 &   8.7202 r
  mprj/la_data_out[23] (net)                             1   0.2242 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.7202 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                               0.5315   3.8337   1.0500   0.2148   0.2927 &   9.0128 r
  data arrival time                                                                                                  9.0128

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0128
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1128

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4292 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4292 

  slack (with derating applied) (VIOLATED)                                                               -1.1128 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6836 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3508   1.0500   0.0000   0.6328 &   3.6714 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3248   1.0500            1.1645 &   4.8359 r
  mprj/o_q[25] (net)                                     2   0.0162 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1917   0.3248   1.0500   0.0782   0.0823 &   4.9182 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5298   1.0500            1.1784 &   6.0966 r
  mprj/o_q_dly[25] (net)                                 2   0.0282 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0794   0.5298   1.0500   0.0324   0.0346 &   6.1312 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2663   1.0500            2.6493 &   8.7805 r
  mprj/wbs_dat_o[25] (net)                               1   0.2497 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.7805 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 0.3452   4.2711   1.0500   0.1355   0.2285 &   9.0090 r
  data arrival time                                                                                                  9.0090

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0090
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1090

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4290 

  slack (with derating applied) (VIOLATED)                                                               -1.1090 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6800 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2198   1.0500   0.0000   0.3578 &   3.3964 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2433   1.0500            1.1122 &   4.5086 r
  mprj/o_q[2] (net)                                      2   0.0111 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0321   0.2433   1.0500   0.0128   0.0135 &   4.5221 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3355   1.0500            1.0497 &   5.5718 r
  mprj/o_q_dly[2] (net)                                  2   0.0159 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1043   0.3355   1.0500   0.0414   0.0437 &   5.6155 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.1135   1.0500            3.1113 &   8.7268 r
  mprj/wbs_dat_o[2] (net)                                1   0.2990 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.7268 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  0.3539   5.1205   1.0500   0.1343   0.2603 &   8.9872 r
  data arrival time                                                                                                  8.9872

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9872
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4280 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4280 

  slack (with derating applied) (VIOLATED)                                                               -1.0872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6592 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4159   1.0500   0.0000   0.9356 &   3.9742 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1707   1.0500            1.0677 &   5.0419 r
  mprj/o_q[45] (net)                                     1   0.0063 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1707   1.0500   0.0000   0.0000 &   5.0420 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3528   1.0500            1.0526 &   6.0945 r
  mprj/o_q_dly[45] (net)                                 2   0.0171 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1237   0.3528   1.0500   0.0500   0.0527 &   6.1472 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9512   1.0500            2.4566 &   8.6038 r
  mprj/la_data_out[13] (net)                             1   0.2310 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.6038 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                               0.6791   3.9553   1.0500   0.2767   0.3642 &   8.9679 r
  data arrival time                                                                                                  8.9679

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9679
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0679

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4270 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4270 

  slack (with derating applied) (VIOLATED)                                                               -1.0679 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6409 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1501   1.0500   0.0000   0.2481 &   3.2867 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2696   1.0500            1.1274 &   4.4141 r
  mprj/o_q[7] (net)                                      2   0.0127 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.1091   0.2696   1.0500   0.0403   0.0424 &   4.4565 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4678   1.0500            1.1349 &   5.5913 r
  mprj/o_q_dly[7] (net)                                  2   0.0243 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.2360   0.4678   1.0500   0.0888   0.0936 &   5.6849 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.8668   1.0500            2.9761 &   8.6610 r
  mprj/wbs_dat_o[7] (net)                                1   0.2843 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.6610 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.4483   4.8744   1.0500   0.1755   0.2999 &   8.9609 r
  data arrival time                                                                                                  8.9609

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9609
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0609

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4267 

  slack (with derating applied) (VIOLATED)                                                               -1.0609 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6342 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4619   1.0500   0.0000   1.1630 &   4.2016 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1416   1.0500            1.0481 &   5.2496 r
  mprj/o_q[114] (net)                                    1   0.0043 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1416   1.0500   0.0000   0.0000 &   5.2497 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5300   1.0500            1.1578 &   6.4075 r
  mprj/o_q_dly[114] (net)                                2   0.0283 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0046   0.5300   1.0500   0.0018   0.0025 &   6.4100 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9198   1.0500            2.4448 &   8.8547 r
  mprj/io_out[15] (net)                                  1   0.2289 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.8547 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   3.9244   1.0500   0.0000   0.0807 &   8.9354 r
  data arrival time                                                                                                  8.9354

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9354
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0354

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4255 

  slack (with derating applied) (VIOLATED)                                                               -1.0354 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6099 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2790   1.0500   0.0000   0.4681 &   3.5067 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5775   1.0500            1.3135 &   4.8202 r
  mprj/o_q[119] (net)                                    2   0.0319 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0724   0.5775   1.0500   0.0290   0.0313 &   4.8515 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4532   1.0500            1.1413 &   5.9928 r
  mprj/o_q_dly[119] (net)                                2   0.0235 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4532   1.0500   0.0000   0.0004 &   5.9932 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7989   1.0500            2.3915 &   8.3847 r
  mprj/io_out[20] (net)                                  1   0.2230 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.3847 r
  io_out[20] (net) 
  io_out[20] (out)                                                    1.0892   3.8008   1.0500   0.4413   0.5141 &   8.8988 r
  data arrival time                                                                                                  8.8988

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8988
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9988

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4238 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4238 

  slack (with derating applied) (VIOLATED)                                                               -0.9988 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5750 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3525   1.0500   0.0000   0.6345 &   3.6731 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1630   1.0500            1.0614 &   4.7345 r
  mprj/o_q[29] (net)                                     1   0.0058 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1630   1.0500   0.0000   0.0000 &   4.7345 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5031   1.0500            1.1441 &   5.8786 r
  mprj/o_q_dly[29] (net)                                 2   0.0266 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2117   0.5031   1.0500   0.0859   0.0906 &   5.9692 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1881   1.0500            2.5998 &   8.5691 r
  mprj/wbs_dat_o[29] (net)                               1   0.2449 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.5691 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 0.5634   4.1931   1.0500   0.2247   0.3216 &   8.8906 r
  data arrival time                                                                                                  8.8906

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8906
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9906

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4234 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4234 

  slack (with derating applied) (VIOLATED)                                                               -0.9906 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5673 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4250   1.0500   0.0000   0.8813 &   3.9199 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2414   1.0500            1.1140 &   5.0339 r
  mprj/o_q[113] (net)                                    2   0.0109 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0283   0.2414   1.0500   0.0112   0.0119 &   5.0458 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4242   1.0500            1.1053 &   6.1511 r
  mprj/o_q_dly[113] (net)                                2   0.0216 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4242   1.0500   0.0000   0.0004 &   6.1515 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1374   1.0500            2.5660 &   8.7175 r
  mprj/io_out[14] (net)                                  1   0.2419 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.7175 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.1848   4.1419   1.0500   0.0698   0.1562 &   8.8737 r
  data arrival time                                                                                                  8.8737

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8737
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9737

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4226 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4226 

  slack (with derating applied) (VIOLATED)                                                               -0.9738 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5512 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4138   1.0500   0.0000   0.8318 &   3.8703 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2799   1.0500            1.1377 &   5.0080 r
  mprj/o_q[46] (net)                                     2   0.0134 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2799   1.0500   0.0000   0.0002 &   5.0082 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1746   1.0500            0.9457 &   5.9539 r
  mprj/o_q_dly[46] (net)                                 1   0.0054 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1746   1.0500   0.0000   0.0001 &   5.9539 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1270   1.0500            2.5366 &   8.4905 r
  mprj/la_data_out[14] (net)                             1   0.2416 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.4905 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                               0.6894   4.1315   1.0500   0.2802   0.3727 &   8.8632 r
  data arrival time                                                                                                  8.8632

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9632

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4221 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4221 

  slack (with derating applied) (VIOLATED)                                                               -0.9632 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5411 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4085   1.0500   0.0000   0.9186 &   3.9572 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1612   1.0500            1.0610 &   5.0181 r
  mprj/o_q[43] (net)                                     1   0.0056 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1612   1.0500   0.0000   0.0000 &   5.0182 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3981   1.0500            1.0805 &   6.0987 r
  mprj/o_q_dly[43] (net)                                 2   0.0200 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1206   0.3981   1.0500   0.0486   0.0513 &   6.1500 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9455   1.0500            2.4581 &   8.6081 r
  mprj/la_data_out[11] (net)                             1   0.2308 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.6081 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               0.4116   3.9494   1.0500   0.1617   0.2425 &   8.8506 r
  data arrival time                                                                                                  8.8506

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8506
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9506

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4215 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4215 

  slack (with derating applied) (VIOLATED)                                                               -0.9506 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5291 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4447   1.0500   0.0000   1.0534 &   4.0920 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1296   1.0500            1.0395 &   5.1315 r
  mprj/o_q[54] (net)                                     1   0.0035 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1296   1.0500   0.0000   0.0000 &   5.1315 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3219   1.0500            1.0269 &   6.1584 r
  mprj/o_q_dly[54] (net)                                 2   0.0151 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3219   1.0500   0.0000   0.0002 &   6.1586 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8205   1.0500            2.3827 &   8.5413 r
  mprj/la_data_out[22] (net)                             1   0.2235 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.5413 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               0.5668   3.8239   1.0500   0.2297   0.3080 &   8.8493 r
  data arrival time                                                                                                  8.8493

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8493
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9493

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4214 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4214 

  slack (with derating applied) (VIOLATED)                                                               -0.9493 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5279 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2196   1.0500   0.0000   0.3600 &   3.3986 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2910   1.0500            1.1416 &   4.5402 r
  mprj/o_q[18] (net)                                     2   0.0141 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0818   0.2910   1.0500   0.0332   0.0351 &   4.5753 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4056   1.0500            1.0998 &   5.6751 r
  mprj/o_q_dly[18] (net)                                 2   0.0205 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0608   0.4056   1.0500   0.0234   0.0248 &   5.6999 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5112   1.0500            2.7786 &   8.4785 r
  mprj/wbs_dat_o[18] (net)                               1   0.2640 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.4785 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 0.5925   4.5166   1.0500   0.2384   0.3450 &   8.8235 r
  data arrival time                                                                                                  8.8235

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8235
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9235

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4202 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4202 

  slack (with derating applied) (VIOLATED)                                                               -0.9235 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5033 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3175   1.0500   0.0000   0.5451 &   3.5837 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1420   1.0500            1.0463 &   4.6300 r
  mprj/o_q[31] (net)                                     1   0.0043 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1420   1.0500   0.0000   0.0000 &   4.6301 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4269   1.0500            1.0956 &   5.7256 r
  mprj/o_q_dly[31] (net)                                 2   0.0218 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4269   1.0500   0.0000   0.0003 &   5.7260 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2846   1.0500            2.6539 &   8.3799 r
  mprj/wbs_dat_o[31] (net)                               1   0.2508 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.3799 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.8221   4.2889   1.0500   0.3330   0.4327 &   8.8127 r
  data arrival time                                                                                                  8.8127

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8127
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9127

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4197 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4196 

  slack (with derating applied) (VIOLATED)                                                               -0.9127 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4930 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4325   1.0500   0.0000   0.9205 &   3.9591 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2728   1.0500            1.1335 &   5.0926 r
  mprj/o_q[116] (net)                                    2   0.0129 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2728   1.0500   0.0000   0.0001 &   5.0928 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5100   1.0500            1.1606 &   6.2534 r
  mprj/o_q_dly[116] (net)                                2   0.0270 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0957   0.5100   1.0500   0.0387   0.0412 &   6.2946 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4660   1.0500            2.1973 &   8.4919 r
  mprj/io_out[17] (net)                                  1   0.2030 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.4919 r
  io_out[17] (net) 
  io_out[17] (out)                                                    0.5974   3.4681   1.0500   0.2430   0.3049 &   8.7969 r
  data arrival time                                                                                                  8.7969

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8969

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4189 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4189 

  slack (with derating applied) (VIOLATED)                                                               -0.8969 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4780 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2199   1.0500   0.0000   0.3573 &   3.3959 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2891   1.0500            1.1405 &   4.5364 r
  mprj/o_q[3] (net)                                      2   0.0140 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0803   0.2891   1.0500   0.0326   0.0344 &   4.5709 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2648   1.0500            1.0092 &   5.5801 r
  mprj/o_q_dly[3] (net)                                  2   0.0113 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2648   1.0500   0.0000   0.0001 &   5.5802 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.7653   1.0500            2.9020 &   8.4822 r
  mprj/wbs_dat_o[3] (net)                                1   0.2784 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.4822 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.3275   4.7725   1.0500   0.1260   0.2462 &   8.7284 r
  data arrival time                                                                                                  8.7284

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8284

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4156 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4156 

  slack (with derating applied) (VIOLATED)                                                               -0.8284 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4128 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4250   1.0500   0.0000   0.8810 &   3.9196 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2626   1.0500            1.1271 &   5.0468 r
  mprj/o_q[52] (net)                                     2   0.0123 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2626   1.0500   0.0000   0.0002 &   5.0469 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4674   1.0500            1.1338 &   6.1807 r
  mprj/o_q_dly[52] (net)                                 2   0.0243 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0330   0.4674   1.0500   0.0125   0.0136 &   6.1943 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6654   1.0500            2.3029 &   8.4972 r
  mprj/la_data_out[20] (net)                             1   0.2144 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.4972 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                               0.3212   3.6687   1.0500   0.1281   0.1987 &   8.6960 r
  data arrival time                                                                                                  8.6960

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4141 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4141 

  slack (with derating applied) (VIOLATED)                                                               -0.7960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3819 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1493   1.0500   0.0000   0.2468 &   3.2854 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3981   1.0500            1.2061 &   4.4915 r
  mprj/o_q[10] (net)                                     2   0.0208 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3981   1.0500   0.0000   0.0003 &   4.4919 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3533   1.0500            1.0733 &   5.5651 r
  mprj/o_q_dly[10] (net)                                 2   0.0171 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0478   0.3533   1.0500   0.0191   0.0202 &   5.5854 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6464   1.0500            2.8477 &   8.4330 r
  mprj/wbs_dat_o[10] (net)                               1   0.2716 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.4330 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 0.3737   4.6526   1.0500   0.1459   0.2570 &   8.6900 r
  data arrival time                                                                                                  8.6900

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6900
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7900

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4138 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4138 

  slack (with derating applied) (VIOLATED)                                                               -0.7900 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3762 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3353   1.0500   0.0000   0.5888 &   3.6274 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2266   1.0500            1.1035 &   4.7310 r
  mprj/o_q[22] (net)                                     2   0.0100 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2266   1.0500   0.0000   0.0001 &   4.7311 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3232   1.0500            1.0398 &   5.7709 r
  mprj/o_q_dly[22] (net)                                 2   0.0151 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0499   0.3232   1.0500   0.0200   0.0212 &   5.7921 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3025   1.0500            2.6531 &   8.4453 r
  mprj/wbs_dat_o[22] (net)                               1   0.2516 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.4453 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.3409   4.3075   1.0500   0.1333   0.2285 &   8.6737 r
  data arrival time                                                                                                  8.6737

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6737
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7737

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4130 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4130 

  slack (with derating applied) (VIOLATED)                                                               -0.7737 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3607 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2196   1.0500   0.0000   0.3597 &   3.3983 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1541   1.0500            1.0533 &   4.4515 r
  mprj/o_q[14] (net)                                     1   0.0051 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1541   1.0500   0.0000   0.0001 &   4.4516 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4310   1.0500            1.0996 &   5.5512 r
  mprj/o_q_dly[14] (net)                                 2   0.0221 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1870   0.4310   1.0500   0.0757   0.0797 &   5.6309 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5390   1.0500            2.7928 &   8.4237 r
  mprj/wbs_dat_o[14] (net)                               1   0.2654 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.4237 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 0.3250   4.5450   1.0500   0.1253   0.2308 &   8.6545 r
  data arrival time                                                                                                  8.6545

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6545
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4121 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4121 

  slack (with derating applied) (VIOLATED)                                                               -0.7545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3424 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1321   1.0500   0.0000   0.2238 &   3.2624 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2720   1.0500            1.1286 &   4.3910 r
  mprj/o_q[5] (net)                                      2   0.0129 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0629   0.2720   1.0500   0.0250   0.0264 &   4.4174 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3737   1.0500            1.0777 &   5.4951 r
  mprj/o_q_dly[5] (net)                                  2   0.0184 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0325   0.3737   1.0500   0.0127   0.0135 &   5.5086 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.7421   1.0500            2.8994 &   8.4080 r
  mprj/wbs_dat_o[5] (net)                                1   0.2770 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.4080 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.3161   4.7488   1.0500   0.1195   0.2371 &   8.6451 r
  data arrival time                                                                                                  8.6451

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6451
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7451

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4117 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4117 

  slack (with derating applied) (VIOLATED)                                                               -0.7451 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3334 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4325   1.0500   0.0000   0.9215 &   3.9601 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1732   1.0500            1.0697 &   5.0298 r
  mprj/o_q[153] (net)                                    1   0.0065 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1732   1.0500   0.0000   0.0001 &   5.0299 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5647   1.0500            1.1825 &   6.2124 r
  mprj/o_q_dly[153] (net)                                2   0.0304 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1792   0.5647   1.0500   0.0726   0.0768 &   6.2891 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4958   1.0500            2.2113 &   8.5004 r
  mprj/io_oeb[16] (net)                                  1   0.2043 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.5004 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.1840   3.4986   1.0500   0.0695   0.1320 &   8.6325 r
  data arrival time                                                                                                  8.6325

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6325
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7325

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4111 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4111 

  slack (with derating applied) (VIOLATED)                                                               -0.7325 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3214 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2791   1.0500   0.0000   0.4662 &   3.5048 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1284   1.0500            1.0363 &   4.5411 r
  mprj/o_q[33] (net)                                     1   0.0034 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1284   1.0500   0.0000   0.0000 &   4.5411 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4452   1.0500            1.1041 &   5.6452 r
  mprj/o_q_dly[33] (net)                                 2   0.0229 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0516   0.4452   1.0500   0.0200   0.0214 &   5.6666 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3256   1.0500            2.6783 &   8.3449 r
  mprj/la_data_out[1] (net)                              1   0.2532 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &   8.3449 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                0.4708   4.3300   1.0500   0.1855   0.2789 &   8.6238 r
  data arrival time                                                                                                  8.6238

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6238
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7238

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4107 

  slack (with derating applied) (VIOLATED)                                                               -0.7238 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3131 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4250   1.0500   0.0000   0.8812 &   3.9198 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4293   1.0500            1.2286 &   5.1484 r
  mprj/o_q[158] (net)                                    2   0.0228 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4293   1.0500   0.0000   0.0005 &   5.1489 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4873   1.0500            1.1568 &   6.3057 r
  mprj/o_q_dly[158] (net)                                2   0.0256 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4873   1.0500   0.0000   0.0005 &   6.3061 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5675   1.0500            2.2438 &   8.5499 r
  mprj/io_oeb[21] (net)                                  1   0.2083 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.5499 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   3.5709   1.0500   0.0000   0.0654 &   8.6153 r
  data arrival time                                                                                                  8.6153

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6153
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7153

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4103 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4103 

  slack (with derating applied) (VIOLATED)                                                               -0.7153 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3051 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2790   1.0500   0.0000   0.4665 &   3.5051 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3134   1.0500            1.1564 &   4.6615 r
  mprj/o_q[112] (net)                                    2   0.0155 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3134   1.0500   0.0000   0.0002 &   4.6617 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4402   1.0500            1.1232 &   5.7848 r
  mprj/o_q_dly[112] (net)                                2   0.0226 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4402   1.0500   0.0000   0.0004 &   5.7852 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0927   1.0500            2.5451 &   8.3303 r
  mprj/io_out[13] (net)                                  1   0.2395 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.3303 r
  io_out[13] (net) 
  io_out[13] (out)                                                    0.4455   4.0966   1.0500   0.1784   0.2644 &   8.5948 r
  data arrival time                                                                                                  8.5948

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5948
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4093 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4093 

  slack (with derating applied) (VIOLATED)                                                               -0.6948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2855 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3217   1.0500   0.0000   0.5550 &   3.5936 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2334   1.0500            1.1075 &   4.7011 r
  mprj/o_q[21] (net)                                     2   0.0104 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2334   1.0500   0.0000   0.0001 &   4.7013 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3014   1.0500            1.0265 &   5.7277 r
  mprj/o_q_dly[21] (net)                                 2   0.0137 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0503   0.3014   1.0500   0.0202   0.0214 &   5.7492 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2364   1.0500            2.6066 &   8.3557 r
  mprj/wbs_dat_o[21] (net)                               1   0.2474 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.3557 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 0.3182   4.2420   1.0500   0.1245   0.2225 &   8.5783 r
  data arrival time                                                                                                  8.5783

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5783
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6783

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4085 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4085 

  slack (with derating applied) (VIOLATED)                                                               -0.6783 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2698 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4325   1.0500   0.0000   0.9214 &   3.9600 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2524   1.0500            1.1209 &   5.0809 r
  mprj/o_q[120] (net)                                    2   0.0116 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2524   1.0500   0.0000   0.0001 &   5.0810 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5050   1.0500            1.1553 &   6.2363 r
  mprj/o_q_dly[120] (net)                                2   0.0267 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1299   0.5050   1.0500   0.0530   0.0561 &   6.2924 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4619   1.0500            2.1855 &   8.4778 r
  mprj/io_out[21] (net)                                  1   0.2021 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.4778 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.0000   3.4651   1.0500   0.0000   0.0619 &   8.5397 r
  data arrival time                                                                                                  8.5397

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5397
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6397

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4067 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4067 

  slack (with derating applied) (VIOLATED)                                                               -0.6397 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2331 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.1219   1.0500   0.0000   0.2106 &   3.2492 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1791   1.0500            1.0692 &   4.3184 r
  mprj/o_q[0] (net)                                      1   0.0069 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1791   1.0500   0.0000   0.0001 &   4.3185 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3717   1.0500            1.0658 &   5.3843 r
  mprj/o_q_dly[0] (net)                                  2   0.0183 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.2562   0.3717   1.0500   0.0996   0.1048 &   5.4891 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.7351   1.0500            2.8906 &   8.3797 r
  mprj/wbs_dat_o[0] (net)                                1   0.2763 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &   8.3797 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.0000   4.7428   1.0500   0.0000   0.1172 &   8.4969 r
  data arrival time                                                                                                  8.4969

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5969

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4046 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4046 

  slack (with derating applied) (VIOLATED)                                                               -0.5969 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1923 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1219   1.0500   0.0000   0.2106 &   3.2492 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1430   1.0500            1.0441 &   4.2933 r
  mprj/o_q[175] (net)                                    1   0.0044 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1430   1.0500   0.0000   0.0001 &   4.2934 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3405   1.0500            1.0414 &   5.3348 r
  mprj/o_q_dly[175] (net)                                2   0.0163 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0687   0.3405   1.0500   0.0279   0.0294 &   5.3642 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8911   1.0500            2.9748 &   8.3389 r
  mprj/wbs_ack_o (net)                                   1   0.2853 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &   8.3389 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     0.0000   4.8994   1.0500   0.0000   0.1246 &   8.4636 r
  data arrival time                                                                                                  8.4636

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5636

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4030 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4030 

  slack (with derating applied) (VIOLATED)                                                               -0.5636 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1606 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2197   1.0500   0.0000   0.3594 &   3.3980 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1723   1.0500            1.0659 &   4.4640 r
  mprj/o_q[13] (net)                                     1   0.0064 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1723   1.0500   0.0000   0.0000 &   4.4640 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3614   1.0500            1.0584 &   5.5224 r
  mprj/o_q_dly[13] (net)                                 2   0.0176 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3614   1.0500   0.0000   0.0003 &   5.5226 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4245   1.0500            2.7237 &   8.2463 r
  mprj/wbs_dat_o[13] (net)                               1   0.2587 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &   8.2463 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.2915   4.4301   1.0500   0.1117   0.2126 &   8.4589 r
  data arrival time                                                                                                  8.4589

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4589
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5589

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4028 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4028 

  slack (with derating applied) (VIOLATED)                                                               -0.5589 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1561 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2791   1.0500   0.0000   0.4656 &   3.5042 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2646   1.0500            1.1262 &   4.6304 r
  mprj/o_q[150] (net)                                    2   0.0124 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0696   0.2646   1.0500   0.0283   0.0299 &   4.6603 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5335   1.0500            1.1739 &   5.8342 r
  mprj/o_q_dly[150] (net)                                2   0.0285 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5335   1.0500   0.0000   0.0007 &   5.8349 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9341   1.0500            2.4538 &   8.2887 r
  mprj/io_oeb[13] (net)                                  1   0.2298 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.2887 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   3.9388   1.0500   0.0000   0.0804 &   8.3690 r
  data arrival time                                                                                                  8.3690

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3985 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3985 

  slack (with derating applied) (VIOLATED)                                                               -0.4690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0705 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4250   1.0500   0.0000   0.8814 &   3.9200 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2543   1.0500            1.1220 &   5.0420 r
  mprj/o_q[117] (net)                                    2   0.0118 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2543   1.0500   0.0000   0.0001 &   5.0421 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6925   1.0500            1.2683 &   6.3104 r
  mprj/o_q_dly[117] (net)                                2   0.0384 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.4176   0.6925   1.0500   0.1704   0.1798 &   6.4902 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7708   1.0500            1.8051 &   8.2953 r
  mprj/io_out[18] (net)                                  1   0.1618 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.2953 r
  io_out[18] (net) 
  io_out[18] (out)                                                    0.0502   2.7721   1.0500   0.0190   0.0535 &   8.3488 r
  data arrival time                                                                                                  8.3488

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3488
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4488

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3976 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3976 

  slack (with derating applied) (VIOLATED)                                                               -0.4488 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0512 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2703   1.0500   0.0000   0.4435 &   3.4821 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1665   1.0500            1.0626 &   4.5447 r
  mprj/o_q[146] (net)                                    1   0.0060 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0294   0.1665   1.0500   0.0119   0.0125 &   4.5572 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5345   1.0500            1.1635 &   5.7207 r
  mprj/o_q_dly[146] (net)                                2   0.0285 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0101   0.5345   1.0500   0.0041   0.0049 &   5.7256 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8650   1.0500            2.4181 &   8.1437 r
  mprj/io_oeb[9] (net)                                   1   0.2259 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   8.1437 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     0.2121   3.8690   1.0500   0.0808   0.1594 &   8.3031 r
  data arrival time                                                                                                  8.3031

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3031
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4031

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3954 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3954 

  slack (with derating applied) (VIOLATED)                                                               -0.4031 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0077 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2792   1.0500   0.0000   0.4631 &   3.5017 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1648   1.0500            1.0616 &   4.5632 r
  mprj/o_q[149] (net)                                    1   0.0059 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1648   1.0500   0.0000   0.0001 &   4.5633 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5258   1.0500            1.1580 &   5.7213 r
  mprj/o_q_dly[149] (net)                                2   0.0280 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5258   1.0500   0.0000   0.0006 &   5.7219 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8047   1.0500            2.3843 &   8.1062 r
  mprj/io_oeb[12] (net)                                  1   0.2225 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.1062 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    0.1881   3.8086   1.0500   0.0711   0.1462 &   8.2524 r
  data arrival time                                                                                                  8.2524

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2524
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3524

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3930 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3930 

  slack (with derating applied) (VIOLATED)                                                               -0.3524 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0405 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2791   1.0500   0.0000   0.4651 &   3.5037 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1923   1.0500            1.0807 &   4.5844 r
  mprj/o_q[111] (net)                                    1   0.0078 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0653   0.1923   1.0500   0.0263   0.0277 &   4.6121 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5385   1.0500            1.1688 &   5.7809 r
  mprj/o_q_dly[111] (net)                                2   0.0288 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5385   1.0500   0.0000   0.0006 &   5.7815 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8246   1.0500            2.3966 &   8.1782 r
  mprj/io_out[12] (net)                                  1   0.2236 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.1782 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   3.8284   1.0500   0.0000   0.0710 &   8.2492 r
  data arrival time                                                                                                  8.2492

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2492
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3492

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3928 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3928 

  slack (with derating applied) (VIOLATED)                                                               -0.3492 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0436 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4325   1.0500   0.0000   0.9209 &   3.9595 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3073   1.0500            1.1549 &   5.1144 r
  mprj/o_q[154] (net)                                    2   0.0151 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3073   1.0500   0.0000   0.0002 &   5.1146 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4343   1.0500            1.1189 &   6.2335 r
  mprj/o_q_dly[154] (net)                                2   0.0223 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0590   0.4343   1.0500   0.0235   0.0251 &   6.2586 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9462   1.0500            1.8905 &   8.1490 r
  mprj/io_oeb[17] (net)                                  1   0.1720 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.1490 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.0000   2.9480   1.0500   0.0000   0.0409 &   8.1900 r
  data arrival time                                                                                                  8.1900

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1900
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2900

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3900 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3900 

  slack (with derating applied) (VIOLATED)                                                               -0.2900 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1000 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4325   1.0500   0.0000   0.9202 &   3.9588 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2586   1.0500            1.1247 &   5.0835 r
  mprj/o_q[155] (net)                                    2   0.0120 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0702   0.2586   1.0500   0.0285   0.0301 &   5.1136 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6087   1.0500            1.2185 &   6.3321 r
  mprj/o_q_dly[155] (net)                                2   0.0331 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2017   0.6087   1.0500   0.0817   0.0865 &   6.4187 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5845   1.0500            1.6976 &   8.1163 r
  mprj/io_oeb[18] (net)                                  1   0.1508 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.1163 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.0000   2.5854   1.0500   0.0000   0.0278 &   8.1440 r
  data arrival time                                                                                                  8.1440

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1440
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2440

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3878 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3878 

  slack (with derating applied) (VIOLATED)                                                               -0.2440 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1438 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2790   1.0500   0.0000   0.4671 &   3.5057 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4981   1.0500            1.2669 &   4.7726 r
  mprj/o_q[157] (net)                                    2   0.0270 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0399   0.4981   1.0500   0.0157   0.0171 &   4.7897 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4700   1.0500            1.1487 &   5.9384 r
  mprj/o_q_dly[157] (net)                                2   0.0245 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4700   1.0500   0.0000   0.0004 &   5.9388 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3596   1.0500            2.1301 &   8.0689 r
  mprj/io_oeb[20] (net)                                  1   0.1964 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.0689 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   3.3619   1.0500   0.0000   0.0511 &   8.1200 r
  data arrival time                                                                                                  8.1200

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1200
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2200

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3867 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3867 

  slack (with derating applied) (VIOLATED)                                                               -0.2200 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1667 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2790   1.0500   0.0000   0.4670 &   3.5056 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3667   1.0500            1.1894 &   4.6949 r
  mprj/o_q[118] (net)                                    2   0.0189 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3667   1.0500   0.0000   0.0003 &   4.6953 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5411   1.0500            1.1870 &   5.8822 r
  mprj/o_q_dly[118] (net)                                2   0.0289 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0563   0.5411   1.0500   0.0221   0.0239 &   5.9062 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8236   1.0500            1.8309 &   7.7370 r
  mprj/io_out[19] (net)                                  1   0.1650 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.7370 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.2131   2.8248   1.0500   0.0853   0.1225 &   7.8596 r
  data arrival time                                                                                                  7.8596

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8596
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0404

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3743 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3743 

  slack (with derating applied) (MET)                                                                     0.0404 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4147 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1520   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   1.0500            2.9599 &   3.0386 r
  mprj/clk (net)                                       826   2.7279 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2790   1.0500   0.0000   0.4667 &   3.5053 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3353   1.0500            1.1699 &   4.6752 r
  mprj/o_q[156] (net)                                    2   0.0169 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0804   0.3353   1.0500   0.0328   0.0347 &   4.7099 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5943   1.0500            1.2178 &   5.9277 r
  mprj/o_q_dly[156] (net)                                2   0.0322 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0459   0.5943   1.0500   0.0176   0.0192 &   5.9469 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7891   1.0500            1.8117 &   7.7586 r
  mprj/io_oeb[19] (net)                                  1   0.1628 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.7586 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.0000   2.7906   1.0500   0.0000   0.0353 &   7.7940 r
  data arrival time                                                                                                  7.7940

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7940
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1060

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3711 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3711 

  slack (with derating applied) (MET)                                                                     0.1060 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4772 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                                9.6499                     5.4586 &  27.4586 r
  io_in[0] (net)                                         2   0.5699 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.4586 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.7651   9.6725   1.0500   4.6872   5.2279 &  32.6865 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2579   1.0500           -0.0920 &  32.5945 r
  mprj/buf_i[192] (net)                                  2   0.0341 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2579   1.0500   0.0000   0.0008 &  32.5954 r
  data arrival time                                                                                                 32.5954

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.3073 &  33.0562 r
  clock reconvergence pessimism                                                                           0.0000    33.0562
  clock uncertainty                                                                                      -0.1000    32.9562
  library setup time                                                                    1.0000           -0.0874    32.8688
  data required time                                                                                                32.8688
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8688
  data arrival time                                                                                                -32.5954
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1609 
  total derate : arrival time                                                                            -0.2538 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4147 

  slack (with derating applied) (MET)                                                                     0.2734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6881 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                                9.8605                     5.6157 &  27.6157 r
  io_in[1] (net)                                         2   0.5790 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.6157 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.3918   9.8799   1.0500   4.4524   4.9640 &  32.5796 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2598   1.0500           -0.1018 &  32.4778 r
  mprj/buf_i[193] (net)                                  2   0.0336 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0280   0.2598   1.0500   0.0110   0.0124 &  32.4902 r
  data arrival time                                                                                                 32.4902

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.3385 &  33.0873 r
  clock reconvergence pessimism                                                                           0.0000    33.0873
  clock uncertainty                                                                                      -0.1000    32.9873
  library setup time                                                                    1.0000           -0.0878    32.8995
  data required time                                                                                                32.8995
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8995
  data arrival time                                                                                                -32.4902
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1625 
  total derate : arrival time                                                                            -0.2423 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4049 

  slack (with derating applied) (MET)                                                                     0.4093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8141 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                            7.9837                     4.5939 &  26.5939 r
  wbs_sel_i[2] (net)                                     2   0.4714 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.5939 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.2714   7.9904   1.0500   4.9981   5.4078 &  32.0018 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1910   1.0500           -0.0650 &  31.9368 r
  mprj/buf_i[232] (net)                                  2   0.0096 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0083   0.1910   1.0500   0.0031   0.0034 &  31.9402 r
  data arrival time                                                                                                 31.9402

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.1374 &  32.8862 r
  clock reconvergence pessimism                                                                           0.0000    32.8862
  clock uncertainty                                                                                      -0.1000    32.7862
  library setup time                                                                    1.0000           -0.0816    32.7046
  data required time                                                                                                32.7046
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7046
  data arrival time                                                                                                -31.9402
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7644

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1519 
  total derate : arrival time                                                                            -0.2611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4130 

  slack (with derating applied) (MET)                                                                     0.7644 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1774 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                            6.3734                     3.6797 &  25.6797 r
  wbs_sel_i[0] (net)                                     2   0.3768 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.6797 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.6460   6.3768   1.0500   2.8367   3.0897 &  28.7694 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1650   1.0500            0.0018 &  28.7712 r
  mprj/buf_i[230] (net)                                  1   0.0073 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0214   0.1650   1.0500   0.0085   0.0090 &  28.7803 r
  data arrival time                                                                                                 28.7803

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.1520 &  32.9008 r
  clock reconvergence pessimism                                                                           0.0000    32.9008
  clock uncertainty                                                                                      -0.1000    32.8008
  library setup time                                                                    1.0000           -0.0801    32.7206
  data required time                                                                                                32.7206
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7206
  data arrival time                                                                                                -28.7803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.9404

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1527 
  total derate : arrival time                                                                            -0.1476 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3004 

  slack (with derating applied) (MET)                                                                     3.9404 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.2407 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                            6.2442                     3.6064 &  25.6064 r
  wbs_sel_i[1] (net)                                     2   0.3692 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.6064 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.1690   6.2474   1.0500   2.1089   2.3214 &  27.9278 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1589   1.0500            0.0029 &  27.9306 r
  mprj/buf_i[231] (net)                                  1   0.0051 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0253   0.1589   1.0500   0.0102   0.0107 &  27.9414 r
  data arrival time                                                                                                 27.9414

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.1374 &  32.8862 r
  clock reconvergence pessimism                                                                           0.0000    32.8862
  clock uncertainty                                                                                      -0.1000    32.7862
  library setup time                                                                    1.0000           -0.0796    32.7066
  data required time                                                                                                32.7066
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7066
  data arrival time                                                                                                -27.9414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7652

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1519 
  total derate : arrival time                                                                            -0.1112 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2631 

  slack (with derating applied) (MET)                                                                     4.7652 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.0284 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                               7.7070                     4.3197 &  26.3197 r
  io_in[37] (net)                                        2   0.4532 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.3197 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.7295   7.7303   1.0500   1.9289   2.2943 &  28.6139 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2837   1.0500            0.0378 &  28.6518 r
  mprj/buf_i[229] (net)                                  2   0.0624 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0255   0.2840   1.0500   0.0099   0.0158 &  28.6675 r
  data arrival time                                                                                                 28.6675

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0493 &  33.7981 r
  clock reconvergence pessimism                                                                           0.0000    33.7981
  clock uncertainty                                                                                      -0.1000    33.6981
  library setup time                                                                    1.0000           -0.0917    33.6064
  data required time                                                                                                33.6064
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6064
  data arrival time                                                                                                -28.6675
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9388

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1999 
  total derate : arrival time                                                                            -0.1118 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3117 

  slack (with derating applied) (MET)                                                                     4.9388 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2506 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                           5.8366                     3.3490 &  25.3490 r
  la_data_in[3] (net)                                    2   0.3437 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.3490 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.4551   5.8418   1.0500   2.8253   3.0755 &  28.4245 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1652   1.0500            0.0369 &  28.4613 r
  mprj/buf_i[131] (net)                                  2   0.0111 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0091   0.1652   1.0500   0.0034   0.0037 &  28.4650 r
  data arrival time                                                                                                 28.4650

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.9062 &  33.6550 r
  clock reconvergence pessimism                                                                           0.0000    33.6550
  clock uncertainty                                                                                      -0.1000    33.5550
  library setup time                                                                    1.0000           -0.0844    33.4706
  data required time                                                                                                33.4706
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4706
  data arrival time                                                                                                -28.4650
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.0056

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1924 
  total derate : arrival time                                                                            -0.1484 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3408 

  slack (with derating applied) (MET)                                                                     5.0056 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3464 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                            5.8728                     3.3370 &  25.3370 r
  wbs_adr_i[2] (net)                                     2   0.3438 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.3370 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.4271   5.8832   1.0500   1.8163   2.0553 &  27.3923 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1648   1.0500            0.0338 &  27.4261 r
  mprj/buf_i[34] (net)                                   2   0.0106 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0447   0.1648   1.0500   0.0179   0.0189 &  27.4449 r
  data arrival time                                                                                                 27.4449

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.1425 &  32.8913 r
  clock reconvergence pessimism                                                                           0.0000    32.8913
  clock uncertainty                                                                                      -0.1000    32.7913
  library setup time                                                                    1.0000           -0.0800    32.7113
  data required time                                                                                                32.7113
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7113
  data arrival time                                                                                                -27.4449
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2663

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1522 
  total derate : arrival time                                                                            -0.1004 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2526 

  slack (with derating applied) (MET)                                                                     5.2663 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5189 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                            5.2037                     2.9578 &  24.9578 r
  wbs_adr_i[8] (net)                                     2   0.3045 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.9578 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.3783   5.2121   1.0500   2.3439   2.5864 &  27.5441 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1662   1.0500            0.0778 &  27.6219 r
  mprj/buf_i[40] (net)                                   2   0.0161 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1662   1.0500   0.0000   0.0002 &  27.6221 r
  data arrival time                                                                                                 27.6221

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.3248 &  33.0736 r
  clock reconvergence pessimism                                                                           0.0000    33.0736
  clock uncertainty                                                                                      -0.1000    32.9736
  library setup time                                                                    1.0000           -0.0818    32.8918
  data required time                                                                                                32.8918
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8918
  data arrival time                                                                                                -27.6221
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2697

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1618 
  total derate : arrival time                                                                            -0.1269 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2887 

  slack (with derating applied) (MET)                                                                     5.2697 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5584 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                                6.5932                     3.7157 &  25.7157 r
  io_in[2] (net)                                         2   0.3881 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.7157 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.8863   6.6081   1.0500   1.5859   1.8667 &  27.5825 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2134   1.0500            0.0396 &  27.6220 r
  mprj/buf_i[194] (net)                                  2   0.0328 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0104   0.2134   1.0500   0.0039   0.0049 &  27.6269 r
  data arrival time                                                                                                 27.6269

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.3762 &  33.1251 r
  clock reconvergence pessimism                                                                           0.0000    33.1251
  clock uncertainty                                                                                      -0.1000    33.0251
  library setup time                                                                    1.0000           -0.0852    32.9399
  data required time                                                                                                32.9399
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9399
  data arrival time                                                                                                -27.6269
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3130

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1645 
  total derate : arrival time                                                                            -0.0910 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2555 

  slack (with derating applied) (MET)                                                                     5.3130 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5685 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                             6.1493                     3.5387 &  25.5387 r
  la_oenb[55] (net)                                      2   0.3628 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.5387 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.9677   6.1536   1.0500   2.1750   2.3944 &  27.9331 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2510   1.0500            0.1017 &  28.0348 r
  mprj/buf_i[119] (net)                                  2   0.0568 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2282   0.2511   1.0500   0.0933   0.1009 &  28.1357 r
  data arrival time                                                                                                 28.1357

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0209 &  33.7697 r
  clock reconvergence pessimism                                                                           0.0000    33.7697
  clock uncertainty                                                                                      -0.1000    33.6697
  library setup time                                                                    1.0000           -0.0895    33.5802
  data required time                                                                                                33.5802
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5802
  data arrival time                                                                                                -28.1357
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4445

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1984 
  total derate : arrival time                                                                            -0.1237 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3221 

  slack (with derating applied) (MET)                                                                     5.4445 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7666 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[60] (in)                                                             5.9529                     3.4357 &  25.4357 r
  la_oenb[60] (net)                                      2   0.3518 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4357 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.1955   5.9562   1.0500   2.0434   2.2457 &  27.6815 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2857   1.0500            0.1385 &  27.8200 r
  mprj/buf_i[124] (net)                                  2   0.0778 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2908   0.2859   1.0500   0.1253   0.1364 &  27.9564 r
  data arrival time                                                                                                 27.9564

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.9341 &  33.6830 r
  clock reconvergence pessimism                                                                           0.0000    33.6830
  clock uncertainty                                                                                      -0.1000    33.5830
  library setup time                                                                    1.0000           -0.0917    33.4913
  data required time                                                                                                33.4913
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4913
  data arrival time                                                                                                -27.9564
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5349

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1939 
  total derate : arrival time                                                                            -0.1200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3139 

  slack (with derating applied) (MET)                                                                     5.5349 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8488 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                           5.4039                     3.0729 &  25.0729 r
  wbs_adr_i[11] (net)                                    2   0.3163 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.0729 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.8451   5.4126   1.0500   1.5718   1.7789 &  26.8518 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1495   1.0500            0.0464 &  26.8981 r
  mprj/buf_i[43] (net)                                   1   0.0060 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0064   0.1495   1.0500   0.0024   0.0026 &  26.9007 r
  data arrival time                                                                                                 26.9007

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.0245 &  32.7733 r
  clock reconvergence pessimism                                                                           0.0000    32.7733
  clock uncertainty                                                                                      -0.1000    32.6733
  library setup time                                                                    1.0000           -0.0776    32.5957
  data required time                                                                                                32.5957
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5957
  data arrival time                                                                                                -26.9007
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6950

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1460 
  total derate : arrival time                                                                            -0.0870 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2330 

  slack (with derating applied) (MET)                                                                     5.6950 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9280 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                                6.4880                     3.6486 &  25.6486 r
  io_in[3] (net)                                         2   0.3816 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.6486 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8951   6.5056   1.0500   1.1835   1.4455 &  27.0941 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2156   1.0500            0.0480 &  27.1421 r
  mprj/buf_i[195] (net)                                  2   0.0349 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2156   1.0500   0.0000   0.0009 &  27.1430 r
  data arrival time                                                                                                 27.1430

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.3823 &  33.1311 r
  clock reconvergence pessimism                                                                           0.0000    33.1311
  clock uncertainty                                                                                      -0.1000    33.0311
  library setup time                                                                    1.0000           -0.0853    32.9458
  data required time                                                                                                32.9458
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9458
  data arrival time                                                                                                -27.1430
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8027

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1648 
  total derate : arrival time                                                                            -0.0712 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2360 

  slack (with derating applied) (MET)                                                                     5.8027 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0387 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[31] (in)                                                          5.2723                     3.0341 &  25.0341 r
  la_data_in[31] (net)                                   2   0.3109 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.0341 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.6825   5.2757   1.0500   2.4876   2.6974 &  27.7315 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1505   1.0500            0.0563 &  27.7878 r
  mprj/buf_i[159] (net)                                  1   0.0074 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1505   1.0500   0.0000   0.0001 &  27.7879 r
  data arrival time                                                                                                 27.7879

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1539 &  33.9028 r
  clock reconvergence pessimism                                                                           0.0000    33.9028
  clock uncertainty                                                                                      -0.1000    33.8028
  library setup time                                                                    1.0000           -0.0839    33.7189
  data required time                                                                                                33.7189
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7189
  data arrival time                                                                                                -27.7879
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9310

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2054 
  total derate : arrival time                                                                            -0.1311 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3366 

  slack (with derating applied) (MET)                                                                     5.9310 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2676 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                             5.2720                     3.0245 &  25.0245 r
  la_oenb[43] (net)                                      2   0.3102 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.0245 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.2572   5.2763   1.0500   2.2781   2.4879 &  27.5125 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1883   1.0500            0.0953 &  27.6078 r
  mprj/buf_i[107] (net)                                  2   0.0287 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0968   0.1883   1.0500   0.0391   0.0416 &  27.6494 r
  data arrival time                                                                                                 27.6494

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1450 &  33.8938 r
  clock reconvergence pessimism                                                                           0.0000    33.8938
  clock uncertainty                                                                                      -0.1000    33.7938
  library setup time                                                                    1.0000           -0.0861    33.7077
  data required time                                                                                                33.7077
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7077
  data arrival time                                                                                                -27.6494
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0583

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2050 
  total derate : arrival time                                                                            -0.1250 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3300 

  slack (with derating applied) (MET)                                                                     6.0583 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3883 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                                6.0484                     3.4105 &  25.4105 r
  io_in[4] (net)                                         2   0.3559 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.4105 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9748   6.0623   1.0500   1.1832   1.4174 &  26.8279 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2140   1.0500            0.0733 &  26.9012 r
  mprj/buf_i[196] (net)                                  2   0.0376 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0352   0.2140   1.0500   0.0142   0.0159 &  26.9170 r
  data arrival time                                                                                                 26.9170

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4300 &  33.1789 r
  clock reconvergence pessimism                                                                           0.0000    33.1789
  clock uncertainty                                                                                      -0.1000    33.0789
  library setup time                                                                    1.0000           -0.0855    32.9933
  data required time                                                                                                32.9933
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9933
  data arrival time                                                                                                -26.9170
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0763

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1674 
  total derate : arrival time                                                                            -0.0717 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2391 

  slack (with derating applied) (MET)                                                                     6.0763 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3154 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                           5.5838                     3.1856 &  25.1856 r
  wbs_dat_i[10] (net)                                    2   0.3276 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.1856 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7636   5.5907   1.0500   1.1322   1.3118 &  26.4975 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1551   1.0500            0.0413 &  26.5387 r
  mprj/buf_i[10] (net)                                   1   0.0076 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1551   1.0500   0.0000   0.0001 &  26.5388 r
  data arrival time                                                                                                 26.5388

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.0530 &  32.8018 r
  clock reconvergence pessimism                                                                           0.0000    32.8018
  clock uncertainty                                                                                      -0.1000    32.7018
  library setup time                                                                    1.0000           -0.0783    32.6235
  data required time                                                                                                32.6235
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6235
  data arrival time                                                                                                -26.5388
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1475 
  total derate : arrival time                                                                            -0.0644 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2119 

  slack (with derating applied) (MET)                                                                     6.0847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2967 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                            5.2582                     2.9909 &  24.9909 r
  wbs_adr_i[1] (net)                                     2   0.3078 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.9909 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0967   5.2664   1.0500   1.2544   1.4443 &  26.4352 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1594   1.0500            0.0671 &  26.5023 r
  mprj/buf_i[33] (net)                                   2   0.0120 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0370   0.1594   1.0500   0.0151   0.0159 &  26.5182 r
  data arrival time                                                                                                 26.5182

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.1506 &  32.8995 r
  clock reconvergence pessimism                                                                           0.0000    32.8995
  clock uncertainty                                                                                      -0.1000    32.7995
  library setup time                                                                    1.0000           -0.0798    32.7197
  data required time                                                                                                32.7197
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7197
  data arrival time                                                                                                -26.5182
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2015

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1526 
  total derate : arrival time                                                                            -0.0727 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2254 

  slack (with derating applied) (MET)                                                                     6.2015 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4268 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                                5.9570                     3.3756 &  25.3756 r
  io_in[5] (net)                                         2   0.3481 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.3756 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.6519   5.9690   1.0500   1.0666   1.2817 &  26.6573 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2079   1.0500            0.0727 &  26.7300 r
  mprj/buf_i[197] (net)                                  2   0.0347 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0142   0.2079   1.0500   0.0054   0.0064 &  26.7364 r
  data arrival time                                                                                                 26.7364

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4181 &  33.1669 r
  clock reconvergence pessimism                                                                           0.0000    33.1669
  clock uncertainty                                                                                      -0.1000    33.0669
  library setup time                                                                    1.0000           -0.0851    32.9818
  data required time                                                                                                32.9818
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9818
  data arrival time                                                                                                -26.7364
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2454

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1667 
  total derate : arrival time                                                                            -0.0648 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2315 

  slack (with derating applied) (MET)                                                                     6.2454 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4769 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                             4.7438                     2.7313 &  24.7313 r
  la_oenb[13] (net)                                      2   0.2796 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.7313 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.1629   4.7464   1.0500   2.2907   2.4761 &  27.2074 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1690   1.0500            0.1088 &  27.3162 r
  mprj/buf_i[77] (net)                                   2   0.0214 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0176   0.1690   1.0500   0.0069   0.0076 &  27.3237 r
  data arrival time                                                                                                 27.3237

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0355 &  33.7844 r
  clock reconvergence pessimism                                                                           0.0000    33.7844
  clock uncertainty                                                                                      -0.1000    33.6844
  library setup time                                                                    1.0000           -0.0849    33.5995
  data required time                                                                                                33.5995
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5995
  data arrival time                                                                                                -27.3237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1992 
  total derate : arrival time                                                                            -0.1234 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3227 

  slack (with derating applied) (MET)                                                                     6.2758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5984 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                               6.4535                     3.6336 &  25.6336 r
  io_in[35] (net)                                        2   0.3797 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.6336 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2543   6.4691   1.0500   1.3312   1.5990 &  27.2326 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2614   1.0500            0.0919 &  27.3246 r
  mprj/buf_i[227] (net)                                  2   0.0595 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0389   0.2616   1.0500   0.0156   0.0208 &  27.3453 r
  data arrival time                                                                                                 27.3453

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0896 &  33.8385 r
  clock reconvergence pessimism                                                                           0.0000    33.8385
  clock uncertainty                                                                                      -0.1000    33.7385
  library setup time                                                                    1.0000           -0.0904    33.6480
  data required time                                                                                                33.6480
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6480
  data arrival time                                                                                                -27.3453
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3027

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2021 
  total derate : arrival time                                                                            -0.0815 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2836 

  slack (with derating applied) (MET)                                                                     6.3027 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5863 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             4.5398                     2.6211 &  24.6211 r
  la_oenb[21] (net)                                      2   0.2680 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6211 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.0649   4.5416   1.0500   2.3613   2.5378 &  27.1589 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1523   1.0500            0.1051 &  27.2640 r
  mprj/buf_i[85] (net)                                   2   0.0132 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0465   0.1523   1.0500   0.0186   0.0197 &  27.2836 r
  data arrival time                                                                                                 27.2836

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0360 &  33.7848 r
  clock reconvergence pessimism                                                                           0.0000    33.7848
  clock uncertainty                                                                                      -0.1000    33.6848
  library setup time                                                                    1.0000           -0.0839    33.6009
  data required time                                                                                                33.6009
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6009
  data arrival time                                                                                                -27.2836
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1992 
  total derate : arrival time                                                                            -0.1268 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3260 

  slack (with derating applied) (MET)                                                                     6.3173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6434 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                                5.7066                     3.2422 &  25.2422 r
  io_in[6] (net)                                         2   0.3340 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.2422 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8644   5.7162   1.0500   1.1376   1.3391 &  26.5812 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2024   1.0500            0.0826 &  26.6639 r
  mprj/buf_i[198] (net)                                  2   0.0336 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0124   0.2024   1.0500   0.0047   0.0057 &  26.6696 r
  data arrival time                                                                                                 26.6696

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4301 &  33.1789 r
  clock reconvergence pessimism                                                                           0.0000    33.1789
  clock uncertainty                                                                                      -0.1000    33.0789
  library setup time                                                                    1.0000           -0.0848    32.9941
  data required time                                                                                                32.9941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9941
  data arrival time                                                                                                -26.6696
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1673 
  total derate : arrival time                                                                            -0.0680 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2353 

  slack (with derating applied) (MET)                                                                     6.3245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5598 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          4.6434                     2.6762 &  24.6762 r
  la_data_in[24] (net)                                   2   0.2738 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6762 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.1739   4.6455   1.0500   2.4089   2.5943 &  27.2704 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1522   1.0500            0.0985 &  27.3689 r
  mprj/buf_i[152] (net)                                  2   0.0125 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1522   1.0500   0.0000   0.0002 &  27.3690 r
  data arrival time                                                                                                 27.3690

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1549 &  33.9037 r
  clock reconvergence pessimism                                                                           0.0000    33.9037
  clock uncertainty                                                                                      -0.1000    33.8037
  library setup time                                                                    1.0000           -0.0840    33.7198
  data required time                                                                                                33.7198
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7198
  data arrival time                                                                                                -27.3690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3507

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2055 
  total derate : arrival time                                                                            -0.1282 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3337 

  slack (with derating applied) (MET)                                                                     6.3507 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6844 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                                5.3504                     3.0774 &  25.0774 r
  wbs_we_i (net)                                         2   0.3154 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.0774 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4884   5.3542   1.0500   1.0143   1.1659 &  26.2433 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1735   1.0500            0.0761 &  26.3195 r
  mprj/buf_i[234] (net)                                  2   0.0193 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1343   0.1735   1.0500   0.0551   0.0581 &  26.3775 r
  data arrival time                                                                                                 26.3775

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.1654 &  32.9142 r
  clock reconvergence pessimism                                                                           0.0000    32.9142
  clock uncertainty                                                                                      -0.1000    32.8142
  library setup time                                                                    1.0000           -0.0808    32.7334
  data required time                                                                                                32.7334
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7334
  data arrival time                                                                                                -26.3775
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3559

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1534 
  total derate : arrival time                                                                            -0.0619 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2153 

  slack (with derating applied) (MET)                                                                     6.3559 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5712 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                              4.9649                     2.8578 &  24.8578 r
  la_oenb[0] (net)                                       2   0.2927 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.8578 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3754   4.9678   1.0500   1.8092   1.9784 &  26.8362 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1462   1.0500            0.0714 &  26.9076 r
  mprj/buf_i[64] (net)                                   1   0.0074 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0136   0.1462   1.0500   0.0053   0.0056 &  26.9132 r
  data arrival time                                                                                                 26.9132

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.7039 &  33.4527 r
  clock reconvergence pessimism                                                                           0.0000    33.4527
  clock uncertainty                                                                                      -0.1000    33.3527
  library setup time                                                                    1.0000           -0.0828    33.2699
  data required time                                                                                                33.2699
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2699
  data arrival time                                                                                                -26.9132
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1818 
  total derate : arrival time                                                                            -0.0979 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2796 

  slack (with derating applied) (MET)                                                                     6.3567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6363 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          4.6161                     2.6593 &  24.6593 r
  la_data_in[25] (net)                                   2   0.2722 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6593 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.1142   4.6183   1.0500   2.3700   2.5539 &  27.2132 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1472   1.0500            0.0948 &  27.3079 r
  mprj/buf_i[153] (net)                                  2   0.0102 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0359   0.1472   1.0500   0.0144   0.0152 &  27.3231 r
  data arrival time                                                                                                 27.3231

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1595 &  33.9083 r
  clock reconvergence pessimism                                                                           0.0000    33.9083
  clock uncertainty                                                                                      -0.1000    33.8083
  library setup time                                                                    1.0000           -0.0837    33.7247
  data required time                                                                                                33.7247
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7247
  data arrival time                                                                                                -27.3231
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4015

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2057 
  total derate : arrival time                                                                            -0.1269 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3326 

  slack (with derating applied) (MET)                                                                     6.4015 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7341 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[56] (in)                                                             5.3563                     3.0937 &  25.0937 r
  la_oenb[56] (net)                                      2   0.3165 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.0937 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.2898   5.3589   1.0500   1.6789   1.8483 &  26.9419 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2433   1.0500            0.1411 &  27.0830 r
  mprj/buf_i[120] (net)                                  2   0.0589 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1881   0.2434   1.0500   0.0771   0.0842 &  27.1672 r
  data arrival time                                                                                                 27.1672

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0155 &  33.7644 r
  clock reconvergence pessimism                                                                           0.0000    33.7644
  clock uncertainty                                                                                      -0.1000    33.6644
  library setup time                                                                    1.0000           -0.0891    33.5753
  data required time                                                                                                33.5753
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5753
  data arrival time                                                                                                -27.1672
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1982 
  total derate : arrival time                                                                            -0.0987 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2969 

  slack (with derating applied) (MET)                                                                     6.4081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7050 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[19] (in)                                                          4.6170                     2.6637 &  24.6637 r
  la_data_in[19] (net)                                   2   0.2725 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6637 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.7207   4.6191   1.0500   2.0506   2.2160 &  26.8798 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1570   1.0500            0.1050 &  26.9848 r
  mprj/buf_i[147] (net)                                  2   0.0152 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0488   0.1570   1.0500   0.0197   0.0209 &  27.0057 r
  data arrival time                                                                                                 27.0057

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.9363 &  33.6851 r
  clock reconvergence pessimism                                                                           0.0000    33.6851
  clock uncertainty                                                                                      -0.1000    33.5851
  library setup time                                                                    1.0000           -0.0840    33.5012
  data required time                                                                                                33.5012
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5012
  data arrival time                                                                                                -27.0057
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4955

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1940 
  total derate : arrival time                                                                            -0.1115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3055 

  slack (with derating applied) (MET)                                                                     6.4955 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8010 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                             4.7599                     2.7375 &  24.7375 r
  la_oenb[12] (net)                                      2   0.2804 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.7375 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.6756   4.7628   1.0500   2.0587   2.2359 &  26.9734 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1647   1.0500            0.1037 &  27.0772 r
  mprj/buf_i[76] (net)                                   2   0.0188 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0490   0.1647   1.0500   0.0198   0.0211 &  27.0983 r
  data arrival time                                                                                                 27.0983

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0400 &  33.7888 r
  clock reconvergence pessimism                                                                           0.0000    33.7888
  clock uncertainty                                                                                      -0.1000    33.6888
  library setup time                                                                    1.0000           -0.0846    33.6042
  data required time                                                                                                33.6042
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6042
  data arrival time                                                                                                -27.0983
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1994 
  total derate : arrival time                                                                            -0.1124 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3119 

  slack (with derating applied) (MET)                                                                     6.5059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8178 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                           5.0791                     2.9245 &  24.9245 r
  la_data_in[6] (net)                                    2   0.2995 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9245 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.8308   5.0821   1.0500   1.5717   1.7306 &  26.6550 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1430   1.0500            0.0604 &  26.7155 r
  mprj/buf_i[134] (net)                                  1   0.0050 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0200   0.1430   1.0500   0.0080   0.0084 &  26.7239 r
  data arrival time                                                                                                 26.7239

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.7195 &  33.4683 r
  clock reconvergence pessimism                                                                           0.0000    33.4683
  clock uncertainty                                                                                      -0.1000    33.3683
  library setup time                                                                    1.0000           -0.0825    33.2858
  data required time                                                                                                33.2858
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2858
  data arrival time                                                                                                -26.7239
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5619

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1826 
  total derate : arrival time                                                                            -0.0857 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2683 

  slack (with derating applied) (MET)                                                                     6.5619 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8302 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[58] (in)                                                             5.1463                     2.9726 &  24.9726 r
  la_oenb[58] (net)                                      2   0.3041 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.9726 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.1476   5.1487   1.0500   1.6313   1.7937 &  26.7663 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2393   1.0500            0.1495 &  26.9158 r
  mprj/buf_i[122] (net)                                  2   0.0583 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1375   0.2394   1.0500   0.0561   0.0623 &  26.9781 r
  data arrival time                                                                                                 26.9781

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0120 &  33.7608 r
  clock reconvergence pessimism                                                                           0.0000    33.7608
  clock uncertainty                                                                                      -0.1000    33.6609
  library setup time                                                                    1.0000           -0.0888    33.5720
  data required time                                                                                                33.5720
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5720
  data arrival time                                                                                                -26.9781
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5939

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1980 
  total derate : arrival time                                                                            -0.0955 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2935 

  slack (with derating applied) (MET)                                                                     6.5939 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8874 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                               6.3298                     3.5648 &  25.5648 r
  io_in[33] (net)                                        2   0.3724 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.5648 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9521   6.3457   1.0500   1.1924   1.4421 &  27.0070 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2179   1.0500            0.0600 &  27.0670 r
  mprj/buf_i[225] (net)                                  2   0.0376 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2179   1.0500   0.0000   0.0011 &  27.0681 r
  data arrival time                                                                                                 27.0681

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1150 &  33.8638 r
  clock reconvergence pessimism                                                                           0.0000    33.8638
  clock uncertainty                                                                                      -0.1000    33.7638
  library setup time                                                                    1.0000           -0.0879    33.6759
  data required time                                                                                                33.6759
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6759
  data arrival time                                                                                                -27.0681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6079

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2034 
  total derate : arrival time                                                                            -0.0716 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2750 

  slack (with derating applied) (MET)                                                                     6.6079 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8828 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[24] (in)                                                             4.5776                     2.6387 &  24.6387 r
  la_oenb[24] (net)                                      2   0.2700 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6387 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.9574   4.5796   1.0500   2.1947   2.3682 &  27.0068 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1458   1.0500            0.0957 &  27.1025 r
  mprj/buf_i[88] (net)                                   2   0.0097 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0145   0.1458   1.0500   0.0057   0.0061 &  27.1085 r
  data arrival time                                                                                                 27.1085

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1569 &  33.9057 r
  clock reconvergence pessimism                                                                           0.0000    33.9057
  clock uncertainty                                                                                      -0.1000    33.8057
  library setup time                                                                    1.0000           -0.0836    33.7222
  data required time                                                                                                33.7222
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7222
  data arrival time                                                                                                -27.1085
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6136

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2056 
  total derate : arrival time                                                                            -0.1176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3232 

  slack (with derating applied) (MET)                                                                     6.6136 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9368 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           4.7596                     2.7103 &  24.7103 r
  wbs_adr_i[12] (net)                                    2   0.2787 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7103 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5292   4.7660   1.0500   1.0337   1.1916 &  25.9019 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1400   1.0500            0.0775 &  25.9794 r
  mprj/buf_i[44] (net)                                   1   0.0056 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0109   0.1400   1.0500   0.0042   0.0045 &  25.9839 r
  data arrival time                                                                                                 25.9839

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.0548 &  32.8036 r
  clock reconvergence pessimism                                                                           0.0000    32.8036
  clock uncertainty                                                                                      -0.1000    32.7036
  library setup time                                                                    1.0000           -0.0768    32.6268
  data required time                                                                                                32.6268
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6268
  data arrival time                                                                                                -25.9839
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6429

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0606 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2082 

  slack (with derating applied) (MET)                                                                     6.6429 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8511 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          4.3596                     2.5156 &  24.5156 r
  la_data_in[21] (net)                                   2   0.2572 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5156 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.7371   4.3613   1.0500   2.0994   2.2607 &  26.7763 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1535   1.0500            0.1175 &  26.8938 r
  mprj/buf_i[149] (net)                                  2   0.0152 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0396   0.1535   1.0500   0.0158   0.0168 &  26.9106 r
  data arrival time                                                                                                 26.9106

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0355 &  33.7843 r
  clock reconvergence pessimism                                                                           0.0000    33.7843
  clock uncertainty                                                                                      -0.1000    33.6843
  library setup time                                                                    1.0000           -0.0840    33.6003
  data required time                                                                                                33.6003
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6003
  data arrival time                                                                                                -26.9106
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6898

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1992 
  total derate : arrival time                                                                            -0.1140 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3133 

  slack (with derating applied) (MET)                                                                     6.6898 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0030 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             4.3389                     2.5003 &  24.5003 r
  la_oenb[20] (net)                                      2   0.2558 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5003 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.7274   4.3407   1.0500   2.0969   2.2604 &  26.7607 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1550   1.0500            0.1201 &  26.8808 r
  mprj/buf_i[84] (net)                                   2   0.0163 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0613   0.1550   1.0500   0.0245   0.0259 &  26.9067 r
  data arrival time                                                                                                 26.9067

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0389 &  33.7877 r
  clock reconvergence pessimism                                                                           0.0000    33.7877
  clock uncertainty                                                                                      -0.1000    33.6877
  library setup time                                                                    1.0000           -0.0841    33.6037
  data required time                                                                                                33.6037
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6037
  data arrival time                                                                                                -26.9067
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6969

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1994 
  total derate : arrival time                                                                            -0.1146 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3140 

  slack (with derating applied) (MET)                                                                     6.6969 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0109 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                             4.4539                     2.5659 &  24.5659 r
  la_oenb[22] (net)                                      2   0.2625 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5659 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.7337   4.4558   1.0500   2.0830   2.2492 &  26.8151 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1663   1.0500            0.1239 &  26.9390 r
  mprj/buf_i[86] (net)                                   2   0.0222 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0446   0.1663   1.0500   0.0181   0.0194 &  26.9584 r
  data arrival time                                                                                                 26.9584

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1602 &  33.9090 r
  clock reconvergence pessimism                                                                           0.0000    33.9090
  clock uncertainty                                                                                      -0.1000    33.8090
  library setup time                                                                    1.0000           -0.0848    33.7242
  data required time                                                                                                33.7242
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7242
  data arrival time                                                                                                -26.9584
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7658

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2058 
  total derate : arrival time                                                                            -0.1139 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3197 

  slack (with derating applied) (MET)                                                                     6.7658 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0856 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             4.4502                     2.5639 &  24.5639 r
  la_oenb[23] (net)                                      2   0.2623 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5639 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.7092   4.4521   1.0500   2.0693   2.2347 &  26.7985 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1572   1.0500            0.1155 &  26.9140 r
  mprj/buf_i[87] (net)                                   2   0.0167 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1572   1.0500   0.0000   0.0002 &  26.9142 r
  data arrival time                                                                                                 26.9142

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1554 &  33.9043 r
  clock reconvergence pessimism                                                                           0.0000    33.9043
  clock uncertainty                                                                                      -0.1000    33.8043
  library setup time                                                                    1.0000           -0.0843    33.7200
  data required time                                                                                                33.7200
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7200
  data arrival time                                                                                                -26.9142
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8058

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2055 
  total derate : arrival time                                                                            -0.1119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3174 

  slack (with derating applied) (MET)                                                                     6.8058 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1232 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                             4.8757                     2.8062 &  24.8062 r
  la_oenb[11] (net)                                      2   0.2874 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.8062 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.8515   4.8785   1.0500   1.7041   1.8642 &  26.6703 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1667   1.0500            0.0986 &  26.7689 r
  mprj/buf_i[75] (net)                                   2   0.0190 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0498   0.1667   1.0500   0.0197   0.0209 &  26.7898 r
  data arrival time                                                                                                 26.7898

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0403 &  33.7891 r
  clock reconvergence pessimism                                                                           0.0000    33.7891
  clock uncertainty                                                                                      -0.1000    33.6891
  library setup time                                                                    1.0000           -0.0848    33.6043
  data required time                                                                                                33.6043
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6043
  data arrival time                                                                                                -26.7898
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8145

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.0945 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2939 

  slack (with derating applied) (MET)                                                                     6.8145 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1084 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                          4.8281                     2.7837 &  24.7837 r
  la_data_in[34] (net)                                   2   0.2849 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.7837 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.4047   4.8305   1.0500   1.8633   2.0270 &  26.8106 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1522   1.0500            0.0867 &  26.8974 r
  mprj/buf_i[162] (net)                                  2   0.0113 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1522   1.0500   0.0000   0.0001 &  26.8975 r
  data arrival time                                                                                                 26.8975

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1491 &  33.8979 r
  clock reconvergence pessimism                                                                           0.0000    33.8979
  clock uncertainty                                                                                      -0.1000    33.7979
  library setup time                                                                    1.0000           -0.0840    33.7139
  data required time                                                                                                33.7139
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7139
  data arrival time                                                                                                -26.8975
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8164

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2052 
  total derate : arrival time                                                                            -0.1007 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3059 

  slack (with derating applied) (MET)                                                                     6.8164 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1223 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                             5.2248                     3.0094 &  25.0094 r
  la_oenb[36] (net)                                      2   0.3082 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.0094 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.9551   5.2276   1.0500   1.6113   1.7733 &  26.7827 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1654   1.0500            0.0760 &  26.8588 r
  mprj/buf_i[100] (net)                                  2   0.0155 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0694   0.1654   1.0500   0.0279   0.0295 &  26.8882 r
  data arrival time                                                                                                 26.8882

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1504 &  33.8992 r
  clock reconvergence pessimism                                                                           0.0000    33.8992
  clock uncertainty                                                                                      -0.1000    33.7992
  library setup time                                                                    1.0000           -0.0848    33.7144
  data required time                                                                                                33.7144
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7144
  data arrival time                                                                                                -26.8882
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8262

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2053 
  total derate : arrival time                                                                            -0.0895 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2947 

  slack (with derating applied) (MET)                                                                     6.8262 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1209 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[27] (in)                                                             4.5519                     2.6250 &  24.6250 r
  la_oenb[27] (net)                                      2   0.2685 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6250 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3011   4.5539   1.0500   1.8162   1.9695 &  26.5945 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1580   1.0500            0.1100 &  26.7045 r
  mprj/buf_i[91] (net)                                   2   0.0164 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0813   0.1580   1.0500   0.0328   0.0346 &  26.7391 r
  data arrival time                                                                                                 26.7391

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0299 &  33.7787 r
  clock reconvergence pessimism                                                                           0.0000    33.7787
  clock uncertainty                                                                                      -0.1000    33.6787
  library setup time                                                                    1.0000           -0.0842    33.5945
  data required time                                                                                                33.5945
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5945
  data arrival time                                                                                                -26.7391
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8554

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1989 
  total derate : arrival time                                                                            -0.1007 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2996 

  slack (with derating applied) (MET)                                                                     6.8554 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1549 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                               5.8018                     3.2754 &  25.2754 r
  io_in[32] (net)                                        2   0.3414 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.2754 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.0468   5.8138   1.0500   1.2326   1.4553 &  26.7308 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2061   1.0500            0.0804 &  26.8112 r
  mprj/buf_i[224] (net)                                  2   0.0349 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0076   0.2061   1.0500   0.0029   0.0038 &  26.8150 r
  data arrival time                                                                                                 26.8150

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1153 &  33.8641 r
  clock reconvergence pessimism                                                                           0.0000    33.8641
  clock uncertainty                                                                                      -0.1000    33.7641
  library setup time                                                                    1.0000           -0.0872    33.6769
  data required time                                                                                                33.6769
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6769
  data arrival time                                                                                                -26.8150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8619

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2034 
  total derate : arrival time                                                                            -0.0733 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2767 

  slack (with derating applied) (MET)                                                                     6.8619 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1387 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                           4.8743                     2.7760 &  24.7760 r
  wbs_adr_i[13] (net)                                    2   0.2855 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7760 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0789   4.8813   1.0500   1.2480   1.4194 &  26.1954 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1450   1.0500            0.0755 &  26.2709 r
  mprj/buf_i[45] (net)                                   1   0.0073 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0047   0.1450   1.0500   0.0018   0.0020 &  26.2729 r
  data arrival time                                                                                                 26.2729

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5742 &  33.3230 r
  clock reconvergence pessimism                                                                           0.0000    33.3230
  clock uncertainty                                                                                      -0.1000    33.2230
  library setup time                                                                    1.0000           -0.0821    33.1409
  data required time                                                                                                33.1409
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1409
  data arrival time                                                                                                -26.2729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8680

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1749 
  total derate : arrival time                                                                            -0.0713 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2462 

  slack (with derating applied) (MET)                                                                     6.8680 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1142 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            4.9147                     2.7932 &  24.7932 r
  wbs_dat_i[4] (net)                                     2   0.2875 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.7932 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.8766   4.9225   1.0500   0.7266   0.8826 &  25.6758 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1778   1.0500            0.1066 &  25.7824 r
  mprj/buf_i[4] (net)                                    2   0.0253 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0168   0.1778   1.0500   0.0065   0.0073 &  25.7897 r
  data arrival time                                                                                                 25.7897

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.1006 &  32.8494 r
  clock reconvergence pessimism                                                                           0.0000    32.8494
  clock uncertainty                                                                                      -0.1000    32.7494
  library setup time                                                                    1.0000           -0.0804    32.6691
  data required time                                                                                                32.6691
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6691
  data arrival time                                                                                                -25.7897
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8794

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1500 
  total derate : arrival time                                                                            -0.0475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1975 

  slack (with derating applied) (MET)                                                                     6.8794 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0769 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                               5.7308                     3.2547 &  25.2547 r
  io_in[31] (net)                                        2   0.3353 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.2547 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1967   5.7405   1.0500   1.2436   1.4515 &  26.7061 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2019   1.0500            0.0807 &  26.7868 r
  mprj/buf_i[223] (net)                                  2   0.0331 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2019   1.0500   0.0000   0.0007 &  26.7875 r
  data arrival time                                                                                                 26.7875

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1130 &  33.8618 r
  clock reconvergence pessimism                                                                           0.0000    33.8618
  clock uncertainty                                                                                      -0.1000    33.7618
  library setup time                                                                    1.0000           -0.0869    33.6749
  data required time                                                                                                33.6749
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6749
  data arrival time                                                                                                -26.7875
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8874

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2033 
  total derate : arrival time                                                                            -0.0730 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2763 

  slack (with derating applied) (MET)                                                                     6.8874 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1637 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                           5.0920                     2.9011 &  24.9011 r
  wbs_dat_i[16] (net)                                    2   0.2983 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9011 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.6830   5.0991   1.0500   1.0929   1.2602 &  26.1613 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1424   1.0500            0.0587 &  26.2200 r
  mprj/buf_i[16] (net)                                   1   0.0046 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1424   1.0500   0.0000   0.0001 &  26.2200 r
  data arrival time                                                                                                 26.2200

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5718 &  33.3206 r
  clock reconvergence pessimism                                                                           0.0000    33.3206
  clock uncertainty                                                                                      -0.1000    33.2206
  library setup time                                                                    1.0000           -0.0817    33.1389
  data required time                                                                                                33.1389
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1389
  data arrival time                                                                                                -26.2200
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9188

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1748 
  total derate : arrival time                                                                            -0.0628 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2376 

  slack (with derating applied) (MET)                                                                     6.9188 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1565 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                               4.8484                     2.7911 &  24.7911 r
  io_in[15] (net)                                        2   0.2858 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.7911 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3967   4.8510   1.0500   0.9805   1.1053 &  25.8964 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2074   1.0500            0.1395 &  26.0359 r
  mprj/buf_i[207] (net)                                  2   0.0438 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0113   0.2074   1.0500   0.0043   0.0059 &  26.0418 r
  data arrival time                                                                                                 26.0418

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4234 &  33.1723 r
  clock reconvergence pessimism                                                                           0.0000    33.1723
  clock uncertainty                                                                                      -0.1000    33.0723
  library setup time                                                                    1.0000           -0.0851    32.9872
  data required time                                                                                                32.9872
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9872
  data arrival time                                                                                                -26.0418
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9454

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1670 
  total derate : arrival time                                                                            -0.0596 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2266 

  slack (with derating applied) (MET)                                                                     6.9454 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1720 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           4.7842                     2.7263 &  24.7263 r
  wbs_dat_i[15] (net)                                    2   0.2803 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7263 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0013   4.7906   1.0500   1.2237   1.3888 &  26.1150 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1383   1.0500            0.0741 &  26.1891 r
  mprj/buf_i[15] (net)                                   1   0.0046 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1383   1.0500   0.0000   0.0001 &  26.1892 r
  data arrival time                                                                                                 26.1892

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5718 &  33.3207 r
  clock reconvergence pessimism                                                                           0.0000    33.3207
  clock uncertainty                                                                                      -0.1000    33.2207
  library setup time                                                                    1.0000           -0.0809    33.1398
  data required time                                                                                                33.1398
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1398
  data arrival time                                                                                                -26.1892
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9506

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1748 
  total derate : arrival time                                                                            -0.0697 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2445 

  slack (with derating applied) (MET)                                                                     6.9506 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1951 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                           5.2151                     2.9944 &  24.9944 r
  wbs_dat_i[31] (net)                                    2   0.3070 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9944 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7265   5.2191   1.0500   1.1264   1.2744 &  26.2687 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1613   1.0500            0.0722 &  26.3409 r
  mprj/buf_i[31] (net)                                   2   0.0132 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0581   0.1613   1.0500   0.0234   0.0247 &  26.3656 r
  data arrival time                                                                                                 26.3656

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.7713 &  33.5202 r
  clock reconvergence pessimism                                                                           0.0000    33.5202
  clock uncertainty                                                                                      -0.1000    33.4202
  library setup time                                                                    1.0000           -0.0839    33.3362
  data required time                                                                                                33.3362
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3362
  data arrival time                                                                                                -26.3656
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9706

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1853 
  total derate : arrival time                                                                            -0.0653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2506 

  slack (with derating applied) (MET)                                                                     6.9706 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2212 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                            5.0202                     2.8636 &  24.8636 r
  wbs_adr_i[0] (net)                                     2   0.2943 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.8636 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6184   5.0269   1.0500   0.6544   0.8023 &  25.6660 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1605   1.0500            0.0835 &  25.7495 r
  mprj/buf_i[32] (net)                                   2   0.0141 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0399   0.1605   1.0500   0.0160   0.0170 &  25.7665 r
  data arrival time                                                                                                 25.7665

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.1697 &  32.9185 r
  clock reconvergence pessimism                                                                           0.0000    32.9185
  clock uncertainty                                                                                      -0.1000    32.8185
  library setup time                                                                    1.0000           -0.0800    32.7385
  data required time                                                                                                32.7385
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7385
  data arrival time                                                                                                -25.7665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9720

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1536 
  total derate : arrival time                                                                            -0.0430 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1966 

  slack (with derating applied) (MET)                                                                     6.9720 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1686 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                              5.0553                     2.9064 &  24.9064 r
  la_oenb[4] (net)                                       2   0.2978 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.9064 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7757   5.0586   1.0500   1.1834   1.3262 &  26.2326 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1401   1.0500            0.0586 &  26.2913 r
  mprj/buf_i[68] (net)                                   1   0.0037 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1401   1.0500   0.0000   0.0000 &  26.2913 r
  data arrival time                                                                                                 26.2913

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.7195 &  33.4684 r
  clock reconvergence pessimism                                                                           0.0000    33.4684
  clock uncertainty                                                                                      -0.1000    33.3684
  library setup time                                                                    1.0000           -0.0819    33.2864
  data required time                                                                                                33.2864
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2864
  data arrival time                                                                                                -26.2913
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9951

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1826 
  total derate : arrival time                                                                            -0.0659 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2485 

  slack (with derating applied) (MET)                                                                     6.9951 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2437 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                              4.7208                     2.7097 &  24.7097 r
  la_oenb[2] (net)                                       2   0.2777 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.7097 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6871   4.7242   1.0500   1.5133   1.6679 &  26.3776 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1462   1.0500            0.0869 &  26.4645 r
  mprj/buf_i[66] (net)                                   2   0.0090 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0113   0.1462   1.0500   0.0043   0.0046 &  26.4691 r
  data arrival time                                                                                                 26.4691

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.9063 &  33.6551 r
  clock reconvergence pessimism                                                                           0.0000    33.6551
  clock uncertainty                                                                                      -0.1000    33.5551
  library setup time                                                                    1.0000           -0.0833    33.4719
  data required time                                                                                                33.4719
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4719
  data arrival time                                                                                                -26.4691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0027

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1924 
  total derate : arrival time                                                                            -0.0838 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2762 

  slack (with derating applied) (MET)                                                                     7.0027 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2789 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            4.6591                     2.6504 &  24.6504 r
  wbs_adr_i[5] (net)                                     2   0.2726 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6504 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6748   4.6661   1.0500   0.6693   0.8130 &  25.4634 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1631   1.0500            0.1080 &  25.5714 r
  mprj/buf_i[37] (net)                                   2   0.0185 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1631   1.0500   0.0000   0.0002 &  25.5717 r
  data arrival time                                                                                                 25.5717

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.0748 &  32.8236 r
  clock reconvergence pessimism                                                                           0.0000    32.8236
  clock uncertainty                                                                                      -0.1000    32.7236
  library setup time                                                                    1.0000           -0.0791    32.6445
  data required time                                                                                                32.6445
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6445
  data arrival time                                                                                                -25.5717
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0728

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1487 
  total derate : arrival time                                                                            -0.0439 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1925 

  slack (with derating applied) (MET)                                                                     7.0728 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2654 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               4.6748                     2.6579 &  24.6579 r
  wbs_cyc_i (net)                                        2   0.2734 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.6579 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7927   4.6820   1.0500   0.7227   0.8712 &  25.5291 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1585   1.0500            0.1027 &  25.6317 r
  mprj/buf_i[236] (net)                                  2   0.0156 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1585   1.0500   0.0000   0.0002 &  25.6320 r
  data arrival time                                                                                                 25.6320

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.1678 &  32.9166 r
  clock reconvergence pessimism                                                                           0.0000    32.9166
  clock uncertainty                                                                                      -0.1000    32.8166
  library setup time                                                                    1.0000           -0.0799    32.7367
  data required time                                                                                                32.7367
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7367
  data arrival time                                                                                                -25.6320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1048

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1535 
  total derate : arrival time                                                                            -0.0464 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1999 

  slack (with derating applied) (MET)                                                                     7.1048 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3047 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                          4.4250                     2.5406 &  24.5406 r
  la_data_in[13] (net)                                   2   0.2603 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5406 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0129   4.4279   1.0500   1.6740   1.8281 &  26.3686 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1563   1.0500            0.1160 &  26.4847 r
  mprj/buf_i[141] (net)                                  2   0.0163 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0056   0.1563   1.0500   0.0021   0.0025 &  26.4871 r
  data arrival time                                                                                                 26.4871

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0400 &  33.7888 r
  clock reconvergence pessimism                                                                           0.0000    33.7888
  clock uncertainty                                                                                      -0.1000    33.6889
  library setup time                                                                    1.0000           -0.0841    33.6047
  data required time                                                                                                33.6047
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6047
  data arrival time                                                                                                -26.4871
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1176

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.0927 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2921 

  slack (with derating applied) (MET)                                                                     7.1176 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4098 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            4.7538                     2.7005 &  24.7005 r
  wbs_dat_i[2] (net)                                     2   0.2779 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.7005 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.5089   4.7614   1.0500   0.6104   0.7577 &  25.4582 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1549   1.0500            0.0941 &  25.5523 r
  mprj/buf_i[2] (net)                                    2   0.0131 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0454   0.1549   1.0500   0.0180   0.0190 &  25.5713 r
  data arrival time                                                                                                 25.5713

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.1454 &  32.8943 r
  clock reconvergence pessimism                                                                           0.0000    32.8943
  clock uncertainty                                                                                      -0.1000    32.7943
  library setup time                                                                    1.0000           -0.0794    32.7148
  data required time                                                                                                32.7148
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7148
  data arrival time                                                                                                -25.5713
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1524 
  total derate : arrival time                                                                            -0.0415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1938 

  slack (with derating applied) (MET)                                                                     7.1435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3374 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            4.6411                     2.6396 &  24.6396 r
  wbs_dat_i[6] (net)                                     2   0.2715 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6396 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.5395   4.6479   1.0500   0.6130   0.7535 &  25.3931 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1559   1.0500            0.1023 &  25.4954 r
  mprj/buf_i[6] (net)                                    2   0.0144 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1559   1.0500   0.0000   0.0002 &  25.4956 r
  data arrival time                                                                                                 25.4956

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.1094 &  32.8583 r
  clock reconvergence pessimism                                                                           0.0000    32.8583
  clock uncertainty                                                                                      -0.1000    32.7583
  library setup time                                                                    1.0000           -0.0791    32.6792
  data required time                                                                                                32.6792
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6792
  data arrival time                                                                                                -25.4956
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1836

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1505 
  total derate : arrival time                                                                            -0.0408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1912 

  slack (with derating applied) (MET)                                                                     7.1836 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3748 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           4.7108                     2.6826 &  24.6826 r
  wbs_adr_i[17] (net)                                    2   0.2758 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6826 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5253   4.7173   1.0500   1.0319   1.1877 &  25.8702 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1412   1.0500            0.0819 &  25.9521 r
  mprj/buf_i[49] (net)                                   1   0.0065 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1412   1.0500   0.0000   0.0001 &  25.9522 r
  data arrival time                                                                                                 25.9522

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5718 &  33.3206 r
  clock reconvergence pessimism                                                                           0.0000    33.3206
  clock uncertainty                                                                                      -0.1000    33.2206
  library setup time                                                                    1.0000           -0.0815    33.1391
  data required time                                                                                                33.1391
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1391
  data arrival time                                                                                                -25.9522
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1870

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1748 
  total derate : arrival time                                                                            -0.0605 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2353 

  slack (with derating applied) (MET)                                                                     7.1870 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4223 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                           4.8682                     2.7711 &  24.7711 r
  wbs_adr_i[18] (net)                                    2   0.2850 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7711 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2467   4.8752   1.0500   0.9091   1.0632 &  25.8343 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1541   1.0500            0.0860 &  25.9203 r
  mprj/buf_i[50] (net)                                   2   0.0119 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0347   0.1541   1.0500   0.0141   0.0150 &  25.9353 r
  data arrival time                                                                                                 25.9353

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5731 &  33.3220 r
  clock reconvergence pessimism                                                                           0.0000    33.3220
  clock uncertainty                                                                                      -0.1000    33.2220
  library setup time                                                                    1.0000           -0.0827    33.1393
  data required time                                                                                                33.1393
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1393
  data arrival time                                                                                                -25.9353
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2040

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1749 
  total derate : arrival time                                                                            -0.0554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2303 

  slack (with derating applied) (MET)                                                                     7.2040 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4343 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                           4.6077                     2.6250 &  24.6250 r
  wbs_adr_i[16] (net)                                    2   0.2698 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6250 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5487   4.6138   1.0500   1.0338   1.1860 &  25.8111 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1451   1.0500            0.0927 &  25.9038 r
  mprj/buf_i[48] (net)                                   2   0.0091 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0113   0.1451   1.0500   0.0043   0.0046 &  25.9084 r
  data arrival time                                                                                                 25.9084

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5703 &  33.3191 r
  clock reconvergence pessimism                                                                           0.0000    33.3191
  clock uncertainty                                                                                      -0.1000    33.2191
  library setup time                                                                    1.0000           -0.0821    33.1370
  data required time                                                                                                33.1370
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1370
  data arrival time                                                                                                -25.9084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2286

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1747 
  total derate : arrival time                                                                            -0.0611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2358 

  slack (with derating applied) (MET)                                                                     7.2286 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4644 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           4.2638                     2.4296 &  24.4296 r
  wbs_dat_i[20] (net)                                    2   0.2496 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4296 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7087   4.2691   1.0500   0.6833   0.8066 &  25.2362 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1601   1.0500            0.1293 &  25.3654 r
  mprj/buf_i[20] (net)                                   2   0.0199 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0252   0.1601   1.0500   0.0101   0.0109 &  25.3763 r
  data arrival time                                                                                                 25.3763

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.0543 &  32.8032 r
  clock reconvergence pessimism                                                                           0.0000    32.8032
  clock uncertainty                                                                                      -0.1000    32.7032
  library setup time                                                                    1.0000           -0.0786    32.6245
  data required time                                                                                                32.6245
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6245
  data arrival time                                                                                                -25.3763
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2482

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1927 

  slack (with derating applied) (MET)                                                                     7.2482 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4408 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[9] (in)                                                              4.8048                     2.7640 &  24.7640 r
  la_oenb[9] (net)                                       2   0.2831 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.7640 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8561   4.8077   1.0500   1.2069   1.3422 &  26.1063 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1587   1.0500            0.0953 &  26.2015 r
  mprj/buf_i[73] (net)                                   2   0.0148 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0075   0.1587   1.0500   0.0028   0.0032 &  26.2047 r
  data arrival time                                                                                                 26.2047

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.9049 &  33.6538 r
  clock reconvergence pessimism                                                                           0.0000    33.6538
  clock uncertainty                                                                                      -0.1000    33.5538
  library setup time                                                                    1.0000           -0.0840    33.4697
  data required time                                                                                                33.4697
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4697
  data arrival time                                                                                                -26.2047
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2650

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1923 
  total derate : arrival time                                                                            -0.0686 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2609 

  slack (with derating applied) (MET)                                                                     7.2650 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5259 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                            4.5859                     2.6108 &  24.6108 r
  wbs_dat_i[7] (net)                                     2   0.2684 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6108 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.8763   4.5920   1.0500   0.7594   0.9011 &  25.5119 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1370   1.0500            0.0854 &  25.5972 r
  mprj/buf_i[7] (net)                                    1   0.0053 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0228   0.1370   1.0500   0.0092   0.0097 &  25.6069 r
  data arrival time                                                                                                 25.6069

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.3248 &  33.0736 r
  clock reconvergence pessimism                                                                           0.0000    33.0736
  clock uncertainty                                                                                      -0.1000    32.9736
  library setup time                                                                    1.0000           -0.0790    32.8946
  data required time                                                                                                32.8946
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8946
  data arrival time                                                                                                -25.6069
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2877

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1618 
  total derate : arrival time                                                                            -0.0474 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2092 

  slack (with derating applied) (MET)                                                                     7.2877 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4969 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          4.5116                     2.6004 &  24.6004 r
  la_data_in[22] (net)                                   2   0.2660 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6004 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2416   4.5135   1.0500   1.4298   1.5629 &  26.1633 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1585   1.0500            0.1129 &  26.2762 r
  mprj/buf_i[150] (net)                                  2   0.0170 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0204   0.1585   1.0500   0.0081   0.0087 &  26.2849 r
  data arrival time                                                                                                 26.2849

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0321 &  33.7810 r
  clock reconvergence pessimism                                                                           0.0000    33.7810
  clock uncertainty                                                                                      -0.1000    33.6810
  library setup time                                                                    1.0000           -0.0843    33.5967
  data required time                                                                                                33.5967
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5967
  data arrival time                                                                                                -26.2849
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1990 
  total derate : arrival time                                                                            -0.0802 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2793 

  slack (with derating applied) (MET)                                                                     7.3118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5910 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                           4.3972                     2.5035 &  24.5035 r
  wbs_adr_i[10] (net)                                    2   0.2573 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5035 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4160   4.4032   1.0500   0.5725   0.7002 &  25.2037 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1557   1.0500            0.1170 &  25.3207 r
  mprj/buf_i[42] (net)                                   2   0.0162 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0268   0.1557   1.0500   0.0108   0.0115 &  25.3323 r
  data arrival time                                                                                                 25.3323

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.1094 &  32.8582 r
  clock reconvergence pessimism                                                                           0.0000    32.8582
  clock uncertainty                                                                                      -0.1000    32.7582
  library setup time                                                                    1.0000           -0.0791    32.6792
  data required time                                                                                                32.6792
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6792
  data arrival time                                                                                                -25.3323
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3469

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1505 
  total derate : arrival time                                                                            -0.0395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1899 

  slack (with derating applied) (MET)                                                                     7.3469 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5369 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                           4.8265                     2.7620 &  24.7620 r
  la_data_in[8] (net)                                    2   0.2835 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7620 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9983   4.8314   1.0500   1.1355   1.2856 &  26.0476 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1431   1.0500            0.0767 &  26.1243 r
  mprj/buf_i[136] (net)                                  1   0.0067 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0368   0.1431   1.0500   0.0150   0.0158 &  26.1401 r
  data arrival time                                                                                                 26.1401

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.9342 &  33.6830 r
  clock reconvergence pessimism                                                                           0.0000    33.6830
  clock uncertainty                                                                                      -0.1000    33.5830
  library setup time                                                                    1.0000           -0.0830    33.5000
  data required time                                                                                                33.5000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5000
  data arrival time                                                                                                -26.1401
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1939 
  total derate : arrival time                                                                            -0.0656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2595 

  slack (with derating applied) (MET)                                                                     7.3599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6194 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                               5.8929                     3.3189 &  25.3189 r
  io_in[34] (net)                                        2   0.3466 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.3189 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5200   5.9071   1.0500   0.6198   0.8296 &  26.1485 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2471   1.0500            0.1108 &  26.2594 r
  mprj/buf_i[226] (net)                                  2   0.0558 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0411   0.2473   1.0500   0.0166   0.0216 &  26.2809 r
  data arrival time                                                                                                 26.2809

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0905 &  33.8394 r
  clock reconvergence pessimism                                                                           0.0000    33.8394
  clock uncertainty                                                                                      -0.1000    33.7394
  library setup time                                                                    1.0000           -0.0896    33.6498
  data required time                                                                                                33.6498
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6498
  data arrival time                                                                                                -26.2809
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3688

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2021 
  total derate : arrival time                                                                            -0.0458 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2479 

  slack (with derating applied) (MET)                                                                     7.3688 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6167 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            4.5236                     2.5738 &  24.5738 r
  wbs_dat_i[8] (net)                                     2   0.2647 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.5738 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.5783   4.5300   1.0500   0.6365   0.7720 &  25.3459 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1600   1.0500            0.1133 &  25.4592 r
  mprj/buf_i[8] (net)                                    2   0.0177 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0606   0.1600   1.0500   0.0244   0.0258 &  25.4850 r
  data arrival time                                                                                                 25.4850

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.3252 &  33.0740 r
  clock reconvergence pessimism                                                                           0.0000    33.0740
  clock uncertainty                                                                                      -0.1000    32.9740
  library setup time                                                                    1.0000           -0.0814    32.8926
  data required time                                                                                                32.8926
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8926
  data arrival time                                                                                                -25.4850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1618 
  total derate : arrival time                                                                            -0.0434 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2052 

  slack (with derating applied) (MET)                                                                     7.4076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6129 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           4.0905                     2.3331 &  24.3331 r
  wbs_adr_i[19] (net)                                    2   0.2395 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3331 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4712   4.0951   1.0500   0.5925   0.7048 &  25.0379 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1534   1.0500            0.1336 &  25.1715 r
  mprj/buf_i[51] (net)                                   2   0.0173 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0323   0.1534   1.0500   0.0131   0.0140 &  25.1855 r
  data arrival time                                                                                                 25.1855

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.0548 &  32.8036 r
  clock reconvergence pessimism                                                                           0.0000    32.8036
  clock uncertainty                                                                                      -0.1000    32.7036
  library setup time                                                                    1.0000           -0.0782    32.6254
  data required time                                                                                                32.6254
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6254
  data arrival time                                                                                                -25.1855
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4400

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1882 

  slack (with derating applied) (MET)                                                                     7.4400 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6281 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[33] (in)                                                             4.8549                     2.7919 &  24.7919 r
  la_oenb[33] (net)                                      2   0.2860 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.7919 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.9625   4.8580   1.0500   1.2424   1.3822 &  26.1742 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1469   1.0500            0.0791 &  26.2533 r
  mprj/buf_i[97] (net)                                   1   0.0084 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0475   0.1469   1.0500   0.0192   0.0202 &  26.2735 r
  data arrival time                                                                                                 26.2735

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1491 &  33.8979 r
  clock reconvergence pessimism                                                                           0.0000    33.8979
  clock uncertainty                                                                                      -0.1000    33.7979
  library setup time                                                                    1.0000           -0.0837    33.7143
  data required time                                                                                                33.7143
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7143
  data arrival time                                                                                                -26.2735
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4407

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2052 
  total derate : arrival time                                                                            -0.0706 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2757 

  slack (with derating applied) (MET)                                                                     7.4407 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7165 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           4.3817                     2.4974 &  24.4974 r
  wbs_adr_i[22] (net)                                    2   0.2566 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4974 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2784   4.3871   1.0500   0.9315   1.0691 &  25.5665 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1515   1.0500            0.1139 &  25.6803 r
  mprj/buf_i[54] (net)                                   2   0.0138 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0205   0.1515   1.0500   0.0082   0.0088 &  25.6891 r
  data arrival time                                                                                                 25.6891

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5741 &  33.3229 r
  clock reconvergence pessimism                                                                           0.0000    33.3229
  clock uncertainty                                                                                      -0.1000    33.2229
  library setup time                                                                    1.0000           -0.0825    33.1404
  data required time                                                                                                33.1404
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1404
  data arrival time                                                                                                -25.6891
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4513

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1749 
  total derate : arrival time                                                                            -0.0568 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2317 

  slack (with derating applied) (MET)                                                                     7.4513 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6830 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[35] (in)                                                          4.4664                     2.5603 &  24.5603 r
  la_data_in[35] (net)                                   2   0.2625 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5603 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.4667   4.4698   1.0500   1.4073   1.5533 &  26.1137 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1414   1.0500            0.0979 &  26.2116 r
  mprj/buf_i[163] (net)                                  2   0.0083 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1414   1.0500   0.0000   0.0001 &  26.2117 r
  data arrival time                                                                                                 26.2117

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1491 &  33.8979 r
  clock reconvergence pessimism                                                                           0.0000    33.8979
  clock uncertainty                                                                                      -0.1000    33.7979
  library setup time                                                                    1.0000           -0.0830    33.7149
  data required time                                                                                                33.7149
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7149
  data arrival time                                                                                                -26.2117
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2052 
  total derate : arrival time                                                                            -0.0786 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2838 

  slack (with derating applied) (MET)                                                                     7.5032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7871 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           4.4117                     2.5195 &  24.5196 r
  wbs_dat_i[24] (net)                                    2   0.2587 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5196 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2071   4.4166   1.0500   0.8960   1.0274 &  25.5469 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1308   1.0500            0.0899 &  25.6368 r
  mprj/buf_i[24] (net)                                   1   0.0033 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1308   1.0500   0.0000   0.0000 &  25.6369 r
  data arrival time                                                                                                 25.6369

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5752 &  33.3241 r
  clock reconvergence pessimism                                                                           0.0000    33.3241
  clock uncertainty                                                                                      -0.1000    33.2241
  library setup time                                                                    1.0000           -0.0794    33.1447
  data required time                                                                                                33.1447
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1447
  data arrival time                                                                                                -25.6369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5079

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1750 
  total derate : arrival time                                                                            -0.0532 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2282 

  slack (with derating applied) (MET)                                                                     7.5079 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7361 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[48] (in)                                                             5.0653                     2.8980 &  24.8980 r
  la_oenb[48] (net)                                      2   0.2975 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.8980 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4801   5.0702   1.0500   1.0181   1.1676 &  26.0656 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1926   1.0500            0.1120 &  26.1776 r
  mprj/buf_i[112] (net)                                  2   0.0330 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0509   0.1926   1.0500   0.0199   0.0216 &  26.1992 r
  data arrival time                                                                                                 26.1992

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1627 &  33.9115 r
  clock reconvergence pessimism                                                                           0.0000    33.9115
  clock uncertainty                                                                                      -0.1000    33.8115
  library setup time                                                                    1.0000           -0.0864    33.7251
  data required time                                                                                                33.7251
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7251
  data arrival time                                                                                                -26.1992
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5259

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2059 
  total derate : arrival time                                                                            -0.0620 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2679 

  slack (with derating applied) (MET)                                                                     7.5259 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7938 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            4.4186                     2.5139 &  24.5139 r
  wbs_adr_i[4] (net)                                     2   0.2585 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.5139 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9296   4.4249   1.0500   0.3776   0.4998 &  25.0137 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1705   1.0500            0.1297 &  25.1434 r
  mprj/buf_i[36] (net)                                   2   0.0250 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0487   0.1705   1.0500   0.0198   0.0212 &  25.1646 r
  data arrival time                                                                                                 25.1646

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.1352 &  32.8840 r
  clock reconvergence pessimism                                                                           0.0000    32.8840
  clock uncertainty                                                                                      -0.1000    32.7840
  library setup time                                                                    1.0000           -0.0803    32.7037
  data required time                                                                                                32.7037
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7037
  data arrival time                                                                                                -25.1646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5391

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1518 
  total derate : arrival time                                                                            -0.0310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1828 

  slack (with derating applied) (MET)                                                                     7.5391 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7219 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            4.5367                     2.5822 &  24.5822 r
  wbs_adr_i[6] (net)                                     2   0.2655 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.5822 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7653   4.5431   1.0500   0.3101   0.4302 &  25.0124 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1644   1.0500            0.1167 &  25.1291 r
  mprj/buf_i[38] (net)                                   2   0.0203 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1644   1.0500   0.0000   0.0003 &  25.1295 r
  data arrival time                                                                                                 25.1295

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.1028 &  32.8516 r
  clock reconvergence pessimism                                                                           0.0000    32.8516
  clock uncertainty                                                                                      -0.1000    32.7516
  library setup time                                                                    1.0000           -0.0795    32.6721
  data required time                                                                                                32.6721
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6721
  data arrival time                                                                                                -25.1295
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5426

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1501 
  total derate : arrival time                                                                            -0.0261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1762 

  slack (with derating applied) (MET)                                                                     7.5426 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7188 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[33] (in)                                                          4.8425                     2.7885 &  24.7885 r
  la_data_in[33] (net)                                   2   0.2855 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.7885 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8313   4.8453   1.0500   1.1685   1.3005 &  26.0890 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1394   1.0500            0.0717 &  26.1607 r
  mprj/buf_i[161] (net)                                  1   0.0048 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1394   1.0500   0.0000   0.0001 &  26.1608 r
  data arrival time                                                                                                 26.1608

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1491 &  33.8979 r
  clock reconvergence pessimism                                                                           0.0000    33.8979
  clock uncertainty                                                                                      -0.1000    33.7979
  library setup time                                                                    1.0000           -0.0825    33.7154
  data required time                                                                                                33.7154
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7154
  data arrival time                                                                                                -26.1608
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5546

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2052 
  total derate : arrival time                                                                            -0.0653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2705 

  slack (with derating applied) (MET)                                                                     7.5546 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8251 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            4.3933                     2.4999 &  24.4999 r
  wbs_dat_i[1] (net)                                     2   0.2570 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.4999 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.0413   4.3995   1.0500   0.4245   0.5481 &  25.0479 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1456   1.0500            0.1068 &  25.1547 r
  mprj/buf_i[1] (net)                                    2   0.0108 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0159   0.1456   1.0500   0.0062   0.0067 &  25.1614 r
  data arrival time                                                                                                 25.1614

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.1482 &  32.8970 r
  clock reconvergence pessimism                                                                           0.0000    32.8970
  clock uncertainty                                                                                      -0.1000    32.7970
  library setup time                                                                    1.0000           -0.0789    32.7181
  data required time                                                                                                32.7181
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7181
  data arrival time                                                                                                -25.1614
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1525 
  total derate : arrival time                                                                            -0.0315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1840 

  slack (with derating applied) (MET)                                                                     7.5567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7407 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             4.5937                     2.6487 &  24.6487 r
  la_oenb[16] (net)                                      2   0.2710 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6487 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.6697   4.5957   1.0500   1.1572   1.2787 &  25.9274 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1515   1.0500            0.1008 &  26.0282 r
  mprj/buf_i[80] (net)                                   2   0.0125 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0087   0.1515   1.0500   0.0033   0.0036 &  26.0318 r
  data arrival time                                                                                                 26.0318

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0401 &  33.7889 r
  clock reconvergence pessimism                                                                           0.0000    33.7889
  clock uncertainty                                                                                      -0.1000    33.6889
  library setup time                                                                    1.0000           -0.0839    33.6051
  data required time                                                                                                33.6051
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6051
  data arrival time                                                                                                -26.0318
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.0659 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2653 

  slack (with derating applied) (MET)                                                                     7.5733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8386 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           3.9966                     2.2794 &  24.2794 r
  wbs_adr_i[20] (net)                                    2   0.2340 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2794 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2626   4.0011   1.0500   0.5109   0.6167 &  24.8962 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1560   1.0500            0.1417 &  25.0378 r
  mprj/buf_i[52] (net)                                   2   0.0196 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0182   0.1560   1.0500   0.0072   0.0079 &  25.0457 r
  data arrival time                                                                                                 25.0457

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.0543 &  32.8031 r
  clock reconvergence pessimism                                                                           0.0000    32.8031
  clock uncertainty                                                                                      -0.1000    32.7031
  library setup time                                                                    1.0000           -0.0784    32.6248
  data required time                                                                                                32.6248
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6248
  data arrival time                                                                                                -25.0457
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5791

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1841 

  slack (with derating applied) (MET)                                                                     7.5791 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7631 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           4.6148                     2.6338 &  24.6338 r
  wbs_dat_i[28] (net)                                    2   0.2705 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6338 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0203   4.6202   1.0500   0.7872   0.9203 &  25.5540 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1326   1.0500            0.0787 &  25.6328 r
  mprj/buf_i[28] (net)                                   1   0.0029 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1326   1.0500   0.0000   0.0000 &  25.6328 r
  data arrival time                                                                                                 25.6328

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.6554 &  33.4042 r
  clock reconvergence pessimism                                                                           0.0000    33.4042
  clock uncertainty                                                                                      -0.1000    33.3042
  library setup time                                                                    1.0000           -0.0801    33.2241
  data required time                                                                                                33.2241
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2241
  data arrival time                                                                                                -25.6328
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5913

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1792 
  total derate : arrival time                                                                            -0.0476 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2268 

  slack (with derating applied) (MET)                                                                     7.5913 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8181 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           3.9888                     2.2733 &  24.2733 r
  wbs_dat_i[21] (net)                                    2   0.2334 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2733 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2552   3.9933   1.0500   0.5079   0.6145 &  24.8878 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1491   1.0500            0.1357 &  25.0235 r
  mprj/buf_i[21] (net)                                   2   0.0155 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0156   0.1491   1.0500   0.0061   0.0067 &  25.0302 r
  data arrival time                                                                                                 25.0302

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.0547 &  32.8035 r
  clock reconvergence pessimism                                                                           0.0000    32.8035
  clock uncertainty                                                                                      -0.1000    32.7035
  library setup time                                                                    1.0000           -0.0779    32.6256
  data required time                                                                                                32.6256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6256
  data arrival time                                                                                                -25.0302
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5954

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0360 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1836 

  slack (with derating applied) (MET)                                                                     7.5954 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7791 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                          4.6234                     2.6614 &  24.6614 r
  la_data_in[15] (net)                                   2   0.2725 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6614 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4725   4.6259   1.0500   1.0874   1.2098 &  25.8712 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1716   1.0500            0.1186 &  25.9897 r
  mprj/buf_i[143] (net)                                  2   0.0240 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0359   0.1716   1.0500   0.0146   0.0156 &  26.0054 r
  data arrival time                                                                                                 26.0054

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0389 &  33.7877 r
  clock reconvergence pessimism                                                                           0.0000    33.7877
  clock uncertainty                                                                                      -0.1000    33.6877
  library setup time                                                                    1.0000           -0.0850    33.6027
  data required time                                                                                                33.6027
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6027
  data arrival time                                                                                                -26.0054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1994 
  total derate : arrival time                                                                            -0.0640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2634 

  slack (with derating applied) (MET)                                                                     7.5973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8607 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[32] (in)                                                             4.7270                     2.7181 &  24.7181 r
  la_oenb[32] (net)                                      2   0.2784 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.7181 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7396   4.7299   1.0500   1.1440   1.2759 &  25.9940 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1487   1.0500            0.0893 &  26.0833 r
  mprj/buf_i[96] (net)                                   1   0.0102 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0500   0.1487   1.0500   0.0201   0.0213 &  26.1046 r
  data arrival time                                                                                                 26.1046

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1506 &  33.8994 r
  clock reconvergence pessimism                                                                           0.0000    33.8994
  clock uncertainty                                                                                      -0.1000    33.7994
  library setup time                                                                    1.0000           -0.0838    33.7156
  data required time                                                                                                33.7156
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7156
  data arrival time                                                                                                -26.1046
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6111

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2053 
  total derate : arrival time                                                                            -0.0660 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2713 

  slack (with derating applied) (MET)                                                                     7.6111 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8824 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             4.6189                     2.6564 &  24.6564 r
  la_oenb[61] (net)                                      2   0.2720 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6564 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1738   4.6219   1.0500   0.8787   1.0034 &  25.6598 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2345   1.0500            0.1748 &  25.8345 r
  mprj/buf_i[125] (net)                                  2   0.0596 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2347   1.0500   0.0000   0.0044 &  25.8389 r
  data arrival time                                                                                                 25.8389

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.9057 &  33.6546 r
  clock reconvergence pessimism                                                                           0.0000    33.6546
  clock uncertainty                                                                                      -0.1000    33.5546
  library setup time                                                                    1.0000           -0.0885    33.4660
  data required time                                                                                                33.4660
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4660
  data arrival time                                                                                                -25.8389
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6271

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1924 
  total derate : arrival time                                                                            -0.0563 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2487 

  slack (with derating applied) (MET)                                                                     7.6271 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8758 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[28] (in)                                                          4.5075                     2.5897 &  24.5897 r
  la_data_in[28] (net)                                   2   0.2653 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5897 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8928   4.5103   1.0500   1.2077   1.3387 &  25.9284 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1529   1.0500            0.1077 &  26.0360 r
  mprj/buf_i[156] (net)                                  2   0.0137 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0419   0.1529   1.0500   0.0170   0.0180 &  26.0541 r
  data arrival time                                                                                                 26.0541

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1599 &  33.9087 r
  clock reconvergence pessimism                                                                           0.0000    33.9087
  clock uncertainty                                                                                      -0.1000    33.8087
  library setup time                                                                    1.0000           -0.0840    33.7247
  data required time                                                                                                33.7247
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7247
  data arrival time                                                                                                -26.0541
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6706

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2058 
  total derate : arrival time                                                                            -0.0697 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2755 

  slack (with derating applied) (MET)                                                                     7.6706 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9461 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           4.4044                     2.5093 &  24.5093 r
  wbs_dat_i[17] (net)                                    2   0.2579 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5093 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7648   4.4099   1.0500   0.7032   0.8346 &  25.3439 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1559   1.0500            0.1168 &  25.4607 r
  mprj/buf_i[17] (net)                                   2   0.0163 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0370   0.1559   1.0500   0.0151   0.0160 &  25.4767 r
  data arrival time                                                                                                 25.4767

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5842 &  33.3330 r
  clock reconvergence pessimism                                                                           0.0000    33.3330
  clock uncertainty                                                                                      -0.1000    33.2330
  library setup time                                                                    1.0000           -0.0829    33.1501
  data required time                                                                                                33.1501
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1501
  data arrival time                                                                                                -25.4767
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1755 
  total derate : arrival time                                                                            -0.0461 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2215 

  slack (with derating applied) (MET)                                                                     7.6734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8950 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              4.6803                     2.6815 &  24.6815 r
  la_oenb[1] (net)                                       2   0.2750 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.6815 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1030   4.6841   1.0500   0.8639   0.9907 &  25.6722 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1442   1.0500            0.0873 &  25.7594 r
  mprj/buf_i[65] (net)                                   2   0.0082 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1442   1.0500   0.0000   0.0001 &  25.7595 r
  data arrival time                                                                                                 25.7595

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.9064 &  33.6552 r
  clock reconvergence pessimism                                                                           0.0000    33.6552
  clock uncertainty                                                                                      -0.1000    33.5552
  library setup time                                                                    1.0000           -0.0831    33.4721
  data required time                                                                                                33.4721
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4721
  data arrival time                                                                                                -25.7595
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7126

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1924 
  total derate : arrival time                                                                            -0.0513 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2437 

  slack (with derating applied) (MET)                                                                     7.7126 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9563 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            4.2151                     2.3992 &  24.3992 r
  wbs_dat_i[3] (net)                                     2   0.2466 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.3992 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.8495   4.2207   1.0500   0.3445   0.4579 &  24.8571 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1440   1.0500            0.1164 &  24.9735 r
  mprj/buf_i[3] (net)                                    2   0.0112 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0165   0.1440   1.0500   0.0065   0.0070 &  24.9805 r
  data arrival time                                                                                                 24.9805

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.1293 &  32.8782 r
  clock reconvergence pessimism                                                                           0.0000    32.8782
  clock uncertainty                                                                                      -0.1000    32.7782
  library setup time                                                                    1.0000           -0.0786    32.6996
  data required time                                                                                                32.6996
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6996
  data arrival time                                                                                                -24.9805
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7191

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1515 
  total derate : arrival time                                                                            -0.0277 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1792 

  slack (with derating applied) (MET)                                                                     7.7191 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8983 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[31] (in)                                                             4.5796                     2.6336 &  24.6336 r
  la_oenb[31] (net)                                      2   0.2697 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6336 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.6409   4.5822   1.0500   1.1140   1.2403 &  25.8738 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1339   1.0500            0.0826 &  25.9565 r
  mprj/buf_i[95] (net)                                   1   0.0038 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1339   1.0500   0.0000   0.0000 &  25.9565 r
  data arrival time                                                                                                 25.9565

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1538 &  33.9026 r
  clock reconvergence pessimism                                                                           0.0000    33.9026
  clock uncertainty                                                                                      -0.1000    33.8026
  library setup time                                                                    1.0000           -0.0814    33.7212
  data required time                                                                                                33.7212
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7212
  data arrival time                                                                                                -25.9565
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7647

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2054 
  total derate : arrival time                                                                            -0.0630 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2684 

  slack (with derating applied) (MET)                                                                     7.7647 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0332 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                4.4362                     2.5241 &  24.5241 r
  io_in[7] (net)                                         2   0.2595 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.5241 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0742   4.4418   1.0500   0.4347   0.5555 &  25.0797 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2069   1.0500            0.1605 &  25.2402 r
  mprj/buf_i[199] (net)                                  2   0.0454 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0232   0.2070   1.0500   0.0092   0.0127 &  25.2528 r
  data arrival time                                                                                                 25.2528

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4670 &  33.2158 r
  clock reconvergence pessimism                                                                           0.0000    33.2158
  clock uncertainty                                                                                      -0.1000    33.1158
  library setup time                                                                    1.0000           -0.0853    33.0305
  data required time                                                                                                33.0305
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0305
  data arrival time                                                                                                -25.2528
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7776

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1693 
  total derate : arrival time                                                                            -0.0347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2040 

  slack (with derating applied) (MET)                                                                     7.7776 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9816 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                              4.4862                     2.5786 &  24.5786 r
  la_oenb[7] (net)                                       2   0.2641 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.5786 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1756   4.4890   1.0500   0.9021   1.0195 &  25.5982 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1387   1.0500            0.0938 &  25.6919 r
  mprj/buf_i[71] (net)                                   1   0.0068 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1387   1.0500   0.0000   0.0001 &  25.6920 r
  data arrival time                                                                                                 25.6920

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.9120 &  33.6608 r
  clock reconvergence pessimism                                                                           0.0000    33.6608
  clock uncertainty                                                                                      -0.1000    33.5608
  library setup time                                                                    1.0000           -0.0821    33.4787
  data required time                                                                                                33.4787
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4787
  data arrival time                                                                                                -25.6920
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7867

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1927 
  total derate : arrival time                                                                            -0.0530 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2457 

  slack (with derating applied) (MET)                                                                     7.7867 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0324 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             4.5147                     2.5999 &  24.5999 r
  la_oenb[14] (net)                                      2   0.2661 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5999 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3016   4.5170   1.0500   0.9456   1.0581 &  25.6580 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1692   1.0500            0.1228 &  25.7808 r
  mprj/buf_i[78] (net)                                   2   0.0234 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0444   0.1692   1.0500   0.0181   0.0193 &  25.8001 r
  data arrival time                                                                                                 25.8001

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0378 &  33.7867 r
  clock reconvergence pessimism                                                                           0.0000    33.7867
  clock uncertainty                                                                                      -0.1000    33.6867
  library setup time                                                                    1.0000           -0.0849    33.6018
  data required time                                                                                                33.6018
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6018
  data arrival time                                                                                                -25.8001
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1993 
  total derate : arrival time                                                                            -0.0572 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2565 

  slack (with derating applied) (MET)                                                                     7.8016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0581 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           4.2007                     2.3939 &  24.3939 r
  wbs_adr_i[14] (net)                                    2   0.2459 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3939 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4917   4.2058   1.0500   0.6027   0.7216 &  25.1155 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1528   1.0500            0.1263 &  25.2418 r
  mprj/buf_i[46] (net)                                   2   0.0160 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0117   0.1528   1.0500   0.0045   0.0049 &  25.2467 r
  data arrival time                                                                                                 25.2467

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5328 &  33.2816 r
  clock reconvergence pessimism                                                                           0.0000    33.2816
  clock uncertainty                                                                                      -0.1000    33.1816
  library setup time                                                                    1.0000           -0.0824    33.0992
  data required time                                                                                                33.0992
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0992
  data arrival time                                                                                                -25.2467
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8525

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1728 
  total derate : arrival time                                                                            -0.0406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2134 

  slack (with derating applied) (MET)                                                                     7.8525 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0659 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            4.1145                     2.3395 &  24.3395 r
  wbs_dat_i[5] (net)                                     2   0.2405 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.3395 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.4967   4.1200   1.0500   0.2004   0.3052 &  24.6447 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1515   1.0500            0.1303 &  24.7750 r
  mprj/buf_i[5] (net)                                    2   0.0159 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0058   0.1515   1.0500   0.0022   0.0025 &  24.7775 r
  data arrival time                                                                                                 24.7775

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.0715 &  32.8203 r
  clock reconvergence pessimism                                                                           0.0000    32.8203
  clock uncertainty                                                                                      -0.1000    32.7203
  library setup time                                                                    1.0000           -0.0783    32.6420
  data required time                                                                                                32.6420
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6420
  data arrival time                                                                                                -24.7775
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8645

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1485 
  total derate : arrival time                                                                            -0.0209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1693 

  slack (with derating applied) (MET)                                                                     7.8645 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0338 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             4.6301                     2.6633 &  24.6633 r
  la_oenb[39] (net)                                      2   0.2727 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6633 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4316   4.6330   1.0500   0.9401   1.0629 &  25.7263 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1523   1.0500            0.0993 &  25.8256 r
  mprj/buf_i[103] (net)                                  2   0.0126 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0192   0.1523   1.0500   0.0076   0.0081 &  25.8337 r
  data arrival time                                                                                                 25.8337

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1471 &  33.8959 r
  clock reconvergence pessimism                                                                           0.0000    33.8959
  clock uncertainty                                                                                      -0.1000    33.7959
  library setup time                                                                    1.0000           -0.0840    33.7119
  data required time                                                                                                33.7119
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7119
  data arrival time                                                                                                -25.8337
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8782

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2051 
  total derate : arrival time                                                                            -0.0557 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2608 

  slack (with derating applied) (MET)                                                                     7.8782 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1390 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          4.3720                     2.5159 &  24.5159 r
  la_data_in[27] (net)                                   2   0.2575 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5159 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2918   4.3741   1.0500   0.9473   1.0579 &  25.5738 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1486   1.0500            0.1116 &  25.6854 r
  mprj/buf_i[155] (net)                                  2   0.0125 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0484   0.1486   1.0500   0.0192   0.0203 &  25.7057 r
  data arrival time                                                                                                 25.7057

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0338 &  33.7826 r
  clock reconvergence pessimism                                                                           0.0000    33.7826
  clock uncertainty                                                                                      -0.1000    33.6826
  library setup time                                                                    1.0000           -0.0837    33.5990
  data required time                                                                                                33.5990
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5990
  data arrival time                                                                                                -25.7057
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1991 
  total derate : arrival time                                                                            -0.0567 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2558 

  slack (with derating applied) (MET)                                                                     7.8933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1491 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             4.4023                     2.5361 &  24.5361 r
  la_oenb[25] (net)                                      2   0.2595 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5361 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2763   4.4042   1.0500   0.9487   1.0575 &  25.5935 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1332   1.0500            0.0933 &  25.6868 r
  mprj/buf_i[89] (net)                                   1   0.0046 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0337   0.1332   1.0500   0.0137   0.0145 &  25.7013 r
  data arrival time                                                                                                 25.7013

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0340 &  33.7829 r
  clock reconvergence pessimism                                                                           0.0000    33.7829
  clock uncertainty                                                                                      -0.1000    33.6829
  library setup time                                                                    1.0000           -0.0812    33.6017
  data required time                                                                                                33.6017
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6017
  data arrival time                                                                                                -25.7013
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9004

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1991 
  total derate : arrival time                                                                            -0.0555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2546 

  slack (with derating applied) (MET)                                                                     7.9004 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1550 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            4.1153                     2.3415 &  24.3415 r
  wbs_sel_i[3] (net)                                     2   0.2406 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.3415 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5200   4.1206   1.0500   0.2091   0.3137 &  24.6552 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1524   1.0500            0.1311 &  24.7863 r
  mprj/buf_i[233] (net)                                  2   0.0165 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1524   1.0500   0.0000   0.0002 &  24.7865 r
  data arrival time                                                                                                 24.7865

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.1313 &  32.8801 r
  clock reconvergence pessimism                                                                           0.0000    32.8801
  clock uncertainty                                                                                      -0.1000    32.7801
  library setup time                                                                    1.0000           -0.0791    32.7010
  data required time                                                                                                32.7010
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7010
  data arrival time                                                                                                -24.7865
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9145

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1516 
  total derate : arrival time                                                                            -0.0212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1728 

  slack (with derating applied) (MET)                                                                     7.9145 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0873 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[34] (in)                                                             4.4820                     2.5734 &  24.5734 r
  la_oenb[34] (net)                                      2   0.2637 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5734 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3499   4.4850   1.0500   0.9649   1.0863 &  25.6597 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1621   1.0500            0.1181 &  25.7778 r
  mprj/buf_i[98] (net)                                   2   0.0194 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0192   0.1621   1.0500   0.0076   0.0083 &  25.7860 r
  data arrival time                                                                                                 25.7860

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1537 &  33.9025 r
  clock reconvergence pessimism                                                                           0.0000    33.9025
  clock uncertainty                                                                                      -0.1000    33.8025
  library setup time                                                                    1.0000           -0.0846    33.7180
  data required time                                                                                                33.7180
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7180
  data arrival time                                                                                                -25.7860
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9319

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2054 
  total derate : arrival time                                                                            -0.0577 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2632 

  slack (with derating applied) (MET)                                                                     7.9319 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1951 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          4.4036                     2.5326 &  24.5326 r
  la_data_in[10] (net)                                   2   0.2593 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5326 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7481   4.4060   1.0500   0.7174   0.8196 &  25.3522 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1586   1.0500            0.1196 &  25.4718 r
  mprj/buf_i[138] (net)                                  2   0.0179 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0260   0.1586   1.0500   0.0105   0.0112 &  25.4830 r
  data arrival time                                                                                                 25.4830

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.9055 &  33.6543 r
  clock reconvergence pessimism                                                                           0.0000    33.6543
  clock uncertainty                                                                                      -0.1000    33.5543
  library setup time                                                                    1.0000           -0.0840    33.4703
  data required time                                                                                                33.4703
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4703
  data arrival time                                                                                                -25.4830
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9873

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1924 
  total derate : arrival time                                                                            -0.0453 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2376 

  slack (with derating applied) (MET)                                                                     7.9873 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2249 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           4.0035                     2.2862 &  24.2862 r
  la_data_in[1] (net)                                    2   0.2346 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2862 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9113   4.0076   1.0500   0.7517   0.8658 &  25.1520 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1323   1.0500            0.1176 &  25.2696 r
  mprj/buf_i[129] (net)                                  1   0.0069 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1323   1.0500   0.0000   0.0001 &  25.2697 r
  data arrival time                                                                                                 25.2697

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.6885 &  33.4374 r
  clock reconvergence pessimism                                                                           0.0000    33.4374
  clock uncertainty                                                                                      -0.1000    33.3374
  library setup time                                                                    1.0000           -0.0802    33.2572
  data required time                                                                                                33.2572
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2572
  data arrival time                                                                                                -25.2697
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9875

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1810 
  total derate : arrival time                                                                            -0.0468 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2278 

  slack (with derating applied) (MET)                                                                     7.9875 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2152 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               4.5376                     2.5917 &  24.5917 r
  io_in[28] (net)                                        2   0.2661 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.5917 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0097   4.5423   1.0500   0.8170   0.9466 &  25.5383 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1893   1.0500            0.1406 &  25.6790 r
  mprj/buf_i[220] (net)                                  2   0.0355 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1894   1.0500   0.0000   0.0009 &  25.6799 r
  data arrival time                                                                                                 25.6799

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1152 &  33.8640 r
  clock reconvergence pessimism                                                                           0.0000    33.8640
  clock uncertainty                                                                                      -0.1000    33.7640
  library setup time                                                                    1.0000           -0.0862    33.6779
  data required time                                                                                                33.6779
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6779
  data arrival time                                                                                                -25.6799
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9980

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2034 
  total derate : arrival time                                                                            -0.0518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2552 

  slack (with derating applied) (MET)                                                                     7.9980 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2532 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           4.0744                     2.3242 &  24.3242 r
  wbs_adr_i[21] (net)                                    2   0.2386 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3242 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3684   4.0789   1.0500   0.5514   0.6604 &  24.9845 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1509   1.0500            0.1322 &  25.1167 r
  mprj/buf_i[53] (net)                                   2   0.0159 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0384   0.1509   1.0500   0.0153   0.0162 &  25.1330 r
  data arrival time                                                                                                 25.1330

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5742 &  33.3230 r
  clock reconvergence pessimism                                                                           0.0000    33.3230
  clock uncertainty                                                                                      -0.1000    33.2230
  library setup time                                                                    1.0000           -0.0825    33.1405
  data required time                                                                                                33.1405
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1405
  data arrival time                                                                                                -25.1330
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1749 
  total derate : arrival time                                                                            -0.0385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2135 

  slack (with derating applied) (MET)                                                                     8.0076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2210 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             3.4737                     1.9937 &  23.9937 r
  la_oenb[15] (net)                                      2   0.2040 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9937 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.2021   3.4755   1.0500   1.3169   1.4329 &  25.4266 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1431   1.0500            0.1615 &  25.5881 r
  mprj/buf_i[79] (net)                                   2   0.0160 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0174   0.1431   1.0500   0.0069   0.0074 &  25.5955 r
  data arrival time                                                                                                 25.5955

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0397 &  33.7886 r
  clock reconvergence pessimism                                                                           0.0000    33.7886
  clock uncertainty                                                                                      -0.1000    33.6886
  library setup time                                                                    1.0000           -0.0832    33.6053
  data required time                                                                                                33.6053
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6053
  data arrival time                                                                                                -25.5955
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0098

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1994 
  total derate : arrival time                                                                            -0.0763 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2757 

  slack (with derating applied) (MET)                                                                     8.0098 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2855 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           4.1408                     2.3590 &  24.3590 r
  wbs_adr_i[28] (net)                                    2   0.2423 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3590 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5630   4.1459   1.0500   0.6259   0.7428 &  25.1019 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1310   1.0500            0.1075 &  25.2093 r
  mprj/buf_i[60] (net)                                   1   0.0053 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0080   0.1310   1.0500   0.0030   0.0032 &  25.2125 r
  data arrival time                                                                                                 25.2125

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.6557 &  33.4046 r
  clock reconvergence pessimism                                                                           0.0000    33.4046
  clock uncertainty                                                                                      -0.1000    33.3046
  library setup time                                                                    1.0000           -0.0798    33.2248
  data required time                                                                                                33.2248
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2248
  data arrival time                                                                                                -25.2125
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0122

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1792 
  total derate : arrival time                                                                            -0.0406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2199 

  slack (with derating applied) (MET)                                                                     8.0122 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2321 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                4.0639                     2.3162 &  24.3162 r
  io_in[8] (net)                                         2   0.2379 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.3162 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0676   4.0685   1.0500   0.4350   0.5409 &  24.8571 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1918   1.0500            0.1713 &  25.0284 r
  mprj/buf_i[200] (net)                                  2   0.0410 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0366   0.1919   1.0500   0.0139   0.0157 &  25.0441 r
  data arrival time                                                                                                 25.0441

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4931 &  33.2420 r
  clock reconvergence pessimism                                                                           0.0000    33.2420
  clock uncertainty                                                                                      -0.1000    33.1420
  library setup time                                                                    1.0000           -0.0846    33.0574
  data required time                                                                                                33.0574
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0574
  data arrival time                                                                                                -25.0441
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0133

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1707 
  total derate : arrival time                                                                            -0.0347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2053 

  slack (with derating applied) (MET)                                                                     8.0133 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2187 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           4.3274                     2.4664 &  24.4664 r
  wbs_dat_i[14] (net)                                    2   0.2534 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4664 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9585   4.3327   1.0500   0.3864   0.4983 &  24.9647 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1370   1.0500            0.1019 &  25.0666 r
  mprj/buf_i[14] (net)                                   1   0.0070 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0062   0.1370   1.0500   0.0023   0.0025 &  25.0691 r
  data arrival time                                                                                                 25.0691

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5227 &  33.2716 r
  clock reconvergence pessimism                                                                           0.0000    33.2716
  clock uncertainty                                                                                      -0.1000    33.1716
  library setup time                                                                    1.0000           -0.0804    33.0912
  data required time                                                                                                33.0912
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0912
  data arrival time                                                                                                -25.0691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0221

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1722 
  total derate : arrival time                                                                            -0.0287 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2009 

  slack (with derating applied) (MET)                                                                     8.0221 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2230 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               4.0566                     2.3080 &  24.3080 r
  wbs_stb_i (net)                                        2   0.2372 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.3080 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2956   4.0621   1.0500   0.1127   0.2110 &  24.5190 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1562   1.0500            0.1382 &  24.6572 r
  mprj/buf_i[235] (net)                                  2   0.0193 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0760   0.1562   1.0500   0.0310   0.0328 &  24.6900 r
  data arrival time                                                                                                 24.6900

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.1635 &  32.9123 r
  clock reconvergence pessimism                                                                           0.0000    32.9123
  clock uncertainty                                                                                      -0.1000    32.8123
  library setup time                                                                    1.0000           -0.0797    32.7326
  data required time                                                                                                32.7326
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7326
  data arrival time                                                                                                -24.6900
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0426

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1533 
  total derate : arrival time                                                                            -0.0182 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1715 

  slack (with derating applied) (MET)                                                                     8.0426 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2141 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           4.1729                     2.3824 &  24.3824 r
  wbs_adr_i[24] (net)                                    2   0.2445 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3824 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2167   4.1774   1.0500   0.4858   0.5921 &  24.9745 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1263   1.0500            0.1005 &  25.0751 r
  mprj/buf_i[56] (net)                                   1   0.0027 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1263   1.0500   0.0000   0.0000 &  25.0751 r
  data arrival time                                                                                                 25.0751

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5752 &  33.3241 r
  clock reconvergence pessimism                                                                           0.0000    33.3241
  clock uncertainty                                                                                      -0.1000    33.2241
  library setup time                                                                    1.0000           -0.0784    33.1456
  data required time                                                                                                33.1456
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1456
  data arrival time                                                                                                -25.0751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0706

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1750 
  total derate : arrival time                                                                            -0.0330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2080 

  slack (with derating applied) (MET)                                                                     8.0706 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2785 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           3.8866                     2.2113 &  24.2113 r
  wbs_dat_i[11] (net)                                    2   0.2272 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2113 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1859   3.8913   1.0500   0.0728   0.1622 &  24.3735 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1359   1.0500            0.1286 &  24.5021 r
  mprj/buf_i[11] (net)                                   2   0.0094 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1359   1.0500   0.0000   0.0001 &  24.5022 r
  data arrival time                                                                                                 24.5022

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.0114 &  32.7603 r
  clock reconvergence pessimism                                                                           0.0000    32.7603
  clock uncertainty                                                                                      -0.1000    32.6603
  library setup time                                                                    1.0000           -0.0754    32.5848
  data required time                                                                                                32.5848
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5848
  data arrival time                                                                                                -24.5022
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0826

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1453 
  total derate : arrival time                                                                            -0.0139 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1592 

  slack (with derating applied) (MET)                                                                     8.0826 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2418 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               3.6838                     2.1074 &  24.1074 r
  io_in[11] (net)                                        2   0.2160 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1074 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2927   3.6863   1.0500   0.5237   0.6075 &  24.7149 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1834   1.0500            0.1861 &  24.9010 r
  mprj/buf_i[203] (net)                                  2   0.0391 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1834   1.0500   0.0000   0.0010 &  24.9020 r
  data arrival time                                                                                                 24.9020

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4217 &  33.1705 r
  clock reconvergence pessimism                                                                           0.0000    33.1705
  clock uncertainty                                                                                      -0.1000    33.0705
  library setup time                                                                    1.0000           -0.0836    32.9869
  data required time                                                                                                32.9869
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9869
  data arrival time                                                                                                -24.9020
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0850

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1669 
  total derate : arrival time                                                                            -0.0378 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2047 

  slack (with derating applied) (MET)                                                                     8.0850 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2897 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                                3.8737                     2.2108 &  24.2108 r
  io_in[9] (net)                                         2   0.2269 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.2108 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9484   3.8774   1.0500   0.3837   0.4770 &  24.6878 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1997   1.0500            0.1899 &  24.8777 r
  mprj/buf_i[201] (net)                                  2   0.0474 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0338   0.1997   1.0500   0.0136   0.0156 &  24.8933 r
  data arrival time                                                                                                 24.8933

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4217 &  33.1705 r
  clock reconvergence pessimism                                                                           0.0000    33.1705
  clock uncertainty                                                                                      -0.1000    33.0705
  library setup time                                                                    1.0000           -0.0846    32.9859
  data required time                                                                                                32.9859
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9859
  data arrival time                                                                                                -24.8933
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0926

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1669 
  total derate : arrival time                                                                            -0.0325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1994 

  slack (with derating applied) (MET)                                                                     8.0926 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2921 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[39] (in)                                                          4.0973                     2.3360 &  24.3360 r
  la_data_in[39] (net)                                   2   0.2399 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3360 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5377   4.1022   1.0500   1.0066   1.1394 &  25.4754 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1408   1.0500            0.1204 &  25.5958 r
  mprj/buf_i[167] (net)                                  2   0.0104 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0286   0.1408   1.0500   0.0116   0.0123 &  25.6081 r
  data arrival time                                                                                                 25.6081

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1475 &  33.8963 r
  clock reconvergence pessimism                                                                           0.0000    33.8963
  clock uncertainty                                                                                      -0.1000    33.7963
  library setup time                                                                    1.0000           -0.0828    33.7135
  data required time                                                                                                33.7135
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7135
  data arrival time                                                                                                -25.6081
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1054

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2051 
  total derate : arrival time                                                                            -0.0606 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2657 

  slack (with derating applied) (MET)                                                                     8.1054 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3711 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                               5.6429                     3.1776 &  25.1776 r
  io_in[36] (net)                                        2   0.3317 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.1776 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.6565   1.0500   0.0000   0.1803 &  25.3579 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2432   1.0500            0.1224 &  25.4802 r
  mprj/buf_i[228] (net)                                  2   0.0559 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0199   0.2434   1.0500   0.0077   0.0124 &  25.4927 r
  data arrival time                                                                                                 25.4927

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0494 &  33.7982 r
  clock reconvergence pessimism                                                                           0.0000    33.7982
  clock uncertainty                                                                                      -0.1000    33.6982
  library setup time                                                                    1.0000           -0.0893    33.6089
  data required time                                                                                                33.6089
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6089
  data arrival time                                                                                                -25.4927
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1162

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1999 
  total derate : arrival time                                                                            -0.0150 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2150 

  slack (with derating applied) (MET)                                                                     8.1162 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3312 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                             4.4104                     2.5329 &  24.5329 r
  la_oenb[35] (net)                                      2   0.2595 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5329 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0928   4.4133   1.0500   0.8544   0.9694 &  25.5023 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1329   1.0500            0.0924 &  25.5947 r
  mprj/buf_i[99] (net)                                   1   0.0044 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1329   1.0500   0.0000   0.0000 &  25.5947 r
  data arrival time                                                                                                 25.5947

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1490 &  33.8979 r
  clock reconvergence pessimism                                                                           0.0000    33.8979
  clock uncertainty                                                                                      -0.1000    33.7979
  library setup time                                                                    1.0000           -0.0812    33.7167
  data required time                                                                                                33.7167
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7167
  data arrival time                                                                                                -25.5947
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2052 
  total derate : arrival time                                                                            -0.0506 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2557 

  slack (with derating applied) (MET)                                                                     8.1220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3777 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                           4.2000                     2.3957 &  24.3957 r
  wbs_adr_i[15] (net)                                    2   0.2460 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3957 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9671   4.2049   1.0500   0.3934   0.5007 &  24.8964 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1306   1.0500            0.1033 &  24.9997 r
  mprj/buf_i[47] (net)                                   1   0.0047 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1306   1.0500   0.0000   0.0001 &  24.9998 r
  data arrival time                                                                                                 24.9998

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5532 &  33.3020 r
  clock reconvergence pessimism                                                                           0.0000    33.3020
  clock uncertainty                                                                                      -0.1000    33.2020
  library setup time                                                                    1.0000           -0.0792    33.1228
  data required time                                                                                                33.1228
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1228
  data arrival time                                                                                                -24.9998
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1230

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1738 
  total derate : arrival time                                                                            -0.0288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2026 

  slack (with derating applied) (MET)                                                                     8.1230 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3256 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           4.3425                     2.4762 &  24.4762 r
  wbs_dat_i[13] (net)                                    2   0.2543 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4762 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7437   4.3476   1.0500   0.3012   0.4068 &  24.8830 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1551   1.0500            0.1198 &  25.0028 r
  mprj/buf_i[13] (net)                                   2   0.0163 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0294   0.1551   1.0500   0.0119   0.0127 &  25.0155 r
  data arrival time                                                                                                 25.0155

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5724 &  33.3213 r
  clock reconvergence pessimism                                                                           0.0000    33.3213
  clock uncertainty                                                                                      -0.1000    33.2213
  library setup time                                                                    1.0000           -0.0827    33.1385
  data required time                                                                                                33.1385
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1385
  data arrival time                                                                                                -25.0155
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1230

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1748 
  total derate : arrival time                                                                            -0.0257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2005 

  slack (with derating applied) (MET)                                                                     8.1230 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3235 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          4.0899                     2.3329 &  24.3329 r
  la_data_in[46] (net)                                   2   0.2395 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3329 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8935   4.0944   1.0500   0.7716   0.8907 &  25.2236 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1930   1.0500            0.1707 &  25.3944 r
  mprj/buf_i[174] (net)                                  2   0.0414 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1691   0.1930   1.0500   0.0678   0.0720 &  25.4663 r
  data arrival time                                                                                                 25.4663

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0276 &  33.7764 r
  clock reconvergence pessimism                                                                           0.0000    33.7764
  clock uncertainty                                                                                      -0.1000    33.6764
  library setup time                                                                    1.0000           -0.0863    33.5901
  data required time                                                                                                33.5901
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5901
  data arrival time                                                                                                -25.4663
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1238

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1988 
  total derate : arrival time                                                                            -0.0540 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2528 

  slack (with derating applied) (MET)                                                                     8.1238 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3765 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[51] (in)                                                             4.2639                     2.4309 &  24.4309 r
  la_oenb[51] (net)                                      2   0.2497 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.4309 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9344   4.2691   1.0500   0.7874   0.9151 &  25.3459 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1933   1.0500            0.1607 &  25.5066 r
  mprj/buf_i[115] (net)                                  2   0.0401 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1175   0.1933   1.0500   0.0479   0.0511 &  25.5577 r
  data arrival time                                                                                                 25.5577

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1629 &  33.9117 r
  clock reconvergence pessimism                                                                           0.0000    33.9117
  clock uncertainty                                                                                      -0.1000    33.8117
  library setup time                                                                    1.0000           -0.0864    33.7253
  data required time                                                                                                33.7253
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7253
  data arrival time                                                                                                -25.5577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1676

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2059 
  total derate : arrival time                                                                            -0.0537 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2596 

  slack (with derating applied) (MET)                                                                     8.1676 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4272 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                           3.9637                     2.2685 &  24.2685 r
  la_data_in[0] (net)                                    2   0.2326 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2685 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6723   3.9672   1.0500   0.6178   0.7204 &  24.9889 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1293   1.0500            0.1170 &  25.1059 r
  mprj/buf_i[128] (net)                                  1   0.0056 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1293   1.0500   0.0000   0.0000 &  25.1059 r
  data arrival time                                                                                                 25.1059

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.7054 &  33.4542 r
  clock reconvergence pessimism                                                                           0.0000    33.4542
  clock uncertainty                                                                                      -0.1000    33.3542
  library setup time                                                                    1.0000           -0.0796    33.2746
  data required time                                                                                                33.2746
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2746
  data arrival time                                                                                                -25.1059
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1686

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1818 
  total derate : arrival time                                                                            -0.0399 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2217 

  slack (with derating applied) (MET)                                                                     8.1686 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3903 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            3.9261                     2.2356 &  24.2356 r
  wbs_adr_i[3] (net)                                     2   0.2296 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.2356 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1615   3.9308   1.0500   0.0624   0.1520 &  24.3876 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1366   1.0500            0.1269 &  24.5145 r
  mprj/buf_i[35] (net)                                   2   0.0095 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0173   0.1366   1.0500   0.0069   0.0073 &  24.5218 r
  data arrival time                                                                                                 24.5218

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.1332 &  32.8821 r
  clock reconvergence pessimism                                                                           0.0000    32.8821
  clock uncertainty                                                                                      -0.1000    32.7821
  library setup time                                                                    1.0000           -0.0771    32.7049
  data required time                                                                                                32.7049
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7049
  data arrival time                                                                                                -24.5218
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1517 
  total derate : arrival time                                                                            -0.0136 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1654 

  slack (with derating applied) (MET)                                                                     8.1832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3485 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                               3.5881                     2.0500 &  24.0500 r
  io_in[10] (net)                                        2   0.2102 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.0500 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1609   3.5908   1.0500   0.4615   0.5454 &  24.5954 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1896   1.0500            0.1975 &  24.7929 r
  mprj/buf_i[202] (net)                                  2   0.0437 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0191   0.1896   1.0500   0.0075   0.0090 &  24.8019 r
  data arrival time                                                                                                 24.8019

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4217 &  33.1705 r
  clock reconvergence pessimism                                                                           0.0000    33.1705
  clock uncertainty                                                                                      -0.1000    33.0705
  library setup time                                                                    1.0000           -0.0840    32.9865
  data required time                                                                                                32.9865
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9865
  data arrival time                                                                                                -24.8019
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1669 
  total derate : arrival time                                                                            -0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2027 

  slack (with derating applied) (MET)                                                                     8.1846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3873 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[4] (in)                                                           4.1820                     2.3865 &  24.3865 r
  la_data_in[4] (net)                                    2   0.2450 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3865 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7098   4.1868   1.0500   0.6590   0.7757 &  25.1622 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1339   1.0500            0.1080 &  25.2702 r
  mprj/buf_i[132] (net)                                  1   0.0065 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0346   0.1339   1.0500   0.0141   0.0149 &  25.2850 r
  data arrival time                                                                                                 25.2850

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.9062 &  33.6550 r
  clock reconvergence pessimism                                                                           0.0000    33.6550
  clock uncertainty                                                                                      -0.1000    33.5550
  library setup time                                                                    1.0000           -0.0811    33.4740
  data required time                                                                                                33.4740
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4740
  data arrival time                                                                                                -25.2850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1889

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1924 
  total derate : arrival time                                                                            -0.0428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2352 

  slack (with derating applied) (MET)                                                                     8.1889 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4241 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            4.0047                     2.2787 &  24.2787 r
  wbs_dat_i[0] (net)                                     2   0.2341 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.2787 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   4.0097   1.0500   0.0000   0.0910 &  24.3697 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1501   1.0500            0.1356 &  24.5053 r
  mprj/buf_i[0] (net)                                    2   0.0160 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0420   0.1501   1.0500   0.0163   0.0173 &  24.5226 r
  data arrival time                                                                                                 24.5226

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.1716 &  32.9204 r
  clock reconvergence pessimism                                                                           0.0000    32.9204
  clock uncertainty                                                                                      -0.1000    32.8204
  library setup time                                                                    1.0000           -0.0794    32.7410
  data required time                                                                                                32.7410
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7410
  data arrival time                                                                                                -24.5226
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2184

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1537 
  total derate : arrival time                                                                            -0.0116 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1654 

  slack (with derating applied) (MET)                                                                     8.2184 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3838 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           3.8990                     2.2247 &  24.2247 r
  wbs_adr_i[23] (net)                                    2   0.2283 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2247 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1549   3.9030   1.0500   0.4656   0.5645 &  24.7892 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1369   1.0500            0.1289 &  24.9182 r
  mprj/buf_i[55] (net)                                   2   0.0098 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0069   0.1369   1.0500   0.0026   0.0028 &  24.9210 r
  data arrival time                                                                                                 24.9210

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5747 &  33.3235 r
  clock reconvergence pessimism                                                                           0.0000    33.3235
  clock uncertainty                                                                                      -0.1000    33.2235
  library setup time                                                                    1.0000           -0.0806    33.1429
  data required time                                                                                                33.1429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1429
  data arrival time                                                                                                -24.9210
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2219

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1750 
  total derate : arrival time                                                                            -0.0332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2081 

  slack (with derating applied) (MET)                                                                     8.2219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4300 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             3.4731                     1.9934 &  23.9934 r
  la_oenb[19] (net)                                      2   0.2040 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9934 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5489   3.4750   1.0500   1.0357   1.1383 &  25.1317 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1335   1.0500            0.1522 &  25.2839 r
  mprj/buf_i[83] (net)                                   2   0.0109 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0251   0.1335   1.0500   0.0100   0.0106 &  25.2944 r
  data arrival time                                                                                                 25.2944

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.9551 &  33.7040 r
  clock reconvergence pessimism                                                                           0.0000    33.7040
  clock uncertainty                                                                                      -0.1000    33.6040
  library setup time                                                                    1.0000           -0.0810    33.5229
  data required time                                                                                                33.5229
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5229
  data arrival time                                                                                                -25.2944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2285

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1950 
  total derate : arrival time                                                                            -0.0620 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2569 

  slack (with derating applied) (MET)                                                                     8.2285 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4854 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           3.8765                     2.2110 &  24.2110 r
  wbs_dat_i[22] (net)                                    2   0.2269 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2110 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1403   3.8807   1.0500   0.4625   0.5615 &  24.7725 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1404   1.0500            0.1339 &  24.9064 r
  mprj/buf_i[22] (net)                                   2   0.0117 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1404   1.0500   0.0000   0.0001 &  24.9066 r
  data arrival time                                                                                                 24.9066

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5744 &  33.3232 r
  clock reconvergence pessimism                                                                           0.0000    33.3232
  clock uncertainty                                                                                      -0.1000    33.2232
  library setup time                                                                    1.0000           -0.0813    33.1419
  data required time                                                                                                33.1419
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1419
  data arrival time                                                                                                -24.9066
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1749 
  total derate : arrival time                                                                            -0.0331 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2081 

  slack (with derating applied) (MET)                                                                     8.2353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4433 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            4.0144                     2.2827 &  24.2827 r
  wbs_adr_i[7] (net)                                     2   0.2346 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.2827 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3797   4.0197   1.0500   0.1480   0.2468 &  24.5295 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1419   1.0500            0.1268 &  24.6562 r
  mprj/buf_i[39] (net)                                   2   0.0115 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1419   1.0500   0.0000   0.0001 &  24.6564 r
  data arrival time                                                                                                 24.6564

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.3256 &  33.0744 r
  clock reconvergence pessimism                                                                           0.0000    33.0744
  clock uncertainty                                                                                      -0.1000    32.9744
  library setup time                                                                    1.0000           -0.0800    32.8944
  data required time                                                                                                32.8944
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8944
  data arrival time                                                                                                -24.6564
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2380

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1618 
  total derate : arrival time                                                                            -0.0178 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1796 

  slack (with derating applied) (MET)                                                                     8.2380 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4177 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[29] (in)                                                           3.9842                     2.2710 &  24.2710 r
  wbs_dat_i[29] (net)                                    2   0.2332 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2710 r
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6879   3.9881   1.0500   0.2780   0.3709 &  24.6419 r
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1267   1.0500            0.1130 &  24.7550 r
  mprj/buf_i[29] (net)                                   1   0.0042 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1267   1.0500   0.0000   0.0001 &  24.7550 r
  data arrival time                                                                                                 24.7550

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.4239 &  33.1727 r
  clock reconvergence pessimism                                                                           0.0000    33.1727
  clock uncertainty                                                                                      -0.1000    33.0727
  library setup time                                                                    1.0000           -0.0777    32.9951
  data required time                                                                                                32.9951
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9951
  data arrival time                                                                                                -24.7550
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2401

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1670 
  total derate : arrival time                                                                            -0.0231 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1901 

  slack (with derating applied) (MET)                                                                     8.2401 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4301 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           4.0159                     2.2893 &  24.2893 r
  wbs_adr_i[30] (net)                                    2   0.2351 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2893 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4847   4.0206   1.0500   0.5977   0.7080 &  24.9973 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1302   1.0500            0.1146 &  25.1119 r
  mprj/buf_i[62] (net)                                   1   0.0057 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0142   0.1302   1.0500   0.0056   0.0060 &  25.1178 r
  data arrival time                                                                                                 25.1178

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.7945 &  33.5434 r
  clock reconvergence pessimism                                                                           0.0000    33.5434
  clock uncertainty                                                                                      -0.1000    33.4433
  library setup time                                                                    1.0000           -0.0801    33.3632
  data required time                                                                                                33.3632
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3632
  data arrival time                                                                                                -25.1178
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2454

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1865 
  total derate : arrival time                                                                            -0.0395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2260 

  slack (with derating applied) (MET)                                                                     8.2454 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4714 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                             4.4112                     2.5232 &  24.5232 r
  la_oenb[41] (net)                                      2   0.2589 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5232 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6504   4.4152   1.0500   0.6737   0.7891 &  25.3123 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1487   1.0500            0.1092 &  25.4215 r
  mprj/buf_i[105] (net)                                  2   0.0123 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0604   0.1487   1.0500   0.0236   0.0249 &  25.4464 r
  data arrival time                                                                                                 25.4464

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1412 &  33.8900 r
  clock reconvergence pessimism                                                                           0.0000    33.8900
  clock uncertainty                                                                                      -0.1000    33.7900
  library setup time                                                                    1.0000           -0.0838    33.7063
  data required time                                                                                                33.7063
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7063
  data arrival time                                                                                                -25.4464
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2048 
  total derate : arrival time                                                                            -0.0440 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2487 

  slack (with derating applied) (MET)                                                                     8.2599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5086 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          4.0889                     2.3321 &  24.3321 r
  la_data_in[62] (net)                                   2   0.2394 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3321 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0463   4.0936   1.0500   0.4268   0.5335 &  24.8655 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2669   1.0500            0.2253 &  25.0908 r
  mprj/buf_i[190] (net)                                  2   0.0812 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2188   0.2671   1.0500   0.0898   0.0997 &  25.1905 r
  data arrival time                                                                                                 25.1905

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.9057 &  33.6545 r
  clock reconvergence pessimism                                                                           0.0000    33.6545
  clock uncertainty                                                                                      -0.1000    33.5545
  library setup time                                                                    1.0000           -0.0905    33.4640
  data required time                                                                                                33.4640
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4640
  data arrival time                                                                                                -25.1905
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2735

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1924 
  total derate : arrival time                                                                            -0.0409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2333 

  slack (with derating applied) (MET)                                                                     8.2735 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5068 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           3.8956                     2.2225 &  24.2225 r
  wbs_adr_i[25] (net)                                    2   0.2281 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2225 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0624   3.8999   1.0500   0.4306   0.5284 &  24.7509 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1254   1.0500            0.1173 &  24.8682 r
  mprj/buf_i[57] (net)                                   1   0.0042 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1254   1.0500   0.0000   0.0000 &  24.8682 r
  data arrival time                                                                                                 24.8682

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5753 &  33.3241 r
  clock reconvergence pessimism                                                                           0.0000    33.3241
  clock uncertainty                                                                                      -0.1000    33.2241
  library setup time                                                                    1.0000           -0.0783    33.1459
  data required time                                                                                                33.1459
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1459
  data arrival time                                                                                                -24.8682
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2776

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1750 
  total derate : arrival time                                                                            -0.0308 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2057 

  slack (with derating applied) (MET)                                                                     8.2776 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4834 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               3.6462                     2.0982 &  24.0982 r
  io_in[14] (net)                                        2   0.2145 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.0982 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8222   3.6479   1.0500   0.3319   0.4019 &  24.5001 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2003   1.0500            0.2015 &  24.7016 r
  mprj/buf_i[206] (net)                                  2   0.0483 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2004   1.0500   0.0000   0.0028 &  24.7044 r
  data arrival time                                                                                                 24.7044

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4218 &  33.1706 r
  clock reconvergence pessimism                                                                           0.0000    33.1706
  clock uncertainty                                                                                      -0.1000    33.0706
  library setup time                                                                    1.0000           -0.0846    32.9860
  data required time                                                                                                32.9860
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9860
  data arrival time                                                                                                -24.7044
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2816

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1669 
  total derate : arrival time                                                                            -0.0289 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1958 

  slack (with derating applied) (MET)                                                                     8.2816 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4774 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           3.8204                     2.1801 &  24.1801 r
  wbs_dat_i[23] (net)                                    2   0.2237 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1801 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0788   3.8243   1.0500   0.4382   0.5337 &  24.7138 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1284   1.0500            0.1251 &  24.8389 r
  mprj/buf_i[23] (net)                                   1   0.0061 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0093   0.1284   1.0500   0.0036   0.0038 &  24.8427 r
  data arrival time                                                                                                 24.8427

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5751 &  33.3240 r
  clock reconvergence pessimism                                                                           0.0000    33.3240
  clock uncertainty                                                                                      -0.1000    33.2240
  library setup time                                                                    1.0000           -0.0789    33.1451
  data required time                                                                                                33.1451
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1451
  data arrival time                                                                                                -24.8427
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1750 
  total derate : arrival time                                                                            -0.0316 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2065 

  slack (with derating applied) (MET)                                                                     8.3024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5089 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           3.4990                     1.9944 &  23.9944 r
  wbs_dat_i[19] (net)                                    2   0.2046 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9944 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1926   3.5024   1.0500   0.0765   0.1485 &  24.1429 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1427   1.0500            0.1595 &  24.3024 r
  mprj/buf_i[19] (net)                                   2   0.0156 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0119   0.1427   1.0500   0.0046   0.0050 &  24.3074 r
  data arrival time                                                                                                 24.3074

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.0547 &  32.8035 r
  clock reconvergence pessimism                                                                           0.0000    32.8035
  clock uncertainty                                                                                      -0.1000    32.7035
  library setup time                                                                    1.0000           -0.0774    32.6262
  data required time                                                                                                32.6262
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6262
  data arrival time                                                                                                -24.3074
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3187

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0149 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1625 

  slack (with derating applied) (MET)                                                                     8.3187 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4812 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                               4.5500                     2.5872 &  24.5872 r
  io_in[30] (net)                                        2   0.2661 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.5872 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0743   4.5564   1.0500   0.4379   0.5659 &  25.1531 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1908   1.0500            0.1411 &  25.2943 r
  mprj/buf_i[222] (net)                                  2   0.0362 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0208   0.1908   1.0500   0.0082   0.0094 &  25.3037 r
  data arrival time                                                                                                 25.3037

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1001 &  33.8490 r
  clock reconvergence pessimism                                                                           0.0000    33.8490
  clock uncertainty                                                                                      -0.1000    33.7490
  library setup time                                                                    1.0000           -0.0862    33.6627
  data required time                                                                                                33.6627
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6627
  data arrival time                                                                                                -25.3037
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3590

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2026 
  total derate : arrival time                                                                            -0.0341 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2367 

  slack (with derating applied) (MET)                                                                     8.3590 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5957 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               3.8078                     2.1859 &  24.1859 r
  io_in[22] (net)                                        2   0.2238 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1859 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1133   3.8098   1.0500   0.7890   0.8853 &  25.0712 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1784   1.0500            0.1741 &  25.2454 r
  mprj/buf_i[214] (net)                                  2   0.0350 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0065   0.1784   1.0500   0.0025   0.0036 &  25.2489 r
  data arrival time                                                                                                 25.2489

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0504 &  33.7992 r
  clock reconvergence pessimism                                                                           0.0000    33.7992
  clock uncertainty                                                                                      -0.1000    33.6992
  library setup time                                                                    1.0000           -0.0855    33.6137
  data required time                                                                                                33.6137
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6137
  data arrival time                                                                                                -25.2489
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3648

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2000 
  total derate : arrival time                                                                            -0.0506 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2506 

  slack (with derating applied) (MET)                                                                     8.3648 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6154 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          4.0256                     2.2972 &  24.2972 r
  la_data_in[44] (net)                                   2   0.2358 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2972 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7286   4.0299   1.0500   0.7016   0.8148 &  25.1120 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1798   1.0500            0.1622 &  25.2742 r
  mprj/buf_i[172] (net)                                  2   0.0339 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1140   0.1798   1.0500   0.0434   0.0462 &  25.3203 r
  data arrival time                                                                                                 25.3203

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1450 &  33.8938 r
  clock reconvergence pessimism                                                                           0.0000    33.8938
  clock uncertainty                                                                                      -0.1000    33.7938
  library setup time                                                                    1.0000           -0.0856    33.7082
  data required time                                                                                                33.7082
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7082
  data arrival time                                                                                                -25.3203
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3879

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2050 
  total derate : arrival time                                                                            -0.0487 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2537 

  slack (with derating applied) (MET)                                                                     8.3879 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6416 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             3.6425                     2.0937 &  24.0937 r
  la_oenb[10] (net)                                      2   0.2142 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0937 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7192   3.6443   1.0500   0.6892   0.7766 &  24.8703 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1467   1.0500            0.1546 &  25.0249 r
  mprj/buf_i[74] (net)                                   2   0.0168 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0061   0.1467   1.0500   0.0023   0.0026 &  25.0276 r
  data arrival time                                                                                                 25.0276

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.9056 &  33.6545 r
  clock reconvergence pessimism                                                                           0.0000    33.6545
  clock uncertainty                                                                                      -0.1000    33.5545
  library setup time                                                                    1.0000           -0.0833    33.4712
  data required time                                                                                                33.4712
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4712
  data arrival time                                                                                                -25.0276
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1924 
  total derate : arrival time                                                                            -0.0445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2369 

  slack (with derating applied) (MET)                                                                     8.4436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6805 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             3.9870                     2.2719 &  24.2719 r
  la_oenb[62] (net)                                      2   0.2333 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2719 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9114   3.9915   1.0500   0.3711   0.4739 &  24.7458 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2443   1.0500            0.2156 &  24.9614 r
  mprj/buf_i[126] (net)                                  2   0.0698 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0979   0.2445   1.0500   0.0391   0.0462 &  25.0076 r
  data arrival time                                                                                                 25.0076

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.8925 &  33.6413 r
  clock reconvergence pessimism                                                                           0.0000    33.6413
  clock uncertainty                                                                                      -0.1000    33.5413
  library setup time                                                                    1.0000           -0.0891    33.4522
  data required time                                                                                                33.4522
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4522
  data arrival time                                                                                                -25.0076
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4446

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1917 
  total derate : arrival time                                                                            -0.0350 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2267 

  slack (with derating applied) (MET)                                                                     8.4446 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6713 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[18] (in)                                                          3.4959                     2.0080 &  24.0080 r
  la_data_in[18] (net)                                   2   0.2054 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0080 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9858   3.4976   1.0500   0.7727   0.8617 &  24.8697 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1294   1.0500            0.1466 &  25.0164 r
  mprj/buf_i[146] (net)                                  2   0.0087 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0052   0.1294   1.0500   0.0020   0.0021 &  25.0185 r
  data arrival time                                                                                                 25.0185

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.9050 &  33.6538 r
  clock reconvergence pessimism                                                                           0.0000    33.6538
  clock uncertainty                                                                                      -0.1000    33.5538
  library setup time                                                                    1.0000           -0.0801    33.4737
  data required time                                                                                                33.4737
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4737
  data arrival time                                                                                                -25.0185
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4551

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1923 
  total derate : arrival time                                                                            -0.0481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2405 

  slack (with derating applied) (MET)                                                                     8.4551 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6956 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           3.8728                     2.2099 &  24.2099 r
  wbs_adr_i[26] (net)                                    2   0.2268 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2099 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9164   3.8768   1.0500   0.3719   0.4650 &  24.6750 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1258   1.0500            0.1192 &  24.7941 r
  mprj/buf_i[58] (net)                                   1   0.0045 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1258   1.0500   0.0000   0.0001 &  24.7942 r
  data arrival time                                                                                                 24.7942

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.6885 &  33.4374 r
  clock reconvergence pessimism                                                                           0.0000    33.4374
  clock uncertainty                                                                                      -0.1000    33.3374
  library setup time                                                                    1.0000           -0.0788    33.2585
  data required time                                                                                                33.2585
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2585
  data arrival time                                                                                                -24.7942
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4643

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1810 
  total derate : arrival time                                                                            -0.0278 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2088 

  slack (with derating applied) (MET)                                                                     8.4643 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6731 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            3.7351                     2.1283 &  24.1283 r
  wbs_adr_i[9] (net)                                     2   0.2185 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.1283 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2147   3.7392   1.0500   0.0810   0.1637 &  24.2920 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1346   1.0500            0.1369 &  24.4289 r
  mprj/buf_i[41] (net)                                   2   0.0098 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1346   1.0500   0.0000   0.0001 &  24.4290 r
  data arrival time                                                                                                 24.4290

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.3255 &  33.0743 r
  clock reconvergence pessimism                                                                           0.0000    33.0743
  clock uncertainty                                                                                      -0.1000    32.9743
  library setup time                                                                    1.0000           -0.0785    32.8958
  data required time                                                                                                32.8958
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8958
  data arrival time                                                                                                -24.4290
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4668

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1618 
  total derate : arrival time                                                                            -0.0143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1762 

  slack (with derating applied) (MET)                                                                     8.4668 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6430 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[63] (in)                                                          3.8764                     2.2096 &  24.2096 r
  la_data_in[63] (net)                                   2   0.2268 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2096 r
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7330   3.8806   1.0500   0.2966   0.3923 &  24.6019 r
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2802   1.0500            0.2449 &  24.8468 r
  mprj/buf_i[191] (net)                                  2   0.0895 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2621   0.2805   1.0500   0.1102   0.1224 &  24.9692 r
  data arrival time                                                                                                 24.9692

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.8925 &  33.6413 r
  clock reconvergence pessimism                                                                           0.0000    33.6413
  clock uncertainty                                                                                      -0.1000    33.5413
  library setup time                                                                    1.0000           -0.0913    33.4501
  data required time                                                                                                33.4501
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4501
  data arrival time                                                                                                -24.9692
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4809

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1917 
  total derate : arrival time                                                                            -0.0362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2279 

  slack (with derating applied) (MET)                                                                     8.4809 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7087 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           3.7667                     2.1470 &  24.1470 r
  wbs_adr_i[29] (net)                                    2   0.2204 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1470 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8958   3.7709   1.0500   0.3652   0.4576 &  24.6046 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1240   1.0500            0.1240 &  24.7286 r
  mprj/buf_i[61] (net)                                   1   0.0043 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1240   1.0500   0.0000   0.0001 &  24.7287 r
  data arrival time                                                                                                 24.7287

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.6555 &  33.4043 r
  clock reconvergence pessimism                                                                           0.0000    33.4043
  clock uncertainty                                                                                      -0.1000    33.3043
  library setup time                                                                    1.0000           -0.0783    33.2260
  data required time                                                                                                33.2260
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2260
  data arrival time                                                                                                -24.7287
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1792 
  total derate : arrival time                                                                            -0.0277 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2069 

  slack (with derating applied) (MET)                                                                     8.4973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7042 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               3.3311                     1.9089 &  23.9089 r
  io_in[13] (net)                                        2   0.1954 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.9089 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6899   3.3332   1.0500   0.2760   0.3419 &  24.2507 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1821   1.0500            0.2058 &  24.4565 r
  mprj/buf_i[205] (net)                                  2   0.0413 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1821   1.0500   0.0000   0.0011 &  24.4575 r
  data arrival time                                                                                                 24.4575

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4236 &  33.1724 r
  clock reconvergence pessimism                                                                           0.0000    33.1724
  clock uncertainty                                                                                      -0.1000    33.0724
  library setup time                                                                    1.0000           -0.0835    32.9889
  data required time                                                                                                32.9889
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9889
  data arrival time                                                                                                -24.4575
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5314

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1670 
  total derate : arrival time                                                                            -0.0261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1931 

  slack (with derating applied) (MET)                                                                     8.5314 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7245 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[20] (in)                                                          3.1974                     1.8320 &  23.8320 r
  la_data_in[20] (net)                                   2   0.1874 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8320 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3316   3.1991   1.0500   0.9510   1.0449 &  24.8769 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1404   1.0500            0.1757 &  25.0526 r
  mprj/buf_i[148] (net)                                  2   0.0166 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0472   0.1404   1.0500   0.0190   0.0202 &  25.0727 r
  data arrival time                                                                                                 25.0727

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0389 &  33.7877 r
  clock reconvergence pessimism                                                                           0.0000    33.7877
  clock uncertainty                                                                                      -0.1000    33.6877
  library setup time                                                                    1.0000           -0.0827    33.6051
  data required time                                                                                                33.6051
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6051
  data arrival time                                                                                                -25.0727
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5324

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1994 
  total derate : arrival time                                                                            -0.0591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2585 

  slack (with derating applied) (MET)                                                                     8.5324 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7908 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          4.0078                     2.2838 &  24.2838 r
  la_data_in[60] (net)                                   2   0.2345 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2838 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6947   4.0123   1.0500   0.2802   0.3782 &  24.6620 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2476   1.0500            0.2171 &  24.8791 r
  mprj/buf_i[188] (net)                                  2   0.0716 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1617   0.2478   1.0500   0.0653   0.0729 &  24.9520 r
  data arrival time                                                                                                 24.9520

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.9363 &  33.6852 r
  clock reconvergence pessimism                                                                           0.0000    33.6852
  clock uncertainty                                                                                      -0.1000    33.5851
  library setup time                                                                    1.0000           -0.0894    33.4958
  data required time                                                                                                33.4958
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4958
  data arrival time                                                                                                -24.9520
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5437

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1940 
  total derate : arrival time                                                                            -0.0318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2258 

  slack (with derating applied) (MET)                                                                     8.5437 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7695 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              3.6828                     2.1027 &  24.1027 r
  la_oenb[5] (net)                                       2   0.2157 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.1027 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9914   3.6864   1.0500   0.4035   0.4925 &  24.5952 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1271   1.0500            0.1325 &  24.7277 r
  mprj/buf_i[69] (net)                                   1   0.0064 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0036   0.1271   1.0500   0.0014   0.0015 &  24.7292 r
  data arrival time                                                                                                 24.7292

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.7295 &  33.4783 r
  clock reconvergence pessimism                                                                           0.0000    33.4783
  clock uncertainty                                                                                      -0.1000    33.3783
  library setup time                                                                    1.0000           -0.0793    33.2990
  data required time                                                                                                33.2990
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2990
  data arrival time                                                                                                -24.7292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5699

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1831 
  total derate : arrival time                                                                            -0.0298 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2129 

  slack (with derating applied) (MET)                                                                     8.5699 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7828 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                          3.2658                     1.8720 &  23.8720 r
  la_data_in[16] (net)                                   2   0.1915 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8720 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2080   3.2676   1.0500   0.8989   0.9917 &  24.8636 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1375   1.0500            0.1690 &  25.0326 r
  mprj/buf_i[144] (net)                                  2   0.0143 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1375   1.0500   0.0000   0.0002 &  25.0328 r
  data arrival time                                                                                                 25.0328

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0401 &  33.7890 r
  clock reconvergence pessimism                                                                           0.0000    33.7890
  clock uncertainty                                                                                      -0.1000    33.6890
  library setup time                                                                    1.0000           -0.0821    33.6069
  data required time                                                                                                33.6069
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6069
  data arrival time                                                                                                -25.0328
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.0553 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2547 

  slack (with derating applied) (MET)                                                                     8.5741 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8288 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           3.8768                     2.2078 &  24.2078 r
  wbs_dat_i[27] (net)                                    2   0.2267 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2078 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4902   3.8810   1.0500   0.2001   0.2891 &  24.4969 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1405   1.0500            0.1340 &  24.6309 r
  mprj/buf_i[27] (net)                                   2   0.0117 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1405   1.0500   0.0000   0.0001 &  24.6310 r
  data arrival time                                                                                                 24.6310

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.6405 &  33.3893 r
  clock reconvergence pessimism                                                                           0.0000    33.3893
  clock uncertainty                                                                                      -0.1000    33.2893
  library setup time                                                                    1.0000           -0.0817    33.2077
  data required time                                                                                                33.2077
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2077
  data arrival time                                                                                                -24.6310
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5766

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1784 
  total derate : arrival time                                                                            -0.0202 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1986 

  slack (with derating applied) (MET)                                                                     8.5766 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7752 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            3.6619                     2.0867 &  24.0867 r
  wbs_dat_i[9] (net)                                     2   0.2142 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.0867 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   3.6659   1.0500   0.0000   0.0764 &  24.1630 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1358   1.0500            0.1427 &  24.3057 r
  mprj/buf_i[9] (net)                                    2   0.0108 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0185   0.1358   1.0500   0.0074   0.0079 &  24.3136 r
  data arrival time                                                                                                 24.3136

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9295   0.9500   0.0000   0.3254 &  33.0743 r
  clock reconvergence pessimism                                                                           0.0000    33.0743
  clock uncertainty                                                                                      -0.1000    32.9743
  library setup time                                                                    1.0000           -0.0788    32.8955
  data required time                                                                                                32.8955
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8955
  data arrival time                                                                                                -24.3136
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1618 
  total derate : arrival time                                                                            -0.0108 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1726 

  slack (with derating applied) (MET)                                                                     8.5819 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7546 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[29] (in)                                                               4.2705                     2.4321 &  24.4321 r
  io_in[29] (net)                                        2   0.2499 
  mprj/io_in[29] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.4321 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9159   4.2758   1.0500   0.3722   0.4830 &  24.9151 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1826   1.0500            0.1502 &  25.0654 r
  mprj/buf_i[221] (net)                                  2   0.0336 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0204   0.1826   1.0500   0.0080   0.0092 &  25.0746 r
  data arrival time                                                                                                 25.0746

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0942 &  33.8430 r
  clock reconvergence pessimism                                                                           0.0000    33.8430
  clock uncertainty                                                                                      -0.1000    33.7430
  library setup time                                                                    1.0000           -0.0858    33.6572
  data required time                                                                                                33.6572
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6572
  data arrival time                                                                                                -25.0746
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2023 
  total derate : arrival time                                                                            -0.0306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2329 

  slack (with derating applied) (MET)                                                                     8.5827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8156 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[30] (in)                                                          3.9716                     2.2742 &  24.2742 r
  la_data_in[30] (net)                                   2   0.2331 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2742 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5894   3.9750   1.0500   0.6181   0.7191 &  24.9934 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1375   1.0500            0.1250 &  25.1184 r
  mprj/buf_i[158] (net)                                  2   0.0096 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0166   0.1375   1.0500   0.0066   0.0070 &  25.1254 r
  data arrival time                                                                                                 25.1254

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1445 &  33.8934 r
  clock reconvergence pessimism                                                                           0.0000    33.8934
  clock uncertainty                                                                                      -0.1000    33.7934
  library setup time                                                                    1.0000           -0.0821    33.7112
  data required time                                                                                                33.7112
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7112
  data arrival time                                                                                                -25.1254
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5858

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2050 
  total derate : arrival time                                                                            -0.0405 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2455 

  slack (with derating applied) (MET)                                                                     8.5858 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8313 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[47] (in)                                                          3.9105                     2.2309 &  24.2309 r
  la_data_in[47] (net)                                   2   0.2290 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2309 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2427   3.9147   1.0500   0.5027   0.6044 &  24.8353 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1982   1.0500            0.1862 &  25.0215 r
  mprj/buf_i[175] (net)                                  2   0.0461 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2058   0.1982   1.0500   0.0898   0.0952 &  25.1167 r
  data arrival time                                                                                                 25.1167

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1602 &  33.9090 r
  clock reconvergence pessimism                                                                           0.0000    33.9090
  clock uncertainty                                                                                      -0.1000    33.8090
  library setup time                                                                    1.0000           -0.0867    33.7223
  data required time                                                                                                33.7223
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7223
  data arrival time                                                                                                -25.1167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6056

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2058 
  total derate : arrival time                                                                            -0.0422 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2480 

  slack (with derating applied) (MET)                                                                     8.6056 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8536 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             3.9670                     2.2612 &  24.2612 r
  la_oenb[63] (net)                                      2   0.2322 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2612 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4249   3.9716   1.0500   0.1713   0.2635 &  24.5246 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2414   1.0500            0.2146 &  24.7392 r
  mprj/buf_i[127] (net)                                  2   0.0683 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1002   0.2417   1.0500   0.0388   0.0462 &  24.7853 r
  data arrival time                                                                                                 24.7853

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.8337 &  33.5826 r
  clock reconvergence pessimism                                                                           0.0000    33.5826
  clock uncertainty                                                                                      -0.1000    33.4826
  library setup time                                                                    1.0000           -0.0889    33.3937
  data required time                                                                                                33.3937
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3937
  data arrival time                                                                                                -24.7853
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6083

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1886 
  total derate : arrival time                                                                            -0.0250 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2136 

  slack (with derating applied) (MET)                                                                     8.6083 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8219 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[42] (in)                                                             4.1893                     2.3884 &  24.3884 r
  la_oenb[42] (net)                                      2   0.2453 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.3884 r
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0369   4.1939   1.0500   0.4231   0.5291 &  24.9174 r
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1670   1.0500            0.1404 &  25.0578 r
  mprj/buf_i[106] (net)                                  2   0.0247 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0616   0.1670   1.0500   0.0242   0.0258 &  25.0836 r
  data arrival time                                                                                                 25.0836

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1422 &  33.8911 r
  clock reconvergence pessimism                                                                           0.0000    33.8911
  clock uncertainty                                                                                      -0.1000    33.7911
  library setup time                                                                    1.0000           -0.0848    33.7062
  data required time                                                                                                33.7062
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7062
  data arrival time                                                                                                -25.0836
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6226

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2048 
  total derate : arrival time                                                                            -0.0331 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2379 

  slack (with derating applied) (MET)                                                                     8.6226 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8606 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[45] (in)                                                          3.9342                     2.2424 &  24.2424 r
  la_data_in[45] (net)                                   2   0.2302 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2424 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2458   3.9386   1.0500   0.4984   0.6022 &  24.8446 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1917   1.0500            0.1788 &  25.0233 r
  mprj/buf_i[173] (net)                                  2   0.0419 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1621   0.1917   1.0500   0.0654   0.0696 &  25.0929 r
  data arrival time                                                                                                 25.0929

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1606 &  33.9095 r
  clock reconvergence pessimism                                                                           0.0000    33.9095
  clock uncertainty                                                                                      -0.1000    33.8095
  library setup time                                                                    1.0000           -0.0863    33.7232
  data required time                                                                                                33.7232
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7232
  data arrival time                                                                                                -25.0929
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6303

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2058 
  total derate : arrival time                                                                            -0.0405 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2463 

  slack (with derating applied) (MET)                                                                     8.6303 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8766 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[57] (in)                                                             3.9084                     2.2371 &  24.2371 r
  la_oenb[57] (net)                                      2   0.2293 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2371 r
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7754   3.9115   1.0500   0.3143   0.4026 &  24.6397 r
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2158   1.0500            0.1996 &  24.8393 r
  mprj/buf_i[121] (net)                                  2   0.0549 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0868   0.2159   1.0500   0.0336   0.0387 &  24.8780 r
  data arrival time                                                                                                 24.8780

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.9539 &  33.7027 r
  clock reconvergence pessimism                                                                           0.0000    33.7027
  clock uncertainty                                                                                      -0.1000    33.6027
  library setup time                                                                    1.0000           -0.0875    33.5152
  data required time                                                                                                33.5152
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5152
  data arrival time                                                                                                -24.8780
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6372

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1949 
  total derate : arrival time                                                                            -0.0305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2254 

  slack (with derating applied) (MET)                                                                     8.6372 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8627 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           3.8300                     2.1839 &  24.1839 r
  wbs_adr_i[27] (net)                                    2   0.2242 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1839 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4002   3.8342   1.0500   0.1623   0.2463 &  24.4301 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1243   1.0500            0.1203 &  24.5505 r
  mprj/buf_i[59] (net)                                   1   0.0040 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1243   1.0500   0.0000   0.0000 &  24.5505 r
  data arrival time                                                                                                 24.5505

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.6275 &  33.3764 r
  clock reconvergence pessimism                                                                           0.0000    33.3764
  clock uncertainty                                                                                      -0.1000    33.2763
  library setup time                                                                    1.0000           -0.0783    33.1981
  data required time                                                                                                33.1981
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1981
  data arrival time                                                                                                -24.5505
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6476

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1777 
  total derate : arrival time                                                                            -0.0175 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1952 

  slack (with derating applied) (MET)                                                                     8.6476 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8428 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           3.6275                     2.0704 &  24.0704 r
  wbs_dat_i[26] (net)                                    2   0.2124 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0704 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7178   3.6310   1.0500   0.2909   0.3736 &  24.4440 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1213   1.0500            0.1302 &  24.5743 r
  mprj/buf_i[26] (net)                                   1   0.0039 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1213   1.0500   0.0000   0.0000 &  24.5743 r
  data arrival time                                                                                                 24.5743

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.6539 &  33.4027 r
  clock reconvergence pessimism                                                                           0.0000    33.4027
  clock uncertainty                                                                                      -0.1000    33.3027
  library setup time                                                                    1.0000           -0.0778    33.2249
  data required time                                                                                                33.2249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2249
  data arrival time                                                                                                -24.5743
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6506

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1791 
  total derate : arrival time                                                                            -0.0240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2031 

  slack (with derating applied) (MET)                                                                     8.6506 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8537 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[36] (in)                                                          3.9215                     2.2350 &  24.2350 r
  la_data_in[36] (net)                                   2   0.2295 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2350 r
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4611   3.9258   1.0500   0.5821   0.6888 &  24.9238 r
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1326   1.0500            0.1231 &  25.0469 r
  mprj/buf_i[164] (net)                                  1   0.0075 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0189   0.1326   1.0500   0.0076   0.0080 &  25.0549 r
  data arrival time                                                                                                 25.0549

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1490 &  33.8979 r
  clock reconvergence pessimism                                                                           0.0000    33.8979
  clock uncertainty                                                                                      -0.1000    33.7978
  library setup time                                                                    1.0000           -0.0811    33.7167
  data required time                                                                                                33.7167
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7167
  data arrival time                                                                                                -25.0549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6618

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2052 
  total derate : arrival time                                                                            -0.0390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2442 

  slack (with derating applied) (MET)                                                                     8.6618 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9060 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          3.9168                     2.2326 &  24.2326 r
  la_data_in[55] (net)                                   2   0.2292 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2326 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9457   3.9212   1.0500   0.3857   0.4855 &  24.7181 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2000   1.0500            0.1876 &  24.9057 r
  mprj/buf_i[183] (net)                                  2   0.0473 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0176   0.2000   1.0500   0.0068   0.0085 &  24.9142 r
  data arrival time                                                                                                 24.9142

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0225 &  33.7713 r
  clock reconvergence pessimism                                                                           0.0000    33.7713
  clock uncertainty                                                                                      -0.1000    33.6713
  library setup time                                                                    1.0000           -0.0865    33.5848
  data required time                                                                                                33.5848
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5848
  data arrival time                                                                                                -24.9142
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6706

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1985 
  total derate : arrival time                                                                            -0.0325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2310 

  slack (with derating applied) (MET)                                                                     8.6706 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9016 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[27] (in)                                                               3.9765                     2.2778 &  24.2778 r
  io_in[27] (net)                                        2   0.2334 
  mprj/io_in[27] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2778 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0721   3.9794   1.0500   0.4270   0.5147 &  24.7924 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1864   1.0500            0.1715 &  24.9639 r
  mprj/buf_i[219] (net)                                  2   0.0384 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0102   0.1864   1.0500   0.0041   0.0052 &  24.9691 r
  data arrival time                                                                                                 24.9691

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0871 &  33.8359 r
  clock reconvergence pessimism                                                                           0.0000    33.8359
  clock uncertainty                                                                                      -0.1000    33.7359
  library setup time                                                                    1.0000           -0.0860    33.6499
  data required time                                                                                                33.6499
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6499
  data arrival time                                                                                                -24.9691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2019 
  total derate : arrival time                                                                            -0.0329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2349 

  slack (with derating applied) (MET)                                                                     8.6808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9157 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           3.6805                     2.0995 &  24.0995 r
  la_data_in[2] (net)                                    2   0.2154 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0995 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1146   3.6842   1.0500   0.4516   0.5429 &  24.6423 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1337   1.0500            0.1394 &  24.7817 r
  mprj/buf_i[130] (net)                                  2   0.0097 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1337   1.0500   0.0000   0.0001 &  24.7818 r
  data arrival time                                                                                                 24.7818

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.9064 &  33.6552 r
  clock reconvergence pessimism                                                                           0.0000    33.6552
  clock uncertainty                                                                                      -0.1000    33.5552
  library setup time                                                                    1.0000           -0.0810    33.4742
  data required time                                                                                                33.4742
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4742
  data arrival time                                                                                                -24.7818
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6924

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1924 
  total derate : arrival time                                                                            -0.0325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2249 

  slack (with derating applied) (MET)                                                                     8.6924 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9173 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           3.7635                     2.1435 &  24.1435 r
  wbs_dat_i[12] (net)                                    2   0.2201 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1435 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2050   3.7676   1.0500   0.0806   0.1636 &  24.3071 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1312   1.0500            0.1316 &  24.4387 r
  mprj/buf_i[12] (net)                                   1   0.0079 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0056   0.1312   1.0500   0.0021   0.0023 &  24.4409 r
  data arrival time                                                                                                 24.4409

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5726 &  33.3215 r
  clock reconvergence pessimism                                                                           0.0000    33.3215
  clock uncertainty                                                                                      -0.1000    33.2215
  library setup time                                                                    1.0000           -0.0794    33.1420
  data required time                                                                                                33.1420
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1420
  data arrival time                                                                                                -24.4409
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7011

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1749 
  total derate : arrival time                                                                            -0.0142 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1890 

  slack (with derating applied) (MET)                                                                     8.7011 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8901 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[49] (in)                                                             3.9297                     2.2410 &  24.2410 r
  la_oenb[49] (net)                                      2   0.2300 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2410 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1179   3.9341   1.0500   0.4470   0.5486 &  24.7896 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1773   1.0500            0.1657 &  24.9553 r
  mprj/buf_i[113] (net)                                  2   0.0332 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0690   0.1773   1.0500   0.0260   0.0280 &  24.9833 r
  data arrival time                                                                                                 24.9833

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1402 &  33.8890 r
  clock reconvergence pessimism                                                                           0.0000    33.8890
  clock uncertainty                                                                                      -0.1000    33.7890
  library setup time                                                                    1.0000           -0.0855    33.7035
  data required time                                                                                                33.7035
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7035
  data arrival time                                                                                                -24.9833
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2047 
  total derate : arrival time                                                                            -0.0353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2401 

  slack (with derating applied) (MET)                                                                     8.7202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9603 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               3.4803                     1.9995 &  23.9995 r
  io_in[16] (net)                                        2   0.2045 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.9995 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0015   3.4818   1.0500   0.3947   0.4621 &  24.4616 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1833   1.0500            0.1982 &  24.6598 r
  mprj/buf_i[208] (net)                                  2   0.0409 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1833   1.0500   0.0000   0.0012 &  24.6610 r
  data arrival time                                                                                                 24.6610

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.8338 &  33.5826 r
  clock reconvergence pessimism                                                                           0.0000    33.5826
  clock uncertainty                                                                                      -0.1000    33.4826
  library setup time                                                                    1.0000           -0.0854    33.3972
  data required time                                                                                                33.3972
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3972
  data arrival time                                                                                                -24.6610
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7362

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1886 
  total derate : arrival time                                                                            -0.0315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2201 

  slack (with derating applied) (MET)                                                                     8.7362 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9563 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              3.4852                     1.9983 &  23.9983 r
  la_oenb[6] (net)                                       2   0.2045 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.9983 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2366   3.4873   1.0500   0.4799   0.5596 &  24.5579 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1221   1.0500            0.1400 &  24.6979 r
  mprj/buf_i[70] (net)                                   1   0.0052 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1221   1.0500   0.0000   0.0001 &  24.6980 r
  data arrival time                                                                                                 24.6980

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.8650 &  33.6138 r
  clock reconvergence pessimism                                                                           0.0000    33.6138
  clock uncertainty                                                                                      -0.1000    33.5138
  library setup time                                                                    1.0000           -0.0785    33.4353
  data required time                                                                                                33.4353
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4353
  data arrival time                                                                                                -24.6980
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7374

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1902 
  total derate : arrival time                                                                            -0.0333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2236 

  slack (with derating applied) (MET)                                                                     8.7374 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9609 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           3.5876                     2.0483 &  24.0483 r
  wbs_adr_i[31] (net)                                    2   0.2100 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0483 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7503   3.5910   1.0500   0.3046   0.3858 &  24.4342 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1388   1.0500            0.1503 &  24.5845 r
  mprj/buf_i[63] (net)                                   2   0.0128 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0333   0.1388   1.0500   0.0136   0.0144 &  24.5989 r
  data arrival time                                                                                                 24.5989

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.7813 &  33.5301 r
  clock reconvergence pessimism                                                                           0.0000    33.5301
  clock uncertainty                                                                                      -0.1000    33.4301
  library setup time                                                                    1.0000           -0.0819    33.3483
  data required time                                                                                                33.3483
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3483
  data arrival time                                                                                                -24.5989
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7494

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1858 
  total derate : arrival time                                                                            -0.0262 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2121 

  slack (with derating applied) (MET)                                                                     8.7493 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9614 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          3.9343                     2.2452 &  24.2452 r
  la_data_in[58] (net)                                   2   0.2304 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2452 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4425   3.9385   1.0500   0.1787   0.2673 &  24.5124 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2204   1.0500            0.2022 &  24.7146 r
  mprj/buf_i[186] (net)                                  2   0.0574 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0989   0.2205   1.0500   0.0370   0.0424 &  24.7571 r
  data arrival time                                                                                                 24.7571

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.9516 &  33.7004 r
  clock reconvergence pessimism                                                                           0.0000    33.7004
  clock uncertainty                                                                                      -0.1000    33.6004
  library setup time                                                                    1.0000           -0.0878    33.5127
  data required time                                                                                                33.5127
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5127
  data arrival time                                                                                                -24.7571
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7556

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1948 
  total derate : arrival time                                                                            -0.0244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2192 

  slack (with derating applied) (MET)                                                                     8.7556 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9748 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[42] (in)                                                          3.8823                     2.2157 &  24.2157 r
  la_data_in[42] (net)                                   2   0.2274 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2157 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1102   3.8864   1.0500   0.4437   0.5399 &  24.7556 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1504   1.0500            0.1434 &  24.8990 r
  mprj/buf_i[170] (net)                                  2   0.0171 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0791   0.1504   1.0500   0.0323   0.0341 &  24.9331 r
  data arrival time                                                                                                 24.9331

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1411 &  33.8899 r
  clock reconvergence pessimism                                                                           0.0000    33.8899
  clock uncertainty                                                                                      -0.1000    33.7899
  library setup time                                                                    1.0000           -0.0839    33.7060
  data required time                                                                                                33.7060
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7060
  data arrival time                                                                                                -24.9331
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7729

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2048 
  total derate : arrival time                                                                            -0.0342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2389 

  slack (with derating applied) (MET)                                                                     8.7729 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0118 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[49] (in)                                                          3.8451                     2.1922 &  24.1922 r
  la_data_in[49] (net)                                   2   0.2250 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1922 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0720   3.8493   1.0500   0.4357   0.5339 &  24.7262 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1784   1.0500            0.1717 &  24.8979 r
  mprj/buf_i[177] (net)                                  2   0.0346 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1091   0.1784   1.0500   0.0435   0.0464 &  24.9443 r
  data arrival time                                                                                                 24.9443

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1622 &  33.9110 r
  clock reconvergence pessimism                                                                           0.0000    33.9110
  clock uncertainty                                                                                      -0.1000    33.8110
  library setup time                                                                    1.0000           -0.0855    33.7255
  data required time                                                                                                33.7255
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7255
  data arrival time                                                                                                -24.9443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7812

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2059 
  total derate : arrival time                                                                            -0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2417 

  slack (with derating applied) (MET)                                                                     8.7812 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0229 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[52] (in)                                                          3.8250                     2.1818 &  24.1818 r
  la_data_in[52] (net)                                   2   0.2239 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1818 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0522   3.8291   1.0500   0.4279   0.5252 &  24.7070 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1982   1.0500            0.1913 &  24.8983 r
  mprj/buf_i[180] (net)                                  2   0.0468 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0932   0.1982   1.0500   0.0377   0.0406 &  24.9389 r
  data arrival time                                                                                                 24.9389

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1628 &  33.9116 r
  clock reconvergence pessimism                                                                           0.0000    33.9116
  clock uncertainty                                                                                      -0.1000    33.8116
  library setup time                                                                    1.0000           -0.0867    33.7249
  data required time                                                                                                33.7249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7249
  data arrival time                                                                                                -24.9389
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7860

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2059 
  total derate : arrival time                                                                            -0.0361 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2420 

  slack (with derating applied) (MET)                                                                     8.7860 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0280 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[23] (in)                                                               3.7936                     2.1717 &  24.1717 r
  io_in[23] (net)                                        2   0.2225 
  mprj/io_in[23] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1717 r
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9060   3.7965   1.0500   0.3694   0.4538 &  24.6254 r
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1804   1.0500            0.1767 &  24.8022 r
  mprj/buf_i[215] (net)                                  2   0.0363 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1804   1.0500   0.0000   0.0009 &  24.8030 r
  data arrival time                                                                                                 24.8030

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0507 &  33.7995 r
  clock reconvergence pessimism                                                                           0.0000    33.7995
  clock uncertainty                                                                                      -0.1000    33.6995
  library setup time                                                                    1.0000           -0.0856    33.6139
  data required time                                                                                                33.6139
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6139
  data arrival time                                                                                                -24.8030
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2000 
  total derate : arrival time                                                                            -0.0301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2301 

  slack (with derating applied) (MET)                                                                     8.8109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0410 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[53] (in)                                                          4.0387                     2.3039 &  24.3039 r
  la_data_in[53] (net)                                   2   0.2365 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3039 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7939   4.0432   1.0500   0.3215   0.4182 &  24.7220 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1956   1.0500            0.1763 &  24.8983 r
  mprj/buf_i[181] (net)                                  2   0.0435 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0276   0.1956   1.0500   0.0110   0.0128 &  24.9111 r
  data arrival time                                                                                                 24.9111

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1615 &  33.9103 r
  clock reconvergence pessimism                                                                           0.0000    33.9103
  clock uncertainty                                                                                      -0.1000    33.8103
  library setup time                                                                    1.0000           -0.0865    33.7238
  data required time                                                                                                33.7238
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7238
  data arrival time                                                                                                -24.9111
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8127

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2058 
  total derate : arrival time                                                                            -0.0289 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2348 

  slack (with derating applied) (MET)                                                                     8.8127 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0474 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           3.5801                     2.0438 &  24.0438 r
  wbs_dat_i[30] (net)                                    2   0.2096 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0438 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6744   3.5834   1.0500   0.2728   0.3523 &  24.3961 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1343   1.0500            0.1463 &  24.5424 r
  mprj/buf_i[30] (net)                                   2   0.0106 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0083   0.1343   1.0500   0.0031   0.0034 &  24.5458 r
  data arrival time                                                                                                 24.5458

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.7941 &  33.5429 r
  clock reconvergence pessimism                                                                           0.0000    33.5429
  clock uncertainty                                                                                      -0.1000    33.4429
  library setup time                                                                    1.0000           -0.0810    33.3619
  data required time                                                                                                33.3619
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3619
  data arrival time                                                                                                -24.5458
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1865 
  total derate : arrival time                                                                            -0.0239 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2104 

  slack (with derating applied) (MET)                                                                     8.8161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0265 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[41] (in)                                                          3.8070                     2.1708 &  24.1708 r
  la_data_in[41] (net)                                   2   0.2228 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1708 r
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1866   3.8112   1.0500   0.4803   0.5780 &  24.7488 r
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1352   1.0500            0.1330 &  24.8818 r
  mprj/buf_i[169] (net)                                  2   0.0096 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0159   0.1352   1.0500   0.0063   0.0067 &  24.8884 r
  data arrival time                                                                                                 24.8884

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1411 &  33.8899 r
  clock reconvergence pessimism                                                                           0.0000    33.8899
  clock uncertainty                                                                                      -0.1000    33.7899
  library setup time                                                                    1.0000           -0.0817    33.7082
  data required time                                                                                                33.7082
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7082
  data arrival time                                                                                                -24.8884
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8198

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2048 
  total derate : arrival time                                                                            -0.0342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2389 

  slack (with derating applied) (MET)                                                                     8.8198 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0588 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[38] (in)                                                          3.9496                     2.2569 &  24.2569 r
  la_data_in[38] (net)                                   2   0.2315 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2569 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9709   3.9531   1.0500   0.3942   0.4862 &  24.7430 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1381   1.0500            0.1270 &  24.8701 r
  mprj/buf_i[166] (net)                                  2   0.0100 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0181   0.1381   1.0500   0.0072   0.0077 &  24.8777 r
  data arrival time                                                                                                 24.8777

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1441 &  33.8929 r
  clock reconvergence pessimism                                                                           0.0000    33.8929
  clock uncertainty                                                                                      -0.1000    33.7929
  library setup time                                                                    1.0000           -0.0823    33.7106
  data required time                                                                                                33.7106
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7106
  data arrival time                                                                                                -24.8777
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8329

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2049 
  total derate : arrival time                                                                            -0.0296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2345 

  slack (with derating applied) (MET)                                                                     8.8329 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0674 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[9] (in)                                                           3.6987                     2.1222 &  24.1222 r
  la_data_in[9] (net)                                    2   0.2172 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1222 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0376   3.7009   1.0500   0.4235   0.5028 &  24.6250 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1420   1.0500            0.1468 &  24.7718 r
  mprj/buf_i[137] (net)                                  2   0.0137 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1420   1.0500   0.0000   0.0002 &  24.7720 r
  data arrival time                                                                                                 24.7720

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0401 &  33.7890 r
  clock reconvergence pessimism                                                                           0.0000    33.7890
  clock uncertainty                                                                                      -0.1000    33.6890
  library setup time                                                                    1.0000           -0.0830    33.6059
  data required time                                                                                                33.6059
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6059
  data arrival time                                                                                                -24.7720
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8340

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.0309 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2304 

  slack (with derating applied) (MET)                                                                     8.8340 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0644 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           3.5281                     2.0105 &  24.0105 r
  wbs_dat_i[18] (net)                                    2   0.2063 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0105 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1266   3.5317   1.0500   0.0480   0.1203 &  24.1308 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1376   1.0500            0.1528 &  24.2836 r
  mprj/buf_i[18] (net)                                   2   0.0126 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0350   0.1376   1.0500   0.0142   0.0150 &  24.2986 r
  data arrival time                                                                                                 24.2986

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.5738 &  33.3227 r
  clock reconvergence pessimism                                                                           0.0000    33.3227
  clock uncertainty                                                                                      -0.1000    33.2227
  library setup time                                                                    1.0000           -0.0808    33.1419
  data required time                                                                                                33.1419
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1419
  data arrival time                                                                                                -24.2986
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8433

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1749 
  total derate : arrival time                                                                            -0.0137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1886 

  slack (with derating applied) (MET)                                                                     8.8433 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0320 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[32] (in)                                                          3.7534                     2.1444 &  24.1444 r
  la_data_in[32] (net)                                   2   0.2199 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1444 r
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2469   3.7569   1.0500   0.4978   0.5910 &  24.7354 r
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1246   1.0500            0.1255 &  24.8609 r
  mprj/buf_i[160] (net)                                  1   0.0047 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1246   1.0500   0.0000   0.0001 &  24.8610 r
  data arrival time                                                                                                 24.8610

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1505 &  33.8994 r
  clock reconvergence pessimism                                                                           0.0000    33.8994
  clock uncertainty                                                                                      -0.1000    33.7994
  library setup time                                                                    1.0000           -0.0794    33.7199
  data required time                                                                                                33.7199
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7199
  data arrival time                                                                                                -24.8610
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8590

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2053 
  total derate : arrival time                                                                            -0.0341 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2394 

  slack (with derating applied) (MET)                                                                     8.8590 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0984 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[47] (in)                                                             3.6543                     2.0873 &  24.0873 r
  la_oenb[47] (net)                                      2   0.2140 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0873 r
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9559   3.6575   1.0500   0.3757   0.4626 &  24.5499 r
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2025   1.0500            0.2054 &  24.7553 r
  mprj/buf_i[111] (net)                                  2   0.0510 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1767   0.2025   1.0500   0.0712   0.0760 &  24.8313 r
  data arrival time                                                                                                 24.8313

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1606 &  33.9095 r
  clock reconvergence pessimism                                                                           0.0000    33.9095
  clock uncertainty                                                                                      -0.1000    33.8095
  library setup time                                                                    1.0000           -0.0869    33.7225
  data required time                                                                                                33.7225
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7225
  data arrival time                                                                                                -24.8313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8912

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2058 
  total derate : arrival time                                                                            -0.0354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2412 

  slack (with derating applied) (MET)                                                                     8.8912 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1325 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           3.5195                     2.0070 &  24.0070 r
  wbs_dat_i[25] (net)                                    2   0.2059 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0070 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2088   3.5229   1.0500   0.0841   0.1559 &  24.1629 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1190   1.0500            0.1347 &  24.2977 r
  mprj/buf_i[25] (net)                                   1   0.0035 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1190   1.0500   0.0000   0.0000 &  24.2977 r
  data arrival time                                                                                                 24.2977

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.6539 &  33.4027 r
  clock reconvergence pessimism                                                                           0.0000    33.4027
  clock uncertainty                                                                                      -0.1000    33.3027
  library setup time                                                                    1.0000           -0.0773    33.2254
  data required time                                                                                                33.2254
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2254
  data arrival time                                                                                                -24.2977
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9277

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1791 
  total derate : arrival time                                                                            -0.0138 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1930 

  slack (with derating applied) (MET)                                                                     8.9277 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1207 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[5] (in)                                                           3.2799                     1.8731 &  23.8731 r
  la_data_in[5] (net)                                    2   0.1919 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8731 r
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5981   3.2826   1.0500   0.2415   0.3103 &  24.1834 r
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1215   1.0500            0.1523 &  24.3357 r
  mprj/buf_i[133] (net)                                  1   0.0063 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1215   1.0500   0.0000   0.0000 &  24.3357 r
  data arrival time                                                                                                 24.3357

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.7195 &  33.4683 r
  clock reconvergence pessimism                                                                           0.0000    33.4683
  clock uncertainty                                                                                      -0.1000    33.3683
  library setup time                                                                    1.0000           -0.0781    33.2902
  data required time                                                                                                33.2902
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2902
  data arrival time                                                                                                -24.3357
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1826 
  total derate : arrival time                                                                            -0.0220 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2046 

  slack (with derating applied) (MET)                                                                     8.9545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1591 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[48] (in)                                                          3.7304                     2.1284 &  24.1284 r
  la_data_in[48] (net)                                   2   0.2184 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1284 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7703   3.7343   1.0500   0.3144   0.4026 &  24.5309 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1863   1.0500            0.1859 &  24.7168 r
  mprj/buf_i[176] (net)                                  2   0.0404 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0990   0.1863   1.0500   0.0401   0.0430 &  24.7598 r
  data arrival time                                                                                                 24.7598

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1614 &  33.9102 r
  clock reconvergence pessimism                                                                           0.0000    33.9102
  clock uncertainty                                                                                      -0.1000    33.8102
  library setup time                                                                    1.0000           -0.0860    33.7243
  data required time                                                                                                33.7243
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7243
  data arrival time                                                                                                -24.7598
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9644

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2058 
  total derate : arrival time                                                                            -0.0301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2359 

  slack (with derating applied) (MET)                                                                     8.9644 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2003 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[43] (in)                                                          3.8397                     2.1891 &  24.1891 r
  la_data_in[43] (net)                                   2   0.2247 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1891 r
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6696   3.8438   1.0500   0.2726   0.3621 &  24.5512 r
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1684   1.0500            0.1627 &  24.7139 r
  mprj/buf_i[171] (net)                                  2   0.0285 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0617   0.1684   1.0500   0.0239   0.0257 &  24.7395 r
  data arrival time                                                                                                 24.7395

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1402 &  33.8890 r
  clock reconvergence pessimism                                                                           0.0000    33.8890
  clock uncertainty                                                                                      -0.1000    33.7890
  library setup time                                                                    1.0000           -0.0849    33.7041
  data required time                                                                                                33.7041
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7041
  data arrival time                                                                                                -24.7395
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9645

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2047 
  total derate : arrival time                                                                            -0.0262 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2309 

  slack (with derating applied) (MET)                                                                     8.9645 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1955 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[44] (in)                                                             3.7460                     2.1400 &  24.1400 r
  la_oenb[44] (net)                                      2   0.2195 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1400 r
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8351   3.7494   1.0500   0.3203   0.4071 &  24.5471 r
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1760   1.0500            0.1755 &  24.7226 r
  mprj/buf_i[108] (net)                                  2   0.0340 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0471   0.1760   1.0500   0.0183   0.0200 &  24.7426 r
  data arrival time                                                                                                 24.7426

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1621 &  33.9109 r
  clock reconvergence pessimism                                                                           0.0000    33.9109
  clock uncertainty                                                                                      -0.1000    33.8109
  library setup time                                                                    1.0000           -0.0854    33.7256
  data required time                                                                                                33.7256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7256
  data arrival time                                                                                                -24.7426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9829

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2059 
  total derate : arrival time                                                                            -0.0287 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2346 

  slack (with derating applied) (MET)                                                                     8.9829 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2175 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[59] (in)                                                             3.5700                     2.0348 &  24.0348 r
  la_oenb[59] (net)                                      2   0.2088 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0348 r
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3548   3.5735   1.0500   0.1388   0.2173 &  24.2520 r
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2469   1.0500            0.2408 &  24.4928 r
  mprj/buf_i[123] (net)                                  2   0.0748 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2294   0.2472   1.0500   0.0963   0.1055 &  24.5983 r
  data arrival time                                                                                                 24.5983

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0401 &  33.7889 r
  clock reconvergence pessimism                                                                           0.0000    33.7889
  clock uncertainty                                                                                      -0.1000    33.6889
  library setup time                                                                    1.0000           -0.0895    33.5994
  data required time                                                                                                33.5994
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5994
  data arrival time                                                                                                -24.5983
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0011

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.0268 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2263 

  slack (with derating applied) (MET)                                                                     9.0011 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2274 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[8] (in)                                                              3.5043                     2.0068 &  24.0068 r
  la_oenb[8] (net)                                       2   0.2055 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.0068 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8438   3.5066   1.0500   0.3447   0.4183 &  24.4251 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1350   1.0500            0.1517 &  24.5768 r
  mprj/buf_i[72] (net)                                   2   0.0114 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0138   0.1350   1.0500   0.0054   0.0058 &  24.5826 r
  data arrival time                                                                                                 24.5826

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0401 &  33.7889 r
  clock reconvergence pessimism                                                                           0.0000    33.7889
  clock uncertainty                                                                                      -0.1000    33.6889
  library setup time                                                                    1.0000           -0.0815    33.6073
  data required time                                                                                                33.6073
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6073
  data arrival time                                                                                                -24.5826
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0247

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.0274 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2269 

  slack (with derating applied) (MET)                                                                     9.0247 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2516 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[46] (in)                                                             3.5367                     2.0153 &  24.0153 r
  la_oenb[46] (net)                                      2   0.2068 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0153 r
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3837   3.5403   1.0500   0.1510   0.2281 &  24.2434 r
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2001   1.0500            0.2100 &  24.4534 r
  mprj/buf_i[110] (net)                                  2   0.0506 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1604   0.2001   1.0500   0.0651   0.0695 &  24.5230 r
  data arrival time                                                                                                 24.5230

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0248 &  33.7736 r
  clock reconvergence pessimism                                                                           0.0000    33.7736
  clock uncertainty                                                                                      -0.1000    33.6736
  library setup time                                                                    1.0000           -0.0867    33.5869
  data required time                                                                                                33.5869
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5869
  data arrival time                                                                                                -24.5230
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0639

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1987 
  total derate : arrival time                                                                            -0.0242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2228 

  slack (with derating applied) (MET)                                                                     9.0639 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2867 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[61] (in)                                                          3.6976                     2.1058 &  24.1058 r
  la_data_in[61] (net)                                   2   0.2162 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1058 r
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3596   3.7017   1.0500   0.1404   0.2248 &  24.3307 r
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2000   1.0500            0.1978 &  24.5284 r
  mprj/buf_i[189] (net)                                  2   0.0474 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2001   1.0500   0.0000   0.0029 &  24.5313 r
  data arrival time                                                                                                 24.5313

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0403 &  33.7891 r
  clock reconvergence pessimism                                                                           0.0000    33.7891
  clock uncertainty                                                                                      -0.1000    33.6891
  library setup time                                                                    1.0000           -0.0867    33.6024
  data required time                                                                                                33.6024
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6024
  data arrival time                                                                                                -24.5313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0710

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.0203 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2197 

  slack (with derating applied) (MET)                                                                     9.0711 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2908 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[18] (in)                                                             3.2342                     1.8523 &  23.8523 r
  la_oenb[18] (net)                                      2   0.1896 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8523 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7857   3.2361   1.0500   0.3206   0.3851 &  24.2373 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1389   1.0500            0.1722 &  24.4095 r
  mprj/buf_i[82] (net)                                   2   0.0154 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0355   0.1389   1.0500   0.0144   0.0153 &  24.4248 r
  data arrival time                                                                                                 24.4248

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.9363 &  33.6852 r
  clock reconvergence pessimism                                                                           0.0000    33.6852
  clock uncertainty                                                                                      -0.1000    33.5852
  library setup time                                                                    1.0000           -0.0822    33.5030
  data required time                                                                                                33.5030
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5030
  data arrival time                                                                                                -24.4248
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0782

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1940 
  total derate : arrival time                                                                            -0.0273 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2213 

  slack (with derating applied) (MET)                                                                     9.0782 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2994 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[40] (in)                                                          3.5842                     2.0455 &  24.0455 r
  la_data_in[40] (net)                                   2   0.2098 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0455 r
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7418   3.5877   1.0500   0.3010   0.3825 &  24.4280 r
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1452   1.0500            0.1566 &  24.5846 r
  mprj/buf_i[168] (net)                                  2   0.0163 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0885   0.1452   1.0500   0.0361   0.0380 &  24.6227 r
  data arrival time                                                                                                 24.6227

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1411 &  33.8899 r
  clock reconvergence pessimism                                                                           0.0000    33.8899
  clock uncertainty                                                                                      -0.1000    33.7899
  library setup time                                                                    1.0000           -0.0835    33.7063
  data required time                                                                                                33.7063
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7063
  data arrival time                                                                                                -24.6227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0837

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2048 
  total derate : arrival time                                                                            -0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2323 

  slack (with derating applied) (MET)                                                                     9.0837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3159 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[11] (in)                                                          3.2556                     1.8593 &  23.8593 r
  la_data_in[11] (net)                                   2   0.1905 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8593 r
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7415   3.2582   1.0500   0.2830   0.3522 &  24.2115 r
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1354   1.0500            0.1675 &  24.3790 r
  mprj/buf_i[139] (net)                                  2   0.0133 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1354   1.0500   0.0000   0.0002 &  24.3792 r
  data arrival time                                                                                                 24.3792

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.9057 &  33.6546 r
  clock reconvergence pessimism                                                                           0.0000    33.6546
  clock uncertainty                                                                                      -0.1000    33.5546
  library setup time                                                                    1.0000           -0.0814    33.4732
  data required time                                                                                                33.4732
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4732
  data arrival time                                                                                                -24.3792
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0940

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1924 
  total derate : arrival time                                                                            -0.0248 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2171 

  slack (with derating applied) (MET)                                                                     9.0940 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3112 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[3] (in)                                                              3.1729                     1.8158 &  23.8158 r
  la_oenb[3] (net)                                       2   0.1859 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.8158 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8129   3.1747   1.0500   0.3314   0.3988 &  24.2146 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1212   1.0500            0.1588 &  24.3734 r
  mprj/buf_i[67] (net)                                   1   0.0069 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1212   1.0500   0.0000   0.0001 &  24.3735 r
  data arrival time                                                                                                 24.3735

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.9062 &  33.6550 r
  clock reconvergence pessimism                                                                           0.0000    33.6550
  clock uncertainty                                                                                      -0.1000    33.5550
  library setup time                                                                    1.0000           -0.0784    33.4766
  data required time                                                                                                33.4766
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4766
  data arrival time                                                                                                -24.3735
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1031

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1924 
  total derate : arrival time                                                                            -0.0266 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2190 

  slack (with derating applied) (MET)                                                                     9.1031 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3221 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[57] (in)                                                          3.5934                     2.0490 &  24.0490 r
  la_data_in[57] (net)                                   2   0.2102 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0490 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3243   3.5970   1.0500   0.1259   0.2038 &  24.2528 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1898   1.0500            0.1973 &  24.4501 r
  mprj/buf_i[185] (net)                                  2   0.0439 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0234   0.1898   1.0500   0.0089   0.0107 &  24.4609 r
  data arrival time                                                                                                 24.4609

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0030 &  33.7519 r
  clock reconvergence pessimism                                                                           0.0000    33.7519
  clock uncertainty                                                                                      -0.1000    33.6519
  library setup time                                                                    1.0000           -0.0859    33.5660
  data required time                                                                                                33.5660
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5660
  data arrival time                                                                                                -24.4609
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1051

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1975 
  total derate : arrival time                                                                            -0.0196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2171 

  slack (with derating applied) (MET)                                                                     9.1051 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3222 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[7] (in)                                                           3.3639                     1.9219 &  23.9219 r
  la_data_in[7] (net)                                    2   0.1969 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9219 r
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4963   3.3666   1.0500   0.2024   0.2702 &  24.1921 r
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1249   1.0500            0.1505 &  24.3426 r
  mprj/buf_i[135] (net)                                  1   0.0074 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1249   1.0500   0.0000   0.0001 &  24.3426 r
  data arrival time                                                                                                 24.3426

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.8834 &  33.6322 r
  clock reconvergence pessimism                                                                           0.0000    33.6322
  clock uncertainty                                                                                      -0.1000    33.5322
  library setup time                                                                    1.0000           -0.0791    33.4531
  data required time                                                                                                33.4531
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4531
  data arrival time                                                                                                -24.3426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1104

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1912 
  total derate : arrival time                                                                            -0.0200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2112 

  slack (with derating applied) (MET)                                                                     9.1104 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3217 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[26] (in)                                                          3.5470                     2.0245 &  24.0245 r
  la_data_in[26] (net)                                   2   0.2076 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0245 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5340   3.5503   1.0500   0.2119   0.2874 &  24.3120 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1240   1.0500            0.1380 &  24.4500 r
  mprj/buf_i[154] (net)                                  1   0.0058 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0178   0.1240   1.0500   0.0071   0.0075 &  24.4575 r
  data arrival time                                                                                                 24.4575

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0340 &  33.7828 r
  clock reconvergence pessimism                                                                           0.0000    33.7828
  clock uncertainty                                                                                      -0.1000    33.6828
  library setup time                                                                    1.0000           -0.0793    33.6036
  data required time                                                                                                33.6036
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6036
  data arrival time                                                                                                -24.4575
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1461

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1991 
  total derate : arrival time                                                                            -0.0206 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2198 

  slack (with derating applied) (MET)                                                                     9.1461 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3658 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[54] (in)                                                             3.5759                     2.0357 &  24.0357 r
  la_oenb[54] (net)                                      2   0.2090 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0357 r
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2367   3.5797   1.0500   0.0933   0.1713 &  24.2070 r
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1850   1.0500            0.1939 &  24.4009 r
  mprj/buf_i[118] (net)                                  2   0.0410 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0607   0.1850   1.0500   0.0235   0.0258 &  24.4267 r
  data arrival time                                                                                                 24.4267

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0224 &  33.7712 r
  clock reconvergence pessimism                                                                           0.0000    33.7712
  clock uncertainty                                                                                      -0.1000    33.6712
  library setup time                                                                    1.0000           -0.0856    33.5857
  data required time                                                                                                33.5857
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5857
  data arrival time                                                                                                -24.4267
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1590

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1985 
  total derate : arrival time                                                                            -0.0186 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2171 

  slack (with derating applied) (MET)                                                                     9.1590 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3761 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[40] (in)                                                             3.5403                     2.0215 &  24.0215 r
  la_oenb[40] (net)                                      2   0.2073 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0215 r
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7259   3.5436   1.0500   0.2945   0.3735 &  24.3950 r
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1318   1.0500            0.1462 &  24.5412 r
  mprj/buf_i[104] (net)                                  2   0.0096 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0174   0.1318   1.0500   0.0069   0.0073 &  24.5486 r
  data arrival time                                                                                                 24.5486

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1411 &  33.8899 r
  clock reconvergence pessimism                                                                           0.0000    33.8899
  clock uncertainty                                                                                      -0.1000    33.7899
  library setup time                                                                    1.0000           -0.0810    33.7090
  data required time                                                                                                33.7090
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7090
  data arrival time                                                                                                -24.5486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1604

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2048 
  total derate : arrival time                                                                            -0.0251 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2299 

  slack (with derating applied) (MET)                                                                     9.1604 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3903 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[53] (in)                                                             3.5276                     2.0112 &  24.0112 r
  la_oenb[53] (net)                                      2   0.2063 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0112 r
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2241   3.5309   1.0500   0.0896   0.1629 &  24.1741 r
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2018   1.0500            0.2123 &  24.3864 r
  mprj/buf_i[117] (net)                                  2   0.0518 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0841   0.2019   1.0500   0.0342   0.0374 &  24.4238 r
  data arrival time                                                                                                 24.4238

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0244 &  33.7732 r
  clock reconvergence pessimism                                                                           0.0000    33.7732
  clock uncertainty                                                                                      -0.1000    33.6732
  library setup time                                                                    1.0000           -0.0868    33.5864
  data required time                                                                                                33.5864
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5864
  data arrival time                                                                                                -24.4238
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1626

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1986 
  total derate : arrival time                                                                            -0.0196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2183 

  slack (with derating applied) (MET)                                                                     9.1626 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3809 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[50] (in)                                                             3.5840                     2.0438 &  24.0438 r
  la_oenb[50] (net)                                      2   0.2097 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0438 r
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5363   3.5875   1.0500   0.2172   0.2978 &  24.3416 r
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1624   1.0500            0.1726 &  24.5142 r
  mprj/buf_i[114] (net)                                  2   0.0270 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0187   0.1624   1.0500   0.0074   0.0083 &  24.5225 r
  data arrival time                                                                                                 24.5225

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1382 &  33.8870 r
  clock reconvergence pessimism                                                                           0.0000    33.8870
  clock uncertainty                                                                                      -0.1000    33.7870
  library setup time                                                                    1.0000           -0.0846    33.7025
  data required time                                                                                                33.7025
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7025
  data arrival time                                                                                                -24.5225
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1800

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2046 
  total derate : arrival time                                                                            -0.0228 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2274 

  slack (with derating applied) (MET)                                                                     9.1800 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4074 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[51] (in)                                                          3.5804                     2.0417 &  24.0417 r
  la_data_in[51] (net)                                   2   0.2095 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0417 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3723   3.5840   1.0500   0.1461   0.2242 &  24.2658 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1817   1.0500            0.1905 &  24.4563 r
  mprj/buf_i[179] (net)                                  2   0.0388 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1109   0.1817   1.0500   0.0452   0.0482 &  24.5045 r
  data arrival time                                                                                                 24.5045

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1375 &  33.8864 r
  clock reconvergence pessimism                                                                           0.0000    33.8864
  clock uncertainty                                                                                      -0.1000    33.7864
  library setup time                                                                    1.0000           -0.0857    33.7006
  data required time                                                                                                33.7006
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7006
  data arrival time                                                                                                -24.5045
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1962

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2046 
  total derate : arrival time                                                                            -0.0220 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2266 

  slack (with derating applied) (MET)                                                                     9.1962 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4228 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[17] (in)                                                             3.3670                     1.9308 &  23.9308 r
  la_oenb[17] (net)                                      2   0.1976 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9308 r
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3268   3.3689   1.0500   0.1328   0.1895 &  24.1203 r
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1275   1.0500            0.1528 &  24.2731 r
  mprj/buf_i[81] (net)                                   2   0.0087 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0051   0.1275   1.0500   0.0019   0.0021 &  24.2752 r
  data arrival time                                                                                                 24.2752

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   0.9050 &  33.6538 r
  clock reconvergence pessimism                                                                           0.0000    33.6538
  clock uncertainty                                                                                      -0.1000    33.5538
  library setup time                                                                    1.0000           -0.0797    33.4741
  data required time                                                                                                33.4741
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4741
  data arrival time                                                                                                -24.2752
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1989

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1923 
  total derate : arrival time                                                                            -0.0164 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2087 

  slack (with derating applied) (MET)                                                                     9.1989 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4076 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[59] (in)                                                          3.5137                     2.0039 &  24.0039 r
  la_data_in[59] (net)                                   2   0.2055 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0039 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.5170   1.0500   0.0000   0.0692 &  24.0731 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2305   1.0500            0.2329 &  24.3060 r
  mprj/buf_i[187] (net)                                  2   0.0664 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1544   0.2306   1.0500   0.0612   0.0679 &  24.3739 r
  data arrival time                                                                                                 24.3739

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0126 &  33.7614 r
  clock reconvergence pessimism                                                                           0.0000    33.7614
  clock uncertainty                                                                                      -0.1000    33.6614
  library setup time                                                                    1.0000           -0.0883    33.5731
  data required time                                                                                                33.5731
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5731
  data arrival time                                                                                                -24.3739
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1992

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1980 
  total derate : arrival time                                                                            -0.0176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2156 

  slack (with derating applied) (MET)                                                                     9.1992 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4148 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[24] (in)                                                               3.5865                     2.0432 &  24.0432 r
  io_in[24] (net)                                        2   0.2097 
  mprj/io_in[24] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.0432 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1050   3.5904   1.0500   0.0396   0.1151 &  24.1583 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1788   1.0500            0.1876 &  24.3458 r
  mprj/buf_i[216] (net)                                  2   0.0371 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0062   0.1789   1.0500   0.0024   0.0035 &  24.3493 r
  data arrival time                                                                                                 24.3493

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0507 &  33.7995 r
  clock reconvergence pessimism                                                                           0.0000    33.7995
  clock uncertainty                                                                                      -0.1000    33.6995
  library setup time                                                                    1.0000           -0.0855    33.6140
  data required time                                                                                                33.6140
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6140
  data arrival time                                                                                                -24.3493
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2647

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2000 
  total derate : arrival time                                                                            -0.0146 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2146 

  slack (with derating applied) (MET)                                                                     9.2647 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4793 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[12] (in)                                                               2.5056                     1.4330 &  23.4330 r
  io_in[12] (net)                                        2   0.1464 
  mprj/io_in[12] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.4330 r
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.5071   1.0500   0.0000   0.0362 &  23.4692 r
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1692   1.0500            0.2381 &  23.7074 r
  mprj/buf_i[204] (net)                                  2   0.0411 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1693   1.0500   0.0000   0.0011 &  23.7085 r
  data arrival time                                                                                                 23.7085

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.4233 &  33.1721 r
  clock reconvergence pessimism                                                                           0.0000    33.1721
  clock uncertainty                                                                                      -0.1000    33.0721
  library setup time                                                                    1.0000           -0.0827    32.9894
  data required time                                                                                                32.9894
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9894
  data arrival time                                                                                                -23.7085
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2809

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1670 
  total derate : arrival time                                                                            -0.0131 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1801 

  slack (with derating applied) (MET)                                                                     9.2809 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4610 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[38] (in)                                                             3.3760                     1.9277 &  23.9277 r
  la_oenb[38] (net)                                      2   0.1976 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9277 r
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6258   3.3790   1.0500   0.2529   0.3252 &  24.2530 r
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1376   1.0500            0.1622 &  24.4151 r
  mprj/buf_i[102] (net)                                  2   0.0135 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0303   0.1376   1.0500   0.0123   0.0131 &  24.4282 r
  data arrival time                                                                                                 24.4282

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1471 &  33.8959 r
  clock reconvergence pessimism                                                                           0.0000    33.8959
  clock uncertainty                                                                                      -0.1000    33.7959
  library setup time                                                                    1.0000           -0.0822    33.7137
  data required time                                                                                                33.7137
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7137
  data arrival time                                                                                                -24.4282
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2856

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2051 
  total derate : arrival time                                                                            -0.0238 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2289 

  slack (with derating applied) (MET)                                                                     9.2856 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5145 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[37] (in)                                                          3.3377                     1.9054 &  23.9054 r
  la_data_in[37] (net)                                   2   0.1953 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9054 r
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6816   3.3406   1.0500   0.2764   0.3487 &  24.2541 r
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1312   1.0500            0.1583 &  24.4123 r
  mprj/buf_i[165] (net)                                  2   0.0107 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0094   0.1312   1.0500   0.0036   0.0039 &  24.4162 r
  data arrival time                                                                                                 24.4162

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1502 &  33.8990 r
  clock reconvergence pessimism                                                                           0.0000    33.8990
  clock uncertainty                                                                                      -0.1000    33.7990
  library setup time                                                                    1.0000           -0.0808    33.7182
  data required time                                                                                                33.7182
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7182
  data arrival time                                                                                                -24.4162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3020

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2052 
  total derate : arrival time                                                                            -0.0243 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2296 

  slack (with derating applied) (MET)                                                                     9.3020 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5315 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[52] (in)                                                             3.5756                     2.0414 &  24.0414 r
  la_oenb[52] (net)                                      2   0.2093 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0414 r
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1144   3.5787   1.0500   0.0432   0.1124 &  24.1538 r
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1936   1.0500            0.2018 &  24.3557 r
  mprj/buf_i[116] (net)                                  2   0.0463 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0907   0.1936   1.0500   0.0371   0.0401 &  24.3958 r
  data arrival time                                                                                                 24.3958

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1627 &  33.9115 r
  clock reconvergence pessimism                                                                           0.0000    33.9115
  clock uncertainty                                                                                      -0.1000    33.8115
  library setup time                                                                    1.0000           -0.0864    33.7251
  data required time                                                                                                33.7251
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7251
  data arrival time                                                                                                -24.3958
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3293

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2059 
  total derate : arrival time                                                                            -0.0169 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2228 

  slack (with derating applied) (MET)                                                                     9.3293 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5521 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[45] (in)                                                             3.3678                     1.9204 &  23.9204 r
  la_oenb[45] (net)                                      2   0.1969 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9204 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1732   3.3708   1.0500   0.0673   0.1338 &  24.0542 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1636   1.0500            0.1866 &  24.2408 r
  mprj/buf_i[109] (net)                                  2   0.0295 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0248   0.1636   1.0500   0.0094   0.0104 &  24.2513 r
  data arrival time                                                                                                 24.2513

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0279 &  33.7767 r
  clock reconvergence pessimism                                                                           0.0000    33.7767
  clock uncertainty                                                                                      -0.1000    33.6767
  library setup time                                                                    1.0000           -0.0846    33.5922
  data required time                                                                                                33.5922
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5922
  data arrival time                                                                                                -24.2513
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3409

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1988 
  total derate : arrival time                                                                            -0.0158 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2146 

  slack (with derating applied) (MET)                                                                     9.3409 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5555 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[56] (in)                                                          3.4354                     1.9595 &  23.9595 r
  la_data_in[56] (net)                                   2   0.2010 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9595 r
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.4386   1.0500   0.0000   0.0665 &  24.0260 r
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1809   1.0500            0.1985 &  24.2245 r
  mprj/buf_i[184] (net)                                  2   0.0397 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0241   0.1809   1.0500   0.0089   0.0104 &  24.2349 r
  data arrival time                                                                                                 24.2349

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0199 &  33.7687 r
  clock reconvergence pessimism                                                                           0.0000    33.7687
  clock uncertainty                                                                                      -0.1000    33.6687
  library setup time                                                                    1.0000           -0.0853    33.5834
  data required time                                                                                                33.5834
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5834
  data arrival time                                                                                                -24.2349
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1984 
  total derate : arrival time                                                                            -0.0131 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2115 

  slack (with derating applied) (MET)                                                                     9.3485 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5600 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[54] (in)                                                          3.3182                     1.8935 &  23.8935 r
  la_data_in[54] (net)                                   2   0.1941 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8935 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.3211   1.0500   0.0000   0.0618 &  23.9553 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2057   1.0500            0.2252 &  24.1806 r
  mprj/buf_i[182] (net)                                  2   0.0542 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1106   0.2059   1.0500   0.0452   0.0503 &  24.2309 r
  data arrival time                                                                                                 24.2309

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0239 &  33.7728 r
  clock reconvergence pessimism                                                                           0.0000    33.7728
  clock uncertainty                                                                                      -0.1000    33.6728
  library setup time                                                                    1.0000           -0.0871    33.5857
  data required time                                                                                                33.5857
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5857
  data arrival time                                                                                                -24.2309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3548

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1986 
  total derate : arrival time                                                                            -0.0161 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2147 

  slack (with derating applied) (MET)                                                                     9.3548 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5695 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[14] (in)                                                          3.0106                     1.7240 &  23.7240 r
  la_data_in[14] (net)                                   2   0.1764 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7240 r
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5824   3.0122   1.0500   0.2376   0.2939 &  24.0179 r
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1425   1.0500            0.1887 &  24.2066 r
  mprj/buf_i[142] (net)                                  2   0.0195 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1425   1.0500   0.0000   0.0003 &  24.2069 r
  data arrival time                                                                                                 24.2069

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0355 &  33.7844 r
  clock reconvergence pessimism                                                                           0.0000    33.7844
  clock uncertainty                                                                                      -0.1000    33.6844
  library setup time                                                                    1.0000           -0.0831    33.6013
  data required time                                                                                                33.6013
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6013
  data arrival time                                                                                                -24.2069
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3944

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1992 
  total derate : arrival time                                                                            -0.0230 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2222 

  slack (with derating applied) (MET)                                                                     9.3944 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6166 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[37] (in)                                                             3.4086                     1.9454 &  23.9454 r
  la_oenb[37] (net)                                      2   0.1994 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9454 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3088   3.4117   1.0500   0.1239   0.1907 &  24.1361 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1322   1.0500            0.1548 &  24.2909 r
  mprj/buf_i[101] (net)                                  2   0.0107 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0066   0.1322   1.0500   0.0025   0.0027 &  24.2936 r
  data arrival time                                                                                                 24.2936

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1497 &  33.8985 r
  clock reconvergence pessimism                                                                           0.0000    33.8985
  clock uncertainty                                                                                      -0.1000    33.7985
  library setup time                                                                    1.0000           -0.0810    33.7175
  data required time                                                                                                33.7175
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7175
  data arrival time                                                                                                -24.2936
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4239

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2052 
  total derate : arrival time                                                                            -0.0166 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2218 

  slack (with derating applied) (MET)                                                                     9.4239 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6457 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[21] (in)                                                               2.7888                     1.5999 &  23.5999 r
  io_in[21] (net)                                        2   0.1634 
  mprj/io_in[21] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.5999 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7691   2.7896   1.0500   0.3128   0.3612 &  23.9611 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1653   1.0500            0.2207 &  24.1818 r
  mprj/buf_i[213] (net)                                  2   0.0360 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1653   1.0500   0.0000   0.0010 &  24.1828 r
  data arrival time                                                                                                 24.1828

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0511 &  33.7999 r
  clock reconvergence pessimism                                                                           0.0000    33.7999
  clock uncertainty                                                                                      -0.1000    33.6999
  library setup time                                                                    1.0000           -0.0847    33.6152
  data required time                                                                                                33.6152
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6152
  data arrival time                                                                                                -24.1828
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4325

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2000 
  total derate : arrival time                                                                            -0.0278 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2278 

  slack (with derating applied) (MET)                                                                     9.4325 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6603 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[26] (in)                                                             2.9276                     1.6745 &  23.6745 r
  la_oenb[26] (net)                                      2   0.1713 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6745 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6460   2.9294   1.0500   0.2574   0.3145 &  23.9890 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1165   1.0500            0.1688 &  24.1578 r
  mprj/buf_i[90] (net)                                   1   0.0063 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0162   0.1165   1.0500   0.0065   0.0069 &  24.1646 r
  data arrival time                                                                                                 24.1646

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.0320 &  33.7808 r
  clock reconvergence pessimism                                                                           0.0000    33.7808
  clock uncertainty                                                                                      -0.1000    33.6808
  library setup time                                                                    1.0000           -0.0777    33.6031
  data required time                                                                                                33.6031
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6031
  data arrival time                                                                                                -24.1646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4384

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1990 
  total derate : arrival time                                                                            -0.0233 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2224 

  slack (with derating applied) (MET)                                                                     9.4384 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6608 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[50] (in)                                                          3.4546                     1.9703 &  23.9703 r
  la_data_in[50] (net)                                   2   0.2021 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9703 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.4580   1.0500   0.0000   0.0661 &  24.0364 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1717   1.0500            0.1888 &  24.2252 r
  mprj/buf_i[178] (net)                                  2   0.0337 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0781   0.1717   1.0500   0.0311   0.0334 &  24.2585 r
  data arrival time                                                                                                 24.2585

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1402 &  33.8890 r
  clock reconvergence pessimism                                                                           0.0000    33.8890
  clock uncertainty                                                                                      -0.1000    33.7890
  library setup time                                                                    1.0000           -0.0851    33.7039
  data required time                                                                                                33.7039
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7039
  data arrival time                                                                                                -24.2585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4454

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2047 
  total derate : arrival time                                                                            -0.0137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2184 

  slack (with derating applied) (MET)                                                                     9.4454 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6638 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[12] (in)                                                          3.0498                     1.7402 &  23.7402 r
  la_data_in[12] (net)                                   2   0.1783 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7402 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2807   3.0522   1.0500   0.1073   0.1639 &  23.9040 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1346   1.0500            0.1794 &  24.0834 r
  mprj/buf_i[140] (net)                                  2   0.0142 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0228   0.1346   1.0500   0.0089   0.0096 &  24.0930 r
  data arrival time                                                                                                 24.0930

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0402 &  33.7890 r
  clock reconvergence pessimism                                                                           0.0000    33.7890
  clock uncertainty                                                                                      -0.1000    33.6890
  library setup time                                                                    1.0000           -0.0815    33.6075
  data required time                                                                                                33.6075
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6075
  data arrival time                                                                                                -24.0930
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5145

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.0168 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2163 

  slack (with derating applied) (MET)                                                                     9.5145 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7308 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[17] (in)                                                          2.9304                     1.6769 &  23.6769 r
  la_data_in[17] (net)                                   2   0.1715 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6769 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3893   2.9321   1.0500   0.1586   0.2101 &  23.8870 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1330   1.0500            0.1844 &  24.0714 r
  mprj/buf_i[145] (net)                                  2   0.0144 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0113   0.1330   1.0500   0.0044   0.0048 &  24.0762 r
  data arrival time                                                                                                 24.0762

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0401 &  33.7889 r
  clock reconvergence pessimism                                                                           0.0000    33.7889
  clock uncertainty                                                                                      -0.1000    33.6889
  library setup time                                                                    1.0000           -0.0811    33.6078
  data required time                                                                                                33.6078
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6078
  data arrival time                                                                                                -24.0762
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1995 
  total derate : arrival time                                                                            -0.0190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2185 

  slack (with derating applied) (MET)                                                                     9.5317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7501 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[25] (in)                                                               3.1683                     1.8059 &  23.8059 r
  io_in[25] (net)                                        2   0.1851 
  mprj/io_in[25] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.8059 r
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.1709   1.0500   0.0000   0.0582 &  23.8641 r
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1788   1.0500            0.2123 &  24.0764 r
  mprj/buf_i[217] (net)                                  2   0.0407 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1788   1.0500   0.0000   0.0010 &  24.0774 r
  data arrival time                                                                                                 24.0774

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0493 &  33.7981 r
  clock reconvergence pessimism                                                                           0.0000    33.7981
  clock uncertainty                                                                                      -0.1000    33.6981
  library setup time                                                                    1.0000           -0.0855    33.6126
  data required time                                                                                                33.6126
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6126
  data arrival time                                                                                                -24.0774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1999 
  total derate : arrival time                                                                            -0.0129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2129 

  slack (with derating applied) (MET)                                                                     9.5353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7481 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[26] (in)                                                               2.9963                     1.7093 &  23.7093 r
  io_in[26] (net)                                        2   0.1751 
  mprj/io_in[26] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7093 r
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.9987   1.0500   0.0000   0.0520 &  23.7613 r
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1806   1.0500            0.2238 &  23.9852 r
  mprj/buf_i[218] (net)                                  2   0.0433 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1806   1.0500   0.0000   0.0010 &  23.9861 r
  data arrival time                                                                                                 23.9861

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.0495 &  33.7983 r
  clock reconvergence pessimism                                                                           0.0000    33.7983
  clock uncertainty                                                                                      -0.1000    33.6983
  library setup time                                                                    1.0000           -0.0856    33.6127
  data required time                                                                                                33.6127
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.6127
  data arrival time                                                                                                -23.9861
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6266

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2000 
  total derate : arrival time                                                                            -0.0132 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2131 

  slack (with derating applied) (MET)                                                                     9.6266 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8397 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[29] (in)                                                          2.9448                     1.6832 &  23.6832 r
  la_data_in[29] (net)                                   2   0.1723 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6832 r
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3718   2.9465   1.0500   0.1476   0.2002 &  23.8834 r
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1189   1.0500            0.1701 &  24.0535 r
  mprj/buf_i[157] (net)                                  1   0.0073 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1189   1.0500   0.0000   0.0001 &  24.0536 r
  data arrival time                                                                                                 24.0536

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1450 &  33.8938 r
  clock reconvergence pessimism                                                                           0.0000    33.8938
  clock uncertainty                                                                                      -0.1000    33.7938
  library setup time                                                                    1.0000           -0.0783    33.7156
  data required time                                                                                                33.7156
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7156
  data arrival time                                                                                                -24.0536
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6620

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2050 
  total derate : arrival time                                                                            -0.0176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2226 

  slack (with derating applied) (MET)                                                                     9.6620 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8846 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[28] (in)                                                             2.8895                     1.6514 &  23.6514 r
  la_oenb[28] (net)                                      2   0.1690 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6514 r
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3190   2.8914   1.0500   0.1256   0.1763 &  23.8278 r
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1193   1.0500            0.1735 &  24.0012 r
  mprj/buf_i[92] (net)                                   1   0.0079 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0229   0.1193   1.0500   0.0093   0.0098 &  24.0111 r
  data arrival time                                                                                                 24.0111

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1621 &  33.9109 r
  clock reconvergence pessimism                                                                           0.0000    33.9109
  clock uncertainty                                                                                      -0.1000    33.8109
  library setup time                                                                    1.0000           -0.0783    33.7326
  data required time                                                                                                33.7326
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7326
  data arrival time                                                                                                -24.0111
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7215

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2059 
  total derate : arrival time                                                                            -0.0171 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2230 

  slack (with derating applied) (MET)                                                                     9.7215 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9445 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[30] (in)                                                             2.9957                     1.7114 &  23.7114 r
  la_oenb[30] (net)                                      2   0.1752 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7114 r
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.9975   1.0500   0.0000   0.0468 &  23.7582 r
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1247   1.0500            0.1730 &  23.9311 r
  mprj/buf_i[94] (net)                                   2   0.0098 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0128   0.1247   1.0500   0.0050   0.0054 &  23.9365 r
  data arrival time                                                                                                 23.9365

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1539 &  33.9028 r
  clock reconvergence pessimism                                                                           0.0000    33.9028
  clock uncertainty                                                                                      -0.1000    33.8028
  library setup time                                                                    1.0000           -0.0795    33.7233
  data required time                                                                                                33.7233
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7233
  data arrival time                                                                                                -23.9365
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7868

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2054 
  total derate : arrival time                                                                            -0.0107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2162 

  slack (with derating applied) (MET)                                                                     9.7868 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0030 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[29] (in)                                                             2.6983                     1.5413 &  23.5413 r
  la_oenb[29] (net)                                      2   0.1577 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5413 r
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3058   2.7000   1.0500   0.1208   0.1681 &  23.7094 r
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1273   1.0500            0.1915 &  23.9009 r
  mprj/buf_i[93] (net)                                   2   0.0134 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0276   0.1273   1.0500   0.0112   0.0119 &  23.9129 r
  data arrival time                                                                                                 23.9129

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9295   0.9500   0.0000   1.1448 &  33.8936 r
  clock reconvergence pessimism                                                                           0.0000    33.8936
  clock uncertainty                                                                                      -0.1000    33.7936
  library setup time                                                                    1.0000           -0.0800    33.7136
  data required time                                                                                                33.7136
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7136
  data arrival time                                                                                                -23.9129
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8008

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2050 
  total derate : arrival time                                                                            -0.0177 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2227 

  slack (with derating applied) (MET)                                                                     9.8008 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0234 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[23] (in)                                                          2.7204                     1.5546 &  23.5546 r
  la_data_in[23] (net)                                   2   0.1590 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5546 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2638   2.7221   1.0500   0.1064   0.1523 &  23.7068 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1367   1.0500            0.1988 &  23.9056 r
  mprj/buf_i[151] (net)                                  2   0.0188 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0244   0.1367   1.0500   0.0098   0.0106 &  23.9161 r
  data arrival time                                                                                                 23.9161

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   1.1600 &  33.9088 r
  clock reconvergence pessimism                                                                           0.0000    33.9088
  clock uncertainty                                                                                      -0.1000    33.8088
  library setup time                                                                    1.0000           -0.0820    33.7269
  data required time                                                                                                33.7269
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7269
  data arrival time                                                                                                -23.9161
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8107

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2058 
  total derate : arrival time                                                                            -0.0172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2230 

  slack (with derating applied) (MET)                                                                     9.8107 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0337 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[17] (in)                                                               2.2298                     1.2734 &  23.2734 r
  io_in[17] (net)                                        2   0.1300 
  mprj/io_in[17] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.2734 r
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2307   1.0500   0.0000   0.0279 &  23.3012 r
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1609   1.0500            0.2446 &  23.5458 r
  mprj/buf_i[209] (net)                                  2   0.0385 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1609   1.0500   0.0000   0.0009 &  23.5468 r
  data arrival time                                                                                                 23.5468

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2672 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0012   0.1520   0.9500  -0.0004   0.0708 &  30.0708 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.9295   0.9500            2.6780 &  32.7488 r
  mprj/clk (net)                                       826   2.7279 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9295   0.9500   0.0000   0.9531 &  33.7019 r
  clock reconvergence pessimism                                                                           0.0000    33.7019
  clock uncertainty                                                                                      -0.1000    33.6019
  library setup time                                                                    1.0000           -0.0842    33.5177
  data required time                                                                                                33.5177
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5177
  data arrival time                                                                                                -23.5468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9709

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1949 
  total derate : arrival time                                                                            -0.0130 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2079 

  slack (with derating applied) (MET)                                                                     9.9709 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1788 



1
