
ProjektV4.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800200  00000834  000008c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000834  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000007f9  00800208  00800208  000008d0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000008d0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000900  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000110  00000000  00000000  00000940  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001656  00000000  00000000  00000a50  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001015  00000000  00000000  000020a6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000ad8  00000000  00000000  000030bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000260  00000000  00000000  00003b94  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000007ee  00000000  00000000  00003df4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000066b  00000000  00000000  000045e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000d8  00000000  00000000  00004c4d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	8e c0       	rjmp	.+284    	; 0x122 <__bad_interrupt>
   6:	00 00       	nop
   8:	8c c0       	rjmp	.+280    	; 0x122 <__bad_interrupt>
   a:	00 00       	nop
   c:	8a c0       	rjmp	.+276    	; 0x122 <__bad_interrupt>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	84 c0       	rjmp	.+264    	; 0x122 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	6e c0       	rjmp	.+220    	; 0x122 <__bad_interrupt>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	e5 c0       	rjmp	.+458    	; 0x21c <__vector_20>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	16 c2       	rjmp	.+1068   	; 0x492 <__vector_25>
  66:	00 00       	nop
  68:	5c c0       	rjmp	.+184    	; 0x122 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	6a c0       	rjmp	.+212    	; 0x14a <__vector_29>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	e4 e3       	ldi	r30, 0x34	; 52
  fc:	f8 e0       	ldi	r31, 0x08	; 8
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a8 30       	cpi	r26, 0x08	; 8
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	2a e0       	ldi	r18, 0x0A	; 10
 110:	a8 e0       	ldi	r26, 0x08	; 8
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a1 30       	cpi	r26, 0x01	; 1
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	9d d0       	rcall	.+314    	; 0x25a <main>
 120:	87 c3       	rjmp	.+1806   	; 0x830 <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <init_ADC>:

#include <avr/io.h>

void init_ADC(){
	
		ADMUX|=(1<<ADLAR)|(0<<REFS0); // Brug AVcc som reference spændningen, dvs 5 V hvis valgt på pin i arduino
 124:	ec e7       	ldi	r30, 0x7C	; 124
 126:	f0 e0       	ldi	r31, 0x00	; 0
 128:	80 81       	ld	r24, Z
 12a:	80 62       	ori	r24, 0x20	; 32
 12c:	80 83       	st	Z, r24
		ADCSRA|=(1<<ADEN)|(1<<ADATE)|(1<<ADPS2); 
 12e:	ea e7       	ldi	r30, 0x7A	; 122
 130:	f0 e0       	ldi	r31, 0x00	; 0
 132:	80 81       	ld	r24, Z
 134:	84 6a       	ori	r24, 0xA4	; 164
 136:	80 83       	st	Z, r24
		ADCSRA|= (1<<ADIE)|(1<<ADSC);; // ENABLE interrupt. start sample (start convertion)
 138:	80 81       	ld	r24, Z
 13a:	88 64       	ori	r24, 0x48	; 72
 13c:	80 83       	st	Z, r24
		ADCSRB|=(1<<ADTS2)|(1<<ADTS1); // Timer1 overflow interrupt som trigger source til adc converteren.
 13e:	eb e7       	ldi	r30, 0x7B	; 123
 140:	f0 e0       	ldi	r31, 0x00	; 0
 142:	80 81       	ld	r24, Z
 144:	86 60       	ori	r24, 0x06	; 6
 146:	80 83       	st	Z, r24
 148:	08 95       	ret

0000014a <__vector_29>:


uint16_t sample_rate_raw = 62500;

ISR(ADC_vect)
{	
 14a:	1f 92       	push	r1
 14c:	0f 92       	push	r0
 14e:	0f b6       	in	r0, 0x3f	; 63
 150:	0f 92       	push	r0
 152:	11 24       	eor	r1, r1
 154:	0b b6       	in	r0, 0x3b	; 59
 156:	0f 92       	push	r0
 158:	2f 93       	push	r18
 15a:	3f 93       	push	r19
 15c:	4f 93       	push	r20
 15e:	5f 93       	push	r21
 160:	6f 93       	push	r22
 162:	8f 93       	push	r24
 164:	9f 93       	push	r25
 166:	ef 93       	push	r30
 168:	ff 93       	push	r31
	static int i=5;
	
	
	if (i<(record_length+5) && (control==0))
 16a:	80 91 04 02 	lds	r24, 0x0204	; 0x800204 <record_length>
 16e:	90 91 05 02 	lds	r25, 0x0205	; 0x800205 <record_length+0x1>
 172:	05 96       	adiw	r24, 0x05	; 5
 174:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
 178:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
 17c:	a9 01       	movw	r20, r18
 17e:	28 17       	cp	r18, r24
 180:	39 07       	cpc	r19, r25
 182:	e8 f4       	brcc	.+58     	; 0x1be <__vector_29+0x74>
 184:	60 91 11 02 	lds	r22, 0x0211	; 0x800211 <control>
 188:	61 11       	cpse	r22, r1
 18a:	19 c0       	rjmp	.+50     	; 0x1be <__vector_29+0x74>
	{
		array_transmit[i++]=ADCH;
 18c:	4f 5f       	subi	r20, 0xFF	; 255
 18e:	5f 4f       	sbci	r21, 0xFF	; 255
 190:	50 93 01 02 	sts	0x0201, r21	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
 194:	40 93 00 02 	sts	0x0200, r20	; 0x800200 <__DATA_REGION_ORIGIN__>
 198:	60 91 79 00 	lds	r22, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7c0079>
 19c:	f9 01       	movw	r30, r18
 19e:	ef 5d       	subi	r30, 0xDF	; 223
 1a0:	fd 4f       	sbci	r31, 0xFD	; 253
 1a2:	60 83       	st	Z, r22
		
		if (i==(record_length+5))
 1a4:	84 17       	cp	r24, r20
 1a6:	95 07       	cpc	r25, r21
 1a8:	49 f5       	brne	.+82     	; 0x1fc <__vector_29+0xb2>
		{
			control=1;
 1aa:	81 e0       	ldi	r24, 0x01	; 1
 1ac:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <control>
			i=5;
 1b0:	85 e0       	ldi	r24, 0x05	; 5
 1b2:	90 e0       	ldi	r25, 0x00	; 0
 1b4:	90 93 01 02 	sts	0x0201, r25	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
 1b8:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__DATA_REGION_ORIGIN__>
 1bc:	1f c0       	rjmp	.+62     	; 0x1fc <__vector_29+0xb2>
		}
		
	}

	else if (i<((record_length+5)) && (control==1))
 1be:	48 17       	cp	r20, r24
 1c0:	59 07       	cpc	r21, r25
 1c2:	e0 f4       	brcc	.+56     	; 0x1fc <__vector_29+0xb2>
 1c4:	40 91 11 02 	lds	r20, 0x0211	; 0x800211 <control>
 1c8:	41 30       	cpi	r20, 0x01	; 1
 1ca:	c1 f4       	brne	.+48     	; 0x1fc <__vector_29+0xb2>
	{
		array_transmit2[i++]= ADCH;
 1cc:	a9 01       	movw	r20, r18
 1ce:	4f 5f       	subi	r20, 0xFF	; 255
 1d0:	5f 4f       	sbci	r21, 0xFF	; 255
 1d2:	50 93 01 02 	sts	0x0201, r21	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
 1d6:	40 93 00 02 	sts	0x0200, r20	; 0x800200 <__DATA_REGION_ORIGIN__>
 1da:	60 91 79 00 	lds	r22, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7c0079>
 1de:	f9 01       	movw	r30, r18
 1e0:	ee 5e       	subi	r30, 0xEE	; 238
 1e2:	f9 4f       	sbci	r31, 0xF9	; 249
 1e4:	60 83       	st	Z, r22
		
			if (i==(record_length+5))
 1e6:	84 17       	cp	r24, r20
 1e8:	95 07       	cpc	r25, r21
 1ea:	41 f4       	brne	.+16     	; 0x1fc <__vector_29+0xb2>
			{
				control=0;
 1ec:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <control>
				i=5;
 1f0:	85 e0       	ldi	r24, 0x05	; 5
 1f2:	90 e0       	ldi	r25, 0x00	; 0
 1f4:	90 93 01 02 	sts	0x0201, r25	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
 1f8:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__DATA_REGION_ORIGIN__>
			}	

	}
}
 1fc:	ff 91       	pop	r31
 1fe:	ef 91       	pop	r30
 200:	9f 91       	pop	r25
 202:	8f 91       	pop	r24
 204:	6f 91       	pop	r22
 206:	5f 91       	pop	r21
 208:	4f 91       	pop	r20
 20a:	3f 91       	pop	r19
 20c:	2f 91       	pop	r18
 20e:	0f 90       	pop	r0
 210:	0b be       	out	0x3b, r0	; 59
 212:	0f 90       	pop	r0
 214:	0f be       	out	0x3f, r0	; 63
 216:	0f 90       	pop	r0
 218:	1f 90       	pop	r1
 21a:	18 95       	reti

0000021c <__vector_20>:



ISR(TIMER1_OVF_vect) 
{
 21c:	1f 92       	push	r1
 21e:	0f 92       	push	r0
 220:	0f b6       	in	r0, 0x3f	; 63
 222:	0f 92       	push	r0
 224:	11 24       	eor	r1, r1
 226:	8f 93       	push	r24
 228:	9f 93       	push	r25
	
  TCNT1=sample_rate_raw;
 22a:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <sample_rate_raw>
 22e:	90 91 03 02 	lds	r25, 0x0203	; 0x800203 <sample_rate_raw+0x1>
 232:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7c0085>
 236:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7c0084>
  timer_count++;
 23a:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <timer_count>
 23e:	90 91 0f 02 	lds	r25, 0x020F	; 0x80020f <timer_count+0x1>
 242:	01 96       	adiw	r24, 0x01	; 1
 244:	90 93 0f 02 	sts	0x020F, r25	; 0x80020f <timer_count+0x1>
 248:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <timer_count>
  //TCNT1 = 65536 - (250000/samplerate);

}
 24c:	9f 91       	pop	r25
 24e:	8f 91       	pop	r24
 250:	0f 90       	pop	r0
 252:	0f be       	out	0x3f, r0	; 63
 254:	0f 90       	pop	r0
 256:	1f 90       	pop	r1
 258:	18 95       	reti

0000025a <main>:

int main(void)
{
	
	
	init_timer();
 25a:	5a d2       	rcall	.+1204   	; 0x710 <init_timer>
	init_ADC();
 25c:	63 df       	rcall	.-314    	; 0x124 <init_ADC>
 25e:	60 e0       	ldi	r22, 0x00	; 0
	//uart_Init(UBRRF);
	uart_Init(115200);
 260:	72 ec       	ldi	r23, 0xC2	; 194
 262:	81 e0       	ldi	r24, 0x01	; 1
 264:	90 e0       	ldi	r25, 0x00	; 0
 266:	61 d2       	rcall	.+1218   	; 0x72a <uart_Init>
	setRecievei();
 268:	90 d2       	rcall	.+1312   	; 0x78a <setRecievei>
	calculateLRC();
	SPI_init_master(0,0);
 26a:	60 e0       	ldi	r22, 0x00	; 0
 26c:	80 e0       	ldi	r24, 0x00	; 0
 26e:	4f d1       	rcall	.+670    	; 0x50e <SPI_init_master>
 270:	84 b1       	in	r24, 0x04	; 4
	DDRB |= (1 << PB7);
 272:	80 68       	ori	r24, 0x80	; 128
 274:	84 b9       	out	0x04, r24	; 4
 276:	78 94       	sei
	sei();
 278:	e1 e2       	ldi	r30, 0x21	; 33
	
	
	array_transmit[0]=0x55;
 27a:	f2 e0       	ldi	r31, 0x02	; 2
 27c:	25 e5       	ldi	r18, 0x55	; 85
 27e:	20 83       	st	Z, r18
 280:	9a ea       	ldi	r25, 0xAA	; 170
	array_transmit[1]=0xAA;
 282:	91 83       	std	Z+1, r25	; 0x01
 284:	82 e0       	ldi	r24, 0x02	; 2
	array_transmit[4]=0x02;	
 286:	84 83       	std	Z+4, r24	; 0x04
 288:	e2 e1       	ldi	r30, 0x12	; 18
	array_transmit2[0]=0x55;
 28a:	f6 e0       	ldi	r31, 0x06	; 6
 28c:	20 83       	st	Z, r18
 28e:	91 83       	std	Z+1, r25	; 0x01
	array_transmit2[1]=0xAA;
 290:	84 83       	std	Z+4, r24	; 0x04
	array_transmit2[4]=0x02;
 292:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <receiveflag>
	
	while (1)
 {
	
  
	 if (receiveflag==1 ){
 296:	81 30       	cpi	r24, 0x01	; 1
 298:	09 f0       	breq	.+2      	; 0x29c <main+0x42>
 29a:	8e c0       	rjmp	.+284    	; 0x3b8 <main+0x15e>
 29c:	10 92 10 02 	sts	0x0210, r1	; 0x800210 <receiveflag>
		 
		receiveflag=0;
 2a0:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <array_receive+0x4>
		
		switch(array_receive[4])
 2a4:	81 30       	cpi	r24, 0x01	; 1
 2a6:	21 f0       	breq	.+8      	; 0x2b0 <main+0x56>
 2a8:	82 30       	cpi	r24, 0x02	; 2
 2aa:	09 f4       	brne	.+2      	; 0x2ae <main+0x54>
 2ac:	42 c0       	rjmp	.+132    	; 0x332 <main+0xd8>
 2ae:	84 c0       	rjmp	.+264    	; 0x3b8 <main+0x15e>
 2b0:	e6 e1       	ldi	r30, 0x16	; 22
			case 0x01: //BTN pressed is Generator tab , 0x00~BTN0, 0x01~BTN1, 0x02~BTN2, 0x03~BTN3, 9 elementer i array_receive.
			
			//DDRG|=(1<<PG5);
			//PORTG^=(1<<PG5);
			
			button_data = array_receive[5]; //button data
 2b2:	f2 e0       	ldi	r31, 0x02	; 2
 2b4:	85 81       	ldd	r24, Z+5	; 0x05
 2b6:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <button_data>
 2ba:	96 81       	ldd	r25, Z+6	; 0x06
			sw_data = array_receive[6]; // sw data
 2bc:	90 93 10 06 	sts	0x0610, r25	; 0x800610 <sw_data>
 2c0:	81 11       	cpse	r24, r1
			
			if (button_data == 0x00) {  //enter
 2c2:	15 c0       	rjmp	.+42     	; 0x2ee <main+0x94>
 2c4:	80 91 11 06 	lds	r24, 0x0611	; 0x800611 <indicator>
				if (indicator == 0x00) {
 2c8:	81 11       	cpse	r24, r1
 2ca:	06 c0       	rjmp	.+12     	; 0x2d8 <main+0x7e>
 2cc:	94 30       	cpi	r25, 0x04	; 4
					if (sw_data <= 0x03){
 2ce:	08 f0       	brcs	.+2      	; 0x2d2 <main+0x78>
 2d0:	73 c0       	rjmp	.+230    	; 0x3b8 <main+0x15e>
 2d2:	90 93 0c 02 	sts	0x020C, r25	; 0x80020c <shape_out>
					shape_out = sw_data;
 2d6:	70 c0       	rjmp	.+224    	; 0x3b8 <main+0x15e>
 2d8:	81 30       	cpi	r24, 0x01	; 1
					}
				}
				else if (indicator == 0x01){
 2da:	19 f4       	brne	.+6      	; 0x2e2 <main+0x88>
 2dc:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <Ampl_out>
					Ampl_out = sw_data;
 2e0:	6b c0       	rjmp	.+214    	; 0x3b8 <main+0x15e>
 2e2:	82 30       	cpi	r24, 0x02	; 2
				}
				else if (indicator == 0x02){
 2e4:	09 f0       	breq	.+2      	; 0x2e8 <main+0x8e>
 2e6:	68 c0       	rjmp	.+208    	; 0x3b8 <main+0x15e>
 2e8:	90 93 0a 02 	sts	0x020A, r25	; 0x80020a <Freq_out>
					Freq_out = sw_data;
 2ec:	65 c0       	rjmp	.+202    	; 0x3b8 <main+0x15e>
 2ee:	81 30       	cpi	r24, 0x01	; 1
				}
			}
			else if(button_data == 0x01){   //select
 2f0:	59 f4       	brne	.+22     	; 0x308 <main+0xae>
 2f2:	80 91 11 06 	lds	r24, 0x0611	; 0x800611 <indicator>
				if (indicator < 2) {
 2f6:	82 30       	cpi	r24, 0x02	; 2
 2f8:	20 f4       	brcc	.+8      	; 0x302 <main+0xa8>
 2fa:	8f 5f       	subi	r24, 0xFF	; 255
					indicator++;
 2fc:	80 93 11 06 	sts	0x0611, r24	; 0x800611 <indicator>
 300:	5b c0       	rjmp	.+182    	; 0x3b8 <main+0x15e>
 302:	10 92 11 06 	sts	0x0611, r1	; 0x800611 <indicator>
				}
				else {
					indicator = 0;
 306:	58 c0       	rjmp	.+176    	; 0x3b8 <main+0x15e>
 308:	82 30       	cpi	r24, 0x02	; 2
				}
			}
			else if(button_data == 0x02){   //run/stop
 30a:	39 f4       	brne	.+14     	; 0x31a <main+0xc0>
 30c:	90 91 0d 02 	lds	r25, 0x020D	; 0x80020d <run>
				run = !run;
 310:	81 e0       	ldi	r24, 0x01	; 1
 312:	89 27       	eor	r24, r25
 314:	80 93 0d 02 	sts	0x020D, r24	; 0x80020d <run>
 318:	4f c0       	rjmp	.+158    	; 0x3b8 <main+0x15e>
 31a:	83 30       	cpi	r24, 0x03	; 3
			}
			else if(button_data == 0x03){   //reset
 31c:	09 f0       	breq	.+2      	; 0x320 <main+0xc6>
 31e:	4c c0       	rjmp	.+152    	; 0x3b8 <main+0x15e>
 320:	10 92 0a 02 	sts	0x020A, r1	; 0x80020a <Freq_out>
				Freq_out = 0;
 324:	10 92 0b 02 	sts	0x020B, r1	; 0x80020b <Ampl_out>
				Ampl_out = 0;
 328:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <shape_out>
				shape_out = 0;
 32c:	10 92 11 06 	sts	0x0611, r1	; 0x800611 <indicator>
				indicator = 0;
 330:	43 c0       	rjmp	.+134    	; 0x3b8 <main+0x15e>
 332:	e6 e1       	ldi	r30, 0x16	; 22
			
			break;
			
			case 0x02: // Oscilloscope data, Send pressed in osc tab, 
			
			record_length=((array_receive[7]<<8)|(array_receive[8]));
 334:	f2 e0       	ldi	r31, 0x02	; 2
 336:	c7 81       	ldd	r28, Z+7	; 0x07
 338:	d0 e0       	ldi	r29, 0x00	; 0
 33a:	dc 2f       	mov	r29, r28
 33c:	cc 27       	eor	r28, r28
 33e:	80 85       	ldd	r24, Z+8	; 0x08
 340:	c8 2b       	or	r28, r24
 342:	d0 93 05 02 	sts	0x0205, r29	; 0x800205 <record_length+0x1>
 346:	c0 93 04 02 	sts	0x0204, r28	; 0x800204 <record_length>
 34a:	8e 01       	movw	r16, r28
			length=(record_length+7);
 34c:	09 5f       	subi	r16, 0xF9	; 249
 34e:	1f 4f       	sbci	r17, 0xFF	; 255
 350:	10 93 15 02 	sts	0x0215, r17	; 0x800215 <length+0x1>
 354:	00 93 14 02 	sts	0x0214, r16	; 0x800214 <length>
 358:	25 81       	ldd	r18, Z+5	; 0x05
			samplerate =((array_receive[5]<<8)|(array_receive[6]));
 35a:	30 e0       	ldi	r19, 0x00	; 0
 35c:	32 2f       	mov	r19, r18
 35e:	22 27       	eor	r18, r18
 360:	86 81       	ldd	r24, Z+6	; 0x06
 362:	28 2b       	or	r18, r24
 364:	30 93 07 02 	sts	0x0207, r19	; 0x800207 <samplerate+0x1>
 368:	20 93 06 02 	sts	0x0206, r18	; 0x800206 <samplerate>
 36c:	40 e0       	ldi	r20, 0x00	; 0
			sample_rate_raw = 65536-(250000/samplerate);
 36e:	50 e0       	ldi	r21, 0x00	; 0
 370:	60 e9       	ldi	r22, 0x90	; 144
 372:	70 ed       	ldi	r23, 0xD0	; 208
 374:	83 e0       	ldi	r24, 0x03	; 3
 376:	90 e0       	ldi	r25, 0x00	; 0
 378:	0e d2       	rcall	.+1052   	; 0x796 <__divmodsi4>
 37a:	31 95       	neg	r19
 37c:	21 95       	neg	r18
 37e:	31 09       	sbc	r19, r1
 380:	30 93 03 02 	sts	0x0203, r19	; 0x800203 <sample_rate_raw+0x1>
 384:	20 93 02 02 	sts	0x0202, r18	; 0x800202 <sample_rate_raw>
 388:	e1 e2       	ldi	r30, 0x21	; 33
			
				
				array_transmit[2]=(length>>8);
 38a:	f2 e0       	ldi	r31, 0x02	; 2
 38c:	12 83       	std	Z+2, r17	; 0x02
 38e:	03 83       	std	Z+3, r16	; 0x03
				array_transmit[3]= length;
 390:	f8 01       	movw	r30, r16
				array_transmit[length]=0x00;
 392:	ef 5d       	subi	r30, 0xDF	; 223
 394:	fd 4f       	sbci	r31, 0xFD	; 253
 396:	10 82       	st	Z, r1
 398:	26 96       	adiw	r28, 0x06	; 6
				//array_transmit[length-1]=calculateLRC(array_receive,length);
				array_transmit[length-1]=0x00;
 39a:	fe 01       	movw	r30, r28
 39c:	ef 5d       	subi	r30, 0xDF	; 223
 39e:	fd 4f       	sbci	r31, 0xFD	; 253
 3a0:	10 82       	st	Z, r1
 3a2:	e2 e1       	ldi	r30, 0x12	; 18
				
				
				array_transmit2[2]= (length>>8);
 3a4:	f6 e0       	ldi	r31, 0x06	; 6
 3a6:	12 83       	std	Z+2, r17	; 0x02
 3a8:	03 83       	std	Z+3, r16	; 0x03
				array_transmit2[3]= length;
 3aa:	f8 01       	movw	r30, r16
				array_transmit2[length]=0x00;
 3ac:	ee 5e       	subi	r30, 0xEE	; 238
 3ae:	f9 4f       	sbci	r31, 0xF9	; 249
 3b0:	10 82       	st	Z, r1
 3b2:	ce 5e       	subi	r28, 0xEE	; 238
				//array_transmit2[length-1]=calculateLRC(array_receive,length);
				array_transmit2[length-1]=0x00;
 3b4:	d9 4f       	sbci	r29, 0xF9	; 249
 3b6:	18 82       	st	Y, r1
 3b8:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <control>
	  
	   	
	
  }
  
  	if ((control==1) && (tx_done==0))
 3bc:	81 30       	cpi	r24, 0x01	; 1
 3be:	71 f4       	brne	.+28     	; 0x3dc <main+0x182>
 3c0:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <tx_done>
 3c4:	81 11       	cpse	r24, r1
 3c6:	0a c0       	rjmp	.+20     	; 0x3dc <main+0x182>
 3c8:	60 91 14 02 	lds	r22, 0x0214	; 0x800214 <length>
  	{
	  	putsUSART0(array_transmit,length);
 3cc:	70 91 15 02 	lds	r23, 0x0215	; 0x800215 <length+0x1>
 3d0:	81 e2       	ldi	r24, 0x21	; 33
 3d2:	92 e0       	ldi	r25, 0x02	; 2
 3d4:	bf d1       	rcall	.+894    	; 0x754 <putsUSART0>
 3d6:	81 e0       	ldi	r24, 0x01	; 1
	  	tx_done=1;
 3d8:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <tx_done>
 3dc:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <control>
		  
  	}
  	if ((control==0) && (tx_done==1))
 3e0:	81 11       	cpse	r24, r1
 3e2:	0d c0       	rjmp	.+26     	; 0x3fe <main+0x1a4>
 3e4:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <tx_done>
 3e8:	81 30       	cpi	r24, 0x01	; 1
 3ea:	49 f4       	brne	.+18     	; 0x3fe <main+0x1a4>
  	{
	  	putsUSART0(array_transmit2,length);
 3ec:	60 91 14 02 	lds	r22, 0x0214	; 0x800214 <length>
 3f0:	70 91 15 02 	lds	r23, 0x0215	; 0x800215 <length+0x1>
 3f4:	82 e1       	ldi	r24, 0x12	; 18
 3f6:	96 e0       	ldi	r25, 0x06	; 6
 3f8:	ad d1       	rcall	.+858    	; 0x754 <putsUSART0>
 3fa:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <tx_done>
	  	tx_done=0;
		
  	}
	  

	if (timer_count >= (samplerate / 10)){    //SPI send @10Hz
 3fe:	20 91 06 02 	lds	r18, 0x0206	; 0x800206 <samplerate>
 402:	30 91 07 02 	lds	r19, 0x0207	; 0x800207 <samplerate+0x1>
 406:	ad ec       	ldi	r26, 0xCD	; 205
 408:	bc ec       	ldi	r27, 0xCC	; 204
 40a:	e1 d1       	rcall	.+962    	; 0x7ce <__umulhisi3>
 40c:	96 95       	lsr	r25
 40e:	87 95       	ror	r24
 410:	96 95       	lsr	r25
 412:	87 95       	ror	r24
 414:	96 95       	lsr	r25
 416:	87 95       	ror	r24
 418:	20 91 0e 02 	lds	r18, 0x020E	; 0x80020e <timer_count>
 41c:	30 91 0f 02 	lds	r19, 0x020F	; 0x80020f <timer_count+0x1>
 420:	28 17       	cp	r18, r24
 422:	39 07       	cpc	r19, r25
 424:	08 f4       	brcc	.+2      	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
 426:	35 cf       	rjmp	.-406    	; 0x292 <main+0x38>
		uint8_t freq = 0;
		uint8_t shape = 0;
		uint8_t ampl = 0;
		
		
		timer_count = 0;
 428:	10 92 0f 02 	sts	0x020F, r1	; 0x80020f <timer_count+0x1>
 42c:	10 92 0e 02 	sts	0x020E, r1	; 0x80020e <timer_count>
		data_ok = 0;
		freq = 0;
		ampl = 0;
		shape = 0;
		uint32_t test = 0;
		test = fpga_get_data();
 430:	a0 d0       	rcall	.+320    	; 0x572 <fpga_get_data>
 432:	6b 01       	movw	r12, r22
 434:	7c 01       	movw	r14, r24
		data_ok |= (test >> 24) & 0xFF000000;
		freq |= (test >> 16);
 436:	4c 01       	movw	r8, r24
 438:	aa 24       	eor	r10, r10
		shape |= (test >> 8);
 43a:	bb 24       	eor	r11, r11
 43c:	47 2e       	mov	r4, r23
 43e:	58 2e       	mov	r5, r24
		ampl |= test & 0xFF;
		
		//putsUSART0(data_ok);
		
		
		putchUSART0(0x55);
 440:	69 2e       	mov	r6, r25
 442:	77 24       	eor	r7, r7
		putchUSART0(0xAA);
 444:	85 e5       	ldi	r24, 0x55	; 85
 446:	7f d1       	rcall	.+766    	; 0x746 <putchUSART0>
		putchUSART0(0x00);
 448:	8a ea       	ldi	r24, 0xAA	; 170
 44a:	7d d1       	rcall	.+762    	; 0x746 <putchUSART0>
		putchUSART0(0x0B); //length
 44c:	80 e0       	ldi	r24, 0x00	; 0
 44e:	7b d1       	rcall	.+758    	; 0x746 <putchUSART0>
		putchUSART0(0x01);
 450:	8b e0       	ldi	r24, 0x0B	; 11
 452:	79 d1       	rcall	.+754    	; 0x746 <putchUSART0>
		putchUSART0(indicator);   //indicator
 454:	81 e0       	ldi	r24, 0x01	; 1
 456:	77 d1       	rcall	.+750    	; 0x746 <putchUSART0>
 458:	80 91 11 06 	lds	r24, 0x0611	; 0x800611 <indicator>
		putchUSART0(shape);
 45c:	74 d1       	rcall	.+744    	; 0x746 <putchUSART0>
 45e:	84 2d       	mov	r24, r4
 460:	72 d1       	rcall	.+740    	; 0x746 <putchUSART0>
		putchUSART0(ampl);
 462:	8c 2d       	mov	r24, r12
 464:	70 d1       	rcall	.+736    	; 0x746 <putchUSART0>
 466:	88 2d       	mov	r24, r8
		putchUSART0(freq);
 468:	6e d1       	rcall	.+732    	; 0x746 <putchUSART0>
 46a:	80 e0       	ldi	r24, 0x00	; 0
		/*putchUSART0(shape_out);
		putchUSART0(Ampl_out);
		putchUSART0(Freq_out);*/
		
		putchUSART0(0x00);
 46c:	6c d1       	rcall	.+728    	; 0x746 <putchUSART0>
 46e:	80 e0       	ldi	r24, 0x00	; 0
 470:	6a d1       	rcall	.+724    	; 0x746 <putchUSART0>
		putchUSART0(0x00);
 472:	80 91 0d 02 	lds	r24, 0x020D	; 0x80020d <run>
 476:	87 95       	ror	r24
		
		PORTB = (run << PB7);
 478:	88 27       	eor	r24, r24
 47a:	87 95       	ror	r24
 47c:	85 b9       	out	0x05, r24	; 5
 47e:	20 91 0c 02 	lds	r18, 0x020C	; 0x80020c <shape_out>
 482:	40 91 0a 02 	lds	r20, 0x020A	; 0x80020a <Freq_out>
		fpga_send_data(run, Ampl_out, Freq_out, shape_out);
 486:	60 91 0b 02 	lds	r22, 0x020B	; 0x80020b <Ampl_out>
 48a:	80 91 0d 02 	lds	r24, 0x020D	; 0x80020d <run>
 48e:	ff d0       	rcall	.+510    	; 0x68e <fpga_send_data>
 490:	00 cf       	rjmp	.-512    	; 0x292 <main+0x38>

00000492 <__vector_25>:
 492:	1f 92       	push	r1
 494:	0f 92       	push	r0
 496:	0f b6       	in	r0, 0x3f	; 63
 498:	0f 92       	push	r0
	  	
}

	
ISR(USART0_RX_vect)
{	
 49a:	11 24       	eor	r1, r1
 49c:	0b b6       	in	r0, 0x3b	; 59
 49e:	0f 92       	push	r0
 4a0:	2f 93       	push	r18
 4a2:	3f 93       	push	r19
 4a4:	8f 93       	push	r24
 4a6:	9f 93       	push	r25
 4a8:	ef 93       	push	r30
 4aa:	ff 93       	push	r31
	
	
	static unsigned int i=0;
	array_receive[i]= UDR0;
 4ac:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <__data_end>
 4b0:	90 91 09 02 	lds	r25, 0x0209	; 0x800209 <__data_end+0x1>
 4b4:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
 4b8:	fc 01       	movw	r30, r24
 4ba:	ea 5e       	subi	r30, 0xEA	; 234
 4bc:	fd 4f       	sbci	r31, 0xFD	; 253
 4be:	20 83       	st	Z, r18
	i++;
 4c0:	01 96       	adiw	r24, 0x01	; 1
 4c2:	90 93 09 02 	sts	0x0209, r25	; 0x800209 <__data_end+0x1>
 4c6:	80 93 08 02 	sts	0x0208, r24	; 0x800208 <__data_end>
	if ((array_receive[0] == 0x55) && (array_receive[1] == 0xAA) && (i==(array_receive[3] )))
 4ca:	20 91 16 02 	lds	r18, 0x0216	; 0x800216 <array_receive>
 4ce:	25 35       	cpi	r18, 0x55	; 85
 4d0:	89 f4       	brne	.+34     	; 0x4f4 <__vector_25+0x62>
 4d2:	20 91 17 02 	lds	r18, 0x0217	; 0x800217 <array_receive+0x1>
 4d6:	2a 3a       	cpi	r18, 0xAA	; 170
 4d8:	69 f4       	brne	.+26     	; 0x4f4 <__vector_25+0x62>
 4da:	20 91 19 02 	lds	r18, 0x0219	; 0x800219 <array_receive+0x3>
 4de:	30 e0       	ldi	r19, 0x00	; 0
 4e0:	82 17       	cp	r24, r18
 4e2:	93 07       	cpc	r25, r19
 4e4:	39 f4       	brne	.+14     	; 0x4f4 <__vector_25+0x62>
	{
		receiveflag = 1;
 4e6:	81 e0       	ldi	r24, 0x01	; 1
 4e8:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <receiveflag>
		i=0;
 4ec:	10 92 09 02 	sts	0x0209, r1	; 0x800209 <__data_end+0x1>
 4f0:	10 92 08 02 	sts	0x0208, r1	; 0x800208 <__data_end>
	}
	
	
	}
 4f4:	ff 91       	pop	r31
 4f6:	ef 91       	pop	r30
 4f8:	9f 91       	pop	r25
 4fa:	8f 91       	pop	r24
 4fc:	3f 91       	pop	r19
 4fe:	2f 91       	pop	r18
 500:	0f 90       	pop	r0
 502:	0b be       	out	0x3b, r0	; 59
 504:	0f 90       	pop	r0
 506:	0f be       	out	0x3f, r0	; 63
 508:	0f 90       	pop	r0
 50a:	1f 90       	pop	r1
 50c:	18 95       	reti

0000050e <SPI_init_master>:
	PORTB |= (1 << PB0) | (1 << PB1) | (1 << PB2);
	
	
	
	SPCR|= (0 << SPIE) |  ( 1 << SPR1) | (0<< SPR0) | (1 << SPE) | (1<<CPOL) ;
	SPDR = 0;
 50e:	96 2f       	mov	r25, r22
 510:	24 b1       	in	r18, 0x04	; 4
 512:	27 60       	ori	r18, 0x07	; 7
 514:	24 b9       	out	0x04, r18	; 4
 516:	25 b1       	in	r18, 0x05	; 5
 518:	21 60       	ori	r18, 0x01	; 1
 51a:	25 b9       	out	0x05, r18	; 5
 51c:	25 b1       	in	r18, 0x05	; 5
 51e:	28 60       	ori	r18, 0x08	; 8
 520:	25 b9       	out	0x05, r18	; 5
 522:	1c bc       	out	0x2c, r1	; 44
 524:	2c b5       	in	r18, 0x2c	; 44
 526:	68 2f       	mov	r22, r24
 528:	70 e0       	ldi	r23, 0x00	; 0
 52a:	ab 01       	movw	r20, r22
 52c:	44 0f       	add	r20, r20
 52e:	55 1f       	adc	r21, r21
 530:	44 0f       	add	r20, r20
 532:	55 1f       	adc	r21, r21
 534:	44 0f       	add	r20, r20
 536:	55 1f       	adc	r21, r21
 538:	69 2f       	mov	r22, r25
 53a:	70 e0       	ldi	r23, 0x00	; 0
 53c:	66 0f       	add	r22, r22
 53e:	77 1f       	adc	r23, r23
 540:	66 0f       	add	r22, r22
 542:	77 1f       	adc	r23, r23
 544:	64 2b       	or	r22, r20
 546:	62 2b       	or	r22, r18
 548:	63 65       	ori	r22, 0x53	; 83
 54a:	6c bd       	out	0x2c, r22	; 44
 54c:	1e bc       	out	0x2e, r1	; 46
 54e:	08 95       	ret

00000550 <SPI_read>:
}


char SPI_read(){
	//PORTB &= ~(1 << PB0);
	SPDR = 0;
 550:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR &(1<<SPIF))) ; 
 552:	0d b4       	in	r0, 0x2d	; 45
 554:	07 fe       	sbrs	r0, 7
 556:	fd cf       	rjmp	.-6      	; 0x552 <SPI_read+0x2>
	unsigned char data = SPDR;
 558:	8e b5       	in	r24, 0x2e	; 46
	return data;
	//PORTB |= (1 << PB0);
	
	
	
}
 55a:	08 95       	ret

0000055c <SPI_read_write>:
unsigned char SPI_read_write(char dat_in){
	//PORTB &= ~(1 << PB0);
	SPDR = dat_in;
 55c:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR &(1<<SPIF))) ;
 55e:	0d b4       	in	r0, 0x2d	; 45
 560:	07 fe       	sbrs	r0, 7
 562:	fd cf       	rjmp	.-6      	; 0x55e <SPI_read_write+0x2>
	unsigned char data = SPDR;
 564:	8e b5       	in	r24, 0x2e	; 46
	return data;
	//PORTB |= (1 << PB0);
	
	
	
}
 566:	08 95       	ret

00000568 <SPI_write>:


void SPI_write(unsigned char data){
	
	//PORTB &= ~(1 << PB0);
	SPDR = data;
 568:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR &(1<<SPIF))) ;
 56a:	0d b4       	in	r0, 0x2d	; 45
 56c:	07 fe       	sbrs	r0, 7
 56e:	fd cf       	rjmp	.-6      	; 0x56a <SPI_write+0x2>
	 
	//PORTB |= (1 << PB0);
	
	
	
}
 570:	08 95       	ret

00000572 <fpga_get_data>:

uint32_t fpga_get_data() {
 572:	0f 93       	push	r16
 574:	1f 93       	push	r17
 576:	cf 93       	push	r28
 578:	df 93       	push	r29
 57a:	cd b7       	in	r28, 0x3d	; 61
 57c:	de b7       	in	r29, 0x3e	; 62
 57e:	2a 97       	sbiw	r28, 0x0a	; 10
 580:	0f b6       	in	r0, 0x3f	; 63
 582:	f8 94       	cli
 584:	de bf       	out	0x3e, r29	; 62
 586:	0f be       	out	0x3f, r0	; 63
 588:	cd bf       	out	0x3d, r28	; 61
	uint8_t SPI_read_data[10];
	uint8_t xor8 = 0;
	uint32_t gen_data = 0;
	for (int d = 0; d < 14; d++){
 58a:	00 e0       	ldi	r16, 0x00	; 0
 58c:	10 e0       	ldi	r17, 0x00	; 0
 58e:	3b c0       	rjmp	.+118    	; 0x606 <fpga_get_data+0x94>
		if (d < 4){
 590:	04 30       	cpi	r16, 0x04	; 4
 592:	11 05       	cpc	r17, r1
 594:	4c f4       	brge	.+18     	; 0x5a8 <fpga_get_data+0x36>
			PORTB &= ~(1 << PB0);
 596:	85 b1       	in	r24, 0x05	; 5
 598:	8e 7f       	andi	r24, 0xFE	; 254
 59a:	85 b9       	out	0x05, r24	; 5
			SPI_write(0xA1);
 59c:	81 ea       	ldi	r24, 0xA1	; 161
 59e:	e4 df       	rcall	.-56     	; 0x568 <SPI_write>
			PORTB |= (1 << PB0);
 5a0:	85 b1       	in	r24, 0x05	; 5
 5a2:	81 60       	ori	r24, 0x01	; 1
 5a4:	85 b9       	out	0x05, r24	; 5
 5a6:	2d c0       	rjmp	.+90     	; 0x602 <fpga_get_data+0x90>
		}
		else if (d == 4) {
 5a8:	04 30       	cpi	r16, 0x04	; 4
 5aa:	11 05       	cpc	r17, r1
 5ac:	49 f4       	brne	.+18     	; 0x5c0 <fpga_get_data+0x4e>
			PORTB &= ~(1 << PB0);
 5ae:	85 b1       	in	r24, 0x05	; 5
 5b0:	8e 7f       	andi	r24, 0xFE	; 254
 5b2:	85 b9       	out	0x05, r24	; 5
			SPI_read_data[0] = SPI_read_write(0xAA);
 5b4:	8a ea       	ldi	r24, 0xAA	; 170
 5b6:	d2 df       	rcall	.-92     	; 0x55c <SPI_read_write>
			PORTB |= (1 << PB0);
 5b8:	85 b1       	in	r24, 0x05	; 5
 5ba:	81 60       	ori	r24, 0x01	; 1
 5bc:	85 b9       	out	0x05, r24	; 5
 5be:	21 c0       	rjmp	.+66     	; 0x602 <fpga_get_data+0x90>
		}
		else if (d == 5){
 5c0:	05 30       	cpi	r16, 0x05	; 5
 5c2:	11 05       	cpc	r17, r1
 5c4:	51 f4       	brne	.+20     	; 0x5da <fpga_get_data+0x68>
			PORTB &= ~(1 << PB0);
 5c6:	85 b1       	in	r24, 0x05	; 5
 5c8:	8e 7f       	andi	r24, 0xFE	; 254
			
			SPI_read_data[2] = SPI_read_write(0xAA);
 5ca:	85 b9       	out	0x05, r24	; 5
 5cc:	8a ea       	ldi	r24, 0xAA	; 170
 5ce:	c6 df       	rcall	.-116    	; 0x55c <SPI_read_write>
 5d0:	8b 83       	std	Y+3, r24	; 0x03
			
			
			PORTB |= (1 << PB0);
 5d2:	85 b1       	in	r24, 0x05	; 5
 5d4:	81 60       	ori	r24, 0x01	; 1
 5d6:	85 b9       	out	0x05, r24	; 5
 5d8:	14 c0       	rjmp	.+40     	; 0x602 <fpga_get_data+0x90>
		}
		else if (d > 4 && d < 14){
 5da:	c8 01       	movw	r24, r16
 5dc:	05 97       	sbiw	r24, 0x05	; 5
 5de:	09 97       	sbiw	r24, 0x09	; 9
 5e0:	80 f4       	brcc	.+32     	; 0x602 <fpga_get_data+0x90>
			PORTB &= ~(1 << PB0);
 5e2:	85 b1       	in	r24, 0x05	; 5
 5e4:	8e 7f       	andi	r24, 0xFE	; 254
			SPI_read_data[(d - 5)] = SPI_read();
 5e6:	85 b9       	out	0x05, r24	; 5
 5e8:	b3 df       	rcall	.-154    	; 0x550 <SPI_read>
 5ea:	f8 01       	movw	r30, r16
 5ec:	35 97       	sbiw	r30, 0x05	; 5
 5ee:	21 e0       	ldi	r18, 0x01	; 1
 5f0:	30 e0       	ldi	r19, 0x00	; 0
 5f2:	2c 0f       	add	r18, r28
 5f4:	3d 1f       	adc	r19, r29
 5f6:	e2 0f       	add	r30, r18
 5f8:	f3 1f       	adc	r31, r19
 5fa:	80 83       	st	Z, r24
			PORTB |= (1 << PB0);
 5fc:	85 b1       	in	r24, 0x05	; 5
 5fe:	81 60       	ori	r24, 0x01	; 1
 600:	85 b9       	out	0x05, r24	; 5

uint32_t fpga_get_data() {
	uint8_t SPI_read_data[10];
	uint8_t xor8 = 0;
	uint32_t gen_data = 0;
	for (int d = 0; d < 14; d++){
 602:	0f 5f       	subi	r16, 0xFF	; 255
 604:	1f 4f       	sbci	r17, 0xFF	; 255
 606:	0e 30       	cpi	r16, 0x0E	; 14
 608:	11 05       	cpc	r17, r1
 60a:	0c f4       	brge	.+2      	; 0x60e <fpga_get_data+0x9c>
 60c:	c1 cf       	rjmp	.-126    	; 0x590 <fpga_get_data+0x1e>
			PORTB &= ~(1 << PB0);
			SPI_read_data[(d - 5)] = SPI_read();
			PORTB |= (1 << PB0);
		}
	}
	xor8 = SPI_read_data[2] ^ SPI_read_data[3] ^ SPI_read_data[4] ^ SPI_read_data[5] ^  SPI_read_data[6] ;
 60e:	9b 81       	ldd	r25, Y+3	; 0x03
 610:	3c 81       	ldd	r19, Y+4	; 0x04
 612:	6d 81       	ldd	r22, Y+5	; 0x05
 614:	4e 81       	ldd	r20, Y+6	; 0x06
 616:	2f 81       	ldd	r18, Y+7	; 0x07
 618:	89 2f       	mov	r24, r25
 61a:	83 27       	eor	r24, r19
 61c:	86 27       	eor	r24, r22
 61e:	84 27       	eor	r24, r20
 620:	82 27       	eor	r24, r18
	if ((xor8 == SPI_read_data[7]) && (SPI_read_data[2] == 0xAA) && (SPI_read_data[3] == 0xFF)){
 622:	58 85       	ldd	r21, Y+8	; 0x08
 624:	85 13       	cpse	r24, r21
 626:	1a c0       	rjmp	.+52     	; 0x65c <fpga_get_data+0xea>
 628:	9a 3a       	cpi	r25, 0xAA	; 170
 62a:	e9 f4       	brne	.+58     	; 0x666 <fpga_get_data+0xf4>
 62c:	3f 3f       	cpi	r19, 0xFF	; 255
 62e:	01 f5       	brne	.+64     	; 0x670 <fpga_get_data+0xfe>
	
	gen_data |= SPI_read_data[4] ;
 630:	86 2f       	mov	r24, r22
 632:	90 e0       	ldi	r25, 0x00	; 0
 634:	a0 e0       	ldi	r26, 0x00	; 0
 636:	b0 e0       	ldi	r27, 0x00	; 0
	gen_data  <<= 16;
 638:	dc 01       	movw	r26, r24
 63a:	99 27       	eor	r25, r25
 63c:	88 27       	eor	r24, r24
	
	gen_data |= (SPI_read_data[5] << 8);
 63e:	50 e0       	ldi	r21, 0x00	; 0
 640:	74 2f       	mov	r23, r20
 642:	66 27       	eor	r22, r22
 644:	ab 01       	movw	r20, r22
 646:	77 0f       	add	r23, r23
 648:	66 0b       	sbc	r22, r22
 64a:	77 0b       	sbc	r23, r23
 64c:	84 2b       	or	r24, r20
 64e:	95 2b       	or	r25, r21
 650:	a6 2b       	or	r26, r22
 652:	b7 2b       	or	r27, r23
	gen_data |= SPI_read_data[6] ;
 654:	bc 01       	movw	r22, r24
 656:	cd 01       	movw	r24, r26
 658:	62 2b       	or	r22, r18
 65a:	0e c0       	rjmp	.+28     	; 0x678 <fpga_get_data+0x106>
	}
	else {
		gen_data = 0x37000000;
 65c:	60 e0       	ldi	r22, 0x00	; 0
 65e:	70 e0       	ldi	r23, 0x00	; 0
 660:	80 e0       	ldi	r24, 0x00	; 0
 662:	97 e3       	ldi	r25, 0x37	; 55
 664:	09 c0       	rjmp	.+18     	; 0x678 <fpga_get_data+0x106>
 666:	60 e0       	ldi	r22, 0x00	; 0
 668:	70 e0       	ldi	r23, 0x00	; 0
 66a:	80 e0       	ldi	r24, 0x00	; 0
 66c:	97 e3       	ldi	r25, 0x37	; 55
 66e:	04 c0       	rjmp	.+8      	; 0x678 <fpga_get_data+0x106>
 670:	60 e0       	ldi	r22, 0x00	; 0
 672:	70 e0       	ldi	r23, 0x00	; 0
 674:	80 e0       	ldi	r24, 0x00	; 0
 676:	97 e3       	ldi	r25, 0x37	; 55
	/*for (int v = 0; v < 10 ; v++){
		uart_send_char(SPI_read_data[v]);
		//uart_send_char(v);
	}*/
	return gen_data;
}
 678:	2a 96       	adiw	r28, 0x0a	; 10
 67a:	0f b6       	in	r0, 0x3f	; 63
 67c:	f8 94       	cli
 67e:	de bf       	out	0x3e, r29	; 62
 680:	0f be       	out	0x3f, r0	; 63
 682:	cd bf       	out	0x3d, r28	; 61
 684:	df 91       	pop	r29
 686:	cf 91       	pop	r28
 688:	1f 91       	pop	r17
 68a:	0f 91       	pop	r16
 68c:	08 95       	ret

0000068e <fpga_send_data>:

void fpga_send_data(bool state, uint8_t a, uint8_t f, uint8_t s){
 68e:	0f 93       	push	r16
 690:	1f 93       	push	r17
 692:	cf 93       	push	r28
 694:	df 93       	push	r29
 696:	cd b7       	in	r28, 0x3d	; 61
 698:	de b7       	in	r29, 0x3e	; 62
 69a:	28 97       	sbiw	r28, 0x08	; 8
 69c:	0f b6       	in	r0, 0x3f	; 63
 69e:	f8 94       	cli
 6a0:	de bf       	out	0x3e, r29	; 62
 6a2:	0f be       	out	0x3f, r0	; 63
 6a4:	cd bf       	out	0x3d, r28	; 61
	uint8_t shape_stat = 0;
	shape_stat |= s;
	shape_stat |= (state << 7);
 6a6:	90 e8       	ldi	r25, 0x80	; 128
 6a8:	89 9f       	mul	r24, r25
 6aa:	f0 01       	movw	r30, r0
 6ac:	11 24       	eor	r1, r1
 6ae:	e2 2b       	or	r30, r18
	uint8_t spi_out[8] = { 0xDC, 0xCA, state, a, f, shape_stat,(0xDC ^ 0xCA ^ state ^ s ^ f ^ a),0x00};
 6b0:	9c ed       	ldi	r25, 0xDC	; 220
 6b2:	99 83       	std	Y+1, r25	; 0x01
 6b4:	9a ec       	ldi	r25, 0xCA	; 202
 6b6:	9a 83       	std	Y+2, r25	; 0x02
 6b8:	8b 83       	std	Y+3, r24	; 0x03
 6ba:	6c 83       	std	Y+4, r22	; 0x04
 6bc:	4d 83       	std	Y+5, r20	; 0x05
 6be:	ee 83       	std	Y+6, r30	; 0x06
 6c0:	82 27       	eor	r24, r18
 6c2:	84 27       	eor	r24, r20
 6c4:	68 27       	eor	r22, r24
 6c6:	86 e1       	ldi	r24, 0x16	; 22
 6c8:	68 27       	eor	r22, r24
 6ca:	6f 83       	std	Y+7, r22	; 0x07
 6cc:	18 86       	std	Y+8, r1	; 0x08
	
	for (int v = 0; v < 8 ; v++){
 6ce:	00 e0       	ldi	r16, 0x00	; 0
 6d0:	10 e0       	ldi	r17, 0x00	; 0
 6d2:	10 c0       	rjmp	.+32     	; 0x6f4 <fpga_send_data+0x66>
		PORTB &= ~(1 << PB0);
 6d4:	85 b1       	in	r24, 0x05	; 5
 6d6:	8e 7f       	andi	r24, 0xFE	; 254
 6d8:	85 b9       	out	0x05, r24	; 5
		SPI_write(spi_out[v]);
 6da:	e1 e0       	ldi	r30, 0x01	; 1
 6dc:	f0 e0       	ldi	r31, 0x00	; 0
 6de:	ec 0f       	add	r30, r28
 6e0:	fd 1f       	adc	r31, r29
 6e2:	e0 0f       	add	r30, r16
 6e4:	f1 1f       	adc	r31, r17
 6e6:	80 81       	ld	r24, Z
 6e8:	3f df       	rcall	.-386    	; 0x568 <SPI_write>
		PORTB |= (1 << PB0);
 6ea:	85 b1       	in	r24, 0x05	; 5
 6ec:	81 60       	ori	r24, 0x01	; 1
 6ee:	85 b9       	out	0x05, r24	; 5
	uint8_t shape_stat = 0;
	shape_stat |= s;
	shape_stat |= (state << 7);
	uint8_t spi_out[8] = { 0xDC, 0xCA, state, a, f, shape_stat,(0xDC ^ 0xCA ^ state ^ s ^ f ^ a),0x00};
	
	for (int v = 0; v < 8 ; v++){
 6f0:	0f 5f       	subi	r16, 0xFF	; 255
 6f2:	1f 4f       	sbci	r17, 0xFF	; 255
 6f4:	08 30       	cpi	r16, 0x08	; 8
 6f6:	11 05       	cpc	r17, r1
 6f8:	6c f3       	brlt	.-38     	; 0x6d4 <fpga_send_data+0x46>
		SPI_write(spi_out[v]);
		PORTB |= (1 << PB0);
	}
		
	
 6fa:	28 96       	adiw	r28, 0x08	; 8
 6fc:	0f b6       	in	r0, 0x3f	; 63
 6fe:	f8 94       	cli
 700:	de bf       	out	0x3e, r29	; 62
 702:	0f be       	out	0x3f, r0	; 63
 704:	cd bf       	out	0x3d, r28	; 61
 706:	df 91       	pop	r29
 708:	cf 91       	pop	r28
 70a:	1f 91       	pop	r17
 70c:	0f 91       	pop	r16
 70e:	08 95       	ret

00000710 <init_timer>:
 710:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7c0080>
 714:	e1 e8       	ldi	r30, 0x81	; 129
 716:	f0 e0       	ldi	r31, 0x00	; 0
 718:	80 81       	ld	r24, Z
 71a:	83 60       	ori	r24, 0x03	; 3
 71c:	80 83       	st	Z, r24
 71e:	ef e6       	ldi	r30, 0x6F	; 111
 720:	f0 e0       	ldi	r31, 0x00	; 0
 722:	80 81       	ld	r24, Z
 724:	81 60       	ori	r24, 0x01	; 1
 726:	80 83       	st	Z, r24
 728:	08 95       	ret

0000072a <uart_Init>:
}
char getchUSART0(void)
{
	while(!(UCSR0A&(1<<RXC0))); //wait till char received
	return UDR0;
}
 72a:	82 e0       	ldi	r24, 0x02	; 2
 72c:	80 93 c0 00 	sts	0x00C0, r24	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7c00c0>
 730:	e1 ec       	ldi	r30, 0xC1	; 193
 732:	f0 e0       	ldi	r31, 0x00	; 0
 734:	80 81       	ld	r24, Z
 736:	88 61       	ori	r24, 0x18	; 24
 738:	80 83       	st	Z, r24
 73a:	e2 ec       	ldi	r30, 0xC2	; 194
 73c:	f0 e0       	ldi	r31, 0x00	; 0
 73e:	80 81       	ld	r24, Z
 740:	86 60       	ori	r24, 0x06	; 6
 742:	80 83       	st	Z, r24
 744:	08 95       	ret

00000746 <putchUSART0>:
void putchUSART0(char tx)
{
	while(!(UCSR0A & (1<<UDRE0)));   // wait for empty transmit buffer
 746:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7c00c0>
 74a:	95 ff       	sbrs	r25, 5
 74c:	fc cf       	rjmp	.-8      	; 0x746 <putchUSART0>
	UDR0 = tx;
 74e:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
 752:	08 95       	ret

00000754 <putsUSART0>:
}
void putsUSART0(unsigned char ptr[], int length){
 754:	ef 92       	push	r14
 756:	ff 92       	push	r15
 758:	0f 93       	push	r16
 75a:	1f 93       	push	r17
 75c:	cf 93       	push	r28
 75e:	df 93       	push	r29
 760:	7c 01       	movw	r14, r24
 762:	8b 01       	movw	r16, r22
	int i=0;
 764:	c0 e0       	ldi	r28, 0x00	; 0
 766:	d0 e0       	ldi	r29, 0x00	; 0
	while(i<length){
 768:	06 c0       	rjmp	.+12     	; 0x776 <putsUSART0+0x22>
		putchUSART0(ptr[i]);
 76a:	f7 01       	movw	r30, r14
 76c:	ec 0f       	add	r30, r28
 76e:	fd 1f       	adc	r31, r29
 770:	80 81       	ld	r24, Z
 772:	e9 df       	rcall	.-46     	; 0x746 <putchUSART0>
		
		i++;
 774:	21 96       	adiw	r28, 0x01	; 1
	while(!(UCSR0A & (1<<UDRE0)));   // wait for empty transmit buffer
	UDR0 = tx;
}
void putsUSART0(unsigned char ptr[], int length){
	int i=0;
	while(i<length){
 776:	c0 17       	cp	r28, r16
 778:	d1 07       	cpc	r29, r17
 77a:	bc f3       	brlt	.-18     	; 0x76a <putsUSART0+0x16>
		
		i++;
		
	}
	
}
 77c:	df 91       	pop	r29
 77e:	cf 91       	pop	r28
 780:	1f 91       	pop	r17
 782:	0f 91       	pop	r16
 784:	ff 90       	pop	r15
 786:	ef 90       	pop	r14
 788:	08 95       	ret

0000078a <setRecievei>:

void setRecievei(void)
{
	UCSR0B|=(1<<RXCIE0);
 78a:	e1 ec       	ldi	r30, 0xC1	; 193
 78c:	f0 e0       	ldi	r31, 0x00	; 0
 78e:	80 81       	ld	r24, Z
 790:	80 68       	ori	r24, 0x80	; 128
 792:	80 83       	st	Z, r24
 794:	08 95       	ret

00000796 <__divmodsi4>:
 796:	05 2e       	mov	r0, r21
 798:	97 fb       	bst	r25, 7
 79a:	16 f4       	brtc	.+4      	; 0x7a0 <__divmodsi4+0xa>
 79c:	00 94       	com	r0
 79e:	0f d0       	rcall	.+30     	; 0x7be <__negsi2>
 7a0:	57 fd       	sbrc	r21, 7
 7a2:	05 d0       	rcall	.+10     	; 0x7ae <__divmodsi4_neg2>
 7a4:	23 d0       	rcall	.+70     	; 0x7ec <__udivmodsi4>
 7a6:	07 fc       	sbrc	r0, 7
 7a8:	02 d0       	rcall	.+4      	; 0x7ae <__divmodsi4_neg2>
 7aa:	46 f4       	brtc	.+16     	; 0x7bc <__divmodsi4_exit>
 7ac:	08 c0       	rjmp	.+16     	; 0x7be <__negsi2>

000007ae <__divmodsi4_neg2>:
 7ae:	50 95       	com	r21
 7b0:	40 95       	com	r20
 7b2:	30 95       	com	r19
 7b4:	21 95       	neg	r18
 7b6:	3f 4f       	sbci	r19, 0xFF	; 255
 7b8:	4f 4f       	sbci	r20, 0xFF	; 255
 7ba:	5f 4f       	sbci	r21, 0xFF	; 255

000007bc <__divmodsi4_exit>:
 7bc:	08 95       	ret

000007be <__negsi2>:
 7be:	90 95       	com	r25
 7c0:	80 95       	com	r24
 7c2:	70 95       	com	r23
 7c4:	61 95       	neg	r22
 7c6:	7f 4f       	sbci	r23, 0xFF	; 255
 7c8:	8f 4f       	sbci	r24, 0xFF	; 255
 7ca:	9f 4f       	sbci	r25, 0xFF	; 255
 7cc:	08 95       	ret

000007ce <__umulhisi3>:
 7ce:	a2 9f       	mul	r26, r18
 7d0:	b0 01       	movw	r22, r0
 7d2:	b3 9f       	mul	r27, r19
 7d4:	c0 01       	movw	r24, r0
 7d6:	a3 9f       	mul	r26, r19
 7d8:	70 0d       	add	r23, r0
 7da:	81 1d       	adc	r24, r1
 7dc:	11 24       	eor	r1, r1
 7de:	91 1d       	adc	r25, r1
 7e0:	b2 9f       	mul	r27, r18
 7e2:	70 0d       	add	r23, r0
 7e4:	81 1d       	adc	r24, r1
 7e6:	11 24       	eor	r1, r1
 7e8:	91 1d       	adc	r25, r1
 7ea:	08 95       	ret

000007ec <__udivmodsi4>:
 7ec:	a1 e2       	ldi	r26, 0x21	; 33
 7ee:	1a 2e       	mov	r1, r26
 7f0:	aa 1b       	sub	r26, r26
 7f2:	bb 1b       	sub	r27, r27
 7f4:	fd 01       	movw	r30, r26
 7f6:	0d c0       	rjmp	.+26     	; 0x812 <__udivmodsi4_ep>

000007f8 <__udivmodsi4_loop>:
 7f8:	aa 1f       	adc	r26, r26
 7fa:	bb 1f       	adc	r27, r27
 7fc:	ee 1f       	adc	r30, r30
 7fe:	ff 1f       	adc	r31, r31
 800:	a2 17       	cp	r26, r18
 802:	b3 07       	cpc	r27, r19
 804:	e4 07       	cpc	r30, r20
 806:	f5 07       	cpc	r31, r21
 808:	20 f0       	brcs	.+8      	; 0x812 <__udivmodsi4_ep>
 80a:	a2 1b       	sub	r26, r18
 80c:	b3 0b       	sbc	r27, r19
 80e:	e4 0b       	sbc	r30, r20
 810:	f5 0b       	sbc	r31, r21

00000812 <__udivmodsi4_ep>:
 812:	66 1f       	adc	r22, r22
 814:	77 1f       	adc	r23, r23
 816:	88 1f       	adc	r24, r24
 818:	99 1f       	adc	r25, r25
 81a:	1a 94       	dec	r1
 81c:	69 f7       	brne	.-38     	; 0x7f8 <__udivmodsi4_loop>
 81e:	60 95       	com	r22
 820:	70 95       	com	r23
 822:	80 95       	com	r24
 824:	90 95       	com	r25
 826:	9b 01       	movw	r18, r22
 828:	ac 01       	movw	r20, r24
 82a:	bd 01       	movw	r22, r26
 82c:	cf 01       	movw	r24, r30
 82e:	08 95       	ret

00000830 <_exit>:
 830:	f8 94       	cli

00000832 <__stop_program>:
 832:	ff cf       	rjmp	.-2      	; 0x832 <__stop_program>
