Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jan 20 19:50:02 2025
| Host         : DESKTOP-K0AUQRV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file YAHTZEE_timing_summary_routed.rpt -pb YAHTZEE_timing_summary_routed.pb -rpx YAHTZEE_timing_summary_routed.rpx -warn_on_violation
| Design       : YAHTZEE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     34          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-16  Warning           Large setup violation           4           
TIMING-18  Warning           Missing input or output delay   25          
TIMING-20  Warning           Non-clocked latch               55          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (123)
5. checking no_input_delay (9)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: display/HZ1/CLK_TEMP_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/HZ2/CLK_TEMP_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: fsm/H_JP1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm/intermitente_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: fsm/jugador_n_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: fsm/sumturno1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (123)
--------------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.376      -28.256                      4                  383        0.074        0.000                      0                  383        4.020        0.000                       0                   304  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.376      -28.256                      4                  379        0.074        0.000                      0                  379        4.020        0.000                       0                   304  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.592        0.000                      0                    4        0.351        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -7.376ns,  Total Violation      -28.256ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.376ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][1]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.262ns  (logic 7.312ns (42.359%)  route 9.950ns (57.641%))
  Logic Levels:           21  (CARRY4=8 LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.624     5.226    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y102        FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDPE (Prop_fdpe_C_Q)         0.456     5.682 r  dados_aleatorios/dados_i_reg[1][1]_replica/Q
                         net (fo=34, routed)          0.932     6.615    dados_aleatorios/dados[1][1]_repN
    SLICE_X43Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.739 r  dados_aleatorios/resultado[4]_i_104__1/O
                         net (fo=1, routed)           0.000     6.739    dados_aleatorios/resultado[4]_i_104__1_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.196 r  dados_aleatorios/resultado_reg[4]_i_66__0/CO[1]
                         net (fo=27, routed)          0.408     7.603    dados_aleatorios/resultado_reg[4]_i_66__0_n_2
    SLICE_X44Y102        LUT3 (Prop_lut3_I2_O)        0.329     7.932 r  dados_aleatorios/resultado[4]_i_118__0/O
                         net (fo=2, routed)           0.314     8.246    dados_aleatorios/resultado[4]_i_118__0_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.370 r  dados_aleatorios/resultado[4]_i_106__0/O
                         net (fo=1, routed)           0.189     8.559    dados_aleatorios/resultado[4]_i_106__0_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.024 r  dados_aleatorios/resultado_reg[4]_i_67__0/CO[1]
                         net (fo=20, routed)          0.443     9.468    dados_aleatorios/resultado_reg[4]_i_67__0_n_2
    SLICE_X46Y101        LUT5 (Prop_lut5_I4_O)        0.329     9.797 r  dados_aleatorios/resultado[4]_i_38__0/O
                         net (fo=11, routed)          0.609    10.406    dados_aleatorios/puntuaciones1/instance_caso_eg/p_1_in__0[0]
    SLICE_X47Y101        LUT4 (Prop_lut4_I0_O)        0.124    10.530 r  dados_aleatorios/resultado[4]_i_71__0/O
                         net (fo=1, routed)           0.000    10.530    dados_aleatorios/resultado[4]_i_71__0_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.987 r  dados_aleatorios/resultado_reg[4]_i_35__0/CO[1]
                         net (fo=33, routed)          0.566    11.553    dados_aleatorios/puntuaciones1/instance_caso_eg/p_0_in
    SLICE_X44Y102        LUT3 (Prop_lut3_I2_O)        0.329    11.882 f  dados_aleatorios/resultado[4]_i_119__0/O
                         net (fo=2, routed)           0.415    12.297    dados_aleatorios/resultado[4]_i_119__0_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124    12.421 r  dados_aleatorios/resultado[4]_i_110__0/O
                         net (fo=1, routed)           0.472    12.893    dados_aleatorios/resultado[4]_i_110__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.381 r  dados_aleatorios/resultado_reg[4]_i_81__0/CO[1]
                         net (fo=11, routed)          0.711    14.092    dados_aleatorios/resultado_reg[4]_i_81__0_n_2
    SLICE_X48Y103        LUT5 (Prop_lut5_I4_O)        0.332    14.424 r  dados_aleatorios/resultado[4]_i_50__0/O
                         net (fo=8, routed)           0.649    15.073    dados_aleatorios/resultado[4]_i_50__0_n_0
    SLICE_X47Y100        LUT4 (Prop_lut4_I3_O)        0.124    15.197 r  dados_aleatorios/resultado[4]_i_92__0/O
                         net (fo=1, routed)           0.000    15.197    dados_aleatorios/resultado[4]_i_92__0_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.654 r  dados_aleatorios/resultado_reg[4]_i_51__0/CO[1]
                         net (fo=21, routed)          0.982    16.636    dados_aleatorios/resultado_reg[4]_i_51__0_n_2
    SLICE_X47Y99         LUT6 (Prop_lut6_I0_O)        0.329    16.965 r  dados_aleatorios/resultado[4]_i_85__0/O
                         net (fo=1, routed)           0.333    17.298    dados_aleatorios/resultado[4]_i_85__0_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.763 r  dados_aleatorios/resultado_reg[4]_i_48__0/CO[1]
                         net (fo=19, routed)          0.902    18.665    dados_aleatorios/resultado_reg[4]_i_48__0_n_2
    SLICE_X47Y98         LUT6 (Prop_lut6_I4_O)        0.329    18.994 r  dados_aleatorios/resultado[4]_i_94__0_comp_1/O
                         net (fo=1, routed)           0.189    19.183    dados_aleatorios/resultado[4]_i_94__0_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    19.671 r  dados_aleatorios/resultado_reg[4]_i_56__0/CO[1]
                         net (fo=6, routed)           0.375    20.046    dados_aleatorios/resultado_reg[4]_i_56__0_n_2
    SLICE_X46Y99         LUT3 (Prop_lut3_I2_O)        0.332    20.378 r  dados_aleatorios/resultado[4]_i_24__0/O
                         net (fo=1, routed)           0.353    20.732    dados_aleatorios/resultado[4]_i_24__0_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.258 r  dados_aleatorios/resultado_reg[4]_i_8__0/CO[3]
                         net (fo=1, routed)           1.107    22.364    dados_aleatorios/resultado_reg[4]_i_8__0_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.124    22.488 r  dados_aleatorios/resultado[4]_i_1__1_comp/O
                         net (fo=1, routed)           0.000    22.488    puntuaciones1/instance_caso_eg/resultado_reg[4]_1
    SLICE_X45Y99         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.516    14.939    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X45Y99         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.180    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X45Y99         FDCE (Setup_fdce_C_D)        0.029    15.112    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -22.488    
  -------------------------------------------------------------------
                         slack                                 -7.376    

Slack (VIOLATED) :        -7.102ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][1]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.055ns  (logic 7.490ns (43.916%)  route 9.565ns (56.084%))
  Logic Levels:           22  (CARRY4=8 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.624     5.226    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y102        FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDPE (Prop_fdpe_C_Q)         0.456     5.682 r  dados_aleatorios/dados_i_reg[1][1]_replica/Q
                         net (fo=34, routed)          0.764     6.446    dados_aleatorios/dados[1][1]_repN
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.124     6.570 r  dados_aleatorios/resultado[4]_i_104/O
                         net (fo=1, routed)           0.000     6.570    dados_aleatorios/resultado[4]_i_104_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.027 r  dados_aleatorios/resultado_reg[4]_i_66__2/CO[1]
                         net (fo=25, routed)          0.657     7.684    dados_aleatorios/resultado_reg[4]_i_66__2_n_2
    SLICE_X43Y103        LUT6 (Prop_lut6_I4_O)        0.329     8.013 r  dados_aleatorios/resultado[4]_i_106__2_comp/O
                         net (fo=1, routed)           0.331     8.344    dados_aleatorios/resultado[4]_i_106__2_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     8.832 r  dados_aleatorios/resultado_reg[4]_i_67__2/CO[1]
                         net (fo=18, routed)          0.506     9.338    dados_aleatorios/resultado_reg[4]_i_67__2_n_2
    SLICE_X42Y106        LUT5 (Prop_lut5_I4_O)        0.332     9.670 r  dados_aleatorios/resultado[4]_i_37__2/O
                         net (fo=8, routed)           0.703    10.372    dados_aleatorios/puntuaciones2/instance_caso_eg/p_1_in__0[1]
    SLICE_X43Y106        LUT4 (Prop_lut4_I2_O)        0.124    10.496 r  dados_aleatorios/resultado[4]_i_71__2/O
                         net (fo=1, routed)           0.000    10.496    dados_aleatorios/resultado[4]_i_71__2_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.953 r  dados_aleatorios/resultado_reg[4]_i_35__2/CO[1]
                         net (fo=32, routed)          0.530    11.483    dados_aleatorios/puntuaciones2/instance_caso_eg/p_0_in
    SLICE_X42Y106        LUT3 (Prop_lut3_I2_O)        0.329    11.812 f  dados_aleatorios/resultado[4]_i_119__2/O
                         net (fo=2, routed)           0.415    12.227    dados_aleatorios/resultado[4]_i_119__2_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I4_O)        0.124    12.351 r  dados_aleatorios/resultado[4]_i_110__2/O
                         net (fo=1, routed)           0.189    12.540    dados_aleatorios/resultado[4]_i_110__2_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.028 r  dados_aleatorios/resultado_reg[4]_i_81__2/CO[1]
                         net (fo=10, routed)          0.640    13.669    dados_aleatorios/resultado_reg[4]_i_81__2_n_2
    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.332    14.001 r  dados_aleatorios/resultado[4]_i_45__2/O
                         net (fo=8, routed)           0.618    14.618    dados_aleatorios/resultado[4]_i_45__2_n_0
    SLICE_X38Y106        LUT4 (Prop_lut4_I0_O)        0.124    14.742 r  dados_aleatorios/resultado[4]_i_79__2/O
                         net (fo=1, routed)           0.000    14.742    dados_aleatorios/resultado[4]_i_79__2_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    15.200 r  dados_aleatorios/resultado_reg[4]_i_39__2/CO[1]
                         net (fo=18, routed)          0.389    15.589    dados_aleatorios/resultado_reg[4]_i_39__2_n_2
    SLICE_X37Y106        LUT3 (Prop_lut3_I2_O)        0.332    15.921 f  dados_aleatorios/resultado[4]_i_52__2/O
                         net (fo=6, routed)           0.602    16.523    dados_aleatorios/resultado[4]_i_52__2_n_0
    SLICE_X38Y104        LUT6 (Prop_lut6_I4_O)        0.124    16.647 r  dados_aleatorios/resultado[4]_i_85__2/O
                         net (fo=1, routed)           0.190    16.838    dados_aleatorios/resultado[4]_i_85__2_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.303 r  dados_aleatorios/resultado_reg[4]_i_48__2/CO[1]
                         net (fo=18, routed)          0.526    17.829    dados_aleatorios/resultado_reg[4]_i_48__2_n_2
    SLICE_X41Y102        LUT5 (Prop_lut5_I4_O)        0.329    18.158 f  dados_aleatorios/resultado[4]_i_117__2/O
                         net (fo=2, routed)           0.294    18.451    dados_aleatorios/resultado[4]_i_117__2_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I2_O)        0.124    18.575 r  dados_aleatorios/resultado[4]_i_94__2/O
                         net (fo=1, routed)           0.506    19.082    dados_aleatorios/resultado[4]_i_94__2_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    19.570 r  dados_aleatorios/resultado_reg[4]_i_56__2/CO[1]
                         net (fo=6, routed)           0.581    20.151    dados_aleatorios/resultado_reg[4]_i_56__2_n_2
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.332    20.483 r  dados_aleatorios/resultado[4]_i_20__2/O
                         net (fo=1, routed)           0.000    20.483    dados_aleatorios/resultado[4]_i_20__2_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.033 r  dados_aleatorios/resultado_reg[4]_i_7__2/CO[3]
                         net (fo=1, routed)           1.124    22.158    dados_aleatorios/resultado_reg[4]_i_7__2_n_0
    SLICE_X35Y103        LUT6 (Prop_lut6_I5_O)        0.124    22.282 r  dados_aleatorios/resultado[4]_i_1__4_comp_1/O
                         net (fo=1, routed)           0.000    22.282    puntuaciones2/instance_caso_eg/resultado_reg[4]_1
    SLICE_X35Y103        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.503    14.925    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X35Y103        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X35Y103        FDCE (Setup_fdce_C_D)        0.031    15.180    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -22.282    
  -------------------------------------------------------------------
                         slack                                 -7.102    

Slack (VIOLATED) :        -7.048ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.997ns  (logic 7.652ns (45.019%)  route 9.345ns (54.981%))
  Logic Levels:           22  (CARRY4=8 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.623     5.225    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y103        FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDPE (Prop_fdpe_C_Q)         0.456     5.681 r  dados_aleatorios/dados_i_reg[0][0]_replica/Q
                         net (fo=34, routed)          0.896     6.577    dados_aleatorios/dados[0][0]_repN
    SLICE_X41Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.701 r  dados_aleatorios/resultado[4]_i_104__0/O
                         net (fo=1, routed)           0.000     6.701    dados_aleatorios/resultado[4]_i_104__0_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.158 r  dados_aleatorios/resultado_reg[4]_i_66/CO[1]
                         net (fo=26, routed)          0.670     7.828    dados_aleatorios/resultado_reg[4]_i_66_n_2
    SLICE_X44Y103        LUT6 (Prop_lut6_I4_O)        0.329     8.157 r  dados_aleatorios/resultado[4]_i_106_comp/O
                         net (fo=1, routed)           0.336     8.493    dados_aleatorios/resultado[4]_i_106_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.958 r  dados_aleatorios/resultado_reg[4]_i_67/CO[1]
                         net (fo=20, routed)          0.446     9.404    dados_aleatorios/resultado_reg[4]_i_67_n_2
    SLICE_X44Y105        LUT5 (Prop_lut5_I4_O)        0.329     9.733 f  dados_aleatorios/resultado[4]_i_121/O
                         net (fo=1, routed)           0.426    10.159    dados_aleatorios/puntuaciones1/instance_caso_ep/p_2_in[1]
    SLICE_X44Y105        LUT5 (Prop_lut5_I1_O)        0.124    10.283 r  dados_aleatorios/resultado[4]_i_114_comp/O
                         net (fo=1, routed)           0.189    10.472    dados_aleatorios/resultado[4]_i_114_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    10.937 r  dados_aleatorios/resultado_reg[4]_i_88/CO[1]
                         net (fo=6, routed)           0.362    11.299    dados_aleatorios/resultado_reg[4]_i_88_n_2
    SLICE_X47Y105        LUT6 (Prop_lut6_I5_O)        0.329    11.628 r  dados_aleatorios/resultado[4]_i_83/O
                         net (fo=5, routed)           0.624    12.252    dados_aleatorios/resultado[4]_i_83_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    12.376 r  dados_aleatorios/resultado[4]_i_110/O
                         net (fo=1, routed)           0.190    12.566    dados_aleatorios/resultado[4]_i_110_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.031 r  dados_aleatorios/resultado_reg[4]_i_81/CO[1]
                         net (fo=10, routed)          0.598    13.629    dados_aleatorios/resultado_reg[4]_i_81_n_2
    SLICE_X47Y102        LUT5 (Prop_lut5_I4_O)        0.329    13.958 r  dados_aleatorios/resultado[4]_i_43/O
                         net (fo=9, routed)           0.854    14.812    dados_aleatorios/resultado[4]_i_43_n_0
    SLICE_X50Y102        LUT4 (Prop_lut4_I2_O)        0.124    14.936 r  dados_aleatorios/resultado[4]_i_79/O
                         net (fo=1, routed)           0.000    14.936    dados_aleatorios/resultado[4]_i_79_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    15.394 r  dados_aleatorios/resultado_reg[4]_i_39/CO[1]
                         net (fo=23, routed)          0.541    15.935    dados_aleatorios/resultado_reg[4]_i_39_n_2
    SLICE_X47Y102        LUT3 (Prop_lut3_I2_O)        0.332    16.267 f  dados_aleatorios/resultado[4]_i_52/O
                         net (fo=3, routed)           0.508    16.775    dados_aleatorios/resultado[4]_i_52_n_0
    SLICE_X48Y102        LUT6 (Prop_lut6_I3_O)        0.124    16.899 r  dados_aleatorios/resultado[4]_i_85_comp/O
                         net (fo=1, routed)           0.341    17.240    dados_aleatorios/resultado[4]_i_85_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    17.728 r  dados_aleatorios/resultado_reg[4]_i_48/CO[1]
                         net (fo=19, routed)          0.512    18.240    dados_aleatorios/resultado_reg[4]_i_48_n_2
    SLICE_X49Y102        LUT6 (Prop_lut6_I4_O)        0.332    18.572 r  dados_aleatorios/resultado[4]_i_94_comp_1/O
                         net (fo=1, routed)           0.324    18.896    dados_aleatorios/resultado[4]_i_94_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.361 r  dados_aleatorios/resultado_reg[4]_i_56/CO[1]
                         net (fo=6, routed)           0.608    19.969    dados_aleatorios/resultado_reg[4]_i_56_n_2
    SLICE_X47Y105        LUT3 (Prop_lut3_I2_O)        0.329    20.298 r  dados_aleatorios/resultado[4]_i_24/O
                         net (fo=1, routed)           0.189    20.487    dados_aleatorios/resultado[4]_i_24_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    21.066 f  dados_aleatorios/resultado_reg[4]_i_8/O[2]
                         net (fo=1, routed)           0.570    21.636    dados_aleatorios/resultado_reg[4]_i_8_n_5
    SLICE_X48Y105        LUT4 (Prop_lut4_I2_O)        0.301    21.937 r  dados_aleatorios/resultado[4]_i_4/O
                         net (fo=1, routed)           0.161    22.099    dados_aleatorios/resultado[4]_i_4_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I3_O)        0.124    22.223 r  dados_aleatorios/resultado[4]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    22.223    puntuaciones1/instance_caso_ep/resultado_reg[4]_0
    SLICE_X48Y105        FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.497    14.919    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X48Y105        FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X48Y105        FDCE (Setup_fdce_C_D)        0.032    15.175    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -22.223    
  -------------------------------------------------------------------
                         slack                                 -7.048    

Slack (VIOLATED) :        -6.731ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.700ns  (logic 7.438ns (44.538%)  route 9.262ns (55.462%))
  Logic Levels:           22  (CARRY4=8 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.623     5.225    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X40Y103        FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDPE (Prop_fdpe_C_Q)         0.456     5.681 r  dados_aleatorios/dados_i_reg[0][1]_replica/Q
                         net (fo=37, routed)          0.659     6.340    dados_aleatorios/dados[0][1]_repN
    SLICE_X39Y103        LUT4 (Prop_lut4_I2_O)        0.124     6.464 r  dados_aleatorios/resultado[4]_i_104__2/O
                         net (fo=1, routed)           0.000     6.464    dados_aleatorios/resultado[4]_i_104__2_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.921 r  dados_aleatorios/resultado_reg[4]_i_66__1/CO[1]
                         net (fo=26, routed)          0.522     7.443    dados_aleatorios/resultado_reg[4]_i_66__1_n_2
    SLICE_X38Y102        LUT6 (Prop_lut6_I4_O)        0.329     7.772 r  dados_aleatorios/resultado[4]_i_106__1_comp/O
                         net (fo=1, routed)           0.330     8.101    dados_aleatorios/resultado[4]_i_106__1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.566 r  dados_aleatorios/resultado_reg[4]_i_67__1/CO[1]
                         net (fo=20, routed)          0.386     8.953    dados_aleatorios/resultado_reg[4]_i_67__1_n_2
    SLICE_X41Y102        LUT5 (Prop_lut5_I4_O)        0.329     9.282 f  dados_aleatorios/resultado[4]_i_120__1/O
                         net (fo=1, routed)           0.263     9.545    dados_aleatorios/puntuaciones2/instance_caso_ep/p_2_in[0]
    SLICE_X41Y102        LUT6 (Prop_lut6_I3_O)        0.124     9.669 r  dados_aleatorios/resultado[4]_i_114__1/O
                         net (fo=1, routed)           0.336    10.005    dados_aleatorios/resultado[4]_i_114__1_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    10.493 r  dados_aleatorios/resultado_reg[4]_i_88__1/CO[1]
                         net (fo=6, routed)           0.467    10.959    dados_aleatorios/resultado_reg[4]_i_88__1_n_2
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.332    11.291 r  dados_aleatorios/resultado[4]_i_82__1/O
                         net (fo=5, routed)           0.751    12.042    dados_aleatorios/resultado[4]_i_82__1_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.166 r  dados_aleatorios/resultado[4]_i_110__1/O
                         net (fo=1, routed)           0.189    12.355    dados_aleatorios/resultado[4]_i_110__1_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    12.843 r  dados_aleatorios/resultado_reg[4]_i_81__1/CO[1]
                         net (fo=10, routed)          0.512    13.355    dados_aleatorios/resultado_reg[4]_i_81__1_n_2
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.332    13.687 r  dados_aleatorios/resultado[4]_i_50__1/O
                         net (fo=8, routed)           0.751    14.439    dados_aleatorios/resultado[4]_i_50__1_n_0
    SLICE_X37Y100        LUT4 (Prop_lut4_I3_O)        0.124    14.563 r  dados_aleatorios/resultado[4]_i_92__1/O
                         net (fo=1, routed)           0.000    14.563    dados_aleatorios/resultado[4]_i_92__1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.020 r  dados_aleatorios/resultado_reg[4]_i_51__1/CO[1]
                         net (fo=21, routed)          0.417    15.437    dados_aleatorios/resultado_reg[4]_i_51__1_n_2
    SLICE_X39Y100        LUT6 (Prop_lut6_I5_O)        0.329    15.766 r  dados_aleatorios/resultado[4]_i_65__1/O
                         net (fo=5, routed)           0.696    16.461    dados_aleatorios/resultado[4]_i_65__1_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I5_O)        0.124    16.585 r  dados_aleatorios/resultado[4]_i_85__1/O
                         net (fo=1, routed)           0.344    16.930    dados_aleatorios/resultado[4]_i_85__1_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.395 r  dados_aleatorios/resultado_reg[4]_i_48__1/CO[1]
                         net (fo=20, routed)          0.516    17.910    dados_aleatorios/resultado_reg[4]_i_48__1_n_2
    SLICE_X38Y98         LUT6 (Prop_lut6_I4_O)        0.329    18.239 r  dados_aleatorios/resultado[4]_i_94__1_comp_1/O
                         net (fo=1, routed)           0.324    18.563    dados_aleatorios/resultado[4]_i_94__1_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.028 r  dados_aleatorios/resultado_reg[4]_i_56__1/CO[1]
                         net (fo=6, routed)           0.664    19.693    dados_aleatorios/resultado_reg[4]_i_56__1_n_2
    SLICE_X39Y101        LUT6 (Prop_lut6_I5_O)        0.329    20.022 r  dados_aleatorios/resultado[4]_i_23__1/O
                         net (fo=1, routed)           0.190    20.211    dados_aleatorios/resultado[4]_i_23__1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.731 r  dados_aleatorios/resultado_reg[4]_i_8__1/CO[3]
                         net (fo=1, routed)           0.792    21.523    dados_aleatorios/resultado_reg[4]_i_8__1_n_0
    SLICE_X39Y101        LUT4 (Prop_lut4_I0_O)        0.124    21.647 r  dados_aleatorios/resultado[4]_i_4__1/O
                         net (fo=1, routed)           0.154    21.802    dados_aleatorios/resultado[4]_i_4__1_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I3_O)        0.124    21.926 r  dados_aleatorios/resultado[4]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    21.926    puntuaciones2/instance_caso_ep/resultado_reg[4]_0
    SLICE_X39Y101        FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.503    14.925    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X39Y101        FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X39Y101        FDCE (Setup_fdce_C_D)        0.029    15.195    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -21.926    
  -------------------------------------------------------------------
                         slack                                 -6.731    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_fullh/resultado_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 2.021ns (21.896%)  route 7.209ns (78.104%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.623     5.225    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y104        FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y104        FDPE (Prop_fdpe_C_Q)         0.456     5.681 f  dados_aleatorios/dados_i_reg[0][1]/Q
                         net (fo=36, routed)          2.418     8.099    dados_aleatorios/dados[0][1]
    SLICE_X41Y93         LUT3 (Prop_lut3_I0_O)        0.152     8.251 f  dados_aleatorios/resultado_i[4]_i_7/O
                         net (fo=13, routed)          1.868    10.118    dados_aleatorios/resultado_i[4]_i_7_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I3_O)        0.332    10.450 r  dados_aleatorios/resultado[4]_i_11__3/O
                         net (fo=5, routed)           1.162    11.612    dados_aleatorios/resultado[4]_i_11__3_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I0_O)        0.124    11.736 r  dados_aleatorios/resultado[4]_i_5__5/O
                         net (fo=2, routed)           0.530    12.266    dados_aleatorios/resultado[4]_i_5__5_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    12.786 r  dados_aleatorios/resultado_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.788    13.574    dados_aleatorios/resultado_reg[4]_i_3_n_1
    SLICE_X40Y94         LUT6 (Prop_lut6_I0_O)        0.313    13.887 r  dados_aleatorios/resultado[4]_i_2/O
                         net (fo=1, routed)           0.444    14.331    fsm/resultado_reg[4]
    SLICE_X40Y94         LUT4 (Prop_lut4_I0_O)        0.124    14.455 r  fsm/resultado[4]_i_1/O
                         net (fo=1, routed)           0.000    14.455    puntuaciones1/instance_caso_fullh/resultado_reg[4]_1
    SLICE_X40Y94         FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.518    14.941    puntuaciones1/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X40Y94         FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.029    15.114    puntuaciones1/instance_caso_fullh/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.455    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_fullh/resultado_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 2.047ns (22.615%)  route 7.005ns (77.385%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.623     5.225    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y104        FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y104        FDPE (Prop_fdpe_C_Q)         0.456     5.681 f  dados_aleatorios/dados_i_reg[0][1]/Q
                         net (fo=36, routed)          2.418     8.099    dados_aleatorios/dados[0][1]
    SLICE_X41Y93         LUT3 (Prop_lut3_I0_O)        0.152     8.251 f  dados_aleatorios/resultado_i[4]_i_7/O
                         net (fo=13, routed)          1.868    10.118    dados_aleatorios/resultado_i[4]_i_7_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I3_O)        0.332    10.450 r  dados_aleatorios/resultado[4]_i_11__3/O
                         net (fo=5, routed)           1.162    11.612    dados_aleatorios/resultado[4]_i_11__3_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I0_O)        0.124    11.736 r  dados_aleatorios/resultado[4]_i_5__5/O
                         net (fo=2, routed)           0.481    12.217    dados_aleatorios/resultado[4]_i_5__5_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    12.737 r  dados_aleatorios/resultado_reg[4]_i_3__0/CO[2]
                         net (fo=1, routed)           0.644    13.381    dados_aleatorios/resultado_reg[4]_i_3__0_n_1
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.313    13.694 r  dados_aleatorios/resultado[4]_i_2__0/O
                         net (fo=1, routed)           0.433    14.127    fsm/resultado_reg[4]_0
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.150    14.277 r  fsm/resultado[4]_i_1__2/O
                         net (fo=1, routed)           0.000    14.277    puntuaciones2/instance_caso_fullh/resultado_reg[4]_1
    SLICE_X39Y95         FDRE                                         r  puntuaciones2/instance_caso_fullh/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.518    14.941    puntuaciones2/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X39Y95         FDRE                                         r  puntuaciones2/instance_caso_fullh/resultado_reg[4]/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X39Y95         FDRE (Setup_fdre_C_D)        0.047    15.132    puntuaciones2/instance_caso_fullh/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -14.277    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[3][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_case_t/resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 1.200ns (15.167%)  route 6.712ns (84.833%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.620     5.222    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y101        FDPE                                         r  dados_aleatorios/dados_i_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.456     5.678 f  dados_aleatorios/dados_i_reg[3][0]/Q
                         net (fo=83, routed)          2.763     8.441    dados_aleatorios/dados[3][0]
    SLICE_X34Y97         LUT3 (Prop_lut3_I0_O)        0.124     8.565 r  dados_aleatorios/resultado[0]_i_25/O
                         net (fo=1, routed)           1.079     9.644    dados_aleatorios/resultado[0]_i_25_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I4_O)        0.124     9.768 r  dados_aleatorios/resultado[0]_i_24/O
                         net (fo=1, routed)           0.799    10.567    dados_aleatorios/resultado[0]_i_24_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.691 r  dados_aleatorios/resultado[0]_i_14/O
                         net (fo=1, routed)           0.751    11.442    dados_aleatorios/resultado[0]_i_14_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.566 r  dados_aleatorios/resultado[0]_i_3/O
                         net (fo=1, routed)           0.582    12.149    dados_aleatorios/resultado[0]_i_3_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.124    12.273 r  dados_aleatorios/resultado[0]_i_2/O
                         net (fo=2, routed)           0.737    13.010    puntuaciones1/instance_case_t/p_0_in
    SLICE_X35Y94         LUT4 (Prop_lut4_I0_O)        0.124    13.134 r  puntuaciones1/instance_case_t/resultado[0]_i_1/O
                         net (fo=1, routed)           0.000    13.134    puntuaciones1/instance_case_t/resultado[0]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  puntuaciones1/instance_case_t/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.519    14.942    puntuaciones1/instance_case_t/clk_IBUF_BUFG
    SLICE_X35Y94         FDRE                                         r  puntuaciones1/instance_case_t/resultado_reg[0]/C
                         clock pessimism              0.180    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.029    15.115    puntuaciones1/instance_case_t/resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[3][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_t/resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 1.200ns (15.496%)  route 6.544ns (84.504%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.620     5.222    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y101        FDPE                                         r  dados_aleatorios/dados_i_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.456     5.678 f  dados_aleatorios/dados_i_reg[3][0]/Q
                         net (fo=83, routed)          2.763     8.441    dados_aleatorios/dados[3][0]
    SLICE_X34Y97         LUT3 (Prop_lut3_I0_O)        0.124     8.565 r  dados_aleatorios/resultado[0]_i_25/O
                         net (fo=1, routed)           1.079     9.644    dados_aleatorios/resultado[0]_i_25_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I4_O)        0.124     9.768 r  dados_aleatorios/resultado[0]_i_24/O
                         net (fo=1, routed)           0.799    10.567    dados_aleatorios/resultado[0]_i_24_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.691 r  dados_aleatorios/resultado[0]_i_14/O
                         net (fo=1, routed)           0.751    11.442    dados_aleatorios/resultado[0]_i_14_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.566 r  dados_aleatorios/resultado[0]_i_3/O
                         net (fo=1, routed)           0.582    12.149    dados_aleatorios/resultado[0]_i_3_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.124    12.273 r  dados_aleatorios/resultado[0]_i_2/O
                         net (fo=2, routed)           0.569    12.842    puntuaciones2/instance_case_t/p_0_in
    SLICE_X35Y94         LUT4 (Prop_lut4_I0_O)        0.124    12.966 r  puntuaciones2/instance_case_t/resultado[0]_i_1/O
                         net (fo=1, routed)           0.000    12.966    puntuaciones2/instance_case_t/resultado[0]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  puntuaciones2/instance_case_t/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.519    14.942    puntuaciones2/instance_case_t/clk_IBUF_BUFG
    SLICE_X35Y94         FDRE                                         r  puntuaciones2/instance_case_t/resultado_reg[0]/C
                         clock pessimism              0.180    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.031    15.117    puntuaciones2/instance_case_t/resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[3][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 2.335ns (31.291%)  route 5.127ns (68.709%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.619     5.221    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y103        FDPE                                         r  dados_aleatorios/dados_i_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDPE (Prop_fdpe_C_Q)         0.456     5.677 r  dados_aleatorios/dados_i_reg[3][1]/Q
                         net (fo=69, routed)          2.563     8.240    dados_aleatorios/dados[3][1]
    SLICE_X37Y95         LUT3 (Prop_lut3_I1_O)        0.152     8.392 r  dados_aleatorios/resultado_i[9]_i_7/O
                         net (fo=9, routed)           0.778     9.170    dados_aleatorios/resultado_i[9]_i_7_n_0
    SLICE_X31Y95         LUT5 (Prop_lut5_I0_O)        0.361     9.531 f  dados_aleatorios/resultado_i[3]_i_8/O
                         net (fo=4, routed)           0.443     9.974    dados_aleatorios/resultado_i[3]_i_8_n_0
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.321    10.295 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=6, routed)           0.683    10.979    dados_aleatorios/resultado_i[9]_i_4_n_0
    SLICE_X29Y94         LUT2 (Prop_lut2_I0_O)        0.326    11.305 r  dados_aleatorios/resultado_i[3]_i_2__1/O
                         net (fo=2, routed)           0.660    11.965    dados_aleatorios/resultado_i[3]_i_2__1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.350 r  dados_aleatorios/resultado_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.350    dados_aleatorios/resultado_i_reg[3]_i_1__0_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.684 r  dados_aleatorios/resultado_i_reg[9]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    12.684    puntuaciones2/instance3/resultado_i_reg[9]_0[5]
    SLICE_X29Y96         FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.521    14.944    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X29Y96         FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.062    15.150    puntuaciones2/instance3/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[3][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 2.259ns (30.409%)  route 5.170ns (69.591%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.619     5.221    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y103        FDPE                                         r  dados_aleatorios/dados_i_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDPE (Prop_fdpe_C_Q)         0.456     5.677 r  dados_aleatorios/dados_i_reg[3][1]/Q
                         net (fo=69, routed)          2.563     8.240    dados_aleatorios/dados[3][1]
    SLICE_X37Y95         LUT3 (Prop_lut3_I1_O)        0.152     8.392 r  dados_aleatorios/resultado_i[9]_i_7/O
                         net (fo=9, routed)           0.778     9.170    dados_aleatorios/resultado_i[9]_i_7_n_0
    SLICE_X31Y95         LUT5 (Prop_lut5_I0_O)        0.361     9.531 f  dados_aleatorios/resultado_i[3]_i_8/O
                         net (fo=4, routed)           0.443     9.974    dados_aleatorios/resultado_i[3]_i_8_n_0
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.321    10.295 r  dados_aleatorios/resultado_i[9]_i_4/O
                         net (fo=6, routed)           0.683    10.979    dados_aleatorios/resultado_i[9]_i_4_n_0
    SLICE_X29Y94         LUT3 (Prop_lut3_I0_O)        0.354    11.333 r  dados_aleatorios/resultado_i[9]_i_2__1/O
                         net (fo=2, routed)           0.702    12.035    dados_aleatorios/resultado_i[9]_i_2__1_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.615    12.650 r  dados_aleatorios/resultado_i_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.650    puntuaciones1/instance3/resultado_i_reg[9]_0[5]
    SLICE_X28Y96         FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.521    14.944    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X28Y96         FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X28Y96         FDRE (Setup_fdre_C_D)        0.062    15.150    puntuaciones1/instance3/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -12.650    
  -------------------------------------------------------------------
                         slack                                  2.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[3][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.275%)  route 0.244ns (56.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.569     1.488    fsm/clk_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  fsm/tirar_dados_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  fsm/tirar_dados_reg[3]/Q
                         net (fo=3, routed)           0.244     1.873    dados_aleatorios/lfsr_generators[3].LFSR_inst/tirar_dados[0]
    SLICE_X44Y101        LUT4 (Prop_lut4_I2_O)        0.045     1.918 r  dados_aleatorios/lfsr_generators[3].LFSR_inst/dados_i[3][0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    dados_aleatorios/lfsr_generators[3].LFSR_inst_n_2
    SLICE_X44Y101        FDPE                                         r  dados_aleatorios/dados_i_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.833     1.998    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y101        FDPE                                         r  dados_aleatorios/dados_i_reg[3][0]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y101        FDPE (Hold_fdpe_C_D)         0.092     1.844    dados_aleatorios/dados_i_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[2][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.968%)  route 0.279ns (60.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.568     1.487    fsm/clk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  fsm/tirar_dados_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  fsm/tirar_dados_reg[2]/Q
                         net (fo=3, routed)           0.279     1.908    dados_aleatorios/lfsr_generators[2].LFSR_inst/tirar_dados[0]
    SLICE_X47Y102        LUT4 (Prop_lut4_I2_O)        0.045     1.953 r  dados_aleatorios/lfsr_generators[2].LFSR_inst/dados_i[2][0]_i_1/O
                         net (fo=1, routed)           0.000     1.953    dados_aleatorios/lfsr_generators[2].LFSR_inst_n_2
    SLICE_X47Y102        FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.832     1.997    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X47Y102        FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y102        FDPE (Hold_fdpe_C_D)         0.092     1.843    dados_aleatorios/dados_i_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 down/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.571     1.490    down/U1/clk_IBUF_BUFG
    SLICE_X15Y86         FDRE                                         r  down/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  down/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.112     1.743    down/U2/sreg_reg[0]
    SLICE_X14Y87         SRL16E                                       r  down/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.842     2.007    down/U2/clk_IBUF_BUFG
    SLICE_X14Y87         SRL16E                                       r  down/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.500     1.506    
    SLICE_X14Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.623    down/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[1][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.876%)  route 0.292ns (61.124%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.569     1.488    fsm/clk_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  fsm/tirar_dados_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  fsm/tirar_dados_reg[1]/Q
                         net (fo=2, routed)           0.292     1.922    dados_aleatorios/lfsr_generators[1].LFSR_inst/tirar_dados[0]
    SLICE_X43Y104        LUT4 (Prop_lut4_I2_O)        0.045     1.967 r  dados_aleatorios/lfsr_generators[1].LFSR_inst/dados_i[1][0]_i_1/O
                         net (fo=3, routed)           0.000     1.967    dados_aleatorios/lfsr_generators[1].LFSR_inst_n_2
    SLICE_X43Y104        FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.831     1.997    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y104        FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X43Y104        FDPE (Hold_fdpe_C_D)         0.092     1.843    dados_aleatorios/dados_i_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[4][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.902%)  route 0.305ns (62.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.569     1.488    fsm/clk_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  fsm/tirar_dados_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  fsm/tirar_dados_reg[4]/Q
                         net (fo=3, routed)           0.305     1.934    dados_aleatorios/lfsr_generators[4].LFSR_inst/tirar_dados[0]
    SLICE_X49Y107        LUT4 (Prop_lut4_I2_O)        0.045     1.979 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/dados_i[4][0]_i_1/O
                         net (fo=1, routed)           0.000     1.979    dados_aleatorios/lfsr_generators[4].LFSR_inst_n_2
    SLICE_X49Y107        FDPE                                         r  dados_aleatorios/dados_i_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.830     1.995    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X49Y107        FDPE                                         r  dados_aleatorios/dados_i_reg[4][0]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X49Y107        FDPE (Hold_fdpe_C_D)         0.092     1.841    dados_aleatorios/dados_i_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 enter/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.565     1.484    enter/U1/clk_IBUF_BUFG
    SLICE_X30Y82         FDRE                                         r  enter/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  enter/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.112     1.760    enter/U2/sreg_reg[0]
    SLICE_X30Y83         SRL16E                                       r  enter/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.835     2.000    enter/U2/clk_IBUF_BUFG
    SLICE_X30Y83         SRL16E                                       r  enter/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X30Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.616    enter/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[4][1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.266%)  route 0.313ns (62.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.569     1.488    fsm/clk_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  fsm/tirar_dados_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  fsm/tirar_dados_reg[4]/Q
                         net (fo=3, routed)           0.313     1.942    dados_aleatorios/lfsr_generators[4].LFSR_inst/tirar_dados[0]
    SLICE_X48Y107        LUT6 (Prop_lut6_I4_O)        0.045     1.987 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/dados_i[4][1]_i_1/O
                         net (fo=1, routed)           0.000     1.987    dados_aleatorios/lfsr_generators[4].LFSR_inst_n_1
    SLICE_X48Y107        FDPE                                         r  dados_aleatorios/dados_i_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.830     1.995    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X48Y107        FDPE                                         r  dados_aleatorios/dados_i_reg[4][1]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X48Y107        FDPE (Hold_fdpe_C_D)         0.091     1.840    dados_aleatorios/dados_i_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 up/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.567     1.486    up/U1/clk_IBUF_BUFG
    SLICE_X30Y85         FDRE                                         r  up/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  up/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.116     1.767    up/U2/sreg_reg[0]
    SLICE_X30Y83         SRL16E                                       r  up/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.835     2.000    up/U2/clk_IBUF_BUFG
    SLICE_X30Y83         SRL16E                                       r  up/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X30Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.614    up/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.402%)  route 0.089ns (38.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.561     1.480    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X40Y107        FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.621 r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/Q
                         net (fo=4, routed)           0.089     1.710    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg_n_0_[3]
    SLICE_X40Y107        FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.833     1.998    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X40Y107        FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/C
                         clock pessimism             -0.517     1.480    
    SLICE_X40Y107        FDPE (Hold_fdpe_C_D)         0.075     1.555    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[2][1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.356%)  route 0.326ns (63.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.568     1.487    fsm/clk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  fsm/tirar_dados_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  fsm/tirar_dados_reg[2]/Q
                         net (fo=3, routed)           0.326     1.954    dados_aleatorios/lfsr_generators[2].LFSR_inst/tirar_dados[0]
    SLICE_X44Y102        LUT4 (Prop_lut4_I2_O)        0.045     1.999 r  dados_aleatorios/lfsr_generators[2].LFSR_inst/dados_i[2][1]_i_1/O
                         net (fo=1, routed)           0.000     1.999    dados_aleatorios/lfsr_generators[2].LFSR_inst_n_1
    SLICE_X44Y102        FDPE                                         r  dados_aleatorios/dados_i_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.833     1.998    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y102        FDPE                                         r  dados_aleatorios/dados_i_reg[2][1]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y102        FDPE (Hold_fdpe_C_D)         0.092     1.844    dados_aleatorios/dados_i_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X38Y104   dados_aleatorios/dados_i_reg[0][0]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X41Y103   dados_aleatorios/dados_i_reg[0][0]_replica/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X39Y103   dados_aleatorios/dados_i_reg[0][0]_replica_1/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X38Y102   dados_aleatorios/dados_i_reg[0][0]_replica_2/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X49Y100   dados_aleatorios/dados_i_reg[0][0]_replica_3/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X43Y99    dados_aleatorios/dados_i_reg[0][0]_replica_4/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X41Y104   dados_aleatorios/dados_i_reg[0][1]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X40Y103   dados_aleatorios/dados_i_reg[0][1]_replica/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X47Y105   dados_aleatorios/dados_i_reg[0][1]_replica_1/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y87    down/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y87    down/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y83    enter/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y83    enter/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y83    up/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y83    up/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X38Y104   dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X38Y104   dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X41Y103   dados_aleatorios/dados_i_reg[0][0]_replica/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X41Y103   dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y87    down/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y87    down/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y83    enter/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y83    enter/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y83    up/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y83    up/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X38Y104   dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X38Y104   dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X41Y103   dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X41Y103   dados_aleatorios/dados_i_reg[0][0]_replica/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.456ns (24.910%)  route 1.375ns (75.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.639     5.242    fsm/clk_IBUF_BUFG
    SLICE_X36Y91         FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.456     5.698 f  fsm/sumturno1_reg/Q
                         net (fo=15, routed)          1.375     7.072    puntuaciones2/instance_caso_eg/sumturno1
    SLICE_X35Y103        FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.503    14.925    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X35Y103        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X35Y103        FDCE (Recov_fdce_C_CLR)     -0.405    14.665    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.975ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.456ns (31.616%)  route 0.986ns (68.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.639     5.242    fsm/clk_IBUF_BUFG
    SLICE_X36Y91         FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.456     5.698 f  fsm/sumturno1_reg/Q
                         net (fo=15, routed)          0.986     6.684    puntuaciones1/instance_caso_ep/sumturno1
    SLICE_X48Y105        FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.497    14.919    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X48Y105        FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X48Y105        FDCE (Recov_fdce_C_CLR)     -0.405    14.659    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                  7.975    

Slack (MET) :             8.055ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.456ns (33.331%)  route 0.912ns (66.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.639     5.242    fsm/clk_IBUF_BUFG
    SLICE_X36Y91         FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.456     5.698 f  fsm/sumturno1_reg/Q
                         net (fo=15, routed)          0.912     6.610    puntuaciones2/instance_caso_ep/sumturno1
    SLICE_X39Y101        FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.503    14.925    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X39Y101        FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X39Y101        FDCE (Recov_fdce_C_CLR)     -0.405    14.665    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                  8.055    

Slack (MET) :             8.420ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.456ns (41.632%)  route 0.639ns (58.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.639     5.242    fsm/clk_IBUF_BUFG
    SLICE_X36Y91         FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.456     5.698 f  fsm/sumturno1_reg/Q
                         net (fo=15, routed)          0.639     6.337    puntuaciones1/instance_caso_eg/sumturno1
    SLICE_X45Y99         FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.516    14.939    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X45Y99         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X45Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.757    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  8.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.853%)  route 0.384ns (73.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.569     1.488    fsm/clk_IBUF_BUFG
    SLICE_X36Y91         FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141     1.629 f  fsm/sumturno1_reg/Q
                         net (fo=15, routed)          0.384     2.013    puntuaciones2/instance_caso_ep/sumturno1
    SLICE_X39Y101        FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.835     2.000    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X39Y101        FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X39Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.662    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.075%)  route 0.421ns (74.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.569     1.488    fsm/clk_IBUF_BUFG
    SLICE_X36Y91         FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141     1.629 f  fsm/sumturno1_reg/Q
                         net (fo=15, routed)          0.421     2.051    puntuaciones1/instance_caso_ep/sumturno1
    SLICE_X48Y105        FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.831     1.996    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X48Y105        FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.245     1.750    
    SLICE_X48Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.658    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.950%)  route 0.274ns (66.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.569     1.488    fsm/clk_IBUF_BUFG
    SLICE_X36Y91         FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141     1.629 f  fsm/sumturno1_reg/Q
                         net (fo=15, routed)          0.274     1.904    puntuaciones1/instance_caso_eg/sumturno1
    SLICE_X45Y99         FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.839     2.004    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X45Y99         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X45Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.432    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.926%)  route 0.567ns (80.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.569     1.488    fsm/clk_IBUF_BUFG
    SLICE_X36Y91         FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141     1.629 f  fsm/sumturno1_reg/Q
                         net (fo=15, routed)          0.567     2.196    puntuaciones2/instance_caso_eg/sumturno1
    SLICE_X35Y103        FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.835     2.000    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X35Y103        FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X35Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.662    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.534    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.175ns  (logic 4.336ns (38.800%)  route 6.839ns (61.200%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=2 LUT5=1 LUT6=3 MUXF7=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         LDCE                         0.000     0.000 r  puntuaciones2/instance6/resultado_reg[4]/G
    SLICE_X32Y98         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instance6/resultado_reg[4]/Q
                         net (fo=1, routed)           0.941     1.500    puntuaciones2/instancia_demux/Q[3]
    SLICE_X31Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.624 r  puntuaciones2/instancia_demux/centenas0_carry_i_29/O
                         net (fo=1, routed)           0.000     1.624    puntuaciones2/instancia_demux/centenas0_carry_i_29_n_0
    SLICE_X31Y96         MUXF7 (Prop_muxf7_I1_O)      0.245     1.869 r  puntuaciones2/instancia_demux/centenas0_carry_i_9/O
                         net (fo=1, routed)           0.581     2.450    mux_fin/decenas1__13_carry_4
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.298     2.748 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=22, routed)          2.069     4.817    fsm/puntos[4]
    SLICE_X32Y99         LUT2 (Prop_lut2_I1_O)        0.124     4.941 r  fsm/decenas1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.941    display/UTB1/decenas1_carry__1_1[1]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.491 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.492    display/UTB1/decenas1_carry__0_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.714 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           1.031     6.744    puntuaciones2/instance_caso_m/decenas1__13_carry[0]
    SLICE_X35Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.043 r  puntuaciones2/instance_caso_m/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     7.043    display/UTB1/segmentos_reg[0]_i_5_0[1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.593 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.593    display/UTB1/decenas1__13_carry_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.927 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.033     8.960    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X33Y99         LUT6 (Prop_lut6_I3_O)        0.303     9.263 r  display/UTB1/segmentos[2]_i_13/O
                         net (fo=1, routed)           0.000     9.263    display/UTB1/segmentos[2]_i_13_n_0
    SLICE_X33Y99         MUXF7 (Prop_muxf7_I1_O)      0.217     9.480 r  display/UTB1/segmentos_reg[2]_i_5/O
                         net (fo=1, routed)           1.184    10.664    fsm/segmentos_reg[2]
    SLICE_X31Y105        LUT6 (Prop_lut6_I2_O)        0.299    10.963 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    10.963    fsm/segmentos[2]_i_2_n_0
    SLICE_X31Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    11.175 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.175    display/segmentos_vector[7]__0[2]
    SLICE_X31Y105        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.025ns  (logic 3.305ns (29.977%)  route 7.720ns (70.023%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         LDCE                         0.000     0.000 r  puntuaciones1/instance5/resultado_reg[2]/G
    SLICE_X30Y93         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  puntuaciones1/instance5/resultado_reg[2]/Q
                         net (fo=1, routed)           0.964     1.589    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[2]
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124     1.713 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.000     1.713    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_0
    SLICE_X28Y94         MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           1.114     3.044    mux_fin/decenas1__13_carry_10
    SLICE_X33Y96         LUT6 (Prop_lut6_I4_O)        0.299     3.343 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          0.988     4.330    puntuaciones2/instance_caso_m/puntos[2]
    SLICE_X33Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.454 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.454    display/UTB1/S[1]
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.004 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.004    display/UTB1/centenas0_carry_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.118    display/UTB1/centenas0_carry__0_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.246     6.478    fsm/CO[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I4_O)        0.124     6.602 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.558     7.160    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y102        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.564 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.089     8.652    fsm/segmentos[3]_i_4_0[0]
    SLICE_X32Y103        LUT6 (Prop_lut6_I4_O)        0.124     8.776 r  fsm/segmentos[5]_i_11/O
                         net (fo=1, routed)           0.986     9.762    fsm/segmentos[5]_i_11_n_0
    SLICE_X31Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.886 r  fsm/segmentos[5]_i_4/O
                         net (fo=1, routed)           0.777    10.663    fsm/segmentos[5]_i_4_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.787 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    10.787    fsm/segmentos[5]_i_2_n_0
    SLICE_X31Y103        MUXF7 (Prop_muxf7_I0_O)      0.238    11.025 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.025    display/segmentos_vector[7]__0[5]
    SLICE_X31Y103        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.019ns  (logic 3.279ns (29.759%)  route 7.740ns (70.241%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         LDCE                         0.000     0.000 r  puntuaciones1/instance5/resultado_reg[2]/G
    SLICE_X30Y93         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  puntuaciones1/instance5/resultado_reg[2]/Q
                         net (fo=1, routed)           0.964     1.589    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[2]
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124     1.713 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.000     1.713    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_0
    SLICE_X28Y94         MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           1.114     3.044    mux_fin/decenas1__13_carry_10
    SLICE_X33Y96         LUT6 (Prop_lut6_I4_O)        0.299     3.343 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          0.988     4.330    puntuaciones2/instance_caso_m/puntos[2]
    SLICE_X33Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.454 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.454    display/UTB1/S[1]
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.004 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.004    display/UTB1/centenas0_carry_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.118    display/UTB1/centenas0_carry__0_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.246     6.478    fsm/CO[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I4_O)        0.124     6.602 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.558     7.160    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y102        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.564 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.926     8.490    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y103        LUT6 (Prop_lut6_I5_O)        0.124     8.614 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.819     9.433    fsm/segmentos[1]_i_11_n_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.557 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           1.126    10.683    fsm/segmentos[1]_i_4_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I0_O)        0.124    10.807 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    10.807    fsm/segmentos[1]_i_2_n_0
    SLICE_X31Y104        MUXF7 (Prop_muxf7_I0_O)      0.212    11.019 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.019    display/segmentos_vector[7]__0[1]
    SLICE_X31Y104        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.996ns  (logic 3.279ns (29.820%)  route 7.717ns (70.180%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         LDCE                         0.000     0.000 r  puntuaciones1/instance5/resultado_reg[2]/G
    SLICE_X30Y93         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  puntuaciones1/instance5/resultado_reg[2]/Q
                         net (fo=1, routed)           0.964     1.589    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[2]
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124     1.713 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.000     1.713    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_0
    SLICE_X28Y94         MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           1.114     3.044    mux_fin/decenas1__13_carry_10
    SLICE_X33Y96         LUT6 (Prop_lut6_I4_O)        0.299     3.343 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          0.988     4.330    puntuaciones2/instance_caso_m/puntos[2]
    SLICE_X33Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.454 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.454    display/UTB1/S[1]
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.004 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.004    display/UTB1/centenas0_carry_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.118    display/UTB1/centenas0_carry__0_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.246     6.478    fsm/CO[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I4_O)        0.124     6.602 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.558     7.160    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y102        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.564 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.923     8.487    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y103        LUT6 (Prop_lut6_I5_O)        0.124     8.611 r  fsm/segmentos[3]_i_11/O
                         net (fo=1, routed)           0.976     9.587    fsm/segmentos[3]_i_11_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.711 r  fsm/segmentos[3]_i_4/O
                         net (fo=1, routed)           0.949    10.660    fsm/segmentos[3]_i_4_n_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.784 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    10.784    fsm/segmentos[3]_i_2_n_0
    SLICE_X33Y103        MUXF7 (Prop_muxf7_I0_O)      0.212    10.996 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.996    display/segmentos_vector[7]__0[3]
    SLICE_X33Y103        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.848ns  (logic 4.095ns (37.748%)  route 6.753ns (62.252%))
  Logic Levels:           13  (CARRY4=3 LDCE=1 LUT2=2 LUT5=1 LUT6=3 MUXF7=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         LDCE                         0.000     0.000 r  puntuaciones2/instance6/resultado_reg[4]/G
    SLICE_X32Y98         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instance6/resultado_reg[4]/Q
                         net (fo=1, routed)           0.941     1.500    puntuaciones2/instancia_demux/Q[3]
    SLICE_X31Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.624 r  puntuaciones2/instancia_demux/centenas0_carry_i_29/O
                         net (fo=1, routed)           0.000     1.624    puntuaciones2/instancia_demux/centenas0_carry_i_29_n_0
    SLICE_X31Y96         MUXF7 (Prop_muxf7_I1_O)      0.245     1.869 r  puntuaciones2/instancia_demux/centenas0_carry_i_9/O
                         net (fo=1, routed)           0.581     2.450    mux_fin/decenas1__13_carry_4
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.298     2.748 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=22, routed)          2.069     4.817    fsm/puntos[4]
    SLICE_X32Y99         LUT2 (Prop_lut2_I1_O)        0.124     4.941 r  fsm/decenas1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.941    display/UTB1/decenas1_carry__1_1[1]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.491 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.492    display/UTB1/decenas1_carry__0_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.714 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           1.031     6.744    puntuaciones2/instance_caso_m/decenas1__13_carry[0]
    SLICE_X35Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.043 r  puntuaciones2/instance_caso_m/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     7.043    display/UTB1/segmentos_reg[0]_i_5_0[1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.683 r  display/UTB1/decenas1__13_carry/O[3]
                         net (fo=14, routed)          1.184     8.867    display/UTB1/decenas1__13_carry_n_4
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.306     9.173 r  display/UTB1/segmentos[4]_i_13/O
                         net (fo=1, routed)           0.000     9.173    display/UTB1/segmentos[4]_i_13_n_0
    SLICE_X32Y101        MUXF7 (Prop_muxf7_I1_O)      0.217     9.390 r  display/UTB1/segmentos_reg[4]_i_5/O
                         net (fo=1, routed)           0.947    10.337    fsm/segmentos_reg[4]
    SLICE_X31Y103        LUT6 (Prop_lut6_I2_O)        0.299    10.636 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    10.636    fsm/segmentos[4]_i_2_n_0
    SLICE_X31Y103        MUXF7 (Prop_muxf7_I0_O)      0.212    10.848 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.848    display/segmentos_vector[7]__0[4]
    SLICE_X31Y103        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.843ns  (logic 3.305ns (30.480%)  route 7.538ns (69.520%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         LDCE                         0.000     0.000 r  puntuaciones1/instance5/resultado_reg[2]/G
    SLICE_X30Y93         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  puntuaciones1/instance5/resultado_reg[2]/Q
                         net (fo=1, routed)           0.964     1.589    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[2]
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124     1.713 r  puntuaciones1/instancia_demux/centenas0_carry_i_41/O
                         net (fo=1, routed)           0.000     1.713    puntuaciones1/instancia_demux/centenas0_carry_i_41_n_0
    SLICE_X28Y94         MUXF7 (Prop_muxf7_I1_O)      0.217     1.930 r  puntuaciones1/instancia_demux/centenas0_carry_i_19/O
                         net (fo=1, routed)           1.114     3.044    mux_fin/decenas1__13_carry_10
    SLICE_X33Y96         LUT6 (Prop_lut6_I4_O)        0.299     3.343 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          0.988     4.330    puntuaciones2/instance_caso_m/puntos[2]
    SLICE_X33Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.454 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.454    display/UTB1/S[1]
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.004 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.004    display/UTB1/centenas0_carry_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.118    display/UTB1/centenas0_carry__0_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.246     6.478    fsm/CO[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I4_O)        0.124     6.602 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.558     7.160    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y102        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.564 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.084     8.648    fsm/segmentos[3]_i_4_0[0]
    SLICE_X32Y103        LUT6 (Prop_lut6_I5_O)        0.124     8.772 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.949     9.721    fsm/segmentos[6]_i_12_n_0
    SLICE_X31Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.845 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.636    10.481    fsm/segmentos[6]_i_4_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I0_O)        0.124    10.605 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    10.605    fsm/segmentos[6]_i_2_n_0
    SLICE_X31Y104        MUXF7 (Prop_muxf7_I0_O)      0.238    10.843 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.843    display/segmentos_vector[7]__0[6]
    SLICE_X31Y104        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.680ns  (logic 4.235ns (39.654%)  route 6.445ns (60.346%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=2 LUT5=1 LUT6=3 MUXF7=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         LDCE                         0.000     0.000 r  puntuaciones2/instance6/resultado_reg[4]/G
    SLICE_X32Y98         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instance6/resultado_reg[4]/Q
                         net (fo=1, routed)           0.941     1.500    puntuaciones2/instancia_demux/Q[3]
    SLICE_X31Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.624 r  puntuaciones2/instancia_demux/centenas0_carry_i_29/O
                         net (fo=1, routed)           0.000     1.624    puntuaciones2/instancia_demux/centenas0_carry_i_29_n_0
    SLICE_X31Y96         MUXF7 (Prop_muxf7_I1_O)      0.245     1.869 r  puntuaciones2/instancia_demux/centenas0_carry_i_9/O
                         net (fo=1, routed)           0.581     2.450    mux_fin/decenas1__13_carry_4
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.298     2.748 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=22, routed)          2.069     4.817    fsm/puntos[4]
    SLICE_X32Y99         LUT2 (Prop_lut2_I1_O)        0.124     4.941 r  fsm/decenas1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.941    display/UTB1/decenas1_carry__1_1[1]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.491 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.492    display/UTB1/decenas1_carry__0_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.714 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           1.031     6.744    puntuaciones2/instance_caso_m/decenas1__13_carry[0]
    SLICE_X35Y100        LUT2 (Prop_lut2_I1_O)        0.299     7.043 r  puntuaciones2/instance_caso_m/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     7.043    display/UTB1/segmentos_reg[0]_i_5_0[1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.593 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.593    display/UTB1/decenas1__13_carry_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.832 r  display/UTB1/decenas1__13_carry__0/O[2]
                         net (fo=14, routed)          1.314     9.146    display/UTB1/decenas1__13_carry__0_n_5
    SLICE_X32Y96         LUT6 (Prop_lut6_I4_O)        0.302     9.448 r  display/UTB1/segmentos[0]_i_12/O
                         net (fo=1, routed)           0.000     9.448    display/UTB1/segmentos[0]_i_12_n_0
    SLICE_X32Y96         MUXF7 (Prop_muxf7_I0_O)      0.212     9.660 r  display/UTB1/segmentos_reg[0]_i_5/O
                         net (fo=1, routed)           0.508    10.169    fsm/segmentos_reg[0]
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.299    10.468 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    10.468    fsm/segmentos[0]_i_2_n_0
    SLICE_X32Y104        MUXF7 (Prop_muxf7_I0_O)      0.212    10.680 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.680    display/segmentos_vector[7]__0[0]
    SLICE_X32Y104        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.971ns  (logic 4.674ns (46.878%)  route 5.297ns (53.122%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X31Y107        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           1.119     1.886    display/digictrl_reg[7]_LDC_n_0
    SLICE_X31Y109        LUT3 (Prop_lut3_I1_O)        0.152     2.038 r  display/digictrl_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.178     6.216    digictrl_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755     9.971 r  digictrl_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.971    digictrl[7]
    U13                                                               r  digictrl[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.231ns  (logic 4.409ns (47.758%)  route 4.822ns (52.242%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X31Y107        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           1.119     1.886    display/digictrl_reg[7]_LDC_n_0
    SLICE_X31Y109        LUT3 (Prop_lut3_I1_O)        0.124     2.010 r  display/digictrl_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.704     5.713    digictrl_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.231 r  digictrl_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.231    digictrl[6]
    K2                                                                r  digictrl[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.117ns  (logic 4.154ns (45.569%)  route 4.962ns (54.431%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDPE                         0.000     0.000 r  display/digictrl_reg[2]_P/C
    SLICE_X33Y108        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  display/digictrl_reg[2]_P/Q
                         net (fo=1, routed)           0.824     1.280    display/digictrl_reg[2]_P_n_0
    SLICE_X32Y107        LUT3 (Prop_lut3_I0_O)        0.124     1.404 r  display/digictrl_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.138     5.542    digictrl_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.117 r  digictrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.117    digictrl[2]
    T9                                                                r  digictrl[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digisel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.087%)  route 0.066ns (31.913%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE                         0.000     0.000 r  display/digisel_reg[7]/C
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[7]/Q
                         net (fo=2, routed)           0.066     0.207    display/ROTATE_LEFT[0]
    SLICE_X33Y109        FDRE                                         r  display/digisel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.128ns (47.581%)  route 0.141ns (52.419%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDRE                         0.000     0.000 r  display/digisel_reg[4]/C
    SLICE_X33Y109        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[4]/Q
                         net (fo=2, routed)           0.141     0.269    display/ROTATE_LEFT[5]
    SLICE_X32Y109        FDRE                                         r  display/digisel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.262%)  route 0.157ns (52.738%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDRE                         0.000     0.000 r  display/digisel_reg[3]/C
    SLICE_X33Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[3]/Q
                         net (fo=2, routed)           0.157     0.298    display/ROTATE_LEFT[4]
    SLICE_X33Y109        FDRE                                         r  display/digisel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.121%)  route 0.186ns (56.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE                         0.000     0.000 r  display/digisel_reg[5]/C
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[5]/Q
                         net (fo=2, routed)           0.186     0.327    display/ROTATE_LEFT[6]
    SLICE_X32Y109        FDRE                                         r  display/digisel_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.214%)  route 0.210ns (59.786%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDRE                         0.000     0.000 r  display/digisel_reg[6]/C
    SLICE_X32Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[6]/Q
                         net (fo=2, routed)           0.210     0.351    display/ROTATE_LEFT[7]
    SLICE_X32Y109        FDRE                                         r  display/digisel_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.953%)  route 0.212ns (60.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDRE                         0.000     0.000 r  display/digisel_reg[0]/C
    SLICE_X33Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[0]/Q
                         net (fo=2, routed)           0.212     0.353    display/ROTATE_LEFT[1]
    SLICE_X33Y109        FDRE                                         r  display/digisel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.814%)  route 0.213ns (60.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDRE                         0.000     0.000 r  display/digisel_reg[1]/C
    SLICE_X33Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[1]/Q
                         net (fo=2, routed)           0.213     0.354    display/ROTATE_LEFT[2]
    SLICE_X33Y109        FDRE                                         r  display/digisel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.814%)  route 0.213ns (60.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDRE                         0.000     0.000 r  display/digisel_reg[2]/C
    SLICE_X33Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[2]/Q
                         net (fo=2, routed)           0.213     0.354    display/ROTATE_LEFT[3]
    SLICE_X33Y109        FDRE                                         r  display/digisel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/contador_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/contador_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE                         0.000     0.000 r  display/contador_reg[1]/C
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/contador_reg[1]/Q
                         net (fo=16, routed)          0.180     0.321    display/Q[1]
    SLICE_X33Y105        LUT3 (Prop_lut3_I1_O)        0.042     0.363 r  display/contador[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    display/p_1_in[2]
    SLICE_X33Y105        FDRE                                         r  display/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/contador_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/contador_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE                         0.000     0.000 r  display/contador_reg[1]/C
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/contador_reg[1]/Q
                         net (fo=16, routed)          0.180     0.321    display/Q[1]
    SLICE_X33Y105        LUT2 (Prop_lut2_I0_O)        0.045     0.366 r  display/contador[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    display/p_1_in[1]
    SLICE_X33Y105        FDRE                                         r  display/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.535ns  (logic 4.206ns (33.554%)  route 8.329ns (66.446%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT4=1 LUT6=3 MUXF7=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.637     5.240    fsm/clk_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          2.328     8.023    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I1_O)        0.124     8.147 r  puntuaciones1/instancia_demux/centenas0_carry_i_31/O
                         net (fo=1, routed)           0.000     8.147    puntuaciones1/instancia_demux/centenas0_carry_i_31_n_0
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.364 r  puntuaciones1/instancia_demux/centenas0_carry_i_10/O
                         net (fo=1, routed)           0.684     9.049    mux_fin/decenas1__13_carry_5
    SLICE_X34Y97         LUT6 (Prop_lut6_I2_O)        0.299     9.348 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=22, routed)          2.069    11.417    fsm/puntos[4]
    SLICE_X32Y99         LUT2 (Prop_lut2_I1_O)        0.124    11.541 r  fsm/decenas1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.541    display/UTB1/decenas1_carry__1_1[1]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.091 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.091    display/UTB1/decenas1_carry__0_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.313 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           1.031    13.344    puntuaciones2/instance_caso_m/decenas1__13_carry[0]
    SLICE_X35Y100        LUT2 (Prop_lut2_I1_O)        0.299    13.643 r  puntuaciones2/instance_caso_m/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000    13.643    display/UTB1/segmentos_reg[0]_i_5_0[1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.193 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    14.193    display/UTB1/decenas1__13_carry_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.527 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.033    15.560    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X33Y99         LUT6 (Prop_lut6_I3_O)        0.303    15.863 r  display/UTB1/segmentos[2]_i_13/O
                         net (fo=1, routed)           0.000    15.863    display/UTB1/segmentos[2]_i_13_n_0
    SLICE_X33Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    16.080 r  display/UTB1/segmentos_reg[2]_i_5/O
                         net (fo=1, routed)           1.184    17.264    fsm/segmentos_reg[2]
    SLICE_X31Y105        LUT6 (Prop_lut6_I2_O)        0.299    17.563 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    17.563    fsm/segmentos[2]_i_2_n_0
    SLICE_X31Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    17.775 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    17.775    display/segmentos_vector[7]__0[2]
    SLICE_X31Y105        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.355ns  (logic 3.022ns (24.461%)  route 9.333ns (75.539%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.637     5.240    fsm/clk_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          2.328     8.023    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I1_O)        0.124     8.147 r  puntuaciones1/instancia_demux/centenas0_carry_i_31/O
                         net (fo=1, routed)           0.000     8.147    puntuaciones1/instancia_demux/centenas0_carry_i_31_n_0
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.364 r  puntuaciones1/instancia_demux/centenas0_carry_i_10/O
                         net (fo=1, routed)           0.684     9.049    mux_fin/decenas1__13_carry_5
    SLICE_X34Y97         LUT6 (Prop_lut6_I2_O)        0.299     9.348 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=22, routed)          1.666    11.013    fsm/puntos[4]
    SLICE_X33Y101        LUT2 (Prop_lut2_I1_O)        0.124    11.137 r  fsm/centenas0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.137    display/UTB1/centenas0_carry__1_0[1]
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.687 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    display/UTB1/centenas0_carry__0_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.801 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.246    13.047    fsm/CO[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I4_O)        0.124    13.171 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.558    13.729    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y102        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.133 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.089    15.221    fsm/segmentos[3]_i_4_0[0]
    SLICE_X32Y103        LUT6 (Prop_lut6_I4_O)        0.124    15.345 r  fsm/segmentos[5]_i_11/O
                         net (fo=1, routed)           0.986    16.331    fsm/segmentos[5]_i_11_n_0
    SLICE_X31Y106        LUT6 (Prop_lut6_I4_O)        0.124    16.455 r  fsm/segmentos[5]_i_4/O
                         net (fo=1, routed)           0.777    17.232    fsm/segmentos[5]_i_4_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I0_O)        0.124    17.356 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    17.356    fsm/segmentos[5]_i_2_n_0
    SLICE_X31Y103        MUXF7 (Prop_muxf7_I0_O)      0.238    17.594 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    17.594    display/segmentos_vector[7]__0[5]
    SLICE_X31Y103        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.348ns  (logic 2.996ns (24.263%)  route 9.352ns (75.737%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.637     5.240    fsm/clk_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          2.328     8.023    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I1_O)        0.124     8.147 r  puntuaciones1/instancia_demux/centenas0_carry_i_31/O
                         net (fo=1, routed)           0.000     8.147    puntuaciones1/instancia_demux/centenas0_carry_i_31_n_0
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.364 r  puntuaciones1/instancia_demux/centenas0_carry_i_10/O
                         net (fo=1, routed)           0.684     9.049    mux_fin/decenas1__13_carry_5
    SLICE_X34Y97         LUT6 (Prop_lut6_I2_O)        0.299     9.348 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=22, routed)          1.666    11.013    fsm/puntos[4]
    SLICE_X33Y101        LUT2 (Prop_lut2_I1_O)        0.124    11.137 r  fsm/centenas0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.137    display/UTB1/centenas0_carry__1_0[1]
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.687 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    display/UTB1/centenas0_carry__0_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.801 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.246    13.047    fsm/CO[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I4_O)        0.124    13.171 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.558    13.729    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y102        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.133 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.926    15.059    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y103        LUT6 (Prop_lut6_I5_O)        0.124    15.183 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.819    16.002    fsm/segmentos[1]_i_11_n_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I4_O)        0.124    16.126 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           1.126    17.252    fsm/segmentos[1]_i_4_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.376 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    17.376    fsm/segmentos[1]_i_2_n_0
    SLICE_X31Y104        MUXF7 (Prop_muxf7_I0_O)      0.212    17.588 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    17.588    display/segmentos_vector[7]__0[1]
    SLICE_X31Y104        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.325ns  (logic 2.996ns (24.308%)  route 9.329ns (75.692%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.637     5.240    fsm/clk_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          2.328     8.023    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I1_O)        0.124     8.147 r  puntuaciones1/instancia_demux/centenas0_carry_i_31/O
                         net (fo=1, routed)           0.000     8.147    puntuaciones1/instancia_demux/centenas0_carry_i_31_n_0
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.364 r  puntuaciones1/instancia_demux/centenas0_carry_i_10/O
                         net (fo=1, routed)           0.684     9.049    mux_fin/decenas1__13_carry_5
    SLICE_X34Y97         LUT6 (Prop_lut6_I2_O)        0.299     9.348 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=22, routed)          1.666    11.013    fsm/puntos[4]
    SLICE_X33Y101        LUT2 (Prop_lut2_I1_O)        0.124    11.137 r  fsm/centenas0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.137    display/UTB1/centenas0_carry__1_0[1]
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.687 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    display/UTB1/centenas0_carry__0_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.801 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.246    13.047    fsm/CO[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I4_O)        0.124    13.171 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.558    13.729    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y102        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.133 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.923    15.056    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y103        LUT6 (Prop_lut6_I5_O)        0.124    15.180 r  fsm/segmentos[3]_i_11/O
                         net (fo=1, routed)           0.976    16.156    fsm/segmentos[3]_i_11_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I4_O)        0.124    16.280 r  fsm/segmentos[3]_i_4/O
                         net (fo=1, routed)           0.949    17.229    fsm/segmentos[3]_i_4_n_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I0_O)        0.124    17.353 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    17.353    fsm/segmentos[3]_i_2_n_0
    SLICE_X33Y103        MUXF7 (Prop_muxf7_I0_O)      0.212    17.565 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    17.565    display/segmentos_vector[7]__0[3]
    SLICE_X33Y103        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.208ns  (logic 3.965ns (32.479%)  route 8.243ns (67.521%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT4=1 LUT6=3 MUXF7=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.637     5.240    fsm/clk_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          2.328     8.023    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I1_O)        0.124     8.147 r  puntuaciones1/instancia_demux/centenas0_carry_i_31/O
                         net (fo=1, routed)           0.000     8.147    puntuaciones1/instancia_demux/centenas0_carry_i_31_n_0
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.364 r  puntuaciones1/instancia_demux/centenas0_carry_i_10/O
                         net (fo=1, routed)           0.684     9.049    mux_fin/decenas1__13_carry_5
    SLICE_X34Y97         LUT6 (Prop_lut6_I2_O)        0.299     9.348 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=22, routed)          2.069    11.417    fsm/puntos[4]
    SLICE_X32Y99         LUT2 (Prop_lut2_I1_O)        0.124    11.541 r  fsm/decenas1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.541    display/UTB1/decenas1_carry__1_1[1]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.091 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.091    display/UTB1/decenas1_carry__0_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.313 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           1.031    13.344    puntuaciones2/instance_caso_m/decenas1__13_carry[0]
    SLICE_X35Y100        LUT2 (Prop_lut2_I1_O)        0.299    13.643 r  puntuaciones2/instance_caso_m/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000    13.643    display/UTB1/segmentos_reg[0]_i_5_0[1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.283 r  display/UTB1/decenas1__13_carry/O[3]
                         net (fo=14, routed)          1.184    15.467    display/UTB1/decenas1__13_carry_n_4
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.306    15.773 r  display/UTB1/segmentos[4]_i_13/O
                         net (fo=1, routed)           0.000    15.773    display/UTB1/segmentos[4]_i_13_n_0
    SLICE_X32Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    15.990 r  display/UTB1/segmentos_reg[4]_i_5/O
                         net (fo=1, routed)           0.947    16.937    fsm/segmentos_reg[4]
    SLICE_X31Y103        LUT6 (Prop_lut6_I2_O)        0.299    17.236 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    17.236    fsm/segmentos[4]_i_2_n_0
    SLICE_X31Y103        MUXF7 (Prop_muxf7_I0_O)      0.212    17.448 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    17.448    display/segmentos_vector[7]__0[4]
    SLICE_X31Y103        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.172ns  (logic 3.022ns (24.827%)  route 9.150ns (75.173%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.637     5.240    fsm/clk_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          2.328     8.023    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I1_O)        0.124     8.147 r  puntuaciones1/instancia_demux/centenas0_carry_i_31/O
                         net (fo=1, routed)           0.000     8.147    puntuaciones1/instancia_demux/centenas0_carry_i_31_n_0
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.364 r  puntuaciones1/instancia_demux/centenas0_carry_i_10/O
                         net (fo=1, routed)           0.684     9.049    mux_fin/decenas1__13_carry_5
    SLICE_X34Y97         LUT6 (Prop_lut6_I2_O)        0.299     9.348 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=22, routed)          1.666    11.013    fsm/puntos[4]
    SLICE_X33Y101        LUT2 (Prop_lut2_I1_O)        0.124    11.137 r  fsm/centenas0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.137    display/UTB1/centenas0_carry__1_0[1]
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.687 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.687    display/UTB1/centenas0_carry__0_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.801 r  display/UTB1/centenas0_carry__1/CO[3]
                         net (fo=16, routed)          1.246    13.047    fsm/CO[0]
    SLICE_X34Y103        LUT5 (Prop_lut5_I4_O)        0.124    13.171 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.558    13.729    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X34Y102        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.133 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.084    15.217    fsm/segmentos[3]_i_4_0[0]
    SLICE_X32Y103        LUT6 (Prop_lut6_I5_O)        0.124    15.341 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.949    16.290    fsm/segmentos[6]_i_12_n_0
    SLICE_X31Y105        LUT6 (Prop_lut6_I4_O)        0.124    16.414 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.636    17.050    fsm/segmentos[6]_i_4_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.174 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    17.174    fsm/segmentos[6]_i_2_n_0
    SLICE_X31Y104        MUXF7 (Prop_muxf7_I0_O)      0.238    17.412 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    17.412    display/segmentos_vector[7]__0[6]
    SLICE_X31Y104        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.040ns  (logic 4.105ns (34.096%)  route 7.935ns (65.904%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT4=1 LUT6=3 MUXF7=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.637     5.240    fsm/clk_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  fsm/letras_reg[0]/Q
                         net (fo=75, routed)          2.328     8.023    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I1_O)        0.124     8.147 r  puntuaciones1/instancia_demux/centenas0_carry_i_31/O
                         net (fo=1, routed)           0.000     8.147    puntuaciones1/instancia_demux/centenas0_carry_i_31_n_0
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.364 r  puntuaciones1/instancia_demux/centenas0_carry_i_10/O
                         net (fo=1, routed)           0.684     9.049    mux_fin/decenas1__13_carry_5
    SLICE_X34Y97         LUT6 (Prop_lut6_I2_O)        0.299     9.348 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=22, routed)          2.069    11.417    fsm/puntos[4]
    SLICE_X32Y99         LUT2 (Prop_lut2_I1_O)        0.124    11.541 r  fsm/decenas1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.541    display/UTB1/decenas1_carry__1_1[1]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.091 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.091    display/UTB1/decenas1_carry__0_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.313 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           1.031    13.344    puntuaciones2/instance_caso_m/decenas1__13_carry[0]
    SLICE_X35Y100        LUT2 (Prop_lut2_I1_O)        0.299    13.643 r  puntuaciones2/instance_caso_m/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000    13.643    display/UTB1/segmentos_reg[0]_i_5_0[1]
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.193 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    14.193    display/UTB1/decenas1__13_carry_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.432 r  display/UTB1/decenas1__13_carry__0/O[2]
                         net (fo=14, routed)          1.314    15.746    display/UTB1/decenas1__13_carry__0_n_5
    SLICE_X32Y96         LUT6 (Prop_lut6_I4_O)        0.302    16.048 r  display/UTB1/segmentos[0]_i_12/O
                         net (fo=1, routed)           0.000    16.048    display/UTB1/segmentos[0]_i_12_n_0
    SLICE_X32Y96         MUXF7 (Prop_muxf7_I0_O)      0.212    16.260 r  display/UTB1/segmentos_reg[0]_i_5/O
                         net (fo=1, routed)           0.508    16.768    fsm/segmentos_reg[0]
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.299    17.067 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    17.067    fsm/segmentos[0]_i_2_n_0
    SLICE_X32Y104        MUXF7 (Prop_muxf7_I0_O)      0.212    17.279 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    17.279    display/segmentos_vector[7]__0[0]
    SLICE_X32Y104        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.276ns  (logic 4.448ns (47.954%)  route 4.828ns (52.046%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.636     5.239    fsm/clk_IBUF_BUFG
    SLICE_X38Y88         FDPE                                         r  fsm/etapa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDPE (Prop_fdpe_C_Q)         0.518     5.757 r  fsm/etapa_reg[0]/Q
                         net (fo=28, routed)          1.804     7.561    fsm/etapa_reg_n_0_[0]
    SLICE_X36Y74         LUT4 (Prop_lut4_I1_O)        0.152     7.713 r  fsm/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.024    10.737    leds_OBUF[15]
    V12                  OBUF (Prop_obuf_I_O)         3.778    14.515 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.515    leds[15]
    V12                                                               r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.203ns  (logic 4.418ns (48.000%)  route 4.786ns (52.000%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.636     5.239    fsm/clk_IBUF_BUFG
    SLICE_X38Y88         FDPE                                         r  fsm/etapa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDPE (Prop_fdpe_C_Q)         0.518     5.757 r  fsm/etapa_reg[0]/Q
                         net (fo=28, routed)          1.812     7.569    fsm/etapa_reg_n_0_[0]
    SLICE_X36Y74         LUT4 (Prop_lut4_I3_O)        0.150     7.719 r  fsm/leds_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.973    10.692    leds_OBUF[9]
    V16                  OBUF (Prop_obuf_I_O)         3.750    14.442 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.442    leds[9]
    V16                                                               r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.128ns  (logic 4.429ns (48.522%)  route 4.699ns (51.478%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.635     5.238    fsm/clk_IBUF_BUFG
    SLICE_X38Y87         FDCE                                         r  fsm/etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  fsm/etapa_reg[3]/Q
                         net (fo=23, routed)          1.671     7.427    fsm/etapa_reg_n_0_[3]
    SLICE_X36Y74         LUT4 (Prop_lut4_I0_O)        0.154     7.581 r  fsm/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.028    10.609    leds_OBUF[14]
    V14                  OBUF (Prop_obuf_I_O)         3.757    14.366 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.366    leds[14]
    V14                                                               r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.572     1.491    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  puntuaciones2/instance6/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.101     1.733    puntuaciones2/instance6/resultado_i_reg_n_0_[2]
    SLICE_X31Y97         LDCE                                         r  puntuaciones2/instance6/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance1/resultado_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance1/resultado_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.302%)  route 0.114ns (44.698%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.571     1.490    puntuaciones1/instance1/clk_IBUF_BUFG
    SLICE_X32Y93         FDRE                                         r  puntuaciones1/instance1/resultado_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  puntuaciones1/instance1/resultado_i_reg[0]/Q
                         net (fo=2, routed)           0.114     1.745    puntuaciones1/instance1/resultado_i_reg[2]_0[0]
    SLICE_X30Y93         LDCE                                         r  puntuaciones1/instance1/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.572     1.491    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  puntuaciones2/instance6/resultado_i_reg[3]/Q
                         net (fo=1, routed)           0.113     1.745    puntuaciones2/instance6/resultado_i_reg_n_0_[3]
    SLICE_X33Y96         LDCE                                         r  puntuaciones2/instance6/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.872%)  route 0.116ns (45.128%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.572     1.491    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X28Y95         FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  puntuaciones1/instance3/resultado_i_reg[1]/Q
                         net (fo=1, routed)           0.116     1.748    puntuaciones1/instance3/resultado_i_reg_n_0_[1]
    SLICE_X30Y96         LDCE                                         r  puntuaciones1/instance3/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.572     1.491    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X29Y96         FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  puntuaciones2/instance3/resultado_i_reg[4]/Q
                         net (fo=1, routed)           0.117     1.749    puntuaciones2/instance3/resultado_i_reg_n_0_[4]
    SLICE_X31Y96         LDCE                                         r  puntuaciones2/instance3/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.572     1.491    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X30Y97         FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  puntuaciones1/instance6/resultado_i_reg[3]/Q
                         net (fo=1, routed)           0.107     1.762    puntuaciones1/instance6/resultado_i_reg_n_0_[3]
    SLICE_X32Y97         LDCE                                         r  puntuaciones1/instance6/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.572     1.491    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X30Y98         FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  puntuaciones1/instance6/resultado_i_reg[9]/Q
                         net (fo=1, routed)           0.110     1.765    puntuaciones1/instance6/resultado_i_reg_n_0_[9]
    SLICE_X31Y98         LDCE                                         r  puntuaciones1/instance6/resultado_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance5/resultado_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance5/resultado_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.571     1.490    puntuaciones2/instance5/clk_IBUF_BUFG
    SLICE_X30Y95         FDRE                                         r  puntuaciones2/instance5/resultado_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  puntuaciones2/instance5/resultado_i_reg[5]/Q
                         net (fo=1, routed)           0.116     1.771    puntuaciones2/instance5/resultado_i_reg_n_0_[5]
    SLICE_X31Y97         LDCE                                         r  puntuaciones2/instance5/resultado_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.164ns (58.684%)  route 0.115ns (41.316%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.572     1.491    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X30Y97         FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  puntuaciones1/instance6/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.115     1.771    puntuaciones1/instance6/resultado_i_reg_n_0_[2]
    SLICE_X29Y97         LDCE                                         r  puntuaciones1/instance6/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.572     1.491    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X30Y97         FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  puntuaciones1/instance6/resultado_i_reg[1]/Q
                         net (fo=1, routed)           0.116     1.771    puntuaciones1/instance6/resultado_i_reg_n_0_[1]
    SLICE_X30Y96         LDCE                                         r  puntuaciones1/instance6/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/caso_punto_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.845ns  (logic 1.631ns (20.790%)  route 6.214ns (79.210%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.958     4.465    fsm/reset_IBUF
    SLICE_X36Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.589 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=117, routed)         3.257     7.845    fsm/reset
    SLICE_X28Y86         FDCE                                         f  fsm/caso_punto_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.516     4.939    fsm/clk_IBUF_BUFG
    SLICE_X28Y86         FDCE                                         r  fsm/caso_punto_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/jugadores_reg[1][11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.603ns  (logic 1.631ns (21.453%)  route 5.972ns (78.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.958     4.465    fsm/reset_IBUF
    SLICE_X36Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.589 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=117, routed)         3.014     7.603    fsm/reset
    SLICE_X31Y86         FDCE                                         f  fsm/jugadores_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.515     4.938    fsm/clk_IBUF_BUFG
    SLICE_X31Y86         FDCE                                         r  fsm/jugadores_reg[1][11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/jugadores_reg[1][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.603ns  (logic 1.631ns (21.453%)  route 5.972ns (78.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.958     4.465    fsm/reset_IBUF
    SLICE_X36Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.589 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=117, routed)         3.014     7.603    fsm/reset
    SLICE_X30Y86         FDCE                                         f  fsm/jugadores_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.515     4.938    fsm/clk_IBUF_BUFG
    SLICE_X30Y86         FDCE                                         r  fsm/jugadores_reg[1][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/jugadores_reg[2][11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.603ns  (logic 1.631ns (21.453%)  route 5.972ns (78.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.958     4.465    fsm/reset_IBUF
    SLICE_X36Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.589 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=117, routed)         3.014     7.603    fsm/reset
    SLICE_X31Y86         FDCE                                         f  fsm/jugadores_reg[2][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.515     4.938    fsm/clk_IBUF_BUFG
    SLICE_X31Y86         FDCE                                         r  fsm/jugadores_reg[2][11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/jugadores_reg[2][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.603ns  (logic 1.631ns (21.453%)  route 5.972ns (78.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.958     4.465    fsm/reset_IBUF
    SLICE_X36Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.589 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=117, routed)         3.014     7.603    fsm/reset
    SLICE_X30Y86         FDCE                                         f  fsm/jugadores_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.515     4.938    fsm/clk_IBUF_BUFG
    SLICE_X30Y86         FDCE                                         r  fsm/jugadores_reg[2][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/caso_punto_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.566ns  (logic 1.631ns (21.558%)  route 5.935ns (78.442%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.958     4.465    fsm/reset_IBUF
    SLICE_X36Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.589 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=117, routed)         2.977     7.566    fsm/reset
    SLICE_X28Y87         FDPE                                         f  fsm/caso_punto_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.517     4.940    fsm/clk_IBUF_BUFG
    SLICE_X28Y87         FDPE                                         r  fsm/caso_punto_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/caso_punto_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.566ns  (logic 1.631ns (21.558%)  route 5.935ns (78.442%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.958     4.465    fsm/reset_IBUF
    SLICE_X36Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.589 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=117, routed)         2.977     7.566    fsm/reset
    SLICE_X28Y87         FDCE                                         f  fsm/caso_punto_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.517     4.940    fsm/clk_IBUF_BUFG
    SLICE_X28Y87         FDCE                                         r  fsm/caso_punto_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/caso_punto_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.566ns  (logic 1.631ns (21.558%)  route 5.935ns (78.442%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.958     4.465    fsm/reset_IBUF
    SLICE_X36Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.589 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=117, routed)         2.977     7.566    fsm/reset
    SLICE_X28Y87         FDCE                                         f  fsm/caso_punto_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.517     4.940    fsm/clk_IBUF_BUFG
    SLICE_X28Y87         FDCE                                         r  fsm/caso_punto_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/indice_jugador_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.552ns  (logic 1.631ns (21.598%)  route 5.921ns (78.402%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.958     4.465    fsm/reset_IBUF
    SLICE_X36Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.589 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=117, routed)         2.963     7.552    fsm/reset
    SLICE_X30Y87         FDCE                                         f  fsm/indice_jugador_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.516     4.939    fsm/clk_IBUF_BUFG
    SLICE_X30Y87         FDCE                                         r  fsm/indice_jugador_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/indice_jugador_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.552ns  (logic 1.631ns (21.598%)  route 5.921ns (78.402%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.958     4.465    fsm/reset_IBUF
    SLICE_X36Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.589 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=117, routed)         2.963     7.552    fsm/reset
    SLICE_X31Y87         FDPE                                         f  fsm/indice_jugador_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.516     4.939    fsm/clk_IBUF_BUFG
    SLICE_X31Y87         FDPE                                         r  fsm/indice_jugador_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boton_abajo
                            (input port)
  Destination:            down/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.248ns (29.805%)  route 0.584ns (70.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  boton_abajo (IN)
                         net (fo=0)                   0.000     0.000    boton_abajo
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  boton_abajo_IBUF_inst/O
                         net (fo=1, routed)           0.584     0.831    down/U1/boton_abajo_IBUF
    SLICE_X15Y86         FDRE                                         r  down/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.841     2.006    down/U1/clk_IBUF_BUFG
    SLICE_X15Y86         FDRE                                         r  down/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_enter
                            (input port)
  Destination:            enter/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.244ns (21.888%)  route 0.872ns (78.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  boton_enter (IN)
                         net (fo=0)                   0.000     0.000    boton_enter
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  boton_enter_IBUF_inst/O
                         net (fo=1, routed)           0.872     1.117    enter/U1/boton_enter_IBUF
    SLICE_X30Y82         FDRE                                         r  enter/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.834     1.999    enter/U1/clk_IBUF_BUFG
    SLICE_X30Y82         FDRE                                         r  enter/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_arriba
                            (input port)
  Destination:            up/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.254ns (22.352%)  route 0.881ns (77.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  boton_arriba (IN)
                         net (fo=0)                   0.000     0.000    boton_arriba
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  boton_arriba_IBUF_inst/O
                         net (fo=1, routed)           0.881     1.134    up/U1/boton_arriba_IBUF
    SLICE_X30Y85         FDRE                                         r  up/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.837     2.002    up/U1/clk_IBUF_BUFG
    SLICE_X30Y85         FDRE                                         r  up/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/tirar_dados_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.473ns  (logic 0.280ns (18.976%)  route 1.194ns (81.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           1.194     1.428    fsm/sw_enclave_IBUF[1]
    SLICE_X40Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.473 r  fsm/tirar_dados[1]_i_1/O
                         net (fo=1, routed)           0.000     1.473    fsm/tirar_dados[1]_i_1_n_0
    SLICE_X40Y97         FDRE                                         r  fsm/tirar_dados_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.841     2.006    fsm/clk_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  fsm/tirar_dados_reg[1]/C

Slack:                    inf
  Source:                 sw_enclave[0]
                            (input port)
  Destination:            fsm/tirar_dados_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.315ns (17.905%)  route 1.443ns (82.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  sw_enclave[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  sw_enclave_IBUF[0]_inst/O
                         net (fo=2, routed)           1.443     1.713    fsm/sw_enclave_IBUF[0]
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  fsm/tirar_dados[0]_i_1/O
                         net (fo=1, routed)           0.000     1.758    fsm/tirar_dados[0]_i_1_n_0
    SLICE_X40Y95         FDRE                                         r  fsm/tirar_dados_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.840     2.005    fsm/clk_IBUF_BUFG
    SLICE_X40Y95         FDRE                                         r  fsm/tirar_dados_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/habilitador_num_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.783ns  (logic 0.320ns (17.919%)  route 1.464ns (82.081%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.464     1.738    fsm/reset_IBUF
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.783 r  fsm/habilitador_num_i_1/O
                         net (fo=1, routed)           0.000     1.783    fsm/habilitador_num_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  fsm/habilitador_num_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.840     2.005    fsm/clk_IBUF_BUFG
    SLICE_X36Y91         FDRE                                         r  fsm/habilitador_num_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[4][2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.833ns  (logic 0.320ns (17.432%)  route 1.514ns (82.568%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.250     1.524    fsm/reset_IBUF
    SLICE_X36Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.569 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=117, routed)         0.264     1.833    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X39Y107        FDPE                                         f  dados_aleatorios/dados_i_reg[4][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.833     1.998    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y107        FDPE                                         r  dados_aleatorios/dados_i_reg[4][2]/C

Slack:                    inf
  Source:                 sw_enclave[2]
                            (input port)
  Destination:            fsm/tirar_dados_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.867ns  (logic 0.336ns (17.991%)  route 1.531ns (82.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  sw_enclave[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[2]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  sw_enclave_IBUF[2]_inst/O
                         net (fo=2, routed)           1.261     1.552    fsm/sw_enclave_IBUF[2]
    SLICE_X37Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.597 r  fsm/tirar_dados[2]_i_1/O
                         net (fo=1, routed)           0.269     1.867    fsm/tirar_dados[2]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  fsm/tirar_dados_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.840     2.005    fsm/clk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  fsm/tirar_dados_reg[2]/C

Slack:                    inf
  Source:                 sw_enclave[3]
                            (input port)
  Destination:            fsm/tirar_dados_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.886ns  (logic 0.322ns (17.101%)  route 1.563ns (82.899%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw_enclave[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[3]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  sw_enclave_IBUF[3]_inst/O
                         net (fo=2, routed)           1.563     1.841    fsm/sw_enclave_IBUF[3]
    SLICE_X40Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.886 r  fsm/tirar_dados[3]_i_1/O
                         net (fo=1, routed)           0.000     1.886    fsm/tirar_dados[3]_i_1_n_0
    SLICE_X40Y97         FDRE                                         r  fsm/tirar_dados_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.841     2.006    fsm/clk_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  fsm/tirar_dados_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/sumturno1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.901ns  (logic 0.320ns (16.811%)  route 1.581ns (83.189%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.581     1.856    fsm/reset_IBUF
    SLICE_X36Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.901 r  fsm/sumturno1_i_1/O
                         net (fo=1, routed)           0.000     1.901    fsm/sumturno1_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  fsm/sumturno1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.840     2.005    fsm/clk_IBUF_BUFG
    SLICE_X36Y91         FDRE                                         r  fsm/sumturno1_reg/C





