# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_wgt_mem_1_0/vta_wgt_mem_1_0.xci
# IP: The module: 'vta_wgt_mem_1_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_wgt_mem_1_0/vta_wgt_mem_1_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'vta_wgt_mem_1_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet

# IP: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_wgt_mem_1_0/vta_wgt_mem_1_0.xci
# IP: The module: 'vta_wgt_mem_1_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_wgt_mem_1_0/vta_wgt_mem_1_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'vta_wgt_mem_1_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet
