[%General]
%3Csource%3E=D:/works/FPGA/mediKitFPGA/keyInput.vhd
%3Cfilename%3E=D:/works/FPGA/mediKitVerilog//keyinput.v
%3Cclass%3E=100
%3Cbasename%3E=keyINput
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, clkt, btn0, btn1, btn2, btn3, btn4, btn5, btn6, bout0, bout1, bout2, bout3, bout4, bout5, bout6
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
a\category=101
a\port=0
a\alias=a
bout0\category=117
bout0\port=2
bout0\alias=bOUT0
bout0\type\Subtype\mark1=ieee::std_logic
bout0\type\Subtype\mark2=ieee::std_logic
bout1\category=117
bout1\port=2
bout1\alias=bOUT1
bout1\type\Subtype\mark1=ieee::std_logic
bout1\type\Subtype\mark2=ieee::std_logic
bout2\category=117
bout2\port=2
bout2\alias=bOUT2
bout2\type\Subtype\mark1=ieee::std_logic
bout2\type\Subtype\mark2=ieee::std_logic
bout3\category=117
bout3\port=2
bout3\alias=bOUT3
bout3\type\Subtype\mark1=ieee::std_logic
bout3\type\Subtype\mark2=ieee::std_logic
bout4\category=117
bout4\port=2
bout4\alias=bOUT4
bout4\type\Subtype\mark1=ieee::std_logic
bout4\type\Subtype\mark2=ieee::std_logic
bout5\category=117
bout5\port=2
bout5\alias=bOUT5
bout5\type\Subtype\mark1=ieee::std_logic
bout5\type\Subtype\mark2=ieee::std_logic
bout6\category=117
bout6\port=2
bout6\alias=bOUT6
bout6\type\Subtype\mark1=ieee::std_logic
bout6\type\Subtype\mark2=ieee::std_logic
btn0\category=117
btn0\port=1
btn0\alias=btn0
btn0\type\Subtype\mark1=ieee::std_logic
btn0\type\Subtype\mark2=ieee::std_logic
btn1\category=117
btn1\port=1
btn1\alias=btn1
btn1\type\Subtype\mark1=ieee::std_logic
btn1\type\Subtype\mark2=ieee::std_logic
btn2\category=117
btn2\port=1
btn2\alias=btn2
btn2\type\Subtype\mark1=ieee::std_logic
btn2\type\Subtype\mark2=ieee::std_logic
btn3\category=117
btn3\port=1
btn3\alias=btn3
btn3\type\Subtype\mark1=ieee::std_logic
btn3\type\Subtype\mark2=ieee::std_logic
btn4\category=117
btn4\port=1
btn4\alias=btn4
btn4\type\Subtype\mark1=ieee::std_logic
btn4\type\Subtype\mark2=ieee::std_logic
btn5\category=117
btn5\port=1
btn5\alias=btn5
btn5\type\Subtype\mark1=ieee::std_logic
btn5\type\Subtype\mark2=ieee::std_logic
btn6\category=117
btn6\port=1
btn6\alias=btn6
btn6\type\Subtype\mark1=ieee::std_logic
btn6\type\Subtype\mark2=ieee::std_logic
clk\category=117
clk\port=1
clk\alias=clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
clkt\category=117
clkt\port=1
clkt\alias=clkt
clkt\type\Subtype\mark1=ieee::std_logic
clkt\type\Subtype\mark2=ieee::std_logic
keyinput\category=100
keyinput\port=0
keyinput\alias=keyINput
resetmp1\category=117
resetmp1\port=0
resetmp1\alias=resetmp1
resetmp1\type\Subtype\mark1=ieee::std_logic
resetmp1\type\Subtype\mark2=ieee::std_logic
resetmp10\category=117
resetmp10\port=0
resetmp10\alias=resetmp10
resetmp10\type\Subtype\mark1=ieee::std_logic
resetmp10\type\Subtype\mark2=ieee::std_logic
resetmp11\category=117
resetmp11\port=0
resetmp11\alias=resetmp11
resetmp11\type\Subtype\mark1=ieee::std_logic
resetmp11\type\Subtype\mark2=ieee::std_logic
resetmp12\category=117
resetmp12\port=0
resetmp12\alias=resetmp12
resetmp12\type\Subtype\mark1=ieee::std_logic
resetmp12\type\Subtype\mark2=ieee::std_logic
resetmp13\category=117
resetmp13\port=0
resetmp13\alias=resetmp13
resetmp13\type\Subtype\mark1=ieee::std_logic
resetmp13\type\Subtype\mark2=ieee::std_logic
resetmp14\category=117
resetmp14\port=0
resetmp14\alias=resetmp14
resetmp14\type\Subtype\mark1=ieee::std_logic
resetmp14\type\Subtype\mark2=ieee::std_logic
resetmp2\category=117
resetmp2\port=0
resetmp2\alias=resetmp2
resetmp2\type\Subtype\mark1=ieee::std_logic
resetmp2\type\Subtype\mark2=ieee::std_logic
resetmp3\category=117
resetmp3\port=0
resetmp3\alias=resetmp3
resetmp3\type\Subtype\mark1=ieee::std_logic
resetmp3\type\Subtype\mark2=ieee::std_logic
resetmp4\category=117
resetmp4\port=0
resetmp4\alias=resetmp4
resetmp4\type\Subtype\mark1=ieee::std_logic
resetmp4\type\Subtype\mark2=ieee::std_logic
resetmp5\category=117
resetmp5\port=0
resetmp5\alias=resetmp5
resetmp5\type\Subtype\mark1=ieee::std_logic
resetmp5\type\Subtype\mark2=ieee::std_logic
resetmp6\category=117
resetmp6\port=0
resetmp6\alias=resetmp6
resetmp6\type\Subtype\mark1=ieee::std_logic
resetmp6\type\Subtype\mark2=ieee::std_logic
resetmp7\category=117
resetmp7\port=0
resetmp7\alias=resetmp7
resetmp7\type\Subtype\mark1=ieee::std_logic
resetmp7\type\Subtype\mark2=ieee::std_logic
resetmp8\category=117
resetmp8\port=0
resetmp8\alias=resetmp8
resetmp8\type\Subtype\mark1=ieee::std_logic
resetmp8\type\Subtype\mark2=ieee::std_logic
resetmp9\category=117
resetmp9\port=0
resetmp9\alias=resetmp9
resetmp9\type\Subtype\mark1=ieee::std_logic
resetmp9\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
