---

    # 
  # 
  # ======== Result =========
  # 
  # best option name IVF16384,PQ16
  # nprobe: 29
  # QPS 8473.550417624985
  # stage_option_list
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 256.0
  #         FF: 184199
  #         LUT: 143310
  #         DSP48E: 928
  #         
  # QPS: 8473.550417624985
  # Cycles per query: 16522
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 16
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 17628.09
  #         LUT: 19071.63
  #         DSP48E: 0
  #         
  # QPS: 8524.630091944224
  # Cycles per query: 16423
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 1
  #         BRAM_18K: 366.0
  #         URAM: 80
  #         FF: 96930
  #         LUT: 74914
  #         DSP48E: 540
  #         
  # QPS: 10835.913312693498
  # Cycles per query: 12920
  # PE_NUM_TABLE_CONSTRUCTION: 10
  # Stage 5:
  # 
  #         HBM_bank: 11.0
  #         BRAM_18K: 693.0
  #         URAM: 0.0
  #         FF: 194073.0
  #         LUT: 180554.0
  #         DSP48E: 990.0
  #         
  # QPS: 8514.261387824607
  # Cycles per query: 16443
  # HBM_CHANNEL_NUM: 11
  # STAGE5_COMP_PE_NUM: 33
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 134.0
  #         URAM: 0
  #         FF: 144096.9
  #         LUT: 151614.30000000002
  #         DSP48E: 0
  #         
  # QPS: 22486.3475746868
  # Cycles per query: 6226
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 250120
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 12.0
  #         BRAM_18K: 1640.0
  #         URAM: 336.0
  #         FF: 961070.99
  #         LUT: 763224.93
  #         DSP48E: 2462.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 12.0
  #         BRAM_18K: 1200.0
  #         URAM: 336.0
  #         FF: 636926.99
  #         LUT: 569463.93
  #         DSP48E: 2458.0
  #         
  # Per Stage Utilization rate (Total = FPGA):
  # 
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '10.28368794326241%', 'FF': '7.064578730976927%', 'LUT': '10.992728276877761%', 'URAM': '26.666666666666668%'}
  # Stage 3: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '0.6760896078792341%', 'LUT': '1.4629073085419735%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '9.077380952380953%', 'DSP48E': '5.98404255319149%', 'FF': '3.717553387334315%', 'LUT': '5.7463487972508585%', 'URAM': '8.333333333333332%'}
  # Stage 5: {'BRAM_18K': '17.1875%', 'DSP48E': '10.970744680851062%', 'FF': '7.443275957290132%', 'LUT': '13.849564310260188%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '3.3234126984126986%', 'DSP48E': '0.0%', 'FF': '5.526544090574373%', 'LUT': '11.629717415316644%', 'URAM': '0.0%'}
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # 
  # Stage 2: {'BRAM_18K': '0.08333333333333334%', 'DSP48E': '37.75427176566314%', 'FF': '28.91995517414013%', 'LUT': '25.165773010417002%', 'URAM': '76.19047619047619%'}
  # LUT only:
  # Stage 2: 25.165773010417002%
  # Stage 3: {'BRAM_18K': '0.5%', 'DSP48E': '0.0%', 'FF': '2.767678286015168%', 'LUT': '3.349049693103477%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 3.349049693103477%
  # Stage 4: {'BRAM_18K': '30.5%', 'DSP48E': '21.969080553295363%', 'FF': '15.218384763377667%', 'LUT': '13.15517911731477%', 'URAM': '23.809523809523807%'}
  # LUT only:
  # Stage 4: 13.15517911731477%
  # Stage 5: {'BRAM_18K': '57.75%', 'DSP48E': '40.2766476810415%', 'FF': '30.47021135028365%', 'LUT': '31.705958970921998%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 31.705958970921998%
  # Stage 6: {'BRAM_18K': '11.166666666666666%', 'DSP48E': '0.0%', 'FF': '22.623770426183384%', 'LUT': '26.624039208242746%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 26.624039208242746%
  # Total Utilization rate:
  # {'BRAM_18K': '40.67460317460318%', 'DSP48E': '27.282801418439718%', 'FF': '36.85992689923908%', 'LUT': '58.54388576951399%', 'URAM': '35.0%'}


  # Constants
  NLIST: 16384
  NPROBE: 29
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: False
  OPQ_UNROLL_FACTOR: <--OPQ_unroll_factor--> # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 16

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 10

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 11 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 33

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U280 # Supported devices: U280, U250, U50
  FREQ: 140
