Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Jun 14 18:31:21 2016
| Host         : ubuntu running 64-bit Ubuntu 16.04 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.214        0.000                      0                  113        0.173        0.000                      0                  113        7.000        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_fpga_0            {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clk_out3_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                              7.000        0.000                       0                     2  
  clk_out2_clk_wiz_0       17.214        0.000                      0                   24        0.254        0.000                      0                   24        9.500        0.000                       0                    26  
  clk_out3_clk_wiz_0       95.815        0.000                      0                   89        0.173        0.000                      0                   89       49.500        0.000                       0                    67  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.214ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 1.966ns (72.278%)  route 0.754ns (27.722%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753     3.061    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     3.579 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.754     4.333    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.990 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.107 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.224 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.341 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.341    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.458 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.781 r  design_1_i/panel_test_0/inst/counter50_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.781    design_1_i/panel_test_0/inst/counter50_reg[23]_i_1_n_6
    SLICE_X42Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.577    22.770    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[21]/C
                         clock pessimism              0.269    23.038    
                         clock uncertainty           -0.152    22.886    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.109    22.995    design_1_i/panel_test_0/inst/counter50_reg[21]
  -------------------------------------------------------------------
                         required time                         22.995    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                 17.214    

Slack (MET) :             17.222ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 1.958ns (72.196%)  route 0.754ns (27.804%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753     3.061    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     3.579 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.754     4.333    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.990 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.107 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.224 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.341 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.341    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.458 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.773 r  design_1_i/panel_test_0/inst/counter50_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.773    design_1_i/panel_test_0/inst/counter50_reg[23]_i_1_n_4
    SLICE_X42Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.577    22.770    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[23]/C
                         clock pessimism              0.269    23.038    
                         clock uncertainty           -0.152    22.886    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.109    22.995    design_1_i/panel_test_0/inst/counter50_reg[23]
  -------------------------------------------------------------------
                         required time                         22.995    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                 17.222    

Slack (MET) :             17.298ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 1.882ns (71.394%)  route 0.754ns (28.606%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753     3.061    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     3.579 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.754     4.333    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.990 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.107 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.224 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.341 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.341    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.458 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.697 r  design_1_i/panel_test_0/inst/counter50_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.697    design_1_i/panel_test_0/inst/counter50_reg[23]_i_1_n_5
    SLICE_X42Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.577    22.770    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[22]/C
                         clock pessimism              0.269    23.038    
                         clock uncertainty           -0.152    22.886    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.109    22.995    design_1_i/panel_test_0/inst/counter50_reg[22]
  -------------------------------------------------------------------
                         required time                         22.995    
                         arrival time                          -5.697    
  -------------------------------------------------------------------
                         slack                                 17.298    

Slack (MET) :             17.318ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 1.862ns (71.176%)  route 0.754ns (28.824%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753     3.061    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     3.579 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.754     4.333    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.990 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.107 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.224 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.341 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.341    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.458 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.677 r  design_1_i/panel_test_0/inst/counter50_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.677    design_1_i/panel_test_0/inst/counter50_reg[23]_i_1_n_7
    SLICE_X42Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.577    22.770    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[20]/C
                         clock pessimism              0.269    23.038    
                         clock uncertainty           -0.152    22.886    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.109    22.995    design_1_i/panel_test_0/inst/counter50_reg[20]
  -------------------------------------------------------------------
                         required time                         22.995    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                 17.318    

Slack (MET) :             17.330ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 1.849ns (71.032%)  route 0.754ns (28.968%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753     3.061    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     3.579 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.754     4.333    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.990 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.107 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.224 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.341 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.341    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.664 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.664    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_6
    SLICE_X42Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.576    22.769    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[17]/C
                         clock pessimism              0.269    23.037    
                         clock uncertainty           -0.152    22.885    
    SLICE_X42Y46         FDCE (Setup_fdce_C_D)        0.109    22.994    design_1_i/panel_test_0/inst/counter50_reg[17]
  -------------------------------------------------------------------
                         required time                         22.994    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                 17.330    

Slack (MET) :             17.338ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.841ns (70.942%)  route 0.754ns (29.058%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753     3.061    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     3.579 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.754     4.333    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.990 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.107 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.224 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.341 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.341    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.656 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.656    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_4
    SLICE_X42Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.576    22.769    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[19]/C
                         clock pessimism              0.269    23.037    
                         clock uncertainty           -0.152    22.885    
    SLICE_X42Y46         FDCE (Setup_fdce_C_D)        0.109    22.994    design_1_i/panel_test_0/inst/counter50_reg[19]
  -------------------------------------------------------------------
                         required time                         22.994    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                 17.338    

Slack (MET) :             17.414ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.765ns (70.066%)  route 0.754ns (29.934%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753     3.061    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     3.579 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.754     4.333    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.990 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.107 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.224 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.341 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.341    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.580 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.580    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_5
    SLICE_X42Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.576    22.769    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[18]/C
                         clock pessimism              0.269    23.037    
                         clock uncertainty           -0.152    22.885    
    SLICE_X42Y46         FDCE (Setup_fdce_C_D)        0.109    22.994    design_1_i/panel_test_0/inst/counter50_reg[18]
  -------------------------------------------------------------------
                         required time                         22.994    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 17.414    

Slack (MET) :             17.434ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.745ns (69.826%)  route 0.754ns (30.174%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753     3.061    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     3.579 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.754     4.333    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.990 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.107 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.224 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.341 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.341    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.560 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.560    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_7
    SLICE_X42Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.576    22.769    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[16]/C
                         clock pessimism              0.269    23.037    
                         clock uncertainty           -0.152    22.885    
    SLICE_X42Y46         FDCE (Setup_fdce_C_D)        0.109    22.994    design_1_i/panel_test_0/inst/counter50_reg[16]
  -------------------------------------------------------------------
                         required time                         22.994    
                         arrival time                          -5.560    
  -------------------------------------------------------------------
                         slack                                 17.434    

Slack (MET) :             17.447ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 1.732ns (69.668%)  route 0.754ns (30.332%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753     3.061    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     3.579 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.754     4.333    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.990 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.107 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.224 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.547 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.547    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_6
    SLICE_X42Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.576    22.769    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[13]/C
                         clock pessimism              0.269    23.037    
                         clock uncertainty           -0.152    22.885    
    SLICE_X42Y45         FDCE (Setup_fdce_C_D)        0.109    22.994    design_1_i/panel_test_0/inst/counter50_reg[13]
  -------------------------------------------------------------------
                         required time                         22.994    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                 17.447    

Slack (MET) :             17.455ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.724ns (69.570%)  route 0.754ns (30.430%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753     3.061    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     3.579 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.754     4.333    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.990 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.107 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.224 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.539 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.539    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_4
    SLICE_X42Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.576    22.769    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[15]/C
                         clock pessimism              0.269    23.037    
                         clock uncertainty           -0.152    22.885    
    SLICE_X42Y45         FDCE (Setup_fdce_C_D)        0.109    22.994    design_1_i/panel_test_0/inst/counter50_reg[15]
  -------------------------------------------------------------------
                         required time                         22.994    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                 17.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.592     0.933    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.164     1.097 r  design_1_i/panel_test_0/inst/counter50_reg[10]/Q
                         net (fo=1, routed)           0.114     1.211    design_1_i/panel_test_0/inst/counter50_reg_n_0_[10]
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.321 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.321    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_5
    SLICE_X42Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.861     1.231    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[10]/C
                         clock pessimism             -0.298     0.933    
    SLICE_X42Y44         FDCE (Hold_fdce_C_D)         0.134     1.067    design_1_i/panel_test_0/inst/counter50_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.592     0.933    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.164     1.097 r  design_1_i/panel_test_0/inst/counter50_reg[14]/Q
                         net (fo=1, routed)           0.114     1.211    design_1_i/panel_test_0/inst/counter50_reg_n_0_[14]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.321 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.321    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_5
    SLICE_X42Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.861     1.231    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[14]/C
                         clock pessimism             -0.298     0.933    
    SLICE_X42Y45         FDCE (Hold_fdce_C_D)         0.134     1.067    design_1_i/panel_test_0/inst/counter50_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.592     0.933    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.164     1.097 r  design_1_i/panel_test_0/inst/counter50_reg[18]/Q
                         net (fo=1, routed)           0.114     1.211    design_1_i/panel_test_0/inst/counter50_reg_n_0_[18]
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.321 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.321    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_5
    SLICE_X42Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.861     1.231    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[18]/C
                         clock pessimism             -0.298     0.933    
    SLICE_X42Y46         FDCE (Hold_fdce_C_D)         0.134     1.067    design_1_i/panel_test_0/inst/counter50_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.593     0.934    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.164     1.098 r  design_1_i/panel_test_0/inst/counter50_reg[22]/Q
                         net (fo=1, routed)           0.114     1.212    design_1_i/panel_test_0/inst/counter50_reg_n_0_[22]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.322 r  design_1_i/panel_test_0/inst/counter50_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.322    design_1_i/panel_test_0/inst/counter50_reg[23]_i_1_n_5
    SLICE_X42Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.862     1.232    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[22]/C
                         clock pessimism             -0.298     0.934    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.134     1.068    design_1_i/panel_test_0/inst/counter50_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.592     0.933    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.164     1.097 r  design_1_i/panel_test_0/inst/counter50_reg[6]/Q
                         net (fo=1, routed)           0.114     1.211    design_1_i/panel_test_0/inst/counter50_reg_n_0_[6]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.321 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.321    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_5
    SLICE_X42Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.861     1.231    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[6]/C
                         clock pessimism             -0.298     0.933    
    SLICE_X42Y43         FDCE (Hold_fdce_C_D)         0.134     1.067    design_1_i/panel_test_0/inst/counter50_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.592     0.933    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.164     1.097 r  design_1_i/panel_test_0/inst/counter50_reg[10]/Q
                         net (fo=1, routed)           0.114     1.211    design_1_i/panel_test_0/inst/counter50_reg_n_0_[10]
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.357 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.357    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_4
    SLICE_X42Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.861     1.231    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[11]/C
                         clock pessimism             -0.298     0.933    
    SLICE_X42Y44         FDCE (Hold_fdce_C_D)         0.134     1.067    design_1_i/panel_test_0/inst/counter50_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.592     0.933    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.164     1.097 r  design_1_i/panel_test_0/inst/counter50_reg[14]/Q
                         net (fo=1, routed)           0.114     1.211    design_1_i/panel_test_0/inst/counter50_reg_n_0_[14]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.357 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.357    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_4
    SLICE_X42Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.861     1.231    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y45         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[15]/C
                         clock pessimism             -0.298     0.933    
    SLICE_X42Y45         FDCE (Hold_fdce_C_D)         0.134     1.067    design_1_i/panel_test_0/inst/counter50_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.592     0.933    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.164     1.097 r  design_1_i/panel_test_0/inst/counter50_reg[18]/Q
                         net (fo=1, routed)           0.114     1.211    design_1_i/panel_test_0/inst/counter50_reg_n_0_[18]
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.357 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.357    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_4
    SLICE_X42Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.861     1.231    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y46         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[19]/C
                         clock pessimism             -0.298     0.933    
    SLICE_X42Y46         FDCE (Hold_fdce_C_D)         0.134     1.067    design_1_i/panel_test_0/inst/counter50_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.593     0.934    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.164     1.098 r  design_1_i/panel_test_0/inst/counter50_reg[22]/Q
                         net (fo=1, routed)           0.114     1.212    design_1_i/panel_test_0/inst/counter50_reg_n_0_[22]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.358 r  design_1_i/panel_test_0/inst/counter50_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.358    design_1_i/panel_test_0/inst/counter50_reg[23]_i_1_n_4
    SLICE_X42Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.862     1.232    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y47         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[23]/C
                         clock pessimism             -0.298     0.934    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.134     1.068    design_1_i/panel_test_0/inst/counter50_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.592     0.933    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.164     1.097 r  design_1_i/panel_test_0/inst/counter50_reg[6]/Q
                         net (fo=1, routed)           0.114     1.211    design_1_i/panel_test_0/inst/counter50_reg_n_0_[6]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.357 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.357    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_4
    SLICE_X42Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.861     1.231    design_1_i/panel_test_0/inst/clk50
    SLICE_X42Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[7]/C
                         clock pessimism             -0.298     0.933    
    SLICE_X42Y43         FDCE (Hold_fdce_C_D)         0.134     1.067    design_1_i/panel_test_0/inst/counter50_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y45     design_1_i/panel_test_0/inst/counter50_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y45     design_1_i/panel_test_0/inst/counter50_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y45     design_1_i/panel_test_0/inst/counter50_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y46     design_1_i/panel_test_0/inst/counter50_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y46     design_1_i/panel_test_0/inst/counter50_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y46     design_1_i/panel_test_0/inst/counter50_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y46     design_1_i/panel_test_0/inst/counter50_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y42     design_1_i/panel_test_0/inst/counter50_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y42     design_1_i/panel_test_0/inst/counter50_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y42     design_1_i/panel_test_0/inst/counter50_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y42     design_1_i/panel_test_0/inst/counter50_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y42     design_1_i/panel_test_0/inst/counter50_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y45     design_1_i/panel_test_0/inst/counter50_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y45     design_1_i/panel_test_0/inst/counter50_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y45     design_1_i/panel_test_0/inst/counter50_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y46     design_1_i/panel_test_0/inst/counter50_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y46     design_1_i/panel_test_0/inst/counter50_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y46     design_1_i/panel_test_0/inst/counter50_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y45     design_1_i/panel_test_0/inst/counter50_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y45     design_1_i/panel_test_0/inst/counter50_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y45     design_1_i/panel_test_0/inst/counter50_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y46     design_1_i/panel_test_0/inst/counter50_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y46     design_1_i/panel_test_0/inst/counter50_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y46     design_1_i/panel_test_0/inst/counter50_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y46     design_1_i/panel_test_0/inst/counter50_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y47     design_1_i/panel_test_0/inst/counter50_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y47     design_1_i/panel_test_0/inst/counter50_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y47     design_1_i/panel_test_0/inst/counter50_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.815ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/blank_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.828ns (22.508%)  route 2.851ns (77.492%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 102.767 - 100.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.750     3.058    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X37Y40         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.456     3.514 f  design_1_i/panel_test_0/inst/matrix/timer_reg[10]/Q
                         net (fo=3, routed)           0.860     4.374    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[10]
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.124     4.498 f  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           0.825     5.323    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124     5.447 f  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          0.633     6.080    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.204 r  design_1_i/panel_test_0/inst/matrix/blank_i_1/O
                         net (fo=1, routed)           0.532     6.737    design_1_i/panel_test_0/inst/matrix/blank_i_1_n_0
    SLICE_X42Y39         FDPE                                         r  design_1_i/panel_test_0/inst/matrix/blank_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487   102.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    99.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599   101.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.574   102.767    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X42Y39         FDPE                                         r  design_1_i/panel_test_0/inst/matrix/blank_reg/C
                         clock pessimism              0.231   102.997    
                         clock uncertainty           -0.276   102.721    
    SLICE_X42Y39         FDPE (Setup_fdpe_C_CE)      -0.169   102.552    design_1_i/panel_test_0/inst/matrix/blank_reg
  -------------------------------------------------------------------
                         required time                        102.552    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                 95.815    

Slack (MET) :             95.834ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/delay_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.828ns (22.854%)  route 2.795ns (77.146%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 102.766 - 100.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.750     3.058    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X37Y40         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.456     3.514 f  design_1_i/panel_test_0/inst/matrix/timer_reg[10]/Q
                         net (fo=3, routed)           0.860     4.374    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[10]
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.124     4.498 f  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           0.825     5.323    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124     5.447 f  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          0.636     6.083    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.207 r  design_1_i/panel_test_0/inst/matrix/delay[3]_i_1/O
                         net (fo=4, routed)           0.474     6.681    design_1_i/panel_test_0/inst/matrix/delay[3]_i_1_n_0
    SLICE_X41Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487   102.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    99.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599   101.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.573   102.766    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X41Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[0]/C
                         clock pessimism              0.231   102.996    
                         clock uncertainty           -0.276   102.720    
    SLICE_X41Y38         FDCE (Setup_fdce_C_CE)      -0.205   102.515    design_1_i/panel_test_0/inst/matrix/delay_reg[0]
  -------------------------------------------------------------------
                         required time                        102.515    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                 95.834    

Slack (MET) :             95.834ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/delay_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.828ns (22.854%)  route 2.795ns (77.146%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 102.766 - 100.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.750     3.058    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X37Y40         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.456     3.514 f  design_1_i/panel_test_0/inst/matrix/timer_reg[10]/Q
                         net (fo=3, routed)           0.860     4.374    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[10]
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.124     4.498 f  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           0.825     5.323    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124     5.447 f  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          0.636     6.083    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.207 r  design_1_i/panel_test_0/inst/matrix/delay[3]_i_1/O
                         net (fo=4, routed)           0.474     6.681    design_1_i/panel_test_0/inst/matrix/delay[3]_i_1_n_0
    SLICE_X41Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487   102.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    99.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599   101.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.573   102.766    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X41Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[1]/C
                         clock pessimism              0.231   102.996    
                         clock uncertainty           -0.276   102.720    
    SLICE_X41Y38         FDCE (Setup_fdce_C_CE)      -0.205   102.515    design_1_i/panel_test_0/inst/matrix/delay_reg[1]
  -------------------------------------------------------------------
                         required time                        102.515    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                 95.834    

Slack (MET) :             95.834ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/delay_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.828ns (22.854%)  route 2.795ns (77.146%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 102.766 - 100.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.750     3.058    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X37Y40         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.456     3.514 f  design_1_i/panel_test_0/inst/matrix/timer_reg[10]/Q
                         net (fo=3, routed)           0.860     4.374    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[10]
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.124     4.498 f  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           0.825     5.323    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124     5.447 f  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          0.636     6.083    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.207 r  design_1_i/panel_test_0/inst/matrix/delay[3]_i_1/O
                         net (fo=4, routed)           0.474     6.681    design_1_i/panel_test_0/inst/matrix/delay[3]_i_1_n_0
    SLICE_X41Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487   102.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    99.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599   101.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.573   102.766    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X41Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[2]/C
                         clock pessimism              0.231   102.996    
                         clock uncertainty           -0.276   102.720    
    SLICE_X41Y38         FDCE (Setup_fdce_C_CE)      -0.205   102.515    design_1_i/panel_test_0/inst/matrix/delay_reg[2]
  -------------------------------------------------------------------
                         required time                        102.515    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                 95.834    

Slack (MET) :             95.834ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/delay_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.828ns (22.854%)  route 2.795ns (77.146%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 102.766 - 100.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.750     3.058    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X37Y40         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.456     3.514 f  design_1_i/panel_test_0/inst/matrix/timer_reg[10]/Q
                         net (fo=3, routed)           0.860     4.374    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[10]
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.124     4.498 f  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           0.825     5.323    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124     5.447 f  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          0.636     6.083    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.207 r  design_1_i/panel_test_0/inst/matrix/delay[3]_i_1/O
                         net (fo=4, routed)           0.474     6.681    design_1_i/panel_test_0/inst/matrix/delay[3]_i_1_n_0
    SLICE_X41Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487   102.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    99.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599   101.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.573   102.766    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X41Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[3]/C
                         clock pessimism              0.231   102.996    
                         clock uncertainty           -0.276   102.720    
    SLICE_X41Y38         FDCE (Setup_fdce_C_CE)      -0.205   102.515    design_1_i/panel_test_0/inst/matrix/delay_reg[3]
  -------------------------------------------------------------------
                         required time                        102.515    
                         arrival time                          -6.681    
  -------------------------------------------------------------------
                         slack                                 95.834    

Slack (MET) :             96.186ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/timer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 1.887ns (53.281%)  route 1.655ns (46.719%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 102.766 - 100.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.750     3.058    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X37Y39         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.419     3.477 f  design_1_i/panel_test_0/inst/matrix/timer_reg[5]/Q
                         net (fo=4, routed)           0.840     4.317    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[5]
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.299     4.616 r  design_1_i/panel_test_0/inst/matrix/timer0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.616    design_1_i/panel_test_0/inst/matrix/timer0_carry__0_i_4_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.148 r  design_1_i/panel_test_0/inst/matrix/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_1_i/panel_test_0/inst/matrix/timer0_carry__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.482 r  design_1_i/panel_test_0/inst/matrix/timer0_carry__1/O[1]
                         net (fo=1, routed)           0.814     6.297    design_1_i/panel_test_0/inst/matrix/data1[10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.303     6.600 r  design_1_i/panel_test_0/inst/matrix/timer[10]_i_1/O
                         net (fo=1, routed)           0.000     6.600    design_1_i/panel_test_0/inst/matrix/timer[10]
    SLICE_X37Y40         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487   102.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    99.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599   101.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.573   102.766    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X37Y40         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[10]/C
                         clock pessimism              0.268   103.033    
                         clock uncertainty           -0.276   102.757    
    SLICE_X37Y40         FDCE (Setup_fdce_C_D)        0.029   102.786    design_1_i/panel_test_0/inst/matrix/timer_reg[10]
  -------------------------------------------------------------------
                         required time                        102.786    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                 96.186    

Slack (MET) :             96.231ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_col_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.828ns (23.928%)  route 2.632ns (76.072%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 102.767 - 100.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.751     3.059    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X36Y42         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     3.515 r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[1]/Q
                         net (fo=7, routed)           1.187     4.702    design_1_i/panel_test_0/inst/matrix/rd_col_reg_n_0_[1]
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.124     4.826 r  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.658     5.484    design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[1]_i_5_n_0
    SLICE_X39Y40         LUT4 (Prop_lut4_I1_O)        0.124     5.608 r  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.788     6.395    design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[1]_i_2_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.519 r  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.519    design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[1]_i_1_n_0
    SLICE_X40Y40         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487   102.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    99.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599   101.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.574   102.767    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X40Y40         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.231   102.997    
                         clock uncertainty           -0.276   102.721    
    SLICE_X40Y40         FDCE (Setup_fdce_C_D)        0.029   102.750    design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                        102.750    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                 96.231    

Slack (MET) :             96.262ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/delay_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/a_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.704ns (22.048%)  route 2.489ns (77.952%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 102.764 - 100.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.751     3.059    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X41Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.456     3.515 f  design_1_i/panel_test_0/inst/matrix/delay_reg[0]/Q
                         net (fo=7, routed)           1.110     4.625    design_1_i/panel_test_0/inst/matrix/delay_reg_n_0_[0]
    SLICE_X40Y38         LUT4 (Prop_lut4_I2_O)        0.124     4.749 r  design_1_i/panel_test_0/inst/matrix/a[0]_i_2/O
                         net (fo=4, routed)           0.803     5.552    design_1_i/panel_test_0/inst/matrix/state__0
    SLICE_X40Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.676 r  design_1_i/panel_test_0/inst/matrix/a[0]_i_1/O
                         net (fo=4, routed)           0.576     6.252    design_1_i/panel_test_0/inst/matrix/a[0]_i_1_n_0
    SLICE_X39Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/a_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487   102.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    99.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599   101.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.572   102.765    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X39Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/a_reg[2]/C
                         clock pessimism              0.231   102.995    
                         clock uncertainty           -0.276   102.719    
    SLICE_X39Y38         FDCE (Setup_fdce_C_CE)      -0.205   102.514    design_1_i/panel_test_0/inst/matrix/a_reg[2]
  -------------------------------------------------------------------
                         required time                        102.514    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 96.262    

Slack (MET) :             96.262ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/delay_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/a_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.704ns (22.048%)  route 2.489ns (77.952%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 102.764 - 100.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.751     3.059    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X41Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.456     3.515 f  design_1_i/panel_test_0/inst/matrix/delay_reg[0]/Q
                         net (fo=7, routed)           1.110     4.625    design_1_i/panel_test_0/inst/matrix/delay_reg_n_0_[0]
    SLICE_X40Y38         LUT4 (Prop_lut4_I2_O)        0.124     4.749 r  design_1_i/panel_test_0/inst/matrix/a[0]_i_2/O
                         net (fo=4, routed)           0.803     5.552    design_1_i/panel_test_0/inst/matrix/state__0
    SLICE_X40Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.676 r  design_1_i/panel_test_0/inst/matrix/a[0]_i_1/O
                         net (fo=4, routed)           0.576     6.252    design_1_i/panel_test_0/inst/matrix/a[0]_i_1_n_0
    SLICE_X39Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487   102.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    99.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599   101.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.572   102.765    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X39Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/a_reg[3]/C
                         clock pessimism              0.231   102.995    
                         clock uncertainty           -0.276   102.719    
    SLICE_X39Y38         FDCE (Setup_fdce_C_CE)      -0.205   102.514    design_1_i/panel_test_0/inst/matrix/a_reg[3]
  -------------------------------------------------------------------
                         required time                        102.514    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 96.262    

Slack (MET) :             96.281ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 1.661ns (47.219%)  route 1.857ns (52.781%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 102.766 - 100.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.547ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.750     3.058    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X37Y39         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     3.514 f  design_1_i/panel_test_0/inst/matrix/timer_reg[1]/Q
                         net (fo=3, routed)           0.858     4.372    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[1]
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.496 r  design_1_i/panel_test_0/inst/matrix/timer0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.496    design_1_i/panel_test_0/inst/matrix/timer0_carry_i_4_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.028 r  design_1_i/panel_test_0/inst/matrix/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.028    design_1_i/panel_test_0/inst/matrix/timer0_carry_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.250 r  design_1_i/panel_test_0/inst/matrix/timer0_carry__0/O[0]
                         net (fo=1, routed)           0.999     6.249    design_1_i/panel_test_0/inst/matrix/data1[5]
    SLICE_X37Y39         LUT2 (Prop_lut2_I1_O)        0.327     6.576 r  design_1_i/panel_test_0/inst/matrix/timer[5]_i_1/O
                         net (fo=1, routed)           0.000     6.576    design_1_i/panel_test_0/inst/matrix/timer[5]
    SLICE_X37Y39         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487   102.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    99.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599   101.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          1.573   102.766    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X37Y39         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[5]/C
                         clock pessimism              0.293   103.058    
                         clock uncertainty           -0.276   102.782    
    SLICE_X37Y39         FDCE (Setup_fdce_C_D)        0.075   102.857    design_1_i/panel_test_0/inst/matrix/timer_reg[5]
  -------------------------------------------------------------------
                         required time                        102.857    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                 96.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_col_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/b0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.589     0.930    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X39Y40         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141     1.071 r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[5]/Q
                         net (fo=4, routed)           0.120     1.191    design_1_i/panel_test_0/inst/matrix/rd_b1[2]
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.236 r  design_1_i/panel_test_0/inst/matrix/b0_i_2/O
                         net (fo=1, routed)           0.000     1.236    design_1_i/panel_test_0/inst/matrix/rd_b0_bit
    SLICE_X38Y40         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/b0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.858     1.228    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X38Y40         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/b0_reg/C
                         clock pessimism             -0.285     0.942    
    SLICE_X38Y40         FDCE (Hold_fdce_C_D)         0.120     1.062    design_1_i/panel_test_0/inst/matrix/b0_reg
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_row_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/a_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.948%)  route 0.187ns (57.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.590     0.931    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X40Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDCE (Prop_fdce_C_Q)         0.141     1.072 r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[2]/Q
                         net (fo=3, routed)           0.187     1.259    design_1_i/panel_test_0/inst/matrix/rd_row_reg_n_0_[2]
    SLICE_X39Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.857     1.227    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X39Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/a_reg[2]/C
                         clock pessimism             -0.262     0.965    
    SLICE_X39Y38         FDCE (Hold_fdce_C_D)         0.070     1.035    design_1_i/panel_test_0/inst/matrix/a_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/delay_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.553%)  route 0.161ns (43.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.588     0.929    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X38Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDCE (Prop_fdce_C_Q)         0.164     1.093 f  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[2]/Q
                         net (fo=22, routed)          0.161     1.253    design_1_i/panel_test_0/inst/matrix/state[2]
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.298 r  design_1_i/panel_test_0/inst/matrix/delay[3]_i_2/O
                         net (fo=1, routed)           0.000     1.298    design_1_i/panel_test_0/inst/matrix/delay[3]
    SLICE_X41Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.859     1.229    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X41Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[3]/C
                         clock pessimism             -0.262     0.967    
    SLICE_X41Y38         FDCE (Hold_fdce_C_D)         0.092     1.059    design_1_i/panel_test_0/inst/matrix/delay_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.588     0.929    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X39Y39         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDCE (Prop_fdce_C_Q)         0.141     1.070 f  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/Q
                         net (fo=3, routed)           0.168     1.238    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[0]
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.042     1.280 r  design_1_i/panel_test_0/inst/matrix/timer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.280    design_1_i/panel_test_0/inst/matrix/timer[0]_i_1_n_0
    SLICE_X39Y39         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.857     1.227    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X39Y39         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
                         clock pessimism             -0.298     0.929    
    SLICE_X39Y39         FDCE (Hold_fdce_C_D)         0.105     1.034    design_1_i/panel_test_0/inst/matrix/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/delay_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.563%)  route 0.155ns (45.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.590     0.931    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X41Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.141     1.072 r  design_1_i/panel_test_0/inst/matrix/delay_reg[1]/Q
                         net (fo=7, routed)           0.155     1.226    design_1_i/panel_test_0/inst/matrix/delay_reg_n_0_[1]
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.271 r  design_1_i/panel_test_0/inst/matrix/delay[0]_i_1/O
                         net (fo=1, routed)           0.000     1.271    design_1_i/panel_test_0/inst/matrix/delay[0]
    SLICE_X41Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.859     1.229    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X41Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[0]/C
                         clock pessimism             -0.298     0.931    
    SLICE_X41Y38         FDCE (Hold_fdce_C_D)         0.092     1.023    design_1_i/panel_test_0/inst/matrix/delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_row_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/a_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.525%)  route 0.153ns (54.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.590     0.931    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X40Y38         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDCE (Prop_fdce_C_Q)         0.128     1.059 r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[1]/Q
                         net (fo=4, routed)           0.153     1.212    design_1_i/panel_test_0/inst/matrix/rd_row_reg_n_0_[1]
    SLICE_X40Y39         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.859     1.229    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X40Y39         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/a_reg[1]/C
                         clock pessimism             -0.282     0.947    
    SLICE_X40Y39         FDCE (Hold_fdce_C_D)         0.013     0.960    design_1_i/panel_test_0/inst/matrix/a_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter10_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter10_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.591     0.932    design_1_i/panel_test_0/inst/clk10
    SLICE_X43Y40         FDCE                                         r  design_1_i/panel_test_0/inst/counter10_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     1.073 r  design_1_i/panel_test_0/inst/counter10_reg[11]/Q
                         net (fo=1, routed)           0.108     1.181    design_1_i/panel_test_0/inst/counter10_reg_n_0_[11]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.289 r  design_1_i/panel_test_0/inst/counter10_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.289    design_1_i/panel_test_0/inst/counter10_reg[8]_i_1_n_4
    SLICE_X43Y40         FDCE                                         r  design_1_i/panel_test_0/inst/counter10_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.860     1.230    design_1_i/panel_test_0/inst/clk10
    SLICE_X43Y40         FDCE                                         r  design_1_i/panel_test_0/inst/counter10_reg[11]/C
                         clock pessimism             -0.298     0.932    
    SLICE_X43Y40         FDCE (Hold_fdce_C_D)         0.105     1.036    design_1_i/panel_test_0/inst/counter10_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter10_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter10_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.591     0.932    design_1_i/panel_test_0/inst/clk10
    SLICE_X43Y41         FDCE                                         r  design_1_i/panel_test_0/inst/counter10_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.141     1.073 r  design_1_i/panel_test_0/inst/counter10_reg[15]/Q
                         net (fo=1, routed)           0.108     1.181    design_1_i/panel_test_0/inst/counter10_reg_n_0_[15]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.289 r  design_1_i/panel_test_0/inst/counter10_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.289    design_1_i/panel_test_0/inst/counter10_reg[12]_i_1_n_4
    SLICE_X43Y41         FDCE                                         r  design_1_i/panel_test_0/inst/counter10_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.860     1.230    design_1_i/panel_test_0/inst/clk10
    SLICE_X43Y41         FDCE                                         r  design_1_i/panel_test_0/inst/counter10_reg[15]/C
                         clock pessimism             -0.298     0.932    
    SLICE_X43Y41         FDCE (Hold_fdce_C_D)         0.105     1.036    design_1_i/panel_test_0/inst/counter10_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter10_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter10_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.591     0.932    design_1_i/panel_test_0/inst/clk10
    SLICE_X43Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter10_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDCE (Prop_fdce_C_Q)         0.141     1.073 r  design_1_i/panel_test_0/inst/counter10_reg[19]/Q
                         net (fo=1, routed)           0.108     1.181    design_1_i/panel_test_0/inst/counter10_reg_n_0_[19]
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.289 r  design_1_i/panel_test_0/inst/counter10_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.289    design_1_i/panel_test_0/inst/counter10_reg[16]_i_1_n_4
    SLICE_X43Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter10_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.860     1.230    design_1_i/panel_test_0/inst/clk10
    SLICE_X43Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter10_reg[19]/C
                         clock pessimism             -0.298     0.932    
    SLICE_X43Y42         FDCE (Hold_fdce_C_D)         0.105     1.036    design_1_i/panel_test_0/inst/counter10_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter10_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter10_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.590     0.931    design_1_i/panel_test_0/inst/clk10
    SLICE_X43Y38         FDCE                                         r  design_1_i/panel_test_0/inst/counter10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     1.072 r  design_1_i/panel_test_0/inst/counter10_reg[3]/Q
                         net (fo=1, routed)           0.108     1.180    design_1_i/panel_test_0/inst/counter10_reg_n_0_[3]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.288 r  design_1_i/panel_test_0/inst/counter10_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.288    design_1_i/panel_test_0/inst/counter10_reg[0]_i_1_n_4
    SLICE_X43Y38         FDCE                                         r  design_1_i/panel_test_0/inst/counter10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=65, routed)          0.859     1.229    design_1_i/panel_test_0/inst/clk10
    SLICE_X43Y38         FDCE                                         r  design_1_i/panel_test_0/inst/counter10_reg[3]/C
                         clock pessimism             -0.298     0.931    
    SLICE_X43Y38         FDCE (Hold_fdce_C_D)         0.105     1.036    design_1_i/panel_test_0/inst/counter10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X43Y42     design_1_i/panel_test_0/inst/counter10_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X43Y42     design_1_i/panel_test_0/inst/counter10_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X43Y42     design_1_i/panel_test_0/inst/counter10_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X43Y38     design_1_i/panel_test_0/inst/counter10_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X43Y43     design_1_i/panel_test_0/inst/counter10_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X43Y43     design_1_i/panel_test_0/inst/counter10_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X43Y43     design_1_i/panel_test_0/inst/counter10_reg[22]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X43Y43     design_1_i/panel_test_0/inst/counter10_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y38     design_1_i/panel_test_0/inst/counter10_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y38     design_1_i/panel_test_0/inst/counter10_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y38     design_1_i/panel_test_0/inst/counter10_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y38     design_1_i/panel_test_0/inst/counter10_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y38     design_1_i/panel_test_0/inst/counter10_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y38     design_1_i/panel_test_0/inst/counter10_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y39     design_1_i/panel_test_0/inst/counter10_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y39     design_1_i/panel_test_0/inst/counter10_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y39     design_1_i/panel_test_0/inst/counter10_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X40Y39     design_1_i/panel_test_0/inst/matrix/a_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y42     design_1_i/panel_test_0/inst/counter10_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y42     design_1_i/panel_test_0/inst/counter10_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y42     design_1_i/panel_test_0/inst/counter10_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y42     design_1_i/panel_test_0/inst/counter10_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y42     design_1_i/panel_test_0/inst/counter10_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y42     design_1_i/panel_test_0/inst/counter10_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y38     design_1_i/panel_test_0/inst/counter10_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y38     design_1_i/panel_test_0/inst/counter10_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y43     design_1_i/panel_test_0/inst/counter10_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y43     design_1_i/panel_test_0/inst/counter10_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



