-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity accelerate_reduce is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_r : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_r_ap_vld : OUT STD_LOGIC;
    value_r : IN STD_LOGIC_VECTOR (31 downto 0);
    label_r : IN STD_LOGIC_VECTOR (31 downto 0);
    reducer_circuit_levels_buffer_value_0_0_i : IN STD_LOGIC_VECTOR (31 downto 0);
    reducer_circuit_levels_buffer_value_0_0_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    reducer_circuit_levels_buffer_value_0_0_o_ap_vld : OUT STD_LOGIC;
    reducer_circuit_levels_buffer_label_0_0_i : IN STD_LOGIC_VECTOR (31 downto 0);
    reducer_circuit_levels_buffer_label_0_0_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    reducer_circuit_levels_buffer_label_0_0_o_ap_vld : OUT STD_LOGIC;
    reducer_circuit_levels_buffer_value_1_0_i : IN STD_LOGIC_VECTOR (31 downto 0);
    reducer_circuit_levels_buffer_value_1_0_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    reducer_circuit_levels_buffer_value_1_0_o_ap_vld : OUT STD_LOGIC;
    reducer_circuit_levels_buffer_value_0_1_i : IN STD_LOGIC_VECTOR (31 downto 0);
    reducer_circuit_levels_buffer_value_0_1_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    reducer_circuit_levels_buffer_value_0_1_o_ap_vld : OUT STD_LOGIC;
    reducer_circuit_levels_buffer_value_1_1_i : IN STD_LOGIC_VECTOR (31 downto 0);
    reducer_circuit_levels_buffer_value_1_1_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    reducer_circuit_levels_buffer_value_1_1_o_ap_vld : OUT STD_LOGIC;
    reducer_circuit_levels_buffer_label_1_0_i : IN STD_LOGIC_VECTOR (31 downto 0);
    reducer_circuit_levels_buffer_label_1_0_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    reducer_circuit_levels_buffer_label_1_0_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of accelerate_reduce is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reducer_circuit_levels_num_items_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal reducer_circuit_levels_num_items_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal reducer_circuit_levels_valid_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal reducer_circuit_levels_valid_1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal add_ln35_fu_286_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal level_out_value_fu_338_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reducer_circuit_levels_num_items_0_load_load_fu_250_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln35_1_fu_369_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_phi_mux_level_out_value_1_phi_fu_70_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln34_fu_254_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_level_out_label_phi_fu_81_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reducer_circuit_levels_num_items_0_new_0_reg_89 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln18_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reducer_circuit_levels_valid_0_load_load_fu_344_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal level_out_118_32_reg_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal level_out_017_31_reg_119 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_reducer_circuit_levels_buffer_value_1_0_loc_0_phi_fu_136_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln34_1_fu_348_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal reducer_circuit_levels_num_items_0_new_1_reg_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal reducer_circuit_levels_num_items_1_flag_0_reg_154 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_data_value_1_reg_167 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_empty_phi_fu_180_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_reg_177 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_reducer_circuit_levels_num_items_1_flag_1_phi_fu_189_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln18_1_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reducer_circuit_levels_valid_1_load_load_fu_429_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_reducer_circuit_levels_num_items_1_new_1_phi_fu_203_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_out_data_0_35_phi_fu_217_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_data_value_fu_422_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_reducer_circuit_levels_num_items_1_flag_2_phi_fu_231_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_reducer_circuit_levels_num_items_1_new_2_phi_fu_242_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_reducer_circuit_levels_valid_0_load : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_reducer_circuit_levels_buffer_value_0_1_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_reducer_circuit_levels_valid_1_load : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_306_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_1_fu_390_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_condition_153 : BOOLEAN;
    signal ap_condition_163 : BOOLEAN;
    signal ap_condition_168 : BOOLEAN;
    signal ap_condition_102 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    empty_reg_177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_0)) and not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_0_load_load_fu_344_p1 = ap_const_lv1_0)) or (not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_0_load_load_fu_344_p1 = ap_const_lv1_0) and (icmp_ln18_fu_316_p2 = ap_const_lv1_0))))) then 
                empty_reg_177 <= reducer_circuit_levels_num_items_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                empty_reg_177 <= add_ln35_1_fu_369_p2;
            end if; 
        end if;
    end process;

    level_out_017_31_reg_119_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_102)) then 
                    level_out_017_31_reg_119 <= ap_const_lv32_0;
                elsif ((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1)) then 
                    level_out_017_31_reg_119 <= level_out_value_fu_338_p2;
                elsif (((icmp_ln18_fu_316_p2 = ap_const_lv1_1) and (reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_0))) then 
                    level_out_017_31_reg_119 <= ap_phi_mux_level_out_value_1_phi_fu_70_p4;
                end if;
            end if; 
        end if;
    end process;

    level_out_118_32_reg_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_0)) and not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_0_load_load_fu_344_p1 = ap_const_lv1_1)) or (not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_0_load_load_fu_344_p1 = ap_const_lv1_1) and (icmp_ln18_fu_316_p2 = ap_const_lv1_0))))) then 
                level_out_118_32_reg_104 <= ap_const_lv32_0;
            elsif ((((ap_start = ap_const_logic_1) and (icmp_ln18_fu_316_p2 = ap_const_lv1_1) and (reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_start = ap_const_logic_1) and (reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                level_out_118_32_reg_104 <= ap_phi_mux_level_out_label_phi_fu_81_p4;
            end if; 
        end if;
    end process;

    out_data_value_1_reg_167_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_0)) and not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_0_load_load_fu_344_p1 = ap_const_lv1_0)) or (not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_0_load_load_fu_344_p1 = ap_const_lv1_0) and (icmp_ln18_fu_316_p2 = ap_const_lv1_0))))) then 
                out_data_value_1_reg_167 <= reducer_circuit_levels_buffer_value_1_0_i;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                out_data_value_1_reg_167 <= ap_phi_mux_reducer_circuit_levels_buffer_value_1_0_loc_0_phi_fu_136_p4;
            end if; 
        end if;
    end process;

    reducer_circuit_levels_num_items_0_new_0_reg_89_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_0)) and not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_0_load_load_fu_344_p1 = ap_const_lv1_1)) or (not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_0_load_load_fu_344_p1 = ap_const_lv1_1) and (icmp_ln18_fu_316_p2 = ap_const_lv1_0))))) then 
                reducer_circuit_levels_num_items_0_new_0_reg_89 <= add_ln35_fu_286_p2;
            elsif ((((ap_start = ap_const_logic_1) and (icmp_ln18_fu_316_p2 = ap_const_lv1_1) and (reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_start = ap_const_logic_1) and (reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                reducer_circuit_levels_num_items_0_new_0_reg_89 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    reducer_circuit_levels_num_items_0_new_1_reg_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_0)) and not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_0_load_load_fu_344_p1 = ap_const_lv1_0)) or (not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_0_load_load_fu_344_p1 = ap_const_lv1_0) and (icmp_ln18_fu_316_p2 = ap_const_lv1_0))))) then 
                reducer_circuit_levels_num_items_0_new_1_reg_144 <= add_ln35_fu_286_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                reducer_circuit_levels_num_items_0_new_1_reg_144 <= reducer_circuit_levels_num_items_0_new_0_reg_89;
            end if; 
        end if;
    end process;

    reducer_circuit_levels_num_items_1_flag_0_reg_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_0)) and not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_0_load_load_fu_344_p1 = ap_const_lv1_0)) or (not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_0_load_load_fu_344_p1 = ap_const_lv1_0) and (icmp_ln18_fu_316_p2 = ap_const_lv1_0))))) then 
                reducer_circuit_levels_num_items_1_flag_0_reg_154 <= ap_const_lv1_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                reducer_circuit_levels_num_items_1_flag_0_reg_154 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    reducer_circuit_levels_valid_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_start = ap_const_logic_1) and (icmp_ln18_fu_316_p2 = ap_const_lv1_1) and (reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_start = ap_const_logic_1) and (reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                reducer_circuit_levels_valid_0 <= ap_const_lv1_1;
            elsif (((ap_start = ap_const_logic_1) and (reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_FFFFFFFF) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                reducer_circuit_levels_valid_0 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    reducer_circuit_levels_valid_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_2)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln18_1_fu_400_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_1)))) then 
                reducer_circuit_levels_valid_1 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_0))) then 
                reducer_circuit_levels_valid_1 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                reducer_circuit_levels_num_items_0 <= reducer_circuit_levels_num_items_0_new_1_reg_144;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_phi_mux_reducer_circuit_levels_num_items_1_flag_2_phi_fu_231_p4 = ap_const_lv1_1))) then
                reducer_circuit_levels_num_items_1 <= ap_phi_mux_reducer_circuit_levels_num_items_1_new_2_phi_fu_242_p4;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, reducer_circuit_levels_num_items_0_load_load_fu_250_p1, icmp_ln18_fu_316_p2, reducer_circuit_levels_valid_0_load_load_fu_344_p1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_0)) and not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_0_load_load_fu_344_p1 = ap_const_lv1_0)) or (not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_0_load_load_fu_344_p1 = ap_const_lv1_0) and (icmp_ln18_fu_316_p2 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1) or ((reducer_circuit_levels_valid_0_load_load_fu_344_p1 = ap_const_lv1_1) or ((icmp_ln18_fu_316_p2 = ap_const_lv1_1) and (reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_0)))))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln35_1_fu_369_p2 <= std_logic_vector(unsigned(reducer_circuit_levels_num_items_1) + unsigned(ap_const_lv32_1));
    add_ln35_fu_286_p2 <= std_logic_vector(unsigned(reducer_circuit_levels_num_items_0) + unsigned(ap_const_lv32_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_condition_102_assign_proc : process(reducer_circuit_levels_num_items_0_load_load_fu_250_p1, icmp_ln18_fu_316_p2, reducer_circuit_levels_valid_0_load_load_fu_344_p1)
    begin
                ap_condition_102 <= ((not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_0)) and not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_0_load_load_fu_344_p1 = ap_const_lv1_1)) or (not((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_0_load_load_fu_344_p1 = ap_const_lv1_1) and (icmp_ln18_fu_316_p2 = ap_const_lv1_0)));
    end process;


    ap_condition_153_assign_proc : process(ap_phi_mux_empty_phi_fu_180_p4, icmp_ln18_1_fu_400_p2, reducer_circuit_levels_valid_1_load_load_fu_429_p1)
    begin
                ap_condition_153 <= ((not((ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_2)) and not((ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_1_load_load_fu_429_p1 = ap_const_lv1_1)) or (not((ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_2)) and (reducer_circuit_levels_valid_1_load_load_fu_429_p1 = ap_const_lv1_1) and (icmp_ln18_1_fu_400_p2 = ap_const_lv1_0)));
    end process;


    ap_condition_163_assign_proc : process(ap_phi_mux_empty_phi_fu_180_p4, icmp_ln18_1_fu_400_p2, reducer_circuit_levels_valid_1_load_load_fu_429_p1)
    begin
                ap_condition_163 <= ((ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_2) or ((reducer_circuit_levels_valid_1_load_load_fu_429_p1 = ap_const_lv1_1) or ((icmp_ln18_1_fu_400_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_1))));
    end process;


    ap_condition_168_assign_proc : process(ap_phi_mux_empty_phi_fu_180_p4, icmp_ln18_1_fu_400_p2, reducer_circuit_levels_valid_1_load_load_fu_429_p1)
    begin
                ap_condition_168 <= ((not((ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_2)) and (reducer_circuit_levels_valid_1_load_load_fu_429_p1 = ap_const_lv1_0) and (icmp_ln18_1_fu_400_p2 = ap_const_lv1_0)) or (not((ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_2)) and not((ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_1_load_load_fu_429_p1 = ap_const_lv1_0)));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_empty_phi_fu_180_p4 <= empty_reg_177;

    ap_phi_mux_level_out_label_phi_fu_81_p4_assign_proc : process(ap_CS_fsm_state1, label_r, reducer_circuit_levels_buffer_label_0_0_i, trunc_ln34_fu_254_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((trunc_ln34_fu_254_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_level_out_label_phi_fu_81_p4 <= reducer_circuit_levels_buffer_label_0_0_i;
            elsif ((trunc_ln34_fu_254_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_level_out_label_phi_fu_81_p4 <= label_r;
            else 
                ap_phi_mux_level_out_label_phi_fu_81_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_level_out_label_phi_fu_81_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_level_out_value_1_phi_fu_70_p4_assign_proc : process(ap_CS_fsm_state1, value_r, reducer_circuit_levels_buffer_value_0_0_i, trunc_ln34_fu_254_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((trunc_ln34_fu_254_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_level_out_value_1_phi_fu_70_p4 <= reducer_circuit_levels_buffer_value_0_0_i;
            elsif ((trunc_ln34_fu_254_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_level_out_value_1_phi_fu_70_p4 <= value_r;
            else 
                ap_phi_mux_level_out_value_1_phi_fu_70_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_level_out_value_1_phi_fu_70_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_out_data_0_35_phi_fu_217_p6_assign_proc : process(out_data_value_1_reg_167, ap_phi_mux_empty_phi_fu_180_p4, ap_CS_fsm_state3, icmp_ln18_1_fu_400_p2, out_data_value_fu_422_p2, ap_condition_153)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
            if ((ap_const_boolean_1 = ap_condition_153)) then 
                ap_phi_mux_out_data_0_35_phi_fu_217_p6 <= ap_const_lv32_0;
            elsif ((ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_2)) then 
                ap_phi_mux_out_data_0_35_phi_fu_217_p6 <= out_data_value_fu_422_p2;
            elsif (((icmp_ln18_1_fu_400_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_1))) then 
                ap_phi_mux_out_data_0_35_phi_fu_217_p6 <= out_data_value_1_reg_167;
            else 
                ap_phi_mux_out_data_0_35_phi_fu_217_p6 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_out_data_0_35_phi_fu_217_p6 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_reducer_circuit_levels_buffer_value_1_0_loc_0_phi_fu_136_p4_assign_proc : process(reducer_circuit_levels_buffer_value_1_0_i, ap_CS_fsm_state2, level_out_017_31_reg_119, trunc_ln34_1_fu_348_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((trunc_ln34_1_fu_348_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_reducer_circuit_levels_buffer_value_1_0_loc_0_phi_fu_136_p4 <= reducer_circuit_levels_buffer_value_1_0_i;
            elsif ((trunc_ln34_1_fu_348_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_reducer_circuit_levels_buffer_value_1_0_loc_0_phi_fu_136_p4 <= level_out_017_31_reg_119;
            else 
                ap_phi_mux_reducer_circuit_levels_buffer_value_1_0_loc_0_phi_fu_136_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_reducer_circuit_levels_buffer_value_1_0_loc_0_phi_fu_136_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_reducer_circuit_levels_num_items_1_flag_1_phi_fu_189_p6_assign_proc : process(reducer_circuit_levels_num_items_1_flag_0_reg_154, ap_phi_mux_empty_phi_fu_180_p4, ap_CS_fsm_state3, icmp_ln18_1_fu_400_p2, reducer_circuit_levels_valid_1_load_load_fu_429_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and ((not((ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_2)) and not((ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_1_load_load_fu_429_p1 = ap_const_lv1_1)) or (not((ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_2)) and (reducer_circuit_levels_valid_1_load_load_fu_429_p1 = ap_const_lv1_1) and (icmp_ln18_1_fu_400_p2 = ap_const_lv1_0))))) then 
            ap_phi_mux_reducer_circuit_levels_num_items_1_flag_1_phi_fu_189_p6 <= reducer_circuit_levels_num_items_1_flag_0_reg_154;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_2)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln18_1_fu_400_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_1)))) then 
            ap_phi_mux_reducer_circuit_levels_num_items_1_flag_1_phi_fu_189_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_reducer_circuit_levels_num_items_1_flag_1_phi_fu_189_p6 <= "X";
        end if; 
    end process;


    ap_phi_mux_reducer_circuit_levels_num_items_1_flag_2_phi_fu_231_p4_assign_proc : process(reducer_circuit_levels_num_items_1_flag_0_reg_154, ap_phi_mux_reducer_circuit_levels_num_items_1_flag_1_phi_fu_189_p6, ap_CS_fsm_state3, ap_condition_163, ap_condition_168)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
            if ((ap_const_boolean_1 = ap_condition_168)) then 
                ap_phi_mux_reducer_circuit_levels_num_items_1_flag_2_phi_fu_231_p4 <= reducer_circuit_levels_num_items_1_flag_0_reg_154;
            elsif ((ap_const_boolean_1 = ap_condition_163)) then 
                ap_phi_mux_reducer_circuit_levels_num_items_1_flag_2_phi_fu_231_p4 <= ap_phi_mux_reducer_circuit_levels_num_items_1_flag_1_phi_fu_189_p6;
            else 
                ap_phi_mux_reducer_circuit_levels_num_items_1_flag_2_phi_fu_231_p4 <= "X";
            end if;
        else 
            ap_phi_mux_reducer_circuit_levels_num_items_1_flag_2_phi_fu_231_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_reducer_circuit_levels_num_items_1_new_1_phi_fu_203_p6_assign_proc : process(ap_phi_mux_empty_phi_fu_180_p4, empty_reg_177, ap_CS_fsm_state3, icmp_ln18_1_fu_400_p2, reducer_circuit_levels_valid_1_load_load_fu_429_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and ((not((ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_2)) and not((ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_1)) and (reducer_circuit_levels_valid_1_load_load_fu_429_p1 = ap_const_lv1_1)) or (not((ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_2)) and (reducer_circuit_levels_valid_1_load_load_fu_429_p1 = ap_const_lv1_1) and (icmp_ln18_1_fu_400_p2 = ap_const_lv1_0))))) then 
            ap_phi_mux_reducer_circuit_levels_num_items_1_new_1_phi_fu_203_p6 <= empty_reg_177;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_2)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln18_1_fu_400_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_1)))) then 
            ap_phi_mux_reducer_circuit_levels_num_items_1_new_1_phi_fu_203_p6 <= ap_const_lv32_0;
        else 
            ap_phi_mux_reducer_circuit_levels_num_items_1_new_1_phi_fu_203_p6 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_reducer_circuit_levels_num_items_1_new_2_phi_fu_242_p4_assign_proc : process(empty_reg_177, ap_CS_fsm_state3, ap_phi_mux_reducer_circuit_levels_num_items_1_new_1_phi_fu_203_p6, ap_condition_163, ap_condition_168)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
            if ((ap_const_boolean_1 = ap_condition_168)) then 
                ap_phi_mux_reducer_circuit_levels_num_items_1_new_2_phi_fu_242_p4 <= empty_reg_177;
            elsif ((ap_const_boolean_1 = ap_condition_163)) then 
                ap_phi_mux_reducer_circuit_levels_num_items_1_new_2_phi_fu_242_p4 <= ap_phi_mux_reducer_circuit_levels_num_items_1_new_1_phi_fu_203_p6;
            else 
                ap_phi_mux_reducer_circuit_levels_num_items_1_new_2_phi_fu_242_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_reducer_circuit_levels_num_items_1_new_2_phi_fu_242_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_reducer_circuit_levels_buffer_value_0_1_load_assign_proc : process(ap_CS_fsm_state1, value_r, reducer_circuit_levels_buffer_value_0_1_i, trunc_ln34_fu_254_p1)
    begin
        if (((trunc_ln34_fu_254_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_reducer_circuit_levels_buffer_value_0_1_load <= value_r;
        else 
            ap_sig_allocacmp_reducer_circuit_levels_buffer_value_0_1_load <= reducer_circuit_levels_buffer_value_0_1_i;
        end if; 
    end process;


    ap_sig_allocacmp_reducer_circuit_levels_valid_0_load_assign_proc : process(ap_CS_fsm_state1, reducer_circuit_levels_valid_0, reducer_circuit_levels_num_items_0_load_load_fu_250_p1)
    begin
        if (((reducer_circuit_levels_num_items_0_load_load_fu_250_p1 = ap_const_lv32_FFFFFFFF) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_reducer_circuit_levels_valid_0_load <= ap_const_lv1_0;
        else 
            ap_sig_allocacmp_reducer_circuit_levels_valid_0_load <= reducer_circuit_levels_valid_0;
        end if; 
    end process;


    ap_sig_allocacmp_reducer_circuit_levels_valid_1_load_assign_proc : process(reducer_circuit_levels_valid_1, ap_phi_mux_empty_phi_fu_180_p4, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_0))) then 
            ap_sig_allocacmp_reducer_circuit_levels_valid_1_load <= ap_const_lv1_0;
        else 
            ap_sig_allocacmp_reducer_circuit_levels_valid_1_load <= reducer_circuit_levels_valid_1;
        end if; 
    end process;

    icmp_ln18_1_fu_400_p2 <= "1" when (signed(tmp_1_fu_390_p4) < signed(ap_const_lv31_1)) else "0";
    icmp_ln18_fu_316_p2 <= "1" when (signed(tmp_fu_306_p4) < signed(ap_const_lv31_1)) else "0";
    level_out_value_fu_338_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_reducer_circuit_levels_buffer_value_0_1_load) + unsigned(ap_phi_mux_level_out_value_1_phi_fu_70_p4));
    out_data_value_fu_422_p2 <= std_logic_vector(unsigned(reducer_circuit_levels_buffer_value_1_1_i) + unsigned(out_data_value_1_reg_167));
    out_r <= ap_phi_mux_out_data_0_35_phi_fu_217_p6;

    out_r_ap_vld_assign_proc : process(ap_phi_mux_empty_phi_fu_180_p4, ap_CS_fsm_state3, icmp_ln18_1_fu_400_p2, reducer_circuit_levels_valid_1_load_load_fu_429_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and ((ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_2) or ((reducer_circuit_levels_valid_1_load_load_fu_429_p1 = ap_const_lv1_1) or ((icmp_ln18_1_fu_400_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_phi_fu_180_p4 = ap_const_lv32_1)))))) then 
            out_r_ap_vld <= ap_const_logic_1;
        else 
            out_r_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    reducer_circuit_levels_buffer_label_0_0_o_assign_proc : process(ap_CS_fsm_state1, label_r, reducer_circuit_levels_buffer_label_0_0_i, trunc_ln34_fu_254_p1)
    begin
        if (((trunc_ln34_fu_254_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            reducer_circuit_levels_buffer_label_0_0_o <= label_r;
        else 
            reducer_circuit_levels_buffer_label_0_0_o <= reducer_circuit_levels_buffer_label_0_0_i;
        end if; 
    end process;


    reducer_circuit_levels_buffer_label_0_0_o_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1, trunc_ln34_fu_254_p1)
    begin
        if (((ap_start = ap_const_logic_1) and (trunc_ln34_fu_254_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            reducer_circuit_levels_buffer_label_0_0_o_ap_vld <= ap_const_logic_1;
        else 
            reducer_circuit_levels_buffer_label_0_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    reducer_circuit_levels_buffer_label_1_0_o_assign_proc : process(reducer_circuit_levels_buffer_label_1_0_i, ap_CS_fsm_state2, level_out_118_32_reg_104, trunc_ln34_1_fu_348_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (trunc_ln34_1_fu_348_p1 = ap_const_lv1_0))) then 
            reducer_circuit_levels_buffer_label_1_0_o <= level_out_118_32_reg_104;
        else 
            reducer_circuit_levels_buffer_label_1_0_o <= reducer_circuit_levels_buffer_label_1_0_i;
        end if; 
    end process;


    reducer_circuit_levels_buffer_label_1_0_o_ap_vld_assign_proc : process(ap_CS_fsm_state2, trunc_ln34_1_fu_348_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (trunc_ln34_1_fu_348_p1 = ap_const_lv1_0))) then 
            reducer_circuit_levels_buffer_label_1_0_o_ap_vld <= ap_const_logic_1;
        else 
            reducer_circuit_levels_buffer_label_1_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    reducer_circuit_levels_buffer_value_0_0_o_assign_proc : process(ap_CS_fsm_state1, value_r, reducer_circuit_levels_buffer_value_0_0_i, trunc_ln34_fu_254_p1)
    begin
        if (((trunc_ln34_fu_254_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            reducer_circuit_levels_buffer_value_0_0_o <= value_r;
        else 
            reducer_circuit_levels_buffer_value_0_0_o <= reducer_circuit_levels_buffer_value_0_0_i;
        end if; 
    end process;


    reducer_circuit_levels_buffer_value_0_0_o_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1, trunc_ln34_fu_254_p1)
    begin
        if (((ap_start = ap_const_logic_1) and (trunc_ln34_fu_254_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            reducer_circuit_levels_buffer_value_0_0_o_ap_vld <= ap_const_logic_1;
        else 
            reducer_circuit_levels_buffer_value_0_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    reducer_circuit_levels_buffer_value_0_1_o_assign_proc : process(ap_CS_fsm_state1, value_r, reducer_circuit_levels_buffer_value_0_1_i, trunc_ln34_fu_254_p1)
    begin
        if (((trunc_ln34_fu_254_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            reducer_circuit_levels_buffer_value_0_1_o <= value_r;
        else 
            reducer_circuit_levels_buffer_value_0_1_o <= reducer_circuit_levels_buffer_value_0_1_i;
        end if; 
    end process;


    reducer_circuit_levels_buffer_value_0_1_o_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1, trunc_ln34_fu_254_p1)
    begin
        if (((ap_start = ap_const_logic_1) and (trunc_ln34_fu_254_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            reducer_circuit_levels_buffer_value_0_1_o_ap_vld <= ap_const_logic_1;
        else 
            reducer_circuit_levels_buffer_value_0_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    reducer_circuit_levels_buffer_value_1_0_o_assign_proc : process(reducer_circuit_levels_buffer_value_1_0_i, ap_CS_fsm_state2, level_out_017_31_reg_119, trunc_ln34_1_fu_348_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (trunc_ln34_1_fu_348_p1 = ap_const_lv1_0))) then 
            reducer_circuit_levels_buffer_value_1_0_o <= level_out_017_31_reg_119;
        else 
            reducer_circuit_levels_buffer_value_1_0_o <= reducer_circuit_levels_buffer_value_1_0_i;
        end if; 
    end process;


    reducer_circuit_levels_buffer_value_1_0_o_ap_vld_assign_proc : process(ap_CS_fsm_state2, trunc_ln34_1_fu_348_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (trunc_ln34_1_fu_348_p1 = ap_const_lv1_0))) then 
            reducer_circuit_levels_buffer_value_1_0_o_ap_vld <= ap_const_logic_1;
        else 
            reducer_circuit_levels_buffer_value_1_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    reducer_circuit_levels_buffer_value_1_1_o_assign_proc : process(reducer_circuit_levels_buffer_value_1_1_i, ap_CS_fsm_state2, level_out_017_31_reg_119, trunc_ln34_1_fu_348_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (trunc_ln34_1_fu_348_p1 = ap_const_lv1_1))) then 
            reducer_circuit_levels_buffer_value_1_1_o <= level_out_017_31_reg_119;
        else 
            reducer_circuit_levels_buffer_value_1_1_o <= reducer_circuit_levels_buffer_value_1_1_i;
        end if; 
    end process;


    reducer_circuit_levels_buffer_value_1_1_o_ap_vld_assign_proc : process(ap_CS_fsm_state2, trunc_ln34_1_fu_348_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (trunc_ln34_1_fu_348_p1 = ap_const_lv1_1))) then 
            reducer_circuit_levels_buffer_value_1_1_o_ap_vld <= ap_const_logic_1;
        else 
            reducer_circuit_levels_buffer_value_1_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    reducer_circuit_levels_num_items_0_load_load_fu_250_p1 <= reducer_circuit_levels_num_items_0;
    reducer_circuit_levels_valid_0_load_load_fu_344_p1 <= ap_sig_allocacmp_reducer_circuit_levels_valid_0_load;
    reducer_circuit_levels_valid_1_load_load_fu_429_p1 <= ap_sig_allocacmp_reducer_circuit_levels_valid_1_load;
    tmp_1_fu_390_p4 <= reducer_circuit_levels_buffer_label_1_0_i(31 downto 1);
    tmp_fu_306_p4 <= ap_phi_mux_level_out_label_phi_fu_81_p4(31 downto 1);
    trunc_ln34_1_fu_348_p1 <= reducer_circuit_levels_num_items_1(1 - 1 downto 0);
    trunc_ln34_fu_254_p1 <= reducer_circuit_levels_num_items_0(1 - 1 downto 0);
end behav;
