<module name="PSC0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PSC0_PID" acronym="PSC0_PID" offset="0x0" width="32" description="Peripheral Identification Register This register is a constant register that contains the ID and ID revision number for that module. The stores version information used to identify the module.">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Used to distinguish between old scheme and current." range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x482" description="Indicating a software compatible module family." range="" rwaccess="R"/>
    <bitfield id="MISC" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x2" description="Major Revision." range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Indicates a Special Version for a particular device." range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor Revision." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_GBLCTL" acronym="PSC0_GBLCTL" offset="0x10" width="32" description="Global Control Register Not supported. This register contains global control to PSC.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ID_ANA_CTL" width="8" begin="15" end="8" resetval="0x0" description="Not supported." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FORCE" width="1" begin="0" end="0" resetval="0x0" description="Force bit. Fer PSC 2.0, this bit is considered only if all of the conditions are true" range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_GBLSTAT" acronym="PSC0_GBLSTAT" offset="0x14" width="32" description="Global Status Register This register shows the PSC global status.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EF_SMRFLEX" width="8" begin="15" end="8" resetval="0x0" description="Smart relfex class0 bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OVRIDE" width="1" begin="0" end="0" resetval="0x0" description="PSC Override Status" range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_INTEVAL" acronym="PSC0_INTEVAL" offset="0x18" width="32" description="Interrupt Evaluation Register This register has no storage. Read from this register returns 0.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="GOSET" width="1" begin="19" end="19" resetval="0x0" description="GOSTAT Interrupt Set" range="" rwaccess="RW"/>
    <bitfield id="EPCSET" width="1" begin="18" end="18" resetval="0x0" description="External Power Control Interrupt Set" range="" rwaccess="RW"/>
    <bitfield id="ERRSET" width="1" begin="17" end="17" resetval="0x0" description="Error Interrupt Set" range="" rwaccess="RW"/>
    <bitfield id="ALLSET" width="1" begin="16" end="16" resetval="0x0" description="Combined Interrupt Set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MPEV" width="1" begin="3" end="3" resetval="0x0" description="Re_evaluate Memory Protection Interrupt" range="" rwaccess="RW"/>
    <bitfield id="EPCEV" width="1" begin="2" end="2" resetval="0x0" description="External Power Control Interrupt" range="" rwaccess="RW"/>
    <bitfield id="ERREV" width="1" begin="1" end="1" resetval="0x0" description="Re-evaluate Error Interrupt" range="" rwaccess="RW"/>
    <bitfield id="ALLEV" width="1" begin="0" end="0" resetval="0x0" description="Re-evaluate Combined PSC Interrupt" range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MERRPR0" acronym="PSC0_MERRPR0" offset="0x40" width="32" description="Module Error Pending Register 0 This register records pending error conditions for all modules. Each bit represents one module.">
    <bitfield id="M" width="32" begin="31" end="0" resetval="0x0" description="Module n Error Condition" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MERRPR1" acronym="PSC0_MERRPR1" offset="0x44" width="32" description="Module Error Pending Register 1 This register records pending error conditions for all modules. Each bit represents one module.">
    <bitfield id="M" width="32" begin="31" end="0" resetval="0x0" description="Module n Error Condition" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MERRCR0" acronym="PSC0_MERRCR0" offset="0x50" width="32" description="Module Error Clear Register 0 This register has no storage. Read from this register returns 0.">
    <bitfield id="M" width="32" begin="31" end="0" resetval="0x0" description="0: Write of &#8216;0&#8217; has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MERRCR1" acronym="PSC0_MERRCR1" offset="0x54" width="32" description="Module Error Clear Register 1 This register has no storage. Read from this register returns 0.">
    <bitfield id="M" width="32" begin="31" end="0" resetval="0x0" description="0: Write of &#8216;0&#8217; has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PERRPR" acronym="PSC0_PERRPR" offset="0x60" width="32" description="Power Error Pending Register This register records pending error conditions for each power domain. Each bit represents one domain.">
    <bitfield id="P" width="32" begin="31" end="0" resetval="0x0" description="Power Domain m Error Condition" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PERRCR" acronym="PSC0_PERRCR" offset="0x68" width="32" description="Power Error Clear Register This register has no storage. Read from this register returns 0.">
    <bitfield id="P" width="32" begin="31" end="0" resetval="0x0" description="0: Write of &#8216;0&#8217; has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_EPCPR" acronym="PSC0_EPCPR" offset="0x70" width="32" description="External Power Control Pending Register This register records pending external power control conditions. Each bit represents one domain.">
    <bitfield id="EPC" width="32" begin="31" end="0" resetval="0x0" description="External Power Control Intervention Request for Power Domain n" range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_EPCCR" acronym="PSC0_EPCCR" offset="0x78" width="32" description="External Power Control Clear Register This register has no storage. Read from this register returns 0.">
    <bitfield id="EPC" width="32" begin="31" end="0" resetval="0x0" description="0: Write of &#8216;0&#8217; has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_RAILSTAT" acronym="PSC0_RAILSTAT" offset="0x100" width="32" description="Power Rail Status Register This register is a read-only and shows the current rail requestor whose request is being granted and the current value of the counter associated with this requestor.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RAILNUM" width="5" begin="28" end="24" resetval="0x0" description="Indicates Current Rail Requestor being processed by GPSC." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="16" begin="23" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RAILCNT" width="8" begin="7" end="0" resetval="0x0" description="Indicates the current rail counter value." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_RAILCTL" acronym="PSC0_RAILCTL" offset="0x104" width="32" description="Power Rail Counter Control Register This register is user programmable. It holds the counter values for rail counter. User can select one of the two counter values to be used for each power domain (see RAILSEL register). This counter is clocked by gpsc_clk.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RAILCTR1" width="8" begin="15" end="8" resetval="0x0" description="Rail Counter Value 1" range="" rwaccess="RW"/>
    <bitfield id="RAILCTR0" width="8" begin="7" end="0" resetval="0x0" description="Rail Counter Value 0" range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_RAILSEL" acronym="PSC0_RAILSEL" offset="0x108" width="32" description="Power Rail Counter Select Register User can use this register to select the counter value(RAILCTL) for each power domain.">
    <bitfield id="P" width="32" begin="31" end="0" resetval="0x0" description="Rail Counter Select for Power Domain n" range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PTCMD" acronym="PSC0_PTCMD" offset="0x120" width="32" description="Power Transition Command Register This is a pseudo-command register with no actual storage. Reads return 0. One bit for each power domain.">
    <bitfield id="GO" width="32" begin="31" end="0" resetval="0x0" description="Power Domain n GO Transition" range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PTSTAT" acronym="PSC0_PTSTAT" offset="0x120" width="32" description="Power Domain Transition Status Register This is a status register (read only).">
    <bitfield id="GOSTAT" width="32" begin="31" end="0" resetval="0x0" description="Power Domain n Transition Command Status" range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PDSTAT0" acronym="PSC0_PDSTAT0" offset="0x200" width="32" description="Power Domain Status Register 0 This is a status register (read only). It contains the status for power domain 0.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0x0" description="Emulation Alters Domain State Inhibits Off or Forces ON" range="" rwaccess="R"/>
    <bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0x0" description="Power Bad Error." range="" rwaccess="R"/>
    <bitfield id="PORDONE" width="1" begin="9" end="9" resetval="0x0" description="POR Done Input Status" range="" rwaccess="R"/>
    <bitfield id="PORZ" width="1" begin="8" end="8" resetval="0x0" description="PORz output actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="5" begin="4" end="0" resetval="0x1" description="Current Power Domain State." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDSTAT1" acronym="PSC0_PDSTAT1" offset="0x204" width="32" description="Power Domain Status Register 1 This is a status register (read only). It contains the status for power domain 1.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0x0" description="Emulation Alters Domain State Inhibits Off or Forces ON" range="" rwaccess="R"/>
    <bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0x0" description="Power Bad Error." range="" rwaccess="R"/>
    <bitfield id="PORDONE" width="1" begin="9" end="9" resetval="0x0" description="POR Done Input Status" range="" rwaccess="R"/>
    <bitfield id="PORZ" width="1" begin="8" end="8" resetval="0x0" description="PORz output actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="5" begin="4" end="0" resetval="0x1" description="Current Power Domain State." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDSTAT2" acronym="PSC0_PDSTAT2" offset="0x208" width="32" description="Power Domain Status Register 2 This is a status register (read only). It contains the status for power domain 2.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0x0" description="Emulation Alters Domain State Inhibits Off or Forces ON" range="" rwaccess="R"/>
    <bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0x0" description="Power Bad Error." range="" rwaccess="R"/>
    <bitfield id="PORDONE" width="1" begin="9" end="9" resetval="0x0" description="POR Done Input Status" range="" rwaccess="R"/>
    <bitfield id="PORZ" width="1" begin="8" end="8" resetval="0x0" description="PORz output actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="5" begin="4" end="0" resetval="0x0" description="Current Power Domain State." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDSTAT3" acronym="PSC0_PDSTAT3" offset="0x20C" width="32" description="Power Domain Status Register 3 This is a status register (read only). It contains the status for power domain 3.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0x0" description="Emulation Alters Domain State Inhibits Off or Forces ON" range="" rwaccess="R"/>
    <bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0x0" description="Power Bad Error." range="" rwaccess="R"/>
    <bitfield id="PORDONE" width="1" begin="9" end="9" resetval="0x0" description="POR Done Input Status" range="" rwaccess="R"/>
    <bitfield id="PORZ" width="1" begin="8" end="8" resetval="0x0" description="PORz output actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="5" begin="4" end="0" resetval="0x0" description="Current Power Domain State." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDSTAT4" acronym="PSC0_PDSTAT4" offset="0x210" width="32" description="Power Domain Status Register 4 This is a status register (read only). It contains the status for power domain 4.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0x0" description="Emulation Alters Domain State Inhibits Off or Forces ON" range="" rwaccess="R"/>
    <bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0x0" description="Power Bad Error." range="" rwaccess="R"/>
    <bitfield id="PORDONE" width="1" begin="9" end="9" resetval="0x0" description="POR Done Input Status" range="" rwaccess="R"/>
    <bitfield id="PORZ" width="1" begin="8" end="8" resetval="0x0" description="PORz output actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="5" begin="4" end="0" resetval="0x0" description="Current Power Domain State." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDSTAT5" acronym="PSC0_PDSTAT5" offset="0x214" width="32" description="Power Domain Status Register 5 This is a status register (read only). It contains the status for power domain 5.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0x0" description="Emulation Alters Domain State Inhibits Off or Forces ON" range="" rwaccess="R"/>
    <bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0x0" description="Power Bad Error." range="" rwaccess="R"/>
    <bitfield id="PORDONE" width="1" begin="9" end="9" resetval="0x0" description="POR Done Input Status" range="" rwaccess="R"/>
    <bitfield id="PORZ" width="1" begin="8" end="8" resetval="0x0" description="PORz output actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="5" begin="4" end="0" resetval="0x0" description="Current Power Domain State." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDSTAT6" acronym="PSC0_PDSTAT6" offset="0x218" width="32" description="Power Domain Status Register 6 This is a status register (read only). It contains the status for power domain 6.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0x0" description="Emulation Alters Domain State Inhibits Off or Forces ON" range="" rwaccess="R"/>
    <bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0x0" description="Power Bad Error." range="" rwaccess="R"/>
    <bitfield id="PORDONE" width="1" begin="9" end="9" resetval="0x0" description="POR Done Input Status" range="" rwaccess="R"/>
    <bitfield id="PORZ" width="1" begin="8" end="8" resetval="0x0" description="PORz output actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="5" begin="4" end="0" resetval="0x0" description="Current Power Domain State." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDSTAT7" acronym="PSC0_PDSTAT7" offset="0x21C" width="32" description="Power Domain Status Register 7 This is a status register (read only). It contains the status for power domain 7.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0x0" description="Emulation Alters Domain State Inhibits Off or Forces ON" range="" rwaccess="R"/>
    <bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0x0" description="Power Bad Error." range="" rwaccess="R"/>
    <bitfield id="PORDONE" width="1" begin="9" end="9" resetval="0x0" description="POR Done Input Status" range="" rwaccess="R"/>
    <bitfield id="PORZ" width="1" begin="8" end="8" resetval="0x0" description="PORz output actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="5" begin="4" end="0" resetval="0x0" description="Current Power Domain State." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDSTAT8" acronym="PSC0_PDSTAT8" offset="0x220" width="32" description="Power Domain Status Register 8 This is a status register (read only). It contains the status for power domain 8.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0x0" description="Emulation Alters Domain State Inhibits Off or Forces ON" range="" rwaccess="R"/>
    <bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0x0" description="Power Bad Error." range="" rwaccess="R"/>
    <bitfield id="PORDONE" width="1" begin="9" end="9" resetval="0x0" description="POR Done Input Status" range="" rwaccess="R"/>
    <bitfield id="PORZ" width="1" begin="8" end="8" resetval="0x0" description="PORz output actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="5" begin="4" end="0" resetval="0x1" description="Current Power Domain State." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDSTAT9" acronym="PSC0_PDSTAT9" offset="0x224" width="32" description="Power Domain Status Register 9 This is a status register (read only). It contains the status for power domain 9.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0x0" description="Emulation Alters Domain State Inhibits Off or Forces ON" range="" rwaccess="R"/>
    <bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0x0" description="Power Bad Error." range="" rwaccess="R"/>
    <bitfield id="PORDONE" width="1" begin="9" end="9" resetval="0x0" description="POR Done Input Status" range="" rwaccess="R"/>
    <bitfield id="PORZ" width="1" begin="8" end="8" resetval="0x0" description="PORz output actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="5" begin="4" end="0" resetval="0x1" description="Current Power Domain State." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDSTAT10" acronym="PSC0_PDSTAT10" offset="0x228" width="32" description="Power Domain Status Register 10 This is a status register (read only). It contains the status for power domain 10.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0x0" description="Emulation Alters Domain State Inhibits Off or Forces ON" range="" rwaccess="R"/>
    <bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0x0" description="Power Bad Error." range="" rwaccess="R"/>
    <bitfield id="PORDONE" width="1" begin="9" end="9" resetval="0x0" description="POR Done Input Status" range="" rwaccess="R"/>
    <bitfield id="PORZ" width="1" begin="8" end="8" resetval="0x0" description="PORz output actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="5" begin="4" end="0" resetval="0x0" description="Current Power Domain State." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDSTAT11" acronym="PSC0_PDSTAT11" offset="0x22C" width="32" description="Power Domain Status Register 11 This is a status register (read only). It contains the status for power domain 11.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0x0" description="Emulation Alters Domain State Inhibits Off or Forces ON" range="" rwaccess="R"/>
    <bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0x0" description="Power Bad Error." range="" rwaccess="R"/>
    <bitfield id="PORDONE" width="1" begin="9" end="9" resetval="0x0" description="POR Done Input Status" range="" rwaccess="R"/>
    <bitfield id="PORZ" width="1" begin="8" end="8" resetval="0x0" description="PORz output actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="5" begin="4" end="0" resetval="0x0" description="Current Power Domain State." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDSTAT12" acronym="PSC0_PDSTAT12" offset="0x230" width="32" description="Power Domain Status Register 12 This is a status register (read only). It contains the status for power domain 12.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0x0" description="Emulation Alters Domain State Inhibits Off or Forces ON" range="" rwaccess="R"/>
    <bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0x0" description="Power Bad Error." range="" rwaccess="R"/>
    <bitfield id="PORDONE" width="1" begin="9" end="9" resetval="0x0" description="POR Done Input Status" range="" rwaccess="R"/>
    <bitfield id="PORZ" width="1" begin="8" end="8" resetval="0x0" description="PORz output actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="5" begin="4" end="0" resetval="0x0" description="Current Power Domain State." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDSTAT13" acronym="PSC0_PDSTAT13" offset="0x234" width="32" description="Power Domain Status Register 13 This is a status register (read only). It contains the status for power domain 13.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0x0" description="Emulation Alters Domain State Inhibits Off or Forces ON" range="" rwaccess="R"/>
    <bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0x0" description="Power Bad Error." range="" rwaccess="R"/>
    <bitfield id="PORDONE" width="1" begin="9" end="9" resetval="0x0" description="POR Done Input Status" range="" rwaccess="R"/>
    <bitfield id="PORZ" width="1" begin="8" end="8" resetval="0x0" description="PORz output actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="5" begin="4" end="0" resetval="0x0" description="Current Power Domain State." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDSTAT14" acronym="PSC0_PDSTAT14" offset="0x238" width="32" description="Power Domain Status Register 14 This is a status register (read only). It contains the status for power domain 14.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0x0" description="Emulation Alters Domain State Inhibits Off or Forces ON" range="" rwaccess="R"/>
    <bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0x0" description="Power Bad Error." range="" rwaccess="R"/>
    <bitfield id="PORDONE" width="1" begin="9" end="9" resetval="0x0" description="POR Done Input Status" range="" rwaccess="R"/>
    <bitfield id="PORZ" width="1" begin="8" end="8" resetval="0x0" description="PORz output actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="5" begin="4" end="0" resetval="0x1" description="Current Power Domain State." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDSTAT15" acronym="PSC0_PDSTAT15" offset="0x242" width="32" description="Power Domain Status Register 15 This is a status register (read only). It contains the status for power domain 15.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0x0" description="Emulation Alters Domain State Inhibits Off or Forces ON" range="" rwaccess="R"/>
    <bitfield id="PWRBAD" width="1" begin="10" end="10" resetval="0x0" description="Power Bad Error." range="" rwaccess="R"/>
    <bitfield id="PORDONE" width="1" begin="9" end="9" resetval="0x0" description="POR Done Input Status" range="" rwaccess="R"/>
    <bitfield id="PORZ" width="1" begin="8" end="8" resetval="0x0" description="PORz output actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="5" begin="4" end="0" resetval="0x0" description="Current Power Domain State." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDCTL0" acronym="PSC0_PDCTL0" offset="0x300" width="32" description="Power Domain Control Register 0 This is a control register for power domain 0.">
    <bitfield id="FORCE" width="1" begin="31" end="31" resetval="0x0" description="Force Bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ISO" width="1" begin="28" end="28" resetval="0x0" description="Isolation Cell Control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="0x0" description="RAM wakecnt delay value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDMODE" width="3" begin="14" end="12" resetval="0x0" description="Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0x0" description="Emulation Alters Domain State (Inhibits Domain Off or Forces Domain On) Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0x0" description="External Power Control Power Good Indication." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x1" description="User-Desired Next Power Domain State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PDCTL1" acronym="PSC0_PDCTL1" offset="0x304" width="32" description="Power Domain Control Register 1 This is a control register for power domain 1.">
    <bitfield id="FORCE" width="1" begin="31" end="31" resetval="0x0" description="Force Bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ISO" width="1" begin="28" end="28" resetval="0x0" description="Isolation Cell Control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="0x0" description="RAM wakecnt delay value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDMODE" width="3" begin="14" end="12" resetval="0x0" description="Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0x0" description="Emulation Alters Domain State (Inhibits Domain Off or Forces Domain On) Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0x0" description="External Power Control Power Good Indication." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x1" description="User-Desired Next Power Domain State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PDCTL2" acronym="PSC0_PDCTL2" offset="0x308" width="32" description="Power Domain Control Register 2 This is a control register for power domain 2.">
    <bitfield id="FORCE" width="1" begin="31" end="31" resetval="0x0" description="Force Bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ISO" width="1" begin="28" end="28" resetval="0x0" description="Isolation Cell Control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="0x0" description="RAM wakecnt delay value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDMODE" width="3" begin="14" end="12" resetval="0x0" description="Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0x0" description="Emulation Alters Domain State (Inhibits Domain Off or Forces Domain On) Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0x0" description="External Power Control Power Good Indication." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="User-Desired Next Power Domain State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PDCTL3" acronym="PSC0_PDCTL3" offset="0x30C" width="32" description="Power Domain Control Register 3 This is a control register for power domain 3.">
    <bitfield id="FORCE" width="1" begin="31" end="31" resetval="0x0" description="Force Bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ISO" width="1" begin="28" end="28" resetval="0x0" description="Isolation Cell Control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="0x0" description="RAM wakecnt delay value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDMODE" width="3" begin="14" end="12" resetval="0x0" description="Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0x0" description="Emulation Alters Domain State (Inhibits Domain Off or Forces Domain On) Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0x0" description="External Power Control Power Good Indication." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="User-Desired Next Power Domain State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PDCTL4" acronym="PSC0_PDCTL4" offset="0x310" width="32" description="Power Domain Control Register 4 This is a control register for power domain 4.">
    <bitfield id="FORCE" width="1" begin="31" end="31" resetval="0x0" description="Force Bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ISO" width="1" begin="28" end="28" resetval="0x0" description="Isolation Cell Control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="0x0" description="RAM wakecnt delay value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDMODE" width="3" begin="14" end="12" resetval="0x0" description="Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0x0" description="Emulation Alters Domain State (Inhibits Domain Off or Forces Domain On) Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0x0" description="External Power Control Power Good Indication." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="User-Desired Next Power Domain State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PDCTL5" acronym="PSC0_PDCTL5" offset="0x314" width="32" description="Power Domain Control Register 5 This is a control register for power domain 5.">
    <bitfield id="FORCE" width="1" begin="31" end="31" resetval="0x0" description="Force Bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ISO" width="1" begin="28" end="28" resetval="0x0" description="Isolation Cell Control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="0x0" description="RAM wakecnt delay value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDMODE" width="3" begin="14" end="12" resetval="0x0" description="Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0x0" description="Emulation Alters Domain State (Inhibits Domain Off or Forces Domain On) Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0x0" description="External Power Control Power Good Indication." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="User-Desired Next Power Domain State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PDCTL6" acronym="PSC0_PDCTL6" offset="0x318" width="32" description="Power Domain Control Register 6 This is a control register for power domain 6.">
    <bitfield id="FORCE" width="1" begin="31" end="31" resetval="0x0" description="Force Bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ISO" width="1" begin="28" end="28" resetval="0x0" description="Isolation Cell Control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="0x0" description="RAM wakecnt delay value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDMODE" width="3" begin="14" end="12" resetval="0x0" description="Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0x0" description="Emulation Alters Domain State (Inhibits Domain Off or Forces Domain On) Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0x0" description="External Power Control Power Good Indication." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="User-Desired Next Power Domain State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PDCTL7" acronym="PSC0_PDCTL7" offset="0x31C" width="32" description="Power Domain Control Register 7 This is a control register for power domain 7.">
    <bitfield id="FORCE" width="1" begin="31" end="31" resetval="0x0" description="Force Bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ISO" width="1" begin="28" end="28" resetval="0x0" description="Isolation Cell Control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="0x0" description="RAM wakecnt delay value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDMODE" width="3" begin="14" end="12" resetval="0x0" description="Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0x0" description="Emulation Alters Domain State (Inhibits Domain Off or Forces Domain On) Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0x0" description="External Power Control Power Good Indication." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="User-Desired Next Power Domain State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PDCTL8" acronym="PSC0_PDCTL8" offset="0x320" width="32" description="Power Domain Control Register 8 This is a control register for power domain 8.">
    <bitfield id="FORCE" width="1" begin="31" end="31" resetval="0x0" description="Force Bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ISO" width="1" begin="28" end="28" resetval="0x0" description="Isolation Cell Control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="0x0" description="RAM wakecnt delay value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDMODE" width="3" begin="14" end="12" resetval="0x0" description="Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0x0" description="Emulation Alters Domain State (Inhibits Domain Off or Forces Domain On) Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0x0" description="External Power Control Power Good Indication." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x1" description="User-Desired Next Power Domain State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PDCTL9" acronym="PSC0_PDCTL9" offset="0x324" width="32" description="Power Domain Control Register 9 This is a control register for power domain 9.">
    <bitfield id="FORCE" width="1" begin="31" end="31" resetval="0x0" description="Force Bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ISO" width="1" begin="28" end="28" resetval="0x0" description="Isolation Cell Control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="0x0" description="RAM wakecnt delay value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDMODE" width="3" begin="14" end="12" resetval="0x0" description="Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0x0" description="Emulation Alters Domain State (Inhibits Domain Off or Forces Domain On) Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0x0" description="External Power Control Power Good Indication." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x1" description="User-Desired Next Power Domain State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PDCTL10" acronym="PSC0_PDCTL10" offset="0x328" width="32" description="Power Domain Control Register 10 This is a control register for power domain 10.">
    <bitfield id="FORCE" width="1" begin="31" end="31" resetval="0x0" description="Force Bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ISO" width="1" begin="28" end="28" resetval="0x0" description="Isolation Cell Control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="0x0" description="RAM wakecnt delay value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDMODE" width="3" begin="14" end="12" resetval="0x0" description="Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0x0" description="Emulation Alters Domain State (Inhibits Domain Off or Forces Domain On) Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0x0" description="External Power Control Power Good Indication." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="User-Desired Next Power Domain State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PDCTL11" acronym="PSC0_PDCTL11" offset="0x32C" width="32" description="Power Domain Control Register 11 This is a control register for power domain 11.">
    <bitfield id="FORCE" width="1" begin="31" end="31" resetval="0x0" description="Force Bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ISO" width="1" begin="28" end="28" resetval="0x0" description="Isolation Cell Control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="0x0" description="RAM wakecnt delay value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDMODE" width="3" begin="14" end="12" resetval="0x0" description="Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0x0" description="Emulation Alters Domain State (Inhibits Domain Off or Forces Domain On) Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0x0" description="External Power Control Power Good Indication." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="User-Desired Next Power Domain State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PDCTL12" acronym="PSC0_PDCTL12" offset="0x330" width="32" description="Power Domain Control Register 12 This is a control register for power domain 12.">
    <bitfield id="FORCE" width="1" begin="31" end="31" resetval="0x0" description="Force Bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ISO" width="1" begin="28" end="28" resetval="0x0" description="Isolation Cell Control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="0x0" description="RAM wakecnt delay value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDMODE" width="3" begin="14" end="12" resetval="0x0" description="Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0x0" description="Emulation Alters Domain State (Inhibits Domain Off or Forces Domain On) Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0x0" description="External Power Control Power Good Indication." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="User-Desired Next Power Domain State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PDCTL13" acronym="PSC0_PDCTL13" offset="0x334" width="32" description="Power Domain Control Register 13 This is a control register for power domain 13.">
    <bitfield id="FORCE" width="1" begin="31" end="31" resetval="0x0" description="Force Bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ISO" width="1" begin="28" end="28" resetval="0x0" description="Isolation Cell Control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="0x0" description="RAM wakecnt delay value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDMODE" width="3" begin="14" end="12" resetval="0x0" description="Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0x0" description="Emulation Alters Domain State (Inhibits Domain Off or Forces Domain On) Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0x0" description="External Power Control Power Good Indication." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="User-Desired Next Power Domain State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PDCTL14" acronym="PSC0_PDCTL14" offset="0x338" width="32" description="Power Domain Control Register 14 This is a control register for power domain 14.">
    <bitfield id="FORCE" width="1" begin="31" end="31" resetval="0x0" description="Force Bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ISO" width="1" begin="28" end="28" resetval="0x0" description="Isolation Cell Control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="0x0" description="RAM wakecnt delay value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDMODE" width="3" begin="14" end="12" resetval="0x0" description="Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0x0" description="Emulation Alters Domain State (Inhibits Domain Off or Forces Domain On) Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0x0" description="External Power Control Power Good Indication." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x1" description="User-Desired Next Power Domain State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PDCTL15" acronym="PSC0_PDCTL15" offset="0x342" width="32" description="Power Domain Control Register 15 This is a control register for power domain 15.">
    <bitfield id="FORCE" width="1" begin="31" end="31" resetval="0x0" description="Force Bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ISO" width="1" begin="28" end="28" resetval="0x0" description="Isolation Cell Control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="0x0" description="RAM wakecnt delay value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDMODE" width="3" begin="14" end="12" resetval="0x0" description="Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0x0" description="Emulation Alters Domain State (Inhibits Domain Off or Forces Domain On) Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="EPCGOOD" width="1" begin="8" end="8" resetval="0x0" description="External Power Control Power Good Indication." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="User-Desired Next Power Domain State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_PDCFG0" acronym="PSC0_PDCFG0" offset="0x400" width="32" description="Power Domain Configuration Register 0 The PDCFG0 register is a status register (read only). It shows PSC settings for easy debug.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="0x0" description="Icepick suuport" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MEMSLPKWK" width="1" begin="1" end="1" resetval="0x0" description="Memory sleep-wake domain" range="" rwaccess="R"/>
    <bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="0x1" description="AlwaysON Power Domain" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDCFG1" acronym="PSC0_PDCFG1" offset="0x404" width="32" description="Power Domain Configuration Register 1 The PDCFG1 register is a status register (read only). It shows PSC settings for easy debug.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="0x0" description="Icepick suuport" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MEMSLPKWK" width="1" begin="1" end="1" resetval="0x0" description="Memory sleep-wake domain" range="" rwaccess="R"/>
    <bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="0x0" description="AlwaysON Power Domain" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDCFG2" acronym="PSC0_PDCFG2" offset="0x408" width="32" description="Power Domain Configuration Register 2 The PDCFG2 register is a status register (read only). It shows PSC settings for easy debug.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="0x0" description="Icepick suuport" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MEMSLPKWK" width="1" begin="1" end="1" resetval="0x0" description="Memory sleep-wake domain" range="" rwaccess="R"/>
    <bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="0x0" description="AlwaysON Power Domain" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDCFG3" acronym="PSC0_PDCFG3" offset="0x40C" width="32" description="Power Domain Configuration Register 3 The PDCFG3 register is a status register (read only). It shows PSC settings for easy debug.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="0x0" description="Icepick suuport" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MEMSLPKWK" width="1" begin="1" end="1" resetval="0x0" description="Memory sleep-wake domain" range="" rwaccess="R"/>
    <bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="0x0" description="AlwaysON Power Domain" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDCFG4" acronym="PSC0_PDCFG4" offset="0x410" width="32" description="Power Domain Configuration Register 4 The PDCFG4 register is a status register (read only). It shows PSC settings for easy debug.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="0x0" description="Icepick suuport" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MEMSLPKWK" width="1" begin="1" end="1" resetval="0x0" description="Memory sleep-wake domain" range="" rwaccess="R"/>
    <bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="0x0" description="AlwaysON Power Domain" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDCFG5" acronym="PSC0_PDCFG5" offset="0x414" width="32" description="Power Domain Configuration Register 5 The PDCFG5 register is a status register (read only). It shows PSC settings for easy debug.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="0x0" description="Icepick suuport" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MEMSLPKWK" width="1" begin="1" end="1" resetval="0x0" description="Memory sleep-wake domain" range="" rwaccess="R"/>
    <bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="0x0" description="AlwaysON Power Domain" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDCFG6" acronym="PSC0_PDCFG6" offset="0x418" width="32" description="Power Domain Configuration Register 6 The PDCFG6 register is a status register (read only). It shows PSC settings for easy debug.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="0x0" description="Icepick suuport" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MEMSLPKWK" width="1" begin="1" end="1" resetval="0x0" description="Memory sleep-wake domain" range="" rwaccess="R"/>
    <bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="0x0" description="AlwaysON Power Domain" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDCFG7" acronym="PSC0_PDCFG7" offset="0x41C" width="32" description="Power Domain Configuration Register 7 The PDCFG7 register is a status register (read only). It shows PSC settings for easy debug.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="0x0" description="Icepick suuport" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MEMSLPKWK" width="1" begin="1" end="1" resetval="0x0" description="Memory sleep-wake domain" range="" rwaccess="R"/>
    <bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="0x0" description="AlwaysON Power Domain" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDCFG8" acronym="PSC0_PDCFG8" offset="0x420" width="32" description="Power Domain Configuration Register 8 The PDCFG8 register is a status register (read only). It shows PSC settings for easy debug.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="0x0" description="Icepick suuport" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MEMSLPKWK" width="1" begin="1" end="1" resetval="0x0" description="Memory sleep-wake domain" range="" rwaccess="R"/>
    <bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="0x0" description="AlwaysON Power Domain" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDCFG9" acronym="PSC0_PDCFG9" offset="0x424" width="32" description="Power Domain Configuration Register 9 The PDCFG9 register is a status register (read only). It shows PSC settings for easy debug.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="0x0" description="Icepick suuport" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MEMSLPKWK" width="1" begin="1" end="1" resetval="0x0" description="Memory sleep-wake domain" range="" rwaccess="R"/>
    <bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="0x0" description="AlwaysON Power Domain" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDCFG10" acronym="PSC0_PDCFG10" offset="0x428" width="32" description="Power Domain Configuration Register 10 The PDCFG10 register is a status register (read only). It shows PSC settings for easy debug.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="0x0" description="Icepick suuport" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MEMSLPKWK" width="1" begin="1" end="1" resetval="0x0" description="Memory sleep-wake domain" range="" rwaccess="R"/>
    <bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="0x0" description="AlwaysON Power Domain" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDCFG11" acronym="PSC0_PDCFG11" offset="0x42C" width="32" description="Power Domain Configuration Register 11 The PDCFG11 register is a status register (read only). It shows PSC settings for easy debug.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="0x0" description="Icepick suuport" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MEMSLPKWK" width="1" begin="1" end="1" resetval="0x0" description="Memory sleep-wake domain" range="" rwaccess="R"/>
    <bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="0x0" description="AlwaysON Power Domain" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDCFG12" acronym="PSC0_PDCFG12" offset="0x430" width="32" description="Power Domain Configuration Register 12 The PDCFG12 register is a status register (read only). It shows PSC settings for easy debug.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="0x0" description="Icepick suuport" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MEMSLPKWK" width="1" begin="1" end="1" resetval="0x0" description="Memory sleep-wake domain" range="" rwaccess="R"/>
    <bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="0x0" description="AlwaysON Power Domain" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDCFG13" acronym="PSC0_PDCFG13" offset="0x434" width="32" description="Power Domain Configuration Register 13 The PDCFG13 register is a status register (read only). It shows PSC settings for easy debug.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="0x0" description="Icepick suuport" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MEMSLPKWK" width="1" begin="1" end="1" resetval="0x0" description="Memory sleep-wake domain" range="" rwaccess="R"/>
    <bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="0x0" description="AlwaysON Power Domain" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDCFG14" acronym="PSC0_PDCFG14" offset="0x438" width="32" description="Power Domain Configuration Register 14 The PDCFG14 register is a status register (read only). It shows PSC settings for easy debug.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="0x0" description="Icepick suuport" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MEMSLPKWK" width="1" begin="1" end="1" resetval="0x0" description="Memory sleep-wake domain" range="" rwaccess="R"/>
    <bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="0x0" description="AlwaysON Power Domain" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_PDCFG15" acronym="PSC0_PDCFG15" offset="0x442" width="32" description="Power Domain Configuration Register 15 The PDCFG15 register is a status register (read only). It shows PSC settings for easy debug.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ICEPICK" width="1" begin="3" end="3" resetval="0x0" description="Icepick suuport" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MEMSLPKWK" width="1" begin="1" end="1" resetval="0x0" description="Memory sleep-wake domain" range="" rwaccess="R"/>
    <bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="0x0" description="AlwaysON Power Domain" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG0" acronym="PSC0_MDCFG0" offset="0x600" width="32" description="Module Configuration Register 0 The MDCFG0 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG1" acronym="PSC0_MDCFG1" offset="0x604" width="32" description="Module Configuration Register 1 The MDCFG1 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG2" acronym="PSC0_MDCFG2" offset="0x608" width="32" description="Module Configuration Register 2 The MDCFG2 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG3" acronym="PSC0_MDCFG3" offset="0x60C" width="32" description="Module Configuration Register 3 The MDCFG3 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG4" acronym="PSC0_MDCFG4" offset="0x610" width="32" description="Module Configuration Register 4 The MDCFG4 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG5" acronym="PSC0_MDCFG5" offset="0x614" width="32" description="Module Configuration Register 5 The MDCFG5 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG6" acronym="PSC0_MDCFG6" offset="0x618" width="32" description="Module Configuration Register 6 The MDCFG6 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG7" acronym="PSC0_MDCFG7" offset="0x61C" width="32" description="Module Configuration Register 7 The MDCFG7 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG8" acronym="PSC0_MDCFG8" offset="0x620" width="32" description="Module Configuration Register 8 The MDCFG8 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG9" acronym="PSC0_MDCFG9" offset="0x624" width="32" description="Module Configuration Register 9 The MDCFG9 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG10" acronym="PSC0_MDCFG10" offset="0x628" width="32" description="Module Configuration Register 10 The MDCFG10 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG11" acronym="PSC0_MDCFG11" offset="0x62C" width="32" description="Module Configuration Register 11 The MDCFG11 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG12" acronym="PSC0_MDCFG12" offset="0x630" width="32" description="Module Configuration Register 12 The MDCFG12 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG13" acronym="PSC0_MDCFG13" offset="0x634" width="32" description="Module Configuration Register 13 The MDCFG13 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG14" acronym="PSC0_MDCFG14" offset="0x638" width="32" description="Module Configuration Register 14 The MDCFG14 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG15" acronym="PSC0_MDCFG15" offset="0x63C" width="32" description="Module Configuration Register 15 The MDCFG15 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG16" acronym="PSC0_MDCFG16" offset="0x640" width="32" description="Module Configuration Register 16 The MDCFG16 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG17" acronym="PSC0_MDCFG17" offset="0x644" width="32" description="Module Configuration Register 17 The MDCFG17 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG18" acronym="PSC0_MDCFG18" offset="0x648" width="32" description="Module Configuration Register 18 The MDCFG18 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG19" acronym="PSC0_MDCFG19" offset="0x64C" width="32" description="Module Configuration Register 19 The MDCFG19 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG20" acronym="PSC0_MDCFG20" offset="0x650" width="32" description="Module Configuration Register 20 The MDCFG20 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG21" acronym="PSC0_MDCFG21" offset="0x654" width="32" description="Module Configuration Register 21 The MDCFG21 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG22" acronym="PSC0_MDCFG22" offset="0x658" width="32" description="Module Configuration Register 22 The MDCFG22 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG23" acronym="PSC0_MDCFG23" offset="0x65C" width="32" description="Module Configuration Register 23 The MDCFG23 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG24" acronym="PSC0_MDCFG24" offset="0x660" width="32" description="Module Configuration Register 24 The MDCFG24 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG25" acronym="PSC0_MDCFG25" offset="0x664" width="32" description="Module Configuration Register 25 The MDCFG25 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG26" acronym="PSC0_MDCFG26" offset="0x668" width="32" description="Module Configuration Register 26 The MDCFG26 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG27" acronym="PSC0_MDCFG27" offset="0x66C" width="32" description="Module Configuration Register 27 The MDCFG27 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG28" acronym="PSC0_MDCFG28" offset="0x670" width="32" description="Module Configuration Register 28 The MDCFG28 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG29" acronym="PSC0_MDCFG29" offset="0x674" width="32" description="Module Configuration Register 29 The MDCFG29 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG30" acronym="PSC0_MDCFG30" offset="0x678" width="32" description="Module Configuration Register 30 The MDCFG30 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG31" acronym="PSC0_MDCFG31" offset="0x67C" width="32" description="Module Configuration Register 31 The MDCFG31 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG32" acronym="PSC0_MDCFG32" offset="0x680" width="32" description="Module Configuration Register 32 The MDCFG32 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG33" acronym="PSC0_MDCFG33" offset="0x684" width="32" description="Module Configuration Register 33 The MDCFG33 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG34" acronym="PSC0_MDCFG34" offset="0x688" width="32" description="Module Configuration Register 34 The MDCFG34 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG35" acronym="PSC0_MDCFG35" offset="0x68C" width="32" description="Module Configuration Register 35 The MDCFG35 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG36" acronym="PSC0_MDCFG36" offset="0x690" width="32" description="Module Configuration Register 36 The MDCFG36 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG37" acronym="PSC0_MDCFG37" offset="0x694" width="32" description="Module Configuration Register 37 The MDCFG37 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG38" acronym="PSC0_MDCFG38" offset="0x698" width="32" description="Module Configuration Register 38 The MDCFG38 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG39" acronym="PSC0_MDCFG39" offset="0x69C" width="32" description="Module Configuration Register 39 The MDCFG39 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG40" acronym="PSC0_MDCFG40" offset="0x6A0" width="32" description="Module Configuration Register 40 The MDCFG40 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCFG42" acronym="PSC0_MDCFG42" offset="0x6A8" width="32" description="Module Configuration Register 42 The MDCFG42 register is a constant register showing some PSC settings for easy debug. This register is read only.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDOM" width="5" begin="20" end="16" resetval="0x0" description="Power Domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC" width="1" begin="10" end="10" resetval="0x0" description="Async Lpsc" range="" rwaccess="R"/>
    <bitfield id="MSTGKT" width="1" begin="9" end="9" resetval="0x0" description="Master Gasket support" range="" rwaccess="R"/>
    <bitfield id="PERMDIS" width="1" begin="8" end="8" resetval="0x0" description="Permanently Disable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLHANDSHAKE" width="1" begin="6" end="6" resetval="0x0" description="RTL parameter PLL_HANDSHAKE" range="" rwaccess="R"/>
    <bitfield id="NUMSCRDISBALE" width="2" begin="5" end="4" resetval="0x0" description="NUMBER OF POWER CLK disbale REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLKEN" width="2" begin="3" end="2" resetval="0x0" description="NUMBER OF POWER CLK enable REQUIRED on LPSC" range="" rwaccess="R"/>
    <bitfield id="NUMCLK" width="2" begin="1" end="0" resetval="0x0" description="Number of modclks supported on LPSC" range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT0" acronym="PSC0_MDSTAT0" offset="0x800" width="32" description="Module Status Register 0 The MDSTAT0 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x1" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x3" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT1" acronym="PSC0_MDSTAT1" offset="0x804" width="32" description="Module Status Register 1 The MDSTAT1 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x1" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x3" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT2" acronym="PSC0_MDSTAT2" offset="0x808" width="32" description="Module Status Register 2 The MDSTAT2 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x1" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x3" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT3" acronym="PSC0_MDSTAT3" offset="0x80C" width="32" description="Module Status Register 3 The MDSTAT3 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT4" acronym="PSC0_MDSTAT4" offset="0x810" width="32" description="Module Status Register 4 The MDSTAT4 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT5" acronym="PSC0_MDSTAT5" offset="0x814" width="32" description="Module Status Register 5 The MDSTAT5 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x1" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x3" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT6" acronym="PSC0_MDSTAT6" offset="0x818" width="32" description="Module Status Register 6 The MDSTAT6 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x1" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x3" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT7" acronym="PSC0_MDSTAT7" offset="0x81C" width="32" description="Module Status Register 7 The MDSTAT7 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT8" acronym="PSC0_MDSTAT8" offset="0x820" width="32" description="Module Status Register 8 The MDSTAT8 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT9" acronym="PSC0_MDSTAT9" offset="0x824" width="32" description="Module Status Register 9 The MDSTAT9 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT10" acronym="PSC0_MDSTAT10" offset="0x828" width="32" description="Module Status Register 10 The MDSTAT10 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT11" acronym="PSC0_MDSTAT11" offset="0x82C" width="32" description="Module Status Register 11 The MDSTAT11 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT12" acronym="PSC0_MDSTAT12" offset="0x830" width="32" description="Module Status Register 12 The MDSTAT12 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT13" acronym="PSC0_MDSTAT13" offset="0x834" width="32" description="Module Status Register 13 The MDSTAT13 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT14" acronym="PSC0_MDSTAT14" offset="0x838" width="32" description="Module Status Register 14 The MDSTAT14 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT15" acronym="PSC0_MDSTAT15" offset="0x83C" width="32" description="Module Status Register 15 The MDSTAT15 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x1" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x3" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT16" acronym="PSC0_MDSTAT16" offset="0x840" width="32" description="Module Status Register 16 The MDSTAT16 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT17" acronym="PSC0_MDSTAT17" offset="0x844" width="32" description="Module Status Register 17 The MDSTAT17 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT18" acronym="PSC0_MDSTAT18" offset="0x848" width="32" description="Module Status Register 18 The MDSTAT18 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT19" acronym="PSC0_MDSTAT19" offset="0x84C" width="32" description="Module Status Register 19 The MDSTAT19 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT20" acronym="PSC0_MDSTAT20" offset="0x850" width="32" description="Module Status Register 20 The MDSTAT20 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT21" acronym="PSC0_MDSTAT21" offset="0x854" width="32" description="Module Status Register 21 The MDSTAT21 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT22" acronym="PSC0_MDSTAT22" offset="0x858" width="32" description="Module Status Register 22 The MDSTAT22 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT23" acronym="PSC0_MDSTAT23" offset="0x85C" width="32" description="Module Status Register 23 The MDSTAT23 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x1" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x3" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT24" acronym="PSC0_MDSTAT24" offset="0x860" width="32" description="Module Status Register 24 The MDSTAT24 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x1" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x3" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT25" acronym="PSC0_MDSTAT25" offset="0x864" width="32" description="Module Status Register 25 The MDSTAT25 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x1" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x3" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT26" acronym="PSC0_MDSTAT26" offset="0x868" width="32" description="Module Status Register 26 The MDSTAT26 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT27" acronym="PSC0_MDSTAT27" offset="0x86C" width="32" description="Module Status Register 27 The MDSTAT27 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT28" acronym="PSC0_MDSTAT28" offset="0x870" width="32" description="Module Status Register 28 The MDSTAT28 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT29" acronym="PSC0_MDSTAT29" offset="0x874" width="32" description="Module Status Register 29 The MDSTAT29 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT30" acronym="PSC0_MDSTAT30" offset="0x878" width="32" description="Module Status Register 30 The MDSTAT30 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT31" acronym="PSC0_MDSTAT31" offset="0x87C" width="32" description="Module Status Register 31 The MDSTAT31 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT32" acronym="PSC0_MDSTAT32" offset="0x880" width="32" description="Module Status Register 32 The MDSTAT32 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT33" acronym="PSC0_MDSTAT33" offset="0x884" width="32" description="Module Status Register 33 The MDSTAT33 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT34" acronym="PSC0_MDSTAT34" offset="0x888" width="32" description="Module Status Register 34 The MDSTAT34 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT35" acronym="PSC0_MDSTAT35" offset="0x88C" width="32" description="Module Status Register 35 The MDSTAT35 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT36" acronym="PSC0_MDSTAT36" offset="0x890" width="32" description="Module Status Register 36 The MDSTAT36 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT37" acronym="PSC0_MDSTAT37" offset="0x894" width="32" description="Module Status Register 37 The MDSTAT37 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT38" acronym="PSC0_MDSTAT38" offset="0x898" width="32" description="Module Status Register 38 The MDSTAT38 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT39" acronym="PSC0_MDSTAT39" offset="0x89C" width="32" description="Module Status Register 39 The MDSTAT39 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT40" acronym="PSC0_MDSTAT40" offset="0x8A0" width="32" description="Module Status Register 40 The MDSTAT40 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x1" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x3" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDSTAT42" acronym="PSC0_MDSTAT42" offset="0x8A8" width="32" description="Module Status Register 42 The MDSTAT42 register bit-fields show the status of each module. One register per module on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0x0" description="Emulation Alters Module State Inhibits Module Inactive or Force Module Active" range="" rwaccess="R"/>
    <bitfield id="EMURST" width="1" begin="16" end="16" resetval="0x0" description="Emulation Alters Reset (lrst or mrst) to Module" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MCKOPUT" width="1" begin="12" end="12" resetval="0x0" description="Actual modclk output to module" range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="MRSTZ" width="1" begin="10" end="10" resetval="0x0" description="Module reset actual status" range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Module local reset initialization done status" range="" rwaccess="R"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset actual status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="These bits indicate the current module state." range="" rwaccess="R"/>
  </register>
  <register id="PSC0_MDCTL0" acronym="PSC0_MDCTL0" offset="0xA00" width="32" description="Module Control Register 0 The MDCTL0 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x3" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL1" acronym="PSC0_MDCTL1" offset="0xA04" width="32" description="Module Control Register 1 The MDCTL1 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x3" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL2" acronym="PSC0_MDCTL2" offset="0xA08" width="32" description="Module Control Register 2 The MDCTL2 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x3" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL3" acronym="PSC0_MDCTL3" offset="0xA0C" width="32" description="Module Control Register 3 The MDCTL3 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL4" acronym="PSC0_MDCTL4" offset="0xA10" width="32" description="Module Control Register 4 The MDCTL4 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL5" acronym="PSC0_MDCTL5" offset="0xA14" width="32" description="Module Control Register 5 The MDCTL5 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x3" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL6" acronym="PSC0_MDCTL6" offset="0xA18" width="32" description="Module Control Register 6 The MDCTL6 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x3" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL7" acronym="PSC0_MDCTL7" offset="0xA1C" width="32" description="Module Control Register 7 The MDCTL7 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL8" acronym="PSC0_MDCTL8" offset="0xA20" width="32" description="Module Control Register 8 The MDCTL8 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL9" acronym="PSC0_MDCTL9" offset="0xA24" width="32" description="Module Control Register 9 The MDCTL9 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL10" acronym="PSC0_MDCTL10" offset="0xA28" width="32" description="Module Control Register 10 The MDCTL10 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL11" acronym="PSC0_MDCTL11" offset="0xA2C" width="32" description="Module Control Register 11 The MDCTL11 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL12" acronym="PSC0_MDCTL12" offset="0xA30" width="32" description="Module Control Register 12 The MDCTL12 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL13" acronym="PSC0_MDCTL13" offset="0xA34" width="32" description="Module Control Register 13 The MDCTL13 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL14" acronym="PSC0_MDCTL14" offset="0xA38" width="32" description="Module Control Register 14 The MDCTL14 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL15" acronym="PSC0_MDCTL15" offset="0xA3C" width="32" description="Module Control Register 15 The MDCTL15 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x3" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL16" acronym="PSC0_MDCTL16" offset="0xA40" width="32" description="Module Control Register 16 The MDCTL16 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL17" acronym="PSC0_MDCTL17" offset="0xA44" width="32" description="Module Control Register 17 The MDCTL17 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL18" acronym="PSC0_MDCTL18" offset="0xA48" width="32" description="Module Control Register 18 The MDCTL18 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL19" acronym="PSC0_MDCTL19" offset="0xA4C" width="32" description="Module Control Register 19 The MDCTL19 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL20" acronym="PSC0_MDCTL20" offset="0xA50" width="32" description="Module Control Register 20 The MDCTL20 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL21" acronym="PSC0_MDCTL21" offset="0xA54" width="32" description="Module Control Register 21 The MDCTL21 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL22" acronym="PSC0_MDCTL22" offset="0xA58" width="32" description="Module Control Register 22 The MDCTL22 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL23" acronym="PSC0_MDCTL23" offset="0xA5C" width="32" description="Module Control Register 23 The MDCTL23 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x3" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL24" acronym="PSC0_MDCTL24" offset="0xA60" width="32" description="Module Control Register 24 The MDCTL24 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x3" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL25" acronym="PSC0_MDCTL25" offset="0xA64" width="32" description="Module Control Register 25 The MDCTL25 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x3" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL26" acronym="PSC0_MDCTL26" offset="0xA68" width="32" description="Module Control Register 26 The MDCTL26 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL27" acronym="PSC0_MDCTL27" offset="0xA6C" width="32" description="Module Control Register 27 The MDCTL27 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL28" acronym="PSC0_MDCTL28" offset="0xA70" width="32" description="Module Control Register 28 The MDCTL28 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL29" acronym="PSC0_MDCTL29" offset="0xA74" width="32" description="Module Control Register 29 The MDCTL29 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL30" acronym="PSC0_MDCTL30" offset="0xA78" width="32" description="Module Control Register 30 The MDCTL30 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL31" acronym="PSC0_MDCTL31" offset="0xA7C" width="32" description="Module Control Register 31 The MDCTL31 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL32" acronym="PSC0_MDCTL32" offset="0xA80" width="32" description="Module Control Register 32 The MDCTL32 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL33" acronym="PSC0_MDCTL33" offset="0xA84" width="32" description="Module Control Register 33 The MDCTL33 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL34" acronym="PSC0_MDCTL34" offset="0xA88" width="32" description="Module Control Register 34 The MDCTL34 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL35" acronym="PSC0_MDCTL35" offset="0xA8C" width="32" description="Module Control Register 35 The MDCTL35 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL36" acronym="PSC0_MDCTL36" offset="0xA90" width="32" description="Module Control Register 36 The MDCTL36 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL37" acronym="PSC0_MDCTL37" offset="0xA94" width="32" description="Module Control Register 37 The MDCTL37 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL38" acronym="PSC0_MDCTL38" offset="0xA98" width="32" description="Module Control Register 38 The MDCTL38 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL39" acronym="PSC0_MDCTL39" offset="0xA9C" width="32" description="Module Control Register 39 The MDCTL39 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL40" acronym="PSC0_MDCTL40" offset="0xAA0" width="32" description="Module Control Register 40 The MDCTL40 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x3" description="Module Next State." range="" rwaccess="RW"/>
  </register>
  <register id="PSC0_MDCTL42" acronym="PSC0_MDCTL42" offset="0xAA8" width="32" description="Module Control Register 42 The MDCTL42 register provides specific control for the individual module. One register per module on the device.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset Isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRSTZ" width="1" begin="8" end="8" resetval="0x0" description="Module local reset control (only applicable to some modules)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Module Next State." range="" rwaccess="RW"/>
  </register>
</module>
