//
// Verilog Module mopshub_lib.tb_node_rec_demux
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 16:37:48 01/07/21
//
// using Mentor Graphics HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module tb_node_rec_demux ;
   // Internal Declarations
   // Inputs

   // Outputs
   wire  [32:0] can_rec;
   
   node_rec_mux uut (
      .can_rec0(can_rec[0]), 
      .can_rec1(can_rec[1]), 
      .can_rec2(can_rec[2]), 
      .can_rec3(can_rec[3]), 
      .can_rec4(can_rec[4]), 
      .can_rec5(can_rec[5]), 
      .can_rec6(can_rec[6]), 
      .can_rec7(can_rec[7]),
      .can_rec8(can_rec[8]), 
      .can_rec9(can_rec[9]), 
      .can_rec10(can_rec[10]), 
      .can_rec11(can_rec[11]),
      .can_rec12(can_rec[12]), 
      .can_rec13(can_rec[13]), 
      .can_rec14(can_rec[14]), 
      .can_rec15(can_rec[15]), 
      .can_rec16(can_rec[16]), 
      .can_rec17(can_rec[17]),
      .can_rec18(can_rec[18]), 
      .can_rec19(can_rec[19]), 
      .can_rec20(can_rec[20]),
      .can_rec21(can_rec[21]), 
      .can_rec22(can_rec[22]), 
      .can_rec23(can_rec[23]), 
      .can_rec24(can_rec[24]), 
      .can_rec25(can_rec[25]), 
      .can_rec26(can_rec[26]), 
      .can_rec27(can_rec[27]),
      .can_rec28(can_rec[28]), 
      .can_rec29(can_rec[29]),               
      .can_rec30(can_rec[30]), 
      .can_rec31(can_rec[31])
   );
   initial begin
    $monitor("TIME = %g can_rec[0] = %b can_rec[1] = %b",
    $time,can_rec[0],can_rec[1]);
    can_rec[0] = 1;
    
  //    can_rec[1] = 1; 
//    
//    can_rec[2] = 1;  #10;
//    
//    can_rec[30] = 1; #10;
//    
//    can_rec[31] = 1;  #10;
    end  
   

endmodule
