0.6
2019.1
May 24 2019
15:06:07
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question1/Question1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question1/Question1.srcs/sources_1/new/FA_1bit.v,1669191739,verilog,,D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question1/Question1.srcs/sources_1/new/FA_4bit_tb.v,,FA_1bit;FA_4bit,,,,,,,,
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question1/Question1.srcs/sources_1/new/FA_4bit_tb.v,1669190827,verilog,,,,FA_4bit_tb,,,,,,,,
