// Seed: 2369371268
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    output tri1 id_3,
    output supply1 id_4,
    output tri id_5,
    output tri0 id_6,
    input tri0 id_7,
    output wand id_8,
    output wire id_9
);
  wire id_11;
  wire id_12;
  assign id_0 = 1;
  tri0 id_13, id_14, id_15, id_16;
  assign id_16 = (1'b0);
  assign id_11 = id_14;
  id_17(
      1
  );
  wire id_18, id_19, id_20;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    output wire  id_2,
    input  tri0  id_3,
    input  wire  id_4
);
  id_6(
      .id_0(id_4), .id_1(1), .id_2(1), .id_3(id_0), .id_4(1)
  );
  always id_2 = id_0;
  id_7(
      id_1
  ); module_0(
      id_2, id_4, id_4, id_2, id_2, id_2, id_2, id_0, id_2, id_2
  );
  always_comb id_1 <= 1;
  id_8(
      1, 1, 1, 1
  );
endmodule
