.\"t
.\" Automatically generated by Pandoc 1.16.0.2
.\"
.TH "LSL\- Logical Shift Left \- \- AVR Assembler" "" "" "" ""
.hy
.SH AVR Assembler Instructions
.SS LSL \- Logical Shift Left
.SS Description:
.PP
Shifts all bits in Rd one place to the left.
Bit 0 is cleared.
Bit 7 is loaded into the C flag of the
SREG (avrassembler.wb_nomenclature.html#avrassembler.Status_Register) .
This operation effectively multiplies signed and unsigned values by two.
.PP
Operation:
.PP
.TS
tab(@);
l l l l l.
T{
.PP
C
T}@T{
.PP
←
T}@T{
.PP
b7\[em]\[em]\[em]\[em]\[em]\[em]b0
T}@T{
.PP
←
T}@T{
.PP
0
T}
.TE
.PP
Syntax: Operands: Program Counter:
.PP
(i) LSL Rd 0 ≤ d ≤ 31 PC ← PC + 1
.PP
16\-bit Opcode: (see ADD Rd,Rd)
.PP
.TS
tab(@);
l l l l.
T{
.PP
0000
T}@T{
.PP
11dd
T}@T{
.PP
dddd
T}@T{
.PP
dddd
T}
.TE
.SS Status Register (SREG) and Boolean Formula:
.PP
.TS
tab(@);
l l l l l l l l.
T{
.PP
I
T}@T{
.PP
T
T}@T{
.PP
H
T}@T{
.PP
S
T}@T{
.PP
V
T}@T{
.PP
N
T}@T{
.PP
Z
T}@T{
.PP
C
T}
_
T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
⇔
T}@T{
.PP
⇔
T}@T{
.PP
⇔
T}@T{
.PP
⇔
T}@T{
.PP
⇔
T}@T{
.PP
⇔
T}
.TE
.PP
H: Rd3
.PP
S: N ⊕ V, For signed tests.
.PP
V: N ⊕ C (For N and C after the shift)
.PP
N: R7
.PP
Set if MSB of the result is set; cleared otherwise.
.PP
Z:
$\\overline{R7} \\overline{R6} \\overline{R5} \\overline{R4}$
.PP
$\\overline{R3} \\overline{R2} \\overline{R1} \\overline{R0}$
.PP
.PP
Set if the result is $00; cleared otherwise.
.PP
C: Rd7
.PP
Set if, before the shift, the MSB of Rd was set; cleared otherwise.
.PP
R (Result) equals Rd after the operation.
.PP
Example:
.IP
.nf
\f[C]
add\ r0,\ r4\ ;\ Add\ r4\ to\ r0
lsl\ r0\ ;\ Multiply\ r0\ by\ 2
\f[]
.fi
.PP
.PP
Words: 1 (2 bytes)
.PP
Cycles: 1
