Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Sun Apr 23 13:56:47 2017
| Host         : skyworks running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file tk3_top_timing_summary_routed.rpt -rpx tk3_top_timing_summary_routed.rpx
| Design       : tk3_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/flag_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_clk_div_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/flag_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_clk_div_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/flag_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_clk_div_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/flag_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_clk_div_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/flag_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_clk_div_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1275 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.516        0.000                      0                 5312        0.033        0.000                      0                 5312        9.020        0.000                       0                  2279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.516        0.000                      0                 5312        0.033        0.000                      0                 5312        9.020        0.000                       0                  2279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.516ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 0.580ns (6.261%)  route 8.684ns (93.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.882     3.176    design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y114        FDRE                                         r  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y114        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=69, routed)          6.221     9.853    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     9.977 r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_1/O
                         net (fo=75, routed)          2.463    12.440    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_0_in
    SLICE_X32Y63         FDRE                                         r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.474    22.653    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y63         FDRE                                         r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                         clock pessimism              0.129    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X32Y63         FDRE (Setup_fdre_C_R)       -0.524    21.956    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  9.516    

Slack (MET) :             9.516ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 0.580ns (6.261%)  route 8.684ns (93.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.882     3.176    design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y114        FDRE                                         r  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y114        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=69, routed)          6.221     9.853    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     9.977 r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_1/O
                         net (fo=75, routed)          2.463    12.440    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_0_in
    SLICE_X32Y63         FDRE                                         r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.474    22.653    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y63         FDRE                                         r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                         clock pessimism              0.129    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X32Y63         FDRE (Setup_fdre_C_R)       -0.524    21.956    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  9.516    

Slack (MET) :             9.516ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 0.580ns (6.261%)  route 8.684ns (93.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.882     3.176    design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y114        FDRE                                         r  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y114        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=69, routed)          6.221     9.853    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     9.977 r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_1/O
                         net (fo=75, routed)          2.463    12.440    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_0_in
    SLICE_X32Y63         FDRE                                         r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.474    22.653    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y63         FDRE                                         r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                         clock pessimism              0.129    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X32Y63         FDRE (Setup_fdre_C_R)       -0.524    21.956    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  9.516    

Slack (MET) :             9.516ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 0.580ns (6.261%)  route 8.684ns (93.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.882     3.176    design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y114        FDRE                                         r  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y114        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=69, routed)          6.221     9.853    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     9.977 r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_1/O
                         net (fo=75, routed)          2.463    12.440    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_0_in
    SLICE_X32Y63         FDRE                                         r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.474    22.653    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y63         FDRE                                         r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
                         clock pessimism              0.129    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X32Y63         FDRE (Setup_fdre_C_R)       -0.524    21.956    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  9.516    

Slack (MET) :             9.593ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 0.580ns (6.311%)  route 8.610ns (93.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.882     3.176    design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y114        FDRE                                         r  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y114        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=69, routed)          6.221     9.853    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     9.977 r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_1/O
                         net (fo=75, routed)          2.390    12.366    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_0_in
    SLICE_X36Y60         FDRE                                         r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.477    22.656    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y60         FDRE                                         r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism              0.129    22.785    
                         clock uncertainty           -0.302    22.483    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.524    21.959    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.959    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                  9.593    

Slack (MET) :             9.593ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 0.580ns (6.311%)  route 8.610ns (93.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.882     3.176    design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y114        FDRE                                         r  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y114        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=69, routed)          6.221     9.853    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     9.977 r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_1/O
                         net (fo=75, routed)          2.390    12.366    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_0_in
    SLICE_X36Y60         FDRE                                         r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.477    22.656    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y60         FDRE                                         r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                         clock pessimism              0.129    22.785    
                         clock uncertainty           -0.302    22.483    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.524    21.959    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.959    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                  9.593    

Slack (MET) :             9.593ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 0.580ns (6.311%)  route 8.610ns (93.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.882     3.176    design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y114        FDRE                                         r  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y114        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=69, routed)          6.221     9.853    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     9.977 r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_1/O
                         net (fo=75, routed)          2.390    12.366    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_0_in
    SLICE_X36Y60         FDRE                                         r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.477    22.656    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y60         FDRE                                         r  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                         clock pessimism              0.129    22.785    
                         clock uncertainty           -0.302    22.483    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.524    21.959    design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         21.959    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                  9.593    

Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 0.580ns (6.331%)  route 8.582ns (93.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.882     3.176    design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y114        FDRE                                         r  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y114        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=69, routed)          5.827     9.459    design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     9.583 r  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_1/O
                         net (fo=75, routed)          2.755    12.338    design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_0_in
    SLICE_X42Y64         FDRE                                         r  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.474    22.653    design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y64         FDRE                                         r  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                         clock pessimism              0.129    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.524    21.956    design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -12.338    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 0.580ns (6.331%)  route 8.582ns (93.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.882     3.176    design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y114        FDRE                                         r  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y114        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=69, routed)          5.827     9.459    design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     9.583 r  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_1/O
                         net (fo=75, routed)          2.755    12.338    design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_0_in
    SLICE_X42Y64         FDRE                                         r  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.474    22.653    design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y64         FDRE                                         r  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                         clock pessimism              0.129    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.524    21.956    design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -12.338    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 0.580ns (6.331%)  route 8.582ns (93.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.882     3.176    design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y114        FDRE                                         r  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y114        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=69, routed)          5.827     9.459    design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     9.583 r  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_1/O
                         net (fo=75, routed)          2.755    12.338    design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_0_in
    SLICE_X42Y64         FDRE                                         r  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        1.474    22.653    design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y64         FDRE                                         r  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                         clock pessimism              0.129    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.524    21.956    design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg1_reg[9]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                         -12.338    
  -------------------------------------------------------------------
                         slack                                  9.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.749%)  route 0.148ns (44.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.639     0.975    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y100        FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg2_reg[27]/Q
                         net (fo=1, routed)           0.148     1.264    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg2[27]
    SLICE_X42Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.309 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.309    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X42Y99         FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.825     1.191    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y99         FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.120     1.276    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.355ns (70.790%)  route 0.146ns (29.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.557     0.893    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/clk_in
    SLICE_X44Y99         FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]/Q
                         net (fo=5, routed)           0.146     1.179    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.339 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.340    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[20]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.394 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.394    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[24]_i_1_n_7
    SLICE_X44Y100        FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.911     1.277    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/clk_in
    SLICE_X44Y100        FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[24]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.366ns (71.417%)  route 0.146ns (28.583%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.557     0.893    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/clk_in
    SLICE_X44Y99         FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]/Q
                         net (fo=5, routed)           0.146     1.179    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.339 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.340    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[20]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.405 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.405    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[24]_i_1_n_5
    SLICE_X44Y100        FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.911     1.277    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/clk_in
    SLICE_X44Y100        FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[26]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.769%)  route 0.154ns (45.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.639     0.975    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q
                         net (fo=3, routed)           0.154     1.270    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg0[24]
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.315 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.315    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X43Y99         FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.825     1.191    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y99         FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.656     0.992    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.285    design_1_w_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.885     1.251    design_1_w_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.647%)  route 0.132ns (48.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.634     0.970    design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y113        FDRE                                         r  design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.132     1.243    design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X46Y112        SRL16E                                       r  design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.906     1.272    design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y112        SRL16E                                       r  design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.286     0.986    
    SLICE_X46Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.169    design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/Interrupt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.175%)  route 0.234ns (52.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.632     0.968    design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X50Y111        FDSE                                         r  design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDSE (Prop_fdse_C_Q)         0.164     1.132 r  design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/Q
                         net (fo=10, routed)          0.234     1.366    design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[4]
    SLICE_X49Y109        LUT5 (Prop_lut5_I0_O)        0.045     1.411 r  design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Interrupt_i_2/O
                         net (fo=1, routed)           0.000     1.411    design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/Interrupt0
    SLICE_X49Y109        FDRE                                         r  design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/Interrupt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.909     1.275    design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X49Y109        FDRE                                         r  design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/Interrupt_reg/C
                         clock pessimism             -0.039     1.236    
    SLICE_X49Y109        FDRE (Hold_fdre_C_D)         0.092     1.328    design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/Interrupt_reg
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.746%)  route 0.146ns (27.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.557     0.893    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/clk_in
    SLICE_X44Y99         FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]/Q
                         net (fo=5, routed)           0.146     1.179    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.339 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.340    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[20]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.430 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.430    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[24]_i_1_n_6
    SLICE_X44Y100        FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.911     1.277    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/clk_in
    SLICE_X44Y100        FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[25]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.746%)  route 0.146ns (27.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.557     0.893    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/clk_in
    SLICE_X44Y99         FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]/Q
                         net (fo=5, routed)           0.146     1.179    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.339 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.340    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[20]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.430 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.430    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[24]_i_1_n_4
    SLICE_X44Y100        FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.911     1.277    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/clk_in
    SLICE_X44Y100        FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[27]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.394ns (72.898%)  route 0.146ns (27.102%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.557     0.893    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/clk_in
    SLICE_X44Y99         FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]/Q
                         net (fo=5, routed)           0.146     1.179    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[22]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.339 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.340    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[20]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.379 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.379    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[24]_i_1_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.433 r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.433    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[28]_i_1_n_7
    SLICE_X44Y101        FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2279, routed)        0.911     1.277    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/clk_in
    SLICE_X44Y101        FDRE                                         r  design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[28]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y101        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_w_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_w_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X45Y109   design_1_w_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X44Y108   design_1_w_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X44Y108   design_1_w_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X44Y108   design_1_w_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X44Y108   design_1_w_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X49Y107   design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X48Y109   design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X48Y109   design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X48Y109   design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y91    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y91    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y92    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y92    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y92    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y92    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y99    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y99    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y99    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y99    design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X46Y114   design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X26Y111   design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X46Y112   design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X46Y112   design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X46Y112   design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X46Y112   design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



