// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1880\sampleModel1880_1_sub\Mysubsystem_27.v
// Created: 2024-07-02 08:29:27
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_27
// Source Path: sampleModel1880_1_sub/Subsystem/Mysubsystem_27
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_27
          (clk,
           reset,
           enb,
           In1,
           Out1);


  input   clk;
  input   reset;
  input   enb;
  input   [31:0] In1;  // ufix32_En22
  output  signed [7:0] Out1;  // int8


  reg [31:0] cfblk136_reg [0:1];  // ufix32 [2]
  wire [31:0] cfblk136_reg_next [0:1];  // ufix32_En22 [2]
  wire [31:0] cfblk136_out1;  // ufix32_En22
  wire cfblk1_out1;
  wire signed [7:0] cfblk101_out1;  // int8
  wire signed [8:0] cfblk29_y;  // sfix9
  wire signed [8:0] cfblk29_1;  // sfix9
  wire signed [7:0] cfblk29_out1;  // int8


  always @(posedge clk or posedge reset)
    begin : cfblk136_process
      if (reset == 1'b1) begin
        cfblk136_reg[0] <= 32'b00000000000000000000000000000000;
        cfblk136_reg[1] <= 32'b00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          cfblk136_reg[0] <= cfblk136_reg_next[0];
          cfblk136_reg[1] <= cfblk136_reg_next[1];
        end
      end
    end

  assign cfblk136_out1 = cfblk136_reg[1];
  assign cfblk136_reg_next[0] = In1;
  assign cfblk136_reg_next[1] = cfblk136_reg[0];



  cfblk1 u_cfblk1 (.clk(clk),
                   .reset(reset),
                   .enb(enb),
                   .U(cfblk136_out1),  // ufix32_En22
                   .Y(cfblk1_out1)
                   );

  assign cfblk101_out1 = (cfblk1_out1 > 1'b0 ? 8'sb00000001 :
              8'sb00000000);



  assign cfblk29_1 = {cfblk101_out1[7], cfblk101_out1};
  assign cfblk29_y = (cfblk101_out1 < 8'sb00000000 ?  - (cfblk29_1) :
              {cfblk101_out1[7], cfblk101_out1});
  assign cfblk29_out1 = cfblk29_y[7:0];



  assign Out1 = cfblk29_out1;

endmodule  // Mysubsystem_27

