module pipeline_tb();
	logic clk, rst;
	logic [31:0] AcIns;
	logic JumpEn;
	logic [31:0] instruction;
	logic Wmem,Rmem,Wreg,Wpc;
	logic Wmem1,Rmem1,Wreg1,Wpc1;
	logic Wreg2,Rmem2,Wmem2;
	
	logic [31:0]ALURes;
	logic [3:0]DestR_3;
	logic [31:0]Res;
	logic [31:0]Res1;
	logic Wreg3;
	logic [3:0] DestR_4;
	logic[31:0] curr_pc;
	logic none;
	logic [1:0]num_op,inst;
	logic immF;
	logic[3:0] R2,R3,DestR;
	logic[26:0] immediate;
	logic [1:0] JmpF;
	logic [2:0]ALUIns;
	logic [1:0]ExtndSel;
	logic [31:0]R2r,R3r;
	logic [31:0]ExtendRes;
	logic [31:0]R3res;
	logic [31:0]R2res;
	logic [1:0]JmpF1;
	logic [2:0] ALUIns1;
	logic [31:0] R2res3,R3res3;
	logic [3:0] R2_2,R3_2,DestR_2;
	logic [31:0] R2res4,R3res4;
	logic Nflag,Zflag,Vflag,Cflag;	
	logic [31:0]ALURes1,R3res5;
	logic [31:0]CS;
	logic [7:0] GPIO;
	logic GPIOEn;	
	PipelineMem pipeMem(clk,rst|JumpEn,Wmem,Rmem,Wreg,Wpc,JmpF,ALUIns,R2res,R3res,R2,R3,DestR,
						Wmem1,Rmem1,Wreg1,Wpc1,JmpF1,ALUIns1,R2res3,R3res3,R2_2,R3_2,DestR_2);
	PipelineEx pipeEx(clk,rst,Wmem1,Rmem1,Wreg1,ALURes,R3res4,DestR_2,Wreg2,Rmem2,Wmem2,ALURes1,R3res5,DestR_3);
	PipelineWB pipeWb(clk,rst,Wreg2,Res,DestR_3,Wreg3,Res1,DestR_4);
	initial begin
		Wmem =  1'b0;
		Rmem = 1'b1;
		Wreg = 1'b0;
		Wpc = 1'b1;
		JmpF =  1'b11;
		ALUIns =  3'b010;
		R2Res = 32'd18;
		R3res =  32'd4;
		R2 =  4'd5;
		R3 = 6'd5;
		DestR =  4'd7;
		clk = 1'b0;
		rst = 1'b0;
		#1
		rst = 1'b1;
		#1
		rst = 1'b0;
	end
	always begin
		#5
		clk = ~clk;
	end
endmodule 