{
  "@type": "NewsArticle",
  "identifier": "2022--07--22--en--myfeed--HackerNews--NewsArticle--32190963",
  "url": "https://news.ycombinator.com/item?id=32190963",
  "headline": "Using Common Lisp to generate VHDL for ultra-lowlatency FPGAs",
  "publisher": {
    "@type": "Organization",
    "name": "HackerNews",
    "url": "https://news.ycombinator.com",
    "logo": "https://hn.buzzing.cc/avatar.png"
  },
  "description": "",
  "keywords": [],
  "author": {
    "@type": "Person",
    "name": "medo-bear",
    "url": "https://news.ycombinator.com/user?id=medo-bear"
  },
  "discussionUrl": "https://news.ycombinator.com/item?id=32190963",
  "sameAs": "http://lisp-univ-etc.blogspot.com/2013/06/lisp-hackers-marc-battyani.html",
  "dateCreated": "2022-07-22T12:52:33.586Z",
  "datePublished": "2022-07-22T11:52:15.000Z",
  "dateModified": "2022-07-22T12:52:33.586Z",
  "interactionStatistic": [
    {
      "@type": "InteractionCounter",
      "interactionType": {
        "@type": "LikeAction"
      },
      "userInteractionCount": 2
    },
    {
      "@type": "InteractionCounter",
      "interactionType": {
        "@type": "CommentAction"
      },
      "userInteractionCount": 1
    }
  ],
  "headline_zh-Hans": "使用Common Lisp为超低延迟的FPGA生成VHDL\n",
  "headline_zh-Hant": "使用Common Lisp為超低延遲的FPGA生成VHDL\n",
  "@context": [
    "https://schema.org",
    {
      "@vocab": "http://schema.org/",
      "@language": "en",
      "headline_zh-Hans": {
        "@id": "headline",
        "@language": "zh-Hans"
      },
      "headline_zh-Hant": {
        "@id": "headline",
        "@language": "zh-Hant"
      },
      "@version": 1.1
    }
  ]
}