 
****************************************
check_design summary:
Version:     O-2018.06-SP1
Date:        Tue Dec  5 21:53:22 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               2
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'add_tc_16_16', a pin on submodule 'u0_carry' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cin' is connected to logic 0. 
Warning: In design 'add_tc_16_16', a pin on submodule 'u4_carry' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cin' is connected to logic 0. 
1
