Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Sep 11 16:33:51 2020
| Host         : aandreev-inp running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file crystand_top_control_sets_placed.rpt
| Design       : crystand_top
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     2 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+---------------+------------------+------------------+----------------+
|                      Clock Signal                     | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+---------------+------------------+------------------+----------------+
|  ps_topp_i/processing_system7_0/inst/FCLK_CLK0        |               |                  |                3 |             16 |
|  pl_top_i/infrastructure_top_i/pll_inst/inst/clk_out1 |               |                  |                4 |             22 |
+-------------------------------------------------------+---------------+------------------+------------------+----------------+


