# Reading D:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:37 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 23:10:37 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/pc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:37 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 23:10:37 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:37 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/extend.v 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 23:10:37 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/Mux_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:37 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/Mux_1.v 
# -- Compiling module Mux_1
# 
# Top level modules:
# 	Mux_1
# End time: 23:10:37 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/Mux_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:37 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/Mux_16.v 
# -- Compiling module Mux_16
# 
# Top level modules:
# 	Mux_16
# End time: 23:10:37 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/RCA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:37 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/RCA.v 
# -- Compiling module RCA
# 
# Top level modules:
# 	RCA
# End time: 23:10:37 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/ripple_carry_adder_4b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/ripple_carry_adder_4b.v 
# -- Compiling module ripple_carry_adder_4b
# 
# Top level modules:
# 	ripple_carry_adder_4b
# End time: 23:10:38 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:10:38 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/CSA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/CSA.v 
# -- Compiling module CSA
# 
# Top level modules:
# 	CSA
# End time: 23:10:38 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:10:38 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/insn_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/insn_decoder.v 
# -- Compiling module insn_decoder
# 
# Top level modules:
# 	insn_decoder
# End time: 23:10:38 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/dffe_ref.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/dffe_ref.v 
# -- Compiling module dffe_ref
# 
# Top level modules:
# 	dffe_ref
# End time: 23:10:38 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/frequency_divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/frequency_divider.v 
# -- Compiling module frequency_divider
# 
# Top level modules:
# 	frequency_divider
# End time: 23:10:38 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:10:38 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/skeleton.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/skeleton.v 
# -- Compiling module skeleton
# 
# Top level modules:
# 	skeleton
# End time: 23:10:38 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/clk_div4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/clk_div4.v 
# -- Compiling module clk_div4
# 
# Top level modules:
# 	clk_div4
# End time: 23:10:38 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/imem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/imem.v 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 23:10:38 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/dmem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/dmem.v 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 23:10:38 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor {E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/skeleton_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:38 on Nov 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor" E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/skeleton_tb.v 
# -- Compiling module skeleton_tb
# 
# Top level modules:
# 	skeleton_tb
# End time: 23:10:38 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  skeleton_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" skeleton_tb 
# Start time: 23:10:39 on Nov 25,2022
# Loading work.skeleton_tb
# Loading work.skeleton
# Loading work.frequency_divider
# Loading work.clk_div4
# Loading work.imem
# Loading altera_mf_ver.altsyncram
# Loading work.dmem
# Loading work.regfile
# Loading work.processor
# Loading work.pc
# Loading work.extend
# Loading work.CSA
# Loading work.RCA
# Loading work.ripple_carry_adder_4b
# Loading work.full_adder
# Loading work.Mux_16
# Loading work.Mux_1
# Loading work.insn_decoder
# Loading work.alu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.dffe_ref
# ** Warning: (vsim-3015) E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/processor.v(126): [PCDPC] - Port size (32) does not match connection size (17) for port 'in2'. The port definition is at: E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/CSA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /skeleton_tb/skeleton_test/my_processor/myBR File: E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/CSA.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# ** Note: $stop    : E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/skeleton_tb.v(53)
#    Time: 4050 ns  Iteration: 0  Instance: /skeleton_tb
# Break in Module skeleton_tb at E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/skeleton_tb.v line 53
add wave -position insertpoint  \
sim:/skeleton_tb/skeleton_test/my_regfile/registers
restart
# ** Warning: (vsim-3015) E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/processor.v(126): [PCDPC] - Port size (32) does not match connection size (17) for port 'in2'. The port definition is at: E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/CSA.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /skeleton_tb/skeleton_test/my_processor/myBR File: E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/CSA.v
run -continue
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# ** Note: $stop    : E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/skeleton_tb.v(53)
#    Time: 4050 ns  Iteration: 0  Instance: /skeleton_tb
# Break in Module skeleton_tb at E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/skeleton_tb.v line 53
# End time: 23:11:17 on Nov 25,2022, Elapsed time: 0:00:38
# Errors: 0, Warnings: 2
