/*!
* Copyright (c) 2015, NXP Semiconductor, Inc.
* All rights reserved.
*
* \file MK64F12.h
* This file contains configuration options for the above processor
*
* Redistribution and use in source and binary forms, with or without modification,
* are permitted provided that the following conditions are met:
*
* o Redistributions of source code must retain the above copyright notice, this list
*   of conditions and the following disclaimer.
*
* o Redistributions in binary form must reproduce the above copyright notice, this
*   list of conditions and the following disclaimer in the documentation and/or
*   other materials provided with the distribution.
*
* o Neither the name of NXP Semiconductor, Inc. nor the names of its
*   contributors may be used to endorse or promote products derived from this
*   software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */


/** USER SETTINGS OF KINETIS MCU */
/**  Kinetis ARM Cortex-M4 model */
#ifndef _MK64F12_CFG_H
#define _MK64F12_CFG_H




#define KINETIS_MODEL K64_50MHz

/*  in the case of using USB VIRTUAL SERIAL LINK you must activate No break TRIM CHECKBOX in the master AN2295 PC Application  */
/*  the break impulse is replaced by using only 9 bits zero impulse  */
//  BREAK IMPULSE       |START| |0| |0| |0| |0| |0| |0| |0| |0| |0| |0| STOP|
//  ZERO IMPULSE        |START| |0| |0| |0| |0| |0| |0| |0| |0| |0| |STOP|
#define BOOTLOADER_SHORT_TRIM  1


/** Kinetis Flash memory size */
#define KINETIS_FLASH (1<<20)

/** Bootloader flash protection */
#define BOOTLOADER_FLASH_PROTECTION 0

/** Boot timeout after POR (Power On Reset) for wait to connect Master */
/** BOOT_WAITING_TIMEOUT * 10ms */
#define BOOT_WAITING_TIMEOUT 100


 /** Actual used UART module */
#define BOOT_UART_BASE UART1_BASE_PTR
#define BOOT_UART_SIM_SCG_REG  SIM_SCGC4
#define BOOT_UART_SIM_SCG_MASK SIM_SCGC4_UART1_MASK
#define BOOT_BUS_CLOCK        (32768 * 640)
 /** Actual used UART module */
 /** A range of UART baudrates is (9600 - 115200) */
//#define BOOT_UART_BAUD_RATE  9600
//#define BOOT_UART_BAUD_RATE    14400
//#define BOOT_UART_BAUD_RATE    19200
//#define BOOT_UART_BAUD_RATE  38400
#define BOOT_UART_BAUD_RATE  57600
//#define BOOT_UART_BAUD_RATE  76800
//#define BOOT_UART_BAUD_RATE  115200
//#define BOOT_UART_BAUD_RATE  128000
/** GPIO & UART pins initialization */


#define BOOT_UART_GPIO_PORT_RX   PORTE_BASE_PTR
#define BOOT_UART_GPIO_PORT_TX   PORTE_BASE_PTR
#define BOOT_UART_GPIO_PORT_SIM_SCG_REG  SIM_SCGC5
#define BOOT_UART_GPIO_PORT_SIM_SCG_MASK SIM_SCGC5_PORTE_MASK
/*  setting of multiplexer for UART alternative of pin */
#define BOOT_PIN_UART_ALTERNATIVE 3

/*  setting of multiplexer for GPIO alternative of pin */
#define BOOT_PIN_GPIO_ALTERNATIVE 1

#define BOOT_UART_GPIO_PIN_RX   1

#define BOOT_UART_GPIO_PIN_TX   0


 /** Actual used PIN reset setting */
#define BOOT_PIN_ENABLE_SIM_SCG_REG  SIM_SCGC5
#define BOOT_PIN_ENABLE_SIM_SCG_MASK SIM_SCGC5_PORTC_MASK
#define BOOT_PIN_ENABLE_PORT_BASE  PORTC_BASE_PTR

#define BOOT_PIN_ENABLE_GPIO_BASE  PTC_BASE_PTR

#define BOOT_PIN_ENABLE_NUM        4

 /** CRC module clock gating info */
#define BOOT_CRC_SIM_SCG_REG  SIM_SCGC6
#define BOOT_CRC_SIM_SCG_MASK SIM_SCGC6_CRC_MASK

/** BOOTLOADER FEATURES SETTINGS */
#define BOOTLOADER_ENABLE_READ_CMD  1

#define BOOTLOADER_INT_WATCHDOG     0

#define BOOTLOADER_ENABLE_VERIFY    1

#define BOOTLOADER_CRC_ENABLE       1

#define BOOTLOADER_AUTO_TRIMMING    1

#define BOOTLOADER_PIN_ENABLE       0

/** CALIBRATION OF BOOTLOADER TRIM SETTINGS */
#define BOOT_CALIBRATION_GPIO_BASE  PTE_BASE_PTR
/**
*
*
*     Advanced detail settings for non standard settings
*
*
 * */

#define VECTOR_TABLE_SIZE ( 0x400 )

 /** Flash block count of this MCU */
#define FLASH_BLOCK_CNT 1

 /** Start address of interrupt vector table */
#define INTERRUPT_VECTORS 0x0000

 /** Start address of relocated interrupt vector table */
#define RELOCATED_VECTORS 0x4000

 /** Flash start address */
#define USER_FLASH_START RELOCATED_VECTORS

 /** Flash end address */
//#define USER_FLASH_END 0x0003FFFF

 /** Flash2 start address */
//#define USER_FLASH_START_2 0x00040000

 /** Flash2 end address */
//#define USER_FLASH_END_2 0x0005FFFF

 /** Size of write block */
#define FLASH_WRITE_PAGE 128

 /** Size of erase block */
#define FLASH_ERASE_PAGE ( 0x1000 )

 /** Maximal length of ID_STRING */
//#define ID_STRING_MAX 5

 /** Description string */
#define KINETIS_MODEL_STR "K64"
#define FLASH_INIT_FLASH_CLOCK { SIM_SCGC6 |= SIM_SCGC6_FTF_MASK; }
#define FLASH_BASE_PTR                FTFE_BASE_PTR
#define FLASH_FSTAT                   FTFE_FSTAT
#define FLASH_FSTAT_CCIF_MASK         FTFE_FSTAT_CCIF_MASK
#define FLASH_FSTAT_ACCERR_MASK       FTFE_FSTAT_ACCERR_MASK
#define FLASH_FSTAT_FPVIOL_MASK       FTFE_FSTAT_FPVIOL_MASK
#define FLASH_FSTAT_RDCOLERR_MASK     FTFE_FSTAT_RDCOLERR_MASK
#define FLASH_FSTAT_MGSTAT0_MASK      FTFE_FSTAT_MGSTAT0_MASK
#endif //MK64F1N_CFG_H
