;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #10, <1
	ADD 30, 9
	ADD <-30, 9
	SLT -102, -10
	DJN -1, @-20
	DJN 300, 90
	DJN 300, 90
	SUB @0, @4
	SUB #102, -101
	SLT 20, @10
	SLT 20, @10
	SLT -102, -10
	SUB @-127, 100
	MOV -1, <-40
	SUB @-3, 0
	SUB @-3, 0
	SPL 0, <332
	SLT 20, @10
	SUB @3, 0
	SUB @121, 106
	SUB @-727, 106
	SUB @0, @4
	SUB 3, 320
	SUB @121, 106
	MOV -1, <-20
	SPL 0, <332
	SPL 0, <332
	SLT 20, @10
	SUB 121, 106
	DJN 300, 90
	ADD @-34, 9
	ADD @-34, 9
	MOV -1, <-20
	MOV -1, <-20
	JMZ 210, 60
	ADD <-30, 9
	MOV -1, <-40
	SPL -102, -10
	ADD <-30, 9
	MOV -1, <-41
	MOV -1, <-40
	SLT <300, 90
	MOV -1, <-20
	SUB @121, 133
	CMP -207, <-120
	MOV -1, <-20
	JMP @12, #200
	MOV -1, <-20
	MOV -1, <-20
