<stg><name>prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5</name>


<trans_list>

<trans id="132" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_s, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i9 0, i9 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %store_ln59 = store i5 0, i5 %i_1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:6 %store_ln61 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln59 = br void %VITIS_LOOP_62_6

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
VITIS_LOOP_62_6:0 %indvar_flatten6_load = load i9 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_62_6:1 %icmp_ln59 = icmp_eq  i9 %indvar_flatten6_load, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_62_6:2 %add_ln59 = add i9 %indvar_flatten6_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_62_6:3 %br_ln59 = br i1 %icmp_ln59, void %for.inc50, void %for.end52.exitStub

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc50:0 %j_load = load i5 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc50:1 %i_1_load = load i5 %i_1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:4 %icmp_ln61 = icmp_eq  i5 %j_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc50:5 %select_ln59 = select i1 %icmp_ln61, i5 0, i5 %j_load

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:6 %p_mid1 = add i5 %i_1_load, i5 2

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:7 %empty = add i5 %i_1_load, i5 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc50:8 %select_ln59_1 = select i1 %icmp_ln61, i5 %p_mid1, i5 %empty

]]></Node>
<StgValue><ssdm name="select_ln59_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc50:9 %select_ln59_2 = select i1 %icmp_ln61, i5 %empty, i5 %i_1_load

]]></Node>
<StgValue><ssdm name="select_ln59_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="5">
<![CDATA[
for.inc50:10 %zext_ln61 = zext i5 %select_ln59_1

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc50:11 %mul_ln61 = mul i11 %zext_ln61, i11 43

]]></Node>
<StgValue><ssdm name="mul_ln61"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50:12 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln61, i32 7, i32 10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="9" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:13 %urem_ln61 = urem i5 %select_ln59_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln61"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50:15 %tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln61, i32 7, i32 9

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:21 %indvars_iv_next = add i5 %select_ln59, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="9" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:25 %urem_ln64 = urem i5 %select_ln59, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln64"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4321.exit:0 %store_ln59 = store i9 %add_ln59, i9 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4321.exit:1 %store_ln59 = store i5 %select_ln59_2, i5 %i_1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4321.exit:2 %store_ln61 = store i5 %indvars_iv_next, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4321.exit:3 %br_ln61 = br void %VITIS_LOOP_62_6

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="43" st_id="2" stage="8" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:13 %urem_ln61 = urem i5 %select_ln59_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln61"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc50:16 %tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp, i1 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc50:17 %tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_5, i3 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="5">
<![CDATA[
for.inc50:18 %zext_ln64 = zext i5 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc50:19 %sub_ln61 = sub i6 %tmp_7, i6 %zext_ln64

]]></Node>
<StgValue><ssdm name="sub_ln61"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="5">
<![CDATA[
for.inc50:22 %zext_ln64_5 = zext i5 %indvars_iv_next

]]></Node>
<StgValue><ssdm name="zext_ln64_5"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc50:23 %mul_ln64 = mul i11 %zext_ln64_5, i11 43

]]></Node>
<StgValue><ssdm name="mul_ln64"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50:24 %tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln64, i32 7, i32 10

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="8" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:25 %urem_ln64 = urem i5 %select_ln59, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln64"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="4">
<![CDATA[
for.inc50:28 %zext_ln64_6 = zext i4 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln64_6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc50:29 %add_ln64 = add i6 %sub_ln61, i6 %zext_ln64_6

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="7" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:13 %urem_ln61 = urem i5 %select_ln59_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln61"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="7" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:25 %urem_ln64 = urem i5 %select_ln59, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln64"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="56" st_id="4" stage="6" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:13 %urem_ln61 = urem i5 %select_ln59_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln61"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="6" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:25 %urem_ln64 = urem i5 %select_ln59, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln64"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="58" st_id="5" stage="5" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:13 %urem_ln61 = urem i5 %select_ln59_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln61"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="5" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:25 %urem_ln64 = urem i5 %select_ln59, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln64"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="60" st_id="6" stage="4" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:13 %urem_ln61 = urem i5 %select_ln59_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln61"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="4" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:25 %urem_ln64 = urem i5 %select_ln59, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln64"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="62" st_id="7" stage="3" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:13 %urem_ln61 = urem i5 %select_ln59_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln61"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="3" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:25 %urem_ln64 = urem i5 %select_ln59, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln64"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="64" st_id="8" stage="2" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:13 %urem_ln61 = urem i5 %select_ln59_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln61"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="2" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:25 %urem_ln64 = urem i5 %select_ln59, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln64"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
for.end52.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc50:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_59_4_VITIS_LOOP_61_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc50:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:13 %urem_ln61 = urem i5 %select_ln59_2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln61"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2">
<![CDATA[
for.inc50:14 %empty_45 = trunc i2 %urem_ln61

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc50:20 %specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln61"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc50:25 %urem_ln64 = urem i5 %select_ln59, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln64"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="2">
<![CDATA[
for.inc50:26 %trunc_ln64 = trunc i2 %urem_ln64

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50:27 %input_s_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %input_s

]]></Node>
<StgValue><ssdm name="input_s_read"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="6">
<![CDATA[
for.inc50:30 %zext_ln64_7 = zext i6 %add_ln64

]]></Node>
<StgValue><ssdm name="zext_ln64_7"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc50:31 %input_buf_0_0_addr = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln64_7

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc50:32 %input_buf_0_1_addr = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln64_7

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc50:33 %input_buf_0_2_addr = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln64_7

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc50:34 %input_buf_1_0_addr = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln64_7

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc50:35 %input_buf_1_1_addr = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln64_7

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc50:36 %input_buf_1_2_addr = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln64_7

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc50:37 %input_buf_2_0_addr = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln64_7

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc50:38 %input_buf_2_1_addr = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln64_7

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc50:39 %input_buf_2_2_addr = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln64_7

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc50:40 %switch_ln64 = switch i2 %empty_45, void %arrayidx4321.case.0, i2 1, void %arrayidx4321.case.2, i2 0, void %arrayidx4321.case.1

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx4321.case.1:0 %switch_ln64 = switch i2 %trunc_ln64, void %arrayidx4321.case.023, i2 1, void %arrayidx4321.case.225, i2 0, void %arrayidx4321.case.124

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="0"/>
<literal name="trunc_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx4321.case.124:0 %store_ln64 = store i16 %input_s_read, i6 %input_buf_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="0"/>
<literal name="trunc_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4321.case.124:1 %br_ln64 = br void %arrayidx4321.exit22

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="0"/>
<literal name="trunc_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx4321.case.225:0 %store_ln64 = store i16 %input_s_read, i6 %input_buf_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="0"/>
<literal name="trunc_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4321.case.225:1 %br_ln64 = br void %arrayidx4321.exit22

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="0"/>
<literal name="trunc_ln64" val="!1"/>
<literal name="trunc_ln64" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx4321.case.023:0 %store_ln64 = store i16 %input_s_read, i6 %input_buf_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="0"/>
<literal name="trunc_ln64" val="!1"/>
<literal name="trunc_ln64" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4321.case.023:1 %br_ln64 = br void %arrayidx4321.exit22

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4321.exit22:0 %br_ln64 = br void %arrayidx4321.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx4321.case.2:0 %switch_ln64 = switch i2 %trunc_ln64, void %arrayidx4321.case.028, i2 1, void %arrayidx4321.case.230, i2 0, void %arrayidx4321.case.129

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="1"/>
<literal name="trunc_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx4321.case.129:0 %store_ln64 = store i16 %input_s_read, i6 %input_buf_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="1"/>
<literal name="trunc_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4321.case.129:1 %br_ln64 = br void %arrayidx4321.exit27

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="1"/>
<literal name="trunc_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx4321.case.230:0 %store_ln64 = store i16 %input_s_read, i6 %input_buf_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="1"/>
<literal name="trunc_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4321.case.230:1 %br_ln64 = br void %arrayidx4321.exit27

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="1"/>
<literal name="trunc_ln64" val="!1"/>
<literal name="trunc_ln64" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx4321.case.028:0 %store_ln64 = store i16 %input_s_read, i6 %input_buf_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="1"/>
<literal name="trunc_ln64" val="!1"/>
<literal name="trunc_ln64" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4321.case.028:1 %br_ln64 = br void %arrayidx4321.exit27

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4321.exit27:0 %br_ln64 = br void %arrayidx4321.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="!1"/>
<literal name="empty_45" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx4321.case.0:0 %switch_ln64 = switch i2 %trunc_ln64, void %arrayidx4321.case.018, i2 1, void %arrayidx4321.case.220, i2 0, void %arrayidx4321.case.119

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="!1"/>
<literal name="empty_45" val="!0"/>
<literal name="trunc_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx4321.case.119:0 %store_ln64 = store i16 %input_s_read, i6 %input_buf_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="!1"/>
<literal name="empty_45" val="!0"/>
<literal name="trunc_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4321.case.119:1 %br_ln64 = br void %arrayidx4321.exit17

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="!1"/>
<literal name="empty_45" val="!0"/>
<literal name="trunc_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx4321.case.220:0 %store_ln64 = store i16 %input_s_read, i6 %input_buf_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="!1"/>
<literal name="empty_45" val="!0"/>
<literal name="trunc_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4321.case.220:1 %br_ln64 = br void %arrayidx4321.exit17

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="!1"/>
<literal name="empty_45" val="!0"/>
<literal name="trunc_ln64" val="!1"/>
<literal name="trunc_ln64" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx4321.case.018:0 %store_ln64 = store i16 %input_s_read, i6 %input_buf_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="!1"/>
<literal name="empty_45" val="!0"/>
<literal name="trunc_ln64" val="!1"/>
<literal name="trunc_ln64" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4321.case.018:1 %br_ln64 = br void %arrayidx4321.exit17

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_45" val="!1"/>
<literal name="empty_45" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4321.exit17:0 %br_ln64 = br void %arrayidx4321.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="133" name="input_buf_2_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="input_buf_2_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="input_buf_2_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="input_buf_1_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="input_buf_1_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="input_buf_1_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="input_buf_0_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="input_buf_0_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="input_buf_0_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="input_s" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="input_s"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="144" from="StgValue_143" to="j" fromId="143" toId="12">
</dataflow>
<dataflow id="145" from="StgValue_143" to="i_1" fromId="143" toId="13">
</dataflow>
<dataflow id="146" from="StgValue_143" to="indvar_flatten6" fromId="143" toId="14">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="147" toId="15">
</dataflow>
<dataflow id="149" from="input_s" to="specinterface_ln0" fromId="142" toId="15">
</dataflow>
<dataflow id="151" from="empty_0" to="specinterface_ln0" fromId="150" toId="15">
</dataflow>
<dataflow id="153" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="15">
</dataflow>
<dataflow id="154" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="15">
</dataflow>
<dataflow id="156" from="empty_13" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="157" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="15">
</dataflow>
<dataflow id="158" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="15">
</dataflow>
<dataflow id="159" from="empty_13" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="160" from="empty_13" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="161" from="empty_13" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="162" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="15">
</dataflow>
<dataflow id="163" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="15">
</dataflow>
<dataflow id="164" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="15">
</dataflow>
<dataflow id="165" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="15">
</dataflow>
<dataflow id="166" from="empty_13" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="167" from="empty_13" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="169" from="StgValue_168" to="specinterface_ln0" fromId="168" toId="15">
</dataflow>
<dataflow id="170" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="15">
</dataflow>
<dataflow id="171" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="15">
</dataflow>
<dataflow id="173" from="StgValue_172" to="store_ln0" fromId="172" toId="16">
</dataflow>
<dataflow id="174" from="indvar_flatten6" to="store_ln0" fromId="14" toId="16">
</dataflow>
<dataflow id="176" from="StgValue_175" to="store_ln59" fromId="175" toId="17">
</dataflow>
<dataflow id="177" from="i_1" to="store_ln59" fromId="13" toId="17">
</dataflow>
<dataflow id="178" from="StgValue_175" to="store_ln61" fromId="175" toId="18">
</dataflow>
<dataflow id="179" from="j" to="store_ln61" fromId="12" toId="18">
</dataflow>
<dataflow id="180" from="indvar_flatten6" to="indvar_flatten6_load" fromId="14" toId="20">
</dataflow>
<dataflow id="181" from="indvar_flatten6_load" to="icmp_ln59" fromId="20" toId="21">
</dataflow>
<dataflow id="183" from="StgValue_182" to="icmp_ln59" fromId="182" toId="21">
</dataflow>
<dataflow id="184" from="indvar_flatten6_load" to="add_ln59" fromId="20" toId="22">
</dataflow>
<dataflow id="186" from="StgValue_185" to="add_ln59" fromId="185" toId="22">
</dataflow>
<dataflow id="187" from="icmp_ln59" to="br_ln59" fromId="21" toId="23">
</dataflow>
<dataflow id="188" from="j" to="j_load" fromId="12" toId="24">
</dataflow>
<dataflow id="189" from="i_1" to="i_1_load" fromId="13" toId="25">
</dataflow>
<dataflow id="190" from="j_load" to="icmp_ln61" fromId="24" toId="26">
</dataflow>
<dataflow id="192" from="StgValue_191" to="icmp_ln61" fromId="191" toId="26">
</dataflow>
<dataflow id="193" from="icmp_ln61" to="select_ln59" fromId="26" toId="27">
</dataflow>
<dataflow id="194" from="StgValue_175" to="select_ln59" fromId="175" toId="27">
</dataflow>
<dataflow id="195" from="j_load" to="select_ln59" fromId="24" toId="27">
</dataflow>
<dataflow id="196" from="i_1_load" to="p_mid1" fromId="25" toId="28">
</dataflow>
<dataflow id="198" from="StgValue_197" to="p_mid1" fromId="197" toId="28">
</dataflow>
<dataflow id="199" from="i_1_load" to="empty" fromId="25" toId="29">
</dataflow>
<dataflow id="201" from="StgValue_200" to="empty" fromId="200" toId="29">
</dataflow>
<dataflow id="202" from="icmp_ln61" to="select_ln59_1" fromId="26" toId="30">
</dataflow>
<dataflow id="203" from="p_mid1" to="select_ln59_1" fromId="28" toId="30">
</dataflow>
<dataflow id="204" from="empty" to="select_ln59_1" fromId="29" toId="30">
</dataflow>
<dataflow id="205" from="icmp_ln61" to="select_ln59_2" fromId="26" toId="31">
</dataflow>
<dataflow id="206" from="empty" to="select_ln59_2" fromId="29" toId="31">
</dataflow>
<dataflow id="207" from="i_1_load" to="select_ln59_2" fromId="25" toId="31">
</dataflow>
<dataflow id="208" from="select_ln59_1" to="zext_ln61" fromId="30" toId="32">
</dataflow>
<dataflow id="209" from="zext_ln61" to="mul_ln61" fromId="32" toId="33">
</dataflow>
<dataflow id="211" from="StgValue_210" to="mul_ln61" fromId="210" toId="33">
</dataflow>
<dataflow id="213" from="_ssdm_op_PartSelect.i4.i11.i32.i32" to="tmp" fromId="212" toId="34">
</dataflow>
<dataflow id="214" from="mul_ln61" to="tmp" fromId="33" toId="34">
</dataflow>
<dataflow id="216" from="StgValue_215" to="tmp" fromId="215" toId="34">
</dataflow>
<dataflow id="218" from="StgValue_217" to="tmp" fromId="217" toId="34">
</dataflow>
<dataflow id="219" from="select_ln59_2" to="urem_ln61" fromId="31" toId="35">
</dataflow>
<dataflow id="221" from="StgValue_220" to="urem_ln61" fromId="220" toId="35">
</dataflow>
<dataflow id="223" from="_ssdm_op_PartSelect.i3.i11.i32.i32" to="tmp_5" fromId="222" toId="36">
</dataflow>
<dataflow id="224" from="mul_ln61" to="tmp_5" fromId="33" toId="36">
</dataflow>
<dataflow id="225" from="StgValue_215" to="tmp_5" fromId="215" toId="36">
</dataflow>
<dataflow id="227" from="StgValue_226" to="tmp_5" fromId="226" toId="36">
</dataflow>
<dataflow id="228" from="select_ln59" to="indvars_iv_next" fromId="27" toId="37">
</dataflow>
<dataflow id="229" from="StgValue_200" to="indvars_iv_next" fromId="200" toId="37">
</dataflow>
<dataflow id="230" from="select_ln59" to="urem_ln64" fromId="27" toId="38">
</dataflow>
<dataflow id="231" from="StgValue_220" to="urem_ln64" fromId="220" toId="38">
</dataflow>
<dataflow id="232" from="add_ln59" to="store_ln59" fromId="22" toId="39">
</dataflow>
<dataflow id="233" from="indvar_flatten6" to="store_ln59" fromId="14" toId="39">
</dataflow>
<dataflow id="234" from="select_ln59_2" to="store_ln59" fromId="31" toId="40">
</dataflow>
<dataflow id="235" from="i_1" to="store_ln59" fromId="13" toId="40">
</dataflow>
<dataflow id="236" from="indvars_iv_next" to="store_ln61" fromId="37" toId="41">
</dataflow>
<dataflow id="237" from="j" to="store_ln61" fromId="12" toId="41">
</dataflow>
<dataflow id="238" from="select_ln59_2" to="urem_ln61" fromId="31" toId="43">
</dataflow>
<dataflow id="239" from="StgValue_220" to="urem_ln61" fromId="220" toId="43">
</dataflow>
<dataflow id="241" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_6" fromId="240" toId="44">
</dataflow>
<dataflow id="242" from="tmp" to="tmp_6" fromId="34" toId="44">
</dataflow>
<dataflow id="244" from="StgValue_243" to="tmp_6" fromId="243" toId="44">
</dataflow>
<dataflow id="246" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_7" fromId="245" toId="45">
</dataflow>
<dataflow id="247" from="tmp_5" to="tmp_7" fromId="36" toId="45">
</dataflow>
<dataflow id="249" from="StgValue_248" to="tmp_7" fromId="248" toId="45">
</dataflow>
<dataflow id="250" from="tmp_6" to="zext_ln64" fromId="44" toId="46">
</dataflow>
<dataflow id="251" from="tmp_7" to="sub_ln61" fromId="45" toId="47">
</dataflow>
<dataflow id="252" from="zext_ln64" to="sub_ln61" fromId="46" toId="47">
</dataflow>
<dataflow id="253" from="indvars_iv_next" to="zext_ln64_5" fromId="37" toId="48">
</dataflow>
<dataflow id="254" from="zext_ln64_5" to="mul_ln64" fromId="48" toId="49">
</dataflow>
<dataflow id="255" from="StgValue_210" to="mul_ln64" fromId="210" toId="49">
</dataflow>
<dataflow id="256" from="_ssdm_op_PartSelect.i4.i11.i32.i32" to="tmp_8" fromId="212" toId="50">
</dataflow>
<dataflow id="257" from="mul_ln64" to="tmp_8" fromId="49" toId="50">
</dataflow>
<dataflow id="258" from="StgValue_215" to="tmp_8" fromId="215" toId="50">
</dataflow>
<dataflow id="259" from="StgValue_217" to="tmp_8" fromId="217" toId="50">
</dataflow>
<dataflow id="260" from="select_ln59" to="urem_ln64" fromId="27" toId="51">
</dataflow>
<dataflow id="261" from="StgValue_220" to="urem_ln64" fromId="220" toId="51">
</dataflow>
<dataflow id="262" from="tmp_8" to="zext_ln64_6" fromId="50" toId="52">
</dataflow>
<dataflow id="263" from="sub_ln61" to="add_ln64" fromId="47" toId="53">
</dataflow>
<dataflow id="264" from="zext_ln64_6" to="add_ln64" fromId="52" toId="53">
</dataflow>
<dataflow id="265" from="select_ln59_2" to="urem_ln61" fromId="31" toId="54">
</dataflow>
<dataflow id="266" from="StgValue_220" to="urem_ln61" fromId="220" toId="54">
</dataflow>
<dataflow id="267" from="select_ln59" to="urem_ln64" fromId="27" toId="55">
</dataflow>
<dataflow id="268" from="StgValue_220" to="urem_ln64" fromId="220" toId="55">
</dataflow>
<dataflow id="269" from="select_ln59_2" to="urem_ln61" fromId="31" toId="56">
</dataflow>
<dataflow id="270" from="StgValue_220" to="urem_ln61" fromId="220" toId="56">
</dataflow>
<dataflow id="271" from="select_ln59" to="urem_ln64" fromId="27" toId="57">
</dataflow>
<dataflow id="272" from="StgValue_220" to="urem_ln64" fromId="220" toId="57">
</dataflow>
<dataflow id="273" from="select_ln59_2" to="urem_ln61" fromId="31" toId="58">
</dataflow>
<dataflow id="274" from="StgValue_220" to="urem_ln61" fromId="220" toId="58">
</dataflow>
<dataflow id="275" from="select_ln59" to="urem_ln64" fromId="27" toId="59">
</dataflow>
<dataflow id="276" from="StgValue_220" to="urem_ln64" fromId="220" toId="59">
</dataflow>
<dataflow id="277" from="select_ln59_2" to="urem_ln61" fromId="31" toId="60">
</dataflow>
<dataflow id="278" from="StgValue_220" to="urem_ln61" fromId="220" toId="60">
</dataflow>
<dataflow id="279" from="select_ln59" to="urem_ln64" fromId="27" toId="61">
</dataflow>
<dataflow id="280" from="StgValue_220" to="urem_ln64" fromId="220" toId="61">
</dataflow>
<dataflow id="281" from="select_ln59_2" to="urem_ln61" fromId="31" toId="62">
</dataflow>
<dataflow id="282" from="StgValue_220" to="urem_ln61" fromId="220" toId="62">
</dataflow>
<dataflow id="283" from="select_ln59" to="urem_ln64" fromId="27" toId="63">
</dataflow>
<dataflow id="284" from="StgValue_220" to="urem_ln64" fromId="220" toId="63">
</dataflow>
<dataflow id="285" from="select_ln59_2" to="urem_ln61" fromId="31" toId="64">
</dataflow>
<dataflow id="286" from="StgValue_220" to="urem_ln61" fromId="220" toId="64">
</dataflow>
<dataflow id="287" from="select_ln59" to="urem_ln64" fromId="27" toId="65">
</dataflow>
<dataflow id="288" from="StgValue_220" to="urem_ln64" fromId="220" toId="65">
</dataflow>
<dataflow id="290" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="289" toId="66">
</dataflow>
<dataflow id="292" from="VITIS_LOOP_59_4_VITIS_LOOP_61_5_str" to="specloopname_ln0" fromId="291" toId="66">
</dataflow>
<dataflow id="294" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="293" toId="67">
</dataflow>
<dataflow id="296" from="StgValue_295" to="speclooptripcount_ln0" fromId="295" toId="67">
</dataflow>
<dataflow id="297" from="StgValue_295" to="speclooptripcount_ln0" fromId="295" toId="67">
</dataflow>
<dataflow id="298" from="StgValue_295" to="speclooptripcount_ln0" fromId="295" toId="67">
</dataflow>
<dataflow id="299" from="select_ln59_2" to="urem_ln61" fromId="31" toId="68">
</dataflow>
<dataflow id="300" from="StgValue_220" to="urem_ln61" fromId="220" toId="68">
</dataflow>
<dataflow id="301" from="urem_ln61" to="empty_45" fromId="68" toId="69">
</dataflow>
<dataflow id="303" from="_ssdm_op_SpecPipeline" to="specpipeline_ln61" fromId="302" toId="70">
</dataflow>
<dataflow id="304" from="StgValue_168" to="specpipeline_ln61" fromId="168" toId="70">
</dataflow>
<dataflow id="305" from="StgValue_152" to="specpipeline_ln61" fromId="152" toId="70">
</dataflow>
<dataflow id="306" from="StgValue_152" to="specpipeline_ln61" fromId="152" toId="70">
</dataflow>
<dataflow id="307" from="StgValue_152" to="specpipeline_ln61" fromId="152" toId="70">
</dataflow>
<dataflow id="308" from="empty_13" to="specpipeline_ln61" fromId="155" toId="70">
</dataflow>
<dataflow id="309" from="select_ln59" to="urem_ln64" fromId="27" toId="71">
</dataflow>
<dataflow id="310" from="StgValue_220" to="urem_ln64" fromId="220" toId="71">
</dataflow>
<dataflow id="311" from="urem_ln64" to="trunc_ln64" fromId="71" toId="72">
</dataflow>
<dataflow id="313" from="_ssdm_op_Read.ap_fifo.volatile.i16P0A" to="input_s_read" fromId="312" toId="73">
</dataflow>
<dataflow id="314" from="input_s" to="input_s_read" fromId="142" toId="73">
</dataflow>
<dataflow id="315" from="add_ln64" to="zext_ln64_7" fromId="53" toId="74">
</dataflow>
<dataflow id="316" from="input_buf_0_0" to="input_buf_0_0_addr" fromId="141" toId="75">
</dataflow>
<dataflow id="317" from="StgValue_152" to="input_buf_0_0_addr" fromId="152" toId="75">
</dataflow>
<dataflow id="318" from="zext_ln64_7" to="input_buf_0_0_addr" fromId="74" toId="75">
</dataflow>
<dataflow id="319" from="input_buf_0_1" to="input_buf_0_1_addr" fromId="140" toId="76">
</dataflow>
<dataflow id="320" from="StgValue_152" to="input_buf_0_1_addr" fromId="152" toId="76">
</dataflow>
<dataflow id="321" from="zext_ln64_7" to="input_buf_0_1_addr" fromId="74" toId="76">
</dataflow>
<dataflow id="322" from="input_buf_0_2" to="input_buf_0_2_addr" fromId="139" toId="77">
</dataflow>
<dataflow id="323" from="StgValue_152" to="input_buf_0_2_addr" fromId="152" toId="77">
</dataflow>
<dataflow id="324" from="zext_ln64_7" to="input_buf_0_2_addr" fromId="74" toId="77">
</dataflow>
<dataflow id="325" from="input_buf_1_0" to="input_buf_1_0_addr" fromId="138" toId="78">
</dataflow>
<dataflow id="326" from="StgValue_152" to="input_buf_1_0_addr" fromId="152" toId="78">
</dataflow>
<dataflow id="327" from="zext_ln64_7" to="input_buf_1_0_addr" fromId="74" toId="78">
</dataflow>
<dataflow id="328" from="input_buf_1_1" to="input_buf_1_1_addr" fromId="137" toId="79">
</dataflow>
<dataflow id="329" from="StgValue_152" to="input_buf_1_1_addr" fromId="152" toId="79">
</dataflow>
<dataflow id="330" from="zext_ln64_7" to="input_buf_1_1_addr" fromId="74" toId="79">
</dataflow>
<dataflow id="331" from="input_buf_1_2" to="input_buf_1_2_addr" fromId="136" toId="80">
</dataflow>
<dataflow id="332" from="StgValue_152" to="input_buf_1_2_addr" fromId="152" toId="80">
</dataflow>
<dataflow id="333" from="zext_ln64_7" to="input_buf_1_2_addr" fromId="74" toId="80">
</dataflow>
<dataflow id="334" from="input_buf_2_0" to="input_buf_2_0_addr" fromId="135" toId="81">
</dataflow>
<dataflow id="335" from="StgValue_152" to="input_buf_2_0_addr" fromId="152" toId="81">
</dataflow>
<dataflow id="336" from="zext_ln64_7" to="input_buf_2_0_addr" fromId="74" toId="81">
</dataflow>
<dataflow id="337" from="input_buf_2_1" to="input_buf_2_1_addr" fromId="134" toId="82">
</dataflow>
<dataflow id="338" from="StgValue_152" to="input_buf_2_1_addr" fromId="152" toId="82">
</dataflow>
<dataflow id="339" from="zext_ln64_7" to="input_buf_2_1_addr" fromId="74" toId="82">
</dataflow>
<dataflow id="340" from="input_buf_2_2" to="input_buf_2_2_addr" fromId="133" toId="83">
</dataflow>
<dataflow id="341" from="StgValue_152" to="input_buf_2_2_addr" fromId="152" toId="83">
</dataflow>
<dataflow id="342" from="zext_ln64_7" to="input_buf_2_2_addr" fromId="74" toId="83">
</dataflow>
<dataflow id="343" from="empty_45" to="switch_ln64" fromId="69" toId="84">
</dataflow>
<dataflow id="345" from="StgValue_344" to="switch_ln64" fromId="344" toId="84">
</dataflow>
<dataflow id="347" from="StgValue_346" to="switch_ln64" fromId="346" toId="84">
</dataflow>
<dataflow id="348" from="trunc_ln64" to="switch_ln64" fromId="72" toId="85">
</dataflow>
<dataflow id="349" from="StgValue_344" to="switch_ln64" fromId="344" toId="85">
</dataflow>
<dataflow id="350" from="StgValue_346" to="switch_ln64" fromId="346" toId="85">
</dataflow>
<dataflow id="351" from="input_s_read" to="store_ln64" fromId="73" toId="86">
</dataflow>
<dataflow id="352" from="input_buf_1_1_addr" to="store_ln64" fromId="79" toId="86">
</dataflow>
<dataflow id="353" from="input_s_read" to="store_ln64" fromId="73" toId="88">
</dataflow>
<dataflow id="354" from="input_buf_1_2_addr" to="store_ln64" fromId="80" toId="88">
</dataflow>
<dataflow id="355" from="input_s_read" to="store_ln64" fromId="73" toId="90">
</dataflow>
<dataflow id="356" from="input_buf_1_0_addr" to="store_ln64" fromId="78" toId="90">
</dataflow>
<dataflow id="357" from="trunc_ln64" to="switch_ln64" fromId="72" toId="93">
</dataflow>
<dataflow id="358" from="StgValue_344" to="switch_ln64" fromId="344" toId="93">
</dataflow>
<dataflow id="359" from="StgValue_346" to="switch_ln64" fromId="346" toId="93">
</dataflow>
<dataflow id="360" from="input_s_read" to="store_ln64" fromId="73" toId="94">
</dataflow>
<dataflow id="361" from="input_buf_2_1_addr" to="store_ln64" fromId="82" toId="94">
</dataflow>
<dataflow id="362" from="input_s_read" to="store_ln64" fromId="73" toId="96">
</dataflow>
<dataflow id="363" from="input_buf_2_2_addr" to="store_ln64" fromId="83" toId="96">
</dataflow>
<dataflow id="364" from="input_s_read" to="store_ln64" fromId="73" toId="98">
</dataflow>
<dataflow id="365" from="input_buf_2_0_addr" to="store_ln64" fromId="81" toId="98">
</dataflow>
<dataflow id="366" from="trunc_ln64" to="switch_ln64" fromId="72" toId="101">
</dataflow>
<dataflow id="367" from="StgValue_344" to="switch_ln64" fromId="344" toId="101">
</dataflow>
<dataflow id="368" from="StgValue_346" to="switch_ln64" fromId="346" toId="101">
</dataflow>
<dataflow id="369" from="input_s_read" to="store_ln64" fromId="73" toId="102">
</dataflow>
<dataflow id="370" from="input_buf_0_1_addr" to="store_ln64" fromId="76" toId="102">
</dataflow>
<dataflow id="371" from="input_s_read" to="store_ln64" fromId="73" toId="104">
</dataflow>
<dataflow id="372" from="input_buf_0_2_addr" to="store_ln64" fromId="77" toId="104">
</dataflow>
<dataflow id="373" from="input_s_read" to="store_ln64" fromId="73" toId="106">
</dataflow>
<dataflow id="374" from="input_buf_0_0_addr" to="store_ln64" fromId="75" toId="106">
</dataflow>
<dataflow id="375" from="icmp_ln59" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="376" from="empty_45" to="StgValue_10" fromId="69" toId="10">
</dataflow>
<dataflow id="377" from="trunc_ln64" to="StgValue_10" fromId="72" toId="10">
</dataflow>
<dataflow id="378" from="icmp_ln59" to="StgValue_9" fromId="21" toId="9">
</dataflow>
</dataflows>


</stg>
