<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::R600InstrInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1R600InstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::R600InstrInfo Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="R600InstrInfo_8h_source.html">Target/AMDGPU/R600InstrInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::R600InstrInfo:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1R600InstrInfo__inherit__graph.svg" width="144" height="112"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::R600InstrInfo:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1R600InstrInfo__coll__graph.svg" width="144" height="112"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a684a33b88b11aeed1300272bb4cf9f73"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> { <br />
&#160;&#160;<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a> = 0, 
<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">ALU_VEC_021_SCL_122</a>, 
<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">ALU_VEC_120_SCL_212</a>, 
<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">ALU_VEC_102_SCL_221</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">ALU_VEC_201</a>, 
<a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">ALU_VEC_210</a>
<br />
 }</td></tr>
<tr class="separator:a684a33b88b11aeed1300272bb4cf9f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a1f6b4a34f38efcec5ce770e58c69220f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1f6b4a34f38efcec5ce770e58c69220f">R600InstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a> &amp;)</td></tr>
<tr class="separator:a1f6b4a34f38efcec5ce770e58c69220f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ee507c2b97d4f500c7baa5f7652ed7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad5ee507c2b97d4f500c7baa5f7652ed7">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad5ee507c2b97d4f500c7baa5f7652ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a1b90115b4aac78077a61018aa7f40"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a09a1b90115b4aac78077a61018aa7f40">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a09a1b90115b4aac78077a61018aa7f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50503e8c79cfae86f42c25b30c4dee2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a50503e8c79cfae86f42c25b30c4dee2d">isLegalToSplitMBBAt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MBBI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a50503e8c79cfae86f42c25b30c4dee2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f44398d0ba1f70349d99b68940febde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a7f44398d0ba1f70349d99b68940febde">isReductionOp</a> (<a class="el" href="classunsigned.html">unsigned</a> opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7f44398d0ba1f70349d99b68940febde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891797e1ad8f29e9ed5d3443f10dc82e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a891797e1ad8f29e9ed5d3443f10dc82e">isCubeOp</a> (<a class="el" href="classunsigned.html">unsigned</a> opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a891797e1ad8f29e9ed5d3443f10dc82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad80e1e5645d57c506cb63732f576ce81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad80e1e5645d57c506cb63732f576ce81">isALUInstr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad80e1e5645d57c506cb63732f576ce81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1215beb8e209f4246f9809770be405d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1215beb8e209f4246f9809770be405d9">hasInstrModifiers</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1215beb8e209f4246f9809770be405d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89de148c8666da38bdf2b414f9e254ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a89de148c8666da38bdf2b414f9e254ec">isLDSInstr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a89de148c8666da38bdf2b414f9e254ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64e90b1e671bf82b2dbcc831d63ddbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab64e90b1e671bf82b2dbcc831d63ddbf">isLDSRetInstr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab64e90b1e671bf82b2dbcc831d63ddbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a507703ee09a583ff911a8d09cd409b68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a507703ee09a583ff911a8d09cd409b68">canBeConsideredALU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a507703ee09a583ff911a8d09cd409b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3de1aca767b960a302308f3c463317"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6b3de1aca767b960a302308f3c463317">isTransOnly</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6b3de1aca767b960a302308f3c463317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4040056c150bccdd7d14849ffa9486d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae4040056c150bccdd7d14849ffa9486d">isTransOnly</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae4040056c150bccdd7d14849ffa9486d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb5663da5534317c035227ab390bf36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#adbb5663da5534317c035227ab390bf36">isVectorOnly</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:adbb5663da5534317c035227ab390bf36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa7e2ed9eabcb9cc26a590209d53d9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0aa7e2ed9eabcb9cc26a590209d53d9d">isVectorOnly</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0aa7e2ed9eabcb9cc26a590209d53d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add24e1463a36a613e008ed84227b4785"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#add24e1463a36a613e008ed84227b4785">isExport</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:add24e1463a36a613e008ed84227b4785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0220f9eee026db654316584948dede8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0220f9eee026db654316584948dede8d">usesVertexCache</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0220f9eee026db654316584948dede8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbae172c51615eb52ec12f0af642de64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#abbae172c51615eb52ec12f0af642de64">usesVertexCache</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abbae172c51615eb52ec12f0af642de64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a26ade8a5837be3ac8373a6edc81350"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a2a26ade8a5837be3ac8373a6edc81350">usesTextureCache</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2a26ade8a5837be3ac8373a6edc81350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a228e67ed635dc4282489be7f3fc1c2e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a228e67ed635dc4282489be7f3fc1c2e8">usesTextureCache</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a228e67ed635dc4282489be7f3fc1c2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6051ea915d00d989d449bb69ab996d4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6051ea915d00d989d449bb69ab996d4b">mustBeLastInClause</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6051ea915d00d989d449bb69ab996d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa3d48f55eef628d97bb21156177f19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0aa3d48f55eef628d97bb21156177f19">usesAddressRegister</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0aa3d48f55eef628d97bb21156177f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f981149d5958196da00178c5640d576"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a3f981149d5958196da00178c5640d576">definesAddressRegister</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3f981149d5958196da00178c5640d576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbfbaa0e925b1f975b016053d752e899"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#acbfbaa0e925b1f975b016053d752e899">readsLDSSrcReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acbfbaa0e925b1f975b016053d752e899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab858beae728e107227a9e07759588087"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab858beae728e107227a9e07759588087">getSelIdx</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> SrcIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab858beae728e107227a9e07759588087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f1cb7931164d888acd081fa41e6246"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *, int64_t &gt;, 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ae6f1cb7931164d888acd081fa41e6246">getSrcs</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae6f1cb7931164d888acd081fa41e6246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fce8516b6f35622360433c3bae2b70c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a2fce8516b6f35622360433c3bae2b70c">isLegalUpTo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::vector&lt; std::pair&lt; int, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &gt; &amp;IGSrcs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;Swz, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::pair&lt; int, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &amp;TransSrcs, <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2fce8516b6f35622360433c3bae2b70c"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns how many MIs (whose inputs are represented by IGSrcs) can be packed in the same <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Group while meeting read port limitations given a Swz swizzle sequence.  <a href="#a2fce8516b6f35622360433c3bae2b70c">More...</a><br /></td></tr>
<tr class="separator:a2fce8516b6f35622360433c3bae2b70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accae71a18e9054f96a7919785976ee15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#accae71a18e9054f96a7919785976ee15">FindSwizzleForVectorSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::vector&lt; std::pair&lt; int, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &gt; &amp;IGSrcs, std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;SwzCandidate, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::pair&lt; int, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &amp;TransSrcs, <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:accae71a18e9054f96a7919785976ee15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerate all possible Swizzle sequence to find one that can meet all read port requirements.  <a href="#accae71a18e9054f96a7919785976ee15">More...</a><br /></td></tr>
<tr class="separator:accae71a18e9054f96a7919785976ee15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6960d5cf84ae4fef4055e531ed687425"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6960d5cf84ae4fef4055e531ed687425">fitsReadPortLimitations</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&gt; &amp;MIs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;PV, std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> &gt; &amp;BS, <a class="el" href="classbool.html">bool</a> isLastAluTrans) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6960d5cf84ae4fef4055e531ed687425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given the order VEC_012 &lt; VEC_021 &lt; VEC_120 &lt; VEC_102 &lt; VEC_201 &lt; VEC_210 returns true and the first (in lexical order) BankSwizzle affectation starting from the one already provided in the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Group MIs that fits Read Port limitations in BS if available.  <a href="#a6960d5cf84ae4fef4055e531ed687425">More...</a><br /></td></tr>
<tr class="separator:a6960d5cf84ae4fef4055e531ed687425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b6db57d242415d13b5801a1cf36b1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a37b6db57d242415d13b5801a1cf36b1a">fitsConstReadLimitations</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a37b6db57d242415d13b5801a1cf36b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">An instruction group can only access 2 channel pair (either [XY] or [ZW]) from KCache bank on R700+.  <a href="#a37b6db57d242415d13b5801a1cf36b1a">More...</a><br /></td></tr>
<tr class="separator:a37b6db57d242415d13b5801a1cf36b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2602638ef43bcf2b073625f2bd0d9c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ad2602638ef43bcf2b073625f2bd0d9c8">fitsConstReadLimitations</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad2602638ef43bcf2b073625f2bd0d9c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Same but using const index set instead of MI set.  <a href="#ad2602638ef43bcf2b073625f2bd0d9c8">More...</a><br /></td></tr>
<tr class="separator:ad2602638ef43bcf2b073625f2bd0d9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bad3393698345347bc9ef02419fd8cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a5bad3393698345347bc9ef02419fd8cd">isVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5bad3393698345347bc9ef02419fd8cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector instructions are instructions that must fill all instruction slots within an instruction group.  <a href="#a5bad3393698345347bc9ef02419fd8cd">More...</a><br /></td></tr>
<tr class="separator:a5bad3393698345347bc9ef02419fd8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fddf85baa47d23103126f2a45ea3a4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a1fddf85baa47d23103126f2a45ea3a4e">isMov</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1fddf85baa47d23103126f2a45ea3a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e6aef88dec63b3e87ab2a3fc6f9c78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a74e6aef88dec63b3e87ab2a3fc6f9c78">CreateTargetScheduleState</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a74e6aef88dec63b3e87ab2a3fc6f9c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c6876ed7ada0d971240509db503dc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a03c6876ed7ada0d971240509db503dc0">reverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a03c6876ed7ada0d971240509db503dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a086f43049b2d52208b7727be22f5e604"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a086f43049b2d52208b7727be22f5e604">analyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, <a class="el" href="classbool.html">bool</a> AllowModify) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a086f43049b2d52208b7727be22f5e604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648e69f41d62376b996b0b5209022fbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a648e69f41d62376b996b0b5209022fbd">insertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Cond, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, int *BytesAdded=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a648e69f41d62376b996b0b5209022fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b011db3b1da37d9792a8f95fd3069e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a80b011db3b1da37d9792a8f95fd3069e">removeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, int *BytesRemvoed=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a80b011db3b1da37d9792a8f95fd3069e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab39a8eb989f01d8ed539a6fe6a210ba6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab39a8eb989f01d8ed539a6fe6a210ba6">isPredicated</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab39a8eb989f01d8ed539a6fe6a210ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab334b6a433595c3b14311e50ed433119"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab334b6a433595c3b14311e50ed433119">isPredicable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab334b6a433595c3b14311e50ed433119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2700054a144dc843858ac4954f53e2b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a2700054a144dc843858ac4954f53e2b4">isProfitableToDupForIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classunsigned.html">unsigned</a> NumCycles, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a2700054a144dc843858ac4954f53e2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83513847e40eb20946e50e05d50fc3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aa83513847e40eb20946e50e05d50fc3b">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classunsigned.html">unsigned</a> NumCycles, <a class="el" href="classunsigned.html">unsigned</a> ExtraPredCycles, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aa83513847e40eb20946e50e05d50fc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49fa0640f041ac13c4f7d6eacf03278b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a49fa0640f041ac13c4f7d6eacf03278b">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classunsigned.html">unsigned</a> NumTCycles, <a class="el" href="classunsigned.html">unsigned</a> ExtraTCycles, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB, <a class="el" href="classunsigned.html">unsigned</a> NumFCycles, <a class="el" href="classunsigned.html">unsigned</a> ExtraFCycles, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a49fa0640f041ac13c4f7d6eacf03278b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ba3430477fde4a6a57537f5d7ea405"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a55ba3430477fde4a6a57537f5d7ea405">DefinesPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a55ba3430477fde4a6a57537f5d7ea405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a508277c4ff138f71ec87b10f00063586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a508277c4ff138f71ec87b10f00063586">isProfitableToUnpredicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a508277c4ff138f71ec87b10f00063586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4501178e61d2f154d7b9bc4fc519fe68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a4501178e61d2f154d7b9bc4fc519fe68">PredicateInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a4501178e61d2f154d7b9bc4fc519fe68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac39a8558f3e2c9d7806eab38a2bc3fa6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ac39a8558f3e2c9d7806eab38a2bc3fa6">getPredicationCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac39a8558f3e2c9d7806eab38a2bc3fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3317ad36612bd0a93dad2af012182dc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a3317ad36612bd0a93dad2af012182dc7">getInstrLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> *PredCost=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a3317ad36612bd0a93dad2af012182dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c95ecc60411327fd2f6c5d0664224c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab4c95ecc60411327fd2f6c5d0664224c">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab4c95ecc60411327fd2f6c5d0664224c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21fe05557eb564cf547a20ccf43d9f5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aa21fe05557eb564cf547a20ccf43d9f5">reserveIndirectRegisters</a> (<a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa21fe05557eb564cf547a20ccf43d9f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserve the registers that may be accesed using indirect addressing.  <a href="#aa21fe05557eb564cf547a20ccf43d9f5">More...</a><br /></td></tr>
<tr class="separator:aa21fe05557eb564cf547a20ccf43d9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bd21a3c7db6ec5b26c776c6b5fe4b13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a0bd21a3c7db6ec5b26c776c6b5fe4b13">calculateIndirectAddress</a> (<a class="el" href="classunsigned.html">unsigned</a> RegIndex, <a class="el" href="classunsigned.html">unsigned</a> Channel) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0bd21a3c7db6ec5b26c776c6b5fe4b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate the "Indirect Address" for the given <code>RegIndex</code> and <code>Channel</code>.  <a href="#a0bd21a3c7db6ec5b26c776c6b5fe4b13">More...</a><br /></td></tr>
<tr class="separator:a0bd21a3c7db6ec5b26c776c6b5fe4b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a65fc2e57549e3d7a37ad516d6523f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a3a65fc2e57549e3d7a37ad516d6523f0">getIndirectAddrRegClass</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3a65fc2e57549e3d7a37ad516d6523f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2666dab43798128db9f7c436090e2d64"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a2666dab43798128db9f7c436090e2d64">getIndirectIndexBegin</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2666dab43798128db9f7c436090e2d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6963ee4846a440960af3393b33d4e8b0"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a6963ee4846a440960af3393b33d4e8b0">getIndirectIndexEnd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6963ee4846a440960af3393b33d4e8b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d622b0faab0d2ae06922e2e5747b2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a63d622b0faab0d2ae06922e2e5747b2f">buildIndirectWrite</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> ValueReg, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <a class="el" href="classunsigned.html">unsigned</a> OffsetReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a63d622b0faab0d2ae06922e2e5747b2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build instruction(s) for an indirect register write.  <a href="#a63d622b0faab0d2ae06922e2e5747b2f">More...</a><br /></td></tr>
<tr class="separator:a63d622b0faab0d2ae06922e2e5747b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0a25e05dcbec8a3858a648945334b51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#ab0a25e05dcbec8a3858a648945334b51">buildIndirectRead</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> ValueReg, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <a class="el" href="classunsigned.html">unsigned</a> OffsetReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab0a25e05dcbec8a3858a648945334b51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build instruction(s) for an indirect register read.  <a href="#ab0a25e05dcbec8a3858a648945334b51">More...</a><br /></td></tr>
<tr class="separator:ab0a25e05dcbec8a3858a648945334b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a426079288663f8c9a5cad471d1f08f7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a426079288663f8c9a5cad471d1f08f7c">getMaxAlusPerClause</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a426079288663f8c9a5cad471d1f08f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030150151483c64bff02ae4f89a50c96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96">buildDefaultInstruction</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> DstReg, <a class="el" href="classunsigned.html">unsigned</a> Src0Reg, <a class="el" href="classunsigned.html">unsigned</a> Src1Reg=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a030150151483c64bff02ae4f89a50c96"><td class="mdescLeft">&#160;</td><td class="mdescRight">buildDefaultInstruction - This function returns a <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a> with all the instruction modifiers initialized to their default values.  <a href="#a030150151483c64bff02ae4f89a50c96">More...</a><br /></td></tr>
<tr class="separator:a030150151483c64bff02ae4f89a50c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2b6568c134ce283d74d23db8d6b665"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#aca2b6568c134ce283d74d23db8d6b665">buildSlotOfVectorInstruction</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Slot, <a class="el" href="classunsigned.html">unsigned</a> DstReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aca2b6568c134ce283d74d23db8d6b665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b92da744ddde099abc9476ceca6a26a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a3b92da744ddde099abc9476ceca6a26a">buildMovImm</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;BB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> DstReg, uint64_t Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3b92da744ddde099abc9476ceca6a26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa59b61d712578092c3cb3cc7f960498"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#afa59b61d712578092c3cb3cc7f960498">buildMovInstr</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> DstReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:afa59b61d712578092c3cb3cc7f960498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addaf6e56f2c83eb6d2300026c5430c6d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Op) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:addaf6e56f2c83eb6d2300026c5430c6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the index of Op in the <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a>.  <a href="#addaf6e56f2c83eb6d2300026c5430c6d">More...</a><br /></td></tr>
<tr class="separator:addaf6e56f2c83eb6d2300026c5430c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb5d76d41819d66002d2e29ffdd5aabe"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#acb5d76d41819d66002d2e29ffdd5aabe">getOperandIdx</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> Op) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acb5d76d41819d66002d2e29ffdd5aabe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the index of <code>Op</code> for the given Opcode.  <a href="#acb5d76d41819d66002d2e29ffdd5aabe">More...</a><br /></td></tr>
<tr class="separator:acb5d76d41819d66002d2e29ffdd5aabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af66f57da18755676bae1d0f1d47b7da1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#af66f57da18755676bae1d0f1d47b7da1">setImmOperand</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Op, int64_t Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af66f57da18755676bae1d0f1d47b7da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for setting instruction flag values.  <a href="#af66f57da18755676bae1d0f1d47b7da1">More...</a><br /></td></tr>
<tr class="separator:af66f57da18755676bae1d0f1d47b7da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54891e94b588b8ba0ba2586547e17e31"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a54891e94b588b8ba0ba2586547e17e31">addFlag</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Operand, <a class="el" href="classunsigned.html">unsigned</a> Flag) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a54891e94b588b8ba0ba2586547e17e31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add one of the MO_FLAG* flags to the specified <code>Operand</code>.  <a href="#a54891e94b588b8ba0ba2586547e17e31">More...</a><br /></td></tr>
<tr class="separator:a54891e94b588b8ba0ba2586547e17e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55db1c9534c0011ebc83c1c5776bed98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a55db1c9534c0011ebc83c1c5776bed98">isFlagSet</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Operand, <a class="el" href="classunsigned.html">unsigned</a> Flag) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a55db1c9534c0011ebc83c1c5776bed98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if the specified <code>Flag</code> is set on this <code>Operand</code>.  <a href="#a55db1c9534c0011ebc83c1c5776bed98">More...</a><br /></td></tr>
<tr class="separator:a55db1c9534c0011ebc83c1c5776bed98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6350749fb33b3fb889a5cb8b5d4ba4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#abe6350749fb33b3fb889a5cb8b5d4ba4">getFlagOp</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> SrcIdx=0, <a class="el" href="classunsigned.html">unsigned</a> Flag=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abe6350749fb33b3fb889a5cb8b5d4ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8b734da10672ff4ffc3ec7bf04ec1d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#afb8b734da10672ff4ffc3ec7bf04ec1d">clearFlag</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Operand, <a class="el" href="classunsigned.html">unsigned</a> Flag) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afb8b734da10672ff4ffc3ec7bf04ec1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the specified flag on the instruction.  <a href="#afb8b734da10672ff4ffc3ec7bf04ec1d">More...</a><br /></td></tr>
<tr class="separator:afb8b734da10672ff4ffc3ec7bf04ec1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8666942835ab1d1420a6cf1d83ff5262"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a8666942835ab1d1420a6cf1d83ff5262">isRegisterStore</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8666942835ab1d1420a6cf1d83ff5262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203427996c21180b34137c06cad60897"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a203427996c21180b34137c06cad60897">isRegisterLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a203427996c21180b34137c06cad60897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11cffe1c421ec06252714db83ea2bf5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600InstrInfo.html#a11cffe1c421ec06252714db83ea2bf5b">getAddressSpaceForPseudoSourceKind</a> (<a class="el" href="classunsigned.html">unsigned</a> Kind) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a11cffe1c421ec06252714db83ea2bf5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8h_source.html#l00039">39</a> of file <a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a684a33b88b11aeed1300272bb4cf9f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a684a33b88b11aeed1300272bb4cf9f73">&#9670;&nbsp;</a></span>BankSwizzle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">llvm::R600InstrInfo::BankSwizzle</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e"></a>ALU_VEC_012_SCL_210&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c"></a>ALU_VEC_021_SCL_122&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335"></a>ALU_VEC_120_SCL_212&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35"></a>ALU_VEC_102_SCL_221&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703"></a>ALU_VEC_201&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669"></a>ALU_VEC_210&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8h_source.html#l00060">60</a> of file <a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a1f6b4a34f38efcec5ce770e58c69220f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f6b4a34f38efcec5ce770e58c69220f">&#9670;&nbsp;</a></span>R600InstrInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">R600InstrInfo::R600InstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00054">54</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a54891e94b588b8ba0ba2586547e17e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54891e94b588b8ba0ba2586547e17e31">&#9670;&nbsp;</a></span>addFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::addFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add one of the MO_FLAG* flags to the specified <code>Operand</code>. </p>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01465">1465</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="R600InstrInfo_8cpp_source.html#l01486">clearFlag()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01400">getFlagOp()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="R600Defines_8h_source.html#l00052">HAS_NATIVE_OPERANDS</a>, <a class="el" href="R600Defines_8h_source.html#l00022">MO_FLAG_LAST</a>, <a class="el" href="R600Defines_8h_source.html#l00019">MO_FLAG_MASK</a>, <a class="el" href="R600Defines_8h_source.html#l00021">MO_FLAG_NOT_LAST</a>, <a class="el" href="R600Defines_8h_source.html#l00023">NUM_MO_FLAGS</a>, and <a class="el" href="MachineOperand_8h_source.html#l00653">llvm::MachineOperand::setImm()</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00292">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a id="a086f43049b2d52208b7727be22f5e604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a086f43049b2d52208b7727be22f5e604">&#9670;&nbsp;</a></span>analyzeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::analyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowModify</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00674">674</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a030150151483c64bff02ae4f89a50c96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030150151483c64bff02ae4f89a50c96">&#9670;&nbsp;</a></span>buildDefaultInstruction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildDefaultInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Src0Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Src1Reg</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>buildDefaultInstruction - This function returns a <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a> with all the instruction modifiers initialized to their default values. </p>
<p>You can use this function to avoid manually specifying each instruction modifier operand when building a new instruction.</p>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a> with all the instruction modifiers initialized to their default values. </dd></dl>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01237">1237</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l01291">llvm::MachineBasicBlock::findDebugLoc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01145">buildIndirectRead()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01113">buildIndirectWrite()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01364">buildMovImm()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01374">buildMovInstr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01316">buildSlotOfVectorInstruction()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00061">copyPhysReg()</a>, and <a class="el" href="R600ISelLowering_8cpp_source.html#l00292">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a id="ab0a25e05dcbec8a3858a648945334b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0a25e05dcbec8a3858a648945334b51">&#9670;&nbsp;</a></span>buildIndirectRead()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildIndirectRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build instruction(s) for an indirect register read. </p>
<dl class="section return"><dt>Returns</dt><dd>The instruction that performs the indirect register read </dd></dl>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01145">1145</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01237">buildDefaultInstruction()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Kill</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01388">setImmOperand()</a>, and <a class="el" href="RuntimeDyldELF_8cpp_source.html#l00037">write()</a>.</p>

</div>
</div>
<a id="a63d622b0faab0d2ae06922e2e5747b2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d622b0faab0d2ae06922e2e5747b2f">&#9670;&nbsp;</a></span>buildIndirectWrite()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildIndirectWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build instruction(s) for an indirect register write. </p>
<dl class="section return"><dt>Returns</dt><dd>The instruction that performs the indirect register write </dd></dl>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01113">1113</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">llvm::Address</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01237">buildDefaultInstruction()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Kill</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01388">setImmOperand()</a>, and <a class="el" href="RuntimeDyldELF_8cpp_source.html#l00037">write()</a>.</p>

</div>
</div>
<a id="a3b92da744ddde099abc9476ceca6a26a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b92da744ddde099abc9476ceca6a26a">&#9670;&nbsp;</a></span>buildMovImm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * R600InstrInfo::buildMovImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>BB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01364">1364</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="R600InstrInfo_8cpp_source.html#l01237">buildDefaultInstruction()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l01388">setImmOperand()</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00292">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a id="afa59b61d712578092c3cb3cc7f960498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa59b61d712578092c3cb3cc7f960498">&#9670;&nbsp;</a></span>buildMovInstr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * R600InstrInfo::buildMovInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01374">1374</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="R600InstrInfo_8cpp_source.html#l01237">buildDefaultInstruction()</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01023">expandPostRAPseudo()</a>.</p>

</div>
</div>
<a id="aca2b6568c134ce283d74d23db8d6b665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca2b6568c134ce283d74d23db8d6b665">&#9670;&nbsp;</a></span>buildSlotOfVectorInstruction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * R600InstrInfo::buildSlotOfVectorInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Slot</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01316">1316</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01237">buildDefaultInstruction()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l01265">llvm::R600Subtarget::getGeneration()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01380">getOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01290">getSlotedOps()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="MIRNamerPass_8cpp_source.html#l00078">Operands</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00052">llvm::AMDGPUSubtarget::R700</a>, <a class="el" href="MachineOperand_8h_source.html#l00653">llvm::MachineOperand::setImm()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01388">setImmOperand()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00053">llvm::MachineOperand::setReg()</a>, and <a class="el" href="RuntimeDyldELF_8cpp_source.html#l00037">write()</a>.</p>

</div>
</div>
<a id="a0bd21a3c7db6ec5b26c776c6b5fe4b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bd21a3c7db6ec5b26c776c6b5fe4b13">&#9670;&nbsp;</a></span>calculateIndirectAddress()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> R600InstrInfo::calculateIndirectAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calculate the "Indirect Address" for the given <code>RegIndex</code> and <code>Channel</code>. </p>
<p>We model indirect addressing using a virtual address space that can be accesed with loads and stores. The "Indirect Address" is the memory address in this virtual address space that maps to the given <code>RegIndex</code> and <code>Channel</code>. </p>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01017">1017</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01023">expandPostRAPseudo()</a>.</p>

</div>
</div>
<a id="a507703ee09a583ff911a8d09cd409b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a507703ee09a583ff911a8d09cd409b68">&#9670;&nbsp;</a></span>canBeConsideredALU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::canBeConsideredALU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this <code>Opcode</code> represents an ALU instruction or an instruction that will be lowered in ExpandSpecialInstrs <a class="el" href="classllvm_1_1Pass.html" title="Pass interface - Implemented by all &#39;passes&#39;. ">Pass</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00159">159</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00133">isALUInstr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00122">isCubeOp()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00057">isVector()</a>.</p>

</div>
</div>
<a id="afb8b734da10672ff4ffc3ec7bf04ec1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb8b734da10672ff4ffc3ec7bf04ec1d">&#9670;&nbsp;</a></span>clearFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::clearFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the specified flag on the instruction. </p>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01486">1486</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="R600InstrInfo_8cpp_source.html#l01400">getFlagOp()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="R600Defines_8h_source.html#l00052">HAS_NATIVE_OPERANDS</a>, <a class="el" href="R600Defines_8h_source.html#l00023">NUM_MO_FLAGS</a>, and <a class="el" href="MachineOperand_8h_source.html#l00653">llvm::MachineOperand::setImm()</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01465">addFlag()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00803">removeBranch()</a>.</p>

</div>
</div>
<a id="a09a1b90115b4aac78077a61018aa7f40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09a1b90115b4aac78077a61018aa7f40">&#9670;&nbsp;</a></span>copyPhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00061">61</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="R600InstrInfo_8cpp_source.html#l01237">buildDefaultInstruction()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01380">getOperandIdx()</a>, <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00075">llvm::AMDGPURegisterInfo::getSubRegFromChannel()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Implicit</a>, and <a class="el" href="MachineOperand_8h_source.html#l00498">llvm::MachineOperand::setIsKill()</a>.</p>

</div>
</div>
<a id="a74e6aef88dec63b3e87ab2a3fc6f9c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e6aef88dec63b3e87ab2a3fc6f9c78">&#9670;&nbsp;</a></span>CreateTargetScheduleState()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> * R600InstrInfo::CreateTargetScheduleState </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00636">636</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00131">llvm::TargetSubtargetInfo::getInstrItineraryData()</a>.</p>

</div>
</div>
<a id="a3f981149d5958196da00178c5640d576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f981149d5958196da00178c5640d576">&#9670;&nbsp;</a></span>definesAddressRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::definesAddressRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00234">234</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8cpp_source.html#l00992">llvm::MachineInstr::findRegisterDefOperandIdx()</a>.</p>

</div>
</div>
<a id="a55ba3430477fde4a6a57537f5d7ea405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55ba3430477fde4a6a57537f5d7ea405">&#9670;&nbsp;</a></span>DefinesPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::DefinesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00966">966</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00642">isPredicateSetter()</a>.</p>

</div>
</div>
<a id="ab4c95ecc60411327fd2f6c5d0664224c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4c95ecc60411327fd2f6c5d0664224c">&#9670;&nbsp;</a></span>expandPostRAPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01023">1023</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">llvm::Address</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01374">buildMovInstr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01017">calculateIndirectAddress()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01155">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00669">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00074">llvm::R600RegisterInfo::getHWRegChan()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00078">llvm::R600RegisterInfo::getHWRegIndex()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01109">getIndirectAddrRegClass()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00083">llvm::TargetRegisterClass::getRegister()</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00321">isRegisterLoad()</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00317">isRegisterStore()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="accae71a18e9054f96a7919785976ee15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accae71a18e9054f96a7919785976ee15">&#9670;&nbsp;</a></span>FindSwizzleForVectorSlot()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::FindSwizzleForVectorSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::vector&lt; std::pair&lt; int, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>IGSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>SwzCandidate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::pair&lt; int, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>TransSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a>&#160;</td>
          <td class="paramname"><em>TransSwz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumerate all possible Swizzle sequence to find one that can meet all read port requirements. </p>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00498">498</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="R600InstrInfo_8cpp_source.html#l00429">isLegalUpTo()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00479">NextPossibleSolution()</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00535">fitsReadPortLimitations()</a>.</p>

</div>
</div>
<a id="a37b6db57d242415d13b5801a1cf36b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37b6db57d242415d13b5801a1cf36b1a">&#9670;&nbsp;</a></span>fitsConstReadLimitations() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::fitsConstReadLimitations </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&gt; &amp;&#160;</td>
          <td class="paramname"><em>MIs</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>An instruction group can only access 2 channel pair (either [XY] or [ZW]) from KCache bank on R700+. </p>
<p>This function check if MI set in input meet this limitations </p>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00608">608</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00074">llvm::R600RegisterInfo::getHWRegChan()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00278">getSrcs()</a>, <a class="el" href="SmallSet_8h_source.html#l00180">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00133">isALUInstr()</a>, and <a class="el" href="SmallSet_8h_source.html#l00159">llvm::SmallSet&lt; T, N, C &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l01842">llvm::R600TargetLowering::PerformDAGCombine()</a>, and <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a id="ad2602638ef43bcf2b073625f2bd0d9c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2602638ef43bcf2b073625f2bd0d9c8">&#9670;&nbsp;</a></span>fitsConstReadLimitations() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::fitsConstReadLimitations </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Consts</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Same but using const index set instead of MI set. </p>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00583">583</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

</div>
</div>
<a id="a6960d5cf84ae4fef4055e531ed687425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6960d5cf84ae4fef4055e531ed687425">&#9670;&nbsp;</a></span>fitsReadPortLimitations()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::fitsReadPortLimitations </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&gt; &amp;&#160;</td>
          <td class="paramname"><em>MIs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>PV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>BS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isLastAluTrans</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Given the order VEC_012 &lt; VEC_021 &lt; VEC_120 &lt; VEC_102 &lt; VEC_201 &lt; VEC_210 returns true and the first (in lexical order) BankSwizzle affectation starting from the one already provided in the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Group MIs that fits Read Port limitations in BS if available. </p>
<p>Otherwise returns false and undefined content in BS. isLastAluTrans should be set if the last Alu of MIs will be executed on Trans ALU. In this case, ValidTSwizzle returns the BankSwizzle value to apply to the last instruction. PV holds GPR to PV registers in the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Group MIs. </p>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00535">535</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="R600InstrInfo_8h_source.html#l00061">ALU_VEC_012_SCL_210</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00062">ALU_VEC_021_SCL_122</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00064">ALU_VEC_102_SCL_221</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00063">ALU_VEC_120_SCL_212</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00498">FindSwizzleForVectorSlot()</a>, <a class="el" href="VPlanSLP_8cpp_source.html#l00196">getOpcode()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01380">getOperandIdx()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00515">isConstCompatible()</a>.</p>

</div>
</div>
<a id="a11cffe1c421ec06252714db83ea2bf5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11cffe1c421ec06252714db83ea2bf5b">&#9670;&nbsp;</a></span>getAddressSpaceForPseudoSourceKind()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> R600InstrInfo::getAddressSpaceForPseudoSourceKind </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Kind</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01500">1500</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPU_8h_source.html#l00275">AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="PseudoSourceValue_8h_source.html#l00042">llvm::PseudoSourceValue::ConstantPool</a>, <a class="el" href="PseudoSourceValue_8h_source.html#l00045">llvm::PseudoSourceValue::ExternalSymbolCallEntry</a>, <a class="el" href="PseudoSourceValue_8h_source.html#l00043">llvm::PseudoSourceValue::FixedStack</a>, <a class="el" href="PseudoSourceValue_8h_source.html#l00044">llvm::PseudoSourceValue::GlobalValueCallEntry</a>, <a class="el" href="PseudoSourceValue_8h_source.html#l00040">llvm::PseudoSourceValue::GOT</a>, <a class="el" href="PseudoSourceValue_8h_source.html#l00041">llvm::PseudoSourceValue::JumpTable</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="AMDGPU_8h_source.html#l00277">AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="PseudoSourceValue_8h_source.html#l00039">llvm::PseudoSourceValue::Stack</a>, and <a class="el" href="PseudoSourceValue_8h_source.html#l00046">llvm::PseudoSourceValue::TargetCustom</a>.</p>

</div>
</div>
<a id="abe6350749fb33b3fb889a5cb8b5d4ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe6350749fb33b3fb889a5cb8b5d4ba4">&#9670;&nbsp;</a></span>getFlagOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp; R600InstrInfo::getFlagOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcIdx</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Flag</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">SrcIdx</td><td>The register source to set the flag on (e.g src0, src1, src2) </td></tr>
    <tr><td class="paramname">Flag</td><td>The flag being set.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the operand containing the flags for this instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01400">1400</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="R600Defines_8h_source.html#l00027">GET_FLAG_OPERAND_IDX</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01380">getOperandIdx()</a>, <a class="el" href="R600Defines_8h_source.html#l00052">HAS_NATIVE_OPERANDS</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, <a class="el" href="R600Defines_8h_source.html#l00018">MO_FLAG_ABS</a>, <a class="el" href="R600Defines_8h_source.html#l00016">MO_FLAG_CLAMP</a>, <a class="el" href="R600Defines_8h_source.html#l00022">MO_FLAG_LAST</a>, <a class="el" href="R600Defines_8h_source.html#l00019">MO_FLAG_MASK</a>, <a class="el" href="R600Defines_8h_source.html#l00017">MO_FLAG_NEG</a>, <a class="el" href="R600Defines_8h_source.html#l00021">MO_FLAG_NOT_LAST</a>, <a class="el" href="R600Defines_8h_source.html#l00036">R600_InstFlag::OP3</a>, and <a class="el" href="RuntimeDyldELF_8cpp_source.html#l00037">write()</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01465">addFlag()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l01486">clearFlag()</a>.</p>

</div>
</div>
<a id="a3a65fc2e57549e3d7a37ad516d6523f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a65fc2e57549e3d7a37ad516d6523f0">&#9670;&nbsp;</a></span>getIndirectAddrRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * R600InstrInfo::getIndirectAddrRegClass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The register class to be used for loading and storing values from an "Indirect Address" . </dd></dl>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01109">1109</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01023">expandPostRAPseudo()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l01179">getIndirectIndexBegin()</a>.</p>

</div>
</div>
<a id="a2666dab43798128db9f7c436090e2d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2666dab43798128db9f7c436090e2d64">&#9670;&nbsp;</a></span>getIndirectIndexBegin()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int R600InstrInfo::getIndirectIndexBegin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>the smallest register index that will be accessed by an indirect read or write or -1 if indirect addressing is not used by this program. </dd></dl>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01179">1179</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00089">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01109">getIndirectAddrRegClass()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00396">llvm::MachineFrameInfo::getNumObjects()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00075">llvm::TargetRegisterClass::getNumRegs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00083">llvm::TargetRegisterClass::getRegister()</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00936">llvm::MachineRegisterInfo::livein_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00938">llvm::MachineRegisterInfo::liveins()</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01211">getIndirectIndexEnd()</a>.</p>

</div>
</div>
<a id="a6963ee4846a440960af3393b33d4e8b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6963ee4846a440960af3393b33d4e8b0">&#9670;&nbsp;</a></span>getIndirectIndexEnd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int R600InstrInfo::getIndirectIndexEnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>the largest register index that will be accessed by an indirect read or write or -1 if indirect addressing is not used by this program. </dd></dl>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01211">1211</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="R600FrameLowering_8cpp_source.html#l00021">llvm::R600FrameLowering::getFrameIndexReference()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l01242">llvm::R600Subtarget::getFrameLowering()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01179">getIndirectIndexBegin()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00396">llvm::MachineFrameInfo::getNumObjects()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, and <a class="el" href="MachineFrameInfo_8h_source.html#l00350">llvm::MachineFrameInfo::hasVarSizedObjects()</a>.</p>

</div>
</div>
<a id="a3317ad36612bd0a93dad2af012182dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3317ad36612bd0a93dad2af012182dc7">&#9670;&nbsp;</a></span>getInstrLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> int R600InstrInfo::getInstrLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> *&#160;</td>
          <td class="paramname"><em>PredCost</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01009">1009</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00719">llvm::GCNSubtarget::adjustSchedDependency()</a>.</p>

</div>
</div>
<a id="a426079288663f8c9a5cad471d1f08f7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a426079288663f8c9a5cad471d1f08f7c">&#9670;&nbsp;</a></span>getMaxAlusPerClause()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> R600InstrInfo::getMaxAlusPerClause </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01233">1233</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="addaf6e56f2c83eb6d2300026c5430c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addaf6e56f2c83eb6d2300026c5430c6d">&#9670;&nbsp;</a></span>getOperandIdx() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int R600InstrInfo::getOperandIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the index of Op in the <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a>. </p>
<dl class="section return"><dt>Returns</dt><dd>-1 if the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> does not contain the specified <code>Op</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01380">1380</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01316">buildSlotOfVectorInstruction()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00061">copyPhysReg()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00292">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00535">fitsReadPortLimitations()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01400">getFlagOp()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00254">getSelIdx()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00278">getSrcs()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00155">isLDSRetInstr()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l01842">llvm::R600TargetLowering::PerformDAGCombine()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00971">PredicateInstruction()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l01388">setImmOperand()</a>.</p>

</div>
</div>
<a id="acb5d76d41819d66002d2e29ffdd5aabe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb5d76d41819d66002d2e29ffdd5aabe">&#9670;&nbsp;</a></span>getOperandIdx() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int R600InstrInfo::getOperandIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the index of <code>Op</code> for the given Opcode. </p>
<dl class="section return"><dt>Returns</dt><dd>-1 if the <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> does not contain the specified <code>Op</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01384">1384</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>.</p>

</div>
</div>
<a id="ac39a8558f3e2c9d7806eab38a2bc3fa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac39a8558f3e2c9d7806eab38a2bc3fa6">&#9670;&nbsp;</a></span>getPredicationCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> int R600InstrInfo::getPredicationCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01005">1005</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="ad5ee507c2b97d4f500c7baa5f7652ed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5ee507c2b97d4f500c7baa5f7652ed7">&#9670;&nbsp;</a></span>getRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a>&amp; llvm::R600InstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8h_source.html#l00071">71</a> of file <a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="LegalityPredicates_8cpp_source.html#l00063">llvm::LegalityPredicates::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l00398">llvm::createR600ISelDag()</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l01250">llvm::R600Subtarget::getRegisterInfo()</a>.</p>

</div>
</div>
<a id="ab858beae728e107227a9e07759588087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab858beae728e107227a9e07759588087">&#9670;&nbsp;</a></span>getSelIdx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int R600InstrInfo::getSelIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The operand Index for the Sel operand given an index to one of the instruction's src operands. </dd></dl>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00254">254</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="R600InstrInfo_8cpp_source.html#l01380">getOperandIdx()</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l01842">llvm::R600TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ae6f1cb7931164d888acd081fa41e6246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6f1cb7931164d888acd081fa41e6246">&#9670;&nbsp;</a></span>getSrcs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *, int64_t &gt;, 3 &gt; R600InstrInfo::getSrcs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>a pair for each src of an ALU instructions. The first member of a pair is the register id. If register is ALU_CONST, second member is SEL. If register is ALU_LITERAL, second member is IMM. Otherwise, second member value is undefined. </dd></dl>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00278">278</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DenseMap_8h_source.html#l00082">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::end()</a>, <a class="el" href="DenseMap_8h_source.html#l00150">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::find()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00074">llvm::R600RegisterInfo::getHWRegChan()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01380">getOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00337">llvm::MachineOperand::isGlobal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00608">fitsConstReadLimitations()</a>.</p>

</div>
</div>
<a id="a1215beb8e209f4246f9809770be405d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1215beb8e209f4246f9809770be405d9">&#9670;&nbsp;</a></span>hasInstrModifiers()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::hasInstrModifiers </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00139">139</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="R600Defines_8h_source.html#l00040">R600_InstFlag::OP1</a>, <a class="el" href="R600Defines_8h_source.html#l00041">R600_InstFlag::OP2</a>, and <a class="el" href="R600Defines_8h_source.html#l00036">R600_InstFlag::OP3</a>.</p>

</div>
</div>
<a id="a648e69f41d62376b996b0b5209022fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648e69f41d62376b996b0b5209022fbd">&#9670;&nbsp;</a></span>insertBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> R600InstrInfo::insertBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>BytesAdded</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00756">756</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="ad80e1e5645d57c506cb63732f576ce81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad80e1e5645d57c506cb63732f576ce81">&#9670;&nbsp;</a></span>isALUInstr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isALUInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this <code>Opcode</code> represents an ALU instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00133">133</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="R600Defines_8h_source.html#l00044">R600_InstFlag::ALU_INST</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00159">canBeConsideredALU()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00608">fitsConstReadLimitations()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00238">readsLDSSrcReg()</a>, and <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a id="a891797e1ad8f29e9ed5d3443f10dc82e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a891797e1ad8f29e9ed5d3443f10dc82e">&#9670;&nbsp;</a></span>isCubeOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isCubeOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00122">122</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00159">canBeConsideredALU()</a>, and <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a id="add24e1463a36a613e008ed84227b4785"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add24e1463a36a613e008ed84227b4785">&#9670;&nbsp;</a></span>isExport()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isExport </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00195">195</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="R600Defines_8h_source.html#l00047">R600_InstFlag::IS_EXPORT</a>.</p>

</div>
</div>
<a id="a55db1c9534c0011ebc83c1c5776bed98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55db1c9534c0011ebc83c1c5776bed98">&#9670;&nbsp;</a></span>isFlagSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::R600InstrInfo::isFlagSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determine if the specified <code>Flag</code> is set on this <code>Operand</code>. </p>

</div>
</div>
<a id="a89de148c8666da38bdf2b414f9e254ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89de148c8666da38bdf2b414f9e254ec">&#9670;&nbsp;</a></span>isLDSInstr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isLDSInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00147">147</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="R600Defines_8h_source.html#l00045">R600_InstFlag::LDS_1A</a>, <a class="el" href="R600Defines_8h_source.html#l00046">R600_InstFlag::LDS_1A1D</a>, and <a class="el" href="R600Defines_8h_source.html#l00048">R600_InstFlag::LDS_1A2D</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00155">isLDSRetInstr()</a>, and <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a id="ab64e90b1e671bf82b2dbcc831d63ddbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab64e90b1e671bf82b2dbcc831d63ddbf">&#9670;&nbsp;</a></span>isLDSRetInstr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isLDSRetInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00155">155</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="R600InstrInfo_8cpp_source.html#l01380">getOperandIdx()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00147">isLDSInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00292">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a id="a50503e8c79cfae86f42c25b30c4dee2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50503e8c79cfae86f42c25b30c4dee2d">&#9670;&nbsp;</a></span>isLegalToSplitMBBAt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isLegalToSplitMBBAt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if <code>MBBI</code> can be moved into a new basic. </dd></dl>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00096">96</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00095">llvm::R600RegisterInfo::isPhysRegLiveAcrossClauses()</a>, and <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>.</p>

</div>
</div>
<a id="a2fce8516b6f35622360433c3bae2b70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fce8516b6f35622360433c3bae2b70c">&#9670;&nbsp;</a></span>isLegalUpTo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> R600InstrInfo::isLegalUpTo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::vector&lt; std::pair&lt; int, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>IGSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Swz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::pair&lt; int, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>TransSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a>&#160;</td>
          <td class="paramname"><em>TransSwz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>returns how many MIs (whose inputs are represented by IGSrcs) can be packed in the same <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Group while meeting read port limitations given a Swz swizzle sequence. </p>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00429">429</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="R600InstrInfo_8h_source.html#l00061">ALU_VEC_012_SCL_210</a>, <a class="el" href="R600InstrInfo_8h_source.html#l00062">ALU_VEC_021_SCL_122</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="R600Defines_8h_source.html#l00059">GET_REG_INDEX</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00402">getTransSwizzle()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00374">Swizzle()</a>, and <a class="el" href="namespacellvm.html#add480f2ed87faa59c16d4c01ffb4bf39a57dea6f5039281b7fee517fc43bf3110">llvm::Vector</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00498">FindSwizzleForVectorSlot()</a>.</p>

</div>
</div>
<a id="a1fddf85baa47d23103126f2a45ea3a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fddf85baa47d23103126f2a45ea3a4e">&#9670;&nbsp;</a></span>isMov()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isMov </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00107">107</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="ab334b6a433595c3b14311e50ed433119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab334b6a433595c3b14311e50ed433119">&#9670;&nbsp;</a></span>isPredicable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isPredicable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00877">877</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01342">llvm::TargetInstrInfo::isPredicable()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00057">isVector()</a>.</p>

</div>
</div>
<a id="ab39a8eb989f01d8ed539a6fe6a210ba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab39a8eb989f01d8ed539a6fe6a210ba6">&#9670;&nbsp;</a></span>isPredicated()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isPredicated </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00862">862</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8cpp_source.html#l01020">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>.</p>

</div>
</div>
<a id="a2700054a144dc843858ac4954f53e2b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2700054a144dc843858ac4954f53e2b4">&#9670;&nbsp;</a></span>isProfitableToDupForIfCvt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isProfitableToDupForIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a>&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00919">919</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="aa83513847e40eb20946e50e05d50fc3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa83513847e40eb20946e50e05d50fc3b">&#9670;&nbsp;</a></span>isProfitableToIfCvt() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraPredCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a>&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00900">900</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a49fa0640f041ac13c4f7d6eacf03278b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49fa0640f041ac13c4f7d6eacf03278b">&#9670;&nbsp;</a></span>isProfitableToIfCvt() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumTCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraTCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumFCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraFCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a>&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00908">908</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a508277c4ff138f71ec87b10f00063586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a508277c4ff138f71ec87b10f00063586">&#9670;&nbsp;</a></span>isProfitableToUnpredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isProfitableToUnpredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00927">927</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a7f44398d0ba1f70349d99b68940febde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f44398d0ba1f70349d99b68940febde">&#9670;&nbsp;</a></span>isReductionOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isReductionOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00118">118</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a id="a203427996c21180b34137c06cad60897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a203427996c21180b34137c06cad60897">&#9670;&nbsp;</a></span>isRegisterLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::R600InstrInfo::isRegisterLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8h_source.html#l00321">321</a> of file <a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600InstrInfo_8h_source.html#l00028">llvm::R600InstrFlags::REGISTER_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01023">expandPostRAPseudo()</a>.</p>

</div>
</div>
<a id="a8666942835ab1d1420a6cf1d83ff5262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8666942835ab1d1420a6cf1d83ff5262">&#9670;&nbsp;</a></span>isRegisterStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::R600InstrInfo::isRegisterStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8h_source.html#l00317">317</a> of file <a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600InstrInfo_8h_source.html#l00027">llvm::R600InstrFlags::REGISTER_STORE</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01023">expandPostRAPseudo()</a>.</p>

</div>
</div>
<a id="a6b3de1aca767b960a302308f3c463317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b3de1aca767b960a302308f3c463317">&#9670;&nbsp;</a></span>isTransOnly() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isTransOnly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00177">177</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUSubtarget_8h_source.html#l01297">llvm::R600Subtarget::hasCaymanISA()</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00183">isTransOnly()</a>, and <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a id="ae4040056c150bccdd7d14849ffa9486d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4040056c150bccdd7d14849ffa9486d">&#9670;&nbsp;</a></span>isTransOnly() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isTransOnly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00183">183</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00177">isTransOnly()</a>.</p>

</div>
</div>
<a id="a5bad3393698345347bc9ef02419fd8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bad3393698345347bc9ef02419fd8cd">&#9670;&nbsp;</a></span>isVector()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector instructions are instructions that must fill all instruction slots within an instruction group. </p>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00057">57</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600Defines_8h_source.html#l00037">R600_InstFlag::VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00159">canBeConsideredALU()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00877">isPredicable()</a>, and <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a id="adbb5663da5534317c035227ab390bf36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbb5663da5534317c035227ab390bf36">&#9670;&nbsp;</a></span>isVectorOnly() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isVectorOnly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00187">187</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00191">isVectorOnly()</a>, and <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a id="a0aa7e2ed9eabcb9cc26a590209d53d9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa7e2ed9eabcb9cc26a590209d53d9d">&#9670;&nbsp;</a></span>isVectorOnly() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::isVectorOnly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00191">191</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00187">isVectorOnly()</a>.</p>

</div>
</div>
<a id="a6051ea915d00d989d449bb69ab996d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6051ea915d00d989d449bb69ab996d4b">&#9670;&nbsp;</a></span>mustBeLastInClause()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::mustBeLastInClause </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00220">220</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a4501178e61d2f154d7b9bc4fc519fe68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4501178e61d2f154d7b9bc4fc519fe68">&#9670;&nbsp;</a></span>PredicateInstruction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::PredicateInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00971">971</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01020">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01380">getOperandIdx()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00580">getReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Implicit</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00653">llvm::MachineOperand::setImm()</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00053">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a id="acbfbaa0e925b1f975b016053d752e899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbfbaa0e925b1f975b016053d752e899">&#9670;&nbsp;</a></span>readsLDSSrcReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::readsLDSSrcReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00238">238</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00133">isALUInstr()</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l00486">llvm::MachineInstr::operands_begin()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00487">llvm::MachineInstr::operands_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>.</p>

</div>
</div>
<a id="a80b011db3b1da37d9792a8f95fd3069e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b011db3b1da37d9792a8f95fd3069e">&#9670;&nbsp;</a></span>removeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> R600InstrInfo::removeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>BytesRemvoed</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00803">803</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01486">clearFlag()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00652">findFirstPredicateSetterFrom()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00746">FindLastAluClause()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="R600Defines_8h_source.html#l00020">MO_FLAG_PUSH</a>.</p>

</div>
</div>
<a id="aa21fe05557eb564cf547a20ccf43d9f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa21fe05557eb564cf547a20ccf43d9f5">&#9670;&nbsp;</a></span>reserveIndirectRegisters()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::reserveIndirectRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td>
          <td class="paramname"><em>Reserved</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserve the registers that may be accesed using indirect addressing. </p>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01089">1089</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUSubtarget_8h_source.html#l01242">llvm::R600Subtarget::getFrameLowering()</a>, <a class="el" href="AMDGPUFrameLowering_8cpp_source.html#l00022">llvm::AMDGPUFrameLowering::getStackWidth()</a>, and <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>.</p>

</div>
</div>
<a id="a03c6876ed7ada0d971240509db503dc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03c6876ed7ada0d971240509db503dc0">&#9670;&nbsp;</a></span>reverseBranchCondition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::reverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00933">933</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="af66f57da18755676bae1d0f1d47b7da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af66f57da18755676bae1d0f1d47b7da1">&#9670;&nbsp;</a></span>setImmOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::setImmOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Helper function for setting instruction flag values. </p>

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l01388">1388</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01380">getOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00653">llvm::MachineOperand::setImm()</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01145">buildIndirectRead()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01113">buildIndirectWrite()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01364">buildMovImm()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01316">buildSlotOfVectorInstruction()</a>, and <a class="el" href="R600ISelLowering_8cpp_source.html#l00292">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a id="a0aa3d48f55eef628d97bb21156177f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa3d48f55eef628d97bb21156177f19">&#9670;&nbsp;</a></span>usesAddressRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::usesAddressRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00230">230</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8cpp_source.html#l00943">llvm::MachineInstr::findRegisterUseOperandIdx()</a>.</p>

</div>
</div>
<a id="a2a26ade8a5837be3ac8373a6edc81350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a26ade8a5837be3ac8373a6edc81350">&#9670;&nbsp;</a></span>usesTextureCache() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::usesTextureCache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00209">209</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUSubtarget_8h_source.html#l01313">llvm::R600Subtarget::hasVertexCache()</a>, <a class="el" href="R600Defines_8h_source.html#l00062">IS_TEX</a>, and <a class="el" href="R600Defines_8h_source.html#l00061">IS_VTX</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00213">usesTextureCache()</a>.</p>

</div>
</div>
<a id="a228e67ed635dc4282489be7f3fc1c2e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228e67ed635dc4282489be7f3fc1c2e8">&#9670;&nbsp;</a></span>usesTextureCache() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::usesTextureCache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00213">213</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Function_8h_source.html#l00212">llvm::Function::getCallingConv()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00900">llvm::AMDGPU::isCompute()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00209">usesTextureCache()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00199">usesVertexCache()</a>.</p>

</div>
</div>
<a id="a0220f9eee026db654316584948dede8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0220f9eee026db654316584948dede8d">&#9670;&nbsp;</a></span>usesVertexCache() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::usesVertexCache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00199">199</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUSubtarget_8h_source.html#l01313">llvm::R600Subtarget::hasVertexCache()</a>, and <a class="el" href="R600Defines_8h_source.html#l00061">IS_VTX</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00213">usesTextureCache()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00203">usesVertexCache()</a>.</p>

</div>
</div>
<a id="abbae172c51615eb52ec12f0af642de64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbae172c51615eb52ec12f0af642de64">&#9670;&nbsp;</a></span>usesVertexCache() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> R600InstrInfo::usesVertexCache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600InstrInfo_8cpp_source.html#l00203">203</a> of file <a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Function_8h_source.html#l00212">llvm::Function::getCallingConv()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00900">llvm::AMDGPU::isCompute()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00199">usesVertexCache()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:22:25 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
