Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP_DFT
Version: K-2015.06
Date   : Wed Oct 23 22:54:48 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP_DFT                            6.62e-02    0.436 1.53e+07    0.517 100.0
  CLK_GATE_BLOCK (CLK_GATE)            3.76e-03 9.48e-03 3.71e+04 1.33e-02   2.6
  ALU_BLOCK (ALU_test_1)               2.72e-05 2.72e-02 5.62e+06 3.28e-02   6.3
    div_43 (ALU_DW_div_uns_1)             0.000    0.000 2.52e+06 2.52e-03   0.5
    mult_40 (ALU_DW02_mult_0)             0.000    0.000 1.64e+06 1.64e-03   0.3
    add_34 (ALU_DW01_add_0)               0.000    0.000 2.17e+05 2.17e-04   0.0
    sub_37 (ALU_DW01_sub_0)               0.000    0.000 2.40e+05 2.40e-04   0.0
  register_BLOCK (register_test_1)     3.84e-03    0.225 3.46e+06    0.232  44.8
  SYS_CTRL_BLOCK (SYS_CTRL_test_1)     4.11e-04 1.35e-02 4.31e+05 1.44e-02   2.8
  UART_TOP_BLOCK (UART_TOP_test_1)     3.65e-04 8.25e-03 2.10e+06 1.07e-02   2.1
    UART_RX_BLOCK (UART_RX_test_1)     3.13e-04 5.40e-03 1.39e+06 7.11e-03   1.4
      deserializer_BLOCK (deserializer_test_1)
                                       1.29e-07 1.23e-03 1.71e+05 1.40e-03   0.3
      edge_bit_counter_BLOCK (edge_bit_counter_test_1)
                                       5.57e-05 1.62e-03 3.75e+05 2.05e-03   0.4
      stop_check_BLOCK (stop_check_test_1)
                                          0.000 3.01e-04 2.84e+04 3.29e-04   0.1
      strt_check_BLOCK (strt_check_test_1)
                                       1.56e-08 1.58e-04 1.16e+04 1.69e-04   0.0
      parity_check_BLOCK (parity_check_test_1)
                                       2.23e-05 3.34e-04 1.32e+05 4.88e-04   0.1
      data_sampling_BLOCK (data_sampling_test_1)
                                       1.02e-04 9.57e-04 4.08e+05 1.47e-03   0.3
      FSM_BLOCK (FSM_test_1)           1.07e-04 8.01e-04 2.63e+05 1.17e-03   0.2
    UART_TX_BLOCK (UART_TX_test_1)     5.00e-05 2.84e-03 7.04e+05 3.60e-03   0.7
      MUX_block (MUX)                     0.000    0.000 5.05e+04 5.05e-05   0.0
      parityCalc_block (parityCalc_test_1)
                                       1.30e-05 8.91e-04 2.55e+05 1.16e-03   0.2
      serializer_block (serializer_test_1)
                                       2.37e-05 1.62e-03 3.05e+05 1.95e-03   0.4
      fsm_block (fsm_test_1)           7.73e-07 3.31e-04 8.90e+04 4.21e-04   0.1
  ClkDiv_RX_BLOCK (ClkDiv_test_0)      1.36e-05 1.17e-03 4.40e+05 1.62e-03   0.3
  mux_RX_CLK (mux2X1_1)                2.19e-04 7.09e-05 1.37e+04 3.03e-04   0.1
  CLKDIV_MUX_BLOCK (CLKDIV_MUX)        2.34e-05 1.77e-05 4.50e+04 8.61e-05   0.0
  ClkDiv_TX_BLOCK (ClkDiv_test_1)      5.46e-05 1.31e-03 4.46e+05 1.81e-03   0.4
  mux_TX_CLK (mux2X1_2)                9.67e-06 2.00e-06 1.37e+04 2.54e-05   0.0
  PULSE_GEN_BLOCK (PULSE_GEN_test_1)      0.000 2.20e-04 2.52e+04 2.45e-04   0.0
  FIFO_BLOCK (FIFO_TOP_test_1)         2.52e-03    0.123 2.31e+06    0.128  24.8
    DF_SYNC_U1 (DF_SYNC_test_1)           0.000 8.56e-04 8.57e+04 9.41e-04   0.2
    DF_SYNC_U0 (DF_SYNC_test_0)        1.10e-06 1.19e-02 9.49e+04 1.19e-02   2.3
    FIFO_RD_BLOCK (FIFO_RD_test_1)     2.25e-06 8.75e-04 2.43e+05 1.12e-03   0.2
    FIFO_WR_BLOCK (FIFO_WR_test_1)     2.11e-04 1.33e-02 2.49e+05 1.38e-02   2.7
    FIFO_MEM_CNTRL_BLOCK (FIFO_MEM_CNTRL_test_1)
                                       1.88e-03 9.64e-02 1.63e+06 9.99e-02  19.3
  Data_Sync_BLOCK (Data_Sync_test_1)   2.12e-07 1.76e-02 1.91e+05 1.78e-02   3.4
  mux_RST_SYNC_BLOCK_U2 (mux2X1_3)     6.31e-07 2.87e-06 1.42e+04 1.77e-05   0.0
  RST_SYNC_BLOCK_U2 (RST_SYNC_test_1)  2.91e-06 4.82e-04 2.79e+04 5.13e-04   0.1
  mux_RST_SYNC_BLOCK_U1 (mux2X1_4)     1.59e-05 7.26e-05 1.40e+04 1.03e-04   0.0
  RST_SYNC_BLOCK_U1 (RST_SYNC_test_0)  3.07e-05 4.27e-03 2.95e+04 4.33e-03   0.8
  mux_RST (mux2X1_5)                   1.12e-04 9.26e-05 1.37e+04 2.18e-04   0.0
  mux_ref (mux2X1_6)                   5.36e-02 4.07e-03 2.11e+04 5.77e-02  11.1
  mux_uart (mux2X1_0)                  1.55e-04 7.20e-05 1.37e+04 2.41e-04   0.0
1
