(pcb C:\GitHub\FuncGen_Amplifier\FuncGen[Amplifier]\Amplificador.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.6)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  227000 -136000  77000 -136000  77000 -36000  227000 -36000
            227000 -136000)
    )
    (via "Via[0-1]_2000:1000_um")
    (rule
      (width 750)
      (clearance 750.1)
      (clearance 750.1 (type default_smd))
      (clearance 187.5 (type smd_smd))
    )
  )
  (placement
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R10 166986 -63083.8 front 180 (PN 33k))
      (place R7 166886 -72083.8 front 180 (PN 5.6k))
      (place R11 162760 -99166.7 front 180 (PN 10k))
      (place R5 143992 -99250 front 180 (PN 10k))
      (place R2 176106 -124728 front 90 (PN 47k))
      (place R3 163519 -114550 front 270 (PN 8.2k))
      (place R14 110860 -61802.6 front 90 (PN 33k))
      (place R18 103900 -115733 front 180 (PN 10k))
      (place R19 104100 -111300 front 180 (PN 2.7k))
      (place R20 123580 -61802.6 front 90 (PN 10k))
      (place R21 142438 -124346 front 90 (PN 10k))
      (place R22 136300 -51642.6 front 270 (PN 10k))
      (place R23 136144 -114250 front 270 (PN 3.3k))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (place R8 166986 -67833.8 front 180 (PN 10k))
      (place R9 143992 -104250 front 180 (PN 10k))
      (place R1 182400 -124710 front 90 (PN 8.2k))
      (place R4 169812 -114550 front 270 (PN 47k))
      (place R6 162760 -104250 front 180 (PN 10k))
      (place R12 192800 -46600 front 0 (PN 10k))
      (place R13 104000 -124600 front 180 (PN 10k))
      (place R15 129940 -61802.6 front 90 (PN 33k))
      (place R16 93800 -120167 front 0 (PN 3.3k))
      (place R17 117220 -61802.6 front 90 (PN 10k))
      (place R24 142660 -61802.6 front 90 (PN 10k))
      (place R25 129850 -124510 front 90 (PN 2.7k))
    )
    (component Potentiometer_THT:Potentiometer_Alps_RK163_Single_Horizontal
      (place RV1 196650 -124550 front 270 (PN 10k))
    )
    (component Potentiometer_THT:Potentiometer_Alps_RK163_Dual_Horizontal
      (place RV2 178000 -46800 front 90 (PN 100k))
    )
    (component "TerminalBlock_Altech:Altech_AK300_1x05_P5.00mm_45-Degree"
      (place J1 94283.7 -88867.8 front 90 (PN Screw_Terminal_01x05))
    )
    (component "Diode_THT:D_DO-15_P10.16mm_Horizontal"
      (place D1 149281 -114290 front 270 (PN D_Zener))
    )
    (component "Diode_THT:D_DO-15_P10.16mm_Horizontal::1"
      (place D2 156675 -124450 front 90 (PN D_Zener))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (place D3 114940 -104250 front 0 (PN 1N4007))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal::1"
      (place D4 125100 -99500 front 180 (PN 1N4007))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical
      (place J2 205600 -60000 front 0 (PN Conn_01x08))
    )
    (component "Package_DIP:DIP-16_W7.62mm_LongPads"
      (place U3 210515 -96175.7 front 270 (PN CD4051B))
    )
    (component "Package_DIP:DIP-8_W7.62mm_LongPads"
      (place U1 173703 -63548.9 front 0 (PN TL072))
      (place U2 112430 -117420 front 0 (PN TL072))
      (place U4 172480 -104500 front 90 (PN TL072))
    )
    (component "Package_DIP:DIP-8_W7.62mm_LongPads::1"
      (place U5 122780 -69380 front 0 (PN TL072))
    )
    (component Capacitor_THT:C_Rect_L9.0mm_W2.5mm_P7.50mm_MKT
      (place C1 197736 -89902.7 front 0 (PN 100n))
    )
    (component Capacitor_THT:C_Rect_L9.0mm_W2.5mm_P7.50mm_MKT::1
      (place C2 205185 -111296 front 180 (PN 0.1uF))
    )
  )
  (library
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (pin Round[A]Pad_2500_um 1 0 0)
      (pin Oval[A]Pad_2500x2500_um 2 10160 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Oval[A]Pad_2500x2500_um 2 10160 0)
      (pin Round[A]Pad_2500_um 1 0 0)
    )
    (image Potentiometer_THT:Potentiometer_Alps_RK163_Single_Horizontal
      (outline (path signal 50  19050 14200  -6950 14200))
      (outline (path signal 50  19050 -4200  19050 14200))
      (outline (path signal 50  -6950 -4200  19050 -4200))
      (outline (path signal 50  -6950 14200  -6950 -4200))
      (outline (path signal 120  18920 8120  18920 1879))
      (outline (path signal 120  8920 8120  8920 1879))
      (outline (path signal 120  8920 1879  18920 1879))
      (outline (path signal 120  8920 8120  18920 8120))
      (outline (path signal 120  8920 8620  8920 1380))
      (outline (path signal 120  3920 8620  3920 1380))
      (outline (path signal 120  3920 1380  8920 1380))
      (outline (path signal 120  3920 8620  8920 8620))
      (outline (path signal 120  3920 14070  3920 -4070))
      (outline (path signal 120  -6820 14070  -6820 -4070))
      (outline (path signal 120  -6820 -4070  3920 -4070))
      (outline (path signal 120  -6820 14070  3920 14070))
      (outline (path signal 100  18800 8000  8800 8000))
      (outline (path signal 100  18800 2000  18800 8000))
      (outline (path signal 100  8800 2000  18800 2000))
      (outline (path signal 100  8800 8000  8800 2000))
      (outline (path signal 100  8800 8500  3800 8500))
      (outline (path signal 100  8800 1500  8800 8500))
      (outline (path signal 100  3800 1500  8800 1500))
      (outline (path signal 100  3800 8500  3800 1500))
      (outline (path signal 100  3800 13950  -6700 13950))
      (outline (path signal 100  3800 -3950  3800 13950))
      (outline (path signal 100  -6700 -3950  3800 -3950))
      (outline (path signal 100  -6700 13950  -6700 -3950))
      (pin Round[A]Pad_2500_um 1 0 0)
      (pin Round[A]Pad_2500_um 2 0 5000)
      (pin Round[A]Pad_2500_um 3 0 10000)
    )
    (image Potentiometer_THT:Potentiometer_Alps_RK163_Dual_Horizontal
      (outline (path signal 50  21050 14200  -8550 14200))
      (outline (path signal 50  21050 -4200  21050 14200))
      (outline (path signal 50  -8550 -4200  21050 -4200))
      (outline (path signal 50  -8550 14200  -8550 -4200))
      (outline (path signal 120  20920 8120  20920 1879))
      (outline (path signal 120  10920 8120  10920 1879))
      (outline (path signal 120  10920 1879  20920 1879))
      (outline (path signal 120  10920 8120  20920 8120))
      (outline (path signal 120  10920 8620  10920 1380))
      (outline (path signal 120  3920 8620  3920 1380))
      (outline (path signal 120  3920 1380  10920 1380))
      (outline (path signal 120  3920 8620  10920 8620))
      (outline (path signal 120  3920 14070  3920 -4070))
      (outline (path signal 120  -8420 14070  -8420 -4070))
      (outline (path signal 120  -8420 -4070  3920 -4070))
      (outline (path signal 120  -8420 14070  3920 14070))
      (outline (path signal 100  20800 8000  10800 8000))
      (outline (path signal 100  20800 2000  20800 8000))
      (outline (path signal 100  10800 2000  20800 2000))
      (outline (path signal 100  10800 8000  10800 2000))
      (outline (path signal 100  10800 8500  3800 8500))
      (outline (path signal 100  10800 1500  10800 8500))
      (outline (path signal 100  3800 1500  10800 1500))
      (outline (path signal 100  3800 8500  3800 1500))
      (outline (path signal 100  3800 13950  -8300 13950))
      (outline (path signal 100  3800 -3950  3800 13950))
      (outline (path signal 100  -8300 -3950  3800 -3950))
      (outline (path signal 100  -8300 13950  -8300 -3950))
      (pin Round[A]Pad_2400_um 4 -5000 0)
      (pin Round[A]Pad_2400_um 5 -5000 5000)
      (pin Round[A]Pad_2400_um 6 -5000 10000)
      (pin Round[A]Pad_2400_um 1 0 0)
      (pin Round[A]Pad_2400_um 2 0 5000)
      (pin Round[A]Pad_2400_um 3 0 10000)
    )
    (image "TerminalBlock_Altech:Altech_AK300_1x05_P5.00mm_45-Degree"
      (outline (path signal 100  -2000 6000  22500 6000))
      (outline (path signal 100  22500 6000  22500 -6500))
      (outline (path signal 100  22500 -6500  -2500 -6500))
      (outline (path signal 100  -2500 -6500  -2500 5500))
      (outline (path signal 100  -2500 5500  -2000 6000))
      (outline (path signal 120  -3000 3500  -3000 6500))
      (outline (path signal 120  -3000 6500  0 6500))
      (outline (path signal 120  -2620 6120  22620 6120))
      (outline (path signal 120  22620 6120  22620 -6620))
      (outline (path signal 120  -2620 -6620  22620 -6620))
      (outline (path signal 120  -2620 6120  -2620 -6620))
      (outline (path signal 120  -2620 6120  22620 6120))
      (outline (path signal 120  22620 6120  22620 -6620))
      (outline (path signal 120  -2620 -6620  22620 -6620))
      (outline (path signal 120  -2620 6120  -2620 -6620))
      (outline (path signal 50  -2750 6250  22750 6250))
      (outline (path signal 50  22750 6250  22750 -6750))
      (outline (path signal 50  -2750 -6750  22750 -6750))
      (outline (path signal 50  -2750 6250  -2750 -6750))
      (pin Rect[A]Pad_3000x3000_um 1 0 0)
      (pin Round[A]Pad_3000_um 2 5000 0)
      (pin Round[A]Pad_3000_um 3 10000 0)
      (pin Round[A]Pad_3000_um 4 15000 0)
      (pin Round[A]Pad_3000_um 5 20000 0)
    )
    (image "Diode_THT:D_DO-15_P10.16mm_Horizontal"
      (outline (path signal 100  1280 1800  1280 -1800))
      (outline (path signal 100  1280 -1800  8880 -1800))
      (outline (path signal 100  8880 -1800  8880 1800))
      (outline (path signal 100  8880 1800  1280 1800))
      (outline (path signal 100  0 0  1280 0))
      (outline (path signal 100  10160 0  8880 0))
      (outline (path signal 100  2420 1800  2420 -1800))
      (outline (path signal 100  2520 1800  2520 -1800))
      (outline (path signal 100  2320 1800  2320 -1800))
      (outline (path signal 120  1160 1440  1160 1920))
      (outline (path signal 120  1160 1920  9000 1920))
      (outline (path signal 120  9000 1920  9000 1440))
      (outline (path signal 120  1160 -1440  1160 -1920))
      (outline (path signal 120  1160 -1920  9000 -1920))
      (outline (path signal 120  9000 -1920  9000 -1440))
      (outline (path signal 120  2420 1920  2420 -1920))
      (outline (path signal 120  2540 1920  2540 -1920))
      (outline (path signal 120  2300 1920  2300 -1920))
      (outline (path signal 50  -1450 2050  -1450 -2050))
      (outline (path signal 50  -1450 -2050  11610 -2050))
      (outline (path signal 50  11610 -2050  11610 2050))
      (outline (path signal 50  11610 2050  -1450 2050))
      (pin Rect[A]Pad_2400x2400_um 1 0 0)
      (pin Oval[A]Pad_2400x2400_um 2 10160 0)
    )
    (image "Diode_THT:D_DO-15_P10.16mm_Horizontal::1"
      (outline (path signal 50  11610 2050  -1450 2050))
      (outline (path signal 50  11610 -2050  11610 2050))
      (outline (path signal 50  -1450 -2050  11610 -2050))
      (outline (path signal 50  -1450 2050  -1450 -2050))
      (outline (path signal 120  2300 1920  2300 -1920))
      (outline (path signal 120  2540 1920  2540 -1920))
      (outline (path signal 120  2420 1920  2420 -1920))
      (outline (path signal 120  9000 -1920  9000 -1440))
      (outline (path signal 120  1160 -1920  9000 -1920))
      (outline (path signal 120  1160 -1440  1160 -1920))
      (outline (path signal 120  9000 1920  9000 1440))
      (outline (path signal 120  1160 1920  9000 1920))
      (outline (path signal 120  1160 1440  1160 1920))
      (outline (path signal 100  2320 1800  2320 -1800))
      (outline (path signal 100  2520 1800  2520 -1800))
      (outline (path signal 100  2420 1800  2420 -1800))
      (outline (path signal 100  10160 0  8880 0))
      (outline (path signal 100  0 0  1280 0))
      (outline (path signal 100  8880 1800  1280 1800))
      (outline (path signal 100  8880 -1800  8880 1800))
      (outline (path signal 100  1280 -1800  8880 -1800))
      (outline (path signal 100  1280 1800  1280 -1800))
      (pin Oval[A]Pad_2400x2400_um 2 10160 0)
      (pin Rect[A]Pad_2400x2400_um 1 0 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (outline (path signal 100  2480 1350  2480 -1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  11510 1600  -1350 1600))
      (pin Rect[A]Pad_2500x2500_um 1 0 0)
      (pin Oval[A]Pad_2500x2500_um 2 10160 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal::1"
      (outline (path signal 50  11510 1600  -1350 1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  2480 1350  2480 -1350))
      (pin Oval[A]Pad_2500x2500_um 2 10160 0)
      (pin Rect[A]Pad_2500x2500_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -19050))
      (outline (path signal 100  1270 -19050  -1270 -19050))
      (outline (path signal 100  -1270 -19050  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  1330 -1270  1330 -19110))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 50  -1800 -19550  1800 -19550))
      (outline (path signal 50  1800 -19550  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_3000x1700_um 1 0 0)
      (pin Oval[A]Pad_3000x1700_um 2 0 -2540)
      (pin Oval[A]Pad_3000x1700_um 3 0 -5080)
      (pin Oval[A]Pad_3000x1700_um 4 0 -7620)
      (pin Oval[A]Pad_3000x1700_um 5 0 -10160)
      (pin Oval[A]Pad_3000x1700_um 6 0 -12700)
      (pin Oval[A]Pad_3000x1700_um 7 0 -15240)
      (pin Oval[A]Pad_3000x1700_um 8 0 -17780)
    )
    (image "Package_DIP:DIP-16_W7.62mm_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -19110))
      (outline (path signal 120  1560 -19110  6060 -19110))
      (outline (path signal 120  6060 -19110  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -19300))
      (outline (path signal 50  -1450 -19300  9100 -19300))
      (outline (path signal 50  9100 -19300  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Rect[A]Pad_3000x1600_um 1 0 0)
      (pin Oval[A]Pad_3000x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_3000x1600_um 2 0 -2540)
      (pin Oval[A]Pad_3000x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_3000x1600_um 3 0 -5080)
      (pin Oval[A]Pad_3000x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_3000x1600_um 4 0 -7620)
      (pin Oval[A]Pad_3000x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_3000x1600_um 5 0 -10160)
      (pin Oval[A]Pad_3000x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_3000x1600_um 6 0 -12700)
      (pin Oval[A]Pad_3000x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_3000x1600_um 7 0 -15240)
      (pin Oval[A]Pad_3000x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_3000x1600_um 8 0 -17780)
      (pin Oval[A]Pad_3000x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -9150  9100 1550))
      (outline (path signal 50  -1450 -9150  9100 -9150))
      (outline (path signal 50  -1450 1550  -1450 -9150))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -8950  6060 1330))
      (outline (path signal 120  1560 -8950  6060 -8950))
      (outline (path signal 120  1560 1330  1560 -8950))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_3000x1600_um 8 7620 0)
      (pin Oval[A]Pad_3000x1600_um 4 0 -7620)
      (pin Oval[A]Pad_3000x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_3000x1600_um 3 0 -5080)
      (pin Oval[A]Pad_3000x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_3000x1600_um 2 0 -2540)
      (pin Oval[A]Pad_3000x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_LongPads::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -8950))
      (outline (path signal 120  1560 -8950  6060 -8950))
      (outline (path signal 120  6060 -8950  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -9150))
      (outline (path signal 50  -1450 -9150  9100 -9150))
      (outline (path signal 50  9100 -9150  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_3000x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_3000x1600_um 2 0 -2540)
      (pin Oval[A]Pad_3000x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_3000x1600_um 3 0 -5080)
      (pin Oval[A]Pad_3000x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_3000x1600_um 4 0 -7620)
      (pin Oval[A]Pad_3000x1600_um 8 7620 0)
    )
    (image Capacitor_THT:C_Rect_L9.0mm_W2.5mm_P7.50mm_MKT
      (outline (path signal 100  -750 1250  -750 -1250))
      (outline (path signal 100  -750 -1250  8250 -1250))
      (outline (path signal 100  8250 -1250  8250 1250))
      (outline (path signal 100  8250 1250  -750 1250))
      (outline (path signal 120  -870 1370  8370 1370))
      (outline (path signal 120  -870 -1370  8370 -1370))
      (outline (path signal 120  -870 1370  -870 665))
      (outline (path signal 120  -870 -665  -870 -1370))
      (outline (path signal 120  8370 1370  8370 665))
      (outline (path signal 120  8370 -665  8370 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8550 -1500))
      (outline (path signal 50  8550 -1500  8550 1500))
      (outline (path signal 50  8550 1500  -1050 1500))
      (pin Round[A]Pad_2500_um 2 7500 0)
      (pin Round[A]Pad_2500_um 1 0 0)
    )
    (image Capacitor_THT:C_Rect_L9.0mm_W2.5mm_P7.50mm_MKT::1
      (outline (path signal 50  8550 1500  -1050 1500))
      (outline (path signal 50  8550 -1500  8550 1500))
      (outline (path signal 50  -1050 -1500  8550 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  8370 -665  8370 -1370))
      (outline (path signal 120  8370 1370  8370 665))
      (outline (path signal 120  -870 -665  -870 -1370))
      (outline (path signal 120  -870 1370  -870 665))
      (outline (path signal 120  -870 -1370  8370 -1370))
      (outline (path signal 120  -870 1370  8370 1370))
      (outline (path signal 100  8250 1250  -750 1250))
      (outline (path signal 100  8250 -1250  8250 1250))
      (outline (path signal 100  -750 -1250  8250 -1250))
      (outline (path signal 100  -750 1250  -750 -1250))
      (pin Round[A]Pad_2500_um 1 0 0)
      (pin Round[A]Pad_2500_um 2 7500 0)
    )
    (padstack Round[A]Pad_2400_um
      (shape (circle F.Cu 2400))
      (shape (circle B.Cu 2400))
      (attach off)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Oval[A]Pad_3000x1600_um
      (shape (path F.Cu 1600  -700 0  700 0))
      (shape (path B.Cu 1600  -700 0  700 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3000x1700_um
      (shape (path F.Cu 1700  -650 0  650 0))
      (shape (path B.Cu 1700  -650 0  650 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x2400_um
      (shape (path F.Cu 2400  0 0  0 0))
      (shape (path B.Cu 2400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2500x2500_um
      (shape (path F.Cu 2500  0 0  0 0))
      (shape (path B.Cu 2500  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x2400_um
      (shape (rect F.Cu -1200 -1200 1200 1200))
      (shape (rect B.Cu -1200 -1200 1200 1200))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_2500x2500_um
      (shape (rect F.Cu -1250 -1250 1250 1250))
      (shape (rect B.Cu -1250 -1250 1250 1250))
      (attach off)
    )
    (padstack Rect[A]Pad_3000x3000_um
      (shape (rect F.Cu -1500 -1500 1500 1500))
      (shape (rect B.Cu -1500 -1500 1500 1500))
      (attach off)
    )
    (padstack Rect[A]Pad_3000x1600_um
      (shape (rect F.Cu -1500 -800 1500 800))
      (shape (rect B.Cu -1500 -800 1500 800))
      (attach off)
    )
    (padstack Rect[A]Pad_3000x1700_um
      (shape (rect F.Cu -1500 -850 1500 850))
      (shape (rect B.Cu -1500 -850 1500 850))
      (attach off)
    )
    (padstack "Via[0-1]_2000:1000_um"
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins R7-2 C1-1)
    )
    (net /Input
      (pins U3-3 C1-2)
    )
    (net GND
      (pins R8-2 RV2-4 RV2-3 J1-4 R9-2 D1-1 D2-2 R17-2 J2-8 U3-9 U3-7 U3-8 U2-2 U5-6
        C2-2)
    )
    (net "Net-(D1-Pad2)"
      (pins RV1-3 D1-2 R1-1 R2-1)
    )
    (net "Net-(D2-Pad1)"
      (pins RV1-1 D2-1 R3-2 R4-2)
    )
    (net "Net-(D3-Pad2)"
      (pins D3-2 R18-1 R21-2)
    )
    (net "Net-(D3-Pad1)"
      (pins D3-1 D4-2 U2-1)
    )
    (net "Net-(D4-Pad1)"
      (pins D4-1 R19-1 U2-6)
    )
    (net "/-12V"
      (pins J1-2 R1-2 R2-2 U1-4 U2-4 U4-4 U5-4)
    )
    (net /+12V
      (pins J1-1 R3-1 R4-1 U1-8 U2-8 U4-8 U5-8)
    )
    (net /+5V
      (pins J1-3 R15-2 U3-16 C2-1)
    )
    (net /+3.3V
      (pins J1-5 R12-2)
    )
    (net /PolarityDac
      (pins R24-1 J2-4 U5-7)
    )
    (net /OffsetDac
      (pins R25-1 J2-5 U2-7)
    )
    (net /AmpDac
      (pins RV2-2 J2-6)
    )
    (net /Output
      (pins R11-1 J2-7 U4-7)
    )
    (net /AmpOut
      (pins R5-2 U1-7 U1-6)
    )
    (net "Net-(R11-Pad2)"
      (pins R11-2 R5-1 R6-2 U4-5)
    )
    (net /OffsetOut
      (pins R6-1 R13-2 R14-2 U4-3 U4-1)
    )
    (net "Net-(R10-Pad2)"
      (pins R10-2 R7-1 U1-3)
    )
    (net "Net-(R8-Pad1)"
      (pins R8-1 U1-2)
    )
    (net "Net-(R9-Pad1)"
      (pins R9-1 U4-6)
    )
    (net "Net-(R10-Pad1)"
      (pins R10-1 RV2-6 U1-1)
    )
    (net "Net-(R12-Pad1)"
      (pins RV2-1 R12-1)
    )
    (net "Net-(R13-Pad1)"
      (pins R13-1 R16-2 R18-2 U2-3)
    )
    (net "Net-(R14-Pad1)"
      (pins R14-1 R15-1 R20-2 U5-3)
    )
    (net "Net-(R16-Pad1)"
      (pins R16-1 R19-2)
    )
    (net "Net-(R17-Pad1)"
      (pins R17-1 U5-2)
    )
    (net "Net-(R20-Pad1)"
      (pins R20-1 R22-2 U5-1)
    )
    (net "Net-(R21-Pad1)"
      (pins R21-1 R23-2 U2-5)
    )
    (net "Net-(R22-Pad1)"
      (pins R22-1 R24-2 U5-5)
    )
    (net "Net-(R23-Pad1)"
      (pins R23-1 R25-2)
    )
    (net "Net-(RV1-Pad2)"
      (pins RV1-2 U4-2)
    )
    (net "Net-(RV2-Pad5)"
      (pins RV2-5 U1-5)
    )
    (net /PWMInput
      (pins J2-2 U3-2)
    )
    (net /DACInput
      (pins J2-3 U3-1)
    )
    (net /B
      (pins U3-10)
    )
    (net /A
      (pins U3-11)
    )
    (net "Net-(U3-Pad4)"
      (pins U3-4)
    )
    (net "Net-(U3-Pad12)"
      (pins U3-12)
    )
    (net "Net-(U3-Pad5)"
      (pins U3-5)
    )
    (net /INH
      (pins J2-1 U3-6)
    )
    (net "Net-(U3-Pad15)"
      (pins U3-15)
    )
    (net "Net-(U3-Pad13)"
      (pins U3-13)
    )
    (net "Net-(U3-Pad14)"
      (pins U3-14)
    )
    (class kicad_default "" /+12V /+3.3V /+5V "/-12V" /A /AmpDac /AmpOut /B
      /DACInput /INH /Input /OffsetDac /OffsetOut /Output /PWMInput /PolarityDac
      GND "Net-(C1-Pad1)" "Net-(D1-Pad2)" "Net-(D2-Pad1)" "Net-(D3-Pad1)"
      "Net-(D3-Pad2)" "Net-(D4-Pad1)" "Net-(R10-Pad1)" "Net-(R10-Pad2)" "Net-(R11-Pad2)"
      "Net-(R12-Pad1)" "Net-(R13-Pad1)" "Net-(R14-Pad1)" "Net-(R16-Pad1)"
      "Net-(R17-Pad1)" "Net-(R20-Pad1)" "Net-(R21-Pad1)" "Net-(R22-Pad1)"
      "Net-(R23-Pad1)" "Net-(R8-Pad1)" "Net-(R9-Pad1)" "Net-(RV1-Pad2)" "Net-(RV2-Pad5)"
      "Net-(U3-Pad12)" "Net-(U3-Pad13)" "Net-(U3-Pad14)" "Net-(U3-Pad15)"
      "Net-(U3-Pad4)" "Net-(U3-Pad5)"
      (circuit
        (use_via Via[0-1]_2000:1000_um)
      )
      (rule
        (width 750)
        (clearance 750.1)
      )
    )
  )
  (wiring
  )
)
