#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8ead416510 .scope module, "tb_CacheModel" "tb_CacheModel" 2 1;
 .timescale 0 0;
v0x7f8ead431830_0 .var "address", 7 0;
v0x7f8ead4318c0_0 .var "clk", 0 0;
v0x7f8ead431960_0 .net "read_data", 31 0, L_0x7f8ead520ba0;  1 drivers
v0x7f8ead4319f0_0 .var "report", 0 0;
v0x7f8ead431ac0_0 .var "rst", 0 0;
v0x7f8ead431b90_0 .var "write_data", 31 0;
v0x7f8ead431c20_0 .var "write_en", 0 0;
S_0x7f8ead4196e0 .scope module, "uut" "CacheModel" 2 14, 3 9 0, S_0x7f8ead416510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "report"
    .port_info 3 /INPUT 1 "write_en"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 32 "write_data"
    .port_info 6 /OUTPUT 32 "read_data"
P_0x7f8ead416360 .param/l "ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x7f8ead4163a0 .param/l "CORE" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x7f8ead4163e0 .param/l "DATA_WIDTH" 0 3 9, +C4<00000000000000000000000000100000>;
L_0x7f8ead520cc0 .functor BUFZ 1, v0x7f8ead431c20_0, C4<0>, C4<0>, C4<0>;
L_0x7f8ead520d30 .functor BUFZ 1, v0x7f8ead431c20_0, C4<0>, C4<0>, C4<0>;
L_0x7f8ead520ea0 .functor BUFZ 1, v0x7f8ead431c20_0, C4<0>, C4<0>, C4<0>;
v0x7f8ead430a20_0 .net *"_s2", 31 0, L_0x7f8ead520b00;  1 drivers
v0x7f8ead430ab0_0 .net "address", 7 0, v0x7f8ead431830_0;  1 drivers
v0x7f8ead430b40_0 .net "clk", 0 0, v0x7f8ead4318c0_0;  1 drivers
v0x7f8ead430c50_0 .net "l1d_hit", 0 0, L_0x7f8ead51e650;  1 drivers
v0x7f8ead430ce0_0 .net "l1d_read_data", 31 0, L_0x7f8ead51f0e0;  1 drivers
v0x7f8ead430d70_0 .net "l1d_write_en", 0 0, L_0x7f8ead520cc0;  1 drivers
v0x7f8ead430e00_0 .net "l1i_hit", 0 0, L_0x7f8ead51ad90;  1 drivers
v0x7f8ead430e90_0 .net "l1i_read_data", 31 0, L_0x7f8ead50da20;  1 drivers
v0x7f8ead430f20_0 .net "l2_hit", 0 0, L_0x7f8ead51f950;  1 drivers
v0x7f8ead431050_0 .net "l2_read_data", 31 0, L_0x7f8ead5203e0;  1 drivers
v0x7f8ead4310e0_0 .net "l2_write_en", 0 0, L_0x7f8ead520d30;  1 drivers
v0x7f8ead431170_0 .net "mm_read_data", 31 0, L_0x7f8ead5209e0;  1 drivers
L_0x107f096c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f8ead431200_0 .net "mm_read_en", 0 0, L_0x107f096c8;  1 drivers
v0x7f8ead4312b0_0 .net "mm_write_en", 0 0, L_0x7f8ead520ea0;  1 drivers
v0x7f8ead431340_0 .net "read_data", 31 0, L_0x7f8ead520ba0;  alias, 1 drivers
v0x7f8ead4313d0_0 .net "report", 0 0, v0x7f8ead4319f0_0;  1 drivers
v0x7f8ead431480_0 .net "rst", 0 0, v0x7f8ead431ac0_0;  1 drivers
v0x7f8ead431610_0 .net "write_data", 31 0, v0x7f8ead431b90_0;  1 drivers
v0x7f8ead431720_0 .net "write_en", 0 0, v0x7f8ead431c20_0;  1 drivers
L_0x7f8ead520b00 .functor MUXZ 32, L_0x7f8ead5209e0, L_0x7f8ead5203e0, L_0x7f8ead51f950, C4<>;
L_0x7f8ead520ba0 .functor MUXZ 32, L_0x7f8ead520b00, L_0x7f8ead51f0e0, L_0x7f8ead51e650, C4<>;
S_0x7f8ead4199f0 .scope module, "l1dcache" "Cache" 3 35, 4 9 0, S_0x7f8ead4196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "write_en"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /OUTPUT 1 "hit"
    .port_info 6 /OUTPUT 32 "read_data"
P_0x7f8ead415ed0 .param/l "ADDR_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
P_0x7f8ead415f10 .param/l "DATA_WIDTH" 0 4 12, +C4<00000000000000000000000000100000>;
P_0x7f8ead415f50 .param/l "LOG_NUM_BLOCKS" 0 4 11, +C4<00000000000000000000000000000001>;
P_0x7f8ead415f90 .param/l "LOG_NUM_LINES" 0 4 10, +C4<00000000000000000000000000000010>;
P_0x7f8ead415fd0 .param/l "NUM_BLOCKS" 1 4 25, +C4<00000000000000000000000000000010>;
P_0x7f8ead416010 .param/l "NUM_LINES" 1 4 24, +C4<00000000000000000000000000000100>;
P_0x7f8ead416050 .param/l "NUM_TAG_BITS" 1 4 23, +C4<0000000000000000000000000000011101>;
L_0x7f8ead51e650 .functor AND 1, L_0x7f8ead51e250, L_0x7f8ead51e530, C4<1>, C4<1>;
L_0x7f8ead51f0e0 .functor BUFZ 32, L_0x7f8ead51e780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x107f09248 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7f8ead408060_0 .net *"_s1", 20 0, L_0x107f09248;  1 drivers
v0x7f8ead429ac0_0 .net *"_s11", 0 0, L_0x7f8ead51e250;  1 drivers
v0x7f8ead429b70_0 .net *"_s12", 28 0, L_0x7f8ead51e330;  1 drivers
v0x7f8ead429c30_0 .net *"_s14", 3 0, L_0x7f8ead51e3d0;  1 drivers
L_0x107f09290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8ead429ce0_0 .net *"_s17", 1 0, L_0x107f09290;  1 drivers
v0x7f8ead429dd0_0 .net *"_s18", 0 0, L_0x7f8ead51e530;  1 drivers
v0x7f8ead429e70_0 .net *"_s22", 31 0, L_0x7f8ead51e780;  1 drivers
v0x7f8ead429f20_0 .net *"_s24", 5 0, L_0x7f8ead51e870;  1 drivers
L_0x107f092d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f8ead429fd0_0 .net *"_s27", 3 0, L_0x107f092d8;  1 drivers
v0x7f8ead42a0e0_0 .net *"_s28", 6 0, L_0x7f8ead51e990;  1 drivers
v0x7f8ead42a190_0 .net *"_s3", 7 0, L_0x7f8ead50db90;  1 drivers
L_0x107f09320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42a240_0 .net *"_s31", 0 0, L_0x107f09320;  1 drivers
L_0x107f09368 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42a2f0_0 .net/2s *"_s32", 6 0, L_0x107f09368;  1 drivers
v0x7f8ead42a3a0_0 .net *"_s35", 6 0, L_0x7f8ead51ead0;  1 drivers
v0x7f8ead42a450_0 .net *"_s36", 2 0, L_0x7f8ead51ebb0;  1 drivers
L_0x107f093b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42a500_0 .net *"_s39", 1 0, L_0x107f093b0;  1 drivers
L_0x107f093f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42a5b0_0 .net *"_s42", 0 0, L_0x107f093f8;  1 drivers
v0x7f8ead42a740_0 .net *"_s43", 7 0, L_0x7f8ead51ed40;  1 drivers
L_0x107f09440 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42a7d0_0 .net *"_s46", 4 0, L_0x107f09440;  1 drivers
v0x7f8ead42a880_0 .net *"_s47", 7 0, L_0x7f8ead51ee20;  1 drivers
v0x7f8ead42a930_0 .net *"_s48", 7 0, L_0x7f8ead51efc0;  1 drivers
v0x7f8ead42a9e0_0 .net "address", 7 0, v0x7f8ead431830_0;  alias, 1 drivers
v0x7f8ead42aa90_0 .net "block_offset", 0 0, L_0x7f8ead51e110;  1 drivers
v0x7f8ead42ab40 .array "cachemem", 7 0, 31 0;
v0x7f8ead42abe0_0 .net "clk", 0 0, v0x7f8ead4318c0_0;  alias, 1 drivers
v0x7f8ead42ac80_0 .net "hit", 0 0, L_0x7f8ead51e650;  alias, 1 drivers
v0x7f8ead42ad20_0 .net "index", 1 0, L_0x7f8ead51e1b0;  1 drivers
v0x7f8ead42add0_0 .net "read_data", 31 0, L_0x7f8ead51f0e0;  alias, 1 drivers
v0x7f8ead42ae80_0 .net "rst", 0 0, v0x7f8ead431ac0_0;  alias, 1 drivers
v0x7f8ead42af20_0 .net "tag", 28 0, L_0x7f8ead51e070;  1 drivers
v0x7f8ead42afd0 .array "tags", 3 0, 28 0;
v0x7f8ead42b070_0 .var "valid", 3 0;
v0x7f8ead42b120_0 .net "write_data", 31 0, v0x7f8ead431b90_0;  alias, 1 drivers
v0x7f8ead42a660_0 .net "write_en", 0 0, v0x7f8ead431c20_0;  alias, 1 drivers
E_0x7f8ead416190 .event posedge, v0x7f8ead42abe0_0;
L_0x7f8ead50db90 .part v0x7f8ead431830_0, 0, 8;
L_0x7f8ead51e070 .concat [ 21 8 0 0], L_0x107f09248, L_0x7f8ead50db90;
L_0x7f8ead51e110 .part v0x7f8ead431830_0, 0, 1;
L_0x7f8ead51e1b0 .part v0x7f8ead431830_0, 1, 2;
L_0x7f8ead51e250 .part/v v0x7f8ead42b070_0, L_0x7f8ead51e1b0, 1;
L_0x7f8ead51e330 .array/port v0x7f8ead42afd0, L_0x7f8ead51e3d0;
L_0x7f8ead51e3d0 .concat [ 2 2 0 0], L_0x7f8ead51e1b0, L_0x107f09290;
L_0x7f8ead51e530 .cmp/eq 29, L_0x7f8ead51e330, L_0x7f8ead51e070;
L_0x7f8ead51e780 .array/port v0x7f8ead42ab40, L_0x7f8ead51efc0;
L_0x7f8ead51e870 .concat [ 2 4 0 0], L_0x7f8ead51e1b0, L_0x107f092d8;
L_0x7f8ead51e990 .concat [ 6 1 0 0], L_0x7f8ead51e870, L_0x107f09320;
L_0x7f8ead51ead0 .arith/mult 7, L_0x7f8ead51e990, L_0x107f09368;
L_0x7f8ead51ebb0 .concat [ 1 2 0 0], L_0x7f8ead51e110, L_0x107f093b0;
L_0x7f8ead51ed40 .concat [ 7 1 0 0], L_0x7f8ead51ead0, L_0x107f093f8;
L_0x7f8ead51ee20 .concat [ 3 5 0 0], L_0x7f8ead51ebb0, L_0x107f09440;
L_0x7f8ead51efc0 .arith/sum 8, L_0x7f8ead51ed40, L_0x7f8ead51ee20;
S_0x7f8ead42b420 .scope module, "l1icache" "Cache" 3 25, 4 9 0, S_0x7f8ead4196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "write_en"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /OUTPUT 1 "hit"
    .port_info 6 /OUTPUT 32 "read_data"
P_0x7f8ead42b580 .param/l "ADDR_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
P_0x7f8ead42b5c0 .param/l "DATA_WIDTH" 0 4 12, +C4<00000000000000000000000000100000>;
P_0x7f8ead42b600 .param/l "LOG_NUM_BLOCKS" 0 4 11, +C4<00000000000000000000000000000001>;
P_0x7f8ead42b640 .param/l "LOG_NUM_LINES" 0 4 10, +C4<00000000000000000000000000000010>;
P_0x7f8ead42b680 .param/l "NUM_BLOCKS" 1 4 25, +C4<00000000000000000000000000000010>;
P_0x7f8ead42b6c0 .param/l "NUM_LINES" 1 4 24, +C4<00000000000000000000000000000100>;
P_0x7f8ead42b700 .param/l "NUM_TAG_BITS" 1 4 23, +C4<0000000000000000000000000000011101>;
L_0x7f8ead51ad90 .functor AND 1, L_0x7f8ead5194d0, L_0x7f8ead500c70, C4<1>, C4<1>;
L_0x7f8ead50da20 .functor BUFZ 32, L_0x7f8ead500d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x107f09008 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42b9e0_0 .net *"_s1", 20 0, L_0x107f09008;  1 drivers
v0x7f8ead42bb50_0 .net *"_s11", 0 0, L_0x7f8ead5194d0;  1 drivers
v0x7f8ead42bbe0_0 .net *"_s12", 28 0, L_0x7f8ead51acf0;  1 drivers
v0x7f8ead42bca0_0 .net *"_s14", 3 0, L_0x7f8ead500bd0;  1 drivers
L_0x107f09050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42bd50_0 .net *"_s17", 1 0, L_0x107f09050;  1 drivers
v0x7f8ead42be40_0 .net *"_s18", 0 0, L_0x7f8ead500c70;  1 drivers
v0x7f8ead42bee0_0 .net *"_s22", 31 0, L_0x7f8ead500d10;  1 drivers
v0x7f8ead42bf90_0 .net *"_s24", 5 0, L_0x7f8ead500db0;  1 drivers
L_0x107f09098 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42c040_0 .net *"_s27", 3 0, L_0x107f09098;  1 drivers
v0x7f8ead42c150_0 .net *"_s28", 6 0, L_0x7f8ead503730;  1 drivers
v0x7f8ead42c200_0 .net *"_s3", 7 0, L_0x7f8ead503a40;  1 drivers
L_0x107f090e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42c2b0_0 .net *"_s31", 0 0, L_0x107f090e0;  1 drivers
L_0x107f09128 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42c360_0 .net/2s *"_s32", 6 0, L_0x107f09128;  1 drivers
v0x7f8ead42c410_0 .net *"_s35", 6 0, L_0x7f8ead5037d0;  1 drivers
v0x7f8ead42c4c0_0 .net *"_s36", 2 0, L_0x7f8ead503870;  1 drivers
L_0x107f09170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42c570_0 .net *"_s39", 1 0, L_0x107f09170;  1 drivers
L_0x107f091b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42c620_0 .net *"_s42", 0 0, L_0x107f091b8;  1 drivers
v0x7f8ead42c7b0_0 .net *"_s43", 7 0, L_0x7f8ead508360;  1 drivers
L_0x107f09200 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42c840_0 .net *"_s46", 4 0, L_0x107f09200;  1 drivers
v0x7f8ead42c8f0_0 .net *"_s47", 7 0, L_0x7f8ead508400;  1 drivers
v0x7f8ead42c9a0_0 .net *"_s48", 7 0, L_0x7f8ead508520;  1 drivers
v0x7f8ead42ca50_0 .net "address", 7 0, v0x7f8ead431830_0;  alias, 1 drivers
v0x7f8ead42cb10_0 .net "block_offset", 0 0, L_0x7f8ead50dd70;  1 drivers
v0x7f8ead42cba0 .array "cachemem", 7 0, 31 0;
v0x7f8ead42cc30_0 .net "clk", 0 0, v0x7f8ead4318c0_0;  alias, 1 drivers
v0x7f8ead42ccc0_0 .net "hit", 0 0, L_0x7f8ead51ad90;  alias, 1 drivers
v0x7f8ead42cd50_0 .net "index", 1 0, L_0x7f8ead51df90;  1 drivers
v0x7f8ead42cde0_0 .net "read_data", 31 0, L_0x7f8ead50da20;  alias, 1 drivers
v0x7f8ead42ce70_0 .net "rst", 0 0, v0x7f8ead431ac0_0;  alias, 1 drivers
v0x7f8ead42cf20_0 .net "tag", 28 0, L_0x7f8ead508780;  1 drivers
v0x7f8ead42cfc0 .array "tags", 3 0, 28 0;
v0x7f8ead42d060_0 .var "valid", 3 0;
v0x7f8ead42d110_0 .net "write_data", 31 0, v0x7f8ead431b90_0;  alias, 1 drivers
v0x7f8ead42c6e0_0 .net "write_en", 0 0, v0x7f8ead431c20_0;  alias, 1 drivers
L_0x7f8ead503a40 .part v0x7f8ead431830_0, 0, 8;
L_0x7f8ead508780 .concat [ 21 8 0 0], L_0x107f09008, L_0x7f8ead503a40;
L_0x7f8ead50dd70 .part v0x7f8ead431830_0, 0, 1;
L_0x7f8ead51df90 .part v0x7f8ead431830_0, 1, 2;
L_0x7f8ead5194d0 .part/v v0x7f8ead42d060_0, L_0x7f8ead51df90, 1;
L_0x7f8ead51acf0 .array/port v0x7f8ead42cfc0, L_0x7f8ead500bd0;
L_0x7f8ead500bd0 .concat [ 2 2 0 0], L_0x7f8ead51df90, L_0x107f09050;
L_0x7f8ead500c70 .cmp/eq 29, L_0x7f8ead51acf0, L_0x7f8ead508780;
L_0x7f8ead500d10 .array/port v0x7f8ead42cba0, L_0x7f8ead508520;
L_0x7f8ead500db0 .concat [ 2 4 0 0], L_0x7f8ead51df90, L_0x107f09098;
L_0x7f8ead503730 .concat [ 6 1 0 0], L_0x7f8ead500db0, L_0x107f090e0;
L_0x7f8ead5037d0 .arith/mult 7, L_0x7f8ead503730, L_0x107f09128;
L_0x7f8ead503870 .concat [ 1 2 0 0], L_0x7f8ead50dd70, L_0x107f09170;
L_0x7f8ead508360 .concat [ 7 1 0 0], L_0x7f8ead5037d0, L_0x107f091b8;
L_0x7f8ead508400 .concat [ 3 5 0 0], L_0x7f8ead503870, L_0x107f09200;
L_0x7f8ead508520 .arith/sum 8, L_0x7f8ead508360, L_0x7f8ead508400;
S_0x7f8ead42d410 .scope module, "l2cache" "Cache" 3 51, 4 9 0, S_0x7f8ead4196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "write_en"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /OUTPUT 1 "hit"
    .port_info 6 /OUTPUT 32 "read_data"
P_0x7f8ead42d5e0 .param/l "ADDR_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
P_0x7f8ead42d620 .param/l "DATA_WIDTH" 0 4 12, +C4<00000000000000000000000000100000>;
P_0x7f8ead42d660 .param/l "LOG_NUM_BLOCKS" 0 4 11, +C4<00000000000000000000000000000001>;
P_0x7f8ead42d6a0 .param/l "LOG_NUM_LINES" 0 4 10, +C4<00000000000000000000000000000010>;
P_0x7f8ead42d6e0 .param/l "NUM_BLOCKS" 1 4 25, +C4<00000000000000000000000000000010>;
P_0x7f8ead42d720 .param/l "NUM_LINES" 1 4 24, +C4<00000000000000000000000000000100>;
P_0x7f8ead42d760 .param/l "NUM_TAG_BITS" 1 4 23, +C4<0000000000000000000000000000011101>;
L_0x7f8ead51f950 .functor AND 1, L_0x7f8ead51f590, L_0x7f8ead51f830, C4<1>, C4<1>;
L_0x7f8ead5203e0 .functor BUFZ 32, L_0x7f8ead51fa80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x107f09488 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42da60_0 .net *"_s1", 20 0, L_0x107f09488;  1 drivers
v0x7f8ead42dbd0_0 .net *"_s11", 0 0, L_0x7f8ead51f590;  1 drivers
v0x7f8ead42dc60_0 .net *"_s12", 28 0, L_0x7f8ead51f630;  1 drivers
v0x7f8ead42dd20_0 .net *"_s14", 3 0, L_0x7f8ead51f6d0;  1 drivers
L_0x107f094d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42ddd0_0 .net *"_s17", 1 0, L_0x107f094d0;  1 drivers
v0x7f8ead42dec0_0 .net *"_s18", 0 0, L_0x7f8ead51f830;  1 drivers
v0x7f8ead42df60_0 .net *"_s22", 31 0, L_0x7f8ead51fa80;  1 drivers
v0x7f8ead42e010_0 .net *"_s24", 5 0, L_0x7f8ead51fb70;  1 drivers
L_0x107f09518 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42e0c0_0 .net *"_s27", 3 0, L_0x107f09518;  1 drivers
v0x7f8ead42e1d0_0 .net *"_s28", 6 0, L_0x7f8ead51fc90;  1 drivers
v0x7f8ead42e280_0 .net *"_s3", 7 0, L_0x7f8ead51f2d0;  1 drivers
L_0x107f09560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42e330_0 .net *"_s31", 0 0, L_0x107f09560;  1 drivers
L_0x107f095a8 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42e3e0_0 .net/2s *"_s32", 6 0, L_0x107f095a8;  1 drivers
v0x7f8ead42e490_0 .net *"_s35", 6 0, L_0x7f8ead51fdd0;  1 drivers
v0x7f8ead42e540_0 .net *"_s36", 2 0, L_0x7f8ead51feb0;  1 drivers
L_0x107f095f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42e5f0_0 .net *"_s39", 1 0, L_0x107f095f0;  1 drivers
L_0x107f09638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42e6a0_0 .net *"_s42", 0 0, L_0x107f09638;  1 drivers
v0x7f8ead42e830_0 .net *"_s43", 7 0, L_0x7f8ead520040;  1 drivers
L_0x107f09680 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42e8c0_0 .net *"_s46", 4 0, L_0x107f09680;  1 drivers
v0x7f8ead42e970_0 .net *"_s47", 7 0, L_0x7f8ead520120;  1 drivers
v0x7f8ead42ea20_0 .net *"_s48", 7 0, L_0x7f8ead5202c0;  1 drivers
v0x7f8ead42ead0_0 .net "address", 7 0, v0x7f8ead431830_0;  alias, 1 drivers
v0x7f8ead42ebb0_0 .net "block_offset", 0 0, L_0x7f8ead51f450;  1 drivers
v0x7f8ead42ec40 .array "cachemem", 7 0, 31 0;
v0x7f8ead42ecd0_0 .net "clk", 0 0, v0x7f8ead4318c0_0;  alias, 1 drivers
v0x7f8ead42ed60_0 .net "hit", 0 0, L_0x7f8ead51f950;  alias, 1 drivers
v0x7f8ead42edf0_0 .net "index", 1 0, L_0x7f8ead51f4f0;  1 drivers
v0x7f8ead42ee80_0 .net "read_data", 31 0, L_0x7f8ead5203e0;  alias, 1 drivers
v0x7f8ead42ef30_0 .net "rst", 0 0, v0x7f8ead431ac0_0;  alias, 1 drivers
v0x7f8ead42f000_0 .net "tag", 28 0, L_0x7f8ead51f370;  1 drivers
v0x7f8ead42f090 .array "tags", 3 0, 28 0;
v0x7f8ead42f130_0 .var "valid", 3 0;
v0x7f8ead42f1e0_0 .net "write_data", 31 0, v0x7f8ead431b90_0;  alias, 1 drivers
v0x7f8ead42e780_0 .net "write_en", 0 0, v0x7f8ead431c20_0;  alias, 1 drivers
L_0x7f8ead51f2d0 .part v0x7f8ead431830_0, 0, 8;
L_0x7f8ead51f370 .concat [ 21 8 0 0], L_0x107f09488, L_0x7f8ead51f2d0;
L_0x7f8ead51f450 .part v0x7f8ead431830_0, 0, 1;
L_0x7f8ead51f4f0 .part v0x7f8ead431830_0, 1, 2;
L_0x7f8ead51f590 .part/v v0x7f8ead42f130_0, L_0x7f8ead51f4f0, 1;
L_0x7f8ead51f630 .array/port v0x7f8ead42f090, L_0x7f8ead51f6d0;
L_0x7f8ead51f6d0 .concat [ 2 2 0 0], L_0x7f8ead51f4f0, L_0x107f094d0;
L_0x7f8ead51f830 .cmp/eq 29, L_0x7f8ead51f630, L_0x7f8ead51f370;
L_0x7f8ead51fa80 .array/port v0x7f8ead42ec40, L_0x7f8ead5202c0;
L_0x7f8ead51fb70 .concat [ 2 4 0 0], L_0x7f8ead51f4f0, L_0x107f09518;
L_0x7f8ead51fc90 .concat [ 6 1 0 0], L_0x7f8ead51fb70, L_0x107f09560;
L_0x7f8ead51fdd0 .arith/mult 7, L_0x7f8ead51fc90, L_0x107f095a8;
L_0x7f8ead51feb0 .concat [ 1 2 0 0], L_0x7f8ead51f450, L_0x107f095f0;
L_0x7f8ead520040 .concat [ 7 1 0 0], L_0x7f8ead51fdd0, L_0x107f09638;
L_0x7f8ead520120 .concat [ 3 5 0 0], L_0x7f8ead51feb0, L_0x107f09680;
L_0x7f8ead5202c0 .arith/sum 8, L_0x7f8ead520040, L_0x7f8ead520120;
S_0x7f8ead42f500 .scope module, "main_memory" "BSRAM" 3 67, 5 26 0, S_0x7f8ead4196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "readEnable"
    .port_info 3 /INPUT 8 "readAddress"
    .port_info 4 /OUTPUT 32 "readData"
    .port_info 5 /INPUT 1 "writeEnable"
    .port_info 6 /INPUT 8 "writeAddress"
    .port_info 7 /INPUT 32 "writeData"
    .port_info 8 /INPUT 1 "report"
P_0x7f8ead42f6b0 .param/l "ADDR_WIDTH" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x7f8ead42f6f0 .param/l "CORE" 0 5 26, +C4<00000000000000000000000000000000>;
P_0x7f8ead42f730 .param/l "DATA_WIDTH" 0 5 26, +C4<00000000000000000000000000100000>;
P_0x7f8ead42f770 .param/l "MEM_DEPTH" 1 5 38, +C4<0000000000000000000000000000000100000000>;
L_0x7f8ead520510 .functor AND 1, L_0x107f096c8, v0x7f8ead431c20_0, C4<1>, C4<1>;
L_0x7f8ead51c540 .functor AND 1, L_0x7f8ead520510, L_0x7f8ead520580, C4<1>, C4<1>;
L_0x7f8ead520f10 .functor BUFT 32, L_0x7f8ead520820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8ead42fc90_0 .net *"_s0", 0 0, L_0x7f8ead520510;  1 drivers
L_0x107f09710 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8ead42fd50_0 .net *"_s11", 1 0, L_0x107f09710;  1 drivers
v0x7f8ead42f940_0 .net *"_s14", 31 0, L_0x7f8ead520f10;  1 drivers
v0x7f8ead42fe20_0 .net *"_s2", 0 0, L_0x7f8ead520580;  1 drivers
v0x7f8ead42fec0_0 .net *"_s4", 0 0, L_0x7f8ead51c540;  1 drivers
v0x7f8ead42ffb0_0 .net *"_s6", 31 0, L_0x7f8ead520820;  1 drivers
v0x7f8ead430060_0 .net *"_s8", 9 0, L_0x7f8ead5208c0;  1 drivers
v0x7f8ead430110_0 .net "clock", 0 0, v0x7f8ead4318c0_0;  alias, 1 drivers
v0x7f8ead4301a0_0 .var "cycles", 31 0;
v0x7f8ead4302b0_0 .net "readAddress", 7 0, v0x7f8ead431830_0;  alias, 1 drivers
v0x7f8ead430350_0 .net "readData", 31 0, L_0x7f8ead5209e0;  alias, 1 drivers
v0x7f8ead430400_0 .net "readEnable", 0 0, L_0x107f096c8;  alias, 1 drivers
v0x7f8ead4304a0_0 .net "report", 0 0, v0x7f8ead4319f0_0;  alias, 1 drivers
v0x7f8ead430540_0 .net "reset", 0 0, v0x7f8ead431ac0_0;  alias, 1 drivers
v0x7f8ead4305d0 .array "sram", 255 0, 31 0;
v0x7f8ead430670_0 .net "writeAddress", 7 0, v0x7f8ead431830_0;  alias, 1 drivers
v0x7f8ead430790_0 .net "writeData", 31 0, v0x7f8ead431b90_0;  alias, 1 drivers
v0x7f8ead430920_0 .net "writeEnable", 0 0, v0x7f8ead431c20_0;  alias, 1 drivers
L_0x7f8ead520580 .cmp/eq 8, v0x7f8ead431830_0, v0x7f8ead431830_0;
L_0x7f8ead520820 .array/port v0x7f8ead4305d0, L_0x7f8ead5208c0;
L_0x7f8ead5208c0 .concat [ 8 2 0 0], v0x7f8ead431830_0, L_0x107f09710;
L_0x7f8ead5209e0 .functor MUXZ 32, L_0x7f8ead520f10, v0x7f8ead431b90_0, L_0x7f8ead51c540, C4<>;
S_0x7f8ead42fae0 .scope begin, "RAM_WRITE" "RAM_WRITE" 5 61, 5 61 0, S_0x7f8ead42f500;
 .timescale 0 0;
    .scope S_0x7f8ead42b420;
T_0 ;
    %wait E_0x7f8ead416190;
    %load/vec4 v0x7f8ead42ce70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8ead42d060_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f8ead42c6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7f8ead42d110_0;
    %load/vec4 v0x7f8ead42cd50_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0x7f8ead42cb10_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7f8ead42cba0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7f8ead42cd50_0;
    %assign/vec4/off/d v0x7f8ead42d060_0, 4, 5;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8ead4199f0;
T_1 ;
    %wait E_0x7f8ead416190;
    %load/vec4 v0x7f8ead42ae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8ead42b070_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f8ead42a660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f8ead42b120_0;
    %load/vec4 v0x7f8ead42ad20_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0x7f8ead42aa90_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7f8ead42ab40, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7f8ead42ad20_0;
    %assign/vec4/off/d v0x7f8ead42b070_0, 4, 5;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8ead42d410;
T_2 ;
    %wait E_0x7f8ead416190;
    %load/vec4 v0x7f8ead42ef30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8ead42f130_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f8ead42e780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7f8ead42f1e0_0;
    %load/vec4 v0x7f8ead42edf0_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %load/vec4 v0x7f8ead42ebb0_0;
    %pad/u 3;
    %pad/u 8;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7f8ead42ec40, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7f8ead42edf0_0;
    %assign/vec4/off/d v0x7f8ead42f130_0, 4, 5;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8ead42f500;
T_3 ;
    %vpi_call 5 58 "$readmemh", "program.mem", v0x7f8ead4305d0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7f8ead42f500;
T_4 ;
    %wait E_0x7f8ead416190;
    %fork t_1, S_0x7f8ead42fae0;
    %jmp t_0;
    .scope S_0x7f8ead42fae0;
t_1 ;
    %load/vec4 v0x7f8ead430920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7f8ead430790_0;
    %load/vec4 v0x7f8ead430670_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ead4305d0, 0, 4;
T_4.0 ;
    %end;
    .scope S_0x7f8ead42f500;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f8ead42f500;
T_5 ;
    %wait E_0x7f8ead416190;
    %load/vec4 v0x7f8ead430540_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x7f8ead4301a0_0;
    %addi 1, 0, 32;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x7f8ead4301a0_0, 0;
    %load/vec4 v0x7f8ead4304a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %vpi_call 5 70 "$display", "------ Core %d SBRAM Unit - Current Cycle %d --------", P_0x7f8ead42f6f0, v0x7f8ead4301a0_0 {0 0 0};
    %vpi_call 5 71 "$display", "| Read        [%b]", v0x7f8ead430400_0 {0 0 0};
    %vpi_call 5 72 "$display", "| Read Address[%h]", v0x7f8ead4302b0_0 {0 0 0};
    %vpi_call 5 73 "$display", "| Read Data   [%h]", v0x7f8ead430350_0 {0 0 0};
    %vpi_call 5 74 "$display", "| Write       [%b]", v0x7f8ead430920_0 {0 0 0};
    %vpi_call 5 75 "$display", "| Write Addres[%h]", v0x7f8ead430670_0 {0 0 0};
    %vpi_call 5 76 "$display", "| Write Data  [%h]", v0x7f8ead430790_0 {0 0 0};
    %vpi_call 5 77 "$display", "----------------------------------------------------------------------" {0 0 0};
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f8ead416510;
T_6 ;
    %delay 1, 0;
    %load/vec4 v0x7f8ead4318c0_0;
    %inv;
    %store/vec4 v0x7f8ead4318c0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f8ead416510;
T_7 ;
    %vpi_call 2 29 "$dumpfile", "CacheModel.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8ead4196e0, &A<v0x7f8ead42ab40, 0>, &A<v0x7f8ead42ab40, 1> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8ead4318c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8ead431ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ead4319f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ead431c20_0, 0, 1;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x7f8ead431830_0, 0, 8;
    %pushi/vec4 11259375, 0, 32;
    %store/vec4 v0x7f8ead431b90_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ead431ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8ead431c20_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "../testbeds/tb_CacheModel.v";
    "CacheModel.v";
    "Cache.v";
    "bsram.v";
