Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 18:25:33 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 18:11:01 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 20) to (Rev. 21)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 17:59:10 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 19) to (Rev. 20)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 17:42:01 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 23) to (Rev. 24)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 17:33:31 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 17:23:53 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 17:15:10 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 20) to (Rev. 21)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 17:06:03 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 19) to (Rev. 20)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 17:04:11 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 18) to (Rev. 19)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 16:55:32 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 17) to (Rev. 18)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 16:45:46 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 16) to (Rev. 17)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 16:27:37 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 16:18:35 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 16:10:30 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 16:00:52 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 15:50:54 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 15:50:54 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 20) to (Rev. 21)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 15:40:38 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 19) to (Rev. 20)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 15:38:05 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 18) to (Rev. 19)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 15:26:33 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 17) to (Rev. 18)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 15:21:36 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 16) to (Rev. 17)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 14:31:46 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 13:52:07 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 18) to (Rev. 19)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 21 13:43:40 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 17) to (Rev. 18)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr 20 12:38:15 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 15) to (Rev. 16)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_keyboard_subordinate_0_0'.


-Upgrade has removed interface 'ps2_clk'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_keyboard_subordinate_0_0'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 32 differs from original width 4

-Upgraded port 's00_axi_awaddr' width 32 differs from original width 4


4. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '32' to '4' has been ignored for IP 'design_1_keyboard_subordinate_0_0'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:keyboard_subordinate:1.0 -user_name design_1_keyboard_subordinate_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_1_keyboard_subordinate_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips design_1_keyboard_subordinate_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 19 16:16:40 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 16) to (Rev. 17)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_vga_bram_0_0'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 32 differs from original width 16

-Upgraded port 's00_axi_awaddr' width 32 differs from original width 16


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '32' to '16' has been ignored for IP 'design_1_vga_bram_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:vga_bram:1.0 -user_name design_1_vga_bram_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {16} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_1_vga_bram_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {16} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips design_1_vga_bram_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 19 16:06:50 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 14) to (Rev. 15)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_keyboard_subordinate_0_0'.


-Upgrade has added interface 'ps2_clk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_keyboard_subordinate_0_0'. These changes may impact your design.


-Upgrade has added port 'I_CLK_50'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 19 16:05:10 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 19 15:58:10 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 19 15:20:43 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 19 15:10:39 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 19 14:58:19 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 19 14:43:01 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 19 14:34:53 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 19 14:15:07 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 19 14:02:18 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 19 13:50:15 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 19 13:41:37 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 19 13:38:46 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 19 13:29:07 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 19 13:27:39 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 18 15:11:06 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 18 15:01:00 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 18 14:50:24 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 18 14:42:36 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 18 14:35:47 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 18 14:13:12 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 18 12:31:55 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 18 12:22:22 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 14 15:57:26 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 14 15:45:18 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 14 15:35:12 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 14 15:19:26 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_vga_bram_0_0'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 16 differs from original width 4

-Upgraded port 's00_axi_awaddr' width 16 differs from original width 4


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '16' to '4' has been ignored for IP 'design_1_vga_bram_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:vga_bram:1.0 -user_name design_1_vga_bram_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_1_vga_bram_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips design_1_vga_bram_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 14 15:18:18 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_videomemlab_master_0_0'. These changes may impact your design.


-Upgrade has removed port 'm00_axi_txn_done'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 14 15:16:10 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_videomemlab_master_0_0'. These changes may impact your design.


-Upgrade has removed port 'm00_axi_error'

-Upgrade has removed port 'm00_axi_init_axi_txn'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 14 15:16:10 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 14 15:12:38 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_vga_bram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_vga_bram_0_0 (xilinx.com:user:vga_bram:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 14 15:09:20 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_keyboard_subordinate_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_keyboard_subordinate_0_0 (xilinx.com:user:keyboard_subordinate:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 14 15:07:16 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 14 14:56:38 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 12 14:56:10 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_videomemlab_master_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_videomemlab_master_0_0 (xilinx.com:user:videomemlab_master:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_videomemlab_master_0_0'. These changes may impact your design.


-Upgrade has added port 'IRQ_I'


