bnx2x_int_link_reset	,	F_155
ext_phy_link_up	,	V_1002
MDIO_WC_REG_GP2_STATUS_GP_2_4	,	V_904
bnx2x_ets_e3b0_pbf_disabled	,	F_19
MDIO_WC_REG_GP2_STATUS_GP_2_1	,	V_901
cos0_bw	,	V_161
MDIO_WC_REG_GP2_STATUS_GP_2_3	,	V_907
MDIO_AN_REG_8481_LEGACY_AN_ADV	,	V_1236
MDIO_WC_REG_RX2_ANARXCONTROL1G	,	V_697
MDIO_WC_REG_GP2_STATUS_GP_2_2	,	V_906
"NOT disabling PMD transmitter\n"	,	L_222
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK	,	V_793
MDIO_PMA_LASI_CTRL	,	V_1064
BRB1_REG_FULL_1_XON_THRESHOLD_1	,	V_418
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8722	,	V_994
BRB1_REG_FULL_1_XON_THRESHOLD_0	,	V_419
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727	,	V_993
"Active Copper cable detected\n"	,	L_235
llfc_high_priority_classes	,	V_479
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726	,	V_1124
bnx2x_54618se_set_link_led	,	F_235
pause_val	,	V_169
"XGXS 8706 is initialized after %d ms\n"	,	L_274
PFC_E3B0_2P_PAUSE_MAC_0_CLASS_T_GUART	,	V_396
UMAC_COMMAND_CONFIG_REG_SW_RESET	,	V_239
str_ptr	,	V_965
size	,	V_1384
BRB1_REG_FULL_LB_XOFF_THRESHOLD	,	V_421
REG_RD_DMAE	,	F_72
rx_lane_swap	,	V_777
media_types	,	V_737
EMAC_REG_RX_PFC_PARAM	,	V_298
BIGMAC2_REGISTER_BMAC_CONTROL	,	V_325
bnx2x_get_edc_mode	,	F_183
SHARED_HW_CFG_E3_I2C_MUX1_MASK	,	V_557
"8706/8726 rx_sd 0x%x pcs_status 0x%x 1Gbps"	,	L_272
PHY84833_CMD_COMPLETE_PASS	,	V_1259
MCP_REG_MCPR_GP_OUTPUTS	,	V_14
MDIO_PMA_REG_ROM_VER2	,	V_1043
SPEED_20000	,	V_44
flow_ctrl	,	V_176
actual_phy_idx	,	V_619
"bnx2x_ets_E3B0_config toatl BW"	,	L_8
SUPPORTED_20000baseMLD2_Full	,	V_1355
rx_status	,	V_862
MDIO_PMA_REG_ROM_VER1	,	V_1042
link_params	,	V_22
bnx2x_populate_preemphasis	,	F_246
"AutogrEEEn: FW not ready.\n"	,	L_322
bnx2x_cl45_read_or_write	,	F_83
MDIO_GP_STATUS_TOP_AN_STATUS1	,	V_894
BIGMAC2_REGISTER_PFC_CONTROL	,	V_323
NIG_LLH0_XCM_MASK_REG_LLH0_XCM_MASK_BCN	,	V_461
"Enable Auto Negotiation for KR\n"	,	L_83
PORT_FEATURE_FLOW_CONTROL_BOTH	,	V_1406
full_lb_xoff_th	,	V_374
reg_th_config	,	V_402
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8705	,	V_1367
bnx2x_54618se_config_init	,	F_234
i	,	V_90
PBF_REG_COS4_WEIGHT_P0	,	V_132
j	,	V_1119
"10G parallel detect link on port %d\n"	,	L_125
netdev_err	,	F_78
"  (readback) %x\n"	,	L_91
PORT_HW_CFG_E3_OVER_CURRENT_MASK	,	V_1441
pri_cli_nig	,	V_148
ver_p	,	V_973
bnx2x_ext_phy_resolve_fc	,	F_98
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8706	,	V_1369
bnx2x_set_xgxs_loopback	,	F_147
bnx2x_ets_e3b0_sp_pri_to_cos_set	,	F_29
EMAC_MODE_25G_MODE	,	V_920
"phy_type 0x%x port %d found in index %d\n"	,	L_353
link_status	,	V_445
MISC_REGISTERS_GPIO_HIGH	,	V_1186
"Error: Invalid fault led mode 0x%x\n"	,	L_259
enable_cl73	,	V_800
bnx2x_check_half_open_conn	,	F_273
PORT_HW_CFG_MEDIA_TYPE_PHY1_SHIFT	,	V_764
LINK_10GTFD	,	V_754
rx_sd	,	V_1092
cos_bw_bitmap	,	V_114
"Setting 1G Fiber\n"	,	L_103
pin_cfg	,	V_15
REG_WR_DMAE	,	F_56
bnx2x_reset_unicore	,	F_118
FLAGS_HW_LOCK_REQUIRED	,	V_1389
PORT_FEATURE_LINK_SPEED_2_5G	,	V_1400
BRB1_REG_LB_GUARANTIED_HYST	,	V_420
MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_DEFAULT	,	V_1183
bnx2x_8726_set_limiting_mode	,	F_190
alarm_ctrl_offset	,	V_1194
NIG_REG_XCM0_OUT_EN	,	V_473
MDIO_REG_BANK_TX1	,	V_917
MDIO_REG_BANK_TX0	,	V_915
MDIO_REG_BANK_TX3	,	V_916
"pin %x port %x mode %x\n"	,	L_258
MDIO_AN_REG_8727_MISC_CTRL	,	V_1213
PFC_E3B0_2P_BRB_MAC_FULL_XOFF_THR_PAUSE	,	V_364
ETH_PHY_XFP_FIBER	,	V_1008
"Found errors on XMAC\n"	,	L_167
PORT_HW_CFG_NET_SERDES_IF_MASK	,	V_721
EMAC_MDIO_STATUS_10MB	,	V_537
MDIO_XGXS_BLOCK2_TX_LN_SWAP	,	V_786
bnx2x_wait_reset_complete	,	F_140
pause_result	,	V_636
MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_MASK	,	V_829
active_external_phy	,	V_1031
EMAC_REG_RX_PFC_PARAM_PRIORITY_EN_BITSHIFT	,	V_300
MDIO_GP_STATUS_TOP_AN_STATUS1_LINK_STATUS	,	V_896
bnx2x_bits_en	,	F_1
"Initializing BCM8726\n"	,	L_282
bnx2x_power_sfp_module	,	F_198
ETS_BW_LIMIT_CREDIT_UPPER_BOUND	,	V_160
link_config	,	V_1343
ETH_OVREHEAD	,	V_306
MDIO_PMA_REG_PLL_BANDWIDTH	,	V_1083
PFC_E3A0_BRB_MAC_PAUSE_XOFF_THR_PAUSE	,	V_342
req_fc_auto_adv	,	V_613
"enabling EMAC\n"	,	L_51
PBF_REG_P0_ARB_THRSH	,	V_513
"serdes_net_if = 0x%x\n"	,	L_96
bnx2x_8705_config_init	,	F_173
"bnx2x_ets_E3B0_config the number of COS "	,	L_23
"bnx2x_set_led: port %x, mode %d\n"	,	L_160
PORT_HW_CFG_E3_I2C_MUX0_MASK	,	V_561
bnx2x_warpcore_reset_lane	,	F_105
MAC_TYPE_UMAC	,	V_254
PORT_HW_CFG_PHY_SELECTION_FIRST_PHY_PRIORITY	,	V_1034
nig_cli_sp_bitmap	,	V_115
EMAC_REG_RX_PFC_MODE_RX_EN	,	V_295
temp_val	,	V_543
BIGMAC2_REGISTER_RX_MAX_SIZE	,	V_499
MDIO_WC_DEVAD	,	V_650
PBF_REG_ETS_ARB_PRIORITY_CLIENT_P0	,	V_99
speed_cap_mask	,	V_627
PBF_REG_ETS_ARB_PRIORITY_CLIENT_P1	,	V_98
PFC_E3B0_4P_BRB_MAC_0_CLASS_T_GUART	,	V_381
E2_DEFAULT_PHY_DEV_ADDR	,	V_1363
bnx2x_flow_ctrl_resolve	,	F_128
MDIO_WC_REG_TX0_TX_DRIVER_IDRIVER_OFFSET	,	V_656
is_link_up	,	V_876
tmp	,	V_524
MDIO_AN_REG_MASTER_STATUS	,	V_1332
lp_up2	,	V_908
bnx2x_54618se_link_reset	,	F_236
MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE	,	V_1184
addr32	,	V_1120
NIG_REG_LED_CONTROL_BLINK_RATE_P0	,	V_996
BRB1_REG_MAC_1_CLASS_0_GUARANTIED_HYST	,	V_432
NIG_REG_EMAC0_PAUSE_OUT_EN	,	V_312
bnx2x_test_link	,	F_151
MISC_REGISTERS_GPIO_LOW	,	V_1188
BRB1_REG_LB_GUARANTIED	,	V_423
" from SFP+ EEPROM\n"	,	L_234
cmd	,	V_1142
NIG_REG_P0_TX_ARB_NUM_STRICT_ARB_SLOTS	,	V_27
LINK_STATUS_LINK_PARTNER_SYMMETRIC_PAUSE	,	V_637
NIG_STATUS_XGXS0_LINK10G	,	V_958
"write phy register failed\n"	,	L_67
fiber_mode	,	V_706
MDIO_OVER_1G_LP_UP2	,	V_911
CHIP_IS_E3A0	,	F_24
bw_params	,	V_138
PIN_CFG_NA	,	V_16
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO1_P1	,	V_1433
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO1_P0	,	V_1429
MDIO_ACCESS_TIMEOUT	,	V_776
GP_STATUS_20G_DXGXS	,	V_892
PORT_HW_CFG_SWAP_PHY_POLARITY_ENABLED	,	V_1066
NIG_REG_P0_TX_ARB_CLIENT_IS_STRICT	,	V_25
bnx2x_set_ieee_aneg_advertisement	,	F_124
bnx2x_8726_read_sfp_module_eeprom	,	F_179
PORT_HW_CFG_E3_MOD_ABS_MASK	,	V_715
NIG_REG_EGRESS_DRAIN0_MODE	,	V_1024
"XAUI workaround has completed\n"	,	L_192
PORT_HW_CFG_MEDIA_TYPE_PHY1_MASK	,	V_763
REG_WR	,	F_3
NIG_REG_PPP_ENABLE_1	,	V_470
NIG_REG_PPP_ENABLE_0	,	V_471
epio_pin	,	V_6
MISC_REG_PORT4MODE_EN_OVWR	,	V_256
PFC_E3B0_2P_NON_PAUSE_MAC_0_CLASS_T_GUART	,	V_398
CHIP_IS_E3B0	,	F_21
BRB1_REG_FULL_1_XOFF_THRESHOLD_1	,	V_416
MDIO_AN_REG_8481_LEGACY_MII_CTRL	,	V_1237
cnt	,	V_935
EMAC_REG_EMAC_MAC_MATCH	,	V_222
BRB1_REG_FULL_1_XOFF_THRESHOLD_0	,	V_417
MDIO_PMA_REG_8481_LED1_MASK	,	V_1222
MDIO_PMA_DEVAD	,	V_673
bnx2x_init_mod_abs_int	,	F_278
"ustat_val(0x8371) = 0x%x\n"	,	L_133
SFP_EEPROM_PART_NO_SIZE	,	V_1148
phy	,	V_350
"pfc statistic read from EMAC\n"	,	L_35
"XAUI work-around not required\n"	,	L_190
PFC_E3B0_2P_BRB_MAC_0_CLASS_T_GUART_HYST	,	V_390
MDIO_PMA_REG_GEN_CTRL_ROM_MICRO_RESET	,	V_1050
NIG_REG_LED_10G_P0	,	V_987
bnx2x_set_preemphasis	,	F_137
LINK_STATUS_PFC_ENABLED	,	V_488
SFP_EEPROM_CON_TYPE_ADDR	,	V_1129
epio_mask	,	V_8
LED_MODE_OFF	,	V_986
EMAC_MDIO_MODE_CLOCK_CNT_BITSHIFT	,	V_213
"Add 2.5G\n"	,	L_200
NIG_REG_P0_TX_ARB_CLIENT_IS_SUBJECT2WFQ	,	V_26
" per path\n"	,	L_48
"Advertize 10G\n"	,	L_85
autoneg_val	,	V_1228
" reg 0x%x &lt;-- val 0x%x\n"	,	L_276
bnx2x_ext_phy_10G_an_resolve	,	F_163
ieee_fc	,	V_609
MDIO_WC_REG_DIGITAL6_MP5_NEXTPAGECTRL	,	V_667
MDIO_WC_REG_RX66_SCW1_MASK	,	V_703
"Enabling PMD transmitter\n"	,	L_223
"Port 0x%x: LED MODE ON\n"	,	L_332
bnx2x_set_xumac_nig	,	F_46
shmem_base	,	V_446
fw_msgout	,	V_1047
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_0	,	V_29
nig_pri_offset	,	V_150
half_open_conn	,	V_1446
"enable bmac loopback\n"	,	L_56
GP_STATUS_10G_KR	,	V_889
MDIO_PMA_REG_SFP_TWO_WIRE_CTRL	,	V_1113
MDIO_CL73_USERB0_CL73_USTAT1	,	V_868
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_7	,	V_86
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_8	,	V_87
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_5	,	V_84
raw_ver	,	V_1307
SHARED_HW_CFG_MDC_MDIO_ACCESS1_MASK	,	V_1383
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_6	,	V_85
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_3	,	V_80
tmp1	,	V_1062
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_4	,	V_82
tmp2	,	V_1209
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_1	,	V_30
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_2	,	V_78
MDIO_COMBO_IEEO_MII_CONTROL_RESTART_AN	,	V_803
MDIO_PMA_REG_8727_TWO_WIRE_SLAVE_ADDR	,	V_1214
ext_phy_fw_version2	,	V_1385
bnx2x_cl22_read	,	F_76
crd	,	V_507
lb_guarantied	,	V_378
"Ext phy AN advertize 0x%x\n"	,	L_81
SINGLE_MEDIA_DIRECT	,	F_110
"bnx2x_ets_e3b0_sp_set_pri_cli_reg not all "	,	L_21
lane	,	V_581
bmac_addr	,	V_316
pbf_cli_subject2wfq_bitmap	,	V_118
bnx2x_link_update	,	F_159
MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_HIGIG_XGXS	,	V_799
"EMAC timeout!\n"	,	L_39
MCP_REG_MCPR_GP_INPUTS	,	V_12
"Setting 10G SFI\n"	,	L_102
XMAC_REG_RX_LSS_STATUS	,	V_1453
PFC_E3B0_4P_BRB_MAC_1_CLASS_T_GUART	,	V_385
bnx2x_8727_config_init	,	F_214
NIG_LLH1_XCM_MASK_REG_LLH1_XCM_MASK_BCN	,	V_460
"8727 RX_ALARM_STATUS 0x%x\n"	,	L_294
PORT_HW_CFG_E3_PHY_RESET_MASK	,	V_1265
NIG_MASK_XGXS0_LINK_STATUS	,	V_939
MDIO_PMA_REG_7107_LED_CNTL	,	V_1329
shared_hw_config	,	V_552
format_fw_ver	,	V_976
bnx2x_ets_bw_limit_common	,	F_35
MDIO_84833_TOP_CFG_XGPHY_STRAP1	,	V_1278
MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_COMPLETE	,	V_1115
REG_RD	,	F_2
NIG_STATUS_SERDES0_LINK_STATUS	,	V_960
io_gpio	,	V_1426
"bnx2x_ets_disabled - chip not supported\n"	,	L_7
data_array	,	V_567
an_10_100_val	,	V_1230
len	,	V_964
"setting link speed &amp; duplex\n"	,	L_145
pfc_frames_received	,	V_192
MDIO_REMOTE_PHY_MISC_RX_STATUS	,	V_872
bnx2x_is_4_port_mode	,	F_49
"Begin Warpcore init, link_speed %d, "	,	L_95
bnx2x_7101_config_init	,	F_240
state	,	V_137
"807x Autoneg Restart: Advertise 1G=%x, 10G=%x\n"	,	L_202
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_2	,	V_77
bnx2x_848xx_read_status	,	F_228
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_3	,	V_79
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_4	,	V_81
max_num_of_cos	,	V_143
bnx2x_8481_link_reset	,	F_231
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_5	,	V_83
"bnx2x_8073_8727_external_rom_boot port %x:"	,	L_187
ETH_PHY_NOT_PRESENT	,	V_1192
NIG_REG_P0_HWPFC_ENABLE	,	V_474
MISC_REG_PORT4MODE_EN	,	V_257
" Port %d\n"	,	L_118
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_0	,	V_75
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_1	,	V_76
MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_1000	,	V_847
"ext_phy 0x%x common init not required\n"	,	L_371
SPEED_AUTO_NEG	,	V_629
MDIO_PMA_LASI_TXCTRL	,	V_1198
"flow_ctrl 0x%x\n"	,	L_128
EMAC_REG_EMAC_RX_MTU_SIZE	,	V_303
bnx2x_ets_bw_limit	,	F_36
BRB1_REG_FULL_LB_XON_THRESHOLD	,	V_422
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_FIBER_MODE	,	V_807
ctrl	,	V_936
read_status	,	F_152
LED_MODE_FRONT_PANEL_OFF	,	V_985
"read status 8705\n"	,	L_218
bnx2x_ext_phy_common_init	,	F_268
"enabled XGXS interrupt\n"	,	L_150
MCPR_IMC_COMMAND_OPERATION_BITSHIFT	,	V_572
"1G parallel detect link on port %d\n"	,	L_124
bnx2x_common_init_phy	,	F_269
MDIO_WC_REG_TX0_TX_DRIVER	,	V_654
" EXT_PHY2\n"	,	L_176
"BUG! init_crd 0x%x != crd 0x%x\n"	,	L_64
PORT_FEATURE_FLOW_CONTROL_AUTO	,	V_1403
BIGMAC2_REGISTER_RX_LSS_STAT	,	V_1455
PORT_HW_CFG_E3_MOD_ABS_SHIFT	,	V_716
bnx2x_ets_e3b0_sp_set_pri_cli_reg	,	F_33
PBF_REG_ETS_ARB_CLIENT_IS_STRICT_P1	,	V_104
"failed\n"	,	L_29
PBF_REG_ETS_ARB_CLIENT_IS_STRICT_P0	,	V_105
is_10g_plus	,	V_957
PHY84833_CMD_COMPLETE_ERROR	,	V_1260
total_bw	,	V_121
PBF_REG_ETS_ENABLED	,	V_34
MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_CX4_XGXS	,	V_798
EMAC_REG_RX_PFC_PARAM_OPCODE_BITSHIFT	,	V_299
bnx2x_8481_config_init	,	F_221
EMAC_LED_OVERRIDE	,	V_991
PFC_E3B0_4P_LB_GUART	,	V_379
MDIO_PMA_REG_TX_DISABLE	,	V_1097
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_MASK	,	V_861
"bnx2x_8726_link_reset port %d\n"	,	L_287
config_loopback	,	F_259
MISC_REGISTERS_GPIO_INPUT_HI_Z	,	V_1462
MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_AUTONEG_COMPLETE	,	V_856
val_xoff	,	V_197
"rd op timed out after %d try\n"	,	L_74
EDC_MODE_LIMITING	,	V_1127
bnx2x_warpcore_power_module	,	F_196
bnx2x_check_over_curr	,	F_270
"AutogrEEEn: command failed.\n"	,	L_323
e3b0_val	,	V_371
SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_PASSIVE	,	V_1134
pri	,	V_140
MDIO_PMA_REG_8073_OPT_DIGITAL_CTRL	,	V_1067
"Setting 1G force\n"	,	L_283
SPEED_10	,	V_241
bnx2x_set_gpio	,	F_9
MISC_REG_FOUR_PORT_PORT_SWAP_OVWR	,	V_589
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1	,	V_804
MDIO_SERDES_DIGITAL_A_1000X_CONTROL2	,	V_790
lasi_ctrl	,	V_1220
bnx2x_ets_get_min_w_val_nig	,	F_13
PFC_E2_BRB_MAC_PAUSE_XON_THR_NON_PAUSE	,	V_339
MDIO_PMA_REG_MISC_CTRL	,	V_1087
ENABLE_TX	,	V_1170
"8705 LASI status 0x%x\n"	,	L_219
MISC_REG_AEU_ENABLE1_FUNC_0_OUT_0	,	V_1464
bnx2x_ets_e3b0_set_credit_upper_bound_pbf	,	F_18
bnx2x_is_sfp_module_plugged	,	F_108
phy_index	,	V_579
driver_loaded	,	V_970
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_MASK	,	V_280
MDIO_PMA_REG_CDR_BANDWIDTH	,	V_1084
bnx2x_8727_hw_reset	,	F_213
bnx2x_8727_handle_mod_abs	,	F_215
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS_PD_LINK	,	V_853
temp_vars	,	V_1004
SHARED_HW_CFG_LED_MAC1	,	V_989
NIG_REG_INGRESS_BMAC0_MEM	,	V_318
mdc_mdio_access	,	V_516
"enabled SerDes interrupt\n"	,	L_152
FEATURE_CONFIG_BC_SUPPORTS_OPT_MDL_VRFY	,	V_1156
MDIO_WC_REG_TX_FIR_TAP	,	V_694
"Set fault module-detected led "	,	L_257
MDIO_GP_STATUS_TOP_AN_STATUS1_DUPLEX_STATUS	,	V_895
EMAC_REG_RX_PFC_STATS_XON_SENT	,	V_204
tx_en	,	V_730
bnx2x_bsc_module_sel	,	F_80
EMAC_RD	,	F_148
MISC_REGISTERS_RESET_REG_2_RST_EMAC0_HARD_CORE	,	V_218
"Set AER to 0x%x\n"	,	L_75
phy_ver	,	V_1071
"Invalid link indication"	,	L_173
"8705 1.c809 val=0x%x\n"	,	L_220
"KR PMA status 0x%x-&gt;0x%x,"	,	L_208
"Port 0x%x: LED MODE FRONT PANEL OFF\n"	,	L_331
config_init	,	V_1013
"shouldn't be 0\n"	,	L_9
XMAC_CTRL_REG_TX_EN	,	V_271
MDIO_OVER_1G_UP1_10G	,	V_835
PORT_1	,	V_1421
PORT_0	,	V_1420
MISC_REGISTERS_RESET_REG_2_CLEAR	,	V_217
MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_BRCM_OUI_MSG	,	V_874
MDIO_PMA_REG_M8051_MSGOUT_REG	,	V_1052
e3_cmn_pin_cfg1	,	V_1440
"parameter There can't be two COS's with"	,	L_13
I2C_BSC1	,	V_556
actual_phy_selection	,	V_1275
MDIO_CL73_IEEEB1_AN_ADV2_ADVR_1000M_KX	,	V_822
EMAC_REG_RX_PFC_MODE_TX_EN	,	V_296
" init_preceding = %d\n"	,	L_184
I2C_BSC0	,	V_554
GP_STATUS_1G_KX	,	V_882
"an_link_status=0x%x\n"	,	L_209
MDIO_WC_REG_RX66_SCW0	,	V_698
MDIO_WC_REG_RX66_SCW1	,	V_699
bnx2x_bsc_read	,	F_81
FLAGS_WC_DUAL_MODE	,	V_596
ETS_E3B0_PBF_MIN_W_VAL	,	V_96
"Begin common phy init\n"	,	L_372
bnx2x_e3b0_sp_get_pri_cli_reg	,	F_30
MDIO_WC_REG_RX66_SCW2	,	V_700
phy_gpio_reset	,	V_1428
MDIO_WC_REG_RX66_SCW3	,	V_701
MDIO_WC_REG_XGXSBLK1_LANECTRL2	,	V_734
MDIO_PMA_REG_SFP_TWO_WIRE_MEM_ADDR	,	V_1112
MDIO_XGXS_BLOCK2_RX_LN_SWAP_FORCE_ENABLE	,	V_785
MDIO_WC_REG_XGXSBLK1_LANECTRL0	,	V_671
MDIO_WC_REG_XGXSBLK1_LANECTRL1	,	V_672
PORT_HW_CFG_EXT_PHY_GPIO_RST_MASK	,	V_1267
XMAC_CTRL_REG_SOFT_RESET	,	V_268
SFP_EEPROM_OPTIONS_ADDR	,	V_1139
bnx2x_84833_get_reset_gpios	,	F_223
options	,	V_1137
PFC_E3B0_2P_BRB_FULL_LB_XON_THR	,	V_389
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_SHIFT	,	V_281
bnx2x_7101_read_status	,	F_241
"Module verification failed!!\n"	,	L_266
"Link is up in %dMbps,"	,	L_327
ETH_PHY_DA_TWINAX	,	V_1009
cl37_val	,	V_1060
bnx2x_hw_lock_required	,	F_275
"bnx2x_ets_e3b0_disabled the chip isn't E3B0"	,	L_5
strict_cos	,	V_166
"Setting Fault LED to %d using pin cfg %d\n"	,	L_260
"54618SE cfg init\n"	,	L_335
NIG_LATCH_BC_ENABLE_MI_INT	,	V_1234
GP_STATUS_10M	,	V_879
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_NO_ENFORCEMENT	,	V_1153
"2PMA/PMD ext_phy_loopback: 54618se\n"	,	L_342
"Ext PHY pause result 0x%x\n"	,	L_82
FLAGS_FAN_FAILURE_DET_REQ	,	V_1459
"Begin phy probe\n"	,	L_357
wb_data	,	V_315
PORT_HW_CFG_SERDES_EXT_PHY_TYPE_DIRECT_SD	,	V_934
MDIO_PMA_REG_8726_TWO_WIRE_DATA_BUF	,	V_1116
shmem2_region	,	V_1272
LINK_STATUS_LINK_UP	,	V_738
"Setting TX_CTRL1 0x%x,"	,	L_285
PORT_HW_CFG_FAULT_MODULE_LED_GPIO0	,	V_1174
PORT_HW_CFG_FAULT_MODULE_LED_GPIO1	,	V_1175
PORT_HW_CFG_FAULT_MODULE_LED_GPIO2	,	V_1176
"Setting 20G DXGXS\n"	,	L_105
PORT_HW_CFG_FAULT_MODULE_LED_GPIO3	,	V_1177
cos_bw_nig	,	V_125
XMAC_PFC_CTRL_HI_REG_PFC_REFRESH_EN	,	V_181
MDIO_REG_GPHY_EEE_ADV	,	V_1325
bnx2x_get_gpio	,	F_11
PFC_E3B0_4P_BRB_MAC_PAUSE_XON_THR_NON_PAUSE	,	V_359
BMAC_CONTROL_RX_ENABLE	,	V_505
"0x%x\n"	,	L_108
"Enabling BigMAC1\n"	,	L_61
SWITCH_CFG_1G	,	V_1358
lp_pause	,	V_640
PORT_HW_CFG_PHY_SWAPPED_ENABLED	,	V_623
set_serdes	,	V_771
EMAC_TX_MODE_EXT_PAUSE_EN	,	V_290
PFC_E3A0_BRB_MAC_FULL_XON_THR_PAUSE	,	V_345
MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_MASK	,	V_827
bam37	,	V_647
PFC_E3B0_2P_BRB_MAC_PAUSE_XOFF_THR_NON_PAUSE	,	V_366
MDIO_REG_INTR_MASK	,	V_1317
bnx2x_get_emac_base	,	F_74
pause_enable	,	V_452
"bnx2x_ets_E3B0_config set_pri_cli_reg "	,	L_30
copper_module_type	,	V_1131
"Enabling Auto-GrEEEn\n"	,	L_336
EMAC_MODE_PORT_MII_10M	,	V_921
"that SFP+ module has been removed"	,	L_301
bnx2x_warpcore_set_limiting_mode	,	F_199
"             addr=0x%x, mdio_ctl=0x%x\n"	,	L_354
FEATURE_CONFIG_BC_SUPPORTS_DUAL_PHY_OPT_MDL_VRFY	,	V_1154
gpio_val	,	V_719
bnx2x_sfp_e1e2_set_transmitter	,	F_177
"Phy Initialization started\n"	,	L_362
remove_leading_zeros	,	V_968
PHY84833_CMD_OPEN_OVERRIDE	,	V_1253
BNX2X_FLOW_CTRL_BOTH	,	V_614
pfc0_val	,	V_170
":chip_id = 0x%x\n"	,	L_349
SHARED_HW_CFG_LED_MODE_SHIFT	,	V_1308
speed_capability_mask2	,	V_1392
"ETS enabled strict configuration\n"	,	L_34
bnx2x_prepare_xgxs	,	F_139
bnx2x_get_ext_phy_reset_gpio	,	F_266
PORT_HW_CFG_NET_SERDES_IF_SFI	,	V_727
SFP_EEPROM_FC_TX_TECH_ADDR	,	V_1132
link_up	,	V_43
base_weight	,	V_97
XMAC_PFC_CTRL_HI_REG_RX_PFC_EN	,	V_183
"807x autoneg val = 0x%x\n"	,	L_199
"Setting SGMII mode\n"	,	L_97
MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK	,	V_919
MDIO_WC_REG_CL72_USERB0_CL72_MISC1_CONTROL	,	V_660
GP_STATUS_SPEED_MASK	,	V_897
ver_addr	,	V_975
MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KX4	,	V_821
MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_BAM_MODE	,	V_811
num_of_cos	,	V_135
"Not initializing"	,	L_163
NIG_REG_EGRESS_EMAC0_OUT_EN	,	V_313
bnx2x_nig_brb_pfc_port_params	,	V_399
def_md_devad	,	V_608
"bnx2x_set_led: Invalid led mode %d\n"	,	L_162
" to prevent failure of the card."	,	L_302
MDIO_AN_REG_CTRL	,	V_685
pri_offset	,	V_146
XMAC_CLEAR_RX_LSS_STATUS_REG_CLEAR_LOCAL_FAULT_STATUS	,	V_1451
PBF_REG_COS0_UPPER_BOUND	,	V_37
EMAC_MODE_HALF_DUPLEX	,	V_922
CHIP_REV	,	F_249
"Unsupported Serdes Net Interface "	,	L_107
MDIO_CL73_IEEEB1_AN_ADV2	,	V_820
MDIO_CL73_IEEEB1_AN_ADV1	,	V_840
"invalid There can't be two COS's with"	,	L_19
MDIO_REG_GPHY_ID_54618SE	,	V_1322
bnx2x_update_pfc	,	F_66
PIN_CFG_EPIO0	,	V_17
bnx2x_bmac_enable	,	F_69
MAC_TYPE_XMAC	,	V_274
PFC_E2_BRB_MAC_PAUSE_XON_THR_PAUSE	,	V_332
temp	,	V_1274
bnx2x_warpcore_enable_AN_KR	,	F_99
MAC_TYPE_BMAC	,	V_503
MDIO_TX0_TX_DRIVER	,	V_918
"invalid cos entry\n"	,	L_18
bnx2x_xmac_enable	,	F_52
EMAC_MODE_PORT_GMII	,	V_288
MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1	,	V_860
MDIO_WC_REG_TX66_CONTROL	,	V_677
bnx2x_set_sfp_module_fault_led	,	F_195
phy_idx	,	V_983
MDIO_CTL_REG_84823_MEDIA_PRIORITY_COPPER	,	V_1288
"Failed to get valid module type\n"	,	L_265
val_xon	,	V_196
loopback_mode	,	V_486
PFC_E3B0_2P_BRB_MAC_1_CLASS_T_GUART	,	V_391
PHY84833_DIAG_CMD_SET_EEE_MODE	,	V_1296
MDIO_WC_REG_CL72_USERB0_CL72_OS_DEF_CTRL	,	V_658
bnx2x_8073_xaui_wa	,	F_167
cos_sp_bitmap	,	V_113
"Setting MOD_ABS (GPIO%d_P%d) AEU to 0x%x\n"	,	L_378
"bnx2x_ets_E3B0_config toatl BW should be"	,	L_10
"Active external phy selected: %x\n"	,	L_177
MDIO_PMA_REG_10G_CTRL2	,	V_1058
path	,	V_584
EMAC_REG_RX_PFC_MODE	,	V_294
FLAGS_4_PORT_MODE	,	V_353
dev	,	V_539
PORT_HW_CFG_RJ45_PAIR_SWAP_MASK	,	V_1250
"port %x, XGXS?%x, int_status 0x%x\n"	,	L_169
MDIO_PMA_LASI_RXCTRL	,	V_1063
cos_bw_pbf	,	V_126
MDIO_WC_REG_DIGITAL4_MISC3	,	V_688
BIGMAC2_REGISTER_RX_CONTROL	,	V_321
BIGMAC_REGISTER_RX_MAX_SIZE	,	V_492
shmem_region	,	V_447
bnx2x_set_warpcore_loopback	,	F_114
PFC_E3B0_4P_BRB_MAC_PAUSE_XON_THR_PAUSE	,	V_355
bnx2x_warpcore_set_sgmii_speed	,	F_104
fault_detected	,	V_1032
XMAC_REG_CLEAR_RX_LSS_STATUS	,	V_1450
"req_flow_ctrl %x, req_line_speed %x,"	,	L_79
"Disabling PMD transmitter\n"	,	L_221
MDIO_PMA_REG_8727_TWO_WIRE_DATA_MASK	,	V_1123
PORT_HW_CFG_TX_LASER_MASK	,	V_731
prio_cfg	,	V_1407
MDIO_WC_REG_PAR_DET_10G_STATUS	,	V_905
MDIO_CL73_USERB0_CL73_USTAT1_AN_GOOD_CHECK_BAM37	,	V_870
"mode = %x\n"	,	L_225
MDIO_REG_GPHY_SHADOW_LED_SEL2	,	V_1315
"bnx2x_ets_e3b0_sp_pri_to_cos_set invalid"	,	L_15
PORT_HW_CFG_PHY_SELECTION_SECOND_PHY_PRIORITY	,	V_1035
reg_val	,	V_801
bnx2x_7101_set_link_led	,	F_245
bnx2x_54618se_config_loopback	,	F_238
PORT_HW_CFG_LANE_SWAP_CFG_RX_SHIFT	,	V_780
"Approved module\n"	,	L_248
I2C_WA_RETRY_CNT	,	V_1121
bnx2x_8073_config_init	,	F_170
" is limited to 16 bytes\n"	,	L_231
"KR 0x9003 0x%x\n"	,	L_205
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC	,	V_616
UMAC_REG_COMMAND_CONFIG	,	V_247
phy_flags	,	V_276
NIG_REG_P0_TX_ARB_PRIORITY_CLIENT2_LSB	,	V_66
MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_10G_CX4	,	V_832
MDIO_PMA_REG_8073_SPEED_LINK_STATUS	,	V_1056
NIG_REG_LED_MODE_P0	,	V_988
MDIO_CTL_REG_84823_MEDIA_PRIORITY_FIBER	,	V_1289
"bnx2x_ets_E3B0_config SP failed\n"	,	L_31
PHY84833_DIAG_CMD_PAIR_SWAP_CHANGE	,	V_1258
bnx2x_e3b0_sp_get_pri_cli_reg_nig	,	F_31
PIN_CFG_GPIO3_P1	,	V_717
MISC_REG_FOUR_PORT_PORT_SWAP	,	V_590
CL22_WR_OVER_CL45	,	F_89
bnx2x_get_cfg_pin	,	F_10
EMAC_RX_MODE_KEEP_VLAN_TAG	,	V_292
bnx2x_8727_read_sfp_module_eeprom	,	F_181
"duplex %x  flow_ctrl 0x%x link_status 0x%x\n"	,	L_141
req_line_speed	,	V_626
DRV_MSG_CODE_VRFY_SPECIFIC_PHY_OPT_MDL	,	V_1155
"bnx2x_ets_e3b0_config set cos bw "	,	L_28
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_SIGNAL_DETECT_EN	,	V_805
"8703 LASI status 0x%x\n"	,	L_203
"lane %d gp_speed 0x%x\n"	,	L_144
NIG_REG_P1_MAC_PAUSE_OUT_EN	,	V_229
NIG_REG_EGRESS_EMAC0_PORT	,	V_236
MDIO_AN_REG_8481_EXPANSION_REG_ACCESS	,	V_1303
"EEE resolution: 0x%x\n"	,	L_341
mac_1_class_t_guarantied_hyst	,	V_386
MDIO_PMA_REG_DIGITAL_CTRL	,	V_1201
"bnx2x_ets_e3b0_sp_pri_to_cos_set invalid "	,	L_12
BNX2X_FLOW_CTRL_TX	,	V_179
MDIO_COMBO_IEEE0_AUTO_NEG_ADV	,	V_839
"Found errors on BMAC\n"	,	L_168
i2c_val	,	V_550
PORT_FEATURE_FLOW_CONTROL_RX	,	V_1405
MDIO_84833_SUPER_ISOLATE	,	V_1279
MDIO_CTL_REG_84823_USER_CTRL_REG	,	V_1298
count	,	V_508
pri_bitmask	,	V_154
mod_abs	,	V_1208
MDIO_CTL_REG_84823_MEDIA	,	V_1280
bnx2x_set_disable_pmd_transmit	,	F_175
reset_gpio	,	V_1436
i2c_pins	,	V_548
"Setting the SFX7101 LASI indication\n"	,	L_343
MDIO_WC_REG_TX_FIR_TAP_POST_TAP_OFFSET	,	V_691
"Setting 20G KR2\n"	,	L_106
bnx2x_ets_strict	,	F_37
MDIO_WIS_REG_LASI_STATUS	,	V_1093
BIGMAC2_REGISTER_TX_MAX_SIZE	,	V_500
"EDC mode is set to 0x%x\n"	,	L_244
"reset external PHY\n"	,	L_165
bnx2x_sfp_mask_fault	,	F_203
MISC_REGISTERS_GPIO_INT_OUTPUT_CLR	,	V_1190
PFC_E2_BRB_MAC_FULL_XON_THR_NON_PAUSE	,	V_341
is_power_up	,	V_1161
tx_lane_swap	,	V_778
PHY_HALF_OPEN_CONN_FLAG	,	V_759
BIGMAC_REGISTER_BMAC_XGXS_CONTROL	,	V_489
BNX2X_FLOW_CTRL_RX	,	V_177
"bnx2x_check_fallback_to_cl37\n"	,	L_129
PORT_FEATURE_FLOW_CONTROL_TX	,	V_1404
bnx2x_get_mod_abs_int_cfg	,	F_107
"phy probe failed in phy index %d\n"	,	L_360
"BCM54618SE: link speed is %d\n"	,	L_340
EMAC_REG_RX_PFC_STATS_XOFF_SENT_COUNT	,	V_203
"isn't supported\n"	,	L_24
bnx2x_phy_read	,	F_84
cos_idx	,	V_134
PBF_REG_ETS_ARB_CLIENT_IS_SUBJECT2WFQ_P1	,	V_106
PBF_REG_ETS_ARB_CLIENT_IS_SUBJECT2WFQ_P0	,	V_107
phy_serdes	,	V_1360
MDIO_WC_REG_PAR_DET_10G_CTRL	,	V_653
cos1_pauseable	,	V_373
LINK_10THD	,	V_744
hw_reset	,	V_1460
bnx2x_calc_ieee_aneg_adv	,	F_93
MDIO_WIS_DEVAD	,	V_1090
bnx2x_umac_enable	,	F_47
bnx2x_fw_command	,	F_187
SHARED_HW_CFG_MDC_MDIO_ACCESS1_PHY_TYPE	,	V_517
media_type	,	V_760
PFC_E3B0_4P_BRB_FULL_LB_XON_THR	,	V_377
"XGXS 1G loopback enable\n"	,	L_159
action	,	V_1169
NIG_REG_LED_CONTROL_TRAFFIC_P0	,	V_999
XMAC_PFC_CTRL_HI_REG_TX_PFC_EN	,	V_184
FLAGS_NOC	,	V_1162
"807x PCS status 0x%x-&gt;0x%x\n"	,	L_204
PBF_REG_HIGH_PRIORITY_COS_NUM	,	V_33
ETH_PHY_KR	,	V_1354
bits	,	V_4
"MOD_ABS indication "	,	L_291
"module detect indication\n"	,	L_93
MISC_REGISTERS_RESET_REG_3_SET	,	V_602
MDIO_WC_REG_IEEE0BLK_MIICNTL	,	V_668
e3_sfp_ctrl	,	V_714
PORT_FEATURE_LINK_SPEED_10G_CX4	,	V_1401
SPEED_1000	,	V_243
PFC_E2_BRB_MAC_FULL_XON_THR_PAUSE	,	V_336
bnx2x_848x3_link_reset	,	F_232
status	,	V_972
LOOPBACK_UMAC	,	V_1412
XMAC_REG_TX_CTRL	,	V_270
MDIO_AN_REG_8481_10GBASE_T_AN_CTRL	,	V_1246
"PMA_REG_STATUS=0x%x\n"	,	L_207
MDIO_OVER_1G_UP1	,	V_837
other_shmem_base_addr	,	V_1270
"enabling UMAC\n"	,	L_40
LINK_10TFD	,	V_746
MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK	,	V_1114
MDIO_REG_BANK_REMOTE_PHY	,	V_871
MDIO_OVER_1G_UP3	,	V_838
MDIO_REG_GPHY_EEE_RESOLVED	,	V_1327
MDIO_PMA_REG_8726_TWO_WIRE_DATA_MASK	,	V_1117
"pfc statistic\n"	,	L_36
MISC_REG_TWO_PORT_PATH_SWAP	,	V_592
EMAC_WR	,	F_45
PORT_HW_CFG_E3_FAULT_MDL_LED_SHIFT	,	V_1179
NIG_REG_XGXS0_STATUS_LINK10G	,	V_951
tx_en_mode	,	V_1101
MDIO_WC_REG_TX0_TX_DRIVER_POST2_COEFF_OFFSET	,	V_655
SHARED_HW_CFG_MDC_MDIO_ACCESS1_BOTH	,	V_521
MAC_TYPE_NONE	,	V_758
"Total BW can't be zero\n"	,	L_33
EMAC_RX_MTU_SIZE_JUMBO_ENA	,	V_304
DCBX_E3B0_MAX_NUM_COS_PORT0	,	V_92
"populate_phy failed\n"	,	L_368
DCBX_E3B0_MAX_NUM_COS_PORT1	,	V_94
sd_digital	,	V_649
"not SGMII, no AN\n"	,	L_146
bnx2x_rearm_latch_signal	,	F_142
bnx2x_7101_config_loopback	,	F_239
SWITCH_CFG_10G	,	V_942
FLAGS_MDC_MDIO_WA_B0	,	V_535
line_speed	,	V_45
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_SYMMETRIC	,	V_1061
"ETS E2E3 disabled configuration\n"	,	L_4
"media_types = 0x%x\n"	,	L_114
"Warning: PHY was not initialized,"	,	L_117
bnx2x_warpcore_set_10G_XFI	,	F_101
"Advertising 1G\n"	,	L_310
"CL73 state-machine is not stable. "	,	L_132
ext_phy_type	,	V_1437
PFC_E3B0_4P_BRB_MAC_PAUSE_XOFF_THR_PAUSE	,	V_354
edc_mode	,	V_1125
LINK_2500TFD	,	V_753
BIGMAC_REGISTER_RX_LSS_STATUS	,	V_1456
gp_speed	,	V_899
PORT_FEATURE_FLOW_CONTROL_MASK	,	V_1402
MDIO_PMA_REG_RX_SD	,	V_1094
mac_1_class_t_guarantied	,	V_384
chip_id	,	V_208
NIG_REG_BMAC0_REGS_OUT_EN	,	V_314
pd_10g	,	V_848
"FW version 0x%x:0x%x for port %d\n"	,	L_185
cur_link_up	,	V_1027
BIGMAC_REGISTER_RX_CONTROL	,	V_319
bnx2x_8726_link_reset	,	F_211
bnx2x_pfc_statistic	,	F_41
PFC_E3B0_2P_MIX_PAUSE_LB_GUART	,	V_393
"Enabling 8727 TX laser if SFP is approved\n"	,	L_306
"Unable to read 848xx phy fw version(2)\n"	,	L_309
LINK_STATUS_RX_FLOW_CONTROL_FLAG_MASK	,	V_1021
"pause_result CL73 0x%x\n"	,	L_126
LINK_1000TFD	,	V_751
MDIO_PMA_REG_PHY_IDENTIFIER	,	V_1088
FW_PARAM_SET	,	F_186
GRCBASE_MISC	,	V_216
SUPPORTED_10baseT_Full	,	V_1244
phy_54618se	,	V_1378
MCPR_IMC_COMMAND_WRITE_OP	,	V_571
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_POWER_DOWN	,	V_1187
prev_line_speed	,	V_1030
bnx2x_sfp_module_detection	,	F_111
LINK_2500THD	,	V_752
"Setting the SFX7101 LED to blink on traffic\n"	,	L_344
MDIO_SERDES_DIGITAL_A_1000X_STATUS2_AN_DISABLED	,	V_851
ext_phy_config	,	V_1340
XMAC_REG_CTRL_SA_LO	,	V_188
XMAC_CTRL_REG_RX_EN	,	V_272
EMAC_REG_RX_PFC_MODE_PRIORITIES	,	V_297
tx_driver_val	,	V_682
"Legacy speed status"	,	L_325
PORT_HW_CFG_E3_PHY_RESET_SHIFT	,	V_1266
NIG_REG_P1_TX_ARB_PRIORITY_CLIENT2_MSB	,	V_65
PORT_HW_CFG_NET_SERDES_IF_SGMII	,	V_722
GP_STATUS_6G	,	V_885
"Advertising 10G\n"	,	L_315
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_MASK	,	V_1152
XGXS_EXT_PHY_TYPE	,	F_251
LED_BLINK_RATE_VAL	,	V_997
"MDC/MDIO access timeout\n"	,	L_69
LINK_1000THD	,	V_750
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54618SE	,	V_643
UMAC_COMMAND_CONFIG_REG_NO_LGTH_CHECK	,	V_240
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO2_P1	,	V_1434
MDIO_PMA_REG_8727_PCS_GP	,	V_1212
NIG_MASK_SERDES0_LINK_STATUS	,	V_945
"the 8073\n"	,	L_215
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO2_P0	,	V_1430
"Setting transmitter tx_en=%x for port %x "	,	L_224
cos1_bw	,	V_162
PORT_HW_CFG_NET_SERDES_IF_KR	,	V_724
GP_STATUS_5G	,	V_884
"0x81d1 = 0x%x\n"	,	L_143
bnx2x_8073_8727_external_rom_boot	,	F_165
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_NOT_CONN	,	V_1390
MDIO_CL73_IEEEB1_AN_LP_ADV1	,	V_858
reset_pin	,	V_1263
NIG_REG_BMAC0_OUT_EN	,	V_310
MDIO_XGXS_BLOCK2_TX_LN_SWAP_ENABLE	,	V_787
"EMAC reset reg is %u\n"	,	L_38
XMAC_PFC_CTRL_HI_REG_PFC_STATS_EN	,	V_182
bank	,	V_910
bnx2x_warpcore_config_init	,	F_109
MDIO_PMA_REG_STATUS	,	V_1081
tmp_req_line_speed	,	V_1231
NIG_REG_XGXS0_CTRL_PHY_ADDR	,	V_1361
" in 4-port mode\n"	,	L_43
bnx2x_warpcore_set_20G_KR2	,	F_102
MDIO_REG_BANK_AER_BLOCK	,	V_597
EMAC_REG_EMAC_MODE	,	V_220
EMAC_REG_EMAC_RX_MODE	,	V_284
BRB1_REG_FULL_0_XOFF_THRESHOLD_0	,	V_409
"84833 hw reset on pin values 0x%x\n"	,	L_319
BRB1_REG_FULL_0_XOFF_THRESHOLD_1	,	V_408
PBF_REG_COS3_WEIGHT_P0	,	V_131
MDIO_XGXS_BLOCK2_TEST_MODE_LANE	,	V_770
PORT_HW_CFG_MEDIA_TYPE_PHY2_SHIFT	,	V_766
aer_val	,	V_594
MDIO_PMA_REG_8481_LED5_MASK	,	V_1310
MDIO_OVER_1G_LP_UP2_PREEMPHASIS_MASK	,	V_912
PHY84833_CMD_CLEAR_COMPLETE	,	V_1261
oc_port	,	V_1219
bnx2x_init_xgxs_loopback	,	F_261
BIGMAC2_REGISTER_BMAC_XGXS_CONTROL	,	V_496
bnx2x_warpcore_clear_regs	,	F_106
"Enabling TXONOFF_PWRDN_DIS\n"	,	L_279
fw_resp	,	V_1143
bnx2x_status	,	V_110
bnx2x_8726_external_rom_boot	,	F_208
MDIO_AN_REG_ADV_PAUSE_MASK	,	V_645
PORT_HW_CFG_NET_SERDES_IF_XFI	,	V_726
speed_mask	,	V_877
NIG_REG_SERDES0_CTRL_PHY_ADDR	,	V_1359
XMAC_REG_CTRL_SA_HI	,	V_190
MDIO_PMA_REG_8726_TX_CTRL1	,	V_1203
SFP_EEPROM_VENDOR_NAME_ADDR	,	V_1159
bnx2x_fan_failure_det_req	,	F_276
PORT_HW_CFG_EXT_PHY_GPIO_RST_SHIFT	,	V_1269
MDIO_REG_BANK_OVER_1G	,	V_836
USES_WARPCORE	,	F_43
FLAGS_DUMMY_READ	,	V_542
FLAGS_SFP_NOT_APPROVED	,	V_1149
legacy_speed	,	V_1302
lasi_ctrl_val	,	V_1211
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_FAILURE	,	V_944
MDIO_PMA_REG_GEN_CTRL	,	V_1048
sp_pri_to_cos	,	V_139
MDIO_XS_DEVAD	,	V_1085
phy_null	,	V_1381
bnx2x_get_link_speed_duplex	,	F_131
max_cos	,	V_89
"Failed to read copper-cable-type"	,	L_233
PBF_REG_COS1_WEIGHT_P1	,	V_127
AEU_INPUTS_ATTN_BITS_GPIO0_FUNCTION_0	,	V_1463
PBF_REG_COS1_WEIGHT_P0	,	V_128
GP_STATUS_1G	,	V_881
MDIO_PMA_REG_CMU_PLL_BYPASS	,	V_1089
pri_cli_nig_msb	,	V_157
MCP_REG_MCPR_GP_OENABLE	,	V_11
sfp_ctrl	,	V_547
duplex	,	V_742
"Enabling BigMAC2\n"	,	L_62
bnx2x_update_link_up	,	F_158
MDIO_AN_REG_8073_2_5G	,	V_1070
PBF_REG_P0_INIT_CRD	,	V_510
NIG_REG_XGXS0_CTRL_MD_ST	,	V_606
"Disable 2.5G\n"	,	L_201
MDIO_PMA_REG_EDC_FFE_MAIN	,	V_1073
"Setting RX Equalizer to BCM8706"	,	L_275
EMAC_REG_EMAC_MDIO_COMM	,	V_529
bnx2x_ets_e3b0_sp_pri_to_cos_init	,	F_28
multi_phy_config	,	V_622
MISC_REGISTERS_GPIO_PORT_SHIFT	,	V_1424
XGXS_EXT_PHY_ADDR	,	F_252
NIG_REG_P0_RX_COS4_PRIORITY_MASK	,	V_443
ppp_enable	,	V_451
"Internal phy port=%d, addr=0x%x, mdio_ctl=0x%x\n"	,	L_352
bnx2x_pbf_update	,	F_73
"Init 8073\n"	,	L_195
PORT_HW_CFG_MEDIA_TYPE_PHY0_MASK	,	V_761
port_mb	,	V_448
idx	,	V_545
bnx2x_phy_selection	,	F_154
EMAC_REG_RX_PFC_STATS_XON_RCVD_COUNT	,	V_201
bnx2x_set_cfg_pin	,	F_8
BIGMAC2_REGISTER_RX_LLFC_MSG_FLDS	,	V_498
MDIO_CL73_IEEEB0_CL73_AN_CONTROL_RESTART_AN	,	V_843
lc_addr	,	V_565
PFC_E3B0_2P_BRB_MAC_PAUSE_XON_THR_NON_PAUSE	,	V_367
PBF_REG_COS1_UPPER_BOUND	,	V_38
LINK_STATUS_LINK_PARTNER_ASYMMETRIC_PAUSE	,	V_638
MDIO_REG_BANK_COMBO_IEEE0	,	V_773
bnx2x_cl45_read	,	F_77
MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_STATION_MNGR_EN	,	V_817
PBF_REG_COS5_WEIGHT_P0	,	V_133
MCP_REG_MCPR_IMC_DATAREG0	,	V_576
bnx2x_get_gpio_port	,	F_176
"Invalid phy_index %d\n"	,	L_348
bnx2x_get_ext_phy_config	,	F_247
speed	,	V_981
bnx2x_8727_specific_func	,	F_192
MDIO_WC_REG_RX66_SCW3_MASK	,	V_705
NIG_REG_STATUS_INTERRUPT_PORT0	,	V_948
SERDES_RESET_BITS	,	V_600
speed_capability_mask	,	V_1393
MDIO_AN_REG_8481_1000T_CTRL	,	V_1235
"Reading from eeprom is"	,	L_228
MDIO_CL73_IEEEB1_AN_LP_ADV1_PAUSE_MASK	,	V_859
bnx2x_warpcore_hw_reset	,	F_197
PORT_HW_CFG_LANE_SWAP_CFG_TX_MASK	,	V_781
gpio_num	,	V_18
mask	,	V_938
hw_led_mode	,	V_982
led_mode_bitmask	,	V_1205
"port %x: External link is down\n"	,	L_213
pbf_pri_offset	,	V_152
MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_MR_LP_NP_AN_ABLE	,	V_857
GRCBASE_UMAC1	,	V_233
ETH_PHY_SFP_FIBER	,	V_1007
"Shutdown SFP+ module!!\n"	,	L_267
GRCBASE_UMAC0	,	V_234
MDIO_SERDES_DIGITAL_A_1000X_CONTROL2_PRL_DT_EN	,	V_791
"mpc=0x%x. DISABLING LINK !!!\n"	,	L_174
BIGMAC_REGISTER_BMAC_CONTROL	,	V_491
PORT_HW_CFG_FAULT_MODULE_LED_MASK	,	V_1172
PHY_OVER_CURRENT_FLAG	,	V_1443
CL22_RD_OVER_CL45	,	F_117
MDIO_CTL_DEVAD	,	V_1251
sp_params	,	V_159
"Passive Copper"	,	L_236
EMAC_REG_EMAC_TX_MODE	,	V_286
bnx2x_update_pfc_xmac	,	F_38
MAC_TYPE_EMAC	,	V_206
UMAC_COMMAND_CONFIG_REG_LOOP_ENA	,	V_252
"ext_phy_link_up = %d, int_link_up = %d,"	,	L_183
BRB1_REG_MAC_GUARANTIED_0	,	V_424
GP_STATUS_2_5G	,	V_883
MDIO_REG_GPHY_SHADOW_INVERT_FIB_SD	,	V_1320
BRB1_REG_MAC_GUARANTIED_1	,	V_425
"XGXS 10G loopback enable\n"	,	L_158
" speed_cap_mask %x\n"	,	L_80
NIG_REG_EMAC0_IN_EN	,	V_311
"Setting BSC switch\n"	,	L_70
UMAC_COMMAND_CONFIG_REG_PAUSE_IGNORE	,	V_246
"PFC is disabled\n"	,	L_55
XMAC_CLEAR_RX_LSS_STATUS_REG_CLEAR_REMOTE_FAULT_STATUS	,	V_1452
pbf_cos_offset	,	V_151
"About to update PFC in BMAC\n"	,	L_59
"speed 0x%x, hw_led_mode 0x%x\n"	,	L_161
vendor_pn	,	V_1147
gpio_pins_bitmask	,	V_1206
" second phy\n"	,	L_164
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X3	,	V_684
MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT	,	V_914
enable	,	V_224
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2	,	V_651
"Invalid line_speed 0x%x\n"	,	L_65
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X1	,	V_689
MDIO_OVER_1G_LP_UP2_PREEMPHASIS_SHIFT	,	V_913
digctrl_kx1	,	V_707
digctrl_kx2	,	V_708
val	,	V_5
NIG_REG_XGXS0_STATUS_LINK_STATUS	,	V_952
PBF_REG_P0_PAUSE_ENABLE	,	V_512
gp_oenable	,	V_9
mac_0_class_t_guarantied	,	V_380
DISABLE_TX	,	V_1037
bnx2x_8727_read_status	,	F_216
"Disabling Auto-GrEEEn\n"	,	L_337
xgxs_config_tx	,	V_1338
EMAC_MDIO_MODE_CLAUSE_45	,	V_214
MDIO_AN_REG_ADV2	,	V_1074
NIG_REG_P0_RX_COS0_PRIORITY_MASK	,	V_437
min_w_val_nig	,	V_120
"XGXS\n"	,	L_52
sl_addr	,	V_564
PORT_HW_CFG_NET_SERDES_IF_KR2	,	V_729
gpio_mode	,	V_1108
cl37_fsm_received	,	V_864
latch_status	,	V_954
NIG_REG_SERDES0_STATUS_LINK_STATUS	,	V_950
"Init XMAC to 20G x 2 ports"	,	L_47
bnx2x_8727_link_reset	,	F_217
link_10g	,	V_1025
PORT_HW_CFG_MEDIA_TYPE_PHY0_SHIFT	,	V_762
"bnx2x_ets_e3b0_sp_set_pri_cli_reg "	,	L_17
an1000_status	,	V_1077
bnx2x_sfp_e3_set_transmitter	,	F_112
"Unknown copper-cable-"	,	L_238
"Tx is disabled\n"	,	L_281
PORT_HW_CFG_FAULT_MODULE_LED_DISABLED	,	V_1173
bnx2x_warpcore_set_10G_KR	,	F_100
"Ext PHY CL37 pause result 0x%x\n"	,	L_186
set_link_led	,	V_984
EMAC_MODE_RESET	,	V_221
rx_preemphasis	,	V_928
bnx2x_848xx_set_link_led	,	F_233
"phy link up\n"	,	L_112
min_w_val	,	V_42
UMAC_COMMAND_CONFIG_REG_IGNORE_TX_PAUSE	,	V_245
"Unknown WC interface type 0x%x\n"	,	L_350
MDIO_RX0_RX_STATUS_SIGDET	,	V_867
bnx2x_848xx_format_ver	,	F_229
xgxs_config_rx	,	V_1337
udelay	,	F_39
link_cfg_idx	,	V_620
"phy_config_swapped %x, phy_index %x,"	,	L_358
DUAL_MEDIA	,	F_185
"MOD_ABS int GPIO%d_P%d\n"	,	L_94
"link speed unsupported gp_status 0x%x\n"	,	L_138
MDIO_PMA_REG_8481_LED2_MASK	,	V_1223
MDIO_COMBO_IEEE0_MII_CONTROL	,	V_774
switch_cfg	,	V_941
bnx2x_populate_ext_phy	,	F_250
bnx2x_7101_hw_reset	,	F_244
"bit 15 went off\n"	,	L_191
reset_ext_phy	,	V_1413
BIGMAC2_REGISTER_TX_PAUSE_CONTROL	,	V_324
MDIO_XS_REG_8073_RX_CTRL_PCIE	,	V_1086
MDIO_PMA_REG_8481_LINK_SIGNAL_LED4_ENABLE_SHIFT	,	V_1312
MDIO_WC_REG_COMBO_IEEE0_MIICTRL	,	V_709
bnx2x_bmac1_enable	,	F_67
"PBF updated to speed %d credit %d\n"	,	L_66
MDIO_WC_REG_RX66_SCW0_MASK	,	V_702
EMAC_RX_MODE_RESET	,	V_285
fw_ver1	,	V_1040
"54618SE read_status: 0x%x\n"	,	L_339
fw_ver2	,	V_1041
offset	,	V_593
NIG_REG_P0_TX_ARB_PRIORITY_CLIENT2_MSB	,	V_67
NIG_REG_P0_TX_ARB_PRIORITY_CLIENT	,	V_24
bnx2x_8726_config_loopback	,	F_207
bnx2x_update_pfc_nig	,	F_64
SUPPORTED_Pause	,	V_1350
MDIO_WC_REG_XGXSBLK0_XGXSCONTROL	,	V_733
MDIO_PMA_REG_8726_TX_CTRL2	,	V_1204
bnx2x_update_link_down	,	F_157
mac_base	,	V_1449
bnx2x_8705_read_status	,	F_174
PORT_HW_CFG_ENABLE_BAM_ON_KR_ENABLED	,	V_666
MDIO_84833_TOP_CFG_DATA4_REG	,	V_1295
LOOPBACK_XMAC	,	V_1411
MDIO_REG_BANK_BAM_NEXT_PAGE	,	V_809
link_config2	,	V_1391
"bnx2x_ets_e3b0_config cos state not"	,	L_26
NIG_REG_P1_MAC_IN_EN	,	V_225
bnx2x_pfc_brb_th_val	,	V_326
MDIO_WC_REG_DIGITAL5_MISC6	,	V_712
MDIO_WC_REG_DIGITAL5_MISC7	,	V_670
PFC_E3B0_2P_BRB_MAC_1_CLASS_T_GUART_HYST	,	V_392
bnx2x_pfc_brb_get_config_params	,	F_58
port_hw_config	,	V_559
cfg_pin	,	V_713
cos_entry	,	V_119
MDIO_CTL_REG_84823_MEDIA_LINE_XAUI_L	,	V_1287
MDIO_WC_REG_AN_IEEE1BLK_AN_ADV2_FEC_REQ	,	V_664
EDC_MODE_LINEAR	,	V_1141
MCPR_IMC_COMMAND_IMC_STATUS_BITSHIFT	,	V_574
NIG_REG_LED_CONTROL_BLINK_TRAFFIC_P0	,	V_1000
BIGMAC_REGISTER_TX_MAX_SIZE	,	V_493
"line_speed %x  duplex %x  flow_ctrl 0x%x\n"	,	L_116
ret_val	,	V_531
SUPPORTED_1000baseT_Full	,	V_1348
EMAC_RX_MODE_FLOW_EN	,	V_289
"port %x: External link up in 1G\n"	,	L_212
bnx2x_sfp_set_transmitter	,	F_178
PORT_FEATURE_LINK_SPEED_MASK	,	V_1394
"About to update PFC in EMAC\n"	,	L_60
MISC_REGISTERS_GPIO_OUTPUT_HIGH	,	V_1039
"XGXS 8706 force 10Gbps\n"	,	L_277
"bnx2x_xgxs_deassert\n"	,	L_77
"BCM84823: link speed is %d\n"	,	L_329
link_10g_plus	,	V_735
phy_addr	,	V_578
"About to read PFC stats from EMAC\n"	,	L_37
MDIO_AN_REG_ADV_PAUSE	,	V_632
bmac_loopback	,	V_485
bnx2x_8726_common_init_phy	,	F_265
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_5	,	V_59
NIG_STATUS_EMAC0_MI_INT	,	V_956
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_4	,	V_57
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_3	,	V_55
BIGMAC_REGISTER_CNT_MAX_SIZE	,	V_494
MDIO_REG_BANK_SERDES_DIGITAL	,	V_789
MISC_REGISTERS_GPIO_INT_OUTPUT_SET	,	V_1191
"Download complete. fw version = 0x%x\n"	,	L_189
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_2	,	V_53
BRB1_REG_MAC_0_CLASS_0_GUARANTIED_HYST	,	V_428
is_mi_int	,	V_1028
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_1	,	V_52
NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_0	,	V_51
nig_bmac_enable	,	V_504
"enabled external phy int\n"	,	L_151
"phy in index %d link is up\n"	,	L_171
MDIO_REG_BANK_RX1	,	V_926
MDIO_REG_BANK_RX0	,	V_865
MDIO_REG_BANK_RX3	,	V_925
bnx2x_check_fallback_to_cl37	,	F_129
xcm_mask	,	V_450
"Setting WC TX to %d\n"	,	L_110
version	,	V_971
bnx2x_link_int_ack	,	F_143
"Uninitialized params !\n"	,	L_377
MCPR_IMC_COMMAND_TRANSFER_ADDRESS_BITSHIFT	,	V_573
MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_BOTH	,	V_841
MDIO_CTL_REG_84823_MEDIA_COPPER_CORE_DOWN	,	V_1283
phy_84823	,	V_1376
SUPPORTED_Asym_Pause	,	V_1351
control2	,	V_788
control1	,	V_844
bnx2x_populate_phy	,	F_253
bnx2x_null_format_ver	,	F_145
LOOPBACK_BMAC	,	V_487
"set SGMII AUTONEG\n"	,	L_88
bnx2x_bits_dis	,	F_4
PFC_E3B0_2P_BRB_MAC_FULL_XOFF_THR_NON_PAUSE	,	V_368
MDIO_CL73_IEEEB0_CL73_AN_CONTROL_AN_EN	,	V_823
"show module is present\n"	,	L_293
UMAC_COMMAND_CONFIG_REG_RX_ENA	,	V_251
MISC_REG_FOUR_PORT_PATH_SWAP	,	V_588
" link speed %d\n"	,	L_182
shmem_base_path	,	V_1262
MDIO_AN_REG_LP_AUTO_NEG	,	V_644
bnx2x_pfc_brb_threshold_val	,	V_401
"Exit config init\n"	,	L_109
mac_type	,	V_207
phy_84833	,	V_1377
NIG_REG_LLFC_LOW_PRIORITY_CLASSES_1	,	V_480
port_swap_ovr	,	V_586
EMAC_RX_MODE_KEEP_MAC_CONTROL	,	V_301
BRB1_REG_MAC_1_CLASS_1_GUARANTIED	,	V_431
NIG_REG_LLFC_LOW_PRIORITY_CLASSES_0	,	V_481
nig_reg_adress_crd_weight	,	V_123
XGXS_RESET_BITS	,	V_605
MDIO_WC_REG_FX100_CTRL3	,	V_687
credit_upper_bound	,	V_48
MDIO_WC_REG_FX100_CTRL1	,	V_686
"read phy register failed\n"	,	L_68
MDIO_AN_REG_CL37_FC_LP	,	V_1046
MDIO_AN_REG_CL37_FC_LD	,	V_1045
MDIO_PMA_LASI_RXSTAT	,	V_1065
pkt_priority_to_cos	,	V_457
"Setting KR 10G-Force\n"	,	L_98
"set SGMII force speed %d\n"	,	L_90
GP_STATUS_10G_XFI	,	V_891
bnx2x_emac_program	,	F_135
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_MSTR_MODE	,	V_845
initialize	,	V_1273
"XGXS 8706/8726\n"	,	L_270
MISC_REGISTERS_RESET_REG_2_RST_BMAC0	,	V_275
"Enable CL37 BAM on KR\n"	,	L_86
PBF_REG_COS0_WEIGHT_P1	,	V_109
"SGMII\n"	,	L_148
is_duplex	,	V_878
PBF_REG_COS0_WEIGHT_P0	,	V_108
MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_EN	,	V_816
PORT_HW_CFG_LANE_SWAP_CFG_RX_MASK	,	V_779
bnx2x_set_gpio_int	,	F_202
DP	,	F_6
umac_base	,	V_232
MDIO_COMBO_IEEO_MII_CONTROL_AN_EN	,	V_802
PORT_HW_CFG_SERDES_EXT_PHY_TYPE_NOT_CONN	,	V_946
"10G-base-T PMA status 0x%x-&gt;0x%x\n"	,	L_346
UMAC_COMMAND_CONFIG_REG_PROMIS_EN	,	V_237
PORT_HW_CFG_E3_I2C_MUX1_MASK	,	V_562
"Disabling TX on"	,	L_175
reg	,	V_3
tx_preemphasis	,	V_929
MDIO_CL73_USERB0_CL73_UCTRL	,	V_814
MDIO_PMA_REG_SFP_TWO_WIRE_BYTE_CNT	,	V_1111
bnx2x_set_brcm_cl37_advertisement	,	F_123
EMAC_MDIO_COMM_START_BUSY	,	V_528
bnx2x_8727_power_module	,	F_189
default_cfg	,	V_665
ret	,	V_641
"Before rom RX_ALARM(port1): 0x%x\n"	,	L_196
MDIO_CTL_REG_84823_MEDIA_LINE_MASK	,	V_1282
phy_blk	,	V_1418
EMAC_REG_EMAC_LED	,	V_990
serdes_net_if	,	V_720
"Warning: Unqualified SFP+ module detected,"	,	L_249
vendor_name	,	V_1145
"8727 LASI status 0x%x\n"	,	L_296
MISC_REG_TWO_PORT_PATH_SWAP_OVWR	,	V_591
NIG_REG_MASK_INTERRUPT_PORT0	,	V_947
xmac_base	,	V_168
EMAC_MDIO_COMM_COMMAND_READ_22	,	V_532
bnx2x_8706_read_status	,	F_206
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101	,	V_1379
port	,	V_50
bnx2x_emac_enable	,	F_53
tap_val	,	V_681
MDIO_AN_REG_STATUS	,	V_1044
"control reg 0x%x (after %d ms)\n"	,	L_149
bnx2x_save_848xx_spirom_version	,	F_218
MDIO_WC_REG_TX_FIR_TAP_ENABLE	,	V_695
PBF_REG_DISABLE_NEW_TASK_PROC_P0	,	V_509
MISC_REGISTERS_RESET_REG_2_XMAC_SOFT	,	V_265
"Setting SFP+ power to %x\n"	,	L_263
MISC_REG_FOUR_PORT_PATH_SWAP_OVWR	,	V_587
swap_override	,	V_1099
SPEED_10000	,	V_264
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL_PARDET10G_EN	,	V_796
"XMAC already out of reset"	,	L_42
bnx2x_ets_e2e3a0_disabled	,	F_12
LINK_STATUS_PHYSICAL_LINK_FLAG	,	V_739
bnx2x_848x3_config_init	,	F_227
MDIO_RX0_RX_EQ_BOOST	,	V_927
bnx2x_pfc_nig_rx_priority_mask	,	F_61
"bnx2x_restart_autoneg mii_control before = 0x%x\n"	,	L_123
cos0_pauseable	,	V_372
MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_OVER1G_MSG	,	V_873
PFC_E2_BRB_MAC_FULL_XOFF_THR_NON_PAUSE	,	V_340
MDIO_PMA_REG_8727_TX_CTRL2	,	V_1216
MDIO_PMA_REG_8727_TX_CTRL1	,	V_1215
PHY84833_CONSTANT_LATENCY	,	V_1293
cos_bit_to_set	,	V_155
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH	,	V_615
o_buf	,	V_1110
port_swap	,	V_585
EMAC_MDIO_COMM_COMMAND_READ_45	,	V_540
BRB1_REG_PAUSE_0_XOFF_THRESHOLD_0	,	V_405
NIG_REG_LED_CONTROL_OVERRIDE_TRAFFIC_P0	,	V_995
bnx2x_8726_config_init	,	F_210
bnx2x_8073_resolve_fc	,	F_164
feature_config_flags	,	V_174
mii_ctrl	,	V_979
bnx2x_cos_state_strict	,	V_158
BRB1_REG_PAUSE_0_XOFF_THRESHOLD_1	,	V_404
MDIO_PMA_REG_BCM_CTRL	,	V_1059
PFC_E3B0_4P_BRB_MAC_FULL_XON_THR_NON_PAUSE	,	V_361
PFC_E2_BRB_MAC_FULL_XOFF_THR_PAUSE	,	V_334
NIG_REG_P0_RX_COS5_PRIORITY_MASK	,	V_444
MDIO_XS_SFX7101_XGXS_TEST1	,	V_1328
"100\n"	,	L_11
ld_pause	,	V_639
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_DISABLE_TX_LASER	,	V_1189
NIG_REG_P1_TX_ARB_PRIORITY_CLIENT2_LSB	,	V_64
or_val	,	V_577
LINK_100TXHD	,	V_747
MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL	,	V_810
bnx2x_emac_get_pfc_stat	,	F_40
EMAC_REG_RX_PFC_STATS_XOFF_SENT	,	V_202
MDIO_AN_REG_ADV_PAUSE_ASYMMETRIC	,	V_634
bnx2x_8073_common_init_phy	,	F_264
FEATURE_CONFIG_OVERRIDE_PREEMPHASIS_ENABLED	,	V_931
MDIO_CL73_USERB0_CL73_USTAT1_LINK_STATUS_CHECK	,	V_869
clear_latch_ind	,	V_1414
MDIO_AN_REG_ADV	,	V_1069
config_val	,	V_327
bnx2x_link_settings_status	,	F_132
MDIO_REG_GPHY_CL45_DATA_REG	,	V_1324
MISC_REG_XMAC_PHY_PORT_MODE	,	V_263
num_of_rx_cos_priority_mask	,	V_475
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_INVERT_SIGNAL_DETECT	,	V_806
UMAC_COMMAND_CONFIG_REG_PAD_EN	,	V_238
PIN_CFG_GPIO0_P0	,	V_19
"Download failed. fw version = 0x%x\n"	,	L_188
bnx2x_cl22_write	,	F_75
"bnx2x_ets_E3B0_config get_total_bw failed "	,	L_25
"Invalid TX_LASER_MDIO 0x%x\n"	,	L_226
is_lb	,	V_167
tx_driver	,	V_909
MDIO_WC_REG_IEEE0BLK_AUTONEGNP	,	V_675
MDIO_COMBO_IEEO_MII_CONTROL_FULL_DUPLEX	,	V_826
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK_CNT	,	V_794
" Please remove the SFP+ module and"	,	L_303
PBF_REG_ETS_ARB_CLIENT_CREDIT_MAP_P1	,	V_100
PBF_REG_ETS_ARB_CLIENT_CREDIT_MAP_P0	,	V_101
MDIO_XS_8706_REG_BANK_RX1	,	V_1200
MDIO_XS_8706_REG_BANK_RX0	,	V_1199
p0_hwpfc_enable	,	V_456
MDIO_WC_REG_RX0_ANARXCONTROL1G	,	V_696
MDIO_PMA_REG_8073_CHIP_REV	,	V_1054
MCP_REG_MCPR_IMC_SLAVE_CONTROL	,	V_570
PFC_E3A0_BRB_MAC_PAUSE_XON_THR_PAUSE	,	V_343
PHY84833_HDSHK_WAIT	,	V_1254
"Unable to determine module type 0x%x !!!\n"	,	L_241
MDIO_REG_BANK_XGXS_BLOCK2	,	V_769
legacy_status	,	V_1301
"the same strict pri\n"	,	L_14
MDIO_PMA_REG_8481_LED3_BLINK	,	V_1225
bnx2x_ets_e3b0_disabled	,	F_20
NIG_REG_P1_TX_ARB_CLIENT_IS_SUBJECT2WFQ	,	V_74
mode	,	V_209
bnx2x_link_int_enable	,	F_141
MAX_PHYS	,	V_977
alarm_status_offset	,	V_1193
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL	,	V_795
"rx_status(0x80b0) = 0x%x\n"	,	L_131
PORT_FEATURE_LINK_SPEED_10M_HALF	,	V_1395
DCBX_MAX_NUM_COS	,	V_141
sl_devid	,	V_563
gpio_port	,	V_20
PORT_HW_CFG_E3_PWR_DIS_SHIFT	,	V_1182
"PMA/PMD ext_phy_loopback: 8726\n"	,	L_280
aeu_mask	,	V_1461
"Init XMAC to 2 ports x 10G per path\n"	,	L_44
"port %x: External link up in 2.5G\n"	,	L_211
SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_ACTIVE	,	V_1133
PORT_HW_CFG_E3_PWR_DIS_MASK	,	V_1181
mii_control	,	V_772
bnx2x_pfc_brb_get_e3b0_config_params	,	F_59
"No phy found for initialization !!\n"	,	L_365
PFC_E3B0_4P_BRB_FULL_LB_XOFF_THR	,	V_375
bnx2x_ets_e3b0_config	,	F_34
EMAC_MDIO_COMM_DATA	,	V_533
PBF_REG_NUM_STRICT_ARB_SLOTS	,	V_39
PHY_XGXS_FLAG	,	V_277
EMAC_REG_RX_PFC_STATS_XON_RCVD	,	V_200
"Setting 8073 port %d into low power mode\n"	,	L_216
LOOPBACK_EXT	,	V_932
MDIO_PMA_REG_CTRL	,	V_937
bnx2x_8706_config_init	,	F_205
"enabling XMAC\n"	,	L_50
LINK_100TXFD	,	V_749
"Setting LINK_SIGNAL\n"	,	L_334
NIG_REG_STRAP_OVERRIDE	,	V_1100
EXT_PHY1	,	V_624
EXT_PHY2	,	V_625
"Setting 10M force\n"	,	L_314
MDIO_AN_REG_ADV_PAUSE_BOTH	,	V_633
MDIO_CTL_REG_84823_MEDIA_PRIORITY_MASK	,	V_1284
MDIO_CL73_IEEEB0_CL73_AN_CONTROL	,	V_825
xgbt_phy_cfg	,	V_1249
status2_1000x	,	V_849
spirom_ver	,	V_969
"Link changed:%x %x-&gt;%x\n"	,	L_374
GRCBASE_EMAC0	,	V_195
MDIO_REG_BANK_CL73_IEEEB0	,	V_824
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073	,	V_1053
GRCBASE_EMAC1	,	V_194
MDIO_REG_BANK_CL73_IEEEB1	,	V_819
"phy link down\n"	,	L_113
" ext_phy_line_speed = %d\n"	,	L_179
"link_status 0x%x  phy_link_up %x int_mask 0x%x\n"	,	L_115
LED_MODE_ON	,	V_992
SHARED_HW_CFG_E3_I2C_MUX0_MASK	,	V_555
PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_HALF	,	V_1239
"took %d ms\n"	,	L_252
"show module is absent\n"	,	L_292
MDIO_AN_CL73_OR_37_COMPLETE	,	V_855
LINK_STATUS_RX_FLOW_CONTROL_ENABLED	,	V_757
bnx2x_period_func	,	F_274
bnx2x_get_epio	,	F_5
shift	,	V_966
PORT_HW_CFG_PHY_SELECTION_HARDWARE_DEFAULT	,	V_1033
msleep	,	F_70
MDIO_PMA_REG_8073_XAUI_WA	,	V_1057
SHARED_HW_CFG_LED_EXTPHY1	,	V_1309
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO3_P0	,	V_1431
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO3_P1	,	V_1435
NIG_REG_PORT_SWAP	,	V_519
check_limiting_mode	,	V_1126
external_phy_config	,	V_1341
PFC_E3B0_4P_BRB_MAC_1_CLASS_T_GUART_HYST	,	V_387
"Remote Fault cleared\n"	,	L_376
PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_FULL	,	V_1238
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT	,	V_595
" 10G %x, XGXS_LINK %x\n"	,	L_155
PORT_HW_CFG_SPEED_CAPABILITY_D0_2_5G	,	V_833
bnx2x_848xx_cmn_config_init	,	F_220
reset_gpios	,	V_1264
"phy-&gt;speed_cap_mask = 0x%x, control2 = 0x%x\n"	,	L_120
bnx2x_ext_phy_hw_reset	,	F_160
MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_SEL	,	V_830
"Setting 100M force\n"	,	L_313
bnx2x_phy_write	,	F_85
phy_specific_func	,	V_1036
bnx2x_phy_probe	,	F_255
rx_alarm_ctrl_val	,	V_1210
"updating pfc nig parameters\n"	,	L_58
mdio_ctrl	,	V_525
bnx2x_set_serdes_access	,	F_90
" is_duplex_full= %d\n"	,	L_328
pri_cli_nig_lsb	,	V_156
"bnx2x_restart_autoneg\n"	,	L_122
NIG_REG_P1_TX_ARB_CLIENT_CREDIT_MAP2_LSB	,	V_69
NIG_REG_LLFC_OUT_EN_1	,	V_464
MDIO_WC_REG_AN_IEEE1BLK_AN_ADVERTISEMENT2	,	V_662
MDIO_WC_REG_AN_IEEE1BLK_AN_ADVERTISEMENT1	,	V_661
bnx2x_hw_reset_phy	,	F_277
"Setting LIMITING MODE\n"	,	L_254
req_flow_ctrl	,	V_611
link_reset	,	V_1415
req_duplex	,	V_628
SUPPORTED_10baseT_Half	,	V_1243
"Ext phy AN advertize cl37 0x%x\n"	,	L_194
" the same strict pri\n"	,	L_20
SFP_EEPROM_VENDOR_NAME_SIZE	,	V_1146
phy_8727	,	V_1373
phy_8726	,	V_1371
PFC_E3B0_4P_BRB_MAC_FULL_XOFF_THR_PAUSE	,	V_356
PORT_HW_CFG_PHY_SELECTION_SECOND_PHY	,	V_1290
NIG_REG_LLFC_OUT_EN_0	,	V_465
BIGMAC_REGISTER_RX_LLFC_MSG_FLDS	,	V_495
" = 0x%x\n"	,	L_326
bnx2x_cl45_write	,	F_79
EDC_MODE_PASSIVE_DAC	,	V_1135
XMAC_PAUSE_CTRL_REG_RX_PAUSE_EN	,	V_178
"Function 0x%x not supported by 8727\n"	,	L_256
bnx2x_set_epio	,	F_7
bnx2x_8706_8726_read_status	,	F_204
PORT_HW_CFG_SPEED_CAPABILITY_D0_10G	,	V_652
supported	,	V_1014
"ETS enabled BW limit configuration\n"	,	L_32
MISC_REGISTERS_RESET_REG_2_XMAC	,	V_261
"SFP+ module plugged in/out detected on port %d\n"	,	L_264
"bnx2x_serdes_deassert\n"	,	L_76
cms_enable	,	V_1276
FLAGS_REARM_LATCH_SIGNAL	,	V_1038
NIG_REG_BMAC0_PAUSE_OUT_EN	,	V_309
NIG_REG_NIG_EMAC0_EN	,	V_302
NIG_REG_P0_RX_COS1_PRIORITY_MASK	,	V_439
phy_8706	,	V_1370
ser_lane	,	V_278
MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_156_25M	,	V_831
FEATURE_CONFIG_BC_SUPPORTS_SFP_TX_DISABLED	,	V_1096
phy_8705	,	V_1368
PFC_E3B0_2P_BRB_FULL_LB_XOFF_THR	,	V_388
MDIO_WC_REG_TX0_TX_DRIVER_IPRE_DRIVER_OFFSET	,	V_657
MDIO_PMA_REG_GEN_CTRL_ROM_RESET_INTERNAL_MP	,	V_1051
bnx2x_ets_e3b0_get_total_bw	,	F_27
XMAC_PAUSE_CTRL_REG_TX_PAUSE_EN	,	V_180
UMAC_COMMAND_CONFIG_REG_TX_ENA	,	V_250
pfc_ctrl	,	V_266
PORT_MAX	,	V_1417
NIG_REG_P1_TX_ARB_CLIENT_IS_STRICT	,	V_73
PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_HALF	,	V_1242
MISC_REG_GPIO_EVENT_EN	,	V_1423
PORT_HW_CFG_LANE_SWAP_CFG_TX_SHIFT	,	V_782
cos_offset	,	V_144
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481	,	V_1374
BIGMAC2_REGISTER_TX_CONTROL	,	V_322
port_feature_config	,	V_1150
MDIO_PMA_REG_8481_LINK_SIGNAL_LED4_ENABLE_MASK	,	V_1311
MDIO_AN_REG_ADV_PAUSE_PAUSE	,	V_635
MDIO_84833_TOP_CFG_SCRATCH_REG0	,	V_1257
MDIO_84833_TOP_CFG_SCRATCH_REG4	,	V_1256
MDIO_84833_TOP_CFG_SCRATCH_REG3	,	V_1292
MDIO_84833_TOP_CFG_SCRATCH_REG2	,	V_1252
LINK_STATUS_AUTO_NEGOTIATE_ENABLED	,	V_630
NIG_REG_P0_PKT_PRIORITY_TO_COS	,	V_484
" port per path\n"	,	L_46
LOOPBACK_NONE	,	V_725
PFC_E3B0_4P_BRB_MAC_FULL_XOFF_THR_NON_PAUSE	,	V_360
NIG_REG_LLFC_EGRESS_SRC_ENABLE_0	,	V_472
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_NONE	,	V_618
PHY_SGMII_FLAG	,	V_723
BIGMAC_REGISTER_TX_CONTROL	,	V_320
is_port4mode	,	V_259
base_upper_bound	,	V_88
"init 8705\n"	,	L_217
NIG_REG_P0_RX_COS3_PRIORITY_MASK	,	V_442
"phy in index %d link is down\n"	,	L_172
MDIO_REG_GPHY_SHADOW_AUTO_DET_MED	,	V_1319
FLAGS_TX_ERROR_CHECK	,	V_1457
bnx2x_set_aer_mmd	,	F_88
"port %x: External link up in 10G\n"	,	L_210
ETS_E3B0_NIG_MIN_W_VAL_UP_TO_10GBPS	,	V_47
MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_100	,	V_846
__BIG_ENDIAN	,	F_82
bnx2x_verify_sfp_module	,	F_184
remain_len	,	V_974
MDIO_WC_REG_TX_FIR_TAP_PRE_TAP_OFFSET	,	V_693
"entries were set\n"	,	L_22
bnx2x_set_e3_module_fault_led	,	F_194
pfc1_val	,	V_171
NIG_REG_P0_MAC_PAUSE_OUT_EN	,	V_230
bnx2x_save_bcm_spirom_ver	,	F_162
PORT_FEATURE_CONNECTED_SWITCH_MASK	,	V_1344
llfc_enable	,	V_454
bnx2x_8073_is_snr_needed	,	F_166
PFC_E3A0_BRB_MAC_FULL_XOFF_THR_NON_PAUSE	,	V_348
GP_STATUS_100M	,	V_880
MISC_REGISTERS_RESET_REG_3_CLEAR	,	V_601
PFC_E3A0_BRB_MAC_FULL_XON_THR_NON_PAUSE	,	V_349
MDIO_RX0_RX_STATUS	,	V_866
"Swapping polarity for the 8073\n"	,	L_197
bnx2x_handle_module_detect_int	,	F_201
bnx2x_xgxs_config_init	,	F_138
full_lb_xon_threshold	,	V_376
MDIO_CTL_REG_84823_MEDIA_MAC_MASK	,	V_1281
UMAC_REG_MAC_ADDR1	,	V_249
NIG_REG_EMAC0_STATUS_MISC_MI_INT	,	V_949
non_pauseable_th	,	V_337
DCBX_INVALID_COS	,	V_142
rx_cos_priority_mask	,	V_476
"Setting SFP+ module power to %d using pin cfg %d\n"	,	L_262
GP_STATUS_10G_SFI	,	V_890
bnx2x_8726_read_status	,	F_209
e3_cmn_pin_cfg	,	V_560
reset	,	V_711
MDIO_WC_REG_RX66_SCW2_MASK	,	V_704
bnx2x_ets_disabled	,	F_22
"Initializing BCM8727\n"	,	L_288
serdes_phy_type	,	V_1003
SUPPORTED_100baseT_Full	,	V_1241
xgxs_config2_rx	,	V_1339
flags	,	V_352
devad	,	V_534
SUPPORTED_Autoneg	,	V_1349
bnx2x_analyze_link_error	,	F_271
"Remote Fault detected !!!\n"	,	L_375
xfer_cnt	,	V_566
CHIP_REV_Ax	,	V_1357
bnx2x_ets_e3b0_set_credit_upper_bound_nig	,	F_16
bnx2x_wait_for_sfp_module_initialized	,	F_188
MDIO_PMA_REG_MISC_CTRL0	,	V_1166
MDIO_PMA_REG_MISC_CTRL1	,	V_1049
" link_status 0x%x\n"	,	L_273
pin_val	,	V_1439
LOOPBACK_EMAC	,	V_1410
PBF_REG_COS0_WEIGHT	,	V_35
offsetof	,	F_63
" Port %d from %s part number %s\n"	,	L_250
PFC_E3B0_4P_BRB_MAC_0_CLASS_T_GUART_HYST	,	V_383
MDIO_PMA_REG_8481_PMD_SIGNAL	,	V_1300
MDIO_AN_DEVAD	,	V_631
"wr 0 byte timed out after %d try\n"	,	L_73
NIG_REG_P1_RX_COS2_PRIORITY_MASK	,	V_440
return_cfg	,	V_1408
MDIO_XGXS_BLOCK2_RX_LN_SWAP_ENABLE	,	V_784
pair_swap	,	V_1247
MISC_REG_GEN_PURP_HWG	,	V_1438
PFC_E3B0_2P_BRB_MAC_FULL_XON_THR_PAUSE	,	V_365
bnx2x_warpcore_link_reset	,	F_113
NIG_REG_INGRESS_BMAC1_MEM	,	V_317
"verification\n"	,	L_247
"\n"	,	L_6
board	,	V_553
"NOT enforcing module verification\n"	,	L_245
swap_val	,	V_1098
NIG_REG_LATCH_BC_0	,	V_1233
SUPPORTED_10000baseT_Full	,	V_1353
num	,	V_962
MDIO_PMA_REG_84823_CTL_LED_CTL_1	,	V_1226
BRB1_REG_MAC_0_CLASS_0_GUARANTIED	,	V_426
NIG_REG_BRB1_PAUSE_IN_EN	,	V_462
" different than the external"	,	L_181
"Port 0x%x: LED MODE OPER\n"	,	L_333
pause_xoff	,	V_329
MDIO_AN_REG_8481_LEGACY_AN_EXPANSION	,	V_1306
bnx2x_phy_init	,	F_262
MDIO_AN_REG_8481_LEGACY_MII_STATUS	,	V_1305
bnx2x_link_reset	,	F_263
mac_0_class_t_guarantied_hyst	,	V_382
cur_limiting_mode	,	V_1164
MDIO_PMA_REG_8727_PCS_OPT_CTRL	,	V_1207
bnx2x_set_led	,	F_136
phy_warpcore	,	V_1347
"(1) req_speed %d, req_flowctrl %d\n"	,	L_363
pbf_reg_adress_crd_weight	,	V_124
"MDIO_REG_BANK_SERDES_DIGITAL = 0x%x\n"	,	L_121
FW_MSG_CODE_VRFY_OPT_MDL_SUCCESS	,	V_1158
"duplex = 0x%x\n"	,	L_307
NIG_REG_P0_MAC_OUT_EN	,	V_228
bnx2x_xgxs_deassert	,	F_92
SHARED_HW_CFG_MDC_MDIO_ACCESS2_MASK	,	V_1386
NIG_REG_LLH0_XCM_MASK	,	V_459
"8727 RX_ALARM_STATUS  0x%x\n"	,	L_295
bnx2x_update_pfc_brb	,	F_60
MDIO_REG_BANK_10G_PARALLEL_DETECT	,	V_792
PFC_E3B0_2P_PAUSE_LB_GUART	,	V_395
LINK_20GTFD	,	V_755
MDIO_AN_REG_CL37_AN	,	V_1072
cnt1	,	V_1055
bnx2x_ets_get_credit_upper_bound	,	F_14
bnx2x_8073_link_reset	,	F_172
PORT_FEATURE_LINK_SPEED_100M_HALF	,	V_1397
PORT_HW_CFG_MEDIA_TYPE_PHY2_MASK	,	V_765
bnx2x_8073_set_pause_cl37	,	F_169
board_cfg	,	V_546
"Advertize 1G\n"	,	L_84
"Setting Warpcore loopback type %x, speed %d\n"	,	L_111
gp_status1	,	V_898
gp_status4	,	V_903
"Loading spirom for phy address 0x%x\n"	,	L_369
DEFAULT_PHY_DEV_ADDR	,	V_604
UMAC_REG_MAC_ADDR0	,	V_248
exp_mi_int	,	V_953
lss_status	,	V_1444
addr	,	V_526
thresh	,	V_514
pbf_cli_sp_bitmap	,	V_116
PBF_REG_COS0_UPPER_BOUND_P0	,	V_91
PBF_REG_COS0_UPPER_BOUND_P1	,	V_93
MDIO_WC_REG_PMD_IEEE9BLK_TENGBASE_KR_PMD_CONTROL_REGISTER_150	,	V_674
"Setting EPIO pin %d to %d\n"	,	L_3
NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP2_MSB	,	V_72
LOOPBACK_XGXS	,	V_930
BIGMAC2_REGISTER_TX_SOURCE_ADDR	,	V_497
bnx2x_84833_pair_swap_cfg	,	F_222
"type 0x%x !!!\n"	,	L_239
"BCM848xx: PMD_SIGNAL 1.a811 = 0x%x\n"	,	L_324
"SFP+ module initialization "	,	L_251
pause_xon	,	V_331
lss_status_reg	,	V_1454
bnx2x_link_initialize	,	F_153
ETS_E3B0_NIG_MIN_W_VAL_20GBPS	,	V_46
PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_FULL	,	V_933
"Swapping 1G polarity for"	,	L_214
phy_8073	,	V_1366
"int_mask 0x%x MI_INT %x, SERDES_LINK %x\n"	,	L_170
bnx2x_phy	,	V_523
LINK_STATUS_SERDES_LINK	,	V_1016
MDIO_CTL_REG_84823_USER_CTRL_CMS	,	V_1299
MISC_REGISTERS_GPIO_3	,	V_718
"SFP+ module is not initialized\n"	,	L_269
path_swap	,	V_582
MISC_REGISTERS_GPIO_2	,	V_1020
bnx2x_initialize_sgmii_process	,	F_126
MISC_REGISTERS_GPIO_1	,	V_1018
MISC_REGISTERS_GPIO_0	,	V_1425
EMAC_MDIO_MODE_AUTO_POLL	,	V_211
MAXVAL	,	F_15
GP_STATUS_10G_HIG	,	V_887
NIG_REG_P1_RX_COS0_PRIORITY_MASK	,	V_436
"ERROR: Invalid cfg pin %x for "	,	L_92
FLAGS_INIT_XGXS_FIRST	,	V_1011
"10G-base-T LASI status 0x%x-&gt;0x%x\n"	,	L_345
LINK_STATUS_AUTO_NEGOTIATE_COMPLETE	,	V_642
external_phy_config2	,	V_1342
bnx2x_warpcore_read_sfp_module_eeprom	,	F_180
bnx2x_init_xmac_loopback	,	F_258
"pause_result CL37 0x%x\n"	,	L_127
EMAC_MDIO_COMM_COMMAND_WRITE_22	,	V_527
bnx2x_7101_format_ver	,	F_242
port4mode_ovwr_val	,	V_255
LINK_STATUS_TX_FLOW_CONTROL_FLAG_MASK	,	V_1022
LINK_CONFIG_IDX	,	F_95
fault_led_gpio	,	V_1171
bnx2x_warpcore_set_20G_DXGXS	,	F_103
MISC_REG_AEU_ENABLE1_FUNC_1_OUT_0	,	V_1465
bnx2x_8727_set_limiting_mode	,	F_191
SHARED_HW_CFG_MDC_MDIO_ACCESS2_SHIFT	,	V_1387
usleep_range	,	F_48
BP_PATH	,	F_87
PBF_REG_P0_CREDIT	,	V_511
" error.\n"	,	L_305
bp	,	V_2
bnx2x_set_swap_lanes	,	F_119
MDIO_PMA_LASI_STAT	,	V_1078
shmem2_base	,	V_1271
emac_base	,	V_193
MDIO_PCS_REG_STATUS	,	V_1080
bw	,	V_122
NIG_REG_LATCH_STATUS_0	,	V_955
"84833 reset pulse on pin values 0x%x\n"	,	L_320
MDIO_PMA_REG_TX_POWER_DOWN	,	V_1422
link_vars	,	V_40
pfc_frames_sent	,	V_191
min_w_val_pbf	,	V_95
NIG_REG_P1_TX_ARB_NUM_STRICT_ARB_SLOTS	,	V_68
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727_NOC	,	V_1372
NIG_REG_XGXS_LANE_SEL_P0	,	V_282
"Advertising 100M\n"	,	L_311
EMAC_REG_RX_PFC_STATS_XOFF_RCVD_COUNT	,	V_199
rx_alarm_status	,	V_1218
config	,	V_1151
MDIO_CTL_REG_84823_MEDIA_FIBER_1G	,	V_1285
CHIP_REV_IS_SLOW	,	F_54
"PCS RX link status = 0x%x--&gt;0x%x\n"	,	L_142
ext_phy_line_speed	,	V_1029
MCPR_IMC_COMMAND_ENABLE	,	V_569
mac_addr	,	V_189
bnx2x_set_mdio_clk	,	F_42
"KR2 still not supported !!!\n"	,	L_87
bnx2x_xgxs_an_resolve	,	F_130
bnx2x_bmac2_enable	,	F_68
temp_link_up	,	V_900
"8727 Power fault has been detected"	,	L_297
digit	,	V_967
MCPR_IMC_COMMAND_READ_OP	,	V_575
PFC_E3B0_2P_BRB_MAC_PAUSE_XOFF_THR_PAUSE	,	V_362
MDIO_REG_INTR_STATUS	,	V_1326
"ieee_fc = 0x%x\n"	,	L_78
"Disabling CL73, and restarting CL37 autoneg\n"	,	L_136
en	,	V_7
bnx2x	,	V_1
EMAC_MODE_PORT_MII	,	V_923
MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_MASK	,	V_842
FEATURE_CONFIG_PFC_ENABLED	,	V_175
"populate phy failed\n"	,	L_370
shmem2_base_path	,	V_1416
ets_params	,	V_112
bnx2x_link_status_update	,	F_115
"port %x, is_xgxs %x, int_status 0x%x\n"	,	L_153
MDIO_PMA_REG_8481_LINK_SIGNAL	,	V_1221
"vars-&gt;flow_ctrl = 0x%x, vars-&gt;link_status = 0x%x,"	,	L_178
"(2) req_speed %d, req_flowctrl %d\n"	,	L_364
set_phy_vars	,	F_94
" phy_link_up %x line_speed %d\n"	,	L_139
pcs_status	,	V_1196
timeout	,	V_215
non_ext_phy	,	V_1010
"Multi_phy config = 0x%x, Media control = 0x%x\n"	,	L_321
phy_type	,	V_1364
BIGMAC_REGISTER_TX_SOURCE_ADDR	,	V_490
MISC_REG_WC0_CTRL_PHY_ADDR	,	V_1346
MDIO_CL73_USERB0_CL73_BAM_CTRL1	,	V_815
bnx2x_init_emac_loopback	,	F_257
bnx2x_init_umac_loopback	,	F_260
PFC_E3B0_4P_BRB_MAC_FULL_XON_THR_PAUSE	,	V_357
MAX_PACKET_SIZE	,	V_49
SPEED_2500	,	V_244
"No CL37 FSM were received. "	,	L_134
LINK_STATUS_TX_FLOW_CONTROL_ENABLED	,	V_756
MDIO_PMA_REG_7107_LINK_LED_CNTL	,	V_1334
MDIO_REG_GPHY_SHADOW_WR_ENA	,	V_1316
gpio_pin	,	V_1107
MDIO_REG_BANK_GP_STATUS	,	V_893
NIG_REG_P1_PKT_PRIORITY_TO_COS	,	V_483
SHARED_HW_CFG_MDC_MDIO_ACCESS1_SWAPPED	,	V_522
"Setting SFP+ transmitter to %d\n"	,	L_227
MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_SFP_DAC	,	V_1185
"Pairswap OK, val=0x%x\n"	,	L_318
byte_cnt	,	V_1109
MDIO_PMA_REG_8727_TWO_WIRE_DATA_BUF	,	V_1122
bnx2x_e3b0_sp_get_pri_cli_reg_pbf	,	F_32
val2	,	V_1076
val1	,	V_1075
"Unable to read 848xx phy fw version(1)\n"	,	L_308
MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_TETON_AN	,	V_812
CHIP_IS_E1x	,	F_149
bnx2x_set_master_ln	,	F_116
"Invalid speed for UMAC %d\n"	,	L_41
MISC_REG_XMAC_CORE_PORT_MODE	,	V_262
PFC_E3B0_2P_NON_PAUSE_LB_GUART	,	V_397
phy_link_up	,	V_741
bnx2x_8073_read_status	,	F_171
bnx2x_set_mult_gpio	,	F_225
"TX_CTRL2 0x%x\n"	,	L_286
nig_cos_offset	,	V_149
sync_offset	,	V_736
phy_8481	,	V_1375
GP_STATUS_10G_CX4	,	V_888
params	,	V_23
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO0_P0	,	V_1268
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO0_P1	,	V_1432
"Got bad status 0x%x when reading from SFP+ EEPROM\n"	,	L_230
bnx2x_populate_int_phy	,	F_248
MDIO_PMA_REG_8727_OPT_CFG_REG	,	V_1217
bnx2x_save_spirom_version	,	F_161
EMAC_REG_EMAC_MDIO_MODE	,	V_210
"Current Limiting mode is 0x%x\n"	,	L_253
SFP_EEPROM_CON_TYPE_VAL_COPPER	,	V_1130
bnx2x_84833_common_init_phy	,	F_226
PORT_HW_CFG_PHY_SELECTION_FIRST_PHY	,	V_1017
fw_cmd_param	,	V_1144
"8706/8726 LASI status 0x%x--&gt; 0x%x\n"	,	L_271
pfc_params	,	V_400
BRB1_REG_PAUSE_1_XOFF_THRESHOLD_0	,	V_413
"KR PCS status 0x%x\n"	,	L_206
BRB1_REG_PAUSE_1_XOFF_THRESHOLD_1	,	V_412
bnx2x_warpcore_read_status	,	F_133
"Failed to get MOD_ABS interrupt config\n"	,	L_268
FLAGS_MDC_MDIO_WA	,	V_541
"Setting SFP+ module fault LED to %d\n"	,	L_261
u16	,	T_3
DUPLEX_FULL	,	V_710
bnx2x_8727_common_init_phy	,	F_267
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_7	,	V_62
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_6	,	V_61
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_5	,	V_60
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_4	,	V_58
SFP_EEPROM_PART_NO_ADDR	,	V_1160
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_8	,	V_63
SHARED_HW_CFG_MDC_MDIO_ACCESS1_SHIFT	,	V_1388
PORT_HW_CFG_NET_SERDES_IF_DXGXS	,	V_728
SUPPORTED_20000baseKR2_Full	,	V_1356
EFAULT	,	V_530
NIG_STATUS_XGXS0_LINK_STATUS	,	V_959
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_3	,	V_56
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_2	,	V_54
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_1	,	V_32
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_0	,	V_31
"Setting 10G XFI\n"	,	L_99
"Internal link speed %d is"	,	L_180
entry_size	,	V_147
lb	,	V_231
PFC_E3B0_2P_BRB_MAC_FULL_XON_THR_NON_PAUSE	,	V_369
MDIO_WC_REG_TX_FIR_TAP_MAIN_TAP_OFFSET	,	V_692
" actual_phy_idx %x\n"	,	L_359
ETH_MAX_JUMBO_PACKET_SIZE	,	V_305
PBF_REG_INIT_P0	,	V_515
cos1_credit_weight	,	V_164
bnx2x_bmac_rx_disable	,	F_71
"misc_rx_status(0x8330) = 0x%x\n"	,	L_135
config2	,	V_1365
bnx2x_ets_e3b0_cli_map	,	F_25
int_phy	,	V_1005
phy_7101	,	V_1380
set_pfc	,	V_403
GRCBASE_XMAC1	,	V_172
GRCBASE_XMAC0	,	V_173
PORT_HW_CFG_PHY_SELECTION_MASK	,	V_1409
NIG_REG_SERDES0_CTRL_MD_ST	,	V_599
PORT_FEATURE_LINK_SPEED_100M_FULL	,	V_1398
u32	,	T_1
alarm_status	,	V_1195
EMAC_TX_MODE_RESET	,	V_287
MDIO_PMA_REG_84823_LED3_STRETCH_EN	,	V_1227
"Num of phys on board: %d\n"	,	L_366
MDIO_PMA_REG_8481_LED3_MASK	,	V_1224
ETS_BW_LIMIT_CREDIT_WEIGHT	,	V_165
LINK_STATUS_PARALLEL_DETECTION_FLAG_MASK	,	V_1023
SPEED_100	,	V_242
fan_failure_det_req	,	V_1458
"invalid xfer_cnt %d. Max is 16 bytes\n"	,	L_72
bnx2x_ets_params	,	V_111
"Optic module detected\n"	,	L_240
"Invalid switch_cfg\n"	,	L_351
"FW does not support OPT MDL "	,	L_246
bnx2x_xmac_disable	,	F_51
full_xoff	,	V_333
EMAC_MDIO_COMM_COMMAND_ADDRESS	,	V_538
MDIO_PMA_LASI_TXSTAT	,	V_1197
bnx2x_update_mng	,	F_62
"Speed not supported yet\n"	,	L_104
tx_pause_en	,	V_223
"Port 0x%x: LED MODE OFF\n"	,	L_330
PORT_HW_CFG_TX_LASER_GPIO0	,	V_1103
"Pairswap: FW not ready.\n"	,	L_316
PFC_E3A0_BRB_MAC_PAUSE_XON_THR_NON_PAUSE	,	V_347
aeu_int_mask	,	V_767
XMAC_REG_PFC_CTRL	,	V_186
"Setting PFC BRB configuration\n"	,	L_57
MDIO_WC_REG_CL72_USERB0_CL72_2P5_DEF_CTRL	,	V_659
bnx2x_set_limiting_mode	,	F_200
PORT_HW_CFG_TX_LASER_GPIO3	,	V_1106
NIG_STATUS_XGXS0_LINK_STATUS_SIZE	,	V_961
PORT_HW_CFG_TX_LASER_GPIO2	,	V_1105
bnx2x_phy_def_cfg	,	F_254
PORT_HW_CFG_TX_LASER_GPIO1	,	V_1104
bnx2x_emac_init	,	F_44
is_serdes	,	V_1001
nig_reg_rx_priority_mask_add	,	V_435
phy_xgxs	,	V_1362
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_AUTODET	,	V_808
MDIO_CTL_REG_84823_CTRL_MAC_XFI	,	V_1286
"invalid sl_devid 0x%x\n"	,	L_71
"End phy probe. #phys found %x\n"	,	L_361
MDIO_WC_REG_SERDESDIGITAL_MISC2	,	V_676
MDIO_WC_REG_SERDESDIGITAL_MISC1	,	V_690
pauseable_th	,	V_328
MDIO_WC_REG_DIGITAL3_UP1	,	V_669
phy_vars	,	V_1026
bnx2x_init_bmac_loopback	,	F_256
SUPPORTED_100baseT_Half	,	V_1240
CHIP_IS_E1	,	F_150
CHIP_IS_E2	,	F_23
MDIO_WC_REG_RX66_CONTROL	,	V_678
MDIO_AN_REG_CL37_CL73	,	V_1202
bnx2x_set_autoneg	,	F_121
"Invalid EPIO pin %d to get\n"	,	L_1
u64	,	T_4
pd	,	V_902
PORT_HW_CFG_E3_OVER_CURRENT_SHIFT	,	V_1442
bnx2x_get_warpcore_lane	,	F_86
CHIP_IS_E3	,	F_65
MDIO_PMA_REG_8727_GPIO_CTRL	,	V_1163
"Invalid EPIO pin %d to set\n"	,	L_2
EMAC_MDIO_COMM_COMMAND_WRITE_45	,	V_544
" is limited to 0xf\n"	,	L_229
full_xon	,	V_335
NIG_REG_P1_TX_ARB_CLIENT_CREDIT_MAP2_MSB	,	V_70
" valid\n"	,	L_27
MCP_REG_MCPR_IMC_COMMAND	,	V_568
bnx2x_cos_state_bw	,	V_136
path_swap_ovr	,	V_583
"parameter Illegal strict priority\n"	,	L_16
vars	,	V_41
"Ack link up interrupt with mask 0x%x\n"	,	L_157
bnx2x_pause_resolve	,	F_97
nig_cli_subject2wfq_bitmap	,	V_117
PORT_HW_CFG_TX_LASER_MDIO	,	V_1102
PFC_E2_BRB_MAC_PAUSE_XOFF_THR_PAUSE	,	V_330
EMAC_TX_MODE_FLOW_EN	,	V_291
init_crd	,	V_506
NIG_MASK_XGXS0_LINK10G	,	V_943
s8	,	T_5
BRB1_REG_PAUSE_1_XON_THRESHOLD_0	,	V_415
MDIO_PCS_DEVAD	,	V_1079
BRB1_REG_PAUSE_1_XON_THRESHOLD_1	,	V_414
EMAC_REG_RX_PFC_STATS_XOFF_RCVD	,	V_198
NIG_REG_NIG_INGRESS_EMAC0_NO_CRC	,	V_307
I2C_SWITCH_WIDTH	,	V_549
PORT_FEATURE_LINK_SPEED_1G	,	V_1399
str	,	V_963
rc	,	V_502
EMAC_REG_EMAC_MDIO_STATUS	,	V_536
PORT_HW_CFG_SPEED_CAPABILITY_D0_20G	,	V_732
MDIO_SERDES_DIGITAL_A_1000X_STATUS2	,	V_850
NIG_REG_P1_MAC_OUT_EN	,	V_227
pmd_dis	,	V_1095
gp_status	,	V_854
"Default config phy idx %x cfg 0x%x speed_cap_mask"	,	L_355
"Failed to read Option"	,	L_242
rx	,	V_1335
nig_params	,	V_449
PFC_E3B0_2P_BRB_MAC_PAUSE_XON_THR_PAUSE	,	V_363
NIG_REG_PAUSE_ENABLE_0	,	V_469
MISC_REGISTERS_GPIO_OUTPUT_LOW	,	V_1019
LINK_STATUS_PARALLEL_DETECTION_USED	,	V_875
NIG_REG_PAUSE_ENABLE_1	,	V_468
PHY84833_CMD_OPEN_FOR_CMDS	,	V_1255
"SFX7101 AN status 0x%x-&gt;Master=%x\n"	,	L_347
PBF_REG_ETS_ARB_NUM_STRICT_ARB_SLOTS_P1	,	V_102
bnx2x_ets_e3b0_set_cos_bw	,	F_26
PBF_REG_ETS_ARB_NUM_STRICT_ARB_SLOTS_P0	,	V_103
cos0_credit_weight	,	V_163
NIG_REG_P0_MAC_IN_EN	,	V_226
"1.7 = 0x%x\n"	,	L_289
u8	,	T_2
MISC_REGISTERS_RESET_REG_2_UMAC0	,	V_235
rom_ver2_val	,	V_1168
XMAC_REG_CTRL	,	V_267
ETH_PHY_BASE_T	,	V_1352
MDIO_XGXS_BLOCK2_UNICORE_MODE_10G	,	V_797
BNX2X_FLOW_CTRL_AUTO	,	V_612
BRB1_REG_MAC_1_CLASS_0_GUARANTIED	,	V_430
MDIO_AER_BLOCK_AER_REG	,	V_598
LOOPBACK_EXT_PHY	,	V_1012
NIG_MASK_MI_INT	,	V_940
DRV_MSG_CODE_VRFY_FIRST_PHY_OPT_MDL	,	V_1157
EMAC_MDIO_MODE_CLOCK_CNT	,	V_212
NIG_REG_BRB0_PAUSE_IN_EN	,	V_463
priority_mask	,	V_434
tx	,	V_1336
bnx2x_set_e1e2_module_fault_led	,	F_193
"1G Fiber\n"	,	L_100
an_1000_val	,	V_1229
NIG_REG_LED_CONTROL_BLINK_RATE_ENA_P0	,	V_998
"PFC is enabled\n"	,	L_54
EMAC_REG_RX_PFC_STATS_XON_SENT_COUNT	,	V_205
"Speed not supported: 0x%x"	,	L_89
MDIO_PMA_REG_LRM_MODE	,	V_1165
bnx2x_ets_e3b0_nig_disabled	,	F_17
PHY_PHYSICAL_LINK_FLAG	,	V_740
MDIO_AN_REG_8481_AUX_CTRL	,	V_1245
NETIF_MSG_LINK	,	V_10
bnx2x_get_ext_phy_fw_version	,	F_146
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823	,	V_1277
gp_output	,	V_13
MDIO_SERDES_DIGITAL_MISC1	,	V_828
NIG_REG_LLH1_XCM_MASK	,	V_458
MDIO_WIS_REG_LASI_CNTL	,	V_1091
EMAC_RX_MODE_PROMISCUOUS	,	V_293
"gp_status 0x%x, is_link_up %d, speed_mask 0x%x\n"	,	L_140
bnx2x_8481_hw_reset	,	F_230
ext_phy_fw_version	,	V_1382
NIG_REG_BMAC0_IN_EN	,	V_308
NIG_REG_XGXS_SERDES0_MODE_SEL	,	V_283
NIG_REG_XGXS0_CTRL_MD_DEVAD	,	V_607
led_mode	,	V_1445
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833	,	V_1232
MDIO_PMA_REG_7101_VER2	,	V_1331
MDIO_PMA_REG_7101_VER1	,	V_1330
io_port	,	V_1427
MISC_REGISTERS_RESET_REG_2_SET	,	V_219
MDIO_REG_GPHY_SHADOW	,	V_1314
"Not doing common init; phy ver is 0x%x\n"	,	L_373
SFP_EEPROM_OPTIONS_LINEAR_RX_OUT_MASK	,	V_1140
"Setting LRM MODE\n"	,	L_255
" restart the system to clear this"	,	L_304
lane_config	,	V_279
" int_mask 0x%x, MI_INT %x, SERDES_LINK %x\n"	,	L_154
MISC_REG_RESET_REG_2	,	V_260
md_devad	,	V_978
MDIO_COMBO_IEEO_MII_CONTROL_RESET	,	V_775
"Failed to read from SFP+ module EEPROM\n"	,	L_232
"54618SE set link led (mode=%x)\n"	,	L_338
bnx2x_read_sfp_module_eeprom	,	F_182
PBF_REG_COS1_WEIGHT	,	V_36
bnx2x_8727_set_link_led	,	F_212
bnx2x_set_gmii_tx_driver	,	F_134
" 0x%x\n"	,	L_356
"Disable XMAC on port %x\n"	,	L_49
NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP	,	V_28
PFC_E3A0_BRB_MAC_PAUSE_XOFF_THR_NON_PAUSE	,	V_346
NIG_REG_SERDES0_CTRL_MD_DEVAD	,	V_603
bnx2x_sfx7101_sp_sw_reset	,	F_243
ETH_PHY_UNSPECIFIED	,	V_1128
BRB1_REG_MAC_1_CLASS_1_GUARANTIED_HYST	,	V_433
MDIO_PMA_REG_7101_RESET	,	V_1333
bnx2x_notify_link_changed	,	F_272
" field from module EEPROM\n"	,	L_243
NIG_REG_P0_RX_COS2_PRIORITY_MASK	,	V_441
" cable detected\n"	,	L_237
NIG_REG_LLFC_HIGH_PRIORITY_CLASSES_1	,	V_477
is_xfi	,	V_679
dev_info	,	V_551
MDIO_84833_TOP_CFG_DATA3_REG	,	V_1294
NIG_REG_LLFC_HIGH_PRIORITY_CLASSES_0	,	V_478
MDIO_AN_REG_LINK_STATUS	,	V_1082
bnx2x_direct_parallel_detect_used	,	F_127
bnx2x_84833_hw_reset_phy	,	F_224
MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_IDLE	,	V_1118
"10/100/1G SGMII\n"	,	L_101
bnx2x_pfc_brb_e3b0_val	,	V_370
misc1_val	,	V_680
GP_STATUS_10G_KX4	,	V_886
bnx2x_ext_phy_set_pause	,	F_96
"init_crd 0x%x  crd 0x%x\n"	,	L_63
new_master_ln	,	V_768
llfc_out_en	,	V_453
NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP2_LSB	,	V_71
fc_val	,	V_1313
PFC_E3B0_4P_BRB_MAC_PAUSE_XOFF_THR_NON_PAUSE	,	V_358
"Setting 1G clause37\n"	,	L_284
LED_MODE_OPER	,	V_924
XMAC_REG_RX_MAX_SIZE	,	V_269
ESRCH	,	V_1006
SFP_EEPROM_OPTIONS_SIZE	,	V_1138
LINK_STATUS_SPEED_AND_DUPLEX_MASK	,	V_743
bnx2x_54618se_read_status	,	F_237
MDIO_AN_REG_8481_EXPANSION_REG_RD_RW	,	V_1304
NIG_REG_LLFC_ENABLE_0	,	V_467
NIG_REG_LLFC_ENABLE_1	,	V_466
num_phys	,	V_580
" on port %d\n"	,	L_298
"Forced speed 10G on 807X\n"	,	L_198
PORT_HW_CFG_E3_FAULT_MDL_LED_MASK	,	V_1178
llfc_low_priority_classes	,	V_482
BIGMAC2_REGISTER_CNT_MAX_SIZE	,	V_501
PFC_E3B0_2P_MIX_PAUSE_MAC_0_CLASS_T_GUART	,	V_394
"XGXS 8706 AutoNeg\n"	,	L_278
"Resetting the link of port %d\n"	,	L_367
power	,	V_1180
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_FULL_DUPLEX	,	V_610
phy_config_swapped	,	V_621
BRB1_REG_MAC_0_CLASS_1_GUARANTIED	,	V_427
MDIO_REG_BANK_CL73_USERB0	,	V_813
periodic_flags	,	V_1447
XMAC_REG_PFC_CTRL_HI	,	V_187
bnx2x_restart_autoneg	,	F_125
EINVAL	,	V_21
MDIO_AN_REG_8073_BAM	,	V_1068
UMAC_REG_MAXFR	,	V_253
PORT_HW_CFG_SPEED_CAPABILITY_D0_1G	,	V_648
MISC_REG_CHIP_NUM	,	V_1345
"BUG! XGXS is still in reset!\n"	,	L_119
XMAC_CTRL_REG_LINE_LOCAL_LPBK	,	V_273
"Warning: XAUI work-around timeout !!!\n"	,	L_193
INT_PHY	,	V_351
xcm0_out_en	,	V_455
"Error:  Power fault on Port %d has"	,	L_299
MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_NP_AFTER_BP_EN	,	V_818
NIG_REG_P1_RX_COS1_PRIORITY_MASK	,	V_438
MDIO_REG_INTR_MASK_LINK_STATUS	,	V_1318
data	,	V_1248
phy_identifier	,	V_1167
bnx2x_848xx_set_led	,	F_219
MDIO_REG_GPHY_PHYID_LSB	,	V_1321
MDIO_XGXS_BLOCK2_RX_LN_SWAP	,	V_783
"Init XMAC to 10G x 1"	,	L_45
"not SGMII, AN\n"	,	L_147
bnx2x_serdes_deassert	,	F_91
" been detected and the power to "	,	L_300
bnx2x_program_serdes	,	F_122
"Advertising 10M\n"	,	L_312
PFC_E3A0_BRB_MAC_FULL_XOFF_THR_PAUSE	,	V_344
DUPLEX_HALF	,	V_745
FEATURE_CONFIG_AUTOGREEEN_ENABLED	,	V_1291
BRB1_REG_MAC_0_CLASS_1_GUARANTIED_HYST	,	V_429
max_speed	,	V_258
val16	,	V_646
bnx2x_format_ver	,	F_144
"Setting TX_CTRL1 0x%x, TX_CTRL2 0x%x\n"	,	L_290
MDIO_WC_REG_DSC2B0_DSC_MISC_CTRL0	,	V_683
MDIO_OVER_1G_UP1_2_5G	,	V_834
port_of_path	,	V_1419
MDIO_REG_GPHY_CL45_ADDR_REG	,	V_1323
bnx2x_update_pfc_bmac2	,	F_57
bnx2x_xmac_init	,	F_50
bnx2x_update_pfc_bmac1	,	F_55
"Pairswap: override failed.\n"	,	L_317
PFC_E2_BRB_MAC_PAUSE_XOFF_THR_NON_PAUSE	,	V_338
XMAC_REG_PAUSE_CTRL	,	V_185
SHARED_HW_CFG_E3_I2C_MUX1_SHIFT	,	V_558
LINK_100T4	,	V_748
BNX2X_FLOW_CTRL_NONE	,	V_617
PBF_REG_COS2_WEIGHT_P0	,	V_130
pri_cli_pbf	,	V_153
PBF_REG_COS2_WEIGHT_P1	,	V_129
bnx2x_set_parallel_detection	,	F_120
"link speed unsupported  gp_status 0x%x\n"	,	L_137
BRB1_REG_PAUSE_0_XON_THRESHOLD_1	,	V_406
BRB1_REG_PAUSE_0_XON_THRESHOLD_0	,	V_407
SUPPORTED_FIBRE	,	V_1015
SFP_EEPROM_CON_TYPE_VAL_LC	,	V_1136
"SerDes\n"	,	L_53
MDIO_COMBO_IEEO_MII_CONTROL_LOOPBACK	,	V_980
SHARED_HW_CFG_MDC_MDIO_ACCESS1_EMAC1	,	V_520
SHARED_HW_CFG_MDC_MDIO_ACCESS1_EMAC0	,	V_518
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS	,	V_852
PORT_HW_CFG_ENABLE_CMS_MASK	,	V_1297
bnx2x_807x_force_10G	,	F_168
PERIODIC_FLAGS_LINK_EVENT	,	V_1448
bnx2x_common_ext_link_reset	,	F_156
MDIO_WC_REG_AN_IEEE1BLK_AN_ADV2_FEC_ABILITY	,	V_663
PORT_FEATURE_LINK_SPEED_10M_FULL	,	V_1396
BRB1_REG_FULL_0_XON_THRESHOLD_0	,	V_411
BRB1_REG_FULL_0_XON_THRESHOLD_1	,	V_410
"latch_status = 0x%x\n"	,	L_156
pri_set	,	V_145
"Port %x: Link is down\n"	,	L_166
ustat_val	,	V_863
"Signal is not detected. Restoring CL73."	,	L_130
