{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749403214012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749403214013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 09 01:20:13 2025 " "Processing started: Mon Jun 09 01:20:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749403214013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749403214013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off conv3x3_time_multiplex -c conv3x3_time_multiplex " "Command: quartus_map --read_settings_files=on --write_settings_files=off conv3x3_time_multiplex -c conv3x3_time_multiplex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749403214013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749403214419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749403214419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uni/conv3x3/sliding_window_3x3/sliding_window_3x3.v 1 1 " "Found 1 design units, including 1 entities, in source file /uni/conv3x3/sliding_window_3x3/sliding_window_3x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sliding_window_3x3 " "Found entity 1: sliding_window_3x3" {  } { { "../sliding_window_3x3/sliding_window_3x3.v" "" { Text "D:/Uni/Conv3x3/sliding_window_3x3/sliding_window_3x3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749403222734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749403222734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uni/conv3x3/conv3x3_core/conv3x3_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /uni/conv3x3/conv3x3_core/conv3x3_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv3x3_core " "Found entity 1: conv3x3_core" {  } { { "../conv3x3_core/conv3x3_core.v" "" { Text "D:/Uni/Conv3x3/conv3x3_core/conv3x3_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749403222736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749403222736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv3x3_time_multiplex.v 1 1 " "Found 1 design units, including 1 entities, in source file conv3x3_time_multiplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv3x3_time_multiplex " "Found entity 1: conv3x3_time_multiplex" {  } { { "conv3x3_time_multiplex.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749403222737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749403222737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weight.v 1 1 " "Found 1 design units, including 1 entities, in source file weight.v" { { "Info" "ISGN_ENTITY_NAME" "1 weight " "Found entity 1: weight" {  } { { "weight.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/weight.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749403222740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749403222740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias.v 1 1 " "Found 1 design units, including 1 entities, in source file bias.v" { { "Info" "ISGN_ENTITY_NAME" "1 bias " "Found entity 1: bias" {  } { { "bias.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/bias.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749403222743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749403222743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_conv3x3_time_roms.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_conv3x3_time_roms.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_weight_bias_roms " "Found entity 1: tb_weight_bias_roms" {  } { { "tb_conv3x3_time_roms.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/tb_conv3x3_time_roms.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749403222745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749403222745 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "conv3x3_time_multiplex " "Elaborating entity \"conv3x3_time_multiplex\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749403222814 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conv3x3_time_multiplex.v(90) " "Verilog HDL assignment warning at conv3x3_time_multiplex.v(90): truncated value with size 32 to match size of target (4)" {  } { { "conv3x3_time_multiplex.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749403222817 "|conv3x3_time_multiplex"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 conv3x3_time_multiplex.v(91) " "Verilog HDL assignment warning at conv3x3_time_multiplex.v(91): truncated value with size 32 to match size of target (9)" {  } { { "conv3x3_time_multiplex.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749403222817 "|conv3x3_time_multiplex"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 conv3x3_time_multiplex.v(102) " "Verilog HDL assignment warning at conv3x3_time_multiplex.v(102): truncated value with size 32 to match size of target (5)" {  } { { "conv3x3_time_multiplex.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749403222817 "|conv3x3_time_multiplex"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 conv3x3_time_multiplex.v(103) " "Verilog HDL assignment warning at conv3x3_time_multiplex.v(103): truncated value with size 32 to match size of target (9)" {  } { { "conv3x3_time_multiplex.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749403222817 "|conv3x3_time_multiplex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sliding_window_3x3 sliding_window_3x3:slider " "Elaborating entity \"sliding_window_3x3\" for hierarchy \"sliding_window_3x3:slider\"" {  } { { "conv3x3_time_multiplex.v" "slider" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749403222818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sliding_window_3x3.v(28) " "Verilog HDL assignment warning at sliding_window_3x3.v(28): truncated value with size 32 to match size of target (5)" {  } { { "../sliding_window_3x3/sliding_window_3x3.v" "" { Text "D:/Uni/Conv3x3/sliding_window_3x3/sliding_window_3x3.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749403222826 "|conv3x3_time_multiplex|sliding_window_3x3:slider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sliding_window_3x3.v(29) " "Verilog HDL assignment warning at sliding_window_3x3.v(29): truncated value with size 32 to match size of target (5)" {  } { { "../sliding_window_3x3/sliding_window_3x3.v" "" { Text "D:/Uni/Conv3x3/sliding_window_3x3/sliding_window_3x3.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749403222826 "|conv3x3_time_multiplex|sliding_window_3x3:slider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sliding_window_3x3.v(55) " "Verilog HDL assignment warning at sliding_window_3x3.v(55): truncated value with size 32 to match size of target (5)" {  } { { "../sliding_window_3x3/sliding_window_3x3.v" "" { Text "D:/Uni/Conv3x3/sliding_window_3x3/sliding_window_3x3.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749403222826 "|conv3x3_time_multiplex|sliding_window_3x3:slider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight weight:weight_rom_inst " "Elaborating entity \"weight\" for hierarchy \"weight:weight_rom_inst\"" {  } { { "conv3x3_time_multiplex.v" "weight_rom_inst" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749403222834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram weight:weight_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"weight:weight_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "weight.v" "altsyncram_component" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/weight.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749403222874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "weight:weight_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"weight:weight_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "weight.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/weight.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749403222878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "weight:weight_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"weight:weight_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403222878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403222878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_weights/conv2d_6_kernel_0.mif " "Parameter \"init_file\" = \"./mif_weights/conv2d_6_kernel_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403222878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403222878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403222878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403222878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403222878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403222878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403222878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403222878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403222878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403222878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403222878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403222878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403222878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403222878 ""}  } { { "weight.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/weight.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749403222878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lhr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lhr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lhr1 " "Found entity 1: altsyncram_lhr1" {  } { { "db/altsyncram_lhr1.tdf" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/db/altsyncram_lhr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749403222918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749403222918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lhr1 weight:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_lhr1:auto_generated " "Elaborating entity \"altsyncram_lhr1\" for hierarchy \"weight:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_lhr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749403222919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias bias:bias_rom_inst " "Elaborating entity \"bias\" for hierarchy \"bias:bias_rom_inst\"" {  } { { "conv3x3_time_multiplex.v" "bias_rom_inst" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749403222927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bias:bias_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bias:bias_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "bias.v" "altsyncram_component" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/bias.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749403222965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bias:bias_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bias:bias_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "bias.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/bias.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749403223075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bias:bias_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"bias:bias_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_weights/conv2d_6_bias_0.mif " "Parameter \"init_file\" = \"./mif_weights/conv2d_6_bias_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32 " "Parameter \"maximum_depth\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223075 ""}  } { { "bias.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/bias.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749403223075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q632.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q632.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q632 " "Found entity 1: altsyncram_q632" {  } { { "db/altsyncram_q632.tdf" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/db/altsyncram_q632.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749403223122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749403223122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q632 bias:bias_rom_inst\|altsyncram:altsyncram_component\|altsyncram_q632:auto_generated " "Elaborating entity \"altsyncram_q632\" for hierarchy \"bias:bias_rom_inst\|altsyncram:altsyncram_component\|altsyncram_q632:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749403223122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv3x3_core conv3x3_core:core " "Elaborating entity \"conv3x3_core\" for hierarchy \"conv3x3_core:core\"" {  } { { "conv3x3_time_multiplex.v" "core" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749403223142 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sliding_window_3x3:slider\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sliding_window_3x3:slider\|Mod0\"" {  } { { "../sliding_window_3x3/sliding_window_3x3.v" "Mod0" { Text "D:/Uni/Conv3x3/sliding_window_3x3/sliding_window_3x3.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749403223713 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sliding_window_3x3:slider\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sliding_window_3x3:slider\|Mod1\"" {  } { { "../sliding_window_3x3/sliding_window_3x3.v" "Mod1" { Text "D:/Uni/Conv3x3/sliding_window_3x3/sliding_window_3x3.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749403223713 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1749403223713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sliding_window_3x3:slider\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sliding_window_3x3:slider\|lpm_divide:Mod0\"" {  } { { "../sliding_window_3x3/sliding_window_3x3.v" "" { Text "D:/Uni/Conv3x3/sliding_window_3x3/sliding_window_3x3.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749403223745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sliding_window_3x3:slider\|lpm_divide:Mod0 " "Instantiated megafunction \"sliding_window_3x3:slider\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749403223745 ""}  } { { "../sliding_window_3x3/sliding_window_3x3.v" "" { Text "D:/Uni/Conv3x3/sliding_window_3x3/sliding_window_3x3.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749403223745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m3m " "Found entity 1: lpm_divide_m3m" {  } { { "db/lpm_divide_m3m.tdf" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/db/lpm_divide_m3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749403223779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749403223779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749403223790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749403223790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749403223821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749403223821 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749403224553 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749403225063 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749403225063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1369 " "Implemented 1369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749403225195 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749403225195 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1325 " "Implemented 1325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749403225195 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1749403225195 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1749403225195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749403225195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749403225227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 09 01:20:25 2025 " "Processing ended: Mon Jun 09 01:20:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749403225227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749403225227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749403225227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749403225227 ""}
