{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655193631946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655193631946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 13:30:31 2022 " "Processing started: Tue Jun 14 13:30:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655193631946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193631946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AXI_lite -c AXI_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off AXI_lite -c AXI_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193631946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655193632186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655193632186 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "AXI_lite.v(42) " "Verilog HDL Module Instantiation warning at AXI_lite.v(42): ignored dangling comma in List of Port Connections" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1655193640116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axi_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file axi_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_lite " "Found entity 1: AXI_lite" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655193640116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_address_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file write_address_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_address_ms " "Found entity 1: write_address_ms" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655193640116 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_address_master " "Found entity 2: write_address_master" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655193640116 ""} { "Info" "ISGN_ENTITY_NAME" "3 write_address_slave " "Found entity 3: write_address_slave" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655193640116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_data_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file write_data_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_data_ms " "Found entity 1: write_data_ms" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655193640126 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_data_master " "Found entity 2: write_data_master" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655193640126 ""} { "Info" "ISGN_ENTITY_NAME" "3 write_data_slave " "Found entity 3: write_data_slave" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655193640126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_response_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file write_response_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_response_ms " "Found entity 1: write_response_ms" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655193640126 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_response_master " "Found entity 2: write_response_master" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655193640126 ""} { "Info" "ISGN_ENTITY_NAME" "3 write_response_slave " "Found entity 3: write_response_slave" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655193640126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_address_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file read_address_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_address_ms " "Found entity 1: read_address_ms" {  } { { "read_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655193640126 ""} { "Info" "ISGN_ENTITY_NAME" "2 read_address_master " "Found entity 2: read_address_master" {  } { { "read_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655193640126 ""} { "Info" "ISGN_ENTITY_NAME" "3 read_address_slave " "Found entity 3: read_address_slave" {  } { { "read_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655193640126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_data_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file read_data_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_data_ms " "Found entity 1: read_data_ms" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655193640126 ""} { "Info" "ISGN_ENTITY_NAME" "2 read_data_master " "Found entity 2: read_data_master" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655193640126 ""} { "Info" "ISGN_ENTITY_NAME" "3 read_data_slave " "Found entity 3: read_data_slave" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655193640126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640126 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRESP AXI_lite.v(42) " "Verilog HDL Implicit Net warning at AXI_lite.v(42): created implicit net for \"BRESP\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655193640126 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_AWVALID write_address_ms.v(11) " "Verilog HDL Implicit Net warning at write_address_ms.v(11): created implicit net for \"o_AWVALID\"" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655193640126 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_AWREADY write_address_ms.v(11) " "Verilog HDL Implicit Net warning at write_address_ms.v(11): created implicit net for \"o_AWREADY\"" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655193640126 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_RVALID read_data_ms.v(14) " "Verilog HDL Implicit Net warning at read_data_ms.v(14): created implicit net for \"o_RVALID\"" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655193640126 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_RREADY read_data_ms.v(14) " "Verilog HDL Implicit Net warning at read_data_ms.v(14): created implicit net for \"o_RREADY\"" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655193640126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AXI_lite " "Elaborating entity \"AXI_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655193640146 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_BRESP AXI_lite.v(24) " "Output port \"o_BRESP\" at AXI_lite.v(24) has no driver" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655193640146 "|AXI_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_address_ms write_address_ms:wa " "Elaborating entity \"write_address_ms\" for hierarchy \"write_address_ms:wa\"" {  } { { "AXI_lite.v" "wa" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655193640156 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_AREADY write_address_ms.v(8) " "Verilog HDL or VHDL warning at write_address_ms.v(8): object \"o_AREADY\" assigned a value but never read" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655193640156 "|AXI_lite|write_address_ms:wa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_AVALID write_address_ms.v(8) " "Verilog HDL or VHDL warning at write_address_ms.v(8): object \"o_AVALID\" assigned a value but never read" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655193640156 "|AXI_lite|write_address_ms:wa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_address_master write_address_ms:wa\|write_address_master:addr_m " "Elaborating entity \"write_address_master\" for hierarchy \"write_address_ms:wa\|write_address_master:addr_m\"" {  } { { "write_address_ms.v" "addr_m" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "write_address_ms.v(30) " "Verilog HDL Event Control error at write_address_ms.v(30): mixed single- and double-edge expressions are not supported" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o_AWVALID write_address_ms.v(46) " "Verilog HDL Always Construct warning at write_address_ms.v(46): variable \"o_AWVALID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AWREADY write_address_ms.v(46) " "Verilog HDL Always Construct warning at write_address_ms.v(46): variable \"AWREADY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_AWADDR write_address_ms.v(47) " "Verilog HDL Always Construct warning at write_address_ms.v(47): variable \"i_AWADDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_AWADDR write_address_ms.v(30) " "Verilog HDL Always Construct warning at write_address_ms.v(30): inferring latch(es) for variable \"o_AWADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_AWVALID write_address_ms.v(30) " "Verilog HDL Always Construct warning at write_address_ms.v(30): inferring latch(es) for variable \"o_AWVALID\", which holds its previous value in one or more paths through the always construct" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWVALID write_address_ms.v(30) " "Inferred latch for \"o_AWVALID\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[0\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[0\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[1\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[1\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[2\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[2\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[3\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[3\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[4\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[4\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[5\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[5\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[6\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[6\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[7\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[7\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[8\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[8\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[9\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[9\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[10\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[10\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[11\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[11\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[12\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[12\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[13\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[13\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[14\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[14\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[15\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[15\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[16\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[16\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[17\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[17\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[18\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[18\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[19\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[19\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[20\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[20\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[21\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[21\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[22\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[22\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[23\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[23\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[24\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[24\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[25\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[25\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640166 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[26\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[26\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640176 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[27\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[27\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640176 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[28\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[28\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640176 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[29\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[29\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640176 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[30\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[30\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640176 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWADDR\[31\] write_address_ms.v(30) " "Inferred latch for \"o_AWADDR\[31\]\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640176 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "write_address_ms:wa\|write_address_master:addr_m " "Can't elaborate user hierarchy \"write_address_ms:wa\|write_address_master:addr_m\"" {  } { { "write_address_ms.v" "addr_m" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 11 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655193640176 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655193640246 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 14 13:30:40 2022 " "Processing ended: Tue Jun 14 13:30:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655193640246 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655193640246 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655193640246 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655193640246 ""}
