
Rtos_Sigfox_ST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003594  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08003654  08003654  00013654  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003704  08003704  00013704  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003708  08003708  00013708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000006c  20000000  0800370c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000110c  2000006c  08003778  0002006c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20001178  08003778  00021178  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002c692  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000045c6  00000000  00000000  0004c726  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007701  00000000  00000000  00050cec  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000cb0  00000000  00000000  000583f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001080  00000000  00000000  000590a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00009a7c  00000000  00000000  0005a120  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004af0  00000000  00000000  00063b9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0006868c  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000247c  00000000  00000000  00068708  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800363c 	.word	0x0800363c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	0800363c 	.word	0x0800363c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_sqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5609      	ldrsb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f806 	bl	8000254 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__aeabi_idiv0>:
 8000254:	4770      	bx	lr
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000258:	b510      	push	{r4, lr}
 800025a:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 800025c:	f000 fbf2 	bl	8000a44 <HAL_RCC_GetHCLKFreq>
 8000260:	21fa      	movs	r1, #250	; 0xfa
 8000262:	0089      	lsls	r1, r1, #2
 8000264:	f7ff ff6c 	bl	8000140 <__udivsi3>
 8000268:	f000 f860 	bl	800032c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800026c:	2001      	movs	r0, #1
 800026e:	2200      	movs	r2, #0
 8000270:	0021      	movs	r1, r4
 8000272:	4240      	negs	r0, r0
 8000274:	f000 f820 	bl	80002b8 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000278:	2000      	movs	r0, #0
 800027a:	bd10      	pop	{r4, pc}

0800027c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800027c:	2310      	movs	r3, #16
 800027e:	4a06      	ldr	r2, [pc, #24]	; (8000298 <HAL_Init+0x1c>)
{
 8000280:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000282:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000284:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000286:	430b      	orrs	r3, r1
 8000288:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800028a:	f7ff ffe5 	bl	8000258 <HAL_InitTick>
  HAL_MspInit();
 800028e:	f002 fc55 	bl	8002b3c <HAL_MspInit>
}
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	40022000 	.word	0x40022000

0800029c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800029c:	4a02      	ldr	r2, [pc, #8]	; (80002a8 <HAL_IncTick+0xc>)
 800029e:	6813      	ldr	r3, [r2, #0]
 80002a0:	3301      	adds	r3, #1
 80002a2:	6013      	str	r3, [r2, #0]
}
 80002a4:	4770      	bx	lr
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	20000edc 	.word	0x20000edc

080002ac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002ac:	4b01      	ldr	r3, [pc, #4]	; (80002b4 <HAL_GetTick+0x8>)
 80002ae:	6818      	ldr	r0, [r3, #0]
}
 80002b0:	4770      	bx	lr
 80002b2:	46c0      	nop			; (mov r8, r8)
 80002b4:	20000edc 	.word	0x20000edc

080002b8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002b8:	b570      	push	{r4, r5, r6, lr}
 80002ba:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002bc:	2800      	cmp	r0, #0
 80002be:	da14      	bge.n	80002ea <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002c0:	230f      	movs	r3, #15
 80002c2:	b2c0      	uxtb	r0, r0
 80002c4:	4003      	ands	r3, r0
 80002c6:	3b08      	subs	r3, #8
 80002c8:	4a11      	ldr	r2, [pc, #68]	; (8000310 <HAL_NVIC_SetPriority+0x58>)
 80002ca:	089b      	lsrs	r3, r3, #2
 80002cc:	009b      	lsls	r3, r3, #2
 80002ce:	189b      	adds	r3, r3, r2
 80002d0:	2203      	movs	r2, #3
 80002d2:	4010      	ands	r0, r2
 80002d4:	4090      	lsls	r0, r2
 80002d6:	32fc      	adds	r2, #252	; 0xfc
 80002d8:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002da:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002dc:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002de:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002e0:	69dc      	ldr	r4, [r3, #28]
 80002e2:	43ac      	bics	r4, r5
 80002e4:	4321      	orrs	r1, r4
 80002e6:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80002e8:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002ea:	2503      	movs	r5, #3
 80002ec:	0883      	lsrs	r3, r0, #2
 80002ee:	4028      	ands	r0, r5
 80002f0:	40a8      	lsls	r0, r5
 80002f2:	35fc      	adds	r5, #252	; 0xfc
 80002f4:	002e      	movs	r6, r5
 80002f6:	4a07      	ldr	r2, [pc, #28]	; (8000314 <HAL_NVIC_SetPriority+0x5c>)
 80002f8:	009b      	lsls	r3, r3, #2
 80002fa:	189b      	adds	r3, r3, r2
 80002fc:	22c0      	movs	r2, #192	; 0xc0
 80002fe:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000300:	4029      	ands	r1, r5
 8000302:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000304:	0092      	lsls	r2, r2, #2
 8000306:	589c      	ldr	r4, [r3, r2]
 8000308:	43b4      	bics	r4, r6
 800030a:	4321      	orrs	r1, r4
 800030c:	5099      	str	r1, [r3, r2]
 800030e:	e7eb      	b.n	80002e8 <HAL_NVIC_SetPriority+0x30>
 8000310:	e000ed00 	.word	0xe000ed00
 8000314:	e000e100 	.word	0xe000e100

08000318 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000318:	231f      	movs	r3, #31
 800031a:	4018      	ands	r0, r3
 800031c:	3b1e      	subs	r3, #30
 800031e:	4083      	lsls	r3, r0
 8000320:	4a01      	ldr	r2, [pc, #4]	; (8000328 <HAL_NVIC_EnableIRQ+0x10>)
 8000322:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000324:	4770      	bx	lr
 8000326:	46c0      	nop			; (mov r8, r8)
 8000328:	e000e100 	.word	0xe000e100

0800032c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800032c:	4a09      	ldr	r2, [pc, #36]	; (8000354 <HAL_SYSTICK_Config+0x28>)
 800032e:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000330:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000332:	4293      	cmp	r3, r2
 8000334:	d80d      	bhi.n	8000352 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000336:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000338:	4a07      	ldr	r2, [pc, #28]	; (8000358 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800033a:	4808      	ldr	r0, [pc, #32]	; (800035c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800033c:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800033e:	6a03      	ldr	r3, [r0, #32]
 8000340:	0609      	lsls	r1, r1, #24
 8000342:	021b      	lsls	r3, r3, #8
 8000344:	0a1b      	lsrs	r3, r3, #8
 8000346:	430b      	orrs	r3, r1
 8000348:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800034a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800034c:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800034e:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000350:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000352:	4770      	bx	lr
 8000354:	00ffffff 	.word	0x00ffffff
 8000358:	e000e010 	.word	0xe000e010
 800035c:	e000ed00 	.word	0xe000ed00

08000360 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000360:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000362:	680b      	ldr	r3, [r1, #0]
{ 
 8000364:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000366:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 8000368:	2300      	movs	r3, #0
{ 
 800036a:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800036c:	9a02      	ldr	r2, [sp, #8]
 800036e:	40da      	lsrs	r2, r3
 8000370:	d101      	bne.n	8000376 <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 8000372:	b007      	add	sp, #28
 8000374:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000376:	2201      	movs	r2, #1
 8000378:	409a      	lsls	r2, r3
 800037a:	9203      	str	r2, [sp, #12]
 800037c:	9903      	ldr	r1, [sp, #12]
 800037e:	9a02      	ldr	r2, [sp, #8]
 8000380:	400a      	ands	r2, r1
 8000382:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 8000384:	d100      	bne.n	8000388 <HAL_GPIO_Init+0x28>
 8000386:	e08c      	b.n	80004a2 <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000388:	9a01      	ldr	r2, [sp, #4]
 800038a:	2110      	movs	r1, #16
 800038c:	6852      	ldr	r2, [r2, #4]
 800038e:	0016      	movs	r6, r2
 8000390:	438e      	bics	r6, r1
 8000392:	2e02      	cmp	r6, #2
 8000394:	d10e      	bne.n	80003b4 <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000396:	2507      	movs	r5, #7
 8000398:	401d      	ands	r5, r3
 800039a:	00ad      	lsls	r5, r5, #2
 800039c:	3901      	subs	r1, #1
 800039e:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 80003a0:	08dc      	lsrs	r4, r3, #3
 80003a2:	00a4      	lsls	r4, r4, #2
 80003a4:	1904      	adds	r4, r0, r4
 80003a6:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003a8:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80003aa:	9901      	ldr	r1, [sp, #4]
 80003ac:	6909      	ldr	r1, [r1, #16]
 80003ae:	40a9      	lsls	r1, r5
 80003b0:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 80003b2:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003b4:	2403      	movs	r4, #3
 80003b6:	005f      	lsls	r7, r3, #1
 80003b8:	40bc      	lsls	r4, r7
 80003ba:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 80003bc:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003be:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003c0:	4025      	ands	r5, r4
 80003c2:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003c4:	2503      	movs	r5, #3
 80003c6:	4015      	ands	r5, r2
 80003c8:	40bd      	lsls	r5, r7
 80003ca:	4661      	mov	r1, ip
 80003cc:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 80003ce:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003d0:	2e01      	cmp	r6, #1
 80003d2:	d80f      	bhi.n	80003f4 <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003d4:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 80003d6:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003d8:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80003da:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003dc:	40bd      	lsls	r5, r7
 80003de:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 80003e0:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 80003e2:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80003e4:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80003e6:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80003e8:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80003ea:	2101      	movs	r1, #1
 80003ec:	400d      	ands	r5, r1
 80003ee:	409d      	lsls	r5, r3
 80003f0:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 80003f2:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 80003f4:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80003f6:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80003f8:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80003fa:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80003fc:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80003fe:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000400:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000402:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000404:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000406:	420a      	tst	r2, r1
 8000408:	d04b      	beq.n	80004a2 <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800040a:	2101      	movs	r1, #1
 800040c:	4c26      	ldr	r4, [pc, #152]	; (80004a8 <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800040e:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000410:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000412:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000414:	430d      	orrs	r5, r1
 8000416:	61a5      	str	r5, [r4, #24]
 8000418:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 800041a:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800041c:	400c      	ands	r4, r1
 800041e:	9405      	str	r4, [sp, #20]
 8000420:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000422:	240f      	movs	r4, #15
 8000424:	4921      	ldr	r1, [pc, #132]	; (80004ac <HAL_GPIO_Init+0x14c>)
 8000426:	00ad      	lsls	r5, r5, #2
 8000428:	00b6      	lsls	r6, r6, #2
 800042a:	186d      	adds	r5, r5, r1
 800042c:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800042e:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 8000430:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000432:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000434:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000436:	2400      	movs	r4, #0
 8000438:	4288      	cmp	r0, r1
 800043a:	d00c      	beq.n	8000456 <HAL_GPIO_Init+0xf6>
 800043c:	491c      	ldr	r1, [pc, #112]	; (80004b0 <HAL_GPIO_Init+0x150>)
 800043e:	3401      	adds	r4, #1
 8000440:	4288      	cmp	r0, r1
 8000442:	d008      	beq.n	8000456 <HAL_GPIO_Init+0xf6>
 8000444:	491b      	ldr	r1, [pc, #108]	; (80004b4 <HAL_GPIO_Init+0x154>)
 8000446:	3401      	adds	r4, #1
 8000448:	4288      	cmp	r0, r1
 800044a:	d004      	beq.n	8000456 <HAL_GPIO_Init+0xf6>
 800044c:	491a      	ldr	r1, [pc, #104]	; (80004b8 <HAL_GPIO_Init+0x158>)
 800044e:	3403      	adds	r4, #3
 8000450:	4288      	cmp	r0, r1
 8000452:	d100      	bne.n	8000456 <HAL_GPIO_Init+0xf6>
 8000454:	3c02      	subs	r4, #2
 8000456:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000458:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800045a:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 800045c:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 800045e:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 8000460:	4c16      	ldr	r4, [pc, #88]	; (80004bc <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000462:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 8000464:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 8000466:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000468:	03d1      	lsls	r1, r2, #15
 800046a:	d401      	bmi.n	8000470 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800046c:	003e      	movs	r6, r7
 800046e:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 8000470:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 8000472:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 8000474:	9e00      	ldr	r6, [sp, #0]
 8000476:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000478:	0391      	lsls	r1, r2, #14
 800047a:	d401      	bmi.n	8000480 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 800047c:	003e      	movs	r6, r7
 800047e:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 8000480:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 8000482:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 8000484:	9e00      	ldr	r6, [sp, #0]
 8000486:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000488:	02d1      	lsls	r1, r2, #11
 800048a:	d401      	bmi.n	8000490 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800048c:	003e      	movs	r6, r7
 800048e:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 8000490:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 8000492:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 8000494:	9f00      	ldr	r7, [sp, #0]
 8000496:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000498:	0292      	lsls	r2, r2, #10
 800049a:	d401      	bmi.n	80004a0 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800049c:	402e      	ands	r6, r5
 800049e:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 80004a0:	60e7      	str	r7, [r4, #12]
    position++;
 80004a2:	3301      	adds	r3, #1
 80004a4:	e762      	b.n	800036c <HAL_GPIO_Init+0xc>
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	40021000 	.word	0x40021000
 80004ac:	40010000 	.word	0x40010000
 80004b0:	48000400 	.word	0x48000400
 80004b4:	48000800 	.word	0x48000800
 80004b8:	48000c00 	.word	0x48000c00
 80004bc:	40010400 	.word	0x40010400

080004c0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80004c0:	6900      	ldr	r0, [r0, #16]
 80004c2:	4008      	ands	r0, r1
 80004c4:	1e41      	subs	r1, r0, #1
 80004c6:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80004c8:	b2c0      	uxtb	r0, r0
  }
 80004ca:	4770      	bx	lr

080004cc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	d001      	beq.n	80004d4 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80004d0:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80004d2:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80004d4:	6281      	str	r1, [r0, #40]	; 0x28
}
 80004d6:	e7fc      	b.n	80004d2 <HAL_GPIO_WritePin+0x6>

080004d8 <HAL_PWR_EnableWakeUpPin>:
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
  /* Check the parameters */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Enable the EWUPx pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 80004d8:	4a02      	ldr	r2, [pc, #8]	; (80004e4 <HAL_PWR_EnableWakeUpPin+0xc>)
 80004da:	6853      	ldr	r3, [r2, #4]
 80004dc:	4318      	orrs	r0, r3
 80004de:	6050      	str	r0, [r2, #4]
}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)
 80004e4:	40007000 	.word	0x40007000

080004e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004ea:	6803      	ldr	r3, [r0, #0]
{
 80004ec:	b085      	sub	sp, #20
 80004ee:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004f0:	07db      	lsls	r3, r3, #31
 80004f2:	d42f      	bmi.n	8000554 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80004f4:	682b      	ldr	r3, [r5, #0]
 80004f6:	079b      	lsls	r3, r3, #30
 80004f8:	d500      	bpl.n	80004fc <HAL_RCC_OscConfig+0x14>
 80004fa:	e086      	b.n	800060a <HAL_RCC_OscConfig+0x122>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80004fc:	682b      	ldr	r3, [r5, #0]
 80004fe:	071b      	lsls	r3, r3, #28
 8000500:	d500      	bpl.n	8000504 <HAL_RCC_OscConfig+0x1c>
 8000502:	e0c6      	b.n	8000692 <HAL_RCC_OscConfig+0x1aa>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000504:	682b      	ldr	r3, [r5, #0]
 8000506:	075b      	lsls	r3, r3, #29
 8000508:	d500      	bpl.n	800050c <HAL_RCC_OscConfig+0x24>
 800050a:	e0e9      	b.n	80006e0 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800050c:	682b      	ldr	r3, [r5, #0]
 800050e:	06db      	lsls	r3, r3, #27
 8000510:	d51a      	bpl.n	8000548 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000512:	696a      	ldr	r2, [r5, #20]
 8000514:	4cba      	ldr	r4, [pc, #744]	; (8000800 <HAL_RCC_OscConfig+0x318>)
 8000516:	2304      	movs	r3, #4
 8000518:	2a01      	cmp	r2, #1
 800051a:	d000      	beq.n	800051e <HAL_RCC_OscConfig+0x36>
 800051c:	e155      	b.n	80007ca <HAL_RCC_OscConfig+0x2e2>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800051e:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000520:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000522:	430b      	orrs	r3, r1
 8000524:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000526:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000528:	431a      	orrs	r2, r3
 800052a:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 800052c:	f7ff febe 	bl	80002ac <HAL_GetTick>
 8000530:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000532:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000534:	4233      	tst	r3, r6
 8000536:	d100      	bne.n	800053a <HAL_RCC_OscConfig+0x52>
 8000538:	e140      	b.n	80007bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800053a:	21f8      	movs	r1, #248	; 0xf8
 800053c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800053e:	69ab      	ldr	r3, [r5, #24]
 8000540:	438a      	bics	r2, r1
 8000542:	00db      	lsls	r3, r3, #3
 8000544:	4313      	orrs	r3, r2
 8000546:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000548:	6a29      	ldr	r1, [r5, #32]
 800054a:	2900      	cmp	r1, #0
 800054c:	d000      	beq.n	8000550 <HAL_RCC_OscConfig+0x68>
 800054e:	e163      	b.n	8000818 <HAL_RCC_OscConfig+0x330>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000550:	2000      	movs	r0, #0
 8000552:	e018      	b.n	8000586 <HAL_RCC_OscConfig+0x9e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000554:	210c      	movs	r1, #12
 8000556:	4caa      	ldr	r4, [pc, #680]	; (8000800 <HAL_RCC_OscConfig+0x318>)
 8000558:	6862      	ldr	r2, [r4, #4]
 800055a:	400a      	ands	r2, r1
 800055c:	2a04      	cmp	r2, #4
 800055e:	d00b      	beq.n	8000578 <HAL_RCC_OscConfig+0x90>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000560:	6863      	ldr	r3, [r4, #4]
 8000562:	400b      	ands	r3, r1
 8000564:	2b08      	cmp	r3, #8
 8000566:	d110      	bne.n	800058a <HAL_RCC_OscConfig+0xa2>
 8000568:	22c0      	movs	r2, #192	; 0xc0
 800056a:	6863      	ldr	r3, [r4, #4]
 800056c:	0252      	lsls	r2, r2, #9
 800056e:	4013      	ands	r3, r2
 8000570:	2280      	movs	r2, #128	; 0x80
 8000572:	0252      	lsls	r2, r2, #9
 8000574:	4293      	cmp	r3, r2
 8000576:	d108      	bne.n	800058a <HAL_RCC_OscConfig+0xa2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000578:	6823      	ldr	r3, [r4, #0]
 800057a:	039b      	lsls	r3, r3, #14
 800057c:	d5ba      	bpl.n	80004f4 <HAL_RCC_OscConfig+0xc>
 800057e:	686b      	ldr	r3, [r5, #4]
 8000580:	2b00      	cmp	r3, #0
 8000582:	d1b7      	bne.n	80004f4 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000584:	2001      	movs	r0, #1
}
 8000586:	b005      	add	sp, #20
 8000588:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800058a:	686b      	ldr	r3, [r5, #4]
 800058c:	2b01      	cmp	r3, #1
 800058e:	d113      	bne.n	80005b8 <HAL_RCC_OscConfig+0xd0>
 8000590:	2380      	movs	r3, #128	; 0x80
 8000592:	6822      	ldr	r2, [r4, #0]
 8000594:	025b      	lsls	r3, r3, #9
 8000596:	4313      	orrs	r3, r2
 8000598:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800059a:	f7ff fe87 	bl	80002ac <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800059e:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80005a0:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005a2:	02b6      	lsls	r6, r6, #10
 80005a4:	6823      	ldr	r3, [r4, #0]
 80005a6:	4233      	tst	r3, r6
 80005a8:	d1a4      	bne.n	80004f4 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005aa:	f7ff fe7f 	bl	80002ac <HAL_GetTick>
 80005ae:	1bc0      	subs	r0, r0, r7
 80005b0:	2864      	cmp	r0, #100	; 0x64
 80005b2:	d9f7      	bls.n	80005a4 <HAL_RCC_OscConfig+0xbc>
            return HAL_TIMEOUT;
 80005b4:	2003      	movs	r0, #3
 80005b6:	e7e6      	b.n	8000586 <HAL_RCC_OscConfig+0x9e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d116      	bne.n	80005ea <HAL_RCC_OscConfig+0x102>
 80005bc:	6823      	ldr	r3, [r4, #0]
 80005be:	4a91      	ldr	r2, [pc, #580]	; (8000804 <HAL_RCC_OscConfig+0x31c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005c0:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005c2:	4013      	ands	r3, r2
 80005c4:	6023      	str	r3, [r4, #0]
 80005c6:	6823      	ldr	r3, [r4, #0]
 80005c8:	4a8f      	ldr	r2, [pc, #572]	; (8000808 <HAL_RCC_OscConfig+0x320>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005ca:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005cc:	4013      	ands	r3, r2
 80005ce:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005d0:	f7ff fe6c 	bl	80002ac <HAL_GetTick>
 80005d4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005d6:	6823      	ldr	r3, [r4, #0]
 80005d8:	4233      	tst	r3, r6
 80005da:	d100      	bne.n	80005de <HAL_RCC_OscConfig+0xf6>
 80005dc:	e78a      	b.n	80004f4 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005de:	f7ff fe65 	bl	80002ac <HAL_GetTick>
 80005e2:	1bc0      	subs	r0, r0, r7
 80005e4:	2864      	cmp	r0, #100	; 0x64
 80005e6:	d9f6      	bls.n	80005d6 <HAL_RCC_OscConfig+0xee>
 80005e8:	e7e4      	b.n	80005b4 <HAL_RCC_OscConfig+0xcc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005ea:	2b05      	cmp	r3, #5
 80005ec:	d105      	bne.n	80005fa <HAL_RCC_OscConfig+0x112>
 80005ee:	2380      	movs	r3, #128	; 0x80
 80005f0:	6822      	ldr	r2, [r4, #0]
 80005f2:	02db      	lsls	r3, r3, #11
 80005f4:	4313      	orrs	r3, r2
 80005f6:	6023      	str	r3, [r4, #0]
 80005f8:	e7ca      	b.n	8000590 <HAL_RCC_OscConfig+0xa8>
 80005fa:	6823      	ldr	r3, [r4, #0]
 80005fc:	4a81      	ldr	r2, [pc, #516]	; (8000804 <HAL_RCC_OscConfig+0x31c>)
 80005fe:	4013      	ands	r3, r2
 8000600:	6023      	str	r3, [r4, #0]
 8000602:	6823      	ldr	r3, [r4, #0]
 8000604:	4a80      	ldr	r2, [pc, #512]	; (8000808 <HAL_RCC_OscConfig+0x320>)
 8000606:	4013      	ands	r3, r2
 8000608:	e7c6      	b.n	8000598 <HAL_RCC_OscConfig+0xb0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800060a:	220c      	movs	r2, #12
 800060c:	4c7c      	ldr	r4, [pc, #496]	; (8000800 <HAL_RCC_OscConfig+0x318>)
 800060e:	6863      	ldr	r3, [r4, #4]
 8000610:	4213      	tst	r3, r2
 8000612:	d00b      	beq.n	800062c <HAL_RCC_OscConfig+0x144>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000614:	6863      	ldr	r3, [r4, #4]
 8000616:	4013      	ands	r3, r2
 8000618:	2b08      	cmp	r3, #8
 800061a:	d115      	bne.n	8000648 <HAL_RCC_OscConfig+0x160>
 800061c:	22c0      	movs	r2, #192	; 0xc0
 800061e:	6863      	ldr	r3, [r4, #4]
 8000620:	0252      	lsls	r2, r2, #9
 8000622:	4013      	ands	r3, r2
 8000624:	2280      	movs	r2, #128	; 0x80
 8000626:	0212      	lsls	r2, r2, #8
 8000628:	4293      	cmp	r3, r2
 800062a:	d10d      	bne.n	8000648 <HAL_RCC_OscConfig+0x160>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800062c:	6823      	ldr	r3, [r4, #0]
 800062e:	079b      	lsls	r3, r3, #30
 8000630:	d502      	bpl.n	8000638 <HAL_RCC_OscConfig+0x150>
 8000632:	68eb      	ldr	r3, [r5, #12]
 8000634:	2b01      	cmp	r3, #1
 8000636:	d1a5      	bne.n	8000584 <HAL_RCC_OscConfig+0x9c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000638:	21f8      	movs	r1, #248	; 0xf8
 800063a:	6822      	ldr	r2, [r4, #0]
 800063c:	692b      	ldr	r3, [r5, #16]
 800063e:	438a      	bics	r2, r1
 8000640:	00db      	lsls	r3, r3, #3
 8000642:	4313      	orrs	r3, r2
 8000644:	6023      	str	r3, [r4, #0]
 8000646:	e759      	b.n	80004fc <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000648:	68ea      	ldr	r2, [r5, #12]
 800064a:	2301      	movs	r3, #1
 800064c:	2a00      	cmp	r2, #0
 800064e:	d00f      	beq.n	8000670 <HAL_RCC_OscConfig+0x188>
        __HAL_RCC_HSI_ENABLE();
 8000650:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000652:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000654:	4313      	orrs	r3, r2
 8000656:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000658:	f7ff fe28 	bl	80002ac <HAL_GetTick>
 800065c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800065e:	6823      	ldr	r3, [r4, #0]
 8000660:	4233      	tst	r3, r6
 8000662:	d1e9      	bne.n	8000638 <HAL_RCC_OscConfig+0x150>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000664:	f7ff fe22 	bl	80002ac <HAL_GetTick>
 8000668:	1bc0      	subs	r0, r0, r7
 800066a:	2802      	cmp	r0, #2
 800066c:	d9f7      	bls.n	800065e <HAL_RCC_OscConfig+0x176>
 800066e:	e7a1      	b.n	80005b4 <HAL_RCC_OscConfig+0xcc>
        __HAL_RCC_HSI_DISABLE();
 8000670:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000672:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8000674:	439a      	bics	r2, r3
 8000676:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8000678:	f7ff fe18 	bl	80002ac <HAL_GetTick>
 800067c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800067e:	6823      	ldr	r3, [r4, #0]
 8000680:	4233      	tst	r3, r6
 8000682:	d100      	bne.n	8000686 <HAL_RCC_OscConfig+0x19e>
 8000684:	e73a      	b.n	80004fc <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000686:	f7ff fe11 	bl	80002ac <HAL_GetTick>
 800068a:	1bc0      	subs	r0, r0, r7
 800068c:	2802      	cmp	r0, #2
 800068e:	d9f6      	bls.n	800067e <HAL_RCC_OscConfig+0x196>
 8000690:	e790      	b.n	80005b4 <HAL_RCC_OscConfig+0xcc>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000692:	69ea      	ldr	r2, [r5, #28]
 8000694:	2301      	movs	r3, #1
 8000696:	4c5a      	ldr	r4, [pc, #360]	; (8000800 <HAL_RCC_OscConfig+0x318>)
 8000698:	2a00      	cmp	r2, #0
 800069a:	d010      	beq.n	80006be <HAL_RCC_OscConfig+0x1d6>
      __HAL_RCC_LSI_ENABLE();
 800069c:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800069e:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 80006a0:	4313      	orrs	r3, r2
 80006a2:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80006a4:	f7ff fe02 	bl	80002ac <HAL_GetTick>
 80006a8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80006ac:	4233      	tst	r3, r6
 80006ae:	d000      	beq.n	80006b2 <HAL_RCC_OscConfig+0x1ca>
 80006b0:	e728      	b.n	8000504 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80006b2:	f7ff fdfb 	bl	80002ac <HAL_GetTick>
 80006b6:	1bc0      	subs	r0, r0, r7
 80006b8:	2802      	cmp	r0, #2
 80006ba:	d9f6      	bls.n	80006aa <HAL_RCC_OscConfig+0x1c2>
 80006bc:	e77a      	b.n	80005b4 <HAL_RCC_OscConfig+0xcc>
      __HAL_RCC_LSI_DISABLE();
 80006be:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80006c0:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 80006c2:	439a      	bics	r2, r3
 80006c4:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80006c6:	f7ff fdf1 	bl	80002ac <HAL_GetTick>
 80006ca:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80006cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80006ce:	4233      	tst	r3, r6
 80006d0:	d100      	bne.n	80006d4 <HAL_RCC_OscConfig+0x1ec>
 80006d2:	e717      	b.n	8000504 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80006d4:	f7ff fdea 	bl	80002ac <HAL_GetTick>
 80006d8:	1bc0      	subs	r0, r0, r7
 80006da:	2802      	cmp	r0, #2
 80006dc:	d9f6      	bls.n	80006cc <HAL_RCC_OscConfig+0x1e4>
 80006de:	e769      	b.n	80005b4 <HAL_RCC_OscConfig+0xcc>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006e0:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80006e2:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006e4:	4c46      	ldr	r4, [pc, #280]	; (8000800 <HAL_RCC_OscConfig+0x318>)
 80006e6:	0552      	lsls	r2, r2, #21
 80006e8:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 80006ea:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006ec:	4213      	tst	r3, r2
 80006ee:	d108      	bne.n	8000702 <HAL_RCC_OscConfig+0x21a>
      __HAL_RCC_PWR_CLK_ENABLE();
 80006f0:	69e3      	ldr	r3, [r4, #28]
 80006f2:	4313      	orrs	r3, r2
 80006f4:	61e3      	str	r3, [r4, #28]
 80006f6:	69e3      	ldr	r3, [r4, #28]
 80006f8:	4013      	ands	r3, r2
 80006fa:	9303      	str	r3, [sp, #12]
 80006fc:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80006fe:	2301      	movs	r3, #1
 8000700:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000702:	2780      	movs	r7, #128	; 0x80
 8000704:	4e41      	ldr	r6, [pc, #260]	; (800080c <HAL_RCC_OscConfig+0x324>)
 8000706:	007f      	lsls	r7, r7, #1
 8000708:	6833      	ldr	r3, [r6, #0]
 800070a:	423b      	tst	r3, r7
 800070c:	d006      	beq.n	800071c <HAL_RCC_OscConfig+0x234>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800070e:	68ab      	ldr	r3, [r5, #8]
 8000710:	2b01      	cmp	r3, #1
 8000712:	d113      	bne.n	800073c <HAL_RCC_OscConfig+0x254>
 8000714:	6a22      	ldr	r2, [r4, #32]
 8000716:	4313      	orrs	r3, r2
 8000718:	6223      	str	r3, [r4, #32]
 800071a:	e030      	b.n	800077e <HAL_RCC_OscConfig+0x296>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800071c:	6833      	ldr	r3, [r6, #0]
 800071e:	433b      	orrs	r3, r7
 8000720:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000722:	f7ff fdc3 	bl	80002ac <HAL_GetTick>
 8000726:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000728:	6833      	ldr	r3, [r6, #0]
 800072a:	423b      	tst	r3, r7
 800072c:	d1ef      	bne.n	800070e <HAL_RCC_OscConfig+0x226>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800072e:	f7ff fdbd 	bl	80002ac <HAL_GetTick>
 8000732:	9b01      	ldr	r3, [sp, #4]
 8000734:	1ac0      	subs	r0, r0, r3
 8000736:	2864      	cmp	r0, #100	; 0x64
 8000738:	d9f6      	bls.n	8000728 <HAL_RCC_OscConfig+0x240>
 800073a:	e73b      	b.n	80005b4 <HAL_RCC_OscConfig+0xcc>
 800073c:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800073e:	2b00      	cmp	r3, #0
 8000740:	d114      	bne.n	800076c <HAL_RCC_OscConfig+0x284>
 8000742:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000744:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000746:	4393      	bics	r3, r2
 8000748:	6223      	str	r3, [r4, #32]
 800074a:	6a23      	ldr	r3, [r4, #32]
 800074c:	3203      	adds	r2, #3
 800074e:	4393      	bics	r3, r2
 8000750:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000752:	f7ff fdab 	bl	80002ac <HAL_GetTick>
 8000756:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000758:	6a23      	ldr	r3, [r4, #32]
 800075a:	423b      	tst	r3, r7
 800075c:	d025      	beq.n	80007aa <HAL_RCC_OscConfig+0x2c2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800075e:	f7ff fda5 	bl	80002ac <HAL_GetTick>
 8000762:	4b2b      	ldr	r3, [pc, #172]	; (8000810 <HAL_RCC_OscConfig+0x328>)
 8000764:	1b80      	subs	r0, r0, r6
 8000766:	4298      	cmp	r0, r3
 8000768:	d9f6      	bls.n	8000758 <HAL_RCC_OscConfig+0x270>
 800076a:	e723      	b.n	80005b4 <HAL_RCC_OscConfig+0xcc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800076c:	2b05      	cmp	r3, #5
 800076e:	d10b      	bne.n	8000788 <HAL_RCC_OscConfig+0x2a0>
 8000770:	6a21      	ldr	r1, [r4, #32]
 8000772:	3b01      	subs	r3, #1
 8000774:	430b      	orrs	r3, r1
 8000776:	6223      	str	r3, [r4, #32]
 8000778:	6a23      	ldr	r3, [r4, #32]
 800077a:	431a      	orrs	r2, r3
 800077c:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 800077e:	f7ff fd95 	bl	80002ac <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000782:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000784:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000786:	e00d      	b.n	80007a4 <HAL_RCC_OscConfig+0x2bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000788:	6a23      	ldr	r3, [r4, #32]
 800078a:	4393      	bics	r3, r2
 800078c:	2204      	movs	r2, #4
 800078e:	6223      	str	r3, [r4, #32]
 8000790:	6a23      	ldr	r3, [r4, #32]
 8000792:	4393      	bics	r3, r2
 8000794:	e7c0      	b.n	8000718 <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000796:	f7ff fd89 	bl	80002ac <HAL_GetTick>
 800079a:	4b1d      	ldr	r3, [pc, #116]	; (8000810 <HAL_RCC_OscConfig+0x328>)
 800079c:	1b80      	subs	r0, r0, r6
 800079e:	4298      	cmp	r0, r3
 80007a0:	d900      	bls.n	80007a4 <HAL_RCC_OscConfig+0x2bc>
 80007a2:	e707      	b.n	80005b4 <HAL_RCC_OscConfig+0xcc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007a4:	6a23      	ldr	r3, [r4, #32]
 80007a6:	423b      	tst	r3, r7
 80007a8:	d0f5      	beq.n	8000796 <HAL_RCC_OscConfig+0x2ae>
    if(pwrclkchanged == SET)
 80007aa:	9b00      	ldr	r3, [sp, #0]
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	d000      	beq.n	80007b2 <HAL_RCC_OscConfig+0x2ca>
 80007b0:	e6ac      	b.n	800050c <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80007b2:	69e3      	ldr	r3, [r4, #28]
 80007b4:	4a17      	ldr	r2, [pc, #92]	; (8000814 <HAL_RCC_OscConfig+0x32c>)
 80007b6:	4013      	ands	r3, r2
 80007b8:	61e3      	str	r3, [r4, #28]
 80007ba:	e6a7      	b.n	800050c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80007bc:	f7ff fd76 	bl	80002ac <HAL_GetTick>
 80007c0:	1bc0      	subs	r0, r0, r7
 80007c2:	2802      	cmp	r0, #2
 80007c4:	d800      	bhi.n	80007c8 <HAL_RCC_OscConfig+0x2e0>
 80007c6:	e6b4      	b.n	8000532 <HAL_RCC_OscConfig+0x4a>
 80007c8:	e6f4      	b.n	80005b4 <HAL_RCC_OscConfig+0xcc>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80007ca:	3205      	adds	r2, #5
 80007cc:	d103      	bne.n	80007d6 <HAL_RCC_OscConfig+0x2ee>
      __HAL_RCC_HSI14ADC_ENABLE();
 80007ce:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80007d0:	439a      	bics	r2, r3
 80007d2:	6362      	str	r2, [r4, #52]	; 0x34
 80007d4:	e6b1      	b.n	800053a <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 80007d6:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80007d8:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80007da:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 80007dc:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 80007de:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 80007e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80007e2:	4393      	bics	r3, r2
 80007e4:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 80007e6:	f7ff fd61 	bl	80002ac <HAL_GetTick>
 80007ea:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80007ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80007ee:	4233      	tst	r3, r6
 80007f0:	d100      	bne.n	80007f4 <HAL_RCC_OscConfig+0x30c>
 80007f2:	e6a9      	b.n	8000548 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80007f4:	f7ff fd5a 	bl	80002ac <HAL_GetTick>
 80007f8:	1bc0      	subs	r0, r0, r7
 80007fa:	2802      	cmp	r0, #2
 80007fc:	d9f6      	bls.n	80007ec <HAL_RCC_OscConfig+0x304>
 80007fe:	e6d9      	b.n	80005b4 <HAL_RCC_OscConfig+0xcc>
 8000800:	40021000 	.word	0x40021000
 8000804:	fffeffff 	.word	0xfffeffff
 8000808:	fffbffff 	.word	0xfffbffff
 800080c:	40007000 	.word	0x40007000
 8000810:	00001388 	.word	0x00001388
 8000814:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000818:	220c      	movs	r2, #12
 800081a:	4c26      	ldr	r4, [pc, #152]	; (80008b4 <HAL_RCC_OscConfig+0x3cc>)
      return HAL_ERROR;
 800081c:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800081e:	6863      	ldr	r3, [r4, #4]
 8000820:	4013      	ands	r3, r2
 8000822:	2b08      	cmp	r3, #8
 8000824:	d100      	bne.n	8000828 <HAL_RCC_OscConfig+0x340>
 8000826:	e6ae      	b.n	8000586 <HAL_RCC_OscConfig+0x9e>
        __HAL_RCC_PLL_DISABLE();
 8000828:	6823      	ldr	r3, [r4, #0]
 800082a:	4a23      	ldr	r2, [pc, #140]	; (80008b8 <HAL_RCC_OscConfig+0x3d0>)
 800082c:	4013      	ands	r3, r2
 800082e:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000830:	2902      	cmp	r1, #2
 8000832:	d12f      	bne.n	8000894 <HAL_RCC_OscConfig+0x3ac>
        tickstart = HAL_GetTick();
 8000834:	f7ff fd3a 	bl	80002ac <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000838:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 800083a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800083c:	04b6      	lsls	r6, r6, #18
 800083e:	6823      	ldr	r3, [r4, #0]
 8000840:	4233      	tst	r3, r6
 8000842:	d121      	bne.n	8000888 <HAL_RCC_OscConfig+0x3a0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000844:	220f      	movs	r2, #15
 8000846:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000848:	4393      	bics	r3, r2
 800084a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800084c:	4313      	orrs	r3, r2
 800084e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000850:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000852:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000854:	6862      	ldr	r2, [r4, #4]
 8000856:	430b      	orrs	r3, r1
 8000858:	4918      	ldr	r1, [pc, #96]	; (80008bc <HAL_RCC_OscConfig+0x3d4>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800085a:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800085c:	400a      	ands	r2, r1
 800085e:	4313      	orrs	r3, r2
 8000860:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000862:	2380      	movs	r3, #128	; 0x80
 8000864:	6822      	ldr	r2, [r4, #0]
 8000866:	045b      	lsls	r3, r3, #17
 8000868:	4313      	orrs	r3, r2
 800086a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800086c:	f7ff fd1e 	bl	80002ac <HAL_GetTick>
 8000870:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000872:	04ad      	lsls	r5, r5, #18
 8000874:	6823      	ldr	r3, [r4, #0]
 8000876:	422b      	tst	r3, r5
 8000878:	d000      	beq.n	800087c <HAL_RCC_OscConfig+0x394>
 800087a:	e669      	b.n	8000550 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800087c:	f7ff fd16 	bl	80002ac <HAL_GetTick>
 8000880:	1b80      	subs	r0, r0, r6
 8000882:	2802      	cmp	r0, #2
 8000884:	d9f6      	bls.n	8000874 <HAL_RCC_OscConfig+0x38c>
 8000886:	e695      	b.n	80005b4 <HAL_RCC_OscConfig+0xcc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000888:	f7ff fd10 	bl	80002ac <HAL_GetTick>
 800088c:	1bc0      	subs	r0, r0, r7
 800088e:	2802      	cmp	r0, #2
 8000890:	d9d5      	bls.n	800083e <HAL_RCC_OscConfig+0x356>
 8000892:	e68f      	b.n	80005b4 <HAL_RCC_OscConfig+0xcc>
        tickstart = HAL_GetTick();
 8000894:	f7ff fd0a 	bl	80002ac <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000898:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 800089a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800089c:	04ad      	lsls	r5, r5, #18
 800089e:	6823      	ldr	r3, [r4, #0]
 80008a0:	422b      	tst	r3, r5
 80008a2:	d100      	bne.n	80008a6 <HAL_RCC_OscConfig+0x3be>
 80008a4:	e654      	b.n	8000550 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008a6:	f7ff fd01 	bl	80002ac <HAL_GetTick>
 80008aa:	1b80      	subs	r0, r0, r6
 80008ac:	2802      	cmp	r0, #2
 80008ae:	d9f6      	bls.n	800089e <HAL_RCC_OscConfig+0x3b6>
 80008b0:	e680      	b.n	80005b4 <HAL_RCC_OscConfig+0xcc>
 80008b2:	46c0      	nop			; (mov r8, r8)
 80008b4:	40021000 	.word	0x40021000
 80008b8:	feffffff 	.word	0xfeffffff
 80008bc:	ffc27fff 	.word	0xffc27fff

080008c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80008c0:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80008c2:	4d12      	ldr	r5, [pc, #72]	; (800090c <HAL_RCC_GetSysClockFreq+0x4c>)
{
 80008c4:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80008c6:	2210      	movs	r2, #16
 80008c8:	0029      	movs	r1, r5
 80008ca:	4668      	mov	r0, sp
 80008cc:	f002 fa7c 	bl	8002dc8 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80008d0:	0029      	movs	r1, r5
 80008d2:	ac04      	add	r4, sp, #16
 80008d4:	3110      	adds	r1, #16
 80008d6:	2210      	movs	r2, #16
 80008d8:	0020      	movs	r0, r4
 80008da:	f002 fa75 	bl	8002dc8 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80008de:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 80008e0:	490b      	ldr	r1, [pc, #44]	; (8000910 <HAL_RCC_GetSysClockFreq+0x50>)
 80008e2:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80008e4:	401a      	ands	r2, r3
 80008e6:	2a08      	cmp	r2, #8
 80008e8:	d10d      	bne.n	8000906 <HAL_RCC_GetSysClockFreq+0x46>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80008ea:	6aca      	ldr	r2, [r1, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80008ec:	210f      	movs	r1, #15
 80008ee:	4668      	mov	r0, sp
 80008f0:	0c9b      	lsrs	r3, r3, #18
 80008f2:	400b      	ands	r3, r1
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80008f4:	400a      	ands	r2, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80008f6:	5cc5      	ldrb	r5, [r0, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80008f8:	5ca1      	ldrb	r1, [r4, r2]
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80008fa:	4806      	ldr	r0, [pc, #24]	; (8000914 <HAL_RCC_GetSysClockFreq+0x54>)
 80008fc:	f7ff fc20 	bl	8000140 <__udivsi3>
 8000900:	4368      	muls	r0, r5
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000902:	b009      	add	sp, #36	; 0x24
 8000904:	bd30      	pop	{r4, r5, pc}
      sysclockfreq = HSE_VALUE;
 8000906:	4803      	ldr	r0, [pc, #12]	; (8000914 <HAL_RCC_GetSysClockFreq+0x54>)
  return sysclockfreq;
 8000908:	e7fb      	b.n	8000902 <HAL_RCC_GetSysClockFreq+0x42>
 800090a:	46c0      	nop			; (mov r8, r8)
 800090c:	08003654 	.word	0x08003654
 8000910:	40021000 	.word	0x40021000
 8000914:	007a1200 	.word	0x007a1200

08000918 <HAL_RCC_ClockConfig>:
{
 8000918:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800091a:	2201      	movs	r2, #1
 800091c:	4c43      	ldr	r4, [pc, #268]	; (8000a2c <HAL_RCC_ClockConfig+0x114>)
{
 800091e:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000920:	6823      	ldr	r3, [r4, #0]
{
 8000922:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000924:	4013      	ands	r3, r2
 8000926:	428b      	cmp	r3, r1
 8000928:	d31c      	bcc.n	8000964 <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800092a:	6832      	ldr	r2, [r6, #0]
 800092c:	0793      	lsls	r3, r2, #30
 800092e:	d423      	bmi.n	8000978 <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000930:	07d3      	lsls	r3, r2, #31
 8000932:	d429      	bmi.n	8000988 <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000934:	2301      	movs	r3, #1
 8000936:	6822      	ldr	r2, [r4, #0]
 8000938:	401a      	ands	r2, r3
 800093a:	4297      	cmp	r7, r2
 800093c:	d367      	bcc.n	8000a0e <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800093e:	6833      	ldr	r3, [r6, #0]
 8000940:	4c3b      	ldr	r4, [pc, #236]	; (8000a30 <HAL_RCC_ClockConfig+0x118>)
 8000942:	075b      	lsls	r3, r3, #29
 8000944:	d46a      	bmi.n	8000a1c <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000946:	f7ff ffbb 	bl	80008c0 <HAL_RCC_GetSysClockFreq>
 800094a:	6863      	ldr	r3, [r4, #4]
 800094c:	4a39      	ldr	r2, [pc, #228]	; (8000a34 <HAL_RCC_ClockConfig+0x11c>)
 800094e:	061b      	lsls	r3, r3, #24
 8000950:	0f1b      	lsrs	r3, r3, #28
 8000952:	5cd3      	ldrb	r3, [r2, r3]
 8000954:	40d8      	lsrs	r0, r3
 8000956:	4b38      	ldr	r3, [pc, #224]	; (8000a38 <HAL_RCC_ClockConfig+0x120>)
 8000958:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800095a:	2003      	movs	r0, #3
 800095c:	f7ff fc7c 	bl	8000258 <HAL_InitTick>
  return HAL_OK;
 8000960:	2000      	movs	r0, #0
 8000962:	e008      	b.n	8000976 <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000964:	6823      	ldr	r3, [r4, #0]
 8000966:	4393      	bics	r3, r2
 8000968:	430b      	orrs	r3, r1
 800096a:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800096c:	6823      	ldr	r3, [r4, #0]
 800096e:	4013      	ands	r3, r2
 8000970:	4299      	cmp	r1, r3
 8000972:	d0da      	beq.n	800092a <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000974:	2001      	movs	r0, #1
}
 8000976:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000978:	20f0      	movs	r0, #240	; 0xf0
 800097a:	492d      	ldr	r1, [pc, #180]	; (8000a30 <HAL_RCC_ClockConfig+0x118>)
 800097c:	684b      	ldr	r3, [r1, #4]
 800097e:	4383      	bics	r3, r0
 8000980:	68b0      	ldr	r0, [r6, #8]
 8000982:	4303      	orrs	r3, r0
 8000984:	604b      	str	r3, [r1, #4]
 8000986:	e7d3      	b.n	8000930 <HAL_RCC_ClockConfig+0x18>
 8000988:	4d29      	ldr	r5, [pc, #164]	; (8000a30 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800098a:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800098c:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800098e:	2a01      	cmp	r2, #1
 8000990:	d11a      	bne.n	80009c8 <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000992:	039b      	lsls	r3, r3, #14
 8000994:	d5ee      	bpl.n	8000974 <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000996:	2103      	movs	r1, #3
 8000998:	686b      	ldr	r3, [r5, #4]
 800099a:	438b      	bics	r3, r1
 800099c:	4313      	orrs	r3, r2
 800099e:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80009a0:	f7ff fc84 	bl	80002ac <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009a4:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80009a6:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009a8:	2b01      	cmp	r3, #1
 80009aa:	d115      	bne.n	80009d8 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80009ac:	220c      	movs	r2, #12
 80009ae:	686b      	ldr	r3, [r5, #4]
 80009b0:	4013      	ands	r3, r2
 80009b2:	2b04      	cmp	r3, #4
 80009b4:	d0be      	beq.n	8000934 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009b6:	f7ff fc79 	bl	80002ac <HAL_GetTick>
 80009ba:	9b01      	ldr	r3, [sp, #4]
 80009bc:	1ac0      	subs	r0, r0, r3
 80009be:	4b1f      	ldr	r3, [pc, #124]	; (8000a3c <HAL_RCC_ClockConfig+0x124>)
 80009c0:	4298      	cmp	r0, r3
 80009c2:	d9f3      	bls.n	80009ac <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 80009c4:	2003      	movs	r0, #3
 80009c6:	e7d6      	b.n	8000976 <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80009c8:	2a02      	cmp	r2, #2
 80009ca:	d102      	bne.n	80009d2 <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80009cc:	019b      	lsls	r3, r3, #6
 80009ce:	d4e2      	bmi.n	8000996 <HAL_RCC_ClockConfig+0x7e>
 80009d0:	e7d0      	b.n	8000974 <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009d2:	079b      	lsls	r3, r3, #30
 80009d4:	d4df      	bmi.n	8000996 <HAL_RCC_ClockConfig+0x7e>
 80009d6:	e7cd      	b.n	8000974 <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80009d8:	2b02      	cmp	r3, #2
 80009da:	d012      	beq.n	8000a02 <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80009dc:	220c      	movs	r2, #12
 80009de:	686b      	ldr	r3, [r5, #4]
 80009e0:	4213      	tst	r3, r2
 80009e2:	d0a7      	beq.n	8000934 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009e4:	f7ff fc62 	bl	80002ac <HAL_GetTick>
 80009e8:	9b01      	ldr	r3, [sp, #4]
 80009ea:	1ac0      	subs	r0, r0, r3
 80009ec:	4b13      	ldr	r3, [pc, #76]	; (8000a3c <HAL_RCC_ClockConfig+0x124>)
 80009ee:	4298      	cmp	r0, r3
 80009f0:	d9f4      	bls.n	80009dc <HAL_RCC_ClockConfig+0xc4>
 80009f2:	e7e7      	b.n	80009c4 <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009f4:	f7ff fc5a 	bl	80002ac <HAL_GetTick>
 80009f8:	9b01      	ldr	r3, [sp, #4]
 80009fa:	1ac0      	subs	r0, r0, r3
 80009fc:	4b0f      	ldr	r3, [pc, #60]	; (8000a3c <HAL_RCC_ClockConfig+0x124>)
 80009fe:	4298      	cmp	r0, r3
 8000a00:	d8e0      	bhi.n	80009c4 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a02:	220c      	movs	r2, #12
 8000a04:	686b      	ldr	r3, [r5, #4]
 8000a06:	4013      	ands	r3, r2
 8000a08:	2b08      	cmp	r3, #8
 8000a0a:	d1f3      	bne.n	80009f4 <HAL_RCC_ClockConfig+0xdc>
 8000a0c:	e792      	b.n	8000934 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a0e:	6822      	ldr	r2, [r4, #0]
 8000a10:	439a      	bics	r2, r3
 8000a12:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000a14:	6822      	ldr	r2, [r4, #0]
 8000a16:	421a      	tst	r2, r3
 8000a18:	d1ac      	bne.n	8000974 <HAL_RCC_ClockConfig+0x5c>
 8000a1a:	e790      	b.n	800093e <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000a1c:	6863      	ldr	r3, [r4, #4]
 8000a1e:	4a08      	ldr	r2, [pc, #32]	; (8000a40 <HAL_RCC_ClockConfig+0x128>)
 8000a20:	4013      	ands	r3, r2
 8000a22:	68f2      	ldr	r2, [r6, #12]
 8000a24:	4313      	orrs	r3, r2
 8000a26:	6063      	str	r3, [r4, #4]
 8000a28:	e78d      	b.n	8000946 <HAL_RCC_ClockConfig+0x2e>
 8000a2a:	46c0      	nop			; (mov r8, r8)
 8000a2c:	40022000 	.word	0x40022000
 8000a30:	40021000 	.word	0x40021000
 8000a34:	080036b8 	.word	0x080036b8
 8000a38:	20000004 	.word	0x20000004
 8000a3c:	00001388 	.word	0x00001388
 8000a40:	fffff8ff 	.word	0xfffff8ff

08000a44 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000a44:	4b01      	ldr	r3, [pc, #4]	; (8000a4c <HAL_RCC_GetHCLKFreq+0x8>)
 8000a46:	6818      	ldr	r0, [r3, #0]
}
 8000a48:	4770      	bx	lr
 8000a4a:	46c0      	nop			; (mov r8, r8)
 8000a4c:	20000004 	.word	0x20000004

08000a50 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8000a50:	4b04      	ldr	r3, [pc, #16]	; (8000a64 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000a52:	4a05      	ldr	r2, [pc, #20]	; (8000a68 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	055b      	lsls	r3, r3, #21
 8000a58:	0f5b      	lsrs	r3, r3, #29
 8000a5a:	5cd3      	ldrb	r3, [r2, r3]
 8000a5c:	4a03      	ldr	r2, [pc, #12]	; (8000a6c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000a5e:	6810      	ldr	r0, [r2, #0]
 8000a60:	40d8      	lsrs	r0, r3
}    
 8000a62:	4770      	bx	lr
 8000a64:	40021000 	.word	0x40021000
 8000a68:	080036c8 	.word	0x080036c8
 8000a6c:	20000004 	.word	0x20000004

08000a70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000a70:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000a72:	6803      	ldr	r3, [r0, #0]
{
 8000a74:	b085      	sub	sp, #20
 8000a76:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000a78:	03db      	lsls	r3, r3, #15
 8000a7a:	d528      	bpl.n	8000ace <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a7c:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000a7e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a80:	4c3b      	ldr	r4, [pc, #236]	; (8000b70 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000a82:	0552      	lsls	r2, r2, #21
 8000a84:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000a86:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a88:	4213      	tst	r3, r2
 8000a8a:	d108      	bne.n	8000a9e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8000a8c:	69e3      	ldr	r3, [r4, #28]
 8000a8e:	4313      	orrs	r3, r2
 8000a90:	61e3      	str	r3, [r4, #28]
 8000a92:	69e3      	ldr	r3, [r4, #28]
 8000a94:	4013      	ands	r3, r2
 8000a96:	9303      	str	r3, [sp, #12]
 8000a98:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a9e:	2780      	movs	r7, #128	; 0x80
 8000aa0:	4e34      	ldr	r6, [pc, #208]	; (8000b74 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000aa2:	007f      	lsls	r7, r7, #1
 8000aa4:	6833      	ldr	r3, [r6, #0]
 8000aa6:	423b      	tst	r3, r7
 8000aa8:	d02f      	beq.n	8000b0a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000aaa:	22c0      	movs	r2, #192	; 0xc0
 8000aac:	6a23      	ldr	r3, [r4, #32]
 8000aae:	0092      	lsls	r2, r2, #2
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	4e31      	ldr	r6, [pc, #196]	; (8000b78 <HAL_RCCEx_PeriphCLKConfig+0x108>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000ab4:	d13b      	bne.n	8000b2e <HAL_RCCEx_PeriphCLKConfig+0xbe>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000ab6:	6a23      	ldr	r3, [r4, #32]
 8000ab8:	401e      	ands	r6, r3
 8000aba:	686b      	ldr	r3, [r5, #4]
 8000abc:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000abe:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000ac0:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8000ac2:	2b01      	cmp	r3, #1
 8000ac4:	d103      	bne.n	8000ace <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ac6:	69e3      	ldr	r3, [r4, #28]
 8000ac8:	4a2c      	ldr	r2, [pc, #176]	; (8000b7c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8000aca:	4013      	ands	r3, r2
 8000acc:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8000ace:	682a      	ldr	r2, [r5, #0]
 8000ad0:	07d3      	lsls	r3, r2, #31
 8000ad2:	d506      	bpl.n	8000ae2 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8000ad4:	2003      	movs	r0, #3
 8000ad6:	4926      	ldr	r1, [pc, #152]	; (8000b70 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000ad8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000ada:	4383      	bics	r3, r0
 8000adc:	68a8      	ldr	r0, [r5, #8]
 8000ade:	4303      	orrs	r3, r0
 8000ae0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8000ae2:	0693      	lsls	r3, r2, #26
 8000ae4:	d506      	bpl.n	8000af4 <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8000ae6:	2010      	movs	r0, #16
 8000ae8:	4921      	ldr	r1, [pc, #132]	; (8000b70 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000aea:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000aec:	4383      	bics	r3, r0
 8000aee:	68e8      	ldr	r0, [r5, #12]
 8000af0:	4303      	orrs	r3, r0
 8000af2:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8000af4:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8000af6:	0393      	lsls	r3, r2, #14
 8000af8:	d517      	bpl.n	8000b2a <HAL_RCCEx_PeriphCLKConfig+0xba>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000afa:	2180      	movs	r1, #128	; 0x80
 8000afc:	4a1c      	ldr	r2, [pc, #112]	; (8000b70 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000afe:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000b00:	438b      	bics	r3, r1
 8000b02:	6929      	ldr	r1, [r5, #16]
 8000b04:	430b      	orrs	r3, r1
 8000b06:	6313      	str	r3, [r2, #48]	; 0x30
 8000b08:	e00f      	b.n	8000b2a <HAL_RCCEx_PeriphCLKConfig+0xba>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b0a:	6833      	ldr	r3, [r6, #0]
 8000b0c:	433b      	orrs	r3, r7
 8000b0e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000b10:	f7ff fbcc 	bl	80002ac <HAL_GetTick>
 8000b14:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b16:	6833      	ldr	r3, [r6, #0]
 8000b18:	423b      	tst	r3, r7
 8000b1a:	d1c6      	bne.n	8000aaa <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b1c:	f7ff fbc6 	bl	80002ac <HAL_GetTick>
 8000b20:	9b01      	ldr	r3, [sp, #4]
 8000b22:	1ac0      	subs	r0, r0, r3
 8000b24:	2864      	cmp	r0, #100	; 0x64
 8000b26:	d9f6      	bls.n	8000b16 <HAL_RCCEx_PeriphCLKConfig+0xa6>
          return HAL_TIMEOUT;
 8000b28:	2003      	movs	r0, #3
}
 8000b2a:	b005      	add	sp, #20
 8000b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000b2e:	6869      	ldr	r1, [r5, #4]
 8000b30:	400a      	ands	r2, r1
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d0bf      	beq.n	8000ab6 <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 8000b36:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000b38:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8000b3a:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000b3c:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8000b3e:	025b      	lsls	r3, r3, #9
 8000b40:	4303      	orrs	r3, r0
 8000b42:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000b44:	6a23      	ldr	r3, [r4, #32]
 8000b46:	480e      	ldr	r0, [pc, #56]	; (8000b80 <HAL_RCCEx_PeriphCLKConfig+0x110>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000b48:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000b4a:	4003      	ands	r3, r0
 8000b4c:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8000b4e:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000b50:	07d3      	lsls	r3, r2, #31
 8000b52:	d5b0      	bpl.n	8000ab6 <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8000b54:	f7ff fbaa 	bl	80002ac <HAL_GetTick>
 8000b58:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b5a:	2202      	movs	r2, #2
 8000b5c:	6a23      	ldr	r3, [r4, #32]
 8000b5e:	4213      	tst	r3, r2
 8000b60:	d1a9      	bne.n	8000ab6 <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b62:	f7ff fba3 	bl	80002ac <HAL_GetTick>
 8000b66:	4b07      	ldr	r3, [pc, #28]	; (8000b84 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8000b68:	1bc0      	subs	r0, r0, r7
 8000b6a:	4298      	cmp	r0, r3
 8000b6c:	d9f5      	bls.n	8000b5a <HAL_RCCEx_PeriphCLKConfig+0xea>
 8000b6e:	e7db      	b.n	8000b28 <HAL_RCCEx_PeriphCLKConfig+0xb8>
 8000b70:	40021000 	.word	0x40021000
 8000b74:	40007000 	.word	0x40007000
 8000b78:	fffffcff 	.word	0xfffffcff
 8000b7c:	efffffff 	.word	0xefffffff
 8000b80:	fffeffff 	.word	0xfffeffff
 8000b84:	00001388 	.word	0x00001388

08000b88 <HAL_RTC_AlarmIRQHandler>:
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{  
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8000b88:	6803      	ldr	r3, [r0, #0]
{  
 8000b8a:	b510      	push	{r4, lr}
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8000b8c:	689a      	ldr	r2, [r3, #8]
{  
 8000b8e:	0004      	movs	r4, r0
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8000b90:	04d2      	lsls	r2, r2, #19
 8000b92:	d50a      	bpl.n	8000baa <HAL_RTC_AlarmIRQHandler+0x22>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 8000b94:	68db      	ldr	r3, [r3, #12]
 8000b96:	05db      	lsls	r3, r3, #23
 8000b98:	d507      	bpl.n	8000baa <HAL_RTC_AlarmIRQHandler+0x22>
    {
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8000b9a:	f001 fd6f 	bl	800267c <HAL_RTC_AlarmAEventCallback>

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8000b9e:	6821      	ldr	r1, [r4, #0]
 8000ba0:	4b05      	ldr	r3, [pc, #20]	; (8000bb8 <HAL_RTC_AlarmIRQHandler+0x30>)
 8000ba2:	68ca      	ldr	r2, [r1, #12]
 8000ba4:	b2d2      	uxtb	r2, r2
 8000ba6:	4313      	orrs	r3, r2
 8000ba8:	60cb      	str	r3, [r1, #12]
    }
  }
  
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8000baa:	2280      	movs	r2, #128	; 0x80
 8000bac:	4b03      	ldr	r3, [pc, #12]	; (8000bbc <HAL_RTC_AlarmIRQHandler+0x34>)
 8000bae:	0292      	lsls	r2, r2, #10
 8000bb0:	615a      	str	r2, [r3, #20]
  
  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY; 
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	7763      	strb	r3, [r4, #29]
}
 8000bb6:	bd10      	pop	{r4, pc}
 8000bb8:	fffffe7f 	.word	0xfffffe7f
 8000bbc:	40010400 	.word	0x40010400

08000bc0 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8000bc0:	21a0      	movs	r1, #160	; 0xa0
 8000bc2:	6802      	ldr	r2, [r0, #0]
{
 8000bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8000bc6:	68d3      	ldr	r3, [r2, #12]
{
 8000bc8:	0004      	movs	r4, r0
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8000bca:	438b      	bics	r3, r1
 8000bcc:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8000bce:	f7ff fb6d 	bl	80002ac <HAL_GetTick>

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
  {
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000bd2:	27fa      	movs	r7, #250	; 0xfa
  tickstart = HAL_GetTick();
 8000bd4:	0006      	movs	r6, r0
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8000bd6:	2520      	movs	r5, #32
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000bd8:	00bf      	lsls	r7, r7, #2
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8000bda:	6823      	ldr	r3, [r4, #0]
 8000bdc:	68db      	ldr	r3, [r3, #12]
 8000bde:	422b      	tst	r3, r5
 8000be0:	d001      	beq.n	8000be6 <HAL_RTC_WaitForSynchro+0x26>
    {       
      return HAL_TIMEOUT;
    } 
  }

  return HAL_OK;
 8000be2:	2000      	movs	r0, #0
}
 8000be4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000be6:	f7ff fb61 	bl	80002ac <HAL_GetTick>
 8000bea:	1b80      	subs	r0, r0, r6
 8000bec:	42b8      	cmp	r0, r7
 8000bee:	d9f4      	bls.n	8000bda <HAL_RTC_WaitForSynchro+0x1a>
      return HAL_TIMEOUT;
 8000bf0:	2003      	movs	r0, #3
 8000bf2:	e7f7      	b.n	8000be4 <HAL_RTC_WaitForSynchro+0x24>

08000bf4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8000bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8000bf6:	2440      	movs	r4, #64	; 0x40
 8000bf8:	6803      	ldr	r3, [r0, #0]
{
 8000bfa:	0005      	movs	r5, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8000bfc:	68da      	ldr	r2, [r3, #12]
 8000bfe:	4222      	tst	r2, r4
 8000c00:	d001      	beq.n	8000c06 <RTC_EnterInitMode+0x12>
        return HAL_TIMEOUT;
      } 
    }
  }
  
  return HAL_OK;  
 8000c02:	2000      	movs	r0, #0
}
 8000c04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8000c06:	2201      	movs	r2, #1
 8000c08:	4252      	negs	r2, r2
 8000c0a:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8000c0c:	f7ff fb4e 	bl	80002ac <HAL_GetTick>
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000c10:	27fa      	movs	r7, #250	; 0xfa
    tickstart = HAL_GetTick();
 8000c12:	0006      	movs	r6, r0
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000c14:	00bf      	lsls	r7, r7, #2
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8000c16:	682b      	ldr	r3, [r5, #0]
 8000c18:	68db      	ldr	r3, [r3, #12]
 8000c1a:	4223      	tst	r3, r4
 8000c1c:	d1f1      	bne.n	8000c02 <RTC_EnterInitMode+0xe>
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000c1e:	f7ff fb45 	bl	80002ac <HAL_GetTick>
 8000c22:	1b80      	subs	r0, r0, r6
 8000c24:	42b8      	cmp	r0, r7
 8000c26:	d9f6      	bls.n	8000c16 <RTC_EnterInitMode+0x22>
        return HAL_TIMEOUT;
 8000c28:	2003      	movs	r0, #3
 8000c2a:	e7eb      	b.n	8000c04 <RTC_EnterInitMode+0x10>

08000c2c <HAL_RTC_Init>:
{
 8000c2c:	b570      	push	{r4, r5, r6, lr}
 8000c2e:	0004      	movs	r4, r0
     return HAL_ERROR;
 8000c30:	2501      	movs	r5, #1
  if(hrtc == NULL)
 8000c32:	2800      	cmp	r0, #0
 8000c34:	d018      	beq.n	8000c68 <HAL_RTC_Init+0x3c>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8000c36:	7f43      	ldrb	r3, [r0, #29]
 8000c38:	b2db      	uxtb	r3, r3
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d102      	bne.n	8000c44 <HAL_RTC_Init+0x18>
    hrtc->Lock = HAL_UNLOCKED;
 8000c3e:	7703      	strb	r3, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8000c40:	f001 ff98 	bl	8002b74 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8000c44:	2302      	movs	r3, #2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000c46:	22ca      	movs	r2, #202	; 0xca
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8000c48:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000c4a:	6823      	ldr	r3, [r4, #0]
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8000c4c:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000c4e:	625a      	str	r2, [r3, #36]	; 0x24
 8000c50:	3a77      	subs	r2, #119	; 0x77
 8000c52:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8000c54:	f7ff ffce 	bl	8000bf4 <RTC_EnterInitMode>
 8000c58:	6823      	ldr	r3, [r4, #0]
 8000c5a:	1e05      	subs	r5, r0, #0
 8000c5c:	d006      	beq.n	8000c6c <HAL_RTC_Init+0x40>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8000c5e:	22ff      	movs	r2, #255	; 0xff
 8000c60:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8000c62:	2304      	movs	r3, #4
        return HAL_ERROR;
 8000c64:	2501      	movs	r5, #1
        hrtc->State = HAL_RTC_STATE_ERROR;
 8000c66:	7763      	strb	r3, [r4, #29]
}
 8000c68:	0028      	movs	r0, r5
 8000c6a:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8000c6c:	689a      	ldr	r2, [r3, #8]
 8000c6e:	4917      	ldr	r1, [pc, #92]	; (8000ccc <HAL_RTC_Init+0xa0>)
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8000c70:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8000c72:	400a      	ands	r2, r1
 8000c74:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8000c76:	6862      	ldr	r2, [r4, #4]
 8000c78:	6899      	ldr	r1, [r3, #8]
 8000c7a:	4302      	orrs	r2, r0
 8000c7c:	6960      	ldr	r0, [r4, #20]
 8000c7e:	4302      	orrs	r2, r0
 8000c80:	430a      	orrs	r2, r1
 8000c82:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8000c84:	68e2      	ldr	r2, [r4, #12]
 8000c86:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8000c88:	68a2      	ldr	r2, [r4, #8]
 8000c8a:	6919      	ldr	r1, [r3, #16]
 8000c8c:	0412      	lsls	r2, r2, #16
 8000c8e:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 8000c90:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8000c92:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 8000c94:	68da      	ldr	r2, [r3, #12]
 8000c96:	438a      	bics	r2, r1
 8000c98:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8000c9a:	689b      	ldr	r3, [r3, #8]
 8000c9c:	069b      	lsls	r3, r3, #26
 8000c9e:	d406      	bmi.n	8000cae <HAL_RTC_Init+0x82>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8000ca0:	0020      	movs	r0, r4
 8000ca2:	f7ff ff8d 	bl	8000bc0 <HAL_RTC_WaitForSynchro>
 8000ca6:	2800      	cmp	r0, #0
 8000ca8:	d001      	beq.n	8000cae <HAL_RTC_Init+0x82>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8000caa:	6823      	ldr	r3, [r4, #0]
 8000cac:	e7d7      	b.n	8000c5e <HAL_RTC_Init+0x32>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8000cae:	6823      	ldr	r3, [r4, #0]
 8000cb0:	4907      	ldr	r1, [pc, #28]	; (8000cd0 <HAL_RTC_Init+0xa4>)
 8000cb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cb4:	400a      	ands	r2, r1
 8000cb6:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 8000cb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cba:	69a1      	ldr	r1, [r4, #24]
 8000cbc:	430a      	orrs	r2, r1
 8000cbe:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8000cc0:	22ff      	movs	r2, #255	; 0xff
 8000cc2:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	7763      	strb	r3, [r4, #29]
    return HAL_OK;
 8000cc8:	e7ce      	b.n	8000c68 <HAL_RTC_Init+0x3c>
 8000cca:	46c0      	nop			; (mov r8, r8)
 8000ccc:	ff8fffbf 	.word	0xff8fffbf
 8000cd0:	fffbffff 	.word	0xfffbffff

08000cd4 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8000cd4:	2300      	movs	r3, #0
  
  while(Value >= 10U)
 8000cd6:	2809      	cmp	r0, #9
 8000cd8:	d803      	bhi.n	8000ce2 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8000cda:	011b      	lsls	r3, r3, #4
 8000cdc:	4318      	orrs	r0, r3
 8000cde:	b2c0      	uxtb	r0, r0
}
 8000ce0:	4770      	bx	lr
    Value -= 10U;
 8000ce2:	380a      	subs	r0, #10
    bcdhigh++;
 8000ce4:	3301      	adds	r3, #1
    Value -= 10U;
 8000ce6:	b2c0      	uxtb	r0, r0
 8000ce8:	e7f5      	b.n	8000cd6 <RTC_ByteToBcd2+0x2>
	...

08000cec <HAL_RTC_SetTime>:
{
 8000cec:	2302      	movs	r3, #2
 8000cee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000cf0:	000d      	movs	r5, r1
  __HAL_LOCK(hrtc);
 8000cf2:	7f01      	ldrb	r1, [r0, #28]
{
 8000cf4:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 8000cf6:	001f      	movs	r7, r3
 8000cf8:	2901      	cmp	r1, #1
 8000cfa:	d032      	beq.n	8000d62 <HAL_RTC_SetTime+0x76>
 8000cfc:	2101      	movs	r1, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 8000cfe:	7743      	strb	r3, [r0, #29]
 8000d00:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hrtc);
 8000d02:	7701      	strb	r1, [r0, #28]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8000d04:	689b      	ldr	r3, [r3, #8]
 8000d06:	313f      	adds	r1, #63	; 0x3f
 8000d08:	7828      	ldrb	r0, [r5, #0]
 8000d0a:	786e      	ldrb	r6, [r5, #1]
 8000d0c:	78af      	ldrb	r7, [r5, #2]
 8000d0e:	400b      	ands	r3, r1
  if(Format == RTC_FORMAT_BIN)
 8000d10:	2a00      	cmp	r2, #0
 8000d12:	d128      	bne.n	8000d66 <HAL_RTC_SetTime+0x7a>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d100      	bne.n	8000d1a <HAL_RTC_SetTime+0x2e>
      sTime->TimeFormat = 0x00U;
 8000d18:	70eb      	strb	r3, [r5, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8000d1a:	f7ff ffdb 	bl	8000cd4 <RTC_ByteToBcd2>
 8000d1e:	9001      	str	r0, [sp, #4]
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8000d20:	0030      	movs	r0, r6
 8000d22:	f7ff ffd7 	bl	8000cd4 <RTC_ByteToBcd2>
 8000d26:	0006      	movs	r6, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8000d28:	0038      	movs	r0, r7
 8000d2a:	f7ff ffd3 	bl	8000cd4 <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat) << 16U));  
 8000d2e:	78ef      	ldrb	r7, [r5, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8000d30:	9b01      	ldr	r3, [sp, #4]
                        (((uint32_t)sTime->TimeFormat) << 16U));  
 8000d32:	043f      	lsls	r7, r7, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8000d34:	4307      	orrs	r7, r0
 8000d36:	0418      	lsls	r0, r3, #16
 8000d38:	4307      	orrs	r7, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8000d3a:	0236      	lsls	r6, r6, #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000d3c:	22ca      	movs	r2, #202	; 0xca
 8000d3e:	6823      	ldr	r3, [r4, #0]
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8000d40:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000d42:	625a      	str	r2, [r3, #36]	; 0x24
 8000d44:	3a77      	subs	r2, #119	; 0x77
 8000d46:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8000d48:	f7ff ff54 	bl	8000bf4 <RTC_EnterInitMode>
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8000d4c:	433e      	orrs	r6, r7
 8000d4e:	6823      	ldr	r3, [r4, #0]
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8000d50:	1e07      	subs	r7, r0, #0
 8000d52:	d012      	beq.n	8000d7a <HAL_RTC_SetTime+0x8e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8000d54:	22ff      	movs	r2, #255	; 0xff
 8000d56:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8000d58:	2304      	movs	r3, #4
 8000d5a:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 8000d60:	2701      	movs	r7, #1
}
 8000d62:	0038      	movs	r0, r7
 8000d64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d100      	bne.n	8000d6c <HAL_RTC_SetTime+0x80>
      sTime->TimeFormat = 0x00U;
 8000d6a:	70eb      	strb	r3, [r5, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8000d6c:	0400      	lsls	r0, r0, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8000d6e:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8000d70:	4306      	orrs	r6, r0
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8000d72:	4337      	orrs	r7, r6
              ((uint32_t)(sTime->TimeFormat) << 16U));   
 8000d74:	78ee      	ldrb	r6, [r5, #3]
 8000d76:	0436      	lsls	r6, r6, #16
 8000d78:	e7e0      	b.n	8000d3c <HAL_RTC_SetTime+0x50>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8000d7a:	4814      	ldr	r0, [pc, #80]	; (8000dcc <HAL_RTC_SetTime+0xe0>)
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8000d7c:	4914      	ldr	r1, [pc, #80]	; (8000dd0 <HAL_RTC_SetTime+0xe4>)
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8000d7e:	4006      	ands	r6, r0
 8000d80:	601e      	str	r6, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8000d82:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8000d84:	6928      	ldr	r0, [r5, #16]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8000d86:	400a      	ands	r2, r1
 8000d88:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8000d8a:	68ea      	ldr	r2, [r5, #12]
 8000d8c:	6899      	ldr	r1, [r3, #8]
 8000d8e:	4302      	orrs	r2, r0
 8000d90:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8000d92:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8000d94:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8000d96:	68da      	ldr	r2, [r3, #12]
 8000d98:	438a      	bics	r2, r1
 8000d9a:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8000d9c:	689b      	ldr	r3, [r3, #8]
 8000d9e:	069b      	lsls	r3, r3, #26
 8000da0:	d40b      	bmi.n	8000dba <HAL_RTC_SetTime+0xce>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8000da2:	0020      	movs	r0, r4
 8000da4:	f7ff ff0c 	bl	8000bc0 <HAL_RTC_WaitForSynchro>
 8000da8:	2800      	cmp	r0, #0
 8000daa:	d006      	beq.n	8000dba <HAL_RTC_SetTime+0xce>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8000dac:	22ff      	movs	r2, #255	; 0xff
 8000dae:	6823      	ldr	r3, [r4, #0]
 8000db0:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8000db2:	2304      	movs	r3, #4
        __HAL_UNLOCK(hrtc);
 8000db4:	7727      	strb	r7, [r4, #28]
        hrtc->State = HAL_RTC_STATE_ERROR;
 8000db6:	7763      	strb	r3, [r4, #29]
 8000db8:	e7d2      	b.n	8000d60 <HAL_RTC_SetTime+0x74>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8000dba:	22ff      	movs	r2, #255	; 0xff
 8000dbc:	6823      	ldr	r3, [r4, #0]
 8000dbe:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	7763      	strb	r3, [r4, #29]
   __HAL_UNLOCK(hrtc); 
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	7723      	strb	r3, [r4, #28]
   return HAL_OK;
 8000dc8:	e7cb      	b.n	8000d62 <HAL_RTC_SetTime+0x76>
 8000dca:	46c0      	nop			; (mov r8, r8)
 8000dcc:	007f7f7f 	.word	0x007f7f7f
 8000dd0:	fffbffff 	.word	0xfffbffff

08000dd4 <HAL_RTC_SetDate>:
{
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000dd8:	000d      	movs	r5, r1
 __HAL_LOCK(hrtc);
 8000dda:	7f01      	ldrb	r1, [r0, #28]
{
 8000ddc:	0004      	movs	r4, r0
 __HAL_LOCK(hrtc);
 8000dde:	001e      	movs	r6, r3
 8000de0:	2901      	cmp	r1, #1
 8000de2:	d031      	beq.n	8000e48 <HAL_RTC_SetDate+0x74>
 8000de4:	2101      	movs	r1, #1
  hrtc->State = HAL_RTC_STATE_BUSY; 
 8000de6:	7743      	strb	r3, [r0, #29]
 __HAL_LOCK(hrtc);
 8000de8:	7701      	strb	r1, [r0, #28]
 8000dea:	786b      	ldrb	r3, [r5, #1]
 8000dec:	78e8      	ldrb	r0, [r5, #3]
 8000dee:	78af      	ldrb	r7, [r5, #2]
 8000df0:	782e      	ldrb	r6, [r5, #0]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8000df2:	2a00      	cmp	r2, #0
 8000df4:	d148      	bne.n	8000e88 <HAL_RTC_SetDate+0xb4>
 8000df6:	3210      	adds	r2, #16
 8000df8:	4213      	tst	r3, r2
 8000dfa:	d002      	beq.n	8000e02 <HAL_RTC_SetDate+0x2e>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8000dfc:	4393      	bics	r3, r2
 8000dfe:	330a      	adds	r3, #10
 8000e00:	706b      	strb	r3, [r5, #1]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8000e02:	f7ff ff67 	bl	8000cd4 <RTC_ByteToBcd2>
 8000e06:	9001      	str	r0, [sp, #4]
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8000e08:	7868      	ldrb	r0, [r5, #1]
 8000e0a:	f7ff ff63 	bl	8000cd4 <RTC_ByteToBcd2>
 8000e0e:	0005      	movs	r5, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8000e10:	0038      	movs	r0, r7
 8000e12:	f7ff ff5f 	bl	8000cd4 <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8000e16:	9b01      	ldr	r3, [sp, #4]
                 ((uint32_t)sDate->WeekDay << 13U));   
 8000e18:	0376      	lsls	r6, r6, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8000e1a:	4330      	orrs	r0, r6
 8000e1c:	041e      	lsls	r6, r3, #16
 8000e1e:	4306      	orrs	r6, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8000e20:	022d      	lsls	r5, r5, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8000e22:	4335      	orrs	r5, r6
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000e24:	22ca      	movs	r2, #202	; 0xca
 8000e26:	6823      	ldr	r3, [r4, #0]
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8000e28:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000e2a:	625a      	str	r2, [r3, #36]	; 0x24
 8000e2c:	3a77      	subs	r2, #119	; 0x77
 8000e2e:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8000e30:	f7ff fee0 	bl	8000bf4 <RTC_EnterInitMode>
 8000e34:	6823      	ldr	r3, [r4, #0]
 8000e36:	1e06      	subs	r6, r0, #0
 8000e38:	d008      	beq.n	8000e4c <HAL_RTC_SetDate+0x78>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8000e3a:	22ff      	movs	r2, #255	; 0xff
 8000e3c:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8000e3e:	2304      	movs	r3, #4
 8000e40:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8000e42:	2300      	movs	r3, #0
 8000e44:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 8000e46:	2601      	movs	r6, #1
}
 8000e48:	0030      	movs	r0, r6
 8000e4a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8000e4c:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8000e4e:	4f12      	ldr	r7, [pc, #72]	; (8000e98 <HAL_RTC_SetDate+0xc4>)
 8000e50:	403d      	ands	r5, r7
 8000e52:	605d      	str	r5, [r3, #4]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8000e54:	68da      	ldr	r2, [r3, #12]
 8000e56:	438a      	bics	r2, r1
 8000e58:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8000e5a:	689b      	ldr	r3, [r3, #8]
 8000e5c:	069b      	lsls	r3, r3, #26
 8000e5e:	d40b      	bmi.n	8000e78 <HAL_RTC_SetDate+0xa4>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8000e60:	0020      	movs	r0, r4
 8000e62:	f7ff fead 	bl	8000bc0 <HAL_RTC_WaitForSynchro>
 8000e66:	2800      	cmp	r0, #0
 8000e68:	d006      	beq.n	8000e78 <HAL_RTC_SetDate+0xa4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8000e6a:	22ff      	movs	r2, #255	; 0xff
 8000e6c:	6823      	ldr	r3, [r4, #0]
 8000e6e:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8000e70:	2304      	movs	r3, #4
        __HAL_UNLOCK(hrtc);
 8000e72:	7726      	strb	r6, [r4, #28]
        hrtc->State = HAL_RTC_STATE_ERROR;
 8000e74:	7763      	strb	r3, [r4, #29]
 8000e76:	e7e6      	b.n	8000e46 <HAL_RTC_SetDate+0x72>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8000e78:	22ff      	movs	r2, #255	; 0xff
 8000e7a:	6823      	ldr	r3, [r4, #0]
 8000e7c:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8000e82:	2300      	movs	r3, #0
 8000e84:	7723      	strb	r3, [r4, #28]
    return HAL_OK;    
 8000e86:	e7df      	b.n	8000e48 <HAL_RTC_SetDate+0x74>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8000e88:	0400      	lsls	r0, r0, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8000e8a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8000e8c:	4303      	orrs	r3, r0
                  (((uint32_t)sDate->Month) << 8U) | \
 8000e8e:	431f      	orrs	r7, r3
                  (((uint32_t)sDate->WeekDay) << 13U));  
 8000e90:	0375      	lsls	r5, r6, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8000e92:	433d      	orrs	r5, r7
 8000e94:	e7c6      	b.n	8000e24 <HAL_RTC_SetDate+0x50>
 8000e96:	46c0      	nop			; (mov r8, r8)
 8000e98:	00ffff3f 	.word	0x00ffff3f

08000e9c <HAL_RTC_SetAlarm_IT>:
{
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ea0:	000c      	movs	r4, r1
  __HAL_LOCK(hrtc);
 8000ea2:	7f01      	ldrb	r1, [r0, #28]
{
 8000ea4:	0005      	movs	r5, r0
 8000ea6:	b085      	sub	sp, #20
  __HAL_LOCK(hrtc);
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	2901      	cmp	r1, #1
 8000eac:	d100      	bne.n	8000eb0 <HAL_RTC_SetAlarm_IT+0x14>
 8000eae:	e082      	b.n	8000fb6 <HAL_RTC_SetAlarm_IT+0x11a>
 8000eb0:	2101      	movs	r1, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 8000eb2:	776b      	strb	r3, [r5, #29]
 8000eb4:	682b      	ldr	r3, [r5, #0]
  __HAL_LOCK(hrtc);
 8000eb6:	7729      	strb	r1, [r5, #28]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8000eb8:	689b      	ldr	r3, [r3, #8]
 8000eba:	313f      	adds	r1, #63	; 0x3f
 8000ebc:	7820      	ldrb	r0, [r4, #0]
 8000ebe:	7866      	ldrb	r6, [r4, #1]
 8000ec0:	78a7      	ldrb	r7, [r4, #2]
 8000ec2:	400b      	ands	r3, r1
  if(Format == RTC_FORMAT_BIN)
 8000ec4:	2a00      	cmp	r2, #0
 8000ec6:	d157      	bne.n	8000f78 <HAL_RTC_SetAlarm_IT+0xdc>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d100      	bne.n	8000ece <HAL_RTC_SetAlarm_IT+0x32>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8000ecc:	70e3      	strb	r3, [r4, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8000ece:	f7ff ff01 	bl	8000cd4 <RTC_ByteToBcd2>
 8000ed2:	9001      	str	r0, [sp, #4]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8000ed4:	0030      	movs	r0, r6
 8000ed6:	f7ff fefd 	bl	8000cd4 <RTC_ByteToBcd2>
 8000eda:	0006      	movs	r6, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8000edc:	0038      	movs	r0, r7
 8000ede:	f7ff fef9 	bl	8000cd4 <RTC_ByteToBcd2>
 8000ee2:	0007      	movs	r7, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8000ee4:	1c63      	adds	r3, r4, #1
 8000ee6:	7fd8      	ldrb	r0, [r3, #31]
 8000ee8:	f7ff fef4 	bl	8000cd4 <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8000eec:	6962      	ldr	r2, [r4, #20]
 8000eee:	69e3      	ldr	r3, [r4, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8000ef0:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8000ef2:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8000ef4:	78e2      	ldrb	r2, [r4, #3]
 8000ef6:	0412      	lsls	r2, r2, #16
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	431f      	orrs	r7, r3
 8000efc:	9b01      	ldr	r3, [sp, #4]
 8000efe:	041b      	lsls	r3, r3, #16
 8000f00:	431f      	orrs	r7, r3
 8000f02:	433e      	orrs	r6, r7
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000f04:	22ca      	movs	r2, #202	; 0xca
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8000f06:	6863      	ldr	r3, [r4, #4]
  __HAL_RTC_ALARMA_DISABLE(hrtc);
 8000f08:	492c      	ldr	r1, [pc, #176]	; (8000fbc <HAL_RTC_SetAlarm_IT+0x120>)
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8000f0a:	9301      	str	r3, [sp, #4]
 8000f0c:	69a3      	ldr	r3, [r4, #24]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8000f0e:	0600      	lsls	r0, r0, #24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8000f10:	9302      	str	r3, [sp, #8]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000f12:	682b      	ldr	r3, [r5, #0]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8000f14:	4306      	orrs	r6, r0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000f16:	625a      	str	r2, [r3, #36]	; 0x24
 8000f18:	3a77      	subs	r2, #119	; 0x77
 8000f1a:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RTC_ALARMA_DISABLE(hrtc);
 8000f1c:	689a      	ldr	r2, [r3, #8]
  while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8000f1e:	2701      	movs	r7, #1
  __HAL_RTC_ALARMA_DISABLE(hrtc);
 8000f20:	400a      	ands	r2, r1
 8000f22:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8000f24:	68d9      	ldr	r1, [r3, #12]
 8000f26:	4a26      	ldr	r2, [pc, #152]	; (8000fc0 <HAL_RTC_SetAlarm_IT+0x124>)
 8000f28:	b2c9      	uxtb	r1, r1
 8000f2a:	430a      	orrs	r2, r1
 8000f2c:	60da      	str	r2, [r3, #12]
  tickstart = HAL_GetTick();
 8000f2e:	f7ff f9bd 	bl	80002ac <HAL_GetTick>
 8000f32:	9003      	str	r0, [sp, #12]
  while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8000f34:	682b      	ldr	r3, [r5, #0]
 8000f36:	68dc      	ldr	r4, [r3, #12]
 8000f38:	403c      	ands	r4, r7
 8000f3a:	d02e      	beq.n	8000f9a <HAL_RTC_SetAlarm_IT+0xfe>
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8000f3c:	9902      	ldr	r1, [sp, #8]
 8000f3e:	9a01      	ldr	r2, [sp, #4]
  hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8000f40:	61de      	str	r6, [r3, #28]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8000f42:	430a      	orrs	r2, r1
  hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8000f44:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_RTC_ALARMA_ENABLE(hrtc);
 8000f46:	2280      	movs	r2, #128	; 0x80
 8000f48:	6899      	ldr	r1, [r3, #8]
 8000f4a:	0052      	lsls	r2, r2, #1
 8000f4c:	430a      	orrs	r2, r1
 8000f4e:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8000f50:	2280      	movs	r2, #128	; 0x80
 8000f52:	6899      	ldr	r1, [r3, #8]
 8000f54:	0152      	lsls	r2, r2, #5
 8000f56:	430a      	orrs	r2, r1
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8000f58:	2180      	movs	r1, #128	; 0x80
  __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8000f5a:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8000f5c:	4a19      	ldr	r2, [pc, #100]	; (8000fc4 <HAL_RTC_SetAlarm_IT+0x128>)
 8000f5e:	0289      	lsls	r1, r1, #10
 8000f60:	6810      	ldr	r0, [r2, #0]
 8000f62:	4308      	orrs	r0, r1
 8000f64:	6010      	str	r0, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8000f66:	6890      	ldr	r0, [r2, #8]
 8000f68:	4301      	orrs	r1, r0
 8000f6a:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(hrtc);  
 8000f6c:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8000f6e:	22ff      	movs	r2, #255	; 0xff
 8000f70:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY; 
 8000f72:	776f      	strb	r7, [r5, #29]
  __HAL_UNLOCK(hrtc);  
 8000f74:	7728      	strb	r0, [r5, #28]
  return HAL_OK;
 8000f76:	e01e      	b.n	8000fb6 <HAL_RTC_SetAlarm_IT+0x11a>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d100      	bne.n	8000f7e <HAL_RTC_SetAlarm_IT+0xe2>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8000f7c:	70e3      	strb	r3, [r4, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8000f7e:	69e3      	ldr	r3, [r4, #28]
 8000f80:	6962      	ldr	r2, [r4, #20]
 8000f82:	0400      	lsls	r0, r0, #16
 8000f84:	4313      	orrs	r3, r2
 8000f86:	431f      	orrs	r7, r3
 8000f88:	4307      	orrs	r7, r0
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8000f8a:	78e0      	ldrb	r0, [r4, #3]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8000f8c:	0236      	lsls	r6, r6, #8
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8000f8e:	0400      	lsls	r0, r0, #16
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8000f90:	433e      	orrs	r6, r7
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8000f92:	1c63      	adds	r3, r4, #1
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8000f94:	4306      	orrs	r6, r0
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8000f96:	7fd8      	ldrb	r0, [r3, #31]
 8000f98:	e7b4      	b.n	8000f04 <HAL_RTC_SetAlarm_IT+0x68>
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000f9a:	f7ff f987 	bl	80002ac <HAL_GetTick>
 8000f9e:	9b03      	ldr	r3, [sp, #12]
 8000fa0:	1ac0      	subs	r0, r0, r3
 8000fa2:	23fa      	movs	r3, #250	; 0xfa
 8000fa4:	009b      	lsls	r3, r3, #2
 8000fa6:	4298      	cmp	r0, r3
 8000fa8:	d9c4      	bls.n	8000f34 <HAL_RTC_SetAlarm_IT+0x98>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8000faa:	22ff      	movs	r2, #255	; 0xff
      hrtc->State = HAL_RTC_STATE_TIMEOUT; 
 8000fac:	2003      	movs	r0, #3
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8000fae:	682b      	ldr	r3, [r5, #0]
 8000fb0:	625a      	str	r2, [r3, #36]	; 0x24
      hrtc->State = HAL_RTC_STATE_TIMEOUT; 
 8000fb2:	7768      	strb	r0, [r5, #29]
      __HAL_UNLOCK(hrtc);
 8000fb4:	772c      	strb	r4, [r5, #28]
}
 8000fb6:	b005      	add	sp, #20
 8000fb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fba:	46c0      	nop			; (mov r8, r8)
 8000fbc:	fffffeff 	.word	0xfffffeff
 8000fc0:	fffffe7f 	.word	0xfffffe7f
 8000fc4:	40010400 	.word	0x40010400

08000fc8 <HAL_UART_Receive_IT>:
  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8000fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8000fca:	0005      	movs	r5, r0
 8000fcc:	356a      	adds	r5, #106	; 0x6a
 8000fce:	782c      	ldrb	r4, [r5, #0]
{
 8000fd0:	0003      	movs	r3, r0

    return xHigherPriorityTaskWoken;
  }
  else
  {
    return HAL_BUSY;
 8000fd2:	2002      	movs	r0, #2
  if(huart->RxState == HAL_UART_STATE_READY)
 8000fd4:	2c20      	cmp	r4, #32
 8000fd6:	d138      	bne.n	800104a <HAL_UART_Receive_IT+0x82>
      return HAL_ERROR;
 8000fd8:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8000fda:	2900      	cmp	r1, #0
 8000fdc:	d035      	beq.n	800104a <HAL_UART_Receive_IT+0x82>
 8000fde:	2a00      	cmp	r2, #0
 8000fe0:	d033      	beq.n	800104a <HAL_UART_Receive_IT+0x82>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000fe2:	2480      	movs	r4, #128	; 0x80
 8000fe4:	689e      	ldr	r6, [r3, #8]
 8000fe6:	0164      	lsls	r4, r4, #5
 8000fe8:	42a6      	cmp	r6, r4
 8000fea:	d104      	bne.n	8000ff6 <HAL_UART_Receive_IT+0x2e>
 8000fec:	691c      	ldr	r4, [r3, #16]
 8000fee:	2c00      	cmp	r4, #0
 8000ff0:	d101      	bne.n	8000ff6 <HAL_UART_Receive_IT+0x2e>
      if((((uint32_t)pData)&1U) != 0U)
 8000ff2:	4201      	tst	r1, r0
 8000ff4:	d129      	bne.n	800104a <HAL_UART_Receive_IT+0x82>
    __HAL_LOCK(huart);
 8000ff6:	001c      	movs	r4, r3
 8000ff8:	3468      	adds	r4, #104	; 0x68
 8000ffa:	7827      	ldrb	r7, [r4, #0]
    return HAL_BUSY;
 8000ffc:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8000ffe:	2f01      	cmp	r7, #1
 8001000:	d023      	beq.n	800104a <HAL_UART_Receive_IT+0x82>
 8001002:	3801      	subs	r0, #1
 8001004:	7020      	strb	r0, [r4, #0]
    huart->pRxBuffPtr = pData;
 8001006:	6559      	str	r1, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8001008:	0019      	movs	r1, r3
 800100a:	3158      	adds	r1, #88	; 0x58
 800100c:	800a      	strh	r2, [r1, #0]
    huart->RxXferCount = Size;
 800100e:	804a      	strh	r2, [r1, #2]
    UART_MASK_COMPUTATION(huart);
 8001010:	2280      	movs	r2, #128	; 0x80
 8001012:	0152      	lsls	r2, r2, #5
 8001014:	4296      	cmp	r6, r2
 8001016:	d11b      	bne.n	8001050 <HAL_UART_Receive_IT+0x88>
 8001018:	691a      	ldr	r2, [r3, #16]
 800101a:	2a00      	cmp	r2, #0
 800101c:	d116      	bne.n	800104c <HAL_UART_Receive_IT+0x84>
 800101e:	4914      	ldr	r1, [pc, #80]	; (8001070 <HAL_UART_Receive_IT+0xa8>)
 8001020:	001a      	movs	r2, r3
 8001022:	325c      	adds	r2, #92	; 0x5c
 8001024:	8011      	strh	r1, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001026:	2200      	movs	r2, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001028:	2122      	movs	r1, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800102a:	66da      	str	r2, [r3, #108]	; 0x6c
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800102c:	681b      	ldr	r3, [r3, #0]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800102e:	7029      	strb	r1, [r5, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001030:	6899      	ldr	r1, [r3, #8]
    __HAL_UNLOCK(huart);
 8001032:	7022      	strb	r2, [r4, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001034:	3201      	adds	r2, #1
 8001036:	430a      	orrs	r2, r1
 8001038:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800103a:	2290      	movs	r2, #144	; 0x90
 800103c:	6819      	ldr	r1, [r3, #0]
 800103e:	0052      	lsls	r2, r2, #1
 8001040:	430a      	orrs	r2, r1
 8001042:	601a      	str	r2, [r3, #0]
    return xHigherPriorityTaskWoken;
 8001044:	4b0b      	ldr	r3, [pc, #44]	; (8001074 <HAL_UART_Receive_IT+0xac>)
 8001046:	6818      	ldr	r0, [r3, #0]
 8001048:	b2c0      	uxtb	r0, r0
  }
}
 800104a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    UART_MASK_COMPUTATION(huart);
 800104c:	21ff      	movs	r1, #255	; 0xff
 800104e:	e7e7      	b.n	8001020 <HAL_UART_Receive_IT+0x58>
 8001050:	2e00      	cmp	r6, #0
 8001052:	d104      	bne.n	800105e <HAL_UART_Receive_IT+0x96>
 8001054:	691a      	ldr	r2, [r3, #16]
 8001056:	2a00      	cmp	r2, #0
 8001058:	d0f8      	beq.n	800104c <HAL_UART_Receive_IT+0x84>
 800105a:	217f      	movs	r1, #127	; 0x7f
 800105c:	e7e0      	b.n	8001020 <HAL_UART_Receive_IT+0x58>
 800105e:	2280      	movs	r2, #128	; 0x80
 8001060:	0552      	lsls	r2, r2, #21
 8001062:	4296      	cmp	r6, r2
 8001064:	d1df      	bne.n	8001026 <HAL_UART_Receive_IT+0x5e>
 8001066:	691a      	ldr	r2, [r3, #16]
 8001068:	2a00      	cmp	r2, #0
 800106a:	d0f6      	beq.n	800105a <HAL_UART_Receive_IT+0x92>
 800106c:	213f      	movs	r1, #63	; 0x3f
 800106e:	e7d7      	b.n	8001020 <HAL_UART_Receive_IT+0x58>
 8001070:	000001ff 	.word	0x000001ff
 8001074:	20000ec0 	.word	0x20000ec0

08001078 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001078:	b570      	push	{r4, r5, r6, lr}
 800107a:	0004      	movs	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800107c:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800107e:	69c2      	ldr	r2, [r0, #28]
 8001080:	6883      	ldr	r3, [r0, #8]
 8001082:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001084:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001086:	4303      	orrs	r3, r0
 8001088:	6960      	ldr	r0, [r4, #20]
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800108a:	4e3f      	ldr	r6, [pc, #252]	; (8001188 <UART_SetConfig+0x110>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800108c:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800108e:	483f      	ldr	r0, [pc, #252]	; (800118c <UART_SetConfig+0x114>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001090:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001092:	4001      	ands	r1, r0
 8001094:	430b      	orrs	r3, r1
 8001096:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001098:	686b      	ldr	r3, [r5, #4]
 800109a:	493d      	ldr	r1, [pc, #244]	; (8001190 <UART_SetConfig+0x118>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800109c:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800109e:	400b      	ands	r3, r1
 80010a0:	68e1      	ldr	r1, [r4, #12]
 80010a2:	430b      	orrs	r3, r1
 80010a4:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80010a6:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80010a8:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80010aa:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80010ac:	4839      	ldr	r0, [pc, #228]	; (8001194 <UART_SetConfig+0x11c>)
 80010ae:	4001      	ands	r1, r0
 80010b0:	430b      	orrs	r3, r1
 80010b2:	60ab      	str	r3, [r5, #8]
 80010b4:	2380      	movs	r3, #128	; 0x80
 80010b6:	021b      	lsls	r3, r3, #8
  UART_GETCLOCKSOURCE(huart, clocksource);
 80010b8:	42b5      	cmp	r5, r6
 80010ba:	d110      	bne.n	80010de <UART_SetConfig+0x66>
 80010bc:	2003      	movs	r0, #3
 80010be:	4936      	ldr	r1, [pc, #216]	; (8001198 <UART_SetConfig+0x120>)
 80010c0:	6b09      	ldr	r1, [r1, #48]	; 0x30
 80010c2:	4001      	ands	r1, r0
 80010c4:	4835      	ldr	r0, [pc, #212]	; (800119c <UART_SetConfig+0x124>)
 80010c6:	5c40      	ldrb	r0, [r0, r1]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d013      	beq.n	80010f4 <UART_SetConfig+0x7c>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 80010cc:	2808      	cmp	r0, #8
 80010ce:	d858      	bhi.n	8001182 <UART_SetConfig+0x10a>
 80010d0:	f7ff f82c 	bl	800012c <__gnu_thumb1_case_uqi>
 80010d4:	57425737 	.word	0x57425737
 80010d8:	5757574b 	.word	0x5757574b
 80010dc:	50          	.byte	0x50
 80010dd:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80010de:	4930      	ldr	r1, [pc, #192]	; (80011a0 <UART_SetConfig+0x128>)
 80010e0:	428d      	cmp	r5, r1
 80010e2:	d14c      	bne.n	800117e <UART_SetConfig+0x106>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d12c      	bne.n	8001142 <UART_SetConfig+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80010e8:	f7ff fcb2 	bl	8000a50 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80010ec:	6863      	ldr	r3, [r4, #4]
 80010ee:	0040      	lsls	r0, r0, #1
 80010f0:	085b      	lsrs	r3, r3, #1
 80010f2:	e00b      	b.n	800110c <UART_SetConfig+0x94>
    switch (clocksource)
 80010f4:	2808      	cmp	r0, #8
 80010f6:	d821      	bhi.n	800113c <UART_SetConfig+0xc4>
 80010f8:	f7ff f80e 	bl	8000118 <__gnu_thumb1_case_sqi>
 80010fc:	200520f6 	.word	0x200520f6
 8001100:	20202018 	.word	0x20202018
 8001104:	1b          	.byte	0x1b
 8001105:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001106:	6863      	ldr	r3, [r4, #4]
 8001108:	0858      	lsrs	r0, r3, #1
 800110a:	4b26      	ldr	r3, [pc, #152]	; (80011a4 <UART_SetConfig+0x12c>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800110c:	18c0      	adds	r0, r0, r3
 800110e:	6861      	ldr	r1, [r4, #4]
 8001110:	f7ff f816 	bl	8000140 <__udivsi3>
 8001114:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8001116:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8001118:	220f      	movs	r2, #15
 800111a:	0019      	movs	r1, r3
 800111c:	4391      	bics	r1, r2
 800111e:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001120:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 8001122:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001124:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8001126:	4313      	orrs	r3, r2
 8001128:	60cb      	str	r3, [r1, #12]
    }
  }

  return ret;

}
 800112a:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800112c:	f7ff fbc8 	bl	80008c0 <HAL_RCC_GetSysClockFreq>
 8001130:	e7dc      	b.n	80010ec <UART_SetConfig+0x74>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001132:	6863      	ldr	r3, [r4, #4]
 8001134:	0858      	lsrs	r0, r3, #1
 8001136:	2380      	movs	r3, #128	; 0x80
 8001138:	025b      	lsls	r3, r3, #9
 800113a:	e7e7      	b.n	800110c <UART_SetConfig+0x94>
        ret = HAL_ERROR;
 800113c:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 800113e:	2300      	movs	r3, #0
 8001140:	e7ea      	b.n	8001118 <UART_SetConfig+0xa0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001142:	f7ff fc85 	bl	8000a50 <HAL_RCC_GetPCLK1Freq>
 8001146:	6861      	ldr	r1, [r4, #4]
 8001148:	084b      	lsrs	r3, r1, #1
 800114a:	1818      	adds	r0, r3, r0
 800114c:	f7fe fff8 	bl	8000140 <__udivsi3>
 8001150:	b280      	uxth	r0, r0
 8001152:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001154:	2000      	movs	r0, #0
        break;
 8001156:	e7e8      	b.n	800112a <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001158:	6861      	ldr	r1, [r4, #4]
 800115a:	4b13      	ldr	r3, [pc, #76]	; (80011a8 <UART_SetConfig+0x130>)
 800115c:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800115e:	18c0      	adds	r0, r0, r3
 8001160:	f7fe ffee 	bl	8000140 <__udivsi3>
 8001164:	b280      	uxth	r0, r0
 8001166:	60f0      	str	r0, [r6, #12]
 8001168:	e7f4      	b.n	8001154 <UART_SetConfig+0xdc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800116a:	f7ff fba9 	bl	80008c0 <HAL_RCC_GetSysClockFreq>
 800116e:	6861      	ldr	r1, [r4, #4]
 8001170:	084b      	lsrs	r3, r1, #1
 8001172:	e7f4      	b.n	800115e <UART_SetConfig+0xe6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001174:	2380      	movs	r3, #128	; 0x80
 8001176:	6861      	ldr	r1, [r4, #4]
 8001178:	021b      	lsls	r3, r3, #8
 800117a:	0848      	lsrs	r0, r1, #1
 800117c:	e7ef      	b.n	800115e <UART_SetConfig+0xe6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800117e:	429a      	cmp	r2, r3
 8001180:	d0dc      	beq.n	800113c <UART_SetConfig+0xc4>
        ret = HAL_ERROR;
 8001182:	2001      	movs	r0, #1
  return ret;
 8001184:	e7d1      	b.n	800112a <UART_SetConfig+0xb2>
 8001186:	46c0      	nop			; (mov r8, r8)
 8001188:	40013800 	.word	0x40013800
 800118c:	efff69f3 	.word	0xefff69f3
 8001190:	ffffcfff 	.word	0xffffcfff
 8001194:	fffff4ff 	.word	0xfffff4ff
 8001198:	40021000 	.word	0x40021000
 800119c:	08003674 	.word	0x08003674
 80011a0:	40004400 	.word	0x40004400
 80011a4:	00f42400 	.word	0x00f42400
 80011a8:	007a1200 	.word	0x007a1200

080011ac <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80011ac:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80011ae:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80011b0:	07da      	lsls	r2, r3, #31
 80011b2:	d506      	bpl.n	80011c2 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80011b4:	6801      	ldr	r1, [r0, #0]
 80011b6:	4c28      	ldr	r4, [pc, #160]	; (8001258 <UART_AdvFeatureConfig+0xac>)
 80011b8:	684a      	ldr	r2, [r1, #4]
 80011ba:	4022      	ands	r2, r4
 80011bc:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80011be:	4322      	orrs	r2, r4
 80011c0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80011c2:	079a      	lsls	r2, r3, #30
 80011c4:	d506      	bpl.n	80011d4 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80011c6:	6801      	ldr	r1, [r0, #0]
 80011c8:	4c24      	ldr	r4, [pc, #144]	; (800125c <UART_AdvFeatureConfig+0xb0>)
 80011ca:	684a      	ldr	r2, [r1, #4]
 80011cc:	4022      	ands	r2, r4
 80011ce:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80011d0:	4322      	orrs	r2, r4
 80011d2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80011d4:	075a      	lsls	r2, r3, #29
 80011d6:	d506      	bpl.n	80011e6 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80011d8:	6801      	ldr	r1, [r0, #0]
 80011da:	4c21      	ldr	r4, [pc, #132]	; (8001260 <UART_AdvFeatureConfig+0xb4>)
 80011dc:	684a      	ldr	r2, [r1, #4]
 80011de:	4022      	ands	r2, r4
 80011e0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80011e2:	4322      	orrs	r2, r4
 80011e4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80011e6:	071a      	lsls	r2, r3, #28
 80011e8:	d506      	bpl.n	80011f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80011ea:	6801      	ldr	r1, [r0, #0]
 80011ec:	4c1d      	ldr	r4, [pc, #116]	; (8001264 <UART_AdvFeatureConfig+0xb8>)
 80011ee:	684a      	ldr	r2, [r1, #4]
 80011f0:	4022      	ands	r2, r4
 80011f2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80011f4:	4322      	orrs	r2, r4
 80011f6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80011f8:	06da      	lsls	r2, r3, #27
 80011fa:	d506      	bpl.n	800120a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80011fc:	6801      	ldr	r1, [r0, #0]
 80011fe:	4c1a      	ldr	r4, [pc, #104]	; (8001268 <UART_AdvFeatureConfig+0xbc>)
 8001200:	688a      	ldr	r2, [r1, #8]
 8001202:	4022      	ands	r2, r4
 8001204:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001206:	4322      	orrs	r2, r4
 8001208:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800120a:	069a      	lsls	r2, r3, #26
 800120c:	d506      	bpl.n	800121c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800120e:	6801      	ldr	r1, [r0, #0]
 8001210:	4c16      	ldr	r4, [pc, #88]	; (800126c <UART_AdvFeatureConfig+0xc0>)
 8001212:	688a      	ldr	r2, [r1, #8]
 8001214:	4022      	ands	r2, r4
 8001216:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001218:	4322      	orrs	r2, r4
 800121a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800121c:	065a      	lsls	r2, r3, #25
 800121e:	d510      	bpl.n	8001242 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001220:	6801      	ldr	r1, [r0, #0]
 8001222:	4d13      	ldr	r5, [pc, #76]	; (8001270 <UART_AdvFeatureConfig+0xc4>)
 8001224:	684a      	ldr	r2, [r1, #4]
 8001226:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001228:	402a      	ands	r2, r5
 800122a:	4322      	orrs	r2, r4
 800122c:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800122e:	2280      	movs	r2, #128	; 0x80
 8001230:	0352      	lsls	r2, r2, #13
 8001232:	4294      	cmp	r4, r2
 8001234:	d105      	bne.n	8001242 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001236:	684a      	ldr	r2, [r1, #4]
 8001238:	4c0e      	ldr	r4, [pc, #56]	; (8001274 <UART_AdvFeatureConfig+0xc8>)
 800123a:	4022      	ands	r2, r4
 800123c:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800123e:	4322      	orrs	r2, r4
 8001240:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001242:	061b      	lsls	r3, r3, #24
 8001244:	d506      	bpl.n	8001254 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001246:	6802      	ldr	r2, [r0, #0]
 8001248:	490b      	ldr	r1, [pc, #44]	; (8001278 <UART_AdvFeatureConfig+0xcc>)
 800124a:	6853      	ldr	r3, [r2, #4]
 800124c:	400b      	ands	r3, r1
 800124e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001250:	430b      	orrs	r3, r1
 8001252:	6053      	str	r3, [r2, #4]
  }
}
 8001254:	bd30      	pop	{r4, r5, pc}
 8001256:	46c0      	nop			; (mov r8, r8)
 8001258:	fffdffff 	.word	0xfffdffff
 800125c:	fffeffff 	.word	0xfffeffff
 8001260:	fffbffff 	.word	0xfffbffff
 8001264:	ffff7fff 	.word	0xffff7fff
 8001268:	ffffefff 	.word	0xffffefff
 800126c:	ffffdfff 	.word	0xffffdfff
 8001270:	ffefffff 	.word	0xffefffff
 8001274:	ff9fffff 	.word	0xff9fffff
 8001278:	fff7ffff 	.word	0xfff7ffff

0800127c <HAL_UART_Init>:
{
 800127c:	b570      	push	{r4, r5, r6, lr}
 800127e:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 8001280:	d101      	bne.n	8001286 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8001282:	2001      	movs	r0, #1
}
 8001284:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 8001286:	0005      	movs	r5, r0
 8001288:	3569      	adds	r5, #105	; 0x69
 800128a:	782b      	ldrb	r3, [r5, #0]
 800128c:	b2db      	uxtb	r3, r3
 800128e:	2b00      	cmp	r3, #0
 8001290:	d104      	bne.n	800129c <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8001292:	0002      	movs	r2, r0
 8001294:	3268      	adds	r2, #104	; 0x68
 8001296:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8001298:	f001 fc84 	bl	8002ba4 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800129c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800129e:	2101      	movs	r1, #1
 80012a0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80012a2:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80012a4:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80012a6:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80012a8:	438b      	bics	r3, r1
 80012aa:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80012ac:	f7ff fee4 	bl	8001078 <UART_SetConfig>
 80012b0:	2801      	cmp	r0, #1
 80012b2:	d0e6      	beq.n	8001282 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80012b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d002      	beq.n	80012c0 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 80012ba:	0020      	movs	r0, r4
 80012bc:	f7ff ff76 	bl	80011ac <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80012c0:	6823      	ldr	r3, [r4, #0]
 80012c2:	490b      	ldr	r1, [pc, #44]	; (80012f0 <HAL_UART_Init+0x74>)
 80012c4:	685a      	ldr	r2, [r3, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012c6:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80012c8:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80012ca:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80012cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80012ce:	689a      	ldr	r2, [r3, #8]
 80012d0:	438a      	bics	r2, r1
 80012d2:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80012d4:	2201      	movs	r2, #1
 80012d6:	6819      	ldr	r1, [r3, #0]
 80012d8:	430a      	orrs	r2, r1
 80012da:	601a      	str	r2, [r3, #0]
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
 80012dc:	0022      	movs	r2, r4
  huart->gState  = HAL_UART_STATE_READY;
 80012de:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012e0:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 80012e2:	326a      	adds	r2, #106	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80012e4:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 80012e6:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 80012e8:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 80012ea:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 80012ec:	e7ca      	b.n	8001284 <HAL_UART_Init+0x8>
 80012ee:	46c0      	nop			; (mov r8, r8)
 80012f0:	fffff7ff 	.word	0xfffff7ff

080012f4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80012f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012f6:	0004      	movs	r4, r0
 80012f8:	000e      	movs	r6, r1
 80012fa:	0015      	movs	r5, r2
 80012fc:	001f      	movs	r7, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80012fe:	6822      	ldr	r2, [r4, #0]
 8001300:	69d3      	ldr	r3, [r2, #28]
 8001302:	4033      	ands	r3, r6
 8001304:	1b9b      	subs	r3, r3, r6
 8001306:	4259      	negs	r1, r3
 8001308:	414b      	adcs	r3, r1
 800130a:	42ab      	cmp	r3, r5
 800130c:	d001      	beq.n	8001312 <UART_WaitOnFlagUntilTimeout+0x1e>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800130e:	2000      	movs	r0, #0
 8001310:	e018      	b.n	8001344 <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 8001312:	9b06      	ldr	r3, [sp, #24]
 8001314:	3301      	adds	r3, #1
 8001316:	d0f3      	beq.n	8001300 <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001318:	9b06      	ldr	r3, [sp, #24]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d113      	bne.n	8001346 <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800131e:	6823      	ldr	r3, [r4, #0]
 8001320:	490c      	ldr	r1, [pc, #48]	; (8001354 <UART_WaitOnFlagUntilTimeout+0x60>)
 8001322:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8001324:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001326:	400a      	ands	r2, r1
 8001328:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800132a:	689a      	ldr	r2, [r3, #8]
 800132c:	31a3      	adds	r1, #163	; 0xa3
 800132e:	31ff      	adds	r1, #255	; 0xff
 8001330:	438a      	bics	r2, r1
 8001332:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8001334:	0022      	movs	r2, r4
 8001336:	2320      	movs	r3, #32
 8001338:	3269      	adds	r2, #105	; 0x69
 800133a:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 800133c:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 800133e:	2300      	movs	r3, #0
 8001340:	3468      	adds	r4, #104	; 0x68
 8001342:	7023      	strb	r3, [r4, #0]
}
 8001344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001346:	f7fe ffb1 	bl	80002ac <HAL_GetTick>
 800134a:	9b06      	ldr	r3, [sp, #24]
 800134c:	1bc0      	subs	r0, r0, r7
 800134e:	4283      	cmp	r3, r0
 8001350:	d2d5      	bcs.n	80012fe <UART_WaitOnFlagUntilTimeout+0xa>
 8001352:	e7e4      	b.n	800131e <UART_WaitOnFlagUntilTimeout+0x2a>
 8001354:	fffffe5f 	.word	0xfffffe5f

08001358 <HAL_UART_Transmit>:
{
 8001358:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 800135a:	0007      	movs	r7, r0
{
 800135c:	b085      	sub	sp, #20
 800135e:	9303      	str	r3, [sp, #12]
  if(huart->gState == HAL_UART_STATE_READY)
 8001360:	3769      	adds	r7, #105	; 0x69
 8001362:	783b      	ldrb	r3, [r7, #0]
{
 8001364:	0004      	movs	r4, r0
 8001366:	000d      	movs	r5, r1
 8001368:	0016      	movs	r6, r2
    return HAL_BUSY;
 800136a:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 800136c:	2b20      	cmp	r3, #32
 800136e:	d146      	bne.n	80013fe <HAL_UART_Transmit+0xa6>
      return  HAL_ERROR;
 8001370:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8001372:	2900      	cmp	r1, #0
 8001374:	d043      	beq.n	80013fe <HAL_UART_Transmit+0xa6>
 8001376:	2a00      	cmp	r2, #0
 8001378:	d041      	beq.n	80013fe <HAL_UART_Transmit+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800137a:	2380      	movs	r3, #128	; 0x80
 800137c:	68a2      	ldr	r2, [r4, #8]
 800137e:	015b      	lsls	r3, r3, #5
 8001380:	429a      	cmp	r2, r3
 8001382:	d104      	bne.n	800138e <HAL_UART_Transmit+0x36>
 8001384:	6923      	ldr	r3, [r4, #16]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d101      	bne.n	800138e <HAL_UART_Transmit+0x36>
      if((((uint32_t)pData)&1U) != 0U)
 800138a:	4201      	tst	r1, r0
 800138c:	d137      	bne.n	80013fe <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 800138e:	0023      	movs	r3, r4
 8001390:	3368      	adds	r3, #104	; 0x68
 8001392:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8001394:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8001396:	2a01      	cmp	r2, #1
 8001398:	d031      	beq.n	80013fe <HAL_UART_Transmit+0xa6>
 800139a:	2201      	movs	r2, #1
 800139c:	701a      	strb	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800139e:	2300      	movs	r3, #0
 80013a0:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80013a2:	3321      	adds	r3, #33	; 0x21
 80013a4:	703b      	strb	r3, [r7, #0]
    tickstart = HAL_GetTick();
 80013a6:	f7fe ff81 	bl	80002ac <HAL_GetTick>
    huart->TxXferSize = Size;
 80013aa:	0023      	movs	r3, r4
 80013ac:	3350      	adds	r3, #80	; 0x50
 80013ae:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 80013b0:	805e      	strh	r6, [r3, #2]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80013b2:	2680      	movs	r6, #128	; 0x80
    tickstart = HAL_GetTick();
 80013b4:	9002      	str	r0, [sp, #8]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80013b6:	0176      	lsls	r6, r6, #5
    while(huart->TxXferCount > 0)
 80013b8:	0021      	movs	r1, r4
 80013ba:	3152      	adds	r1, #82	; 0x52
 80013bc:	880a      	ldrh	r2, [r1, #0]
 80013be:	b292      	uxth	r2, r2
 80013c0:	2a00      	cmp	r2, #0
 80013c2:	d10d      	bne.n	80013e0 <HAL_UART_Transmit+0x88>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80013c4:	9b03      	ldr	r3, [sp, #12]
 80013c6:	2140      	movs	r1, #64	; 0x40
 80013c8:	9300      	str	r3, [sp, #0]
 80013ca:	0020      	movs	r0, r4
 80013cc:	9b02      	ldr	r3, [sp, #8]
 80013ce:	f7ff ff91 	bl	80012f4 <UART_WaitOnFlagUntilTimeout>
 80013d2:	2800      	cmp	r0, #0
 80013d4:	d112      	bne.n	80013fc <HAL_UART_Transmit+0xa4>
    huart->gState = HAL_UART_STATE_READY;
 80013d6:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 80013d8:	3468      	adds	r4, #104	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 80013da:	703b      	strb	r3, [r7, #0]
    __HAL_UNLOCK(huart);
 80013dc:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 80013de:	e00e      	b.n	80013fe <HAL_UART_Transmit+0xa6>
      huart->TxXferCount--;
 80013e0:	880b      	ldrh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80013e2:	2200      	movs	r2, #0
      huart->TxXferCount--;
 80013e4:	3b01      	subs	r3, #1
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	800b      	strh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80013ea:	9b03      	ldr	r3, [sp, #12]
 80013ec:	2180      	movs	r1, #128	; 0x80
 80013ee:	9300      	str	r3, [sp, #0]
 80013f0:	0020      	movs	r0, r4
 80013f2:	9b02      	ldr	r3, [sp, #8]
 80013f4:	f7ff ff7e 	bl	80012f4 <UART_WaitOnFlagUntilTimeout>
 80013f8:	2800      	cmp	r0, #0
 80013fa:	d002      	beq.n	8001402 <HAL_UART_Transmit+0xaa>
        return HAL_TIMEOUT;
 80013fc:	2003      	movs	r0, #3
}
 80013fe:	b005      	add	sp, #20
 8001400:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001402:	68a3      	ldr	r3, [r4, #8]
 8001404:	6822      	ldr	r2, [r4, #0]
 8001406:	42b3      	cmp	r3, r6
 8001408:	d108      	bne.n	800141c <HAL_UART_Transmit+0xc4>
 800140a:	6923      	ldr	r3, [r4, #16]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d105      	bne.n	800141c <HAL_UART_Transmit+0xc4>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001410:	882b      	ldrh	r3, [r5, #0]
        pData += 2;
 8001412:	3502      	adds	r5, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001414:	05db      	lsls	r3, r3, #23
 8001416:	0ddb      	lsrs	r3, r3, #23
 8001418:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2;
 800141a:	e7cd      	b.n	80013b8 <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800141c:	782b      	ldrb	r3, [r5, #0]
 800141e:	3501      	adds	r5, #1
 8001420:	8513      	strh	r3, [r2, #40]	; 0x28
 8001422:	e7c9      	b.n	80013b8 <HAL_UART_Transmit+0x60>

08001424 <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001424:	0002      	movs	r2, r0
{
 8001426:	b570      	push	{r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001428:	326a      	adds	r2, #106	; 0x6a
 800142a:	7811      	ldrb	r1, [r2, #0]
 800142c:	6803      	ldr	r3, [r0, #0]
 800142e:	2922      	cmp	r1, #34	; 0x22
 8001430:	d12d      	bne.n	800148e <UART_Receive_IT+0x6a>
  uint16_t  uhMask = huart->Mask;
 8001432:	0001      	movs	r1, r0
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001434:	2480      	movs	r4, #128	; 0x80
  uint16_t  uhMask = huart->Mask;
 8001436:	315c      	adds	r1, #92	; 0x5c
 8001438:	880d      	ldrh	r5, [r1, #0]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800143a:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800143c:	0164      	lsls	r4, r4, #5
 800143e:	4029      	ands	r1, r5
 8001440:	6885      	ldr	r5, [r0, #8]
 8001442:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001444:	42a5      	cmp	r5, r4
 8001446:	d11e      	bne.n	8001486 <UART_Receive_IT+0x62>
 8001448:	6904      	ldr	r4, [r0, #16]
 800144a:	2c00      	cmp	r4, #0
 800144c:	d11b      	bne.n	8001486 <UART_Receive_IT+0x62>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 800144e:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 8001450:	3302      	adds	r3, #2
 8001452:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 8001454:	0001      	movs	r1, r0
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 8001456:	2400      	movs	r4, #0
    if(--huart->RxXferCount == 0U)
 8001458:	315a      	adds	r1, #90	; 0x5a
 800145a:	880b      	ldrh	r3, [r1, #0]
 800145c:	3b01      	subs	r3, #1
 800145e:	b29b      	uxth	r3, r3
 8001460:	800b      	strh	r3, [r1, #0]
 8001462:	42a3      	cmp	r3, r4
 8001464:	d10d      	bne.n	8001482 <UART_Receive_IT+0x5e>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001466:	6803      	ldr	r3, [r0, #0]
 8001468:	4d0c      	ldr	r5, [pc, #48]	; (800149c <UART_Receive_IT+0x78>)
 800146a:	6819      	ldr	r1, [r3, #0]
 800146c:	4029      	ands	r1, r5
 800146e:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001470:	6899      	ldr	r1, [r3, #8]
 8001472:	3523      	adds	r5, #35	; 0x23
 8001474:	35ff      	adds	r5, #255	; 0xff
 8001476:	43a9      	bics	r1, r5
 8001478:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 800147a:	2320      	movs	r3, #32
 800147c:	7013      	strb	r3, [r2, #0]
      HAL_UART_RxCpltCallback(huart);
 800147e:	f001 f9ed 	bl	800285c <HAL_UART_RxCpltCallback>
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 8001482:	0020      	movs	r0, r4
 8001484:	bd70      	pop	{r4, r5, r6, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8001486:	1c5c      	adds	r4, r3, #1
 8001488:	6544      	str	r4, [r0, #84]	; 0x54
 800148a:	7019      	strb	r1, [r3, #0]
 800148c:	e7e2      	b.n	8001454 <UART_Receive_IT+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800148e:	2208      	movs	r2, #8
 8001490:	6999      	ldr	r1, [r3, #24]
    return HAL_BUSY;
 8001492:	2402      	movs	r4, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8001494:	430a      	orrs	r2, r1
 8001496:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 8001498:	e7f3      	b.n	8001482 <UART_Receive_IT+0x5e>
 800149a:	46c0      	nop			; (mov r8, r8)
 800149c:	fffffedf 	.word	0xfffffedf

080014a0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80014a0:	b510      	push	{r4, lr}
  vTaskStartScheduler();
 80014a2:	f000 fd45 	bl	8001f30 <vTaskStartScheduler>
  
  return osOK;
}
 80014a6:	2000      	movs	r0, #0
 80014a8:	bd10      	pop	{r4, pc}

080014aa <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80014aa:	b510      	push	{r4, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80014ac:	f000 ff5c 	bl	8002368 <xTaskGetSchedulerState>
 80014b0:	2801      	cmp	r0, #1
 80014b2:	d001      	beq.n	80014b8 <osSystickHandler+0xe>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 80014b4:	f000 f8ce 	bl	8001654 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80014b8:	bd10      	pop	{r4, pc}

080014ba <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80014ba:	0003      	movs	r3, r0

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80014bc:	2201      	movs	r2, #1
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80014be:	3308      	adds	r3, #8
 80014c0:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80014c2:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80014c4:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80014c6:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80014c8:	4252      	negs	r2, r2
 80014ca:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80014cc:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80014ce:	4770      	bx	lr

080014d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80014d4:	4770      	bx	lr

080014d6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80014d6:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80014d8:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 80014da:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80014dc:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80014de:	689a      	ldr	r2, [r3, #8]
 80014e0:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80014e2:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80014e4:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80014e6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80014e8:	3301      	adds	r3, #1
 80014ea:	6003      	str	r3, [r0, #0]
}
 80014ec:	4770      	bx	lr

080014ee <vListInsert>:
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80014ee:	0003      	movs	r3, r0
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80014f0:	680a      	ldr	r2, [r1, #0]
{
 80014f2:	b530      	push	{r4, r5, lr}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80014f4:	3308      	adds	r3, #8
	if( xValueOfInsertion == portMAX_DELAY )
 80014f6:	1c54      	adds	r4, r2, #1
 80014f8:	d10b      	bne.n	8001512 <vListInsert+0x24>
		pxIterator = pxList->xListEnd.pxPrevious;
 80014fa:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80014fc:	685a      	ldr	r2, [r3, #4]
 80014fe:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001500:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001502:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001504:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001506:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001508:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800150a:	3301      	adds	r3, #1
 800150c:	6003      	str	r3, [r0, #0]
}
 800150e:	bd30      	pop	{r4, r5, pc}
 8001510:	0023      	movs	r3, r4
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001512:	685c      	ldr	r4, [r3, #4]
 8001514:	6825      	ldr	r5, [r4, #0]
 8001516:	42aa      	cmp	r2, r5
 8001518:	d2fa      	bcs.n	8001510 <vListInsert+0x22>
 800151a:	e7ef      	b.n	80014fc <vListInsert+0xe>

0800151c <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800151c:	6841      	ldr	r1, [r0, #4]
 800151e:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001520:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001522:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001524:	6882      	ldr	r2, [r0, #8]
 8001526:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001528:	6859      	ldr	r1, [r3, #4]
 800152a:	4288      	cmp	r0, r1
 800152c:	d100      	bne.n	8001530 <uxListRemove+0x14>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800152e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001530:	2200      	movs	r2, #0
 8001532:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	1e50      	subs	r0, r2, #1
 8001538:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 800153a:	4770      	bx	lr

0800153c <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800153c:	4b03      	ldr	r3, [pc, #12]	; (800154c <prvTaskExitError+0x10>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	3301      	adds	r3, #1
 8001542:	d001      	beq.n	8001548 <prvTaskExitError+0xc>
 8001544:	b672      	cpsid	i
 8001546:	e7fe      	b.n	8001546 <prvTaskExitError+0xa>
	portDISABLE_INTERRUPTS();
 8001548:	b672      	cpsid	i
 800154a:	e7fe      	b.n	800154a <prvTaskExitError+0xe>
 800154c:	20000000 	.word	0x20000000

08001550 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8001550:	4a0b      	ldr	r2, [pc, #44]	; (8001580 <pxCurrentTCBConst2>)
 8001552:	6813      	ldr	r3, [r2, #0]
 8001554:	6818      	ldr	r0, [r3, #0]
 8001556:	3020      	adds	r0, #32
 8001558:	f380 8809 	msr	PSP, r0
 800155c:	2002      	movs	r0, #2
 800155e:	f380 8814 	msr	CONTROL, r0
 8001562:	f3bf 8f6f 	isb	sy
 8001566:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8001568:	46ae      	mov	lr, r5
 800156a:	bc08      	pop	{r3}
 800156c:	bc04      	pop	{r2}
 800156e:	b662      	cpsie	i
 8001570:	4718      	bx	r3
 8001572:	46c0      	nop			; (mov r8, r8)
 8001574:	46c0      	nop			; (mov r8, r8)
 8001576:	46c0      	nop			; (mov r8, r8)
 8001578:	46c0      	nop			; (mov r8, r8)
 800157a:	46c0      	nop			; (mov r8, r8)
 800157c:	46c0      	nop			; (mov r8, r8)
 800157e:	46c0      	nop			; (mov r8, r8)

08001580 <pxCurrentTCBConst2>:
 8001580:	20000d84 	.word	0x20000d84

08001584 <pxPortInitialiseStack>:
{
 8001584:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001586:	2480      	movs	r4, #128	; 0x80
 8001588:	1f03      	subs	r3, r0, #4
 800158a:	0464      	lsls	r4, r4, #17
 800158c:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800158e:	3b04      	subs	r3, #4
 8001590:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001592:	4903      	ldr	r1, [pc, #12]	; (80015a0 <pxPortInitialiseStack+0x1c>)
 8001594:	3b04      	subs	r3, #4
 8001596:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001598:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */
 800159a:	3840      	subs	r0, #64	; 0x40
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800159c:	601a      	str	r2, [r3, #0]
}
 800159e:	bd10      	pop	{r4, pc}
 80015a0:	0800153d 	.word	0x0800153d

080015a4 <SVC_Handler>:
}
 80015a4:	4770      	bx	lr
	...

080015a8 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 80015a8:	2280      	movs	r2, #128	; 0x80
 80015aa:	4b04      	ldr	r3, [pc, #16]	; (80015bc <vPortYield+0x14>)
 80015ac:	0552      	lsls	r2, r2, #21
 80015ae:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 80015b0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80015b4:	f3bf 8f6f 	isb	sy
}
 80015b8:	4770      	bx	lr
 80015ba:	46c0      	nop			; (mov r8, r8)
 80015bc:	e000ed04 	.word	0xe000ed04

080015c0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
 80015c0:	b672      	cpsid	i
    uxCriticalNesting++;
 80015c2:	4a04      	ldr	r2, [pc, #16]	; (80015d4 <vPortEnterCritical+0x14>)
 80015c4:	6813      	ldr	r3, [r2, #0]
 80015c6:	3301      	adds	r3, #1
 80015c8:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
 80015ca:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80015ce:	f3bf 8f6f 	isb	sy
}
 80015d2:	4770      	bx	lr
 80015d4:	20000000 	.word	0x20000000

080015d8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 80015d8:	4a05      	ldr	r2, [pc, #20]	; (80015f0 <vPortExitCritical+0x18>)
 80015da:	6813      	ldr	r3, [r2, #0]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d101      	bne.n	80015e4 <vPortExitCritical+0xc>
 80015e0:	b672      	cpsid	i
 80015e2:	e7fe      	b.n	80015e2 <vPortExitCritical+0xa>
    uxCriticalNesting--;
 80015e4:	3b01      	subs	r3, #1
 80015e6:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d100      	bne.n	80015ee <vPortExitCritical+0x16>
    {
        portENABLE_INTERRUPTS();
 80015ec:	b662      	cpsie	i
    }
}
 80015ee:	4770      	bx	lr
 80015f0:	20000000 	.word	0x20000000

080015f4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 80015f4:	f3ef 8010 	mrs	r0, PRIMASK
 80015f8:	b672      	cpsid	i
 80015fa:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
 80015fc:	2000      	movs	r0, #0

080015fe <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
 80015fe:	f380 8810 	msr	PRIMASK, r0
 8001602:	4770      	bx	lr
	...

08001610 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001610:	f3ef 8009 	mrs	r0, PSP
 8001614:	4b0e      	ldr	r3, [pc, #56]	; (8001650 <pxCurrentTCBConst>)
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	3820      	subs	r0, #32
 800161a:	6010      	str	r0, [r2, #0]
 800161c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800161e:	4644      	mov	r4, r8
 8001620:	464d      	mov	r5, r9
 8001622:	4656      	mov	r6, sl
 8001624:	465f      	mov	r7, fp
 8001626:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8001628:	b508      	push	{r3, lr}
 800162a:	b672      	cpsid	i
 800162c:	f000 fdd2 	bl	80021d4 <vTaskSwitchContext>
 8001630:	b662      	cpsie	i
 8001632:	bc0c      	pop	{r2, r3}
 8001634:	6811      	ldr	r1, [r2, #0]
 8001636:	6808      	ldr	r0, [r1, #0]
 8001638:	3010      	adds	r0, #16
 800163a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800163c:	46a0      	mov	r8, r4
 800163e:	46a9      	mov	r9, r5
 8001640:	46b2      	mov	sl, r6
 8001642:	46bb      	mov	fp, r7
 8001644:	f380 8809 	msr	PSP, r0
 8001648:	3820      	subs	r0, #32
 800164a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800164c:	4718      	bx	r3
 800164e:	46c0      	nop			; (mov r8, r8)

08001650 <pxCurrentTCBConst>:
 8001650:	20000d84 	.word	0x20000d84

08001654 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001654:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8001656:	f7ff ffcd 	bl	80015f4 <ulSetInterruptMaskFromISR>
 800165a:	0004      	movs	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800165c:	f000 fca0 	bl	8001fa0 <xTaskIncrementTick>
 8001660:	2800      	cmp	r0, #0
 8001662:	d003      	beq.n	800166c <xPortSysTickHandler+0x18>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8001664:	2280      	movs	r2, #128	; 0x80
 8001666:	4b03      	ldr	r3, [pc, #12]	; (8001674 <xPortSysTickHandler+0x20>)
 8001668:	0552      	lsls	r2, r2, #21
 800166a:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800166c:	0020      	movs	r0, r4
 800166e:	f7ff ffc6 	bl	80015fe <vClearInterruptMaskFromISR>
}
 8001672:	bd10      	pop	{r4, pc}
 8001674:	e000ed04 	.word	0xe000ed04

08001678 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */
	/* Configure SysTick to interrupt at the requested rate. */

	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001678:	21fa      	movs	r1, #250	; 0xfa
 800167a:	4b06      	ldr	r3, [pc, #24]	; (8001694 <vPortSetupTimerInterrupt+0x1c>)
{
 800167c:	b510      	push	{r4, lr}
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800167e:	6818      	ldr	r0, [r3, #0]
 8001680:	0089      	lsls	r1, r1, #2
 8001682:	f7fe fd5d 	bl	8000140 <__udivsi3>
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8001686:	2207      	movs	r2, #7
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001688:	4b03      	ldr	r3, [pc, #12]	; (8001698 <vPortSetupTimerInterrupt+0x20>)
 800168a:	3801      	subs	r0, #1
 800168c:	6018      	str	r0, [r3, #0]
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 800168e:	4b03      	ldr	r3, [pc, #12]	; (800169c <vPortSetupTimerInterrupt+0x24>)
 8001690:	601a      	str	r2, [r3, #0]
}
 8001692:	bd10      	pop	{r4, pc}
 8001694:	20000004 	.word	0x20000004
 8001698:	e000e014 	.word	0xe000e014
 800169c:	e000e010 	.word	0xe000e010

080016a0 <xPortStartScheduler>:
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80016a0:	22ff      	movs	r2, #255	; 0xff
 80016a2:	4b0a      	ldr	r3, [pc, #40]	; (80016cc <xPortStartScheduler+0x2c>)
 80016a4:	0412      	lsls	r2, r2, #16
 80016a6:	6819      	ldr	r1, [r3, #0]
{
 80016a8:	b510      	push	{r4, lr}
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80016aa:	430a      	orrs	r2, r1
 80016ac:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 80016ae:	22ff      	movs	r2, #255	; 0xff
 80016b0:	6819      	ldr	r1, [r3, #0]
 80016b2:	0612      	lsls	r2, r2, #24
 80016b4:	430a      	orrs	r2, r1
 80016b6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 80016b8:	f7ff ffde 	bl	8001678 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80016bc:	2200      	movs	r2, #0
 80016be:	4b04      	ldr	r3, [pc, #16]	; (80016d0 <xPortStartScheduler+0x30>)
 80016c0:	601a      	str	r2, [r3, #0]
	vPortStartFirstTask();
 80016c2:	f7ff ff45 	bl	8001550 <vPortStartFirstTask>
	prvTaskExitError();
 80016c6:	f7ff ff39 	bl	800153c <prvTaskExitError>
 80016ca:	46c0      	nop			; (mov r8, r8)
 80016cc:	e000ed20 	.word	0xe000ed20
 80016d0:	20000000 	.word	0x20000000

080016d4 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80016d4:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80016d6:	4b0f      	ldr	r3, [pc, #60]	; (8001714 <prvInsertBlockIntoFreeList+0x40>)
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	4282      	cmp	r2, r0
 80016dc:	d318      	bcc.n	8001710 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80016de:	685c      	ldr	r4, [r3, #4]
 80016e0:	1919      	adds	r1, r3, r4
 80016e2:	4288      	cmp	r0, r1
 80016e4:	d103      	bne.n	80016ee <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80016e6:	6841      	ldr	r1, [r0, #4]
 80016e8:	0018      	movs	r0, r3
 80016ea:	1909      	adds	r1, r1, r4
 80016ec:	6059      	str	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80016ee:	6841      	ldr	r1, [r0, #4]
 80016f0:	1844      	adds	r4, r0, r1
 80016f2:	42a2      	cmp	r2, r4
 80016f4:	d107      	bne.n	8001706 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80016f6:	4c08      	ldr	r4, [pc, #32]	; (8001718 <prvInsertBlockIntoFreeList+0x44>)
 80016f8:	6824      	ldr	r4, [r4, #0]
 80016fa:	42a2      	cmp	r2, r4
 80016fc:	d003      	beq.n	8001706 <prvInsertBlockIntoFreeList+0x32>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80016fe:	6854      	ldr	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001700:	6812      	ldr	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001702:	1861      	adds	r1, r4, r1
 8001704:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001706:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001708:	4298      	cmp	r0, r3
 800170a:	d000      	beq.n	800170e <prvInsertBlockIntoFreeList+0x3a>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800170c:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800170e:	bd10      	pop	{r4, pc}
 8001710:	0013      	movs	r3, r2
 8001712:	e7e1      	b.n	80016d8 <prvInsertBlockIntoFreeList+0x4>
 8001714:	20000d7c 	.word	0x20000d7c
 8001718:	20000088 	.word	0x20000088

0800171c <pvPortMalloc>:
{
 800171c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800171e:	0004      	movs	r4, r0
	vTaskSuspendAll();
 8001720:	f000 fc30 	bl	8001f84 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8001724:	4a37      	ldr	r2, [pc, #220]	; (8001804 <pvPortMalloc+0xe8>)
 8001726:	4838      	ldr	r0, [pc, #224]	; (8001808 <pvPortMalloc+0xec>)
 8001728:	6813      	ldr	r3, [r2, #0]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d11d      	bne.n	800176a <pvPortMalloc+0x4e>
	uxAddress = ( size_t ) ucHeap;
 800172e:	4937      	ldr	r1, [pc, #220]	; (800180c <pvPortMalloc+0xf0>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001730:	3307      	adds	r3, #7
 8001732:	4219      	tst	r1, r3
 8001734:	d035      	beq.n	80017a2 <pvPortMalloc+0x86>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001736:	18cd      	adds	r5, r1, r3
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001738:	439d      	bics	r5, r3
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800173a:	4b35      	ldr	r3, [pc, #212]	; (8001810 <pvPortMalloc+0xf4>)
 800173c:	18c9      	adds	r1, r1, r3
 800173e:	1b4b      	subs	r3, r1, r5
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001740:	0029      	movs	r1, r5
	xStart.xBlockSize = ( size_t ) 0;
 8001742:	2500      	movs	r5, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001744:	4e33      	ldr	r6, [pc, #204]	; (8001814 <pvPortMalloc+0xf8>)
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001746:	18cb      	adds	r3, r1, r3
	xStart.xBlockSize = ( size_t ) 0;
 8001748:	6075      	str	r5, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800174a:	6031      	str	r1, [r6, #0]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800174c:	2607      	movs	r6, #7
	uxAddress -= xHeapStructSize;
 800174e:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001750:	43b3      	bics	r3, r6
	pxEnd->pxNextFreeBlock = NULL;
 8001752:	601d      	str	r5, [r3, #0]
	pxEnd->xBlockSize = 0;
 8001754:	605d      	str	r5, [r3, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001756:	1a5d      	subs	r5, r3, r1
	pxEnd = ( void * ) uxAddress;
 8001758:	6013      	str	r3, [r2, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800175a:	c128      	stmia	r1!, {r3, r5}
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800175c:	4b2e      	ldr	r3, [pc, #184]	; (8001818 <pvPortMalloc+0xfc>)
 800175e:	601d      	str	r5, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001760:	4b2e      	ldr	r3, [pc, #184]	; (800181c <pvPortMalloc+0x100>)
 8001762:	601d      	str	r5, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001764:	2380      	movs	r3, #128	; 0x80
 8001766:	061b      	lsls	r3, r3, #24
 8001768:	6003      	str	r3, [r0, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800176a:	6806      	ldr	r6, [r0, #0]
 800176c:	4234      	tst	r4, r6
 800176e:	d116      	bne.n	800179e <pvPortMalloc+0x82>
			if( xWantedSize > 0 )
 8001770:	2c00      	cmp	r4, #0
 8001772:	d014      	beq.n	800179e <pvPortMalloc+0x82>
				xWantedSize += xHeapStructSize;
 8001774:	0023      	movs	r3, r4
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001776:	2107      	movs	r1, #7
				xWantedSize += xHeapStructSize;
 8001778:	3308      	adds	r3, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800177a:	420b      	tst	r3, r1
 800177c:	d001      	beq.n	8001782 <pvPortMalloc+0x66>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800177e:	438b      	bics	r3, r1
 8001780:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001782:	2b00      	cmp	r3, #0
 8001784:	d00b      	beq.n	800179e <pvPortMalloc+0x82>
 8001786:	4925      	ldr	r1, [pc, #148]	; (800181c <pvPortMalloc+0x100>)
 8001788:	680d      	ldr	r5, [r1, #0]
 800178a:	42ab      	cmp	r3, r5
 800178c:	d807      	bhi.n	800179e <pvPortMalloc+0x82>
				pxBlock = xStart.pxNextFreeBlock;
 800178e:	4921      	ldr	r1, [pc, #132]	; (8001814 <pvPortMalloc+0xf8>)
 8001790:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001792:	6860      	ldr	r0, [r4, #4]
 8001794:	4283      	cmp	r3, r0
 8001796:	d806      	bhi.n	80017a6 <pvPortMalloc+0x8a>
				if( pxBlock != pxEnd )
 8001798:	6812      	ldr	r2, [r2, #0]
 800179a:	4294      	cmp	r4, r2
 800179c:	d10a      	bne.n	80017b4 <pvPortMalloc+0x98>
void *pvReturn = NULL;
 800179e:	2500      	movs	r5, #0
 80017a0:	e027      	b.n	80017f2 <pvPortMalloc+0xd6>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80017a2:	4b1b      	ldr	r3, [pc, #108]	; (8001810 <pvPortMalloc+0xf4>)
 80017a4:	e7cd      	b.n	8001742 <pvPortMalloc+0x26>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80017a6:	6827      	ldr	r7, [r4, #0]
 80017a8:	46bc      	mov	ip, r7
 80017aa:	2f00      	cmp	r7, #0
 80017ac:	d0f4      	beq.n	8001798 <pvPortMalloc+0x7c>
 80017ae:	0021      	movs	r1, r4
 80017b0:	4664      	mov	r4, ip
 80017b2:	e7ee      	b.n	8001792 <pvPortMalloc+0x76>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80017b4:	680a      	ldr	r2, [r1, #0]
 80017b6:	0017      	movs	r7, r2
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80017b8:	6822      	ldr	r2, [r4, #0]
 80017ba:	600a      	str	r2, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80017bc:	1ac2      	subs	r2, r0, r3
 80017be:	2a10      	cmp	r2, #16
 80017c0:	d908      	bls.n	80017d4 <pvPortMalloc+0xb8>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80017c2:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80017c4:	0741      	lsls	r1, r0, #29
 80017c6:	d001      	beq.n	80017cc <pvPortMalloc+0xb0>
 80017c8:	b672      	cpsid	i
 80017ca:	e7fe      	b.n	80017ca <pvPortMalloc+0xae>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80017cc:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80017ce:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80017d0:	f7ff ff80 	bl	80016d4 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80017d4:	6863      	ldr	r3, [r4, #4]
 80017d6:	4a11      	ldr	r2, [pc, #68]	; (800181c <pvPortMalloc+0x100>)
 80017d8:	1aed      	subs	r5, r5, r3
 80017da:	6015      	str	r5, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80017dc:	4a0e      	ldr	r2, [pc, #56]	; (8001818 <pvPortMalloc+0xfc>)
 80017de:	6811      	ldr	r1, [r2, #0]
 80017e0:	428d      	cmp	r5, r1
 80017e2:	d200      	bcs.n	80017e6 <pvPortMalloc+0xca>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80017e4:	6015      	str	r5, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80017e6:	431e      	orrs	r6, r3
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80017e8:	003d      	movs	r5, r7
					pxBlock->pxNextFreeBlock = NULL;
 80017ea:	2300      	movs	r3, #0
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80017ec:	3508      	adds	r5, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80017ee:	6066      	str	r6, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80017f0:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 80017f2:	f000 fc53 	bl	800209c <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80017f6:	076b      	lsls	r3, r5, #29
 80017f8:	d001      	beq.n	80017fe <pvPortMalloc+0xe2>
 80017fa:	b672      	cpsid	i
 80017fc:	e7fe      	b.n	80017fc <pvPortMalloc+0xe0>
}
 80017fe:	0028      	movs	r0, r5
 8001800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001802:	46c0      	nop			; (mov r8, r8)
 8001804:	20000088 	.word	0x20000088
 8001808:	20000d70 	.word	0x20000d70
 800180c:	2000008c 	.word	0x2000008c
 8001810:	00000ce4 	.word	0x00000ce4
 8001814:	20000d7c 	.word	0x20000d7c
 8001818:	20000d78 	.word	0x20000d78
 800181c:	20000d74 	.word	0x20000d74

08001820 <vPortFree>:
{
 8001820:	b510      	push	{r4, lr}
	if( pv != NULL )
 8001822:	2800      	cmp	r0, #0
 8001824:	d01b      	beq.n	800185e <vPortFree+0x3e>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001826:	4a0e      	ldr	r2, [pc, #56]	; (8001860 <vPortFree+0x40>)
 8001828:	3808      	subs	r0, #8
 800182a:	6843      	ldr	r3, [r0, #4]
 800182c:	6812      	ldr	r2, [r2, #0]
 800182e:	0004      	movs	r4, r0
 8001830:	421a      	tst	r2, r3
 8001832:	d101      	bne.n	8001838 <vPortFree+0x18>
 8001834:	b672      	cpsid	i
 8001836:	e7fe      	b.n	8001836 <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001838:	6801      	ldr	r1, [r0, #0]
 800183a:	2900      	cmp	r1, #0
 800183c:	d001      	beq.n	8001842 <vPortFree+0x22>
 800183e:	b672      	cpsid	i
 8001840:	e7fe      	b.n	8001840 <vPortFree+0x20>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001842:	4393      	bics	r3, r2
 8001844:	6043      	str	r3, [r0, #4]
				vTaskSuspendAll();
 8001846:	f000 fb9d 	bl	8001f84 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800184a:	4a06      	ldr	r2, [pc, #24]	; (8001864 <vPortFree+0x44>)
 800184c:	6863      	ldr	r3, [r4, #4]
 800184e:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001850:	0020      	movs	r0, r4
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001852:	185b      	adds	r3, r3, r1
 8001854:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001856:	f7ff ff3d 	bl	80016d4 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 800185a:	f000 fc1f 	bl	800209c <xTaskResumeAll>
}
 800185e:	bd10      	pop	{r4, pc}
 8001860:	20000d70 	.word	0x20000d70
 8001864:	20000d74 	.word	0x20000d74

08001868 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001868:	b570      	push	{r4, r5, r6, lr}
 800186a:	0016      	movs	r6, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800186c:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 800186e:	0004      	movs	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001870:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001872:	2a00      	cmp	r2, #0
 8001874:	d10a      	bne.n	800188c <prvCopyDataToQueue+0x24>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001876:	6806      	ldr	r6, [r0, #0]
BaseType_t xReturn = pdFALSE;
 8001878:	0010      	movs	r0, r2
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800187a:	2e00      	cmp	r6, #0
 800187c:	d103      	bne.n	8001886 <prvCopyDataToQueue+0x1e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800187e:	6860      	ldr	r0, [r4, #4]
 8001880:	f000 fdb8 	bl	80023f4 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8001884:	6066      	str	r6, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8001886:	3501      	adds	r5, #1
 8001888:	63a5      	str	r5, [r4, #56]	; 0x38

	return xReturn;
}
 800188a:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 800188c:	2e00      	cmp	r6, #0
 800188e:	d10d      	bne.n	80018ac <prvCopyDataToQueue+0x44>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001890:	6880      	ldr	r0, [r0, #8]
 8001892:	f001 fa99 	bl	8002dc8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001896:	68a3      	ldr	r3, [r4, #8]
 8001898:	6c22      	ldr	r2, [r4, #64]	; 0x40
BaseType_t xReturn = pdFALSE;
 800189a:	0030      	movs	r0, r6
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800189c:	189b      	adds	r3, r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800189e:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80018a0:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d3ef      	bcc.n	8001886 <prvCopyDataToQueue+0x1e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80018a6:	6823      	ldr	r3, [r4, #0]
 80018a8:	60a3      	str	r3, [r4, #8]
 80018aa:	e7ec      	b.n	8001886 <prvCopyDataToQueue+0x1e>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80018ac:	68c0      	ldr	r0, [r0, #12]
 80018ae:	f001 fa8b 	bl	8002dc8 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80018b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80018b4:	68e2      	ldr	r2, [r4, #12]
 80018b6:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80018b8:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80018ba:	18d2      	adds	r2, r2, r3
 80018bc:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80018be:	428a      	cmp	r2, r1
 80018c0:	d202      	bcs.n	80018c8 <prvCopyDataToQueue+0x60>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80018c2:	6862      	ldr	r2, [r4, #4]
 80018c4:	18d3      	adds	r3, r2, r3
 80018c6:	60e3      	str	r3, [r4, #12]
BaseType_t xReturn = pdFALSE;
 80018c8:	2000      	movs	r0, #0
		if( xPosition == queueOVERWRITE )
 80018ca:	2e02      	cmp	r6, #2
 80018cc:	d1db      	bne.n	8001886 <prvCopyDataToQueue+0x1e>
				--uxMessagesWaiting;
 80018ce:	002b      	movs	r3, r5
 80018d0:	1e5a      	subs	r2, r3, #1
 80018d2:	4193      	sbcs	r3, r2
 80018d4:	1aed      	subs	r5, r5, r3
 80018d6:	e7d6      	b.n	8001886 <prvCopyDataToQueue+0x1e>

080018d8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80018d8:	0003      	movs	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80018da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 80018dc:	b510      	push	{r4, lr}
 80018de:	0008      	movs	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80018e0:	2a00      	cmp	r2, #0
 80018e2:	d00a      	beq.n	80018fa <prvCopyDataFromQueue+0x22>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80018e4:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80018e6:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80018e8:	1889      	adds	r1, r1, r2
 80018ea:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80018ec:	42a1      	cmp	r1, r4
 80018ee:	d301      	bcc.n	80018f4 <prvCopyDataFromQueue+0x1c>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80018f0:	6819      	ldr	r1, [r3, #0]
 80018f2:	60d9      	str	r1, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80018f4:	68d9      	ldr	r1, [r3, #12]
 80018f6:	f001 fa67 	bl	8002dc8 <memcpy>
	}
}
 80018fa:	bd10      	pop	{r4, pc}

080018fc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80018fc:	b570      	push	{r4, r5, r6, lr}
 80018fe:	0005      	movs	r5, r0
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001900:	002e      	movs	r6, r5
 8001902:	3645      	adds	r6, #69	; 0x45
	taskENTER_CRITICAL();
 8001904:	f7ff fe5c 	bl	80015c0 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8001908:	7834      	ldrb	r4, [r6, #0]
 800190a:	b264      	sxtb	r4, r4

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800190c:	2c00      	cmp	r4, #0
 800190e:	dc10      	bgt.n	8001932 <prvUnlockQueue+0x36>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001910:	23ff      	movs	r3, #255	; 0xff
 8001912:	7033      	strb	r3, [r6, #0]
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001914:	002e      	movs	r6, r5
 8001916:	3644      	adds	r6, #68	; 0x44
	taskEXIT_CRITICAL();
 8001918:	f7ff fe5e 	bl	80015d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800191c:	f7ff fe50 	bl	80015c0 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8001920:	7834      	ldrb	r4, [r6, #0]
 8001922:	b264      	sxtb	r4, r4

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001924:	2c00      	cmp	r4, #0
 8001926:	dc11      	bgt.n	800194c <prvUnlockQueue+0x50>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001928:	23ff      	movs	r3, #255	; 0xff
 800192a:	7033      	strb	r3, [r6, #0]
	}
	taskEXIT_CRITICAL();
 800192c:	f7ff fe54 	bl	80015d8 <vPortExitCritical>
}
 8001930:	bd70      	pop	{r4, r5, r6, pc}
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001932:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001934:	2b00      	cmp	r3, #0
 8001936:	d0eb      	beq.n	8001910 <prvUnlockQueue+0x14>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001938:	0028      	movs	r0, r5
 800193a:	3024      	adds	r0, #36	; 0x24
 800193c:	f000 fc92 	bl	8002264 <xTaskRemoveFromEventList>
 8001940:	2800      	cmp	r0, #0
 8001942:	d001      	beq.n	8001948 <prvUnlockQueue+0x4c>
						vTaskMissedYield();
 8001944:	f000 fd0a 	bl	800235c <vTaskMissedYield>
 8001948:	3c01      	subs	r4, #1
 800194a:	e7de      	b.n	800190a <prvUnlockQueue+0xe>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800194c:	692b      	ldr	r3, [r5, #16]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d0ea      	beq.n	8001928 <prvUnlockQueue+0x2c>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001952:	0028      	movs	r0, r5
 8001954:	3010      	adds	r0, #16
 8001956:	f000 fc85 	bl	8002264 <xTaskRemoveFromEventList>
 800195a:	2800      	cmp	r0, #0
 800195c:	d001      	beq.n	8001962 <prvUnlockQueue+0x66>
					vTaskMissedYield();
 800195e:	f000 fcfd 	bl	800235c <vTaskMissedYield>
 8001962:	3c01      	subs	r4, #1
 8001964:	e7dd      	b.n	8001922 <prvUnlockQueue+0x26>

08001966 <xQueueGenericReset>:
{
 8001966:	b570      	push	{r4, r5, r6, lr}
 8001968:	0004      	movs	r4, r0
 800196a:	000d      	movs	r5, r1
	configASSERT( pxQueue );
 800196c:	2800      	cmp	r0, #0
 800196e:	d101      	bne.n	8001974 <xQueueGenericReset+0xe>
 8001970:	b672      	cpsid	i
 8001972:	e7fe      	b.n	8001972 <xQueueGenericReset+0xc>
	taskENTER_CRITICAL();
 8001974:	f7ff fe24 	bl	80015c0 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001978:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800197a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800197c:	6822      	ldr	r2, [r4, #0]
 800197e:	434b      	muls	r3, r1
 8001980:	18d0      	adds	r0, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001982:	1a5b      	subs	r3, r3, r1
 8001984:	18d3      	adds	r3, r2, r3
 8001986:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001988:	0023      	movs	r3, r4
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800198a:	6060      	str	r0, [r4, #4]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800198c:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800198e:	2000      	movs	r0, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8001990:	22ff      	movs	r2, #255	; 0xff
 8001992:	3344      	adds	r3, #68	; 0x44
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001994:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8001996:	701a      	strb	r2, [r3, #0]
		pxQueue->cTxLock = queueUNLOCKED;
 8001998:	705a      	strb	r2, [r3, #1]
		if( xNewQueue == pdFALSE )
 800199a:	4285      	cmp	r5, r0
 800199c:	d10e      	bne.n	80019bc <xQueueGenericReset+0x56>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800199e:	6923      	ldr	r3, [r4, #16]
 80019a0:	4283      	cmp	r3, r0
 80019a2:	d007      	beq.n	80019b4 <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80019a4:	0020      	movs	r0, r4
 80019a6:	3010      	adds	r0, #16
 80019a8:	f000 fc5c 	bl	8002264 <xTaskRemoveFromEventList>
 80019ac:	2800      	cmp	r0, #0
 80019ae:	d001      	beq.n	80019b4 <xQueueGenericReset+0x4e>
					queueYIELD_IF_USING_PREEMPTION();
 80019b0:	f7ff fdfa 	bl	80015a8 <vPortYield>
	taskEXIT_CRITICAL();
 80019b4:	f7ff fe10 	bl	80015d8 <vPortExitCritical>
}
 80019b8:	2001      	movs	r0, #1
 80019ba:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80019bc:	0020      	movs	r0, r4
 80019be:	3010      	adds	r0, #16
 80019c0:	f7ff fd7b 	bl	80014ba <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80019c4:	0020      	movs	r0, r4
 80019c6:	3024      	adds	r0, #36	; 0x24
 80019c8:	f7ff fd77 	bl	80014ba <vListInitialise>
 80019cc:	e7f2      	b.n	80019b4 <xQueueGenericReset+0x4e>

080019ce <xQueueGenericCreate>:
	{
 80019ce:	b570      	push	{r4, r5, r6, lr}
 80019d0:	0006      	movs	r6, r0
 80019d2:	000d      	movs	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80019d4:	2800      	cmp	r0, #0
 80019d6:	d101      	bne.n	80019dc <xQueueGenericCreate+0xe>
 80019d8:	b672      	cpsid	i
 80019da:	e7fe      	b.n	80019da <xQueueGenericCreate+0xc>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80019dc:	0008      	movs	r0, r1
 80019de:	4370      	muls	r0, r6
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80019e0:	3048      	adds	r0, #72	; 0x48
 80019e2:	f7ff fe9b 	bl	800171c <pvPortMalloc>
 80019e6:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
 80019e8:	d008      	beq.n	80019fc <xQueueGenericCreate+0x2e>
	if( uxItemSize == ( UBaseType_t ) 0 )
 80019ea:	2d00      	cmp	r5, #0
 80019ec:	d108      	bne.n	8001a00 <xQueueGenericCreate+0x32>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80019ee:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80019f0:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80019f2:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80019f4:	2101      	movs	r1, #1
 80019f6:	0020      	movs	r0, r4
 80019f8:	f7ff ffb5 	bl	8001966 <xQueueGenericReset>
	}
 80019fc:	0020      	movs	r0, r4
 80019fe:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8001a00:	0003      	movs	r3, r0
 8001a02:	3348      	adds	r3, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001a04:	6003      	str	r3, [r0, #0]
 8001a06:	e7f3      	b.n	80019f0 <xQueueGenericCreate+0x22>

08001a08 <xQueueGenericSend>:
{
 8001a08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a0a:	b085      	sub	sp, #20
 8001a0c:	0004      	movs	r4, r0
 8001a0e:	9100      	str	r1, [sp, #0]
 8001a10:	9201      	str	r2, [sp, #4]
 8001a12:	001d      	movs	r5, r3
	configASSERT( pxQueue );
 8001a14:	2800      	cmp	r0, #0
 8001a16:	d101      	bne.n	8001a1c <xQueueGenericSend+0x14>
 8001a18:	b672      	cpsid	i
 8001a1a:	e7fe      	b.n	8001a1a <xQueueGenericSend+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001a1c:	9b00      	ldr	r3, [sp, #0]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d000      	beq.n	8001a24 <xQueueGenericSend+0x1c>
 8001a22:	e06f      	b.n	8001b04 <xQueueGenericSend+0xfc>
 8001a24:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d100      	bne.n	8001a2c <xQueueGenericSend+0x24>
 8001a2a:	e06b      	b.n	8001b04 <xQueueGenericSend+0xfc>
 8001a2c:	b672      	cpsid	i
 8001a2e:	e7fe      	b.n	8001a2e <xQueueGenericSend+0x26>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001a30:	9e01      	ldr	r6, [sp, #4]
 8001a32:	2e00      	cmp	r6, #0
 8001a34:	d103      	bne.n	8001a3e <xQueueGenericSend+0x36>
					taskEXIT_CRITICAL();
 8001a36:	f7ff fdcf 	bl	80015d8 <vPortExitCritical>
			return errQUEUE_FULL;
 8001a3a:	2000      	movs	r0, #0
 8001a3c:	e054      	b.n	8001ae8 <xQueueGenericSend+0xe0>
				else if( xEntryTimeSet == pdFALSE )
 8001a3e:	2f00      	cmp	r7, #0
 8001a40:	d102      	bne.n	8001a48 <xQueueGenericSend+0x40>
					vTaskSetTimeOutState( &xTimeOut );
 8001a42:	a802      	add	r0, sp, #8
 8001a44:	f000 fc4a 	bl	80022dc <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8001a48:	f7ff fdc6 	bl	80015d8 <vPortExitCritical>
		vTaskSuspendAll();
 8001a4c:	f000 fa9a 	bl	8001f84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001a50:	f7ff fdb6 	bl	80015c0 <vPortEnterCritical>
 8001a54:	0022      	movs	r2, r4
 8001a56:	3244      	adds	r2, #68	; 0x44
 8001a58:	7813      	ldrb	r3, [r2, #0]
 8001a5a:	b25b      	sxtb	r3, r3
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	d101      	bne.n	8001a64 <xQueueGenericSend+0x5c>
 8001a60:	2300      	movs	r3, #0
 8001a62:	7013      	strb	r3, [r2, #0]
 8001a64:	0022      	movs	r2, r4
 8001a66:	3245      	adds	r2, #69	; 0x45
 8001a68:	7813      	ldrb	r3, [r2, #0]
 8001a6a:	b25b      	sxtb	r3, r3
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	d101      	bne.n	8001a74 <xQueueGenericSend+0x6c>
 8001a70:	2300      	movs	r3, #0
 8001a72:	7013      	strb	r3, [r2, #0]
 8001a74:	f7ff fdb0 	bl	80015d8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001a78:	a901      	add	r1, sp, #4
 8001a7a:	a802      	add	r0, sp, #8
 8001a7c:	f000 fc3e 	bl	80022fc <xTaskCheckForTimeOut>
 8001a80:	2800      	cmp	r0, #0
 8001a82:	d139      	bne.n	8001af8 <xQueueGenericSend+0xf0>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001a84:	f7ff fd9c 	bl	80015c0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001a88:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 8001a8a:	6be6      	ldr	r6, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8001a8c:	f7ff fda4 	bl	80015d8 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001a90:	42b7      	cmp	r7, r6
 8001a92:	d12b      	bne.n	8001aec <xQueueGenericSend+0xe4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001a94:	0020      	movs	r0, r4
 8001a96:	9901      	ldr	r1, [sp, #4]
 8001a98:	3010      	adds	r0, #16
 8001a9a:	f000 fbd1 	bl	8002240 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001a9e:	0020      	movs	r0, r4
 8001aa0:	f7ff ff2c 	bl	80018fc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001aa4:	f000 fafa 	bl	800209c <xTaskResumeAll>
 8001aa8:	2800      	cmp	r0, #0
 8001aaa:	d101      	bne.n	8001ab0 <xQueueGenericSend+0xa8>
					portYIELD_WITHIN_API();
 8001aac:	f7ff fd7c 	bl	80015a8 <vPortYield>
 8001ab0:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
 8001ab2:	f7ff fd85 	bl	80015c0 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001ab6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001ab8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d301      	bcc.n	8001ac2 <xQueueGenericSend+0xba>
 8001abe:	2d02      	cmp	r5, #2
 8001ac0:	d1b6      	bne.n	8001a30 <xQueueGenericSend+0x28>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001ac2:	002a      	movs	r2, r5
 8001ac4:	9900      	ldr	r1, [sp, #0]
 8001ac6:	0020      	movs	r0, r4
 8001ac8:	f7ff fece 	bl	8001868 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001acc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d003      	beq.n	8001ada <xQueueGenericSend+0xd2>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001ad2:	0020      	movs	r0, r4
 8001ad4:	3024      	adds	r0, #36	; 0x24
 8001ad6:	f000 fbc5 	bl	8002264 <xTaskRemoveFromEventList>
 8001ada:	2800      	cmp	r0, #0
 8001adc:	d001      	beq.n	8001ae2 <xQueueGenericSend+0xda>
							queueYIELD_IF_USING_PREEMPTION();
 8001ade:	f7ff fd63 	bl	80015a8 <vPortYield>
				taskEXIT_CRITICAL();
 8001ae2:	f7ff fd79 	bl	80015d8 <vPortExitCritical>
				return pdPASS;
 8001ae6:	2001      	movs	r0, #1
}
 8001ae8:	b005      	add	sp, #20
 8001aea:	bdf0      	pop	{r4, r5, r6, r7, pc}
				prvUnlockQueue( pxQueue );
 8001aec:	0020      	movs	r0, r4
 8001aee:	f7ff ff05 	bl	80018fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001af2:	f000 fad3 	bl	800209c <xTaskResumeAll>
 8001af6:	e7db      	b.n	8001ab0 <xQueueGenericSend+0xa8>
			prvUnlockQueue( pxQueue );
 8001af8:	0020      	movs	r0, r4
 8001afa:	f7ff feff 	bl	80018fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001afe:	f000 facd 	bl	800209c <xTaskResumeAll>
 8001b02:	e79a      	b.n	8001a3a <xQueueGenericSend+0x32>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001b04:	2d02      	cmp	r5, #2
 8001b06:	d102      	bne.n	8001b0e <xQueueGenericSend+0x106>
 8001b08:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d109      	bne.n	8001b22 <xQueueGenericSend+0x11a>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001b0e:	f000 fc2b 	bl	8002368 <xTaskGetSchedulerState>
 8001b12:	2700      	movs	r7, #0
 8001b14:	2800      	cmp	r0, #0
 8001b16:	d1cc      	bne.n	8001ab2 <xQueueGenericSend+0xaa>
 8001b18:	9f01      	ldr	r7, [sp, #4]
 8001b1a:	2f00      	cmp	r7, #0
 8001b1c:	d0c9      	beq.n	8001ab2 <xQueueGenericSend+0xaa>
 8001b1e:	b672      	cpsid	i
 8001b20:	e7fe      	b.n	8001b20 <xQueueGenericSend+0x118>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001b22:	b672      	cpsid	i
 8001b24:	e7fe      	b.n	8001b24 <xQueueGenericSend+0x11c>

08001b26 <xQueueCreateMutex>:
	{
 8001b26:	b510      	push	{r4, lr}
 8001b28:	0002      	movs	r2, r0
		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	2001      	movs	r0, #1
 8001b2e:	f7ff ff4e 	bl	80019ce <xQueueGenericCreate>
 8001b32:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
 8001b34:	d007      	beq.n	8001b46 <xQueueCreateMutex+0x20>
			pxNewQueue->pxMutexHolder = NULL;
 8001b36:	2100      	movs	r1, #0
 8001b38:	6041      	str	r1, [r0, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8001b3a:	6001      	str	r1, [r0, #0]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8001b3c:	60c1      	str	r1, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8001b3e:	000b      	movs	r3, r1
 8001b40:	000a      	movs	r2, r1
 8001b42:	f7ff ff61 	bl	8001a08 <xQueueGenericSend>
	}
 8001b46:	0020      	movs	r0, r4
 8001b48:	bd10      	pop	{r4, pc}

08001b4a <xQueueGiveFromISR>:
{
 8001b4a:	b570      	push	{r4, r5, r6, lr}
 8001b4c:	0004      	movs	r4, r0
 8001b4e:	000e      	movs	r6, r1
	configASSERT( pxQueue );
 8001b50:	2800      	cmp	r0, #0
 8001b52:	d101      	bne.n	8001b58 <xQueueGiveFromISR+0xe>
 8001b54:	b672      	cpsid	i
 8001b56:	e7fe      	b.n	8001b56 <xQueueGiveFromISR+0xc>
	configASSERT( pxQueue->uxItemSize == 0 );
 8001b58:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <xQueueGiveFromISR+0x18>
 8001b5e:	b672      	cpsid	i
 8001b60:	e7fe      	b.n	8001b60 <xQueueGiveFromISR+0x16>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8001b62:	6803      	ldr	r3, [r0, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d102      	bne.n	8001b6e <xQueueGiveFromISR+0x24>
 8001b68:	6843      	ldr	r3, [r0, #4]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d128      	bne.n	8001bc0 <xQueueGiveFromISR+0x76>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001b6e:	f7ff fd41 	bl	80015f4 <ulSetInterruptMaskFromISR>
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001b72:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8001b74:	6be3      	ldr	r3, [r4, #60]	; 0x3c
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001b76:	0005      	movs	r5, r0
		if( uxMessagesWaiting < pxQueue->uxLength )
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d301      	bcc.n	8001b80 <xQueueGiveFromISR+0x36>
			xReturn = errQUEUE_FULL;
 8001b7c:	2400      	movs	r4, #0
 8001b7e:	e016      	b.n	8001bae <xQueueGiveFromISR+0x64>
			const int8_t cTxLock = pxQueue->cTxLock;
 8001b80:	0021      	movs	r1, r4
 8001b82:	3145      	adds	r1, #69	; 0x45
 8001b84:	780b      	ldrb	r3, [r1, #0]
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8001b86:	3201      	adds	r2, #1
			const int8_t cTxLock = pxQueue->cTxLock;
 8001b88:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8001b8a:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 8001b8c:	1c5a      	adds	r2, r3, #1
 8001b8e:	d113      	bne.n	8001bb8 <xQueueGiveFromISR+0x6e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001b90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d101      	bne.n	8001b9a <xQueueGiveFromISR+0x50>
			xReturn = pdPASS;
 8001b96:	2401      	movs	r4, #1
 8001b98:	e009      	b.n	8001bae <xQueueGiveFromISR+0x64>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001b9a:	0020      	movs	r0, r4
 8001b9c:	3024      	adds	r0, #36	; 0x24
 8001b9e:	f000 fb61 	bl	8002264 <xTaskRemoveFromEventList>
 8001ba2:	2800      	cmp	r0, #0
 8001ba4:	d0f7      	beq.n	8001b96 <xQueueGiveFromISR+0x4c>
							if( pxHigherPriorityTaskWoken != NULL )
 8001ba6:	2e00      	cmp	r6, #0
 8001ba8:	d0f5      	beq.n	8001b96 <xQueueGiveFromISR+0x4c>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001baa:	2401      	movs	r4, #1
 8001bac:	6034      	str	r4, [r6, #0]
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8001bae:	0028      	movs	r0, r5
 8001bb0:	f7ff fd25 	bl	80015fe <vClearInterruptMaskFromISR>
}
 8001bb4:	0020      	movs	r0, r4
 8001bb6:	bd70      	pop	{r4, r5, r6, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001bb8:	3301      	adds	r3, #1
 8001bba:	b25b      	sxtb	r3, r3
 8001bbc:	700b      	strb	r3, [r1, #0]
 8001bbe:	e7ea      	b.n	8001b96 <xQueueGiveFromISR+0x4c>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8001bc0:	b672      	cpsid	i
 8001bc2:	e7fe      	b.n	8001bc2 <xQueueGiveFromISR+0x78>

08001bc4 <xQueueGenericReceive>:
{
 8001bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bc6:	b085      	sub	sp, #20
 8001bc8:	0004      	movs	r4, r0
 8001bca:	000f      	movs	r7, r1
 8001bcc:	9201      	str	r2, [sp, #4]
 8001bce:	9300      	str	r3, [sp, #0]
	configASSERT( pxQueue );
 8001bd0:	2800      	cmp	r0, #0
 8001bd2:	d101      	bne.n	8001bd8 <xQueueGenericReceive+0x14>
 8001bd4:	b672      	cpsid	i
 8001bd6:	e7fe      	b.n	8001bd6 <xQueueGenericReceive+0x12>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001bd8:	2900      	cmp	r1, #0
 8001bda:	d000      	beq.n	8001bde <xQueueGenericReceive+0x1a>
 8001bdc:	e08e      	b.n	8001cfc <xQueueGenericReceive+0x138>
 8001bde:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d100      	bne.n	8001be6 <xQueueGenericReceive+0x22>
 8001be4:	e08a      	b.n	8001cfc <xQueueGenericReceive+0x138>
 8001be6:	b672      	cpsid	i
 8001be8:	e7fe      	b.n	8001be8 <xQueueGenericReceive+0x24>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001bea:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8001bec:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d06c      	beq.n	8001ccc <xQueueGenericReceive+0x108>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001bf2:	0020      	movs	r0, r4
 8001bf4:	3024      	adds	r0, #36	; 0x24
 8001bf6:	e063      	b.n	8001cc0 <xQueueGenericReceive+0xfc>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001bf8:	9d01      	ldr	r5, [sp, #4]
 8001bfa:	2d00      	cmp	r5, #0
 8001bfc:	d103      	bne.n	8001c06 <xQueueGenericReceive+0x42>
					taskEXIT_CRITICAL();
 8001bfe:	f7ff fceb 	bl	80015d8 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8001c02:	0028      	movs	r0, r5
 8001c04:	e065      	b.n	8001cd2 <xQueueGenericReceive+0x10e>
				else if( xEntryTimeSet == pdFALSE )
 8001c06:	2e00      	cmp	r6, #0
 8001c08:	d102      	bne.n	8001c10 <xQueueGenericReceive+0x4c>
					vTaskSetTimeOutState( &xTimeOut );
 8001c0a:	a802      	add	r0, sp, #8
 8001c0c:	f000 fb66 	bl	80022dc <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8001c10:	f7ff fce2 	bl	80015d8 <vPortExitCritical>
		vTaskSuspendAll();
 8001c14:	f000 f9b6 	bl	8001f84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001c18:	f7ff fcd2 	bl	80015c0 <vPortEnterCritical>
 8001c1c:	0022      	movs	r2, r4
 8001c1e:	3244      	adds	r2, #68	; 0x44
 8001c20:	7813      	ldrb	r3, [r2, #0]
 8001c22:	b25b      	sxtb	r3, r3
 8001c24:	3301      	adds	r3, #1
 8001c26:	d101      	bne.n	8001c2c <xQueueGenericReceive+0x68>
 8001c28:	2300      	movs	r3, #0
 8001c2a:	7013      	strb	r3, [r2, #0]
 8001c2c:	0022      	movs	r2, r4
 8001c2e:	3245      	adds	r2, #69	; 0x45
 8001c30:	7813      	ldrb	r3, [r2, #0]
 8001c32:	b25b      	sxtb	r3, r3
 8001c34:	3301      	adds	r3, #1
 8001c36:	d101      	bne.n	8001c3c <xQueueGenericReceive+0x78>
 8001c38:	2300      	movs	r3, #0
 8001c3a:	7013      	strb	r3, [r2, #0]
 8001c3c:	f7ff fccc 	bl	80015d8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001c40:	a901      	add	r1, sp, #4
 8001c42:	a802      	add	r0, sp, #8
 8001c44:	f000 fb5a 	bl	80022fc <xTaskCheckForTimeOut>
 8001c48:	2800      	cmp	r0, #0
 8001c4a:	d14a      	bne.n	8001ce2 <xQueueGenericReceive+0x11e>
	taskENTER_CRITICAL();
 8001c4c:	f7ff fcb8 	bl	80015c0 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001c50:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8001c52:	f7ff fcc1 	bl	80015d8 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001c56:	2d00      	cmp	r5, #0
 8001c58:	d13d      	bne.n	8001cd6 <xQueueGenericReceive+0x112>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001c5a:	6823      	ldr	r3, [r4, #0]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d106      	bne.n	8001c6e <xQueueGenericReceive+0xaa>
						taskENTER_CRITICAL();
 8001c60:	f7ff fcae 	bl	80015c0 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8001c64:	6860      	ldr	r0, [r4, #4]
 8001c66:	f000 fb8f 	bl	8002388 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 8001c6a:	f7ff fcb5 	bl	80015d8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001c6e:	0020      	movs	r0, r4
 8001c70:	9901      	ldr	r1, [sp, #4]
 8001c72:	3024      	adds	r0, #36	; 0x24
 8001c74:	f000 fae4 	bl	8002240 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001c78:	0020      	movs	r0, r4
 8001c7a:	f7ff fe3f 	bl	80018fc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001c7e:	f000 fa0d 	bl	800209c <xTaskResumeAll>
 8001c82:	2800      	cmp	r0, #0
 8001c84:	d101      	bne.n	8001c8a <xQueueGenericReceive+0xc6>
					portYIELD_WITHIN_API();
 8001c86:	f7ff fc8f 	bl	80015a8 <vPortYield>
 8001c8a:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8001c8c:	f7ff fc98 	bl	80015c0 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001c90:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001c92:	2d00      	cmp	r5, #0
 8001c94:	d0b0      	beq.n	8001bf8 <xQueueGenericReceive+0x34>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001c96:	0039      	movs	r1, r7
 8001c98:	0020      	movs	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8001c9a:	68e6      	ldr	r6, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001c9c:	f7ff fe1c 	bl	80018d8 <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 8001ca0:	9b00      	ldr	r3, [sp, #0]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d1a1      	bne.n	8001bea <xQueueGenericReceive+0x26>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001ca6:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8001ca8:	3d01      	subs	r5, #1
 8001caa:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d102      	bne.n	8001cb6 <xQueueGenericReceive+0xf2>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8001cb0:	f000 fbd6 	bl	8002460 <pvTaskIncrementMutexHeldCount>
 8001cb4:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001cb6:	6923      	ldr	r3, [r4, #16]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d007      	beq.n	8001ccc <xQueueGenericReceive+0x108>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001cbc:	0020      	movs	r0, r4
 8001cbe:	3010      	adds	r0, #16
 8001cc0:	f000 fad0 	bl	8002264 <xTaskRemoveFromEventList>
 8001cc4:	2800      	cmp	r0, #0
 8001cc6:	d001      	beq.n	8001ccc <xQueueGenericReceive+0x108>
							queueYIELD_IF_USING_PREEMPTION();
 8001cc8:	f7ff fc6e 	bl	80015a8 <vPortYield>
				taskEXIT_CRITICAL();
 8001ccc:	f7ff fc84 	bl	80015d8 <vPortExitCritical>
				return pdPASS;
 8001cd0:	2001      	movs	r0, #1
}
 8001cd2:	b005      	add	sp, #20
 8001cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
				prvUnlockQueue( pxQueue );
 8001cd6:	0020      	movs	r0, r4
 8001cd8:	f7ff fe10 	bl	80018fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001cdc:	f000 f9de 	bl	800209c <xTaskResumeAll>
 8001ce0:	e7d3      	b.n	8001c8a <xQueueGenericReceive+0xc6>
			prvUnlockQueue( pxQueue );
 8001ce2:	0020      	movs	r0, r4
 8001ce4:	f7ff fe0a 	bl	80018fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001ce8:	f000 f9d8 	bl	800209c <xTaskResumeAll>
	taskENTER_CRITICAL();
 8001cec:	f7ff fc68 	bl	80015c0 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001cf0:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8001cf2:	f7ff fc71 	bl	80015d8 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001cf6:	2d00      	cmp	r5, #0
 8001cf8:	d1c7      	bne.n	8001c8a <xQueueGenericReceive+0xc6>
 8001cfa:	e782      	b.n	8001c02 <xQueueGenericReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001cfc:	f000 fb34 	bl	8002368 <xTaskGetSchedulerState>
 8001d00:	2600      	movs	r6, #0
 8001d02:	2800      	cmp	r0, #0
 8001d04:	d1c2      	bne.n	8001c8c <xQueueGenericReceive+0xc8>
 8001d06:	9e01      	ldr	r6, [sp, #4]
 8001d08:	2e00      	cmp	r6, #0
 8001d0a:	d0bf      	beq.n	8001c8c <xQueueGenericReceive+0xc8>
 8001d0c:	b672      	cpsid	i
 8001d0e:	e7fe      	b.n	8001d0e <xQueueGenericReceive+0x14a>

08001d10 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001d10:	4a07      	ldr	r2, [pc, #28]	; (8001d30 <prvResetNextTaskUnblockTime+0x20>)
 8001d12:	6813      	ldr	r3, [r2, #0]
 8001d14:	6819      	ldr	r1, [r3, #0]
 8001d16:	4b07      	ldr	r3, [pc, #28]	; (8001d34 <prvResetNextTaskUnblockTime+0x24>)
 8001d18:	2900      	cmp	r1, #0
 8001d1a:	d103      	bne.n	8001d24 <prvResetNextTaskUnblockTime+0x14>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	4252      	negs	r2, r2
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001d20:	601a      	str	r2, [r3, #0]
	}
}
 8001d22:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001d24:	6812      	ldr	r2, [r2, #0]
 8001d26:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001d28:	68d2      	ldr	r2, [r2, #12]
 8001d2a:	6852      	ldr	r2, [r2, #4]
 8001d2c:	e7f8      	b.n	8001d20 <prvResetNextTaskUnblockTime+0x10>
 8001d2e:	46c0      	nop			; (mov r8, r8)
 8001d30:	20000d88 	.word	0x20000d88
 8001d34:	20000e60 	.word	0x20000e60

08001d38 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d3a:	0004      	movs	r4, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001d3c:	4b14      	ldr	r3, [pc, #80]	; (8001d90 <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001d3e:	4d15      	ldr	r5, [pc, #84]	; (8001d94 <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 8001d40:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001d42:	6828      	ldr	r0, [r5, #0]
{
 8001d44:	000f      	movs	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001d46:	3004      	adds	r0, #4
 8001d48:	f7ff fbe8 	bl	800151c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001d4c:	1c63      	adds	r3, r4, #1
 8001d4e:	d107      	bne.n	8001d60 <prvAddCurrentTaskToDelayedList+0x28>
 8001d50:	2f00      	cmp	r7, #0
 8001d52:	d005      	beq.n	8001d60 <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001d54:	6829      	ldr	r1, [r5, #0]
 8001d56:	4810      	ldr	r0, [pc, #64]	; (8001d98 <prvAddCurrentTaskToDelayedList+0x60>)
 8001d58:	3104      	adds	r1, #4
 8001d5a:	f7ff fbbc 	bl	80014d6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001d5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001d60:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001d62:	1934      	adds	r4, r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001d64:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8001d66:	42a6      	cmp	r6, r4
 8001d68:	d906      	bls.n	8001d78 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001d6a:	4b0c      	ldr	r3, [pc, #48]	; (8001d9c <prvAddCurrentTaskToDelayedList+0x64>)
 8001d6c:	6818      	ldr	r0, [r3, #0]
 8001d6e:	6829      	ldr	r1, [r5, #0]
 8001d70:	3104      	adds	r1, #4
 8001d72:	f7ff fbbc 	bl	80014ee <vListInsert>
 8001d76:	e7f2      	b.n	8001d5e <prvAddCurrentTaskToDelayedList+0x26>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001d78:	4b09      	ldr	r3, [pc, #36]	; (8001da0 <prvAddCurrentTaskToDelayedList+0x68>)
 8001d7a:	6818      	ldr	r0, [r3, #0]
 8001d7c:	6829      	ldr	r1, [r5, #0]
 8001d7e:	3104      	adds	r1, #4
 8001d80:	f7ff fbb5 	bl	80014ee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001d84:	4b07      	ldr	r3, [pc, #28]	; (8001da4 <prvAddCurrentTaskToDelayedList+0x6c>)
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	4294      	cmp	r4, r2
 8001d8a:	d2e8      	bcs.n	8001d5e <prvAddCurrentTaskToDelayedList+0x26>
					xNextTaskUnblockTime = xTimeToWake;
 8001d8c:	601c      	str	r4, [r3, #0]
}
 8001d8e:	e7e6      	b.n	8001d5e <prvAddCurrentTaskToDelayedList+0x26>
 8001d90:	20000ea8 	.word	0x20000ea8
 8001d94:	20000d84 	.word	0x20000d84
 8001d98:	20000e80 	.word	0x20000e80
 8001d9c:	20000d8c 	.word	0x20000d8c
 8001da0:	20000d88 	.word	0x20000d88
 8001da4:	20000e60 	.word	0x20000e60

08001da8 <xTaskCreate>:
	{
 8001da8:	b5f0      	push	{r4, r5, r6, r7, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001daa:	0095      	lsls	r5, r2, #2
	{
 8001dac:	b085      	sub	sp, #20
 8001dae:	9002      	str	r0, [sp, #8]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001db0:	0028      	movs	r0, r5
	{
 8001db2:	000f      	movs	r7, r1
 8001db4:	9303      	str	r3, [sp, #12]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001db6:	f7ff fcb1 	bl	800171c <pvPortMalloc>
 8001dba:	1e06      	subs	r6, r0, #0
			if( pxStack != NULL )
 8001dbc:	d100      	bne.n	8001dc0 <xTaskCreate+0x18>
 8001dbe:	e08e      	b.n	8001ede <xTaskCreate+0x136>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001dc0:	2054      	movs	r0, #84	; 0x54
 8001dc2:	f7ff fcab 	bl	800171c <pvPortMalloc>
 8001dc6:	1e04      	subs	r4, r0, #0
				if( pxNewTCB != NULL )
 8001dc8:	d100      	bne.n	8001dcc <xTaskCreate+0x24>
 8001dca:	e085      	b.n	8001ed8 <xTaskCreate+0x130>
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001dcc:	2307      	movs	r3, #7
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001dce:	3d04      	subs	r5, #4
					pxNewTCB->pxStack = pxStack;
 8001dd0:	6306      	str	r6, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001dd2:	1976      	adds	r6, r6, r5
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001dd4:	439e      	bics	r6, r3
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001dd6:	2300      	movs	r3, #0
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001dd8:	9600      	str	r6, [sp, #0]
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001dda:	001a      	movs	r2, r3
 8001ddc:	5cf9      	ldrb	r1, [r7, r3]
 8001dde:	3234      	adds	r2, #52	; 0x34
 8001de0:	54a1      	strb	r1, [r4, r2]
		if( pcName[ x ] == 0x00 )
 8001de2:	5cfa      	ldrb	r2, [r7, r3]
 8001de4:	2a00      	cmp	r2, #0
 8001de6:	d002      	beq.n	8001dee <xTaskCreate+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001de8:	3301      	adds	r3, #1
 8001dea:	2b10      	cmp	r3, #16
 8001dec:	d1f5      	bne.n	8001dda <xTaskCreate+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001dee:	0023      	movs	r3, r4
 8001df0:	2500      	movs	r5, #0
 8001df2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8001df4:	3343      	adds	r3, #67	; 0x43
 8001df6:	701d      	strb	r5, [r3, #0]
 8001df8:	2e06      	cmp	r6, #6
 8001dfa:	d900      	bls.n	8001dfe <xTaskCreate+0x56>
 8001dfc:	2606      	movs	r6, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001dfe:	1d23      	adds	r3, r4, #4
 8001e00:	0018      	movs	r0, r3
	pxNewTCB->uxPriority = uxPriority;
 8001e02:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8001e04:	6466      	str	r6, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001e06:	64a5      	str	r5, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001e08:	9301      	str	r3, [sp, #4]
 8001e0a:	f7ff fb61 	bl	80014d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001e0e:	0020      	movs	r0, r4
 8001e10:	3018      	adds	r0, #24
 8001e12:	f7ff fb5d 	bl	80014d0 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e16:	2307      	movs	r3, #7
 8001e18:	1b9e      	subs	r6, r3, r6
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001e1a:	0023      	movs	r3, r4
 8001e1c:	3350      	adds	r3, #80	; 0x50
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001e1e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e20:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001e22:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8001e24:	64e5      	str	r5, [r4, #76]	; 0x4c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001e26:	9a03      	ldr	r2, [sp, #12]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001e28:	701d      	strb	r5, [r3, #0]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001e2a:	9902      	ldr	r1, [sp, #8]
 8001e2c:	9800      	ldr	r0, [sp, #0]
 8001e2e:	f7ff fba9 	bl	8001584 <pxPortInitialiseStack>
	if( ( void * ) pxCreatedTask != NULL )
 8001e32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001e34:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d000      	beq.n	8001e3c <xTaskCreate+0x94>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001e3a:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 8001e3c:	f7ff fbc0 	bl	80015c0 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8001e40:	4b2e      	ldr	r3, [pc, #184]	; (8001efc <xTaskCreate+0x154>)
		if( pxCurrentTCB == NULL )
 8001e42:	4d2f      	ldr	r5, [pc, #188]	; (8001f00 <xTaskCreate+0x158>)
		uxCurrentNumberOfTasks++;
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	3201      	adds	r2, #1
 8001e48:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8001e4a:	682a      	ldr	r2, [r5, #0]
 8001e4c:	2a00      	cmp	r2, #0
 8001e4e:	d149      	bne.n	8001ee4 <xTaskCreate+0x13c>
			pxCurrentTCB = pxNewTCB;
 8001e50:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d11d      	bne.n	8001e94 <xTaskCreate+0xec>
 8001e58:	4e2a      	ldr	r6, [pc, #168]	; (8001f04 <xTaskCreate+0x15c>)
 8001e5a:	0037      	movs	r7, r6
 8001e5c:	378c      	adds	r7, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001e5e:	0030      	movs	r0, r6
 8001e60:	3614      	adds	r6, #20
 8001e62:	f7ff fb2a 	bl	80014ba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001e66:	42b7      	cmp	r7, r6
 8001e68:	d1f9      	bne.n	8001e5e <xTaskCreate+0xb6>
	vListInitialise( &xDelayedTaskList1 );
 8001e6a:	4e27      	ldr	r6, [pc, #156]	; (8001f08 <xTaskCreate+0x160>)
 8001e6c:	0030      	movs	r0, r6
 8001e6e:	f7ff fb24 	bl	80014ba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001e72:	4f26      	ldr	r7, [pc, #152]	; (8001f0c <xTaskCreate+0x164>)
 8001e74:	0038      	movs	r0, r7
 8001e76:	f7ff fb20 	bl	80014ba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001e7a:	4825      	ldr	r0, [pc, #148]	; (8001f10 <xTaskCreate+0x168>)
 8001e7c:	f7ff fb1d 	bl	80014ba <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8001e80:	4824      	ldr	r0, [pc, #144]	; (8001f14 <xTaskCreate+0x16c>)
 8001e82:	f7ff fb1a 	bl	80014ba <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8001e86:	4824      	ldr	r0, [pc, #144]	; (8001f18 <xTaskCreate+0x170>)
 8001e88:	f7ff fb17 	bl	80014ba <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8001e8c:	4b23      	ldr	r3, [pc, #140]	; (8001f1c <xTaskCreate+0x174>)
 8001e8e:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001e90:	4b23      	ldr	r3, [pc, #140]	; (8001f20 <xTaskCreate+0x178>)
 8001e92:	601f      	str	r7, [r3, #0]
		uxTaskNumber++;
 8001e94:	4a23      	ldr	r2, [pc, #140]	; (8001f24 <xTaskCreate+0x17c>)
 8001e96:	6813      	ldr	r3, [r2, #0]
 8001e98:	3301      	adds	r3, #1
 8001e9a:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001e9c:	4a22      	ldr	r2, [pc, #136]	; (8001f28 <xTaskCreate+0x180>)
 8001e9e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ea0:	6811      	ldr	r1, [r2, #0]
 8001ea2:	428b      	cmp	r3, r1
 8001ea4:	d900      	bls.n	8001ea8 <xTaskCreate+0x100>
 8001ea6:	6013      	str	r3, [r2, #0]
 8001ea8:	2014      	movs	r0, #20
 8001eaa:	4358      	muls	r0, r3
 8001eac:	4b15      	ldr	r3, [pc, #84]	; (8001f04 <xTaskCreate+0x15c>)
 8001eae:	9901      	ldr	r1, [sp, #4]
 8001eb0:	1818      	adds	r0, r3, r0
 8001eb2:	f7ff fb10 	bl	80014d6 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8001eb6:	f7ff fb8f 	bl	80015d8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8001eba:	4b1c      	ldr	r3, [pc, #112]	; (8001f2c <xTaskCreate+0x184>)
			xReturn = pdPASS;
 8001ebc:	2601      	movs	r6, #1
	if( xSchedulerRunning != pdFALSE )
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d006      	beq.n	8001ed2 <xTaskCreate+0x12a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001ec4:	682b      	ldr	r3, [r5, #0]
 8001ec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ec8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d201      	bcs.n	8001ed2 <xTaskCreate+0x12a>
			taskYIELD_IF_USING_PREEMPTION();
 8001ece:	f7ff fb6b 	bl	80015a8 <vPortYield>
	}
 8001ed2:	0030      	movs	r0, r6
 8001ed4:	b005      	add	sp, #20
 8001ed6:	bdf0      	pop	{r4, r5, r6, r7, pc}
					vPortFree( pxStack );
 8001ed8:	0030      	movs	r0, r6
 8001eda:	f7ff fca1 	bl	8001820 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001ede:	2601      	movs	r6, #1
 8001ee0:	4276      	negs	r6, r6
 8001ee2:	e7f6      	b.n	8001ed2 <xTaskCreate+0x12a>
			if( xSchedulerRunning == pdFALSE )
 8001ee4:	4b11      	ldr	r3, [pc, #68]	; (8001f2c <xTaskCreate+0x184>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d1d3      	bne.n	8001e94 <xTaskCreate+0xec>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001eec:	682b      	ldr	r3, [r5, #0]
 8001eee:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d8ce      	bhi.n	8001e94 <xTaskCreate+0xec>
					pxCurrentTCB = pxNewTCB;
 8001ef6:	602c      	str	r4, [r5, #0]
 8001ef8:	e7cc      	b.n	8001e94 <xTaskCreate+0xec>
 8001efa:	46c0      	nop			; (mov r8, r8)
 8001efc:	20000e1c 	.word	0x20000e1c
 8001f00:	20000d84 	.word	0x20000d84
 8001f04:	20000d90 	.word	0x20000d90
 8001f08:	20000e34 	.word	0x20000e34
 8001f0c:	20000e48 	.word	0x20000e48
 8001f10:	20000e68 	.word	0x20000e68
 8001f14:	20000e94 	.word	0x20000e94
 8001f18:	20000e80 	.word	0x20000e80
 8001f1c:	20000d88 	.word	0x20000d88
 8001f20:	20000d8c 	.word	0x20000d8c
 8001f24:	20000e2c 	.word	0x20000e2c
 8001f28:	20000e30 	.word	0x20000e30
 8001f2c:	20000e7c 	.word	0x20000e7c

08001f30 <vTaskStartScheduler>:
{
 8001f30:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8001f32:	2400      	movs	r4, #0
 8001f34:	4b0d      	ldr	r3, [pc, #52]	; (8001f6c <vTaskStartScheduler+0x3c>)
 8001f36:	9400      	str	r4, [sp, #0]
 8001f38:	9301      	str	r3, [sp, #4]
 8001f3a:	2280      	movs	r2, #128	; 0x80
 8001f3c:	0023      	movs	r3, r4
 8001f3e:	490c      	ldr	r1, [pc, #48]	; (8001f70 <vTaskStartScheduler+0x40>)
 8001f40:	480c      	ldr	r0, [pc, #48]	; (8001f74 <vTaskStartScheduler+0x44>)
 8001f42:	f7ff ff31 	bl	8001da8 <xTaskCreate>
	if( xReturn == pdPASS )
 8001f46:	2801      	cmp	r0, #1
 8001f48:	d10b      	bne.n	8001f62 <vTaskStartScheduler+0x32>
		portDISABLE_INTERRUPTS();
 8001f4a:	b672      	cpsid	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	4b0a      	ldr	r3, [pc, #40]	; (8001f78 <vTaskStartScheduler+0x48>)
 8001f50:	4252      	negs	r2, r2
 8001f52:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001f54:	4b09      	ldr	r3, [pc, #36]	; (8001f7c <vTaskStartScheduler+0x4c>)
 8001f56:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001f58:	4b09      	ldr	r3, [pc, #36]	; (8001f80 <vTaskStartScheduler+0x50>)
 8001f5a:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8001f5c:	f7ff fba0 	bl	80016a0 <xPortStartScheduler>
}
 8001f60:	bd13      	pop	{r0, r1, r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001f62:	1c43      	adds	r3, r0, #1
 8001f64:	d1fc      	bne.n	8001f60 <vTaskStartScheduler+0x30>
 8001f66:	b672      	cpsid	i
 8001f68:	e7fe      	b.n	8001f68 <vTaskStartScheduler+0x38>
 8001f6a:	46c0      	nop			; (mov r8, r8)
 8001f6c:	20000e5c 	.word	0x20000e5c
 8001f70:	08003678 	.word	0x08003678
 8001f74:	0800216d 	.word	0x0800216d
 8001f78:	20000e60 	.word	0x20000e60
 8001f7c:	20000e7c 	.word	0x20000e7c
 8001f80:	20000ea8 	.word	0x20000ea8

08001f84 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8001f84:	4a02      	ldr	r2, [pc, #8]	; (8001f90 <vTaskSuspendAll+0xc>)
 8001f86:	6813      	ldr	r3, [r2, #0]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	6013      	str	r3, [r2, #0]
}
 8001f8c:	4770      	bx	lr
 8001f8e:	46c0      	nop			; (mov r8, r8)
 8001f90:	20000e28 	.word	0x20000e28

08001f94 <xTaskGetTickCount>:
 8001f94:	4b01      	ldr	r3, [pc, #4]	; (8001f9c <xTaskGetTickCount+0x8>)
 8001f96:	6818      	ldr	r0, [r3, #0]
 8001f98:	4770      	bx	lr
 8001f9a:	46c0      	nop			; (mov r8, r8)
 8001f9c:	20000ea8 	.word	0x20000ea8

08001fa0 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001fa0:	4b33      	ldr	r3, [pc, #204]	; (8002070 <xTaskIncrementTick+0xd0>)
{
 8001fa2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d135      	bne.n	8002016 <xTaskIncrementTick+0x76>
		const TickType_t xConstTickCount = xTickCount + 1;
 8001faa:	4b32      	ldr	r3, [pc, #200]	; (8002074 <xTaskIncrementTick+0xd4>)
 8001fac:	681c      	ldr	r4, [r3, #0]
 8001fae:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8001fb0:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8001fb2:	2c00      	cmp	r4, #0
 8001fb4:	d111      	bne.n	8001fda <xTaskIncrementTick+0x3a>
			taskSWITCH_DELAYED_LISTS();
 8001fb6:	4b30      	ldr	r3, [pc, #192]	; (8002078 <xTaskIncrementTick+0xd8>)
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	6812      	ldr	r2, [r2, #0]
 8001fbc:	2a00      	cmp	r2, #0
 8001fbe:	d001      	beq.n	8001fc4 <xTaskIncrementTick+0x24>
 8001fc0:	b672      	cpsid	i
 8001fc2:	e7fe      	b.n	8001fc2 <xTaskIncrementTick+0x22>
 8001fc4:	4a2d      	ldr	r2, [pc, #180]	; (800207c <xTaskIncrementTick+0xdc>)
 8001fc6:	6819      	ldr	r1, [r3, #0]
 8001fc8:	6810      	ldr	r0, [r2, #0]
 8001fca:	6018      	str	r0, [r3, #0]
 8001fcc:	6011      	str	r1, [r2, #0]
 8001fce:	4a2c      	ldr	r2, [pc, #176]	; (8002080 <xTaskIncrementTick+0xe0>)
 8001fd0:	6813      	ldr	r3, [r2, #0]
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	6013      	str	r3, [r2, #0]
 8001fd6:	f7ff fe9b 	bl	8001d10 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001fda:	4f2a      	ldr	r7, [pc, #168]	; (8002084 <xTaskIncrementTick+0xe4>)
BaseType_t xSwitchRequired = pdFALSE;
 8001fdc:	2600      	movs	r6, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	429c      	cmp	r4, r3
 8001fe2:	d307      	bcc.n	8001ff4 <xTaskIncrementTick+0x54>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001fe4:	4b24      	ldr	r3, [pc, #144]	; (8002078 <xTaskIncrementTick+0xd8>)
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	6812      	ldr	r2, [r2, #0]
 8001fea:	2a00      	cmp	r2, #0
 8001fec:	d119      	bne.n	8002022 <xTaskIncrementTick+0x82>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001fee:	2301      	movs	r3, #1
 8001ff0:	425b      	negs	r3, r3
 8001ff2:	603b      	str	r3, [r7, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001ff4:	4b24      	ldr	r3, [pc, #144]	; (8002088 <xTaskIncrementTick+0xe8>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ffa:	2314      	movs	r3, #20
 8001ffc:	4353      	muls	r3, r2
 8001ffe:	4a23      	ldr	r2, [pc, #140]	; (800208c <xTaskIncrementTick+0xec>)
 8002000:	58d3      	ldr	r3, [r2, r3]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d900      	bls.n	8002008 <xTaskIncrementTick+0x68>
				xSwitchRequired = pdTRUE;
 8002006:	2601      	movs	r6, #1
		if( xYieldPending != pdFALSE )
 8002008:	4b21      	ldr	r3, [pc, #132]	; (8002090 <xTaskIncrementTick+0xf0>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d000      	beq.n	8002012 <xTaskIncrementTick+0x72>
			xSwitchRequired = pdTRUE;
 8002010:	2601      	movs	r6, #1
}
 8002012:	0030      	movs	r0, r6
 8002014:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		++uxPendedTicks;
 8002016:	4a1f      	ldr	r2, [pc, #124]	; (8002094 <xTaskIncrementTick+0xf4>)
BaseType_t xSwitchRequired = pdFALSE;
 8002018:	2600      	movs	r6, #0
		++uxPendedTicks;
 800201a:	6813      	ldr	r3, [r2, #0]
 800201c:	3301      	adds	r3, #1
 800201e:	6013      	str	r3, [r2, #0]
 8002020:	e7f2      	b.n	8002008 <xTaskIncrementTick+0x68>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	68dd      	ldr	r5, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002028:	686b      	ldr	r3, [r5, #4]
					if( xConstTickCount < xItemValue )
 800202a:	429c      	cmp	r4, r3
 800202c:	d3e1      	bcc.n	8001ff2 <xTaskIncrementTick+0x52>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800202e:	1d2b      	adds	r3, r5, #4
 8002030:	0018      	movs	r0, r3
 8002032:	9301      	str	r3, [sp, #4]
 8002034:	f7ff fa72 	bl	800151c <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002038:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800203a:	2b00      	cmp	r3, #0
 800203c:	d003      	beq.n	8002046 <xTaskIncrementTick+0xa6>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800203e:	0028      	movs	r0, r5
 8002040:	3018      	adds	r0, #24
 8002042:	f7ff fa6b 	bl	800151c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002046:	4b14      	ldr	r3, [pc, #80]	; (8002098 <xTaskIncrementTick+0xf8>)
 8002048:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	4290      	cmp	r0, r2
 800204e:	d900      	bls.n	8002052 <xTaskIncrementTick+0xb2>
 8002050:	6018      	str	r0, [r3, #0]
 8002052:	2314      	movs	r3, #20
 8002054:	4358      	muls	r0, r3
 8002056:	4b0d      	ldr	r3, [pc, #52]	; (800208c <xTaskIncrementTick+0xec>)
 8002058:	1d29      	adds	r1, r5, #4
 800205a:	1818      	adds	r0, r3, r0
 800205c:	f7ff fa3b 	bl	80014d6 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002060:	4b09      	ldr	r3, [pc, #36]	; (8002088 <xTaskIncrementTick+0xe8>)
 8002062:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002068:	429a      	cmp	r2, r3
 800206a:	d3bb      	bcc.n	8001fe4 <xTaskIncrementTick+0x44>
							xSwitchRequired = pdTRUE;
 800206c:	2601      	movs	r6, #1
 800206e:	e7b9      	b.n	8001fe4 <xTaskIncrementTick+0x44>
 8002070:	20000e28 	.word	0x20000e28
 8002074:	20000ea8 	.word	0x20000ea8
 8002078:	20000d88 	.word	0x20000d88
 800207c:	20000d8c 	.word	0x20000d8c
 8002080:	20000e64 	.word	0x20000e64
 8002084:	20000e60 	.word	0x20000e60
 8002088:	20000d84 	.word	0x20000d84
 800208c:	20000d90 	.word	0x20000d90
 8002090:	20000eac 	.word	0x20000eac
 8002094:	20000e24 	.word	0x20000e24
 8002098:	20000e30 	.word	0x20000e30

0800209c <xTaskResumeAll>:
{
 800209c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
 800209e:	4c2b      	ldr	r4, [pc, #172]	; (800214c <xTaskResumeAll+0xb0>)
 80020a0:	6823      	ldr	r3, [r4, #0]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d101      	bne.n	80020aa <xTaskResumeAll+0xe>
 80020a6:	b672      	cpsid	i
 80020a8:	e7fe      	b.n	80020a8 <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
 80020aa:	f7ff fa89 	bl	80015c0 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80020ae:	6823      	ldr	r3, [r4, #0]
 80020b0:	3b01      	subs	r3, #1
 80020b2:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80020b4:	6824      	ldr	r4, [r4, #0]
 80020b6:	2c00      	cmp	r4, #0
 80020b8:	d004      	beq.n	80020c4 <xTaskResumeAll+0x28>
BaseType_t xAlreadyYielded = pdFALSE;
 80020ba:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80020bc:	f7ff fa8c 	bl	80015d8 <vPortExitCritical>
}
 80020c0:	0020      	movs	r0, r4
 80020c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80020c4:	4b22      	ldr	r3, [pc, #136]	; (8002150 <xTaskResumeAll+0xb4>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d0f6      	beq.n	80020ba <xTaskResumeAll+0x1e>
					prvAddTaskToReadyList( pxTCB );
 80020cc:	2614      	movs	r6, #20
						xYieldPending = pdTRUE;
 80020ce:	2701      	movs	r7, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80020d0:	4b20      	ldr	r3, [pc, #128]	; (8002154 <xTaskResumeAll+0xb8>)
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	2a00      	cmp	r2, #0
 80020d6:	d11a      	bne.n	800210e <xTaskResumeAll+0x72>
				if( pxTCB != NULL )
 80020d8:	2c00      	cmp	r4, #0
 80020da:	d001      	beq.n	80020e0 <xTaskResumeAll+0x44>
					prvResetNextTaskUnblockTime();
 80020dc:	f7ff fe18 	bl	8001d10 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80020e0:	4d1d      	ldr	r5, [pc, #116]	; (8002158 <xTaskResumeAll+0xbc>)
 80020e2:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80020e4:	2c00      	cmp	r4, #0
 80020e6:	d00a      	beq.n	80020fe <xTaskResumeAll+0x62>
								xYieldPending = pdTRUE;
 80020e8:	2601      	movs	r6, #1
							if( xTaskIncrementTick() != pdFALSE )
 80020ea:	f7ff ff59 	bl	8001fa0 <xTaskIncrementTick>
 80020ee:	2800      	cmp	r0, #0
 80020f0:	d001      	beq.n	80020f6 <xTaskResumeAll+0x5a>
								xYieldPending = pdTRUE;
 80020f2:	4b1a      	ldr	r3, [pc, #104]	; (800215c <xTaskResumeAll+0xc0>)
 80020f4:	601e      	str	r6, [r3, #0]
							--uxPendedCounts;
 80020f6:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80020f8:	2c00      	cmp	r4, #0
 80020fa:	d1f6      	bne.n	80020ea <xTaskResumeAll+0x4e>
						uxPendedTicks = 0;
 80020fc:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 80020fe:	4b17      	ldr	r3, [pc, #92]	; (800215c <xTaskResumeAll+0xc0>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d0d9      	beq.n	80020ba <xTaskResumeAll+0x1e>
					taskYIELD_IF_USING_PREEMPTION();
 8002106:	f7ff fa4f 	bl	80015a8 <vPortYield>
						xAlreadyYielded = pdTRUE;
 800210a:	2401      	movs	r4, #1
 800210c:	e7d6      	b.n	80020bc <xTaskResumeAll+0x20>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002112:	0020      	movs	r0, r4
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002114:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002116:	3018      	adds	r0, #24
 8002118:	f7ff fa00 	bl	800151c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800211c:	0028      	movs	r0, r5
 800211e:	f7ff f9fd 	bl	800151c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002122:	4b0f      	ldr	r3, [pc, #60]	; (8002160 <xTaskResumeAll+0xc4>)
 8002124:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	4290      	cmp	r0, r2
 800212a:	d900      	bls.n	800212e <xTaskResumeAll+0x92>
 800212c:	6018      	str	r0, [r3, #0]
 800212e:	4370      	muls	r0, r6
 8002130:	4b0c      	ldr	r3, [pc, #48]	; (8002164 <xTaskResumeAll+0xc8>)
 8002132:	0029      	movs	r1, r5
 8002134:	1818      	adds	r0, r3, r0
 8002136:	f7ff f9ce 	bl	80014d6 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800213a:	4b0b      	ldr	r3, [pc, #44]	; (8002168 <xTaskResumeAll+0xcc>)
 800213c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002142:	429a      	cmp	r2, r3
 8002144:	d3c4      	bcc.n	80020d0 <xTaskResumeAll+0x34>
						xYieldPending = pdTRUE;
 8002146:	4b05      	ldr	r3, [pc, #20]	; (800215c <xTaskResumeAll+0xc0>)
 8002148:	601f      	str	r7, [r3, #0]
 800214a:	e7c1      	b.n	80020d0 <xTaskResumeAll+0x34>
 800214c:	20000e28 	.word	0x20000e28
 8002150:	20000e1c 	.word	0x20000e1c
 8002154:	20000e68 	.word	0x20000e68
 8002158:	20000e24 	.word	0x20000e24
 800215c:	20000eac 	.word	0x20000eac
 8002160:	20000e30 	.word	0x20000e30
 8002164:	20000d90 	.word	0x20000d90
 8002168:	20000d84 	.word	0x20000d84

0800216c <prvIdleTask>:
{
 800216c:	b570      	push	{r4, r5, r6, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800216e:	4c15      	ldr	r4, [pc, #84]	; (80021c4 <prvIdleTask+0x58>)
 8002170:	6823      	ldr	r3, [r4, #0]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d106      	bne.n	8002184 <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002176:	4b14      	ldr	r3, [pc, #80]	; (80021c8 <prvIdleTask+0x5c>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	2b01      	cmp	r3, #1
 800217c:	d9f7      	bls.n	800216e <prvIdleTask+0x2>
				taskYIELD();
 800217e:	f7ff fa13 	bl	80015a8 <vPortYield>
 8002182:	e7f4      	b.n	800216e <prvIdleTask+0x2>
			vTaskSuspendAll();
 8002184:	f7ff fefe 	bl	8001f84 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002188:	4d10      	ldr	r5, [pc, #64]	; (80021cc <prvIdleTask+0x60>)
 800218a:	682e      	ldr	r6, [r5, #0]
			( void ) xTaskResumeAll();
 800218c:	f7ff ff86 	bl	800209c <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8002190:	2e00      	cmp	r6, #0
 8002192:	d0ec      	beq.n	800216e <prvIdleTask+0x2>
				taskENTER_CRITICAL();
 8002194:	f7ff fa14 	bl	80015c0 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002198:	68eb      	ldr	r3, [r5, #12]
 800219a:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800219c:	1d28      	adds	r0, r5, #4
 800219e:	f7ff f9bd 	bl	800151c <uxListRemove>
					--uxCurrentNumberOfTasks;
 80021a2:	4a0b      	ldr	r2, [pc, #44]	; (80021d0 <prvIdleTask+0x64>)
 80021a4:	6813      	ldr	r3, [r2, #0]
 80021a6:	3b01      	subs	r3, #1
 80021a8:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 80021aa:	6823      	ldr	r3, [r4, #0]
 80021ac:	3b01      	subs	r3, #1
 80021ae:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 80021b0:	f7ff fa12 	bl	80015d8 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 80021b4:	6b28      	ldr	r0, [r5, #48]	; 0x30
 80021b6:	f7ff fb33 	bl	8001820 <vPortFree>
			vPortFree( pxTCB );
 80021ba:	0028      	movs	r0, r5
 80021bc:	f7ff fb30 	bl	8001820 <vPortFree>
 80021c0:	e7d5      	b.n	800216e <prvIdleTask+0x2>
 80021c2:	46c0      	nop			; (mov r8, r8)
 80021c4:	20000e20 	.word	0x20000e20
 80021c8:	20000d90 	.word	0x20000d90
 80021cc:	20000e94 	.word	0x20000e94
 80021d0:	20000e1c 	.word	0x20000e1c

080021d4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80021d4:	4b15      	ldr	r3, [pc, #84]	; (800222c <vTaskSwitchContext+0x58>)
{
 80021d6:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	4b15      	ldr	r3, [pc, #84]	; (8002230 <vTaskSwitchContext+0x5c>)
 80021dc:	2a00      	cmp	r2, #0
 80021de:	d002      	beq.n	80021e6 <vTaskSwitchContext+0x12>
		xYieldPending = pdTRUE;
 80021e0:	2201      	movs	r2, #1
 80021e2:	601a      	str	r2, [r3, #0]
}
 80021e4:	bd30      	pop	{r4, r5, pc}
 80021e6:	2414      	movs	r4, #20
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80021e8:	4812      	ldr	r0, [pc, #72]	; (8002234 <vTaskSwitchContext+0x60>)
		xYieldPending = pdFALSE;
 80021ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80021ec:	6802      	ldr	r2, [r0, #0]
 80021ee:	4912      	ldr	r1, [pc, #72]	; (8002238 <vTaskSwitchContext+0x64>)
 80021f0:	0023      	movs	r3, r4
 80021f2:	4353      	muls	r3, r2
 80021f4:	585d      	ldr	r5, [r3, r1]
 80021f6:	2d00      	cmp	r5, #0
 80021f8:	d012      	beq.n	8002220 <vTaskSwitchContext+0x4c>
 80021fa:	18cc      	adds	r4, r1, r3
 80021fc:	6865      	ldr	r5, [r4, #4]
 80021fe:	3308      	adds	r3, #8
 8002200:	686d      	ldr	r5, [r5, #4]
 8002202:	18cb      	adds	r3, r1, r3
 8002204:	6065      	str	r5, [r4, #4]
 8002206:	429d      	cmp	r5, r3
 8002208:	d101      	bne.n	800220e <vTaskSwitchContext+0x3a>
 800220a:	686b      	ldr	r3, [r5, #4]
 800220c:	6063      	str	r3, [r4, #4]
 800220e:	2314      	movs	r3, #20
 8002210:	4353      	muls	r3, r2
 8002212:	18c9      	adds	r1, r1, r3
 8002214:	684b      	ldr	r3, [r1, #4]
 8002216:	68d9      	ldr	r1, [r3, #12]
 8002218:	4b08      	ldr	r3, [pc, #32]	; (800223c <vTaskSwitchContext+0x68>)
 800221a:	6019      	str	r1, [r3, #0]
 800221c:	6002      	str	r2, [r0, #0]
}
 800221e:	e7e1      	b.n	80021e4 <vTaskSwitchContext+0x10>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002220:	2a00      	cmp	r2, #0
 8002222:	d101      	bne.n	8002228 <vTaskSwitchContext+0x54>
 8002224:	b672      	cpsid	i
 8002226:	e7fe      	b.n	8002226 <vTaskSwitchContext+0x52>
 8002228:	3a01      	subs	r2, #1
 800222a:	e7e1      	b.n	80021f0 <vTaskSwitchContext+0x1c>
 800222c:	20000e28 	.word	0x20000e28
 8002230:	20000eac 	.word	0x20000eac
 8002234:	20000e30 	.word	0x20000e30
 8002238:	20000d90 	.word	0x20000d90
 800223c:	20000d84 	.word	0x20000d84

08002240 <vTaskPlaceOnEventList>:
{
 8002240:	b510      	push	{r4, lr}
 8002242:	000c      	movs	r4, r1
	configASSERT( pxEventList );
 8002244:	2800      	cmp	r0, #0
 8002246:	d101      	bne.n	800224c <vTaskPlaceOnEventList+0xc>
 8002248:	b672      	cpsid	i
 800224a:	e7fe      	b.n	800224a <vTaskPlaceOnEventList+0xa>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800224c:	4b04      	ldr	r3, [pc, #16]	; (8002260 <vTaskPlaceOnEventList+0x20>)
 800224e:	6819      	ldr	r1, [r3, #0]
 8002250:	3118      	adds	r1, #24
 8002252:	f7ff f94c 	bl	80014ee <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002256:	2101      	movs	r1, #1
 8002258:	0020      	movs	r0, r4
 800225a:	f7ff fd6d 	bl	8001d38 <prvAddCurrentTaskToDelayedList>
}
 800225e:	bd10      	pop	{r4, pc}
 8002260:	20000d84 	.word	0x20000d84

08002264 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002264:	68c3      	ldr	r3, [r0, #12]
{
 8002266:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002268:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800226a:	2c00      	cmp	r4, #0
 800226c:	d101      	bne.n	8002272 <xTaskRemoveFromEventList+0xe>
 800226e:	b672      	cpsid	i
 8002270:	e7fe      	b.n	8002270 <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002272:	0025      	movs	r5, r4
 8002274:	3518      	adds	r5, #24
 8002276:	0028      	movs	r0, r5
 8002278:	f7ff f950 	bl	800151c <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800227c:	4b11      	ldr	r3, [pc, #68]	; (80022c4 <xTaskRemoveFromEventList+0x60>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d11b      	bne.n	80022bc <xTaskRemoveFromEventList+0x58>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002284:	1d25      	adds	r5, r4, #4
 8002286:	0028      	movs	r0, r5
 8002288:	f7ff f948 	bl	800151c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800228c:	4a0e      	ldr	r2, [pc, #56]	; (80022c8 <xTaskRemoveFromEventList+0x64>)
 800228e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002290:	6811      	ldr	r1, [r2, #0]
 8002292:	428b      	cmp	r3, r1
 8002294:	d900      	bls.n	8002298 <xTaskRemoveFromEventList+0x34>
 8002296:	6013      	str	r3, [r2, #0]
 8002298:	2014      	movs	r0, #20
 800229a:	0029      	movs	r1, r5
 800229c:	4343      	muls	r3, r0
 800229e:	480b      	ldr	r0, [pc, #44]	; (80022cc <xTaskRemoveFromEventList+0x68>)
 80022a0:	18c0      	adds	r0, r0, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80022a2:	f7ff f918 	bl	80014d6 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80022a6:	4b0a      	ldr	r3, [pc, #40]	; (80022d0 <xTaskRemoveFromEventList+0x6c>)
 80022a8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80022aa:	681b      	ldr	r3, [r3, #0]
		xReturn = pdFALSE;
 80022ac:	2000      	movs	r0, #0
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80022ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d902      	bls.n	80022ba <xTaskRemoveFromEventList+0x56>
		xYieldPending = pdTRUE;
 80022b4:	4b07      	ldr	r3, [pc, #28]	; (80022d4 <xTaskRemoveFromEventList+0x70>)
 80022b6:	3001      	adds	r0, #1
 80022b8:	6018      	str	r0, [r3, #0]
}
 80022ba:	bd70      	pop	{r4, r5, r6, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80022bc:	0029      	movs	r1, r5
 80022be:	4806      	ldr	r0, [pc, #24]	; (80022d8 <xTaskRemoveFromEventList+0x74>)
 80022c0:	e7ef      	b.n	80022a2 <xTaskRemoveFromEventList+0x3e>
 80022c2:	46c0      	nop			; (mov r8, r8)
 80022c4:	20000e28 	.word	0x20000e28
 80022c8:	20000e30 	.word	0x20000e30
 80022cc:	20000d90 	.word	0x20000d90
 80022d0:	20000d84 	.word	0x20000d84
 80022d4:	20000eac 	.word	0x20000eac
 80022d8:	20000e68 	.word	0x20000e68

080022dc <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
 80022dc:	2800      	cmp	r0, #0
 80022de:	d101      	bne.n	80022e4 <vTaskSetTimeOutState+0x8>
 80022e0:	b672      	cpsid	i
 80022e2:	e7fe      	b.n	80022e2 <vTaskSetTimeOutState+0x6>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80022e4:	4b03      	ldr	r3, [pc, #12]	; (80022f4 <vTaskSetTimeOutState+0x18>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80022ea:	4b03      	ldr	r3, [pc, #12]	; (80022f8 <vTaskSetTimeOutState+0x1c>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	6043      	str	r3, [r0, #4]
}
 80022f0:	4770      	bx	lr
 80022f2:	46c0      	nop			; (mov r8, r8)
 80022f4:	20000e64 	.word	0x20000e64
 80022f8:	20000ea8 	.word	0x20000ea8

080022fc <xTaskCheckForTimeOut>:
{
 80022fc:	b570      	push	{r4, r5, r6, lr}
 80022fe:	0004      	movs	r4, r0
 8002300:	000d      	movs	r5, r1
	configASSERT( pxTimeOut );
 8002302:	2800      	cmp	r0, #0
 8002304:	d101      	bne.n	800230a <xTaskCheckForTimeOut+0xe>
 8002306:	b672      	cpsid	i
 8002308:	e7fe      	b.n	8002308 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
 800230a:	2900      	cmp	r1, #0
 800230c:	d101      	bne.n	8002312 <xTaskCheckForTimeOut+0x16>
 800230e:	b672      	cpsid	i
 8002310:	e7fe      	b.n	8002310 <xTaskCheckForTimeOut+0x14>
	taskENTER_CRITICAL();
 8002312:	f7ff f955 	bl	80015c0 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8002316:	4b0f      	ldr	r3, [pc, #60]	; (8002354 <xTaskCheckForTimeOut+0x58>)
				xReturn = pdFALSE;
 8002318:	2600      	movs	r6, #0
		const TickType_t xConstTickCount = xTickCount;
 800231a:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 800231c:	682b      	ldr	r3, [r5, #0]
 800231e:	1c5a      	adds	r2, r3, #1
 8002320:	d013      	beq.n	800234a <xTaskCheckForTimeOut+0x4e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002322:	4a0d      	ldr	r2, [pc, #52]	; (8002358 <xTaskCheckForTimeOut+0x5c>)
 8002324:	6826      	ldr	r6, [r4, #0]
 8002326:	6810      	ldr	r0, [r2, #0]
 8002328:	6862      	ldr	r2, [r4, #4]
 800232a:	4286      	cmp	r6, r0
 800232c:	d002      	beq.n	8002334 <xTaskCheckForTimeOut+0x38>
			xReturn = pdTRUE;
 800232e:	2601      	movs	r6, #1
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002330:	4291      	cmp	r1, r2
 8002332:	d20a      	bcs.n	800234a <xTaskCheckForTimeOut+0x4e>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002334:	1a88      	subs	r0, r1, r2
			xReturn = pdTRUE;
 8002336:	2601      	movs	r6, #1
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002338:	4283      	cmp	r3, r0
 800233a:	d906      	bls.n	800234a <xTaskCheckForTimeOut+0x4e>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800233c:	1a5b      	subs	r3, r3, r1
 800233e:	189b      	adds	r3, r3, r2
 8002340:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8002342:	0020      	movs	r0, r4
 8002344:	f7ff ffca 	bl	80022dc <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8002348:	2600      	movs	r6, #0
	taskEXIT_CRITICAL();
 800234a:	f7ff f945 	bl	80015d8 <vPortExitCritical>
}
 800234e:	0030      	movs	r0, r6
 8002350:	bd70      	pop	{r4, r5, r6, pc}
 8002352:	46c0      	nop			; (mov r8, r8)
 8002354:	20000ea8 	.word	0x20000ea8
 8002358:	20000e64 	.word	0x20000e64

0800235c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800235c:	2201      	movs	r2, #1
 800235e:	4b01      	ldr	r3, [pc, #4]	; (8002364 <vTaskMissedYield+0x8>)
 8002360:	601a      	str	r2, [r3, #0]
}
 8002362:	4770      	bx	lr
 8002364:	20000eac 	.word	0x20000eac

08002368 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8002368:	4b05      	ldr	r3, [pc, #20]	; (8002380 <xTaskGetSchedulerState+0x18>)
			xReturn = taskSCHEDULER_NOT_STARTED;
 800236a:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d004      	beq.n	800237c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002372:	4b04      	ldr	r3, [pc, #16]	; (8002384 <xTaskGetSchedulerState+0x1c>)
 8002374:	6818      	ldr	r0, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 8002376:	4243      	negs	r3, r0
 8002378:	4158      	adcs	r0, r3
 800237a:	0040      	lsls	r0, r0, #1
	}
 800237c:	4770      	bx	lr
 800237e:	46c0      	nop			; (mov r8, r8)
 8002380:	20000e7c 	.word	0x20000e7c
 8002384:	20000e28 	.word	0x20000e28

08002388 <vTaskPriorityInherit>:
	{
 8002388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800238a:	1e04      	subs	r4, r0, #0
		if( pxMutexHolder != NULL )
 800238c:	d026      	beq.n	80023dc <vTaskPriorityInherit+0x54>
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800238e:	4f16      	ldr	r7, [pc, #88]	; (80023e8 <vTaskPriorityInherit+0x60>)
 8002390:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002396:	4299      	cmp	r1, r3
 8002398:	d220      	bcs.n	80023dc <vTaskPriorityInherit+0x54>
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800239a:	6983      	ldr	r3, [r0, #24]
 800239c:	2b00      	cmp	r3, #0
 800239e:	db04      	blt.n	80023aa <vTaskPriorityInherit+0x22>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80023a0:	2207      	movs	r2, #7
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a6:	1ad2      	subs	r2, r2, r3
 80023a8:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80023aa:	2314      	movs	r3, #20
 80023ac:	434b      	muls	r3, r1
 80023ae:	4e0f      	ldr	r6, [pc, #60]	; (80023ec <vTaskPriorityInherit+0x64>)
 80023b0:	6962      	ldr	r2, [r4, #20]
 80023b2:	18f3      	adds	r3, r6, r3
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d112      	bne.n	80023de <vTaskPriorityInherit+0x56>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80023b8:	1d25      	adds	r5, r4, #4
 80023ba:	0028      	movs	r0, r5
 80023bc:	f7ff f8ae 	bl	800151c <uxListRemove>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80023c0:	683b      	ldr	r3, [r7, #0]
					prvAddTaskToReadyList( pxTCB );
 80023c2:	4a0b      	ldr	r2, [pc, #44]	; (80023f0 <vTaskPriorityInherit+0x68>)
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80023c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80023c6:	6811      	ldr	r1, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80023c8:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80023ca:	428b      	cmp	r3, r1
 80023cc:	d900      	bls.n	80023d0 <vTaskPriorityInherit+0x48>
 80023ce:	6013      	str	r3, [r2, #0]
 80023d0:	2014      	movs	r0, #20
 80023d2:	4358      	muls	r0, r3
 80023d4:	0029      	movs	r1, r5
 80023d6:	1830      	adds	r0, r6, r0
 80023d8:	f7ff f87d 	bl	80014d6 <vListInsertEnd>
	}
 80023dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80023e4:	e7fa      	b.n	80023dc <vTaskPriorityInherit+0x54>
 80023e6:	46c0      	nop			; (mov r8, r8)
 80023e8:	20000d84 	.word	0x20000d84
 80023ec:	20000d90 	.word	0x20000d90
 80023f0:	20000e30 	.word	0x20000e30

080023f4 <xTaskPriorityDisinherit>:
	{
 80023f4:	b570      	push	{r4, r5, r6, lr}
 80023f6:	1e04      	subs	r4, r0, #0
		if( pxMutexHolder != NULL )
 80023f8:	d101      	bne.n	80023fe <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 80023fa:	2000      	movs	r0, #0
	}
 80023fc:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 80023fe:	4b15      	ldr	r3, [pc, #84]	; (8002454 <xTaskPriorityDisinherit+0x60>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4298      	cmp	r0, r3
 8002404:	d001      	beq.n	800240a <xTaskPriorityDisinherit+0x16>
 8002406:	b672      	cpsid	i
 8002408:	e7fe      	b.n	8002408 <xTaskPriorityDisinherit+0x14>
			configASSERT( pxTCB->uxMutexesHeld );
 800240a:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800240c:	2b00      	cmp	r3, #0
 800240e:	d101      	bne.n	8002414 <xTaskPriorityDisinherit+0x20>
 8002410:	b672      	cpsid	i
 8002412:	e7fe      	b.n	8002412 <xTaskPriorityDisinherit+0x1e>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002414:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002416:	6c41      	ldr	r1, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8002418:	3b01      	subs	r3, #1
 800241a:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800241c:	428a      	cmp	r2, r1
 800241e:	d0ec      	beq.n	80023fa <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002420:	2b00      	cmp	r3, #0
 8002422:	d1ea      	bne.n	80023fa <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002424:	1d05      	adds	r5, r0, #4
 8002426:	0028      	movs	r0, r5
 8002428:	f7ff f878 	bl	800151c <uxListRemove>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800242c:	2307      	movs	r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800242e:	6c60      	ldr	r0, [r4, #68]	; 0x44
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002430:	1a1b      	subs	r3, r3, r0
 8002432:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8002434:	4b08      	ldr	r3, [pc, #32]	; (8002458 <xTaskPriorityDisinherit+0x64>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002436:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	4290      	cmp	r0, r2
 800243c:	d900      	bls.n	8002440 <xTaskPriorityDisinherit+0x4c>
 800243e:	6018      	str	r0, [r3, #0]
 8002440:	2314      	movs	r3, #20
 8002442:	4343      	muls	r3, r0
 8002444:	4805      	ldr	r0, [pc, #20]	; (800245c <xTaskPriorityDisinherit+0x68>)
 8002446:	0029      	movs	r1, r5
 8002448:	18c0      	adds	r0, r0, r3
 800244a:	f7ff f844 	bl	80014d6 <vListInsertEnd>
					xReturn = pdTRUE;
 800244e:	2001      	movs	r0, #1
		return xReturn;
 8002450:	e7d4      	b.n	80023fc <xTaskPriorityDisinherit+0x8>
 8002452:	46c0      	nop			; (mov r8, r8)
 8002454:	20000d84 	.word	0x20000d84
 8002458:	20000e30 	.word	0x20000e30
 800245c:	20000d90 	.word	0x20000d90

08002460 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8002460:	4b04      	ldr	r3, [pc, #16]	; (8002474 <pvTaskIncrementMutexHeldCount+0x14>)
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	2a00      	cmp	r2, #0
 8002466:	d003      	beq.n	8002470 <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
 8002468:	6819      	ldr	r1, [r3, #0]
 800246a:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 800246c:	3201      	adds	r2, #1
 800246e:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 8002470:	6818      	ldr	r0, [r3, #0]
	}
 8002472:	4770      	bx	lr
 8002474:	20000d84 	.word	0x20000d84

08002478 <RSTCtrl_Sigfox>:
uint8_t ReportTimeMinute = 0;
uint8_t ReportTimeSecond = 0;
/******************Sigfox library*******************************/
SigfoxConfig_t SigfoxModule;

void RSTCtrl_Sigfox(uint8_t sValue){
 8002478:	b510      	push	{r4, lr}
 800247a:	1e02      	subs	r2, r0, #0
	if(sValue) HAL_GPIO_WritePin(GPIOA, RST_SIGFOX_Pin, GPIO_PIN_SET);
 800247c:	d000      	beq.n	8002480 <RSTCtrl_Sigfox+0x8>
 800247e:	2201      	movs	r2, #1
	else HAL_GPIO_WritePin(GPIOA, RST_SIGFOX_Pin, GPIO_PIN_RESET);
 8002480:	2090      	movs	r0, #144	; 0x90
 8002482:	2120      	movs	r1, #32
 8002484:	05c0      	lsls	r0, r0, #23
 8002486:	f7fe f821 	bl	80004cc <HAL_GPIO_WritePin>
}
 800248a:	bd10      	pop	{r4, pc}

0800248c <RST2Ctrl_Sigfox>:
void RST2Ctrl_Sigfox(uint8_t sValue){
 800248c:	b510      	push	{r4, lr}
 800248e:	1e02      	subs	r2, r0, #0
	if(sValue) HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin, GPIO_PIN_SET);
 8002490:	d000      	beq.n	8002494 <RST2Ctrl_Sigfox+0x8>
 8002492:	2201      	movs	r2, #1
	else HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin, GPIO_PIN_RESET);
 8002494:	2090      	movs	r0, #144	; 0x90
 8002496:	2110      	movs	r1, #16
 8002498:	05c0      	lsls	r0, r0, #23
 800249a:	f7fe f817 	bl	80004cc <HAL_GPIO_WritePin>
}
 800249e:	bd10      	pop	{r4, pc}

080024a0 <UART_SIGFOX_TX_STM>:
void UART_SIGFOX_TX_DEBUG_STM(void * Sp, char c){
	//HAL_UART_Transmit(&huart1,(uint8_t*)&c,USART_TX_AMOUNT_BYTES,USART_TIMEOUT);
}

/*****Funcin TX para envolver(Wrap) con Libreria sigfox********/
void UART_SIGFOX_TX_STM(void * Sp, char c){
 80024a0:	b507      	push	{r0, r1, r2, lr}
 80024a2:	466a      	mov	r2, sp
 80024a4:	000b      	movs	r3, r1
 80024a6:	1dd1      	adds	r1, r2, #7
 80024a8:	700b      	strb	r3, [r1, #0]
	HAL_UART_Transmit(&huart1,(uint8_t*)&c,USART_TX_AMOUNT_BYTES,USART_TIMEOUT);
 80024aa:	23fa      	movs	r3, #250	; 0xfa
 80024ac:	2201      	movs	r2, #1
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	4801      	ldr	r0, [pc, #4]	; (80024b8 <UART_SIGFOX_TX_STM+0x18>)
 80024b2:	f7fe ff51 	bl	8001358 <HAL_UART_Transmit>
}
 80024b6:	bd07      	pop	{r0, r1, r2, pc}
 80024b8:	20001070 	.word	0x20001070

080024bc <UART_SIGFOX_RX_STM>:

/*****Funcin RX para envolver(Wrap) con Libreria sigfox********/
unsigned char UART_SIGFOX_RX_STM( unsigned char * Chr){
	*Chr = UART_RX.Data;
 80024bc:	4b02      	ldr	r3, [pc, #8]	; (80024c8 <UART_SIGFOX_RX_STM+0xc>)
 80024be:	3302      	adds	r3, #2
 80024c0:	7fdb      	ldrb	r3, [r3, #31]
 80024c2:	7003      	strb	r3, [r0, #0]
	return WRAPER_ERR_OK;
}
 80024c4:	2000      	movs	r0, #0
 80024c6:	4770      	bx	lr
 80024c8:	20001150 	.word	0x20001150

080024cc <PrintString>:

/*Tipo de datos*/
tipo_t xtypes;

/*Enviar por tx Debug*/
void PrintString(UART_HandleTypeDef *huart,uint8_t *pData){
 80024cc:	b570      	push	{r4, r5, r6, lr}
 80024ce:	0005      	movs	r5, r0

	HAL_UART_Transmit(huart,pData,strlen((const char *)(pData) ),500);
 80024d0:	0008      	movs	r0, r1
void PrintString(UART_HandleTypeDef *huart,uint8_t *pData){
 80024d2:	000c      	movs	r4, r1
	HAL_UART_Transmit(huart,pData,strlen((const char *)(pData) ),500);
 80024d4:	f7fd fe18 	bl	8000108 <strlen>
 80024d8:	23fa      	movs	r3, #250	; 0xfa
 80024da:	b282      	uxth	r2, r0
 80024dc:	005b      	lsls	r3, r3, #1
 80024de:	0028      	movs	r0, r5
 80024e0:	0021      	movs	r1, r4
 80024e2:	f7fe ff39 	bl	8001358 <HAL_UART_Transmit>
}
 80024e6:	bd70      	pop	{r4, r5, r6, pc}

080024e8 <DiscrimateFrameType>:

DL_Return DiscrimateFrameType(SigfoxConfig_t *obj){
	uint16_t tempReg;

	/* Discriminate the frame type */
    switch(obj->DL_NumericFrame[DL_CTRLREG] >> 4){ /* 4 most significant bits */
 80024e8:	0002      	movs	r2, r0
 80024ea:	32ec      	adds	r2, #236	; 0xec
 80024ec:	7812      	ldrb	r2, [r2, #0]
DL_Return DiscrimateFrameType(SigfoxConfig_t *obj){
 80024ee:	0003      	movs	r3, r0
    switch(obj->DL_NumericFrame[DL_CTRLREG] >> 4){ /* 4 most significant bits */
 80024f0:	0912      	lsrs	r2, r2, #4

        default:
        break;
    }/* End switch */

    return DL_SUCCESS;
 80024f2:	2000      	movs	r0, #0
    switch(obj->DL_NumericFrame[DL_CTRLREG] >> 4){ /* 4 most significant bits */
 80024f4:	2a05      	cmp	r2, #5
 80024f6:	d111      	bne.n	800251c <DiscrimateFrameType+0x34>
            tempReg = (obj->DL_NumericFrame[DL_TREP] << 8) | obj->DL_NumericFrame[DL_TREP + 1]; 	/* junto los 2 bytes en 1*/
 80024f8:	001a      	movs	r2, r3
 80024fa:	32ee      	adds	r2, #238	; 0xee
 80024fc:	7811      	ldrb	r1, [r2, #0]
 80024fe:	3201      	adds	r2, #1
 8002500:	7812      	ldrb	r2, [r2, #0]
 8002502:	0209      	lsls	r1, r1, #8
 8002504:	430a      	orrs	r2, r1
            if(tempReg >= DL_MIN_REPORT_TIME){
 8002506:	219a      	movs	r1, #154	; 0x9a
    return DL_SUCCESS;
 8002508:	2000      	movs	r0, #0
            if(tempReg >= DL_MIN_REPORT_TIME){
 800250a:	0089      	lsls	r1, r1, #2
 800250c:	428a      	cmp	r2, r1
 800250e:	d905      	bls.n	800251c <DiscrimateFrameType+0x34>
              if(tempReg != obj->UL_ReportTimeS){ /*Si el dato es diferente*/
 8002510:	33e8      	adds	r3, #232	; 0xe8
 8002512:	6819      	ldr	r1, [r3, #0]
            	return DL_TIME_OK;
 8002514:	3004      	adds	r0, #4
              if(tempReg != obj->UL_ReportTimeS){ /*Si el dato es diferente*/
 8002516:	428a      	cmp	r2, r1
 8002518:	d000      	beq.n	800251c <DiscrimateFrameType+0x34>
            	  obj->UL_ReportTimeS = tempReg;
 800251a:	601a      	str	r2, [r3, #0]
}
 800251c:	4770      	bx	lr

0800251e <Debounce_Init>:
 *
 * Ej:  Debounce_Init(&DebounceData,40, PULLUP);
 *
 */
void Debounce_Init(DebounceData_t *PtrDataStruct,uint32_t DebounceTick, DebounceState_t PULL_x){
    PtrDataStruct->Delay=DebounceTick; /*DELAY_DEBOUNCE;*/
 800251e:	b2c9      	uxtb	r1, r1
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_UP) ? HIGH_:LOW_;
 8002520:	1f53      	subs	r3, r2, #5
    PtrDataStruct->Delay=DebounceTick; /*DELAY_DEBOUNCE;*/
 8002522:	7101      	strb	r1, [r0, #4]
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_UP) ? HIGH_:LOW_;
 8002524:	4259      	negs	r1, r3
 8002526:	414b      	adcs	r3, r1
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_DOWN) ? LOW_:HIGH_;
 8002528:	3a06      	subs	r2, #6
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_UP) ? HIGH_:LOW_;
 800252a:	b2db      	uxtb	r3, r3
 800252c:	7043      	strb	r3, [r0, #1]
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_DOWN) ? LOW_:HIGH_;
 800252e:	1e53      	subs	r3, r2, #1
 8002530:	419a      	sbcs	r2, r3
    PtrDataStruct->FlagFalling = 0;
 8002532:	2300      	movs	r3, #0
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_DOWN) ? LOW_:HIGH_;
 8002534:	b2d2      	uxtb	r2, r2
 8002536:	7042      	strb	r2, [r0, #1]
    PtrDataStruct->FlagFalling = 0;
 8002538:	7083      	strb	r3, [r0, #2]
    PtrDataStruct->FlagRising = 0;
 800253a:	70c3      	strb	r3, [r0, #3]
}
 800253c:	4770      	bx	lr

0800253e <SigfoxInit>:
 * Example :
 * 		SigfoxModule.StatusFlag = SigfoxInit(&SigfoxModule, RSTCtrl_Sigfox, RST2Ctrl_Sigfox, UART_SIGFOX_TX_STM, UART_SIGFOX_RX_STM ,UL_RCZ4);
 * @param obj Structure containing all data from the Sigfox module.
 * @return Operation result in the form ULReturn.
 */
ULReturn SigfoxInit(SigfoxConfig_t *obj, DigitalFcn_t Reset, DigitalFcn_t Reset2, TxFnc_t Tx_SigFox, RxFnc_t Rx_SigFox,uint32_t Frequency_Tx, DL_Return (*DiscrimateFrameTypeFCN)(struct SigfoxConfig* ) ){
 800253e:	b570      	push	{r4, r5, r6, lr}
	obj->RST=Reset;
	obj->RST2=Reset2;
	obj->TX_SIGFOX=Tx_SigFox;
	obj->RX_SIGFOX=Rx_SigFox;
	obj->DiscrimateFrameTypeFcn = DiscrimateFrameTypeFCN;
	memset( (void *) obj->RxFrame,0,sizeof(obj->RxFrame));
 8002540:	2564      	movs	r5, #100	; 0x64
ULReturn SigfoxInit(SigfoxConfig_t *obj, DigitalFcn_t Reset, DigitalFcn_t Reset2, TxFnc_t Tx_SigFox, RxFnc_t Rx_SigFox,uint32_t Frequency_Tx, DL_Return (*DiscrimateFrameTypeFCN)(struct SigfoxConfig* ) ){
 8002542:	0004      	movs	r4, r0
	obj->TX_SIGFOX=Tx_SigFox;
 8002544:	6083      	str	r3, [r0, #8]
	obj->RX_SIGFOX=Rx_SigFox;
 8002546:	9b04      	ldr	r3, [sp, #16]
	obj->RST=Reset;
 8002548:	6001      	str	r1, [r0, #0]
	obj->RX_SIGFOX=Rx_SigFox;
 800254a:	60c3      	str	r3, [r0, #12]
	obj->DiscrimateFrameTypeFcn = DiscrimateFrameTypeFCN;
 800254c:	9b06      	ldr	r3, [sp, #24]
	obj->RST2=Reset2;
 800254e:	6042      	str	r2, [r0, #4]
	obj->DiscrimateFrameTypeFcn = DiscrimateFrameTypeFCN;
 8002550:	6103      	str	r3, [r0, #16]
	memset( (void *) obj->RxFrame,0,sizeof(obj->RxFrame));
 8002552:	002a      	movs	r2, r5
 8002554:	2100      	movs	r1, #0
 8002556:	3014      	adds	r0, #20
 8002558:	f000 fc3f 	bl	8002dda <memset>
	memset( (void *) obj->TxFrame,0,sizeof(obj->TxFrame));
 800255c:	0020      	movs	r0, r4
 800255e:	002a      	movs	r2, r5
 8002560:	2100      	movs	r1, #0
 8002562:	3078      	adds	r0, #120	; 0x78
 8002564:	f000 fc39 	bl	8002dda <memset>
	obj->RxReady=SF_FALSE;
 8002568:	0023      	movs	r3, r4
 800256a:	2000      	movs	r0, #0
 800256c:	33dc      	adds	r3, #220	; 0xdc
 800256e:	7018      	strb	r0, [r3, #0]
	obj->RxIndex=0;
 8002570:	7058      	strb	r0, [r3, #1]
	obj->Frequency=Frequency_Tx;
 8002572:	9b05      	ldr	r3, [sp, #20]
 8002574:	34e0      	adds	r4, #224	; 0xe0
 8002576:	6023      	str	r3, [r4, #0]
	return SIGFOX_INIT_OK;
}
 8002578:	bd70      	pop	{r4, r5, r6, pc}

0800257a <SigfoxWakeUP>:
 * Example :
 * 		SigfoxWakeUP(&SigfoxModule);
 * @param obj Structure containing all data from the Sigfox module.
 * @return void.
 */
void SigfoxWakeUP(SigfoxConfig_t *obj){
 800257a:	b510      	push	{r4, lr}
 800257c:	0004      	movs	r4, r0
	obj->RST(SF_FALSE);
 800257e:	2000      	movs	r0, #0
 8002580:	6823      	ldr	r3, [r4, #0]
 8002582:	4798      	blx	r3
	obj->RST(SF_TRUE);
 8002584:	6823      	ldr	r3, [r4, #0]
 8002586:	2001      	movs	r0, #1
 8002588:	4798      	blx	r3
	obj->RST2(SF_TRUE);
 800258a:	6863      	ldr	r3, [r4, #4]
 800258c:	2001      	movs	r0, #1
 800258e:	4798      	blx	r3
}
 8002590:	bd10      	pop	{r4, pc}

08002592 <SigfoxISRRX>:
 * 		SigfoxISRRX(&SigfoxModule);    //call in the  interrup serial
 * the buffer is stored in the structure obj->RxFrame.
 * @param obj Structure containing all data from the Sigfox module.
 * @return void.
 */
void SigfoxISRRX(SigfoxConfig_t *obj){
 8002592:	b573      	push	{r0, r1, r4, r5, r6, lr}
	unsigned char rxChar_Sigfox;

	obj->RX_SIGFOX(&rxChar_Sigfox);
 8002594:	466b      	mov	r3, sp
void SigfoxISRRX(SigfoxConfig_t *obj){
 8002596:	0004      	movs	r4, r0
	obj->RX_SIGFOX(&rxChar_Sigfox);
 8002598:	1ddd      	adds	r5, r3, #7
 800259a:	0028      	movs	r0, r5
 800259c:	68e3      	ldr	r3, [r4, #12]
 800259e:	4798      	blx	r3
	if(obj->RxReady) return; // B_uffer reveived
 80025a0:	0020      	movs	r0, r4
 80025a2:	30dc      	adds	r0, #220	; 0xdc
 80025a4:	7801      	ldrb	r1, [r0, #0]
 80025a6:	b2c9      	uxtb	r1, r1
 80025a8:	2900      	cmp	r1, #0
 80025aa:	d11a      	bne.n	80025e2 <SigfoxISRRX+0x50>
	obj->RxFrame[obj->RxIndex++] = rxChar_Sigfox;
 80025ac:	0023      	movs	r3, r4
 80025ae:	33dd      	adds	r3, #221	; 0xdd
 80025b0:	781a      	ldrb	r2, [r3, #0]
 80025b2:	782d      	ldrb	r5, [r5, #0]
 80025b4:	b2d2      	uxtb	r2, r2
 80025b6:	1c56      	adds	r6, r2, #1
 80025b8:	b2f6      	uxtb	r6, r6
 80025ba:	18a2      	adds	r2, r4, r2
 80025bc:	701e      	strb	r6, [r3, #0]
 80025be:	7515      	strb	r5, [r2, #20]
	if (obj->RxIndex>=sizeof(obj->RxFrame)-1) obj->RxIndex=0;
 80025c0:	781a      	ldrb	r2, [r3, #0]
 80025c2:	2a62      	cmp	r2, #98	; 0x62
 80025c4:	d900      	bls.n	80025c8 <SigfoxISRRX+0x36>
 80025c6:	7019      	strb	r1, [r3, #0]
	obj->RxFrame[obj->RxIndex] = 0;
 80025c8:	2100      	movs	r1, #0
 80025ca:	781a      	ldrb	r2, [r3, #0]
 80025cc:	18a2      	adds	r2, r4, r2
 80025ce:	7511      	strb	r1, [r2, #20]
	if (rxChar_Sigfox=='\r'){
 80025d0:	2d0d      	cmp	r5, #13
 80025d2:	d106      	bne.n	80025e2 <SigfoxISRRX+0x50>
		/*  Check if there is a downlink request */
		if(!obj->DownLink){
 80025d4:	34e4      	adds	r4, #228	; 0xe4
 80025d6:	7822      	ldrb	r2, [r4, #0]
 80025d8:	428a      	cmp	r2, r1
 80025da:	d103      	bne.n	80025e4 <SigfoxISRRX+0x52>
		    obj->RxIndex = 0;
 80025dc:	701a      	strb	r2, [r3, #0]
		    obj->RxReady = SF_TRUE; // Framed completed
 80025de:	2301      	movs	r3, #1
 80025e0:	7003      	strb	r3, [r0, #0]
		}else
			obj->DownLink = 0; /* Clear the downlink request */
	}
}
 80025e2:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
			obj->DownLink = 0; /* Clear the downlink request */
 80025e4:	7021      	strb	r1, [r4, #0]
 80025e6:	e7fc      	b.n	80025e2 <SigfoxISRRX+0x50>

080025e8 <MX_GPIO_Init>:
/**
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void){
 80025e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ea:	b089      	sub	sp, #36	; 0x24

	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ec:	2214      	movs	r2, #20
 80025ee:	2100      	movs	r1, #0
 80025f0:	a803      	add	r0, sp, #12
 80025f2:	f000 fbf2 	bl	8002dda <memset>

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 80025f6:	2080      	movs	r0, #128	; 0x80
 80025f8:	4b1e      	ldr	r3, [pc, #120]	; (8002674 <MX_GPIO_Init+0x8c>)
 80025fa:	03c0      	lsls	r0, r0, #15
 80025fc:	6959      	ldr	r1, [r3, #20]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
	  __HAL_RCC_GPIOB_CLK_ENABLE();

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin|RST_SIGFOX_Pin, GPIO_PIN_SET);
 80025fe:	2790      	movs	r7, #144	; 0x90
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002600:	4301      	orrs	r1, r0
 8002602:	6159      	str	r1, [r3, #20]
 8002604:	695a      	ldr	r2, [r3, #20]
	  HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin|RST_SIGFOX_Pin, GPIO_PIN_SET);
 8002606:	05ff      	lsls	r7, r7, #23
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002608:	4002      	ands	r2, r0
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800260a:	2080      	movs	r0, #128	; 0x80
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 800260c:	9200      	str	r2, [sp, #0]
 800260e:	9a00      	ldr	r2, [sp, #0]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002610:	6959      	ldr	r1, [r3, #20]
 8002612:	0280      	lsls	r0, r0, #10
 8002614:	4301      	orrs	r1, r0
 8002616:	6159      	str	r1, [r3, #20]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002618:	2180      	movs	r1, #128	; 0x80
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800261a:	695a      	ldr	r2, [r3, #20]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 800261c:	02c9      	lsls	r1, r1, #11
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800261e:	4002      	ands	r2, r0
 8002620:	9201      	str	r2, [sp, #4]
 8002622:	9a01      	ldr	r2, [sp, #4]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002624:	695a      	ldr	r2, [r3, #20]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002626:	4d14      	ldr	r5, [pc, #80]	; (8002678 <MX_GPIO_Init+0x90>)
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002628:	430a      	orrs	r2, r1
 800262a:	615a      	str	r2, [r3, #20]
 800262c:	695b      	ldr	r3, [r3, #20]
	  HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin|RST_SIGFOX_Pin, GPIO_PIN_SET);
 800262e:	0038      	movs	r0, r7
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002630:	400b      	ands	r3, r1
 8002632:	9302      	str	r3, [sp, #8]
	  HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin|RST_SIGFOX_Pin, GPIO_PIN_SET);
 8002634:	2201      	movs	r2, #1
 8002636:	2130      	movs	r1, #48	; 0x30
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002638:	9b02      	ldr	r3, [sp, #8]
	  HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin|RST_SIGFOX_Pin, GPIO_PIN_SET);
 800263a:	f7fd ff47 	bl	80004cc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800263e:	2200      	movs	r2, #0
 8002640:	0028      	movs	r0, r5
 8002642:	2102      	movs	r1, #2
 8002644:	f7fd ff42 	bl	80004cc <HAL_GPIO_WritePin>
//	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	  /*Configure GPIO pins : RST2_SIGFOX_Pin RST_SIGFOX_Pin */
	  GPIO_InitStruct.Pin = RST2_SIGFOX_Pin|RST_SIGFOX_Pin;
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002648:	2400      	movs	r4, #0
	  GPIO_InitStruct.Pin = RST2_SIGFOX_Pin|RST_SIGFOX_Pin;
 800264a:	2330      	movs	r3, #48	; 0x30
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800264c:	2601      	movs	r6, #1
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800264e:	a903      	add	r1, sp, #12
 8002650:	0038      	movs	r0, r7
	  GPIO_InitStruct.Pin = RST2_SIGFOX_Pin|RST_SIGFOX_Pin;
 8002652:	9303      	str	r3, [sp, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002654:	9604      	str	r6, [sp, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002656:	9405      	str	r4, [sp, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002658:	9406      	str	r4, [sp, #24]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800265a:	f7fd fe81 	bl	8000360 <HAL_GPIO_Init>

	  /*Configure GPIOB pin : LED_Pin  PB1*/
	  GPIO_InitStruct.Pin = LED_Pin;
 800265e:	2302      	movs	r3, #2
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002660:	a903      	add	r1, sp, #12
 8002662:	0028      	movs	r0, r5
	  GPIO_InitStruct.Pin = LED_Pin;
 8002664:	9303      	str	r3, [sp, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002666:	9604      	str	r6, [sp, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002668:	9405      	str	r4, [sp, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800266a:	9406      	str	r4, [sp, #24]
	  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800266c:	f7fd fe78 	bl	8000360 <HAL_GPIO_Init>

	  /* EXTI interrupt init*/
	  //HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
	 // HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);

}
 8002670:	b009      	add	sp, #36	; 0x24
 8002672:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002674:	40021000 	.word	0x40021000
 8002678:	48000400 	.word	0x48000400

0800267c <HAL_RTC_AlarmAEventCallback>:

}

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc){

	Flags_globals.flag_ON_WAKEUP_TIME = 1;
 800267c:	2320      	movs	r3, #32
 800267e:	4a02      	ldr	r2, [pc, #8]	; (8002688 <HAL_RTC_AlarmAEventCallback+0xc>)
 8002680:	8811      	ldrh	r1, [r2, #0]
 8002682:	430b      	orrs	r3, r1
 8002684:	8013      	strh	r3, [r2, #0]
}
 8002686:	4770      	bx	lr
 8002688:	20000f44 	.word	0x20000f44

0800268c <setTime>:

/**
 * hex Bcd Hours (0-0x23  o 0-0x12) ,Minutes(0-0x59) ,  Seconds(0-0x59)
 *
 * */
void setTime(uint8_t Hours, uint8_t Minutes, uint8_t Seconds){
 800268c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800268e:	0005      	movs	r5, r0
 8002690:	b08d      	sub	sp, #52	; 0x34
 8002692:	000f      	movs	r7, r1
 8002694:	0016      	movs	r6, r2
	  RTC_AlarmTypeDef sAlarm = {0};
 8002696:	2100      	movs	r1, #0
 8002698:	2228      	movs	r2, #40	; 0x28
 800269a:	a802      	add	r0, sp, #8
 800269c:	f000 fb9d 	bl	8002dda <memset>

	  /**Enable the Alarm A
	 	  */
	  /*Decimal to BCD*/
	  Hours = ((Hours/10)*16 +(Hours%10) );  /*((year / 10) << 4) | (year % 10)*/
 80026a0:	210a      	movs	r1, #10
 80026a2:	0028      	movs	r0, r5
 80026a4:	f7fd fd4c 	bl	8000140 <__udivsi3>
 80026a8:	0100      	lsls	r0, r0, #4
 80026aa:	b2c4      	uxtb	r4, r0
 80026ac:	210a      	movs	r1, #10
 80026ae:	0028      	movs	r0, r5
 80026b0:	f7fd fdcc 	bl	800024c <__aeabi_uidivmod>
	  Minutes = ((Minutes/10)*16 +(Minutes%10) );
 80026b4:	0038      	movs	r0, r7
	  Hours = ((Hours/10)*16 +(Hours%10) );  /*((year / 10) << 4) | (year % 10)*/
 80026b6:	b2cd      	uxtb	r5, r1
	  Minutes = ((Minutes/10)*16 +(Minutes%10) );
 80026b8:	210a      	movs	r1, #10
 80026ba:	f7fd fd41 	bl	8000140 <__udivsi3>
 80026be:	0100      	lsls	r0, r0, #4
 80026c0:	b2c3      	uxtb	r3, r0
 80026c2:	210a      	movs	r1, #10
 80026c4:	0038      	movs	r0, r7
 80026c6:	9300      	str	r3, [sp, #0]
 80026c8:	f7fd fdc0 	bl	800024c <__aeabi_uidivmod>
	  Seconds = ((Seconds/10)*16 +(Seconds%10) );
 80026cc:	0030      	movs	r0, r6
	  Minutes = ((Minutes/10)*16 +(Minutes%10) );
 80026ce:	b2cf      	uxtb	r7, r1
	  Seconds = ((Seconds/10)*16 +(Seconds%10) );
 80026d0:	210a      	movs	r1, #10
 80026d2:	f7fd fd35 	bl	8000140 <__udivsi3>
 80026d6:	0100      	lsls	r0, r0, #4
 80026d8:	b2c3      	uxtb	r3, r0
 80026da:	210a      	movs	r1, #10
 80026dc:	0030      	movs	r0, r6
 80026de:	9301      	str	r3, [sp, #4]
 80026e0:	f7fd fdb4 	bl	800024c <__aeabi_uidivmod>
	  Hours = ((Hours/10)*16 +(Hours%10) );  /*((year / 10) << 4) | (year % 10)*/
 80026e4:	1964      	adds	r4, r4, r5

	  sAlarm.AlarmTime.Hours = Hours > RTC_MAX_HOURS ? RTC_MAX_HOURS : Hours;  /**/
 80026e6:	1c23      	adds	r3, r4, #0
 80026e8:	b2e4      	uxtb	r4, r4
	  Seconds = ((Seconds/10)*16 +(Seconds%10) );
 80026ea:	b2c9      	uxtb	r1, r1
	  sAlarm.AlarmTime.Hours = Hours > RTC_MAX_HOURS ? RTC_MAX_HOURS : Hours;  /**/
 80026ec:	2c23      	cmp	r4, #35	; 0x23
 80026ee:	d900      	bls.n	80026f2 <setTime+0x66>
 80026f0:	2323      	movs	r3, #35	; 0x23
 80026f2:	aa02      	add	r2, sp, #8
 80026f4:	7013      	strb	r3, [r2, #0]
	  Minutes = ((Minutes/10)*16 +(Minutes%10) );
 80026f6:	9b00      	ldr	r3, [sp, #0]
 80026f8:	19df      	adds	r7, r3, r7
	  sAlarm.AlarmTime.Minutes = Minutes > RTC_MAX_MIN ? RTC_MAX_MIN : Minutes; /*0x59 = 59 min esta en hex bcd, 0x10 = 10 min = 8*/
 80026fa:	1c3b      	adds	r3, r7, #0
 80026fc:	b2ff      	uxtb	r7, r7
 80026fe:	2f59      	cmp	r7, #89	; 0x59
 8002700:	d900      	bls.n	8002704 <setTime+0x78>
 8002702:	2359      	movs	r3, #89	; 0x59
 8002704:	aa02      	add	r2, sp, #8
 8002706:	7053      	strb	r3, [r2, #1]
	  Seconds = ((Seconds/10)*16 +(Seconds%10) );
 8002708:	9b01      	ldr	r3, [sp, #4]
 800270a:	1859      	adds	r1, r3, r1
	  sAlarm.AlarmTime.Seconds = Seconds > RTC_MAX_SEG ? RTC_MAX_MIN : Seconds;
 800270c:	1c0b      	adds	r3, r1, #0
 800270e:	b2c9      	uxtb	r1, r1
 8002710:	2959      	cmp	r1, #89	; 0x59
 8002712:	d900      	bls.n	8002716 <setTime+0x8a>
 8002714:	2359      	movs	r3, #89	; 0x59
 8002716:	aa02      	add	r2, sp, #8
 8002718:	7093      	strb	r3, [r2, #2]

	  sAlarm.AlarmTime.SubSeconds = 0x0;
	  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
	  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
	  /*No importa la fecha mask 3, solo importa mask 0,1,2 h:m:s ver dm0025071*/
	  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;  /*RTC_ALARMMASK_NONE; Importa fecha y hora para alarma*/
 800271a:	2380      	movs	r3, #128	; 0x80
	  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
	  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
	  sAlarm.AlarmDateWeekDay = 0x1;
 800271c:	2201      	movs	r2, #1
	  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;  /*RTC_ALARMMASK_NONE; Importa fecha y hora para alarma*/
 800271e:	061b      	lsls	r3, r3, #24
 8002720:	9307      	str	r3, [sp, #28]
	  sAlarm.AlarmDateWeekDay = 0x1;
 8002722:	ab02      	add	r3, sp, #8
 8002724:	189b      	adds	r3, r3, r2
 8002726:	77da      	strb	r2, [r3, #31]
	  sAlarm.Alarm = RTC_ALARM_A;
 8002728:	2380      	movs	r3, #128	; 0x80
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800272a:	a902      	add	r1, sp, #8
	  sAlarm.Alarm = RTC_ALARM_A;
 800272c:	005b      	lsls	r3, r3, #1
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800272e:	4805      	ldr	r0, [pc, #20]	; (8002744 <setTime+0xb8>)
	  sAlarm.Alarm = RTC_ALARM_A;
 8002730:	930b      	str	r3, [sp, #44]	; 0x2c
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002732:	f7fe fbb3 	bl	8000e9c <HAL_RTC_SetAlarm_IT>
 8002736:	2800      	cmp	r0, #0
 8002738:	d001      	beq.n	800273e <setTime+0xb2>
	  {
		Error_Handler();
 800273a:	f000 f9fd 	bl	8002b38 <Error_Handler>
	  }
}
 800273e:	b00d      	add	sp, #52	; 0x34
 8002740:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002742:	46c0      	nop			; (mov r8, r8)
 8002744:	20001050 	.word	0x20001050

08002748 <MX_RTC_Init>:
{
 8002748:	b570      	push	{r4, r5, r6, lr}
 800274a:	b086      	sub	sp, #24
	  RTC_TimeTypeDef sTime = {0};
 800274c:	ae01      	add	r6, sp, #4
 800274e:	2214      	movs	r2, #20
 8002750:	2100      	movs	r1, #0
 8002752:	0030      	movs	r0, r6
 8002754:	f000 fb41 	bl	8002dda <memset>
	  hrtc.Instance = RTC;
 8002758:	4d1f      	ldr	r5, [pc, #124]	; (80027d8 <MX_RTC_Init+0x90>)
 800275a:	4b20      	ldr	r3, [pc, #128]	; (80027dc <MX_RTC_Init+0x94>)
	  RTC_DateTypeDef sDate = {0};
 800275c:	2400      	movs	r4, #0
	  hrtc.Instance = RTC;
 800275e:	602b      	str	r3, [r5, #0]
	  hrtc.Init.AsynchPrediv = 79;
 8002760:	234f      	movs	r3, #79	; 0x4f
 8002762:	60ab      	str	r3, [r5, #8]
	  hrtc.Init.SynchPrediv = 499;
 8002764:	23f4      	movs	r3, #244	; 0xf4
	  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002766:	0028      	movs	r0, r5
	  hrtc.Init.SynchPrediv = 499;
 8002768:	33ff      	adds	r3, #255	; 0xff
	  RTC_DateTypeDef sDate = {0};
 800276a:	9400      	str	r4, [sp, #0]
	  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800276c:	606c      	str	r4, [r5, #4]
	  hrtc.Init.SynchPrediv = 499;
 800276e:	60eb      	str	r3, [r5, #12]
	  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002770:	612c      	str	r4, [r5, #16]
	  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002772:	616c      	str	r4, [r5, #20]
	  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002774:	61ac      	str	r4, [r5, #24]
	  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002776:	f7fe fa59 	bl	8000c2c <HAL_RTC_Init>
 800277a:	42a0      	cmp	r0, r4
 800277c:	d001      	beq.n	8002782 <MX_RTC_Init+0x3a>
	    Error_Handler();
 800277e:	f000 f9db 	bl	8002b38 <Error_Handler>
	  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002782:	2201      	movs	r2, #1
 8002784:	0031      	movs	r1, r6
 8002786:	0028      	movs	r0, r5
	  sTime.Hours = 0x0;
 8002788:	7034      	strb	r4, [r6, #0]
	  sTime.Minutes = 0x0;
 800278a:	7074      	strb	r4, [r6, #1]
	  sTime.Seconds = 0x0;
 800278c:	70b4      	strb	r4, [r6, #2]
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800278e:	60f4      	str	r4, [r6, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002790:	6134      	str	r4, [r6, #16]
	  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002792:	f7fe faab 	bl	8000cec <HAL_RTC_SetTime>
 8002796:	2800      	cmp	r0, #0
 8002798:	d001      	beq.n	800279e <MX_RTC_Init+0x56>
	    Error_Handler();
 800279a:	f000 f9cd 	bl	8002b38 <Error_Handler>
	  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800279e:	2401      	movs	r4, #1
 80027a0:	466b      	mov	r3, sp
	  sDate.Month = RTC_MONTH_FEBRUARY;
 80027a2:	466a      	mov	r2, sp
	  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80027a4:	701c      	strb	r4, [r3, #0]
	  sDate.Month = RTC_MONTH_FEBRUARY;
 80027a6:	2302      	movs	r3, #2
 80027a8:	7053      	strb	r3, [r2, #1]
	  sDate.Year = 0x0;
 80027aa:	2300      	movs	r3, #0
	  sDate.Date = 0x01;
 80027ac:	7094      	strb	r4, [r2, #2]
	  sDate.Year = 0x0;
 80027ae:	70d3      	strb	r3, [r2, #3]
	  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80027b0:	4669      	mov	r1, sp
 80027b2:	0022      	movs	r2, r4
 80027b4:	0028      	movs	r0, r5
 80027b6:	f7fe fb0d 	bl	8000dd4 <HAL_RTC_SetDate>
 80027ba:	2800      	cmp	r0, #0
 80027bc:	d001      	beq.n	80027c2 <MX_RTC_Init+0x7a>
	    Error_Handler();
 80027be:	f000 f9bb 	bl	8002b38 <Error_Handler>
	   ReportTimeHour = 1;
 80027c2:	4b07      	ldr	r3, [pc, #28]	; (80027e0 <MX_RTC_Init+0x98>)
	   setTime(ReportTimeHour,ReportTimeMinute,ReportTimeSecond); //SigfoxModule.UL_ReportTimeS);
 80027c4:	2001      	movs	r0, #1
	   ReportTimeHour = 1;
 80027c6:	701c      	strb	r4, [r3, #0]
	   setTime(ReportTimeHour,ReportTimeMinute,ReportTimeSecond); //SigfoxModule.UL_ReportTimeS);
 80027c8:	4b06      	ldr	r3, [pc, #24]	; (80027e4 <MX_RTC_Init+0x9c>)
 80027ca:	781a      	ldrb	r2, [r3, #0]
 80027cc:	4b06      	ldr	r3, [pc, #24]	; (80027e8 <MX_RTC_Init+0xa0>)
 80027ce:	7819      	ldrb	r1, [r3, #0]
 80027d0:	f7ff ff5c 	bl	800268c <setTime>
}
 80027d4:	b006      	add	sp, #24
 80027d6:	bd70      	pop	{r4, r5, r6, pc}
 80027d8:	20001050 	.word	0x20001050
 80027dc:	40002800 	.word	0x40002800
 80027e0:	20000eb0 	.word	0x20000eb0
 80027e4:	20000eb2 	.word	0x20000eb2
 80027e8:	20000eb1 	.word	0x20000eb1

080027ec <MX_USART1_UART_Init>:
	  /* USER CODE END USART1_Init 0 */

	  /* USER CODE BEGIN USART1_Init 1 */

	  /* USER CODE END USART1_Init 1 */
	  huart1.Instance = USART1;
 80027ec:	480b      	ldr	r0, [pc, #44]	; (800281c <MX_USART1_UART_Init+0x30>)
 80027ee:	4b0c      	ldr	r3, [pc, #48]	; (8002820 <MX_USART1_UART_Init+0x34>)
{
 80027f0:	b510      	push	{r4, lr}
	  huart1.Instance = USART1;
 80027f2:	6003      	str	r3, [r0, #0]
	  huart1.Init.BaudRate = 9600;
 80027f4:	2396      	movs	r3, #150	; 0x96
 80027f6:	019b      	lsls	r3, r3, #6
 80027f8:	6043      	str	r3, [r0, #4]
	  huart1.Init.WordLength = UART_WORDLENGTH_8B;
	  huart1.Init.StopBits = UART_STOPBITS_1;
	  huart1.Init.Parity = UART_PARITY_NONE;
	  huart1.Init.Mode = UART_MODE_TX_RX;
 80027fa:	220c      	movs	r2, #12
	  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80027fc:	2300      	movs	r3, #0
	  huart1.Init.Mode = UART_MODE_TX_RX;
 80027fe:	6142      	str	r2, [r0, #20]
	  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002800:	6083      	str	r3, [r0, #8]
	  huart1.Init.StopBits = UART_STOPBITS_1;
 8002802:	60c3      	str	r3, [r0, #12]
	  huart1.Init.Parity = UART_PARITY_NONE;
 8002804:	6103      	str	r3, [r0, #16]
	  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002806:	6183      	str	r3, [r0, #24]
	  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002808:	61c3      	str	r3, [r0, #28]
	  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800280a:	6203      	str	r3, [r0, #32]
	  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800280c:	6243      	str	r3, [r0, #36]	; 0x24
	  if (HAL_UART_Init(&huart1) != HAL_OK)
 800280e:	f7fe fd35 	bl	800127c <HAL_UART_Init>
 8002812:	2800      	cmp	r0, #0
 8002814:	d001      	beq.n	800281a <MX_USART1_UART_Init+0x2e>
	  {
	    Error_Handler();
 8002816:	f000 f98f 	bl	8002b38 <Error_Handler>
	  }
	  /* USER CODE BEGIN USART1_Init 2 */

	  /* USER CODE END USART1_Init 2 */

}
 800281a:	bd10      	pop	{r4, pc}
 800281c:	20001070 	.word	0x20001070
 8002820:	40013800 	.word	0x40013800

08002824 <MX_USART2_UART_Init>:
	  /* USER CODE END USART2_Init 0 */

	  /* USER CODE BEGIN USART2_Init 1 */

	  /* USER CODE END USART2_Init 1 */
	  huart2.Instance = USART2;
 8002824:	480b      	ldr	r0, [pc, #44]	; (8002854 <MX_USART2_UART_Init+0x30>)
 8002826:	4b0c      	ldr	r3, [pc, #48]	; (8002858 <MX_USART2_UART_Init+0x34>)
{
 8002828:	b510      	push	{r4, lr}
	  huart2.Instance = USART2;
 800282a:	6003      	str	r3, [r0, #0]
	  huart2.Init.BaudRate = 9600;
 800282c:	2396      	movs	r3, #150	; 0x96
 800282e:	019b      	lsls	r3, r3, #6
 8002830:	6043      	str	r3, [r0, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
	  huart2.Init.StopBits = UART_STOPBITS_1;
	  huart2.Init.Parity = UART_PARITY_NONE;
	  huart2.Init.Mode = UART_MODE_TX_RX;
 8002832:	220c      	movs	r2, #12
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002834:	2300      	movs	r3, #0
	  huart2.Init.Mode = UART_MODE_TX_RX;
 8002836:	6142      	str	r2, [r0, #20]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002838:	6083      	str	r3, [r0, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 800283a:	60c3      	str	r3, [r0, #12]
	  huart2.Init.Parity = UART_PARITY_NONE;
 800283c:	6103      	str	r3, [r0, #16]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800283e:	6183      	str	r3, [r0, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002840:	61c3      	str	r3, [r0, #28]
	  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002842:	6203      	str	r3, [r0, #32]
	  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002844:	6243      	str	r3, [r0, #36]	; 0x24
	  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002846:	f7fe fd19 	bl	800127c <HAL_UART_Init>
 800284a:	2800      	cmp	r0, #0
 800284c:	d001      	beq.n	8002852 <MX_USART2_UART_Init+0x2e>
	  {
	    Error_Handler();
 800284e:	f000 f973 	bl	8002b38 <Error_Handler>
	  }
	  /* USER CODE BEGIN USART2_Init 2 */

	  /* USER CODE END USART2_Init 2 */

}
 8002852:	bd10      	pop	{r4, pc}
 8002854:	200010e0 	.word	0x200010e0
 8002858:	40004400 	.word	0x40004400

0800285c <HAL_UART_RxCpltCallback>:

	//static BaseType_t xHigherPriorityTaskWoken;
	//xHigherPriorityTaskWoken = pdFALSE;
	uint8_t x = 255;

	if(huart->Instance == USART1){
 800285c:	4b11      	ldr	r3, [pc, #68]	; (80028a4 <HAL_UART_RxCpltCallback+0x48>)
 800285e:	6802      	ldr	r2, [r0, #0]
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002860:	b570      	push	{r4, r5, r6, lr}
 8002862:	4d11      	ldr	r5, [pc, #68]	; (80028a8 <HAL_UART_RxCpltCallback+0x4c>)
	if(huart->Instance == USART1){
 8002864:	429a      	cmp	r2, r3
 8002866:	d115      	bne.n	8002894 <HAL_UART_RxCpltCallback+0x38>
		taskENTER_CRITICAL();
 8002868:	f7fe feaa 	bl	80015c0 <vPortEnterCritical>
		SigfoxISRRX(&SigfoxModule); /*almacena datos en el buffer recepcion*/
 800286c:	4c0f      	ldr	r4, [pc, #60]	; (80028ac <HAL_UART_RxCpltCallback+0x50>)
 800286e:	0020      	movs	r0, r4
 8002870:	f7ff fe8f 	bl	8002592 <SigfoxISRRX>

		/* Unblock the task by releasing the semaphore. */
		//if(pdTRUE != xQueueSendFromISR(xQueueTx , &x,&xHigherPriorityTaskWoken) ){	}

		//xTaskNotifyFromISR(xTaskHandleRx,0,eNoAction,&xHigherPriorityTaskWoken);
		if(SigfoxModule.RxReady ) xSemaphoreGiveFromISR( SemFSM, &xHigherPriorityTaskWoken );
 8002874:	34dc      	adds	r4, #220	; 0xdc
		taskEXIT_CRITICAL();
 8002876:	f7fe feaf 	bl	80015d8 <vPortExitCritical>
		HAL_UART_Receive_IT( &huart1,(uint8_t *)&UART_RX.Data,USART_RX_AMOUNT_BYTES);
 800287a:	2201      	movs	r2, #1
 800287c:	490c      	ldr	r1, [pc, #48]	; (80028b0 <HAL_UART_RxCpltCallback+0x54>)
 800287e:	480d      	ldr	r0, [pc, #52]	; (80028b4 <HAL_UART_RxCpltCallback+0x58>)
 8002880:	f7fe fba2 	bl	8000fc8 <HAL_UART_Receive_IT>
		if(SigfoxModule.RxReady ) xSemaphoreGiveFromISR( SemFSM, &xHigherPriorityTaskWoken );
 8002884:	7823      	ldrb	r3, [r4, #0]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d004      	beq.n	8002894 <HAL_UART_RxCpltCallback+0x38>
 800288a:	4b0b      	ldr	r3, [pc, #44]	; (80028b8 <HAL_UART_RxCpltCallback+0x5c>)
 800288c:	0029      	movs	r1, r5
 800288e:	6818      	ldr	r0, [r3, #0]
 8002890:	f7ff f95b 	bl	8001b4a <xQueueGiveFromISR>
	}
  /* If xHigherPriorityTaskWoken was set to true you we should yield.  The actual macro used here is    port specific. */
	if(xHigherPriorityTaskWoken) portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8002894:	682b      	ldr	r3, [r5, #0]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <HAL_UART_RxCpltCallback+0x46>
 800289a:	2280      	movs	r2, #128	; 0x80
 800289c:	4b07      	ldr	r3, [pc, #28]	; (80028bc <HAL_UART_RxCpltCallback+0x60>)
 800289e:	0552      	lsls	r2, r2, #21
 80028a0:	601a      	str	r2, [r3, #0]
}
 80028a2:	bd70      	pop	{r4, r5, r6, pc}
 80028a4:	40013800 	.word	0x40013800
 80028a8:	20000ec0 	.word	0x20000ec0
 80028ac:	20000f58 	.word	0x20000f58
 80028b0:	20001171 	.word	0x20001171
 80028b4:	20001070 	.word	0x20001070
 80028b8:	20000eb4 	.word	0x20000eb4
 80028bc:	e000ed04 	.word	0xe000ed04

080028c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028c0:	b510      	push	{r4, lr}
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80028c2:	2410      	movs	r4, #16
{
 80028c4:	b096      	sub	sp, #88	; 0x58
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028c6:	2230      	movs	r2, #48	; 0x30
 80028c8:	2100      	movs	r1, #0
 80028ca:	a80a      	add	r0, sp, #40	; 0x28
 80028cc:	f000 fa85 	bl	8002dda <memset>
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80028d0:	0022      	movs	r2, r4
 80028d2:	2100      	movs	r1, #0
 80028d4:	a801      	add	r0, sp, #4
 80028d6:	f000 fa80 	bl	8002dda <memset>
	  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028da:	2214      	movs	r2, #20
 80028dc:	2100      	movs	r1, #0
 80028de:	a805      	add	r0, sp, #20
 80028e0:	f000 fa7b 	bl	8002dda <memset>

	  /**Initializes the CPU, AHB and APB busses clocks
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80028e4:	230a      	movs	r3, #10
	  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028e6:	a80a      	add	r0, sp, #40	; 0x28
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80028e8:	930a      	str	r3, [sp, #40]	; 0x28
	  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028ea:	3b09      	subs	r3, #9
 80028ec:	930d      	str	r3, [sp, #52]	; 0x34
	  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028ee:	940e      	str	r4, [sp, #56]	; 0x38
	  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80028f0:	9311      	str	r3, [sp, #68]	; 0x44
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028f2:	f7fd fdf9 	bl	80004e8 <HAL_RCC_OscConfig>
 80028f6:	2800      	cmp	r0, #0
 80028f8:	d001      	beq.n	80028fe <SystemClock_Config+0x3e>
	  {
	    Error_Handler();
 80028fa:	f000 f91d 	bl	8002b38 <Error_Handler>
	  }
	  /**Initializes the CPU, AHB and APB busses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
	                              |RCC_CLOCKTYPE_PCLK1;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80028fe:	2100      	movs	r1, #0
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002900:	2307      	movs	r3, #7
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002902:	a801      	add	r0, sp, #4
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002904:	9301      	str	r3, [sp, #4]
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002906:	9102      	str	r1, [sp, #8]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002908:	9103      	str	r1, [sp, #12]
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800290a:	9104      	str	r1, [sp, #16]
	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800290c:	f7fe f804 	bl	8000918 <HAL_RCC_ClockConfig>
 8002910:	2800      	cmp	r0, #0
 8002912:	d001      	beq.n	8002918 <SystemClock_Config+0x58>
	  {
	    Error_Handler();
 8002914:	f000 f910 	bl	8002b38 <Error_Handler>
	  }
	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 8002918:	4b07      	ldr	r3, [pc, #28]	; (8002938 <SystemClock_Config+0x78>)
	  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
	  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
	  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800291a:	a805      	add	r0, sp, #20
	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 800291c:	9305      	str	r3, [sp, #20]
	  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800291e:	2300      	movs	r3, #0
 8002920:	9307      	str	r3, [sp, #28]
	  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002922:	2380      	movs	r3, #128	; 0x80
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	9306      	str	r3, [sp, #24]
	  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002928:	f7fe f8a2 	bl	8000a70 <HAL_RCCEx_PeriphCLKConfig>
 800292c:	2800      	cmp	r0, #0
 800292e:	d001      	beq.n	8002934 <SystemClock_Config+0x74>
	  {
	    Error_Handler();
 8002930:	f000 f902 	bl	8002b38 <Error_Handler>
	  }
}
 8002934:	b016      	add	sp, #88	; 0x58
 8002936:	bd10      	pop	{r4, pc}
 8002938:	00010001 	.word	0x00010001

0800293c <TaskFSM>:




/* USER CODE BEGIN 4 */
void TaskFSM( void* taskParmPtr){
 800293c:	b573      	push	{r0, r1, r4, r5, r6, lr}

	TickType_t xLastWakeTime;
	xLastWakeTime = xTaskGetTickCount ();
 800293e:	f7ff fb29 	bl	8001f94 <xTaskGetTickCount>
	uint8_t x = 2;
 8002942:	466b      	mov	r3, sp

//		xSemaphoreTake(SemRxUart,100/ portTICK_RATE_MS) ;
//		PrintString(&huart2, "hola\r\n");
//		xSemaphoreGive(SemRxUart);

		if(pdTRUE != xQueueSend(xQueueTx , &x,portMAX_DELAY) ){ 	/*Fail send to queue*/	}
 8002944:	2501      	movs	r5, #1
	uint8_t x = 2;
 8002946:	1ddc      	adds	r4, r3, #7
 8002948:	2302      	movs	r3, #2
		if(pdTRUE != xQueueSend(xQueueTx , &x,portMAX_DELAY) ){ 	/*Fail send to queue*/	}
 800294a:	2600      	movs	r6, #0
	uint8_t x = 2;
 800294c:	7023      	strb	r3, [r4, #0]
		if(pdTRUE != xQueueSend(xQueueTx , &x,portMAX_DELAY) ){ 	/*Fail send to queue*/	}
 800294e:	426d      	negs	r5, r5
 8002950:	480e      	ldr	r0, [pc, #56]	; (800298c <TaskFSM+0x50>)
 8002952:	2300      	movs	r3, #0
 8002954:	002a      	movs	r2, r5
 8002956:	0021      	movs	r1, r4
 8002958:	6800      	ldr	r0, [r0, #0]
 800295a:	f7ff f855 	bl	8001a08 <xQueueGenericSend>
		xSemaphoreGive(SemTxUart);
 800295e:	2300      	movs	r3, #0
 8002960:	480b      	ldr	r0, [pc, #44]	; (8002990 <TaskFSM+0x54>)
 8002962:	001a      	movs	r2, r3
 8002964:	0019      	movs	r1, r3
 8002966:	6800      	ldr	r0, [r0, #0]
 8002968:	f7ff f84e 	bl	8001a08 <xQueueGenericSend>
	//	xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
		if( pdTRUE == xSemaphoreTake(SemFSM,portMAX_DELAY) )
 800296c:	2300      	movs	r3, #0
 800296e:	4809      	ldr	r0, [pc, #36]	; (8002994 <TaskFSM+0x58>)
 8002970:	002a      	movs	r2, r5
 8002972:	0019      	movs	r1, r3
 8002974:	6800      	ldr	r0, [r0, #0]
 8002976:	f7ff f925 	bl	8001bc4 <xQueueGenericReceive>
 800297a:	2801      	cmp	r0, #1
 800297c:	d1e8      	bne.n	8002950 <TaskFSM+0x14>
		{
			//taskENTER_CRITICAL();
			x++;
 800297e:	7823      	ldrb	r3, [r4, #0]
 8002980:	3301      	adds	r3, #1
 8002982:	7023      	strb	r3, [r4, #0]
			//taskEXIT_CRITICAL();
			//xSemaphoreTake(SemRxUart,portMAX_DELAY) ; // se cuelga por el portmaxdelay
			//PrintString(&huart2, SigfoxModule.RxFrame);
			//xSemaphoreGive(SemRxUart);
			//PrintString(&huart2,(uint8_t*)SigfoxModule.RxFrame);
			SigfoxModule.RxReady = 0;
 8002984:	4b04      	ldr	r3, [pc, #16]	; (8002998 <TaskFSM+0x5c>)
 8002986:	33dc      	adds	r3, #220	; 0xdc
 8002988:	701e      	strb	r6, [r3, #0]
 800298a:	e7e1      	b.n	8002950 <TaskFSM+0x14>
 800298c:	20000ec8 	.word	0x20000ec8
 8002990:	20000ebc 	.word	0x20000ebc
 8002994:	20000eb4 	.word	0x20000eb4
 8002998:	20000f58 	.word	0x20000f58

0800299c <TaskTxUartDebug>:
	xLastWakeTime = xTaskGetTickCount ();
	for(;;){
		vTaskDelayUntil( &xLastWakeTime, 100/ portTICK_RATE_MS);
	}
}
void TaskTxUartDebug ( void* taskParmPtr){
 800299c:	b570      	push	{r4, r5, r6, lr}
 800299e:	b08a      	sub	sp, #40	; 0x28
	uint8_t vec[32];
	uint8_t RxQueue = 0;
 80029a0:	466b      	mov	r3, sp
 80029a2:	1ddc      	adds	r4, r3, #7
 80029a4:	2300      	movs	r3, #0
	for(;;){
		HAL_GPIO_WritePin(GPIOB, LED_Pin, !HAL_GPIO_ReadPin(GPIOB, LED_Pin));
 80029a6:	2502      	movs	r5, #2
	uint8_t RxQueue = 0;
 80029a8:	7023      	strb	r3, [r4, #0]
		HAL_GPIO_WritePin(GPIOB, LED_Pin, !HAL_GPIO_ReadPin(GPIOB, LED_Pin));
 80029aa:	0029      	movs	r1, r5
 80029ac:	4814      	ldr	r0, [pc, #80]	; (8002a00 <TaskTxUartDebug+0x64>)
 80029ae:	f7fd fd87 	bl	80004c0 <HAL_GPIO_ReadPin>
 80029b2:	4242      	negs	r2, r0
 80029b4:	4142      	adcs	r2, r0
 80029b6:	0029      	movs	r1, r5
 80029b8:	b2d2      	uxtb	r2, r2
 80029ba:	4811      	ldr	r0, [pc, #68]	; (8002a00 <TaskTxUartDebug+0x64>)
 80029bc:	f7fd fd86 	bl	80004cc <HAL_GPIO_WritePin>

		if( pdTRUE == xSemaphoreTake(SemTxUart,portMAX_DELAY) ){ 			// 3000/portTICK_RATE_MS
 80029c0:	2300      	movs	r3, #0
 80029c2:	2201      	movs	r2, #1
 80029c4:	480f      	ldr	r0, [pc, #60]	; (8002a04 <TaskTxUartDebug+0x68>)
 80029c6:	4252      	negs	r2, r2
 80029c8:	0019      	movs	r1, r3
 80029ca:	6800      	ldr	r0, [r0, #0]
 80029cc:	f7ff f8fa 	bl	8001bc4 <xQueueGenericReceive>
 80029d0:	2801      	cmp	r0, #1
 80029d2:	d1ea      	bne.n	80029aa <TaskTxUartDebug+0xe>
			if( pdTRUE == xQueueReceive(xQueueTx , &RxQueue,1000) )
 80029d4:	22fa      	movs	r2, #250	; 0xfa
 80029d6:	480c      	ldr	r0, [pc, #48]	; (8002a08 <TaskTxUartDebug+0x6c>)
 80029d8:	0021      	movs	r1, r4
 80029da:	2300      	movs	r3, #0
 80029dc:	0092      	lsls	r2, r2, #2
 80029de:	6800      	ldr	r0, [r0, #0]
 80029e0:	f7ff f8f0 	bl	8001bc4 <xQueueGenericReceive>
 80029e4:	4e09      	ldr	r6, [pc, #36]	; (8002a0c <TaskTxUartDebug+0x70>)
			{
				sprintf((char*) vec,"data Receive %d\r\n",RxQueue);
				PrintString(&huart2, vec);
				//PrintString(&huart2,(uint8_t*)SigfoxModule.RxFrame);
				}else PrintString(&huart2, (uint8_t *)"fail to receive\r");
 80029e6:	490a      	ldr	r1, [pc, #40]	; (8002a10 <TaskTxUartDebug+0x74>)
			if( pdTRUE == xQueueReceive(xQueueTx , &RxQueue,1000) )
 80029e8:	2801      	cmp	r0, #1
 80029ea:	d105      	bne.n	80029f8 <TaskTxUartDebug+0x5c>
				sprintf((char*) vec,"data Receive %d\r\n",RxQueue);
 80029ec:	4909      	ldr	r1, [pc, #36]	; (8002a14 <TaskTxUartDebug+0x78>)
 80029ee:	7822      	ldrb	r2, [r4, #0]
 80029f0:	a802      	add	r0, sp, #8
 80029f2:	f000 f9fb 	bl	8002dec <siprintf>
				PrintString(&huart2, vec);
 80029f6:	a902      	add	r1, sp, #8
				}else PrintString(&huart2, (uint8_t *)"fail to receive\r");
 80029f8:	0030      	movs	r0, r6
 80029fa:	f7ff fd67 	bl	80024cc <PrintString>
 80029fe:	e7d4      	b.n	80029aa <TaskTxUartDebug+0xe>
 8002a00:	48000400 	.word	0x48000400
 8002a04:	20000ebc 	.word	0x20000ebc
 8002a08:	20000ec8 	.word	0x20000ec8
 8002a0c:	200010e0 	.word	0x200010e0
 8002a10:	0800368f 	.word	0x0800368f
 8002a14:	0800367d 	.word	0x0800367d

08002a18 <main>:
{
 8002a18:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  HAL_Init();
 8002a1a:	f7fd fc2f 	bl	800027c <HAL_Init>
  SystemClock_Config();
 8002a1e:	f7ff ff4f 	bl	80028c0 <SystemClock_Config>
	MX_GPIO_Init();
 8002a22:	f7ff fde1 	bl	80025e8 <MX_GPIO_Init>
	MX_RTC_Init();
 8002a26:	f7ff fe8f 	bl	8002748 <MX_RTC_Init>
	MX_USART1_UART_Init();
 8002a2a:	f7ff fedf 	bl	80027ec <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8002a2e:	f7ff fef9 	bl	8002824 <MX_USART2_UART_Init>
	HAL_UART_Receive_IT(&huart1,(uint8_t *)&UART_RX.Data,USART_RX_AMOUNT_BYTES);
 8002a32:	2201      	movs	r2, #1
 8002a34:	492c      	ldr	r1, [pc, #176]	; (8002ae8 <main+0xd0>)
 8002a36:	482d      	ldr	r0, [pc, #180]	; (8002aec <main+0xd4>)
 8002a38:	f7fe fac6 	bl	8000fc8 <HAL_UART_Receive_IT>
	Debounce_Init(&Fsm_DebounceData,40, PULL_DOWN);
 8002a3c:	2206      	movs	r2, #6
 8002a3e:	2128      	movs	r1, #40	; 0x28
 8002a40:	482b      	ldr	r0, [pc, #172]	; (8002af0 <main+0xd8>)
	xTaskCreate(TaskFSM, (const char *)"TaskFSM",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, &xTaskHandleRx);
 8002a42:	2401      	movs	r4, #1
	Debounce_Init(&Fsm_DebounceData,40, PULL_DOWN);
 8002a44:	f7ff fd6b 	bl	800251e <Debounce_Init>
	xTaskCreate(TaskFSM, (const char *)"TaskFSM",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, &xTaskHandleRx);
 8002a48:	2280      	movs	r2, #128	; 0x80
 8002a4a:	4b2a      	ldr	r3, [pc, #168]	; (8002af4 <main+0xdc>)
 8002a4c:	0052      	lsls	r2, r2, #1
 8002a4e:	9301      	str	r3, [sp, #4]
 8002a50:	4929      	ldr	r1, [pc, #164]	; (8002af8 <main+0xe0>)
 8002a52:	2300      	movs	r3, #0
 8002a54:	9400      	str	r4, [sp, #0]
 8002a56:	4829      	ldr	r0, [pc, #164]	; (8002afc <main+0xe4>)
 8002a58:	f7ff f9a6 	bl	8001da8 <xTaskCreate>
	xTaskCreate(TaskTxUartDebug, (const char *)"TaskTxUartDebug",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
 8002a5c:	2500      	movs	r5, #0
 8002a5e:	2280      	movs	r2, #128	; 0x80
 8002a60:	002b      	movs	r3, r5
 8002a62:	0052      	lsls	r2, r2, #1
 8002a64:	4926      	ldr	r1, [pc, #152]	; (8002b00 <main+0xe8>)
 8002a66:	9501      	str	r5, [sp, #4]
 8002a68:	9400      	str	r4, [sp, #0]
 8002a6a:	4826      	ldr	r0, [pc, #152]	; (8002b04 <main+0xec>)
 8002a6c:	f7ff f99c 	bl	8001da8 <xTaskCreate>
	SigfoxModule.StatusFlag = SigfoxInit(&SigfoxModule, RSTCtrl_Sigfox, RST2Ctrl_Sigfox, UART_SIGFOX_TX_STM, UART_SIGFOX_RX_STM ,UL_RCZ4, DiscrimateFrameType);
 8002a70:	4b25      	ldr	r3, [pc, #148]	; (8002b08 <main+0xf0>)
 8002a72:	4e26      	ldr	r6, [pc, #152]	; (8002b0c <main+0xf4>)
 8002a74:	9302      	str	r3, [sp, #8]
 8002a76:	4b26      	ldr	r3, [pc, #152]	; (8002b10 <main+0xf8>)
 8002a78:	4a26      	ldr	r2, [pc, #152]	; (8002b14 <main+0xfc>)
 8002a7a:	9301      	str	r3, [sp, #4]
 8002a7c:	4b26      	ldr	r3, [pc, #152]	; (8002b18 <main+0x100>)
 8002a7e:	4927      	ldr	r1, [pc, #156]	; (8002b1c <main+0x104>)
 8002a80:	9300      	str	r3, [sp, #0]
 8002a82:	0030      	movs	r0, r6
 8002a84:	4b26      	ldr	r3, [pc, #152]	; (8002b20 <main+0x108>)
 8002a86:	f7ff fd5a 	bl	800253e <SigfoxInit>
 8002a8a:	0033      	movs	r3, r6
 8002a8c:	33de      	adds	r3, #222	; 0xde
 8002a8e:	7018      	strb	r0, [r3, #0]
	SigfoxWakeUP(&SigfoxModule);
 8002a90:	0030      	movs	r0, r6
 8002a92:	f7ff fd72 	bl	800257a <SigfoxWakeUP>
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8002a96:	2080      	movs	r0, #128	; 0x80
 8002a98:	0040      	lsls	r0, r0, #1
 8002a9a:	f7fd fd1d 	bl	80004d8 <HAL_PWR_EnableWakeUpPin>
	SemTxUart = xSemaphoreCreateBinary();
 8002a9e:	2203      	movs	r2, #3
 8002aa0:	0029      	movs	r1, r5
 8002aa2:	0020      	movs	r0, r4
 8002aa4:	f7fe ff93 	bl	80019ce <xQueueGenericCreate>
 8002aa8:	4b1e      	ldr	r3, [pc, #120]	; (8002b24 <main+0x10c>)
	SemFSM = xSemaphoreCreateBinary();
 8002aaa:	2203      	movs	r2, #3
	SemTxUart = xSemaphoreCreateBinary();
 8002aac:	6018      	str	r0, [r3, #0]
	SemFSM = xSemaphoreCreateBinary();
 8002aae:	0029      	movs	r1, r5
 8002ab0:	0020      	movs	r0, r4
 8002ab2:	f7fe ff8c 	bl	80019ce <xQueueGenericCreate>
 8002ab6:	4b1c      	ldr	r3, [pc, #112]	; (8002b28 <main+0x110>)
 8002ab8:	6018      	str	r0, [r3, #0]
	SemRxUart = xSemaphoreCreateMutex();
 8002aba:	0020      	movs	r0, r4
 8002abc:	f7ff f833 	bl	8001b26 <xQueueCreateMutex>
 8002ac0:	4b1a      	ldr	r3, [pc, #104]	; (8002b2c <main+0x114>)
	xQueueTx = xQueueCreate(1 , sizeof(uint8_t));
 8002ac2:	002a      	movs	r2, r5
	SemRxUart = xSemaphoreCreateMutex();
 8002ac4:	6018      	str	r0, [r3, #0]
	xQueueTx = xQueueCreate(1 , sizeof(uint8_t));
 8002ac6:	0021      	movs	r1, r4
 8002ac8:	0020      	movs	r0, r4
 8002aca:	f7fe ff80 	bl	80019ce <xQueueGenericCreate>
 8002ace:	4b18      	ldr	r3, [pc, #96]	; (8002b30 <main+0x118>)
    xQueueRx = xQueueCreate(1 , sizeof(uint8_t));
 8002ad0:	002a      	movs	r2, r5
	xQueueTx = xQueueCreate(1 , sizeof(uint8_t));
 8002ad2:	6018      	str	r0, [r3, #0]
    xQueueRx = xQueueCreate(1 , sizeof(uint8_t));
 8002ad4:	0021      	movs	r1, r4
 8002ad6:	0020      	movs	r0, r4
 8002ad8:	f7fe ff79 	bl	80019ce <xQueueGenericCreate>
 8002adc:	4b15      	ldr	r3, [pc, #84]	; (8002b34 <main+0x11c>)
 8002ade:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8002ae0:	f7fe fcde 	bl	80014a0 <osKernelStart>
 8002ae4:	e7fe      	b.n	8002ae4 <main+0xcc>
 8002ae6:	46c0      	nop			; (mov r8, r8)
 8002ae8:	20001171 	.word	0x20001171
 8002aec:	20001070 	.word	0x20001070
 8002af0:	20000f3c 	.word	0x20000f3c
 8002af4:	20000ecc 	.word	0x20000ecc
 8002af8:	080036a0 	.word	0x080036a0
 8002afc:	0800293d 	.word	0x0800293d
 8002b00:	080036a8 	.word	0x080036a8
 8002b04:	0800299d 	.word	0x0800299d
 8002b08:	080024e9 	.word	0x080024e9
 8002b0c:	20000f58 	.word	0x20000f58
 8002b10:	36e24b00 	.word	0x36e24b00
 8002b14:	0800248d 	.word	0x0800248d
 8002b18:	080024bd 	.word	0x080024bd
 8002b1c:	08002479 	.word	0x08002479
 8002b20:	080024a1 	.word	0x080024a1
 8002b24:	20000ebc 	.word	0x20000ebc
 8002b28:	20000eb4 	.word	0x20000eb4
 8002b2c:	20000eb8 	.word	0x20000eb8
 8002b30:	20000ec8 	.word	0x20000ec8
 8002b34:	20000ec4 	.word	0x20000ec4

08002b38 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002b38:	4770      	bx	lr
	...

08002b3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b3c:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b3e:	2001      	movs	r0, #1
 8002b40:	4b0b      	ldr	r3, [pc, #44]	; (8002b70 <HAL_MspInit+0x34>)
 8002b42:	6999      	ldr	r1, [r3, #24]
 8002b44:	4301      	orrs	r1, r0
 8002b46:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b48:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b4a:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b4c:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b4e:	4002      	ands	r2, r0
 8002b50:	9200      	str	r2, [sp, #0]
 8002b52:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b54:	69da      	ldr	r2, [r3, #28]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8002b56:	3803      	subs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b58:	430a      	orrs	r2, r1
 8002b5a:	61da      	str	r2, [r3, #28]
 8002b5c:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8002b5e:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b60:	400b      	ands	r3, r1
 8002b62:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8002b64:	2103      	movs	r1, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b66:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8002b68:	f7fd fba6 	bl	80002b8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b6c:	bd07      	pop	{r0, r1, r2, pc}
 8002b6e:	46c0      	nop			; (mov r8, r8)
 8002b70:	40021000 	.word	0x40021000

08002b74 <HAL_RTC_MspInit>:
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{

  if(hrtc->Instance==RTC)
 8002b74:	4b09      	ldr	r3, [pc, #36]	; (8002b9c <HAL_RTC_MspInit+0x28>)
 8002b76:	6802      	ldr	r2, [r0, #0]
{
 8002b78:	b510      	push	{r4, lr}
  if(hrtc->Instance==RTC)
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d10d      	bne.n	8002b9a <HAL_RTC_MspInit+0x26>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002b7e:	2380      	movs	r3, #128	; 0x80
 8002b80:	4a07      	ldr	r2, [pc, #28]	; (8002ba0 <HAL_RTC_MspInit+0x2c>)
 8002b82:	021b      	lsls	r3, r3, #8
 8002b84:	6a11      	ldr	r1, [r2, #32]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 3, 0);
 8002b86:	2002      	movs	r0, #2
    __HAL_RCC_RTC_ENABLE();
 8002b88:	430b      	orrs	r3, r1
 8002b8a:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(RTC_IRQn, 3, 0);
 8002b8c:	2103      	movs	r1, #3
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f7fd fb92 	bl	80002b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8002b94:	2002      	movs	r0, #2
 8002b96:	f7fd fbbf 	bl	8000318 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002b9a:	bd10      	pop	{r4, pc}
 8002b9c:	40002800 	.word	0x40002800
 8002ba0:	40021000 	.word	0x40021000

08002ba4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ba4:	b510      	push	{r4, lr}
 8002ba6:	0004      	movs	r4, r0
 8002ba8:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002baa:	2214      	movs	r2, #20
 8002bac:	2100      	movs	r1, #0
 8002bae:	a805      	add	r0, sp, #20
 8002bb0:	f000 f913 	bl	8002dda <memset>
  if(huart->Instance==USART1)
 8002bb4:	6823      	ldr	r3, [r4, #0]
 8002bb6:	4a28      	ldr	r2, [pc, #160]	; (8002c58 <HAL_UART_MspInit+0xb4>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d12a      	bne.n	8002c12 <HAL_UART_MspInit+0x6e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002bbc:	2080      	movs	r0, #128	; 0x80
 8002bbe:	4b27      	ldr	r3, [pc, #156]	; (8002c5c <HAL_UART_MspInit+0xb8>)
 8002bc0:	01c0      	lsls	r0, r0, #7
 8002bc2:	6999      	ldr	r1, [r3, #24]
 8002bc4:	4301      	orrs	r1, r0
 8002bc6:	6199      	str	r1, [r3, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bc8:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 8002bca:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bcc:	0289      	lsls	r1, r1, #10
    __HAL_RCC_USART1_CLK_ENABLE();
 8002bce:	4002      	ands	r2, r0
 8002bd0:	9201      	str	r2, [sp, #4]
 8002bd2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bd4:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bd6:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	615a      	str	r2, [r3, #20]
 8002bdc:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bde:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be0:	400b      	ands	r3, r1
 8002be2:	9302      	str	r3, [sp, #8]
 8002be4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002be6:	23c0      	movs	r3, #192	; 0xc0
 8002be8:	00db      	lsls	r3, r3, #3
 8002bea:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bec:	2302      	movs	r3, #2
 8002bee:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bf4:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002bf6:	3b02      	subs	r3, #2
 8002bf8:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bfa:	f7fd fbb1 	bl	8000360 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002bfe:	2200      	movs	r2, #0
 8002c00:	201b      	movs	r0, #27
 8002c02:	0011      	movs	r1, r2
 8002c04:	f7fd fb58 	bl	80002b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002c08:	201b      	movs	r0, #27
 8002c0a:	f7fd fb85 	bl	8000318 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002c0e:	b00a      	add	sp, #40	; 0x28
 8002c10:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART2)
 8002c12:	4a13      	ldr	r2, [pc, #76]	; (8002c60 <HAL_UART_MspInit+0xbc>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d1fa      	bne.n	8002c0e <HAL_UART_MspInit+0x6a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c18:	2280      	movs	r2, #128	; 0x80
 8002c1a:	4b10      	ldr	r3, [pc, #64]	; (8002c5c <HAL_UART_MspInit+0xb8>)
 8002c1c:	0292      	lsls	r2, r2, #10
 8002c1e:	69d9      	ldr	r1, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c20:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c22:	4311      	orrs	r1, r2
 8002c24:	61d9      	str	r1, [r3, #28]
 8002c26:	69d9      	ldr	r1, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c28:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c2a:	4011      	ands	r1, r2
 8002c2c:	9103      	str	r1, [sp, #12]
 8002c2e:	9903      	ldr	r1, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c30:	6959      	ldr	r1, [r3, #20]
 8002c32:	4311      	orrs	r1, r2
 8002c34:	6159      	str	r1, [r3, #20]
 8002c36:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c38:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c3a:	401a      	ands	r2, r3
 8002c3c:	9204      	str	r2, [sp, #16]
 8002c3e:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002c40:	230c      	movs	r3, #12
 8002c42:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c44:	3b0a      	subs	r3, #10
 8002c46:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c48:	3301      	adds	r3, #1
 8002c4a:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002c4c:	3b02      	subs	r3, #2
 8002c4e:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c50:	f7fd fb86 	bl	8000360 <HAL_GPIO_Init>
}
 8002c54:	e7db      	b.n	8002c0e <HAL_UART_MspInit+0x6a>
 8002c56:	46c0      	nop			; (mov r8, r8)
 8002c58:	40013800 	.word	0x40013800
 8002c5c:	40021000 	.word	0x40021000
 8002c60:	40004400 	.word	0x40004400

08002c64 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002c64:	4770      	bx	lr

08002c66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c66:	e7fe      	b.n	8002c66 <HardFault_Handler>

08002c68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c68:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c6a:	f7fd fb17 	bl	800029c <HAL_IncTick>
  osSystickHandler();
 8002c6e:	f7fe fc1c 	bl	80014aa <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */
 // HAL_SYSTICK_IRQHandler(); // No se si me afecte en Freertos
  /* USER CODE END SysTick_IRQn 1 */
}
 8002c72:	bd10      	pop	{r4, pc}

08002c74 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC interrupt through EXTI lines 17, 19 and 20.
  */
void RTC_IRQHandler(void)
{
 8002c74:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */

  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002c76:	4802      	ldr	r0, [pc, #8]	; (8002c80 <RTC_IRQHandler+0xc>)
 8002c78:	f7fd ff86 	bl	8000b88 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8002c7c:	bd10      	pop	{r4, pc}
 8002c7e:	46c0      	nop			; (mov r8, r8)
 8002c80:	20001050 	.word	0x20001050

08002c84 <USART1_IRQHandler>:
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
	//Julian
	  uint32_t isrflags   = READ_REG(huart1.Instance->ISR);
 8002c84:	4806      	ldr	r0, [pc, #24]	; (8002ca0 <USART1_IRQHandler+0x1c>)
{
 8002c86:	b510      	push	{r4, lr}
	  uint32_t isrflags   = READ_REG(huart1.Instance->ISR);
 8002c88:	6803      	ldr	r3, [r0, #0]
 8002c8a:	69d9      	ldr	r1, [r3, #28]
	  uint32_t cr1its     = READ_REG(huart1.Instance->CR1);
 8002c8c:	681a      	ldr	r2, [r3, #0]
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET)){
 8002c8e:	2320      	movs	r3, #32
 8002c90:	4219      	tst	r1, r3
 8002c92:	d003      	beq.n	8002c9c <USART1_IRQHandler+0x18>
 8002c94:	421a      	tst	r2, r3
 8002c96:	d001      	beq.n	8002c9c <USART1_IRQHandler+0x18>
    	UART_Receive_IT(&huart1);
 8002c98:	f7fe fbc4 	bl	8001424 <UART_Receive_IT>
    }
 // HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002c9c:	bd10      	pop	{r4, pc}
 8002c9e:	46c0      	nop			; (mov r8, r8)
 8002ca0:	20001070 	.word	0x20001070

08002ca4 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8002ca4:	2101      	movs	r1, #1
 8002ca6:	4b13      	ldr	r3, [pc, #76]	; (8002cf4 <SystemInit+0x50>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8002ca8:	4813      	ldr	r0, [pc, #76]	; (8002cf8 <SystemInit+0x54>)
  RCC->CR |= (uint32_t)0x00000001U;
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	430a      	orrs	r2, r1
 8002cae:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8002cb0:	685a      	ldr	r2, [r3, #4]
 8002cb2:	4002      	ands	r2, r0
 8002cb4:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	4810      	ldr	r0, [pc, #64]	; (8002cfc <SystemInit+0x58>)
 8002cba:	4002      	ands	r2, r0
 8002cbc:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	480f      	ldr	r0, [pc, #60]	; (8002d00 <SystemInit+0x5c>)
 8002cc2:	4002      	ands	r2, r0
 8002cc4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8002cc6:	685a      	ldr	r2, [r3, #4]
 8002cc8:	480e      	ldr	r0, [pc, #56]	; (8002d04 <SystemInit+0x60>)
 8002cca:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002ccc:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8002cce:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002cd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cd2:	4382      	bics	r2, r0
 8002cd4:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F042x6) || defined (STM32F048xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFE2CU;
#elif defined (STM32F070x6) || defined (STM32F070xB)
  /* Reset USART1SW[1:0], I2C1SW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFE6CU;
 8002cd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cd8:	480b      	ldr	r0, [pc, #44]	; (8002d08 <SystemInit+0x64>)
 8002cda:	4002      	ands	r2, r0
 8002cdc:	631a      	str	r2, [r3, #48]	; 0x30
  /* Set default USB clock to PLLCLK, since there is no HSI48 */
  RCC->CFGR3 |= (uint32_t)0x00000080U;  
 8002cde:	2280      	movs	r2, #128	; 0x80
 8002ce0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002ce2:	4302      	orrs	r2, r0
 8002ce4:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8002ce6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ce8:	438a      	bics	r2, r1
 8002cea:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002cec:	2200      	movs	r2, #0
 8002cee:	609a      	str	r2, [r3, #8]

}
 8002cf0:	4770      	bx	lr
 8002cf2:	46c0      	nop			; (mov r8, r8)
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	08ffb80c 	.word	0x08ffb80c
 8002cfc:	fef6ffff 	.word	0xfef6ffff
 8002d00:	fffbffff 	.word	0xfffbffff
 8002d04:	ffc0ffff 	.word	0xffc0ffff
 8002d08:	fffffe6c 	.word	0xfffffe6c

08002d0c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002d0c:	4813      	ldr	r0, [pc, #76]	; (8002d5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002d0e:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8002d10:	2004      	movs	r0, #4
    LDR R1, [R0]
 8002d12:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8002d14:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8002d16:	221f      	movs	r2, #31
    CMP R1, R2
 8002d18:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8002d1a:	d105      	bne.n	8002d28 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8002d1c:	4810      	ldr	r0, [pc, #64]	; (8002d60 <LoopForever+0x6>)
    LDR R1,=0x00000001
 8002d1e:	2101      	movs	r1, #1
    STR R1, [R0]
 8002d20:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8002d22:	4810      	ldr	r0, [pc, #64]	; (8002d64 <LoopForever+0xa>)
    LDR R1,=0x00000000
 8002d24:	2100      	movs	r1, #0
    STR R1, [R0]
 8002d26:	6001      	str	r1, [r0, #0]

08002d28 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d28:	480f      	ldr	r0, [pc, #60]	; (8002d68 <LoopForever+0xe>)
  ldr r1, =_edata
 8002d2a:	4910      	ldr	r1, [pc, #64]	; (8002d6c <LoopForever+0x12>)
  ldr r2, =_sidata
 8002d2c:	4a10      	ldr	r2, [pc, #64]	; (8002d70 <LoopForever+0x16>)
  movs r3, #0
 8002d2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d30:	e002      	b.n	8002d38 <LoopCopyDataInit>

08002d32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d36:	3304      	adds	r3, #4

08002d38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d3c:	d3f9      	bcc.n	8002d32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d3e:	4a0d      	ldr	r2, [pc, #52]	; (8002d74 <LoopForever+0x1a>)
  ldr r4, =_ebss
 8002d40:	4c0d      	ldr	r4, [pc, #52]	; (8002d78 <LoopForever+0x1e>)
  movs r3, #0
 8002d42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d44:	e001      	b.n	8002d4a <LoopFillZerobss>

08002d46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d48:	3204      	adds	r2, #4

08002d4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d4c:	d3fb      	bcc.n	8002d46 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002d4e:	f7ff ffa9 	bl	8002ca4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002d52:	f000 f815 	bl	8002d80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d56:	f7ff fe5f 	bl	8002a18 <main>

08002d5a <LoopForever>:

LoopForever:
    b LoopForever
 8002d5a:	e7fe      	b.n	8002d5a <LoopForever>
  ldr   r0, =_estack
 8002d5c:	20001800 	.word	0x20001800
    LDR R0,=0x40021018
 8002d60:	40021018 	.word	0x40021018
    LDR R0,=0x40010000
 8002d64:	40010000 	.word	0x40010000
  ldr r0, =_sdata
 8002d68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d6c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002d70:	0800370c 	.word	0x0800370c
  ldr r2, =_sbss
 8002d74:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002d78:	20001178 	.word	0x20001178

08002d7c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d7c:	e7fe      	b.n	8002d7c <ADC1_IRQHandler>
	...

08002d80 <__libc_init_array>:
 8002d80:	b570      	push	{r4, r5, r6, lr}
 8002d82:	2600      	movs	r6, #0
 8002d84:	4d0c      	ldr	r5, [pc, #48]	; (8002db8 <__libc_init_array+0x38>)
 8002d86:	4c0d      	ldr	r4, [pc, #52]	; (8002dbc <__libc_init_array+0x3c>)
 8002d88:	1b64      	subs	r4, r4, r5
 8002d8a:	10a4      	asrs	r4, r4, #2
 8002d8c:	42a6      	cmp	r6, r4
 8002d8e:	d109      	bne.n	8002da4 <__libc_init_array+0x24>
 8002d90:	2600      	movs	r6, #0
 8002d92:	f000 fc53 	bl	800363c <_init>
 8002d96:	4d0a      	ldr	r5, [pc, #40]	; (8002dc0 <__libc_init_array+0x40>)
 8002d98:	4c0a      	ldr	r4, [pc, #40]	; (8002dc4 <__libc_init_array+0x44>)
 8002d9a:	1b64      	subs	r4, r4, r5
 8002d9c:	10a4      	asrs	r4, r4, #2
 8002d9e:	42a6      	cmp	r6, r4
 8002da0:	d105      	bne.n	8002dae <__libc_init_array+0x2e>
 8002da2:	bd70      	pop	{r4, r5, r6, pc}
 8002da4:	00b3      	lsls	r3, r6, #2
 8002da6:	58eb      	ldr	r3, [r5, r3]
 8002da8:	4798      	blx	r3
 8002daa:	3601      	adds	r6, #1
 8002dac:	e7ee      	b.n	8002d8c <__libc_init_array+0xc>
 8002dae:	00b3      	lsls	r3, r6, #2
 8002db0:	58eb      	ldr	r3, [r5, r3]
 8002db2:	4798      	blx	r3
 8002db4:	3601      	adds	r6, #1
 8002db6:	e7f2      	b.n	8002d9e <__libc_init_array+0x1e>
 8002db8:	08003704 	.word	0x08003704
 8002dbc:	08003704 	.word	0x08003704
 8002dc0:	08003704 	.word	0x08003704
 8002dc4:	08003708 	.word	0x08003708

08002dc8 <memcpy>:
 8002dc8:	2300      	movs	r3, #0
 8002dca:	b510      	push	{r4, lr}
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d100      	bne.n	8002dd2 <memcpy+0xa>
 8002dd0:	bd10      	pop	{r4, pc}
 8002dd2:	5ccc      	ldrb	r4, [r1, r3]
 8002dd4:	54c4      	strb	r4, [r0, r3]
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	e7f8      	b.n	8002dcc <memcpy+0x4>

08002dda <memset>:
 8002dda:	0003      	movs	r3, r0
 8002ddc:	1882      	adds	r2, r0, r2
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d100      	bne.n	8002de4 <memset+0xa>
 8002de2:	4770      	bx	lr
 8002de4:	7019      	strb	r1, [r3, #0]
 8002de6:	3301      	adds	r3, #1
 8002de8:	e7f9      	b.n	8002dde <memset+0x4>
	...

08002dec <siprintf>:
 8002dec:	b40e      	push	{r1, r2, r3}
 8002dee:	b510      	push	{r4, lr}
 8002df0:	b09d      	sub	sp, #116	; 0x74
 8002df2:	a902      	add	r1, sp, #8
 8002df4:	9002      	str	r0, [sp, #8]
 8002df6:	6108      	str	r0, [r1, #16]
 8002df8:	480b      	ldr	r0, [pc, #44]	; (8002e28 <siprintf+0x3c>)
 8002dfa:	2482      	movs	r4, #130	; 0x82
 8002dfc:	6088      	str	r0, [r1, #8]
 8002dfe:	6148      	str	r0, [r1, #20]
 8002e00:	2001      	movs	r0, #1
 8002e02:	4240      	negs	r0, r0
 8002e04:	ab1f      	add	r3, sp, #124	; 0x7c
 8002e06:	81c8      	strh	r0, [r1, #14]
 8002e08:	4808      	ldr	r0, [pc, #32]	; (8002e2c <siprintf+0x40>)
 8002e0a:	cb04      	ldmia	r3!, {r2}
 8002e0c:	00a4      	lsls	r4, r4, #2
 8002e0e:	6800      	ldr	r0, [r0, #0]
 8002e10:	9301      	str	r3, [sp, #4]
 8002e12:	818c      	strh	r4, [r1, #12]
 8002e14:	f000 f86e 	bl	8002ef4 <_svfiprintf_r>
 8002e18:	2300      	movs	r3, #0
 8002e1a:	9a02      	ldr	r2, [sp, #8]
 8002e1c:	7013      	strb	r3, [r2, #0]
 8002e1e:	b01d      	add	sp, #116	; 0x74
 8002e20:	bc10      	pop	{r4}
 8002e22:	bc08      	pop	{r3}
 8002e24:	b003      	add	sp, #12
 8002e26:	4718      	bx	r3
 8002e28:	7fffffff 	.word	0x7fffffff
 8002e2c:	20000008 	.word	0x20000008

08002e30 <__ssputs_r>:
 8002e30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e32:	688e      	ldr	r6, [r1, #8]
 8002e34:	b085      	sub	sp, #20
 8002e36:	0007      	movs	r7, r0
 8002e38:	000c      	movs	r4, r1
 8002e3a:	9203      	str	r2, [sp, #12]
 8002e3c:	9301      	str	r3, [sp, #4]
 8002e3e:	429e      	cmp	r6, r3
 8002e40:	d839      	bhi.n	8002eb6 <__ssputs_r+0x86>
 8002e42:	2390      	movs	r3, #144	; 0x90
 8002e44:	898a      	ldrh	r2, [r1, #12]
 8002e46:	00db      	lsls	r3, r3, #3
 8002e48:	421a      	tst	r2, r3
 8002e4a:	d034      	beq.n	8002eb6 <__ssputs_r+0x86>
 8002e4c:	2503      	movs	r5, #3
 8002e4e:	6909      	ldr	r1, [r1, #16]
 8002e50:	6823      	ldr	r3, [r4, #0]
 8002e52:	1a5b      	subs	r3, r3, r1
 8002e54:	9302      	str	r3, [sp, #8]
 8002e56:	6963      	ldr	r3, [r4, #20]
 8002e58:	9802      	ldr	r0, [sp, #8]
 8002e5a:	435d      	muls	r5, r3
 8002e5c:	0feb      	lsrs	r3, r5, #31
 8002e5e:	195d      	adds	r5, r3, r5
 8002e60:	9b01      	ldr	r3, [sp, #4]
 8002e62:	106d      	asrs	r5, r5, #1
 8002e64:	3301      	adds	r3, #1
 8002e66:	181b      	adds	r3, r3, r0
 8002e68:	42ab      	cmp	r3, r5
 8002e6a:	d900      	bls.n	8002e6e <__ssputs_r+0x3e>
 8002e6c:	001d      	movs	r5, r3
 8002e6e:	0553      	lsls	r3, r2, #21
 8002e70:	d532      	bpl.n	8002ed8 <__ssputs_r+0xa8>
 8002e72:	0029      	movs	r1, r5
 8002e74:	0038      	movs	r0, r7
 8002e76:	f000 fb31 	bl	80034dc <_malloc_r>
 8002e7a:	1e06      	subs	r6, r0, #0
 8002e7c:	d109      	bne.n	8002e92 <__ssputs_r+0x62>
 8002e7e:	230c      	movs	r3, #12
 8002e80:	603b      	str	r3, [r7, #0]
 8002e82:	2340      	movs	r3, #64	; 0x40
 8002e84:	2001      	movs	r0, #1
 8002e86:	89a2      	ldrh	r2, [r4, #12]
 8002e88:	4240      	negs	r0, r0
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	81a3      	strh	r3, [r4, #12]
 8002e8e:	b005      	add	sp, #20
 8002e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e92:	9a02      	ldr	r2, [sp, #8]
 8002e94:	6921      	ldr	r1, [r4, #16]
 8002e96:	f7ff ff97 	bl	8002dc8 <memcpy>
 8002e9a:	89a3      	ldrh	r3, [r4, #12]
 8002e9c:	4a14      	ldr	r2, [pc, #80]	; (8002ef0 <__ssputs_r+0xc0>)
 8002e9e:	401a      	ands	r2, r3
 8002ea0:	2380      	movs	r3, #128	; 0x80
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	81a3      	strh	r3, [r4, #12]
 8002ea6:	9b02      	ldr	r3, [sp, #8]
 8002ea8:	6126      	str	r6, [r4, #16]
 8002eaa:	18f6      	adds	r6, r6, r3
 8002eac:	6026      	str	r6, [r4, #0]
 8002eae:	6165      	str	r5, [r4, #20]
 8002eb0:	9e01      	ldr	r6, [sp, #4]
 8002eb2:	1aed      	subs	r5, r5, r3
 8002eb4:	60a5      	str	r5, [r4, #8]
 8002eb6:	9b01      	ldr	r3, [sp, #4]
 8002eb8:	42b3      	cmp	r3, r6
 8002eba:	d200      	bcs.n	8002ebe <__ssputs_r+0x8e>
 8002ebc:	001e      	movs	r6, r3
 8002ebe:	0032      	movs	r2, r6
 8002ec0:	9903      	ldr	r1, [sp, #12]
 8002ec2:	6820      	ldr	r0, [r4, #0]
 8002ec4:	f000 faad 	bl	8003422 <memmove>
 8002ec8:	68a3      	ldr	r3, [r4, #8]
 8002eca:	2000      	movs	r0, #0
 8002ecc:	1b9b      	subs	r3, r3, r6
 8002ece:	60a3      	str	r3, [r4, #8]
 8002ed0:	6823      	ldr	r3, [r4, #0]
 8002ed2:	199e      	adds	r6, r3, r6
 8002ed4:	6026      	str	r6, [r4, #0]
 8002ed6:	e7da      	b.n	8002e8e <__ssputs_r+0x5e>
 8002ed8:	002a      	movs	r2, r5
 8002eda:	0038      	movs	r0, r7
 8002edc:	f000 fb5c 	bl	8003598 <_realloc_r>
 8002ee0:	1e06      	subs	r6, r0, #0
 8002ee2:	d1e0      	bne.n	8002ea6 <__ssputs_r+0x76>
 8002ee4:	6921      	ldr	r1, [r4, #16]
 8002ee6:	0038      	movs	r0, r7
 8002ee8:	f000 faae 	bl	8003448 <_free_r>
 8002eec:	e7c7      	b.n	8002e7e <__ssputs_r+0x4e>
 8002eee:	46c0      	nop			; (mov r8, r8)
 8002ef0:	fffffb7f 	.word	0xfffffb7f

08002ef4 <_svfiprintf_r>:
 8002ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ef6:	b09f      	sub	sp, #124	; 0x7c
 8002ef8:	9002      	str	r0, [sp, #8]
 8002efa:	9305      	str	r3, [sp, #20]
 8002efc:	898b      	ldrh	r3, [r1, #12]
 8002efe:	000f      	movs	r7, r1
 8002f00:	0016      	movs	r6, r2
 8002f02:	061b      	lsls	r3, r3, #24
 8002f04:	d511      	bpl.n	8002f2a <_svfiprintf_r+0x36>
 8002f06:	690b      	ldr	r3, [r1, #16]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d10e      	bne.n	8002f2a <_svfiprintf_r+0x36>
 8002f0c:	2140      	movs	r1, #64	; 0x40
 8002f0e:	f000 fae5 	bl	80034dc <_malloc_r>
 8002f12:	6038      	str	r0, [r7, #0]
 8002f14:	6138      	str	r0, [r7, #16]
 8002f16:	2800      	cmp	r0, #0
 8002f18:	d105      	bne.n	8002f26 <_svfiprintf_r+0x32>
 8002f1a:	230c      	movs	r3, #12
 8002f1c:	9a02      	ldr	r2, [sp, #8]
 8002f1e:	3801      	subs	r0, #1
 8002f20:	6013      	str	r3, [r2, #0]
 8002f22:	b01f      	add	sp, #124	; 0x7c
 8002f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f26:	2340      	movs	r3, #64	; 0x40
 8002f28:	617b      	str	r3, [r7, #20]
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	ad06      	add	r5, sp, #24
 8002f2e:	616b      	str	r3, [r5, #20]
 8002f30:	3320      	adds	r3, #32
 8002f32:	766b      	strb	r3, [r5, #25]
 8002f34:	3310      	adds	r3, #16
 8002f36:	76ab      	strb	r3, [r5, #26]
 8002f38:	0034      	movs	r4, r6
 8002f3a:	7823      	ldrb	r3, [r4, #0]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d147      	bne.n	8002fd0 <_svfiprintf_r+0xdc>
 8002f40:	1ba3      	subs	r3, r4, r6
 8002f42:	9304      	str	r3, [sp, #16]
 8002f44:	d00d      	beq.n	8002f62 <_svfiprintf_r+0x6e>
 8002f46:	1ba3      	subs	r3, r4, r6
 8002f48:	0032      	movs	r2, r6
 8002f4a:	0039      	movs	r1, r7
 8002f4c:	9802      	ldr	r0, [sp, #8]
 8002f4e:	f7ff ff6f 	bl	8002e30 <__ssputs_r>
 8002f52:	1c43      	adds	r3, r0, #1
 8002f54:	d100      	bne.n	8002f58 <_svfiprintf_r+0x64>
 8002f56:	e0b5      	b.n	80030c4 <_svfiprintf_r+0x1d0>
 8002f58:	696a      	ldr	r2, [r5, #20]
 8002f5a:	9b04      	ldr	r3, [sp, #16]
 8002f5c:	4694      	mov	ip, r2
 8002f5e:	4463      	add	r3, ip
 8002f60:	616b      	str	r3, [r5, #20]
 8002f62:	7823      	ldrb	r3, [r4, #0]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d100      	bne.n	8002f6a <_svfiprintf_r+0x76>
 8002f68:	e0ac      	b.n	80030c4 <_svfiprintf_r+0x1d0>
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	4252      	negs	r2, r2
 8002f70:	606a      	str	r2, [r5, #4]
 8002f72:	a902      	add	r1, sp, #8
 8002f74:	3254      	adds	r2, #84	; 0x54
 8002f76:	1852      	adds	r2, r2, r1
 8002f78:	3401      	adds	r4, #1
 8002f7a:	602b      	str	r3, [r5, #0]
 8002f7c:	60eb      	str	r3, [r5, #12]
 8002f7e:	60ab      	str	r3, [r5, #8]
 8002f80:	7013      	strb	r3, [r2, #0]
 8002f82:	65ab      	str	r3, [r5, #88]	; 0x58
 8002f84:	4e58      	ldr	r6, [pc, #352]	; (80030e8 <_svfiprintf_r+0x1f4>)
 8002f86:	2205      	movs	r2, #5
 8002f88:	7821      	ldrb	r1, [r4, #0]
 8002f8a:	0030      	movs	r0, r6
 8002f8c:	f000 fa3e 	bl	800340c <memchr>
 8002f90:	1c62      	adds	r2, r4, #1
 8002f92:	2800      	cmp	r0, #0
 8002f94:	d120      	bne.n	8002fd8 <_svfiprintf_r+0xe4>
 8002f96:	6829      	ldr	r1, [r5, #0]
 8002f98:	06cb      	lsls	r3, r1, #27
 8002f9a:	d504      	bpl.n	8002fa6 <_svfiprintf_r+0xb2>
 8002f9c:	2353      	movs	r3, #83	; 0x53
 8002f9e:	ae02      	add	r6, sp, #8
 8002fa0:	3020      	adds	r0, #32
 8002fa2:	199b      	adds	r3, r3, r6
 8002fa4:	7018      	strb	r0, [r3, #0]
 8002fa6:	070b      	lsls	r3, r1, #28
 8002fa8:	d504      	bpl.n	8002fb4 <_svfiprintf_r+0xc0>
 8002faa:	2353      	movs	r3, #83	; 0x53
 8002fac:	202b      	movs	r0, #43	; 0x2b
 8002fae:	ae02      	add	r6, sp, #8
 8002fb0:	199b      	adds	r3, r3, r6
 8002fb2:	7018      	strb	r0, [r3, #0]
 8002fb4:	7823      	ldrb	r3, [r4, #0]
 8002fb6:	2b2a      	cmp	r3, #42	; 0x2a
 8002fb8:	d016      	beq.n	8002fe8 <_svfiprintf_r+0xf4>
 8002fba:	2000      	movs	r0, #0
 8002fbc:	210a      	movs	r1, #10
 8002fbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002fc0:	7822      	ldrb	r2, [r4, #0]
 8002fc2:	3a30      	subs	r2, #48	; 0x30
 8002fc4:	2a09      	cmp	r2, #9
 8002fc6:	d955      	bls.n	8003074 <_svfiprintf_r+0x180>
 8002fc8:	2800      	cmp	r0, #0
 8002fca:	d015      	beq.n	8002ff8 <_svfiprintf_r+0x104>
 8002fcc:	9309      	str	r3, [sp, #36]	; 0x24
 8002fce:	e013      	b.n	8002ff8 <_svfiprintf_r+0x104>
 8002fd0:	2b25      	cmp	r3, #37	; 0x25
 8002fd2:	d0b5      	beq.n	8002f40 <_svfiprintf_r+0x4c>
 8002fd4:	3401      	adds	r4, #1
 8002fd6:	e7b0      	b.n	8002f3a <_svfiprintf_r+0x46>
 8002fd8:	2301      	movs	r3, #1
 8002fda:	1b80      	subs	r0, r0, r6
 8002fdc:	4083      	lsls	r3, r0
 8002fde:	6829      	ldr	r1, [r5, #0]
 8002fe0:	0014      	movs	r4, r2
 8002fe2:	430b      	orrs	r3, r1
 8002fe4:	602b      	str	r3, [r5, #0]
 8002fe6:	e7cd      	b.n	8002f84 <_svfiprintf_r+0x90>
 8002fe8:	9b05      	ldr	r3, [sp, #20]
 8002fea:	1d18      	adds	r0, r3, #4
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	9005      	str	r0, [sp, #20]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	db39      	blt.n	8003068 <_svfiprintf_r+0x174>
 8002ff4:	9309      	str	r3, [sp, #36]	; 0x24
 8002ff6:	0014      	movs	r4, r2
 8002ff8:	7823      	ldrb	r3, [r4, #0]
 8002ffa:	2b2e      	cmp	r3, #46	; 0x2e
 8002ffc:	d10b      	bne.n	8003016 <_svfiprintf_r+0x122>
 8002ffe:	7863      	ldrb	r3, [r4, #1]
 8003000:	1c62      	adds	r2, r4, #1
 8003002:	2b2a      	cmp	r3, #42	; 0x2a
 8003004:	d13e      	bne.n	8003084 <_svfiprintf_r+0x190>
 8003006:	9b05      	ldr	r3, [sp, #20]
 8003008:	3402      	adds	r4, #2
 800300a:	1d1a      	adds	r2, r3, #4
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	9205      	str	r2, [sp, #20]
 8003010:	2b00      	cmp	r3, #0
 8003012:	db34      	blt.n	800307e <_svfiprintf_r+0x18a>
 8003014:	9307      	str	r3, [sp, #28]
 8003016:	4e35      	ldr	r6, [pc, #212]	; (80030ec <_svfiprintf_r+0x1f8>)
 8003018:	7821      	ldrb	r1, [r4, #0]
 800301a:	2203      	movs	r2, #3
 800301c:	0030      	movs	r0, r6
 800301e:	f000 f9f5 	bl	800340c <memchr>
 8003022:	2800      	cmp	r0, #0
 8003024:	d006      	beq.n	8003034 <_svfiprintf_r+0x140>
 8003026:	2340      	movs	r3, #64	; 0x40
 8003028:	1b80      	subs	r0, r0, r6
 800302a:	4083      	lsls	r3, r0
 800302c:	682a      	ldr	r2, [r5, #0]
 800302e:	3401      	adds	r4, #1
 8003030:	4313      	orrs	r3, r2
 8003032:	602b      	str	r3, [r5, #0]
 8003034:	7821      	ldrb	r1, [r4, #0]
 8003036:	2206      	movs	r2, #6
 8003038:	482d      	ldr	r0, [pc, #180]	; (80030f0 <_svfiprintf_r+0x1fc>)
 800303a:	1c66      	adds	r6, r4, #1
 800303c:	7629      	strb	r1, [r5, #24]
 800303e:	f000 f9e5 	bl	800340c <memchr>
 8003042:	2800      	cmp	r0, #0
 8003044:	d046      	beq.n	80030d4 <_svfiprintf_r+0x1e0>
 8003046:	4b2b      	ldr	r3, [pc, #172]	; (80030f4 <_svfiprintf_r+0x200>)
 8003048:	2b00      	cmp	r3, #0
 800304a:	d12f      	bne.n	80030ac <_svfiprintf_r+0x1b8>
 800304c:	6829      	ldr	r1, [r5, #0]
 800304e:	9b05      	ldr	r3, [sp, #20]
 8003050:	2207      	movs	r2, #7
 8003052:	05c9      	lsls	r1, r1, #23
 8003054:	d528      	bpl.n	80030a8 <_svfiprintf_r+0x1b4>
 8003056:	189b      	adds	r3, r3, r2
 8003058:	4393      	bics	r3, r2
 800305a:	3308      	adds	r3, #8
 800305c:	9305      	str	r3, [sp, #20]
 800305e:	696b      	ldr	r3, [r5, #20]
 8003060:	9a03      	ldr	r2, [sp, #12]
 8003062:	189b      	adds	r3, r3, r2
 8003064:	616b      	str	r3, [r5, #20]
 8003066:	e767      	b.n	8002f38 <_svfiprintf_r+0x44>
 8003068:	425b      	negs	r3, r3
 800306a:	60eb      	str	r3, [r5, #12]
 800306c:	2302      	movs	r3, #2
 800306e:	430b      	orrs	r3, r1
 8003070:	602b      	str	r3, [r5, #0]
 8003072:	e7c0      	b.n	8002ff6 <_svfiprintf_r+0x102>
 8003074:	434b      	muls	r3, r1
 8003076:	3401      	adds	r4, #1
 8003078:	189b      	adds	r3, r3, r2
 800307a:	2001      	movs	r0, #1
 800307c:	e7a0      	b.n	8002fc0 <_svfiprintf_r+0xcc>
 800307e:	2301      	movs	r3, #1
 8003080:	425b      	negs	r3, r3
 8003082:	e7c7      	b.n	8003014 <_svfiprintf_r+0x120>
 8003084:	2300      	movs	r3, #0
 8003086:	0014      	movs	r4, r2
 8003088:	200a      	movs	r0, #10
 800308a:	001a      	movs	r2, r3
 800308c:	606b      	str	r3, [r5, #4]
 800308e:	7821      	ldrb	r1, [r4, #0]
 8003090:	3930      	subs	r1, #48	; 0x30
 8003092:	2909      	cmp	r1, #9
 8003094:	d903      	bls.n	800309e <_svfiprintf_r+0x1aa>
 8003096:	2b00      	cmp	r3, #0
 8003098:	d0bd      	beq.n	8003016 <_svfiprintf_r+0x122>
 800309a:	9207      	str	r2, [sp, #28]
 800309c:	e7bb      	b.n	8003016 <_svfiprintf_r+0x122>
 800309e:	4342      	muls	r2, r0
 80030a0:	3401      	adds	r4, #1
 80030a2:	1852      	adds	r2, r2, r1
 80030a4:	2301      	movs	r3, #1
 80030a6:	e7f2      	b.n	800308e <_svfiprintf_r+0x19a>
 80030a8:	3307      	adds	r3, #7
 80030aa:	e7d5      	b.n	8003058 <_svfiprintf_r+0x164>
 80030ac:	ab05      	add	r3, sp, #20
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	003a      	movs	r2, r7
 80030b2:	4b11      	ldr	r3, [pc, #68]	; (80030f8 <_svfiprintf_r+0x204>)
 80030b4:	0029      	movs	r1, r5
 80030b6:	9802      	ldr	r0, [sp, #8]
 80030b8:	e000      	b.n	80030bc <_svfiprintf_r+0x1c8>
 80030ba:	bf00      	nop
 80030bc:	9003      	str	r0, [sp, #12]
 80030be:	9b03      	ldr	r3, [sp, #12]
 80030c0:	3301      	adds	r3, #1
 80030c2:	d1cc      	bne.n	800305e <_svfiprintf_r+0x16a>
 80030c4:	89bb      	ldrh	r3, [r7, #12]
 80030c6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80030c8:	065b      	lsls	r3, r3, #25
 80030ca:	d400      	bmi.n	80030ce <_svfiprintf_r+0x1da>
 80030cc:	e729      	b.n	8002f22 <_svfiprintf_r+0x2e>
 80030ce:	2001      	movs	r0, #1
 80030d0:	4240      	negs	r0, r0
 80030d2:	e726      	b.n	8002f22 <_svfiprintf_r+0x2e>
 80030d4:	ab05      	add	r3, sp, #20
 80030d6:	9300      	str	r3, [sp, #0]
 80030d8:	003a      	movs	r2, r7
 80030da:	4b07      	ldr	r3, [pc, #28]	; (80030f8 <_svfiprintf_r+0x204>)
 80030dc:	0029      	movs	r1, r5
 80030de:	9802      	ldr	r0, [sp, #8]
 80030e0:	f000 f87a 	bl	80031d8 <_printf_i>
 80030e4:	e7ea      	b.n	80030bc <_svfiprintf_r+0x1c8>
 80030e6:	46c0      	nop			; (mov r8, r8)
 80030e8:	080036d0 	.word	0x080036d0
 80030ec:	080036d6 	.word	0x080036d6
 80030f0:	080036da 	.word	0x080036da
 80030f4:	00000000 	.word	0x00000000
 80030f8:	08002e31 	.word	0x08002e31

080030fc <_printf_common>:
 80030fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030fe:	0015      	movs	r5, r2
 8003100:	9301      	str	r3, [sp, #4]
 8003102:	688a      	ldr	r2, [r1, #8]
 8003104:	690b      	ldr	r3, [r1, #16]
 8003106:	9000      	str	r0, [sp, #0]
 8003108:	000c      	movs	r4, r1
 800310a:	4293      	cmp	r3, r2
 800310c:	da00      	bge.n	8003110 <_printf_common+0x14>
 800310e:	0013      	movs	r3, r2
 8003110:	0022      	movs	r2, r4
 8003112:	602b      	str	r3, [r5, #0]
 8003114:	3243      	adds	r2, #67	; 0x43
 8003116:	7812      	ldrb	r2, [r2, #0]
 8003118:	2a00      	cmp	r2, #0
 800311a:	d001      	beq.n	8003120 <_printf_common+0x24>
 800311c:	3301      	adds	r3, #1
 800311e:	602b      	str	r3, [r5, #0]
 8003120:	6823      	ldr	r3, [r4, #0]
 8003122:	069b      	lsls	r3, r3, #26
 8003124:	d502      	bpl.n	800312c <_printf_common+0x30>
 8003126:	682b      	ldr	r3, [r5, #0]
 8003128:	3302      	adds	r3, #2
 800312a:	602b      	str	r3, [r5, #0]
 800312c:	2706      	movs	r7, #6
 800312e:	6823      	ldr	r3, [r4, #0]
 8003130:	401f      	ands	r7, r3
 8003132:	d027      	beq.n	8003184 <_printf_common+0x88>
 8003134:	0023      	movs	r3, r4
 8003136:	3343      	adds	r3, #67	; 0x43
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	1e5a      	subs	r2, r3, #1
 800313c:	4193      	sbcs	r3, r2
 800313e:	6822      	ldr	r2, [r4, #0]
 8003140:	0692      	lsls	r2, r2, #26
 8003142:	d430      	bmi.n	80031a6 <_printf_common+0xaa>
 8003144:	0022      	movs	r2, r4
 8003146:	9901      	ldr	r1, [sp, #4]
 8003148:	3243      	adds	r2, #67	; 0x43
 800314a:	9800      	ldr	r0, [sp, #0]
 800314c:	9e08      	ldr	r6, [sp, #32]
 800314e:	47b0      	blx	r6
 8003150:	1c43      	adds	r3, r0, #1
 8003152:	d025      	beq.n	80031a0 <_printf_common+0xa4>
 8003154:	2306      	movs	r3, #6
 8003156:	6820      	ldr	r0, [r4, #0]
 8003158:	682a      	ldr	r2, [r5, #0]
 800315a:	68e1      	ldr	r1, [r4, #12]
 800315c:	4003      	ands	r3, r0
 800315e:	2500      	movs	r5, #0
 8003160:	2b04      	cmp	r3, #4
 8003162:	d103      	bne.n	800316c <_printf_common+0x70>
 8003164:	1a8d      	subs	r5, r1, r2
 8003166:	43eb      	mvns	r3, r5
 8003168:	17db      	asrs	r3, r3, #31
 800316a:	401d      	ands	r5, r3
 800316c:	68a3      	ldr	r3, [r4, #8]
 800316e:	6922      	ldr	r2, [r4, #16]
 8003170:	4293      	cmp	r3, r2
 8003172:	dd01      	ble.n	8003178 <_printf_common+0x7c>
 8003174:	1a9b      	subs	r3, r3, r2
 8003176:	18ed      	adds	r5, r5, r3
 8003178:	2700      	movs	r7, #0
 800317a:	42bd      	cmp	r5, r7
 800317c:	d120      	bne.n	80031c0 <_printf_common+0xc4>
 800317e:	2000      	movs	r0, #0
 8003180:	e010      	b.n	80031a4 <_printf_common+0xa8>
 8003182:	3701      	adds	r7, #1
 8003184:	68e3      	ldr	r3, [r4, #12]
 8003186:	682a      	ldr	r2, [r5, #0]
 8003188:	1a9b      	subs	r3, r3, r2
 800318a:	429f      	cmp	r7, r3
 800318c:	dad2      	bge.n	8003134 <_printf_common+0x38>
 800318e:	0022      	movs	r2, r4
 8003190:	2301      	movs	r3, #1
 8003192:	3219      	adds	r2, #25
 8003194:	9901      	ldr	r1, [sp, #4]
 8003196:	9800      	ldr	r0, [sp, #0]
 8003198:	9e08      	ldr	r6, [sp, #32]
 800319a:	47b0      	blx	r6
 800319c:	1c43      	adds	r3, r0, #1
 800319e:	d1f0      	bne.n	8003182 <_printf_common+0x86>
 80031a0:	2001      	movs	r0, #1
 80031a2:	4240      	negs	r0, r0
 80031a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80031a6:	2030      	movs	r0, #48	; 0x30
 80031a8:	18e1      	adds	r1, r4, r3
 80031aa:	3143      	adds	r1, #67	; 0x43
 80031ac:	7008      	strb	r0, [r1, #0]
 80031ae:	0021      	movs	r1, r4
 80031b0:	1c5a      	adds	r2, r3, #1
 80031b2:	3145      	adds	r1, #69	; 0x45
 80031b4:	7809      	ldrb	r1, [r1, #0]
 80031b6:	18a2      	adds	r2, r4, r2
 80031b8:	3243      	adds	r2, #67	; 0x43
 80031ba:	3302      	adds	r3, #2
 80031bc:	7011      	strb	r1, [r2, #0]
 80031be:	e7c1      	b.n	8003144 <_printf_common+0x48>
 80031c0:	0022      	movs	r2, r4
 80031c2:	2301      	movs	r3, #1
 80031c4:	321a      	adds	r2, #26
 80031c6:	9901      	ldr	r1, [sp, #4]
 80031c8:	9800      	ldr	r0, [sp, #0]
 80031ca:	9e08      	ldr	r6, [sp, #32]
 80031cc:	47b0      	blx	r6
 80031ce:	1c43      	adds	r3, r0, #1
 80031d0:	d0e6      	beq.n	80031a0 <_printf_common+0xa4>
 80031d2:	3701      	adds	r7, #1
 80031d4:	e7d1      	b.n	800317a <_printf_common+0x7e>
	...

080031d8 <_printf_i>:
 80031d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031da:	b08b      	sub	sp, #44	; 0x2c
 80031dc:	9206      	str	r2, [sp, #24]
 80031de:	000a      	movs	r2, r1
 80031e0:	3243      	adds	r2, #67	; 0x43
 80031e2:	9307      	str	r3, [sp, #28]
 80031e4:	9005      	str	r0, [sp, #20]
 80031e6:	9204      	str	r2, [sp, #16]
 80031e8:	7e0a      	ldrb	r2, [r1, #24]
 80031ea:	000c      	movs	r4, r1
 80031ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80031ee:	2a6e      	cmp	r2, #110	; 0x6e
 80031f0:	d100      	bne.n	80031f4 <_printf_i+0x1c>
 80031f2:	e08f      	b.n	8003314 <_printf_i+0x13c>
 80031f4:	d817      	bhi.n	8003226 <_printf_i+0x4e>
 80031f6:	2a63      	cmp	r2, #99	; 0x63
 80031f8:	d02c      	beq.n	8003254 <_printf_i+0x7c>
 80031fa:	d808      	bhi.n	800320e <_printf_i+0x36>
 80031fc:	2a00      	cmp	r2, #0
 80031fe:	d100      	bne.n	8003202 <_printf_i+0x2a>
 8003200:	e099      	b.n	8003336 <_printf_i+0x15e>
 8003202:	2a58      	cmp	r2, #88	; 0x58
 8003204:	d054      	beq.n	80032b0 <_printf_i+0xd8>
 8003206:	0026      	movs	r6, r4
 8003208:	3642      	adds	r6, #66	; 0x42
 800320a:	7032      	strb	r2, [r6, #0]
 800320c:	e029      	b.n	8003262 <_printf_i+0x8a>
 800320e:	2a64      	cmp	r2, #100	; 0x64
 8003210:	d001      	beq.n	8003216 <_printf_i+0x3e>
 8003212:	2a69      	cmp	r2, #105	; 0x69
 8003214:	d1f7      	bne.n	8003206 <_printf_i+0x2e>
 8003216:	6821      	ldr	r1, [r4, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	0608      	lsls	r0, r1, #24
 800321c:	d523      	bpl.n	8003266 <_printf_i+0x8e>
 800321e:	1d11      	adds	r1, r2, #4
 8003220:	6019      	str	r1, [r3, #0]
 8003222:	6815      	ldr	r5, [r2, #0]
 8003224:	e025      	b.n	8003272 <_printf_i+0x9a>
 8003226:	2a73      	cmp	r2, #115	; 0x73
 8003228:	d100      	bne.n	800322c <_printf_i+0x54>
 800322a:	e088      	b.n	800333e <_printf_i+0x166>
 800322c:	d808      	bhi.n	8003240 <_printf_i+0x68>
 800322e:	2a6f      	cmp	r2, #111	; 0x6f
 8003230:	d029      	beq.n	8003286 <_printf_i+0xae>
 8003232:	2a70      	cmp	r2, #112	; 0x70
 8003234:	d1e7      	bne.n	8003206 <_printf_i+0x2e>
 8003236:	2220      	movs	r2, #32
 8003238:	6809      	ldr	r1, [r1, #0]
 800323a:	430a      	orrs	r2, r1
 800323c:	6022      	str	r2, [r4, #0]
 800323e:	e003      	b.n	8003248 <_printf_i+0x70>
 8003240:	2a75      	cmp	r2, #117	; 0x75
 8003242:	d020      	beq.n	8003286 <_printf_i+0xae>
 8003244:	2a78      	cmp	r2, #120	; 0x78
 8003246:	d1de      	bne.n	8003206 <_printf_i+0x2e>
 8003248:	0022      	movs	r2, r4
 800324a:	2178      	movs	r1, #120	; 0x78
 800324c:	3245      	adds	r2, #69	; 0x45
 800324e:	7011      	strb	r1, [r2, #0]
 8003250:	4a6c      	ldr	r2, [pc, #432]	; (8003404 <_printf_i+0x22c>)
 8003252:	e030      	b.n	80032b6 <_printf_i+0xde>
 8003254:	000e      	movs	r6, r1
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	3642      	adds	r6, #66	; 0x42
 800325a:	1d11      	adds	r1, r2, #4
 800325c:	6019      	str	r1, [r3, #0]
 800325e:	6813      	ldr	r3, [r2, #0]
 8003260:	7033      	strb	r3, [r6, #0]
 8003262:	2301      	movs	r3, #1
 8003264:	e079      	b.n	800335a <_printf_i+0x182>
 8003266:	0649      	lsls	r1, r1, #25
 8003268:	d5d9      	bpl.n	800321e <_printf_i+0x46>
 800326a:	1d11      	adds	r1, r2, #4
 800326c:	6019      	str	r1, [r3, #0]
 800326e:	2300      	movs	r3, #0
 8003270:	5ed5      	ldrsh	r5, [r2, r3]
 8003272:	2d00      	cmp	r5, #0
 8003274:	da03      	bge.n	800327e <_printf_i+0xa6>
 8003276:	232d      	movs	r3, #45	; 0x2d
 8003278:	9a04      	ldr	r2, [sp, #16]
 800327a:	426d      	negs	r5, r5
 800327c:	7013      	strb	r3, [r2, #0]
 800327e:	4b62      	ldr	r3, [pc, #392]	; (8003408 <_printf_i+0x230>)
 8003280:	270a      	movs	r7, #10
 8003282:	9303      	str	r3, [sp, #12]
 8003284:	e02f      	b.n	80032e6 <_printf_i+0x10e>
 8003286:	6820      	ldr	r0, [r4, #0]
 8003288:	6819      	ldr	r1, [r3, #0]
 800328a:	0605      	lsls	r5, r0, #24
 800328c:	d503      	bpl.n	8003296 <_printf_i+0xbe>
 800328e:	1d08      	adds	r0, r1, #4
 8003290:	6018      	str	r0, [r3, #0]
 8003292:	680d      	ldr	r5, [r1, #0]
 8003294:	e005      	b.n	80032a2 <_printf_i+0xca>
 8003296:	0640      	lsls	r0, r0, #25
 8003298:	d5f9      	bpl.n	800328e <_printf_i+0xb6>
 800329a:	680d      	ldr	r5, [r1, #0]
 800329c:	1d08      	adds	r0, r1, #4
 800329e:	6018      	str	r0, [r3, #0]
 80032a0:	b2ad      	uxth	r5, r5
 80032a2:	4b59      	ldr	r3, [pc, #356]	; (8003408 <_printf_i+0x230>)
 80032a4:	2708      	movs	r7, #8
 80032a6:	9303      	str	r3, [sp, #12]
 80032a8:	2a6f      	cmp	r2, #111	; 0x6f
 80032aa:	d018      	beq.n	80032de <_printf_i+0x106>
 80032ac:	270a      	movs	r7, #10
 80032ae:	e016      	b.n	80032de <_printf_i+0x106>
 80032b0:	3145      	adds	r1, #69	; 0x45
 80032b2:	700a      	strb	r2, [r1, #0]
 80032b4:	4a54      	ldr	r2, [pc, #336]	; (8003408 <_printf_i+0x230>)
 80032b6:	9203      	str	r2, [sp, #12]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	6821      	ldr	r1, [r4, #0]
 80032bc:	1d10      	adds	r0, r2, #4
 80032be:	6018      	str	r0, [r3, #0]
 80032c0:	6815      	ldr	r5, [r2, #0]
 80032c2:	0608      	lsls	r0, r1, #24
 80032c4:	d522      	bpl.n	800330c <_printf_i+0x134>
 80032c6:	07cb      	lsls	r3, r1, #31
 80032c8:	d502      	bpl.n	80032d0 <_printf_i+0xf8>
 80032ca:	2320      	movs	r3, #32
 80032cc:	4319      	orrs	r1, r3
 80032ce:	6021      	str	r1, [r4, #0]
 80032d0:	2710      	movs	r7, #16
 80032d2:	2d00      	cmp	r5, #0
 80032d4:	d103      	bne.n	80032de <_printf_i+0x106>
 80032d6:	2320      	movs	r3, #32
 80032d8:	6822      	ldr	r2, [r4, #0]
 80032da:	439a      	bics	r2, r3
 80032dc:	6022      	str	r2, [r4, #0]
 80032de:	0023      	movs	r3, r4
 80032e0:	2200      	movs	r2, #0
 80032e2:	3343      	adds	r3, #67	; 0x43
 80032e4:	701a      	strb	r2, [r3, #0]
 80032e6:	6863      	ldr	r3, [r4, #4]
 80032e8:	60a3      	str	r3, [r4, #8]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	db5c      	blt.n	80033a8 <_printf_i+0x1d0>
 80032ee:	2204      	movs	r2, #4
 80032f0:	6821      	ldr	r1, [r4, #0]
 80032f2:	4391      	bics	r1, r2
 80032f4:	6021      	str	r1, [r4, #0]
 80032f6:	2d00      	cmp	r5, #0
 80032f8:	d158      	bne.n	80033ac <_printf_i+0x1d4>
 80032fa:	9e04      	ldr	r6, [sp, #16]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d064      	beq.n	80033ca <_printf_i+0x1f2>
 8003300:	0026      	movs	r6, r4
 8003302:	9b03      	ldr	r3, [sp, #12]
 8003304:	3642      	adds	r6, #66	; 0x42
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	7033      	strb	r3, [r6, #0]
 800330a:	e05e      	b.n	80033ca <_printf_i+0x1f2>
 800330c:	0648      	lsls	r0, r1, #25
 800330e:	d5da      	bpl.n	80032c6 <_printf_i+0xee>
 8003310:	b2ad      	uxth	r5, r5
 8003312:	e7d8      	b.n	80032c6 <_printf_i+0xee>
 8003314:	6809      	ldr	r1, [r1, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	0608      	lsls	r0, r1, #24
 800331a:	d505      	bpl.n	8003328 <_printf_i+0x150>
 800331c:	1d11      	adds	r1, r2, #4
 800331e:	6019      	str	r1, [r3, #0]
 8003320:	6813      	ldr	r3, [r2, #0]
 8003322:	6962      	ldr	r2, [r4, #20]
 8003324:	601a      	str	r2, [r3, #0]
 8003326:	e006      	b.n	8003336 <_printf_i+0x15e>
 8003328:	0649      	lsls	r1, r1, #25
 800332a:	d5f7      	bpl.n	800331c <_printf_i+0x144>
 800332c:	1d11      	adds	r1, r2, #4
 800332e:	6019      	str	r1, [r3, #0]
 8003330:	6813      	ldr	r3, [r2, #0]
 8003332:	8aa2      	ldrh	r2, [r4, #20]
 8003334:	801a      	strh	r2, [r3, #0]
 8003336:	2300      	movs	r3, #0
 8003338:	9e04      	ldr	r6, [sp, #16]
 800333a:	6123      	str	r3, [r4, #16]
 800333c:	e054      	b.n	80033e8 <_printf_i+0x210>
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	1d11      	adds	r1, r2, #4
 8003342:	6019      	str	r1, [r3, #0]
 8003344:	6816      	ldr	r6, [r2, #0]
 8003346:	2100      	movs	r1, #0
 8003348:	6862      	ldr	r2, [r4, #4]
 800334a:	0030      	movs	r0, r6
 800334c:	f000 f85e 	bl	800340c <memchr>
 8003350:	2800      	cmp	r0, #0
 8003352:	d001      	beq.n	8003358 <_printf_i+0x180>
 8003354:	1b80      	subs	r0, r0, r6
 8003356:	6060      	str	r0, [r4, #4]
 8003358:	6863      	ldr	r3, [r4, #4]
 800335a:	6123      	str	r3, [r4, #16]
 800335c:	2300      	movs	r3, #0
 800335e:	9a04      	ldr	r2, [sp, #16]
 8003360:	7013      	strb	r3, [r2, #0]
 8003362:	e041      	b.n	80033e8 <_printf_i+0x210>
 8003364:	6923      	ldr	r3, [r4, #16]
 8003366:	0032      	movs	r2, r6
 8003368:	9906      	ldr	r1, [sp, #24]
 800336a:	9805      	ldr	r0, [sp, #20]
 800336c:	9d07      	ldr	r5, [sp, #28]
 800336e:	47a8      	blx	r5
 8003370:	1c43      	adds	r3, r0, #1
 8003372:	d043      	beq.n	80033fc <_printf_i+0x224>
 8003374:	6823      	ldr	r3, [r4, #0]
 8003376:	2500      	movs	r5, #0
 8003378:	079b      	lsls	r3, r3, #30
 800337a:	d40f      	bmi.n	800339c <_printf_i+0x1c4>
 800337c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800337e:	68e0      	ldr	r0, [r4, #12]
 8003380:	4298      	cmp	r0, r3
 8003382:	da3d      	bge.n	8003400 <_printf_i+0x228>
 8003384:	0018      	movs	r0, r3
 8003386:	e03b      	b.n	8003400 <_printf_i+0x228>
 8003388:	0022      	movs	r2, r4
 800338a:	2301      	movs	r3, #1
 800338c:	3219      	adds	r2, #25
 800338e:	9906      	ldr	r1, [sp, #24]
 8003390:	9805      	ldr	r0, [sp, #20]
 8003392:	9e07      	ldr	r6, [sp, #28]
 8003394:	47b0      	blx	r6
 8003396:	1c43      	adds	r3, r0, #1
 8003398:	d030      	beq.n	80033fc <_printf_i+0x224>
 800339a:	3501      	adds	r5, #1
 800339c:	68e3      	ldr	r3, [r4, #12]
 800339e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80033a0:	1a9b      	subs	r3, r3, r2
 80033a2:	429d      	cmp	r5, r3
 80033a4:	dbf0      	blt.n	8003388 <_printf_i+0x1b0>
 80033a6:	e7e9      	b.n	800337c <_printf_i+0x1a4>
 80033a8:	2d00      	cmp	r5, #0
 80033aa:	d0a9      	beq.n	8003300 <_printf_i+0x128>
 80033ac:	9e04      	ldr	r6, [sp, #16]
 80033ae:	0028      	movs	r0, r5
 80033b0:	0039      	movs	r1, r7
 80033b2:	f7fc ff4b 	bl	800024c <__aeabi_uidivmod>
 80033b6:	9b03      	ldr	r3, [sp, #12]
 80033b8:	3e01      	subs	r6, #1
 80033ba:	5c5b      	ldrb	r3, [r3, r1]
 80033bc:	0028      	movs	r0, r5
 80033be:	7033      	strb	r3, [r6, #0]
 80033c0:	0039      	movs	r1, r7
 80033c2:	f7fc febd 	bl	8000140 <__udivsi3>
 80033c6:	1e05      	subs	r5, r0, #0
 80033c8:	d1f1      	bne.n	80033ae <_printf_i+0x1d6>
 80033ca:	2f08      	cmp	r7, #8
 80033cc:	d109      	bne.n	80033e2 <_printf_i+0x20a>
 80033ce:	6823      	ldr	r3, [r4, #0]
 80033d0:	07db      	lsls	r3, r3, #31
 80033d2:	d506      	bpl.n	80033e2 <_printf_i+0x20a>
 80033d4:	6863      	ldr	r3, [r4, #4]
 80033d6:	6922      	ldr	r2, [r4, #16]
 80033d8:	4293      	cmp	r3, r2
 80033da:	dc02      	bgt.n	80033e2 <_printf_i+0x20a>
 80033dc:	2330      	movs	r3, #48	; 0x30
 80033de:	3e01      	subs	r6, #1
 80033e0:	7033      	strb	r3, [r6, #0]
 80033e2:	9b04      	ldr	r3, [sp, #16]
 80033e4:	1b9b      	subs	r3, r3, r6
 80033e6:	6123      	str	r3, [r4, #16]
 80033e8:	9b07      	ldr	r3, [sp, #28]
 80033ea:	aa09      	add	r2, sp, #36	; 0x24
 80033ec:	9300      	str	r3, [sp, #0]
 80033ee:	0021      	movs	r1, r4
 80033f0:	9b06      	ldr	r3, [sp, #24]
 80033f2:	9805      	ldr	r0, [sp, #20]
 80033f4:	f7ff fe82 	bl	80030fc <_printf_common>
 80033f8:	1c43      	adds	r3, r0, #1
 80033fa:	d1b3      	bne.n	8003364 <_printf_i+0x18c>
 80033fc:	2001      	movs	r0, #1
 80033fe:	4240      	negs	r0, r0
 8003400:	b00b      	add	sp, #44	; 0x2c
 8003402:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003404:	080036f2 	.word	0x080036f2
 8003408:	080036e1 	.word	0x080036e1

0800340c <memchr>:
 800340c:	b2c9      	uxtb	r1, r1
 800340e:	1882      	adds	r2, r0, r2
 8003410:	4290      	cmp	r0, r2
 8003412:	d101      	bne.n	8003418 <memchr+0xc>
 8003414:	2000      	movs	r0, #0
 8003416:	4770      	bx	lr
 8003418:	7803      	ldrb	r3, [r0, #0]
 800341a:	428b      	cmp	r3, r1
 800341c:	d0fb      	beq.n	8003416 <memchr+0xa>
 800341e:	3001      	adds	r0, #1
 8003420:	e7f6      	b.n	8003410 <memchr+0x4>

08003422 <memmove>:
 8003422:	b510      	push	{r4, lr}
 8003424:	4288      	cmp	r0, r1
 8003426:	d902      	bls.n	800342e <memmove+0xc>
 8003428:	188b      	adds	r3, r1, r2
 800342a:	4298      	cmp	r0, r3
 800342c:	d308      	bcc.n	8003440 <memmove+0x1e>
 800342e:	2300      	movs	r3, #0
 8003430:	429a      	cmp	r2, r3
 8003432:	d007      	beq.n	8003444 <memmove+0x22>
 8003434:	5ccc      	ldrb	r4, [r1, r3]
 8003436:	54c4      	strb	r4, [r0, r3]
 8003438:	3301      	adds	r3, #1
 800343a:	e7f9      	b.n	8003430 <memmove+0xe>
 800343c:	5c8b      	ldrb	r3, [r1, r2]
 800343e:	5483      	strb	r3, [r0, r2]
 8003440:	3a01      	subs	r2, #1
 8003442:	d2fb      	bcs.n	800343c <memmove+0x1a>
 8003444:	bd10      	pop	{r4, pc}
	...

08003448 <_free_r>:
 8003448:	b570      	push	{r4, r5, r6, lr}
 800344a:	0005      	movs	r5, r0
 800344c:	2900      	cmp	r1, #0
 800344e:	d010      	beq.n	8003472 <_free_r+0x2a>
 8003450:	1f0c      	subs	r4, r1, #4
 8003452:	6823      	ldr	r3, [r4, #0]
 8003454:	2b00      	cmp	r3, #0
 8003456:	da00      	bge.n	800345a <_free_r+0x12>
 8003458:	18e4      	adds	r4, r4, r3
 800345a:	0028      	movs	r0, r5
 800345c:	f000 f8d4 	bl	8003608 <__malloc_lock>
 8003460:	4a1d      	ldr	r2, [pc, #116]	; (80034d8 <_free_r+0x90>)
 8003462:	6813      	ldr	r3, [r2, #0]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d105      	bne.n	8003474 <_free_r+0x2c>
 8003468:	6063      	str	r3, [r4, #4]
 800346a:	6014      	str	r4, [r2, #0]
 800346c:	0028      	movs	r0, r5
 800346e:	f000 f8cc 	bl	800360a <__malloc_unlock>
 8003472:	bd70      	pop	{r4, r5, r6, pc}
 8003474:	42a3      	cmp	r3, r4
 8003476:	d909      	bls.n	800348c <_free_r+0x44>
 8003478:	6821      	ldr	r1, [r4, #0]
 800347a:	1860      	adds	r0, r4, r1
 800347c:	4283      	cmp	r3, r0
 800347e:	d1f3      	bne.n	8003468 <_free_r+0x20>
 8003480:	6818      	ldr	r0, [r3, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	1841      	adds	r1, r0, r1
 8003486:	6021      	str	r1, [r4, #0]
 8003488:	e7ee      	b.n	8003468 <_free_r+0x20>
 800348a:	0013      	movs	r3, r2
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	2a00      	cmp	r2, #0
 8003490:	d001      	beq.n	8003496 <_free_r+0x4e>
 8003492:	42a2      	cmp	r2, r4
 8003494:	d9f9      	bls.n	800348a <_free_r+0x42>
 8003496:	6819      	ldr	r1, [r3, #0]
 8003498:	1858      	adds	r0, r3, r1
 800349a:	42a0      	cmp	r0, r4
 800349c:	d10b      	bne.n	80034b6 <_free_r+0x6e>
 800349e:	6820      	ldr	r0, [r4, #0]
 80034a0:	1809      	adds	r1, r1, r0
 80034a2:	1858      	adds	r0, r3, r1
 80034a4:	6019      	str	r1, [r3, #0]
 80034a6:	4282      	cmp	r2, r0
 80034a8:	d1e0      	bne.n	800346c <_free_r+0x24>
 80034aa:	6810      	ldr	r0, [r2, #0]
 80034ac:	6852      	ldr	r2, [r2, #4]
 80034ae:	1841      	adds	r1, r0, r1
 80034b0:	6019      	str	r1, [r3, #0]
 80034b2:	605a      	str	r2, [r3, #4]
 80034b4:	e7da      	b.n	800346c <_free_r+0x24>
 80034b6:	42a0      	cmp	r0, r4
 80034b8:	d902      	bls.n	80034c0 <_free_r+0x78>
 80034ba:	230c      	movs	r3, #12
 80034bc:	602b      	str	r3, [r5, #0]
 80034be:	e7d5      	b.n	800346c <_free_r+0x24>
 80034c0:	6821      	ldr	r1, [r4, #0]
 80034c2:	1860      	adds	r0, r4, r1
 80034c4:	4282      	cmp	r2, r0
 80034c6:	d103      	bne.n	80034d0 <_free_r+0x88>
 80034c8:	6810      	ldr	r0, [r2, #0]
 80034ca:	6852      	ldr	r2, [r2, #4]
 80034cc:	1841      	adds	r1, r0, r1
 80034ce:	6021      	str	r1, [r4, #0]
 80034d0:	6062      	str	r2, [r4, #4]
 80034d2:	605c      	str	r4, [r3, #4]
 80034d4:	e7ca      	b.n	800346c <_free_r+0x24>
 80034d6:	46c0      	nop			; (mov r8, r8)
 80034d8:	20000ed0 	.word	0x20000ed0

080034dc <_malloc_r>:
 80034dc:	2303      	movs	r3, #3
 80034de:	b570      	push	{r4, r5, r6, lr}
 80034e0:	1ccd      	adds	r5, r1, #3
 80034e2:	439d      	bics	r5, r3
 80034e4:	3508      	adds	r5, #8
 80034e6:	0006      	movs	r6, r0
 80034e8:	2d0c      	cmp	r5, #12
 80034ea:	d21e      	bcs.n	800352a <_malloc_r+0x4e>
 80034ec:	250c      	movs	r5, #12
 80034ee:	42a9      	cmp	r1, r5
 80034f0:	d81d      	bhi.n	800352e <_malloc_r+0x52>
 80034f2:	0030      	movs	r0, r6
 80034f4:	f000 f888 	bl	8003608 <__malloc_lock>
 80034f8:	4a25      	ldr	r2, [pc, #148]	; (8003590 <_malloc_r+0xb4>)
 80034fa:	6814      	ldr	r4, [r2, #0]
 80034fc:	0021      	movs	r1, r4
 80034fe:	2900      	cmp	r1, #0
 8003500:	d119      	bne.n	8003536 <_malloc_r+0x5a>
 8003502:	4c24      	ldr	r4, [pc, #144]	; (8003594 <_malloc_r+0xb8>)
 8003504:	6823      	ldr	r3, [r4, #0]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d103      	bne.n	8003512 <_malloc_r+0x36>
 800350a:	0030      	movs	r0, r6
 800350c:	f000 f86a 	bl	80035e4 <_sbrk_r>
 8003510:	6020      	str	r0, [r4, #0]
 8003512:	0029      	movs	r1, r5
 8003514:	0030      	movs	r0, r6
 8003516:	f000 f865 	bl	80035e4 <_sbrk_r>
 800351a:	1c43      	adds	r3, r0, #1
 800351c:	d12c      	bne.n	8003578 <_malloc_r+0x9c>
 800351e:	230c      	movs	r3, #12
 8003520:	0030      	movs	r0, r6
 8003522:	6033      	str	r3, [r6, #0]
 8003524:	f000 f871 	bl	800360a <__malloc_unlock>
 8003528:	e003      	b.n	8003532 <_malloc_r+0x56>
 800352a:	2d00      	cmp	r5, #0
 800352c:	dadf      	bge.n	80034ee <_malloc_r+0x12>
 800352e:	230c      	movs	r3, #12
 8003530:	6033      	str	r3, [r6, #0]
 8003532:	2000      	movs	r0, #0
 8003534:	bd70      	pop	{r4, r5, r6, pc}
 8003536:	680b      	ldr	r3, [r1, #0]
 8003538:	1b5b      	subs	r3, r3, r5
 800353a:	d41a      	bmi.n	8003572 <_malloc_r+0x96>
 800353c:	2b0b      	cmp	r3, #11
 800353e:	d903      	bls.n	8003548 <_malloc_r+0x6c>
 8003540:	600b      	str	r3, [r1, #0]
 8003542:	18cc      	adds	r4, r1, r3
 8003544:	6025      	str	r5, [r4, #0]
 8003546:	e003      	b.n	8003550 <_malloc_r+0x74>
 8003548:	428c      	cmp	r4, r1
 800354a:	d10e      	bne.n	800356a <_malloc_r+0x8e>
 800354c:	6863      	ldr	r3, [r4, #4]
 800354e:	6013      	str	r3, [r2, #0]
 8003550:	0030      	movs	r0, r6
 8003552:	f000 f85a 	bl	800360a <__malloc_unlock>
 8003556:	0020      	movs	r0, r4
 8003558:	2207      	movs	r2, #7
 800355a:	300b      	adds	r0, #11
 800355c:	1d23      	adds	r3, r4, #4
 800355e:	4390      	bics	r0, r2
 8003560:	1ac3      	subs	r3, r0, r3
 8003562:	d0e7      	beq.n	8003534 <_malloc_r+0x58>
 8003564:	425a      	negs	r2, r3
 8003566:	50e2      	str	r2, [r4, r3]
 8003568:	e7e4      	b.n	8003534 <_malloc_r+0x58>
 800356a:	684b      	ldr	r3, [r1, #4]
 800356c:	6063      	str	r3, [r4, #4]
 800356e:	000c      	movs	r4, r1
 8003570:	e7ee      	b.n	8003550 <_malloc_r+0x74>
 8003572:	000c      	movs	r4, r1
 8003574:	6849      	ldr	r1, [r1, #4]
 8003576:	e7c2      	b.n	80034fe <_malloc_r+0x22>
 8003578:	2303      	movs	r3, #3
 800357a:	1cc4      	adds	r4, r0, #3
 800357c:	439c      	bics	r4, r3
 800357e:	42a0      	cmp	r0, r4
 8003580:	d0e0      	beq.n	8003544 <_malloc_r+0x68>
 8003582:	1a21      	subs	r1, r4, r0
 8003584:	0030      	movs	r0, r6
 8003586:	f000 f82d 	bl	80035e4 <_sbrk_r>
 800358a:	1c43      	adds	r3, r0, #1
 800358c:	d1da      	bne.n	8003544 <_malloc_r+0x68>
 800358e:	e7c6      	b.n	800351e <_malloc_r+0x42>
 8003590:	20000ed0 	.word	0x20000ed0
 8003594:	20000ed4 	.word	0x20000ed4

08003598 <_realloc_r>:
 8003598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800359a:	0007      	movs	r7, r0
 800359c:	000d      	movs	r5, r1
 800359e:	0016      	movs	r6, r2
 80035a0:	2900      	cmp	r1, #0
 80035a2:	d105      	bne.n	80035b0 <_realloc_r+0x18>
 80035a4:	0011      	movs	r1, r2
 80035a6:	f7ff ff99 	bl	80034dc <_malloc_r>
 80035aa:	0004      	movs	r4, r0
 80035ac:	0020      	movs	r0, r4
 80035ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035b0:	2a00      	cmp	r2, #0
 80035b2:	d103      	bne.n	80035bc <_realloc_r+0x24>
 80035b4:	f7ff ff48 	bl	8003448 <_free_r>
 80035b8:	0034      	movs	r4, r6
 80035ba:	e7f7      	b.n	80035ac <_realloc_r+0x14>
 80035bc:	f000 f826 	bl	800360c <_malloc_usable_size_r>
 80035c0:	002c      	movs	r4, r5
 80035c2:	4286      	cmp	r6, r0
 80035c4:	d9f2      	bls.n	80035ac <_realloc_r+0x14>
 80035c6:	0031      	movs	r1, r6
 80035c8:	0038      	movs	r0, r7
 80035ca:	f7ff ff87 	bl	80034dc <_malloc_r>
 80035ce:	1e04      	subs	r4, r0, #0
 80035d0:	d0ec      	beq.n	80035ac <_realloc_r+0x14>
 80035d2:	0029      	movs	r1, r5
 80035d4:	0032      	movs	r2, r6
 80035d6:	f7ff fbf7 	bl	8002dc8 <memcpy>
 80035da:	0029      	movs	r1, r5
 80035dc:	0038      	movs	r0, r7
 80035de:	f7ff ff33 	bl	8003448 <_free_r>
 80035e2:	e7e3      	b.n	80035ac <_realloc_r+0x14>

080035e4 <_sbrk_r>:
 80035e4:	2300      	movs	r3, #0
 80035e6:	b570      	push	{r4, r5, r6, lr}
 80035e8:	4c06      	ldr	r4, [pc, #24]	; (8003604 <_sbrk_r+0x20>)
 80035ea:	0005      	movs	r5, r0
 80035ec:	0008      	movs	r0, r1
 80035ee:	6023      	str	r3, [r4, #0]
 80035f0:	f000 f814 	bl	800361c <_sbrk>
 80035f4:	1c43      	adds	r3, r0, #1
 80035f6:	d103      	bne.n	8003600 <_sbrk_r+0x1c>
 80035f8:	6823      	ldr	r3, [r4, #0]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d000      	beq.n	8003600 <_sbrk_r+0x1c>
 80035fe:	602b      	str	r3, [r5, #0]
 8003600:	bd70      	pop	{r4, r5, r6, pc}
 8003602:	46c0      	nop			; (mov r8, r8)
 8003604:	20001174 	.word	0x20001174

08003608 <__malloc_lock>:
 8003608:	4770      	bx	lr

0800360a <__malloc_unlock>:
 800360a:	4770      	bx	lr

0800360c <_malloc_usable_size_r>:
 800360c:	1f0b      	subs	r3, r1, #4
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	1f18      	subs	r0, r3, #4
 8003612:	2b00      	cmp	r3, #0
 8003614:	da01      	bge.n	800361a <_malloc_usable_size_r+0xe>
 8003616:	580b      	ldr	r3, [r1, r0]
 8003618:	18c0      	adds	r0, r0, r3
 800361a:	4770      	bx	lr

0800361c <_sbrk>:
 800361c:	4b05      	ldr	r3, [pc, #20]	; (8003634 <_sbrk+0x18>)
 800361e:	0002      	movs	r2, r0
 8003620:	6819      	ldr	r1, [r3, #0]
 8003622:	2900      	cmp	r1, #0
 8003624:	d101      	bne.n	800362a <_sbrk+0xe>
 8003626:	4904      	ldr	r1, [pc, #16]	; (8003638 <_sbrk+0x1c>)
 8003628:	6019      	str	r1, [r3, #0]
 800362a:	6818      	ldr	r0, [r3, #0]
 800362c:	1882      	adds	r2, r0, r2
 800362e:	601a      	str	r2, [r3, #0]
 8003630:	4770      	bx	lr
 8003632:	46c0      	nop			; (mov r8, r8)
 8003634:	20000ed8 	.word	0x20000ed8
 8003638:	20001178 	.word	0x20001178

0800363c <_init>:
 800363c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800363e:	46c0      	nop			; (mov r8, r8)
 8003640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003642:	bc08      	pop	{r3}
 8003644:	469e      	mov	lr, r3
 8003646:	4770      	bx	lr

08003648 <_fini>:
 8003648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800364a:	46c0      	nop			; (mov r8, r8)
 800364c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800364e:	bc08      	pop	{r3}
 8003650:	469e      	mov	lr, r3
 8003652:	4770      	bx	lr
