Flow Status : Successful - Thu Mar 25 23:56:10 2021
Quartus II Version : 5.0 Build 148 04/26/2005 SJ Full Version
Revision Name : VHDL_code
Top-level Entity Name : matrix_max
Family : Stratix
Met timing requirements : N/A
Total logic elements : 563 / 25,660 ( 2 % )
Total pins : 611 / 707 ( 86 % )
Total virtual pins : 0
Total memory bits : 0 / 1,944,576 ( 0 % )
DSP block 9-bit elements : 0 / 80 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
Device : EP1S25F1020C5
Timing Models : Final
