// Seed: 2509591228
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_13;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd37,
    parameter id_3 = 32'd37
) (
    inout  tri0  id_0,
    output wand  id_1,
    input  wire  _id_2,
    input  uwire _id_3
);
  logic [id_2 : id_3] id_5, id_6, id_7;
  wire id_8;
  ;
  assign id_6 = id_2 ? -1'b0 : id_8;
  wire id_9 = id_5;
  wire id_10;
  wire id_11;
  logic [1 : 1 'b0] id_12;
  ;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_5,
      id_9,
      id_5,
      id_6,
      id_7,
      id_10,
      id_10,
      id_9,
      id_8,
      id_11
  );
endmodule
