

================================================================
== Vivado HLS Report for 'SMM_1u_500u_50u_s'
================================================================
* Date:           Sat Aug  1 10:33:49 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.623|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-------+-------+----------+-----------+-----------+-------+----------+
        |            |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1    |  25011|  25011|        13|          1|          1|  25000|    yes   |
        |- Loop 2    |      ?|      ?|         ?|          -|          -|      ?|    no    |
        | + L1       |      ?|      ?|         ?|          -|          -|      ?|    no    |
        |  ++ L1.1   |    500|    500|         2|          1|          1|    500|    yes   |
        |  ++ L2_L3  |      ?|      ?|         7|          1|          1|      ?|    yes   |
        |- Loop 3    |      ?|      ?|         2|          1|          1|      ?|    yes   |
        +------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 7
  * Pipeline-3: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 15 16 }
  Pipeline-2 : II = 1, D = 7, States = { 18 19 20 21 22 23 24 }
  Pipeline-3 : II = 1, D = 13, States = { 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	26  / (tmp_s)
	9  / (!tmp_s & !tmp_33)
	13  / (!tmp_s & tmp_33)
9 --> 
	10  / true
10 --> 
	12  / (exitcond)
	11  / (!exitcond)
11 --> 
	10  / true
12 --> 
13 --> 
	14  / (!exitcond7)
	12  / (exitcond7)
14 --> 
	15  / (tmp_40)
	13  / (!tmp_40)
15 --> 
	17  / (tmp_41)
	16  / (!tmp_41)
16 --> 
	15  / true
17 --> 
	18  / true
18 --> 
	25  / (exitcond_flatten8)
	19  / (!exitcond_flatten8)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	18  / true
25 --> 
	14  / true
26 --> 
	27  / true
27 --> 
	12  / (exitcond_flatten)
	28  / (!exitcond_flatten)
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	27  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 40 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:28]   --->   Operation 40 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 41 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:30]   --->   Operation 41 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 42 [1/1] (3.63ns)   --->   "%tmp_V_40 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:32]   --->   Operation 42 'read' 'tmp_V_40' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 43 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_40)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:34]   --->   Operation 43 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 44 [1/1] (3.63ns)   --->   "%tmp_V_42 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:36]   --->   Operation 44 'read' 'tmp_V_42' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 45 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_42)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:38]   --->   Operation 45 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 46 [1/1] (3.63ns)   --->   "%tmp_V_44 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:40]   --->   Operation 46 'read' 'tmp_V_44' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 47 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_44)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:42]   --->   Operation 47 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 48 [1/1] (3.63ns)   --->   "%tmp_V_46 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:44]   --->   Operation 48 'read' 'tmp_V_46' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 49 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_46)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:46]   --->   Operation 49 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 50 [1/1] (3.63ns)   --->   "%tmp_V_48 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:48]   --->   Operation 50 'read' 'tmp_V_48' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 51 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_48)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:50]   --->   Operation 51 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 52 [1/1] (3.63ns)   --->   "%tmp_V_50 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:52]   --->   Operation 52 'read' 'tmp_V_50' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 53 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_50)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:54]   --->   Operation 53 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str145)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_a_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([20 x i8]* @A_V_3_0, [20 x i8]* @A_V_3_1, [20 x i8]* @A_V_3_2, [20 x i8]* @A_V_3_3, [20 x i8]* @A_V_3_4, [20 x i8]* @A_V_3_5, [20 x i8]* @A_V_3_6, [20 x i8]* @A_V_3_7, [20 x i8]* @A_V_3_8, [20 x i8]* @A_V_3_9, [20 x i8]* @A_V_3_10, [20 x i8]* @A_V_3_11, [20 x i8]* @A_V_3_12, [20 x i8]* @A_V_3_13, [20 x i8]* @A_V_3_14, [20 x i8]* @A_V_3_15, [20 x i8]* @A_V_3_16, [20 x i8]* @A_V_3_17, [20 x i8]* @A_V_3_18, [20 x i8]* @A_V_3_19, [20 x i8]* @A_V_3_20, [20 x i8]* @A_V_3_21, [20 x i8]* @A_V_3_22, [20 x i8]* @A_V_3_23, [20 x i8]* @A_V_3_24, [1 x i8]* @p_str1, [15 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:19]   --->   Operation 56 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1000 x i8]* @B_V_3_0, [1000 x i8]* @B_V_3_1, [1000 x i8]* @B_V_3_2, [1000 x i8]* @B_V_3_3, [1000 x i8]* @B_V_3_4, [1000 x i8]* @B_V_3_5, [1000 x i8]* @B_V_3_6, [1000 x i8]* @B_V_3_7, [1000 x i8]* @B_V_3_8, [1000 x i8]* @B_V_3_9, [1000 x i8]* @B_V_3_10, [1000 x i8]* @B_V_3_11, [1000 x i8]* @B_V_3_12, [1000 x i8]* @B_V_3_13, [1000 x i8]* @B_V_3_14, [1000 x i8]* @B_V_3_15, [1000 x i8]* @B_V_3_16, [1000 x i8]* @B_V_3_17, [1000 x i8]* @B_V_3_18, [1000 x i8]* @B_V_3_19, [1000 x i8]* @B_V_3_20, [1000 x i8]* @B_V_3_21, [1000 x i8]* @B_V_3_22, [1000 x i8]* @B_V_3_23, [1000 x i8]* @B_V_3_24, [1 x i8]* @p_str1, [15 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:20]   --->   Operation 57 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (3.63ns)   --->   "%tmp_V_52 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:56]   --->   Operation 58 'read' 'tmp_V_52' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 59 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_52)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:58]   --->   Operation 59 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 60 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:74]   --->   Operation 60 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%B_COL_load = load i32* @B_COL, align 4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 61 'load' 'B_COL_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%B_ROW_load = load i32* @B_ROW, align 4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 62 'load' 'B_ROW_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %0, label %6" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:74]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (2.47ns)   --->   "%tmp_33 = icmp eq i32 %tmp_V, 0" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:97]   --->   Operation 64 'icmp' 'tmp_33' <Predicate = (!tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %tmp_33, label %.preheader320.preheader, label %16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:97]   --->   Operation 65 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (8.51ns)   --->   "%tmp25 = mul i32 %tmp_V_42, %tmp_V_42" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:147]   --->   Operation 66 'mul' 'tmp25' <Predicate = (!tmp_s & !tmp_33)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (8.51ns)   --->   "%tmp26 = mul i32 %tmp_V_44, %tmp_V_48" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:147]   --->   Operation 67 'mul' 'tmp26' <Predicate = (!tmp_s & !tmp_33)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_56 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %B_COL_load, i4 0)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 68 'bitconcatenate' 'tmp_56' <Predicate = (!tmp_s & tmp_33)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl6 = zext i36 %tmp_56 to i37" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 69 'zext' 'p_shl6' <Predicate = (!tmp_s & tmp_33)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_57 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %B_COL_load, i2 0)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 70 'bitconcatenate' 'tmp_57' <Predicate = (!tmp_s & tmp_33)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl7 = zext i34 %tmp_57 to i37" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 71 'zext' 'p_shl7' <Predicate = (!tmp_s & tmp_33)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (2.71ns)   --->   "%bound4 = add i37 %p_shl6, %p_shl7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 72 'add' 'bound4' <Predicate = (!tmp_s & tmp_33)> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (1.76ns)   --->   "br label %.preheader320" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98]   --->   Operation 73 'br' <Predicate = (!tmp_s & tmp_33)> <Delay = 1.76>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "store i32 %tmp_V_48, i32* @B_COL, align 4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:76]   --->   Operation 74 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp_V_42, %tmp_V_44" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:77]   --->   Operation 75 'mul' 'tmp1' <Predicate = (tmp_s)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "store i32 %tmp_V_50, i32* @OFMDim_current, align 4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 76 'store' <Predicate = (tmp_s)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 77 [1/1] (8.51ns)   --->   "%KER_bound = mul i32 %tmp26, %tmp25" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:147]   --->   Operation 77 'mul' 'KER_bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (1.76ns)   --->   "br label %17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:151]   --->   Operation 78 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 2.55>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%i3 = phi i32 [ 0, %16 ], [ %i_1, %18 ]"   --->   Operation 79 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %i3, %KER_bound" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:151]   --->   Operation 80 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (2.55ns)   --->   "%i_1 = add i32 %i3, 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:151]   --->   Operation 81 'add' 'i_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %18" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:151]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.26>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:151]   --->   Operation 83 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:152]   --->   Operation 84 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (3.63ns)   --->   "%tmp_V_55 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:153]   --->   Operation 85 'read' 'tmp_V_55' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 86 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_55)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:154]   --->   Operation 86 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:155]   --->   Operation 87 'specregionend' 'empty_104' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "br label %17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:151]   --->   Operation 88 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 89 'br' <Predicate = (!tmp_s & !tmp_33)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "br label %.loopexit323"   --->   Operation 90 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "br label %.loopexit323"   --->   Operation 91 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "ret void" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:157]   --->   Operation 92 'ret' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 8.51>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%num_imag = phi i32 [ 0, %.preheader320.preheader ], [ %num_imag_1, %.preheader320.loopexit ]"   --->   Operation 93 'phi' 'num_imag' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (2.47ns)   --->   "%exitcond7 = icmp eq i32 %num_imag, %tmp_V_40" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98]   --->   Operation 94 'icmp' 'exitcond7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (2.55ns)   --->   "%num_imag_1 = add nsw i32 %num_imag, 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98]   --->   Operation 95 'add' 'num_imag_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.loopexit.loopexit930, label %7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:98]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%OFMDim_current_load = load i32* @OFMDim_current, align 4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:100]   --->   Operation 97 'load' 'OFMDim_current_load' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (8.51ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_load, %OFMDim_current_load" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:100]   --->   Operation 98 'mul' 'A_COL_ITER' <Predicate = (!exitcond7)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "store i32 %B_ROW_load, i32* @A_ROW, align 4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:101]   --->   Operation 99 'store' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (1.76ns)   --->   "br label %8" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:104]   --->   Operation 100 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 101 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 3.45>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%iter = phi i31 [ 0, %7 ], [ %iter_1, %.critedge ]" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:104]   --->   Operation 102 'phi' 'iter' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%iter_cast = zext i31 %iter to i32" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:104]   --->   Operation 103 'zext' 'iter_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (2.47ns)   --->   "%tmp_40 = icmp slt i32 %iter_cast, %A_COL_ITER" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:104]   --->   Operation 104 'icmp' 'tmp_40' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [1/1] (2.52ns)   --->   "%iter_1 = add i31 %iter, 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:104]   --->   Operation 105 'add' 'iter_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %tmp_40, label %.preheader318.preheader, label %.preheader320.loopexit" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:104]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (1.76ns)   --->   "br label %.preheader318" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:107]   --->   Operation 107 'br' <Predicate = (tmp_40)> <Delay = 1.76>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader320"   --->   Operation 108 'br' <Predicate = (!tmp_40)> <Delay = 0.00>

State 15 <SV = 10> <Delay = 2.63>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%j2 = phi i9 [ %j_4, %14 ], [ 0, %.preheader318.preheader ]"   --->   Operation 109 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%phi_mul = phi i19 [ %next_mul, %14 ], [ 0, %.preheader318.preheader ]"   --->   Operation 110 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i19 [ %next_mul1, %14 ], [ 0, %.preheader318.preheader ]"   --->   Operation 111 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%phi_urem = phi i9 [ %idx_urem, %14 ], [ 0, %.preheader318.preheader ]"   --->   Operation 112 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%phi_urem1 = phi i9 [ %idx_urem1, %14 ], [ 0, %.preheader318.preheader ]"   --->   Operation 113 'phi' 'phi_urem1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (1.66ns)   --->   "%tmp_41 = icmp eq i9 %j2, -12" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:107]   --->   Operation 114 'icmp' 'tmp_41' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500, i64 500, i64 500)"   --->   Operation 115 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (1.82ns)   --->   "%j_4 = add i9 %j2, 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:107]   --->   Operation 116 'add' 'j_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %tmp_41, label %.preheader.preheader.critedge, label %9" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:107]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%j2_cast = zext i9 %j2 to i32" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:107]   --->   Operation 118 'zext' 'j2_cast' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:108]   --->   Operation 119 'specregionbegin' 'tmp_39' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:109]   --->   Operation 120 'specpipeline' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%A_ROW_load = load i32* @A_ROW, align 4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 121 'load' 'A_ROW_load' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (2.47ns)   --->   "%tmp_42 = icmp ult i32 %j2_cast, %A_ROW_load" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 122 'icmp' 'tmp_42' <Predicate = (!tmp_41)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [1/1] (2.16ns)   --->   "%next_mul = add i19 %phi_mul, 820"   --->   Operation 123 'add' 'next_mul' <Predicate = (!tmp_41)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [1/1] (2.16ns)   --->   "%next_mul1 = add i19 %phi_mul1, 820"   --->   Operation 124 'add' 'next_mul1' <Predicate = (!tmp_41)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_42, label %10, label %12" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 125 'br' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_65 = call i5 @_ssdm_op_PartSelect.i5.i19.i32.i32(i19 %phi_mul1, i32 14, i32 18)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 126 'partselect' 'tmp_65' <Predicate = (!tmp_41 & !tmp_42)> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (1.42ns)   --->   "switch i5 %tmp_65, label %branch49 [
    i5 0, label %branch25
    i5 1, label %branch26
    i5 2, label %branch27
    i5 3, label %branch28
    i5 4, label %branch29
    i5 5, label %branch30
    i5 6, label %branch31
    i5 7, label %branch32
    i5 8, label %branch33
    i5 9, label %branch34
    i5 10, label %branch35
    i5 11, label %branch36
    i5 12, label %branch37
    i5 13, label %branch38
    i5 14, label %branch39
    i5 15, label %branch40
    i5 -16, label %branch41
    i5 -15, label %branch42
    i5 -14, label %branch43
    i5 -13, label %branch44
    i5 -12, label %branch45
    i5 -11, label %branch46
    i5 -10, label %branch47
    i5 -9, label %branch48
  ]" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 127 'switch' <Predicate = (!tmp_41 & !tmp_42)> <Delay = 1.42>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 128 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 23)> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 129 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 22)> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 130 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 21)> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 131 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 20)> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 132 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 19)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 133 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 18)> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 134 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 17)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 135 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 16)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 136 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 15)> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 137 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 14)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 138 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 13)> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 139 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 12)> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 140 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 11)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 141 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 10)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 142 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 9)> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 143 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 8)> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 144 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 7)> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 145 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 6)> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 146 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 5)> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 147 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 4)> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 148 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 3)> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 149 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 2)> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 150 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 1)> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 151 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 0)> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "br label %13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 152 'br' <Predicate = (!tmp_41 & !tmp_42 & tmp_65 == 31) | (!tmp_41 & !tmp_42 & tmp_65 == 30) | (!tmp_41 & !tmp_42 & tmp_65 == 29) | (!tmp_41 & !tmp_42 & tmp_65 == 28) | (!tmp_41 & !tmp_42 & tmp_65 == 27) | (!tmp_41 & !tmp_42 & tmp_65 == 26) | (!tmp_41 & !tmp_42 & tmp_65 == 25) | (!tmp_41 & !tmp_42 & tmp_65 == 24)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_64 = call i5 @_ssdm_op_PartSelect.i5.i19.i32.i32(i19 %phi_mul, i32 14, i32 18)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 153 'partselect' 'tmp_64' <Predicate = (!tmp_41 & tmp_42)> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (1.42ns)   --->   "switch i5 %tmp_64, label %branch24 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
  ]" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 154 'switch' <Predicate = (!tmp_41 & tmp_42)> <Delay = 1.42>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 155 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 23)> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 156 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 22)> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 157 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 21)> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 158 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 20)> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 159 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 19)> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 160 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 18)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 161 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 17)> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 162 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 16)> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 163 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 15)> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 164 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 14)> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 165 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 13)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 166 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 12)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 167 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 11)> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 168 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 10)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 169 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 9)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 170 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 8)> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 171 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 7)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 172 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 6)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 173 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 5)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 174 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 4)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 175 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 3)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 176 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 2)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 177 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 1)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 178 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 0)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 179 'br' <Predicate = (!tmp_41 & tmp_42 & tmp_64 == 31) | (!tmp_41 & tmp_42 & tmp_64 == 30) | (!tmp_41 & tmp_42 & tmp_64 == 29) | (!tmp_41 & tmp_42 & tmp_64 == 28) | (!tmp_41 & tmp_42 & tmp_64 == 27) | (!tmp_41 & tmp_42 & tmp_64 == 26) | (!tmp_41 & tmp_42 & tmp_64 == 25) | (!tmp_41 & tmp_42 & tmp_64 == 24)> <Delay = 0.00>

State 16 <SV = 11> <Delay = 5.95>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%newIndex7 = zext i9 %phi_urem1 to i64" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 180 'zext' 'newIndex7' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%A_V_3_0_addr_1 = getelementptr [20 x i8]* @A_V_3_0, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 181 'getelementptr' 'A_V_3_0_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%A_V_3_1_addr_1 = getelementptr [20 x i8]* @A_V_3_1, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 182 'getelementptr' 'A_V_3_1_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%A_V_3_10_addr_1 = getelementptr [20 x i8]* @A_V_3_10, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 183 'getelementptr' 'A_V_3_10_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%A_V_3_11_addr_1 = getelementptr [20 x i8]* @A_V_3_11, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 184 'getelementptr' 'A_V_3_11_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%A_V_3_12_addr_1 = getelementptr [20 x i8]* @A_V_3_12, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 185 'getelementptr' 'A_V_3_12_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%A_V_3_13_addr_1 = getelementptr [20 x i8]* @A_V_3_13, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 186 'getelementptr' 'A_V_3_13_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%A_V_3_14_addr_1 = getelementptr [20 x i8]* @A_V_3_14, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 187 'getelementptr' 'A_V_3_14_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%A_V_3_15_addr_1 = getelementptr [20 x i8]* @A_V_3_15, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 188 'getelementptr' 'A_V_3_15_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%A_V_3_16_addr_1 = getelementptr [20 x i8]* @A_V_3_16, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 189 'getelementptr' 'A_V_3_16_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%A_V_3_17_addr_1 = getelementptr [20 x i8]* @A_V_3_17, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 190 'getelementptr' 'A_V_3_17_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%A_V_3_18_addr_1 = getelementptr [20 x i8]* @A_V_3_18, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 191 'getelementptr' 'A_V_3_18_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%A_V_3_19_addr_1 = getelementptr [20 x i8]* @A_V_3_19, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 192 'getelementptr' 'A_V_3_19_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%A_V_3_2_addr_1 = getelementptr [20 x i8]* @A_V_3_2, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 193 'getelementptr' 'A_V_3_2_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%A_V_3_20_addr_1 = getelementptr [20 x i8]* @A_V_3_20, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 194 'getelementptr' 'A_V_3_20_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%A_V_3_21_addr_1 = getelementptr [20 x i8]* @A_V_3_21, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 195 'getelementptr' 'A_V_3_21_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%A_V_3_22_addr_1 = getelementptr [20 x i8]* @A_V_3_22, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 196 'getelementptr' 'A_V_3_22_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%A_V_3_23_addr_1 = getelementptr [20 x i8]* @A_V_3_23, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 197 'getelementptr' 'A_V_3_23_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%A_V_3_24_addr_1 = getelementptr [20 x i8]* @A_V_3_24, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 198 'getelementptr' 'A_V_3_24_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%A_V_3_3_addr_1 = getelementptr [20 x i8]* @A_V_3_3, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 199 'getelementptr' 'A_V_3_3_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%A_V_3_4_addr_1 = getelementptr [20 x i8]* @A_V_3_4, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 200 'getelementptr' 'A_V_3_4_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%A_V_3_5_addr_1 = getelementptr [20 x i8]* @A_V_3_5, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 201 'getelementptr' 'A_V_3_5_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%A_V_3_6_addr_1 = getelementptr [20 x i8]* @A_V_3_6, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 202 'getelementptr' 'A_V_3_6_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%A_V_3_7_addr_1 = getelementptr [20 x i8]* @A_V_3_7, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 203 'getelementptr' 'A_V_3_7_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%A_V_3_8_addr_1 = getelementptr [20 x i8]* @A_V_3_8, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 204 'getelementptr' 'A_V_3_8_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%A_V_3_9_addr_1 = getelementptr [20 x i8]* @A_V_3_9, i64 0, i64 %newIndex7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 205 'getelementptr' 'A_V_3_9_addr_1' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_23_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 206 'store' <Predicate = (!tmp_42 & tmp_65 == 23)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 207 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_22_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 207 'store' <Predicate = (!tmp_42 & tmp_65 == 22)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 208 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_21_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 208 'store' <Predicate = (!tmp_42 & tmp_65 == 21)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 209 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_20_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 209 'store' <Predicate = (!tmp_42 & tmp_65 == 20)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 210 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_19_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 210 'store' <Predicate = (!tmp_42 & tmp_65 == 19)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 211 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_18_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 211 'store' <Predicate = (!tmp_42 & tmp_65 == 18)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 212 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_17_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 212 'store' <Predicate = (!tmp_42 & tmp_65 == 17)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 213 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_16_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 213 'store' <Predicate = (!tmp_42 & tmp_65 == 16)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 214 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_15_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 214 'store' <Predicate = (!tmp_42 & tmp_65 == 15)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 215 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_14_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 215 'store' <Predicate = (!tmp_42 & tmp_65 == 14)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 216 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_13_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 216 'store' <Predicate = (!tmp_42 & tmp_65 == 13)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 217 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_12_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 217 'store' <Predicate = (!tmp_42 & tmp_65 == 12)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 218 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_11_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 218 'store' <Predicate = (!tmp_42 & tmp_65 == 11)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 219 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_10_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 219 'store' <Predicate = (!tmp_42 & tmp_65 == 10)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 220 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_9_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 220 'store' <Predicate = (!tmp_42 & tmp_65 == 9)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 221 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_8_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 221 'store' <Predicate = (!tmp_42 & tmp_65 == 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 222 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_7_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 222 'store' <Predicate = (!tmp_42 & tmp_65 == 7)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 223 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_6_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 223 'store' <Predicate = (!tmp_42 & tmp_65 == 6)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 224 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_5_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 224 'store' <Predicate = (!tmp_42 & tmp_65 == 5)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 225 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_4_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 225 'store' <Predicate = (!tmp_42 & tmp_65 == 4)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 226 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_3_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 226 'store' <Predicate = (!tmp_42 & tmp_65 == 3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 227 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_2_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 227 'store' <Predicate = (!tmp_42 & tmp_65 == 2)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 228 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_1_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 228 'store' <Predicate = (!tmp_42 & tmp_65 == 1)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 229 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_0_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 229 'store' <Predicate = (!tmp_42 & tmp_65 == 0)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 230 [1/1] (2.32ns)   --->   "store i8 0, i8* %A_V_3_24_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 230 'store' <Predicate = (!tmp_42 & tmp_65 == 31) | (!tmp_42 & tmp_65 == 30) | (!tmp_42 & tmp_65 == 29) | (!tmp_42 & tmp_65 == 28) | (!tmp_42 & tmp_65 == 27) | (!tmp_42 & tmp_65 == 26) | (!tmp_42 & tmp_65 == 25) | (!tmp_42 & tmp_65 == 24)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 231 'br' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (3.63ns)   --->   "%tmp_V_60 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:111]   --->   Operation 232 'read' 'tmp_V_60' <Predicate = (tmp_42)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i32 %tmp_V_60 to i8" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 233 'trunc' 'tmp_55' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%newIndex5 = zext i9 %phi_urem to i64" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 234 'zext' 'newIndex5' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (0.00ns)   --->   "%A_V_3_0_addr = getelementptr [20 x i8]* @A_V_3_0, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 235 'getelementptr' 'A_V_3_0_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%A_V_3_1_addr = getelementptr [20 x i8]* @A_V_3_1, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 236 'getelementptr' 'A_V_3_1_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%A_V_3_10_addr = getelementptr [20 x i8]* @A_V_3_10, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 237 'getelementptr' 'A_V_3_10_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%A_V_3_11_addr = getelementptr [20 x i8]* @A_V_3_11, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 238 'getelementptr' 'A_V_3_11_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "%A_V_3_12_addr = getelementptr [20 x i8]* @A_V_3_12, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 239 'getelementptr' 'A_V_3_12_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%A_V_3_13_addr = getelementptr [20 x i8]* @A_V_3_13, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 240 'getelementptr' 'A_V_3_13_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%A_V_3_14_addr = getelementptr [20 x i8]* @A_V_3_14, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 241 'getelementptr' 'A_V_3_14_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%A_V_3_15_addr = getelementptr [20 x i8]* @A_V_3_15, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 242 'getelementptr' 'A_V_3_15_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%A_V_3_16_addr = getelementptr [20 x i8]* @A_V_3_16, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 243 'getelementptr' 'A_V_3_16_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "%A_V_3_17_addr = getelementptr [20 x i8]* @A_V_3_17, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 244 'getelementptr' 'A_V_3_17_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%A_V_3_18_addr = getelementptr [20 x i8]* @A_V_3_18, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 245 'getelementptr' 'A_V_3_18_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%A_V_3_19_addr = getelementptr [20 x i8]* @A_V_3_19, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 246 'getelementptr' 'A_V_3_19_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%A_V_3_2_addr = getelementptr [20 x i8]* @A_V_3_2, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 247 'getelementptr' 'A_V_3_2_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%A_V_3_20_addr = getelementptr [20 x i8]* @A_V_3_20, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 248 'getelementptr' 'A_V_3_20_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%A_V_3_21_addr = getelementptr [20 x i8]* @A_V_3_21, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 249 'getelementptr' 'A_V_3_21_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%A_V_3_22_addr = getelementptr [20 x i8]* @A_V_3_22, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 250 'getelementptr' 'A_V_3_22_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (0.00ns)   --->   "%A_V_3_23_addr = getelementptr [20 x i8]* @A_V_3_23, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 251 'getelementptr' 'A_V_3_23_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%A_V_3_24_addr = getelementptr [20 x i8]* @A_V_3_24, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 252 'getelementptr' 'A_V_3_24_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "%A_V_3_3_addr = getelementptr [20 x i8]* @A_V_3_3, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 253 'getelementptr' 'A_V_3_3_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%A_V_3_4_addr = getelementptr [20 x i8]* @A_V_3_4, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 254 'getelementptr' 'A_V_3_4_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 255 [1/1] (0.00ns)   --->   "%A_V_3_5_addr = getelementptr [20 x i8]* @A_V_3_5, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 255 'getelementptr' 'A_V_3_5_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 256 [1/1] (0.00ns)   --->   "%A_V_3_6_addr = getelementptr [20 x i8]* @A_V_3_6, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 256 'getelementptr' 'A_V_3_6_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%A_V_3_7_addr = getelementptr [20 x i8]* @A_V_3_7, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 257 'getelementptr' 'A_V_3_7_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 258 [1/1] (0.00ns)   --->   "%A_V_3_8_addr = getelementptr [20 x i8]* @A_V_3_8, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 258 'getelementptr' 'A_V_3_8_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%A_V_3_9_addr = getelementptr [20 x i8]* @A_V_3_9, i64 0, i64 %newIndex5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 259 'getelementptr' 'A_V_3_9_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 260 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_23_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 260 'store' <Predicate = (tmp_42 & tmp_64 == 23)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 261 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_22_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 261 'store' <Predicate = (tmp_42 & tmp_64 == 22)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 262 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_21_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 262 'store' <Predicate = (tmp_42 & tmp_64 == 21)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 263 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_20_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 263 'store' <Predicate = (tmp_42 & tmp_64 == 20)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 264 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_19_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 264 'store' <Predicate = (tmp_42 & tmp_64 == 19)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 265 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_18_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 265 'store' <Predicate = (tmp_42 & tmp_64 == 18)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 266 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_17_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 266 'store' <Predicate = (tmp_42 & tmp_64 == 17)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 267 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_16_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 267 'store' <Predicate = (tmp_42 & tmp_64 == 16)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 268 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_15_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 268 'store' <Predicate = (tmp_42 & tmp_64 == 15)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 269 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_14_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 269 'store' <Predicate = (tmp_42 & tmp_64 == 14)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 270 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_13_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 270 'store' <Predicate = (tmp_42 & tmp_64 == 13)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 271 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_12_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 271 'store' <Predicate = (tmp_42 & tmp_64 == 12)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 272 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_11_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 272 'store' <Predicate = (tmp_42 & tmp_64 == 11)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 273 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_10_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 273 'store' <Predicate = (tmp_42 & tmp_64 == 10)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 274 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_9_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 274 'store' <Predicate = (tmp_42 & tmp_64 == 9)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 275 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_8_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 275 'store' <Predicate = (tmp_42 & tmp_64 == 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 276 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_7_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 276 'store' <Predicate = (tmp_42 & tmp_64 == 7)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 277 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_6_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 277 'store' <Predicate = (tmp_42 & tmp_64 == 6)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 278 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_5_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 278 'store' <Predicate = (tmp_42 & tmp_64 == 5)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 279 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_4_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 279 'store' <Predicate = (tmp_42 & tmp_64 == 4)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 280 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_3_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 280 'store' <Predicate = (tmp_42 & tmp_64 == 3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 281 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_2_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 281 'store' <Predicate = (tmp_42 & tmp_64 == 2)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 282 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_1_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 282 'store' <Predicate = (tmp_42 & tmp_64 == 1)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 283 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_0_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 283 'store' <Predicate = (tmp_42 & tmp_64 == 0)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 284 [1/1] (2.32ns)   --->   "store i8 %tmp_55, i8* %A_V_3_24_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112]   --->   Operation 284 'store' <Predicate = (tmp_42 & tmp_64 == 31) | (tmp_42 & tmp_64 == 30) | (tmp_42 & tmp_64 == 29) | (tmp_42 & tmp_64 == 28) | (tmp_42 & tmp_64 == 27) | (tmp_42 & tmp_64 == 26) | (tmp_42 & tmp_64 == 25) | (tmp_42 & tmp_64 == 24)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_16 : Operation 285 [1/1] (0.00ns)   --->   "br label %14" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 285 'br' <Predicate = (tmp_42)> <Delay = 0.00>
ST_16 : Operation 286 [1/1] (1.82ns)   --->   "%next_urem1 = add i9 %phi_urem1, 1"   --->   Operation 286 'add' 'next_urem1' <Predicate = (!tmp_41)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 287 [1/1] (1.66ns)   --->   "%tmp_71 = icmp ult i9 %next_urem1, 20"   --->   Operation 287 'icmp' 'tmp_71' <Predicate = (!tmp_41)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 288 [1/1] (0.96ns)   --->   "%idx_urem1 = select i1 %tmp_71, i9 %next_urem1, i9 0"   --->   Operation 288 'select' 'idx_urem1' <Predicate = (!tmp_41)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 289 [1/1] (1.82ns)   --->   "%next_urem = add i9 %phi_urem, 1"   --->   Operation 289 'add' 'next_urem' <Predicate = (!tmp_41)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 290 [1/1] (1.66ns)   --->   "%tmp_72 = icmp ult i9 %next_urem, 20"   --->   Operation 290 'icmp' 'tmp_72' <Predicate = (!tmp_41)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 291 [1/1] (0.96ns)   --->   "%idx_urem = select i1 %tmp_72, i9 %next_urem, i9 0"   --->   Operation 291 'select' 'idx_urem' <Predicate = (!tmp_41)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_39)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:117]   --->   Operation 292 'specregionend' 'empty_101' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "br label %.preheader318" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:107]   --->   Operation 293 'br' <Predicate = (!tmp_41)> <Delay = 0.00>

State 17 <SV = 11> <Delay = 1.76>
ST_17 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str13) nounwind" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122]   --->   Operation 294 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str13)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:122]   --->   Operation 295 'specregionbegin' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 296 [1/1] (1.76ns)   --->   "br label %15" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 296 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 12> <Delay = 7.00>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i37 [ 0, %.preheader.preheader.critedge ], [ %indvar_flatten_next7, %ifFalse ]"   --->   Operation 297 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%ib = phi i32 [ 0, %.preheader.preheader.critedge ], [ %tmp_46_mid2_v, %ifFalse ]" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 298 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (0.00ns)   --->   "%p_2 = phi i24 [ 0, %.preheader.preheader.critedge ], [ %sum_V_s, %ifFalse ]" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 299 'phi' 'p_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%ic = phi i5 [ 0, %.preheader.preheader.critedge ], [ %ic_1, %ifFalse ]"   --->   Operation 300 'phi' 'ic' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (2.51ns)   --->   "%exitcond_flatten8 = icmp eq i37 %indvar_flatten6, %bound4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 301 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 302 [1/1] (2.75ns)   --->   "%indvar_flatten_next7 = add i37 %indvar_flatten6, 1"   --->   Operation 302 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 303 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.critedge, label %.reset" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 303 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 304 [1/1] (2.55ns)   --->   "%ib_1 = add nsw i32 1, %ib" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 304 'add' 'ib_1' <Predicate = (!exitcond_flatten8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 305 [1/1] (1.36ns)   --->   "%exitcond8 = icmp eq i5 %ic, -12" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126]   --->   Operation 305 'icmp' 'exitcond8' <Predicate = (!exitcond_flatten8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 306 [1/1] (1.21ns)   --->   "%ic_mid2 = select i1 %exitcond8, i5 0, i5 %ic" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126]   --->   Operation 306 'select' 'ic_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 307 [1/1] (0.69ns)   --->   "%tmp_46_mid2_v = select i1 %exitcond8, i32 %ib_1, i32 %ib" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 307 'select' 'tmp_46_mid2_v' <Predicate = (!exitcond_flatten8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i32 %tmp_46_mid2_v to i7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 308 'trunc' 'tmp_68' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 309 [1/1] (0.00ns)   --->   "%p_shl9_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_68, i4 0)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 309 'bitconcatenate' 'p_shl9_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i32 %tmp_46_mid2_v to i9" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 310 'trunc' 'tmp_69' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_69, i2 0)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 311 'bitconcatenate' 'p_shl10_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_66 = add i11 %p_shl9_cast, %p_shl10_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 312 'add' 'tmp_66' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 313 [1/1] (0.00ns)   --->   "%ic1_cast = zext i5 %ic_mid2 to i11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 313 'zext' 'ic1_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_18 : Operation 314 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp_67 = add i11 %ic1_cast, %tmp_66" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 314 'add' 'tmp_67' <Predicate = (!exitcond_flatten8)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 315 [1/1] (1.78ns)   --->   "%ic_1 = add i5 1, %ic_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126]   --->   Operation 315 'add' 'ic_1' <Predicate = (!exitcond_flatten8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 316 [1/1] (0.00ns)   --->   "br label %15"   --->   Operation 316 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 2.56>
ST_19 : Operation 317 [1/1] (0.00ns)   --->   "%ic1 = zext i5 %ic_mid2 to i64" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 317 'zext' 'ic1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%A_V_3_1_addr_2 = getelementptr [20 x i8]* @A_V_3_1, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 318 'getelementptr' 'A_V_3_1_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "%A_V_3_10_addr_2 = getelementptr [20 x i8]* @A_V_3_10, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 319 'getelementptr' 'A_V_3_10_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%A_V_3_13_addr_2 = getelementptr [20 x i8]* @A_V_3_13, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 320 'getelementptr' 'A_V_3_13_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%A_V_3_16_addr_2 = getelementptr [20 x i8]* @A_V_3_16, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 321 'getelementptr' 'A_V_3_16_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%A_V_3_19_addr_2 = getelementptr [20 x i8]* @A_V_3_19, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 322 'getelementptr' 'A_V_3_19_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "%A_V_3_20_addr_2 = getelementptr [20 x i8]* @A_V_3_20, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 323 'getelementptr' 'A_V_3_20_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "%A_V_3_21_addr_2 = getelementptr [20 x i8]* @A_V_3_21, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 324 'getelementptr' 'A_V_3_21_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 325 [1/1] (0.00ns)   --->   "%A_V_3_23_addr_2 = getelementptr [20 x i8]* @A_V_3_23, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 325 'getelementptr' 'A_V_3_23_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 326 [1/1] (0.00ns)   --->   "%A_V_3_4_addr_2 = getelementptr [20 x i8]* @A_V_3_4, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 326 'getelementptr' 'A_V_3_4_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 327 [1/1] (0.00ns)   --->   "%A_V_3_7_addr_2 = getelementptr [20 x i8]* @A_V_3_7, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 327 'getelementptr' 'A_V_3_7_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_67_cast = sext i11 %tmp_67 to i64" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 328 'sext' 'tmp_67_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "%B_V_3_1_addr_2 = getelementptr [1000 x i8]* @B_V_3_1, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 329 'getelementptr' 'B_V_3_1_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (0.00ns)   --->   "%B_V_3_10_addr_2 = getelementptr [1000 x i8]* @B_V_3_10, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 330 'getelementptr' 'B_V_3_10_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 331 [1/1] (0.00ns)   --->   "%B_V_3_11_addr_2 = getelementptr [1000 x i8]* @B_V_3_11, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 331 'getelementptr' 'B_V_3_11_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 332 [1/1] (0.00ns)   --->   "%B_V_3_13_addr_2 = getelementptr [1000 x i8]* @B_V_3_13, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 332 'getelementptr' 'B_V_3_13_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 333 [1/1] (0.00ns)   --->   "%B_V_3_14_addr_2 = getelementptr [1000 x i8]* @B_V_3_14, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 333 'getelementptr' 'B_V_3_14_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 334 [1/1] (0.00ns)   --->   "%B_V_3_16_addr_2 = getelementptr [1000 x i8]* @B_V_3_16, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 334 'getelementptr' 'B_V_3_16_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "%B_V_3_17_addr_2 = getelementptr [1000 x i8]* @B_V_3_17, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 335 'getelementptr' 'B_V_3_17_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "%B_V_3_18_addr_2 = getelementptr [1000 x i8]* @B_V_3_18, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 336 'getelementptr' 'B_V_3_18_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 337 [1/1] (0.00ns)   --->   "%B_V_3_19_addr_2 = getelementptr [1000 x i8]* @B_V_3_19, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 337 'getelementptr' 'B_V_3_19_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 338 [1/1] (0.00ns)   --->   "%B_V_3_2_addr_2 = getelementptr [1000 x i8]* @B_V_3_2, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 338 'getelementptr' 'B_V_3_2_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 339 [1/1] (0.00ns)   --->   "%B_V_3_20_addr_2 = getelementptr [1000 x i8]* @B_V_3_20, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 339 'getelementptr' 'B_V_3_20_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "%B_V_3_21_addr_2 = getelementptr [1000 x i8]* @B_V_3_21, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 340 'getelementptr' 'B_V_3_21_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 341 [1/1] (0.00ns)   --->   "%B_V_3_22_addr_2 = getelementptr [1000 x i8]* @B_V_3_22, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 341 'getelementptr' 'B_V_3_22_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 342 [1/1] (0.00ns)   --->   "%B_V_3_23_addr_2 = getelementptr [1000 x i8]* @B_V_3_23, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 342 'getelementptr' 'B_V_3_23_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 343 [1/1] (0.00ns)   --->   "%B_V_3_24_addr_2 = getelementptr [1000 x i8]* @B_V_3_24, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 343 'getelementptr' 'B_V_3_24_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 344 [1/1] (0.00ns)   --->   "%B_V_3_4_addr_2 = getelementptr [1000 x i8]* @B_V_3_4, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 344 'getelementptr' 'B_V_3_4_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 345 [1/1] (0.00ns)   --->   "%B_V_3_5_addr_2 = getelementptr [1000 x i8]* @B_V_3_5, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 345 'getelementptr' 'B_V_3_5_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 346 [1/1] (0.00ns)   --->   "%B_V_3_7_addr_2 = getelementptr [1000 x i8]* @B_V_3_7, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 346 'getelementptr' 'B_V_3_7_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 347 [1/1] (0.00ns)   --->   "%B_V_3_8_addr_2 = getelementptr [1000 x i8]* @B_V_3_8, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 347 'getelementptr' 'B_V_3_8_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 348 [2/2] (2.32ns)   --->   "%A_V_3_1_load = load i8* %A_V_3_1_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 348 'load' 'A_V_3_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 349 [2/2] (2.56ns)   --->   "%B_V_3_1_load = load i8* %B_V_3_1_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 349 'load' 'B_V_3_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 350 [2/2] (2.56ns)   --->   "%B_V_3_2_load = load i8* %B_V_3_2_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 350 'load' 'B_V_3_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 351 [2/2] (2.32ns)   --->   "%A_V_3_4_load = load i8* %A_V_3_4_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 351 'load' 'A_V_3_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 352 [2/2] (2.56ns)   --->   "%B_V_3_4_load = load i8* %B_V_3_4_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 352 'load' 'B_V_3_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 353 [2/2] (2.56ns)   --->   "%B_V_3_5_load = load i8* %B_V_3_5_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 353 'load' 'B_V_3_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 354 [2/2] (2.32ns)   --->   "%A_V_3_7_load = load i8* %A_V_3_7_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 354 'load' 'A_V_3_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 355 [2/2] (2.56ns)   --->   "%B_V_3_7_load = load i8* %B_V_3_7_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 355 'load' 'B_V_3_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 356 [2/2] (2.56ns)   --->   "%B_V_3_8_load = load i8* %B_V_3_8_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 356 'load' 'B_V_3_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 357 [2/2] (2.32ns)   --->   "%A_V_3_10_load = load i8* %A_V_3_10_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 357 'load' 'A_V_3_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 358 [2/2] (2.56ns)   --->   "%B_V_3_10_load = load i8* %B_V_3_10_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 358 'load' 'B_V_3_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 359 [2/2] (2.56ns)   --->   "%B_V_3_11_load = load i8* %B_V_3_11_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 359 'load' 'B_V_3_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 360 [2/2] (2.32ns)   --->   "%A_V_3_13_load = load i8* %A_V_3_13_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 360 'load' 'A_V_3_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 361 [2/2] (2.56ns)   --->   "%B_V_3_13_load = load i8* %B_V_3_13_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 361 'load' 'B_V_3_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 362 [2/2] (2.56ns)   --->   "%B_V_3_14_load = load i8* %B_V_3_14_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 362 'load' 'B_V_3_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 363 [2/2] (2.32ns)   --->   "%A_V_3_16_load = load i8* %A_V_3_16_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 363 'load' 'A_V_3_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 364 [2/2] (2.56ns)   --->   "%B_V_3_16_load = load i8* %B_V_3_16_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 364 'load' 'B_V_3_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 365 [2/2] (2.56ns)   --->   "%B_V_3_17_load = load i8* %B_V_3_17_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 365 'load' 'B_V_3_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 366 [2/2] (2.56ns)   --->   "%B_V_3_18_load = load i8* %B_V_3_18_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 366 'load' 'B_V_3_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 367 [2/2] (2.32ns)   --->   "%A_V_3_19_load = load i8* %A_V_3_19_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 367 'load' 'A_V_3_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 368 [2/2] (2.56ns)   --->   "%B_V_3_19_load = load i8* %B_V_3_19_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 368 'load' 'B_V_3_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 369 [2/2] (2.32ns)   --->   "%A_V_3_20_load = load i8* %A_V_3_20_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 369 'load' 'A_V_3_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 370 [2/2] (2.56ns)   --->   "%B_V_3_20_load = load i8* %B_V_3_20_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 370 'load' 'B_V_3_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 371 [2/2] (2.32ns)   --->   "%A_V_3_21_load = load i8* %A_V_3_21_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 371 'load' 'A_V_3_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 372 [2/2] (2.56ns)   --->   "%B_V_3_21_load = load i8* %B_V_3_21_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 372 'load' 'B_V_3_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 373 [2/2] (2.56ns)   --->   "%B_V_3_22_load = load i8* %B_V_3_22_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 373 'load' 'B_V_3_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 374 [2/2] (2.32ns)   --->   "%A_V_3_23_load = load i8* %A_V_3_23_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 374 'load' 'A_V_3_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 375 [2/2] (2.56ns)   --->   "%B_V_3_23_load = load i8* %B_V_3_23_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 375 'load' 'B_V_3_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 376 [2/2] (2.56ns)   --->   "%B_V_3_24_load = load i8* %B_V_3_24_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 376 'load' 'B_V_3_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_19 : Operation 377 [1/1] (1.36ns)   --->   "%ifzero = icmp eq i5 %ic_1, -12" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126]   --->   Operation 377 'icmp' 'ifzero' <Predicate = (!exitcond_flatten8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 378 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126]   --->   Operation 378 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 20 <SV = 14> <Delay = 6.73>
ST_20 : Operation 379 [1/1] (0.00ns)   --->   "%A_V_3_0_addr_2 = getelementptr [20 x i8]* @A_V_3_0, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 379 'getelementptr' 'A_V_3_0_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 380 [1/1] (0.00ns)   --->   "%A_V_3_11_addr_2 = getelementptr [20 x i8]* @A_V_3_11, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 380 'getelementptr' 'A_V_3_11_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 381 [1/1] (0.00ns)   --->   "%A_V_3_12_addr_2 = getelementptr [20 x i8]* @A_V_3_12, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 381 'getelementptr' 'A_V_3_12_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 382 [1/1] (0.00ns)   --->   "%A_V_3_14_addr_2 = getelementptr [20 x i8]* @A_V_3_14, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 382 'getelementptr' 'A_V_3_14_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 383 [1/1] (0.00ns)   --->   "%A_V_3_15_addr_2 = getelementptr [20 x i8]* @A_V_3_15, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 383 'getelementptr' 'A_V_3_15_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 384 [1/1] (0.00ns)   --->   "%A_V_3_17_addr_2 = getelementptr [20 x i8]* @A_V_3_17, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 384 'getelementptr' 'A_V_3_17_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 385 [1/1] (0.00ns)   --->   "%A_V_3_18_addr_2 = getelementptr [20 x i8]* @A_V_3_18, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 385 'getelementptr' 'A_V_3_18_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 386 [1/1] (0.00ns)   --->   "%A_V_3_2_addr_2 = getelementptr [20 x i8]* @A_V_3_2, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 386 'getelementptr' 'A_V_3_2_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 387 [1/1] (0.00ns)   --->   "%A_V_3_22_addr_2 = getelementptr [20 x i8]* @A_V_3_22, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 387 'getelementptr' 'A_V_3_22_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 388 [1/1] (0.00ns)   --->   "%A_V_3_24_addr_2 = getelementptr [20 x i8]* @A_V_3_24, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 388 'getelementptr' 'A_V_3_24_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 389 [1/1] (0.00ns)   --->   "%A_V_3_3_addr_2 = getelementptr [20 x i8]* @A_V_3_3, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 389 'getelementptr' 'A_V_3_3_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 390 [1/1] (0.00ns)   --->   "%A_V_3_5_addr_2 = getelementptr [20 x i8]* @A_V_3_5, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 390 'getelementptr' 'A_V_3_5_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 391 [1/1] (0.00ns)   --->   "%A_V_3_6_addr_2 = getelementptr [20 x i8]* @A_V_3_6, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 391 'getelementptr' 'A_V_3_6_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 392 [1/1] (0.00ns)   --->   "%A_V_3_8_addr_2 = getelementptr [20 x i8]* @A_V_3_8, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 392 'getelementptr' 'A_V_3_8_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 393 [1/1] (0.00ns)   --->   "%A_V_3_9_addr_2 = getelementptr [20 x i8]* @A_V_3_9, i64 0, i64 %ic1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 393 'getelementptr' 'A_V_3_9_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 394 [1/1] (0.00ns)   --->   "%B_V_3_0_addr_2 = getelementptr [1000 x i8]* @B_V_3_0, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 394 'getelementptr' 'B_V_3_0_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 395 [1/1] (0.00ns)   --->   "%B_V_3_12_addr_2 = getelementptr [1000 x i8]* @B_V_3_12, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 395 'getelementptr' 'B_V_3_12_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 396 [1/1] (0.00ns)   --->   "%B_V_3_15_addr_2 = getelementptr [1000 x i8]* @B_V_3_15, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 396 'getelementptr' 'B_V_3_15_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 397 [1/1] (0.00ns)   --->   "%B_V_3_3_addr_2 = getelementptr [1000 x i8]* @B_V_3_3, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 397 'getelementptr' 'B_V_3_3_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 398 [1/1] (0.00ns)   --->   "%B_V_3_6_addr_2 = getelementptr [1000 x i8]* @B_V_3_6, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 398 'getelementptr' 'B_V_3_6_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 399 [1/1] (0.00ns)   --->   "%B_V_3_9_addr_2 = getelementptr [1000 x i8]* @B_V_3_9, i64 0, i64 %tmp_67_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 399 'getelementptr' 'B_V_3_9_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 400 [2/2] (2.32ns)   --->   "%A_V_3_0_load = load i8* %A_V_3_0_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 400 'load' 'A_V_3_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 401 [2/2] (2.56ns)   --->   "%B_V_3_0_load = load i8* %B_V_3_0_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 401 'load' 'B_V_3_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 402 [1/2] (2.32ns)   --->   "%A_V_3_1_load = load i8* %A_V_3_1_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 402 'load' 'A_V_3_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 403 [1/2] (2.56ns)   --->   "%B_V_3_1_load = load i8* %B_V_3_1_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 403 'load' 'B_V_3_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 404 [2/2] (2.32ns)   --->   "%A_V_3_2_load = load i8* %A_V_3_2_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 404 'load' 'A_V_3_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 405 [1/2] (2.56ns)   --->   "%B_V_3_2_load = load i8* %B_V_3_2_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 405 'load' 'B_V_3_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 406 [2/2] (2.32ns)   --->   "%A_V_3_3_load = load i8* %A_V_3_3_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 406 'load' 'A_V_3_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 407 [2/2] (2.56ns)   --->   "%B_V_3_3_load = load i8* %B_V_3_3_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 407 'load' 'B_V_3_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 408 [1/2] (2.32ns)   --->   "%A_V_3_4_load = load i8* %A_V_3_4_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 408 'load' 'A_V_3_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 409 [1/2] (2.56ns)   --->   "%B_V_3_4_load = load i8* %B_V_3_4_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 409 'load' 'B_V_3_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 410 [2/2] (2.32ns)   --->   "%A_V_3_5_load = load i8* %A_V_3_5_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 410 'load' 'A_V_3_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 411 [1/2] (2.56ns)   --->   "%B_V_3_5_load = load i8* %B_V_3_5_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 411 'load' 'B_V_3_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 412 [2/2] (2.32ns)   --->   "%A_V_3_6_load = load i8* %A_V_3_6_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 412 'load' 'A_V_3_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 413 [2/2] (2.56ns)   --->   "%B_V_3_6_load = load i8* %B_V_3_6_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 413 'load' 'B_V_3_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 414 [1/2] (2.32ns)   --->   "%A_V_3_7_load = load i8* %A_V_3_7_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 414 'load' 'A_V_3_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 415 [1/2] (2.56ns)   --->   "%B_V_3_7_load = load i8* %B_V_3_7_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 415 'load' 'B_V_3_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 416 [2/2] (2.32ns)   --->   "%A_V_3_8_load = load i8* %A_V_3_8_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 416 'load' 'A_V_3_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 417 [1/2] (2.56ns)   --->   "%B_V_3_8_load = load i8* %B_V_3_8_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 417 'load' 'B_V_3_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 418 [2/2] (2.32ns)   --->   "%A_V_3_9_load = load i8* %A_V_3_9_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 418 'load' 'A_V_3_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 419 [2/2] (2.56ns)   --->   "%B_V_3_9_load = load i8* %B_V_3_9_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 419 'load' 'B_V_3_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 420 [1/2] (2.32ns)   --->   "%A_V_3_10_load = load i8* %A_V_3_10_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 420 'load' 'A_V_3_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 421 [1/2] (2.56ns)   --->   "%B_V_3_10_load = load i8* %B_V_3_10_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 421 'load' 'B_V_3_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 422 [2/2] (2.32ns)   --->   "%A_V_3_11_load = load i8* %A_V_3_11_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 422 'load' 'A_V_3_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 423 [1/2] (2.56ns)   --->   "%B_V_3_11_load = load i8* %B_V_3_11_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 423 'load' 'B_V_3_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 424 [2/2] (2.32ns)   --->   "%A_V_3_12_load = load i8* %A_V_3_12_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 424 'load' 'A_V_3_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 425 [2/2] (2.56ns)   --->   "%B_V_3_12_load = load i8* %B_V_3_12_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 425 'load' 'B_V_3_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 426 [1/2] (2.32ns)   --->   "%A_V_3_13_load = load i8* %A_V_3_13_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 426 'load' 'A_V_3_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 427 [1/2] (2.56ns)   --->   "%B_V_3_13_load = load i8* %B_V_3_13_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 427 'load' 'B_V_3_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 428 [2/2] (2.32ns)   --->   "%A_V_3_14_load = load i8* %A_V_3_14_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 428 'load' 'A_V_3_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 429 [1/2] (2.56ns)   --->   "%B_V_3_14_load = load i8* %B_V_3_14_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 429 'load' 'B_V_3_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 430 [2/2] (2.32ns)   --->   "%A_V_3_15_load = load i8* %A_V_3_15_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 430 'load' 'A_V_3_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 431 [2/2] (2.56ns)   --->   "%B_V_3_15_load = load i8* %B_V_3_15_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 431 'load' 'B_V_3_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 432 [1/2] (2.32ns)   --->   "%A_V_3_16_load = load i8* %A_V_3_16_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 432 'load' 'A_V_3_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 433 [1/2] (2.56ns)   --->   "%B_V_3_16_load = load i8* %B_V_3_16_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 433 'load' 'B_V_3_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 434 [2/2] (2.32ns)   --->   "%A_V_3_17_load = load i8* %A_V_3_17_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 434 'load' 'A_V_3_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 435 [1/2] (2.56ns)   --->   "%B_V_3_17_load = load i8* %B_V_3_17_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 435 'load' 'B_V_3_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 436 [2/2] (2.32ns)   --->   "%A_V_3_18_load = load i8* %A_V_3_18_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 436 'load' 'A_V_3_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 437 [1/2] (2.56ns)   --->   "%B_V_3_18_load = load i8* %B_V_3_18_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 437 'load' 'B_V_3_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 438 [1/2] (2.32ns)   --->   "%A_V_3_19_load = load i8* %A_V_3_19_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 438 'load' 'A_V_3_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 439 [1/1] (0.00ns)   --->   "%lhs_V_18 = sext i8 %A_V_3_19_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 439 'sext' 'lhs_V_18' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 440 [1/2] (2.56ns)   --->   "%B_V_3_19_load = load i8* %B_V_3_19_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 440 'load' 'B_V_3_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 441 [1/1] (0.00ns)   --->   "%rhs_V_18 = sext i8 %B_V_3_19_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 441 'sext' 'rhs_V_18' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 442 [1/1] (4.17ns)   --->   "%ret_V_18 = mul i16 %rhs_V_18, %lhs_V_18" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 442 'mul' 'ret_V_18' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 443 [1/2] (2.32ns)   --->   "%A_V_3_20_load = load i8* %A_V_3_20_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 443 'load' 'A_V_3_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 444 [1/2] (2.56ns)   --->   "%B_V_3_20_load = load i8* %B_V_3_20_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 444 'load' 'B_V_3_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 445 [1/2] (2.32ns)   --->   "%A_V_3_21_load = load i8* %A_V_3_21_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 445 'load' 'A_V_3_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 446 [1/2] (2.56ns)   --->   "%B_V_3_21_load = load i8* %B_V_3_21_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 446 'load' 'B_V_3_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 447 [2/2] (2.32ns)   --->   "%A_V_3_22_load = load i8* %A_V_3_22_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 447 'load' 'A_V_3_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 448 [1/2] (2.56ns)   --->   "%B_V_3_22_load = load i8* %B_V_3_22_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 448 'load' 'B_V_3_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 449 [1/2] (2.32ns)   --->   "%A_V_3_23_load = load i8* %A_V_3_23_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 449 'load' 'A_V_3_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 450 [1/2] (2.56ns)   --->   "%B_V_3_23_load = load i8* %B_V_3_23_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 450 'load' 'B_V_3_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 451 [2/2] (2.32ns)   --->   "%A_V_3_24_load = load i8* %A_V_3_24_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 451 'load' 'A_V_3_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_20 : Operation 452 [1/2] (2.56ns)   --->   "%B_V_3_24_load = load i8* %B_V_3_24_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 452 'load' 'B_V_3_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>

State 21 <SV = 15> <Delay = 9.40>
ST_21 : Operation 453 [1/2] (2.32ns)   --->   "%A_V_3_0_load = load i8* %A_V_3_0_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 453 'load' 'A_V_3_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 454 [1/2] (2.56ns)   --->   "%B_V_3_0_load = load i8* %B_V_3_0_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 454 'load' 'B_V_3_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 455 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i8 %A_V_3_1_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 455 'sext' 'lhs_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 456 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i8 %B_V_3_1_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 456 'sext' 'rhs_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 457 [1/1] (4.17ns)   --->   "%ret_V_1 = mul i16 %rhs_V_1, %lhs_V_1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 457 'mul' 'ret_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_71_1_cast = sext i16 %ret_V_1 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 458 'sext' 'tmp_71_1_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 459 [1/2] (2.32ns)   --->   "%A_V_3_2_load = load i8* %A_V_3_2_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 459 'load' 'A_V_3_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 460 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i8 %A_V_3_2_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 460 'sext' 'lhs_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 461 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i8 %B_V_3_2_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 461 'sext' 'rhs_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 462 [1/1] (3.36ns) (grouped into DSP with root node tmp5)   --->   "%ret_V_2 = mul i16 %rhs_V_2, %lhs_V_2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 462 'mul' 'ret_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 463 [1/1] (0.00ns) (grouped into DSP with root node tmp5)   --->   "%tmp_71_2_cast = sext i16 %ret_V_2 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 463 'sext' 'tmp_71_2_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 464 [1/2] (2.32ns)   --->   "%A_V_3_3_load = load i8* %A_V_3_3_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 464 'load' 'A_V_3_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 465 [1/2] (2.56ns)   --->   "%B_V_3_3_load = load i8* %B_V_3_3_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 465 'load' 'B_V_3_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 466 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i8 %A_V_3_4_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 466 'sext' 'lhs_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 467 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i8 %B_V_3_4_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 467 'sext' 'rhs_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 468 [1/1] (4.17ns)   --->   "%ret_V_4 = mul i16 %rhs_V_4, %lhs_V_4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 468 'mul' 'ret_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_71_4_cast = sext i16 %ret_V_4 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 469 'sext' 'tmp_71_4_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 470 [1/2] (2.32ns)   --->   "%A_V_3_5_load = load i8* %A_V_3_5_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 470 'load' 'A_V_3_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 471 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i8 %A_V_3_5_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 471 'sext' 'lhs_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 472 [1/1] (0.00ns)   --->   "%rhs_V_5 = sext i8 %B_V_3_5_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 472 'sext' 'rhs_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 473 [1/1] (3.36ns) (grouped into DSP with root node tmp7)   --->   "%ret_V_5 = mul i16 %rhs_V_5, %lhs_V_5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 473 'mul' 'ret_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 474 [1/1] (0.00ns) (grouped into DSP with root node tmp7)   --->   "%tmp_71_5_cast = sext i16 %ret_V_5 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 474 'sext' 'tmp_71_5_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 475 [1/2] (2.32ns)   --->   "%A_V_3_6_load = load i8* %A_V_3_6_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 475 'load' 'A_V_3_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 476 [1/2] (2.56ns)   --->   "%B_V_3_6_load = load i8* %B_V_3_6_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 476 'load' 'B_V_3_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 477 [1/1] (0.00ns)   --->   "%lhs_V_7 = sext i8 %A_V_3_7_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 477 'sext' 'lhs_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 478 [1/1] (0.00ns)   --->   "%rhs_V_7 = sext i8 %B_V_3_7_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 478 'sext' 'rhs_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 479 [1/1] (4.17ns)   --->   "%ret_V_7 = mul i16 %rhs_V_7, %lhs_V_7" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 479 'mul' 'ret_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_71_7_cast = sext i16 %ret_V_7 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 480 'sext' 'tmp_71_7_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 481 [1/2] (2.32ns)   --->   "%A_V_3_8_load = load i8* %A_V_3_8_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 481 'load' 'A_V_3_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 482 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i8 %A_V_3_8_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 482 'sext' 'lhs_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 483 [1/1] (0.00ns)   --->   "%rhs_V_8 = sext i8 %B_V_3_8_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 483 'sext' 'rhs_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 484 [1/1] (3.36ns) (grouped into DSP with root node tmp10)   --->   "%ret_V_8 = mul i16 %rhs_V_8, %lhs_V_8" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 484 'mul' 'ret_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 485 [1/1] (0.00ns) (grouped into DSP with root node tmp10)   --->   "%tmp_71_8_cast = sext i16 %ret_V_8 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 485 'sext' 'tmp_71_8_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 486 [1/2] (2.32ns)   --->   "%A_V_3_9_load = load i8* %A_V_3_9_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 486 'load' 'A_V_3_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 487 [1/2] (2.56ns)   --->   "%B_V_3_9_load = load i8* %B_V_3_9_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 487 'load' 'B_V_3_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 488 [1/1] (0.00ns)   --->   "%lhs_V_s = sext i8 %A_V_3_10_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 488 'sext' 'lhs_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 489 [1/1] (0.00ns)   --->   "%rhs_V_s = sext i8 %B_V_3_10_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 489 'sext' 'rhs_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 490 [1/1] (4.17ns)   --->   "%ret_V_s = mul i16 %rhs_V_s, %lhs_V_s" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 490 'mul' 'ret_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_71_cast = sext i16 %ret_V_s to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 491 'sext' 'tmp_71_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 492 [1/2] (2.32ns)   --->   "%A_V_3_11_load = load i8* %A_V_3_11_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 492 'load' 'A_V_3_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 493 [1/1] (0.00ns)   --->   "%lhs_V_10 = sext i8 %A_V_3_11_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 493 'sext' 'lhs_V_10' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 494 [1/1] (0.00ns)   --->   "%rhs_V_10 = sext i8 %B_V_3_11_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 494 'sext' 'rhs_V_10' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 495 [1/1] (3.36ns) (grouped into DSP with root node tmp12)   --->   "%ret_V_10 = mul i16 %rhs_V_10, %lhs_V_10" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 495 'mul' 'ret_V_10' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 496 [1/1] (0.00ns) (grouped into DSP with root node tmp12)   --->   "%tmp_71_10_cast = sext i16 %ret_V_10 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 496 'sext' 'tmp_71_10_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 497 [1/2] (2.32ns)   --->   "%A_V_3_12_load = load i8* %A_V_3_12_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 497 'load' 'A_V_3_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 498 [1/2] (2.56ns)   --->   "%B_V_3_12_load = load i8* %B_V_3_12_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 498 'load' 'B_V_3_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 499 [1/1] (0.00ns)   --->   "%lhs_V_12 = sext i8 %A_V_3_13_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 499 'sext' 'lhs_V_12' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 500 [1/1] (0.00ns)   --->   "%rhs_V_12 = sext i8 %B_V_3_13_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 500 'sext' 'rhs_V_12' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 501 [1/1] (4.17ns)   --->   "%ret_V_12 = mul i16 %rhs_V_12, %lhs_V_12" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 501 'mul' 'ret_V_12' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_71_12_cast = sext i16 %ret_V_12 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 502 'sext' 'tmp_71_12_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 503 [1/2] (2.32ns)   --->   "%A_V_3_14_load = load i8* %A_V_3_14_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 503 'load' 'A_V_3_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 504 [1/1] (0.00ns)   --->   "%lhs_V_13 = sext i8 %A_V_3_14_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 504 'sext' 'lhs_V_13' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 505 [1/1] (0.00ns)   --->   "%rhs_V_13 = sext i8 %B_V_3_14_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 505 'sext' 'rhs_V_13' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 506 [1/1] (3.36ns) (grouped into DSP with root node tmp16)   --->   "%ret_V_13 = mul i16 %rhs_V_13, %lhs_V_13" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 506 'mul' 'ret_V_13' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 507 [1/1] (0.00ns) (grouped into DSP with root node tmp16)   --->   "%tmp_71_13_cast = sext i16 %ret_V_13 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 507 'sext' 'tmp_71_13_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 508 [1/2] (2.32ns)   --->   "%A_V_3_15_load = load i8* %A_V_3_15_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 508 'load' 'A_V_3_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 509 [1/2] (2.56ns)   --->   "%B_V_3_15_load = load i8* %B_V_3_15_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 509 'load' 'B_V_3_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 510 [1/1] (0.00ns)   --->   "%lhs_V_15 = sext i8 %A_V_3_16_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 510 'sext' 'lhs_V_15' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 511 [1/1] (0.00ns)   --->   "%rhs_V_15 = sext i8 %B_V_3_16_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 511 'sext' 'rhs_V_15' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 512 [1/1] (4.17ns)   --->   "%ret_V_15 = mul i16 %rhs_V_15, %lhs_V_15" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 512 'mul' 'ret_V_15' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_71_15_cast = sext i16 %ret_V_15 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 513 'sext' 'tmp_71_15_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 514 [1/2] (2.32ns)   --->   "%A_V_3_17_load = load i8* %A_V_3_17_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 514 'load' 'A_V_3_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 515 [1/1] (0.00ns)   --->   "%lhs_V_16 = sext i8 %A_V_3_17_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 515 'sext' 'lhs_V_16' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 516 [1/1] (0.00ns)   --->   "%rhs_V_16 = sext i8 %B_V_3_17_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 516 'sext' 'rhs_V_16' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 517 [1/1] (3.36ns) (grouped into DSP with root node tmp18)   --->   "%ret_V_16 = mul i16 %rhs_V_16, %lhs_V_16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 517 'mul' 'ret_V_16' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 518 [1/1] (0.00ns) (grouped into DSP with root node tmp18)   --->   "%tmp_71_16_cast = sext i16 %ret_V_16 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 518 'sext' 'tmp_71_16_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 519 [1/2] (2.32ns)   --->   "%A_V_3_18_load = load i8* %A_V_3_18_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 519 'load' 'A_V_3_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 520 [1/1] (0.00ns)   --->   "%lhs_V_17 = sext i8 %A_V_3_18_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 520 'sext' 'lhs_V_17' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 521 [1/1] (0.00ns)   --->   "%rhs_V_17 = sext i8 %B_V_3_18_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 521 'sext' 'rhs_V_17' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 522 [1/1] (3.36ns) (grouped into DSP with root node tmp20)   --->   "%ret_V_17 = mul i16 %rhs_V_17, %lhs_V_17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 522 'mul' 'ret_V_17' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 523 [1/1] (0.00ns) (grouped into DSP with root node tmp20)   --->   "%tmp_71_17_cast = sext i16 %ret_V_17 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 523 'sext' 'tmp_71_17_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_71_18_cast = sext i16 %ret_V_18 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 524 'sext' 'tmp_71_18_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 525 [1/1] (0.00ns)   --->   "%lhs_V_19 = sext i8 %A_V_3_20_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 525 'sext' 'lhs_V_19' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 526 [1/1] (0.00ns)   --->   "%rhs_V_19 = sext i8 %B_V_3_20_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 526 'sext' 'rhs_V_19' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 527 [1/1] (3.36ns) (grouped into DSP with root node tmp21)   --->   "%ret_V_19 = mul i16 %rhs_V_19, %lhs_V_19" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 527 'mul' 'ret_V_19' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 528 [1/1] (0.00ns) (grouped into DSP with root node tmp21)   --->   "%tmp_71_19_cast = sext i16 %ret_V_19 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 528 'sext' 'tmp_71_19_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 529 [1/1] (0.00ns)   --->   "%lhs_V_20 = sext i8 %A_V_3_21_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 529 'sext' 'lhs_V_20' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 530 [1/1] (0.00ns)   --->   "%rhs_V_20 = sext i8 %B_V_3_21_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 530 'sext' 'rhs_V_20' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 531 [1/1] (4.17ns)   --->   "%ret_V_20 = mul i16 %rhs_V_20, %lhs_V_20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 531 'mul' 'ret_V_20' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_71_20_cast = sext i16 %ret_V_20 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 532 'sext' 'tmp_71_20_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 533 [1/2] (2.32ns)   --->   "%A_V_3_22_load = load i8* %A_V_3_22_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 533 'load' 'A_V_3_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 534 [1/1] (0.00ns)   --->   "%lhs_V_21 = sext i8 %A_V_3_22_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 534 'sext' 'lhs_V_21' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 535 [1/1] (0.00ns)   --->   "%rhs_V_21 = sext i8 %B_V_3_22_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 535 'sext' 'rhs_V_21' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 536 [1/1] (3.36ns) (grouped into DSP with root node tmp23)   --->   "%ret_V_21 = mul i16 %rhs_V_21, %lhs_V_21" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 536 'mul' 'ret_V_21' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 537 [1/1] (0.00ns) (grouped into DSP with root node tmp23)   --->   "%tmp_71_21_cast = sext i16 %ret_V_21 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 537 'sext' 'tmp_71_21_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 538 [1/1] (0.00ns)   --->   "%lhs_V_22 = sext i8 %A_V_3_23_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 538 'sext' 'lhs_V_22' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 539 [1/1] (0.00ns)   --->   "%rhs_V_22 = sext i8 %B_V_3_23_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 539 'sext' 'rhs_V_22' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 540 [1/1] (4.17ns)   --->   "%ret_V_22 = mul i16 %rhs_V_22, %lhs_V_22" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 540 'mul' 'ret_V_22' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_71_22_cast = sext i16 %ret_V_22 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 541 'sext' 'tmp_71_22_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 542 [1/2] (2.32ns)   --->   "%A_V_3_24_load = load i8* %A_V_3_24_addr_2, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 542 'load' 'A_V_3_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_21 : Operation 543 [1/1] (0.00ns)   --->   "%lhs_V_23 = sext i8 %A_V_3_24_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 543 'sext' 'lhs_V_23' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 544 [1/1] (0.00ns)   --->   "%rhs_V_23 = sext i8 %B_V_3_24_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 544 'sext' 'rhs_V_23' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 545 [1/1] (3.36ns) (grouped into DSP with root node tmp24)   --->   "%ret_V_23 = mul i16 %rhs_V_23, %lhs_V_23" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 545 'mul' 'ret_V_23' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 546 [1/1] (0.00ns) (grouped into DSP with root node tmp24)   --->   "%tmp_71_23_cast = sext i16 %ret_V_23 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 546 'sext' 'tmp_71_23_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 547 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp5 = add i17 %tmp_71_1_cast, %tmp_71_2_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 547 'add' 'tmp5' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 548 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp7 = add i17 %tmp_71_4_cast, %tmp_71_5_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 548 'add' 'tmp7' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 549 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp10 = add i17 %tmp_71_7_cast, %tmp_71_8_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 549 'add' 'tmp10' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 550 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp12 = add i17 %tmp_71_cast, %tmp_71_10_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 550 'add' 'tmp12' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 551 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp16 = add i17 %tmp_71_12_cast, %tmp_71_13_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 551 'add' 'tmp16' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 552 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp18 = add i17 %tmp_71_15_cast, %tmp_71_16_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 552 'add' 'tmp18' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 553 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp21 = add i17 %tmp_71_18_cast, %tmp_71_19_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 553 'add' 'tmp21' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 554 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp20 = add i17 %tmp21, %tmp_71_17_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 554 'add' 'tmp20' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 555 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp23 = add i17 %tmp_71_20_cast, %tmp_71_21_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 555 'add' 'tmp23' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 556 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp24 = add i17 %tmp_71_22_cast, %tmp_71_23_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 556 'add' 'tmp24' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 16> <Delay = 10.6>
ST_22 : Operation 557 [1/1] (0.00ns)   --->   "%lhs_V = sext i8 %A_V_3_0_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 557 'sext' 'lhs_V' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 558 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %B_V_3_0_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 558 'sext' 'rhs_V' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 559 [1/1] (3.36ns) (grouped into DSP with root node tmp4)   --->   "%ret_V = mul i16 %rhs_V, %lhs_V" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 559 'mul' 'ret_V' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 560 [1/1] (0.00ns) (grouped into DSP with root node tmp4)   --->   "%tmp_51_cast = sext i16 %ret_V to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 560 'sext' 'tmp_51_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 561 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i8 %A_V_3_3_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 561 'sext' 'lhs_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 562 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i8 %B_V_3_3_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 562 'sext' 'rhs_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 563 [1/1] (3.36ns) (grouped into DSP with root node tmp6)   --->   "%ret_V_3 = mul i16 %rhs_V_3, %lhs_V_3" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 563 'mul' 'ret_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 564 [1/1] (0.00ns) (grouped into DSP with root node tmp6)   --->   "%tmp_71_3_cast = sext i16 %ret_V_3 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 564 'sext' 'tmp_71_3_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 565 [1/1] (0.00ns)   --->   "%lhs_V_6 = sext i8 %A_V_3_6_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 565 'sext' 'lhs_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 566 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i8 %B_V_3_6_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 566 'sext' 'rhs_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 567 [1/1] (3.36ns) (grouped into DSP with root node tmp9)   --->   "%ret_V_6 = mul i16 %rhs_V_6, %lhs_V_6" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 567 'mul' 'ret_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 568 [1/1] (0.00ns) (grouped into DSP with root node tmp9)   --->   "%tmp_71_6_cast = sext i16 %ret_V_6 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 568 'sext' 'tmp_71_6_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 569 [1/1] (0.00ns)   --->   "%lhs_V_9 = sext i8 %A_V_3_9_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 569 'sext' 'lhs_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 570 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i8 %B_V_3_9_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 570 'sext' 'rhs_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 571 [1/1] (3.36ns) (grouped into DSP with root node tmp11)   --->   "%ret_V_9 = mul i16 %rhs_V_9, %lhs_V_9" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 571 'mul' 'ret_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 572 [1/1] (0.00ns) (grouped into DSP with root node tmp11)   --->   "%tmp_71_9_cast = sext i16 %ret_V_9 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 572 'sext' 'tmp_71_9_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 573 [1/1] (0.00ns)   --->   "%lhs_V_11 = sext i8 %A_V_3_12_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 573 'sext' 'lhs_V_11' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 574 [1/1] (0.00ns)   --->   "%rhs_V_11 = sext i8 %B_V_3_12_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 574 'sext' 'rhs_V_11' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 575 [1/1] (3.36ns) (grouped into DSP with root node tmp15)   --->   "%ret_V_11 = mul i16 %rhs_V_11, %lhs_V_11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 575 'mul' 'ret_V_11' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 576 [1/1] (0.00ns) (grouped into DSP with root node tmp15)   --->   "%tmp_71_11_cast = sext i16 %ret_V_11 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 576 'sext' 'tmp_71_11_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 577 [1/1] (0.00ns)   --->   "%lhs_V_14 = sext i8 %A_V_3_15_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 577 'sext' 'lhs_V_14' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 578 [1/1] (0.00ns)   --->   "%rhs_V_14 = sext i8 %B_V_3_15_load to i16" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 578 'sext' 'rhs_V_14' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 579 [1/1] (3.36ns) (grouped into DSP with root node tmp17)   --->   "%ret_V_14 = mul i16 %rhs_V_14, %lhs_V_14" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 579 'mul' 'ret_V_14' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 580 [1/1] (0.00ns) (grouped into DSP with root node tmp17)   --->   "%tmp_71_14_cast = sext i16 %ret_V_14 to i17" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 580 'sext' 'tmp_71_14_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 581 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp4 = add i17 %tmp5, %tmp_51_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 581 'add' 'tmp4' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 582 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i17 %tmp4 to i18" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 582 'sext' 'tmp4_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 583 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp6 = add i17 %tmp7, %tmp_71_3_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 583 'add' 'tmp6' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 584 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i17 %tmp6 to i18" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 584 'sext' 'tmp6_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 585 [1/1] (2.10ns)   --->   "%tmp3 = add i18 %tmp6_cast, %tmp4_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 585 'add' 'tmp3' <Predicate = (!exitcond_flatten8)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 586 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i18 %tmp3 to i19" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 586 'sext' 'tmp3_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 587 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp9 = add i17 %tmp10, %tmp_71_6_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 587 'add' 'tmp9' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 588 [1/1] (0.00ns)   --->   "%tmp9_cast = sext i17 %tmp9 to i18" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 588 'sext' 'tmp9_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 589 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp11 = add i17 %tmp12, %tmp_71_9_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 589 'add' 'tmp11' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 590 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i17 %tmp11 to i18" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 590 'sext' 'tmp11_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 591 [1/1] (2.10ns)   --->   "%tmp8 = add i18 %tmp11_cast, %tmp9_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 591 'add' 'tmp8' <Predicate = (!exitcond_flatten8)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 592 [1/1] (0.00ns)   --->   "%tmp8_cast = sext i18 %tmp8 to i19" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 592 'sext' 'tmp8_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 593 [1/1] (2.13ns)   --->   "%tmp2 = add i19 %tmp8_cast, %tmp3_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 593 'add' 'tmp2' <Predicate = (!exitcond_flatten8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 594 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp15 = add i17 %tmp16, %tmp_71_11_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 594 'add' 'tmp15' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 595 [1/1] (0.00ns)   --->   "%tmp15_cast = sext i17 %tmp15 to i18" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 595 'sext' 'tmp15_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 596 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp17 = add i17 %tmp18, %tmp_71_14_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 596 'add' 'tmp17' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 597 [1/1] (0.00ns)   --->   "%tmp17_cast = sext i17 %tmp17 to i18" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 597 'sext' 'tmp17_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 598 [1/1] (2.10ns)   --->   "%tmp14 = add i18 %tmp17_cast, %tmp15_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 598 'add' 'tmp14' <Predicate = (!exitcond_flatten8)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 599 [1/1] (0.00ns)   --->   "%tmp14_cast = sext i18 %tmp14 to i19" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 599 'sext' 'tmp14_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 600 [1/1] (0.00ns)   --->   "%tmp20_cast = sext i17 %tmp20 to i18" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 600 'sext' 'tmp20_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 601 [1/1] (0.00ns)   --->   "%tmp23_cast = sext i17 %tmp23 to i18" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 601 'sext' 'tmp23_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 602 [1/1] (0.00ns)   --->   "%tmp24_cast = sext i17 %tmp24 to i18" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 602 'sext' 'tmp24_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp22 = add i18 %tmp24_cast, %tmp23_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 603 'add' 'tmp22' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 604 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%tmp19 = add i18 %tmp22, %tmp20_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 604 'add' 'tmp19' <Predicate = (!exitcond_flatten8)> <Delay = 3.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 605 [1/1] (0.00ns)   --->   "%tmp19_cast = sext i18 %tmp19 to i19" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 605 'sext' 'tmp19_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 606 [1/1] (2.13ns)   --->   "%tmp13 = add i19 %tmp19_cast, %tmp14_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 606 'add' 'tmp13' <Predicate = (!exitcond_flatten8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 17> <Delay = 6.79>
ST_23 : Operation 607 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L2_L3_str)"   --->   Operation 607 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node sum_V_s)   --->   "%p_2_mid2 = select i1 %exitcond8, i24 0, i24 %p_2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126]   --->   Operation 608 'select' 'p_2_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 609 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str15) nounwind" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126]   --->   Operation 609 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str15)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:126]   --->   Operation 610 'specregionbegin' 'tmp_43' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 611 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 611 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 612 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i19 %tmp2 to i20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 612 'sext' 'tmp2_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 613 [1/1] (0.00ns)   --->   "%tmp13_cast = sext i19 %tmp13 to i20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 613 'sext' 'tmp13_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 614 [1/1] (2.16ns)   --->   "%tmp_44 = add i20 %tmp13_cast, %tmp2_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 614 'add' 'tmp_44' <Predicate = (!exitcond_flatten8)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node sum_V_s)   --->   "%p_cast = sext i20 %tmp_44 to i24" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 615 'sext' 'p_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 616 [1/1] (2.31ns) (out node of the LUT)   --->   "%sum_V_s = add i24 %p_2_mid2, %p_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 616 'add' 'sum_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 617 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str15, i32 %tmp_43)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:131]   --->   Operation 617 'specregionend' 'empty_102' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 618 [1/1] (2.31ns)   --->   "%p_neg = sub i24 0, %sum_V_s" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 618 'sub' 'p_neg' <Predicate = (ifzero)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_30 = call i17 @_ssdm_op_PartSelect.i17.i24.i32.i32(i24 %p_neg, i32 7, i32 23)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 619 'partselect' 'tmp_30' <Predicate = (ifzero)> <Delay = 0.00>

State 24 <SV = 18> <Delay = 6.74>
ST_24 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sum_V_s, i32 23)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 620 'bitselect' 'tmp_70' <Predicate = (ifzero)> <Delay = 0.00>
ST_24 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_31 = sext i17 %tmp_30 to i25" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 621 'sext' 'tmp_31' <Predicate = (ifzero)> <Delay = 0.00>
ST_24 : Operation 622 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i25 %tmp_31 to i26" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 622 'zext' 'p_lshr_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_24 : Operation 623 [1/1] (2.34ns)   --->   "%p_neg_t = sub i26 0, %p_lshr_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 623 'sub' 'p_neg_t' <Predicate = (ifzero)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_45 = call i17 @_ssdm_op_PartSelect.i17.i24.i32.i32(i24 %sum_V_s, i32 7, i32 23)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 624 'partselect' 'tmp_45' <Predicate = (ifzero)> <Delay = 0.00>
ST_24 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_46 = sext i17 %tmp_45 to i25" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 625 'sext' 'tmp_46' <Predicate = (ifzero)> <Delay = 0.00>
ST_24 : Operation 626 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i25 %tmp_46 to i26" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 626 'zext' 'p_lshr_f_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_24 : Operation 627 [1/1] (0.76ns)   --->   "%output_data = select i1 %tmp_70, i26 %p_neg_t, i26 %p_lshr_f_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 627 'select' 'output_data' <Predicate = (ifzero)> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_V_59 = sext i26 %output_data to i32" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 628 'sext' 'tmp_V_59' <Predicate = (ifzero)> <Delay = 0.00>
ST_24 : Operation 629 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_59)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:134]   --->   Operation 629 'write' <Predicate = (ifzero)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_24 : Operation 630 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 630 'br' <Predicate = (ifzero)> <Delay = 0.00>

State 25 <SV = 13> <Delay = 0.00>
ST_25 : Operation 631 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str13, i32 %tmp_38)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:136]   --->   Operation 631 'specregionend' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 632 [1/1] (0.00ns)   --->   "br label %8" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:104]   --->   Operation 632 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 8> <Delay = 8.51>
ST_26 : Operation 633 [1/1] (8.51ns)   --->   "%tmp_32 = mul i32 %tmp1, %tmp_V_42" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:77]   --->   Operation 633 'mul' 'tmp_32' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 634 [1/1] (0.00ns)   --->   "store i32 %tmp_32, i32* @B_ROW, align 4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:77]   --->   Operation 634 'store' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 635 [1/1] (1.76ns)   --->   "br label %.preheader322" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80]   --->   Operation 635 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 9> <Delay = 8.05>
ST_27 : Operation 636 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %0 ], [ %indvar_flatten_next, %5 ]"   --->   Operation 636 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 637 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %tmp_35_mid2_v, %5 ]" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 637 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 638 [1/1] (0.00ns)   --->   "%j = phi i9 [ 0, %0 ], [ %j_3, %5 ]"   --->   Operation 638 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 639 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i to i32" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80]   --->   Operation 639 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 640 [1/1] (2.47ns)   --->   "%tmp_34 = icmp ult i32 %i_cast, %tmp_V_48" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 640 'icmp' 'tmp_34' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 641 [1/1] (2.31ns)   --->   "%exitcond_flatten = icmp eq i15 %indvar_flatten, -7768"   --->   Operation 641 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 642 [1/1] (1.94ns)   --->   "%indvar_flatten_next = add i15 %indvar_flatten, 1"   --->   Operation 642 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 643 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit323.loopexit, label %.preheader322.preheader"   --->   Operation 643 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 644 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i, 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80]   --->   Operation 644 'add' 'i_2' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 645 [1/1] (1.66ns)   --->   "%tmp_58 = icmp eq i9 %j, -12" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:81]   --->   Operation 645 'icmp' 'tmp_58' <Predicate = (!exitcond_flatten)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 646 [1/1] (0.96ns)   --->   "%j_mid2 = select i1 %tmp_58, i9 0, i9 %j" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:81]   --->   Operation 646 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 647 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i6 %i_2 to i32" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:80]   --->   Operation 647 'zext' 'i_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 648 [1/1] (1.18ns)   --->   "%tmp_35_mid2_v = select i1 %tmp_58, i6 %i_2, i6 %i" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 648 'select' 'tmp_35_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 649 [1/1] (2.47ns)   --->   "%tmp_36_mid1 = icmp ult i32 %i_cast_mid1, %tmp_V_48" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 649 'icmp' 'tmp_36_mid1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_36_mid2 = select i1 %tmp_58, i1 %tmp_36_mid1, i1 %tmp_34" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 650 'select' 'tmp_36_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 651 [1/1] (0.00ns)   --->   "%j_cast = zext i9 %j_mid2 to i32" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:81]   --->   Operation 651 'zext' 'j_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 652 'specregionbegin' 'tmp_36' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 653 [1/1] (2.47ns)   --->   "%tmp_37 = icmp ult i32 %j_cast, %tmp_32" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 653 'icmp' 'tmp_37' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 654 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_37, %tmp_36_mid2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 654 'and' 'or_cond' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 655 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %3" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 655 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 656 [13/13] (3.74ns)   --->   "%newIndex3 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 656 'urem' 'newIndex3' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 657 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 657 'br' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_27 : Operation 658 [13/13] (3.74ns)   --->   "%newIndex1 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 658 'urem' 'newIndex1' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 659 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp_36)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:93]   --->   Operation 659 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 660 [1/1] (1.82ns)   --->   "%j_3 = add i9 %j_mid2, 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:81]   --->   Operation 660 'add' 'j_3' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 661 [1/1] (0.00ns)   --->   "br label %.preheader322" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:81]   --->   Operation 661 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 28 <SV = 10> <Delay = 3.74>
ST_28 : Operation 662 [12/13] (3.74ns)   --->   "%newIndex3 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 662 'urem' 'newIndex3' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 663 [12/13] (3.74ns)   --->   "%newIndex1 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 663 'urem' 'newIndex1' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 11> <Delay = 3.74>
ST_29 : Operation 664 [11/13] (3.74ns)   --->   "%newIndex3 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 664 'urem' 'newIndex3' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 665 [11/13] (3.74ns)   --->   "%newIndex1 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 665 'urem' 'newIndex1' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 12> <Delay = 3.74>
ST_30 : Operation 666 [10/13] (3.74ns)   --->   "%newIndex3 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 666 'urem' 'newIndex3' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 667 [10/13] (3.74ns)   --->   "%newIndex1 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 667 'urem' 'newIndex1' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 13> <Delay = 3.74>
ST_31 : Operation 668 [9/13] (3.74ns)   --->   "%newIndex3 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 668 'urem' 'newIndex3' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 669 [9/13] (3.74ns)   --->   "%newIndex1 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 669 'urem' 'newIndex1' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 14> <Delay = 3.74>
ST_32 : Operation 670 [8/13] (3.74ns)   --->   "%newIndex3 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 670 'urem' 'newIndex3' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 671 [8/13] (3.74ns)   --->   "%newIndex1 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 671 'urem' 'newIndex1' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 15> <Delay = 3.74>
ST_33 : Operation 672 [7/13] (3.74ns)   --->   "%newIndex3 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 672 'urem' 'newIndex3' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 673 [7/13] (3.74ns)   --->   "%newIndex1 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 673 'urem' 'newIndex1' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 16> <Delay = 3.74>
ST_34 : Operation 674 [6/13] (3.74ns)   --->   "%newIndex3 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 674 'urem' 'newIndex3' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 675 [6/13] (3.74ns)   --->   "%newIndex1 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 675 'urem' 'newIndex1' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 17> <Delay = 3.74>
ST_35 : Operation 676 [5/13] (3.74ns)   --->   "%newIndex3 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 676 'urem' 'newIndex3' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 677 [5/13] (3.74ns)   --->   "%newIndex1 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 677 'urem' 'newIndex1' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 18> <Delay = 3.74>
ST_36 : Operation 678 [4/13] (3.74ns)   --->   "%newIndex3 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 678 'urem' 'newIndex3' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 679 [4/13] (3.74ns)   --->   "%newIndex1 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 679 'urem' 'newIndex1' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 19> <Delay = 3.74>
ST_37 : Operation 680 [3/13] (3.74ns)   --->   "%newIndex3 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 680 'urem' 'newIndex3' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 681 [3/13] (3.74ns)   --->   "%newIndex1 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 681 'urem' 'newIndex1' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 20> <Delay = 6.38>
ST_38 : Operation 682 [1/1] (0.00ns)   --->   "%zext1_cast = zext i9 %j_mid2 to i20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 682 'zext' 'zext1_cast' <Predicate = (!or_cond)> <Delay = 0.00>
ST_38 : Operation 683 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul1 = mul i20 %zext1_cast, 820" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 683 'mul' 'mul1' <Predicate = (!or_cond)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_54 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul1, i32 14, i32 19)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 684 'partselect' 'tmp_54' <Predicate = (!or_cond)> <Delay = 0.00>
ST_38 : Operation 685 [2/13] (3.74ns)   --->   "%newIndex3 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 685 'urem' 'newIndex3' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 686 [1/1] (0.00ns)   --->   "%zext_cast = zext i9 %j_mid2 to i20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 686 'zext' 'zext_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_38 : Operation 687 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul = mul i20 820, %zext_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 687 'mul' 'mul' <Predicate = (or_cond)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_53 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul, i32 14, i32 19)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 688 'partselect' 'tmp_53' <Predicate = (or_cond)> <Delay = 0.00>
ST_38 : Operation 689 [2/13] (3.74ns)   --->   "%newIndex1 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 689 'urem' 'newIndex1' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 21> <Delay = 7.94>
ST_39 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_59 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_35_mid2_v, i4 0)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 690 'bitconcatenate' 'tmp_59' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 691 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_59 to i11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 691 'zext' 'p_shl_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_60 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_35_mid2_v, i2 0)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 692 'bitconcatenate' 'tmp_60' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 693 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i8 %tmp_60 to i11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 693 'zext' 'p_shl8_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 694 [1/1] (1.73ns)   --->   "%tmp_61 = add i11 %p_shl8_cast, %p_shl_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 694 'add' 'tmp_61' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 695 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:83]   --->   Operation 695 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 696 [1/1] (0.00ns)   --->   "%arrayNo2 = sext i6 %tmp_54 to i9" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 696 'sext' 'arrayNo2' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 697 [1/13] (3.74ns)   --->   "%newIndex3 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 697 'urem' 'newIndex3' <Predicate = (!or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 698 [1/1] (0.00ns)   --->   "%newIndex4_cast = zext i9 %newIndex3 to i11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 698 'zext' 'newIndex4_cast' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 699 [1/1] (1.63ns)   --->   "%tmp_63 = add i11 %newIndex4_cast, %tmp_61" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 699 'add' 'tmp_63' <Predicate = (!or_cond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i11 %tmp_63 to i64" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 700 'zext' 'tmp_63_cast' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 701 [1/1] (0.00ns)   --->   "%B_V_3_0_addr_1 = getelementptr [1000 x i8]* @B_V_3_0, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 701 'getelementptr' 'B_V_3_0_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 702 [1/1] (0.00ns)   --->   "%B_V_3_1_addr_1 = getelementptr [1000 x i8]* @B_V_3_1, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 702 'getelementptr' 'B_V_3_1_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 703 [1/1] (0.00ns)   --->   "%B_V_3_10_addr_1 = getelementptr [1000 x i8]* @B_V_3_10, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 703 'getelementptr' 'B_V_3_10_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 704 [1/1] (0.00ns)   --->   "%B_V_3_11_addr_1 = getelementptr [1000 x i8]* @B_V_3_11, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 704 'getelementptr' 'B_V_3_11_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 705 [1/1] (0.00ns)   --->   "%B_V_3_12_addr_1 = getelementptr [1000 x i8]* @B_V_3_12, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 705 'getelementptr' 'B_V_3_12_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 706 [1/1] (0.00ns)   --->   "%B_V_3_13_addr_1 = getelementptr [1000 x i8]* @B_V_3_13, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 706 'getelementptr' 'B_V_3_13_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 707 [1/1] (0.00ns)   --->   "%B_V_3_14_addr_1 = getelementptr [1000 x i8]* @B_V_3_14, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 707 'getelementptr' 'B_V_3_14_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 708 [1/1] (0.00ns)   --->   "%B_V_3_15_addr_1 = getelementptr [1000 x i8]* @B_V_3_15, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 708 'getelementptr' 'B_V_3_15_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 709 [1/1] (0.00ns)   --->   "%B_V_3_16_addr_1 = getelementptr [1000 x i8]* @B_V_3_16, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 709 'getelementptr' 'B_V_3_16_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 710 [1/1] (0.00ns)   --->   "%B_V_3_17_addr_1 = getelementptr [1000 x i8]* @B_V_3_17, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 710 'getelementptr' 'B_V_3_17_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 711 [1/1] (0.00ns)   --->   "%B_V_3_18_addr_1 = getelementptr [1000 x i8]* @B_V_3_18, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 711 'getelementptr' 'B_V_3_18_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 712 [1/1] (0.00ns)   --->   "%B_V_3_19_addr_1 = getelementptr [1000 x i8]* @B_V_3_19, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 712 'getelementptr' 'B_V_3_19_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 713 [1/1] (0.00ns)   --->   "%B_V_3_2_addr_1 = getelementptr [1000 x i8]* @B_V_3_2, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 713 'getelementptr' 'B_V_3_2_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 714 [1/1] (0.00ns)   --->   "%B_V_3_20_addr_1 = getelementptr [1000 x i8]* @B_V_3_20, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 714 'getelementptr' 'B_V_3_20_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 715 [1/1] (0.00ns)   --->   "%B_V_3_21_addr_1 = getelementptr [1000 x i8]* @B_V_3_21, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 715 'getelementptr' 'B_V_3_21_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 716 [1/1] (0.00ns)   --->   "%B_V_3_22_addr_1 = getelementptr [1000 x i8]* @B_V_3_22, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 716 'getelementptr' 'B_V_3_22_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 717 [1/1] (0.00ns)   --->   "%B_V_3_23_addr_1 = getelementptr [1000 x i8]* @B_V_3_23, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 717 'getelementptr' 'B_V_3_23_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 718 [1/1] (0.00ns)   --->   "%B_V_3_24_addr_1 = getelementptr [1000 x i8]* @B_V_3_24, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 718 'getelementptr' 'B_V_3_24_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 719 [1/1] (0.00ns)   --->   "%B_V_3_3_addr_1 = getelementptr [1000 x i8]* @B_V_3_3, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 719 'getelementptr' 'B_V_3_3_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 720 [1/1] (0.00ns)   --->   "%B_V_3_4_addr_1 = getelementptr [1000 x i8]* @B_V_3_4, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 720 'getelementptr' 'B_V_3_4_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 721 [1/1] (0.00ns)   --->   "%B_V_3_5_addr_1 = getelementptr [1000 x i8]* @B_V_3_5, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 721 'getelementptr' 'B_V_3_5_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 722 [1/1] (0.00ns)   --->   "%B_V_3_6_addr_1 = getelementptr [1000 x i8]* @B_V_3_6, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 722 'getelementptr' 'B_V_3_6_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 723 [1/1] (0.00ns)   --->   "%B_V_3_7_addr_1 = getelementptr [1000 x i8]* @B_V_3_7, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 723 'getelementptr' 'B_V_3_7_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 724 [1/1] (0.00ns)   --->   "%B_V_3_8_addr_1 = getelementptr [1000 x i8]* @B_V_3_8, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 724 'getelementptr' 'B_V_3_8_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 725 [1/1] (0.00ns)   --->   "%B_V_3_9_addr_1 = getelementptr [1000 x i8]* @B_V_3_9, i64 0, i64 %tmp_63_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 725 'getelementptr' 'B_V_3_9_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 726 [1/1] (1.42ns)   --->   "switch i9 %arrayNo2, label %branch99 [
    i9 0, label %branch75
    i9 1, label %branch76
    i9 2, label %branch77
    i9 3, label %branch78
    i9 4, label %branch79
    i9 5, label %branch80
    i9 6, label %branch81
    i9 7, label %branch82
    i9 8, label %branch83
    i9 9, label %branch84
    i9 10, label %branch85
    i9 11, label %branch86
    i9 12, label %branch87
    i9 13, label %branch88
    i9 14, label %branch89
    i9 15, label %branch90
    i9 16, label %branch91
    i9 17, label %branch92
    i9 18, label %branch93
    i9 19, label %branch94
    i9 20, label %branch95
    i9 21, label %branch96
    i9 22, label %branch97
    i9 23, label %branch98
  ]" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 726 'switch' <Predicate = (!or_cond)> <Delay = 1.42>
ST_39 : Operation 727 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_23_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 727 'store' <Predicate = (!or_cond & arrayNo2 == 23)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 728 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 728 'br' <Predicate = (!or_cond & arrayNo2 == 23)> <Delay = 0.00>
ST_39 : Operation 729 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_22_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 729 'store' <Predicate = (!or_cond & arrayNo2 == 22)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 730 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 730 'br' <Predicate = (!or_cond & arrayNo2 == 22)> <Delay = 0.00>
ST_39 : Operation 731 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_21_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 731 'store' <Predicate = (!or_cond & arrayNo2 == 21)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 732 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 732 'br' <Predicate = (!or_cond & arrayNo2 == 21)> <Delay = 0.00>
ST_39 : Operation 733 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_20_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 733 'store' <Predicate = (!or_cond & arrayNo2 == 20)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 734 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 734 'br' <Predicate = (!or_cond & arrayNo2 == 20)> <Delay = 0.00>
ST_39 : Operation 735 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_19_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 735 'store' <Predicate = (!or_cond & arrayNo2 == 19)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 736 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 736 'br' <Predicate = (!or_cond & arrayNo2 == 19)> <Delay = 0.00>
ST_39 : Operation 737 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_18_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 737 'store' <Predicate = (!or_cond & arrayNo2 == 18)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 738 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 738 'br' <Predicate = (!or_cond & arrayNo2 == 18)> <Delay = 0.00>
ST_39 : Operation 739 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_17_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 739 'store' <Predicate = (!or_cond & arrayNo2 == 17)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 740 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 740 'br' <Predicate = (!or_cond & arrayNo2 == 17)> <Delay = 0.00>
ST_39 : Operation 741 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_16_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 741 'store' <Predicate = (!or_cond & arrayNo2 == 16)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 742 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 742 'br' <Predicate = (!or_cond & arrayNo2 == 16)> <Delay = 0.00>
ST_39 : Operation 743 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_15_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 743 'store' <Predicate = (!or_cond & arrayNo2 == 15)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 744 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 744 'br' <Predicate = (!or_cond & arrayNo2 == 15)> <Delay = 0.00>
ST_39 : Operation 745 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_14_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 745 'store' <Predicate = (!or_cond & arrayNo2 == 14)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 746 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 746 'br' <Predicate = (!or_cond & arrayNo2 == 14)> <Delay = 0.00>
ST_39 : Operation 747 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_13_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 747 'store' <Predicate = (!or_cond & arrayNo2 == 13)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 748 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 748 'br' <Predicate = (!or_cond & arrayNo2 == 13)> <Delay = 0.00>
ST_39 : Operation 749 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_12_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 749 'store' <Predicate = (!or_cond & arrayNo2 == 12)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 750 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 750 'br' <Predicate = (!or_cond & arrayNo2 == 12)> <Delay = 0.00>
ST_39 : Operation 751 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_11_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 751 'store' <Predicate = (!or_cond & arrayNo2 == 11)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 752 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 752 'br' <Predicate = (!or_cond & arrayNo2 == 11)> <Delay = 0.00>
ST_39 : Operation 753 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_10_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 753 'store' <Predicate = (!or_cond & arrayNo2 == 10)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 754 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 754 'br' <Predicate = (!or_cond & arrayNo2 == 10)> <Delay = 0.00>
ST_39 : Operation 755 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_9_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 755 'store' <Predicate = (!or_cond & arrayNo2 == 9)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 756 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 756 'br' <Predicate = (!or_cond & arrayNo2 == 9)> <Delay = 0.00>
ST_39 : Operation 757 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_8_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 757 'store' <Predicate = (!or_cond & arrayNo2 == 8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 758 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 758 'br' <Predicate = (!or_cond & arrayNo2 == 8)> <Delay = 0.00>
ST_39 : Operation 759 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_7_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 759 'store' <Predicate = (!or_cond & arrayNo2 == 7)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 760 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 760 'br' <Predicate = (!or_cond & arrayNo2 == 7)> <Delay = 0.00>
ST_39 : Operation 761 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_6_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 761 'store' <Predicate = (!or_cond & arrayNo2 == 6)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 762 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 762 'br' <Predicate = (!or_cond & arrayNo2 == 6)> <Delay = 0.00>
ST_39 : Operation 763 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_5_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 763 'store' <Predicate = (!or_cond & arrayNo2 == 5)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 764 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 764 'br' <Predicate = (!or_cond & arrayNo2 == 5)> <Delay = 0.00>
ST_39 : Operation 765 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_4_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 765 'store' <Predicate = (!or_cond & arrayNo2 == 4)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 766 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 766 'br' <Predicate = (!or_cond & arrayNo2 == 4)> <Delay = 0.00>
ST_39 : Operation 767 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_3_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 767 'store' <Predicate = (!or_cond & arrayNo2 == 3)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 768 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 768 'br' <Predicate = (!or_cond & arrayNo2 == 3)> <Delay = 0.00>
ST_39 : Operation 769 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_2_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 769 'store' <Predicate = (!or_cond & arrayNo2 == 2)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 770 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 770 'br' <Predicate = (!or_cond & arrayNo2 == 2)> <Delay = 0.00>
ST_39 : Operation 771 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_1_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 771 'store' <Predicate = (!or_cond & arrayNo2 == 1)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 772 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 772 'br' <Predicate = (!or_cond & arrayNo2 == 1)> <Delay = 0.00>
ST_39 : Operation 773 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_0_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 773 'store' <Predicate = (!or_cond & arrayNo2 == 0)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 774 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 774 'br' <Predicate = (!or_cond & arrayNo2 == 0)> <Delay = 0.00>
ST_39 : Operation 775 [1/1] (2.56ns)   --->   "store i8 0, i8* %B_V_3_24_addr_1, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 775 'store' <Predicate = (!or_cond & arrayNo2 != 0 & arrayNo2 != 1 & arrayNo2 != 2 & arrayNo2 != 3 & arrayNo2 != 4 & arrayNo2 != 5 & arrayNo2 != 6 & arrayNo2 != 7 & arrayNo2 != 8 & arrayNo2 != 9 & arrayNo2 != 10 & arrayNo2 != 11 & arrayNo2 != 12 & arrayNo2 != 13 & arrayNo2 != 14 & arrayNo2 != 15 & arrayNo2 != 16 & arrayNo2 != 17 & arrayNo2 != 18 & arrayNo2 != 19 & arrayNo2 != 20 & arrayNo2 != 21 & arrayNo2 != 22 & arrayNo2 != 23)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 776 [1/1] (0.00ns)   --->   "br label %4" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 776 'br' <Predicate = (!or_cond & arrayNo2 != 0 & arrayNo2 != 1 & arrayNo2 != 2 & arrayNo2 != 3 & arrayNo2 != 4 & arrayNo2 != 5 & arrayNo2 != 6 & arrayNo2 != 7 & arrayNo2 != 8 & arrayNo2 != 9 & arrayNo2 != 10 & arrayNo2 != 11 & arrayNo2 != 12 & arrayNo2 != 13 & arrayNo2 != 14 & arrayNo2 != 15 & arrayNo2 != 16 & arrayNo2 != 17 & arrayNo2 != 18 & arrayNo2 != 19 & arrayNo2 != 20 & arrayNo2 != 21 & arrayNo2 != 22 & arrayNo2 != 23)> <Delay = 0.00>
ST_39 : Operation 777 [1/1] (3.63ns)   --->   "%tmp_V_56 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:85]   --->   Operation 777 'read' 'tmp_V_56' <Predicate = (or_cond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_39 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i32 %tmp_V_56 to i8" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 778 'trunc' 'tmp_52' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 779 [1/1] (0.00ns)   --->   "%arrayNo1 = sext i6 %tmp_53 to i9" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 779 'sext' 'arrayNo1' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 780 [1/13] (3.74ns)   --->   "%newIndex1 = urem i9 %j_mid2, 20" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 780 'urem' 'newIndex1' <Predicate = (or_cond)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 781 [1/1] (0.00ns)   --->   "%newIndex2_cast = zext i9 %newIndex1 to i11" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 781 'zext' 'newIndex2_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 782 [1/1] (1.63ns)   --->   "%tmp_62 = add i11 %tmp_61, %newIndex2_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 782 'add' 'tmp_62' <Predicate = (or_cond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_62_cast = zext i11 %tmp_62 to i64" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 783 'zext' 'tmp_62_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 784 [1/1] (0.00ns)   --->   "%B_V_3_0_addr = getelementptr [1000 x i8]* @B_V_3_0, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 784 'getelementptr' 'B_V_3_0_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 785 [1/1] (0.00ns)   --->   "%B_V_3_1_addr = getelementptr [1000 x i8]* @B_V_3_1, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 785 'getelementptr' 'B_V_3_1_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 786 [1/1] (0.00ns)   --->   "%B_V_3_10_addr = getelementptr [1000 x i8]* @B_V_3_10, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 786 'getelementptr' 'B_V_3_10_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 787 [1/1] (0.00ns)   --->   "%B_V_3_11_addr = getelementptr [1000 x i8]* @B_V_3_11, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 787 'getelementptr' 'B_V_3_11_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 788 [1/1] (0.00ns)   --->   "%B_V_3_12_addr = getelementptr [1000 x i8]* @B_V_3_12, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 788 'getelementptr' 'B_V_3_12_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 789 [1/1] (0.00ns)   --->   "%B_V_3_13_addr = getelementptr [1000 x i8]* @B_V_3_13, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 789 'getelementptr' 'B_V_3_13_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 790 [1/1] (0.00ns)   --->   "%B_V_3_14_addr = getelementptr [1000 x i8]* @B_V_3_14, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 790 'getelementptr' 'B_V_3_14_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 791 [1/1] (0.00ns)   --->   "%B_V_3_15_addr = getelementptr [1000 x i8]* @B_V_3_15, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 791 'getelementptr' 'B_V_3_15_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 792 [1/1] (0.00ns)   --->   "%B_V_3_16_addr = getelementptr [1000 x i8]* @B_V_3_16, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 792 'getelementptr' 'B_V_3_16_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 793 [1/1] (0.00ns)   --->   "%B_V_3_17_addr = getelementptr [1000 x i8]* @B_V_3_17, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 793 'getelementptr' 'B_V_3_17_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 794 [1/1] (0.00ns)   --->   "%B_V_3_18_addr = getelementptr [1000 x i8]* @B_V_3_18, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 794 'getelementptr' 'B_V_3_18_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 795 [1/1] (0.00ns)   --->   "%B_V_3_19_addr = getelementptr [1000 x i8]* @B_V_3_19, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 795 'getelementptr' 'B_V_3_19_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 796 [1/1] (0.00ns)   --->   "%B_V_3_2_addr = getelementptr [1000 x i8]* @B_V_3_2, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 796 'getelementptr' 'B_V_3_2_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 797 [1/1] (0.00ns)   --->   "%B_V_3_20_addr = getelementptr [1000 x i8]* @B_V_3_20, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 797 'getelementptr' 'B_V_3_20_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 798 [1/1] (0.00ns)   --->   "%B_V_3_21_addr = getelementptr [1000 x i8]* @B_V_3_21, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 798 'getelementptr' 'B_V_3_21_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 799 [1/1] (0.00ns)   --->   "%B_V_3_22_addr = getelementptr [1000 x i8]* @B_V_3_22, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 799 'getelementptr' 'B_V_3_22_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 800 [1/1] (0.00ns)   --->   "%B_V_3_23_addr = getelementptr [1000 x i8]* @B_V_3_23, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 800 'getelementptr' 'B_V_3_23_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 801 [1/1] (0.00ns)   --->   "%B_V_3_24_addr = getelementptr [1000 x i8]* @B_V_3_24, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 801 'getelementptr' 'B_V_3_24_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 802 [1/1] (0.00ns)   --->   "%B_V_3_3_addr = getelementptr [1000 x i8]* @B_V_3_3, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 802 'getelementptr' 'B_V_3_3_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 803 [1/1] (0.00ns)   --->   "%B_V_3_4_addr = getelementptr [1000 x i8]* @B_V_3_4, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 803 'getelementptr' 'B_V_3_4_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 804 [1/1] (0.00ns)   --->   "%B_V_3_5_addr = getelementptr [1000 x i8]* @B_V_3_5, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 804 'getelementptr' 'B_V_3_5_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 805 [1/1] (0.00ns)   --->   "%B_V_3_6_addr = getelementptr [1000 x i8]* @B_V_3_6, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 805 'getelementptr' 'B_V_3_6_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 806 [1/1] (0.00ns)   --->   "%B_V_3_7_addr = getelementptr [1000 x i8]* @B_V_3_7, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 806 'getelementptr' 'B_V_3_7_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 807 [1/1] (0.00ns)   --->   "%B_V_3_8_addr = getelementptr [1000 x i8]* @B_V_3_8, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 807 'getelementptr' 'B_V_3_8_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 808 [1/1] (0.00ns)   --->   "%B_V_3_9_addr = getelementptr [1000 x i8]* @B_V_3_9, i64 0, i64 %tmp_62_cast" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 808 'getelementptr' 'B_V_3_9_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 809 [1/1] (1.42ns)   --->   "switch i9 %arrayNo1, label %branch74 [
    i9 0, label %branch50
    i9 1, label %branch51
    i9 2, label %branch52
    i9 3, label %branch53
    i9 4, label %branch54
    i9 5, label %branch55
    i9 6, label %branch56
    i9 7, label %branch57
    i9 8, label %branch58
    i9 9, label %branch59
    i9 10, label %branch60
    i9 11, label %branch61
    i9 12, label %branch62
    i9 13, label %branch63
    i9 14, label %branch64
    i9 15, label %branch65
    i9 16, label %branch66
    i9 17, label %branch67
    i9 18, label %branch68
    i9 19, label %branch69
    i9 20, label %branch70
    i9 21, label %branch71
    i9 22, label %branch72
    i9 23, label %branch73
  ]" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 809 'switch' <Predicate = (or_cond)> <Delay = 1.42>
ST_39 : Operation 810 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_23_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 810 'store' <Predicate = (or_cond & arrayNo1 == 23)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 811 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 811 'br' <Predicate = (or_cond & arrayNo1 == 23)> <Delay = 0.00>
ST_39 : Operation 812 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_22_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 812 'store' <Predicate = (or_cond & arrayNo1 == 22)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 813 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 813 'br' <Predicate = (or_cond & arrayNo1 == 22)> <Delay = 0.00>
ST_39 : Operation 814 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_21_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 814 'store' <Predicate = (or_cond & arrayNo1 == 21)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 815 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 815 'br' <Predicate = (or_cond & arrayNo1 == 21)> <Delay = 0.00>
ST_39 : Operation 816 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_20_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 816 'store' <Predicate = (or_cond & arrayNo1 == 20)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 817 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 817 'br' <Predicate = (or_cond & arrayNo1 == 20)> <Delay = 0.00>
ST_39 : Operation 818 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_19_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 818 'store' <Predicate = (or_cond & arrayNo1 == 19)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 819 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 819 'br' <Predicate = (or_cond & arrayNo1 == 19)> <Delay = 0.00>
ST_39 : Operation 820 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_18_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 820 'store' <Predicate = (or_cond & arrayNo1 == 18)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 821 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 821 'br' <Predicate = (or_cond & arrayNo1 == 18)> <Delay = 0.00>
ST_39 : Operation 822 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_17_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 822 'store' <Predicate = (or_cond & arrayNo1 == 17)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 823 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 823 'br' <Predicate = (or_cond & arrayNo1 == 17)> <Delay = 0.00>
ST_39 : Operation 824 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_16_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 824 'store' <Predicate = (or_cond & arrayNo1 == 16)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 825 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 825 'br' <Predicate = (or_cond & arrayNo1 == 16)> <Delay = 0.00>
ST_39 : Operation 826 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_15_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 826 'store' <Predicate = (or_cond & arrayNo1 == 15)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 827 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 827 'br' <Predicate = (or_cond & arrayNo1 == 15)> <Delay = 0.00>
ST_39 : Operation 828 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_14_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 828 'store' <Predicate = (or_cond & arrayNo1 == 14)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 829 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 829 'br' <Predicate = (or_cond & arrayNo1 == 14)> <Delay = 0.00>
ST_39 : Operation 830 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_13_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 830 'store' <Predicate = (or_cond & arrayNo1 == 13)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 831 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 831 'br' <Predicate = (or_cond & arrayNo1 == 13)> <Delay = 0.00>
ST_39 : Operation 832 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_12_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 832 'store' <Predicate = (or_cond & arrayNo1 == 12)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 833 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 833 'br' <Predicate = (or_cond & arrayNo1 == 12)> <Delay = 0.00>
ST_39 : Operation 834 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_11_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 834 'store' <Predicate = (or_cond & arrayNo1 == 11)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 835 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 835 'br' <Predicate = (or_cond & arrayNo1 == 11)> <Delay = 0.00>
ST_39 : Operation 836 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_10_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 836 'store' <Predicate = (or_cond & arrayNo1 == 10)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 837 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 837 'br' <Predicate = (or_cond & arrayNo1 == 10)> <Delay = 0.00>
ST_39 : Operation 838 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_9_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 838 'store' <Predicate = (or_cond & arrayNo1 == 9)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 839 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 839 'br' <Predicate = (or_cond & arrayNo1 == 9)> <Delay = 0.00>
ST_39 : Operation 840 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_8_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 840 'store' <Predicate = (or_cond & arrayNo1 == 8)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 841 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 841 'br' <Predicate = (or_cond & arrayNo1 == 8)> <Delay = 0.00>
ST_39 : Operation 842 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_7_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 842 'store' <Predicate = (or_cond & arrayNo1 == 7)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 843 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 843 'br' <Predicate = (or_cond & arrayNo1 == 7)> <Delay = 0.00>
ST_39 : Operation 844 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_6_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 844 'store' <Predicate = (or_cond & arrayNo1 == 6)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 845 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 845 'br' <Predicate = (or_cond & arrayNo1 == 6)> <Delay = 0.00>
ST_39 : Operation 846 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_5_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 846 'store' <Predicate = (or_cond & arrayNo1 == 5)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 847 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 847 'br' <Predicate = (or_cond & arrayNo1 == 5)> <Delay = 0.00>
ST_39 : Operation 848 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_4_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 848 'store' <Predicate = (or_cond & arrayNo1 == 4)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 849 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 849 'br' <Predicate = (or_cond & arrayNo1 == 4)> <Delay = 0.00>
ST_39 : Operation 850 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_3_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 850 'store' <Predicate = (or_cond & arrayNo1 == 3)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 851 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 851 'br' <Predicate = (or_cond & arrayNo1 == 3)> <Delay = 0.00>
ST_39 : Operation 852 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_2_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 852 'store' <Predicate = (or_cond & arrayNo1 == 2)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 853 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 853 'br' <Predicate = (or_cond & arrayNo1 == 2)> <Delay = 0.00>
ST_39 : Operation 854 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_1_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 854 'store' <Predicate = (or_cond & arrayNo1 == 1)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 855 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 855 'br' <Predicate = (or_cond & arrayNo1 == 1)> <Delay = 0.00>
ST_39 : Operation 856 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_0_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 856 'store' <Predicate = (or_cond & arrayNo1 == 0)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 857 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 857 'br' <Predicate = (or_cond & arrayNo1 == 0)> <Delay = 0.00>
ST_39 : Operation 858 [1/1] (2.56ns)   --->   "store i8 %tmp_52, i8* %B_V_3_24_addr, align 1" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 858 'store' <Predicate = (or_cond & arrayNo1 != 0 & arrayNo1 != 1 & arrayNo1 != 2 & arrayNo1 != 3 & arrayNo1 != 4 & arrayNo1 != 5 & arrayNo1 != 6 & arrayNo1 != 7 & arrayNo1 != 8 & arrayNo1 != 9 & arrayNo1 != 10 & arrayNo1 != 11 & arrayNo1 != 12 & arrayNo1 != 13 & arrayNo1 != 14 & arrayNo1 != 15 & arrayNo1 != 16 & arrayNo1 != 17 & arrayNo1 != 18 & arrayNo1 != 19 & arrayNo1 != 20 & arrayNo1 != 21 & arrayNo1 != 22 & arrayNo1 != 23)> <Delay = 2.56> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_39 : Operation 859 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 859 'br' <Predicate = (or_cond & arrayNo1 != 0 & arrayNo1 != 1 & arrayNo1 != 2 & arrayNo1 != 3 & arrayNo1 != 4 & arrayNo1 != 5 & arrayNo1 != 6 & arrayNo1 != 7 & arrayNo1 != 8 & arrayNo1 != 9 & arrayNo1 != 10 & arrayNo1 != 11 & arrayNo1 != 12 & arrayNo1 != 13 & arrayNo1 != 14 & arrayNo1 != 15 & arrayNo1 != 16 & arrayNo1 != 17 & arrayNo1 != 18 & arrayNo1 != 19 & arrayNo1 != 20 & arrayNo1 != 21 & arrayNo1 != 22 & arrayNo1 != 23)> <Delay = 0.00>
ST_39 : Operation 860 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_56)" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:88]   --->   Operation 860 'write' <Predicate = (or_cond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_39 : Operation 861 [1/1] (0.00ns)   --->   "br label %5" [LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 861 'br' <Predicate = (or_cond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:28) [61]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:30) [62]  (3.63 ns)

 <State 2>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:32) [63]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:34) [64]  (3.63 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:36) [65]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:38) [66]  (3.63 ns)

 <State 4>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:40) [67]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:42) [68]  (3.63 ns)

 <State 5>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:44) [69]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:46) [70]  (3.63 ns)

 <State 6>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:48) [71]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:50) [72]  (3.63 ns)

 <State 7>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:52) [73]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:54) [74]  (3.63 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp25', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:147) [85]  (8.51 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('KER_bound', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:147) [87]  (8.51 ns)

 <State 10>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:151) [90]  (0 ns)
	'add' operation ('i', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:151) [92]  (2.55 ns)

 <State 11>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:153) [97]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:154) [98]  (3.63 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 8.51ns
The critical path consists of the following:
	'load' operation ('OFMDim_current_load', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:100) on static variable 'OFMDim_current' [116]  (0 ns)
	'mul' operation ('A_COL_ITER', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:100) [117]  (8.51 ns)

 <State 14>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_40', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:104) [123]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 15>: 2.64ns
The critical path consists of the following:
	'icmp' operation ('tmp_41', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:107) [134]  (1.66 ns)
	blocking operation 0.978 ns on control path)

 <State 16>: 5.96ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:111) [254]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112) of variable 'tmp_55', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:112 on array 'A_V_3_23' [285]  (2.32 ns)

 <State 17>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next7') [375]  (1.77 ns)

 <State 18>: 7.01ns
The critical path consists of the following:
	'phi' operation ('ib', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) with incoming values : ('tmp_46_mid2_v', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [376]  (0 ns)
	'add' operation ('ib', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:123) [383]  (2.55 ns)
	'select' operation ('tmp_46_mid2_v', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [388]  (0.698 ns)
	'add' operation ('tmp_66', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [393]  (0 ns)
	'add' operation ('tmp_67', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [424]  (3.76 ns)

 <State 19>: 2.57ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_3_1_addr_2', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [427]  (0 ns)
	'load' operation ('B_V_3_1_load', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) on array 'B_V_3_1' [459]  (2.57 ns)

 <State 20>: 6.74ns
The critical path consists of the following:
	'load' operation ('B_V_3_19_load', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) on array 'B_V_3_19' [567]  (2.57 ns)
	'mul' operation ('ret_V_18', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [569]  (4.17 ns)

 <State 21>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[627] ('ret_V_19', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [575]  (3.36 ns)
	'add' operation of DSP[627] ('tmp21', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [627]  (3.02 ns)
	'add' operation of DSP[628] ('tmp20', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [628]  (3.02 ns)

 <State 22>: 10.6ns
The critical path consists of the following:
	'mul' operation of DSP[602] ('ret_V', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [455]  (3.36 ns)
	'add' operation of DSP[602] ('tmp4', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [602]  (3.02 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [607]  (2.11 ns)
	'add' operation ('tmp2', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [617]  (2.14 ns)

 <State 23>: 6.8ns
The critical path consists of the following:
	'add' operation ('tmp_44', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [639]  (2.17 ns)
	'add' operation ('sum_V_s', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:129) [641]  (2.31 ns)
	'sub' operation ('p_neg', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132) [648]  (2.31 ns)

 <State 24>: 6.74ns
The critical path consists of the following:
	'sub' operation ('p_neg_t', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132) [652]  (2.34 ns)
	'select' operation ('output_data', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:132) [656]  (0.766 ns)
	fifo write on port 'out_stream_V_V' (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:134) [658]  (3.63 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_32', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:77) [674]  (8.51 ns)

 <State 27>: 8.05ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:81) [681]  (0 ns)
	'icmp' operation ('tmp_58', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:81) [689]  (1.66 ns)
	'select' operation ('j_mid2', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:81) [690]  (0.968 ns)
	'urem' operation ('newIndex3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91) [711]  (3.74 ns)
	blocking operation 1.68 ns on control path)

 <State 28>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91) [711]  (3.74 ns)

 <State 29>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91) [711]  (3.74 ns)

 <State 30>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91) [711]  (3.74 ns)

 <State 31>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91) [711]  (3.74 ns)

 <State 32>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91) [711]  (3.74 ns)

 <State 33>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91) [711]  (3.74 ns)

 <State 34>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91) [711]  (3.74 ns)

 <State 35>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91) [711]  (3.74 ns)

 <State 36>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91) [711]  (3.74 ns)

 <State 37>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91) [711]  (3.74 ns)

 <State 38>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[708] ('mul1', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91) [708]  (6.38 ns)

 <State 39>: 7.95ns
The critical path consists of the following:
	'urem' operation ('newIndex3', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91) [711]  (3.74 ns)
	'add' operation ('tmp_63', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91) [713]  (1.64 ns)
	'getelementptr' operation ('B_V_3_23_addr_1', LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91) [731]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h:91) of constant 0 on array 'B_V_3_23' [742]  (2.57 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
