// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Loop_realfft_be_buff (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        descramble_buf_0_M_imag_V_address0,
        descramble_buf_0_M_imag_V_ce0,
        descramble_buf_0_M_imag_V_we0,
        descramble_buf_0_M_imag_V_d0,
        descramble_buf_1_M_imag_V_address0,
        descramble_buf_1_M_imag_V_ce0,
        descramble_buf_1_M_imag_V_we0,
        descramble_buf_1_M_imag_V_d0,
        din_V_dout,
        din_V_empty_n,
        din_V_read,
        descramble_buf_0_M_real_V_address0,
        descramble_buf_0_M_real_V_ce0,
        descramble_buf_0_M_real_V_we0,
        descramble_buf_0_M_real_V_d0,
        descramble_buf_1_M_real_V_address0,
        descramble_buf_1_M_real_V_ce0,
        descramble_buf_1_M_real_V_we0,
        descramble_buf_1_M_real_V_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [7:0] descramble_buf_0_M_imag_V_address0;
output   descramble_buf_0_M_imag_V_ce0;
output   descramble_buf_0_M_imag_V_we0;
output  [15:0] descramble_buf_0_M_imag_V_d0;
output  [7:0] descramble_buf_1_M_imag_V_address0;
output   descramble_buf_1_M_imag_V_ce0;
output   descramble_buf_1_M_imag_V_we0;
output  [15:0] descramble_buf_1_M_imag_V_d0;
input  [32:0] din_V_dout;
input   din_V_empty_n;
output   din_V_read;
output  [7:0] descramble_buf_0_M_real_V_address0;
output   descramble_buf_0_M_real_V_ce0;
output   descramble_buf_0_M_real_V_we0;
output  [15:0] descramble_buf_0_M_real_V_d0;
output  [7:0] descramble_buf_1_M_real_V_address0;
output   descramble_buf_1_M_real_V_ce0;
output   descramble_buf_1_M_real_V_we0;
output  [15:0] descramble_buf_1_M_real_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg descramble_buf_0_M_imag_V_ce0;
reg descramble_buf_0_M_imag_V_we0;
reg descramble_buf_1_M_imag_V_ce0;
reg descramble_buf_1_M_imag_V_we0;
reg din_V_read;
reg descramble_buf_0_M_real_V_ce0;
reg descramble_buf_0_M_real_V_we0;
reg descramble_buf_1_M_real_V_ce0;
reg descramble_buf_1_M_real_V_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    din_V_blk_n;
wire    ap_CS_fsm_state2;
wire   [8:0] i_fu_185_p2;
reg    ap_block_state2;
reg    ap_block_state1;
wire   [0:0] exitcond2224_i_fu_203_p2;
reg   [8:0] val_assign_reg_139;
wire   [63:0] newIndex1_fu_163_p1;
wire   [0:0] tmp_27_fu_177_p3;
wire   [15:0] tmp_26_fu_171_p1;
reg   [7:0] newIndex_fu_153_p4;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (din_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (exitcond2224_i_fu_203_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (din_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (exitcond2224_i_fu_203_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        val_assign_reg_139 <= i_fu_185_p2;
    end else if (((~((ap_start == 1'b0) | (din_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (exitcond2224_i_fu_203_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        val_assign_reg_139 <= 9'd0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (din_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (exitcond2224_i_fu_203_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (din_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (exitcond2224_i_fu_203_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (din_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state2))) begin
        descramble_buf_0_M_imag_V_ce0 = 1'b1;
    end else begin
        descramble_buf_0_M_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (din_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_27_fu_177_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        descramble_buf_0_M_imag_V_we0 = 1'b1;
    end else begin
        descramble_buf_0_M_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (din_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state2))) begin
        descramble_buf_0_M_real_V_ce0 = 1'b1;
    end else begin
        descramble_buf_0_M_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (din_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_27_fu_177_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        descramble_buf_0_M_real_V_we0 = 1'b1;
    end else begin
        descramble_buf_0_M_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (din_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state2))) begin
        descramble_buf_1_M_imag_V_ce0 = 1'b1;
    end else begin
        descramble_buf_1_M_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (din_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_27_fu_177_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        descramble_buf_1_M_imag_V_we0 = 1'b1;
    end else begin
        descramble_buf_1_M_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (din_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state2))) begin
        descramble_buf_1_M_real_V_ce0 = 1'b1;
    end else begin
        descramble_buf_1_M_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (din_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_27_fu_177_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        descramble_buf_1_M_real_V_we0 = 1'b1;
    end else begin
        descramble_buf_1_M_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state2))) begin
        din_V_blk_n = din_V_empty_n;
    end else begin
        din_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (din_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state2))) begin
        din_V_read = 1'b1;
    end else begin
        din_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2 = ((ap_start == 1'b0) | (din_V_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign descramble_buf_0_M_imag_V_address0 = newIndex1_fu_163_p1;

assign descramble_buf_0_M_imag_V_d0 = {{din_V_dout[31:16]}};

assign descramble_buf_0_M_real_V_address0 = newIndex1_fu_163_p1;

assign descramble_buf_0_M_real_V_d0 = tmp_26_fu_171_p1;

assign descramble_buf_1_M_imag_V_address0 = newIndex1_fu_163_p1;

assign descramble_buf_1_M_imag_V_d0 = {{din_V_dout[31:16]}};

assign descramble_buf_1_M_real_V_address0 = newIndex1_fu_163_p1;

assign descramble_buf_1_M_real_V_d0 = tmp_26_fu_171_p1;

assign exitcond2224_i_fu_203_p2 = ((val_assign_reg_139 == 9'd511) ? 1'b1 : 1'b0);

assign i_fu_185_p2 = (9'd1 + val_assign_reg_139);

assign newIndex1_fu_163_p1 = newIndex_fu_153_p4;

integer ap_tvar_int_0;

always @ (val_assign_reg_139) begin
    for (ap_tvar_int_0 = 8 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 8 - 1) begin
            newIndex_fu_153_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            newIndex_fu_153_p4[ap_tvar_int_0] = val_assign_reg_139[8 - ap_tvar_int_0];
        end
    end
end

assign tmp_26_fu_171_p1 = din_V_dout[15:0];

assign tmp_27_fu_177_p3 = val_assign_reg_139[32'd0];

endmodule //Loop_realfft_be_buff
