

================================================================
== Vitis HLS Report for 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3'
================================================================
* Date:           Thu Jan  5 05:21:19 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AAHLS_Final_Project_deploy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.877 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5004|     5004|  50.040 us|  50.040 us|  5004|  5004|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_2_VITIS_LOOP_22_3  |     5002|     5002|         4|          1|          1|  5000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.87>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 8 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %AM_out_V_dest_V, i1 %AM_out_V_id_V, i1 %AM_out_V_last_V, i1 %AM_out_V_user_V, i4 %AM_out_V_strb_V, i4 %AM_out_V_keep_V, i32 %AM_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc18"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [AAHLS_Final_Project_deploy/HDC.cpp:21]   --->   Operation 15 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.09ns)   --->   "%icmp_ln21 = icmp_eq  i13 %indvar_flatten_load, i13 5000" [AAHLS_Final_Project_deploy/HDC.cpp:21]   --->   Operation 17 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.67ns)   --->   "%add_ln21_1 = add i13 %indvar_flatten_load, i13 1" [AAHLS_Final_Project_deploy/HDC.cpp:21]   --->   Operation 18 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc21, void %hdc_maxi_label0.exitStub" [AAHLS_Final_Project_deploy/HDC.cpp:21]   --->   Operation 19 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [AAHLS_Final_Project_deploy/HDC.cpp:22]   --->   Operation 20 'load' 'j_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_1_load = load i3 %i_1" [AAHLS_Final_Project_deploy/HDC.cpp:21]   --->   Operation 21 'load' 'i_1_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.65ns)   --->   "%add_ln21 = add i3 %i_1_load, i3 1" [AAHLS_Final_Project_deploy/HDC.cpp:21]   --->   Operation 22 'add' 'add_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.77ns)   --->   "%icmp_ln22 = icmp_eq  i10 %j_load, i10 1000" [AAHLS_Final_Project_deploy/HDC.cpp:22]   --->   Operation 23 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.68ns)   --->   "%select_ln21 = select i1 %icmp_ln22, i10 0, i10 %j_load" [AAHLS_Final_Project_deploy/HDC.cpp:21]   --->   Operation 24 'select' 'select_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.98ns)   --->   "%select_ln21_1 = select i1 %icmp_ln22, i3 %add_ln21, i3 %i_1_load" [AAHLS_Final_Project_deploy/HDC.cpp:21]   --->   Operation 25 'select' 'select_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i3 %select_ln21_1" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 26 'zext' 'zext_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 27 [3/3] (1.05ns) (grouped into DSP with root node add_ln24)   --->   "%mul_ln24 = mul i11 %zext_ln24, i11 250" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 27 'mul' 'mul_ln24' <Predicate = (!icmp_ln21)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_33 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %AM_out_V_data_V, i4 %AM_out_V_keep_V, i4 %AM_out_V_strb_V, i1 %AM_out_V_user_V, i1 %AM_out_V_last_V, i1 %AM_out_V_id_V, i1 %AM_out_V_dest_V"   --->   Operation 28 'read' 'empty_33' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node shl_ln24)   --->   "%tmp_data_V = extractvalue i44 %empty_33"   --->   Operation 29 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i10 %select_ln21" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 30 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node shl_ln24)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %trunc_ln24, i5 0" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 31 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %select_ln21, i32 2, i32 9" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 32 'partselect' 'lshr_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node shl_ln24)   --->   "%zext_ln24_3 = zext i7 %shl_ln1" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 33 'zext' 'zext_ln24_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node shl_ln24)   --->   "%zext_ln24_4 = zext i32 %tmp_data_V" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 34 'zext' 'zext_ln24_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln24 = shl i128 %zext_ln24_4, i128 %zext_ln24_3" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 35 'shl' 'shl_ln24' <Predicate = (!icmp_ln21)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln22 = add i10 %select_ln21, i10 1" [AAHLS_Final_Project_deploy/HDC.cpp:22]   --->   Operation 36 'add' 'add_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln22 = store i13 %add_ln21_1, i13 %indvar_flatten" [AAHLS_Final_Project_deploy/HDC.cpp:22]   --->   Operation 37 'store' 'store_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln22 = store i3 %select_ln21_1, i3 %i_1" [AAHLS_Final_Project_deploy/HDC.cpp:22]   --->   Operation 38 'store' 'store_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln22 = store i10 %add_ln22, i10 %j" [AAHLS_Final_Project_deploy/HDC.cpp:22]   --->   Operation 39 'store' 'store_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 40 [2/3] (1.05ns) (grouped into DSP with root node add_ln24)   --->   "%mul_ln24 = mul i11 %zext_ln24, i11 250" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 40 'mul' 'mul_ln24' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 41 [1/3] (0.00ns) (grouped into DSP with root node add_ln24)   --->   "%mul_ln24 = mul i11 %zext_ln24, i11 250" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 41 'mul' 'mul_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i8 %lshr_ln" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 42 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln24 = add i11 %mul_ln24, i11 %zext_ln24_1" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 43 'add' 'add_ln24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.92>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_21_2_VITIS_LOOP_22_3_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5000, i64 5000, i64 5000"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [AAHLS_Final_Project_deploy/HDC.cpp:23]   --->   Operation 47 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln24 = add i11 %mul_ln24, i11 %zext_ln24_1" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 48 'add' 'add_ln24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i11 %add_ln24" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 49 'zext' 'zext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%AM_addr = getelementptr i128 %AM, i64 0, i64 %zext_ln24_2" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 50 'getelementptr' 'AM_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln24 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %AM" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 51 'specbramwithbyteenable' 'specbramwithbyteenable_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%udiv = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln24, i2 0" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 52 'bitconcatenate' 'udiv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i4 %udiv" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 53 'zext' 'zext_ln24_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.66ns)   --->   "%shl_ln24_1 = shl i16 15, i16 %zext_ln24_5" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 54 'shl' 'shl_ln24_1' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln24 = store void @_ssdm_op_Write.bram.i128, i11 %AM_addr, i128 %shl_ln24, i16 %shl_ln24_1" [AAHLS_Final_Project_deploy/HDC.cpp:24]   --->   Operation 55 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1250> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc18" [AAHLS_Final_Project_deploy/HDC.cpp:22]   --->   Operation 56 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AM_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AM_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AM_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AM_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AM_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AM_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AM_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                           (alloca                ) [ 01000]
i_1                         (alloca                ) [ 01000]
indvar_flatten              (alloca                ) [ 01000]
specinterface_ln0           (specinterface         ) [ 00000]
store_ln0                   (store                 ) [ 00000]
store_ln0                   (store                 ) [ 00000]
store_ln0                   (store                 ) [ 00000]
br_ln0                      (br                    ) [ 00000]
indvar_flatten_load         (load                  ) [ 00000]
specpipeline_ln0            (specpipeline          ) [ 00000]
icmp_ln21                   (icmp                  ) [ 01110]
add_ln21_1                  (add                   ) [ 00000]
br_ln21                     (br                    ) [ 00000]
j_load                      (load                  ) [ 00000]
i_1_load                    (load                  ) [ 00000]
add_ln21                    (add                   ) [ 00000]
icmp_ln22                   (icmp                  ) [ 00000]
select_ln21                 (select                ) [ 00000]
select_ln21_1               (select                ) [ 00000]
zext_ln24                   (zext                  ) [ 01110]
empty_33                    (read                  ) [ 00000]
tmp_data_V                  (extractvalue          ) [ 00000]
trunc_ln24                  (trunc                 ) [ 01111]
shl_ln1                     (bitconcatenate        ) [ 00000]
lshr_ln                     (partselect            ) [ 01110]
zext_ln24_3                 (zext                  ) [ 00000]
zext_ln24_4                 (zext                  ) [ 00000]
shl_ln24                    (shl                   ) [ 01111]
add_ln22                    (add                   ) [ 00000]
store_ln22                  (store                 ) [ 00000]
store_ln22                  (store                 ) [ 00000]
store_ln22                  (store                 ) [ 00000]
mul_ln24                    (mul                   ) [ 01001]
zext_ln24_1                 (zext                  ) [ 01001]
specloopname_ln0            (specloopname          ) [ 00000]
empty                       (speclooptripcount     ) [ 00000]
specpipeline_ln0            (specpipeline          ) [ 00000]
specloopname_ln23           (specloopname          ) [ 00000]
add_ln24                    (add                   ) [ 00000]
zext_ln24_2                 (zext                  ) [ 00000]
AM_addr                     (getelementptr         ) [ 00000]
specbramwithbyteenable_ln24 (specbramwithbyteenable) [ 00000]
udiv                        (bitconcatenate        ) [ 00000]
zext_ln24_5                 (zext                  ) [ 00000]
shl_ln24_1                  (shl                   ) [ 00000]
store_ln24                  (store                 ) [ 00000]
br_ln22                     (br                    ) [ 00000]
ret_ln0                     (ret                   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AM_out_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AM_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AM_out_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AM_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AM_out_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AM_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AM_out_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AM_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AM_out_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AM_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AM_out_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AM_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AM_out_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AM_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AM">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_21_2_VITIS_LOOP_22_3_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i128"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="j_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="empty_33_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="44" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="0" index="3" bw="4" slack="0"/>
<pin id="103" dir="0" index="4" bw="1" slack="0"/>
<pin id="104" dir="0" index="5" bw="1" slack="0"/>
<pin id="105" dir="0" index="6" bw="1" slack="0"/>
<pin id="106" dir="0" index="7" bw="1" slack="0"/>
<pin id="107" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_33/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="AM_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="128" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="11" slack="0"/>
<pin id="120" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AM_addr/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln24_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="125" dir="0" index="1" bw="128" slack="3"/>
<pin id="126" dir="0" index="2" bw="16" slack="0"/>
<pin id="127" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="13" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="3" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="10" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvar_flatten_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="13" slack="0"/>
<pin id="145" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln21_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="0"/>
<pin id="148" dir="0" index="1" bw="13" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln21_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="13" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="j_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_1_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln21_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln22_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="0" index="1" bw="6" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln21_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="10" slack="0"/>
<pin id="180" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln21_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln24_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_data_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="44" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln24_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="shl_ln1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="2" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="lshr_ln_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="10" slack="0"/>
<pin id="215" dir="0" index="2" bw="3" slack="0"/>
<pin id="216" dir="0" index="3" bw="5" slack="0"/>
<pin id="217" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln24_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln24_4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_4/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="shl_ln24_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln24/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln22_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln22_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="0"/>
<pin id="244" dir="0" index="1" bw="13" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln22_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="0" index="1" bw="3" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln22_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="0"/>
<pin id="254" dir="0" index="1" bw="10" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln24_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="2"/>
<pin id="259" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln24_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="udiv_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="2" slack="3"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="udiv/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln24_5_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_5/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="shl_ln24_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln24_1/4 "/>
</bind>
</comp>

<comp id="282" class="1007" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln24/1 add_ln24/3 "/>
</bind>
</comp>

<comp id="291" class="1005" name="j_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="298" class="1005" name="i_1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="indvar_flatten_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="13" slack="0"/>
<pin id="307" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="312" class="1005" name="icmp_ln21_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="2"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="316" class="1005" name="zext_ln24_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="11" slack="1"/>
<pin id="318" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="321" class="1005" name="trunc_ln24_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="3"/>
<pin id="323" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="326" class="1005" name="lshr_ln_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="2"/>
<pin id="328" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="331" class="1005" name="shl_ln24_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="128" slack="3"/>
<pin id="333" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="shl_ln24 "/>
</bind>
</comp>

<comp id="336" class="1005" name="zext_ln24_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="1"/>
<pin id="338" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="98" pin=5"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="98" pin=6"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="98" pin=7"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="74" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="158" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="158" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="170" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="164" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="161" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="98" pin="8"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="176" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="52" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="54" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="176" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="58" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="60" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="225"><net_src comp="204" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="196" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="222" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="176" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="62" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="152" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="184" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="236" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="269"><net_src comp="78" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="80" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="274"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="82" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="2"/><net_sink comp="123" pin=2"/></net>

<net id="287"><net_src comp="192" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="48" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="257" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="290"><net_src comp="282" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="294"><net_src comp="86" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="301"><net_src comp="90" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="308"><net_src comp="94" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="315"><net_src comp="146" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="192" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="324"><net_src comp="200" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="329"><net_src comp="212" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="334"><net_src comp="230" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="339"><net_src comp="257" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="282" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AM | {4 }
 - Input state : 
	Port: hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 : AM_out_V_data_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 : AM_out_V_keep_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 : AM_out_V_strb_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 : AM_out_V_user_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 : AM_out_V_last_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 : AM_out_V_id_V | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 : AM_out_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln21 : 2
		add_ln21_1 : 2
		br_ln21 : 3
		j_load : 1
		i_1_load : 1
		add_ln21 : 2
		icmp_ln22 : 2
		select_ln21 : 3
		select_ln21_1 : 3
		zext_ln24 : 4
		mul_ln24 : 5
		trunc_ln24 : 4
		shl_ln1 : 5
		lshr_ln : 4
		zext_ln24_3 : 6
		zext_ln24_4 : 1
		shl_ln24 : 7
		add_ln22 : 4
		store_ln22 : 3
		store_ln22 : 4
		store_ln22 : 5
	State 2
	State 3
		add_ln24 : 1
	State 4
		zext_ln24_2 : 1
		AM_addr : 2
		zext_ln24_5 : 1
		shl_ln24_1 : 2
		store_ln24 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    shl   |    shl_ln24_fu_230   |    0    |    0    |   100   |
|          |   shl_ln24_1_fu_275  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln21_1_fu_152  |    0    |    0    |    14   |
|    add   |    add_ln21_fu_164   |    0    |    0    |    11   |
|          |    add_ln22_fu_236   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln21_fu_146   |    0    |    0    |    12   |
|          |   icmp_ln22_fu_170   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln21_fu_176  |    0    |    0    |    10   |
|          | select_ln21_1_fu_184 |    0    |    0    |    3    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_282      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   read   |  empty_33_read_fu_98 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln24_fu_192   |    0    |    0    |    0    |
|          |  zext_ln24_3_fu_222  |    0    |    0    |    0    |
|   zext   |  zext_ln24_4_fu_226  |    0    |    0    |    0    |
|          |  zext_ln24_1_fu_257  |    0    |    0    |    0    |
|          |  zext_ln24_2_fu_260  |    0    |    0    |    0    |
|          |  zext_ln24_5_fu_271  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|extractvalue|   tmp_data_V_fu_196  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln24_fu_200  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|    shl_ln1_fu_204    |    0    |    0    |    0    |
|          |      udiv_fu_264     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|    lshr_ln_fu_212    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   185   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_1_reg_298     |    3   |
|   icmp_ln21_reg_312  |    1   |
|indvar_flatten_reg_305|   13   |
|       j_reg_291      |   10   |
|    lshr_ln_reg_326   |    8   |
|   shl_ln24_reg_331   |   128  |
|  trunc_ln24_reg_321  |    2   |
|  zext_ln24_1_reg_336 |   11   |
|   zext_ln24_reg_316  |   11   |
+----------------------+--------+
|         Total        |   187  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_282 |  p0  |   2  |   3  |    6   ||    9    |
| grp_fu_282 |  p1  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   22   ||  3.176  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   185  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   187  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   187  |   203  |
+-----------+--------+--------+--------+--------+
