# Full_Adder-using-LT-SPICE
Designed CMOS Full Adder in 180 nm technology Node using LTSpice. 
With proper sizing of each transistor,the delay measured is 184ps and the average power dissipated is 12 uW.
