%Warning-DECLFILENAME: rtl/cache_wrapper.v:8:8: Filename 'cache_wrapper' does not match MODULE name: 'prim_arbiter_ppc'
    8 | module prim_arbiter_ppc (
      |        ^~~~~~~~~~~~~~~~
                       ... For warning description see https://verilator.org/warn/DECLFILENAME?v=5.036
                       ... Use "/* verilator lint_off DECLFILENAME */" and lint_on around source to disable this message.
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:2096:6: Cell pin connected by name with empty reference: 'cnt_after_commit_o'
 2096 |     .cnt_after_commit_o(),
      |      ^~~~~~~~~~~~~~~~~~
                          ... For warning description see https://verilator.org/warn/PINCONNECTEMPTY?v=5.036
                          ... Use "/* verilator lint_off PINCONNECTEMPTY */" and lint_on around source to disable this message.
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:2116:6: Cell pin connected by name with empty reference: 'cnt_after_commit_o'
 2116 |     .cnt_after_commit_o(),
      |      ^~~~~~~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5314:4: Cell pin connected by name with empty reference: 'full_o'
 5314 |   .full_o(),
      |    ^~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5315:4: Cell pin connected by name with empty reference: 'depth_o'
 5315 |   .depth_o(),
      |    ^~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5331:4: Cell pin connected by name with empty reference: 'rvalid_o'
 5331 |   .rvalid_o(),
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5334:4: Cell pin connected by name with empty reference: 'full_o'
 5334 |   .full_o(),
      |    ^~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5335:4: Cell pin connected by name with empty reference: 'depth_o'
 5335 |   .depth_o(),
      |    ^~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5354:6: Cell pin connected by name with empty reference: 'rvalid_o'
 5354 |     .rvalid_o(),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5357:6: Cell pin connected by name with empty reference: 'full_o'
 5357 |     .full_o(),
      |      ^~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5358:6: Cell pin connected by name with empty reference: 'depth_o'
 5358 |     .depth_o(),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5359:6: Cell pin connected by name with empty reference: 'err_o'
 5359 |     .err_o()
      |      ^~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5389:4: Cell pin connected by name with empty reference: 'full_o'
 5389 |   .full_o(),
      |    ^~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5390:4: Cell pin connected by name with empty reference: 'depth_o'
 5390 |   .depth_o(),
      |    ^~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6142:4: Cell pin connected by name with empty reference: 'data_o'
 6142 |   .data_o(),
      |    ^~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6143:4: Cell pin connected by name with empty reference: 'syndrome_o'
 6143 |   .syndrome_o(),
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6317:4: Cell pin connected by name with empty reference: 'data_o'
 6317 |   .data_o(),
      |    ^~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6318:4: Cell pin connected by name with empty reference: 'syndrome_o'
 6318 |   .syndrome_o(),
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6687:4: Cell pin connected by name with empty reference: 'wdepth_o'
 6687 |   .wdepth_o(),
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6688:4: Cell pin connected by name with empty reference: 'rdepth_o'
 6688 |   .rdepth_o()
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6708:4: Cell pin connected by name with empty reference: 'wdepth_o'
 6708 |   .wdepth_o(),
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6709:4: Cell pin connected by name with empty reference: 'rdepth_o'
 6709 |   .rdepth_o()
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6790:4: Cell pin connected by name with empty reference: 'full_o'
 6790 |   .full_o(),
      |    ^~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6791:4: Cell pin connected by name with empty reference: 'depth_o'
 6791 |   .depth_o(),
      |    ^~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6792:4: Cell pin connected by name with empty reference: 'err_o'
 6792 |   .err_o()
      |    ^~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6811:4: Cell pin connected by name with empty reference: 'full_o'
 6811 |   .full_o(),
      |    ^~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6812:4: Cell pin connected by name with empty reference: 'depth_o'
 6812 |   .depth_o(),
      |    ^~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6813:4: Cell pin connected by name with empty reference: 'err_o'
 6813 |   .err_o()
      |    ^~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6872:4: Cell pin connected by name with empty reference: 'data_o'
 6872 |   .data_o(),
      |    ^~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6873:4: Cell pin connected by name with empty reference: 'syndrome_o'
 6873 |   .syndrome_o(),
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7129:4: Cell pin connected by name with empty reference: 'spare_rsp_o'
 7129 |   .spare_rsp_o()
      |    ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7478:6: Cell pin connected by name with empty reference: 'spare_req_o'
 7478 |     .spare_req_o(),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7480:6: Cell pin connected by name with empty reference: 'spare_rsp_o'
 7480 |     .spare_rsp_o()
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7688:6: Cell pin connected by name with empty reference: 'spare_req_o'
 7688 |     .spare_req_o(),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7690:6: Cell pin connected by name with empty reference: 'spare_rsp_o'
 7690 |     .spare_rsp_o()
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7709:4: Cell pin connected by name with empty reference: 'spare_req_o'
 7709 |   .spare_req_o(),
      |    ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7711:4: Cell pin connected by name with empty reference: 'spare_rsp_o'
 7711 |   .spare_rsp_o()
      |    ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7739:6: Cell pin connected by name with empty reference: 'idx_o'
 7739 |     .idx_o(),
      |      ^~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7757:6: Cell pin connected by name with empty reference: 'idx_o'
 7757 |     .idx_o(),
      |      ^~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:8414:6: Cell pin connected by name with empty reference: 'rvalid_o'
 8414 |     .rvalid_o(),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:8417:6: Cell pin connected by name with empty reference: 'full_o'
 8417 |     .full_o(),
      |      ^~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:8418:6: Cell pin connected by name with empty reference: 'depth_o'
 8418 |     .depth_o(),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:8419:6: Cell pin connected by name with empty reference: 'err_o'
 8419 |     .err_o()
      |      ^~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:8545:6: Cell pin connected by name with empty reference: 'rvalid_o'
 8545 |     .rvalid_o(),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:8548:6: Cell pin connected by name with empty reference: 'full_o'
 8548 |     .full_o(),
      |      ^~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:8550:6: Cell pin connected by name with empty reference: 'err_o'
 8550 |     .err_o()
      |      ^~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:9185:4: Cell pin connected by name with empty reference: 'intg_error_o'
 9185 |   .intg_error_o(),
      |    ^~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:9244:4: Cell pin connected by name with empty reference: 'qe'
 9244 |   .qe(),
      |    ^~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:9246:4: Cell pin connected by name with empty reference: 'ds'
 9246 |   .ds(),
      |    ^~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:9265:4: Cell pin connected by name with empty reference: 'qe'
 9265 |   .qe(),
      |    ^~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:9267:4: Cell pin connected by name with empty reference: 'ds'
 9267 |   .ds(),
      |    ^~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:9286:4: Cell pin connected by name with empty reference: 'qe'
 9286 |   .qe(),
      |    ^~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:9288:4: Cell pin connected by name with empty reference: 'ds'
 9288 |   .ds(),
      |    ^~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:9301:4: Cell pin connected by name with empty reference: 'qe'
 9301 |   .qe(),
      |    ^~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:9303:4: Cell pin connected by name with empty reference: 'ds'
 9303 |   .ds(),
      |    ^~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:9316:4: Cell pin connected by name with empty reference: 'qe'
 9316 |   .qe(),
      |    ^~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:9318:4: Cell pin connected by name with empty reference: 'ds'
 9318 |   .ds(),
      |    ^~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:9331:4: Cell pin connected by name with empty reference: 'qe'
 9331 |   .qe(),
      |    ^~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:9333:4: Cell pin connected by name with empty reference: 'ds'
 9333 |   .ds(),
      |    ^~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:9368:4: Cell pin connected by name with empty reference: 'ds'
 9368 |   .ds(),
      |    ^~
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:9369:4: Cell pin connected by name with empty reference: 'qs'
 9369 |   .qs()
      |    ^~
%Warning-MULTITOP: rtl/cache_wrapper.v:1094:8: Multiple top level modules
                                             : ... Suggest see manual; fix the duplicates, or use --top-module to select top.
                   ... For warning description see https://verilator.org/warn/MULTITOP?v=5.036
                   ... Use "/* verilator lint_off MULTITOP */" and lint_on around source to disable this message.
                                             : ... Top module 'prim_cdc_rand_delay'
  311 | module prim_cdc_rand_delay (
      |        ^~~~~~~~~~~~~~~~~~~
                                             : ... Top module 'prim_fifo_async_simple'
 1094 | module prim_fifo_async_simple (
      |        ^~~~~~~~~~~~~~~~~~~~~~
                                             : ... Top module 'prim_fifo_async_sram_adapter'
 1197 | module prim_fifo_async_sram_adapter (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
                                             : ... Top module 'prim_filter'
 2158 | module prim_filter (
      |        ^~~~~~~~~~~
                                             : ... Top module 'prim_filter_ctr'
 2232 | module prim_filter_ctr (
      |        ^~~~~~~~~~~~~~~
                                             : ... Top module 'sram2tlul'
 3820 | module sram2tlul (
      |        ^~~~~~~~~
                                             : ... Top module 'tlul_adapter_host'
 3928 | module tlul_adapter_host (
      |        ^~~~~~~~~~~~~~~~~
                                             : ... Top module 'tlul_adapter_sram'
 4595 | module tlul_adapter_sram (
      |        ^~~~~~~~~~~~~~~~~
                                             : ... Top module 'tlul_assert_multiple'
 6032 | module tlul_assert_multiple (
      |        ^~~~~~~~~~~~~~~~~~~~
                                             : ... Top module 'tlul_fifo_async'
 6622 | module tlul_fifo_async (
      |        ^~~~~~~~~~~~~~~
                                             : ... Top module 'tlul_socket_1n'
 7036 | module tlul_socket_1n (
      |        ^~~~~~~~~~~~~~
                                             : ... Top module 'tlul_socket_m1'
 7532 | module tlul_socket_m1 (
      |        ^~~~~~~~~~~~~~
                                             : ... Top module 'cache_wrapper'
 8643 | module cache_wrapper (
      |        ^~~~~~~~~~~~~
                                             : ... Top module 'cache_wrapper_reg_top'
 9077 | module cache_wrapper_reg_top (
      |        ^~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:2353:26: Operator VAR 'ResetValue' expects 5 bits on the Initial value, but Initial value's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'prim_fifo_async_sram_adapter.u_sync_rptr_gray'
 2353 |  parameter [Width - 1:0] ResetValue = 1'sb0;
      |                          ^~~~~~~~~~
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.036
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:4182:63: Operator FUNCREF 'sv2v_cast_D6E3D' expects 2 bits on the Function Argument, but Function Argument's CONST '1'h1' generates 1 bits.
                                                 : ... note: In instance 'tlul_adapter_host'
 4182 |  localparam [OutstandingReqCntW - 1:0] OutstandingReqCntOne = sv2v_cast_D6E3D(1'b1);
      |                                                               ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:5021:20: Operator VAR 'tlul_pkg_DataWhenInstrError' expects 32 bits on the Initial value, but Initial value's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'tlul_adapter_sram'
 5021 |  localparam [31:0] tlul_pkg_DataWhenInstrError = 1'sb0;
      |                    ^~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:2353:26: Operator VAR 'ResetValue' expects 3 bits on the Initial value, but Initial value's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'tlul_fifo_async.rspfifo.sync_rptr'
 2353 |  parameter [Width - 1:0] ResetValue = 1'sb0;
      |                          ^~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:6729:19: Operator VAR 'ReqDepth' expects 32 bits on the Initial value, but Initial value's CONST '4'h1' generates 4 bits.
                                                 : ... note: In instance 'tlul_socket_1n.fifo_h'
 6729 |  parameter [31:0] ReqDepth = 2;
      |                   ^~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:6731:19: Operator VAR 'RspDepth' expects 32 bits on the Initial value, but Initial value's CONST '4'h1' generates 4 bits.
                                                 : ... note: In instance 'tlul_socket_1n.fifo_h'
 6731 |  parameter [31:0] RspDepth = 2;
      |                   ^~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:6601:20: Operator VAR 'tlul_pkg_DataWhenInstrError' expects 32 bits on the Initial value, but Initial value's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'tlul_socket_1n.gen_err_resp.err_resp'
 6601 |  localparam [31:0] tlul_pkg_DataWhenInstrError = 1'sb0;
      |                    ^~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:9273:20: Operator VAR 'sv2v_uu_u_ctrl_setting_ext_d_0' expects 16 bits on the Initial value, but Initial value's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9273 |  localparam [15:0] sv2v_uu_u_ctrl_setting_ext_d_0 = 1'sb0;
      |                    ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:9324:19: Operator VAR 'sv2v_uu_u_rdata_ext_wd_0' expects 8 bits on the Initial value, but Initial value's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9324 |  localparam [7:0] sv2v_uu_u_rdata_ext_wd_0 = 1'sb0;
      |                   ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:9353:19: Operator VAR 'sv2v_uu_u_wdata_ext_d_0' expects 8 bits on the Initial value, but Initial value's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9353 |  localparam [7:0] sv2v_uu_u_wdata_ext_d_0 = 1'sb0;
      |                   ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:2523:12: Operator FUNCREF 'sv2v_cast_39' expects 39 bits on the Function Argument, but Function Argument's VARREF 'data_i' generates 32 bits.
                                                 : ... note: In instance 'tlul_adapter_sram.u_tlul_data_integ_enc_data.u_data_gen'
 2523 |   data_o = sv2v_cast_39(data_i);
      |            ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:2055:50: Operator FUNCREF 'sv2v_cast_09B00' expects 1 bits on the Function Argument, but Function Argument's SUB generates 32 bits.
                                                : ... note: In instance 'tlul_socket_1n.gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.u_fifo_cnt'
 2055 |  assign wptr_wrap_set = incr_wptr_i & (wptr_o == sv2v_cast_09B00(Depth - 1));
      |                                                  ^~~~~~~~~~~~~~~
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.036
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:2057:50: Operator FUNCREF 'sv2v_cast_09B00' expects 1 bits on the Function Argument, but Function Argument's SUB generates 32 bits.
                                                : ... note: In instance 'tlul_socket_1n.gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.u_fifo_cnt'
 2057 |  assign rptr_wrap_set = incr_rptr_i & (rptr_o == sv2v_cast_09B00(Depth - 1));
      |                                                  ^~~~~~~~~~~~~~~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:2071:29: Operator FUNCREF 'sv2v_cast_2DA09' expects 1 bits on the Function Argument, but Function Argument's VARREF 'Depth' generates 32 bits.
                                                : ... note: In instance 'tlul_socket_1n.gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.u_fifo_cnt'
 2071 |  assign depth_o = (full_o ? sv2v_cast_2DA09(Depth) : (wptr_wrap_msb == rptr_wrap_msb ? sv2v_cast_2DA09(wptr_o) - sv2v_cast_2DA09(rptr_o) : (sv2v_cast_2DA09(Depth) - sv2v_cast_2DA09(rptr_o)) + sv2v_cast_2DA09(wptr_o)));
      |                             ^~~~~~~~~~~~~~~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:2071:141: Operator FUNCREF 'sv2v_cast_2DA09' expects 1 bits on the Function Argument, but Function Argument's VARREF 'Depth' generates 32 bits.
                                                 : ... note: In instance 'tlul_socket_1n.gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.u_fifo_cnt'
 2071 |  assign depth_o = (full_o ? sv2v_cast_2DA09(Depth) : (wptr_wrap_msb == rptr_wrap_msb ? sv2v_cast_2DA09(wptr_o) - sv2v_cast_2DA09(rptr_o) : (sv2v_cast_2DA09(Depth) - sv2v_cast_2DA09(rptr_o)) + sv2v_cast_2DA09(wptr_o)));
      |                                                                                                                                             ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:4382:12: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if'
 4382 |    reqid_q <= 1'sb0;
      |            ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:4384:12: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if'
 4384 |    reqsz_q <= 1'sb0;
      |            ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:4442:14: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if'
 4442 |      rdata_q <= 1'sb0;
      |              ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:4485:153: Operator FUNCREF 'sv2v_cast_11E70' expects 14 bits on the Function Argument, but Function Argument's CONST '1'sh0' generates 1 bits.
                                                  : ... note: In instance 'cache_wrapper_reg_top.u_reg_if'
 4485 |  assign tl_o_pre = {outstanding_q, rspop_q, 3'b000, sv2v_cast_FDEB5(reqsz_q), sv2v_cast_15E34(reqid_q), sv2v_cast_17D81(1'sb0), sv2v_cast_9783B(rdata), sv2v_cast_11E70(1'sb0), error, sv2v_cast_1(~(outstanding_q | (tl_i[7 + (top_pkg_TL_SZW + (top_pkg_TL_AIW + (top_pkg_TL_AW + (top_pkg_TL_DBW + 55))))] & busy_i)))};
      |                                                                                                                                                         ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:9541:12: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper.data_ram'
 9541 |    rdata_o <= 1'sb0;
      |            ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:9541:12: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper.tag_ram'
 9541 |    rdata_o <= 1'sb0;
      |            ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:123:11: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                : ... note: In instance 'tlul_socket_m1.gen_arb_ppc.u_reqarb'
  123 |      mask <= 1'sb0;
      |           ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:136:13: Operator ASSIGN expects 109 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                : ... note: In instance 'tlul_socket_m1.gen_arb_ppc.u_reqarb'
  136 |      data_o = 1'sb0;
      |             ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:167:11: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                : ... note: In instance 'tlul_socket_m1.gen_arb_ppc.u_reqarb'
  167 |     idx_o = 1'sb0;
      |           ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:802:37: Operator FUNCREF 'sv2v_cast_62A53' expects 3 bits on the Function Argument, but Function Argument's CONST '1'h1' generates 1 bits.
                                                : ... note: In instance 'tlul_fifo_async.rspfifo'
  802 |  assign fifo_wptr_d = fifo_wptr_q + sv2v_cast_62A53(1'b1);
      |                                     ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:808:16: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                : ... note: In instance 'tlul_fifo_async.rspfifo'
  808 |    fifo_wptr_q <= 1'sb0;
      |                ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:817:21: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                : ... note: In instance 'tlul_fifo_async.rspfifo'
  817 |    fifo_wptr_gray_q <= 1'sb0;
      |                     ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:831:37: Operator FUNCREF 'sv2v_cast_62A53' expects 3 bits on the Function Argument, but Function Argument's CONST '1'h1' generates 1 bits.
                                                : ... note: In instance 'tlul_fifo_async.rspfifo'
  831 |  assign fifo_rptr_d = fifo_rptr_q + sv2v_cast_62A53(1'b1);
      |                                     ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:837:16: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                : ... note: In instance 'tlul_fifo_async.rspfifo'
  837 |    fifo_rptr_q <= 1'sb0;
      |                ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:846:21: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                : ... note: In instance 'tlul_fifo_async.rspfifo'
  846 |    fifo_rptr_gray_q <= 1'sb0;
      |                     ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:862:21: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                : ... note: In instance 'tlul_fifo_async.rspfifo'
  862 |    fifo_rptr_sync_q <= 1'sb0;
      |                     ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:869:20: Operator FUNCREF 'sv2v_cast_62A53' expects 3 bits on the Function Argument, but Function Argument's CONST '1'h1' generates 1 bits.
                                                : ... note: In instance 'tlul_fifo_async.rspfifo'
  869 |  assign xor_mask = sv2v_cast_62A53(1'b1) << (PTR_WIDTH - 1);
      |                    ^~~~~~~~~~~~~~~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:900:35: Operator FUNCREF 'sv2v_cast_2DA09' expects 3 bits on the Function Argument, but Function Argument's VARREF 'Depth' generates 32 bits.
                                               : ... note: In instance 'tlul_fifo_async.rspfifo'
  900 |    assign wdepth_o = (full_wclk ? sv2v_cast_2DA09(Depth) : (wptr_msb == rptr_sync_msb ? sv2v_cast_2DA09(wptr_value) - sv2v_cast_2DA09(rptr_sync_value) : (sv2v_cast_2DA09(Depth) - sv2v_cast_2DA09(rptr_sync_value)) + sv2v_cast_2DA09(wptr_value)));
      |                                   ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:900:89: Operator FUNCREF 'sv2v_cast_2DA09' expects 3 bits on the Function Argument, but Function Argument's VARREF 'wptr_value' generates 2 bits.
                                                : ... note: In instance 'tlul_fifo_async.rspfifo'
  900 |    assign wdepth_o = (full_wclk ? sv2v_cast_2DA09(Depth) : (wptr_msb == rptr_sync_msb ? sv2v_cast_2DA09(wptr_value) - sv2v_cast_2DA09(rptr_sync_value) : (sv2v_cast_2DA09(Depth) - sv2v_cast_2DA09(rptr_sync_value)) + sv2v_cast_2DA09(wptr_value)));
      |                                                                                         ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:900:119: Operator FUNCREF 'sv2v_cast_2DA09' expects 3 bits on the Function Argument, but Function Argument's VARREF 'rptr_sync_value' generates 2 bits.
                                                 : ... note: In instance 'tlul_fifo_async.rspfifo'
  900 |    assign wdepth_o = (full_wclk ? sv2v_cast_2DA09(Depth) : (wptr_msb == rptr_sync_msb ? sv2v_cast_2DA09(wptr_value) - sv2v_cast_2DA09(rptr_sync_value) : (sv2v_cast_2DA09(Depth) - sv2v_cast_2DA09(rptr_sync_value)) + sv2v_cast_2DA09(wptr_value)));
      |                                                                                                                       ^~~~~~~~~~~~~~~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:900:155: Operator FUNCREF 'sv2v_cast_2DA09' expects 3 bits on the Function Argument, but Function Argument's VARREF 'Depth' generates 32 bits.
                                                : ... note: In instance 'tlul_fifo_async.rspfifo'
  900 |    assign wdepth_o = (full_wclk ? sv2v_cast_2DA09(Depth) : (wptr_msb == rptr_sync_msb ? sv2v_cast_2DA09(wptr_value) - sv2v_cast_2DA09(rptr_sync_value) : (sv2v_cast_2DA09(Depth) - sv2v_cast_2DA09(rptr_sync_value)) + sv2v_cast_2DA09(wptr_value)));
      |                                                                                                                                                           ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:900:180: Operator FUNCREF 'sv2v_cast_2DA09' expects 3 bits on the Function Argument, but Function Argument's VARREF 'rptr_sync_value' generates 2 bits.
                                                 : ... note: In instance 'tlul_fifo_async.rspfifo'
  900 |    assign wdepth_o = (full_wclk ? sv2v_cast_2DA09(Depth) : (wptr_msb == rptr_sync_msb ? sv2v_cast_2DA09(wptr_value) - sv2v_cast_2DA09(rptr_sync_value) : (sv2v_cast_2DA09(Depth) - sv2v_cast_2DA09(rptr_sync_value)) + sv2v_cast_2DA09(wptr_value)));
      |                                                                                                                                                                                    ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:900:216: Operator FUNCREF 'sv2v_cast_2DA09' expects 3 bits on the Function Argument, but Function Argument's VARREF 'wptr_value' generates 2 bits.
                                                 : ... note: In instance 'tlul_fifo_async.rspfifo'
  900 |    assign wdepth_o = (full_wclk ? sv2v_cast_2DA09(Depth) : (wptr_msb == rptr_sync_msb ? sv2v_cast_2DA09(wptr_value) - sv2v_cast_2DA09(rptr_sync_value) : (sv2v_cast_2DA09(Depth) - sv2v_cast_2DA09(rptr_sync_value)) + sv2v_cast_2DA09(wptr_value)));
      |                                                                                                                                                                                                                        ^~~~~~~~~~~~~~~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:918:35: Operator FUNCREF 'sv2v_cast_2DA09' expects 3 bits on the Function Argument, but Function Argument's VARREF 'Depth' generates 32 bits.
                                               : ... note: In instance 'tlul_fifo_async.rspfifo'
  918 |    assign rdepth_o = (full_rclk ? sv2v_cast_2DA09(Depth) : (wptr_sync_msb == rptr_msb ? sv2v_cast_2DA09(wptr_sync_value) - sv2v_cast_2DA09(rptr_value) : (sv2v_cast_2DA09(Depth) - sv2v_cast_2DA09(rptr_value)) + sv2v_cast_2DA09(wptr_sync_value)));
      |                                   ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:918:89: Operator FUNCREF 'sv2v_cast_2DA09' expects 3 bits on the Function Argument, but Function Argument's VARREF 'wptr_sync_value' generates 2 bits.
                                                : ... note: In instance 'tlul_fifo_async.rspfifo'
  918 |    assign rdepth_o = (full_rclk ? sv2v_cast_2DA09(Depth) : (wptr_sync_msb == rptr_msb ? sv2v_cast_2DA09(wptr_sync_value) - sv2v_cast_2DA09(rptr_value) : (sv2v_cast_2DA09(Depth) - sv2v_cast_2DA09(rptr_value)) + sv2v_cast_2DA09(wptr_sync_value)));
      |                                                                                         ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:918:124: Operator FUNCREF 'sv2v_cast_2DA09' expects 3 bits on the Function Argument, but Function Argument's VARREF 'rptr_value' generates 2 bits.
                                                 : ... note: In instance 'tlul_fifo_async.rspfifo'
  918 |    assign rdepth_o = (full_rclk ? sv2v_cast_2DA09(Depth) : (wptr_sync_msb == rptr_msb ? sv2v_cast_2DA09(wptr_sync_value) - sv2v_cast_2DA09(rptr_value) : (sv2v_cast_2DA09(Depth) - sv2v_cast_2DA09(rptr_value)) + sv2v_cast_2DA09(wptr_sync_value)));
      |                                                                                                                            ^~~~~~~~~~~~~~~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:918:155: Operator FUNCREF 'sv2v_cast_2DA09' expects 3 bits on the Function Argument, but Function Argument's VARREF 'Depth' generates 32 bits.
                                                : ... note: In instance 'tlul_fifo_async.rspfifo'
  918 |    assign rdepth_o = (full_rclk ? sv2v_cast_2DA09(Depth) : (wptr_sync_msb == rptr_msb ? sv2v_cast_2DA09(wptr_sync_value) - sv2v_cast_2DA09(rptr_value) : (sv2v_cast_2DA09(Depth) - sv2v_cast_2DA09(rptr_value)) + sv2v_cast_2DA09(wptr_sync_value)));
      |                                                                                                                                                           ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:918:180: Operator FUNCREF 'sv2v_cast_2DA09' expects 3 bits on the Function Argument, but Function Argument's VARREF 'rptr_value' generates 2 bits.
                                                 : ... note: In instance 'tlul_fifo_async.rspfifo'
  918 |    assign rdepth_o = (full_rclk ? sv2v_cast_2DA09(Depth) : (wptr_sync_msb == rptr_msb ? sv2v_cast_2DA09(wptr_sync_value) - sv2v_cast_2DA09(rptr_value) : (sv2v_cast_2DA09(Depth) - sv2v_cast_2DA09(rptr_value)) + sv2v_cast_2DA09(wptr_sync_value)));
      |                                                                                                                                                                                    ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:918:211: Operator FUNCREF 'sv2v_cast_2DA09' expects 3 bits on the Function Argument, but Function Argument's VARREF 'wptr_sync_value' generates 2 bits.
                                                 : ... note: In instance 'tlul_fifo_async.rspfifo'
  918 |    assign rdepth_o = (full_rclk ? sv2v_cast_2DA09(Depth) : (wptr_sync_msb == rptr_msb ? sv2v_cast_2DA09(wptr_sync_value) - sv2v_cast_2DA09(rptr_value) : (sv2v_cast_2DA09(Depth) - sv2v_cast_2DA09(rptr_value)) + sv2v_cast_2DA09(wptr_sync_value)));
      |                                                                                                                                                                                                                   ^~~~~~~~~~~~~~~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:994:20: Operator FUNCREF 'sv2v_cast_62A53' expects 3 bits on the Function Argument, but Function Argument's VARREF 'Depth' generates 32 bits.
                                               : ... note: In instance 'tlul_fifo_async.rspfifo'
  994 |      decval_sub = (sv2v_cast_62A53(Depth) - {1'b0, decval[PTR_WIDTH - 2:0]}) - 1'b1;
      |                    ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:1020:14: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'tlul_fifo_async.rspfifo'
 1020 |      dec_tmp = 1'sb0;
      |              ^
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:1033:21: Operator FUNCREF 'sv2v_cast_62A53' expects 3 bits on the Function Argument, but Function Argument's VARREF 'Depth' generates 32 bits.
                                                : ... note: In instance 'tlul_fifo_async.rspfifo'
 1033 |      dec_tmp_sub = (sv2v_cast_62A53(Depth) - dec_tmp) - 1'b1;
      |                     ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:6570:13: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'tlul_socket_1n.gen_err_resp.err_resp'
 6570 |    err_size <= 1'sb0;
      |             ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:6608:888: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                  : ... note: In instance 'tlul_socket_1n.gen_err_resp.err_resp'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:6614:265: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                  : ... note: In instance 'tlul_socket_1n.gen_err_resp.err_resp'
 6614 |  assign tl_h_o_int[(tlul_pkg_D2HRspIntgWidth + tlul_pkg_DataIntgWidth) + 1-:(((tlul_pkg_D2HRspIntgWidth + tlul_pkg_DataIntgWidth) + 1) >= 2 ? (tlul_pkg_D2HRspIntgWidth + tlul_pkg_DataIntgWidth) + 0 : 3 - ((tlul_pkg_D2HRspIntgWidth + tlul_pkg_DataIntgWidth) + 1))] = 1'sb0;
      |                                                                                                                                                                                                                                                                         ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:5551:18: Operator FUNCREF 'sv2v_cast_8' expects 8 bits on the Function Argument, but Function Argument's SEL generates 4 bits.
                                                 : ... note: In instance 'tlul_assert_multiple.gen_assert[1].tlul_assert'
 5551 |  assign a_mask = sv2v_cast_8(h2d[top_pkg_TL_DBW + 55-:((top_pkg_TL_DBW + 55) >= 56 ? top_pkg_TL_DBW : 57 - (top_pkg_TL_DBW + 55))]);
      |                  ^~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:5557:18: Operator FUNCREF 'sv2v_cast_64' expects 64 bits on the Function Argument, but Function Argument's SEL generates 32 bits.
                                                 : ... note: In instance 'tlul_assert_multiple.gen_assert[1].tlul_assert'
 5557 |  assign a_data = sv2v_cast_64(h2d[55-:32]);
      |                  ^~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:5559:18: Operator FUNCREF 'sv2v_cast_8' expects 8 bits on the Function Argument, but Function Argument's SEL generates 4 bits.
                                                 : ... note: In instance 'tlul_assert_multiple.gen_assert[1].tlul_assert'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:5561:18: Operator FUNCREF 'sv2v_cast_64' expects 64 bits on the Function Argument, but Function Argument's SEL generates 32 bits.
                                                 : ... note: In instance 'tlul_assert_multiple.gen_assert[1].tlul_assert'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:5567:13: Operator ASSIGNDLY expects 2560 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'tlul_assert_multiple.gen_assert[1].tlul_assert'
 5567 |    pend_req <= 1'sb0;
      |             ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:9385:12: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9385 |   addr_hit = 1'sb0;
      |            ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:9426:18: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9426 |   reg_rdata_next = 1'sb0;
      |                  ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:9449:25: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9449 |     reg_rdata_next[7:0] = 1'sb0;
      |                         ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:9452:20: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh1' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9452 |     reg_rdata_next = 1'sb1;
      |                    ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8789:34: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'state_set_idx' generates 7 bits.
                                                 : ... note: In instance 'cache_wrapper'
 8789 |   tag_addr_comb = (state_set_idx << $clog2(ASSOCIATIVITY)) + way_counter;
      |                                  ^~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:8789:17: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                : ... note: In instance 'cache_wrapper'
 8789 |   tag_addr_comb = (state_set_idx << $clog2(ASSOCIATIVITY)) + way_counter;
      |                 ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8845:16: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper'
 8845 |    resp_data_r <= 1'sb0;
      |                ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8847:16: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper'
 8847 |    cpu_rdata_o <= 1'sb0;
      |                ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8853:13: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper'
 8853 |    tag_addr <= 1'sb0;
      |             ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8855:14: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper'
 8855 |    tag_wdata <= 1'sb0;
      |              ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8861:14: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper'
 8861 |    data_addr <= 1'sb0;
      |              ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8863:15: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper'
 8863 |    data_wdata <= 1'sb0;
      |               ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8869:14: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper'
 8869 |    mem_adr_o <= 1'sb0;
      |              ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8871:16: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper'
 8871 |    mem_wdata_o <= 1'sb0;
      |                ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8875:13: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper'
 8875 |    hit_mask <= 1'sb0;
      |             ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8928:33: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'state_set_idx' generates 7 bits.
                                                 : ... note: In instance 'cache_wrapper'
 8928 |      tag_addr <= (state_set_idx << $clog2(ASSOCIATIVITY)) + way_counter;
      |                                 ^~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:8928:15: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                : ... note: In instance 'cache_wrapper'
 8928 |      tag_addr <= (state_set_idx << $clog2(ASSOCIATIVITY)) + way_counter;
      |               ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8945:15: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper'
 8945 |      hit_mask <= 1'sb0;
      |               ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8978:35: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'state_set_idx' generates 7 bits.
                                                 : ... note: In instance 'cache_wrapper'
 8978 |       data_addr <= (state_set_idx << $clog2(ASSOCIATIVITY)) + hit_way;
      |                                   ^~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:8978:17: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                : ... note: In instance 'cache_wrapper'
 8978 |       data_addr <= (state_set_idx << $clog2(ASSOCIATIVITY)) + hit_way;
      |                 ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8984:16: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's ARRAYSEL generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper'
 8984 |       repl_way <= repl_ptr_r[state_set_idx];
      |                ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:9010:18: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper'
 9010 |      mem_wdata_o <= 1'sb0;
      |                  ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:9030:34: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'state_set_idx' generates 7 bits.
                                                 : ... note: In instance 'cache_wrapper'
 9030 |       tag_addr <= (state_set_idx << $clog2(ASSOCIATIVITY)) + repl_way;
      |                                  ^~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:9030:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                : ... note: In instance 'cache_wrapper'
 9030 |       tag_addr <= (state_set_idx << $clog2(ASSOCIATIVITY)) + repl_way;
      |                ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:9038:35: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'state_set_idx' generates 7 bits.
                                                 : ... note: In instance 'cache_wrapper'
 9038 |       data_addr <= (state_set_idx << $clog2(ASSOCIATIVITY)) + repl_way;
      |                                   ^~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:9038:17: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                : ... note: In instance 'cache_wrapper'
 9038 |       data_addr <= (state_set_idx << $clog2(ASSOCIATIVITY)) + repl_way;
      |                 ^~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:9042:33: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's MODDIVS generates 32 bits.
                                                : ... note: In instance 'cache_wrapper'
 9042 |       repl_ptr_r[state_set_idx] <= (repl_way + 1) % ASSOCIATIVITY;
      |                                 ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:7153:24: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'tlul_socket_1n'
 7153 |    num_req_outstanding <= 1'sb0;
      |                        ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:7155:27: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'tlul_socket_1n'
 7155 |    dev_select_outstanding <= 1'sb0;
      |                           ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:7197:13: Operator FUNCREF 'sv2v_cast_64' expects 64 bits on the Function Argument, but Function Argument's VARREF 'data_i' generates 57 bits.
                                                 : ... note: In instance 'tlul_socket_1n'
 7197 |    data_o = sv2v_cast_64(data_i);
      |             ^~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:7259:79: Operator FUNCREF 'sv2v_cast_57' expects 57 bits on the Function Argument, but Function Argument's VARREF 'cmd' generates 43 bits.
                                                 : ... note: In instance 'tlul_socket_1n'
 7259 |    {cmd_intg, unused_cmd_payload} = prim_secded_pkg_prim_secded_inv_64_57_enc(sv2v_cast_57(cmd));
      |                                                                               ^~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:7287:13: Operator FUNCREF 'sv2v_cast_39' expects 39 bits on the Function Argument, but Function Argument's VARREF 'data_i' generates 32 bits.
                                                 : ... note: In instance 'tlul_socket_1n'
 7287 |    data_o = sv2v_cast_39(data_i);
      |             ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:7410:26: Operator FUNCREF 'sv2v_cast_1D9BB_signed' expects 3 bits on the Function Argument, but Function Argument's VARREF 'idx' generates 32 bits.
                                                : ... note: In instance 'tlul_socket_1n'
 7410 |      if (dev_select_t == sv2v_cast_1D9BB_signed(idx))
      |                          ^~~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:7435:36: Operator FUNCREF 'sv2v_cast_1D9BB_signed' expects 3 bits on the Function Argument, but Function Argument's VARREF 'idx' generates 32 bits.
                                                : ... note: In instance 'tlul_socket_1n'
 7435 |      if (dev_select_outstanding == sv2v_cast_1D9BB_signed(idx))
      |                                    ^~~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:7494:216: Operator FUNCREF 'sv2v_cast_1D9BB' expects 3 bits on the Function Argument, but Function Argument's VARREF 'N' generates 32 bits.
                                                 : ... note: In instance 'tlul_socket_1n'
 7494 |    assign tl_u_o[N][7 + (top_pkg_TL_SZW + (top_pkg_TL_AIW + (top_pkg_TL_AW + (top_pkg_TL_DBW + 55))))] = (tl_t_o[7 + (top_pkg_TL_SZW + (top_pkg_TL_AIW + (top_pkg_TL_AW + (top_pkg_TL_DBW + 55))))] & (dev_select_t >= sv2v_cast_1D9BB(N))) & ~hold_all_requests;
      |                                                                                                                                                                                                                        ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:5104:671: Operator FUNCREF 'sv2v_cast_71F0A' expects 7 bits on the Function Argument, but Function Argument's CONST '1'sh0' generates 1 bits.
                                                  : ... note: In instance 'tlul_adapter_sram'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:5145:13: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'tlul_adapter_sram'
 5145 |   wmask_int = 1'sb0;
      |             ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:5147:13: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'tlul_adapter_sram'
 5147 |   wdata_int = 1'sb0;
      |             ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:5169:14: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'tlul_adapter_sram'
 5169 |   wmask_intg = 1'sb0;
      |              ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:5171:14: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'tlul_adapter_sram'
 5171 |   wdata_intg = 1'sb0;
      |              ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:5271:11: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'tlul_adapter_sram'
 5271 |     rmask = 1'sb0;
      |           ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:5366:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'tlul_adapter_sram'
 5366 |    assign sramreqaddrfifo_rdata = 1'sb0;
      |                                 ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:4069:23: Operator FUNCREF 'sv2v_cast_8' expects 8 bits on the Function Argument, but Function Argument's VARREF 'source_q' generates 1 bits.
                                                 : ... note: In instance 'tlul_adapter_host'
 4069 |    assign tl_source = sv2v_cast_8(source_q);
      |                       ^~~~~~~~~~~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:4115:88: Operator FUNCREF 'sv2v_cast_FDEB5_signed' expects 2 bits on the Function Argument, but Function Argument's VARREF 'WordSize' generates 32 bits.
                                                : ... note: In instance 'tlul_adapter_host'
 4115 |  assign tl_out = {req_i, (~we_i ? 3'h4 : (&be_i ? 3'h0 : 3'h1)), 3'h0, sv2v_cast_FDEB5(sv2v_cast_FDEB5_signed(WordSize)), sv2v_cast_15E34(tl_source), sv2v_cast_D591E({addr_i[31:WordSize], {WordSize {1'b0}}}), sv2v_cast_B0D6A(tl_be), sv2v_cast_9783B(wdata_i), sv2v_cast_EDEFC({5'b00000, sv2v_cast_EECFA(instr_type_i), sv2v_cast_8CACC(1'sb0), sv2v_cast_83AAC(wdata_intg_i)}), 1'b1};
      |                                                                                        ^~~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:4115:318: Operator FUNCREF 'sv2v_cast_8CACC' expects 7 bits on the Function Argument, but Function Argument's CONST '1'sh0' generates 1 bits.
                                                  : ... note: In instance 'tlul_adapter_host'
 4115 |  assign tl_out = {req_i, (~we_i ? 3'h4 : (&be_i ? 3'h0 : 3'h1)), 3'h0, sv2v_cast_FDEB5(sv2v_cast_FDEB5_signed(WordSize)), sv2v_cast_15E34(tl_source), sv2v_cast_D591E({addr_i[31:WordSize], {WordSize {1'b0}}}), sv2v_cast_B0D6A(tl_be), sv2v_cast_9783B(wdata_i), sv2v_cast_EDEFC({5'b00000, sv2v_cast_EECFA(instr_type_i), sv2v_cast_8CACC(1'sb0), sv2v_cast_83AAC(wdata_intg_i)}), 1'b1};
      |                                                                                                                                                                                                                                                                                                                              ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:4206:23: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'tlul_adapter_host'
 4206 |    outstanding_reqs_q <= 1'sb0;
      |                       ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:2304:15: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'prim_filter_ctr'
 2304 |    diff_ctr_q <= 1'sb0;
      |               ^~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:2223:20: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'prim_filter'
 2223 |    stored_vector_q <= 1'sb0;
      |                    ^~
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:1408:18: Operator FUNCREF 'sv2v_cast_09B00' expects 5 bits on the Function Argument, but Function Argument's VARREF 'Depth' generates 32 bits.
                                                : ... note: In instance 'prim_fifo_async_sram_adapter'
 1408 |    decval_sub = (sv2v_cast_09B00(Depth) - {1'b0, decval[PtrW - 2:0]}) - 1'b1;
      |                  ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:1442:12: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'prim_fifo_async_sram_adapter'
 1442 |    dec_tmp = 1'sb0;
      |            ^
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:1455:19: Operator FUNCREF 'sv2v_cast_09B00' expects 5 bits on the Function Argument, but Function Argument's VARREF 'Depth' generates 32 bits.
                                                : ... note: In instance 'prim_fifo_async_sram_adapter'
 1455 |    dec_tmp_sub = (sv2v_cast_09B00(Depth) - dec_tmp) - 1'b1;
      |                   ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:1566:40: Operator FUNCREF 'sv2v_cast_55648' expects 16 bits on the Function Argument, but Function Argument's VARREF 'w_wptr_v' generates 4 bits.
                                                 : ... note: In instance 'prim_fifo_async_sram_adapter'
 1566 |  assign w_sram_addr_o = SramBaseAddr + sv2v_cast_55648(w_wptr_v);
      |                                        ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:1598:24: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'prim_fifo_async_sram_adapter'
 1598 |  assign r_sram_wdata_o = 1'sb0;
      |                        ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:1600:24: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'prim_fifo_async_sram_adapter'
 1600 |  assign r_sram_wmask_o = 1'sb0;
      |                        ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:1602:40: Operator FUNCREF 'sv2v_cast_55648' expects 16 bits on the Function Argument, but Function Argument's SEL generates 4 bits.
                                                 : ... note: In instance 'prim_fifo_async_sram_adapter'
 1602 |  assign r_sram_addr_o = SramBaseAddr + sv2v_cast_55648(r_sram_rptr[0+:PtrVW]);
      |                                        ^~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:3894:581: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                  : ... note: In instance 'sram2tlul'
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:3900:502: Operator FUNCREF 'sv2v_cast_FDEB5' expects 2 bits on the Function Argument, but Function Argument's VARREF 'SRAM_DWB' generates 32 bits.
                                                 : ... note: In instance 'sram2tlul'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:3902:375: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                  : ... note: In instance 'sram2tlul'
 3902 |  assign tl_o[top_pkg_TL_AIW + (top_pkg_TL_AW + (top_pkg_TL_DBW + 55))-:(((32'sd8 + 32'sd32) + (top_pkg_TL_DBW + 55)) >= (32'sd32 + (top_pkg_TL_DBW + 56)) ? ((top_pkg_TL_AIW + (top_pkg_TL_AW + (top_pkg_TL_DBW + 55))) - (top_pkg_TL_AW + (top_pkg_TL_DBW + 56))) + 1 : ((top_pkg_TL_AW + (top_pkg_TL_DBW + 56)) - (top_pkg_TL_AIW + (top_pkg_TL_AW + (top_pkg_TL_DBW + 55)))) + 1)] = 1'sb0;
      |                                                                                                                                                                                                                                                                                                                                                                                       ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:3906:112: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'sh1' generates 1 bits.
                                                  : ... note: In instance 'sram2tlul'
 3906 |  assign tl_o[top_pkg_TL_DBW + 55-:((top_pkg_TL_DBW + 55) >= 56 ? top_pkg_TL_DBW : 57 - (top_pkg_TL_DBW + 55))] = 1'sb1;
      |                                                                                                                ^
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:3910:22: Operator ASSIGNW expects 23 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'sram2tlul'
 3910 |  assign tl_o[23-:23] = 1'sb0;
      |                      ^
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:323:13: Signal is not used: 'clk_i'
                                                 : ... note: In instance 'prim_cdc_rand_delay'
  323 |  input wire clk_i;
      |             ^~~~~
                       ... For warning description see https://verilator.org/warn/UNUSEDSIGNAL?v=5.036
                       ... Use "/* verilator lint_off UNUSEDSIGNAL */" and lint_on around source to disable this message.
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:325:13: Signal is not used: 'rst_ni'
                                                 : ... note: In instance 'prim_cdc_rand_delay'
  325 |  input wire rst_ni;
      |             ^~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:327:31: Signal is not used: 'prev_data_i'
                                                 : ... note: In instance 'prim_cdc_rand_delay'
  327 |  input wire [DataWidth - 1:0] prev_data_i;
      |                               ^~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:321:18: Parameter is not used: 'Enable'
                                                : ... note: In instance 'prim_cdc_rand_delay'
  321 |  parameter [0:0] Enable = 1;
      |                  ^~~~~~
                      ... For warning description see https://verilator.org/warn/UNUSEDPARAM?v=5.036
                      ... Use "/* verilator lint_off UNUSEDPARAM */" and lint_on around source to disable this message.
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:3841:8: Signal is not used: 'clk_i'
                                                 : ... note: In instance 'sram2tlul'
 3841 |  input clk_i;
      |        ^~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:3843:8: Signal is not used: 'rst_ni'
                                                 : ... note: In instance 'sram2tlul'
 3843 |  input rst_ni;
      |        ^~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:3846:27: Parameter is not used: 'prim_mubi_pkg_MuBi4Width'
                                                 : ... note: In instance 'sram2tlul'
 3846 |  localparam signed [31:0] prim_mubi_pkg_MuBi4Width = 4;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:3849:27: Parameter is not used: 'tlul_pkg_H2DCmdIntgWidth'
                                                 : ... note: In instance 'sram2tlul'
 3849 |  localparam signed [31:0] tlul_pkg_H2DCmdIntgWidth = 7;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:3983:27: Parameter is not used: 'prim_mubi_pkg_MuBi4Width'
                                                 : ... note: In instance 'tlul_adapter_host'
 3983 |  localparam signed [31:0] prim_mubi_pkg_MuBi4Width = 4;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:3998:27: Parameter is not used: 'tlul_pkg_H2DCmdIntgWidth'
                                                 : ... note: In instance 'tlul_adapter_host'
 3998 |  localparam signed [31:0] tlul_pkg_H2DCmdIntgWidth = 7;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:4665:27: Parameter is not used: 'tlul_pkg_H2DCmdIntgWidth'
                                                 : ... note: In instance 'tlul_adapter_sram'
 4665 |  localparam signed [31:0] tlul_pkg_H2DCmdIntgWidth = 7;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:4946:7: Signal is not used: 'rspfifo_wready'
                                                 : ... note: In instance 'tlul_adapter_sram'
 4946 |  wire rspfifo_wready;
      |       ^~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:5030:27: Parameter is not used: 'tlul_pkg_DataMaxWidth'
                                                 : ... note: In instance 'tlul_adapter_sram'
 5030 |  localparam signed [31:0] tlul_pkg_DataMaxWidth = 32;
      |                           ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6048:27: Parameter is not used: 'prim_mubi_pkg_MuBi4Width'
                                                 : ... note: In instance 'tlul_assert_multiple'
 6048 |  localparam signed [31:0] prim_mubi_pkg_MuBi4Width = 4;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6051:27: Parameter is not used: 'tlul_pkg_H2DCmdIntgWidth'
                                                 : ... note: In instance 'tlul_assert_multiple'
 6051 |  localparam signed [31:0] tlul_pkg_H2DCmdIntgWidth = 7;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6646:27: Parameter is not used: 'prim_mubi_pkg_MuBi4Width'
                                                 : ... note: In instance 'tlul_fifo_async'
 6646 |  localparam signed [31:0] prim_mubi_pkg_MuBi4Width = 4;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6649:27: Parameter is not used: 'tlul_pkg_H2DCmdIntgWidth'
                                                 : ... note: In instance 'tlul_fifo_async'
 6649 |  localparam signed [31:0] tlul_pkg_H2DCmdIntgWidth = 7;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:7077:27: Parameter is not used: 'tlul_pkg_H2DCmdIntgWidth'
                                                 : ... note: In instance 'tlul_socket_1n'
 7077 |  localparam signed [31:0] tlul_pkg_H2DCmdIntgWidth = 7;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:7132:27: Parameter is not used: 'MaxOutstanding'
                                                 : ... note: In instance 'tlul_socket_1n'
 7132 |  localparam signed [31:0] MaxOutstanding = 256;
      |                           ^~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:7134:27: Parameter is not used: 'OutstandingW'
                                                 : ... note: In instance 'tlul_socket_1n'
 7134 |  localparam signed [31:0] OutstandingW = 9;
      |                           ^~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:7218:27: Parameter is not used: 'tlul_pkg_H2DCmdMaxWidth'
                                                 : ... note: In instance 'tlul_socket_1n'
 7218 |  localparam signed [31:0] tlul_pkg_H2DCmdMaxWidth = 57;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:7564:27: Parameter is not used: 'prim_mubi_pkg_MuBi4Width'
                                                 : ... note: In instance 'tlul_socket_m1'
 7564 |  localparam signed [31:0] prim_mubi_pkg_MuBi4Width = 4;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:7567:27: Parameter is not used: 'tlul_pkg_H2DCmdIntgWidth'
                                                 : ... note: In instance 'tlul_socket_m1'
 7567 |  localparam signed [31:0] tlul_pkg_H2DCmdIntgWidth = 7;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:7615:111: Bits of signal are not used: 'arb_data'[108,0]
                                                   : ... note: In instance 'tlul_socket_m1'
 7615 |  wire [(((((7 + top_pkg_TL_SZW) + top_pkg_TL_AIW) + top_pkg_TL_AW) + top_pkg_TL_DBW) + top_pkg_TL_DW) + 23:0] arb_data;
      |                                                                                                               ^~~~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:8730:26: Signal is not used: 'data_rdata'
                                                  : ... note: In instance 'cache_wrapper'
 8730 |  wire [DATA_WIDTH - 1:0] data_rdata;
      |                          ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:8732:37: Signal is not driven, nor used: 'repl_ptr'
                                                  : ... note: In instance 'cache_wrapper'
 8732 |  wire [$clog2(ASSOCIATIVITY) - 1:0] repl_ptr [NUM_SETS - 1:0];
      |                                     ^~~~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:8737:13: Signal is not driven, nor used: 'state_next'
                                                  : ... note: In instance 'cache_wrapper'
 8737 |  wire [2:0] state_next;
      |             ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:8741:31: Signal is not used: 'cpu_index'
                                                  : ... note: In instance 'cache_wrapper'
 8741 |  wire [SET_INDEX_WIDTH - 1:0] cpu_index;
      |                               ^~~~~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:8755:6: Signal is not used: 'dirty_array'
                                                 : ... note: In instance 'cache_wrapper'
 8755 |  reg dirty_array [ASSOCIATIVITY - 1:0];
      |      ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:8761:28: Signal is not used: 'hit_mask'
                                                  : ... note: In instance 'cache_wrapper'
 8761 |  reg [ASSOCIATIVITY - 1:0] hit_mask;
      |                            ^~~~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:8773:36: Signal is not used: 'wb_way'
                                                  : ... note: In instance 'cache_wrapper'
 8773 |  reg [$clog2(ASSOCIATIVITY) - 1:0] wb_way;
      |                                    ^~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:8781:56: Signal is not used: 'tag_addr_comb'
                                                  : ... note: In instance 'cache_wrapper'
 8781 |  reg [(SET_INDEX_WIDTH + $clog2(ASSOCIATIVITY)) - 1:0] tag_addr_comb;
      |                                                        ^~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:9104:27: Parameter is not used: 'prim_mubi_pkg_MuBi4Width'
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9104 |  localparam signed [31:0] prim_mubi_pkg_MuBi4Width = 4;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:9107:27: Parameter is not used: 'tlul_pkg_H2DCmdIntgWidth'
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9107 |  localparam signed [31:0] tlul_pkg_H2DCmdIntgWidth = 7;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:9130:27: Parameter is not used: 'DBW'
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9130 |  localparam signed [31:0] DBW = 4;
      |                           ^~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:9229:27: Parameter is not used: 'sv2v_uu_u_ctrl_en_DW'
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9229 |  localparam signed [31:0] sv2v_uu_u_ctrl_en_DW = 1;
      |                           ^~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:9250:27: Parameter is not used: 'sv2v_uu_u_ctrl_rst_DW'
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9250 |  localparam signed [31:0] sv2v_uu_u_ctrl_rst_DW = 1;
      |                           ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:9271:27: Parameter is not used: 'sv2v_uu_u_ctrl_setting_DW'
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9271 |  localparam signed [31:0] sv2v_uu_u_ctrl_setting_DW = 16;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:9292:20: Parameter is not used: 'sv2v_uu_u_status_full_DW'
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9292 |  localparam [31:0] sv2v_uu_u_status_full_DW = 1;
      |                    ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:9307:20: Parameter is not used: 'sv2v_uu_u_status_empty_DW'
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9307 |  localparam [31:0] sv2v_uu_u_status_empty_DW = 1;
      |                    ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:9322:20: Parameter is not used: 'sv2v_uu_u_rdata_DW'
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9322 |  localparam [31:0] sv2v_uu_u_rdata_DW = 8;
      |                    ^~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:9351:27: Parameter is not used: 'sv2v_uu_u_wdata_DW'
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9351 |  localparam signed [31:0] sv2v_uu_u_wdata_DW = 8;
      |                           ^~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:9376:27: Parameter is not used: 'cache_wrapper_reg_pkg_BlockAw'
                                                 : ... note: In instance 'cache_wrapper_reg_top'
 9376 |  localparam signed [31:0] cache_wrapper_reg_pkg_BlockAw = 4;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:5509:27: Parameter is not used: 'prim_mubi_pkg_MuBi4Width'
                                                 : ... note: In instance 'tlul_assert_multiple.gen_assert[1].tlul_assert'
 5509 |  localparam signed [31:0] prim_mubi_pkg_MuBi4Width = 4;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:5512:27: Parameter is not used: 'tlul_pkg_H2DCmdIntgWidth'
                                                 : ... note: In instance 'tlul_assert_multiple.gen_assert[1].tlul_assert'
 5512 |  localparam signed [31:0] tlul_pkg_H2DCmdIntgWidth = 7;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:5537:6: Signal is not used: 'disable_sva'
                                                 : ... note: In instance 'tlul_assert_multiple.gen_assert[1].tlul_assert'
 5537 |  reg disable_sva;
      |      ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:5539:6: Signal is not used: 'disable_d_error_sva'
                                                 : ... note: In instance 'tlul_assert_multiple.gen_assert[1].tlul_assert'
 5539 |  reg disable_d_error_sva;
      |      ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:5541:13: Signal is not used: 'a_mask'
                                                  : ... note: In instance 'tlul_assert_multiple.gen_assert[1].tlul_assert'
 5541 |  wire [7:0] a_mask;
      |             ^~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:5542:13: Signal is not used: 'd_mask'
                                                  : ... note: In instance 'tlul_assert_multiple.gen_assert[1].tlul_assert'
 5542 |  wire [7:0] d_mask;
      |             ^~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:5544:14: Signal is not used: 'a_data'
                                                  : ... note: In instance 'tlul_assert_multiple.gen_assert[1].tlul_assert'
 5544 |  wire [63:0] a_data;
      |              ^~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:5545:14: Signal is not used: 'd_data'
                                                  : ... note: In instance 'tlul_assert_multiple.gen_assert[1].tlul_assert'
 5545 |  wire [63:0] d_data;
      |              ^~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6512:27: Parameter is not used: 'prim_mubi_pkg_MuBi4Width'
                                                 : ... note: In instance 'tlul_socket_1n.gen_err_resp.err_resp'
 6512 |  localparam signed [31:0] prim_mubi_pkg_MuBi4Width = 4;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6515:27: Parameter is not used: 'tlul_pkg_H2DCmdIntgWidth'
                                                 : ... note: In instance 'tlul_socket_1n.gen_err_resp.err_resp'
 6515 |  localparam signed [31:0] tlul_pkg_H2DCmdIntgWidth = 7;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6185:27: Parameter is not used: 'tlul_pkg_H2DCmdIntgWidth'
                                                 : ... note: In instance 'tlul_adapter_host.u_cmd_intg_gen'
 6185 |  localparam signed [31:0] tlul_pkg_H2DCmdIntgWidth = 7;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6199:27: Parameter is not used: 'tlul_pkg_H2DCmdMaxWidth'
                                                 : ... note: In instance 'tlul_adapter_host.u_cmd_intg_gen'
 6199 |  localparam signed [31:0] tlul_pkg_H2DCmdMaxWidth = 57;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6251:27: Parameter is not used: 'tlul_pkg_DataMaxWidth'
                                                 : ... note: In instance 'tlul_adapter_host.u_cmd_intg_gen'
 6251 |  localparam signed [31:0] tlul_pkg_DataMaxWidth = 32;
      |                           ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:7841:8: Signal is not used: 'clk_i'
                                                 : ... note: In instance 'tlul_adapter_sram.u_sram_byte'
 7841 |  input clk_i;
      |        ^~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:7843:8: Signal is not used: 'rst_ni'
                                                 : ... note: In instance 'tlul_adapter_sram.u_sram_byte'
 7843 |  input rst_ni;
      |        ^~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:7832:6: Signal is not used: '_sv2v_0'
                                                 : ... note: In instance 'tlul_adapter_sram.u_sram_byte'
 7832 |  reg _sv2v_0;
      |      ^~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:7849:27: Parameter is not used: 'tlul_pkg_H2DCmdIntgWidth'
                                                 : ... note: In instance 'tlul_adapter_sram.u_sram_byte'
 7849 |  localparam signed [31:0] tlul_pkg_H2DCmdIntgWidth = 7;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:7896:27: Parameter is not used: 'StateWidth'
                                                 : ... note: In instance 'tlul_adapter_sram.u_sram_byte'
 7896 |  localparam signed [31:0] StateWidth = 8;
      |                           ^~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6742:27: Parameter is not used: 'prim_mubi_pkg_MuBi4Width'
                                                 : ... note: In instance 'tlul_socket_1n.fifo_h'
 6742 |  localparam signed [31:0] prim_mubi_pkg_MuBi4Width = 4;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6745:27: Parameter is not used: 'tlul_pkg_H2DCmdIntgWidth'
                                                 : ... note: In instance 'tlul_socket_1n.fifo_h'
 6745 |  localparam signed [31:0] tlul_pkg_H2DCmdIntgWidth = 7;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:4259:27: Parameter is not used: 'prim_mubi_pkg_MuBi4Width'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if'
 4259 |  localparam signed [31:0] prim_mubi_pkg_MuBi4Width = 4;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:4262:27: Parameter is not used: 'tlul_pkg_H2DCmdIntgWidth'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if'
 4262 |  localparam signed [31:0] tlul_pkg_H2DCmdIntgWidth = 7;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:4306:27: Parameter is not used: 'IW'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if'
 4306 |  localparam signed [31:0] IW = top_pkg_TL_AIW;
      |                           ^~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:4321:7: Signal is not used: 'instr_error'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if'
 4321 |  wire instr_error;
      |       ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:4322:7: Signal is not used: 'intg_error'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if'
 4322 |  wire intg_error;
      |       ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:4326:7: Signal is not used: 'malformed_meta_err'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if'
 4326 |  wire malformed_meta_err;
      |       ^~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:4328:7: Signal is not used: 'tl_err'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if'
 4328 |  wire tl_err;
      |       ^~~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:6350:8: Signal is not used: 'clk_i'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if.u_err'
 6350 |  input clk_i;
      |        ^~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:6352:8: Signal is not used: 'rst_ni'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if.u_err'
 6352 |  input rst_ni;
      |        ^~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6355:27: Parameter is not used: 'prim_mubi_pkg_MuBi4Width'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if.u_err'
 6355 |  localparam signed [31:0] prim_mubi_pkg_MuBi4Width = 4;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6357:27: Parameter is not used: 'tlul_pkg_DataIntgWidth'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if.u_err'
 6357 |  localparam signed [31:0] tlul_pkg_DataIntgWidth = 7;
      |                           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6358:27: Parameter is not used: 'tlul_pkg_H2DCmdIntgWidth'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if.u_err'
 6358 |  localparam signed [31:0] tlul_pkg_H2DCmdIntgWidth = 7;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6370:27: Parameter is not used: 'IW'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if.u_err'
 6370 |  localparam signed [31:0] IW = top_pkg_TL_AIW;
      |                           ^~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6372:27: Parameter is not used: 'SZW'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if.u_err'
 6372 |  localparam signed [31:0] SZW = top_pkg_TL_SZW;
      |                           ^~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6374:27: Parameter is not used: 'DW'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if.u_err'
 6374 |  localparam signed [31:0] DW = top_pkg_TL_DW;
      |                           ^~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6378:27: Parameter is not used: 'SubAW'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if.u_err'
 6378 |  localparam signed [31:0] SubAW = 2;
      |                           ^~~~~
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:6915:6: Signal is not used: '_sv2v_0'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if.u_rsp_intg_gen'
 6915 |  reg _sv2v_0;
      |      ^~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6936:27: Parameter is not used: 'tlul_pkg_D2HRspMaxWidth'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if.u_rsp_intg_gen'
 6936 |  localparam signed [31:0] tlul_pkg_D2HRspMaxWidth = 57;
      |                           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: rtl/cache_wrapper.v:6937:27: Parameter is not used: 'tlul_pkg_DataMaxWidth'
                                                 : ... note: In instance 'cache_wrapper_reg_top.u_reg_if.u_rsp_intg_gen'
 6937 |  localparam signed [31:0] tlul_pkg_DataMaxWidth = 32;
      |                           ^~~~~~~~~~~~~~~~~~~~~
%Warning-SYNCASYNCNET: rtl/cache_wrapper.v:8672:13: Signal flopped as both synchronous and async: 'cache_wrapper.rst_ni'
                       rtl/cache_wrapper.v:8837:8: ... Location of async usage
 8837 |   if (!rst_ni) begin
      |        ^~~~~~
                       rtl/cache_wrapper.v:9539:8: ... Location of sync usage
 9539 |   if (!rst_ni)
      |        ^~~~~~
                       ... For warning description see https://verilator.org/warn/SYNCASYNCNET?v=5.036
                       ... Use "/* verilator lint_off SYNCASYNCNET */" and lint_on around source to disable this message.
make[1]: Entering directory '/home/eneadim/github/open-IP-SoC-env/sim/verilator'
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vcache_wrapper.cpp Vcache_wrapper___024root__DepSet_hd06850f5__0.cpp Vcache_wrapper___024root__DepSet_h064727d7__0.cpp Vcache_wrapper_tlul_fifo_sync__RCz6_RDz6__DepSet_h798446e9__0.cpp Vcache_wrapper__main.cpp Vcache_wrapper___024root__Slow.cpp Vcache_wrapper___024root__DepSet_hd06850f5__0__Slow.cpp Vcache_wrapper___024root__DepSet_h064727d7__0__Slow.cpp Vcache_wrapper_tlul_fifo_sync__RCz6_RDz6__Slow.cpp Vcache_wrapper_tlul_fifo_sync__RCz6_RDz6__DepSet_h798446e9__0__Slow.cpp Vcache_wrapper_tlul_fifo_sync__RCz6_RDz6__DepSet_h9ddb11c3__0__Slow.cpp Vcache_wrapper__Syms.cpp > Vcache_wrapper__ALL.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -c -o Vcache_wrapper__ALL.o Vcache_wrapper__ALL.cpp
echo "" > Vcache_wrapper__ALL.verilator_deplist.tmp
g++    verilated.o verilated_threads.o Vcache_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vcache_wrapper
rm Vcache_wrapper__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/eneadim/github/open-IP-SoC-env/sim/verilator'
- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036-48-g0dc93c1d5
- Verilator: Built from 0.347 MB sources in 45 modules, into 1.853 MB in 12 C++ files needing 0.004 MB
- Verilator: Walltime 2.862 s (elab=0.033, cvt=0.101, bld=2.677); cpu 0.180 s on 1 threads; alloced 48.148 MB
