$date
	Mon Oct 21 23:48:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module p2_rtl_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module initial1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1#
#20
0!
1"
#30
0#
#40
1$
0"
#50
1!
1#
#60
1"
#70
0#
#80
