#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct 21 15:01:45 2019
# Process ID: 1504
# Current directory: D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log MIROIR_5B_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIROIR_5B_wrapper.tcl
# Log file: D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/MIROIR_5B_wrapper.vds
# Journal file: D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MIROIR_5B_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Documents/INF1500/Labo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Users/Nathan/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top MIROIR_5B_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15604 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 728.145 ; gain = 177.410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIROIR_5B_wrapper' [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/hdl/MIROIR_5B_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'MIROIR_5B' [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/synth/MIROIR_5B.v:13]
INFO: [Synth 8-6157] synthesizing module 'MIROIR_5B_ATAD_SPLIT_5_0_2' [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/.Xil/Vivado-1504-DESKTOP-8B1C8TT/realtime/MIROIR_5B_ATAD_SPLIT_5_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MIROIR_5B_ATAD_SPLIT_5_0_2' (1#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/.Xil/Vivado-1504-DESKTOP-8B1C8TT/realtime/MIROIR_5B_ATAD_SPLIT_5_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MIROIR_5B_ATAD_SPLIT_5_1_0' [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/.Xil/Vivado-1504-DESKTOP-8B1C8TT/realtime/MIROIR_5B_ATAD_SPLIT_5_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MIROIR_5B_ATAD_SPLIT_5_1_0' (2#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/.Xil/Vivado-1504-DESKTOP-8B1C8TT/realtime/MIROIR_5B_ATAD_SPLIT_5_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MIROIR_5B_xlconcat_0_1' [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xlconcat_0_1/synth/MIROIR_5B_xlconcat_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 5 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (3#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MIROIR_5B_xlconcat_0_1' (4#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xlconcat_0_1/synth/MIROIR_5B_xlconcat_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'MIROIR_5B_xup_nor5_0_1' [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/.Xil/Vivado-1504-DESKTOP-8B1C8TT/realtime/MIROIR_5B_xup_nor5_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MIROIR_5B_xup_nor5_0_1' (5#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/.Xil/Vivado-1504-DESKTOP-8B1C8TT/realtime/MIROIR_5B_xup_nor5_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MIROIR_5B_xup_xor2_0_5' [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/.Xil/Vivado-1504-DESKTOP-8B1C8TT/realtime/MIROIR_5B_xup_xor2_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MIROIR_5B_xup_xor2_0_5' (6#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/.Xil/Vivado-1504-DESKTOP-8B1C8TT/realtime/MIROIR_5B_xup_xor2_0_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MIROIR_5B_xup_xor2_0_1' [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/.Xil/Vivado-1504-DESKTOP-8B1C8TT/realtime/MIROIR_5B_xup_xor2_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MIROIR_5B_xup_xor2_0_1' (7#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/.Xil/Vivado-1504-DESKTOP-8B1C8TT/realtime/MIROIR_5B_xup_xor2_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MIROIR_5B_xup_xor2_0_2' [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/.Xil/Vivado-1504-DESKTOP-8B1C8TT/realtime/MIROIR_5B_xup_xor2_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MIROIR_5B_xup_xor2_0_2' (8#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/.Xil/Vivado-1504-DESKTOP-8B1C8TT/realtime/MIROIR_5B_xup_xor2_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MIROIR_5B_xup_xor2_0_3' [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/.Xil/Vivado-1504-DESKTOP-8B1C8TT/realtime/MIROIR_5B_xup_xor2_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MIROIR_5B_xup_xor2_0_3' (9#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/.Xil/Vivado-1504-DESKTOP-8B1C8TT/realtime/MIROIR_5B_xup_xor2_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MIROIR_5B_xup_xor2_0_4' [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/.Xil/Vivado-1504-DESKTOP-8B1C8TT/realtime/MIROIR_5B_xup_xor2_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MIROIR_5B_xup_xor2_0_4' (10#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/.Xil/Vivado-1504-DESKTOP-8B1C8TT/realtime/MIROIR_5B_xup_xor2_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MIROIR_5B' (11#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/synth/MIROIR_5B.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MIROIR_5B_wrapper' (12#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/hdl/MIROIR_5B_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 792.910 ; gain = 242.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 792.910 ; gain = 242.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 792.910 ; gain = 242.176
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_xor2_0_1/MIROIR_5B_xup_xor2_0_1/mini_UAL_xup_xor2_0_0_in_context.xdc] for cell 'MIROIR_5B_i/xup_xor2_1'
Finished Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_xor2_0_1/MIROIR_5B_xup_xor2_0_1/mini_UAL_xup_xor2_0_0_in_context.xdc] for cell 'MIROIR_5B_i/xup_xor2_1'
Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_xor2_0_2/MIROIR_5B_xup_xor2_0_2/mini_UAL_xup_xor2_0_0_in_context.xdc] for cell 'MIROIR_5B_i/xup_xor2_2'
Finished Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_xor2_0_2/MIROIR_5B_xup_xor2_0_2/mini_UAL_xup_xor2_0_0_in_context.xdc] for cell 'MIROIR_5B_i/xup_xor2_2'
Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_xor2_0_3/MIROIR_5B_xup_xor2_0_3/mini_UAL_xup_xor2_0_0_in_context.xdc] for cell 'MIROIR_5B_i/xup_xor2_3'
Finished Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_xor2_0_3/MIROIR_5B_xup_xor2_0_3/mini_UAL_xup_xor2_0_0_in_context.xdc] for cell 'MIROIR_5B_i/xup_xor2_3'
Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_xor2_0_4/MIROIR_5B_xup_xor2_0_4/mini_UAL_xup_xor2_0_0_in_context.xdc] for cell 'MIROIR_5B_i/xup_xor2_4'
Finished Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_xor2_0_4/MIROIR_5B_xup_xor2_0_4/mini_UAL_xup_xor2_0_0_in_context.xdc] for cell 'MIROIR_5B_i/xup_xor2_4'
Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_xor2_0_5/MIROIR_5B_xup_xor2_0_5/mini_UAL_xup_xor2_0_0_in_context.xdc] for cell 'MIROIR_5B_i/xup_xor2_0'
Finished Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_xor2_0_5/MIROIR_5B_xup_xor2_0_5/mini_UAL_xup_xor2_0_0_in_context.xdc] for cell 'MIROIR_5B_i/xup_xor2_0'
Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_ATAD_SPLIT_5_0_2/MIROIR_5B_ATAD_SPLIT_5_0_2/mini_UAL_ATAD_SPLIT_5_0_0_in_context.xdc] for cell 'MIROIR_5B_i/ATAD_SPLIT_5_0'
Finished Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_ATAD_SPLIT_5_0_2/MIROIR_5B_ATAD_SPLIT_5_0_2/mini_UAL_ATAD_SPLIT_5_0_0_in_context.xdc] for cell 'MIROIR_5B_i/ATAD_SPLIT_5_0'
Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_ATAD_SPLIT_5_1_0/MIROIR_5B_ATAD_SPLIT_5_1_0/mini_UAL_ATAD_SPLIT_5_0_0_in_context.xdc] for cell 'MIROIR_5B_i/ATAD_SPLIT_5_1'
Finished Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_ATAD_SPLIT_5_1_0/MIROIR_5B_ATAD_SPLIT_5_1_0/mini_UAL_ATAD_SPLIT_5_0_0_in_context.xdc] for cell 'MIROIR_5B_i/ATAD_SPLIT_5_1'
Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_nor5_0_1/MIROIR_5B_xup_nor5_0_1/MIROIR_5B_xup_nor5_0_1_in_context.xdc] for cell 'MIROIR_5B_i/xup_nor5_0'
Finished Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_xup_nor5_0_1/MIROIR_5B_xup_nor5_0_1/MIROIR_5B_xup_nor5_0_1_in_context.xdc] for cell 'MIROIR_5B_i/xup_nor5_0'
Parsing XDC File [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc]
WARNING: [Vivado 12-584] No ports matched 'cout'. [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc:2]
WARNING: [Vivado 12-584] No ports matched 's'. [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'a'. [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'b'. [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'cin'. [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc:7]
Finished Parsing XDC File [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/constrs_1/new/lab2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/MIROIR_5B_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 850.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 850.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 850.227 ; gain = 299.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 850.227 ; gain = 299.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for MIROIR_5B_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIROIR_5B_i/xup_xor2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIROIR_5B_i/xup_xor2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIROIR_5B_i/xup_xor2_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIROIR_5B_i/xup_xor2_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIROIR_5B_i/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIROIR_5B_i/ATAD_SPLIT_5_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIROIR_5B_i/ATAD_SPLIT_5_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIROIR_5B_i/xup_nor5_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIROIR_5B_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 850.227 ; gain = 299.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 850.227 ; gain = 299.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 850.227 ; gain = 299.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 873.551 ; gain = 322.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 873.551 ; gain = 322.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 883.148 ; gain = 332.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 898.949 ; gain = 348.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 898.949 ; gain = 348.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 898.949 ; gain = 348.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 898.949 ; gain = 348.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 898.949 ; gain = 348.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 898.949 ; gain = 348.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |MIROIR_5B_ATAD_SPLIT_5_0_2 |         1|
|2     |MIROIR_5B_ATAD_SPLIT_5_1_0 |         1|
|3     |MIROIR_5B_xup_nor5_0_1     |         1|
|4     |MIROIR_5B_xup_xor2_0_5     |         1|
|5     |MIROIR_5B_xup_xor2_0_1     |         1|
|6     |MIROIR_5B_xup_xor2_0_2     |         1|
|7     |MIROIR_5B_xup_xor2_0_3     |         1|
|8     |MIROIR_5B_xup_xor2_0_4     |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |MIROIR_5B_ATAD_SPLIT_5_0_2 |     1|
|2     |MIROIR_5B_ATAD_SPLIT_5_1_0 |     1|
|3     |MIROIR_5B_xup_nor5_0_1     |     1|
|4     |MIROIR_5B_xup_xor2_0_1     |     1|
|5     |MIROIR_5B_xup_xor2_0_2     |     1|
|6     |MIROIR_5B_xup_xor2_0_3     |     1|
|7     |MIROIR_5B_xup_xor2_0_4     |     1|
|8     |MIROIR_5B_xup_xor2_0_5     |     1|
|9     |IBUF                       |    10|
|10    |OBUF                       |     5|
+------+---------------------------+------+

Report Instance Areas: 
+------+---------------+-----------------------+------+
|      |Instance       |Module                 |Cells |
+------+---------------+-----------------------+------+
|1     |top            |                       |    31|
|2     |  MIROIR_5B_i  |MIROIR_5B              |    16|
|3     |    xlconcat_0 |MIROIR_5B_xlconcat_0_1 |     0|
+------+---------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 898.949 ; gain = 348.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 898.949 ; gain = 290.898
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 898.949 ; gain = 348.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 913.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 913.973 ; gain = 617.102
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.973 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.runs/synth_1/MIROIR_5B_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIROIR_5B_wrapper_utilization_synth.rpt -pb MIROIR_5B_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 15:02:25 2019...
