Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jun 13 19:12:11 2021
| Host         : DESKTOP-NFORTEC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cronometro_top_control_sets_placed.rpt
| Design       : cronometro_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            7 |
| No           | No                    | Yes                    |               9 |            4 |
| No           | Yes                   | No                     |              18 |            5 |
| Yes          | No                    | No                     |             143 |           37 |
| Yes          | No                    | Yes                    |              79 |           29 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------------------+-------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                Enable Signal               |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+--------------------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG           |                                            | crono_inst/sw_alarm_reset_0   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | crono_inst/divisorfrec_unit/E[0]           | reset_IBUF                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | crono_inst/divisorfrec_unit/E[0]           | crono_inst/decimas_unit/AR[0] |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | crono_inst/centesimas_unit/ce7_out         | crono_inst/decimas_unit/AR[0] |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | crono_inst/decimas_unit/q_reg[2]_0[0]      | crono_inst/decimas_unit/AR[0] |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | crono_inst/decimas_unit/E[0]               | crono_inst/decimas_unit/AR[0] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | crono_inst/minutos_unit/q_reg[2]_0[0]      | crono_inst/decimas_unit/AR[0] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | crono_inst/minutos_unit/E[0]               | crono_inst/decimas_unit/AR[0] |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | crono_inst/dseg_unit/q_reg[3]_1[0]         | crono_inst/decimas_unit/AR[0] |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | crono_inst/dseg_unit/E[0]                  | crono_inst/decimas_unit/AR[0] |                1 |              4 |         4.00 |
|  xadc_inst/dut/dclk_bufg |                                            |                               |                2 |              4 |         2.00 |
|  xadc_inst/dut/dclk_bufg |                                            | reset_IBUF                    |                3 |              5 |         1.67 |
|  xadc_inst/dut/dclk_bufg | xadc_inst/dut/daddr[6]_i_1_n_0             |                               |                1 |              5 |         5.00 |
|  xadc_inst/dut/dclk_bufg | xadc_inst/dut/di_drp[9]_i_1_n_0            |                               |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | alarm_inst/leds_signal_1                   | crono_inst/sw_alarm_reset_0   |                7 |             16 |         2.29 |
|  xadc_inst/dut/dclk_bufg | xadc_inst/dut/MEASURED_AUX2[15]_i_1_n_0    |                               |                8 |             16 |         2.00 |
|  xadc_inst/dut/dclk_bufg | xadc_inst/dut/MEASURED_VCCAUX[15]_i_1_n_0  |                               |                3 |             16 |         5.33 |
|  xadc_inst/dut/dclk_bufg | xadc_inst/dut/MEASURED_VCCINT[15]_i_1_n_0  |                               |                7 |             16 |         2.29 |
|  xadc_inst/dut/dclk_bufg | xadc_inst/dut/MEASURED_AUX0[15]_i_1_n_0    |                               |                2 |             16 |         8.00 |
|  xadc_inst/dut/dclk_bufg | xadc_inst/dut/MEASURED_AUX1[15]_i_1_n_0    |                               |                2 |             16 |         8.00 |
|  xadc_inst/dut/dclk_bufg | xadc_inst/dut/MEASURED_VCCBRAM[15]_i_1_n_0 |                               |                7 |             16 |         2.29 |
|  xadc_inst/dut/dclk_bufg | xadc_inst/dut/MEASURED_TEMP[15]_i_1_n_0    |                               |                3 |             16 |         5.33 |
|  xadc_inst/dut/dclk_bufg | xadc_inst/dut/MEASURED_AUX3[15]_i_1_n_0    |                               |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG           |                                            | reset_IBUF                    |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG           |                                            |                               |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG           | crono_inst/E[0]                            | crono_inst/sw_alarm_reset     |                8 |             27 |         3.38 |
+--------------------------+--------------------------------------------+-------------------------------+------------------+----------------+--------------+


