#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Oct 11 11:05:14 2020
# Process ID: 15104
# Current directory: D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LCSE_PROJ.runs/synth_1
# Command line: vivado.exe -log PICtop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PICtop.tcl
# Log file: D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LCSE_PROJ.runs/synth_1/PICtop.vds
# Journal file: D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LCSE_PROJ.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PICtop.tcl -notrace
Command: synth_design -top PICtop -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9252
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PICtop' [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LCSE_PROJ.srcs/sources_1/PICtop.vhd:19]
WARNING: [Synth 8-5640] Port 'clk100mhz' is missing in component declaration [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LCSE_PROJ.srcs/sources_1/PICtop.vhd:44]
INFO: [Synth 8-3491] module 'RS232top' declared at 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LCSE_PROJ.srcs/sources_1/RS232top.vhd:6' bound to instance 'RS232_PHY' of component 'RS232top' [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LCSE_PROJ.srcs/sources_1/PICtop.vhd:84]
ERROR: [Synth 8-3493] module 'rs232top' declared at 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LCSE_PROJ.srcs/sources_1/RS232top.vhd:6' does not have matching formal port for component port 'clk' [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LCSE_PROJ.srcs/sources_1/PICtop.vhd:84]
ERROR: [Synth 8-285] failed synthesizing module 'PICtop' [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LCSE_PROJ.srcs/sources_1/PICtop.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1025.129 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Oct 11 11:05:37 2020...
