
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.50+56 (git sha1 176131b50, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `fxp_sqrt_top_wrapper.ys' --

1. Executing Verilog-2005 frontend: ../../../fxp_sqrt_top_wrapper.v
Parsing Verilog input from `../../../fxp_sqrt_top_wrapper.v' to AST representation.
Generating RTLIL representation for module `\fxp_sqrt_top_wrapper'.
Warning: Replacing memory \vectOut with list of registers. See ../../../fxp_sqrt_top_wrapper.v:72
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../source/fxp_sqrt_top.v
Parsing SystemVerilog input from `../../../../source/fxp_sqrt_top.v' to AST representation.
Generating RTLIL representation for module `\fxp_sqrt_top'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v
Parsing SystemVerilog input from `../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v' to AST representation.
Generating RTLIL representation for module `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v
Parsing SystemVerilog input from `../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v' to AST representation.
Generating RTLIL representation for module `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1'.
Successfully finished Verilog frontend.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper
Used module:     \fxp_sqrt_top
Used module:         \fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1
Used module:             \fxp_sqrt_top_flow_control_loop_pipe_sequential_init

5.2. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper
Used module:     \fxp_sqrt_top
Used module:         \fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1
Used module:             \fxp_sqrt_top_flow_control_loop_pipe_sequential_init
Removed 0 unused modules.

6. Executing SYNTH_GOWIN pass.

6.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\ELVDS_OBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\OSER4'.
Generating RTLIL representation for module `\OSER4_MEM'.
Generating RTLIL representation for module `\OSER8'.
Generating RTLIL representation for module `\OSER10'.
Generating RTLIL representation for module `\OVIDEO'.
Generating RTLIL representation for module `\OSER16'.
Generating RTLIL representation for module `\IDES4'.
Generating RTLIL representation for module `\IDES4_MEM'.
Generating RTLIL representation for module `\IDES8'.
Generating RTLIL representation for module `\IDES10'.
Generating RTLIL representation for module `\IVIDEO'.
Generating RTLIL representation for module `\IDES16'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDRC'.
Generating RTLIL representation for module `\DQS'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\BANDGAP'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Generating RTLIL representation for module `\OSCW'.
Generating RTLIL representation for module `\OSCO'.
Generating RTLIL representation for module `\DCS'.
Generating RTLIL representation for module `\EMCU'.
Successfully finished Verilog frontend.

6.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v' to AST representation.
Generating RTLIL representation for module `\MUX2_MUX8'.
Generating RTLIL representation for module `\MUX2_MUX16'.
Generating RTLIL representation for module `\MUX2_MUX32'.
Generating RTLIL representation for module `\MUX4'.
Generating RTLIL representation for module `\MUX8'.
Generating RTLIL representation for module `\MUX16'.
Generating RTLIL representation for module `\MUX32'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT7'.
Generating RTLIL representation for module `\LUT8'.
Generating RTLIL representation for module `\DL'.
Generating RTLIL representation for module `\DLE'.
Generating RTLIL representation for module `\DLC'.
Generating RTLIL representation for module `\DLCE'.
Generating RTLIL representation for module `\DLP'.
Generating RTLIL representation for module `\DLPE'.
Generating RTLIL representation for module `\DLN'.
Generating RTLIL representation for module `\DLNE'.
Generating RTLIL representation for module `\DLNC'.
Generating RTLIL representation for module `\DLNCE'.
Generating RTLIL representation for module `\DLNP'.
Generating RTLIL representation for module `\DLNPE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\IEM'.
Generating RTLIL representation for module `\ROM16'.
Generating RTLIL representation for module `\ROM'.
Generating RTLIL representation for module `\ROMX9'.
Generating RTLIL representation for module `\rSDP'.
Generating RTLIL representation for module `\rSDPX9'.
Generating RTLIL representation for module `\rROM'.
Generating RTLIL representation for module `\rROMX9'.
Generating RTLIL representation for module `\pROM'.
Generating RTLIL representation for module `\pROMX9'.
Generating RTLIL representation for module `\SDPB'.
Generating RTLIL representation for module `\SDPX9B'.
Generating RTLIL representation for module `\DPB'.
Generating RTLIL representation for module `\DPX9B'.
Generating RTLIL representation for module `\PADD18'.
Generating RTLIL representation for module `\PADD9'.
Generating RTLIL representation for module `\MULT9X9'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT36X36'.
Generating RTLIL representation for module `\MULTALU36X18'.
Generating RTLIL representation for module `\MULTADDALU18X18'.
Generating RTLIL representation for module `\MULTALU18X18'.
Generating RTLIL representation for module `\ALU54D'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFS'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\TLVDS_IBUF'.
Generating RTLIL representation for module `\TLVDS_TBUF'.
Generating RTLIL representation for module `\TLVDS_IOBUF'.
Generating RTLIL representation for module `\ELVDS_IBUF'.
Generating RTLIL representation for module `\ELVDS_TBUF'.
Generating RTLIL representation for module `\ELVDS_IOBUF'.
Generating RTLIL representation for module `\MIPI_IBUF'.
Generating RTLIL representation for module `\MIPI_IBUF_HS'.
Generating RTLIL representation for module `\MIPI_IBUF_LP'.
Generating RTLIL representation for module `\MIPI_OBUF'.
Generating RTLIL representation for module `\MIPI_OBUF_A'.
Generating RTLIL representation for module `\ELVDS_IBUF_MIPI'.
Generating RTLIL representation for module `\I3C_IOBUF'.
Generating RTLIL representation for module `\TLVDS_OEN_BK'.
Generating RTLIL representation for module `\CLKDIV'.
Generating RTLIL representation for module `\DHCEN'.
Generating RTLIL representation for module `\DLL'.
Generating RTLIL representation for module `\DLLDLY'.
Generating RTLIL representation for module `\FLASH96K'.
Generating RTLIL representation for module `\FLASH256K'.
Generating RTLIL representation for module `\FLASH608K'.
Generating RTLIL representation for module `\DQCE'.
Generating RTLIL representation for module `\CLKDIV2'.
Generating RTLIL representation for module `\DCC'.
Generating RTLIL representation for module `\DHCENC'.
Generating RTLIL representation for module `\FLASH64K'.
Generating RTLIL representation for module `\FLASH64KZ'.
Generating RTLIL representation for module `\I3C'.
Generating RTLIL representation for module `\IODELAYA'.
Generating RTLIL representation for module `\IODELAYC'.
Generating RTLIL representation for module `\SPMI'.
Generating RTLIL representation for module `\IODELAYB'.
Generating RTLIL representation for module `\PLLO'.
Generating RTLIL representation for module `\DCCG'.
Generating RTLIL representation for module `\FLASH96KA'.
Generating RTLIL representation for module `\MIPI_DPHY_RX'.
Generating RTLIL representation for module `\CLKDIVG'.
Generating RTLIL representation for module `\PWRGRD'.
Successfully finished Verilog frontend.

6.3. Executing HIERARCHY pass (managing design hierarchy).

6.3.1. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper
Used module:     \fxp_sqrt_top
Used module:         \fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1
Used module:             \fxp_sqrt_top_flow_control_loop_pipe_sequential_init

6.3.2. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper
Used module:     \fxp_sqrt_top
Used module:         \fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1
Used module:             \fxp_sqrt_top_flow_control_loop_pipe_sequential_init
Removed 0 unused modules.

6.4. Executing PROC pass (convert processes to netlists).

6.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$454'.
Cleaned up 1 empty switch.

6.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$514 in module RAM16S4.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$478 in module RAM16S2.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$459 in module RAM16S1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$450 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$448 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$446 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$444 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$442 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$440 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$438 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$436 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$430 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$428 in module DFFC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$426 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$424 in module DFFP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$422 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$420 in module DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$418 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$416 in module DFFS.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:285$210 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:277$202 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:269$194 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:261$186 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:253$180 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:245$176 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:237$170 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:229$164 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:221$156 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:211$150 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:174$144 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:164$138 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:154$132 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
Marked 2 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:142$126 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
Marked 2 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:130$118 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:122$116 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:97$109 in module fxp_sqrt_top_flow_control_loop_pipe_sequential_init.
Marked 2 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:85$105 in module fxp_sqrt_top_flow_control_loop_pipe_sequential_init.
Marked 2 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:67$100 in module fxp_sqrt_top_flow_control_loop_pipe_sequential_init.
Marked 3 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top.v:215$78 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top.v:207$76 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top.v:199$72 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top.v:191$70 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top.v:181$68 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top.v:173$66 in module fxp_sqrt_top.
Marked 2 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top.v:125$41 in module fxp_sqrt_top.
Marked 2 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top.v:113$37 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../source/fxp_sqrt_top.v:105$35 in module fxp_sqrt_top.
Removed 1 dead cases from process $proc$../../../fxp_sqrt_top_wrapper.v:59$6 in module fxp_sqrt_top_wrapper.
Marked 3 switch rules as full_case in process $proc$../../../fxp_sqrt_top_wrapper.v:59$6 in module fxp_sqrt_top_wrapper.
Removed a total of 1 dead cases.

6.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 10 redundant assignments.
Promoted 100 assignments to connections.

6.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$559'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
  Set init value: \mem2 = 16'0000000000000000
  Set init value: \mem3 = 16'0000000000000000
Found init rule in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$501'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
Found init rule in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$471'.
  Set init value: \mem = 16'0000000000000000
Found init rule in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$451'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$449'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$447'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$445'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$443'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$441'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$439'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$437'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$435'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$433'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$431'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$429'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$427'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$425'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$423'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$421'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$419'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$417'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$415'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$413'.
  Set init value: \Q = 1'0
Found init rule in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:0$228'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \i1_fu_60 = 5'00000
  Set init value: \s_12_fu_64 = 31'0000000000000000000000000000000
  Set init value: \q_star4_fu_68 = 29'00000000000000000000000000000
  Set init value: \q6_fu_72 = 29'00000000000000000000000000000
Found init rule in `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:0$115'.
  Set init value: \ap_loop_init_int = 1'1
  Set init value: \ap_done_cache = 1'0
Found init rule in `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:0$99'.
  Set init value: \ap_rst_reg_2 = 1'1
  Set init value: \ap_rst_reg_1 = 1'1
  Set init value: \ap_rst_reg = 1'1
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60_ap_start_reg = 1'0

6.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$450'.
Found async reset \CLEAR in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$448'.
Found async reset \PRESET in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$446'.
Found async reset \PRESET in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$444'.
Found async reset \CLEAR in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$430'.
Found async reset \CLEAR in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$428'.
Found async reset \PRESET in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$426'.
Found async reset \PRESET in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$424'.

6.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~78 debug messages>

6.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$559'.
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$514'.
     1/8: $1$lookahead\mem3$513[15:0]$530
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$505[3:0]$526
     3/8: $1$lookahead\mem2$512[15:0]$529
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$504[3:0]$525
     5/8: $1$lookahead\mem1$511[15:0]$528
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$503[3:0]$524
     7/8: $1$lookahead\mem0$510[15:0]$527
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$502[3:0]$523
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$501'.
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$478'.
     1/4: $1$lookahead\mem1$477[15:0]$486
     2/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$473[3:0]$484
     3/4: $1$lookahead\mem0$476[15:0]$485
     4/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$472[3:0]$483
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$471'.
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$459'.
     1/2: $1$lookahead\mem$458[15:0]$463
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$456[3:0]$462
Creating decoders for process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$454'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$451'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$450'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$449'.
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$448'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$447'.
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$446'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$445'.
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$444'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$443'.
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$442'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$441'.
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$440'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$439'.
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$438'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$437'.
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$436'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$435'.
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$434'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$433'.
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$432'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$431'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$430'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$429'.
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$428'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$427'.
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$426'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$425'.
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$424'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$423'.
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$422'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$421'.
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$420'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$419'.
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$418'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$417'.
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$416'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$415'.
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$414'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$413'.
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$412'.
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:0$228'.
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:360$227'.
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:285$210'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:277$202'.
     1/1: $1\s_4_out_ap_vld[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:269$194'.
     1/1: $1\q_1_out_ap_vld[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:261$186'.
     1/1: $1\p_v_out_ap_vld[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:253$180'.
     1/1: $1\ap_ready_int[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:245$176'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:237$170'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:229$164'.
     1/1: $1\ap_done_int[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:221$156'.
     1/1: $1\ap_condition_exit_pp0_iter1_stage0[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:211$150'.
     1/1: $0\s_12_fu_64[30:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:174$144'.
     1/28: $0\q_star4_fu_68[28:1] [27]
     2/28: $0\q_star4_fu_68[28:1] [25]
     3/28: $0\q_star4_fu_68[28:1] [24]
     4/28: $0\q_star4_fu_68[28:1] [23]
     5/28: $0\q_star4_fu_68[28:1] [22]
     6/28: $0\q_star4_fu_68[28:1] [21]
     7/28: $0\q_star4_fu_68[28:1] [20]
     8/28: $0\q_star4_fu_68[28:1] [19]
     9/28: $0\q_star4_fu_68[28:1] [18]
    10/28: $0\q_star4_fu_68[28:1] [17]
    11/28: $0\q_star4_fu_68[28:1] [16]
    12/28: $0\q_star4_fu_68[28:1] [15]
    13/28: $0\q_star4_fu_68[28:1] [14]
    14/28: $0\q_star4_fu_68[28:1] [13]
    15/28: $0\q_star4_fu_68[28:1] [12]
    16/28: $0\q_star4_fu_68[28:1] [11]
    17/28: $0\q_star4_fu_68[28:1] [10]
    18/28: $0\q_star4_fu_68[28:1] [9]
    19/28: $0\q_star4_fu_68[28:1] [8]
    20/28: $0\q_star4_fu_68[28:1] [7]
    21/28: $0\q_star4_fu_68[28:1] [6]
    22/28: $0\q_star4_fu_68[28:1] [5]
    23/28: $0\q_star4_fu_68[28:1] [4]
    24/28: $0\q_star4_fu_68[28:1] [3]
    25/28: $0\q_star4_fu_68[28:1] [2]
    26/28: $0\q_star4_fu_68[28:1] [1]
    27/28: $0\q_star4_fu_68[28:1] [0]
    28/28: $0\q_star4_fu_68[28:1] [26]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:164$138'.
     1/1: $0\q6_fu_72[28:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:154$132'.
     1/1: $0\i1_fu_60[4:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:142$126'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:130$118'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:122$116'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:0$115'.
Creating decoders for process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:97$109'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:85$105'.
     1/1: $0\ap_done_cache[0:0]
Creating decoders for process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:67$100'.
     1/1: $0\ap_loop_init_int[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:0$99'.
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:266$98'.
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:252$90'.
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:248$86'.
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:215$78'.
     1/3: $3\ap_NS_fsm[2:0]
     2/3: $2\ap_NS_fsm[2:0]
     3/3: $1\ap_NS_fsm[2:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:207$76'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:199$72'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:191$70'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:181$68'.
     1/1: $1\ap_ST_fsm_state2_blk[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:173$66'.
     1/1: $1\ap_ST_fsm_state1_blk[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:167$62'.
     1/1: $0\s_reg_134[27:4]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:161$58'.
     1/1: $0\s_4_loc_fu_50[30:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:155$54'.
     1/1: $0\q_1_loc_fu_42[28:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:149$50'.
     1/1: $0\p_v_loc_fu_46[27:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:145$49'.
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:141$48'.
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:137$47'.
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:125$41'.
     1/1: $0\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60_ap_start_reg[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:113$37'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:105$35'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
     1/28: $3$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:83$1_DATA[7:0]$34
     2/28: $0\vectOut[3][6:0] [6]
     3/28: $0\vectOut[3][6:0] [5]
     4/28: $0\vectOut[3][6:0] [4]
     5/28: $0\vectOut[3][6:0] [3:0]
     6/28: $2$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_DATA[7:0]$32
     7/28: $2$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_ADDR[2:0]$31
     8/28: $2$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:83$1_DATA[7:0]$30
     9/28: $2$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:83$1_ADDR[1:0]$29
    10/28: $0\in_val[23:0] [23:16]
    11/28: $0\in_val[23:0] [15:8]
    12/28: $0\in_val[23:0] [7:0]
    13/28: $1$mem2bits$\stimIn$../../../fxp_sqrt_top_wrapper.v:64$3[7:0]$18
    14/28: $1$mem2bits$\stimIn$../../../fxp_sqrt_top_wrapper.v:63$2[7:0]$17
    15/28: $1$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_EN[7:0]$22
    16/28: $1$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_DATA[7:0]$21
    17/28: $1$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_ADDR[2:0]$20
    18/28: $1$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:83$1_DATA[7:0]$16
    19/28: $1$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:83$1_ADDR[1:0]$15
    20/28: $2$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_EN[7:0]$33
    21/28: $0\vectOut[2][7:0]
    22/28: $0\vectOut[1][7:0]
    23/28: $0\vectOut[0][7:0]
    24/28: $1$mem2bits$\stimIn$../../../fxp_sqrt_top_wrapper.v:65$4[7:0]$19
    25/28: $0\ap_continue[0:0]
    26/28: $0\ap_start[0:0]
    27/28: $0\ap_rst[0:0]
    28/28: $0\Dout_emu[7:0]

6.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.\ap_NS_fsm' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:285$210'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.\s_4_out_ap_vld' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:277$202'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.\q_1_out_ap_vld' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:269$194'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.\p_v_out_ap_vld' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:261$186'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.\ap_ready_int' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:253$180'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.\ap_idle_pp0' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:245$176'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.\ap_idle' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:237$170'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.\ap_done_int' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:229$164'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.\ap_condition_exit_pp0_iter1_stage0' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:221$156'.
No latch inferred for signal `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.\ap_done' from process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:97$109'.
No latch inferred for signal `\fxp_sqrt_top.\ap_block_state1_ignore_call10' from process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:252$90'.
No latch inferred for signal `\fxp_sqrt_top.\ap_block_state1' from process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:248$86'.
No latch inferred for signal `\fxp_sqrt_top.\ap_NS_fsm' from process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:215$78'.
No latch inferred for signal `\fxp_sqrt_top.\ap_ready' from process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:207$76'.
No latch inferred for signal `\fxp_sqrt_top.\ap_idle' from process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:199$72'.
No latch inferred for signal `\fxp_sqrt_top.\ap_done' from process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:191$70'.
No latch inferred for signal `\fxp_sqrt_top.\ap_ST_fsm_state2_blk' from process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:181$68'.
No latch inferred for signal `\fxp_sqrt_top.\ap_ST_fsm_state1_blk' from process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:173$66'.

6.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\RAM16S4.\mem0' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$514'.
  created $dff cell `$procdff$1128' with positive edge clock.
Creating register for signal `\RAM16S4.\mem1' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$514'.
  created $dff cell `$procdff$1129' with positive edge clock.
Creating register for signal `\RAM16S4.\mem2' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$514'.
  created $dff cell `$procdff$1130' with positive edge clock.
Creating register for signal `\RAM16S4.\mem3' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$514'.
  created $dff cell `$procdff$1131' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$502' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$514'.
  created $dff cell `$procdff$1132' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$503' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$514'.
  created $dff cell `$procdff$1133' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$504' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$514'.
  created $dff cell `$procdff$1134' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$505' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$514'.
  created $dff cell `$procdff$1135' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem0$510' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$514'.
  created $dff cell `$procdff$1136' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem1$511' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$514'.
  created $dff cell `$procdff$1137' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem2$512' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$514'.
  created $dff cell `$procdff$1138' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem3$513' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$514'.
  created $dff cell `$procdff$1139' with positive edge clock.
Creating register for signal `\RAM16S2.\mem0' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$478'.
  created $dff cell `$procdff$1140' with positive edge clock.
Creating register for signal `\RAM16S2.\mem1' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$478'.
  created $dff cell `$procdff$1141' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$472' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$478'.
  created $dff cell `$procdff$1142' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$473' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$478'.
  created $dff cell `$procdff$1143' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem0$476' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$478'.
  created $dff cell `$procdff$1144' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem1$477' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$478'.
  created $dff cell `$procdff$1145' with positive edge clock.
Creating register for signal `\RAM16S1.\mem' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$459'.
  created $dff cell `$procdff$1146' with positive edge clock.
Creating register for signal `\RAM16S1.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$456' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$459'.
  created $dff cell `$procdff$1147' with positive edge clock.
Creating register for signal `\RAM16S1.$lookahead\mem$458' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$459'.
  created $dff cell `$procdff$1148' with positive edge clock.
Creating register for signal `\ALU.\C' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$454'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$454'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$450'.
  created $adff cell `$procdff$1151' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$448'.
  created $adff cell `$procdff$1154' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$446'.
  created $adff cell `$procdff$1157' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$444'.
  created $adff cell `$procdff$1160' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$442'.
  created $dff cell `$procdff$1161' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$440'.
  created $dff cell `$procdff$1162' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$438'.
  created $dff cell `$procdff$1163' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$436'.
  created $dff cell `$procdff$1164' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$434'.
  created $dff cell `$procdff$1165' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$432'.
  created $dff cell `$procdff$1166' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$430'.
  created $adff cell `$procdff$1169' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$428'.
  created $adff cell `$procdff$1172' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$426'.
  created $adff cell `$procdff$1175' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$424'.
  created $adff cell `$procdff$1178' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$422'.
  created $dff cell `$procdff$1179' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$420'.
  created $dff cell `$procdff$1180' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$418'.
  created $dff cell `$procdff$1181' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$416'.
  created $dff cell `$procdff$1182' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$414'.
  created $dff cell `$procdff$1183' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$412'.
  created $dff cell `$procdff$1184' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.\q_star4_fu_68 [0]' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:360$227'.
  created $dff cell `$procdff$1185' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.\s_12_fu_64' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:211$150'.
  created $dff cell `$procdff$1186' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.\q_star4_fu_68 [28:1]' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:174$144'.
  created $dff cell `$procdff$1187' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.\q6_fu_72' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:164$138'.
  created $dff cell `$procdff$1188' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.\i1_fu_60' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:154$132'.
  created $dff cell `$procdff$1189' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.\ap_enable_reg_pp0_iter1' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:142$126'.
  created $dff cell `$procdff$1190' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.\ap_done_reg' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:130$118'.
  created $dff cell `$procdff$1191' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.\ap_CS_fsm' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:122$116'.
  created $dff cell `$procdff$1192' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.\ap_done_cache' using process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:85$105'.
  created $dff cell `$procdff$1193' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.\ap_loop_init_int' using process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:67$100'.
  created $dff cell `$procdff$1194' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\s_reg_134 [3:0]' using process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:266$98'.
  created $dff cell `$procdff$1195' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\s_reg_134 [27:4]' using process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:167$62'.
  created $dff cell `$procdff$1196' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\s_4_loc_fu_50' using process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:161$58'.
  created $dff cell `$procdff$1197' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\q_1_loc_fu_42' using process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:155$54'.
  created $dff cell `$procdff$1198' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\p_v_loc_fu_46' using process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:149$50'.
  created $dff cell `$procdff$1199' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\ap_rst_reg_2' using process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:145$49'.
  created $dff cell `$procdff$1200' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\ap_rst_reg_1' using process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:141$48'.
  created $dff cell `$procdff$1201' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\ap_rst_reg' using process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:137$47'.
  created $dff cell `$procdff$1202' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60_ap_start_reg' using process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:125$41'.
  created $dff cell `$procdff$1203' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\ap_done_reg' using process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:113$37'.
  created $dff cell `$procdff$1204' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\ap_CS_fsm' using process `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:105$35'.
  created $dff cell `$procdff$1205' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\Dout_emu' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
  created $dff cell `$procdff$1206' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\ap_rst' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
  created $dff cell `$procdff$1207' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\ap_start' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
  created $dff cell `$procdff$1208' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\ap_continue' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
  created $dff cell `$procdff$1209' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\in_val' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
  created $dff cell `$procdff$1210' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\vectOut[0]' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
  created $dff cell `$procdff$1211' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\vectOut[1]' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
  created $dff cell `$procdff$1212' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\vectOut[2]' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
  created $dff cell `$procdff$1213' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\vectOut[3] [6:0]' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
  created $dff cell `$procdff$1214' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:83$1_ADDR' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
  created $dff cell `$procdff$1215' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:83$1_DATA' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
  created $dff cell `$procdff$1216' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$mem2bits$\stimIn$../../../fxp_sqrt_top_wrapper.v:63$2' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
  created $dff cell `$procdff$1217' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$mem2bits$\stimIn$../../../fxp_sqrt_top_wrapper.v:64$3' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
  created $dff cell `$procdff$1218' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$mem2bits$\stimIn$../../../fxp_sqrt_top_wrapper.v:65$4' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
  created $dff cell `$procdff$1219' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_ADDR' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
  created $dff cell `$procdff$1220' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_DATA' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
  created $dff cell `$procdff$1221' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_EN' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
  created $dff cell `$procdff$1222' with positive edge clock.

6.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$559'.
Found and cleaned up 1 empty switch in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$514'.
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$514'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$501'.
Found and cleaned up 1 empty switch in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$478'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$478'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$471'.
Found and cleaned up 1 empty switch in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$459'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$459'.
Removing empty process `ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$454'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$451'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$450'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$450'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$449'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$448'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$447'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$446'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$446'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$445'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$444'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$443'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$442'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$442'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$441'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$440'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$440'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$439'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$438'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$438'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$437'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$436'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$436'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$435'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$434'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$434'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$433'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$432'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$431'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$430'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$430'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$429'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$428'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$427'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$426'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$426'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$425'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$424'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$423'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$422'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$422'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$421'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$420'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$420'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$419'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$418'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$418'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$417'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$416'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$416'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$415'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$414'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$414'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$413'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$412'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:0$228'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:360$227'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:285$210'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:285$210'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:277$202'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:277$202'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:269$194'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:269$194'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:261$186'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:261$186'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:253$180'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:253$180'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:245$176'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:245$176'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:237$170'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:237$170'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:229$164'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:229$164'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:221$156'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:221$156'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:211$150'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:211$150'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:174$144'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:174$144'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:164$138'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:164$138'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:154$132'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:154$132'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:142$126'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:142$126'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:130$118'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:130$118'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:122$116'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.$proc$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:122$116'.
Removing empty process `fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:0$115'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:97$109'.
Removing empty process `fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:97$109'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:85$105'.
Removing empty process `fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:85$105'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:67$100'.
Removing empty process `fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../source/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:67$100'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:0$99'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:266$98'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:252$90'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:248$86'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:215$78'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:215$78'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:207$76'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:207$76'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:199$72'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:199$72'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:191$70'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:191$70'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:181$68'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:181$68'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:173$66'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:173$66'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:167$62'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:167$62'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:161$58'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:161$58'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:155$54'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:155$54'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:149$50'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:149$50'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:145$49'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:141$48'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:137$47'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:125$41'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:125$41'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:113$37'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:113$37'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:105$35'.
Removing empty process `fxp_sqrt_top.$proc$../../../../source/fxp_sqrt_top.v:105$35'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
Removing empty process `fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:59$6'.
Cleaned up 78 empty switches.

6.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
<suppressed ~82 debug messages>
Optimizing module fxp_sqrt_top_flow_control_loop_pipe_sequential_init.
<suppressed ~9 debug messages>
Optimizing module fxp_sqrt_top.
<suppressed ~32 debug messages>
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~1 debug messages>

6.5. Executing FLATTEN pass (flatten design).
Deleting now unused module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.
Deleting now unused module fxp_sqrt_top_flow_control_loop_pipe_sequential_init.
Deleting now unused module fxp_sqrt_top.
<suppressed ~3 debug messages>

6.6. Executing TRIBUF pass.

6.7. Executing DEMINOUT pass (demote inout ports to input or output).

6.8. Executing SYNTH pass.

6.8.1. Executing PROC pass (convert processes to netlists).

6.8.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.8.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

6.8.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

6.8.1.4. Executing PROC_INIT pass (extract init attributes).

6.8.1.5. Executing PROC_ARST pass (detect async resets in processes).

6.8.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

6.8.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

6.8.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

6.8.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

6.8.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.8.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.8.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~2 debug messages>

6.8.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 31 unused cells and 479 unused wires.
<suppressed ~40 debug messages>

6.8.4. Executing CHECK pass (checking for obvious problems).
Checking module fxp_sqrt_top_wrapper...
Warning: Wire fxp_sqrt_top_wrapper.\vectOut[3] [7] is used but has no driver.
Found and reported 1 problems.

6.8.5. Executing OPT pass (performing simple optimizations).

6.8.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

6.8.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_fxp_sqrt_top.$procmux$940.
    dead port 2/2 on $mux $flatten\u_fxp_sqrt_top.$procmux$948.
    dead port 1/2 on $mux $procmux$1003.
    dead port 1/2 on $mux $procmux$1006.
    dead port 1/2 on $mux $procmux$1036.
    dead port 1/2 on $mux $procmux$1042.
    dead port 1/2 on $mux $procmux$1090.
Removed 7 multiplexer ports.
<suppressed ~70 debug messages>

6.8.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
    Consolidated identical input bits for $mux cell $procmux$1087:
      Old ports: A=8'11111111, B=8'00000000, Y=$procmux$1087_Y
      New ports: A=1'1, B=1'0, Y=$procmux$1087_Y [0]
      New connections: $procmux$1087_Y [7:1] = { $procmux$1087_Y [0] $procmux$1087_Y [0] $procmux$1087_Y [0] $procmux$1087_Y [0] $procmux$1087_Y [0] $procmux$1087_Y [0] $procmux$1087_Y [0] }
  Optimizing cells in module \fxp_sqrt_top_wrapper.
    Consolidated identical input bits for $mux cell $procmux$1072:
      Old ports: A=$2$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_EN[7:0]$33, B=8'00000000, Y=$0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_EN[7:0]$14
      New ports: A=$procmux$1087_Y [0], B=1'0, Y=$0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_EN[7:0]$14 [0]
      New connections: $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_EN[7:0]$14 [7:1] = { $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_EN[7:0]$14 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_EN[7:0]$14 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_EN[7:0]$14 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_EN[7:0]$14 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_EN[7:0]$14 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_EN[7:0]$14 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_EN[7:0]$14 [0] }
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 2 changes.

6.8.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

6.8.5.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procdff$1185 ($dff) from module fxp_sqrt_top_wrapper.
Setting constant 0-bit at position 0 on $flatten\u_fxp_sqrt_top.$procdff$1195 ($dff) from module fxp_sqrt_top_wrapper.
Setting constant 0-bit at position 1 on $flatten\u_fxp_sqrt_top.$procdff$1195 ($dff) from module fxp_sqrt_top_wrapper.
Setting constant 0-bit at position 2 on $flatten\u_fxp_sqrt_top.$procdff$1195 ($dff) from module fxp_sqrt_top_wrapper.
Setting constant 0-bit at position 3 on $flatten\u_fxp_sqrt_top.$procdff$1195 ($dff) from module fxp_sqrt_top_wrapper.

6.8.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

6.8.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.5.9. Rerunning OPT passes. (Maybe there is more to do..)

6.8.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~70 debug messages>

6.8.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.8.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.8.5.13. Executing OPT_DFF pass (perform DFF optimizations).

6.8.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.8.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.5.16. Finished OPT passes. (There is nothing left to do.)

6.8.6. Executing FSM pass (extract and optimize FSM).

6.8.6.1. Executing FSM_DETECT pass (finding FSMs in design).

6.8.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.8.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.8.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.8.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.8.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.8.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.8.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.8.7. Executing OPT pass (performing simple optimizations).

6.8.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~70 debug messages>

6.8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.8.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1214 ($dff) from module fxp_sqrt_top_wrapper (D = { \ap_ready \ap_idle \ap_done \ap_return [27:24] }, Q = \vectOut[3] [6:0]).
Adding EN signal on $procdff$1213 ($dff) from module fxp_sqrt_top_wrapper (D = \ap_return [23:16], Q = \vectOut[2]).
Adding EN signal on $procdff$1212 ($dff) from module fxp_sqrt_top_wrapper (D = \ap_return [15:8], Q = \vectOut[1]).
Adding EN signal on $procdff$1211 ($dff) from module fxp_sqrt_top_wrapper (D = \ap_return [7:0], Q = \vectOut[0]).
Adding EN signal on $procdff$1210 ($dff) from module fxp_sqrt_top_wrapper (D = { $memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$28_DATA $memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:67$27_DATA $memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:66$26_DATA }, Q = \in_val).
Adding EN signal on $procdff$1209 ($dff) from module fxp_sqrt_top_wrapper (D = $memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:63$23_DATA [2], Q = \ap_continue).
Adding EN signal on $procdff$1208 ($dff) from module fxp_sqrt_top_wrapper (D = $memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:63$23_DATA [1], Q = \ap_start).
Adding EN signal on $procdff$1207 ($dff) from module fxp_sqrt_top_wrapper (D = $memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:63$23_DATA [0], Q = \ap_rst).
Adding EN signal on $procdff$1206 ($dff) from module fxp_sqrt_top_wrapper (D = $3$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:83$1_DATA[7:0]$34, Q = \Dout_emu).
Adding SRST signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.\flow_control_loop_pipe_sequential_init_U.$procdff$1194 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.\flow_control_loop_pipe_sequential_init_U.$procmux$927_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1260 ($sdff) from module fxp_sqrt_top_wrapper (D = 1'0, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int).
Adding SRST signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.\flow_control_loop_pipe_sequential_init_U.$procdff$1193 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.\flow_control_loop_pipe_sequential_init_U.$procmux$922_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.flow_control_loop_pipe_sequential_init_U.ap_done_cache, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1264 ($sdff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.\flow_control_loop_pipe_sequential_init_U.$procmux$922_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.flow_control_loop_pipe_sequential_init_U.ap_done_cache).
Adding SRST signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procdff$1192 ($dff) from module fxp_sqrt_top_wrapper (D = 1'x, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.ap_CS_fsm, rval = 1'1).
Adding SRST signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procdff$1190 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$897_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1271 ($sdff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60_ap_start_reg, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.ap_enable_reg_pp0_iter1).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procdff$1189 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$893_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60).
Adding SRST signal on $auto$ff.cc:266:slice$1275 ($dffe) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$890_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60, rval = 5'00000).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procdff$1188 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$886_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.q6_fu_72).
Adding SRST signal on $auto$ff.cc:266:slice$1281 ($dffe) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$883_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.q6_fu_72, rval = 29'00000000000000000000000000000).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procdff$1187 ($dff) from module fxp_sqrt_top_wrapper (D = { $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$690_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$879_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$697_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$704_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$711_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$718_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$725_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$732_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$739_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$746_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$753_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$760_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$767_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$774_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$781_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$788_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$795_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$802_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$809_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$816_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$823_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$830_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$837_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$844_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$851_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$858_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$865_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$872_Y }, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.q_star4_fu_68 [28:1]).
Adding SRST signal on $auto$ff.cc:266:slice$1287 ($dffe) from module fxp_sqrt_top_wrapper (D = { $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$687_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$876_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$694_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$701_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$708_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$715_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$722_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$729_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$736_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$743_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$750_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$757_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$764_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$771_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$778_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$785_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$792_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$799_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$806_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$813_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$820_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$827_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$834_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$841_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$848_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$855_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$862_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$869_Y }, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.q_star4_fu_68 [28:1], rval = 28'0000000000000000000000000000).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procdff$1186 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$683_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64).
Adding SRST signal on $auto$ff.cc:266:slice$1293 ($dffe) from module fxp_sqrt_top_wrapper (D = { $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$680_Y [30:28] $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$680_Y [3:0] }, Q = { \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64 [30:28] \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64 [3:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\u_fxp_sqrt_top.$procdff$1205 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.ap_NS_fsm, Q = \u_fxp_sqrt_top.ap_CS_fsm, rval = 3'001).
Adding SRST signal on $flatten\u_fxp_sqrt_top.$procdff$1204 ($dff) from module fxp_sqrt_top_wrapper (D = \ap_done, Q = \u_fxp_sqrt_top.ap_done_reg, rval = 1'0).
Adding SRST signal on $flatten\u_fxp_sqrt_top.$procdff$1203 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.$procmux$981_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60_ap_start_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1304 ($sdff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.$procmux$981_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60_ap_start_reg).
Adding EN signal on $flatten\u_fxp_sqrt_top.$procdff$1199 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60_p_v_out, Q = \u_fxp_sqrt_top.p_v_loc_fu_46).
Adding EN signal on $flatten\u_fxp_sqrt_top.$procdff$1198 ($dff) from module fxp_sqrt_top_wrapper (D = { \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60_p_v_out 1'1 }, Q = \u_fxp_sqrt_top.q_1_loc_fu_42).
Adding EN signal on $flatten\u_fxp_sqrt_top.$procdff$1197 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_fu_203_p3, Q = \u_fxp_sqrt_top.s_4_loc_fu_50).
Adding EN signal on $flatten\u_fxp_sqrt_top.$procdff$1196 ($dff) from module fxp_sqrt_top_wrapper (D = \in_val, Q = \u_fxp_sqrt_top.s_reg_134 [27:4]).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$1309 ($dffe) from module fxp_sqrt_top_wrapper.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$1268 ($sdff) from module fxp_sqrt_top_wrapper.

6.8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 101 unused cells and 69 unused wires.
<suppressed ~103 debug messages>

6.8.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~14 debug messages>

6.8.7.9. Rerunning OPT passes. (Maybe there is more to do..)

6.8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

6.8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.8.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

6.8.7.13. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$ff.cc:266:slice$1274 ($sdffe) from module fxp_sqrt_top_wrapper.

6.8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

6.8.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.7.16. Rerunning OPT passes. (Maybe there is more to do..)

6.8.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

6.8.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.8.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.8.7.20. Executing OPT_DFF pass (perform DFF optimizations).

6.8.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.8.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.7.23. Finished OPT passes. (There is nothing left to do.)

6.8.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 address bits (of 3) from memory init port fxp_sqrt_top_wrapper.$auto$proc_memwr.cc:45:proc_memwr$1223 (stimIn).
Removed top 30 address bits (of 32) from memory read port fxp_sqrt_top_wrapper.$memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:63$23 (stimIn).
Removed top 30 address bits (of 32) from memory read port fxp_sqrt_top_wrapper.$memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:66$26 (stimIn).
Removed top 30 address bits (of 32) from memory read port fxp_sqrt_top_wrapper.$memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:67$27 (stimIn).
Removed top 30 address bits (of 32) from memory read port fxp_sqrt_top_wrapper.$memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$28 (stimIn).
Removed top 1 bits (of 2) from port B of cell fxp_sqrt_top_wrapper.$procmux$1000_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell fxp_sqrt_top_wrapper.$procmux$1078 ($mux).
Removed top 4 bits (of 5) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$add$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:322$214 ($add).
Removed top 26 bits (of 31) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$shl$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:348$224 ($shl).
Removed top 26 bits (of 31) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$shl$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:350$225 ($shl).
Removed top 2 bits (of 5) from port A of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$sub$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:352$226 ($sub).
Removed top 3 bits (of 31) from mux cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$683 ($mux).
Removed top 2 bits (of 3) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$procmux$949_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$procmux$946 ($mux).
Removed top 1 bits (of 3) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$procmux$941_CMP0 ($eq).
Removed top 30 bits (of 31) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$gt$../../../../source/fxp_sqrt_top.v:260$96 ($gt).
Removed top 28 bits (of 29) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$add$../../../../source/fxp_sqrt_top.v:240$85 ($add).
Removed top 1 bits (of 3) from mux cell fxp_sqrt_top_wrapper.$procmux$1039 ($mux).
Removed top 1 bits (of 3) from wire fxp_sqrt_top_wrapper.$0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_ADDR[2:0]$12.
Removed top 1 bits (of 3) from wire fxp_sqrt_top_wrapper.$2$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:82$5_ADDR[2:0]$31.
Removed top 1 bits (of 3) from wire fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$2\ap_NS_fsm[2:0].
Removed top 3 bits (of 31) from wire fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$procmux$683_Y.

6.8.9. Executing PEEPOPT pass (run peephole optimizers).

6.8.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

6.8.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module fxp_sqrt_top_wrapper:
  creating $macc model for $flatten\u_fxp_sqrt_top.$add$../../../../source/fxp_sqrt_top.v:240$85 ($add).
  creating $macc model for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$add$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:322$214 ($add).
  creating $macc model for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$add$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:340$218 ($add).
  creating $macc model for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$sub$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:338$217 ($sub).
  creating $macc model for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$sub$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:352$226 ($sub).
  creating $alu model for $macc $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$sub$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:352$226.
  creating $alu model for $macc $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$sub$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:338$217.
  creating $alu model for $macc $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$add$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:340$218.
  creating $alu model for $macc $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$add$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:322$214.
  creating $alu model for $macc $flatten\u_fxp_sqrt_top.$add$../../../../source/fxp_sqrt_top.v:240$85.
  creating $alu model for $flatten\u_fxp_sqrt_top.$gt$../../../../source/fxp_sqrt_top.v:260$96 ($gt): new $alu
  creating $alu cell for $flatten\u_fxp_sqrt_top.$gt$../../../../source/fxp_sqrt_top.v:260$96: $auto$alumacc.cc:495:replace_alu$1318
  creating $alu cell for $flatten\u_fxp_sqrt_top.$add$../../../../source/fxp_sqrt_top.v:240$85: $auto$alumacc.cc:495:replace_alu$1331
  creating $alu cell for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$add$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:322$214: $auto$alumacc.cc:495:replace_alu$1334
  creating $alu cell for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$add$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:340$218: $auto$alumacc.cc:495:replace_alu$1337
  creating $alu cell for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$sub$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:338$217: $auto$alumacc.cc:495:replace_alu$1340
  creating $alu cell for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$sub$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:352$226: $auto$alumacc.cc:495:replace_alu$1343
  created 6 $alu and 0 $macc cells.

6.8.12. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module fxp_sqrt_top_wrapper that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$shl$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:350$225 ($shl):
    Found 1 activation_patterns using ctrl signal \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64 [30].
    Found 1 candidates: $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$shl$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:348$224
    Analyzing resource sharing with $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$shl$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:348$224 ($shl):
      Found 1 activation_patterns using ctrl signal \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64 [30].
      Activation pattern for cell $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$shl$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:350$225: \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64 [30] = 1'1
      Activation pattern for cell $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$shl$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:348$224: \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64 [30] = 1'0
      Size of SAT problem: 8 variables, 19 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$shl$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:350$225: $auto$share.cc:977:make_cell_activation_logic$1346
      New cell: $auto$share.cc:667:make_supercell$1353 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$1353 ($shl):
    Cell is always active. Therefore no sharing is possible.
Removing 2 cells in module fxp_sqrt_top_wrapper:
  Removing cell $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$shl$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:348$224 ($shl).
  Removing cell $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.$shl$../../../../source/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v:350$225 ($shl).

6.8.13. Executing OPT pass (performing simple optimizations).

6.8.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~7 debug messages>

6.8.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.8.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_fxp_sqrt_top.$ternary$../../../../source/fxp_sqrt_top.v:260$97.
    dead port 2/2 on $mux $flatten\u_fxp_sqrt_top.$ternary$../../../../source/fxp_sqrt_top.v:260$97.
Removed 2 multiplexer ports.
<suppressed ~52 debug messages>

6.8.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.8.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.8.13.6. Executing OPT_DFF pass (perform DFF optimizations).

6.8.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 1 unused cells and 11 unused wires.
<suppressed ~5 debug messages>

6.8.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.13.9. Rerunning OPT passes. (Maybe there is more to do..)

6.8.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

6.8.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.8.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.8.13.13. Executing OPT_DFF pass (perform DFF optimizations).

6.8.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.8.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.13.16. Finished OPT passes. (There is nothing left to do.)

6.8.14. Executing MEMORY pass.

6.8.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.8.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.8.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing fxp_sqrt_top_wrapper.stimIn write port 0.

6.8.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

6.8.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\stimIn'[0] in module `\fxp_sqrt_top_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[1] in module `\fxp_sqrt_top_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[2] in module `\fxp_sqrt_top_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[3] in module `\fxp_sqrt_top_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.

6.8.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 4 unused cells and 30 unused wires.
<suppressed ~5 debug messages>

6.8.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory fxp_sqrt_top_wrapper.stimIn by address:
  Merging ports 0, 1 (address 2'11).
  Merging ports 0, 2 (address 2'10).
Consolidating read ports of memory fxp_sqrt_top_wrapper.stimIn by address:

6.8.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.8.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

6.8.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.8.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.9. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory fxp_sqrt_top_wrapper.stimIn
<suppressed ~1656 debug messages>

6.10. Executing TECHMAP pass (map to technology primitives).

6.10.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

6.10.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

6.10.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

6.11. Executing OPT pass (performing simple optimizations).

6.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~51 debug messages>

6.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.11.3. Executing OPT_DFF pass (perform DFF optimizations).

6.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 3 unused cells and 47 unused wires.
<suppressed ~4 debug messages>

6.11.5. Finished fast OPT passes.

6.12. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \stimIn in module \fxp_sqrt_top_wrapper:
  created 4 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of fxp_sqrt_top_wrapper.stimIn: $\stimIn$rdreg[0]
Extracted data FF from read port 1 of fxp_sqrt_top_wrapper.stimIn: $\stimIn$rdreg[1]
  read interface: 2 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.

6.13. Executing OPT pass (performing simple optimizations).

6.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~10 debug messages>

6.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

6.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

6.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$1350:
      Old ports: A={ \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.q6_fu_72 2'01 }, B={ \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.q_star4_fu_68 [28:1] 3'011 }, Y=$auto$share.cc:657:make_supercell$1348
      New ports: A={ \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.q6_fu_72 1'0 }, B={ \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.q_star4_fu_68 [28:1] 2'01 }, Y=$auto$share.cc:657:make_supercell$1348 [30:1]
      New connections: $auto$share.cc:657:make_supercell$1348 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_fxp_sqrt_top.$procmux$938:
      Old ports: A=3'010, B=3'100, Y=$flatten\u_fxp_sqrt_top.$3\ap_NS_fsm[2:0]
      New ports: A=2'01, B=2'10, Y=$flatten\u_fxp_sqrt_top.$3\ap_NS_fsm[2:0] [2:1]
      New connections: $flatten\u_fxp_sqrt_top.$3\ap_NS_fsm[2:0] [0] = 1'0
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 2 changes.

6.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.13.6. Executing OPT_DFF pass (perform DFF optimizations).

6.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

6.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.13.9. Rerunning OPT passes. (Maybe there is more to do..)

6.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

6.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\stimIn[3]$1603 ($dff) from module fxp_sqrt_top_wrapper (D = \Din_emu, Q = \stimIn[3]).
Adding EN signal on $memory\stimIn[2]$1601 ($dff) from module fxp_sqrt_top_wrapper (D = \Din_emu, Q = \stimIn[2]).
Adding EN signal on $memory\stimIn[1]$1599 ($dff) from module fxp_sqrt_top_wrapper (D = \Din_emu, Q = \stimIn[1]).
Adding EN signal on $memory\stimIn[0]$1597 ($dff) from module fxp_sqrt_top_wrapper (D = \Din_emu, Q = \stimIn[0]).

6.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

6.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.13.16. Rerunning OPT passes. (Maybe there is more to do..)

6.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

6.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.13.20. Executing OPT_DFF pass (perform DFF optimizations).

6.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.13.23. Finished OPT passes. (There is nothing left to do.)

6.14. Executing TECHMAP pass (map to technology primitives).

6.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.14.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$b68c83d65b53df4a22df31900ec7ed06cdd69e29\_90_alu for cells of type $alu.
Using template $paramod$constmap:c02c3467e126e2c937c64aef3910ba269d94ffd4$paramod$bfd3abd49b59eb7c1bbba811990f259cd1d192ba\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_90_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$d7c91f8d4ce389beb1bd34b271e05fae2549a2a8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011100 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.
<suppressed ~1662 debug messages>

6.15. Executing OPT pass (performing simple optimizations).

6.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~343 debug messages>

6.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~270 debug messages>
Removed a total of 90 cells.

6.15.3. Executing OPT_DFF pass (perform DFF optimizations).

6.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 94 unused cells and 333 unused wires.
<suppressed ~95 debug messages>

6.15.5. Finished fast OPT passes.

6.16. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port fxp_sqrt_top_wrapper.Addr_emu using IBUF.
Mapping port fxp_sqrt_top_wrapper.Din_emu using IBUF.
Mapping port fxp_sqrt_top_wrapper.Dout_emu using OBUF.
Mapping port fxp_sqrt_top_wrapper.clk_dut using IBUF.
Mapping port fxp_sqrt_top_wrapper.clk_emu using IBUF.
Mapping port fxp_sqrt_top_wrapper.get_emu using IBUF.
Mapping port fxp_sqrt_top_wrapper.load_emu using IBUF.

6.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

6.18. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

6.19. Executing TECHMAP pass (map to technology primitives).

6.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.19.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
No more expansions possible.
<suppressed ~275 debug messages>

6.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~55 debug messages>

6.21. Executing SIMPLEMAP pass (map simple cells to gate primitives).

6.22. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

6.23. Executing ABC9 pass.

6.23.1. Executing ABC9_OPS pass (helper functions for ABC9).

6.23.2. Executing ABC9_OPS pass (helper functions for ABC9).

6.23.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module fxp_sqrt_top_wrapper.
Found 0 SCCs.

6.23.4. Executing ABC9_OPS pass (helper functions for ABC9).

6.23.5. Executing PROC pass (convert processes to netlists).

6.23.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.23.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

6.23.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

6.23.5.4. Executing PROC_INIT pass (extract init attributes).

6.23.5.5. Executing PROC_ARST pass (detect async resets in processes).

6.23.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

6.23.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

6.23.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

6.23.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

6.23.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.23.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.23.5.12. Executing OPT_EXPR pass (perform const folding).

6.23.6. Executing TECHMAP pass (map to technology primitives).

6.23.6.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.23.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~250 debug messages>

6.23.7. Executing OPT pass (performing simple optimizations).

6.23.7.1. Executing OPT_EXPR pass (perform const folding).

6.23.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

6.23.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

6.23.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

6.23.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

6.23.7.6. Executing OPT_DFF pass (perform DFF optimizations).

6.23.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

6.23.7.8. Executing OPT_EXPR pass (perform const folding).

6.23.7.9. Finished OPT passes. (There is nothing left to do.)

6.23.8. Executing TECHMAP pass (map to technology primitives).

6.23.8.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

6.23.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

6.23.9. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Replacing existing blackbox module `$__ABC9_DELAY' at /usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Replacing existing blackbox module `$__ABC9_SCC_BREAKER' at /usr/local/bin/../share/yosys/abc9_model.v:9.1-11.10.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Replacing existing module `$__DFF_N__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:14.1-20.10.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Replacing existing module `$__DFF_P__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:23.1-29.10.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

6.23.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~550 debug messages>

6.23.11. Executing ABC9_OPS pass (helper functions for ABC9).

6.23.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

6.23.13. Executing TECHMAP pass (map to technology primitives).

6.23.13.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.23.13.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~252 debug messages>

6.23.14. Executing OPT pass (performing simple optimizations).

6.23.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.23.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.23.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.23.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.23.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.23.14.6. Executing OPT_DFF pass (perform DFF optimizations).

6.23.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.23.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.23.14.9. Finished OPT passes. (There is nothing left to do.)

6.23.15. Executing AIGMAP pass (map logic to AIG).

6.23.16. Executing AIGMAP pass (map logic to AIG).
Module fxp_sqrt_top_wrapper: replaced 543 cells with 3381 new cells, skipped 1282 cells.
  replaced 3 cell types:
     140 $_OR_
     153 $_XOR_
     250 $_MUX_
  not replaced 12 cell types:
       3 $scopeinfo
      86 $_NOT_
     370 $_AND_
     200 DFFE
       4 DFFS
       1 DFFSE
       4 DFFR
      43 DFFRE
      15 IBUF
       8 OBUF
     252 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000001001000000
     296 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000111111

6.23.16.1. Executing ABC9_OPS pass (helper functions for ABC9).

6.23.16.2. Executing ABC9_OPS pass (helper functions for ABC9).

6.23.16.3. Executing XAIGER backend.
<suppressed ~263 debug messages>
Extracted 1719 AND gates and 4850 wires from module `fxp_sqrt_top_wrapper' to a netlist network with 289 inputs and 566 outputs.

6.23.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).

6.23.16.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    289/    566  and =    1493  lev =   31 (2.35)  mem = 0.05 MB  box = 548  bb = 548
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    289/    566  and =    2008  lev =   67 (3.21)  mem = 0.05 MB  ch =  309  box = 548  bb = 548
ABC: + &if -W 500 -v 
ABC: K = 8. Memory (bytes): Truth =    0. Cut =   68. Obj =  152. Set =  708. CutMin = no
ABC: Node =    2008.  Ch =   270.  Total mem =    0.63 MB. Peak cut mem =    0.05 MB.
ABC: P:  Del = 23278.00.  Ar =    3545.0.  Edge =     2573.  Cut =    31436.  T =     0.01 sec
ABC: P:  Del = 22098.00.  Ar =    3511.0.  Edge =     2591.  Cut =    31183.  T =     0.01 sec
ABC: P:  Del = 22098.00.  Ar =    1392.0.  Edge =     2013.  Cut =    68330.  T =     0.02 sec
ABC: F:  Del = 22064.00.  Ar =     773.0.  Edge =     1678.  Cut =    55045.  T =     0.01 sec
ABC: If_ObjPerformMappingAnd(): Warning! Node with ID 2043 has delay (17322.000000) exceeding the required times (17179.005859).
ABC: If_ObjPerformMappingAnd(): Warning! Node with ID 2135 has delay (18724.000000) exceeding the required times (18651.005859).
ABC: If_ObjPerformMappingAnd(): Warning! Node with ID 2146 has delay (20126.000000) exceeding the required times (20086.005859).
ABC: If_ObjPerformMappingAnd(): Warning! Node with ID 2192 has delay (20126.000000) exceeding the required times (20086.005859).
ABC: If_ObjPerformMappingAnd(): Warning! Node with ID 2209 has delay (21528.000000) exceeding the required times (21488.005859).
ABC: If_ObjPerformMappingAnd(): Warning! Node with ID 2316 has delay (18545.000000) exceeding the required times (18402.005859).
ABC: If_ObjPerformMappingAnd(): Warning! Node with ID 2331 has delay (20164.000000) exceeding the required times (20086.005859).
ABC: If_ObjPerformMappingAnd(): Warning! Node with ID 2336 has delay (21566.000000) exceeding the required times (21488.005859).
ABC: A:  Del = 22142.00.  Ar =     638.0.  Edge =     1410.  Cut =    54005.  T =     0.02 sec
ABC: A:  Del = 22089.00.  Ar =     621.0.  Edge =     1375.  Cut =    52430.  T =     0.02 sec
ABC: Total time =     0.10 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    289/    566  and =    1664  lev =   67 (3.17)  mem = 0.05 MB  box = 548  bb = 548
ABC: Mapping (K=8)  :  lut =    397  edge =    1345  lev =   16 (1.33)  levB =   17  mem = 0.02 MB
ABC: LUT = 397 : 2=107 27.0 %  3=142 35.8 %  4=68 17.1 %  5=62 15.6 %  6=9 2.3 %  7=3 0.8 %  8=6 1.5 %  Ave = 3.39
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.31 seconds, total: 0.31 seconds

6.23.16.6. Executing AIGER frontend.
<suppressed ~1722 debug messages>
Removed 2742 unused cells and 4711 unused wires.

6.23.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      398
ABC RESULTS:           input signals:       44
ABC RESULTS:          output signals:      552
Removing temp directory.

6.23.17. Executing TECHMAP pass (map to technology primitives).

6.23.17.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

6.23.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>
Removed 70 unused cells and 6519 unused wires.

6.24. Executing TECHMAP pass (map to technology primitives).

6.24.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.24.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010011 for cells of type $lut.
Using template $paramod$017bfb775abc5bb29090e463914e06135f6fb980\$lut for cells of type $lut.
Using template $paramod$ab8a573b8a63163bbbe4b4065f5bcc8f319d8840\$lut for cells of type $lut.
Using template $paramod$8ba9e7e9d876623fd68e1c32450eef7365274ccd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010110 for cells of type $lut.
Using template $paramod$ee027be034f17b4a3101947a266b05925d77c12f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$8c22b8397f4d39bdb3657e0ecd6882d277e39605\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$1f29b6a1bceb52c8f957f117cc1d7e1c0d7203f9\$lut for cells of type $lut.
Using template $paramod$393c369193de8779f50882599bd9625c7fe51238\$lut for cells of type $lut.
Using template $paramod$e4cede61517c69f4283b34833b70389aba0ba4b3\$lut for cells of type $lut.
Using template $paramod$97a00a48d19ce03083420699a644f15c3674324d\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$0e46d6d3d4fb1577642c04d837f5b666d540b092\$lut for cells of type $lut.
Using template $paramod$e9e1cb16f3ace55339a817c644091c2f45935166\$lut for cells of type $lut.
Using template $paramod$b05fc8758dfb63a6e10ae5f3cafdbe676803ffcf\$lut for cells of type $lut.
Using template $paramod$39d596297f3b65bca2c49c196f6bdafe279f96d8\$lut for cells of type $lut.
Using template $paramod$df22cc84606ebdff0e76dad23696f6b6b24b1872\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$3d055192b0ba9d3464edb5138ab3bae30e48cf33\$lut for cells of type $lut.
Using template $paramod$080188153ef53ee31f917f1f7fa0aa5f07cf70fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$33a3c6a71eb1e0529e5da08c70b3747d888e4b1b\$lut for cells of type $lut.
Using template $paramod$e22058cfd669d2b622373b99b6b90f5a2f07eac8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod$8fa8bf5d3217f65646700db17e8e2a0b82e685b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$454a2adac0d53887d2b70203737f12d33d4d7f97\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$ac1b4bae3f23df73fed9431f1b667d67bb9784ae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod$842d4b2fe22949669eac276c9bebad3774bb02a1\$lut for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$87e90b9986185e21356ab65f6d502d6db445599a\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$a51bc2d77e5de75da08dd006e20e36149332bdbf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$919d6cf21ee0a84ff37ab9c1a9f464c5fb5f31b9\$lut for cells of type $lut.
Using template $paramod$d9f16d46ea3a56f6d4e22171ba82ace152233cce\$lut for cells of type $lut.
Using template $paramod$509383819812d331dca6b49338d0f34aecd1e133\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$a745274df8f514565625fa7fee7a9fb864a85f2f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100101 for cells of type $lut.
Using template $paramod$0568de6f8ac7188b48fc09d34a5a252153942d57\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$95ccd508f2fc91a8029efa2dcde68498fe3dcdee\$lut for cells of type $lut.
Using template $paramod$3d543628c4af4d7fb6e57a606c2eecb6746b805a\$lut for cells of type $lut.
Using template $paramod$bd4156d943a7c5bdb96cf55b932e7ff089bb5635\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$a7d9b4ab0321c8125e5b895183ee6b84cdb4a31b\$lut for cells of type $lut.
Using template $paramod$618934d9a57058d2372d642adfdd0e64a7f04082\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$2e64f6578fbbb655d8b78524014551f2aab7727c\$lut for cells of type $lut.
Using template $paramod$af15d200e3605f2c4c42beab3430842bc93f1158\$lut for cells of type $lut.
Using template $paramod$4d7dc822e6ac78c7574e16060f5e26124cddca40\$lut for cells of type $lut.
Using template $paramod$c529e7295e75fa6a9822d7543170e25abf052dba\$lut for cells of type $lut.
Using template $paramod$ece7601cde03dbaeea71f07da77e041b9de6eda2\$lut for cells of type $lut.
Using template $paramod$221832ea6a41a3208cd6f3411a952b5811695f4c\$lut for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$a8f73f261b38d60c80110a0cf51da19a163ab89f\$lut for cells of type $lut.
Using template $paramod$0c8ca179830091c5e617fa87fec5eda52bbb802e\$lut for cells of type $lut.
Using template $paramod$50e8569ef3320b8d25005734f91410550f2a4c8e\$lut for cells of type $lut.
Using template $paramod$5b845d3335908b5c4976dbc63690b6cfc712e0cf\$lut for cells of type $lut.
Using template $paramod$a76afe794e55ba422468b9db09d48da3f250b812\$lut for cells of type $lut.
Using template $paramod$6d0868fafce1749d593ffb03e08e47e904df112f\$lut for cells of type $lut.
Using template $paramod$5696a47bc454fd52a8f7de8c0dc67806adfe531a\$lut for cells of type $lut.
Using template $paramod$a51d9c7a21dd37e33772282f2708f1e764d55448\$lut for cells of type $lut.
Using template $paramod$68c15767374795288fa7470a098c148a17ce5d54\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$6dabed12f01c8932d76666c68aef1ecdc06e4d4c\$lut for cells of type $lut.
Using template $paramod$920bd95ad8f96e1838f5be5de4dd00732cb85fae\$lut for cells of type $lut.
Using template $paramod$8ae70fa035278e4803197e3809725b524009de60\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$cbf16f402ab98cd09b5787d8702cf18786bd53f2\$lut for cells of type $lut.
Using template $paramod$be6da318235fdd9c0a83ff60ba5cac848ff860a9\$lut for cells of type $lut.
Using template $paramod$5bc526998778a2637eeefbec13cdf307c328e3ec\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$1a2e5f2227a3e5d53b7d333ddd22536dedcd0993\$lut for cells of type $lut.
Using template $paramod$73a5df16621ef784522b67337a59ea39f6f28f4f\$lut for cells of type $lut.
Using template $paramod$f4537f5cea95eda440a3fca647cd4cce4ebf1a8f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$ff3c554968d887d2e71eefe8bb714192fec1e071\$lut for cells of type $lut.
Using template $paramod$90b499009889daab8f9b82c9a03bab65326c30e0\$lut for cells of type $lut.
Using template $paramod$a43a935dbffef9db5782aa0803b8d88379b68912\$lut for cells of type $lut.
Using template $paramod$2033221b6b512ea2c9a28555614b7a6efd5c671a\$lut for cells of type $lut.
Using template $paramod$074f236e43f6020e7b9c3ab5c437c2bb758881e3\$lut for cells of type $lut.
Using template $paramod$2ac1685a871f982608a89a2d90caf9fc288b955b\$lut for cells of type $lut.
Using template $paramod$96e862ee7893eadf07db7da14b15b8a6a3515ea3\$lut for cells of type $lut.
Using template $paramod$e31109c6d6bb456040b476321181e3066112bede\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$f38ec89ec24a02d1b4a09e80c0a610f9beed2ff7\$lut for cells of type $lut.
Using template $paramod$c10a219db5a9afc085c10b61d5232a5f96cf39d8\$lut for cells of type $lut.
Using template $paramod$80c57506599e789c4765758c4a3d41a728771aaf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$b6a1689adb6b3db1d026669a69b042b6f6777e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010100 for cells of type $lut.
Using template $paramod$76861bc2c548b51af5b92399dde42b80850a33f6\$lut for cells of type $lut.
Using template $paramod$1fca0b7a3f4bfb9827f7c542018af75bb5904215\$lut for cells of type $lut.
Using template $paramod$07e2da1612a65db84a19238dbcc117c9d4e92e9d\$lut for cells of type $lut.
Using template $paramod$8866507e0e2566e300eba5f4c71eb14c2e675654\$lut for cells of type $lut.
Using template $paramod$96f6b4094ea1411d7c9aea8d540e6f5abc44a64f\$lut for cells of type $lut.
Using template $paramod$9663b40607acec66b46336b1efebce402b1ad545\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$f708b7057af81b2f8c1afe1f7353a41e38939997\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$5bbfe2d88bd68d4172d13674de07f5c7c98ef483\$lut for cells of type $lut.
Using template $paramod$23a44c557d8b0c41a23d6c16083c7af93f76ea34\$lut for cells of type $lut.
Using template $paramod$4657898eba9a7febd92c68e4b993d4e988b86294\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$8cb076bfea770182ba7c4af8605d73ad565be16b\$lut for cells of type $lut.
Using template $paramod$d6254009073bc9ae71bcc830f45b0eef663abc67\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$a68149054c8ffd4ca17c511b84791f3af422f9ee\$lut for cells of type $lut.
Using template $paramod$8d73b83bdf4cffea3ab492cd8fbf6a1ed344b81c\$lut for cells of type $lut.
Using template $paramod$be7809dcf5becaceca8bd4cf2dfe545e2fa9c477\$lut for cells of type $lut.
Using template $paramod$514a3911060fb980dd078532320cd172e1e80625\$lut for cells of type $lut.
Using template $paramod$8ffa1eb33a87274007d9faed575cf9566302213a\$lut for cells of type $lut.
Using template $paramod$b1d41c251992348e752b19c12db8a58434359feb\$lut for cells of type $lut.
Using template $paramod$1b46a70e7926bd5e45618d9632f0e6db54ec68fb\$lut for cells of type $lut.
Using template $paramod$9b03d9adf10c3e0e6feeff9eb1d291795817839a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000101 for cells of type $lut.
Using template $paramod$64b1bdb4a169e194c1632aba7cee21e5604d6f2d\$lut for cells of type $lut.
Using template $paramod$72f54ec8c7d983ae2cb0a26f749367277a786300\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod$fc3d8c71d9f4ef18ae11b1780b2188a470f040ae\$lut for cells of type $lut.
Using template $paramod$b48ccb4a14a429f0c0c70e342408f94569c684a7\$lut for cells of type $lut.
Using template $paramod$f2ae9a4085e3a3ca0a015825e5717e2429eb72fb\$lut for cells of type $lut.
Using template $paramod$ab2e45f7a350a5d7d54d88d8019d5256ae32568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$b7685cb0c8a6753256bc84bc31d36a443c15fab7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$82bcd0eae454cdf688903dfa5f379f859007acfe\$lut for cells of type $lut.
Using template $paramod$185953a27e26c425e3075b387069e44dd19372e8\$lut for cells of type $lut.
Using template $paramod$655e4916ed05f5e7bc42f11d4a0ad3ecb4ce13e6\$lut for cells of type $lut.
Using template $paramod$9d63ef9f6b1c7752add45fdf26a22003d394c2b3\$lut for cells of type $lut.
Using template $paramod$ced44bca7cddc5c520df0a5a763f3c58ec1b37bc\$lut for cells of type $lut.
Using template $paramod$915deb8c74cf0a2112f126b24dfeeeecb462cd1b\$lut for cells of type $lut.
Using template $paramod$e26b8d806b5980ec3f922ccd925e0a79cfb8f0bd\$lut for cells of type $lut.
Using template $paramod$33eb463877620cc6d9d095612f48fb1d5cfa7f6b\$lut for cells of type $lut.
Using template $paramod$2950288c8408706d55cb0926c3c6bda077975e4e\$lut for cells of type $lut.
Using template $paramod$692236a61f4e80aba5e6bf5d4429a4bfd0f81592\$lut for cells of type $lut.
Using template $paramod$44e136289e0bb3c6365d056b0b03ad2894e0a4c7\$lut for cells of type $lut.
Using template $paramod$1cfab8793392a34bf4d0d4d9be47926f376a4019\$lut for cells of type $lut.
Using template $paramod$87f6c645ebf975765575bfae45437f0b030cc451\$lut for cells of type $lut.
Using template $paramod$a735d100ef9dd51c34eb1bc021fed8c5ca404fcd\$lut for cells of type $lut.
Using template $paramod$b05caddbd9c6f85b97d2808cc8655dbba67095eb\$lut for cells of type $lut.
Using template $paramod$8ad4466e72dc8c9a22a758039998aa2eb420e9aa\$lut for cells of type $lut.
Using template $paramod$a221789edfb25e441232452dc790854ef391ca57\$lut for cells of type $lut.
Using template $paramod$a42925a4da747c5c48c17f73a103001b480c149c\$lut for cells of type $lut.
Using template $paramod$f6547584d75268c49915bbef4ced9eee8f725460\$lut for cells of type $lut.
Using template $paramod$a3d8f501550b0bd1934eea32d786e67f1710aece\$lut for cells of type $lut.
Using template $paramod$3e8e3477a8d64e8df1ef49540ba65bfea61fbf9f\$lut for cells of type $lut.
Using template $paramod$0e1f67a93cd9d8ecb68acdc9fe04c6055f1b0345\$lut for cells of type $lut.
Using template $paramod$aa761ae8d31522237d28f2841ab833de449d6b21\$lut for cells of type $lut.
Using template $paramod$e7783e41a59afd45d2b0007a834043bb2f059e68\$lut for cells of type $lut.
Using template $paramod$b19e1f5401bf2c6c8acfe1c1dd883ed9b16f08fc\$lut for cells of type $lut.
Using template $paramod$2971f26e7d6eb12537fb1deda8fe498f1486915d\$lut for cells of type $lut.
Using template $paramod$4ec2b2dcee981ecef741caeff32abd12340bbfde\$lut for cells of type $lut.
Using template $paramod$6f182055ba5ceb8c2321b15fa461e32f199136db\$lut for cells of type $lut.
Using template $paramod$a7e6cd450506a2f6660ea29bc58e6c33592773e5\$lut for cells of type $lut.
Using template $paramod$13903d9297a2501cd3de2571e753cc7db820bb5e\$lut for cells of type $lut.
Using template $paramod$7d55f41cdac91547a35f20fef505f0bb42257313\$lut for cells of type $lut.
Using template $paramod$08eea2b03e613784ccdb17782cf44ad6ff2321ba\$lut for cells of type $lut.
Using template $paramod$80c494ca16b2e24d2c43b1e5b65b88b3af860501\$lut for cells of type $lut.
Using template $paramod$82a48e5f5771a531ca9edba4cc6af5165f5035d5\$lut for cells of type $lut.
Using template $paramod$3a41ea6d7d9969d09c54a3c2341c3a8c4c57d6b4\$lut for cells of type $lut.
Using template $paramod$280ad0ee3c4ef32d7659c4604a18545b14dc930d\$lut for cells of type $lut.
Using template $paramod$091bf7005ef0ab776ce3db4d43f0a7ed1b0fba32\$lut for cells of type $lut.
Using template $paramod$cc7dce79a6c034945d914e06bca08a33e61e3cfc\$lut for cells of type $lut.
Using template $paramod$b6f6dc143a49a6688995afa81a6278b7120b8e98\$lut for cells of type $lut.
Using template $paramod$263d2fa082ba94f1e013209637ee5339b6453313\$lut for cells of type $lut.
Using template $paramod$c19f8bc872365a2474ed5c97bc261da98766be73\$lut for cells of type $lut.
Using template $paramod$48c6f0229dd0abb53aa76bd284e0b155e3150c34\$lut for cells of type $lut.
Using template $paramod$ffc88efcd0735b4c0d7032c438196ae94c4e7756\$lut for cells of type $lut.
Using template $paramod$259ff1466f02b03589b355f0f0abe298342f9147\$lut for cells of type $lut.
Using template $paramod$00a5bc45e6667f51f28d5b4677f421958cecc119\$lut for cells of type $lut.
Using template $paramod$cf174632b927f5e6ba0aebb22ee4c62ffb5cc2be\$lut for cells of type $lut.
Using template $paramod$7f3617f4b24dd2e899782b88617aab9578e70e0f\$lut for cells of type $lut.
Using template $paramod$75ddc18bbede4c44a3e75acef55ddd59266c3052\$lut for cells of type $lut.
Using template $paramod$1b0841346d658a36709da6cf33ea8a1e395fdf60\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$531336ad50e76a661eb40effa4c8f8120e57070d\$lut for cells of type $lut.
Using template $paramod$77d467321d7282e63f6d8078a029cda7b155a775\$lut for cells of type $lut.
Using template $paramod$43eacf5c326ed7398271105a99c0f2b1bdcb5214\$lut for cells of type $lut.
Using template $paramod$d04950fb22e0fb5f289324281fd759efc0ccac13\$lut for cells of type $lut.
Using template $paramod$6538a0cc1cb4735c85844288da470623605e12b8\$lut for cells of type $lut.
Using template $paramod$e1c2836e94ec58b0ec41ea79c9b80d3827e0efa9\$lut for cells of type $lut.
Using template $paramod$90f5edaf81c3be6c9372875f444de8d5019e934b\$lut for cells of type $lut.
Using template $paramod$6f6efad2409f713e8628b2ee9def742a1c9fad85\$lut for cells of type $lut.
Using template $paramod$3a75984be502a90278fbcdfabefaa1fa73f98b63\$lut for cells of type $lut.
Using template $paramod$26f17f876bd71bc5e011925d1467f91fb7fe6f9c\$lut for cells of type $lut.
Using template $paramod$2e83c0be045ea266159948a3e796f58ed65be1ee\$lut for cells of type $lut.
Using template $paramod$e97d76f91706997c8a685f19be09a937e5c4836b\$lut for cells of type $lut.
Using template $paramod$1df122ebbcaec3f14d3c3be8909e48eac7f00a8d\$lut for cells of type $lut.
Using template $paramod$9452ccfb6682f915033d70545645800a65613b0e\$lut for cells of type $lut.
Using template $paramod$049564ea2b00b25654ba82ae61a2b2ade9a584c8\$lut for cells of type $lut.
Using template $paramod$ccf53742422ca114b9ba17c80f3fbc21d0592891\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$cb54bef7261383611a613c44cb9f0d6bc99e077c\$lut for cells of type $lut.
Using template $paramod$0f40fb2eaad9f3c2c716749bd25ad4d63aea6f15\$lut for cells of type $lut.
Using template $paramod$738daacac7a6d80a89b2d97109b90db9b2708a27\$lut for cells of type $lut.
Using template $paramod$d8911e64cb4045dc439d1d627a07c64a699244cf\$lut for cells of type $lut.
Using template $paramod$2aefd88dc7c82a794e835ccc7c7c2616999e3b99\$lut for cells of type $lut.
Using template $paramod$e58c4970c88c4be5292a829cada363965ca7ff9b\$lut for cells of type $lut.
Using template $paramod$dba242b200ed7d8c7a2b49042490fb5130075863\$lut for cells of type $lut.
Using template $paramod$ec466b020a8aab3d731d5b805dcce5e7cc658907\$lut for cells of type $lut.
Using template $paramod$d7bc7589409af6c0ce009c25a428b5948b3323c3\$lut for cells of type $lut.
Using template $paramod$761eb7600c62086412a4a6f49382bc22fc209d02\$lut for cells of type $lut.
Using template $paramod$995fec10570631a7eef1af94ec4b92ce260d46a6\$lut for cells of type $lut.
Using template $paramod$73d896dd56a06beec25ea39be5d78d77a7deaa28\$lut for cells of type $lut.
Using template $paramod$82ff6a29af9c62178ae37f321e6f59ae905f1f2c\$lut for cells of type $lut.
Using template $paramod$a8cb9dc6eccb911035b7155b3fa8bdcdb987b386\$lut for cells of type $lut.
Using template $paramod$c63123c2eae27c3e1ed335407b5585d7500d2abc\$lut for cells of type $lut.
Using template $paramod$8a2bdd38315956e22502d0b456c2e332283bf4bd\$lut for cells of type $lut.
Using template $paramod$82989128010ab8fd03e07294ae8f264dc19f2039\$lut for cells of type $lut.
Using template $paramod$8d4573121e49fbf19da6b3ae77ff16eaf123b64a\$lut for cells of type $lut.
Using template $paramod$399371b56ff953da9d7d8bc0e6d0f203b883d463\$lut for cells of type $lut.
Using template $paramod$8dac58ce1928352042995a4bab9cd4d66cb6ed77\$lut for cells of type $lut.
Using template $paramod$23e4a25e95ab1574eeb54a170205d7a11c55633c\$lut for cells of type $lut.
Using template $paramod$47cb373fdf902f3d90067cc6812a6379168ac212\$lut for cells of type $lut.
Using template $paramod$84fc83ddada8a25e99fe9e4177d6bec9cd7b73bd\$lut for cells of type $lut.
Using template $paramod$5bead8c747723bbec3b073ebae7708b235562483\$lut for cells of type $lut.
Using template $paramod$87f5c6ef9aed061c1aaa961b926dea1ddd7c44bf\$lut for cells of type $lut.
Using template $paramod$c9a53da85ab394d226067a760f8cb0844917390e\$lut for cells of type $lut.
Using template $paramod$dd57aeee9df4f7795f0911e7ad4f399a5985097d\$lut for cells of type $lut.
Using template $paramod$a1b5180bac810fa0386a83e07d508f971b91941e\$lut for cells of type $lut.
Using template $paramod$a9a347881b49ca431856fbae8ff3d7539fce7ae4\$lut for cells of type $lut.
Using template $paramod$02abb426c46e2fdfb22ca5b252ad024fd365cf6d\$lut for cells of type $lut.
Using template $paramod$43a1127ec96b02b2bb1cbdfcddb002b5c95fb6f2\$lut for cells of type $lut.
Using template $paramod$3a15f0f0706d7d75109c4f8e9a1b81ee0b034c9d\$lut for cells of type $lut.
Using template $paramod$afaeb2e188b86954d3dfec94b286b8bd89485e66\$lut for cells of type $lut.
Using template $paramod$5f967fa6ab55bd4919fece833ac15ca4bf95498d\$lut for cells of type $lut.
Using template $paramod$bfd5b6b97c4678db99df448e9bc323396f713133\$lut for cells of type $lut.
Using template $paramod$eaafb81356412587584c3bbf56f500b1b9d5c81c\$lut for cells of type $lut.
Using template $paramod$3491906ecd1226cf41f266ad3b5f24a3bd892995\$lut for cells of type $lut.
Using template $paramod$a9d8247ce3c534256335b6adbbaa1e0712747947\$lut for cells of type $lut.
Using template $paramod$dad62816e8563071ff9681d53706b05859ca2d63\$lut for cells of type $lut.
Using template $paramod$82ff474b89b8ae787d29d211f3bbcc4b5c9c60be\$lut for cells of type $lut.
Using template $paramod$cda7a1ba172bbc85e28333993f72a45b960aea43\$lut for cells of type $lut.
Using template $paramod$25853def1f7afbc53f72336ee3d72f3eb49b14ae\$lut for cells of type $lut.
Using template $paramod$b63f96f534cded494447d89d492e7c0b3068ea2e\$lut for cells of type $lut.
Using template $paramod$9fb99bff8faedb711b97f0d29f94dc9105fa57cd\$lut for cells of type $lut.
Using template $paramod$fee4ae437aba9c7b5ecb68449790de87078f70ea\$lut for cells of type $lut.
Using template $paramod$ad07bd30c803336386d3268a2f01a00469044f68\$lut for cells of type $lut.
Using template $paramod$3448b51959f39ae36afca24ec0b466a99b1272ff\$lut for cells of type $lut.
Using template $paramod$7321efe5c92153d9a895a1e2e0aa2e01cd1852a2\$lut for cells of type $lut.
Using template $paramod$678c47164456b46e93a0104b28d0ba4934f1aea4\$lut for cells of type $lut.
Using template $paramod$ed8289d6249fa1f6681d3fe9347deb6a5ee20e9a\$lut for cells of type $lut.
Using template $paramod$3ece329af61749db87ca80da8f538769dd5e4d08\$lut for cells of type $lut.
Using template $paramod$2bf5d1c3d772c331c04cfb55d573223a6a9e6e86\$lut for cells of type $lut.
Using template $paramod$df6f95e6e2cac67d31a58f725e77022b30f0bcb0\$lut for cells of type $lut.
Using template $paramod$97da2a8b22e9a142d661843baabebd8a4abee721\$lut for cells of type $lut.
Using template $paramod$b03586fe6584384f35c963a2204e7ee627451fa5\$lut for cells of type $lut.
Using template $paramod$86c67489a9011d9059789226e17f1984602c4a5c\$lut for cells of type $lut.
Using template $paramod$47c59c6dc3c5edbe9ab958ad717df352c80d5313\$lut for cells of type $lut.
Using template $paramod$c0baccd4c72c72b00828344fa28293bd4325f612\$lut for cells of type $lut.
Using template $paramod$8e2ab74d7b73dda38b5bcad161d851d0475d028c\$lut for cells of type $lut.
Using template $paramod$7cf60a3a69ef60a4f26991cbad447bd8ab50a3d9\$lut for cells of type $lut.
Using template $paramod$42df5d303ae5d4e2fd72aacd6634112dc13c8c83\$lut for cells of type $lut.
Using template $paramod$ce45cf32c0b25c6a9f31f46f3b0c0afa9b3e6e17\$lut for cells of type $lut.
Using template $paramod$9d7b7b647bdfb84c8d2e249b3daf583559e1695e\$lut for cells of type $lut.
Using template $paramod$b5b4c0ab414edda55ff8bd1736fed7d8d63e298c\$lut for cells of type $lut.
Using template $paramod$196e959213b04d7687e4ded97ea7d526c69c8d5a\$lut for cells of type $lut.
Using template $paramod$1ad95fb0e990181553de8eb1ec526935576ff579\$lut for cells of type $lut.
Using template $paramod$28ac42cb303ad8b86982901c4e37bb184fa4277d\$lut for cells of type $lut.
Using template $paramod$ba48a7bc7c05a6224ce41520bd34d02b6cd177d2\$lut for cells of type $lut.
Using template $paramod$32f29ee2266ebef5defd4af95723e429e8c6097d\$lut for cells of type $lut.
Using template $paramod$18bc14e0542f6ee7daca6dcc5ad35ed2e7b67413\$lut for cells of type $lut.
Using template $paramod$04ae10f7d848c17f6abdd4c00ba30939b2cb4eb5\$lut for cells of type $lut.
Using template $paramod$067c01b1b9890ee3c2f0a6590247745200dddc65\$lut for cells of type $lut.
Using template $paramod$4d1a00bf0dedcfcb4e11c82804e7c12721583e78\$lut for cells of type $lut.
Using template $paramod$73b69ee7dde1bb3eba088c93dcb8d08a00bd07e9\$lut for cells of type $lut.
Using template $paramod$3062ad2083df5fbb9c50ad9ae17c5aebeb645a02\$lut for cells of type $lut.
Using template $paramod$d9030ec415b69d26ec663c71a2783cface694f64\$lut for cells of type $lut.
Using template $paramod$6a1356ec93ceb6fd67ef4cb59e52c7878da23071\$lut for cells of type $lut.
Using template $paramod$2e850f8407c13b8a55422c5f58951b42150df082\$lut for cells of type $lut.
Using template $paramod$6526c6a6406a2af4009f1e1064a37515df0c0fde\$lut for cells of type $lut.
Using template $paramod$dfd57607b12cbcfa0282cd45553eece614a60bf8\$lut for cells of type $lut.
Using template $paramod$1bc6e2e3746afa18742310dceccabeab56cb0bd2\$lut for cells of type $lut.
Using template $paramod$f88b3b238ddc6bd49dca10c3da39b8c6d9cb23aa\$lut for cells of type $lut.
Using template $paramod$4c4df23de8605ae7ba7900a878d2ccf4ed93662b\$lut for cells of type $lut.
Using template $paramod$d2fde27f30900c73d9e7bb8e7a87c9ad8c0f6946\$lut for cells of type $lut.
Using template $paramod$50e19e0e60d4135b10e3942acbecde9609be653f\$lut for cells of type $lut.
Using template $paramod$75444ac3f273eb89da848d7caaa7f400b3263a32\$lut for cells of type $lut.
Using template $paramod$4dec28f0ccc655e9c81f1e3077b3dd1487ae3a45\$lut for cells of type $lut.
Using template $paramod$9080fa4c2b0e0d58aad614a63ae840a8d052bdb8\$lut for cells of type $lut.
Using template $paramod$1a8186c64fea3ee1373507e3f3133f66813e690b\$lut for cells of type $lut.
Using template $paramod$63ee312084de28cf6d80157600fb7679de0b774c\$lut for cells of type $lut.
Using template $paramod$286aacc5b7a4731baff54bdc707da7383edcba0f\$lut for cells of type $lut.
Using template $paramod$40f21871232ab912b7b1386a66ed9e8ff2f5bf95\$lut for cells of type $lut.
Using template $paramod$6786165dec8d32af86b5e1f7818d1a8a9b1b0c6b\$lut for cells of type $lut.
Using template $paramod$25265f3c64cc1040e5dd866cf6f0ae63ed3a9d8b\$lut for cells of type $lut.
Using template $paramod$30895878032de7b169249b451af81492337d746f\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$0501da87d36d293a6b77bd54e890ccf23afc3152\$lut for cells of type $lut.
Using template $paramod$3f5e4e84dd41a59a20d3723a48336b3e5e5faf52\$lut for cells of type $lut.
Using template $paramod$d8fa270f64ca5c2e2296dc4f613aedb5b3fe2ca0\$lut for cells of type $lut.
Using template $paramod$a6423458b61ece9f4986749072b838febdc88bc8\$lut for cells of type $lut.
Using template $paramod$2acc56796dae1e7bbd8d34441a24f749523f3d30\$lut for cells of type $lut.
Using template $paramod$16863281a9301e30ffd8706341550763fea6fed9\$lut for cells of type $lut.
Using template $paramod$f12f5c320f33b032a5d8e9643b181e1c187aab62\$lut for cells of type $lut.
Using template $paramod$5754787260a6d9371bd532954fc01a3012794551\$lut for cells of type $lut.
Using template $paramod$e0926b0d901ac2bef3aa8a1b395414d77ea10eff\$lut for cells of type $lut.
Using template $paramod$935f11584fb9cc503b6c1e281888e4f388c6df5b\$lut for cells of type $lut.
Using template $paramod$35c00f61f70e677a912214d4779cfb747054584f\$lut for cells of type $lut.
Using template $paramod$fe686764a266c4f49ae090a21bd5000cfa88211c\$lut for cells of type $lut.
Using template $paramod$adc65616d66d1a5a44ee5e677d0788c7e87bbfe4\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$f92c83e62822207430aa5eb39ee098cdb9cefaff\$lut for cells of type $lut.
Using template $paramod$2428543676e9a5cc7d6cad5d230a20dc30bd4c49\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$223901ac4eb8167b3403004252d8f704a922cb21\$lut for cells of type $lut.
Using template $paramod$b651d051156de406e4aba6487a921ffe3d74ad4d\$lut for cells of type $lut.
Using template $paramod$8c7a268118a7846045ac97e62c8f22701705dcff\$lut for cells of type $lut.
Using template $paramod$39c0466fa3f55ae820aafadf59fed24bd0c60a40\$lut for cells of type $lut.
Using template $paramod$06cf1d45f2e8f1ebb6e78877bda2aa682d8f5fbf\$lut for cells of type $lut.
Using template $paramod$4cb144bf3d7ad175ac816a1de9bb223c3af1ca8c\$lut for cells of type $lut.
Using template $paramod$939ba1a3397fd88d04af02f3ff929055b1716455\$lut for cells of type $lut.
Using template $paramod$31bdd76927d72d405ae85c43abf060aa431ca3c1\$lut for cells of type $lut.
Using template $paramod$d2cc09736c40d20a4f20b020888b8c84b46db93e\$lut for cells of type $lut.
Using template $paramod$bcb70646a6d0238201633e12e68e2b5103fc9494\$lut for cells of type $lut.
Using template $paramod$90a9b0d90639cbc5c6e7f88dbf072819f6ecb5f3\$lut for cells of type $lut.
Using template $paramod$7acb39eec0189e584b66719fdb341b9f5cf9a0b2\$lut for cells of type $lut.
Using template $paramod$758132a476c9e19447d0e7ce9f23de07dc123365\$lut for cells of type $lut.
Using template $paramod$2e35bc63d414e2b3e6d4e2a2ec0e786937ecbeb6\$lut for cells of type $lut.
Using template $paramod$0f6b470da824d78f77d84be535fc036e51a33811\$lut for cells of type $lut.
Using template $paramod$f97c3b3f796a72af002ccc1af0e0d343128941ca\$lut for cells of type $lut.
Using template $paramod$030382a72c0d0bc8c95717b6d3ddbef937a81d19\$lut for cells of type $lut.
Using template $paramod$88616acc76b90901c70053f39742671395b4ad10\$lut for cells of type $lut.
Using template $paramod$f034ad4b82b39a2e51e5841f6d87e37bca66258b\$lut for cells of type $lut.
Using template $paramod$0b72ed9354606aa696f8aeb31940da5721b1eab7\$lut for cells of type $lut.
Using template $paramod$7479f06e132360918fbb1a0b41c21742b74e0d8f\$lut for cells of type $lut.
Using template $paramod$f65aadc8e289b6c122b8c2c0c93e485d2cbdc468\$lut for cells of type $lut.
Using template $paramod$0d0be708e99869d0cb123149296126fe3f2492f1\$lut for cells of type $lut.
Using template $paramod$34c6ee286ab8eeafb5d959aefae5cfac06ffa9a6\$lut for cells of type $lut.
Using template $paramod$49e53c00c4c37b5101734d8ff4d7c27578e218c2\$lut for cells of type $lut.
Using template $paramod$c8c27cb4ea31411e588c71805257c524c656c6e6\$lut for cells of type $lut.
Using template $paramod$35c57873920eba13532dc5e01a428ff1c2ae8a65\$lut for cells of type $lut.
Using template $paramod$41888234e5551d182f184d723ebbf761d082aa83\$lut for cells of type $lut.
Using template $paramod$2e8e027aea2ff811e14d71f4be27bb496160f6d8\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$e9792071954b5e3a3a5646e14b3913538e75095a\$lut for cells of type $lut.
Using template $paramod$09dbe61e58773048a674851ccc0b491df7fd71e3\$lut for cells of type $lut.
Using template $paramod$fb68063a19b611c2a4fde754a3d00e57dd617a78\$lut for cells of type $lut.
Using template $paramod$30898eb0bc86cab2371acd5c5984a4d2c4690cf9\$lut for cells of type $lut.
Using template $paramod$0117c7a6e583e9ec130af6ebd8fb9b5dc397820d\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$842e3bff9351c53f94ce844ed59f99571af8f760\$lut for cells of type $lut.
Using template $paramod$7b6dba9da7b24ba15cc91d483adc1cbb42ec924c\$lut for cells of type $lut.
Using template $paramod$3aac200b1ee408e2209f36da43590d012f3b4c43\$lut for cells of type $lut.
Using template $paramod$4518d24fec38775f282096f22ad6cfb50f51384f\$lut for cells of type $lut.
Using template $paramod$f45c23ef6308c5db3a0efb7e3079041dd286a160\$lut for cells of type $lut.
Using template $paramod$10827ae7aa3655902292c231430a1f7962f0e344\$lut for cells of type $lut.
Using template $paramod$4829b577deac9c6775a2e40f1f02520054a66c65\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~5774 debug messages>

6.25. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in fxp_sqrt_top_wrapper.
  Optimizing lut $abc$12703$lut$aiger12702$865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12703$lut$aiger12702$2255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$2255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$2255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$2255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$2255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$1358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$1358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$1625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$1625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$2255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1636.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$2255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$2255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12703$lut$aiger12702$2255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1636.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12703$lut$aiger12702$1358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12703$lut$aiger12702$924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12703$lut$aiger12702$1692.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$2255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12703$lut$aiger12702$924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$1021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$1625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$1193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$1335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$2255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1692.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$1625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$2057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$2129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12703$lut$aiger12702$2165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12703$lut$aiger12702$1636.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12703$lut$aiger12702$2255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$2255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12703$lut$aiger12702$896.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12703$lut$aiger12702$924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12703$lut$aiger12702$2153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12747.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$12703$lut$aiger12702$2068.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12703$lut$aiger12702$1459.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)

6.26. Executing SETUNDEF pass (replace undef values with defined constants).

6.27. Executing HILOMAP pass (mapping to constant drivers).

6.28. Executing SPLITNETS pass (splitting up multi-bit signals).
Removed 0 unused cells and 3922 unused wires.

6.29. Executing AUTONAME pass.
Renamed 11566 objects in module fxp_sqrt_top_wrapper (47 iterations).
<suppressed ~1895 debug messages>

6.30. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `fxp_sqrt_top_wrapper'. Setting top module to fxp_sqrt_top_wrapper.

6.30.1. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper

6.30.2. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper
Removed 0 unused modules.

6.31. Printing statistics.

=== fxp_sqrt_top_wrapper ===

   Number of wires:               1740
   Number of wire bits:           1740
   Number of public wires:        1740
   Number of public wire bits:    1740
   Number of ports:                 23
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1078
     $scopeinfo                      3
     DFFE                          200
     DFFR                            4
     DFFRE                          43
     DFFS                            4
     DFFSE                           1
     GND                             1
     IBUF                           15
     LUT1                           71
     LUT2                          135
     LUT3                          165
     LUT4                          227
     MUX2_LUT5                     140
     MUX2_LUT6                      39
     MUX2_LUT7                      15
     MUX2_LUT8                       6
     OBUF                            8
     VCC                             1

6.32. Executing CHECK pass (checking for obvious problems).
Checking module fxp_sqrt_top_wrapper...
Found and reported 0 problems.

6.33. Executing Verilog backend.

6.33.1. Executing BMUXMAP pass.

6.33.2. Executing DEMUXMAP pass.
Dumping module `\fxp_sqrt_top_wrapper'.

7. Executing Verilog backend.

7.1. Executing BMUXMAP pass.

7.2. Executing DEMUXMAP pass.
Dumping module `\fxp_sqrt_top_wrapper'.

8. Printing statistics.

=== fxp_sqrt_top_wrapper ===

   Number of wires:               1740
   Number of wire bits:           1740
   Number of public wires:        1740
   Number of public wire bits:    1740
   Number of ports:                 23
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1078
     $scopeinfo                      3
     DFFE                          200
     DFFR                            4
     DFFRE                          43
     DFFS                            4
     DFFSE                           1
     GND                             1
     IBUF                           15
     LUT1                           71
     LUT2                          135
     LUT3                          165
     LUT4                          227
     MUX2_LUT5                     140
     MUX2_LUT6                      39
     MUX2_LUT7                      15
     MUX2_LUT8                       6
     OBUF                            8
     VCC                             1

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: b0f3a656a2, CPU: user 1.55s system 0.13s, MEM: 80.56 MB peak
Yosys 0.50+56 (git sha1 176131b50, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 27% 8x techmap (0 sec), 16% 1x abc9_exe (0 sec), ...
