<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3806" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3806{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3806{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3806{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3806{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t5_3806{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_3806{left:69px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#t7_3806{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t8_3806{left:568px;bottom:1030px;letter-spacing:-0.15px;}
#t9_3806{left:806px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#ta_3806{left:69px;bottom:1013px;letter-spacing:-0.19px;word-spacing:-0.33px;}
#tb_3806{left:69px;bottom:996px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#tc_3806{left:69px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_3806{left:69px;bottom:955px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#te_3806{left:69px;bottom:712px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_3806{left:69px;bottom:695px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tg_3806{left:69px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#th_3806{left:69px;bottom:506px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#ti_3806{left:440px;bottom:466px;letter-spacing:-0.13px;}
#tj_3806{left:122px;bottom:444px;letter-spacing:-0.14px;word-spacing:-1px;}
#tk_3806{left:122px;bottom:428px;letter-spacing:-0.16px;word-spacing:-1.18px;}
#tl_3806{left:69px;bottom:378px;letter-spacing:-0.09px;}
#tm_3806{left:154px;bottom:378px;letter-spacing:-0.1px;word-spacing:-0.08px;}
#tn_3806{left:69px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_3806{left:69px;bottom:337px;letter-spacing:-0.14px;word-spacing:-1.39px;}
#tp_3806{left:69px;bottom:320px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_3806{left:69px;bottom:295px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tr_3806{left:69px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_3806{left:69px;bottom:254px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#tt_3806{left:69px;bottom:237px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tu_3806{left:69px;bottom:221px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_3806{left:69px;bottom:204px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#tw_3806{left:69px;bottom:177px;}
#tx_3806{left:95px;bottom:181px;letter-spacing:-0.13px;word-spacing:-0.65px;}
#ty_3806{left:458px;bottom:181px;letter-spacing:-0.13px;word-spacing:-0.67px;}
#tz_3806{left:95px;bottom:164px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t10_3806{left:95px;bottom:147px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3806{left:174px;bottom:910px;letter-spacing:0.12px;word-spacing:0.02px;}
#t12_3806{left:269px;bottom:910px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t13_3806{left:75px;bottom:891px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t14_3806{left:75px;bottom:868px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_3806{left:275px;bottom:868px;letter-spacing:-0.13px;}
#t16_3806{left:75px;bottom:845px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t17_3806{left:275px;bottom:845px;letter-spacing:-0.13px;}
#t18_3806{left:75px;bottom:822px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_3806{left:275px;bottom:822px;letter-spacing:-0.11px;}
#t1a_3806{left:75px;bottom:799px;letter-spacing:-0.11px;}
#t1b_3806{left:275px;bottom:799px;letter-spacing:-0.12px;}
#t1c_3806{left:75px;bottom:776px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1d_3806{left:275px;bottom:776px;letter-spacing:-0.13px;}
#t1e_3806{left:170px;bottom:651px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1f_3806{left:265px;bottom:651px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1g_3806{left:76px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#t1h_3806{left:76px;bottom:608px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1i_3806{left:276px;bottom:608px;letter-spacing:-0.12px;}
#t1j_3806{left:76px;bottom:585px;letter-spacing:-0.1px;}
#t1k_3806{left:276px;bottom:585px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1l_3806{left:76px;bottom:562px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_3806{left:276px;bottom:562px;letter-spacing:-0.13px;}

.s1_3806{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3806{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3806{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3806{font-size:14px;font-family:Verdana_b5t;color:#0860A8;}
.s5_3806{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3806{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3806{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3806{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3806{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_3806{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3806" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3806Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3806" style="-webkit-user-select: none;"><object width="935" height="1210" data="3806/3806.svg" type="image/svg+xml" id="pdf3806" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3806" class="t s1_3806">20-98 </span><span id="t2_3806" class="t s1_3806">Vol. 3B </span>
<span id="t3_3806" class="t s2_3806">PERFORMANCE MONITORING </span>
<span id="t4_3806" class="t s3_3806">processor T 7700, fixed-function performance counters and associated counter control and status MSR becomes </span>
<span id="t5_3806" class="t s3_3806">part of architectural performance monitoring version 2 facilities (see also Section 20.2.2). </span>
<span id="t6_3806" class="t s3_3806">Non-architectural performance events in processors based on Intel Core microarchitecture use event select values </span>
<span id="t7_3806" class="t s3_3806">that are model-specific. Valid event mask (Umask) bits can be found at: </span><span id="t8_3806" class="t s4_3806">https://perfmon-events.intel.com/ </span><span id="t9_3806" class="t s3_3806">. The </span>
<span id="ta_3806" class="t s3_3806">UMASK field may contain sub-fields identical to those listed in Table 20-77, Table 20-78, Table 20-79, and </span>
<span id="tb_3806" class="t s3_3806">Table 20-80. One or more of these sub-fields may apply to specific events on an event-by-event basis. </span>
<span id="tc_3806" class="t s3_3806">In addition, the UMASK filed may also contain a sub-field that allows detection specificity related to snoop </span>
<span id="td_3806" class="t s3_3806">responses. Bits of the snoop response qualification sub-field are defined in Table 20-81. </span>
<span id="te_3806" class="t s3_3806">There are also non-architectural events that support qualification of different types of snoop operation. The corre- </span>
<span id="tf_3806" class="t s3_3806">sponding bit field for snoop type qualification are listed in Table 20-82. </span>
<span id="tg_3806" class="t s3_3806">No more than one sub-field of MESI, snoop response, and snoop type qualification sub-fields can be supported in a </span>
<span id="th_3806" class="t s3_3806">performance event. </span>
<span id="ti_3806" class="t s5_3806">NOTE </span>
<span id="tj_3806" class="t s3_3806">Software must write known values to the performance counters prior to enabling the counters. The </span>
<span id="tk_3806" class="t s3_3806">content of general-purpose counters and fixed-function counters are undefined after INIT or RESET. </span>
<span id="tl_3806" class="t s5_3806">20.6.2.1 </span><span id="tm_3806" class="t s5_3806">Fixed-function Performance Counters </span>
<span id="tn_3806" class="t s3_3806">Processors based on Intel Core microarchitecture provide three fixed-function performance counters. Bits beyond </span>
<span id="to_3806" class="t s3_3806">the width of the fixed counter are reserved and must be written as zeros. Model-specific fixed-function performance </span>
<span id="tp_3806" class="t s3_3806">counters on processors that support Architectural Perfmon version 1 are 40 bits wide. </span>
<span id="tq_3806" class="t s3_3806">Each of the fixed-function counter is dedicated to count a pre-defined performance monitoring events. See Table </span>
<span id="tr_3806" class="t s3_3806">20-2 for details of the PMC addresses and what these events count. </span>
<span id="ts_3806" class="t s3_3806">Programming the fixed-function performance counters does not involve any of the IA32_PERFEVTSELx MSRs, and </span>
<span id="tt_3806" class="t s3_3806">does not require specifying any event masks. Instead, the MSR IA32_FIXED_CTR_CTRL provides multiple sets of </span>
<span id="tu_3806" class="t s3_3806">4-bit fields; each 4-bit field controls the operation of a fixed-function performance counter (PMC). See Figures </span>
<span id="tv_3806" class="t s3_3806">20-43. Two sub-fields are defined for each control. See Figure 20-43; bit fields are: </span>
<span id="tw_3806" class="t s6_3806">• </span><span id="tx_3806" class="t s7_3806">Enable field (low 2 bits in each 4-bit control) — </span><span id="ty_3806" class="t s3_3806">When bit 0 is set, performance counting is enabled in the </span>
<span id="tz_3806" class="t s3_3806">corresponding fixed-function performance counter to increment when the target condition associated with the </span>
<span id="t10_3806" class="t s3_3806">architecture performance event occurs at ring 0. </span>
<span id="t11_3806" class="t s8_3806">Table 20-81. </span><span id="t12_3806" class="t s8_3806">Bus Snoop Qualification Definitions within a Non-Architectural Umask </span>
<span id="t13_3806" class="t s9_3806">IA32_PERFEVTSELx MSRs </span>
<span id="t14_3806" class="t s9_3806">Bit Position 11:8 </span><span id="t15_3806" class="t s9_3806">Description </span>
<span id="t16_3806" class="t sa_3806">Bit 11 </span><span id="t17_3806" class="t sa_3806">HITM response </span>
<span id="t18_3806" class="t sa_3806">Bit 10 </span><span id="t19_3806" class="t sa_3806">Reserved </span>
<span id="t1a_3806" class="t sa_3806">Bit 9 </span><span id="t1b_3806" class="t sa_3806">HIT response </span>
<span id="t1c_3806" class="t sa_3806">Bit 8 </span><span id="t1d_3806" class="t sa_3806">CLEAN response </span>
<span id="t1e_3806" class="t s8_3806">Table 20-82. </span><span id="t1f_3806" class="t s8_3806">Snoop Type Qualification Definitions within a Non-Architectural Umask </span>
<span id="t1g_3806" class="t s9_3806">IA32_PERFEVTSELx MSRs </span>
<span id="t1h_3806" class="t s9_3806">Bit Position 9:8 </span><span id="t1i_3806" class="t s9_3806">Description </span>
<span id="t1j_3806" class="t sa_3806">Bit 9 </span><span id="t1k_3806" class="t sa_3806">CMP2I snoops </span>
<span id="t1l_3806" class="t sa_3806">Bit 8 </span><span id="t1m_3806" class="t sa_3806">CMP2S snoops </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
