# Synchronous-FIFO-Design-and-Verification-using-Verilog-and-UVM

Test-bench Architecture:
![generic_uvm_arch](https://github.com/tonyalfred/Synchronous-FIFO-Design-and-Verification-using-Verilog-and-UVM/assets/82821323/3f517c52-c432-4da2-b868-14e79be04524)

How to run project:
1. Create project on questasim, in the same folder.
2. Run 'do run/run_uvm.do' from simulator terminal for uvm environment test, or 'do run/run.do' for direct testbench.
