EDA Netlist Writer report for BeamForming
Sun May  4 22:59:35 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; EDA Netlist Writer Summary                                    ;
+---------------------------+-----------------------------------+
; EDA Netlist Writer Status ; Failed - Sun May  4 22:59:35 2025 ;
; Revision Name             ; BeamForming                       ;
; Top-level Entity Name     ; BeamForming                       ;
; Family                    ; Cyclone IV E                      ;
+---------------------------+-----------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition
    Info: Processing started: Sun May  4 22:59:33 2025
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off BeamForming -c BeamForming
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv" is not available
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv" is not available
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv" is not available
Error: Quartus Prime EDA Netlist Writer was unsuccessful. 72 errors, 0 warnings
    Error: Peak virtual memory: 4646 megabytes
    Error: Processing ended: Sun May  4 22:59:36 2025
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:03


