MIG: 13:33:26 : xml_input_file: board.prj
MIG: 13:33:26 : Absolute path of xml_input_file: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:33:26 : xml_input_file: board.prj
MIG: 13:33:26 : Absolute path of xml_input_file: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:33:26 : In updateAllModelParams
MIG: 13:33:26 : ################# RUNNING MIG BATCH ###################
MIG: 13:33:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:33:26 : synp_flow:  -- synthesis_mode: Other
MIG: 13:33:26 : outputDirectory: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:33:26 : vivado_mode: xpg_bd
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 1
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 : isPortInterface: 0
MIG: 13:33:26 :  locked false  
MIG: 13:33:26 : HDL Language: Verilog
MIG: 13:33:26 : compInfo: true
MIG: 13:33:26 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:33:26 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:33:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:33:26 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:33:26 : I am in catch area
MIG: 13:33:27 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:33:53 : XML_INPUT_FILE: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:33:53 : Component_Name: design_1_mig_7series_0_0
MIG: 13:33:53 : Moving design_1_mig_7series_0_0 ...
MIG: 13:33:53 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:33:53 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:33:53 : XGUI hdlLanguage: Verilog
MIG: 13:33:53 : xgui vivado_mode: xpg_bd
MIG: 13:33:53 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:33:53 : Reading C:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:33:54 : 1
MIG: 13:33:54 : Inside fn mem: DDR3
MIG: 13:33:54 : QDRII+ Inside fn ui: 83250000
MIG: 13:33:54 : cntrl:  memtype: DDR3
MIG: 13:33:54 : 666
MIG: 13:33:54 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 666 
MIG: 13:33:54 : 
MIG: 13:33:54 : 1
MIG: 13:33:54 : 83250000
MIG: 13:33:54 : 
MIG: 13:33:54 :  polarity_value: 1
MIG: 13:33:54 : 
MIG: 13:33:54 : 
MIG: 13:33:54 : cntrl:  memtype: DDR3
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:33:54 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:33:54 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:33:54 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 13:33:54 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:33:54 : 2
MIG: 13:33:54 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 13:33:54 : 16
MIG: 13:33:54 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 13:33:54 : 2
MIG: 13:33:54 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 13:33:54 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: ECC ==> OFF
MIG: 13:33:54 : 16
MIG: 13:33:54 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 13:33:54 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:33:54 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:33:54 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:33:54 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:33:54 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 13:33:54 : 28
MIG: 13:33:54 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:33:54 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:33:54 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:33:54 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 13:33:54 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 13:33:54 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:33:54 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:33:54 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:33:54 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:33:54 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:33:54 :  Invalid Param: DDR3_CL ==> 5
MIG: 13:33:54 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:33:54 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 13:33:54 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:33:54 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:33:54 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:33:54 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:33:54 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 13:33:54 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 6000
MIG: 13:33:54 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 13:33:54 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:33:54 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 13:33:54 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:33:54 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 13:33:54 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 13:33:54 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 13:33:54 :  Invalid Param: DDR3_MMCM_VCO ==> 666
MIG: 13:33:54 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:33:54 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:33:54 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 13:33:54 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 13:33:54 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 13:33:54 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 13:33:54 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:33:54 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 13:33:54 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 13:33:54 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 13:33:54 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:33:54 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:33:54 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:33:54 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:33:54 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:33:54 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:33:54 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:33:54 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:33:54 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:33:54 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 13:33:54 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:33:54 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_FFF_BFF
MIG: 13:33:54 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 13:33:54 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 13:33:54 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 13:33:54 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 13:33:54 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:33:54 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 13:33:54 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 13:33:54 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_00B
MIG: 13:33:54 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:33:54 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 13:33:54 :  Invalid Param: DDR3_WE_MAP ==> 12'h018
MIG: 13:33:54 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 13:33:54 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_032_038_035_031_037_036_033
MIG: 13:33:54 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_026_022_028_025_027_021_024
MIG: 13:33:54 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 13:33:54 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:33:54 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:33:54 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:33:54 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:33:54 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:33:54 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:33:54 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:33:54 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:33:54 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:33:54 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:33:54 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:33:54 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:33:54 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:33:54 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:33:54 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:33:54 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:33:54 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:33:54 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:33:54 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:33:54 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:33:54 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:33:54 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:33:54 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 13:33:54 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:33:54 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 13:33:54 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:33:54 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:33:54 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:33:54 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:33:54 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:33:54 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:33:54 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:33:54 :  Invalid Param: DDR3_tCK ==> 3000
MIG: 13:33:54 : 4
MIG: 13:33:54 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:33:54 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 13:33:54 : 268435456
MIG: 13:33:54 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 13:33:54 : 28
MIG: 13:33:54 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 13:33:54 : 128
MIG: 13:33:54 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 13:33:54 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:33:54 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:33:54 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:33:54 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:33:54 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:33:54 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:33:54 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:33:54 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:33:54 : 
MIG: 13:33:54 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:33:54 : 
MIG: 13:33:54 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:33:54 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:33:54 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:33:54 : NOBUF
MIG: 13:33:54 : NOBUF
MIG: 13:33:54 : 
MIG: 13:33:54 : Same Interface
MIG: 13:34:58 : xml_input_file: board.prj
MIG: 13:34:58 : Absolute path of xml_input_file: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:34:58 : In updateAllModelParams
MIG: 13:34:58 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:34:58 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 13:34:58 : ################# RUNNING MIG BATCH ###################
MIG: 13:34:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:34:58 : synp_flow:  -- synthesis_mode: Other
MIG: 13:34:58 : outputDirectory: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:34:58 : vivado_mode: xpg_bd
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:58 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 1
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 :  locked false  
MIG: 13:34:59 : HDL Language: Verilog
MIG: 13:34:59 : compInfo: true
MIG: 13:34:59 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:34:59 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:34:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:34:59 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:34:59 : I am in catch area
MIG: 13:34:59 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:35:17 : XML_INPUT_FILE: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:35:17 : Component_Name: design_1_mig_7series_0_0
MIG: 13:35:17 : Moving design_1_mig_7series_0_0 ...
MIG: 13:35:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:35:19 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:35:19 : XGUI hdlLanguage: Verilog
MIG: 13:35:19 : xgui vivado_mode: xpg_bd
MIG: 13:35:19 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:35:19 : Reading C:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:35:19 : 
MIG: 13:35:19 : Inside fn mem: DDR3
MIG: 13:35:19 : QDRII+ Inside fn ui: 83250000
MIG: 13:35:19 : cntrl:  memtype: DDR3
MIG: 13:35:19 : 
MIG: 13:35:19 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 666 
MIG: 13:35:19 : 
MIG: 13:35:19 : 
MIG: 13:35:19 : 
MIG: 13:35:19 : 
MIG: 13:35:19 :  polarity_value: 1
MIG: 13:35:19 : 
MIG: 13:35:19 : 
MIG: 13:35:19 : cntrl:  memtype: DDR3
MIG: 13:35:19 : 
MIG: 13:35:19 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:35:19 : 
MIG: 13:35:19 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:35:19 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:35:19 : 
MIG: 13:35:20 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:35:20 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:35:20 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 13:35:20 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 13:35:20 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: ECC ==> OFF
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 13:35:20 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:35:20 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:35:20 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:35:20 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:35:20 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:35:20 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:35:20 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:35:20 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 13:35:20 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 13:35:20 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:35:20 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:35:20 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:35:20 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:35:20 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:35:20 :  Invalid Param: DDR3_CL ==> 5
MIG: 13:35:20 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:35:20 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 13:35:20 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:35:20 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:35:20 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:35:20 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:35:20 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 13:35:20 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 6000
MIG: 13:35:20 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 13:35:20 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:35:20 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 13:35:20 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:35:20 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 13:35:20 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 13:35:20 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 13:35:20 :  Invalid Param: DDR3_MMCM_VCO ==> 666
MIG: 13:35:20 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:35:20 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:35:20 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 13:35:20 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 13:35:20 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 13:35:20 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 13:35:20 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:35:20 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 13:35:20 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 13:35:20 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 13:35:20 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:35:20 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:35:20 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:35:20 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:35:20 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:35:20 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:35:20 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:35:20 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:35:20 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:35:20 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 13:35:20 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:35:20 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_FFF_BFF
MIG: 13:35:20 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 13:35:20 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 13:35:20 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 13:35:20 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 13:35:20 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:35:20 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 13:35:20 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 13:35:20 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_00B
MIG: 13:35:20 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:35:20 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 13:35:20 :  Invalid Param: DDR3_WE_MAP ==> 12'h018
MIG: 13:35:20 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 13:35:20 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_032_038_035_031_037_036_033
MIG: 13:35:20 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_026_022_028_025_027_021_024
MIG: 13:35:20 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 13:35:20 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:35:20 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:35:20 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:35:20 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:35:20 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:35:20 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:35:20 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:35:20 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:35:20 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:35:20 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:35:20 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:35:20 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:35:20 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:35:20 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:35:20 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:35:20 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:35:20 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:35:20 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:35:20 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:35:20 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:35:20 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:35:20 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:35:20 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 13:35:20 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:35:20 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 13:35:20 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:35:20 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:35:20 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:35:20 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:35:20 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:35:20 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:35:20 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:35:20 :  Invalid Param: DDR3_tCK ==> 3000
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:35:20 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 13:35:20 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:35:20 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:35:20 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:35:20 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:35:20 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:35:20 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:35:20 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:35:20 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:35:20 : 
MIG: 13:35:20 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:35:20 : 
MIG: 13:35:20 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:35:20 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:35:20 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:35:20 : 
MIG: 13:35:20 : 
MIG: 13:35:20 : 
MIG: 13:35:20 : Same Interface
MIG: 13:36:43 : xml_input_file: board.prj
MIG: 13:36:43 : Absolute path of xml_input_file: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:36:43 : In updateAllModelParams
MIG: 13:36:43 : XGUI hdlLanguage: Verilog
MIG: 13:36:43 : xgui vivado_mode: xpg_bd
MIG: 13:36:43 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:36:43 : Reading C:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:36:44 : 
MIG: 13:36:44 : Inside fn mem: DDR3
MIG: 13:36:44 : QDRII+ Inside fn ui: 83250000
MIG: 13:36:44 : cntrl:  memtype: DDR3
MIG: 13:36:44 : 
MIG: 13:36:44 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 666 
MIG: 13:36:44 : 
MIG: 13:36:44 : 
MIG: 13:36:44 : 
MIG: 13:36:44 : 
MIG: 13:36:44 :  polarity_value: 1
MIG: 13:36:44 : 
MIG: 13:36:44 : 
MIG: 13:36:44 : cntrl:  memtype: DDR3
MIG: 13:36:44 : 
MIG: 13:36:44 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:36:44 : 
MIG: 13:36:44 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:36:44 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:36:44 : 
MIG: 13:36:44 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:36:44 : 
MIG: 13:36:44 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:36:44 : 
MIG: 13:36:44 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:36:44 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:36:44 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 13:36:44 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:36:44 : 
MIG: 13:36:44 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 13:36:44 : 
MIG: 13:36:44 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 13:36:44 : 
MIG: 13:36:44 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 13:36:44 : 
MIG: 13:36:44 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 13:36:44 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:36:44 : 
MIG: 13:36:44 :  Valid Param: ECC ==> OFF
MIG: 13:36:44 : 
MIG: 13:36:44 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 13:36:45 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:36:45 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:36:45 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:36:45 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:36:45 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:36:45 : 
MIG: 13:36:45 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:36:45 : 
MIG: 13:36:45 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 13:36:45 : 
MIG: 13:36:45 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 13:36:45 : 
MIG: 13:36:45 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:36:45 : 
MIG: 13:36:45 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:36:45 : 
MIG: 13:36:45 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:36:45 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:36:45 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:36:45 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 13:36:45 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 13:36:45 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 13:36:45 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:36:45 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:36:45 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:36:45 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:36:45 :  Invalid Param: DDR3_CL ==> 5
MIG: 13:36:45 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:36:45 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 13:36:45 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:36:45 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:36:45 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:36:45 : 
MIG: 13:36:45 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:36:45 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:36:45 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 13:36:45 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 6000
MIG: 13:36:45 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 13:36:45 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:36:45 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 13:36:45 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:36:45 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 13:36:45 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 13:36:45 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 13:36:45 :  Invalid Param: DDR3_MMCM_VCO ==> 666
MIG: 13:36:45 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 13:36:45 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:36:45 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 13:36:45 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 13:36:45 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 13:36:45 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 13:36:45 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:36:45 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 13:36:45 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 13:36:45 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 13:36:45 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:36:45 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:36:45 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:36:45 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:36:45 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:36:45 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:36:45 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:36:45 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:36:45 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:36:45 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 13:36:45 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:36:45 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_FFF_BFF
MIG: 13:36:45 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 13:36:45 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 13:36:45 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 13:36:45 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 13:36:45 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:36:45 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 13:36:45 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 13:36:45 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_00B
MIG: 13:36:45 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:36:45 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 13:36:45 :  Invalid Param: DDR3_WE_MAP ==> 12'h018
MIG: 13:36:45 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 13:36:45 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_032_038_035_031_037_036_033
MIG: 13:36:45 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_026_022_028_025_027_021_024
MIG: 13:36:45 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 13:36:45 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:36:45 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:36:45 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:36:45 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:36:45 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:36:45 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 13:36:45 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:36:45 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:36:45 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:36:45 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:36:45 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:36:45 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:36:45 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:36:45 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:36:45 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:36:45 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:36:45 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:36:45 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:36:45 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:36:45 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:36:45 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:36:45 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:36:45 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 13:36:45 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:36:45 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 13:36:45 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:36:45 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:36:45 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:36:45 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:36:45 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:36:45 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:36:45 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:36:45 :  Invalid Param: DDR3_tCK ==> 3000
MIG: 13:36:45 : 
MIG: 13:36:45 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:36:45 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:36:45 : 
MIG: 13:36:45 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:36:45 : 1
MIG: 13:36:45 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 13:36:45 : 
MIG: 13:36:45 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 13:36:45 : 
MIG: 13:36:45 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 13:36:45 : 
MIG: 13:36:45 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 13:36:45 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:36:45 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:36:45 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:36:45 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:36:45 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:36:45 : 
MIG: 13:36:45 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:36:45 : 
MIG: 13:36:45 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:36:45 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:36:45 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:36:45 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:36:45 : 
MIG: 13:36:45 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:36:45 : 
MIG: 13:36:45 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:36:45 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 13:36:45 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 13:36:45 : 
MIG: 13:36:45 : 
MIG: 13:36:45 : 
MIG: 13:36:45 : Same Interface
MIG: 13:36:45 : xml_input_file: board.prj
MIG: 13:36:45 : Absolute path of xml_input_file: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:39:58 : Running synthesis.xit
MIG: 13:39:58 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:39:58 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 13:39:58 : ################# RUNNING MIG BATCH ###################
MIG: 13:39:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:39:58 : synp_flow:  -- synthesis_mode: Other
MIG: 13:39:58 : outputDirectory: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:39:58 : vivado_mode: xpg_bd
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:58 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 1
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 : isPortInterface: 0
MIG: 13:39:59 :  locked false  
MIG: 13:39:59 : HDL Language: Verilog
MIG: 13:39:59 : compInfo: false
MIG: 13:39:59 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:39:59 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:39:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:39:59 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:39:59 : I am in catch area
MIG: 13:39:59 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:40:19 : XML_INPUT_FILE: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:40:19 : Component_Name: design_1_mig_7series_0_0
MIG: 13:40:19 : Moving design_1_mig_7series_0_0 ...
MIG: 13:40:20 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:40:20 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:40:21 : Running vhdl_synth_rpr.xit
MIG: 13:40:21 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:40:21 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 13:40:21 : ################# RUNNING MIG BATCH ###################
MIG: 13:40:21 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:40:21 : synp_flow:  -- synthesis_mode: Other
MIG: 13:40:21 : outputDirectory: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:40:21 : vivado_mode: xpg_bd
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 1
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 : isPortInterface: 0
MIG: 13:40:21 :  locked false  
MIG: 13:40:21 : HDL Language: Verilog
MIG: 13:40:21 : compInfo: false
MIG: 13:40:21 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:40:21 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:40:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:40:21 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:40:21 : I am in catch area
MIG: 13:40:21 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:40:33 : XML_INPUT_FILE: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:40:33 : Component_Name: design_1_mig_7series_0_0
MIG: 13:40:33 : Moving design_1_mig_7series_0_0 ...
MIG: 13:40:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:40:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:40:34 : Running simulation.xit
MIG: 13:40:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:40:34 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 13:40:34 : ################# RUNNING MIG BATCH ###################
MIG: 13:40:34 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:40:34 : synp_flow:  -- synthesis_mode: Other
MIG: 13:40:34 : outputDirectory: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:40:34 : vivado_mode: xpg_bd
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 1
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 : isPortInterface: 0
MIG: 13:40:34 :  locked false  
MIG: 13:40:34 : HDL Language: Verilog
MIG: 13:40:34 : compInfo: false
MIG: 13:40:34 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:40:34 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:40:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:40:34 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:40:34 : I am in catch area
MIG: 13:40:34 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:40:47 : XML_INPUT_FILE: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:40:47 : Component_Name: design_1_mig_7series_0_0
MIG: 13:40:47 : Moving design_1_mig_7series_0_0 ...
MIG: 13:40:47 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:40:47 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:40:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:40:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:40:48 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 13:40:48 : ################# RUNNING MIG BATCH ###################
MIG: 13:40:48 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:40:48 : synp_flow:  -- synthesis_mode: Other
MIG: 13:40:48 : outputDirectory: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:40:48 : vivado_mode: xpg_bd
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 1
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 : isPortInterface: 0
MIG: 13:40:48 :  locked false  
MIG: 13:40:48 : HDL Language: Verilog
MIG: 13:40:48 : compInfo: false
MIG: 13:40:48 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:40:48 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:40:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:40:48 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:40:48 : I am in catch area
MIG: 13:40:48 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:41:02 : XML_INPUT_FILE: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:41:02 : Component_Name: design_1_mig_7series_0_0
MIG: 13:41:02 : Moving design_1_mig_7series_0_0 ...
MIG: 13:41:04 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:41:04 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:41:04 : Running implementation.xit
MIG: 13:41:04 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:41:04 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 13:41:04 : ################# RUNNING MIG BATCH ###################
MIG: 13:41:04 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:41:04 : synp_flow:  -- synthesis_mode: Other
MIG: 13:41:04 : outputDirectory: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:41:04 : vivado_mode: xpg_bd
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 1
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 : isPortInterface: 0
MIG: 13:41:04 :  locked false  
MIG: 13:41:04 : HDL Language: Verilog
MIG: 13:41:04 : compInfo: false
MIG: 13:41:04 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:41:04 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:41:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:41:04 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:41:05 : I am in catch area
MIG: 13:41:05 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:41:18 : XML_INPUT_FILE: c:/Users/student/Desktop/FPGA/Final_Microblaze_Plus_IP-CORE/Final_Microblaze_Plus_IP-CORE.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:41:18 : Component_Name: design_1_mig_7series_0_0
MIG: 13:41:18 : Moving design_1_mig_7series_0_0 ...
MIG: 13:41:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:41:18 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
