ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"los_hwi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.osIntNumGet,"ax",%progbits
  18              		.align	1
  19              		.global	osIntNumGet
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	osIntNumGet:
  26              	.LFB287:
  27              		.file 1 "../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c"
   1:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*----------------------------------------------------------------------------
   2:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * Copyright (c) <2013-2018>, <Huawei Technologies Co., Ltd>
   3:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * All rights reserved.
   4:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * Redistribution and use in source and binary forms, with or without modification,
   5:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * are permitted provided that the following conditions are met:
   6:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * 1. Redistributions of source code must retain the above copyright notice, this list of
   7:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * conditions and the following disclaimer.
   8:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice, this list
   9:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * of conditions and the following disclaimer in the documentation and/or other materials
  10:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * provided with the distribution.
  11:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * 3. Neither the name of the copyright holder nor the names of its contributors may be used
  12:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * to endorse or promote products derived from this software without specific prior written
  13:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * permission.
  14:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  15:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
  16:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  17:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
  18:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  19:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
  20:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
  21:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  22:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
  23:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
  24:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  25:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  *---------------------------------------------------------------------------*/
  26:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*----------------------------------------------------------------------------
  27:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * Notice of Export Control Law
  28:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * ===============================================
  29:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * Huawei LiteOS may be subject to applicable export control laws and regulations, which might
  30:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * include those applicable to Huawei LiteOS of U.S. and the country in which you are located.
  31:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * Import, export and usage of Huawei LiteOS in any manner by you shall be in compliance with such
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 2


  32:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  * applicable export control laws and regulations.
  33:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  *---------------------------------------------------------------------------*/
  34:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
  35:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #include "los_hwi.h"
  36:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #if (LOSCFG_KERNEL_TICKLESS == YES)
  37:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #include "los_tickless.ph"
  38:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #endif
  39:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #if (LOSCFG_PLATFORM_HWI == NO)
  40:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #include "los_tick.ph"
  41:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #endif
  42:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
  43:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #ifdef __cplusplus
  44:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #if __cplusplus
  45:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** extern "C" {
  46:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #endif /* __cplusplus */
  47:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #endif /* __cplusplus */
  48:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
  49:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*****************************************************************************
  50:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Function    : osIntNumGet
  51:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Description : Get a interrupt number
  52:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Input       : None
  53:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Output      : None
  54:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Return      : Interrupt Indexes number
  55:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  *****************************************************************************/
  56:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** LITE_OS_SEC_TEXT_MINOR UINT32 osIntNumGet(VOID)
  57:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** {
  28              		.loc 1 57 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.LBB16:
  34              	.LBB17:
  35              		.file 2 "../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h"
   1:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**************************************************************************//**
   2:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * @version  V5.0.1
   5:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * @date     02. February 2017
   6:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  ******************************************************************************/
   7:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /*
   8:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  *
  10:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  *
  12:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  *
  16:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  *
  18:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * limitations under the License.
  23:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 3


  24:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  25:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  28:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  34:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __ASM
  36:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __ASM                     __asm
  37:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  38:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __INLINE
  39:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __INLINE                  inline
  40:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  41:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  44:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  47:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __USED
  48:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  50:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __WEAK
  51:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  53:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic push
  55:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  61:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __ALIGNED
  62:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  64:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __PACKED
  65:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  67:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
  70:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  71:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  72:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   @{
  76:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
  77:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  78:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
  79:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 4


  81:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
  83:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
  85:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
  87:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  88:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  89:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
  90:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
  94:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
  96:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
  98:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
  99:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 100:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 101:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Control Register
 102:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               Control Register value
 104:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 105:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 107:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 108:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 109:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 111:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 112:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 113:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 114:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 116:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               non-secure Control Register value
 119:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 120:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 122:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 123:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 124:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 126:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 127:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 128:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 129:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 130:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 131:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Control Register
 132:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 135:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 137:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 5


 138:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 139:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 140:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 141:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 143:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 147:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 149:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 151:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 152:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 153:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 154:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 155:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get IPSR Register
 156:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               IPSR Register value
 158:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 159:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 161:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 162:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 163:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
  36              		.loc 2 163 0
  37              		.syntax unified
  38              	@ 163 "../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
  39 0000 EFF30580 		MRS r0, ipsr
  40              	@ 0 "" 2
  41              		.thumb
  42              		.syntax unified
  43              	.LBE17:
  44              	.LBE16:
  58:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     return __get_IPSR();
  59:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** }
  45              		.loc 1 59 0
  46 0004 7047     		bx	lr
  47              		.cfi_endproc
  48              	.LFE287:
  50              		.section	.text.osHwiDefaultHandler,"ax",%progbits
  51              		.align	1
  52              		.global	osHwiDefaultHandler
  53              		.syntax unified
  54              		.thumb
  55              		.thumb_func
  56              		.fpu fpv4-sp-d16
  58              	osHwiDefaultHandler:
  59              	.LFB288:
  60:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
  61:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #if (LOSCFG_PLATFORM_HWI == YES)
  62:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*****************************************************************************
  63:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Function    : osHwiDefaultHandler
  64:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Description : default handler of the hardware interrupt
  65:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Input       : None
  66:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Output      : None
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 6


  67:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Return      : None
  68:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  *****************************************************************************/
  69:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*lint -e529*/
  70:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** LITE_OS_SEC_TEXT_MINOR VOID  osHwiDefaultHandler(VOID)
  71:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** {
  60              		.loc 1 71 0
  61              		.cfi_startproc
  62              		@ Volatile: function does not return.
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65 0000 08B5     		push	{r3, lr}
  66              	.LCFI0:
  67              		.cfi_def_cfa_offset 8
  68              		.cfi_offset 3, -8
  69              		.cfi_offset 14, -4
  72:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     PRINT_ERR("%s irqnum:%d\n", __FUNCTION__, osIntNumGet());
  70              		.loc 1 72 0
  71 0002 0548     		ldr	r0, .L4
  72 0004 FFF7FEFF 		bl	printf
  73              	.LVL0:
  74              	.LBB18:
  75              	.LBB19:
  76              	.LBB20:
  77              		.loc 2 163 0
  78              		.syntax unified
  79              	@ 163 "../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
  80 0008 EFF30582 		MRS r2, ipsr
  81              	@ 0 "" 2
  82              		.thumb
  83              		.syntax unified
  84              	.LBE20:
  85              	.LBE19:
  86              	.LBE18:
  87              		.loc 1 72 0
  88 000c 0349     		ldr	r1, .L4+4
  89 000e 0448     		ldr	r0, .L4+8
  90 0010 FFF7FEFF 		bl	printf
  91              	.LVL1:
  92              	.L3:
  93 0014 FEE7     		b	.L3
  94              	.L5:
  95 0016 00BF     		.align	2
  96              	.L4:
  97 0018 00000000 		.word	.LC0
  98 001c 00000000 		.word	.LANCHOR0
  99 0020 07000000 		.word	.LC1
 100              		.cfi_endproc
 101              	.LFE288:
 103              		.section	.text.NMI_Handler,"ax",%progbits
 104              		.align	1
 105              		.weak	NMI_Handler
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 109              		.fpu fpv4-sp-d16
 111              	NMI_Handler:
 112              	.LFB289:
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 7


  73:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
  74:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     while(1);
  75:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** }
  76:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
  77:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*****************************************************************************
  78:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Function    : NMI_Handler
  79:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Description : default handler of nmi
  80:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Input       : None
  81:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Output      : None
  82:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Return      : None
  83:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  *****************************************************************************/
  84:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** WEAK VOID NMI_Handler (VOID)
  85:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** {
 113              		.loc 1 85 0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117 0000 08B5     		push	{r3, lr}
 118              	.LCFI1:
 119              		.cfi_def_cfa_offset 8
 120              		.cfi_offset 3, -8
 121              		.cfi_offset 14, -4
  86:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     osHwiDefaultHandler();
 122              		.loc 1 86 0
 123 0002 FFF7FEFF 		bl	osHwiDefaultHandler
 124              	.LVL2:
 125              		.cfi_endproc
 126              	.LFE289:
 128              		.section	.text.osInterrupt,"ax",%progbits
 129              		.align	1
 130              		.global	osInterrupt
 131              		.syntax unified
 132              		.thumb
 133              		.thumb_func
 134              		.fpu fpv4-sp-d16
 136              	osInterrupt:
 137              	.LFB296:
  87:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** }
  88:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
  89:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*****************************************************************************
  90:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Function    : HardFault_Handler
  91:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Description : default handler of hard fault
  92:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Input       : None
  93:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Output      : None
  94:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Return      : None
  95:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  *****************************************************************************/
  96:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** WEAK VOID HardFault_Handler (VOID)
  97:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** {
  98:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     osHwiDefaultHandler();
  99:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** }
 100:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 101:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*****************************************************************************
 102:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Function    : MemManage_Handler
 103:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Description : default handler of MPU fault
 104:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Input       : None
 105:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Output      : None
 106:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Return      : None
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 8


 107:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  *****************************************************************************/
 108:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** WEAK VOID MemManage_Handler (VOID)
 109:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** {
 110:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     osHwiDefaultHandler();
 111:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** }
 112:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 113:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*****************************************************************************
 114:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Function    : BusFault_Handler
 115:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Description : default handler of bus fault
 116:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Input       : None
 117:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Output      : None
 118:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Return      : None
 119:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  *****************************************************************************/
 120:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** WEAK VOID BusFault_Handler (VOID)
 121:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** {
 122:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     osHwiDefaultHandler();
 123:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** }
 124:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 125:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*****************************************************************************
 126:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Function    : UsageFault_Handler
 127:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Description : default handler of usage fault
 128:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Input       : None
 129:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Output      : None
 130:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Return      : None
 131:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  *****************************************************************************/
 132:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** WEAK VOID UsageFault_Handler (VOID)
 133:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** {
 134:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     osHwiDefaultHandler();
 135:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** }
 136:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 137:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*****************************************************************************
 138:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Function    : SVC_Handler
 139:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Description : default handler of svc
 140:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Input       : None
 141:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Output      : None
 142:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Return      : None
 143:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  *****************************************************************************/
 144:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** WEAK VOID SVC_Handler (VOID)
 145:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** {
 146:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     osHwiDefaultHandler();
 147:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** }
 148:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 149:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*****************************************************************************
 150:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Function    : Debug_Handler
 151:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Description : default handler of debug
 152:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Input       : None
 153:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Output      : None
 154:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Return      : None
 155:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  *****************************************************************************/
 156:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** WEAK VOID Debug_Handler (VOID)
 157:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** {
 158:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     osHwiDefaultHandler();
 159:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** }
 160:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 161:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** extern void Reset_Handler(void);
 162:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** extern void PendSV_Handler(void);
 163:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 9


 164:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** VOID osInterrupt(VOID);
 165:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 166:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*lint -save -e40 -e522 -e533*/
 167:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 168:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** LITE_OS_SEC_DATA_INIT UINT32 g_vuwIntCount = 0;
 169:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 170:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*lint -restore*/
 171:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #if    defined (__ICCARM__)
 172:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #pragma location = ".intvec"
 173:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #elif  defined (__CC_ARM)
 174:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** __attribute__ ((section("RESET")))
 175:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #elif  defined (__GNUC__)
 176:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** __attribute__ ((section(".isr_vector")))
 177:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #endif
 178:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** VOID (* const g_pstHwiForm[])(VOID)  =
 179:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** {
 180:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     NULL,                // [0] Top of Stack
 181:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     Reset_Handler,       // [1] reset
 182:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     NMI_Handler,         // [2] NMI Handler
 183:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     HardFault_Handler,   // [3] Hard Fault Handler
 184:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     MemManage_Handler,   // [4] MPU Fault Handler
 185:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     BusFault_Handler,    // [5] Bus Fault Handler
 186:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     UsageFault_Handler,  // [6] Usage Fault Handler
 187:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     NULL,                // [7] Reserved
 188:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     NULL,                // [8] Reserved
 189:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     NULL,                // [9] Reserved
 190:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     NULL,                // [10] Reserved
 191:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     SVC_Handler,         // [11] SVCall Handler
 192:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     Debug_Handler,       // [12] Debug Monitor Handler
 193:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     NULL,                // [13] Reserved
 194:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     PendSV_Handler,      // [14] PendSV Handler
 195:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     osInterrupt,         // [15] SysTick Handler, can be connected with LOS_HwiCreate
 196:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 197:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     /* so SysTick Handler will be index == 0, following IRQs starts from 1 */
 198:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 199:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #include "__vectors.h"
 200:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** };
 201:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 202:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /* SysTick_IRQn == -1, and it have the index of 0, IRQs starts from 1 */
 203:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 204:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #define VECTOR_IDX_OFFSET       1
 205:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 206:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** HWI_HANDLER_T m_pstHwiSlaveForm[OS_HWI_MAX_NUM + VECTOR_IDX_OFFSET];
 207:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 208:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*****************************************************************************
 209:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Function    : osInterrupt
 210:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Description : Hardware interrupt entry function
 211:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Input       : None
 212:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Output      : None
 213:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Return      : None
 214:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  *****************************************************************************/
 215:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** LITE_OS_SEC_TEXT VOID osInterrupt(VOID)
 216:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** {
 138              		.loc 1 216 0
 139              		.cfi_startproc
 140              		@ args = 0, pretend = 0, frame = 0
 141              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 10


 142 0000 10B5     		push	{r4, lr}
 143              	.LCFI2:
 144              		.cfi_def_cfa_offset 8
 145              		.cfi_offset 4, -8
 146              		.cfi_offset 14, -4
 217:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     UINT32 uwHwiIndex;
 218:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     UINT32 uwIntSave;
 219:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 220:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #if(LOSCFG_KERNEL_RUNSTOP == YES)
 221:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     SCB->SCR &= (UINT32)~((UINT32)SCB_SCR_SLEEPDEEP_Msk);
 222:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #endif
 223:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 224:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     uwIntSave = LOS_IntLock();
 225:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     g_vuwIntCount++;
 147              		.loc 1 225 0
 148 0002 0D4C     		ldr	r4, .L9
 224:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     g_vuwIntCount++;
 149              		.loc 1 224 0
 150 0004 FFF7FEFF 		bl	LOS_IntLock
 151              	.LVL3:
 152              		.loc 1 225 0
 153 0008 2368     		ldr	r3, [r4]
 154 000a 0133     		adds	r3, r3, #1
 155 000c 2360     		str	r3, [r4]
 226:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     LOS_IntRestore(uwIntSave);
 156              		.loc 1 226 0
 157 000e FFF7FEFF 		bl	LOS_IntRestore
 158              	.LVL4:
 159              	.LBB21:
 160              	.LBB22:
 161              	.LBB23:
 162              		.loc 2 163 0
 163              		.syntax unified
 164              	@ 163 "../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
 165 0012 EFF30583 		MRS r3, ipsr
 166              	@ 0 "" 2
 167              	.LVL5:
 168              		.thumb
 169              		.syntax unified
 170              	.LBE23:
 171              	.LBE22:
 172              	.LBE21:
 227:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 228:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     uwHwiIndex = osIntNumGet();
 229:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 230:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #if (LOSCFG_KERNEL_TICKLESS == YES)
 231:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     osUpdateKernelTickCount(uwHwiIndex);
 232:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #endif
 233:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 234:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     uwHwiIndex = uwHwiIndex - OS_SYS_VECTOR_CNT + VECTOR_IDX_OFFSET;
 235:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 236:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     if (m_pstHwiSlaveForm[uwHwiIndex].pfnHandler != NULL)
 173              		.loc 1 236 0
 174 0016 094A     		ldr	r2, .L9+4
 175 0018 0F3B     		subs	r3, r3, #15
 176              	.LVL6:
 177 001a 52F82330 		ldr	r3, [r2, r3, lsl #2]
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 11


 178              	.LVL7:
 179 001e 4BB1     		cbz	r3, .L8
 237:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     {
 238:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #if (OS_HWI_WITH_ARG == YES)
 239:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****         m_pstHwiSlaveForm[uwHwiIndex].pfnHandler(m_pstHwiSlaveForm[uwHwiIndex].pParm);
 240:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #else
 241:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****         m_pstHwiSlaveForm[uwHwiIndex].pfnHandler();
 180              		.loc 1 241 0
 181 0020 9847     		blx	r3
 182              	.LVL8:
 242:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #endif
 243:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     }
 244:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     else
 245:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     {
 246:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****         osHwiDefaultHandler();
 247:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     }
 248:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 249:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     uwIntSave = LOS_IntLock();
 183              		.loc 1 249 0
 184 0022 FFF7FEFF 		bl	LOS_IntLock
 185              	.LVL9:
 250:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     g_vuwIntCount--;
 186              		.loc 1 250 0
 187 0026 2368     		ldr	r3, [r4]
 188 0028 013B     		subs	r3, r3, #1
 189 002a 2360     		str	r3, [r4]
 251:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     LOS_IntRestore(uwIntSave);
 252:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** }
 190              		.loc 1 252 0
 191 002c BDE81040 		pop	{r4, lr}
 192              	.LCFI3:
 193              		.cfi_remember_state
 194              		.cfi_restore 14
 195              		.cfi_restore 4
 196              		.cfi_def_cfa_offset 0
 251:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     LOS_IntRestore(uwIntSave);
 197              		.loc 1 251 0
 198 0030 FFF7FEBF 		b	LOS_IntRestore
 199              	.LVL10:
 200              	.L8:
 201              	.LCFI4:
 202              		.cfi_restore_state
 246:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     }
 203              		.loc 1 246 0
 204 0034 FFF7FEFF 		bl	osHwiDefaultHandler
 205              	.LVL11:
 206              	.L10:
 207              		.align	2
 208              	.L9:
 209 0038 00000000 		.word	.LANCHOR1
 210 003c 00000000 		.word	m_pstHwiSlaveForm
 211              		.cfi_endproc
 212              	.LFE296:
 214              		.section	.text.Debug_Handler,"ax",%progbits
 215              		.align	1
 216              		.weak	Debug_Handler
 217              		.syntax unified
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 12


 218              		.thumb
 219              		.thumb_func
 220              		.fpu fpv4-sp-d16
 222              	Debug_Handler:
 223              	.LFB311:
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227 0000 08B5     		push	{r3, lr}
 228              	.LCFI5:
 229              		.cfi_def_cfa_offset 8
 230              		.cfi_offset 3, -8
 231              		.cfi_offset 14, -4
 232 0002 FFF7FEFF 		bl	osHwiDefaultHandler
 233              		.cfi_endproc
 234              	.LFE311:
 236              		.section	.text.HardFault_Handler,"ax",%progbits
 237              		.align	1
 238              		.weak	HardFault_Handler
 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 242              		.fpu fpv4-sp-d16
 244              	HardFault_Handler:
 245              	.LFB301:
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249 0000 08B5     		push	{r3, lr}
 250              	.LCFI6:
 251              		.cfi_def_cfa_offset 8
 252              		.cfi_offset 3, -8
 253              		.cfi_offset 14, -4
 254 0002 FFF7FEFF 		bl	osHwiDefaultHandler
 255              		.cfi_endproc
 256              	.LFE301:
 258              		.section	.text.MemManage_Handler,"ax",%progbits
 259              		.align	1
 260              		.weak	MemManage_Handler
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 264              		.fpu fpv4-sp-d16
 266              	MemManage_Handler:
 267              	.LFB303:
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271 0000 08B5     		push	{r3, lr}
 272              	.LCFI7:
 273              		.cfi_def_cfa_offset 8
 274              		.cfi_offset 3, -8
 275              		.cfi_offset 14, -4
 276 0002 FFF7FEFF 		bl	osHwiDefaultHandler
 277              		.cfi_endproc
 278              	.LFE303:
 280              		.section	.text.BusFault_Handler,"ax",%progbits
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 13


 281              		.align	1
 282              		.weak	BusFault_Handler
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 286              		.fpu fpv4-sp-d16
 288              	BusFault_Handler:
 289              	.LFB305:
 290              		.cfi_startproc
 291              		@ args = 0, pretend = 0, frame = 0
 292              		@ frame_needed = 0, uses_anonymous_args = 0
 293 0000 08B5     		push	{r3, lr}
 294              	.LCFI8:
 295              		.cfi_def_cfa_offset 8
 296              		.cfi_offset 3, -8
 297              		.cfi_offset 14, -4
 298 0002 FFF7FEFF 		bl	osHwiDefaultHandler
 299              		.cfi_endproc
 300              	.LFE305:
 302              		.section	.text.UsageFault_Handler,"ax",%progbits
 303              		.align	1
 304              		.weak	UsageFault_Handler
 305              		.syntax unified
 306              		.thumb
 307              		.thumb_func
 308              		.fpu fpv4-sp-d16
 310              	UsageFault_Handler:
 311              	.LFB307:
 312              		.cfi_startproc
 313              		@ args = 0, pretend = 0, frame = 0
 314              		@ frame_needed = 0, uses_anonymous_args = 0
 315 0000 08B5     		push	{r3, lr}
 316              	.LCFI9:
 317              		.cfi_def_cfa_offset 8
 318              		.cfi_offset 3, -8
 319              		.cfi_offset 14, -4
 320 0002 FFF7FEFF 		bl	osHwiDefaultHandler
 321              		.cfi_endproc
 322              	.LFE307:
 324              		.section	.text.SVC_Handler,"ax",%progbits
 325              		.align	1
 326              		.weak	SVC_Handler
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 330              		.fpu fpv4-sp-d16
 332              	SVC_Handler:
 333              	.LFB309:
 334              		.cfi_startproc
 335              		@ args = 0, pretend = 0, frame = 0
 336              		@ frame_needed = 0, uses_anonymous_args = 0
 337 0000 08B5     		push	{r3, lr}
 338              	.LCFI10:
 339              		.cfi_def_cfa_offset 8
 340              		.cfi_offset 3, -8
 341              		.cfi_offset 14, -4
 342 0002 FFF7FEFF 		bl	osHwiDefaultHandler
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 14


 343              		.cfi_endproc
 344              	.LFE309:
 346              		.section	.text.osHwiInit,"ax",%progbits
 347              		.align	1
 348              		.global	osHwiInit
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 352              		.fpu fpv4-sp-d16
 354              	osHwiInit:
 355              	.LFB297:
 253:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*****************************************************************************
 254:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Function    : osHwiInit
 255:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Description : initialization of the hardware interrupt
 256:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Input       : None
 257:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Output      : None
 258:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Return      : OS_SUCCESS
 259:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  *****************************************************************************/
 260:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** LITE_OS_SEC_TEXT_INIT VOID osHwiInit()
 261:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** {
 356              		.loc 1 261 0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 0
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360              		@ link register save eliminated.
 262:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #if ((__CORTEX_M == 0U) || (__CORTEX_M == 23U)) && \
 263:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 264:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     SCB->VTOR = (UINT32)g_pstHwiForm;
 265:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #endif
 266:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 267:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #if (__CORTEX_M >= 0x03U)  /* only for Cortex-M3 and above */
 268:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     SCB->VTOR = (UINT32)g_pstHwiForm;
 361              		.loc 1 268 0
 362 0000 054B     		ldr	r3, .L18
 363 0002 064A     		ldr	r2, .L18+4
 364 0004 9A60     		str	r2, [r3, #8]
 365              	.LVL12:
 366              	.LBB26:
 367              	.LBB27:
 368              		.file 3 "../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h"
   1:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**************************************************************************//**
   2:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * @file     core_cm4.h
   3:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * @version  V5.0.1
   5:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * @date     30. January 2017
   6:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  ******************************************************************************/
   7:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*
   8:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *
  10:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *
  12:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * not use this file except in compliance with the License.
  14:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * You may obtain a copy of the License at
  15:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *
  16:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 15


  18:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  * limitations under the License.
  23:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
  24:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  25:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
  30:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  31:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  34:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #include <stdint.h>
  35:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  36:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef __cplusplus
  37:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  extern "C" {
  38:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
  39:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  40:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
  41:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  44:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  47:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  50:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
  53:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  54:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  55:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*******************************************************************************
  56:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *                 CMSIS definitions
  57:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  ******************************************************************************/
  58:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
  59:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup Cortex_M4
  60:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
  61:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
  62:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  63:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  69:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  71:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
  74:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #if defined ( __CC_ARM )
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 16


  75:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
  78:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
  79:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
  81:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
  82:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
  83:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
  84:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
  85:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  86:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
  90:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
  91:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
  93:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
  94:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
  95:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
  96:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
  97:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
  98:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined ( __GNUC__ )
  99:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 102:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
 103:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 105:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
 106:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
 107:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 108:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 109:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 110:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined __ARMVFP__
 112:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 114:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
 115:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 117:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
 118:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
 119:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 120:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 121:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 122:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 126:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
 127:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 129:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
 130:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
 131:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 17


 132:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 133:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 134:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined ( __TASKING__ )
 135:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if defined __FPU_VFP__
 136:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 138:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
 139:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 141:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
 142:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
 143:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 144:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 145:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 146:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #elif defined ( __CSMC__ )
 147:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       1U
 150:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #else
 151:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****       #define __FPU_USED       0U
 153:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #endif
 154:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #else
 155:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_USED         0U
 156:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 157:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 158:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
 159:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 160:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 162:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 163:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef __cplusplus
 164:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
 165:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
 166:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 167:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 169:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 171:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 174:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef __cplusplus
 175:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  extern "C" {
 176:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
 177:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 178:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* check device defines and use defaults */
 179:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef __CM4_REV
 181:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 184:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 185:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 18


 189:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 190:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 194:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 195:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 199:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 200:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
 204:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
 205:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 206:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 208:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 210:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
 214:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef __cplusplus
 215:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #else
 217:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
 219:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 222:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* following defines should be used for structure members */
 223:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 227:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 229:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 230:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 231:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*******************************************************************************
 232:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *                 Register Abstraction
 233:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   Core Register contain:
 234:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core Register
 235:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core NVIC Register
 236:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core SCB Register
 237:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core SysTick Register
 238:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core Debug Register
 239:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core MPU Register
 240:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core FPU Register
 241:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  ******************************************************************************/
 242:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 243:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 19


 246:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 247:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 248:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief      Core Register type definitions.
 251:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 252:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 253:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 254:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 255:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 257:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef union
 258:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 259:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   struct
 260:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 261:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } APSR_Type;
 272:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 273:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* APSR Register Definitions */
 274:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 277:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 280:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 283:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 286:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 289:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 292:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 293:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 294:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 296:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef union
 297:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 298:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   struct
 299:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 300:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 20


 303:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } IPSR_Type;
 305:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 306:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* IPSR Register Definitions */
 307:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 310:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 311:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 312:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 314:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef union
 315:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 316:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   struct
 317:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 318:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } xPSR_Type;
 333:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 334:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* xPSR Register Definitions */
 335:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 338:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 341:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 344:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 347:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 350:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 353:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 356:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 359:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 21


 360:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 362:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 365:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 366:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 367:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 369:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef union
 370:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 371:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   struct
 372:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 373:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } CONTROL_Type;
 380:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 381:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* CONTROL Register Definitions */
 382:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 385:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 388:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 391:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 393:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 394:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 395:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 399:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 400:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 401:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 402:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 404:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 405:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 406:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 22


 417:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }  NVIC_Type;
 420:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 421:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 425:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 427:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 428:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 429:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 433:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 434:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 435:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 436:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 438:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 439:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 440:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } SCB_Type;
 462:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 463:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 467:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 470:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 473:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 23


 474:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 476:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 479:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 483:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 486:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 489:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 492:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 495:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 498:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 501:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 504:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 507:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 510:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 514:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 518:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 521:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 524:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 527:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 530:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 24


 531:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 533:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 536:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB System Control Register Definitions */
 537:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 540:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 543:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 546:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 550:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 553:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 556:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 559:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 562:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 565:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 569:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 572:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 575:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 578:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 581:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 584:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 587:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 25


 588:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 590:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 593:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 596:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 599:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 602:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 605:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 608:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 612:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 615:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 618:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 622:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 625:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 628:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 631:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 634:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 637:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 641:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 644:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 26


 645:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 647:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 650:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 653:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 656:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 659:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 663:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 666:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 669:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 672:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 675:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 678:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 682:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 685:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 688:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 692:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 695:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 698:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 701:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 27


 702:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 704:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 706:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 707:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 708:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 712:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 713:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 714:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 715:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 717:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 718:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 719:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } SCnSCB_Type;
 723:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 724:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 728:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 732:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 735:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 738:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 741:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 744:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 746:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 747:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 748:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 752:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 753:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 754:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 755:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 757:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 758:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 28


 759:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } SysTick_Type;
 764:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 765:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 769:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 772:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 775:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 778:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 782:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SysTick Current Register Definitions */
 783:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 786:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 790:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 793:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 796:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 798:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 799:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 800:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 804:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 805:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 806:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 807:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 809:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 810:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 811:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __OM  union
 812:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 813:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 29


 816:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } ITM_Type;
 844:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 845:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 849:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 853:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 856:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 859:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 862:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 865:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 868:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 871:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 30


 873:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 874:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 877:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 881:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 885:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 889:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 893:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 896:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 899:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 901:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 902:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 903:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
 907:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 908:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 909:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
 910:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
 912:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
 913:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
 914:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED1[1U];
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 31


 930:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } DWT_Type;
 938:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 939:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Control Register Definitions */
 940:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 943:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 946:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 949:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 952:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 955:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 958:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 961:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 964:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 967:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 970:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 973:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 976:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 979:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 982:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 985:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 32


 987:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 988:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 991:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 994:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
 998:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1002:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1006:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1010:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1014:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1018:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1022:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1025:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1028:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1031:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1034:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1037:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1040:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1043:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 33


1044:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1046:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1048:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1049:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1050:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1054:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1055:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1056:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1057:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1059:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
1060:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1061:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } TPI_Type;
1086:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1087:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1091:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1095:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1099:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 34


1101:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1102:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1105:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1108:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1112:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1115:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1119:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1123:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1126:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1129:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1132:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1135:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1138:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1141:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1145:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1149:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1152:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1155:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 35


1158:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1161:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1164:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1167:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1171:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1175:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1179:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1182:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1185:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1188:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1191:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1194:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1198:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1201:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1203:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1204:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1206:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1210:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1211:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1212:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1213:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 36


1215:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
1216:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1217:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } MPU_Type;
1229:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1230:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MPU Type Register Definitions */
1231:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1234:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1237:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1240:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MPU Control Register Definitions */
1241:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1244:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1247:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1250:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1254:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1258:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1261:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1264:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1268:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1271:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 37


1272:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1274:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1277:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1280:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1283:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1286:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1289:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1292:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1295:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1298:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1299:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1300:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1304:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1305:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1306:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1307:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1309:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
1310:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1311:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } FPU_Type;
1318:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1319:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1323:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1326:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 38


1329:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1332:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1335:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1338:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1341:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1344:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1347:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1351:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1355:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1358:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1361:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1364:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1368:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1371:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1374:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1377:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1380:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1383:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 39


1386:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1389:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1393:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1396:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1399:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1402:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1404:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1405:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1406:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1410:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1411:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1412:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1413:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1415:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** typedef struct
1416:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1417:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** } CoreDebug_Type;
1422:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1423:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1427:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1430:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1433:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1436:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1439:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1442:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 40


1443:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1445:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1448:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1451:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1454:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1457:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1460:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1464:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1467:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1471:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1474:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1477:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1480:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1483:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1486:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1489:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1492:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1495:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1498:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 41


1500:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1501:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1504:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1507:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1509:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1510:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1511:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1515:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1516:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1517:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1518:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return           Masked and shifted value.
1522:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
1523:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1525:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1526:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
1531:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1533:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1535:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1536:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1537:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1541:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1542:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1543:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1553:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 42


1557:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1562:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif
1566:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1567:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1570:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*@} */
1571:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1572:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1573:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1574:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /*******************************************************************************
1575:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  *                Hardware Abstraction Layer
1576:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   Core Function Interface contains:
1577:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core NVIC Functions
1578:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core SysTick Functions
1579:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core Debug Functions
1580:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   - Core Register Access Functions
1581:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  ******************************************************************************/
1582:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1583:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** */
1585:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1586:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1587:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1588:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1590:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   @{
1594:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1595:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1596:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
1600:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #else
1602:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 43


1614:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1616:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #endif
1620:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #else
1622:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1626:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1628:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1629:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1630:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1631:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Set Priority Grouping
1632:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            Only values from 0..7 are used.
1635:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1639:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1641:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t reg_value;
1642:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1644:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
 369              		.loc 3 1644 0
 370 0006 D968     		ldr	r1, [r3, #12]
 371              	.LVL13:
1645:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   reg_value  =  (reg_value                                   |
 372              		.loc 3 1646 0
 373 0008 054A     		ldr	r2, .L18+8
1645:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 374              		.loc 3 1645 0
 375 000a 21F4E061 		bic	r1, r1, #1792
 376              	.LVL14:
 377 000e 0904     		lsls	r1, r1, #16
 378 0010 090C     		lsrs	r1, r1, #16
 379              	.LVL15:
 380              		.loc 3 1646 0
 381 0012 0A43     		orrs	r2, r2, r1
 382              	.LVL16:
1647:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   SCB->AIRCR =  reg_value;
 383              		.loc 3 1649 0
 384 0014 DA60     		str	r2, [r3, #12]
 385              	.LVL17:
 386              	.LBE27:
 387              	.LBE26:
 269:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     NVIC_SetPriorityGrouping(OS_NVIC_AIRCR_PRIGROUP);
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 44


 270:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #endif
 271:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 272:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     return;
 273:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** }
 388              		.loc 1 273 0
 389 0016 7047     		bx	lr
 390              	.L19:
 391              		.align	2
 392              	.L18:
 393 0018 00ED00E0 		.word	-536810240
 394 001c 00000000 		.word	.LANCHOR2
 395 0020 0007FA05 		.word	100271872
 396              		.cfi_endproc
 397              	.LFE297:
 399              		.section	.text.LOS_HwiCreate,"ax",%progbits
 400              		.align	1
 401              		.global	LOS_HwiCreate
 402              		.syntax unified
 403              		.thumb
 404              		.thumb_func
 405              		.fpu fpv4-sp-d16
 407              	LOS_HwiCreate:
 408              	.LFB298:
 274:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*****************************************************************************
 275:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Function    : LOS_HwiCreate
 276:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Description : create hardware interrupt
 277:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Input       : uwHwiNum   --- hwi num to create
 278:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****                usHwiPrio  --- priority of the hwi
 279:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****                usMode     --- unused
 280:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****                pfnHandler --- hwi handler
 281:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****                uwArg      --- param of the hwi handler
 282:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Output      : None
 283:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Return      : OS_SUCCESS on success or error code on failure
 284:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  *****************************************************************************/
 285:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** LITE_OS_SEC_TEXT_INIT UINT32 LOS_HwiCreate(HWI_HANDLE_T  uwHwiNum,
 286:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****                                            HWI_PRIOR_T   usHwiPrio,
 287:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****                                            HWI_MODE_T    usMode,
 288:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****                                            HWI_PROC_FUNC pfnHandler,
 289:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****                                            HWI_ARG_T     uwArg )
 290:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** {
 409              		.loc 1 290 0
 410              		.cfi_startproc
 411              		@ args = 4, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 413              	.LVL18:
 414 0000 70B5     		push	{r4, r5, r6, lr}
 415              	.LCFI11:
 416              		.cfi_def_cfa_offset 16
 417              		.cfi_offset 4, -16
 418              		.cfi_offset 5, -12
 419              		.cfi_offset 6, -8
 420              		.cfi_offset 14, -4
 421              		.loc 1 290 0
 422 0002 0446     		mov	r4, r0
 423 0004 0D46     		mov	r5, r1
 291:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     UINTPTR uvIntSave;
 292:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 45


 293:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     if (NULL == pfnHandler)
 424              		.loc 1 293 0
 425 0006 1E46     		mov	r6, r3
 426 0008 0BB3     		cbz	r3, .L24
 294:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     {
 295:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****         return OS_ERRNO_HWI_PROC_FUNC_NULL;
 296:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     }
 297:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 298:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     /* SysTick_IRQn == (UINT32) -1 */
 299:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 300:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     if ((uwHwiNum >= OS_HWI_MAX_NUM) && (uwHwiNum != (UINT32)SysTick_IRQn))
 427              		.loc 1 300 0
 428 000a A0F1F003 		sub	r3, r0, #240
 429              	.LVL19:
 430 000e F233     		adds	r3, r3, #242
 431 0010 1FD9     		bls	.L25
 301:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     {
 302:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****         return OS_ERRNO_HWI_NUM_INVALID;
 303:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     }
 304:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 305:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     //because unsigned interger could be less than zero,so if OS_HWI_PRIO_HIGHEST is zero,there
 306:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     //will be warning using usHwiPrio < OS_HWI_PRIO_HIGHEST
 307:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     //  if ((usHwiPrio > OS_HWI_PRIO_LOWEST) || (usHwiPrio < OS_HWI_PRIO_HIGHEST))  --modified by  
 308:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     if (usHwiPrio > OS_HWI_PRIO_LOWEST)
 432              		.loc 1 308 0
 433 0012 0729     		cmp	r1, #7
 434 0014 1FD8     		bhi	.L26
 309:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     {
 310:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****         return OS_ERRNO_HWI_PRIO_INVALID;
 311:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     }
 312:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 313:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     uvIntSave = LOS_IntLock();
 435              		.loc 1 313 0
 436 0016 FFF7FEFF 		bl	LOS_IntLock
 437              	.LVL20:
 314:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 315:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     m_pstHwiSlaveForm[uwHwiNum + VECTOR_IDX_OFFSET].pfnHandler = pfnHandler;
 438              		.loc 1 315 0
 439 001a 621C     		adds	r2, r4, #1
 440 001c 114B     		ldr	r3, .L27
 441 001e 43F82260 		str	r6, [r3, r2, lsl #2]
 316:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 317:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #if (OS_HWI_WITH_ARG == YES)
 318:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     m_pstHwiSlaveForm[uwHwiNum + VECTOR_IDX_OFFSET].pParm = (VOID*)uwArg;
 319:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** #endif
 320:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 321:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     NVIC_EnableIRQ((IRQn_Type)uwHwiNum);
 442              		.loc 1 321 0
 443 0022 62B2     		sxtb	r2, r4
 444              	.LVL21:
 445 0024 2D01     		lsls	r5, r5, #4
 446              	.LBB32:
 447              	.LBB33:
1650:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1651:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1652:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1653:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 46


1654:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Get Priority Grouping
1655:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1658:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1660:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1662:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1663:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1664:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1665:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Enable Interrupt
1666:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1669:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1670:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1672:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 448              		.loc 3 1672 0
 449 0026 002A     		cmp	r2, #0
 450 0028 E4B2     		uxtb	r4, r4
 451              	.LVL22:
 452 002a EDB2     		uxtb	r5, r5
 453 002c 15DB     		blt	.L22
1673:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1674:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
 454              		.loc 3 1674 0
 455 002e 0123     		movs	r3, #1
 456 0030 04F01F04 		and	r4, r4, #31
 457 0034 03FA04F4 		lsl	r4, r3, r4
 458 0038 5109     		lsrs	r1, r2, #5
 459 003a 0B4B     		ldr	r3, .L27+4
 460 003c 43F82140 		str	r4, [r3, r1, lsl #2]
 461              	.LVL23:
 462              	.LBE33:
 463              	.LBE32:
 464              	.LBB34:
 465              	.LBB35:
1675:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1676:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1677:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1678:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1679:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1680:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Get Interrupt Enable status
1681:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             1  Interrupt is enabled.
1685:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1686:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1687:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1689:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1691:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 47


1693:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   else
1694:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1695:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return(0U);
1696:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1697:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1698:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1699:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1700:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1701:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Disable Interrupt
1702:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1705:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1706:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1708:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1710:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1711:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __DSB();
1712:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __ISB();
1713:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1714:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1715:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1716:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1717:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1718:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Get Pending Interrupt
1719:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             1  Interrupt status is pending.
1723:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1724:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1725:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1727:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1729:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1731:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   else
1732:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1733:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return(0U);
1734:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1735:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1736:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1737:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1738:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1739:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Set Pending Interrupt
1740:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1743:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1744:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1746:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1748:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 48


1750:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1751:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1752:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1753:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1754:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Clear Pending Interrupt
1755:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1758:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1759:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1761:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1763:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1764:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1765:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1766:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1767:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1768:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1769:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Get Active Interrupt
1770:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1771:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             0  Interrupt status is not active.
1773:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \return             1  Interrupt status is active.
1774:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    IRQn must not be negative.
1775:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1776:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1777:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1778:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1779:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1780:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1781:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1782:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   else
1783:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1784:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     return(0U);
1785:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1786:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** }
1787:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1788:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** 
1789:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** /**
1790:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \brief   Set Interrupt Priority
1791:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1792:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1793:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****            or negative to specify a processor exception.
1794:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1795:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \param [in]  priority  Priority to set.
1796:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1797:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****  */
1798:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1799:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h **** {
1800:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1801:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1802:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 466              		.loc 3 1802 0
 467 0040 1344     		add	r3, r3, r2
 468 0042 83F80053 		strb	r5, [r3, #768]
 469              	.LVL24:
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 49


 470              	.L23:
 471              	.LBE35:
 472              	.LBE34:
 322:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     NVIC_SetPriority((IRQn_Type)uwHwiNum, usHwiPrio);
 323:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 324:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     LOS_IntRestore(uvIntSave);
 473              		.loc 1 324 0
 474 0046 FFF7FEFF 		bl	LOS_IntRestore
 475              	.LVL25:
 325:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 326:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     return LOS_OK;
 476              		.loc 1 326 0
 477 004a 0020     		movs	r0, #0
 478              	.L20:
 327:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** }
 479              		.loc 1 327 0
 480 004c 70BD     		pop	{r4, r5, r6, pc}
 481              	.LVL26:
 482              	.L24:
 295:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     }
 483              		.loc 1 295 0
 484 004e 0748     		ldr	r0, .L27+8
 485              	.LVL27:
 486 0050 FCE7     		b	.L20
 487              	.LVL28:
 488              	.L25:
 302:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     }
 489              		.loc 1 302 0
 490 0052 0748     		ldr	r0, .L27+12
 491              	.LVL29:
 492 0054 FAE7     		b	.L20
 493              	.LVL30:
 494              	.L26:
 310:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     }
 495              		.loc 1 310 0
 496 0056 0748     		ldr	r0, .L27+16
 497              	.LVL31:
 498 0058 F8E7     		b	.L20
 499              	.LVL32:
 500              	.L22:
 501              	.LBB37:
 502              	.LBB36:
1803:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   }
1804:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   else
1805:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
1806:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 503              		.loc 3 1806 0
 504 005a 04F00F04 		and	r4, r4, #15
 505 005e 064B     		ldr	r3, .L27+20
 506 0060 1D55     		strb	r5, [r3, r4]
 507              	.LVL33:
 508 0062 F0E7     		b	.L23
 509              	.L28:
 510              		.align	2
 511              	.L27:
 512 0064 00000000 		.word	m_pstHwiSlaveForm
 513 0068 00E100E0 		.word	-536813312
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 50


 514 006c 01090002 		.word	33556737
 515 0070 00090002 		.word	33556736
 516 0074 05090002 		.word	33556741
 517 0078 14ED00E0 		.word	-536810220
 518              	.LBE36:
 519              	.LBE37:
 520              		.cfi_endproc
 521              	.LFE298:
 523              		.section	.text.LOS_HwiDelete,"ax",%progbits
 524              		.align	1
 525              		.global	LOS_HwiDelete
 526              		.syntax unified
 527              		.thumb
 528              		.thumb_func
 529              		.fpu fpv4-sp-d16
 531              	LOS_HwiDelete:
 532              	.LFB299:
 328:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 329:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** /*****************************************************************************
 330:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Function    : LOS_HwiDelete
 331:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Description : Delete hardware interrupt
 332:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Input       : uwHwiNum   --- hwi num to delete
 333:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Output      : None
 334:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  Return      : LOS_OK on success or error code on failure
 335:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****  *****************************************************************************/
 336:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** LITE_OS_SEC_TEXT_INIT UINT32 LOS_HwiDelete(HWI_HANDLE_T uwHwiNum)
 337:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** {
 533              		.loc 1 337 0
 534              		.cfi_startproc
 535              		@ args = 0, pretend = 0, frame = 0
 536              		@ frame_needed = 0, uses_anonymous_args = 0
 537              	.LVL34:
 338:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     UINT32 uwIntSave;
 339:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 340:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     if (uwHwiNum >= OS_HWI_MAX_NUM)
 538              		.loc 1 340 0
 539 0000 EF28     		cmp	r0, #239
 337:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     UINT32 uwIntSave;
 540              		.loc 1 337 0
 541 0002 38B5     		push	{r3, r4, r5, lr}
 542              	.LCFI12:
 543              		.cfi_def_cfa_offset 16
 544              		.cfi_offset 3, -16
 545              		.cfi_offset 4, -12
 546              		.cfi_offset 5, -8
 547              		.cfi_offset 14, -4
 337:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     UINT32 uwIntSave;
 548              		.loc 1 337 0
 549 0004 0446     		mov	r4, r0
 550              		.loc 1 340 0
 551 0006 1AD8     		bhi	.L32
 341:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     {
 342:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****         return OS_ERRNO_HWI_NUM_INVALID;
 343:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     }
 344:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 345:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     NVIC_DisableIRQ((IRQn_Type)uwHwiNum);
 552              		.loc 1 345 0
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 51


 553 0008 43B2     		sxtb	r3, r0
 554              	.LVL35:
 555              	.LBB44:
 556              	.LBB45:
1708:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****   {
 557              		.loc 3 1708 0
 558 000a 002B     		cmp	r3, #0
 559 000c 0CDB     		blt	.L31
1710:../../iot_link/os/liteos/arch/arm/common/cmsis/core_cm4.h ****     __DSB();
 560              		.loc 3 1710 0
 561 000e 00F01F01 		and	r1, r0, #31
 562 0012 5B09     		lsrs	r3, r3, #5
 563              	.LVL36:
 564 0014 0122     		movs	r2, #1
 565 0016 8A40     		lsls	r2, r2, r1
 566 0018 2033     		adds	r3, r3, #32
 567 001a 0A49     		ldr	r1, .L33
 568 001c 41F82320 		str	r2, [r1, r3, lsl #2]
 569              	.LBB46:
 570              	.LBB47:
 164:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 165:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 166:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 167:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 168:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 169:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get APSR Register
 170:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               APSR Register value
 172:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 173:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 175:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 176:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 177:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 179:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 180:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 181:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 182:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 183:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get xPSR Register
 184:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               xPSR Register value
 186:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 187:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 189:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 190:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 191:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 193:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 194:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 195:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 196:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 197:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               PSP Register value
 200:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 52


 201:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 203:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   register uint32_t result;
 204:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 205:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 207:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 208:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 209:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 210:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 212:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               PSP Register value
 215:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 216:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 218:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   register uint32_t result;
 219:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 220:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 222:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 223:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 224:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 225:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 226:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 227:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 231:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 233:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 235:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 236:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 237:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 239:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 243:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 245:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 247:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 248:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 249:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 250:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 251:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               MSP Register value
 254:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 255:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 257:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   register uint32_t result;
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 53


 258:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 259:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 261:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 262:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 263:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 264:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 266:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               MSP Register value
 269:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 270:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 272:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   register uint32_t result;
 273:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 274:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 276:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 277:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 278:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 279:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 280:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 281:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 285:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 287:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 289:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 290:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 291:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 293:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 297:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 299:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 301:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 302:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 303:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 304:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 305:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Priority Mask
 306:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               Priority Mask value
 308:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 309:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 311:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 312:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 313:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 54


 315:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 316:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 317:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 318:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 320:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               Priority Mask value
 323:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 324:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 326:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 327:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 328:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 330:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 331:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 332:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 333:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 334:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 335:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Priority Mask
 336:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 339:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 341:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 343:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 344:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 345:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 346:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 347:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 351:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 353:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 355:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 356:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 357:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 358:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 362:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Enable FIQ
 363:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 366:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 368:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 370:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 371:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 55


 372:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 373:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Disable FIQ
 374:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 375:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 377:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 379:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 381:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 382:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 383:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 384:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Base Priority
 385:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               Base Priority register value
 387:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 388:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 390:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 391:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 392:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 394:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 395:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 396:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 397:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 399:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               Base Priority register value
 402:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 403:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 405:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 406:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 407:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 409:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 410:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 411:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 412:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 413:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 414:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Base Priority
 415:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 418:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 420:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 422:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 423:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 424:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 426:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 56


 429:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 430:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 432:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 434:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 435:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 436:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 437:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 438:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 443:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 445:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 447:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 448:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 449:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 450:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Fault Mask
 451:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               Fault Mask register value
 453:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 454:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 456:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 457:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 458:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 460:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 461:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 462:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 463:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 465:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               Fault Mask register value
 468:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 469:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 471:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 472:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 473:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 475:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 476:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 477:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 478:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 479:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 480:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Fault Mask
 481:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 484:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 57


 486:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 488:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 489:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 490:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 492:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 495:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 496:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 498:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 500:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 501:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 502:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 506:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 507:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 510:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 511:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               PSPLIM Register value
 514:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 515:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 517:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   register uint32_t result;
 518:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 519:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 521:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 522:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 523:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 524:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 527:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               PSPLIM Register value
 530:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 531:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 533:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   register uint32_t result;
 534:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 535:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 537:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 538:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 539:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 540:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 541:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 542:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 58


 543:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 546:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 548:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 550:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 551:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 552:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 555:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 559:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 561:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 563:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 564:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 565:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 566:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 567:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               MSPLIM Register value
 570:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 571:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 573:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   register uint32_t result;
 574:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 575:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 577:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 578:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 579:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 580:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 581:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 584:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               MSPLIM Register value
 587:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 588:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 590:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   register uint32_t result;
 591:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 592:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 594:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 595:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 596:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 597:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 598:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 599:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 59


 600:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 603:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 605:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 607:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 608:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 609:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 612:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 616:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 618:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 620:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 621:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 622:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 625:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 626:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 629:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 630:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Get FPSCR
 631:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 634:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 636:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   uint32_t result;
 639:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 640:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   return(result);
 642:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #else
 643:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****    return(0U);
 644:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 645:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 646:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 647:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 648:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 649:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Set FPSCR
 650:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 653:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 655:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 60


 657:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #else
 659:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   (void)fpscr;
 660:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 661:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 662:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 663:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 666:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 667:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 668:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 670:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 671:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   Access to dedicated instructions
 674:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   @{
 675:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** */
 676:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 677:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #else
 685:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 688:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #endif
 689:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 690:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 691:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   No Operation
 692:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 694:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //{
 696:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //}
 698:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 700:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 701:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 704:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //{
 706:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //}
 708:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 710:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 711:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 712:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Wait For Event
 713:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 61


 714:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 716:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 717:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //{
 718:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //}
 720:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 722:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 723:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 724:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Send Event
 725:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 727:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //{
 729:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** //}
 731:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 733:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 734:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 735:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            after the instruction has been completed.
 739:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 740:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 742:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 744:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 745:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** 
 746:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** /**
 747:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****  */
 751:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 752:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** {
 753:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 571              		.loc 2 753 0
 572              		.syntax unified
 573              	@ 753 "../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
 574 0020 BFF34F8F 		dsb 0xF
 575              	@ 0 "" 2
 576              		.thumb
 577              		.syntax unified
 578              	.LBE47:
 579              	.LBE46:
 580              	.LBB48:
 581              	.LBB49:
 742:../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h **** }
 582              		.loc 2 742 0
 583              		.syntax unified
 584              	@ 742 "../../iot_link/os/liteos/arch/arm/common/cmsis/cmsis_gcc.h" 1
 585 0024 BFF36F8F 		isb 0xF
 586              	@ 0 "" 2
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 62


 587              		.thumb
 588              		.syntax unified
 589              	.L31:
 590              	.LVL37:
 591              	.LBE49:
 592              	.LBE48:
 593              	.LBE45:
 594              	.LBE44:
 346:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 347:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     uwIntSave = LOS_IntLock();
 595              		.loc 1 347 0
 596 0028 FFF7FEFF 		bl	LOS_IntLock
 597              	.LVL38:
 348:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     m_pstHwiSlaveForm[uwHwiNum + VECTOR_IDX_OFFSET].pfnHandler = NULL;
 598              		.loc 1 348 0
 599 002c 0134     		adds	r4, r4, #1
 600              	.LVL39:
 601 002e 064B     		ldr	r3, .L33+4
 602 0030 0025     		movs	r5, #0
 603 0032 43F82450 		str	r5, [r3, r4, lsl #2]
 349:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 350:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     LOS_IntRestore(uwIntSave);
 604              		.loc 1 350 0
 605 0036 FFF7FEFF 		bl	LOS_IntRestore
 606              	.LVL40:
 351:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** 
 352:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     return LOS_OK;
 607              		.loc 1 352 0
 608 003a 2846     		mov	r0, r5
 609              	.LVL41:
 610              	.L29:
 353:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c **** }
 611              		.loc 1 353 0
 612 003c 38BD     		pop	{r3, r4, r5, pc}
 613              	.LVL42:
 614              	.L32:
 342:../../iot_link/os/liteos/arch/arm/arm-m/src/los_hwi.c ****     }
 615              		.loc 1 342 0
 616 003e 0348     		ldr	r0, .L33+8
 617              	.LVL43:
 618 0040 FCE7     		b	.L29
 619              	.L34:
 620 0042 00BF     		.align	2
 621              	.L33:
 622 0044 00E100E0 		.word	-536813312
 623 0048 00000000 		.word	m_pstHwiSlaveForm
 624 004c 00090002 		.word	33556736
 625              		.cfi_endproc
 626              	.LFE299:
 628              		.comm	m_pstHwiSlaveForm,964,4
 629              		.global	g_pstHwiForm
 630              		.global	g_vuwIntCount
 631              		.section	.bss.g_vuwIntCount,"aw",%nobits
 632              		.align	2
 633              		.set	.LANCHOR1,. + 0
 636              	g_vuwIntCount:
 637 0000 00000000 		.space	4
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 63


 638              		.section	.isr_vector,"a",%progbits
 639              		.align	2
 640              		.set	.LANCHOR2,. + 0
 643              	g_pstHwiForm:
 644 0000 00000000 		.word	0
 645 0004 00000000 		.word	Reset_Handler
 646 0008 00000000 		.word	NMI_Handler
 647 000c 00000000 		.word	HardFault_Handler
 648 0010 00000000 		.word	MemManage_Handler
 649 0014 00000000 		.word	BusFault_Handler
 650 0018 00000000 		.word	UsageFault_Handler
 651 001c 00000000 		.word	0
 652 0020 00000000 		.word	0
 653 0024 00000000 		.word	0
 654 0028 00000000 		.word	0
 655 002c 00000000 		.word	SVC_Handler
 656 0030 00000000 		.word	Debug_Handler
 657 0034 00000000 		.word	0
 658 0038 00000000 		.word	PendSV_Handler
 659 003c 00000000 		.word	osInterrupt
 660 0040 00000000 		.word	osInterrupt
 661 0044 00000000 		.word	osInterrupt
 662 0048 00000000 		.word	osInterrupt
 663 004c 00000000 		.word	osInterrupt
 664 0050 00000000 		.word	osInterrupt
 665 0054 00000000 		.word	osInterrupt
 666 0058 00000000 		.word	osInterrupt
 667 005c 00000000 		.word	osInterrupt
 668 0060 00000000 		.word	osInterrupt
 669 0064 00000000 		.word	osInterrupt
 670 0068 00000000 		.word	osInterrupt
 671 006c 00000000 		.word	osInterrupt
 672 0070 00000000 		.word	osInterrupt
 673 0074 00000000 		.word	osInterrupt
 674 0078 00000000 		.word	osInterrupt
 675 007c 00000000 		.word	osInterrupt
 676 0080 00000000 		.word	osInterrupt
 677 0084 00000000 		.word	osInterrupt
 678 0088 00000000 		.word	osInterrupt
 679 008c 00000000 		.word	osInterrupt
 680 0090 00000000 		.word	osInterrupt
 681 0094 00000000 		.word	osInterrupt
 682 0098 00000000 		.word	osInterrupt
 683 009c 00000000 		.word	osInterrupt
 684 00a0 00000000 		.word	osInterrupt
 685 00a4 00000000 		.word	osInterrupt
 686 00a8 00000000 		.word	osInterrupt
 687 00ac 00000000 		.word	osInterrupt
 688 00b0 00000000 		.word	osInterrupt
 689 00b4 00000000 		.word	osInterrupt
 690 00b8 00000000 		.word	osInterrupt
 691 00bc 00000000 		.word	osInterrupt
 692 00c0 00000000 		.word	osInterrupt
 693 00c4 00000000 		.word	osInterrupt
 694 00c8 00000000 		.word	osInterrupt
 695 00cc 00000000 		.word	osInterrupt
 696 00d0 00000000 		.word	osInterrupt
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 64


 697 00d4 00000000 		.word	osInterrupt
 698 00d8 00000000 		.word	osInterrupt
 699 00dc 00000000 		.word	osInterrupt
 700 00e0 00000000 		.word	osInterrupt
 701 00e4 00000000 		.word	osInterrupt
 702 00e8 00000000 		.word	osInterrupt
 703 00ec 00000000 		.word	osInterrupt
 704 00f0 00000000 		.word	osInterrupt
 705 00f4 00000000 		.word	osInterrupt
 706 00f8 00000000 		.word	osInterrupt
 707 00fc 00000000 		.word	osInterrupt
 708 0100 00000000 		.word	osInterrupt
 709 0104 00000000 		.word	osInterrupt
 710 0108 00000000 		.word	osInterrupt
 711 010c 00000000 		.word	osInterrupt
 712 0110 00000000 		.word	osInterrupt
 713 0114 00000000 		.word	osInterrupt
 714 0118 00000000 		.word	osInterrupt
 715 011c 00000000 		.word	osInterrupt
 716 0120 00000000 		.word	osInterrupt
 717 0124 00000000 		.word	osInterrupt
 718 0128 00000000 		.word	osInterrupt
 719 012c 00000000 		.word	osInterrupt
 720 0130 00000000 		.word	osInterrupt
 721 0134 00000000 		.word	osInterrupt
 722 0138 00000000 		.word	osInterrupt
 723 013c 00000000 		.word	osInterrupt
 724 0140 00000000 		.word	osInterrupt
 725 0144 00000000 		.word	osInterrupt
 726 0148 00000000 		.word	osInterrupt
 727 014c 00000000 		.word	osInterrupt
 728 0150 00000000 		.word	osInterrupt
 729 0154 00000000 		.word	osInterrupt
 730 0158 00000000 		.word	osInterrupt
 731 015c 00000000 		.word	osInterrupt
 732 0160 00000000 		.word	osInterrupt
 733 0164 00000000 		.word	osInterrupt
 734 0168 00000000 		.word	osInterrupt
 735 016c 00000000 		.word	osInterrupt
 736 0170 00000000 		.word	osInterrupt
 737 0174 00000000 		.word	osInterrupt
 738 0178 00000000 		.word	osInterrupt
 739 017c 00000000 		.word	osInterrupt
 740 0180 00000000 		.word	osInterrupt
 741 0184 00000000 		.word	osInterrupt
 742 0188 00000000 		.word	osInterrupt
 743 018c 00000000 		.word	osInterrupt
 744 0190 00000000 		.word	osInterrupt
 745 0194 00000000 		.word	osInterrupt
 746 0198 00000000 		.word	osInterrupt
 747 019c 00000000 		.word	osInterrupt
 748 01a0 00000000 		.word	osInterrupt
 749 01a4 00000000 		.word	osInterrupt
 750 01a8 00000000 		.word	osInterrupt
 751 01ac 00000000 		.word	osInterrupt
 752 01b0 00000000 		.word	osInterrupt
 753 01b4 00000000 		.word	osInterrupt
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 65


 754 01b8 00000000 		.word	osInterrupt
 755 01bc 00000000 		.word	osInterrupt
 756 01c0 00000000 		.word	osInterrupt
 757 01c4 00000000 		.word	osInterrupt
 758 01c8 00000000 		.word	osInterrupt
 759 01cc 00000000 		.word	osInterrupt
 760 01d0 00000000 		.word	osInterrupt
 761 01d4 00000000 		.word	osInterrupt
 762 01d8 00000000 		.word	osInterrupt
 763 01dc 00000000 		.word	osInterrupt
 764 01e0 00000000 		.word	osInterrupt
 765 01e4 00000000 		.word	osInterrupt
 766 01e8 00000000 		.word	osInterrupt
 767 01ec 00000000 		.word	osInterrupt
 768 01f0 00000000 		.word	osInterrupt
 769 01f4 00000000 		.word	osInterrupt
 770 01f8 00000000 		.word	osInterrupt
 771 01fc 00000000 		.word	osInterrupt
 772 0200 00000000 		.word	osInterrupt
 773 0204 00000000 		.word	osInterrupt
 774 0208 00000000 		.word	osInterrupt
 775 020c 00000000 		.word	osInterrupt
 776 0210 00000000 		.word	osInterrupt
 777 0214 00000000 		.word	osInterrupt
 778 0218 00000000 		.word	osInterrupt
 779 021c 00000000 		.word	osInterrupt
 780 0220 00000000 		.word	osInterrupt
 781 0224 00000000 		.word	osInterrupt
 782 0228 00000000 		.word	osInterrupt
 783 022c 00000000 		.word	osInterrupt
 784 0230 00000000 		.word	osInterrupt
 785 0234 00000000 		.word	osInterrupt
 786 0238 00000000 		.word	osInterrupt
 787 023c 00000000 		.word	osInterrupt
 788 0240 00000000 		.word	osInterrupt
 789 0244 00000000 		.word	osInterrupt
 790 0248 00000000 		.word	osInterrupt
 791 024c 00000000 		.word	osInterrupt
 792 0250 00000000 		.word	osInterrupt
 793 0254 00000000 		.word	osInterrupt
 794 0258 00000000 		.word	osInterrupt
 795 025c 00000000 		.word	osInterrupt
 796 0260 00000000 		.word	osInterrupt
 797 0264 00000000 		.word	osInterrupt
 798 0268 00000000 		.word	osInterrupt
 799 026c 00000000 		.word	osInterrupt
 800 0270 00000000 		.word	osInterrupt
 801 0274 00000000 		.word	osInterrupt
 802 0278 00000000 		.word	osInterrupt
 803 027c 00000000 		.word	osInterrupt
 804 0280 00000000 		.word	osInterrupt
 805 0284 00000000 		.word	osInterrupt
 806 0288 00000000 		.word	osInterrupt
 807 028c 00000000 		.word	osInterrupt
 808 0290 00000000 		.word	osInterrupt
 809 0294 00000000 		.word	osInterrupt
 810 0298 00000000 		.word	osInterrupt
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 66


 811 029c 00000000 		.word	osInterrupt
 812 02a0 00000000 		.word	osInterrupt
 813 02a4 00000000 		.word	osInterrupt
 814 02a8 00000000 		.word	osInterrupt
 815 02ac 00000000 		.word	osInterrupt
 816 02b0 00000000 		.word	osInterrupt
 817 02b4 00000000 		.word	osInterrupt
 818 02b8 00000000 		.word	osInterrupt
 819 02bc 00000000 		.word	osInterrupt
 820 02c0 00000000 		.word	osInterrupt
 821 02c4 00000000 		.word	osInterrupt
 822 02c8 00000000 		.word	osInterrupt
 823 02cc 00000000 		.word	osInterrupt
 824 02d0 00000000 		.word	osInterrupt
 825 02d4 00000000 		.word	osInterrupt
 826 02d8 00000000 		.word	osInterrupt
 827 02dc 00000000 		.word	osInterrupt
 828 02e0 00000000 		.word	osInterrupt
 829 02e4 00000000 		.word	osInterrupt
 830 02e8 00000000 		.word	osInterrupt
 831 02ec 00000000 		.word	osInterrupt
 832 02f0 00000000 		.word	osInterrupt
 833 02f4 00000000 		.word	osInterrupt
 834 02f8 00000000 		.word	osInterrupt
 835 02fc 00000000 		.word	osInterrupt
 836 0300 00000000 		.word	osInterrupt
 837 0304 00000000 		.word	osInterrupt
 838 0308 00000000 		.word	osInterrupt
 839 030c 00000000 		.word	osInterrupt
 840 0310 00000000 		.word	osInterrupt
 841 0314 00000000 		.word	osInterrupt
 842 0318 00000000 		.word	osInterrupt
 843 031c 00000000 		.word	osInterrupt
 844 0320 00000000 		.word	osInterrupt
 845 0324 00000000 		.word	osInterrupt
 846 0328 00000000 		.word	osInterrupt
 847 032c 00000000 		.word	osInterrupt
 848 0330 00000000 		.word	osInterrupt
 849 0334 00000000 		.word	osInterrupt
 850 0338 00000000 		.word	osInterrupt
 851 033c 00000000 		.word	osInterrupt
 852 0340 00000000 		.word	osInterrupt
 853 0344 00000000 		.word	osInterrupt
 854 0348 00000000 		.word	osInterrupt
 855 034c 00000000 		.word	osInterrupt
 856 0350 00000000 		.word	osInterrupt
 857 0354 00000000 		.word	osInterrupt
 858 0358 00000000 		.word	osInterrupt
 859 035c 00000000 		.word	osInterrupt
 860 0360 00000000 		.word	osInterrupt
 861 0364 00000000 		.word	osInterrupt
 862 0368 00000000 		.word	osInterrupt
 863 036c 00000000 		.word	osInterrupt
 864 0370 00000000 		.word	osInterrupt
 865 0374 00000000 		.word	osInterrupt
 866 0378 00000000 		.word	osInterrupt
 867 037c 00000000 		.word	osInterrupt
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 67


 868 0380 00000000 		.word	osInterrupt
 869 0384 00000000 		.word	osInterrupt
 870 0388 00000000 		.word	osInterrupt
 871 038c 00000000 		.word	osInterrupt
 872 0390 00000000 		.word	osInterrupt
 873 0394 00000000 		.word	osInterrupt
 874 0398 00000000 		.word	osInterrupt
 875 039c 00000000 		.word	osInterrupt
 876 03a0 00000000 		.word	osInterrupt
 877 03a4 00000000 		.word	osInterrupt
 878 03a8 00000000 		.word	osInterrupt
 879 03ac 00000000 		.word	osInterrupt
 880 03b0 00000000 		.word	osInterrupt
 881 03b4 00000000 		.word	osInterrupt
 882 03b8 00000000 		.word	osInterrupt
 883 03bc 00000000 		.word	osInterrupt
 884 03c0 00000000 		.word	osInterrupt
 885 03c4 00000000 		.word	osInterrupt
 886 03c8 00000000 		.word	osInterrupt
 887 03cc 00000000 		.word	osInterrupt
 888 03d0 00000000 		.word	osInterrupt
 889 03d4 00000000 		.word	osInterrupt
 890 03d8 00000000 		.word	osInterrupt
 891 03dc 00000000 		.word	osInterrupt
 892 03e0 00000000 		.word	osInterrupt
 893 03e4 00000000 		.word	osInterrupt
 894 03e8 00000000 		.word	osInterrupt
 895 03ec 00000000 		.word	osInterrupt
 896 03f0 00000000 		.word	osInterrupt
 897 03f4 00000000 		.word	osInterrupt
 898 03f8 00000000 		.word	osInterrupt
 899 03fc 00000000 		.word	osInterrupt
 900              		.section	.rodata.__FUNCTION__.11230,"a",%progbits
 901              		.set	.LANCHOR0,. + 0
 904              	__FUNCTION__.11230:
 905 0000 6F734877 		.ascii	"osHwiDefaultHandler\000"
 905      69446566 
 905      61756C74 
 905      48616E64 
 905      6C657200 
 906              		.section	.rodata.osHwiDefaultHandler.str1.1,"aMS",%progbits,1
 907              	.LC0:
 908 0000 5B455252 		.ascii	"[ERR] \000"
 908      5D2000
 909              	.LC1:
 910 0007 25732069 		.ascii	"%s irqnum:%d\012\000"
 910      72716E75 
 910      6D3A2564 
 910      0A00
 911              		.text
 912              	.Letext0:
 913              		.file 4 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\includ
 914              		.file 5 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\includ
 915              		.file 6 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\includ
 916              		.file 7 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\lib\\gcc\\arm-none-ea
 917              		.file 8 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\includ
 918              		.file 9 "../../iot_link/os/liteos/include/los_typedef.h"
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 68


 919              		.file 10 "D:/File/bearpi_liteos/bearpi-iot_std_liteos-master/targets/STM32L431_BearPi/Inc/stm32l43
 920              		.file 11 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\inclu
 921              		.file 12 "D:/File/bearpi_liteos/bearpi-iot_std_liteos-master/targets/STM32L431_BearPi/Inc/system_s
 922              		.file 13 "../../iot_link/os/liteos/include/los_config.h"
 923              		.file 14 "../../iot_link/os/liteos/include/los_err.h"
 924              		.file 15 "../../iot_link/os/liteos/arch/arm/arm-m/include/los_hwi.h"
 925              		.file 16 "c:\\bearpi\\developtools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\inclu
ARM GAS  C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s 			page 69


DEFINED SYMBOLS
                            *ABS*:00000000 los_hwi.c
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:18     .text.osIntNumGet:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:25     .text.osIntNumGet:00000000 osIntNumGet
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:51     .text.osHwiDefaultHandler:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:58     .text.osHwiDefaultHandler:00000000 osHwiDefaultHandler
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:97     .text.osHwiDefaultHandler:00000018 $d
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:104    .text.NMI_Handler:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:111    .text.NMI_Handler:00000000 NMI_Handler
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:129    .text.osInterrupt:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:136    .text.osInterrupt:00000000 osInterrupt
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:209    .text.osInterrupt:00000038 $d
                            *COM*:000003c4 m_pstHwiSlaveForm
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:215    .text.Debug_Handler:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:222    .text.Debug_Handler:00000000 Debug_Handler
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:237    .text.HardFault_Handler:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:244    .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:259    .text.MemManage_Handler:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:266    .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:281    .text.BusFault_Handler:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:288    .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:303    .text.UsageFault_Handler:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:310    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:325    .text.SVC_Handler:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:332    .text.SVC_Handler:00000000 SVC_Handler
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:347    .text.osHwiInit:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:354    .text.osHwiInit:00000000 osHwiInit
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:393    .text.osHwiInit:00000018 $d
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:400    .text.LOS_HwiCreate:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:407    .text.LOS_HwiCreate:00000000 LOS_HwiCreate
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:512    .text.LOS_HwiCreate:00000064 $d
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:524    .text.LOS_HwiDelete:00000000 $t
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:531    .text.LOS_HwiDelete:00000000 LOS_HwiDelete
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:622    .text.LOS_HwiDelete:00000044 $d
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:643    .isr_vector:00000000 g_pstHwiForm
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:636    .bss.g_vuwIntCount:00000000 g_vuwIntCount
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:632    .bss.g_vuwIntCount:00000000 $d
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:639    .isr_vector:00000000 $d
C:\Users\LuckyE\AppData\Local\Temp\ccC3BlGG.s:904    .rodata.__FUNCTION__.11230:00000000 __FUNCTION__.11230

UNDEFINED SYMBOLS
printf
LOS_IntLock
LOS_IntRestore
Reset_Handler
PendSV_Handler
