// Seed: 3317655121
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4, id_5;
  assign id_1 = 1;
endmodule
module module_1;
  tri0 id_1;
  wire id_3;
  assign id_1 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input tri0 id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6
);
  uwire id_8, id_9, id_10, id_11, id_12;
  assign id_8 = id_0;
  wire id_13, id_14;
  assign id_9 = id_0 + 1;
  wire id_15;
  module_0 modCall_1 (
      id_13,
      id_15,
      id_14
  );
endmodule
