Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx_Vitis/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto ff26f8deab6d4604954c61f33827ef35 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_AXI4Stream_X7S_VirtualTDLWrapper_behav xil_defaultlib.tb_AXI4Stream_X7S_VirtualTDLWrapper -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'sampledtaps' [/home/mconsonni/Desktop/DESD/Projects/Bachetti_Project/Bachetti_Project.srcs/sources_1/new/Sampler_TDL.vhd:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.localpackage_tdl
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.Simulated_TappedDelayLine [\Simulated_TappedDelayLine(co_de...]
Compiling architecture behavioral of entity xil_defaultlib.X7S_TappedDelayLine_CARRY4 [\X7S_TappedDelayLine_CARRY4(sim_...]
Compiling architecture behavioral of entity xil_defaultlib.Sampler_TDL [\Sampler_TDL(debug_mode=true,min...]
Compiling architecture behavioral of entity xil_defaultlib.AXI4Stream_X7S_VirtualTDLWrapper [\AXI4Stream_X7S_VirtualTDLWrappe...]
Compiling architecture behavioral of entity xil_defaultlib.tb_axi4stream_x7s_virtualtdlwrap...
Built simulation snapshot tb_AXI4Stream_X7S_VirtualTDLWrapper_behav
