\hypertarget{cpukit_2score_2cpu_2powerpc_2include_2rtems_2asm_8h}{}\section{cpukit/score/cpu/powerpc/include/rtems/asm.h File Reference}
\label{cpukit_2score_2cpu_2powerpc_2include_2rtems_2asm_8h}\index{cpukit/score/cpu/powerpc/include/rtems/asm.h@{cpukit/score/cpu/powerpc/include/rtems/asm.h}}


Address the Problems Caused by Incompatible Flavor of Assemblers and Toolsets.  


{\ttfamily \#include $<$rtems/score/cpuopts.\+h$>$}\newline
{\ttfamily \#include $<$rtems/score/powerpc.\+h$>$}\newline
{\ttfamily \#include $<$rtems/concat.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{cpukit_2score_2cpu_2powerpc_2include_2rtems_2asm_8h_aa4490105d639938ba5c00b4e9e647e27}\label{cpukit_2score_2cpu_2powerpc_2include_2rtems_2asm_8h_aa4490105d639938ba5c00b4e9e647e27}} 
\#define {\bfseries A\+SM}
\item 
\#define {\bfseries \+\_\+\+\_\+\+U\+S\+E\+R\+\_\+\+L\+A\+B\+E\+L\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}
\item 
\#define {\bfseries \+\_\+\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}
\item 
\#define {\bfseries \+\_\+\+\_\+\+F\+L\+O\+A\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}~\mbox{\hyperlink{group__RTEMSScoreCPUV850ASM_ga08d4062230ffc8494f4be4f6447497e4}{\+\_\+\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}}
\item 
\#define {\bfseries \+\_\+\+\_\+\+P\+R\+O\+C\+\_\+\+L\+A\+B\+E\+L\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gaff6bf0ff0fa3b5cbd23a8ae1131c87a9}{\+\_\+\+\_\+\+U\+S\+E\+R\+\_\+\+L\+A\+B\+E\+L\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}}
\item 
\#define {\bfseries S\+YM}(x)~C\+O\+N\+C\+A\+T1 (\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gaff6bf0ff0fa3b5cbd23a8ae1131c87a9}{\+\_\+\+\_\+\+U\+S\+E\+R\+\_\+\+L\+A\+B\+E\+L\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}}, x)
\item 
\#define {\bfseries P\+R\+OC}(x)~C\+O\+N\+C\+A\+T1 (\+\_\+\+\_\+\+P\+R\+O\+C\+\_\+\+L\+A\+B\+E\+L\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+, x)
\item 
\#define {\bfseries R\+EG}(x)~C\+O\+N\+C\+A\+T1 (\mbox{\hyperlink{group__RTEMSScoreCPUV850ASM_ga08d4062230ffc8494f4be4f6447497e4}{\+\_\+\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}}, x)
\item 
\#define {\bfseries F\+R\+EG}(x)~C\+O\+N\+C\+A\+T1 (\+\_\+\+\_\+\+F\+L\+O\+A\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+, x)
\item 
\#define {\bfseries r0}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(0)
\item 
\#define {\bfseries r1}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(1)
\item 
\#define {\bfseries r2}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(2)
\item 
\#define {\bfseries r3}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(3)
\item 
\#define {\bfseries r4}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(4)
\item 
\#define {\bfseries r5}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(5)
\item 
\#define {\bfseries r6}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(6)
\item 
\#define {\bfseries r7}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(7)
\item 
\#define {\bfseries r8}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(8)
\item 
\#define {\bfseries r9}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(9)
\item 
\#define {\bfseries r10}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(10)
\item 
\#define {\bfseries r11}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(11)
\item 
\#define {\bfseries r12}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(12)
\item 
\#define {\bfseries r13}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(13)
\item 
\#define {\bfseries r14}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(14)
\item 
\#define {\bfseries r15}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(15)
\item 
\#define {\bfseries r16}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(16)
\item 
\#define {\bfseries r17}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(17)
\item 
\#define {\bfseries r18}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(18)
\item 
\#define {\bfseries r19}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(19)
\item 
\#define {\bfseries r20}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(20)
\item 
\#define {\bfseries r21}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(21)
\item 
\#define {\bfseries r22}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(22)
\item 
\#define {\bfseries r23}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(23)
\item 
\#define {\bfseries r24}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(24)
\item 
\#define {\bfseries r25}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(25)
\item 
\#define {\bfseries r26}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(26)
\item 
\#define {\bfseries r27}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(27)
\item 
\#define {\bfseries r28}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(28)
\item 
\#define {\bfseries r29}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(29)
\item 
\#define {\bfseries r30}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(30)
\item 
\#define {\bfseries r31}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}}(31)
\item 
\#define {\bfseries f0}~F\+R\+EG(0)
\item 
\#define {\bfseries f1}~F\+R\+EG(1)
\item 
\#define {\bfseries f2}~F\+R\+EG(2)
\item 
\#define {\bfseries f3}~F\+R\+EG(3)
\item 
\#define {\bfseries f4}~F\+R\+EG(4)
\item 
\#define {\bfseries f5}~F\+R\+EG(5)
\item 
\#define {\bfseries f6}~F\+R\+EG(6)
\item 
\#define {\bfseries f7}~F\+R\+EG(7)
\item 
\#define {\bfseries f8}~F\+R\+EG(8)
\item 
\#define {\bfseries f9}~F\+R\+EG(9)
\item 
\#define {\bfseries f10}~F\+R\+EG(10)
\item 
\#define {\bfseries f11}~F\+R\+EG(11)
\item 
\#define {\bfseries f12}~F\+R\+EG(12)
\item 
\#define {\bfseries f13}~F\+R\+EG(13)
\item 
\#define {\bfseries f14}~F\+R\+EG(14)
\item 
\#define {\bfseries f15}~F\+R\+EG(15)
\item 
\#define {\bfseries f16}~F\+R\+EG(16)
\item 
\#define {\bfseries f17}~F\+R\+EG(17)
\item 
\#define {\bfseries f18}~F\+R\+EG(18)
\item 
\#define {\bfseries f19}~F\+R\+EG(19)
\item 
\#define {\bfseries f20}~F\+R\+EG(20)
\item 
\#define {\bfseries f21}~F\+R\+EG(21)
\item 
\#define {\bfseries f22}~F\+R\+EG(22)
\item 
\#define {\bfseries f23}~F\+R\+EG(23)
\item 
\#define {\bfseries f24}~F\+R\+EG(24)
\item 
\#define {\bfseries f25}~F\+R\+EG(25)
\item 
\#define {\bfseries f26}~F\+R\+EG(26)
\item 
\#define {\bfseries f27}~F\+R\+EG(27)
\item 
\#define {\bfseries f28}~F\+R\+EG(28)
\item 
\#define {\bfseries f29}~F\+R\+EG(29)
\item 
\#define {\bfseries f30}~F\+R\+EG(30)
\item 
\#define {\bfseries f31}~F\+R\+EG(31)
\item 
\#define {\bfseries v0}~0
\item 
\#define {\bfseries v1}~1
\item 
\#define {\bfseries v2}~2
\item 
\#define {\bfseries v3}~3
\item 
\#define {\bfseries v4}~4
\item 
\#define {\bfseries v5}~5
\item 
\#define {\bfseries v6}~6
\item 
\#define {\bfseries v7}~7
\item 
\#define {\bfseries v8}~8
\item 
\#define {\bfseries v9}~9
\item 
\#define {\bfseries v10}~10
\item 
\#define {\bfseries v11}~11
\item 
\#define {\bfseries v12}~12
\item 
\#define {\bfseries v13}~13
\item 
\#define {\bfseries v14}~14
\item 
\#define {\bfseries v15}~15
\item 
\#define {\bfseries v16}~16
\item 
\#define {\bfseries v17}~17
\item 
\#define {\bfseries v18}~18
\item 
\#define {\bfseries v19}~19
\item 
\#define {\bfseries v20}~20
\item 
\#define {\bfseries v21}~21
\item 
\#define {\bfseries v22}~22
\item 
\#define {\bfseries v23}~23
\item 
\#define {\bfseries v24}~24
\item 
\#define {\bfseries v25}~25
\item 
\#define {\bfseries v26}~26
\item 
\#define {\bfseries v27}~27
\item 
\#define {\bfseries v28}~28
\item 
\#define {\bfseries v29}~29
\item 
\#define {\bfseries v30}~30
\item 
\#define {\bfseries v31}~31
\item 
\#define {\bfseries srr0}~0x01a
\item 
\#define {\bfseries srr1}~0x01b
\item 
\#define {\bfseries srr2}~0x3de /$\ast$ I\+B\+M 400 series only $\ast$/
\item 
\#define {\bfseries srr3}~0x3df /$\ast$ I\+B\+M 400 series only $\ast$/
\item 
\#define {\bfseries csrr0}~58 /$\ast$ Book E $\ast$/
\item 
\#define {\bfseries csrr1}~59 /$\ast$ Book E $\ast$/
\item 
\#define {\bfseries mcsrr0}~570 /$\ast$ e500 $\ast$/
\item 
\#define {\bfseries mcsrr1}~571 /$\ast$ e500 $\ast$/
\item 
\#define {\bfseries dsrr0}~574 /$\ast$ e200 $\ast$/
\item 
\#define {\bfseries dsrr1}~575 /$\ast$ e200 $\ast$/
\item 
\#define {\bfseries sprg0}~0x110
\item 
\#define {\bfseries sprg1}~0x111
\item 
\#define {\bfseries sprg2}~0x112
\item 
\#define {\bfseries sprg3}~0x113
\item 
\#define {\bfseries sprg4}~276
\item 
\#define {\bfseries sprg5}~277
\item 
\#define {\bfseries sprg6}~278
\item 
\#define {\bfseries sprg7}~279
\item 
\#define {\bfseries usprg0}~256
\item 
\#define {\bfseries dar}~0x013   /$\ast$ Data Address Register $\ast$/
\item 
\#define {\bfseries dec}~0x016   /$\ast$ Decrementer Register $\ast$/
\item 
\#define {\bfseries P\+U\+B\+L\+I\+C\+\_\+\+V\+AR}(sym)~.globl \mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gafe05d428a5f345f51fb591debb815325}{S\+YM}} (sym)
\item 
\#define {\bfseries E\+X\+T\+E\+R\+N\+\_\+\+V\+AR}(sym)~.extern \mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gafe05d428a5f345f51fb591debb815325}{S\+YM}} (sym)
\item 
\#define {\bfseries P\+U\+B\+L\+I\+C\+\_\+\+P\+R\+OC}(sym)~.globl P\+R\+OC (sym)
\item 
\#define {\bfseries E\+X\+T\+E\+R\+N\+\_\+\+P\+R\+OC}(sym)~.extern P\+R\+OC (sym)
\item 
\#define {\bfseries A\+L\+I\+GN}(n,  \mbox{\hyperlink{sun4u_2tte_8h_a27952ffc298d15b4fc0e7ee6b2a044ac}{p}})~.align	\mbox{\hyperlink{sun4u_2tte_8h_a27952ffc298d15b4fc0e7ee6b2a044ac}{p}}
\item 
\#define {\bfseries D\+E\+S\+C\+R\+I\+P\+T\+OR}(x)
\item 
\#define {\bfseries E\+X\+T\+\_\+\+S\+Y\+M\+\_\+\+R\+EF}(x)~.long x
\item 
\#define {\bfseries E\+X\+T\+\_\+\+P\+R\+O\+C\+\_\+\+R\+EF}(x)~.long x
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+C\+O\+D\+E\+\_\+\+D\+CL}~.text
\item 
\#define {\bfseries E\+N\+D\+\_\+\+C\+O\+D\+E\+\_\+\+D\+CL}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+D\+A\+T\+A\+\_\+\+D\+CL}~.data
\item 
\#define {\bfseries E\+N\+D\+\_\+\+D\+A\+T\+A\+\_\+\+D\+CL}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+C\+O\+DE}~.text
\item 
\#define {\bfseries E\+N\+D\+\_\+\+C\+O\+DE}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+D\+A\+TA}~.data
\item 
\#define {\bfseries E\+N\+D\+\_\+\+D\+A\+TA}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+B\+SS}~.bss
\item 
\#define {\bfseries E\+N\+D\+\_\+\+B\+SS}
\item 
\#define {\bfseries E\+ND}
\item 
\#define {\bfseries P\+P\+C64\+\_\+\+N\+O\+P\+\_\+\+F\+O\+R\+\_\+\+L\+I\+N\+K\+E\+R\+\_\+\+T\+O\+C\+\_\+\+P\+O\+I\+N\+T\+E\+R\+\_\+\+R\+E\+S\+T\+O\+RE}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Address the Problems Caused by Incompatible Flavor of Assemblers and Toolsets. 

This include file attempts to address the problems caused by incompatible flavors of assemblers and toolsets. It primarily addresses variations in the use of leading underscores on symbols and the requirement that register names be preceded by a \%.

N\+O\+TE\+: The spacing in the use of these macros is critical to them working as advertised. 