

================================================================
== Synthesis Summary Report of 'finn_feeder_chiplet'
================================================================
+ General Information: 
    * Date:           Thu Jul 18 10:37:46 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        teste_hls
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------+------+------+-----------+-----------+-----------+-----------+-----------+----------+--------+---------+-----------+-----------+-----+
    |                      Modules                     | Issue|      |  Latency  |  Latency  | Iteration |           |    Trip   |          |        |         |           |           |     |
    |                      & Loops                     | Type | Slack|  (cycles) |    (ns)   |  Latency  |  Interval |   Count   | Pipelined|  BRAM  |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------------------------+------+------+-----------+-----------+-----------+-----------+-----------+----------+--------+---------+-----------+-----------+-----+
    |+ finn_feeder_chiplet                             |     -|  0.00|          -|          -|          -|          -|          -|        no|  8 (2%)|  11 (5%)|  1744 (1%)|  3217 (6%)|    -|
    | o VITIS_LOOP_25_1                                |     -|  9.50|          -|          -|  858993605|          -|          -|        no|       -|        -|          -|          -|    -|
    |  + finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2  |     -|  0.00|  858993462|  8.590e+09|          -|  858993462|          -|        no|       -|        -|   75 (~0%)|  134 (~0%)|    -|
    |   o VITIS_LOOP_32_2                              |     -|  9.50|  858993460|  8.590e+09|          3|          1|  858993459|       yes|       -|        -|          -|          -|    -|
    +--------------------------------------------------+------+------+-----------+-----------+-----------+-----------+-----------+----------+--------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 40 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+-----------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | predicted_index | 0x10   | 32    | R      | Data signal of predicted_index   |                                                                                    |
| s_axi_control | ext_mem_1       | 0x20   | 32    | W      | Data signal of ext_mem           |                                                                                    |
| s_axi_control | ext_mem_2       | 0x24   | 32    | W      | Data signal of ext_mem           |                                                                                    |
| s_axi_control | initial_address | 0x2c   | 32    | W      | Data signal of initial_address   |                                                                                    |
| s_axi_control | image_size      | 0x34   | 32    | W      | Data signal of image_size        |                                                                                    |
| s_axi_control | num_images      | 0x3c   | 32    | W      | Data signal of num_images        |                                                                                    |
| s_axi_control | done_irq_1      | 0x44   | 32    | W      | Data signal of done_irq          |                                                                                    |
| s_axi_control | done_irq_2      | 0x48   | 32    | W      | Data signal of done_irq          |                                                                                    |
+---------------+-----------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* AXIS
+------------+-----------+---------------+-------+--------+--------+
| Interface  | Direction | Register Mode | TDATA | TREADY | TVALID |
+------------+-----------+---------------+-------+--------+--------+
| in_stream  | in        | both          | 8     | 1      | 1      |
| out_stream | out       | both          | 40    | 1      | 1      |
+------------+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+------------------------------------------------------------+
| Argument        | Direction | Datatype                                                   |
+-----------------+-----------+------------------------------------------------------------+
| out_stream      | out       | stream<hls::axis<ap_uint<40>, 0, 0, 0, '\x00', false>, 0>& |
| in_stream       | in        | stream<hls::axis<ap_uint<8>, 0, 0, 0, '\x00', false>, 0>&  |
| predicted_index | out       | pointer                                                    |
| ext_mem         | inout     | pointer                                                    |
| initial_address | in        | unsigned int                                               |
| image_size      | in        | unsigned int                                               |
| num_images      | in        | unsigned int                                               |
| done_irq        | inout     | pointer                                                    |
+-----------------+-----------+------------------------------------------------------------+

* SW-to-HW Mapping
+-----------------+---------------+-----------+----------+-------------------------------------------+
| Argument        | HW Interface  | HW Type   | HW Usage | HW Info                                   |
+-----------------+---------------+-----------+----------+-------------------------------------------+
| out_stream      | out_stream    | interface |          |                                           |
| in_stream       | in_stream     | interface |          |                                           |
| predicted_index | s_axi_control | register  |          | name=predicted_index offset=0x10 range=32 |
| ext_mem         | m_axi_gmem    | interface |          |                                           |
| ext_mem         | s_axi_control | register  | offset   | name=ext_mem_1 offset=0x20 range=32       |
| ext_mem         | s_axi_control | register  | offset   | name=ext_mem_2 offset=0x24 range=32       |
| initial_address | s_axi_control | register  |          | name=initial_address offset=0x2c range=32 |
| image_size      | s_axi_control | register  |          | name=image_size offset=0x34 range=32      |
| num_images      | s_axi_control | register  |          | name=num_images offset=0x3c range=32      |
| done_irq        | m_axi_gmem    | interface |          |                                           |
| done_irq        | s_axi_control | register  | offset   | name=done_irq_1 offset=0x44 range=32      |
| done_irq        | s_axi_control | register  | offset   | name=done_irq_2 offset=0x48 range=32      |
+-----------------+---------------+-----------+----------+-------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+
| HW Interface | Direction | Length   | Width |
+--------------+-----------+----------+-------+
| m_axi_gmem   | read      | variable | 64    |
+--------------+-----------+----------+-------+

* All M_AXI Variable Accesses
+--------------+----------+-------------------------------------------+-----------+--------------+----------+-----------------+-------------------------------------------+------------+-----------------------------------------------------------+
| HW Interface | Variable | Access Location                           | Direction | Burst Status | Length   | Loop            | Loop Location                             | Resolution | Problem                                                   |
+--------------+----------+-------------------------------------------+-----------+--------------+----------+-----------------+-------------------------------------------+------------+-----------------------------------------------------------+
| m_axi_gmem   | done_irq | hls_sources/finn_feeder_chiplet.cpp:28:19 | write     | Fail         |          |                 |                                           | 214-227    | Volatile or Atomic access cannot be transformed           |
| m_axi_gmem   | ext_mem  | hls_sources/finn_feeder_chiplet.cpp:34:15 | read      | Widen Fail   |          |                 |                                           |            | i40 allocated space contains padding. This is unsupported |
| m_axi_gmem   | ext_mem  | hls_sources/finn_feeder_chiplet.cpp:34:15 | read      | Inferred     | variable | VITIS_LOOP_25_1 | hls_sources/finn_feeder_chiplet.cpp:25:22 |            |                                                           |
| m_axi_gmem   | done_irq | hls_sources/finn_feeder_chiplet.cpp:41:19 | write     | Fail         |          |                 |                                           | 214-227    | Volatile or Atomic access cannot be transformed           |
+--------------+----------+-------------------------------------------+-----------+--------------+----------+-----------------+-------------------------------------------+------------+-----------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                            | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + finn_feeder_chiplet                           | 11  |        |            |     |        |         |
|   mul_32ns_34ns_65_1_1_U6                       | 4   |        | mul2       | mul | auto   | 0       |
|   mul_32ns_34ns_65_1_1_U7                       | 4   |        | mul        | mul | auto   | 0       |
|   mul_30ns_32s_32_1_1_U5                        | 3   |        | mul_ln25   | mul | auto   | 0       |
|   add_ln25_fu_296_p2                            |     |        | add_ln25   | add | fabric | 0       |
|   add_ln25_1_fu_364_p2                          |     |        | add_ln25_1 | add | fabric | 0       |
|  + finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2 | 0   |        |            |     |        |         |
|    add_ln32_fu_112_p2                           |     |        | add_ln32   | add | fabric | 0       |
+-------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-----------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                  | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                       |           |           |      |      |        |          |      |         | Banks            |
+-----------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + finn_feeder_chiplet |           |           | 8    | 0    |        |          |      |         |                  |
|   control_s_axi_U     | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U        | interface | m_axi     | 8    |      |        |          |      |         |                  |
+-----------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------+--------------------------------------------------------------------------------+
| Type      | Options                        | Location                                                                       |
+-----------+--------------------------------+--------------------------------------------------------------------------------+
| interface | axis port=out_stream           | hls_sources/finn_feeder_chiplet.cpp:14 in finn_feeder_chiplet, out_stream      |
| interface | axis port=in_stream            | hls_sources/finn_feeder_chiplet.cpp:15 in finn_feeder_chiplet, in_stream       |
| interface | s_axilite port=predicted_index | hls_sources/finn_feeder_chiplet.cpp:16 in finn_feeder_chiplet, predicted_index |
| interface | s_axilite port=initial_address | hls_sources/finn_feeder_chiplet.cpp:17 in finn_feeder_chiplet, initial_address |
| interface | s_axilite port=image_size      | hls_sources/finn_feeder_chiplet.cpp:18 in finn_feeder_chiplet, image_size      |
| interface | s_axilite port=num_images      | hls_sources/finn_feeder_chiplet.cpp:19 in finn_feeder_chiplet, num_images      |
| interface | s_axilite port=return          | hls_sources/finn_feeder_chiplet.cpp:20 in finn_feeder_chiplet, return          |
| interface | mode=m_axi port=ext_mem        | hls_sources/finn_feeder_chiplet.cpp:21 in finn_feeder_chiplet, ext_mem         |
| pipeline  | II=1                           | hls_sources/finn_feeder_chiplet.cpp:33 in finn_feeder_chiplet                  |
+-----------+--------------------------------+--------------------------------------------------------------------------------+


