INFO: [VRFC 10-163] Analyzing VHDL file "/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs/sources_1/ip/reg_ctrl/sim/reg_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_ctrl'
