{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666389549102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666389549115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 16:59:08 2022 " "Processing started: Fri Oct 21 16:59:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666389549115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666389549115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BinaryToNine -c BinaryToNine " "Command: quartus_map --read_settings_files=on --write_settings_files=off BinaryToNine -c BinaryToNine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666389549115 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666389550053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666389550054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytonine.v 1 1 " "Found 1 design units, including 1 entities, in source file binarytonine.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToNine " "Found entity 1: BinaryToNine" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389562000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666389562000 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BinaryToNine " "Elaborating entity \"BinaryToNine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666389562113 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "BinaryToNine.v(7) " "Verilog HDL Case Statement warning at BinaryToNine.v(7): incomplete case statement has no default case item" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666389562116 "|BinaryToNine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666389562118 "|BinaryToNine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666389562118 "|BinaryToNine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666389562118 "|BinaryToNine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666389562118 "|BinaryToNine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666389562121 "|BinaryToNine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666389562121 "|BinaryToNine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666389562121 "|BinaryToNine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g BinaryToNine.v(6) " "Inferred latch for \"g\" at BinaryToNine.v(6)" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666389562122 "|BinaryToNine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f BinaryToNine.v(6) " "Inferred latch for \"f\" at BinaryToNine.v(6)" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666389562122 "|BinaryToNine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e BinaryToNine.v(6) " "Inferred latch for \"e\" at BinaryToNine.v(6)" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666389562123 "|BinaryToNine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d BinaryToNine.v(6) " "Inferred latch for \"d\" at BinaryToNine.v(6)" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666389562124 "|BinaryToNine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c BinaryToNine.v(6) " "Inferred latch for \"c\" at BinaryToNine.v(6)" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666389562124 "|BinaryToNine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b BinaryToNine.v(6) " "Inferred latch for \"b\" at BinaryToNine.v(6)" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666389562125 "|BinaryToNine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a BinaryToNine.v(6) " "Inferred latch for \"a\" at BinaryToNine.v(6)" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666389562125 "|BinaryToNine"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a\$latch " "Latch a\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w2 " "Ports D and ENA on the latch are fed by the same signal w2" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666389563215 ""}  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666389563215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b\$latch " "Latch b\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w2 " "Ports D and ENA on the latch are fed by the same signal w2" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666389563216 ""}  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666389563216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c\$latch " "Latch c\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w0 " "Ports D and ENA on the latch are fed by the same signal w0" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666389563216 ""}  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666389563216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d\$latch " "Latch d\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w2 " "Ports D and ENA on the latch are fed by the same signal w2" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666389563216 ""}  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666389563216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e\$latch " "Latch e\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w2 " "Ports D and ENA on the latch are fed by the same signal w2" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666389563216 ""}  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666389563216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "f\$latch " "Latch f\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w2 " "Ports D and ENA on the latch are fed by the same signal w2" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666389563219 ""}  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666389563219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "g\$latch " "Latch g\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w2 " "Ports D and ENA on the latch are fed by the same signal w2" {  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666389563221 ""}  } { { "BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666389563221 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666389563426 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666389564858 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389564858 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666389565375 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666389565375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666389565375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666389565375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666389565664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 16:59:25 2022 " "Processing ended: Fri Oct 21 16:59:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666389565664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666389565664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666389565664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666389565664 ""}
