srcscan starts
INFO: analyzing module alu (VERI-9002)
INFO: analyzing module bridge_1x2 (VERI-9002)
INFO: analyzing module confreg (VERI-9002)
INFO: analyzing module mycpu_top (VERI-9002)
C:/Users/16640/AppData/Local/Temp/VivadoEditorAssist3241806909593000655.tmp(140): INFO: undeclared symbol inst_sram_we, assumed default net type wire (VERI-9004)
C:/Users/16640/AppData/Local/Temp/VivadoEditorAssist3241806909593000655.tmp(182): INFO: undeclared symbol inst_b, assumed default net type wire (VERI-9004)
INFO: analyzing module regfile (VERI-9002)
INFO: analyzing module decoder_2_4 (VERI-9002)
INFO: analyzing module decoder_4_16 (VERI-9002)
INFO: analyzing module decoder_5_32 (VERI-9002)
INFO: analyzing module decoder_6_64 (VERI-9002)
INFO: analyzing module soc_lite_top (VERI-9002)
D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v(87): INFO: undeclared symbol btn_key_row, assumed default net type wire (VERI-9004)
D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v(88): INFO: undeclared symbol btn_step, assumed default net type wire (VERI-9004)
INFO: analyzing module regfile (VERI-9002)
D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/myCPU/regfile.v(1): WARNING: overwriting previous definition of module 'regfile' (VERI-1206)
INFO: analyzing module decoder_2_4 (VERI-9002)
D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/myCPU/tools.v(1): WARNING: overwriting previous definition of module 'decoder_2_4' (VERI-1206)
INFO: analyzing module decoder_4_16 (VERI-9002)
D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/myCPU/tools.v(14): WARNING: overwriting previous definition of module 'decoder_4_16' (VERI-1206)
INFO: analyzing module decoder_5_32 (VERI-9002)
D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/myCPU/tools.v(27): WARNING: overwriting previous definition of module 'decoder_5_32' (VERI-1206)
INFO: analyzing module decoder_6_64 (VERI-9002)
D:/VivadoCode/CPU_CDE2/mycpu_verify/rtl/myCPU/tools.v(40): WARNING: overwriting previous definition of module 'decoder_6_64' (VERI-1206)
INFO: analyzing module mycpu_top (VERI-9002)
C:/Users/16640/AppData/Local/Temp/VivadoEditorAssist3083248725743714990.tmp(140): INFO: undeclared symbol inst_sram_we, assumed default net type wire (VERI-9004)
C:/Users/16640/AppData/Local/Temp/VivadoEditorAssist3083248725743714990.tmp(182): INFO: undeclared symbol inst_b, assumed default net type wire (VERI-9004)
C:/Users/16640/AppData/Local/Temp/VivadoEditorAssist3083248725743714990.tmp(1): WARNING: overwriting previous definition of module 'mycpu_top' (VERI-1206)
srcscan exits with return value 0
