
16_sendingcomplexdataqueues.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f08  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  080060d8  080060d8  000070d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080061c0  080061c0  0000806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080061c0  080061c0  000071c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080061c8  080061c8  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080061c8  080061c8  000071c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080061cc  080061cc  000071cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080061d0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b5c  2000006c  0800623c  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004bc8  0800623c  00008bc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001719c  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034c4  00000000  00000000  0001f238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001500  00000000  00000000  00022700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000104b  00000000  00000000  00023c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004b2f  00000000  00000000  00024c4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001759c  00000000  00000000  0002977a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd165  00000000  00000000  00040d16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011de7b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006008  00000000  00000000  0011dec0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00123ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080060c0 	.word	0x080060c0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	080060c0 	.word	0x080060c0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <main>:

TaskHandle_t hum_task_handle, press_task_handle, reciever_handle;
QueueHandle_t xQueue;

int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af02      	add	r7, sp, #8

  HAL_Init();
 80005e2:	f000 fb61 	bl	8000ca8 <HAL_Init>
  SystemClock_Config();
 80005e6:	f000 f8ad 	bl	8000744 <SystemClock_Config>
  MX_GPIO_Init();
 80005ea:	f000 f943 	bl	8000874 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005ee:	f000 f917 	bl	8000820 <MX_USART2_UART_Init>

  xQueue = xQueueCreate(3, 2);
 80005f2:	2200      	movs	r2, #0
 80005f4:	2102      	movs	r1, #2
 80005f6:	2003      	movs	r0, #3
 80005f8:	f002 fb67 	bl	8002cca <xQueueGenericCreate>
 80005fc:	4603      	mov	r3, r0
 80005fe:	4a12      	ldr	r2, [pc, #72]	@ (8000648 <main+0x6c>)
 8000600:	6013      	str	r3, [r2, #0]

  // Create a receiver task with a priority of 1
  xTaskCreate(ReceiverTask,
 8000602:	4b12      	ldr	r3, [pc, #72]	@ (800064c <main+0x70>)
 8000604:	9301      	str	r3, [sp, #4]
 8000606:	2301      	movs	r3, #1
 8000608:	9300      	str	r3, [sp, #0]
 800060a:	2300      	movs	r3, #0
 800060c:	2264      	movs	r2, #100	@ 0x64
 800060e:	4910      	ldr	r1, [pc, #64]	@ (8000650 <main+0x74>)
 8000610:	4810      	ldr	r0, [pc, #64]	@ (8000654 <main+0x78>)
 8000612:	f003 f809 	bl	8003628 <xTaskCreate>
			  NULL,
			  1,
			  &reciever_handle);

  // Create a task to send humidity data with a priority of 2
  xTaskCreate(SenderTask,
 8000616:	4b10      	ldr	r3, [pc, #64]	@ (8000658 <main+0x7c>)
 8000618:	9301      	str	r3, [sp, #4]
 800061a:	2302      	movs	r3, #2
 800061c:	9300      	str	r3, [sp, #0]
 800061e:	4b0f      	ldr	r3, [pc, #60]	@ (800065c <main+0x80>)
 8000620:	2264      	movs	r2, #100	@ 0x64
 8000622:	490f      	ldr	r1, [pc, #60]	@ (8000660 <main+0x84>)
 8000624:	480f      	ldr	r0, [pc, #60]	@ (8000664 <main+0x88>)
 8000626:	f002 ffff 	bl	8003628 <xTaskCreate>
			  (void *) &(xStructsToSend[0]), // cast struct address into void *Parameters
			  2,
			  &hum_task_handle);

  // Create a task to send humidity data with a priority of 2
  xTaskCreate(SenderTask,
 800062a:	4b0f      	ldr	r3, [pc, #60]	@ (8000668 <main+0x8c>)
 800062c:	9301      	str	r3, [sp, #4]
 800062e:	2302      	movs	r3, #2
 8000630:	9300      	str	r3, [sp, #0]
 8000632:	4b0e      	ldr	r3, [pc, #56]	@ (800066c <main+0x90>)
 8000634:	2264      	movs	r2, #100	@ 0x64
 8000636:	490e      	ldr	r1, [pc, #56]	@ (8000670 <main+0x94>)
 8000638:	480a      	ldr	r0, [pc, #40]	@ (8000664 <main+0x88>)
 800063a:	f002 fff5 	bl	8003628 <xTaskCreate>
			  100,
			  (void *) &(xStructsToSend[1]),
			  2,
			  &press_task_handle);

  vTaskStartScheduler();
 800063e:	f003 f939 	bl	80038b4 <vTaskStartScheduler>

  while (1) {}
 8000642:	bf00      	nop
 8000644:	e7fd      	b.n	8000642 <main+0x66>
 8000646:	bf00      	nop
 8000648:	200000dc 	.word	0x200000dc
 800064c:	200000d8 	.word	0x200000d8
 8000650:	080060d8 	.word	0x080060d8
 8000654:	080006b1 	.word	0x080006b1
 8000658:	200000d0 	.word	0x200000d0
 800065c:	08006170 	.word	0x08006170
 8000660:	080060e8 	.word	0x080060e8
 8000664:	08000675 	.word	0x08000675
 8000668:	200000d4 	.word	0x200000d4
 800066c:	08006172 	.word	0x08006172
 8000670:	08006100 	.word	0x08006100

08000674 <SenderTask>:

}

void SenderTask(void *pvParameters)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b086      	sub	sp, #24
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
	BaseType_t qStatus;

	// Enter the blocked state for 200ms for space to become available in the queue each time the queue is full
	const TickType_t wait_time = pdMS_TO_TICKS(200);
 800067c:	23c8      	movs	r3, #200	@ 0xc8
 800067e:	613b      	str	r3, [r7, #16]

	while(1)
	{
		qStatus = xQueueSend(xQueue, pvParameters, wait_time);
 8000680:	4b09      	ldr	r3, [pc, #36]	@ (80006a8 <SenderTask+0x34>)
 8000682:	6818      	ldr	r0, [r3, #0]
 8000684:	2300      	movs	r3, #0
 8000686:	693a      	ldr	r2, [r7, #16]
 8000688:	6879      	ldr	r1, [r7, #4]
 800068a:	f002 fb7d 	bl	8002d88 <xQueueGenericSend>
 800068e:	60f8      	str	r0, [r7, #12]
		if (qStatus != pdPASS)
		{
			// Do something ..
		}
		for (int i = 0; i < 100000; i++) {}
 8000690:	2300      	movs	r3, #0
 8000692:	617b      	str	r3, [r7, #20]
 8000694:	e002      	b.n	800069c <SenderTask+0x28>
 8000696:	697b      	ldr	r3, [r7, #20]
 8000698:	3301      	adds	r3, #1
 800069a:	617b      	str	r3, [r7, #20]
 800069c:	697b      	ldr	r3, [r7, #20]
 800069e:	4a03      	ldr	r2, [pc, #12]	@ (80006ac <SenderTask+0x38>)
 80006a0:	4293      	cmp	r3, r2
 80006a2:	ddf8      	ble.n	8000696 <SenderTask+0x22>
		qStatus = xQueueSend(xQueue, pvParameters, wait_time);
 80006a4:	e7ec      	b.n	8000680 <SenderTask+0xc>
 80006a6:	bf00      	nop
 80006a8:	200000dc 	.word	0x200000dc
 80006ac:	0001869f 	.word	0x0001869f

080006b0 <ReceiverTask>:
	}

}

void ReceiverTask(void *pvParameters)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
	Data_t xReceivedStructure; // to hold received structure
	BaseType_t qStatus;

	while(1)
	{
		qStatus = xQueueReceive(xQueue, &xReceivedStructure, 0);
 80006b8:	4b0d      	ldr	r3, [pc, #52]	@ (80006f0 <ReceiverTask+0x40>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	f107 0108 	add.w	r1, r7, #8
 80006c0:	2200      	movs	r2, #0
 80006c2:	4618      	mov	r0, r3
 80006c4:	f002 fd00 	bl	80030c8 <xQueueReceive>
 80006c8:	60f8      	str	r0, [r7, #12]
		if (qStatus == pdPASS)
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d1f3      	bne.n	80006b8 <ReceiverTask+0x8>
		{
			if (xReceivedStructure.sDataSource == humidity_sensor)
 80006d0:	7a7b      	ldrb	r3, [r7, #9]
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d105      	bne.n	80006e2 <ReceiverTask+0x32>
			{
				printf("Humidity sensor value = %d \n\r", xReceivedStructure.ucValue);
 80006d6:	7a3b      	ldrb	r3, [r7, #8]
 80006d8:	4619      	mov	r1, r3
 80006da:	4806      	ldr	r0, [pc, #24]	@ (80006f4 <ReceiverTask+0x44>)
 80006dc:	f004 fe76 	bl	80053cc <iprintf>
 80006e0:	e7ea      	b.n	80006b8 <ReceiverTask+0x8>
			}
			else
			{
				printf("Pressure sensor value = %d \n\r", xReceivedStructure.ucValue);
 80006e2:	7a3b      	ldrb	r3, [r7, #8]
 80006e4:	4619      	mov	r1, r3
 80006e6:	4804      	ldr	r0, [pc, #16]	@ (80006f8 <ReceiverTask+0x48>)
 80006e8:	f004 fe70 	bl	80053cc <iprintf>
		qStatus = xQueueReceive(xQueue, &xReceivedStructure, 0);
 80006ec:	e7e4      	b.n	80006b8 <ReceiverTask+0x8>
 80006ee:	bf00      	nop
 80006f0:	200000dc 	.word	0x200000dc
 80006f4:	08006118 	.word	0x08006118
 80006f8:	08006138 	.word	0x08006138

080006fc <uart2_write>:


// UNIVERSAL STUFF ------------------------------------------------------------------------------------------>

int uart2_write(int ch)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
	while(!(USART2->SR & 0x0080)) {}
 8000704:	bf00      	nop
 8000706:	4b08      	ldr	r3, [pc, #32]	@ (8000728 <uart2_write+0x2c>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800070e:	2b00      	cmp	r3, #0
 8000710:	d0f9      	beq.n	8000706 <uart2_write+0xa>
	USART2->DR = (ch & 0xFF);
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	4a04      	ldr	r2, [pc, #16]	@ (8000728 <uart2_write+0x2c>)
 8000716:	b2db      	uxtb	r3, r3
 8000718:	6053      	str	r3, [r2, #4]

	return ch;
 800071a:	687b      	ldr	r3, [r7, #4]
}
 800071c:	4618      	mov	r0, r3
 800071e:	370c      	adds	r7, #12
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr
 8000728:	40004400 	.word	0x40004400

0800072c <__io_putchar>:

int __io_putchar(int ch)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
//	HAL_UART_Transmit(&huart2, (uint8_t *) &ch, 1, 0xFFFF);
	uart2_write(ch); // other object
 8000734:	6878      	ldr	r0, [r7, #4]
 8000736:	f7ff ffe1 	bl	80006fc <uart2_write>
	return ch;
 800073a:	687b      	ldr	r3, [r7, #4]
}
 800073c:	4618      	mov	r0, r3
 800073e:	3708      	adds	r7, #8
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}

08000744 <SystemClock_Config>:


void SystemClock_Config(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b094      	sub	sp, #80	@ 0x50
 8000748:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800074a:	f107 031c 	add.w	r3, r7, #28
 800074e:	2234      	movs	r2, #52	@ 0x34
 8000750:	2100      	movs	r1, #0
 8000752:	4618      	mov	r0, r3
 8000754:	f004 fe8f 	bl	8005476 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000758:	f107 0308 	add.w	r3, r7, #8
 800075c:	2200      	movs	r2, #0
 800075e:	601a      	str	r2, [r3, #0]
 8000760:	605a      	str	r2, [r3, #4]
 8000762:	609a      	str	r2, [r3, #8]
 8000764:	60da      	str	r2, [r3, #12]
 8000766:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000768:	2300      	movs	r3, #0
 800076a:	607b      	str	r3, [r7, #4]
 800076c:	4b2a      	ldr	r3, [pc, #168]	@ (8000818 <SystemClock_Config+0xd4>)
 800076e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000770:	4a29      	ldr	r2, [pc, #164]	@ (8000818 <SystemClock_Config+0xd4>)
 8000772:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000776:	6413      	str	r3, [r2, #64]	@ 0x40
 8000778:	4b27      	ldr	r3, [pc, #156]	@ (8000818 <SystemClock_Config+0xd4>)
 800077a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800077c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000780:	607b      	str	r3, [r7, #4]
 8000782:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000784:	2300      	movs	r3, #0
 8000786:	603b      	str	r3, [r7, #0]
 8000788:	4b24      	ldr	r3, [pc, #144]	@ (800081c <SystemClock_Config+0xd8>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000790:	4a22      	ldr	r2, [pc, #136]	@ (800081c <SystemClock_Config+0xd8>)
 8000792:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000796:	6013      	str	r3, [r2, #0]
 8000798:	4b20      	ldr	r3, [pc, #128]	@ (800081c <SystemClock_Config+0xd8>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007a0:	603b      	str	r3, [r7, #0]
 80007a2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007a4:	2302      	movs	r3, #2
 80007a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007a8:	2301      	movs	r3, #1
 80007aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007ac:	2310      	movs	r3, #16
 80007ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007b0:	2302      	movs	r3, #2
 80007b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007b4:	2300      	movs	r3, #0
 80007b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80007b8:	2310      	movs	r3, #16
 80007ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80007bc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80007c0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80007c2:	2304      	movs	r3, #4
 80007c4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007c6:	2302      	movs	r3, #2
 80007c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007ca:	2302      	movs	r3, #2
 80007cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ce:	f107 031c 	add.w	r3, r7, #28
 80007d2:	4618      	mov	r0, r3
 80007d4:	f001 f89c 	bl	8001910 <HAL_RCC_OscConfig>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80007de:	f000 f875 	bl	80008cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007e2:	230f      	movs	r3, #15
 80007e4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007e6:	2302      	movs	r3, #2
 80007e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ea:	2300      	movs	r3, #0
 80007ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007f4:	2300      	movs	r3, #0
 80007f6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007f8:	f107 0308 	add.w	r3, r7, #8
 80007fc:	2102      	movs	r1, #2
 80007fe:	4618      	mov	r0, r3
 8000800:	f000 fd0a 	bl	8001218 <HAL_RCC_ClockConfig>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800080a:	f000 f85f 	bl	80008cc <Error_Handler>
  }
}
 800080e:	bf00      	nop
 8000810:	3750      	adds	r7, #80	@ 0x50
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	40023800 	.word	0x40023800
 800081c:	40007000 	.word	0x40007000

08000820 <MX_USART2_UART_Init>:


static void MX_USART2_UART_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000824:	4b11      	ldr	r3, [pc, #68]	@ (800086c <MX_USART2_UART_Init+0x4c>)
 8000826:	4a12      	ldr	r2, [pc, #72]	@ (8000870 <MX_USART2_UART_Init+0x50>)
 8000828:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800082a:	4b10      	ldr	r3, [pc, #64]	@ (800086c <MX_USART2_UART_Init+0x4c>)
 800082c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000830:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000832:	4b0e      	ldr	r3, [pc, #56]	@ (800086c <MX_USART2_UART_Init+0x4c>)
 8000834:	2200      	movs	r2, #0
 8000836:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000838:	4b0c      	ldr	r3, [pc, #48]	@ (800086c <MX_USART2_UART_Init+0x4c>)
 800083a:	2200      	movs	r2, #0
 800083c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800083e:	4b0b      	ldr	r3, [pc, #44]	@ (800086c <MX_USART2_UART_Init+0x4c>)
 8000840:	2200      	movs	r2, #0
 8000842:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000844:	4b09      	ldr	r3, [pc, #36]	@ (800086c <MX_USART2_UART_Init+0x4c>)
 8000846:	220c      	movs	r2, #12
 8000848:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800084a:	4b08      	ldr	r3, [pc, #32]	@ (800086c <MX_USART2_UART_Init+0x4c>)
 800084c:	2200      	movs	r2, #0
 800084e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000850:	4b06      	ldr	r3, [pc, #24]	@ (800086c <MX_USART2_UART_Init+0x4c>)
 8000852:	2200      	movs	r2, #0
 8000854:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000856:	4805      	ldr	r0, [pc, #20]	@ (800086c <MX_USART2_UART_Init+0x4c>)
 8000858:	f001 fd94 	bl	8002384 <HAL_UART_Init>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000862:	f000 f833 	bl	80008cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	20000088 	.word	0x20000088
 8000870:	40004400 	.word	0x40004400

08000874 <MX_GPIO_Init>:


static void MX_GPIO_Init(void)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	607b      	str	r3, [r7, #4]
 800087e:	4b09      	ldr	r3, [pc, #36]	@ (80008a4 <MX_GPIO_Init+0x30>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	4a08      	ldr	r2, [pc, #32]	@ (80008a4 <MX_GPIO_Init+0x30>)
 8000884:	f043 0301 	orr.w	r3, r3, #1
 8000888:	6313      	str	r3, [r2, #48]	@ 0x30
 800088a:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <MX_GPIO_Init+0x30>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	f003 0301 	and.w	r3, r3, #1
 8000892:	607b      	str	r3, [r7, #4]
 8000894:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000896:	bf00      	nop
 8000898:	370c      	adds	r7, #12
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	40023800 	.word	0x40023800

080008a8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a04      	ldr	r2, [pc, #16]	@ (80008c8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d101      	bne.n	80008be <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80008ba:	f000 fa17 	bl	8000cec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008be:	bf00      	nop
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40010000 	.word	0x40010000

080008cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008d0:	b672      	cpsid	i
}
 80008d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <Error_Handler+0x8>

080008d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008de:	2300      	movs	r3, #0
 80008e0:	607b      	str	r3, [r7, #4]
 80008e2:	4b10      	ldr	r3, [pc, #64]	@ (8000924 <HAL_MspInit+0x4c>)
 80008e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000924 <HAL_MspInit+0x4c>)
 80008e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80008ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000924 <HAL_MspInit+0x4c>)
 80008f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008f6:	607b      	str	r3, [r7, #4]
 80008f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008fa:	2300      	movs	r3, #0
 80008fc:	603b      	str	r3, [r7, #0]
 80008fe:	4b09      	ldr	r3, [pc, #36]	@ (8000924 <HAL_MspInit+0x4c>)
 8000900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000902:	4a08      	ldr	r2, [pc, #32]	@ (8000924 <HAL_MspInit+0x4c>)
 8000904:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000908:	6413      	str	r3, [r2, #64]	@ 0x40
 800090a:	4b06      	ldr	r3, [pc, #24]	@ (8000924 <HAL_MspInit+0x4c>)
 800090c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800090e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000912:	603b      	str	r3, [r7, #0]
 8000914:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000916:	bf00      	nop
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	40023800 	.word	0x40023800

08000928 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b08a      	sub	sp, #40	@ 0x28
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000930:	f107 0314 	add.w	r3, r7, #20
 8000934:	2200      	movs	r2, #0
 8000936:	601a      	str	r2, [r3, #0]
 8000938:	605a      	str	r2, [r3, #4]
 800093a:	609a      	str	r2, [r3, #8]
 800093c:	60da      	str	r2, [r3, #12]
 800093e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a19      	ldr	r2, [pc, #100]	@ (80009ac <HAL_UART_MspInit+0x84>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d12b      	bne.n	80009a2 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800094a:	2300      	movs	r3, #0
 800094c:	613b      	str	r3, [r7, #16]
 800094e:	4b18      	ldr	r3, [pc, #96]	@ (80009b0 <HAL_UART_MspInit+0x88>)
 8000950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000952:	4a17      	ldr	r2, [pc, #92]	@ (80009b0 <HAL_UART_MspInit+0x88>)
 8000954:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000958:	6413      	str	r3, [r2, #64]	@ 0x40
 800095a:	4b15      	ldr	r3, [pc, #84]	@ (80009b0 <HAL_UART_MspInit+0x88>)
 800095c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800095e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000962:	613b      	str	r3, [r7, #16]
 8000964:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000966:	2300      	movs	r3, #0
 8000968:	60fb      	str	r3, [r7, #12]
 800096a:	4b11      	ldr	r3, [pc, #68]	@ (80009b0 <HAL_UART_MspInit+0x88>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096e:	4a10      	ldr	r2, [pc, #64]	@ (80009b0 <HAL_UART_MspInit+0x88>)
 8000970:	f043 0301 	orr.w	r3, r3, #1
 8000974:	6313      	str	r3, [r2, #48]	@ 0x30
 8000976:	4b0e      	ldr	r3, [pc, #56]	@ (80009b0 <HAL_UART_MspInit+0x88>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097a:	f003 0301 	and.w	r3, r3, #1
 800097e:	60fb      	str	r3, [r7, #12]
 8000980:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000982:	230c      	movs	r3, #12
 8000984:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000986:	2302      	movs	r3, #2
 8000988:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098a:	2300      	movs	r3, #0
 800098c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800098e:	2303      	movs	r3, #3
 8000990:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000992:	2307      	movs	r3, #7
 8000994:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000996:	f107 0314 	add.w	r3, r7, #20
 800099a:	4619      	mov	r1, r3
 800099c:	4805      	ldr	r0, [pc, #20]	@ (80009b4 <HAL_UART_MspInit+0x8c>)
 800099e:	f000 faa7 	bl	8000ef0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80009a2:	bf00      	nop
 80009a4:	3728      	adds	r7, #40	@ 0x28
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	40004400 	.word	0x40004400
 80009b0:	40023800 	.word	0x40023800
 80009b4:	40020000 	.word	0x40020000

080009b8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b08c      	sub	sp, #48	@ 0x30
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80009c0:	2300      	movs	r3, #0
 80009c2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80009c4:	2300      	movs	r3, #0
 80009c6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80009c8:	2300      	movs	r3, #0
 80009ca:	60bb      	str	r3, [r7, #8]
 80009cc:	4b2e      	ldr	r3, [pc, #184]	@ (8000a88 <HAL_InitTick+0xd0>)
 80009ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009d0:	4a2d      	ldr	r2, [pc, #180]	@ (8000a88 <HAL_InitTick+0xd0>)
 80009d2:	f043 0301 	orr.w	r3, r3, #1
 80009d6:	6453      	str	r3, [r2, #68]	@ 0x44
 80009d8:	4b2b      	ldr	r3, [pc, #172]	@ (8000a88 <HAL_InitTick+0xd0>)
 80009da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009dc:	f003 0301 	and.w	r3, r3, #1
 80009e0:	60bb      	str	r3, [r7, #8]
 80009e2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009e4:	f107 020c 	add.w	r2, r7, #12
 80009e8:	f107 0310 	add.w	r3, r7, #16
 80009ec:	4611      	mov	r1, r2
 80009ee:	4618      	mov	r0, r3
 80009f0:	f000 fd2c 	bl	800144c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80009f4:	f000 fd16 	bl	8001424 <HAL_RCC_GetPCLK2Freq>
 80009f8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009fc:	4a23      	ldr	r2, [pc, #140]	@ (8000a8c <HAL_InitTick+0xd4>)
 80009fe:	fba2 2303 	umull	r2, r3, r2, r3
 8000a02:	0c9b      	lsrs	r3, r3, #18
 8000a04:	3b01      	subs	r3, #1
 8000a06:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000a08:	4b21      	ldr	r3, [pc, #132]	@ (8000a90 <HAL_InitTick+0xd8>)
 8000a0a:	4a22      	ldr	r2, [pc, #136]	@ (8000a94 <HAL_InitTick+0xdc>)
 8000a0c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000a0e:	4b20      	ldr	r3, [pc, #128]	@ (8000a90 <HAL_InitTick+0xd8>)
 8000a10:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a14:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000a16:	4a1e      	ldr	r2, [pc, #120]	@ (8000a90 <HAL_InitTick+0xd8>)
 8000a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a1a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000a1c:	4b1c      	ldr	r3, [pc, #112]	@ (8000a90 <HAL_InitTick+0xd8>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a22:	4b1b      	ldr	r3, [pc, #108]	@ (8000a90 <HAL_InitTick+0xd8>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a28:	4b19      	ldr	r3, [pc, #100]	@ (8000a90 <HAL_InitTick+0xd8>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000a2e:	4818      	ldr	r0, [pc, #96]	@ (8000a90 <HAL_InitTick+0xd8>)
 8000a30:	f001 fa0c 	bl	8001e4c <HAL_TIM_Base_Init>
 8000a34:	4603      	mov	r3, r0
 8000a36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000a3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d11b      	bne.n	8000a7a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000a42:	4813      	ldr	r0, [pc, #76]	@ (8000a90 <HAL_InitTick+0xd8>)
 8000a44:	f001 fa5c 	bl	8001f00 <HAL_TIM_Base_Start_IT>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000a4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d111      	bne.n	8000a7a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a56:	2019      	movs	r0, #25
 8000a58:	f000 fa3c 	bl	8000ed4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	2b0f      	cmp	r3, #15
 8000a60:	d808      	bhi.n	8000a74 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000a62:	2200      	movs	r2, #0
 8000a64:	6879      	ldr	r1, [r7, #4]
 8000a66:	2019      	movs	r0, #25
 8000a68:	f000 fa18 	bl	8000e9c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a6c:	4a0a      	ldr	r2, [pc, #40]	@ (8000a98 <HAL_InitTick+0xe0>)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	6013      	str	r3, [r2, #0]
 8000a72:	e002      	b.n	8000a7a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000a74:	2301      	movs	r3, #1
 8000a76:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000a7a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	3730      	adds	r7, #48	@ 0x30
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	40023800 	.word	0x40023800
 8000a8c:	431bde83 	.word	0x431bde83
 8000a90:	200000e0 	.word	0x200000e0
 8000a94:	40010000 	.word	0x40010000
 8000a98:	20000004 	.word	0x20000004

08000a9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <NMI_Handler+0x4>

08000aa4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <HardFault_Handler+0x4>

08000aac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ab0:	bf00      	nop
 8000ab2:	e7fd      	b.n	8000ab0 <MemManage_Handler+0x4>

08000ab4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ab8:	bf00      	nop
 8000aba:	e7fd      	b.n	8000ab8 <BusFault_Handler+0x4>

08000abc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac0:	bf00      	nop
 8000ac2:	e7fd      	b.n	8000ac0 <UsageFault_Handler+0x4>

08000ac4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ac8:	bf00      	nop
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
	...

08000ad4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ad8:	4802      	ldr	r0, [pc, #8]	@ (8000ae4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000ada:	f001 fa81 	bl	8001fe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	200000e0 	.word	0x200000e0

08000ae8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b086      	sub	sp, #24
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	60f8      	str	r0, [r7, #12]
 8000af0:	60b9      	str	r1, [r7, #8]
 8000af2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000af4:	2300      	movs	r3, #0
 8000af6:	617b      	str	r3, [r7, #20]
 8000af8:	e00a      	b.n	8000b10 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000afa:	f3af 8000 	nop.w
 8000afe:	4601      	mov	r1, r0
 8000b00:	68bb      	ldr	r3, [r7, #8]
 8000b02:	1c5a      	adds	r2, r3, #1
 8000b04:	60ba      	str	r2, [r7, #8]
 8000b06:	b2ca      	uxtb	r2, r1
 8000b08:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	617b      	str	r3, [r7, #20]
 8000b10:	697a      	ldr	r2, [r7, #20]
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	429a      	cmp	r2, r3
 8000b16:	dbf0      	blt.n	8000afa <_read+0x12>
  }

  return len;
 8000b18:	687b      	ldr	r3, [r7, #4]
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3718      	adds	r7, #24
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}

08000b22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b22:	b580      	push	{r7, lr}
 8000b24:	b086      	sub	sp, #24
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	60f8      	str	r0, [r7, #12]
 8000b2a:	60b9      	str	r1, [r7, #8]
 8000b2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b2e:	2300      	movs	r3, #0
 8000b30:	617b      	str	r3, [r7, #20]
 8000b32:	e009      	b.n	8000b48 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b34:	68bb      	ldr	r3, [r7, #8]
 8000b36:	1c5a      	adds	r2, r3, #1
 8000b38:	60ba      	str	r2, [r7, #8]
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff fdf5 	bl	800072c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	3301      	adds	r3, #1
 8000b46:	617b      	str	r3, [r7, #20]
 8000b48:	697a      	ldr	r2, [r7, #20]
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	dbf1      	blt.n	8000b34 <_write+0x12>
  }
  return len;
 8000b50:	687b      	ldr	r3, [r7, #4]
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3718      	adds	r7, #24
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}

08000b5a <_close>:

int _close(int file)
{
 8000b5a:	b480      	push	{r7}
 8000b5c:	b083      	sub	sp, #12
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	370c      	adds	r7, #12
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr

08000b72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b72:	b480      	push	{r7}
 8000b74:	b083      	sub	sp, #12
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	6078      	str	r0, [r7, #4]
 8000b7a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b82:	605a      	str	r2, [r3, #4]
  return 0;
 8000b84:	2300      	movs	r3, #0
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	370c      	adds	r7, #12
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr

08000b92 <_isatty>:

int _isatty(int file)
{
 8000b92:	b480      	push	{r7}
 8000b94:	b083      	sub	sp, #12
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b9a:	2301      	movs	r3, #1
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	370c      	adds	r7, #12
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr

08000ba8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b085      	sub	sp, #20
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bb4:	2300      	movs	r3, #0
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3714      	adds	r7, #20
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
	...

08000bc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bcc:	4a14      	ldr	r2, [pc, #80]	@ (8000c20 <_sbrk+0x5c>)
 8000bce:	4b15      	ldr	r3, [pc, #84]	@ (8000c24 <_sbrk+0x60>)
 8000bd0:	1ad3      	subs	r3, r2, r3
 8000bd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bd8:	4b13      	ldr	r3, [pc, #76]	@ (8000c28 <_sbrk+0x64>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d102      	bne.n	8000be6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000be0:	4b11      	ldr	r3, [pc, #68]	@ (8000c28 <_sbrk+0x64>)
 8000be2:	4a12      	ldr	r2, [pc, #72]	@ (8000c2c <_sbrk+0x68>)
 8000be4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000be6:	4b10      	ldr	r3, [pc, #64]	@ (8000c28 <_sbrk+0x64>)
 8000be8:	681a      	ldr	r2, [r3, #0]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	4413      	add	r3, r2
 8000bee:	693a      	ldr	r2, [r7, #16]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d207      	bcs.n	8000c04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bf4:	f004 fc8e 	bl	8005514 <__errno>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	220c      	movs	r2, #12
 8000bfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000c02:	e009      	b.n	8000c18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c04:	4b08      	ldr	r3, [pc, #32]	@ (8000c28 <_sbrk+0x64>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c0a:	4b07      	ldr	r3, [pc, #28]	@ (8000c28 <_sbrk+0x64>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4413      	add	r3, r2
 8000c12:	4a05      	ldr	r2, [pc, #20]	@ (8000c28 <_sbrk+0x64>)
 8000c14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c16:	68fb      	ldr	r3, [r7, #12]
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	3718      	adds	r7, #24
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	20020000 	.word	0x20020000
 8000c24:	00000400 	.word	0x00000400
 8000c28:	20000128 	.word	0x20000128
 8000c2c:	20004bc8 	.word	0x20004bc8

08000c30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c34:	4b06      	ldr	r3, [pc, #24]	@ (8000c50 <SystemInit+0x20>)
 8000c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c3a:	4a05      	ldr	r2, [pc, #20]	@ (8000c50 <SystemInit+0x20>)
 8000c3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c44:	bf00      	nop
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	e000ed00 	.word	0xe000ed00

08000c54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c8c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c58:	f7ff ffea 	bl	8000c30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c5c:	480c      	ldr	r0, [pc, #48]	@ (8000c90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c5e:	490d      	ldr	r1, [pc, #52]	@ (8000c94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c60:	4a0d      	ldr	r2, [pc, #52]	@ (8000c98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c64:	e002      	b.n	8000c6c <LoopCopyDataInit>

08000c66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c6a:	3304      	adds	r3, #4

08000c6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c70:	d3f9      	bcc.n	8000c66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c72:	4a0a      	ldr	r2, [pc, #40]	@ (8000c9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c74:	4c0a      	ldr	r4, [pc, #40]	@ (8000ca0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c78:	e001      	b.n	8000c7e <LoopFillZerobss>

08000c7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c7c:	3204      	adds	r2, #4

08000c7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c80:	d3fb      	bcc.n	8000c7a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000c82:	f004 fc4d 	bl	8005520 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c86:	f7ff fca9 	bl	80005dc <main>
  bx  lr    
 8000c8a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c8c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c94:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000c98:	080061d0 	.word	0x080061d0
  ldr r2, =_sbss
 8000c9c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000ca0:	20004bc8 	.word	0x20004bc8

08000ca4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ca4:	e7fe      	b.n	8000ca4 <ADC_IRQHandler>
	...

08000ca8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cac:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce8 <HAL_Init+0x40>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ce8 <HAL_Init+0x40>)
 8000cb2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce8 <HAL_Init+0x40>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a0a      	ldr	r2, [pc, #40]	@ (8000ce8 <HAL_Init+0x40>)
 8000cbe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000cc2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cc4:	4b08      	ldr	r3, [pc, #32]	@ (8000ce8 <HAL_Init+0x40>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a07      	ldr	r2, [pc, #28]	@ (8000ce8 <HAL_Init+0x40>)
 8000cca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cd0:	2003      	movs	r0, #3
 8000cd2:	f000 f8d8 	bl	8000e86 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cd6:	200f      	movs	r0, #15
 8000cd8:	f7ff fe6e 	bl	80009b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cdc:	f7ff fdfc 	bl	80008d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40023c00 	.word	0x40023c00

08000cec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cf0:	4b06      	ldr	r3, [pc, #24]	@ (8000d0c <HAL_IncTick+0x20>)
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	4b06      	ldr	r3, [pc, #24]	@ (8000d10 <HAL_IncTick+0x24>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4413      	add	r3, r2
 8000cfc:	4a04      	ldr	r2, [pc, #16]	@ (8000d10 <HAL_IncTick+0x24>)
 8000cfe:	6013      	str	r3, [r2, #0]
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	20000008 	.word	0x20000008
 8000d10:	2000012c 	.word	0x2000012c

08000d14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  return uwTick;
 8000d18:	4b03      	ldr	r3, [pc, #12]	@ (8000d28 <HAL_GetTick+0x14>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	2000012c 	.word	0x2000012c

08000d2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b085      	sub	sp, #20
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	f003 0307 	and.w	r3, r3, #7
 8000d3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d70 <__NVIC_SetPriorityGrouping+0x44>)
 8000d3e:	68db      	ldr	r3, [r3, #12]
 8000d40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d42:	68ba      	ldr	r2, [r7, #8]
 8000d44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d48:	4013      	ands	r3, r2
 8000d4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d5e:	4a04      	ldr	r2, [pc, #16]	@ (8000d70 <__NVIC_SetPriorityGrouping+0x44>)
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	60d3      	str	r3, [r2, #12]
}
 8000d64:	bf00      	nop
 8000d66:	3714      	adds	r7, #20
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	e000ed00 	.word	0xe000ed00

08000d74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d78:	4b04      	ldr	r3, [pc, #16]	@ (8000d8c <__NVIC_GetPriorityGrouping+0x18>)
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	0a1b      	lsrs	r3, r3, #8
 8000d7e:	f003 0307 	and.w	r3, r3, #7
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr
 8000d8c:	e000ed00 	.word	0xe000ed00

08000d90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	db0b      	blt.n	8000dba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000da2:	79fb      	ldrb	r3, [r7, #7]
 8000da4:	f003 021f 	and.w	r2, r3, #31
 8000da8:	4907      	ldr	r1, [pc, #28]	@ (8000dc8 <__NVIC_EnableIRQ+0x38>)
 8000daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dae:	095b      	lsrs	r3, r3, #5
 8000db0:	2001      	movs	r0, #1
 8000db2:	fa00 f202 	lsl.w	r2, r0, r2
 8000db6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000dba:	bf00      	nop
 8000dbc:	370c      	adds	r7, #12
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	e000e100 	.word	0xe000e100

08000dcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	6039      	str	r1, [r7, #0]
 8000dd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	db0a      	blt.n	8000df6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	b2da      	uxtb	r2, r3
 8000de4:	490c      	ldr	r1, [pc, #48]	@ (8000e18 <__NVIC_SetPriority+0x4c>)
 8000de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dea:	0112      	lsls	r2, r2, #4
 8000dec:	b2d2      	uxtb	r2, r2
 8000dee:	440b      	add	r3, r1
 8000df0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000df4:	e00a      	b.n	8000e0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	b2da      	uxtb	r2, r3
 8000dfa:	4908      	ldr	r1, [pc, #32]	@ (8000e1c <__NVIC_SetPriority+0x50>)
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	f003 030f 	and.w	r3, r3, #15
 8000e02:	3b04      	subs	r3, #4
 8000e04:	0112      	lsls	r2, r2, #4
 8000e06:	b2d2      	uxtb	r2, r2
 8000e08:	440b      	add	r3, r1
 8000e0a:	761a      	strb	r2, [r3, #24]
}
 8000e0c:	bf00      	nop
 8000e0e:	370c      	adds	r7, #12
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr
 8000e18:	e000e100 	.word	0xe000e100
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b089      	sub	sp, #36	@ 0x24
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	60f8      	str	r0, [r7, #12]
 8000e28:	60b9      	str	r1, [r7, #8]
 8000e2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	f003 0307 	and.w	r3, r3, #7
 8000e32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e34:	69fb      	ldr	r3, [r7, #28]
 8000e36:	f1c3 0307 	rsb	r3, r3, #7
 8000e3a:	2b04      	cmp	r3, #4
 8000e3c:	bf28      	it	cs
 8000e3e:	2304      	movcs	r3, #4
 8000e40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	3304      	adds	r3, #4
 8000e46:	2b06      	cmp	r3, #6
 8000e48:	d902      	bls.n	8000e50 <NVIC_EncodePriority+0x30>
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	3b03      	subs	r3, #3
 8000e4e:	e000      	b.n	8000e52 <NVIC_EncodePriority+0x32>
 8000e50:	2300      	movs	r3, #0
 8000e52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e54:	f04f 32ff 	mov.w	r2, #4294967295
 8000e58:	69bb      	ldr	r3, [r7, #24]
 8000e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5e:	43da      	mvns	r2, r3
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	401a      	ands	r2, r3
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e68:	f04f 31ff 	mov.w	r1, #4294967295
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e72:	43d9      	mvns	r1, r3
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e78:	4313      	orrs	r3, r2
         );
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3724      	adds	r7, #36	@ 0x24
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr

08000e86 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b082      	sub	sp, #8
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	f7ff ff4c 	bl	8000d2c <__NVIC_SetPriorityGrouping>
}
 8000e94:	bf00      	nop
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}

08000e9c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b086      	sub	sp, #24
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	60b9      	str	r1, [r7, #8]
 8000ea6:	607a      	str	r2, [r7, #4]
 8000ea8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eae:	f7ff ff61 	bl	8000d74 <__NVIC_GetPriorityGrouping>
 8000eb2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eb4:	687a      	ldr	r2, [r7, #4]
 8000eb6:	68b9      	ldr	r1, [r7, #8]
 8000eb8:	6978      	ldr	r0, [r7, #20]
 8000eba:	f7ff ffb1 	bl	8000e20 <NVIC_EncodePriority>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ec4:	4611      	mov	r1, r2
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff ff80 	bl	8000dcc <__NVIC_SetPriority>
}
 8000ecc:	bf00      	nop
 8000ece:	3718      	adds	r7, #24
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f7ff ff54 	bl	8000d90 <__NVIC_EnableIRQ>
}
 8000ee8:	bf00      	nop
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b089      	sub	sp, #36	@ 0x24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000efa:	2300      	movs	r3, #0
 8000efc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000efe:	2300      	movs	r3, #0
 8000f00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f02:	2300      	movs	r3, #0
 8000f04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f06:	2300      	movs	r3, #0
 8000f08:	61fb      	str	r3, [r7, #28]
 8000f0a:	e165      	b.n	80011d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	fa02 f303 	lsl.w	r3, r2, r3
 8000f14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	697a      	ldr	r2, [r7, #20]
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	f040 8154 	bne.w	80011d2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	f003 0303 	and.w	r3, r3, #3
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d005      	beq.n	8000f42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f3e:	2b02      	cmp	r3, #2
 8000f40:	d130      	bne.n	8000fa4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	689b      	ldr	r3, [r3, #8]
 8000f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f48:	69fb      	ldr	r3, [r7, #28]
 8000f4a:	005b      	lsls	r3, r3, #1
 8000f4c:	2203      	movs	r2, #3
 8000f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f52:	43db      	mvns	r3, r3
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	4013      	ands	r3, r2
 8000f58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	68da      	ldr	r2, [r3, #12]
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	69ba      	ldr	r2, [r7, #24]
 8000f70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f78:	2201      	movs	r2, #1
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f80:	43db      	mvns	r3, r3
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	4013      	ands	r3, r2
 8000f86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	091b      	lsrs	r3, r3, #4
 8000f8e:	f003 0201 	and.w	r2, r3, #1
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	69ba      	ldr	r2, [r7, #24]
 8000fa2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f003 0303 	and.w	r3, r3, #3
 8000fac:	2b03      	cmp	r3, #3
 8000fae:	d017      	beq.n	8000fe0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	2203      	movs	r2, #3
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	43db      	mvns	r3, r3
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	689a      	ldr	r2, [r3, #8]
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f003 0303 	and.w	r3, r3, #3
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d123      	bne.n	8001034 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fec:	69fb      	ldr	r3, [r7, #28]
 8000fee:	08da      	lsrs	r2, r3, #3
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	3208      	adds	r2, #8
 8000ff4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	f003 0307 	and.w	r3, r3, #7
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	220f      	movs	r2, #15
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	43db      	mvns	r3, r3
 800100a:	69ba      	ldr	r2, [r7, #24]
 800100c:	4013      	ands	r3, r2
 800100e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	691a      	ldr	r2, [r3, #16]
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	f003 0307 	and.w	r3, r3, #7
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	69ba      	ldr	r2, [r7, #24]
 8001022:	4313      	orrs	r3, r2
 8001024:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	08da      	lsrs	r2, r3, #3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	3208      	adds	r2, #8
 800102e:	69b9      	ldr	r1, [r7, #24]
 8001030:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	005b      	lsls	r3, r3, #1
 800103e:	2203      	movs	r2, #3
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	43db      	mvns	r3, r3
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	4013      	ands	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f003 0203 	and.w	r2, r3, #3
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	4313      	orrs	r3, r2
 8001060:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	69ba      	ldr	r2, [r7, #24]
 8001066:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001070:	2b00      	cmp	r3, #0
 8001072:	f000 80ae 	beq.w	80011d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	60fb      	str	r3, [r7, #12]
 800107a:	4b5d      	ldr	r3, [pc, #372]	@ (80011f0 <HAL_GPIO_Init+0x300>)
 800107c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800107e:	4a5c      	ldr	r2, [pc, #368]	@ (80011f0 <HAL_GPIO_Init+0x300>)
 8001080:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001084:	6453      	str	r3, [r2, #68]	@ 0x44
 8001086:	4b5a      	ldr	r3, [pc, #360]	@ (80011f0 <HAL_GPIO_Init+0x300>)
 8001088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800108a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001092:	4a58      	ldr	r2, [pc, #352]	@ (80011f4 <HAL_GPIO_Init+0x304>)
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	089b      	lsrs	r3, r3, #2
 8001098:	3302      	adds	r3, #2
 800109a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800109e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	f003 0303 	and.w	r3, r3, #3
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	220f      	movs	r2, #15
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	43db      	mvns	r3, r3
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	4013      	ands	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4a4f      	ldr	r2, [pc, #316]	@ (80011f8 <HAL_GPIO_Init+0x308>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d025      	beq.n	800110a <HAL_GPIO_Init+0x21a>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4a4e      	ldr	r2, [pc, #312]	@ (80011fc <HAL_GPIO_Init+0x30c>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d01f      	beq.n	8001106 <HAL_GPIO_Init+0x216>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a4d      	ldr	r2, [pc, #308]	@ (8001200 <HAL_GPIO_Init+0x310>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d019      	beq.n	8001102 <HAL_GPIO_Init+0x212>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a4c      	ldr	r2, [pc, #304]	@ (8001204 <HAL_GPIO_Init+0x314>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d013      	beq.n	80010fe <HAL_GPIO_Init+0x20e>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a4b      	ldr	r2, [pc, #300]	@ (8001208 <HAL_GPIO_Init+0x318>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d00d      	beq.n	80010fa <HAL_GPIO_Init+0x20a>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a4a      	ldr	r2, [pc, #296]	@ (800120c <HAL_GPIO_Init+0x31c>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d007      	beq.n	80010f6 <HAL_GPIO_Init+0x206>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a49      	ldr	r2, [pc, #292]	@ (8001210 <HAL_GPIO_Init+0x320>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d101      	bne.n	80010f2 <HAL_GPIO_Init+0x202>
 80010ee:	2306      	movs	r3, #6
 80010f0:	e00c      	b.n	800110c <HAL_GPIO_Init+0x21c>
 80010f2:	2307      	movs	r3, #7
 80010f4:	e00a      	b.n	800110c <HAL_GPIO_Init+0x21c>
 80010f6:	2305      	movs	r3, #5
 80010f8:	e008      	b.n	800110c <HAL_GPIO_Init+0x21c>
 80010fa:	2304      	movs	r3, #4
 80010fc:	e006      	b.n	800110c <HAL_GPIO_Init+0x21c>
 80010fe:	2303      	movs	r3, #3
 8001100:	e004      	b.n	800110c <HAL_GPIO_Init+0x21c>
 8001102:	2302      	movs	r3, #2
 8001104:	e002      	b.n	800110c <HAL_GPIO_Init+0x21c>
 8001106:	2301      	movs	r3, #1
 8001108:	e000      	b.n	800110c <HAL_GPIO_Init+0x21c>
 800110a:	2300      	movs	r3, #0
 800110c:	69fa      	ldr	r2, [r7, #28]
 800110e:	f002 0203 	and.w	r2, r2, #3
 8001112:	0092      	lsls	r2, r2, #2
 8001114:	4093      	lsls	r3, r2
 8001116:	69ba      	ldr	r2, [r7, #24]
 8001118:	4313      	orrs	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800111c:	4935      	ldr	r1, [pc, #212]	@ (80011f4 <HAL_GPIO_Init+0x304>)
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	089b      	lsrs	r3, r3, #2
 8001122:	3302      	adds	r3, #2
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800112a:	4b3a      	ldr	r3, [pc, #232]	@ (8001214 <HAL_GPIO_Init+0x324>)
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	43db      	mvns	r3, r3
 8001134:	69ba      	ldr	r2, [r7, #24]
 8001136:	4013      	ands	r3, r2
 8001138:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001142:	2b00      	cmp	r3, #0
 8001144:	d003      	beq.n	800114e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001146:	69ba      	ldr	r2, [r7, #24]
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	4313      	orrs	r3, r2
 800114c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800114e:	4a31      	ldr	r2, [pc, #196]	@ (8001214 <HAL_GPIO_Init+0x324>)
 8001150:	69bb      	ldr	r3, [r7, #24]
 8001152:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001154:	4b2f      	ldr	r3, [pc, #188]	@ (8001214 <HAL_GPIO_Init+0x324>)
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	43db      	mvns	r3, r3
 800115e:	69ba      	ldr	r2, [r7, #24]
 8001160:	4013      	ands	r3, r2
 8001162:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800116c:	2b00      	cmp	r3, #0
 800116e:	d003      	beq.n	8001178 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	4313      	orrs	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001178:	4a26      	ldr	r2, [pc, #152]	@ (8001214 <HAL_GPIO_Init+0x324>)
 800117a:	69bb      	ldr	r3, [r7, #24]
 800117c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800117e:	4b25      	ldr	r3, [pc, #148]	@ (8001214 <HAL_GPIO_Init+0x324>)
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	43db      	mvns	r3, r3
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	4013      	ands	r3, r2
 800118c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001196:	2b00      	cmp	r3, #0
 8001198:	d003      	beq.n	80011a2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800119a:	69ba      	ldr	r2, [r7, #24]
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	4313      	orrs	r3, r2
 80011a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011a2:	4a1c      	ldr	r2, [pc, #112]	@ (8001214 <HAL_GPIO_Init+0x324>)
 80011a4:	69bb      	ldr	r3, [r7, #24]
 80011a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001214 <HAL_GPIO_Init+0x324>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	43db      	mvns	r3, r3
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	4013      	ands	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d003      	beq.n	80011cc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	4313      	orrs	r3, r2
 80011ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011cc:	4a11      	ldr	r2, [pc, #68]	@ (8001214 <HAL_GPIO_Init+0x324>)
 80011ce:	69bb      	ldr	r3, [r7, #24]
 80011d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	3301      	adds	r3, #1
 80011d6:	61fb      	str	r3, [r7, #28]
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	2b0f      	cmp	r3, #15
 80011dc:	f67f ae96 	bls.w	8000f0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011e0:	bf00      	nop
 80011e2:	bf00      	nop
 80011e4:	3724      	adds	r7, #36	@ 0x24
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	40023800 	.word	0x40023800
 80011f4:	40013800 	.word	0x40013800
 80011f8:	40020000 	.word	0x40020000
 80011fc:	40020400 	.word	0x40020400
 8001200:	40020800 	.word	0x40020800
 8001204:	40020c00 	.word	0x40020c00
 8001208:	40021000 	.word	0x40021000
 800120c:	40021400 	.word	0x40021400
 8001210:	40021800 	.word	0x40021800
 8001214:	40013c00 	.word	0x40013c00

08001218 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d101      	bne.n	800122c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001228:	2301      	movs	r3, #1
 800122a:	e0cc      	b.n	80013c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800122c:	4b68      	ldr	r3, [pc, #416]	@ (80013d0 <HAL_RCC_ClockConfig+0x1b8>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 030f 	and.w	r3, r3, #15
 8001234:	683a      	ldr	r2, [r7, #0]
 8001236:	429a      	cmp	r2, r3
 8001238:	d90c      	bls.n	8001254 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800123a:	4b65      	ldr	r3, [pc, #404]	@ (80013d0 <HAL_RCC_ClockConfig+0x1b8>)
 800123c:	683a      	ldr	r2, [r7, #0]
 800123e:	b2d2      	uxtb	r2, r2
 8001240:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001242:	4b63      	ldr	r3, [pc, #396]	@ (80013d0 <HAL_RCC_ClockConfig+0x1b8>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f003 030f 	and.w	r3, r3, #15
 800124a:	683a      	ldr	r2, [r7, #0]
 800124c:	429a      	cmp	r2, r3
 800124e:	d001      	beq.n	8001254 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e0b8      	b.n	80013c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 0302 	and.w	r3, r3, #2
 800125c:	2b00      	cmp	r3, #0
 800125e:	d020      	beq.n	80012a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f003 0304 	and.w	r3, r3, #4
 8001268:	2b00      	cmp	r3, #0
 800126a:	d005      	beq.n	8001278 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800126c:	4b59      	ldr	r3, [pc, #356]	@ (80013d4 <HAL_RCC_ClockConfig+0x1bc>)
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	4a58      	ldr	r2, [pc, #352]	@ (80013d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001272:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001276:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f003 0308 	and.w	r3, r3, #8
 8001280:	2b00      	cmp	r3, #0
 8001282:	d005      	beq.n	8001290 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001284:	4b53      	ldr	r3, [pc, #332]	@ (80013d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	4a52      	ldr	r2, [pc, #328]	@ (80013d4 <HAL_RCC_ClockConfig+0x1bc>)
 800128a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800128e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001290:	4b50      	ldr	r3, [pc, #320]	@ (80013d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	494d      	ldr	r1, [pc, #308]	@ (80013d4 <HAL_RCC_ClockConfig+0x1bc>)
 800129e:	4313      	orrs	r3, r2
 80012a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d044      	beq.n	8001338 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d107      	bne.n	80012c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012b6:	4b47      	ldr	r3, [pc, #284]	@ (80013d4 <HAL_RCC_ClockConfig+0x1bc>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d119      	bne.n	80012f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	e07f      	b.n	80013c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	2b02      	cmp	r3, #2
 80012cc:	d003      	beq.n	80012d6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80012d2:	2b03      	cmp	r3, #3
 80012d4:	d107      	bne.n	80012e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012d6:	4b3f      	ldr	r3, [pc, #252]	@ (80013d4 <HAL_RCC_ClockConfig+0x1bc>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d109      	bne.n	80012f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e06f      	b.n	80013c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012e6:	4b3b      	ldr	r3, [pc, #236]	@ (80013d4 <HAL_RCC_ClockConfig+0x1bc>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e067      	b.n	80013c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012f6:	4b37      	ldr	r3, [pc, #220]	@ (80013d4 <HAL_RCC_ClockConfig+0x1bc>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	f023 0203 	bic.w	r2, r3, #3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	4934      	ldr	r1, [pc, #208]	@ (80013d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001304:	4313      	orrs	r3, r2
 8001306:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001308:	f7ff fd04 	bl	8000d14 <HAL_GetTick>
 800130c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800130e:	e00a      	b.n	8001326 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001310:	f7ff fd00 	bl	8000d14 <HAL_GetTick>
 8001314:	4602      	mov	r2, r0
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800131e:	4293      	cmp	r3, r2
 8001320:	d901      	bls.n	8001326 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001322:	2303      	movs	r3, #3
 8001324:	e04f      	b.n	80013c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001326:	4b2b      	ldr	r3, [pc, #172]	@ (80013d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001328:	689b      	ldr	r3, [r3, #8]
 800132a:	f003 020c 	and.w	r2, r3, #12
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	009b      	lsls	r3, r3, #2
 8001334:	429a      	cmp	r2, r3
 8001336:	d1eb      	bne.n	8001310 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001338:	4b25      	ldr	r3, [pc, #148]	@ (80013d0 <HAL_RCC_ClockConfig+0x1b8>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 030f 	and.w	r3, r3, #15
 8001340:	683a      	ldr	r2, [r7, #0]
 8001342:	429a      	cmp	r2, r3
 8001344:	d20c      	bcs.n	8001360 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001346:	4b22      	ldr	r3, [pc, #136]	@ (80013d0 <HAL_RCC_ClockConfig+0x1b8>)
 8001348:	683a      	ldr	r2, [r7, #0]
 800134a:	b2d2      	uxtb	r2, r2
 800134c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800134e:	4b20      	ldr	r3, [pc, #128]	@ (80013d0 <HAL_RCC_ClockConfig+0x1b8>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 030f 	and.w	r3, r3, #15
 8001356:	683a      	ldr	r2, [r7, #0]
 8001358:	429a      	cmp	r2, r3
 800135a:	d001      	beq.n	8001360 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	e032      	b.n	80013c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0304 	and.w	r3, r3, #4
 8001368:	2b00      	cmp	r3, #0
 800136a:	d008      	beq.n	800137e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800136c:	4b19      	ldr	r3, [pc, #100]	@ (80013d4 <HAL_RCC_ClockConfig+0x1bc>)
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	4916      	ldr	r1, [pc, #88]	@ (80013d4 <HAL_RCC_ClockConfig+0x1bc>)
 800137a:	4313      	orrs	r3, r2
 800137c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0308 	and.w	r3, r3, #8
 8001386:	2b00      	cmp	r3, #0
 8001388:	d009      	beq.n	800139e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800138a:	4b12      	ldr	r3, [pc, #72]	@ (80013d4 <HAL_RCC_ClockConfig+0x1bc>)
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	691b      	ldr	r3, [r3, #16]
 8001396:	00db      	lsls	r3, r3, #3
 8001398:	490e      	ldr	r1, [pc, #56]	@ (80013d4 <HAL_RCC_ClockConfig+0x1bc>)
 800139a:	4313      	orrs	r3, r2
 800139c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800139e:	f000 f887 	bl	80014b0 <HAL_RCC_GetSysClockFreq>
 80013a2:	4602      	mov	r2, r0
 80013a4:	4b0b      	ldr	r3, [pc, #44]	@ (80013d4 <HAL_RCC_ClockConfig+0x1bc>)
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	091b      	lsrs	r3, r3, #4
 80013aa:	f003 030f 	and.w	r3, r3, #15
 80013ae:	490a      	ldr	r1, [pc, #40]	@ (80013d8 <HAL_RCC_ClockConfig+0x1c0>)
 80013b0:	5ccb      	ldrb	r3, [r1, r3]
 80013b2:	fa22 f303 	lsr.w	r3, r2, r3
 80013b6:	4a09      	ldr	r2, [pc, #36]	@ (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 80013b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80013ba:	4b09      	ldr	r3, [pc, #36]	@ (80013e0 <HAL_RCC_ClockConfig+0x1c8>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff fafa 	bl	80009b8 <HAL_InitTick>

  return HAL_OK;
 80013c4:	2300      	movs	r3, #0
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3710      	adds	r7, #16
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40023c00 	.word	0x40023c00
 80013d4:	40023800 	.word	0x40023800
 80013d8:	08006174 	.word	0x08006174
 80013dc:	20000000 	.word	0x20000000
 80013e0:	20000004 	.word	0x20000004

080013e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80013e8:	4b03      	ldr	r3, [pc, #12]	@ (80013f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80013ea:	681b      	ldr	r3, [r3, #0]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	20000000 	.word	0x20000000

080013fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001400:	f7ff fff0 	bl	80013e4 <HAL_RCC_GetHCLKFreq>
 8001404:	4602      	mov	r2, r0
 8001406:	4b05      	ldr	r3, [pc, #20]	@ (800141c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	0a9b      	lsrs	r3, r3, #10
 800140c:	f003 0307 	and.w	r3, r3, #7
 8001410:	4903      	ldr	r1, [pc, #12]	@ (8001420 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001412:	5ccb      	ldrb	r3, [r1, r3]
 8001414:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001418:	4618      	mov	r0, r3
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40023800 	.word	0x40023800
 8001420:	08006184 	.word	0x08006184

08001424 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001428:	f7ff ffdc 	bl	80013e4 <HAL_RCC_GetHCLKFreq>
 800142c:	4602      	mov	r2, r0
 800142e:	4b05      	ldr	r3, [pc, #20]	@ (8001444 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	0b5b      	lsrs	r3, r3, #13
 8001434:	f003 0307 	and.w	r3, r3, #7
 8001438:	4903      	ldr	r1, [pc, #12]	@ (8001448 <HAL_RCC_GetPCLK2Freq+0x24>)
 800143a:	5ccb      	ldrb	r3, [r1, r3]
 800143c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001440:	4618      	mov	r0, r3
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40023800 	.word	0x40023800
 8001448:	08006184 	.word	0x08006184

0800144c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	220f      	movs	r2, #15
 800145a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800145c:	4b12      	ldr	r3, [pc, #72]	@ (80014a8 <HAL_RCC_GetClockConfig+0x5c>)
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	f003 0203 	and.w	r2, r3, #3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001468:	4b0f      	ldr	r3, [pc, #60]	@ (80014a8 <HAL_RCC_GetClockConfig+0x5c>)
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001474:	4b0c      	ldr	r3, [pc, #48]	@ (80014a8 <HAL_RCC_GetClockConfig+0x5c>)
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001480:	4b09      	ldr	r3, [pc, #36]	@ (80014a8 <HAL_RCC_GetClockConfig+0x5c>)
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	08db      	lsrs	r3, r3, #3
 8001486:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800148e:	4b07      	ldr	r3, [pc, #28]	@ (80014ac <HAL_RCC_GetClockConfig+0x60>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 020f 	and.w	r2, r3, #15
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	601a      	str	r2, [r3, #0]
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	40023800 	.word	0x40023800
 80014ac:	40023c00 	.word	0x40023c00

080014b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80014b4:	b0ae      	sub	sp, #184	@ 0xb8
 80014b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80014b8:	2300      	movs	r3, #0
 80014ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80014be:	2300      	movs	r3, #0
 80014c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80014c4:	2300      	movs	r3, #0
 80014c6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80014ca:	2300      	movs	r3, #0
 80014cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80014d0:	2300      	movs	r3, #0
 80014d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80014d6:	4bcb      	ldr	r3, [pc, #812]	@ (8001804 <HAL_RCC_GetSysClockFreq+0x354>)
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	f003 030c 	and.w	r3, r3, #12
 80014de:	2b0c      	cmp	r3, #12
 80014e0:	f200 8206 	bhi.w	80018f0 <HAL_RCC_GetSysClockFreq+0x440>
 80014e4:	a201      	add	r2, pc, #4	@ (adr r2, 80014ec <HAL_RCC_GetSysClockFreq+0x3c>)
 80014e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ea:	bf00      	nop
 80014ec:	08001521 	.word	0x08001521
 80014f0:	080018f1 	.word	0x080018f1
 80014f4:	080018f1 	.word	0x080018f1
 80014f8:	080018f1 	.word	0x080018f1
 80014fc:	08001529 	.word	0x08001529
 8001500:	080018f1 	.word	0x080018f1
 8001504:	080018f1 	.word	0x080018f1
 8001508:	080018f1 	.word	0x080018f1
 800150c:	08001531 	.word	0x08001531
 8001510:	080018f1 	.word	0x080018f1
 8001514:	080018f1 	.word	0x080018f1
 8001518:	080018f1 	.word	0x080018f1
 800151c:	08001721 	.word	0x08001721
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001520:	4bb9      	ldr	r3, [pc, #740]	@ (8001808 <HAL_RCC_GetSysClockFreq+0x358>)
 8001522:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001526:	e1e7      	b.n	80018f8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001528:	4bb8      	ldr	r3, [pc, #736]	@ (800180c <HAL_RCC_GetSysClockFreq+0x35c>)
 800152a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800152e:	e1e3      	b.n	80018f8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001530:	4bb4      	ldr	r3, [pc, #720]	@ (8001804 <HAL_RCC_GetSysClockFreq+0x354>)
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001538:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800153c:	4bb1      	ldr	r3, [pc, #708]	@ (8001804 <HAL_RCC_GetSysClockFreq+0x354>)
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001544:	2b00      	cmp	r3, #0
 8001546:	d071      	beq.n	800162c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001548:	4bae      	ldr	r3, [pc, #696]	@ (8001804 <HAL_RCC_GetSysClockFreq+0x354>)
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	099b      	lsrs	r3, r3, #6
 800154e:	2200      	movs	r2, #0
 8001550:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001554:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001558:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800155c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001560:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001564:	2300      	movs	r3, #0
 8001566:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800156a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800156e:	4622      	mov	r2, r4
 8001570:	462b      	mov	r3, r5
 8001572:	f04f 0000 	mov.w	r0, #0
 8001576:	f04f 0100 	mov.w	r1, #0
 800157a:	0159      	lsls	r1, r3, #5
 800157c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001580:	0150      	lsls	r0, r2, #5
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
 8001586:	4621      	mov	r1, r4
 8001588:	1a51      	subs	r1, r2, r1
 800158a:	6439      	str	r1, [r7, #64]	@ 0x40
 800158c:	4629      	mov	r1, r5
 800158e:	eb63 0301 	sbc.w	r3, r3, r1
 8001592:	647b      	str	r3, [r7, #68]	@ 0x44
 8001594:	f04f 0200 	mov.w	r2, #0
 8001598:	f04f 0300 	mov.w	r3, #0
 800159c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80015a0:	4649      	mov	r1, r9
 80015a2:	018b      	lsls	r3, r1, #6
 80015a4:	4641      	mov	r1, r8
 80015a6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80015aa:	4641      	mov	r1, r8
 80015ac:	018a      	lsls	r2, r1, #6
 80015ae:	4641      	mov	r1, r8
 80015b0:	1a51      	subs	r1, r2, r1
 80015b2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80015b4:	4649      	mov	r1, r9
 80015b6:	eb63 0301 	sbc.w	r3, r3, r1
 80015ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80015bc:	f04f 0200 	mov.w	r2, #0
 80015c0:	f04f 0300 	mov.w	r3, #0
 80015c4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80015c8:	4649      	mov	r1, r9
 80015ca:	00cb      	lsls	r3, r1, #3
 80015cc:	4641      	mov	r1, r8
 80015ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80015d2:	4641      	mov	r1, r8
 80015d4:	00ca      	lsls	r2, r1, #3
 80015d6:	4610      	mov	r0, r2
 80015d8:	4619      	mov	r1, r3
 80015da:	4603      	mov	r3, r0
 80015dc:	4622      	mov	r2, r4
 80015de:	189b      	adds	r3, r3, r2
 80015e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80015e2:	462b      	mov	r3, r5
 80015e4:	460a      	mov	r2, r1
 80015e6:	eb42 0303 	adc.w	r3, r2, r3
 80015ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80015ec:	f04f 0200 	mov.w	r2, #0
 80015f0:	f04f 0300 	mov.w	r3, #0
 80015f4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80015f8:	4629      	mov	r1, r5
 80015fa:	024b      	lsls	r3, r1, #9
 80015fc:	4621      	mov	r1, r4
 80015fe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001602:	4621      	mov	r1, r4
 8001604:	024a      	lsls	r2, r1, #9
 8001606:	4610      	mov	r0, r2
 8001608:	4619      	mov	r1, r3
 800160a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800160e:	2200      	movs	r2, #0
 8001610:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001614:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001618:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800161c:	f7fe fe48 	bl	80002b0 <__aeabi_uldivmod>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	4613      	mov	r3, r2
 8001626:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800162a:	e067      	b.n	80016fc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800162c:	4b75      	ldr	r3, [pc, #468]	@ (8001804 <HAL_RCC_GetSysClockFreq+0x354>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	099b      	lsrs	r3, r3, #6
 8001632:	2200      	movs	r2, #0
 8001634:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001638:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800163c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001640:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001644:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001646:	2300      	movs	r3, #0
 8001648:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800164a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800164e:	4622      	mov	r2, r4
 8001650:	462b      	mov	r3, r5
 8001652:	f04f 0000 	mov.w	r0, #0
 8001656:	f04f 0100 	mov.w	r1, #0
 800165a:	0159      	lsls	r1, r3, #5
 800165c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001660:	0150      	lsls	r0, r2, #5
 8001662:	4602      	mov	r2, r0
 8001664:	460b      	mov	r3, r1
 8001666:	4621      	mov	r1, r4
 8001668:	1a51      	subs	r1, r2, r1
 800166a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800166c:	4629      	mov	r1, r5
 800166e:	eb63 0301 	sbc.w	r3, r3, r1
 8001672:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001674:	f04f 0200 	mov.w	r2, #0
 8001678:	f04f 0300 	mov.w	r3, #0
 800167c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001680:	4649      	mov	r1, r9
 8001682:	018b      	lsls	r3, r1, #6
 8001684:	4641      	mov	r1, r8
 8001686:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800168a:	4641      	mov	r1, r8
 800168c:	018a      	lsls	r2, r1, #6
 800168e:	4641      	mov	r1, r8
 8001690:	ebb2 0a01 	subs.w	sl, r2, r1
 8001694:	4649      	mov	r1, r9
 8001696:	eb63 0b01 	sbc.w	fp, r3, r1
 800169a:	f04f 0200 	mov.w	r2, #0
 800169e:	f04f 0300 	mov.w	r3, #0
 80016a2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80016a6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80016aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80016ae:	4692      	mov	sl, r2
 80016b0:	469b      	mov	fp, r3
 80016b2:	4623      	mov	r3, r4
 80016b4:	eb1a 0303 	adds.w	r3, sl, r3
 80016b8:	623b      	str	r3, [r7, #32]
 80016ba:	462b      	mov	r3, r5
 80016bc:	eb4b 0303 	adc.w	r3, fp, r3
 80016c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80016c2:	f04f 0200 	mov.w	r2, #0
 80016c6:	f04f 0300 	mov.w	r3, #0
 80016ca:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80016ce:	4629      	mov	r1, r5
 80016d0:	028b      	lsls	r3, r1, #10
 80016d2:	4621      	mov	r1, r4
 80016d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80016d8:	4621      	mov	r1, r4
 80016da:	028a      	lsls	r2, r1, #10
 80016dc:	4610      	mov	r0, r2
 80016de:	4619      	mov	r1, r3
 80016e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80016e4:	2200      	movs	r2, #0
 80016e6:	673b      	str	r3, [r7, #112]	@ 0x70
 80016e8:	677a      	str	r2, [r7, #116]	@ 0x74
 80016ea:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80016ee:	f7fe fddf 	bl	80002b0 <__aeabi_uldivmod>
 80016f2:	4602      	mov	r2, r0
 80016f4:	460b      	mov	r3, r1
 80016f6:	4613      	mov	r3, r2
 80016f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80016fc:	4b41      	ldr	r3, [pc, #260]	@ (8001804 <HAL_RCC_GetSysClockFreq+0x354>)
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	0c1b      	lsrs	r3, r3, #16
 8001702:	f003 0303 	and.w	r3, r3, #3
 8001706:	3301      	adds	r3, #1
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800170e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001712:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001716:	fbb2 f3f3 	udiv	r3, r2, r3
 800171a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800171e:	e0eb      	b.n	80018f8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001720:	4b38      	ldr	r3, [pc, #224]	@ (8001804 <HAL_RCC_GetSysClockFreq+0x354>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001728:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800172c:	4b35      	ldr	r3, [pc, #212]	@ (8001804 <HAL_RCC_GetSysClockFreq+0x354>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d06b      	beq.n	8001810 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001738:	4b32      	ldr	r3, [pc, #200]	@ (8001804 <HAL_RCC_GetSysClockFreq+0x354>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	099b      	lsrs	r3, r3, #6
 800173e:	2200      	movs	r2, #0
 8001740:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001742:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001744:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001746:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800174a:	663b      	str	r3, [r7, #96]	@ 0x60
 800174c:	2300      	movs	r3, #0
 800174e:	667b      	str	r3, [r7, #100]	@ 0x64
 8001750:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001754:	4622      	mov	r2, r4
 8001756:	462b      	mov	r3, r5
 8001758:	f04f 0000 	mov.w	r0, #0
 800175c:	f04f 0100 	mov.w	r1, #0
 8001760:	0159      	lsls	r1, r3, #5
 8001762:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001766:	0150      	lsls	r0, r2, #5
 8001768:	4602      	mov	r2, r0
 800176a:	460b      	mov	r3, r1
 800176c:	4621      	mov	r1, r4
 800176e:	1a51      	subs	r1, r2, r1
 8001770:	61b9      	str	r1, [r7, #24]
 8001772:	4629      	mov	r1, r5
 8001774:	eb63 0301 	sbc.w	r3, r3, r1
 8001778:	61fb      	str	r3, [r7, #28]
 800177a:	f04f 0200 	mov.w	r2, #0
 800177e:	f04f 0300 	mov.w	r3, #0
 8001782:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001786:	4659      	mov	r1, fp
 8001788:	018b      	lsls	r3, r1, #6
 800178a:	4651      	mov	r1, sl
 800178c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001790:	4651      	mov	r1, sl
 8001792:	018a      	lsls	r2, r1, #6
 8001794:	4651      	mov	r1, sl
 8001796:	ebb2 0801 	subs.w	r8, r2, r1
 800179a:	4659      	mov	r1, fp
 800179c:	eb63 0901 	sbc.w	r9, r3, r1
 80017a0:	f04f 0200 	mov.w	r2, #0
 80017a4:	f04f 0300 	mov.w	r3, #0
 80017a8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80017ac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80017b0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80017b4:	4690      	mov	r8, r2
 80017b6:	4699      	mov	r9, r3
 80017b8:	4623      	mov	r3, r4
 80017ba:	eb18 0303 	adds.w	r3, r8, r3
 80017be:	613b      	str	r3, [r7, #16]
 80017c0:	462b      	mov	r3, r5
 80017c2:	eb49 0303 	adc.w	r3, r9, r3
 80017c6:	617b      	str	r3, [r7, #20]
 80017c8:	f04f 0200 	mov.w	r2, #0
 80017cc:	f04f 0300 	mov.w	r3, #0
 80017d0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80017d4:	4629      	mov	r1, r5
 80017d6:	024b      	lsls	r3, r1, #9
 80017d8:	4621      	mov	r1, r4
 80017da:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80017de:	4621      	mov	r1, r4
 80017e0:	024a      	lsls	r2, r1, #9
 80017e2:	4610      	mov	r0, r2
 80017e4:	4619      	mov	r1, r3
 80017e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80017ea:	2200      	movs	r2, #0
 80017ec:	65bb      	str	r3, [r7, #88]	@ 0x58
 80017ee:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80017f0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80017f4:	f7fe fd5c 	bl	80002b0 <__aeabi_uldivmod>
 80017f8:	4602      	mov	r2, r0
 80017fa:	460b      	mov	r3, r1
 80017fc:	4613      	mov	r3, r2
 80017fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001802:	e065      	b.n	80018d0 <HAL_RCC_GetSysClockFreq+0x420>
 8001804:	40023800 	.word	0x40023800
 8001808:	00f42400 	.word	0x00f42400
 800180c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001810:	4b3d      	ldr	r3, [pc, #244]	@ (8001908 <HAL_RCC_GetSysClockFreq+0x458>)
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	099b      	lsrs	r3, r3, #6
 8001816:	2200      	movs	r2, #0
 8001818:	4618      	mov	r0, r3
 800181a:	4611      	mov	r1, r2
 800181c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001820:	653b      	str	r3, [r7, #80]	@ 0x50
 8001822:	2300      	movs	r3, #0
 8001824:	657b      	str	r3, [r7, #84]	@ 0x54
 8001826:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800182a:	4642      	mov	r2, r8
 800182c:	464b      	mov	r3, r9
 800182e:	f04f 0000 	mov.w	r0, #0
 8001832:	f04f 0100 	mov.w	r1, #0
 8001836:	0159      	lsls	r1, r3, #5
 8001838:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800183c:	0150      	lsls	r0, r2, #5
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	4641      	mov	r1, r8
 8001844:	1a51      	subs	r1, r2, r1
 8001846:	60b9      	str	r1, [r7, #8]
 8001848:	4649      	mov	r1, r9
 800184a:	eb63 0301 	sbc.w	r3, r3, r1
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	f04f 0200 	mov.w	r2, #0
 8001854:	f04f 0300 	mov.w	r3, #0
 8001858:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800185c:	4659      	mov	r1, fp
 800185e:	018b      	lsls	r3, r1, #6
 8001860:	4651      	mov	r1, sl
 8001862:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001866:	4651      	mov	r1, sl
 8001868:	018a      	lsls	r2, r1, #6
 800186a:	4651      	mov	r1, sl
 800186c:	1a54      	subs	r4, r2, r1
 800186e:	4659      	mov	r1, fp
 8001870:	eb63 0501 	sbc.w	r5, r3, r1
 8001874:	f04f 0200 	mov.w	r2, #0
 8001878:	f04f 0300 	mov.w	r3, #0
 800187c:	00eb      	lsls	r3, r5, #3
 800187e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001882:	00e2      	lsls	r2, r4, #3
 8001884:	4614      	mov	r4, r2
 8001886:	461d      	mov	r5, r3
 8001888:	4643      	mov	r3, r8
 800188a:	18e3      	adds	r3, r4, r3
 800188c:	603b      	str	r3, [r7, #0]
 800188e:	464b      	mov	r3, r9
 8001890:	eb45 0303 	adc.w	r3, r5, r3
 8001894:	607b      	str	r3, [r7, #4]
 8001896:	f04f 0200 	mov.w	r2, #0
 800189a:	f04f 0300 	mov.w	r3, #0
 800189e:	e9d7 4500 	ldrd	r4, r5, [r7]
 80018a2:	4629      	mov	r1, r5
 80018a4:	028b      	lsls	r3, r1, #10
 80018a6:	4621      	mov	r1, r4
 80018a8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80018ac:	4621      	mov	r1, r4
 80018ae:	028a      	lsls	r2, r1, #10
 80018b0:	4610      	mov	r0, r2
 80018b2:	4619      	mov	r1, r3
 80018b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80018b8:	2200      	movs	r2, #0
 80018ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80018bc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80018be:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80018c2:	f7fe fcf5 	bl	80002b0 <__aeabi_uldivmod>
 80018c6:	4602      	mov	r2, r0
 80018c8:	460b      	mov	r3, r1
 80018ca:	4613      	mov	r3, r2
 80018cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80018d0:	4b0d      	ldr	r3, [pc, #52]	@ (8001908 <HAL_RCC_GetSysClockFreq+0x458>)
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	0f1b      	lsrs	r3, r3, #28
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80018de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80018e2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80018e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80018ee:	e003      	b.n	80018f8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018f0:	4b06      	ldr	r3, [pc, #24]	@ (800190c <HAL_RCC_GetSysClockFreq+0x45c>)
 80018f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80018f6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	37b8      	adds	r7, #184	@ 0xb8
 8001900:	46bd      	mov	sp, r7
 8001902:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001906:	bf00      	nop
 8001908:	40023800 	.word	0x40023800
 800190c:	00f42400 	.word	0x00f42400

08001910 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b086      	sub	sp, #24
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d101      	bne.n	8001922 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e28d      	b.n	8001e3e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	2b00      	cmp	r3, #0
 800192c:	f000 8083 	beq.w	8001a36 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001930:	4b94      	ldr	r3, [pc, #592]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	f003 030c 	and.w	r3, r3, #12
 8001938:	2b04      	cmp	r3, #4
 800193a:	d019      	beq.n	8001970 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800193c:	4b91      	ldr	r3, [pc, #580]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f003 030c 	and.w	r3, r3, #12
        || \
 8001944:	2b08      	cmp	r3, #8
 8001946:	d106      	bne.n	8001956 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001948:	4b8e      	ldr	r3, [pc, #568]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001950:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001954:	d00c      	beq.n	8001970 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001956:	4b8b      	ldr	r3, [pc, #556]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800195e:	2b0c      	cmp	r3, #12
 8001960:	d112      	bne.n	8001988 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001962:	4b88      	ldr	r3, [pc, #544]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800196a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800196e:	d10b      	bne.n	8001988 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001970:	4b84      	ldr	r3, [pc, #528]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d05b      	beq.n	8001a34 <HAL_RCC_OscConfig+0x124>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d157      	bne.n	8001a34 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	e25a      	b.n	8001e3e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001990:	d106      	bne.n	80019a0 <HAL_RCC_OscConfig+0x90>
 8001992:	4b7c      	ldr	r3, [pc, #496]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a7b      	ldr	r2, [pc, #492]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800199c:	6013      	str	r3, [r2, #0]
 800199e:	e01d      	b.n	80019dc <HAL_RCC_OscConfig+0xcc>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019a8:	d10c      	bne.n	80019c4 <HAL_RCC_OscConfig+0xb4>
 80019aa:	4b76      	ldr	r3, [pc, #472]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a75      	ldr	r2, [pc, #468]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 80019b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019b4:	6013      	str	r3, [r2, #0]
 80019b6:	4b73      	ldr	r3, [pc, #460]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a72      	ldr	r2, [pc, #456]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 80019bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019c0:	6013      	str	r3, [r2, #0]
 80019c2:	e00b      	b.n	80019dc <HAL_RCC_OscConfig+0xcc>
 80019c4:	4b6f      	ldr	r3, [pc, #444]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a6e      	ldr	r2, [pc, #440]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 80019ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019ce:	6013      	str	r3, [r2, #0]
 80019d0:	4b6c      	ldr	r3, [pc, #432]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a6b      	ldr	r2, [pc, #428]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 80019d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d013      	beq.n	8001a0c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019e4:	f7ff f996 	bl	8000d14 <HAL_GetTick>
 80019e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ea:	e008      	b.n	80019fe <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019ec:	f7ff f992 	bl	8000d14 <HAL_GetTick>
 80019f0:	4602      	mov	r2, r0
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	2b64      	cmp	r3, #100	@ 0x64
 80019f8:	d901      	bls.n	80019fe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e21f      	b.n	8001e3e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019fe:	4b61      	ldr	r3, [pc, #388]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d0f0      	beq.n	80019ec <HAL_RCC_OscConfig+0xdc>
 8001a0a:	e014      	b.n	8001a36 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a0c:	f7ff f982 	bl	8000d14 <HAL_GetTick>
 8001a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a12:	e008      	b.n	8001a26 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a14:	f7ff f97e 	bl	8000d14 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b64      	cmp	r3, #100	@ 0x64
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e20b      	b.n	8001e3e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a26:	4b57      	ldr	r3, [pc, #348]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d1f0      	bne.n	8001a14 <HAL_RCC_OscConfig+0x104>
 8001a32:	e000      	b.n	8001a36 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d06f      	beq.n	8001b22 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001a42:	4b50      	ldr	r3, [pc, #320]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f003 030c 	and.w	r3, r3, #12
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d017      	beq.n	8001a7e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001a4e:	4b4d      	ldr	r3, [pc, #308]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	f003 030c 	and.w	r3, r3, #12
        || \
 8001a56:	2b08      	cmp	r3, #8
 8001a58:	d105      	bne.n	8001a66 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001a5a:	4b4a      	ldr	r3, [pc, #296]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d00b      	beq.n	8001a7e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a66:	4b47      	ldr	r3, [pc, #284]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001a6e:	2b0c      	cmp	r3, #12
 8001a70:	d11c      	bne.n	8001aac <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a72:	4b44      	ldr	r3, [pc, #272]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d116      	bne.n	8001aac <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a7e:	4b41      	ldr	r3, [pc, #260]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 0302 	and.w	r3, r3, #2
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d005      	beq.n	8001a96 <HAL_RCC_OscConfig+0x186>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d001      	beq.n	8001a96 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e1d3      	b.n	8001e3e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a96:	4b3b      	ldr	r3, [pc, #236]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	691b      	ldr	r3, [r3, #16]
 8001aa2:	00db      	lsls	r3, r3, #3
 8001aa4:	4937      	ldr	r1, [pc, #220]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aaa:	e03a      	b.n	8001b22 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d020      	beq.n	8001af6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ab4:	4b34      	ldr	r3, [pc, #208]	@ (8001b88 <HAL_RCC_OscConfig+0x278>)
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aba:	f7ff f92b 	bl	8000d14 <HAL_GetTick>
 8001abe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ac0:	e008      	b.n	8001ad4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ac2:	f7ff f927 	bl	8000d14 <HAL_GetTick>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	1ad3      	subs	r3, r2, r3
 8001acc:	2b02      	cmp	r3, #2
 8001ace:	d901      	bls.n	8001ad4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	e1b4      	b.n	8001e3e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ad4:	4b2b      	ldr	r3, [pc, #172]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0302 	and.w	r3, r3, #2
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d0f0      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ae0:	4b28      	ldr	r3, [pc, #160]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	691b      	ldr	r3, [r3, #16]
 8001aec:	00db      	lsls	r3, r3, #3
 8001aee:	4925      	ldr	r1, [pc, #148]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001af0:	4313      	orrs	r3, r2
 8001af2:	600b      	str	r3, [r1, #0]
 8001af4:	e015      	b.n	8001b22 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001af6:	4b24      	ldr	r3, [pc, #144]	@ (8001b88 <HAL_RCC_OscConfig+0x278>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001afc:	f7ff f90a 	bl	8000d14 <HAL_GetTick>
 8001b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b02:	e008      	b.n	8001b16 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b04:	f7ff f906 	bl	8000d14 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e193      	b.n	8001e3e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b16:	4b1b      	ldr	r3, [pc, #108]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0302 	and.w	r3, r3, #2
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d1f0      	bne.n	8001b04 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0308 	and.w	r3, r3, #8
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d036      	beq.n	8001b9c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	695b      	ldr	r3, [r3, #20]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d016      	beq.n	8001b64 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b36:	4b15      	ldr	r3, [pc, #84]	@ (8001b8c <HAL_RCC_OscConfig+0x27c>)
 8001b38:	2201      	movs	r2, #1
 8001b3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b3c:	f7ff f8ea 	bl	8000d14 <HAL_GetTick>
 8001b40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b42:	e008      	b.n	8001b56 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b44:	f7ff f8e6 	bl	8000d14 <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e173      	b.n	8001e3e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b56:	4b0b      	ldr	r3, [pc, #44]	@ (8001b84 <HAL_RCC_OscConfig+0x274>)
 8001b58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b5a:	f003 0302 	and.w	r3, r3, #2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d0f0      	beq.n	8001b44 <HAL_RCC_OscConfig+0x234>
 8001b62:	e01b      	b.n	8001b9c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b64:	4b09      	ldr	r3, [pc, #36]	@ (8001b8c <HAL_RCC_OscConfig+0x27c>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b6a:	f7ff f8d3 	bl	8000d14 <HAL_GetTick>
 8001b6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b70:	e00e      	b.n	8001b90 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b72:	f7ff f8cf 	bl	8000d14 <HAL_GetTick>
 8001b76:	4602      	mov	r2, r0
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d907      	bls.n	8001b90 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e15c      	b.n	8001e3e <HAL_RCC_OscConfig+0x52e>
 8001b84:	40023800 	.word	0x40023800
 8001b88:	42470000 	.word	0x42470000
 8001b8c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b90:	4b8a      	ldr	r3, [pc, #552]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001b92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b94:	f003 0302 	and.w	r3, r3, #2
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d1ea      	bne.n	8001b72 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 0304 	and.w	r3, r3, #4
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	f000 8097 	beq.w	8001cd8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001baa:	2300      	movs	r3, #0
 8001bac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bae:	4b83      	ldr	r3, [pc, #524]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d10f      	bne.n	8001bda <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60bb      	str	r3, [r7, #8]
 8001bbe:	4b7f      	ldr	r3, [pc, #508]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc2:	4a7e      	ldr	r2, [pc, #504]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001bc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bca:	4b7c      	ldr	r3, [pc, #496]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bd2:	60bb      	str	r3, [r7, #8]
 8001bd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bda:	4b79      	ldr	r3, [pc, #484]	@ (8001dc0 <HAL_RCC_OscConfig+0x4b0>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d118      	bne.n	8001c18 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001be6:	4b76      	ldr	r3, [pc, #472]	@ (8001dc0 <HAL_RCC_OscConfig+0x4b0>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a75      	ldr	r2, [pc, #468]	@ (8001dc0 <HAL_RCC_OscConfig+0x4b0>)
 8001bec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bf0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bf2:	f7ff f88f 	bl	8000d14 <HAL_GetTick>
 8001bf6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bf8:	e008      	b.n	8001c0c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bfa:	f7ff f88b 	bl	8000d14 <HAL_GetTick>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d901      	bls.n	8001c0c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	e118      	b.n	8001e3e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c0c:	4b6c      	ldr	r3, [pc, #432]	@ (8001dc0 <HAL_RCC_OscConfig+0x4b0>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d0f0      	beq.n	8001bfa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d106      	bne.n	8001c2e <HAL_RCC_OscConfig+0x31e>
 8001c20:	4b66      	ldr	r3, [pc, #408]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001c22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c24:	4a65      	ldr	r2, [pc, #404]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001c26:	f043 0301 	orr.w	r3, r3, #1
 8001c2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c2c:	e01c      	b.n	8001c68 <HAL_RCC_OscConfig+0x358>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	2b05      	cmp	r3, #5
 8001c34:	d10c      	bne.n	8001c50 <HAL_RCC_OscConfig+0x340>
 8001c36:	4b61      	ldr	r3, [pc, #388]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001c38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c3a:	4a60      	ldr	r2, [pc, #384]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001c3c:	f043 0304 	orr.w	r3, r3, #4
 8001c40:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c42:	4b5e      	ldr	r3, [pc, #376]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001c44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c46:	4a5d      	ldr	r2, [pc, #372]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001c48:	f043 0301 	orr.w	r3, r3, #1
 8001c4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c4e:	e00b      	b.n	8001c68 <HAL_RCC_OscConfig+0x358>
 8001c50:	4b5a      	ldr	r3, [pc, #360]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001c52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c54:	4a59      	ldr	r2, [pc, #356]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001c56:	f023 0301 	bic.w	r3, r3, #1
 8001c5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c5c:	4b57      	ldr	r3, [pc, #348]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001c5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c60:	4a56      	ldr	r2, [pc, #344]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001c62:	f023 0304 	bic.w	r3, r3, #4
 8001c66:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d015      	beq.n	8001c9c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c70:	f7ff f850 	bl	8000d14 <HAL_GetTick>
 8001c74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c76:	e00a      	b.n	8001c8e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c78:	f7ff f84c 	bl	8000d14 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d901      	bls.n	8001c8e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e0d7      	b.n	8001e3e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c8e:	4b4b      	ldr	r3, [pc, #300]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001c90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c92:	f003 0302 	and.w	r3, r3, #2
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d0ee      	beq.n	8001c78 <HAL_RCC_OscConfig+0x368>
 8001c9a:	e014      	b.n	8001cc6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c9c:	f7ff f83a 	bl	8000d14 <HAL_GetTick>
 8001ca0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ca2:	e00a      	b.n	8001cba <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ca4:	f7ff f836 	bl	8000d14 <HAL_GetTick>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d901      	bls.n	8001cba <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e0c1      	b.n	8001e3e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cba:	4b40      	ldr	r3, [pc, #256]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001cbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d1ee      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001cc6:	7dfb      	ldrb	r3, [r7, #23]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d105      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ccc:	4b3b      	ldr	r3, [pc, #236]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd0:	4a3a      	ldr	r2, [pc, #232]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001cd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001cd6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	f000 80ad 	beq.w	8001e3c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ce2:	4b36      	ldr	r3, [pc, #216]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f003 030c 	and.w	r3, r3, #12
 8001cea:	2b08      	cmp	r3, #8
 8001cec:	d060      	beq.n	8001db0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	699b      	ldr	r3, [r3, #24]
 8001cf2:	2b02      	cmp	r3, #2
 8001cf4:	d145      	bne.n	8001d82 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cf6:	4b33      	ldr	r3, [pc, #204]	@ (8001dc4 <HAL_RCC_OscConfig+0x4b4>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cfc:	f7ff f80a 	bl	8000d14 <HAL_GetTick>
 8001d00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d02:	e008      	b.n	8001d16 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d04:	f7ff f806 	bl	8000d14 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d901      	bls.n	8001d16 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001d12:	2303      	movs	r3, #3
 8001d14:	e093      	b.n	8001e3e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d16:	4b29      	ldr	r3, [pc, #164]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d1f0      	bne.n	8001d04 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	69da      	ldr	r2, [r3, #28]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6a1b      	ldr	r3, [r3, #32]
 8001d2a:	431a      	orrs	r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d30:	019b      	lsls	r3, r3, #6
 8001d32:	431a      	orrs	r2, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d38:	085b      	lsrs	r3, r3, #1
 8001d3a:	3b01      	subs	r3, #1
 8001d3c:	041b      	lsls	r3, r3, #16
 8001d3e:	431a      	orrs	r2, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d44:	061b      	lsls	r3, r3, #24
 8001d46:	431a      	orrs	r2, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4c:	071b      	lsls	r3, r3, #28
 8001d4e:	491b      	ldr	r1, [pc, #108]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001d50:	4313      	orrs	r3, r2
 8001d52:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d54:	4b1b      	ldr	r3, [pc, #108]	@ (8001dc4 <HAL_RCC_OscConfig+0x4b4>)
 8001d56:	2201      	movs	r2, #1
 8001d58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d5a:	f7fe ffdb 	bl	8000d14 <HAL_GetTick>
 8001d5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d60:	e008      	b.n	8001d74 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d62:	f7fe ffd7 	bl	8000d14 <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	2b02      	cmp	r3, #2
 8001d6e:	d901      	bls.n	8001d74 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001d70:	2303      	movs	r3, #3
 8001d72:	e064      	b.n	8001e3e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d74:	4b11      	ldr	r3, [pc, #68]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d0f0      	beq.n	8001d62 <HAL_RCC_OscConfig+0x452>
 8001d80:	e05c      	b.n	8001e3c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d82:	4b10      	ldr	r3, [pc, #64]	@ (8001dc4 <HAL_RCC_OscConfig+0x4b4>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d88:	f7fe ffc4 	bl	8000d14 <HAL_GetTick>
 8001d8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d8e:	e008      	b.n	8001da2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d90:	f7fe ffc0 	bl	8000d14 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e04d      	b.n	8001e3e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001da2:	4b06      	ldr	r3, [pc, #24]	@ (8001dbc <HAL_RCC_OscConfig+0x4ac>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d1f0      	bne.n	8001d90 <HAL_RCC_OscConfig+0x480>
 8001dae:	e045      	b.n	8001e3c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	699b      	ldr	r3, [r3, #24]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d107      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e040      	b.n	8001e3e <HAL_RCC_OscConfig+0x52e>
 8001dbc:	40023800 	.word	0x40023800
 8001dc0:	40007000 	.word	0x40007000
 8001dc4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001dc8:	4b1f      	ldr	r3, [pc, #124]	@ (8001e48 <HAL_RCC_OscConfig+0x538>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	699b      	ldr	r3, [r3, #24]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d030      	beq.n	8001e38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d129      	bne.n	8001e38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dee:	429a      	cmp	r2, r3
 8001df0:	d122      	bne.n	8001e38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001df2:	68fa      	ldr	r2, [r7, #12]
 8001df4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001df8:	4013      	ands	r3, r2
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001dfe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d119      	bne.n	8001e38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e0e:	085b      	lsrs	r3, r3, #1
 8001e10:	3b01      	subs	r3, #1
 8001e12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d10f      	bne.n	8001e38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d107      	bne.n	8001e38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d001      	beq.n	8001e3c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e000      	b.n	8001e3e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001e3c:	2300      	movs	r3, #0
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3718      	adds	r7, #24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40023800 	.word	0x40023800

08001e4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d101      	bne.n	8001e5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e041      	b.n	8001ee2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d106      	bne.n	8001e78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f000 f839 	bl	8001eea <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2202      	movs	r2, #2
 8001e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	3304      	adds	r3, #4
 8001e88:	4619      	mov	r1, r3
 8001e8a:	4610      	mov	r0, r2
 8001e8c:	f000 f9c0 	bl	8002210 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2201      	movs	r2, #1
 8001e94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2201      	movs	r2, #1
 8001ebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001eea:	b480      	push	{r7}
 8001eec:	b083      	sub	sp, #12
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001ef2:	bf00      	nop
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
	...

08001f00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d001      	beq.n	8001f18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e04e      	b.n	8001fb6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2202      	movs	r2, #2
 8001f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	68da      	ldr	r2, [r3, #12]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f042 0201 	orr.w	r2, r2, #1
 8001f2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a23      	ldr	r2, [pc, #140]	@ (8001fc4 <HAL_TIM_Base_Start_IT+0xc4>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d022      	beq.n	8001f80 <HAL_TIM_Base_Start_IT+0x80>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f42:	d01d      	beq.n	8001f80 <HAL_TIM_Base_Start_IT+0x80>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a1f      	ldr	r2, [pc, #124]	@ (8001fc8 <HAL_TIM_Base_Start_IT+0xc8>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d018      	beq.n	8001f80 <HAL_TIM_Base_Start_IT+0x80>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a1e      	ldr	r2, [pc, #120]	@ (8001fcc <HAL_TIM_Base_Start_IT+0xcc>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d013      	beq.n	8001f80 <HAL_TIM_Base_Start_IT+0x80>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a1c      	ldr	r2, [pc, #112]	@ (8001fd0 <HAL_TIM_Base_Start_IT+0xd0>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d00e      	beq.n	8001f80 <HAL_TIM_Base_Start_IT+0x80>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a1b      	ldr	r2, [pc, #108]	@ (8001fd4 <HAL_TIM_Base_Start_IT+0xd4>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d009      	beq.n	8001f80 <HAL_TIM_Base_Start_IT+0x80>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a19      	ldr	r2, [pc, #100]	@ (8001fd8 <HAL_TIM_Base_Start_IT+0xd8>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d004      	beq.n	8001f80 <HAL_TIM_Base_Start_IT+0x80>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a18      	ldr	r2, [pc, #96]	@ (8001fdc <HAL_TIM_Base_Start_IT+0xdc>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d111      	bne.n	8001fa4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f003 0307 	and.w	r3, r3, #7
 8001f8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	2b06      	cmp	r3, #6
 8001f90:	d010      	beq.n	8001fb4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f042 0201 	orr.w	r2, r2, #1
 8001fa0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fa2:	e007      	b.n	8001fb4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f042 0201 	orr.w	r2, r2, #1
 8001fb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3714      	adds	r7, #20
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	40010000 	.word	0x40010000
 8001fc8:	40000400 	.word	0x40000400
 8001fcc:	40000800 	.word	0x40000800
 8001fd0:	40000c00 	.word	0x40000c00
 8001fd4:	40010400 	.word	0x40010400
 8001fd8:	40014000 	.word	0x40014000
 8001fdc:	40001800 	.word	0x40001800

08001fe0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	691b      	ldr	r3, [r3, #16]
 8001ff6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	f003 0302 	and.w	r3, r3, #2
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d020      	beq.n	8002044 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	f003 0302 	and.w	r3, r3, #2
 8002008:	2b00      	cmp	r3, #0
 800200a:	d01b      	beq.n	8002044 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f06f 0202 	mvn.w	r2, #2
 8002014:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2201      	movs	r2, #1
 800201a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	699b      	ldr	r3, [r3, #24]
 8002022:	f003 0303 	and.w	r3, r3, #3
 8002026:	2b00      	cmp	r3, #0
 8002028:	d003      	beq.n	8002032 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f000 f8d2 	bl	80021d4 <HAL_TIM_IC_CaptureCallback>
 8002030:	e005      	b.n	800203e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 f8c4 	bl	80021c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f000 f8d5 	bl	80021e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2200      	movs	r2, #0
 8002042:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	f003 0304 	and.w	r3, r3, #4
 800204a:	2b00      	cmp	r3, #0
 800204c:	d020      	beq.n	8002090 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	f003 0304 	and.w	r3, r3, #4
 8002054:	2b00      	cmp	r3, #0
 8002056:	d01b      	beq.n	8002090 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f06f 0204 	mvn.w	r2, #4
 8002060:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2202      	movs	r2, #2
 8002066:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	699b      	ldr	r3, [r3, #24]
 800206e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002072:	2b00      	cmp	r3, #0
 8002074:	d003      	beq.n	800207e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f000 f8ac 	bl	80021d4 <HAL_TIM_IC_CaptureCallback>
 800207c:	e005      	b.n	800208a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 f89e 	bl	80021c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f000 f8af 	bl	80021e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	f003 0308 	and.w	r3, r3, #8
 8002096:	2b00      	cmp	r3, #0
 8002098:	d020      	beq.n	80020dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	f003 0308 	and.w	r3, r3, #8
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d01b      	beq.n	80020dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f06f 0208 	mvn.w	r2, #8
 80020ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2204      	movs	r2, #4
 80020b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	69db      	ldr	r3, [r3, #28]
 80020ba:	f003 0303 	and.w	r3, r3, #3
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d003      	beq.n	80020ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f000 f886 	bl	80021d4 <HAL_TIM_IC_CaptureCallback>
 80020c8:	e005      	b.n	80020d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f000 f878 	bl	80021c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f000 f889 	bl	80021e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	f003 0310 	and.w	r3, r3, #16
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d020      	beq.n	8002128 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	f003 0310 	and.w	r3, r3, #16
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d01b      	beq.n	8002128 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f06f 0210 	mvn.w	r2, #16
 80020f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2208      	movs	r2, #8
 80020fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	69db      	ldr	r3, [r3, #28]
 8002106:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800210a:	2b00      	cmp	r3, #0
 800210c:	d003      	beq.n	8002116 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f000 f860 	bl	80021d4 <HAL_TIM_IC_CaptureCallback>
 8002114:	e005      	b.n	8002122 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f000 f852 	bl	80021c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f000 f863 	bl	80021e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	2b00      	cmp	r3, #0
 8002130:	d00c      	beq.n	800214c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	f003 0301 	and.w	r3, r3, #1
 8002138:	2b00      	cmp	r3, #0
 800213a:	d007      	beq.n	800214c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f06f 0201 	mvn.w	r2, #1
 8002144:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f7fe fbae 	bl	80008a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002152:	2b00      	cmp	r3, #0
 8002154:	d00c      	beq.n	8002170 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800215c:	2b00      	cmp	r3, #0
 800215e:	d007      	beq.n	8002170 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002168:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f000 f900 	bl	8002370 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002176:	2b00      	cmp	r3, #0
 8002178:	d00c      	beq.n	8002194 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002180:	2b00      	cmp	r3, #0
 8002182:	d007      	beq.n	8002194 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800218c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f000 f834 	bl	80021fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	f003 0320 	and.w	r3, r3, #32
 800219a:	2b00      	cmp	r3, #0
 800219c:	d00c      	beq.n	80021b8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f003 0320 	and.w	r3, r3, #32
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d007      	beq.n	80021b8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f06f 0220 	mvn.w	r2, #32
 80021b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f000 f8d2 	bl	800235c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021b8:	bf00      	nop
 80021ba:	3710      	adds	r7, #16
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}

080021c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80021dc:	bf00      	nop
 80021de:	370c      	adds	r7, #12
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr

080021e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80021f0:	bf00      	nop
 80021f2:	370c      	adds	r7, #12
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr

080021fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002210:	b480      	push	{r7}
 8002212:	b085      	sub	sp, #20
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	4a43      	ldr	r2, [pc, #268]	@ (8002330 <TIM_Base_SetConfig+0x120>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d013      	beq.n	8002250 <TIM_Base_SetConfig+0x40>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800222e:	d00f      	beq.n	8002250 <TIM_Base_SetConfig+0x40>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4a40      	ldr	r2, [pc, #256]	@ (8002334 <TIM_Base_SetConfig+0x124>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d00b      	beq.n	8002250 <TIM_Base_SetConfig+0x40>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	4a3f      	ldr	r2, [pc, #252]	@ (8002338 <TIM_Base_SetConfig+0x128>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d007      	beq.n	8002250 <TIM_Base_SetConfig+0x40>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	4a3e      	ldr	r2, [pc, #248]	@ (800233c <TIM_Base_SetConfig+0x12c>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d003      	beq.n	8002250 <TIM_Base_SetConfig+0x40>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	4a3d      	ldr	r2, [pc, #244]	@ (8002340 <TIM_Base_SetConfig+0x130>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d108      	bne.n	8002262 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002256:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	68fa      	ldr	r2, [r7, #12]
 800225e:	4313      	orrs	r3, r2
 8002260:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a32      	ldr	r2, [pc, #200]	@ (8002330 <TIM_Base_SetConfig+0x120>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d02b      	beq.n	80022c2 <TIM_Base_SetConfig+0xb2>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002270:	d027      	beq.n	80022c2 <TIM_Base_SetConfig+0xb2>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4a2f      	ldr	r2, [pc, #188]	@ (8002334 <TIM_Base_SetConfig+0x124>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d023      	beq.n	80022c2 <TIM_Base_SetConfig+0xb2>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a2e      	ldr	r2, [pc, #184]	@ (8002338 <TIM_Base_SetConfig+0x128>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d01f      	beq.n	80022c2 <TIM_Base_SetConfig+0xb2>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a2d      	ldr	r2, [pc, #180]	@ (800233c <TIM_Base_SetConfig+0x12c>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d01b      	beq.n	80022c2 <TIM_Base_SetConfig+0xb2>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a2c      	ldr	r2, [pc, #176]	@ (8002340 <TIM_Base_SetConfig+0x130>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d017      	beq.n	80022c2 <TIM_Base_SetConfig+0xb2>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a2b      	ldr	r2, [pc, #172]	@ (8002344 <TIM_Base_SetConfig+0x134>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d013      	beq.n	80022c2 <TIM_Base_SetConfig+0xb2>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a2a      	ldr	r2, [pc, #168]	@ (8002348 <TIM_Base_SetConfig+0x138>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d00f      	beq.n	80022c2 <TIM_Base_SetConfig+0xb2>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a29      	ldr	r2, [pc, #164]	@ (800234c <TIM_Base_SetConfig+0x13c>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d00b      	beq.n	80022c2 <TIM_Base_SetConfig+0xb2>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a28      	ldr	r2, [pc, #160]	@ (8002350 <TIM_Base_SetConfig+0x140>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d007      	beq.n	80022c2 <TIM_Base_SetConfig+0xb2>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a27      	ldr	r2, [pc, #156]	@ (8002354 <TIM_Base_SetConfig+0x144>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d003      	beq.n	80022c2 <TIM_Base_SetConfig+0xb2>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a26      	ldr	r2, [pc, #152]	@ (8002358 <TIM_Base_SetConfig+0x148>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d108      	bne.n	80022d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	695b      	ldr	r3, [r3, #20]
 80022de:	4313      	orrs	r3, r2
 80022e0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	689a      	ldr	r2, [r3, #8]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a0e      	ldr	r2, [pc, #56]	@ (8002330 <TIM_Base_SetConfig+0x120>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d003      	beq.n	8002302 <TIM_Base_SetConfig+0xf2>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a10      	ldr	r2, [pc, #64]	@ (8002340 <TIM_Base_SetConfig+0x130>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d103      	bne.n	800230a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	691a      	ldr	r2, [r3, #16]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f043 0204 	orr.w	r2, r3, #4
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2201      	movs	r2, #1
 800231a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	68fa      	ldr	r2, [r7, #12]
 8002320:	601a      	str	r2, [r3, #0]
}
 8002322:	bf00      	nop
 8002324:	3714      	adds	r7, #20
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	40010000 	.word	0x40010000
 8002334:	40000400 	.word	0x40000400
 8002338:	40000800 	.word	0x40000800
 800233c:	40000c00 	.word	0x40000c00
 8002340:	40010400 	.word	0x40010400
 8002344:	40014000 	.word	0x40014000
 8002348:	40014400 	.word	0x40014400
 800234c:	40014800 	.word	0x40014800
 8002350:	40001800 	.word	0x40001800
 8002354:	40001c00 	.word	0x40001c00
 8002358:	40002000 	.word	0x40002000

0800235c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002364:	bf00      	nop
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr

08002370 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002378:	bf00      	nop
 800237a:	370c      	adds	r7, #12
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d101      	bne.n	8002396 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e042      	b.n	800241c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800239c:	b2db      	uxtb	r3, r3
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d106      	bne.n	80023b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f7fe fabc 	bl	8000928 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2224      	movs	r2, #36	@ 0x24
 80023b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	68da      	ldr	r2, [r3, #12]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80023c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f000 f82b 	bl	8002424 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	691a      	ldr	r2, [r3, #16]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80023dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	695a      	ldr	r2, [r3, #20]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80023ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	68da      	ldr	r2, [r3, #12]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80023fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2220      	movs	r2, #32
 8002408:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2220      	movs	r2, #32
 8002410:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	3708      	adds	r7, #8
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002424:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002428:	b0c0      	sub	sp, #256	@ 0x100
 800242a:	af00      	add	r7, sp, #0
 800242c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	691b      	ldr	r3, [r3, #16]
 8002438:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800243c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002440:	68d9      	ldr	r1, [r3, #12]
 8002442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	ea40 0301 	orr.w	r3, r0, r1
 800244c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800244e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002452:	689a      	ldr	r2, [r3, #8]
 8002454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002458:	691b      	ldr	r3, [r3, #16]
 800245a:	431a      	orrs	r2, r3
 800245c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002460:	695b      	ldr	r3, [r3, #20]
 8002462:	431a      	orrs	r2, r3
 8002464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002468:	69db      	ldr	r3, [r3, #28]
 800246a:	4313      	orrs	r3, r2
 800246c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800247c:	f021 010c 	bic.w	r1, r1, #12
 8002480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800248a:	430b      	orrs	r3, r1
 800248c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800248e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	695b      	ldr	r3, [r3, #20]
 8002496:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800249a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800249e:	6999      	ldr	r1, [r3, #24]
 80024a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	ea40 0301 	orr.w	r3, r0, r1
 80024aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80024ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	4b8f      	ldr	r3, [pc, #572]	@ (80026f0 <UART_SetConfig+0x2cc>)
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d005      	beq.n	80024c4 <UART_SetConfig+0xa0>
 80024b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	4b8d      	ldr	r3, [pc, #564]	@ (80026f4 <UART_SetConfig+0x2d0>)
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d104      	bne.n	80024ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80024c4:	f7fe ffae 	bl	8001424 <HAL_RCC_GetPCLK2Freq>
 80024c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80024cc:	e003      	b.n	80024d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80024ce:	f7fe ff95 	bl	80013fc <HAL_RCC_GetPCLK1Freq>
 80024d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024da:	69db      	ldr	r3, [r3, #28]
 80024dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80024e0:	f040 810c 	bne.w	80026fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80024e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80024e8:	2200      	movs	r2, #0
 80024ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80024ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80024f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80024f6:	4622      	mov	r2, r4
 80024f8:	462b      	mov	r3, r5
 80024fa:	1891      	adds	r1, r2, r2
 80024fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80024fe:	415b      	adcs	r3, r3
 8002500:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002502:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002506:	4621      	mov	r1, r4
 8002508:	eb12 0801 	adds.w	r8, r2, r1
 800250c:	4629      	mov	r1, r5
 800250e:	eb43 0901 	adc.w	r9, r3, r1
 8002512:	f04f 0200 	mov.w	r2, #0
 8002516:	f04f 0300 	mov.w	r3, #0
 800251a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800251e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002522:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002526:	4690      	mov	r8, r2
 8002528:	4699      	mov	r9, r3
 800252a:	4623      	mov	r3, r4
 800252c:	eb18 0303 	adds.w	r3, r8, r3
 8002530:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002534:	462b      	mov	r3, r5
 8002536:	eb49 0303 	adc.w	r3, r9, r3
 800253a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800253e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800254a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800254e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002552:	460b      	mov	r3, r1
 8002554:	18db      	adds	r3, r3, r3
 8002556:	653b      	str	r3, [r7, #80]	@ 0x50
 8002558:	4613      	mov	r3, r2
 800255a:	eb42 0303 	adc.w	r3, r2, r3
 800255e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002560:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002564:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002568:	f7fd fea2 	bl	80002b0 <__aeabi_uldivmod>
 800256c:	4602      	mov	r2, r0
 800256e:	460b      	mov	r3, r1
 8002570:	4b61      	ldr	r3, [pc, #388]	@ (80026f8 <UART_SetConfig+0x2d4>)
 8002572:	fba3 2302 	umull	r2, r3, r3, r2
 8002576:	095b      	lsrs	r3, r3, #5
 8002578:	011c      	lsls	r4, r3, #4
 800257a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800257e:	2200      	movs	r2, #0
 8002580:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002584:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002588:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800258c:	4642      	mov	r2, r8
 800258e:	464b      	mov	r3, r9
 8002590:	1891      	adds	r1, r2, r2
 8002592:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002594:	415b      	adcs	r3, r3
 8002596:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002598:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800259c:	4641      	mov	r1, r8
 800259e:	eb12 0a01 	adds.w	sl, r2, r1
 80025a2:	4649      	mov	r1, r9
 80025a4:	eb43 0b01 	adc.w	fp, r3, r1
 80025a8:	f04f 0200 	mov.w	r2, #0
 80025ac:	f04f 0300 	mov.w	r3, #0
 80025b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80025b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80025b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80025bc:	4692      	mov	sl, r2
 80025be:	469b      	mov	fp, r3
 80025c0:	4643      	mov	r3, r8
 80025c2:	eb1a 0303 	adds.w	r3, sl, r3
 80025c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80025ca:	464b      	mov	r3, r9
 80025cc:	eb4b 0303 	adc.w	r3, fp, r3
 80025d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80025d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80025e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80025e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80025e8:	460b      	mov	r3, r1
 80025ea:	18db      	adds	r3, r3, r3
 80025ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80025ee:	4613      	mov	r3, r2
 80025f0:	eb42 0303 	adc.w	r3, r2, r3
 80025f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80025f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80025fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80025fe:	f7fd fe57 	bl	80002b0 <__aeabi_uldivmod>
 8002602:	4602      	mov	r2, r0
 8002604:	460b      	mov	r3, r1
 8002606:	4611      	mov	r1, r2
 8002608:	4b3b      	ldr	r3, [pc, #236]	@ (80026f8 <UART_SetConfig+0x2d4>)
 800260a:	fba3 2301 	umull	r2, r3, r3, r1
 800260e:	095b      	lsrs	r3, r3, #5
 8002610:	2264      	movs	r2, #100	@ 0x64
 8002612:	fb02 f303 	mul.w	r3, r2, r3
 8002616:	1acb      	subs	r3, r1, r3
 8002618:	00db      	lsls	r3, r3, #3
 800261a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800261e:	4b36      	ldr	r3, [pc, #216]	@ (80026f8 <UART_SetConfig+0x2d4>)
 8002620:	fba3 2302 	umull	r2, r3, r3, r2
 8002624:	095b      	lsrs	r3, r3, #5
 8002626:	005b      	lsls	r3, r3, #1
 8002628:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800262c:	441c      	add	r4, r3
 800262e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002632:	2200      	movs	r2, #0
 8002634:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002638:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800263c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002640:	4642      	mov	r2, r8
 8002642:	464b      	mov	r3, r9
 8002644:	1891      	adds	r1, r2, r2
 8002646:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002648:	415b      	adcs	r3, r3
 800264a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800264c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002650:	4641      	mov	r1, r8
 8002652:	1851      	adds	r1, r2, r1
 8002654:	6339      	str	r1, [r7, #48]	@ 0x30
 8002656:	4649      	mov	r1, r9
 8002658:	414b      	adcs	r3, r1
 800265a:	637b      	str	r3, [r7, #52]	@ 0x34
 800265c:	f04f 0200 	mov.w	r2, #0
 8002660:	f04f 0300 	mov.w	r3, #0
 8002664:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002668:	4659      	mov	r1, fp
 800266a:	00cb      	lsls	r3, r1, #3
 800266c:	4651      	mov	r1, sl
 800266e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002672:	4651      	mov	r1, sl
 8002674:	00ca      	lsls	r2, r1, #3
 8002676:	4610      	mov	r0, r2
 8002678:	4619      	mov	r1, r3
 800267a:	4603      	mov	r3, r0
 800267c:	4642      	mov	r2, r8
 800267e:	189b      	adds	r3, r3, r2
 8002680:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002684:	464b      	mov	r3, r9
 8002686:	460a      	mov	r2, r1
 8002688:	eb42 0303 	adc.w	r3, r2, r3
 800268c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800269c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80026a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80026a4:	460b      	mov	r3, r1
 80026a6:	18db      	adds	r3, r3, r3
 80026a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026aa:	4613      	mov	r3, r2
 80026ac:	eb42 0303 	adc.w	r3, r2, r3
 80026b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80026b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80026ba:	f7fd fdf9 	bl	80002b0 <__aeabi_uldivmod>
 80026be:	4602      	mov	r2, r0
 80026c0:	460b      	mov	r3, r1
 80026c2:	4b0d      	ldr	r3, [pc, #52]	@ (80026f8 <UART_SetConfig+0x2d4>)
 80026c4:	fba3 1302 	umull	r1, r3, r3, r2
 80026c8:	095b      	lsrs	r3, r3, #5
 80026ca:	2164      	movs	r1, #100	@ 0x64
 80026cc:	fb01 f303 	mul.w	r3, r1, r3
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	00db      	lsls	r3, r3, #3
 80026d4:	3332      	adds	r3, #50	@ 0x32
 80026d6:	4a08      	ldr	r2, [pc, #32]	@ (80026f8 <UART_SetConfig+0x2d4>)
 80026d8:	fba2 2303 	umull	r2, r3, r2, r3
 80026dc:	095b      	lsrs	r3, r3, #5
 80026de:	f003 0207 	and.w	r2, r3, #7
 80026e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4422      	add	r2, r4
 80026ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80026ec:	e106      	b.n	80028fc <UART_SetConfig+0x4d8>
 80026ee:	bf00      	nop
 80026f0:	40011000 	.word	0x40011000
 80026f4:	40011400 	.word	0x40011400
 80026f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002700:	2200      	movs	r2, #0
 8002702:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002706:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800270a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800270e:	4642      	mov	r2, r8
 8002710:	464b      	mov	r3, r9
 8002712:	1891      	adds	r1, r2, r2
 8002714:	6239      	str	r1, [r7, #32]
 8002716:	415b      	adcs	r3, r3
 8002718:	627b      	str	r3, [r7, #36]	@ 0x24
 800271a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800271e:	4641      	mov	r1, r8
 8002720:	1854      	adds	r4, r2, r1
 8002722:	4649      	mov	r1, r9
 8002724:	eb43 0501 	adc.w	r5, r3, r1
 8002728:	f04f 0200 	mov.w	r2, #0
 800272c:	f04f 0300 	mov.w	r3, #0
 8002730:	00eb      	lsls	r3, r5, #3
 8002732:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002736:	00e2      	lsls	r2, r4, #3
 8002738:	4614      	mov	r4, r2
 800273a:	461d      	mov	r5, r3
 800273c:	4643      	mov	r3, r8
 800273e:	18e3      	adds	r3, r4, r3
 8002740:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002744:	464b      	mov	r3, r9
 8002746:	eb45 0303 	adc.w	r3, r5, r3
 800274a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800274e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800275a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800275e:	f04f 0200 	mov.w	r2, #0
 8002762:	f04f 0300 	mov.w	r3, #0
 8002766:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800276a:	4629      	mov	r1, r5
 800276c:	008b      	lsls	r3, r1, #2
 800276e:	4621      	mov	r1, r4
 8002770:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002774:	4621      	mov	r1, r4
 8002776:	008a      	lsls	r2, r1, #2
 8002778:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800277c:	f7fd fd98 	bl	80002b0 <__aeabi_uldivmod>
 8002780:	4602      	mov	r2, r0
 8002782:	460b      	mov	r3, r1
 8002784:	4b60      	ldr	r3, [pc, #384]	@ (8002908 <UART_SetConfig+0x4e4>)
 8002786:	fba3 2302 	umull	r2, r3, r3, r2
 800278a:	095b      	lsrs	r3, r3, #5
 800278c:	011c      	lsls	r4, r3, #4
 800278e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002792:	2200      	movs	r2, #0
 8002794:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002798:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800279c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80027a0:	4642      	mov	r2, r8
 80027a2:	464b      	mov	r3, r9
 80027a4:	1891      	adds	r1, r2, r2
 80027a6:	61b9      	str	r1, [r7, #24]
 80027a8:	415b      	adcs	r3, r3
 80027aa:	61fb      	str	r3, [r7, #28]
 80027ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027b0:	4641      	mov	r1, r8
 80027b2:	1851      	adds	r1, r2, r1
 80027b4:	6139      	str	r1, [r7, #16]
 80027b6:	4649      	mov	r1, r9
 80027b8:	414b      	adcs	r3, r1
 80027ba:	617b      	str	r3, [r7, #20]
 80027bc:	f04f 0200 	mov.w	r2, #0
 80027c0:	f04f 0300 	mov.w	r3, #0
 80027c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80027c8:	4659      	mov	r1, fp
 80027ca:	00cb      	lsls	r3, r1, #3
 80027cc:	4651      	mov	r1, sl
 80027ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80027d2:	4651      	mov	r1, sl
 80027d4:	00ca      	lsls	r2, r1, #3
 80027d6:	4610      	mov	r0, r2
 80027d8:	4619      	mov	r1, r3
 80027da:	4603      	mov	r3, r0
 80027dc:	4642      	mov	r2, r8
 80027de:	189b      	adds	r3, r3, r2
 80027e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80027e4:	464b      	mov	r3, r9
 80027e6:	460a      	mov	r2, r1
 80027e8:	eb42 0303 	adc.w	r3, r2, r3
 80027ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80027f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80027fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80027fc:	f04f 0200 	mov.w	r2, #0
 8002800:	f04f 0300 	mov.w	r3, #0
 8002804:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002808:	4649      	mov	r1, r9
 800280a:	008b      	lsls	r3, r1, #2
 800280c:	4641      	mov	r1, r8
 800280e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002812:	4641      	mov	r1, r8
 8002814:	008a      	lsls	r2, r1, #2
 8002816:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800281a:	f7fd fd49 	bl	80002b0 <__aeabi_uldivmod>
 800281e:	4602      	mov	r2, r0
 8002820:	460b      	mov	r3, r1
 8002822:	4611      	mov	r1, r2
 8002824:	4b38      	ldr	r3, [pc, #224]	@ (8002908 <UART_SetConfig+0x4e4>)
 8002826:	fba3 2301 	umull	r2, r3, r3, r1
 800282a:	095b      	lsrs	r3, r3, #5
 800282c:	2264      	movs	r2, #100	@ 0x64
 800282e:	fb02 f303 	mul.w	r3, r2, r3
 8002832:	1acb      	subs	r3, r1, r3
 8002834:	011b      	lsls	r3, r3, #4
 8002836:	3332      	adds	r3, #50	@ 0x32
 8002838:	4a33      	ldr	r2, [pc, #204]	@ (8002908 <UART_SetConfig+0x4e4>)
 800283a:	fba2 2303 	umull	r2, r3, r2, r3
 800283e:	095b      	lsrs	r3, r3, #5
 8002840:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002844:	441c      	add	r4, r3
 8002846:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800284a:	2200      	movs	r2, #0
 800284c:	673b      	str	r3, [r7, #112]	@ 0x70
 800284e:	677a      	str	r2, [r7, #116]	@ 0x74
 8002850:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002854:	4642      	mov	r2, r8
 8002856:	464b      	mov	r3, r9
 8002858:	1891      	adds	r1, r2, r2
 800285a:	60b9      	str	r1, [r7, #8]
 800285c:	415b      	adcs	r3, r3
 800285e:	60fb      	str	r3, [r7, #12]
 8002860:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002864:	4641      	mov	r1, r8
 8002866:	1851      	adds	r1, r2, r1
 8002868:	6039      	str	r1, [r7, #0]
 800286a:	4649      	mov	r1, r9
 800286c:	414b      	adcs	r3, r1
 800286e:	607b      	str	r3, [r7, #4]
 8002870:	f04f 0200 	mov.w	r2, #0
 8002874:	f04f 0300 	mov.w	r3, #0
 8002878:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800287c:	4659      	mov	r1, fp
 800287e:	00cb      	lsls	r3, r1, #3
 8002880:	4651      	mov	r1, sl
 8002882:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002886:	4651      	mov	r1, sl
 8002888:	00ca      	lsls	r2, r1, #3
 800288a:	4610      	mov	r0, r2
 800288c:	4619      	mov	r1, r3
 800288e:	4603      	mov	r3, r0
 8002890:	4642      	mov	r2, r8
 8002892:	189b      	adds	r3, r3, r2
 8002894:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002896:	464b      	mov	r3, r9
 8002898:	460a      	mov	r2, r1
 800289a:	eb42 0303 	adc.w	r3, r2, r3
 800289e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80028a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80028aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80028ac:	f04f 0200 	mov.w	r2, #0
 80028b0:	f04f 0300 	mov.w	r3, #0
 80028b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80028b8:	4649      	mov	r1, r9
 80028ba:	008b      	lsls	r3, r1, #2
 80028bc:	4641      	mov	r1, r8
 80028be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80028c2:	4641      	mov	r1, r8
 80028c4:	008a      	lsls	r2, r1, #2
 80028c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80028ca:	f7fd fcf1 	bl	80002b0 <__aeabi_uldivmod>
 80028ce:	4602      	mov	r2, r0
 80028d0:	460b      	mov	r3, r1
 80028d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002908 <UART_SetConfig+0x4e4>)
 80028d4:	fba3 1302 	umull	r1, r3, r3, r2
 80028d8:	095b      	lsrs	r3, r3, #5
 80028da:	2164      	movs	r1, #100	@ 0x64
 80028dc:	fb01 f303 	mul.w	r3, r1, r3
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	011b      	lsls	r3, r3, #4
 80028e4:	3332      	adds	r3, #50	@ 0x32
 80028e6:	4a08      	ldr	r2, [pc, #32]	@ (8002908 <UART_SetConfig+0x4e4>)
 80028e8:	fba2 2303 	umull	r2, r3, r2, r3
 80028ec:	095b      	lsrs	r3, r3, #5
 80028ee:	f003 020f 	and.w	r2, r3, #15
 80028f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4422      	add	r2, r4
 80028fa:	609a      	str	r2, [r3, #8]
}
 80028fc:	bf00      	nop
 80028fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002902:	46bd      	mov	sp, r7
 8002904:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002908:	51eb851f 	.word	0x51eb851f

0800290c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002910:	4b05      	ldr	r3, [pc, #20]	@ (8002928 <SysTick_Handler+0x1c>)
 8002912:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002914:	f001 fc1c 	bl	8004150 <xTaskGetSchedulerState>
 8002918:	4603      	mov	r3, r0
 800291a:	2b01      	cmp	r3, #1
 800291c:	d001      	beq.n	8002922 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800291e:	f002 fa13 	bl	8004d48 <xPortSysTickHandler>
  }
}
 8002922:	bf00      	nop
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	e000e010 	.word	0xe000e010

0800292c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800292c:	b480      	push	{r7}
 800292e:	b085      	sub	sp, #20
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	4a07      	ldr	r2, [pc, #28]	@ (8002958 <vApplicationGetIdleTaskMemory+0x2c>)
 800293c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	4a06      	ldr	r2, [pc, #24]	@ (800295c <vApplicationGetIdleTaskMemory+0x30>)
 8002942:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2280      	movs	r2, #128	@ 0x80
 8002948:	601a      	str	r2, [r3, #0]
}
 800294a:	bf00      	nop
 800294c:	3714      	adds	r7, #20
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	20000130 	.word	0x20000130
 800295c:	2000018c 	.word	0x2000018c

08002960 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002960:	b480      	push	{r7}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	4a07      	ldr	r2, [pc, #28]	@ (800298c <vApplicationGetTimerTaskMemory+0x2c>)
 8002970:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	4a06      	ldr	r2, [pc, #24]	@ (8002990 <vApplicationGetTimerTaskMemory+0x30>)
 8002976:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800297e:	601a      	str	r2, [r3, #0]
}
 8002980:	bf00      	nop
 8002982:	3714      	adds	r7, #20
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr
 800298c:	2000038c 	.word	0x2000038c
 8002990:	200003e8 	.word	0x200003e8

08002994 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f103 0208 	add.w	r2, r3, #8
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f04f 32ff 	mov.w	r2, #4294967295
 80029ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f103 0208 	add.w	r2, r3, #8
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f103 0208 	add.w	r2, r3, #8
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80029c8:	bf00      	nop
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr

080029d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2200      	movs	r2, #0
 80029e0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80029e2:	bf00      	nop
 80029e4:	370c      	adds	r7, #12
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr

080029ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80029ee:	b480      	push	{r7}
 80029f0:	b085      	sub	sp, #20
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	6078      	str	r0, [r7, #4]
 80029f6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	68fa      	ldr	r2, [r7, #12]
 8002a02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	683a      	ldr	r2, [r7, #0]
 8002a12:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	683a      	ldr	r2, [r7, #0]
 8002a18:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	1c5a      	adds	r2, r3, #1
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	601a      	str	r2, [r3, #0]
}
 8002a2a:	bf00      	nop
 8002a2c:	3714      	adds	r7, #20
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr

08002a36 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002a36:	b480      	push	{r7}
 8002a38:	b085      	sub	sp, #20
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
 8002a3e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a4c:	d103      	bne.n	8002a56 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	60fb      	str	r3, [r7, #12]
 8002a54:	e00c      	b.n	8002a70 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	3308      	adds	r3, #8
 8002a5a:	60fb      	str	r3, [r7, #12]
 8002a5c:	e002      	b.n	8002a64 <vListInsert+0x2e>
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	60fb      	str	r3, [r7, #12]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	68ba      	ldr	r2, [r7, #8]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d2f6      	bcs.n	8002a5e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	685a      	ldr	r2, [r3, #4]
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	683a      	ldr	r2, [r7, #0]
 8002a7e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	68fa      	ldr	r2, [r7, #12]
 8002a84:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	683a      	ldr	r2, [r7, #0]
 8002a8a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	1c5a      	adds	r2, r3, #1
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	601a      	str	r2, [r3, #0]
}
 8002a9c:	bf00      	nop
 8002a9e:	3714      	adds	r7, #20
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b085      	sub	sp, #20
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	6892      	ldr	r2, [r2, #8]
 8002abe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	6852      	ldr	r2, [r2, #4]
 8002ac8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d103      	bne.n	8002adc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	689a      	ldr	r2, [r3, #8]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	1e5a      	subs	r2, r3, #1
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3714      	adds	r7, #20
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d10b      	bne.n	8002b28 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b14:	f383 8811 	msr	BASEPRI, r3
 8002b18:	f3bf 8f6f 	isb	sy
 8002b1c:	f3bf 8f4f 	dsb	sy
 8002b20:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002b22:	bf00      	nop
 8002b24:	bf00      	nop
 8002b26:	e7fd      	b.n	8002b24 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002b28:	f002 f87e 	bl	8004c28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b34:	68f9      	ldr	r1, [r7, #12]
 8002b36:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002b38:	fb01 f303 	mul.w	r3, r1, r3
 8002b3c:	441a      	add	r2, r3
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2200      	movs	r2, #0
 8002b46:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b58:	3b01      	subs	r3, #1
 8002b5a:	68f9      	ldr	r1, [r7, #12]
 8002b5c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002b5e:	fb01 f303 	mul.w	r3, r1, r3
 8002b62:	441a      	add	r2, r3
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	22ff      	movs	r2, #255	@ 0xff
 8002b6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	22ff      	movs	r2, #255	@ 0xff
 8002b74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d114      	bne.n	8002ba8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d01a      	beq.n	8002bbc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	3310      	adds	r3, #16
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f001 f920 	bl	8003dd0 <xTaskRemoveFromEventList>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d012      	beq.n	8002bbc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002b96:	4b0d      	ldr	r3, [pc, #52]	@ (8002bcc <xQueueGenericReset+0xd0>)
 8002b98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b9c:	601a      	str	r2, [r3, #0]
 8002b9e:	f3bf 8f4f 	dsb	sy
 8002ba2:	f3bf 8f6f 	isb	sy
 8002ba6:	e009      	b.n	8002bbc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	3310      	adds	r3, #16
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7ff fef1 	bl	8002994 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	3324      	adds	r3, #36	@ 0x24
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7ff feec 	bl	8002994 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002bbc:	f002 f866 	bl	8004c8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002bc0:	2301      	movs	r3, #1
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3710      	adds	r7, #16
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	e000ed04 	.word	0xe000ed04

08002bd0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b08e      	sub	sp, #56	@ 0x38
 8002bd4:	af02      	add	r7, sp, #8
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	607a      	str	r2, [r7, #4]
 8002bdc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d10b      	bne.n	8002bfc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002be8:	f383 8811 	msr	BASEPRI, r3
 8002bec:	f3bf 8f6f 	isb	sy
 8002bf0:	f3bf 8f4f 	dsb	sy
 8002bf4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002bf6:	bf00      	nop
 8002bf8:	bf00      	nop
 8002bfa:	e7fd      	b.n	8002bf8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d10b      	bne.n	8002c1a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c06:	f383 8811 	msr	BASEPRI, r3
 8002c0a:	f3bf 8f6f 	isb	sy
 8002c0e:	f3bf 8f4f 	dsb	sy
 8002c12:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002c14:	bf00      	nop
 8002c16:	bf00      	nop
 8002c18:	e7fd      	b.n	8002c16 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d002      	beq.n	8002c26 <xQueueGenericCreateStatic+0x56>
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <xQueueGenericCreateStatic+0x5a>
 8002c26:	2301      	movs	r3, #1
 8002c28:	e000      	b.n	8002c2c <xQueueGenericCreateStatic+0x5c>
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d10b      	bne.n	8002c48 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c34:	f383 8811 	msr	BASEPRI, r3
 8002c38:	f3bf 8f6f 	isb	sy
 8002c3c:	f3bf 8f4f 	dsb	sy
 8002c40:	623b      	str	r3, [r7, #32]
}
 8002c42:	bf00      	nop
 8002c44:	bf00      	nop
 8002c46:	e7fd      	b.n	8002c44 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d102      	bne.n	8002c54 <xQueueGenericCreateStatic+0x84>
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d101      	bne.n	8002c58 <xQueueGenericCreateStatic+0x88>
 8002c54:	2301      	movs	r3, #1
 8002c56:	e000      	b.n	8002c5a <xQueueGenericCreateStatic+0x8a>
 8002c58:	2300      	movs	r3, #0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d10b      	bne.n	8002c76 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c62:	f383 8811 	msr	BASEPRI, r3
 8002c66:	f3bf 8f6f 	isb	sy
 8002c6a:	f3bf 8f4f 	dsb	sy
 8002c6e:	61fb      	str	r3, [r7, #28]
}
 8002c70:	bf00      	nop
 8002c72:	bf00      	nop
 8002c74:	e7fd      	b.n	8002c72 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002c76:	2350      	movs	r3, #80	@ 0x50
 8002c78:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	2b50      	cmp	r3, #80	@ 0x50
 8002c7e:	d00b      	beq.n	8002c98 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c84:	f383 8811 	msr	BASEPRI, r3
 8002c88:	f3bf 8f6f 	isb	sy
 8002c8c:	f3bf 8f4f 	dsb	sy
 8002c90:	61bb      	str	r3, [r7, #24]
}
 8002c92:	bf00      	nop
 8002c94:	bf00      	nop
 8002c96:	e7fd      	b.n	8002c94 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002c98:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002c9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d00d      	beq.n	8002cc0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002cac:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cb2:	9300      	str	r3, [sp, #0]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	68b9      	ldr	r1, [r7, #8]
 8002cba:	68f8      	ldr	r0, [r7, #12]
 8002cbc:	f000 f840 	bl	8002d40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3730      	adds	r7, #48	@ 0x30
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b08a      	sub	sp, #40	@ 0x28
 8002cce:	af02      	add	r7, sp, #8
 8002cd0:	60f8      	str	r0, [r7, #12]
 8002cd2:	60b9      	str	r1, [r7, #8]
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d10b      	bne.n	8002cf6 <xQueueGenericCreate+0x2c>
	__asm volatile
 8002cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ce2:	f383 8811 	msr	BASEPRI, r3
 8002ce6:	f3bf 8f6f 	isb	sy
 8002cea:	f3bf 8f4f 	dsb	sy
 8002cee:	613b      	str	r3, [r7, #16]
}
 8002cf0:	bf00      	nop
 8002cf2:	bf00      	nop
 8002cf4:	e7fd      	b.n	8002cf2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	68ba      	ldr	r2, [r7, #8]
 8002cfa:	fb02 f303 	mul.w	r3, r2, r3
 8002cfe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	3350      	adds	r3, #80	@ 0x50
 8002d04:	4618      	mov	r0, r3
 8002d06:	f002 f8b1 	bl	8004e6c <pvPortMalloc>
 8002d0a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d011      	beq.n	8002d36 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002d12:	69bb      	ldr	r3, [r7, #24]
 8002d14:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	3350      	adds	r3, #80	@ 0x50
 8002d1a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002d1c:	69bb      	ldr	r3, [r7, #24]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002d24:	79fa      	ldrb	r2, [r7, #7]
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	9300      	str	r3, [sp, #0]
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	68b9      	ldr	r1, [r7, #8]
 8002d30:	68f8      	ldr	r0, [r7, #12]
 8002d32:	f000 f805 	bl	8002d40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002d36:	69bb      	ldr	r3, [r7, #24]
	}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3720      	adds	r7, #32
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	60f8      	str	r0, [r7, #12]
 8002d48:	60b9      	str	r1, [r7, #8]
 8002d4a:	607a      	str	r2, [r7, #4]
 8002d4c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d103      	bne.n	8002d5c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	69ba      	ldr	r2, [r7, #24]
 8002d58:	601a      	str	r2, [r3, #0]
 8002d5a:	e002      	b.n	8002d62 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002d5c:	69bb      	ldr	r3, [r7, #24]
 8002d5e:	687a      	ldr	r2, [r7, #4]
 8002d60:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002d62:	69bb      	ldr	r3, [r7, #24]
 8002d64:	68fa      	ldr	r2, [r7, #12]
 8002d66:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002d68:	69bb      	ldr	r3, [r7, #24]
 8002d6a:	68ba      	ldr	r2, [r7, #8]
 8002d6c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002d6e:	2101      	movs	r1, #1
 8002d70:	69b8      	ldr	r0, [r7, #24]
 8002d72:	f7ff fec3 	bl	8002afc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	78fa      	ldrb	r2, [r7, #3]
 8002d7a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002d7e:	bf00      	nop
 8002d80:	3710      	adds	r7, #16
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
	...

08002d88 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b08e      	sub	sp, #56	@ 0x38
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	607a      	str	r2, [r7, #4]
 8002d94:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002d96:	2300      	movs	r3, #0
 8002d98:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d10b      	bne.n	8002dbc <xQueueGenericSend+0x34>
	__asm volatile
 8002da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002da8:	f383 8811 	msr	BASEPRI, r3
 8002dac:	f3bf 8f6f 	isb	sy
 8002db0:	f3bf 8f4f 	dsb	sy
 8002db4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002db6:	bf00      	nop
 8002db8:	bf00      	nop
 8002dba:	e7fd      	b.n	8002db8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d103      	bne.n	8002dca <xQueueGenericSend+0x42>
 8002dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <xQueueGenericSend+0x46>
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e000      	b.n	8002dd0 <xQueueGenericSend+0x48>
 8002dce:	2300      	movs	r3, #0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d10b      	bne.n	8002dec <xQueueGenericSend+0x64>
	__asm volatile
 8002dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dd8:	f383 8811 	msr	BASEPRI, r3
 8002ddc:	f3bf 8f6f 	isb	sy
 8002de0:	f3bf 8f4f 	dsb	sy
 8002de4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002de6:	bf00      	nop
 8002de8:	bf00      	nop
 8002dea:	e7fd      	b.n	8002de8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d103      	bne.n	8002dfa <xQueueGenericSend+0x72>
 8002df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002df4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d101      	bne.n	8002dfe <xQueueGenericSend+0x76>
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e000      	b.n	8002e00 <xQueueGenericSend+0x78>
 8002dfe:	2300      	movs	r3, #0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d10b      	bne.n	8002e1c <xQueueGenericSend+0x94>
	__asm volatile
 8002e04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e08:	f383 8811 	msr	BASEPRI, r3
 8002e0c:	f3bf 8f6f 	isb	sy
 8002e10:	f3bf 8f4f 	dsb	sy
 8002e14:	623b      	str	r3, [r7, #32]
}
 8002e16:	bf00      	nop
 8002e18:	bf00      	nop
 8002e1a:	e7fd      	b.n	8002e18 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e1c:	f001 f998 	bl	8004150 <xTaskGetSchedulerState>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d102      	bne.n	8002e2c <xQueueGenericSend+0xa4>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d101      	bne.n	8002e30 <xQueueGenericSend+0xa8>
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e000      	b.n	8002e32 <xQueueGenericSend+0xaa>
 8002e30:	2300      	movs	r3, #0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d10b      	bne.n	8002e4e <xQueueGenericSend+0xc6>
	__asm volatile
 8002e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e3a:	f383 8811 	msr	BASEPRI, r3
 8002e3e:	f3bf 8f6f 	isb	sy
 8002e42:	f3bf 8f4f 	dsb	sy
 8002e46:	61fb      	str	r3, [r7, #28]
}
 8002e48:	bf00      	nop
 8002e4a:	bf00      	nop
 8002e4c:	e7fd      	b.n	8002e4a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002e4e:	f001 feeb 	bl	8004c28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d302      	bcc.n	8002e64 <xQueueGenericSend+0xdc>
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d129      	bne.n	8002eb8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002e64:	683a      	ldr	r2, [r7, #0]
 8002e66:	68b9      	ldr	r1, [r7, #8]
 8002e68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e6a:	f000 fa0f 	bl	800328c <prvCopyDataToQueue>
 8002e6e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d010      	beq.n	8002e9a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e7a:	3324      	adds	r3, #36	@ 0x24
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f000 ffa7 	bl	8003dd0 <xTaskRemoveFromEventList>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d013      	beq.n	8002eb0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002e88:	4b3f      	ldr	r3, [pc, #252]	@ (8002f88 <xQueueGenericSend+0x200>)
 8002e8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e8e:	601a      	str	r2, [r3, #0]
 8002e90:	f3bf 8f4f 	dsb	sy
 8002e94:	f3bf 8f6f 	isb	sy
 8002e98:	e00a      	b.n	8002eb0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002e9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d007      	beq.n	8002eb0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002ea0:	4b39      	ldr	r3, [pc, #228]	@ (8002f88 <xQueueGenericSend+0x200>)
 8002ea2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	f3bf 8f4f 	dsb	sy
 8002eac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002eb0:	f001 feec 	bl	8004c8c <vPortExitCritical>
				return pdPASS;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e063      	b.n	8002f80 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d103      	bne.n	8002ec6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002ebe:	f001 fee5 	bl	8004c8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	e05c      	b.n	8002f80 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002ec6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d106      	bne.n	8002eda <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002ecc:	f107 0314 	add.w	r3, r7, #20
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f000 ffe1 	bl	8003e98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002eda:	f001 fed7 	bl	8004c8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002ede:	f000 fd51 	bl	8003984 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002ee2:	f001 fea1 	bl	8004c28 <vPortEnterCritical>
 8002ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ee8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002eec:	b25b      	sxtb	r3, r3
 8002eee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ef2:	d103      	bne.n	8002efc <xQueueGenericSend+0x174>
 8002ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002efe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002f02:	b25b      	sxtb	r3, r3
 8002f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f08:	d103      	bne.n	8002f12 <xQueueGenericSend+0x18a>
 8002f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002f12:	f001 febb 	bl	8004c8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002f16:	1d3a      	adds	r2, r7, #4
 8002f18:	f107 0314 	add.w	r3, r7, #20
 8002f1c:	4611      	mov	r1, r2
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f000 ffd0 	bl	8003ec4 <xTaskCheckForTimeOut>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d124      	bne.n	8002f74 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002f2a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f2c:	f000 faa6 	bl	800347c <prvIsQueueFull>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d018      	beq.n	8002f68 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f38:	3310      	adds	r3, #16
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	4611      	mov	r1, r2
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f000 fef4 	bl	8003d2c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002f44:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f46:	f000 fa31 	bl	80033ac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002f4a:	f000 fd29 	bl	80039a0 <xTaskResumeAll>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f47f af7c 	bne.w	8002e4e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002f56:	4b0c      	ldr	r3, [pc, #48]	@ (8002f88 <xQueueGenericSend+0x200>)
 8002f58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f5c:	601a      	str	r2, [r3, #0]
 8002f5e:	f3bf 8f4f 	dsb	sy
 8002f62:	f3bf 8f6f 	isb	sy
 8002f66:	e772      	b.n	8002e4e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002f68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f6a:	f000 fa1f 	bl	80033ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002f6e:	f000 fd17 	bl	80039a0 <xTaskResumeAll>
 8002f72:	e76c      	b.n	8002e4e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002f74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f76:	f000 fa19 	bl	80033ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002f7a:	f000 fd11 	bl	80039a0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002f7e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3738      	adds	r7, #56	@ 0x38
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	e000ed04 	.word	0xe000ed04

08002f8c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b090      	sub	sp, #64	@ 0x40
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
 8002f98:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d10b      	bne.n	8002fbc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fa8:	f383 8811 	msr	BASEPRI, r3
 8002fac:	f3bf 8f6f 	isb	sy
 8002fb0:	f3bf 8f4f 	dsb	sy
 8002fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002fb6:	bf00      	nop
 8002fb8:	bf00      	nop
 8002fba:	e7fd      	b.n	8002fb8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d103      	bne.n	8002fca <xQueueGenericSendFromISR+0x3e>
 8002fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <xQueueGenericSendFromISR+0x42>
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e000      	b.n	8002fd0 <xQueueGenericSendFromISR+0x44>
 8002fce:	2300      	movs	r3, #0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d10b      	bne.n	8002fec <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fd8:	f383 8811 	msr	BASEPRI, r3
 8002fdc:	f3bf 8f6f 	isb	sy
 8002fe0:	f3bf 8f4f 	dsb	sy
 8002fe4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002fe6:	bf00      	nop
 8002fe8:	bf00      	nop
 8002fea:	e7fd      	b.n	8002fe8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d103      	bne.n	8002ffa <xQueueGenericSendFromISR+0x6e>
 8002ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d101      	bne.n	8002ffe <xQueueGenericSendFromISR+0x72>
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e000      	b.n	8003000 <xQueueGenericSendFromISR+0x74>
 8002ffe:	2300      	movs	r3, #0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d10b      	bne.n	800301c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003008:	f383 8811 	msr	BASEPRI, r3
 800300c:	f3bf 8f6f 	isb	sy
 8003010:	f3bf 8f4f 	dsb	sy
 8003014:	623b      	str	r3, [r7, #32]
}
 8003016:	bf00      	nop
 8003018:	bf00      	nop
 800301a:	e7fd      	b.n	8003018 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800301c:	f001 fee4 	bl	8004de8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003020:	f3ef 8211 	mrs	r2, BASEPRI
 8003024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003028:	f383 8811 	msr	BASEPRI, r3
 800302c:	f3bf 8f6f 	isb	sy
 8003030:	f3bf 8f4f 	dsb	sy
 8003034:	61fa      	str	r2, [r7, #28]
 8003036:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003038:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800303a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800303c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800303e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003042:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003044:	429a      	cmp	r2, r3
 8003046:	d302      	bcc.n	800304e <xQueueGenericSendFromISR+0xc2>
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	2b02      	cmp	r3, #2
 800304c:	d12f      	bne.n	80030ae <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800304e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003050:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003054:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800305a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800305c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800305e:	683a      	ldr	r2, [r7, #0]
 8003060:	68b9      	ldr	r1, [r7, #8]
 8003062:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003064:	f000 f912 	bl	800328c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003068:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800306c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003070:	d112      	bne.n	8003098 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003076:	2b00      	cmp	r3, #0
 8003078:	d016      	beq.n	80030a8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800307a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800307c:	3324      	adds	r3, #36	@ 0x24
 800307e:	4618      	mov	r0, r3
 8003080:	f000 fea6 	bl	8003dd0 <xTaskRemoveFromEventList>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d00e      	beq.n	80030a8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d00b      	beq.n	80030a8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2201      	movs	r2, #1
 8003094:	601a      	str	r2, [r3, #0]
 8003096:	e007      	b.n	80030a8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003098:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800309c:	3301      	adds	r3, #1
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	b25a      	sxtb	r2, r3
 80030a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80030a8:	2301      	movs	r3, #1
 80030aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80030ac:	e001      	b.n	80030b2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80030ae:	2300      	movs	r3, #0
 80030b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030b4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80030bc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80030be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3740      	adds	r7, #64	@ 0x40
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b08c      	sub	sp, #48	@ 0x30
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80030d4:	2300      	movs	r3, #0
 80030d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80030dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d10b      	bne.n	80030fa <xQueueReceive+0x32>
	__asm volatile
 80030e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030e6:	f383 8811 	msr	BASEPRI, r3
 80030ea:	f3bf 8f6f 	isb	sy
 80030ee:	f3bf 8f4f 	dsb	sy
 80030f2:	623b      	str	r3, [r7, #32]
}
 80030f4:	bf00      	nop
 80030f6:	bf00      	nop
 80030f8:	e7fd      	b.n	80030f6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d103      	bne.n	8003108 <xQueueReceive+0x40>
 8003100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003104:	2b00      	cmp	r3, #0
 8003106:	d101      	bne.n	800310c <xQueueReceive+0x44>
 8003108:	2301      	movs	r3, #1
 800310a:	e000      	b.n	800310e <xQueueReceive+0x46>
 800310c:	2300      	movs	r3, #0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d10b      	bne.n	800312a <xQueueReceive+0x62>
	__asm volatile
 8003112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003116:	f383 8811 	msr	BASEPRI, r3
 800311a:	f3bf 8f6f 	isb	sy
 800311e:	f3bf 8f4f 	dsb	sy
 8003122:	61fb      	str	r3, [r7, #28]
}
 8003124:	bf00      	nop
 8003126:	bf00      	nop
 8003128:	e7fd      	b.n	8003126 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800312a:	f001 f811 	bl	8004150 <xTaskGetSchedulerState>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d102      	bne.n	800313a <xQueueReceive+0x72>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <xQueueReceive+0x76>
 800313a:	2301      	movs	r3, #1
 800313c:	e000      	b.n	8003140 <xQueueReceive+0x78>
 800313e:	2300      	movs	r3, #0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d10b      	bne.n	800315c <xQueueReceive+0x94>
	__asm volatile
 8003144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003148:	f383 8811 	msr	BASEPRI, r3
 800314c:	f3bf 8f6f 	isb	sy
 8003150:	f3bf 8f4f 	dsb	sy
 8003154:	61bb      	str	r3, [r7, #24]
}
 8003156:	bf00      	nop
 8003158:	bf00      	nop
 800315a:	e7fd      	b.n	8003158 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800315c:	f001 fd64 	bl	8004c28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003164:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003168:	2b00      	cmp	r3, #0
 800316a:	d01f      	beq.n	80031ac <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800316c:	68b9      	ldr	r1, [r7, #8]
 800316e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003170:	f000 f8f6 	bl	8003360 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003176:	1e5a      	subs	r2, r3, #1
 8003178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800317a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800317c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d00f      	beq.n	80031a4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003186:	3310      	adds	r3, #16
 8003188:	4618      	mov	r0, r3
 800318a:	f000 fe21 	bl	8003dd0 <xTaskRemoveFromEventList>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d007      	beq.n	80031a4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003194:	4b3c      	ldr	r3, [pc, #240]	@ (8003288 <xQueueReceive+0x1c0>)
 8003196:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800319a:	601a      	str	r2, [r3, #0]
 800319c:	f3bf 8f4f 	dsb	sy
 80031a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80031a4:	f001 fd72 	bl	8004c8c <vPortExitCritical>
				return pdPASS;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e069      	b.n	8003280 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d103      	bne.n	80031ba <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80031b2:	f001 fd6b 	bl	8004c8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80031b6:	2300      	movs	r3, #0
 80031b8:	e062      	b.n	8003280 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80031ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d106      	bne.n	80031ce <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80031c0:	f107 0310 	add.w	r3, r7, #16
 80031c4:	4618      	mov	r0, r3
 80031c6:	f000 fe67 	bl	8003e98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80031ca:	2301      	movs	r3, #1
 80031cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80031ce:	f001 fd5d 	bl	8004c8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80031d2:	f000 fbd7 	bl	8003984 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80031d6:	f001 fd27 	bl	8004c28 <vPortEnterCritical>
 80031da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80031e0:	b25b      	sxtb	r3, r3
 80031e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e6:	d103      	bne.n	80031f0 <xQueueReceive+0x128>
 80031e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80031f6:	b25b      	sxtb	r3, r3
 80031f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031fc:	d103      	bne.n	8003206 <xQueueReceive+0x13e>
 80031fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003200:	2200      	movs	r2, #0
 8003202:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003206:	f001 fd41 	bl	8004c8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800320a:	1d3a      	adds	r2, r7, #4
 800320c:	f107 0310 	add.w	r3, r7, #16
 8003210:	4611      	mov	r1, r2
 8003212:	4618      	mov	r0, r3
 8003214:	f000 fe56 	bl	8003ec4 <xTaskCheckForTimeOut>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d123      	bne.n	8003266 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800321e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003220:	f000 f916 	bl	8003450 <prvIsQueueEmpty>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d017      	beq.n	800325a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800322a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800322c:	3324      	adds	r3, #36	@ 0x24
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	4611      	mov	r1, r2
 8003232:	4618      	mov	r0, r3
 8003234:	f000 fd7a 	bl	8003d2c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003238:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800323a:	f000 f8b7 	bl	80033ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800323e:	f000 fbaf 	bl	80039a0 <xTaskResumeAll>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d189      	bne.n	800315c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003248:	4b0f      	ldr	r3, [pc, #60]	@ (8003288 <xQueueReceive+0x1c0>)
 800324a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800324e:	601a      	str	r2, [r3, #0]
 8003250:	f3bf 8f4f 	dsb	sy
 8003254:	f3bf 8f6f 	isb	sy
 8003258:	e780      	b.n	800315c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800325a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800325c:	f000 f8a6 	bl	80033ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003260:	f000 fb9e 	bl	80039a0 <xTaskResumeAll>
 8003264:	e77a      	b.n	800315c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003266:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003268:	f000 f8a0 	bl	80033ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800326c:	f000 fb98 	bl	80039a0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003270:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003272:	f000 f8ed 	bl	8003450 <prvIsQueueEmpty>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	f43f af6f 	beq.w	800315c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800327e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003280:	4618      	mov	r0, r3
 8003282:	3730      	adds	r7, #48	@ 0x30
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	e000ed04 	.word	0xe000ed04

0800328c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b086      	sub	sp, #24
 8003290:	af00      	add	r7, sp, #0
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	60b9      	str	r1, [r7, #8]
 8003296:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003298:	2300      	movs	r3, #0
 800329a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032a0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d10d      	bne.n	80032c6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d14d      	bne.n	800334e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	4618      	mov	r0, r3
 80032b8:	f000 ff68 	bl	800418c <xTaskPriorityDisinherit>
 80032bc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2200      	movs	r2, #0
 80032c2:	609a      	str	r2, [r3, #8]
 80032c4:	e043      	b.n	800334e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d119      	bne.n	8003300 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6858      	ldr	r0, [r3, #4]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d4:	461a      	mov	r2, r3
 80032d6:	68b9      	ldr	r1, [r7, #8]
 80032d8:	f002 f949 	bl	800556e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	685a      	ldr	r2, [r3, #4]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e4:	441a      	add	r2, r3
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	685a      	ldr	r2, [r3, #4]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d32b      	bcc.n	800334e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	605a      	str	r2, [r3, #4]
 80032fe:	e026      	b.n	800334e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	68d8      	ldr	r0, [r3, #12]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003308:	461a      	mov	r2, r3
 800330a:	68b9      	ldr	r1, [r7, #8]
 800330c:	f002 f92f 	bl	800556e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	68da      	ldr	r2, [r3, #12]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003318:	425b      	negs	r3, r3
 800331a:	441a      	add	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	68da      	ldr	r2, [r3, #12]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	429a      	cmp	r2, r3
 800332a:	d207      	bcs.n	800333c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	689a      	ldr	r2, [r3, #8]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003334:	425b      	negs	r3, r3
 8003336:	441a      	add	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2b02      	cmp	r3, #2
 8003340:	d105      	bne.n	800334e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d002      	beq.n	800334e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	3b01      	subs	r3, #1
 800334c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1c5a      	adds	r2, r3, #1
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003356:	697b      	ldr	r3, [r7, #20]
}
 8003358:	4618      	mov	r0, r3
 800335a:	3718      	adds	r7, #24
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336e:	2b00      	cmp	r3, #0
 8003370:	d018      	beq.n	80033a4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	68da      	ldr	r2, [r3, #12]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337a:	441a      	add	r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	68da      	ldr	r2, [r3, #12]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	429a      	cmp	r2, r3
 800338a:	d303      	bcc.n	8003394 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	68d9      	ldr	r1, [r3, #12]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339c:	461a      	mov	r2, r3
 800339e:	6838      	ldr	r0, [r7, #0]
 80033a0:	f002 f8e5 	bl	800556e <memcpy>
	}
}
 80033a4:	bf00      	nop
 80033a6:	3708      	adds	r7, #8
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}

080033ac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80033b4:	f001 fc38 	bl	8004c28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80033be:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80033c0:	e011      	b.n	80033e6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d012      	beq.n	80033f0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	3324      	adds	r3, #36	@ 0x24
 80033ce:	4618      	mov	r0, r3
 80033d0:	f000 fcfe 	bl	8003dd0 <xTaskRemoveFromEventList>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d001      	beq.n	80033de <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80033da:	f000 fdd7 	bl	8003f8c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80033de:	7bfb      	ldrb	r3, [r7, #15]
 80033e0:	3b01      	subs	r3, #1
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80033e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	dce9      	bgt.n	80033c2 <prvUnlockQueue+0x16>
 80033ee:	e000      	b.n	80033f2 <prvUnlockQueue+0x46>
					break;
 80033f0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	22ff      	movs	r2, #255	@ 0xff
 80033f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80033fa:	f001 fc47 	bl	8004c8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80033fe:	f001 fc13 	bl	8004c28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003408:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800340a:	e011      	b.n	8003430 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d012      	beq.n	800343a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	3310      	adds	r3, #16
 8003418:	4618      	mov	r0, r3
 800341a:	f000 fcd9 	bl	8003dd0 <xTaskRemoveFromEventList>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d001      	beq.n	8003428 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003424:	f000 fdb2 	bl	8003f8c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003428:	7bbb      	ldrb	r3, [r7, #14]
 800342a:	3b01      	subs	r3, #1
 800342c:	b2db      	uxtb	r3, r3
 800342e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003430:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003434:	2b00      	cmp	r3, #0
 8003436:	dce9      	bgt.n	800340c <prvUnlockQueue+0x60>
 8003438:	e000      	b.n	800343c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800343a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	22ff      	movs	r2, #255	@ 0xff
 8003440:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003444:	f001 fc22 	bl	8004c8c <vPortExitCritical>
}
 8003448:	bf00      	nop
 800344a:	3710      	adds	r7, #16
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}

08003450 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003458:	f001 fbe6 	bl	8004c28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003460:	2b00      	cmp	r3, #0
 8003462:	d102      	bne.n	800346a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003464:	2301      	movs	r3, #1
 8003466:	60fb      	str	r3, [r7, #12]
 8003468:	e001      	b.n	800346e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800346a:	2300      	movs	r3, #0
 800346c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800346e:	f001 fc0d 	bl	8004c8c <vPortExitCritical>

	return xReturn;
 8003472:	68fb      	ldr	r3, [r7, #12]
}
 8003474:	4618      	mov	r0, r3
 8003476:	3710      	adds	r7, #16
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}

0800347c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003484:	f001 fbd0 	bl	8004c28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003490:	429a      	cmp	r2, r3
 8003492:	d102      	bne.n	800349a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003494:	2301      	movs	r3, #1
 8003496:	60fb      	str	r3, [r7, #12]
 8003498:	e001      	b.n	800349e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800349a:	2300      	movs	r3, #0
 800349c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800349e:	f001 fbf5 	bl	8004c8c <vPortExitCritical>

	return xReturn;
 80034a2:	68fb      	ldr	r3, [r7, #12]
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3710      	adds	r7, #16
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}

080034ac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80034ac:	b480      	push	{r7}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80034b6:	2300      	movs	r3, #0
 80034b8:	60fb      	str	r3, [r7, #12]
 80034ba:	e014      	b.n	80034e6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80034bc:	4a0f      	ldr	r2, [pc, #60]	@ (80034fc <vQueueAddToRegistry+0x50>)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d10b      	bne.n	80034e0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80034c8:	490c      	ldr	r1, [pc, #48]	@ (80034fc <vQueueAddToRegistry+0x50>)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	683a      	ldr	r2, [r7, #0]
 80034ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80034d2:	4a0a      	ldr	r2, [pc, #40]	@ (80034fc <vQueueAddToRegistry+0x50>)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	00db      	lsls	r3, r3, #3
 80034d8:	4413      	add	r3, r2
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80034de:	e006      	b.n	80034ee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	3301      	adds	r3, #1
 80034e4:	60fb      	str	r3, [r7, #12]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2b07      	cmp	r3, #7
 80034ea:	d9e7      	bls.n	80034bc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80034ec:	bf00      	nop
 80034ee:	bf00      	nop
 80034f0:	3714      	adds	r7, #20
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	200007e8 	.word	0x200007e8

08003500 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003500:	b580      	push	{r7, lr}
 8003502:	b086      	sub	sp, #24
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003510:	f001 fb8a 	bl	8004c28 <vPortEnterCritical>
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800351a:	b25b      	sxtb	r3, r3
 800351c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003520:	d103      	bne.n	800352a <vQueueWaitForMessageRestricted+0x2a>
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003530:	b25b      	sxtb	r3, r3
 8003532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003536:	d103      	bne.n	8003540 <vQueueWaitForMessageRestricted+0x40>
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	2200      	movs	r2, #0
 800353c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003540:	f001 fba4 	bl	8004c8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003548:	2b00      	cmp	r3, #0
 800354a:	d106      	bne.n	800355a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	3324      	adds	r3, #36	@ 0x24
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	68b9      	ldr	r1, [r7, #8]
 8003554:	4618      	mov	r0, r3
 8003556:	f000 fc0f 	bl	8003d78 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800355a:	6978      	ldr	r0, [r7, #20]
 800355c:	f7ff ff26 	bl	80033ac <prvUnlockQueue>
	}
 8003560:	bf00      	nop
 8003562:	3718      	adds	r7, #24
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}

08003568 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003568:	b580      	push	{r7, lr}
 800356a:	b08e      	sub	sp, #56	@ 0x38
 800356c:	af04      	add	r7, sp, #16
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	607a      	str	r2, [r7, #4]
 8003574:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003578:	2b00      	cmp	r3, #0
 800357a:	d10b      	bne.n	8003594 <xTaskCreateStatic+0x2c>
	__asm volatile
 800357c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003580:	f383 8811 	msr	BASEPRI, r3
 8003584:	f3bf 8f6f 	isb	sy
 8003588:	f3bf 8f4f 	dsb	sy
 800358c:	623b      	str	r3, [r7, #32]
}
 800358e:	bf00      	nop
 8003590:	bf00      	nop
 8003592:	e7fd      	b.n	8003590 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003596:	2b00      	cmp	r3, #0
 8003598:	d10b      	bne.n	80035b2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800359a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800359e:	f383 8811 	msr	BASEPRI, r3
 80035a2:	f3bf 8f6f 	isb	sy
 80035a6:	f3bf 8f4f 	dsb	sy
 80035aa:	61fb      	str	r3, [r7, #28]
}
 80035ac:	bf00      	nop
 80035ae:	bf00      	nop
 80035b0:	e7fd      	b.n	80035ae <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80035b2:	235c      	movs	r3, #92	@ 0x5c
 80035b4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	2b5c      	cmp	r3, #92	@ 0x5c
 80035ba:	d00b      	beq.n	80035d4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80035bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035c0:	f383 8811 	msr	BASEPRI, r3
 80035c4:	f3bf 8f6f 	isb	sy
 80035c8:	f3bf 8f4f 	dsb	sy
 80035cc:	61bb      	str	r3, [r7, #24]
}
 80035ce:	bf00      	nop
 80035d0:	bf00      	nop
 80035d2:	e7fd      	b.n	80035d0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80035d4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80035d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d01e      	beq.n	800361a <xTaskCreateStatic+0xb2>
 80035dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d01b      	beq.n	800361a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80035e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035e4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80035e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80035ea:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80035ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ee:	2202      	movs	r2, #2
 80035f0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80035f4:	2300      	movs	r3, #0
 80035f6:	9303      	str	r3, [sp, #12]
 80035f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035fa:	9302      	str	r3, [sp, #8]
 80035fc:	f107 0314 	add.w	r3, r7, #20
 8003600:	9301      	str	r3, [sp, #4]
 8003602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003604:	9300      	str	r3, [sp, #0]
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	68b9      	ldr	r1, [r7, #8]
 800360c:	68f8      	ldr	r0, [r7, #12]
 800360e:	f000 f850 	bl	80036b2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003612:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003614:	f000 f8de 	bl	80037d4 <prvAddNewTaskToReadyList>
 8003618:	e001      	b.n	800361e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800361a:	2300      	movs	r3, #0
 800361c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800361e:	697b      	ldr	r3, [r7, #20]
	}
 8003620:	4618      	mov	r0, r3
 8003622:	3728      	adds	r7, #40	@ 0x28
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003628:	b580      	push	{r7, lr}
 800362a:	b08c      	sub	sp, #48	@ 0x30
 800362c:	af04      	add	r7, sp, #16
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	60b9      	str	r1, [r7, #8]
 8003632:	603b      	str	r3, [r7, #0]
 8003634:	4613      	mov	r3, r2
 8003636:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003638:	88fb      	ldrh	r3, [r7, #6]
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	4618      	mov	r0, r3
 800363e:	f001 fc15 	bl	8004e6c <pvPortMalloc>
 8003642:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d00e      	beq.n	8003668 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800364a:	205c      	movs	r0, #92	@ 0x5c
 800364c:	f001 fc0e 	bl	8004e6c <pvPortMalloc>
 8003650:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003652:	69fb      	ldr	r3, [r7, #28]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d003      	beq.n	8003660 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	697a      	ldr	r2, [r7, #20]
 800365c:	631a      	str	r2, [r3, #48]	@ 0x30
 800365e:	e005      	b.n	800366c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003660:	6978      	ldr	r0, [r7, #20]
 8003662:	f001 fcd1 	bl	8005008 <vPortFree>
 8003666:	e001      	b.n	800366c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003668:	2300      	movs	r3, #0
 800366a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d017      	beq.n	80036a2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800367a:	88fa      	ldrh	r2, [r7, #6]
 800367c:	2300      	movs	r3, #0
 800367e:	9303      	str	r3, [sp, #12]
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	9302      	str	r3, [sp, #8]
 8003684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003686:	9301      	str	r3, [sp, #4]
 8003688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800368a:	9300      	str	r3, [sp, #0]
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	68b9      	ldr	r1, [r7, #8]
 8003690:	68f8      	ldr	r0, [r7, #12]
 8003692:	f000 f80e 	bl	80036b2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003696:	69f8      	ldr	r0, [r7, #28]
 8003698:	f000 f89c 	bl	80037d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800369c:	2301      	movs	r3, #1
 800369e:	61bb      	str	r3, [r7, #24]
 80036a0:	e002      	b.n	80036a8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80036a2:	f04f 33ff 	mov.w	r3, #4294967295
 80036a6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80036a8:	69bb      	ldr	r3, [r7, #24]
	}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3720      	adds	r7, #32
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}

080036b2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80036b2:	b580      	push	{r7, lr}
 80036b4:	b088      	sub	sp, #32
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	60f8      	str	r0, [r7, #12]
 80036ba:	60b9      	str	r1, [r7, #8]
 80036bc:	607a      	str	r2, [r7, #4]
 80036be:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80036c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	461a      	mov	r2, r3
 80036ca:	21a5      	movs	r1, #165	@ 0xa5
 80036cc:	f001 fed3 	bl	8005476 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80036d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80036da:	3b01      	subs	r3, #1
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	4413      	add	r3, r2
 80036e0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	f023 0307 	bic.w	r3, r3, #7
 80036e8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80036ea:	69bb      	ldr	r3, [r7, #24]
 80036ec:	f003 0307 	and.w	r3, r3, #7
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d00b      	beq.n	800370c <prvInitialiseNewTask+0x5a>
	__asm volatile
 80036f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036f8:	f383 8811 	msr	BASEPRI, r3
 80036fc:	f3bf 8f6f 	isb	sy
 8003700:	f3bf 8f4f 	dsb	sy
 8003704:	617b      	str	r3, [r7, #20]
}
 8003706:	bf00      	nop
 8003708:	bf00      	nop
 800370a:	e7fd      	b.n	8003708 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d01f      	beq.n	8003752 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003712:	2300      	movs	r3, #0
 8003714:	61fb      	str	r3, [r7, #28]
 8003716:	e012      	b.n	800373e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003718:	68ba      	ldr	r2, [r7, #8]
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	4413      	add	r3, r2
 800371e:	7819      	ldrb	r1, [r3, #0]
 8003720:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	4413      	add	r3, r2
 8003726:	3334      	adds	r3, #52	@ 0x34
 8003728:	460a      	mov	r2, r1
 800372a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800372c:	68ba      	ldr	r2, [r7, #8]
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	4413      	add	r3, r2
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d006      	beq.n	8003746 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	3301      	adds	r3, #1
 800373c:	61fb      	str	r3, [r7, #28]
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	2b0f      	cmp	r3, #15
 8003742:	d9e9      	bls.n	8003718 <prvInitialiseNewTask+0x66>
 8003744:	e000      	b.n	8003748 <prvInitialiseNewTask+0x96>
			{
				break;
 8003746:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800374a:	2200      	movs	r2, #0
 800374c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003750:	e003      	b.n	800375a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003754:	2200      	movs	r2, #0
 8003756:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800375a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800375c:	2b37      	cmp	r3, #55	@ 0x37
 800375e:	d901      	bls.n	8003764 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003760:	2337      	movs	r3, #55	@ 0x37
 8003762:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003766:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003768:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800376a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800376c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800376e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003772:	2200      	movs	r2, #0
 8003774:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003778:	3304      	adds	r3, #4
 800377a:	4618      	mov	r0, r3
 800377c:	f7ff f92a 	bl	80029d4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003782:	3318      	adds	r3, #24
 8003784:	4618      	mov	r0, r3
 8003786:	f7ff f925 	bl	80029d4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800378a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800378c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800378e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003792:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003798:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800379a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800379c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800379e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80037a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037a2:	2200      	movs	r2, #0
 80037a4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80037a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037a8:	2200      	movs	r2, #0
 80037aa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80037ae:	683a      	ldr	r2, [r7, #0]
 80037b0:	68f9      	ldr	r1, [r7, #12]
 80037b2:	69b8      	ldr	r0, [r7, #24]
 80037b4:	f001 f908 	bl	80049c8 <pxPortInitialiseStack>
 80037b8:	4602      	mov	r2, r0
 80037ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037bc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80037be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d002      	beq.n	80037ca <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80037c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80037ca:	bf00      	nop
 80037cc:	3720      	adds	r7, #32
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
	...

080037d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80037dc:	f001 fa24 	bl	8004c28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80037e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003898 <prvAddNewTaskToReadyList+0xc4>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	3301      	adds	r3, #1
 80037e6:	4a2c      	ldr	r2, [pc, #176]	@ (8003898 <prvAddNewTaskToReadyList+0xc4>)
 80037e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80037ea:	4b2c      	ldr	r3, [pc, #176]	@ (800389c <prvAddNewTaskToReadyList+0xc8>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d109      	bne.n	8003806 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80037f2:	4a2a      	ldr	r2, [pc, #168]	@ (800389c <prvAddNewTaskToReadyList+0xc8>)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80037f8:	4b27      	ldr	r3, [pc, #156]	@ (8003898 <prvAddNewTaskToReadyList+0xc4>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d110      	bne.n	8003822 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003800:	f000 fbe8 	bl	8003fd4 <prvInitialiseTaskLists>
 8003804:	e00d      	b.n	8003822 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003806:	4b26      	ldr	r3, [pc, #152]	@ (80038a0 <prvAddNewTaskToReadyList+0xcc>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d109      	bne.n	8003822 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800380e:	4b23      	ldr	r3, [pc, #140]	@ (800389c <prvAddNewTaskToReadyList+0xc8>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003818:	429a      	cmp	r2, r3
 800381a:	d802      	bhi.n	8003822 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800381c:	4a1f      	ldr	r2, [pc, #124]	@ (800389c <prvAddNewTaskToReadyList+0xc8>)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003822:	4b20      	ldr	r3, [pc, #128]	@ (80038a4 <prvAddNewTaskToReadyList+0xd0>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	3301      	adds	r3, #1
 8003828:	4a1e      	ldr	r2, [pc, #120]	@ (80038a4 <prvAddNewTaskToReadyList+0xd0>)
 800382a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800382c:	4b1d      	ldr	r3, [pc, #116]	@ (80038a4 <prvAddNewTaskToReadyList+0xd0>)
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003838:	4b1b      	ldr	r3, [pc, #108]	@ (80038a8 <prvAddNewTaskToReadyList+0xd4>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	429a      	cmp	r2, r3
 800383e:	d903      	bls.n	8003848 <prvAddNewTaskToReadyList+0x74>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003844:	4a18      	ldr	r2, [pc, #96]	@ (80038a8 <prvAddNewTaskToReadyList+0xd4>)
 8003846:	6013      	str	r3, [r2, #0]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800384c:	4613      	mov	r3, r2
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	4413      	add	r3, r2
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	4a15      	ldr	r2, [pc, #84]	@ (80038ac <prvAddNewTaskToReadyList+0xd8>)
 8003856:	441a      	add	r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	3304      	adds	r3, #4
 800385c:	4619      	mov	r1, r3
 800385e:	4610      	mov	r0, r2
 8003860:	f7ff f8c5 	bl	80029ee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003864:	f001 fa12 	bl	8004c8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003868:	4b0d      	ldr	r3, [pc, #52]	@ (80038a0 <prvAddNewTaskToReadyList+0xcc>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d00e      	beq.n	800388e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003870:	4b0a      	ldr	r3, [pc, #40]	@ (800389c <prvAddNewTaskToReadyList+0xc8>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800387a:	429a      	cmp	r2, r3
 800387c:	d207      	bcs.n	800388e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800387e:	4b0c      	ldr	r3, [pc, #48]	@ (80038b0 <prvAddNewTaskToReadyList+0xdc>)
 8003880:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003884:	601a      	str	r2, [r3, #0]
 8003886:	f3bf 8f4f 	dsb	sy
 800388a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800388e:	bf00      	nop
 8003890:	3708      	adds	r7, #8
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	20000cfc 	.word	0x20000cfc
 800389c:	20000828 	.word	0x20000828
 80038a0:	20000d08 	.word	0x20000d08
 80038a4:	20000d18 	.word	0x20000d18
 80038a8:	20000d04 	.word	0x20000d04
 80038ac:	2000082c 	.word	0x2000082c
 80038b0:	e000ed04 	.word	0xe000ed04

080038b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b08a      	sub	sp, #40	@ 0x28
 80038b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80038ba:	2300      	movs	r3, #0
 80038bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80038be:	2300      	movs	r3, #0
 80038c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80038c2:	463a      	mov	r2, r7
 80038c4:	1d39      	adds	r1, r7, #4
 80038c6:	f107 0308 	add.w	r3, r7, #8
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7ff f82e 	bl	800292c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80038d0:	6839      	ldr	r1, [r7, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68ba      	ldr	r2, [r7, #8]
 80038d6:	9202      	str	r2, [sp, #8]
 80038d8:	9301      	str	r3, [sp, #4]
 80038da:	2300      	movs	r3, #0
 80038dc:	9300      	str	r3, [sp, #0]
 80038de:	2300      	movs	r3, #0
 80038e0:	460a      	mov	r2, r1
 80038e2:	4922      	ldr	r1, [pc, #136]	@ (800396c <vTaskStartScheduler+0xb8>)
 80038e4:	4822      	ldr	r0, [pc, #136]	@ (8003970 <vTaskStartScheduler+0xbc>)
 80038e6:	f7ff fe3f 	bl	8003568 <xTaskCreateStatic>
 80038ea:	4603      	mov	r3, r0
 80038ec:	4a21      	ldr	r2, [pc, #132]	@ (8003974 <vTaskStartScheduler+0xc0>)
 80038ee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80038f0:	4b20      	ldr	r3, [pc, #128]	@ (8003974 <vTaskStartScheduler+0xc0>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d002      	beq.n	80038fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80038f8:	2301      	movs	r3, #1
 80038fa:	617b      	str	r3, [r7, #20]
 80038fc:	e001      	b.n	8003902 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80038fe:	2300      	movs	r3, #0
 8003900:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	2b01      	cmp	r3, #1
 8003906:	d102      	bne.n	800390e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003908:	f000 fd04 	bl	8004314 <xTimerCreateTimerTask>
 800390c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	2b01      	cmp	r3, #1
 8003912:	d116      	bne.n	8003942 <vTaskStartScheduler+0x8e>
	__asm volatile
 8003914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003918:	f383 8811 	msr	BASEPRI, r3
 800391c:	f3bf 8f6f 	isb	sy
 8003920:	f3bf 8f4f 	dsb	sy
 8003924:	613b      	str	r3, [r7, #16]
}
 8003926:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003928:	4b13      	ldr	r3, [pc, #76]	@ (8003978 <vTaskStartScheduler+0xc4>)
 800392a:	f04f 32ff 	mov.w	r2, #4294967295
 800392e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003930:	4b12      	ldr	r3, [pc, #72]	@ (800397c <vTaskStartScheduler+0xc8>)
 8003932:	2201      	movs	r2, #1
 8003934:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003936:	4b12      	ldr	r3, [pc, #72]	@ (8003980 <vTaskStartScheduler+0xcc>)
 8003938:	2200      	movs	r2, #0
 800393a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800393c:	f001 f8d0 	bl	8004ae0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003940:	e00f      	b.n	8003962 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003948:	d10b      	bne.n	8003962 <vTaskStartScheduler+0xae>
	__asm volatile
 800394a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800394e:	f383 8811 	msr	BASEPRI, r3
 8003952:	f3bf 8f6f 	isb	sy
 8003956:	f3bf 8f4f 	dsb	sy
 800395a:	60fb      	str	r3, [r7, #12]
}
 800395c:	bf00      	nop
 800395e:	bf00      	nop
 8003960:	e7fd      	b.n	800395e <vTaskStartScheduler+0xaa>
}
 8003962:	bf00      	nop
 8003964:	3718      	adds	r7, #24
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	08006158 	.word	0x08006158
 8003970:	08003fa5 	.word	0x08003fa5
 8003974:	20000d20 	.word	0x20000d20
 8003978:	20000d1c 	.word	0x20000d1c
 800397c:	20000d08 	.word	0x20000d08
 8003980:	20000d00 	.word	0x20000d00

08003984 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003984:	b480      	push	{r7}
 8003986:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003988:	4b04      	ldr	r3, [pc, #16]	@ (800399c <vTaskSuspendAll+0x18>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	3301      	adds	r3, #1
 800398e:	4a03      	ldr	r2, [pc, #12]	@ (800399c <vTaskSuspendAll+0x18>)
 8003990:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003992:	bf00      	nop
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr
 800399c:	20000d24 	.word	0x20000d24

080039a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80039a6:	2300      	movs	r3, #0
 80039a8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80039aa:	2300      	movs	r3, #0
 80039ac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80039ae:	4b42      	ldr	r3, [pc, #264]	@ (8003ab8 <xTaskResumeAll+0x118>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d10b      	bne.n	80039ce <xTaskResumeAll+0x2e>
	__asm volatile
 80039b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039ba:	f383 8811 	msr	BASEPRI, r3
 80039be:	f3bf 8f6f 	isb	sy
 80039c2:	f3bf 8f4f 	dsb	sy
 80039c6:	603b      	str	r3, [r7, #0]
}
 80039c8:	bf00      	nop
 80039ca:	bf00      	nop
 80039cc:	e7fd      	b.n	80039ca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80039ce:	f001 f92b 	bl	8004c28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80039d2:	4b39      	ldr	r3, [pc, #228]	@ (8003ab8 <xTaskResumeAll+0x118>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	3b01      	subs	r3, #1
 80039d8:	4a37      	ldr	r2, [pc, #220]	@ (8003ab8 <xTaskResumeAll+0x118>)
 80039da:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039dc:	4b36      	ldr	r3, [pc, #216]	@ (8003ab8 <xTaskResumeAll+0x118>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d162      	bne.n	8003aaa <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80039e4:	4b35      	ldr	r3, [pc, #212]	@ (8003abc <xTaskResumeAll+0x11c>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d05e      	beq.n	8003aaa <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80039ec:	e02f      	b.n	8003a4e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039ee:	4b34      	ldr	r3, [pc, #208]	@ (8003ac0 <xTaskResumeAll+0x120>)
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	3318      	adds	r3, #24
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7ff f854 	bl	8002aa8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	3304      	adds	r3, #4
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7ff f84f 	bl	8002aa8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a0e:	4b2d      	ldr	r3, [pc, #180]	@ (8003ac4 <xTaskResumeAll+0x124>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d903      	bls.n	8003a1e <xTaskResumeAll+0x7e>
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a1a:	4a2a      	ldr	r2, [pc, #168]	@ (8003ac4 <xTaskResumeAll+0x124>)
 8003a1c:	6013      	str	r3, [r2, #0]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a22:	4613      	mov	r3, r2
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	4413      	add	r3, r2
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	4a27      	ldr	r2, [pc, #156]	@ (8003ac8 <xTaskResumeAll+0x128>)
 8003a2c:	441a      	add	r2, r3
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	3304      	adds	r3, #4
 8003a32:	4619      	mov	r1, r3
 8003a34:	4610      	mov	r0, r2
 8003a36:	f7fe ffda 	bl	80029ee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a3e:	4b23      	ldr	r3, [pc, #140]	@ (8003acc <xTaskResumeAll+0x12c>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d302      	bcc.n	8003a4e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003a48:	4b21      	ldr	r3, [pc, #132]	@ (8003ad0 <xTaskResumeAll+0x130>)
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8003ac0 <xTaskResumeAll+0x120>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1cb      	bne.n	80039ee <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003a5c:	f000 fb58 	bl	8004110 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003a60:	4b1c      	ldr	r3, [pc, #112]	@ (8003ad4 <xTaskResumeAll+0x134>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d010      	beq.n	8003a8e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003a6c:	f000 f846 	bl	8003afc <xTaskIncrementTick>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d002      	beq.n	8003a7c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003a76:	4b16      	ldr	r3, [pc, #88]	@ (8003ad0 <xTaskResumeAll+0x130>)
 8003a78:	2201      	movs	r2, #1
 8003a7a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	3b01      	subs	r3, #1
 8003a80:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d1f1      	bne.n	8003a6c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003a88:	4b12      	ldr	r3, [pc, #72]	@ (8003ad4 <xTaskResumeAll+0x134>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003a8e:	4b10      	ldr	r3, [pc, #64]	@ (8003ad0 <xTaskResumeAll+0x130>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d009      	beq.n	8003aaa <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003a96:	2301      	movs	r3, #1
 8003a98:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003a9a:	4b0f      	ldr	r3, [pc, #60]	@ (8003ad8 <xTaskResumeAll+0x138>)
 8003a9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003aa0:	601a      	str	r2, [r3, #0]
 8003aa2:	f3bf 8f4f 	dsb	sy
 8003aa6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003aaa:	f001 f8ef 	bl	8004c8c <vPortExitCritical>

	return xAlreadyYielded;
 8003aae:	68bb      	ldr	r3, [r7, #8]
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3710      	adds	r7, #16
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	20000d24 	.word	0x20000d24
 8003abc:	20000cfc 	.word	0x20000cfc
 8003ac0:	20000cbc 	.word	0x20000cbc
 8003ac4:	20000d04 	.word	0x20000d04
 8003ac8:	2000082c 	.word	0x2000082c
 8003acc:	20000828 	.word	0x20000828
 8003ad0:	20000d10 	.word	0x20000d10
 8003ad4:	20000d0c 	.word	0x20000d0c
 8003ad8:	e000ed04 	.word	0xe000ed04

08003adc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003ae2:	4b05      	ldr	r3, [pc, #20]	@ (8003af8 <xTaskGetTickCount+0x1c>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003ae8:	687b      	ldr	r3, [r7, #4]
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	370c      	adds	r7, #12
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop
 8003af8:	20000d00 	.word	0x20000d00

08003afc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b086      	sub	sp, #24
 8003b00:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003b02:	2300      	movs	r3, #0
 8003b04:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b06:	4b4f      	ldr	r3, [pc, #316]	@ (8003c44 <xTaskIncrementTick+0x148>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	f040 8090 	bne.w	8003c30 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003b10:	4b4d      	ldr	r3, [pc, #308]	@ (8003c48 <xTaskIncrementTick+0x14c>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	3301      	adds	r3, #1
 8003b16:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003b18:	4a4b      	ldr	r2, [pc, #300]	@ (8003c48 <xTaskIncrementTick+0x14c>)
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d121      	bne.n	8003b68 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003b24:	4b49      	ldr	r3, [pc, #292]	@ (8003c4c <xTaskIncrementTick+0x150>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d00b      	beq.n	8003b46 <xTaskIncrementTick+0x4a>
	__asm volatile
 8003b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b32:	f383 8811 	msr	BASEPRI, r3
 8003b36:	f3bf 8f6f 	isb	sy
 8003b3a:	f3bf 8f4f 	dsb	sy
 8003b3e:	603b      	str	r3, [r7, #0]
}
 8003b40:	bf00      	nop
 8003b42:	bf00      	nop
 8003b44:	e7fd      	b.n	8003b42 <xTaskIncrementTick+0x46>
 8003b46:	4b41      	ldr	r3, [pc, #260]	@ (8003c4c <xTaskIncrementTick+0x150>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	60fb      	str	r3, [r7, #12]
 8003b4c:	4b40      	ldr	r3, [pc, #256]	@ (8003c50 <xTaskIncrementTick+0x154>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a3e      	ldr	r2, [pc, #248]	@ (8003c4c <xTaskIncrementTick+0x150>)
 8003b52:	6013      	str	r3, [r2, #0]
 8003b54:	4a3e      	ldr	r2, [pc, #248]	@ (8003c50 <xTaskIncrementTick+0x154>)
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6013      	str	r3, [r2, #0]
 8003b5a:	4b3e      	ldr	r3, [pc, #248]	@ (8003c54 <xTaskIncrementTick+0x158>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	3301      	adds	r3, #1
 8003b60:	4a3c      	ldr	r2, [pc, #240]	@ (8003c54 <xTaskIncrementTick+0x158>)
 8003b62:	6013      	str	r3, [r2, #0]
 8003b64:	f000 fad4 	bl	8004110 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003b68:	4b3b      	ldr	r3, [pc, #236]	@ (8003c58 <xTaskIncrementTick+0x15c>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	693a      	ldr	r2, [r7, #16]
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d349      	bcc.n	8003c06 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b72:	4b36      	ldr	r3, [pc, #216]	@ (8003c4c <xTaskIncrementTick+0x150>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d104      	bne.n	8003b86 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b7c:	4b36      	ldr	r3, [pc, #216]	@ (8003c58 <xTaskIncrementTick+0x15c>)
 8003b7e:	f04f 32ff 	mov.w	r2, #4294967295
 8003b82:	601a      	str	r2, [r3, #0]
					break;
 8003b84:	e03f      	b.n	8003c06 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b86:	4b31      	ldr	r3, [pc, #196]	@ (8003c4c <xTaskIncrementTick+0x150>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003b96:	693a      	ldr	r2, [r7, #16]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d203      	bcs.n	8003ba6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003b9e:	4a2e      	ldr	r2, [pc, #184]	@ (8003c58 <xTaskIncrementTick+0x15c>)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003ba4:	e02f      	b.n	8003c06 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	3304      	adds	r3, #4
 8003baa:	4618      	mov	r0, r3
 8003bac:	f7fe ff7c 	bl	8002aa8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d004      	beq.n	8003bc2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	3318      	adds	r3, #24
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7fe ff73 	bl	8002aa8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bc6:	4b25      	ldr	r3, [pc, #148]	@ (8003c5c <xTaskIncrementTick+0x160>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d903      	bls.n	8003bd6 <xTaskIncrementTick+0xda>
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd2:	4a22      	ldr	r2, [pc, #136]	@ (8003c5c <xTaskIncrementTick+0x160>)
 8003bd4:	6013      	str	r3, [r2, #0]
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bda:	4613      	mov	r3, r2
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	4413      	add	r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	4a1f      	ldr	r2, [pc, #124]	@ (8003c60 <xTaskIncrementTick+0x164>)
 8003be4:	441a      	add	r2, r3
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	3304      	adds	r3, #4
 8003bea:	4619      	mov	r1, r3
 8003bec:	4610      	mov	r0, r2
 8003bee:	f7fe fefe 	bl	80029ee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bf6:	4b1b      	ldr	r3, [pc, #108]	@ (8003c64 <xTaskIncrementTick+0x168>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d3b8      	bcc.n	8003b72 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003c00:	2301      	movs	r3, #1
 8003c02:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c04:	e7b5      	b.n	8003b72 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003c06:	4b17      	ldr	r3, [pc, #92]	@ (8003c64 <xTaskIncrementTick+0x168>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c0c:	4914      	ldr	r1, [pc, #80]	@ (8003c60 <xTaskIncrementTick+0x164>)
 8003c0e:	4613      	mov	r3, r2
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	4413      	add	r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	440b      	add	r3, r1
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d901      	bls.n	8003c22 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003c22:	4b11      	ldr	r3, [pc, #68]	@ (8003c68 <xTaskIncrementTick+0x16c>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d007      	beq.n	8003c3a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	617b      	str	r3, [r7, #20]
 8003c2e:	e004      	b.n	8003c3a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003c30:	4b0e      	ldr	r3, [pc, #56]	@ (8003c6c <xTaskIncrementTick+0x170>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	3301      	adds	r3, #1
 8003c36:	4a0d      	ldr	r2, [pc, #52]	@ (8003c6c <xTaskIncrementTick+0x170>)
 8003c38:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003c3a:	697b      	ldr	r3, [r7, #20]
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3718      	adds	r7, #24
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	20000d24 	.word	0x20000d24
 8003c48:	20000d00 	.word	0x20000d00
 8003c4c:	20000cb4 	.word	0x20000cb4
 8003c50:	20000cb8 	.word	0x20000cb8
 8003c54:	20000d14 	.word	0x20000d14
 8003c58:	20000d1c 	.word	0x20000d1c
 8003c5c:	20000d04 	.word	0x20000d04
 8003c60:	2000082c 	.word	0x2000082c
 8003c64:	20000828 	.word	0x20000828
 8003c68:	20000d10 	.word	0x20000d10
 8003c6c:	20000d0c 	.word	0x20000d0c

08003c70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003c70:	b480      	push	{r7}
 8003c72:	b085      	sub	sp, #20
 8003c74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003c76:	4b28      	ldr	r3, [pc, #160]	@ (8003d18 <vTaskSwitchContext+0xa8>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d003      	beq.n	8003c86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003c7e:	4b27      	ldr	r3, [pc, #156]	@ (8003d1c <vTaskSwitchContext+0xac>)
 8003c80:	2201      	movs	r2, #1
 8003c82:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003c84:	e042      	b.n	8003d0c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8003c86:	4b25      	ldr	r3, [pc, #148]	@ (8003d1c <vTaskSwitchContext+0xac>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c8c:	4b24      	ldr	r3, [pc, #144]	@ (8003d20 <vTaskSwitchContext+0xb0>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	60fb      	str	r3, [r7, #12]
 8003c92:	e011      	b.n	8003cb8 <vTaskSwitchContext+0x48>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d10b      	bne.n	8003cb2 <vTaskSwitchContext+0x42>
	__asm volatile
 8003c9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c9e:	f383 8811 	msr	BASEPRI, r3
 8003ca2:	f3bf 8f6f 	isb	sy
 8003ca6:	f3bf 8f4f 	dsb	sy
 8003caa:	607b      	str	r3, [r7, #4]
}
 8003cac:	bf00      	nop
 8003cae:	bf00      	nop
 8003cb0:	e7fd      	b.n	8003cae <vTaskSwitchContext+0x3e>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	60fb      	str	r3, [r7, #12]
 8003cb8:	491a      	ldr	r1, [pc, #104]	@ (8003d24 <vTaskSwitchContext+0xb4>)
 8003cba:	68fa      	ldr	r2, [r7, #12]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	4413      	add	r3, r2
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	440b      	add	r3, r1
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d0e3      	beq.n	8003c94 <vTaskSwitchContext+0x24>
 8003ccc:	68fa      	ldr	r2, [r7, #12]
 8003cce:	4613      	mov	r3, r2
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	4413      	add	r3, r2
 8003cd4:	009b      	lsls	r3, r3, #2
 8003cd6:	4a13      	ldr	r2, [pc, #76]	@ (8003d24 <vTaskSwitchContext+0xb4>)
 8003cd8:	4413      	add	r3, r2
 8003cda:	60bb      	str	r3, [r7, #8]
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	685a      	ldr	r2, [r3, #4]
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	605a      	str	r2, [r3, #4]
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	685a      	ldr	r2, [r3, #4]
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	3308      	adds	r3, #8
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d104      	bne.n	8003cfc <vTaskSwitchContext+0x8c>
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	685a      	ldr	r2, [r3, #4]
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	605a      	str	r2, [r3, #4]
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	4a09      	ldr	r2, [pc, #36]	@ (8003d28 <vTaskSwitchContext+0xb8>)
 8003d04:	6013      	str	r3, [r2, #0]
 8003d06:	4a06      	ldr	r2, [pc, #24]	@ (8003d20 <vTaskSwitchContext+0xb0>)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6013      	str	r3, [r2, #0]
}
 8003d0c:	bf00      	nop
 8003d0e:	3714      	adds	r7, #20
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr
 8003d18:	20000d24 	.word	0x20000d24
 8003d1c:	20000d10 	.word	0x20000d10
 8003d20:	20000d04 	.word	0x20000d04
 8003d24:	2000082c 	.word	0x2000082c
 8003d28:	20000828 	.word	0x20000828

08003d2c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b084      	sub	sp, #16
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d10b      	bne.n	8003d54 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003d3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d40:	f383 8811 	msr	BASEPRI, r3
 8003d44:	f3bf 8f6f 	isb	sy
 8003d48:	f3bf 8f4f 	dsb	sy
 8003d4c:	60fb      	str	r3, [r7, #12]
}
 8003d4e:	bf00      	nop
 8003d50:	bf00      	nop
 8003d52:	e7fd      	b.n	8003d50 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003d54:	4b07      	ldr	r3, [pc, #28]	@ (8003d74 <vTaskPlaceOnEventList+0x48>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	3318      	adds	r3, #24
 8003d5a:	4619      	mov	r1, r3
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f7fe fe6a 	bl	8002a36 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003d62:	2101      	movs	r1, #1
 8003d64:	6838      	ldr	r0, [r7, #0]
 8003d66:	f000 fa81 	bl	800426c <prvAddCurrentTaskToDelayedList>
}
 8003d6a:	bf00      	nop
 8003d6c:	3710      	adds	r7, #16
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	20000828 	.word	0x20000828

08003d78 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b086      	sub	sp, #24
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d10b      	bne.n	8003da2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d8e:	f383 8811 	msr	BASEPRI, r3
 8003d92:	f3bf 8f6f 	isb	sy
 8003d96:	f3bf 8f4f 	dsb	sy
 8003d9a:	617b      	str	r3, [r7, #20]
}
 8003d9c:	bf00      	nop
 8003d9e:	bf00      	nop
 8003da0:	e7fd      	b.n	8003d9e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003da2:	4b0a      	ldr	r3, [pc, #40]	@ (8003dcc <vTaskPlaceOnEventListRestricted+0x54>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	3318      	adds	r3, #24
 8003da8:	4619      	mov	r1, r3
 8003daa:	68f8      	ldr	r0, [r7, #12]
 8003dac:	f7fe fe1f 	bl	80029ee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d002      	beq.n	8003dbc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003db6:	f04f 33ff 	mov.w	r3, #4294967295
 8003dba:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003dbc:	6879      	ldr	r1, [r7, #4]
 8003dbe:	68b8      	ldr	r0, [r7, #8]
 8003dc0:	f000 fa54 	bl	800426c <prvAddCurrentTaskToDelayedList>
	}
 8003dc4:	bf00      	nop
 8003dc6:	3718      	adds	r7, #24
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	20000828 	.word	0x20000828

08003dd0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b086      	sub	sp, #24
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d10b      	bne.n	8003dfe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003de6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dea:	f383 8811 	msr	BASEPRI, r3
 8003dee:	f3bf 8f6f 	isb	sy
 8003df2:	f3bf 8f4f 	dsb	sy
 8003df6:	60fb      	str	r3, [r7, #12]
}
 8003df8:	bf00      	nop
 8003dfa:	bf00      	nop
 8003dfc:	e7fd      	b.n	8003dfa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	3318      	adds	r3, #24
 8003e02:	4618      	mov	r0, r3
 8003e04:	f7fe fe50 	bl	8002aa8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e08:	4b1d      	ldr	r3, [pc, #116]	@ (8003e80 <xTaskRemoveFromEventList+0xb0>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d11d      	bne.n	8003e4c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	3304      	adds	r3, #4
 8003e14:	4618      	mov	r0, r3
 8003e16:	f7fe fe47 	bl	8002aa8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e1e:	4b19      	ldr	r3, [pc, #100]	@ (8003e84 <xTaskRemoveFromEventList+0xb4>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d903      	bls.n	8003e2e <xTaskRemoveFromEventList+0x5e>
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e2a:	4a16      	ldr	r2, [pc, #88]	@ (8003e84 <xTaskRemoveFromEventList+0xb4>)
 8003e2c:	6013      	str	r3, [r2, #0]
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e32:	4613      	mov	r3, r2
 8003e34:	009b      	lsls	r3, r3, #2
 8003e36:	4413      	add	r3, r2
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	4a13      	ldr	r2, [pc, #76]	@ (8003e88 <xTaskRemoveFromEventList+0xb8>)
 8003e3c:	441a      	add	r2, r3
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	3304      	adds	r3, #4
 8003e42:	4619      	mov	r1, r3
 8003e44:	4610      	mov	r0, r2
 8003e46:	f7fe fdd2 	bl	80029ee <vListInsertEnd>
 8003e4a:	e005      	b.n	8003e58 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	3318      	adds	r3, #24
 8003e50:	4619      	mov	r1, r3
 8003e52:	480e      	ldr	r0, [pc, #56]	@ (8003e8c <xTaskRemoveFromEventList+0xbc>)
 8003e54:	f7fe fdcb 	bl	80029ee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8003e90 <xTaskRemoveFromEventList+0xc0>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d905      	bls.n	8003e72 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003e66:	2301      	movs	r3, #1
 8003e68:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8003e94 <xTaskRemoveFromEventList+0xc4>)
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	601a      	str	r2, [r3, #0]
 8003e70:	e001      	b.n	8003e76 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003e72:	2300      	movs	r3, #0
 8003e74:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003e76:	697b      	ldr	r3, [r7, #20]
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3718      	adds	r7, #24
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	20000d24 	.word	0x20000d24
 8003e84:	20000d04 	.word	0x20000d04
 8003e88:	2000082c 	.word	0x2000082c
 8003e8c:	20000cbc 	.word	0x20000cbc
 8003e90:	20000828 	.word	0x20000828
 8003e94:	20000d10 	.word	0x20000d10

08003e98 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003ea0:	4b06      	ldr	r3, [pc, #24]	@ (8003ebc <vTaskInternalSetTimeOutState+0x24>)
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003ea8:	4b05      	ldr	r3, [pc, #20]	@ (8003ec0 <vTaskInternalSetTimeOutState+0x28>)
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	605a      	str	r2, [r3, #4]
}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr
 8003ebc:	20000d14 	.word	0x20000d14
 8003ec0:	20000d00 	.word	0x20000d00

08003ec4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b088      	sub	sp, #32
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d10b      	bne.n	8003eec <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ed8:	f383 8811 	msr	BASEPRI, r3
 8003edc:	f3bf 8f6f 	isb	sy
 8003ee0:	f3bf 8f4f 	dsb	sy
 8003ee4:	613b      	str	r3, [r7, #16]
}
 8003ee6:	bf00      	nop
 8003ee8:	bf00      	nop
 8003eea:	e7fd      	b.n	8003ee8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d10b      	bne.n	8003f0a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ef6:	f383 8811 	msr	BASEPRI, r3
 8003efa:	f3bf 8f6f 	isb	sy
 8003efe:	f3bf 8f4f 	dsb	sy
 8003f02:	60fb      	str	r3, [r7, #12]
}
 8003f04:	bf00      	nop
 8003f06:	bf00      	nop
 8003f08:	e7fd      	b.n	8003f06 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003f0a:	f000 fe8d 	bl	8004c28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003f0e:	4b1d      	ldr	r3, [pc, #116]	@ (8003f84 <xTaskCheckForTimeOut+0xc0>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	69ba      	ldr	r2, [r7, #24]
 8003f1a:	1ad3      	subs	r3, r2, r3
 8003f1c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f26:	d102      	bne.n	8003f2e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	61fb      	str	r3, [r7, #28]
 8003f2c:	e023      	b.n	8003f76 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	4b15      	ldr	r3, [pc, #84]	@ (8003f88 <xTaskCheckForTimeOut+0xc4>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d007      	beq.n	8003f4a <xTaskCheckForTimeOut+0x86>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	69ba      	ldr	r2, [r7, #24]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d302      	bcc.n	8003f4a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003f44:	2301      	movs	r3, #1
 8003f46:	61fb      	str	r3, [r7, #28]
 8003f48:	e015      	b.n	8003f76 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	697a      	ldr	r2, [r7, #20]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d20b      	bcs.n	8003f6c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	1ad2      	subs	r2, r2, r3
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f7ff ff99 	bl	8003e98 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003f66:	2300      	movs	r3, #0
 8003f68:	61fb      	str	r3, [r7, #28]
 8003f6a:	e004      	b.n	8003f76 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003f72:	2301      	movs	r3, #1
 8003f74:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003f76:	f000 fe89 	bl	8004c8c <vPortExitCritical>

	return xReturn;
 8003f7a:	69fb      	ldr	r3, [r7, #28]
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3720      	adds	r7, #32
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	20000d00 	.word	0x20000d00
 8003f88:	20000d14 	.word	0x20000d14

08003f8c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003f90:	4b03      	ldr	r3, [pc, #12]	@ (8003fa0 <vTaskMissedYield+0x14>)
 8003f92:	2201      	movs	r2, #1
 8003f94:	601a      	str	r2, [r3, #0]
}
 8003f96:	bf00      	nop
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr
 8003fa0:	20000d10 	.word	0x20000d10

08003fa4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b082      	sub	sp, #8
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003fac:	f000 f852 	bl	8004054 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003fb0:	4b06      	ldr	r3, [pc, #24]	@ (8003fcc <prvIdleTask+0x28>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d9f9      	bls.n	8003fac <prvIdleTask+0x8>
			{
				taskYIELD();
 8003fb8:	4b05      	ldr	r3, [pc, #20]	@ (8003fd0 <prvIdleTask+0x2c>)
 8003fba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fbe:	601a      	str	r2, [r3, #0]
 8003fc0:	f3bf 8f4f 	dsb	sy
 8003fc4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003fc8:	e7f0      	b.n	8003fac <prvIdleTask+0x8>
 8003fca:	bf00      	nop
 8003fcc:	2000082c 	.word	0x2000082c
 8003fd0:	e000ed04 	.word	0xe000ed04

08003fd4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003fda:	2300      	movs	r3, #0
 8003fdc:	607b      	str	r3, [r7, #4]
 8003fde:	e00c      	b.n	8003ffa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	4413      	add	r3, r2
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	4a12      	ldr	r2, [pc, #72]	@ (8004034 <prvInitialiseTaskLists+0x60>)
 8003fec:	4413      	add	r3, r2
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f7fe fcd0 	bl	8002994 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	3301      	adds	r3, #1
 8003ff8:	607b      	str	r3, [r7, #4]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2b37      	cmp	r3, #55	@ 0x37
 8003ffe:	d9ef      	bls.n	8003fe0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004000:	480d      	ldr	r0, [pc, #52]	@ (8004038 <prvInitialiseTaskLists+0x64>)
 8004002:	f7fe fcc7 	bl	8002994 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004006:	480d      	ldr	r0, [pc, #52]	@ (800403c <prvInitialiseTaskLists+0x68>)
 8004008:	f7fe fcc4 	bl	8002994 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800400c:	480c      	ldr	r0, [pc, #48]	@ (8004040 <prvInitialiseTaskLists+0x6c>)
 800400e:	f7fe fcc1 	bl	8002994 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004012:	480c      	ldr	r0, [pc, #48]	@ (8004044 <prvInitialiseTaskLists+0x70>)
 8004014:	f7fe fcbe 	bl	8002994 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004018:	480b      	ldr	r0, [pc, #44]	@ (8004048 <prvInitialiseTaskLists+0x74>)
 800401a:	f7fe fcbb 	bl	8002994 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800401e:	4b0b      	ldr	r3, [pc, #44]	@ (800404c <prvInitialiseTaskLists+0x78>)
 8004020:	4a05      	ldr	r2, [pc, #20]	@ (8004038 <prvInitialiseTaskLists+0x64>)
 8004022:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004024:	4b0a      	ldr	r3, [pc, #40]	@ (8004050 <prvInitialiseTaskLists+0x7c>)
 8004026:	4a05      	ldr	r2, [pc, #20]	@ (800403c <prvInitialiseTaskLists+0x68>)
 8004028:	601a      	str	r2, [r3, #0]
}
 800402a:	bf00      	nop
 800402c:	3708      	adds	r7, #8
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	2000082c 	.word	0x2000082c
 8004038:	20000c8c 	.word	0x20000c8c
 800403c:	20000ca0 	.word	0x20000ca0
 8004040:	20000cbc 	.word	0x20000cbc
 8004044:	20000cd0 	.word	0x20000cd0
 8004048:	20000ce8 	.word	0x20000ce8
 800404c:	20000cb4 	.word	0x20000cb4
 8004050:	20000cb8 	.word	0x20000cb8

08004054 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800405a:	e019      	b.n	8004090 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800405c:	f000 fde4 	bl	8004c28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004060:	4b10      	ldr	r3, [pc, #64]	@ (80040a4 <prvCheckTasksWaitingTermination+0x50>)
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	3304      	adds	r3, #4
 800406c:	4618      	mov	r0, r3
 800406e:	f7fe fd1b 	bl	8002aa8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004072:	4b0d      	ldr	r3, [pc, #52]	@ (80040a8 <prvCheckTasksWaitingTermination+0x54>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	3b01      	subs	r3, #1
 8004078:	4a0b      	ldr	r2, [pc, #44]	@ (80040a8 <prvCheckTasksWaitingTermination+0x54>)
 800407a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800407c:	4b0b      	ldr	r3, [pc, #44]	@ (80040ac <prvCheckTasksWaitingTermination+0x58>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	3b01      	subs	r3, #1
 8004082:	4a0a      	ldr	r2, [pc, #40]	@ (80040ac <prvCheckTasksWaitingTermination+0x58>)
 8004084:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004086:	f000 fe01 	bl	8004c8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f000 f810 	bl	80040b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004090:	4b06      	ldr	r3, [pc, #24]	@ (80040ac <prvCheckTasksWaitingTermination+0x58>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d1e1      	bne.n	800405c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004098:	bf00      	nop
 800409a:	bf00      	nop
 800409c:	3708      	adds	r7, #8
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	20000cd0 	.word	0x20000cd0
 80040a8:	20000cfc 	.word	0x20000cfc
 80040ac:	20000ce4 	.word	0x20000ce4

080040b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d108      	bne.n	80040d4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040c6:	4618      	mov	r0, r3
 80040c8:	f000 ff9e 	bl	8005008 <vPortFree>
				vPortFree( pxTCB );
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 ff9b 	bl	8005008 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80040d2:	e019      	b.n	8004108 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d103      	bne.n	80040e6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 ff92 	bl	8005008 <vPortFree>
	}
 80040e4:	e010      	b.n	8004108 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d00b      	beq.n	8004108 <prvDeleteTCB+0x58>
	__asm volatile
 80040f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040f4:	f383 8811 	msr	BASEPRI, r3
 80040f8:	f3bf 8f6f 	isb	sy
 80040fc:	f3bf 8f4f 	dsb	sy
 8004100:	60fb      	str	r3, [r7, #12]
}
 8004102:	bf00      	nop
 8004104:	bf00      	nop
 8004106:	e7fd      	b.n	8004104 <prvDeleteTCB+0x54>
	}
 8004108:	bf00      	nop
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}

08004110 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004110:	b480      	push	{r7}
 8004112:	b083      	sub	sp, #12
 8004114:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004116:	4b0c      	ldr	r3, [pc, #48]	@ (8004148 <prvResetNextTaskUnblockTime+0x38>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d104      	bne.n	800412a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004120:	4b0a      	ldr	r3, [pc, #40]	@ (800414c <prvResetNextTaskUnblockTime+0x3c>)
 8004122:	f04f 32ff 	mov.w	r2, #4294967295
 8004126:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004128:	e008      	b.n	800413c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800412a:	4b07      	ldr	r3, [pc, #28]	@ (8004148 <prvResetNextTaskUnblockTime+0x38>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	4a04      	ldr	r2, [pc, #16]	@ (800414c <prvResetNextTaskUnblockTime+0x3c>)
 800413a:	6013      	str	r3, [r2, #0]
}
 800413c:	bf00      	nop
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr
 8004148:	20000cb4 	.word	0x20000cb4
 800414c:	20000d1c 	.word	0x20000d1c

08004150 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004156:	4b0b      	ldr	r3, [pc, #44]	@ (8004184 <xTaskGetSchedulerState+0x34>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d102      	bne.n	8004164 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800415e:	2301      	movs	r3, #1
 8004160:	607b      	str	r3, [r7, #4]
 8004162:	e008      	b.n	8004176 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004164:	4b08      	ldr	r3, [pc, #32]	@ (8004188 <xTaskGetSchedulerState+0x38>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d102      	bne.n	8004172 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800416c:	2302      	movs	r3, #2
 800416e:	607b      	str	r3, [r7, #4]
 8004170:	e001      	b.n	8004176 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004172:	2300      	movs	r3, #0
 8004174:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004176:	687b      	ldr	r3, [r7, #4]
	}
 8004178:	4618      	mov	r0, r3
 800417a:	370c      	adds	r7, #12
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr
 8004184:	20000d08 	.word	0x20000d08
 8004188:	20000d24 	.word	0x20000d24

0800418c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800418c:	b580      	push	{r7, lr}
 800418e:	b086      	sub	sp, #24
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004198:	2300      	movs	r3, #0
 800419a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d058      	beq.n	8004254 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80041a2:	4b2f      	ldr	r3, [pc, #188]	@ (8004260 <xTaskPriorityDisinherit+0xd4>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	693a      	ldr	r2, [r7, #16]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d00b      	beq.n	80041c4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80041ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041b0:	f383 8811 	msr	BASEPRI, r3
 80041b4:	f3bf 8f6f 	isb	sy
 80041b8:	f3bf 8f4f 	dsb	sy
 80041bc:	60fb      	str	r3, [r7, #12]
}
 80041be:	bf00      	nop
 80041c0:	bf00      	nop
 80041c2:	e7fd      	b.n	80041c0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d10b      	bne.n	80041e4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80041cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041d0:	f383 8811 	msr	BASEPRI, r3
 80041d4:	f3bf 8f6f 	isb	sy
 80041d8:	f3bf 8f4f 	dsb	sy
 80041dc:	60bb      	str	r3, [r7, #8]
}
 80041de:	bf00      	nop
 80041e0:	bf00      	nop
 80041e2:	e7fd      	b.n	80041e0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041e8:	1e5a      	subs	r2, r3, #1
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d02c      	beq.n	8004254 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d128      	bne.n	8004254 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	3304      	adds	r3, #4
 8004206:	4618      	mov	r0, r3
 8004208:	f7fe fc4e 	bl	8002aa8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004218:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004224:	4b0f      	ldr	r3, [pc, #60]	@ (8004264 <xTaskPriorityDisinherit+0xd8>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	429a      	cmp	r2, r3
 800422a:	d903      	bls.n	8004234 <xTaskPriorityDisinherit+0xa8>
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004230:	4a0c      	ldr	r2, [pc, #48]	@ (8004264 <xTaskPriorityDisinherit+0xd8>)
 8004232:	6013      	str	r3, [r2, #0]
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004238:	4613      	mov	r3, r2
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	4413      	add	r3, r2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	4a09      	ldr	r2, [pc, #36]	@ (8004268 <xTaskPriorityDisinherit+0xdc>)
 8004242:	441a      	add	r2, r3
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	3304      	adds	r3, #4
 8004248:	4619      	mov	r1, r3
 800424a:	4610      	mov	r0, r2
 800424c:	f7fe fbcf 	bl	80029ee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004250:	2301      	movs	r3, #1
 8004252:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004254:	697b      	ldr	r3, [r7, #20]
	}
 8004256:	4618      	mov	r0, r3
 8004258:	3718      	adds	r7, #24
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	20000828 	.word	0x20000828
 8004264:	20000d04 	.word	0x20000d04
 8004268:	2000082c 	.word	0x2000082c

0800426c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004276:	4b21      	ldr	r3, [pc, #132]	@ (80042fc <prvAddCurrentTaskToDelayedList+0x90>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800427c:	4b20      	ldr	r3, [pc, #128]	@ (8004300 <prvAddCurrentTaskToDelayedList+0x94>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	3304      	adds	r3, #4
 8004282:	4618      	mov	r0, r3
 8004284:	f7fe fc10 	bl	8002aa8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800428e:	d10a      	bne.n	80042a6 <prvAddCurrentTaskToDelayedList+0x3a>
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d007      	beq.n	80042a6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004296:	4b1a      	ldr	r3, [pc, #104]	@ (8004300 <prvAddCurrentTaskToDelayedList+0x94>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	3304      	adds	r3, #4
 800429c:	4619      	mov	r1, r3
 800429e:	4819      	ldr	r0, [pc, #100]	@ (8004304 <prvAddCurrentTaskToDelayedList+0x98>)
 80042a0:	f7fe fba5 	bl	80029ee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80042a4:	e026      	b.n	80042f4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80042a6:	68fa      	ldr	r2, [r7, #12]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4413      	add	r3, r2
 80042ac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80042ae:	4b14      	ldr	r3, [pc, #80]	@ (8004300 <prvAddCurrentTaskToDelayedList+0x94>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	68ba      	ldr	r2, [r7, #8]
 80042b4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80042b6:	68ba      	ldr	r2, [r7, #8]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d209      	bcs.n	80042d2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042be:	4b12      	ldr	r3, [pc, #72]	@ (8004308 <prvAddCurrentTaskToDelayedList+0x9c>)
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	4b0f      	ldr	r3, [pc, #60]	@ (8004300 <prvAddCurrentTaskToDelayedList+0x94>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	3304      	adds	r3, #4
 80042c8:	4619      	mov	r1, r3
 80042ca:	4610      	mov	r0, r2
 80042cc:	f7fe fbb3 	bl	8002a36 <vListInsert>
}
 80042d0:	e010      	b.n	80042f4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042d2:	4b0e      	ldr	r3, [pc, #56]	@ (800430c <prvAddCurrentTaskToDelayedList+0xa0>)
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004300 <prvAddCurrentTaskToDelayedList+0x94>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	3304      	adds	r3, #4
 80042dc:	4619      	mov	r1, r3
 80042de:	4610      	mov	r0, r2
 80042e0:	f7fe fba9 	bl	8002a36 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80042e4:	4b0a      	ldr	r3, [pc, #40]	@ (8004310 <prvAddCurrentTaskToDelayedList+0xa4>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	68ba      	ldr	r2, [r7, #8]
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d202      	bcs.n	80042f4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80042ee:	4a08      	ldr	r2, [pc, #32]	@ (8004310 <prvAddCurrentTaskToDelayedList+0xa4>)
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	6013      	str	r3, [r2, #0]
}
 80042f4:	bf00      	nop
 80042f6:	3710      	adds	r7, #16
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	20000d00 	.word	0x20000d00
 8004300:	20000828 	.word	0x20000828
 8004304:	20000ce8 	.word	0x20000ce8
 8004308:	20000cb8 	.word	0x20000cb8
 800430c:	20000cb4 	.word	0x20000cb4
 8004310:	20000d1c 	.word	0x20000d1c

08004314 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b08a      	sub	sp, #40	@ 0x28
 8004318:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800431a:	2300      	movs	r3, #0
 800431c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800431e:	f000 fb13 	bl	8004948 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004322:	4b1d      	ldr	r3, [pc, #116]	@ (8004398 <xTimerCreateTimerTask+0x84>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d021      	beq.n	800436e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800432a:	2300      	movs	r3, #0
 800432c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800432e:	2300      	movs	r3, #0
 8004330:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004332:	1d3a      	adds	r2, r7, #4
 8004334:	f107 0108 	add.w	r1, r7, #8
 8004338:	f107 030c 	add.w	r3, r7, #12
 800433c:	4618      	mov	r0, r3
 800433e:	f7fe fb0f 	bl	8002960 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004342:	6879      	ldr	r1, [r7, #4]
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	9202      	str	r2, [sp, #8]
 800434a:	9301      	str	r3, [sp, #4]
 800434c:	2302      	movs	r3, #2
 800434e:	9300      	str	r3, [sp, #0]
 8004350:	2300      	movs	r3, #0
 8004352:	460a      	mov	r2, r1
 8004354:	4911      	ldr	r1, [pc, #68]	@ (800439c <xTimerCreateTimerTask+0x88>)
 8004356:	4812      	ldr	r0, [pc, #72]	@ (80043a0 <xTimerCreateTimerTask+0x8c>)
 8004358:	f7ff f906 	bl	8003568 <xTaskCreateStatic>
 800435c:	4603      	mov	r3, r0
 800435e:	4a11      	ldr	r2, [pc, #68]	@ (80043a4 <xTimerCreateTimerTask+0x90>)
 8004360:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004362:	4b10      	ldr	r3, [pc, #64]	@ (80043a4 <xTimerCreateTimerTask+0x90>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800436a:	2301      	movs	r3, #1
 800436c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d10b      	bne.n	800438c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004378:	f383 8811 	msr	BASEPRI, r3
 800437c:	f3bf 8f6f 	isb	sy
 8004380:	f3bf 8f4f 	dsb	sy
 8004384:	613b      	str	r3, [r7, #16]
}
 8004386:	bf00      	nop
 8004388:	bf00      	nop
 800438a:	e7fd      	b.n	8004388 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800438c:	697b      	ldr	r3, [r7, #20]
}
 800438e:	4618      	mov	r0, r3
 8004390:	3718      	adds	r7, #24
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
 8004396:	bf00      	nop
 8004398:	20000d58 	.word	0x20000d58
 800439c:	08006160 	.word	0x08006160
 80043a0:	080044e1 	.word	0x080044e1
 80043a4:	20000d5c 	.word	0x20000d5c

080043a8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b08a      	sub	sp, #40	@ 0x28
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
 80043b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80043b6:	2300      	movs	r3, #0
 80043b8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d10b      	bne.n	80043d8 <xTimerGenericCommand+0x30>
	__asm volatile
 80043c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043c4:	f383 8811 	msr	BASEPRI, r3
 80043c8:	f3bf 8f6f 	isb	sy
 80043cc:	f3bf 8f4f 	dsb	sy
 80043d0:	623b      	str	r3, [r7, #32]
}
 80043d2:	bf00      	nop
 80043d4:	bf00      	nop
 80043d6:	e7fd      	b.n	80043d4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80043d8:	4b19      	ldr	r3, [pc, #100]	@ (8004440 <xTimerGenericCommand+0x98>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d02a      	beq.n	8004436 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	2b05      	cmp	r3, #5
 80043f0:	dc18      	bgt.n	8004424 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80043f2:	f7ff fead 	bl	8004150 <xTaskGetSchedulerState>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b02      	cmp	r3, #2
 80043fa:	d109      	bne.n	8004410 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80043fc:	4b10      	ldr	r3, [pc, #64]	@ (8004440 <xTimerGenericCommand+0x98>)
 80043fe:	6818      	ldr	r0, [r3, #0]
 8004400:	f107 0110 	add.w	r1, r7, #16
 8004404:	2300      	movs	r3, #0
 8004406:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004408:	f7fe fcbe 	bl	8002d88 <xQueueGenericSend>
 800440c:	6278      	str	r0, [r7, #36]	@ 0x24
 800440e:	e012      	b.n	8004436 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004410:	4b0b      	ldr	r3, [pc, #44]	@ (8004440 <xTimerGenericCommand+0x98>)
 8004412:	6818      	ldr	r0, [r3, #0]
 8004414:	f107 0110 	add.w	r1, r7, #16
 8004418:	2300      	movs	r3, #0
 800441a:	2200      	movs	r2, #0
 800441c:	f7fe fcb4 	bl	8002d88 <xQueueGenericSend>
 8004420:	6278      	str	r0, [r7, #36]	@ 0x24
 8004422:	e008      	b.n	8004436 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004424:	4b06      	ldr	r3, [pc, #24]	@ (8004440 <xTimerGenericCommand+0x98>)
 8004426:	6818      	ldr	r0, [r3, #0]
 8004428:	f107 0110 	add.w	r1, r7, #16
 800442c:	2300      	movs	r3, #0
 800442e:	683a      	ldr	r2, [r7, #0]
 8004430:	f7fe fdac 	bl	8002f8c <xQueueGenericSendFromISR>
 8004434:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004438:	4618      	mov	r0, r3
 800443a:	3728      	adds	r7, #40	@ 0x28
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	20000d58 	.word	0x20000d58

08004444 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b088      	sub	sp, #32
 8004448:	af02      	add	r7, sp, #8
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800444e:	4b23      	ldr	r3, [pc, #140]	@ (80044dc <prvProcessExpiredTimer+0x98>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	3304      	adds	r3, #4
 800445c:	4618      	mov	r0, r3
 800445e:	f7fe fb23 	bl	8002aa8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004468:	f003 0304 	and.w	r3, r3, #4
 800446c:	2b00      	cmp	r3, #0
 800446e:	d023      	beq.n	80044b8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	699a      	ldr	r2, [r3, #24]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	18d1      	adds	r1, r2, r3
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	683a      	ldr	r2, [r7, #0]
 800447c:	6978      	ldr	r0, [r7, #20]
 800447e:	f000 f8d5 	bl	800462c <prvInsertTimerInActiveList>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d020      	beq.n	80044ca <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004488:	2300      	movs	r3, #0
 800448a:	9300      	str	r3, [sp, #0]
 800448c:	2300      	movs	r3, #0
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	2100      	movs	r1, #0
 8004492:	6978      	ldr	r0, [r7, #20]
 8004494:	f7ff ff88 	bl	80043a8 <xTimerGenericCommand>
 8004498:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d114      	bne.n	80044ca <prvProcessExpiredTimer+0x86>
	__asm volatile
 80044a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044a4:	f383 8811 	msr	BASEPRI, r3
 80044a8:	f3bf 8f6f 	isb	sy
 80044ac:	f3bf 8f4f 	dsb	sy
 80044b0:	60fb      	str	r3, [r7, #12]
}
 80044b2:	bf00      	nop
 80044b4:	bf00      	nop
 80044b6:	e7fd      	b.n	80044b4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80044be:	f023 0301 	bic.w	r3, r3, #1
 80044c2:	b2da      	uxtb	r2, r3
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	6a1b      	ldr	r3, [r3, #32]
 80044ce:	6978      	ldr	r0, [r7, #20]
 80044d0:	4798      	blx	r3
}
 80044d2:	bf00      	nop
 80044d4:	3718      	adds	r7, #24
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	20000d50 	.word	0x20000d50

080044e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80044e8:	f107 0308 	add.w	r3, r7, #8
 80044ec:	4618      	mov	r0, r3
 80044ee:	f000 f859 	bl	80045a4 <prvGetNextExpireTime>
 80044f2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	4619      	mov	r1, r3
 80044f8:	68f8      	ldr	r0, [r7, #12]
 80044fa:	f000 f805 	bl	8004508 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80044fe:	f000 f8d7 	bl	80046b0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004502:	bf00      	nop
 8004504:	e7f0      	b.n	80044e8 <prvTimerTask+0x8>
	...

08004508 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004512:	f7ff fa37 	bl	8003984 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004516:	f107 0308 	add.w	r3, r7, #8
 800451a:	4618      	mov	r0, r3
 800451c:	f000 f866 	bl	80045ec <prvSampleTimeNow>
 8004520:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d130      	bne.n	800458a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d10a      	bne.n	8004544 <prvProcessTimerOrBlockTask+0x3c>
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	429a      	cmp	r2, r3
 8004534:	d806      	bhi.n	8004544 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004536:	f7ff fa33 	bl	80039a0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800453a:	68f9      	ldr	r1, [r7, #12]
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f7ff ff81 	bl	8004444 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004542:	e024      	b.n	800458e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d008      	beq.n	800455c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800454a:	4b13      	ldr	r3, [pc, #76]	@ (8004598 <prvProcessTimerOrBlockTask+0x90>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d101      	bne.n	8004558 <prvProcessTimerOrBlockTask+0x50>
 8004554:	2301      	movs	r3, #1
 8004556:	e000      	b.n	800455a <prvProcessTimerOrBlockTask+0x52>
 8004558:	2300      	movs	r3, #0
 800455a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800455c:	4b0f      	ldr	r3, [pc, #60]	@ (800459c <prvProcessTimerOrBlockTask+0x94>)
 800455e:	6818      	ldr	r0, [r3, #0]
 8004560:	687a      	ldr	r2, [r7, #4]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	683a      	ldr	r2, [r7, #0]
 8004568:	4619      	mov	r1, r3
 800456a:	f7fe ffc9 	bl	8003500 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800456e:	f7ff fa17 	bl	80039a0 <xTaskResumeAll>
 8004572:	4603      	mov	r3, r0
 8004574:	2b00      	cmp	r3, #0
 8004576:	d10a      	bne.n	800458e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004578:	4b09      	ldr	r3, [pc, #36]	@ (80045a0 <prvProcessTimerOrBlockTask+0x98>)
 800457a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800457e:	601a      	str	r2, [r3, #0]
 8004580:	f3bf 8f4f 	dsb	sy
 8004584:	f3bf 8f6f 	isb	sy
}
 8004588:	e001      	b.n	800458e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800458a:	f7ff fa09 	bl	80039a0 <xTaskResumeAll>
}
 800458e:	bf00      	nop
 8004590:	3710      	adds	r7, #16
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	20000d54 	.word	0x20000d54
 800459c:	20000d58 	.word	0x20000d58
 80045a0:	e000ed04 	.word	0xe000ed04

080045a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80045ac:	4b0e      	ldr	r3, [pc, #56]	@ (80045e8 <prvGetNextExpireTime+0x44>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d101      	bne.n	80045ba <prvGetNextExpireTime+0x16>
 80045b6:	2201      	movs	r2, #1
 80045b8:	e000      	b.n	80045bc <prvGetNextExpireTime+0x18>
 80045ba:	2200      	movs	r2, #0
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d105      	bne.n	80045d4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80045c8:	4b07      	ldr	r3, [pc, #28]	@ (80045e8 <prvGetNextExpireTime+0x44>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	60fb      	str	r3, [r7, #12]
 80045d2:	e001      	b.n	80045d8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80045d4:	2300      	movs	r3, #0
 80045d6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80045d8:	68fb      	ldr	r3, [r7, #12]
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3714      	adds	r7, #20
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr
 80045e6:	bf00      	nop
 80045e8:	20000d50 	.word	0x20000d50

080045ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80045f4:	f7ff fa72 	bl	8003adc <xTaskGetTickCount>
 80045f8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80045fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004628 <prvSampleTimeNow+0x3c>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	429a      	cmp	r2, r3
 8004602:	d205      	bcs.n	8004610 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004604:	f000 f93a 	bl	800487c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	601a      	str	r2, [r3, #0]
 800460e:	e002      	b.n	8004616 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004616:	4a04      	ldr	r2, [pc, #16]	@ (8004628 <prvSampleTimeNow+0x3c>)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800461c:	68fb      	ldr	r3, [r7, #12]
}
 800461e:	4618      	mov	r0, r3
 8004620:	3710      	adds	r7, #16
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	20000d60 	.word	0x20000d60

0800462c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b086      	sub	sp, #24
 8004630:	af00      	add	r7, sp, #0
 8004632:	60f8      	str	r0, [r7, #12]
 8004634:	60b9      	str	r1, [r7, #8]
 8004636:	607a      	str	r2, [r7, #4]
 8004638:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800463a:	2300      	movs	r3, #0
 800463c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	68ba      	ldr	r2, [r7, #8]
 8004642:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	68fa      	ldr	r2, [r7, #12]
 8004648:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800464a:	68ba      	ldr	r2, [r7, #8]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	429a      	cmp	r2, r3
 8004650:	d812      	bhi.n	8004678 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	1ad2      	subs	r2, r2, r3
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	699b      	ldr	r3, [r3, #24]
 800465c:	429a      	cmp	r2, r3
 800465e:	d302      	bcc.n	8004666 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004660:	2301      	movs	r3, #1
 8004662:	617b      	str	r3, [r7, #20]
 8004664:	e01b      	b.n	800469e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004666:	4b10      	ldr	r3, [pc, #64]	@ (80046a8 <prvInsertTimerInActiveList+0x7c>)
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	3304      	adds	r3, #4
 800466e:	4619      	mov	r1, r3
 8004670:	4610      	mov	r0, r2
 8004672:	f7fe f9e0 	bl	8002a36 <vListInsert>
 8004676:	e012      	b.n	800469e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	429a      	cmp	r2, r3
 800467e:	d206      	bcs.n	800468e <prvInsertTimerInActiveList+0x62>
 8004680:	68ba      	ldr	r2, [r7, #8]
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	429a      	cmp	r2, r3
 8004686:	d302      	bcc.n	800468e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004688:	2301      	movs	r3, #1
 800468a:	617b      	str	r3, [r7, #20]
 800468c:	e007      	b.n	800469e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800468e:	4b07      	ldr	r3, [pc, #28]	@ (80046ac <prvInsertTimerInActiveList+0x80>)
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	3304      	adds	r3, #4
 8004696:	4619      	mov	r1, r3
 8004698:	4610      	mov	r0, r2
 800469a:	f7fe f9cc 	bl	8002a36 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800469e:	697b      	ldr	r3, [r7, #20]
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3718      	adds	r7, #24
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	20000d54 	.word	0x20000d54
 80046ac:	20000d50 	.word	0x20000d50

080046b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b08e      	sub	sp, #56	@ 0x38
 80046b4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80046b6:	e0ce      	b.n	8004856 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	da19      	bge.n	80046f2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80046be:	1d3b      	adds	r3, r7, #4
 80046c0:	3304      	adds	r3, #4
 80046c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80046c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d10b      	bne.n	80046e2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80046ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ce:	f383 8811 	msr	BASEPRI, r3
 80046d2:	f3bf 8f6f 	isb	sy
 80046d6:	f3bf 8f4f 	dsb	sy
 80046da:	61fb      	str	r3, [r7, #28]
}
 80046dc:	bf00      	nop
 80046de:	bf00      	nop
 80046e0:	e7fd      	b.n	80046de <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80046e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046e8:	6850      	ldr	r0, [r2, #4]
 80046ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046ec:	6892      	ldr	r2, [r2, #8]
 80046ee:	4611      	mov	r1, r2
 80046f0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	f2c0 80ae 	blt.w	8004856 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80046fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004700:	695b      	ldr	r3, [r3, #20]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d004      	beq.n	8004710 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004708:	3304      	adds	r3, #4
 800470a:	4618      	mov	r0, r3
 800470c:	f7fe f9cc 	bl	8002aa8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004710:	463b      	mov	r3, r7
 8004712:	4618      	mov	r0, r3
 8004714:	f7ff ff6a 	bl	80045ec <prvSampleTimeNow>
 8004718:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2b09      	cmp	r3, #9
 800471e:	f200 8097 	bhi.w	8004850 <prvProcessReceivedCommands+0x1a0>
 8004722:	a201      	add	r2, pc, #4	@ (adr r2, 8004728 <prvProcessReceivedCommands+0x78>)
 8004724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004728:	08004751 	.word	0x08004751
 800472c:	08004751 	.word	0x08004751
 8004730:	08004751 	.word	0x08004751
 8004734:	080047c7 	.word	0x080047c7
 8004738:	080047db 	.word	0x080047db
 800473c:	08004827 	.word	0x08004827
 8004740:	08004751 	.word	0x08004751
 8004744:	08004751 	.word	0x08004751
 8004748:	080047c7 	.word	0x080047c7
 800474c:	080047db 	.word	0x080047db
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004752:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004756:	f043 0301 	orr.w	r3, r3, #1
 800475a:	b2da      	uxtb	r2, r3
 800475c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800475e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004762:	68ba      	ldr	r2, [r7, #8]
 8004764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	18d1      	adds	r1, r2, r3
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800476e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004770:	f7ff ff5c 	bl	800462c <prvInsertTimerInActiveList>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d06c      	beq.n	8004854 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800477a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800477c:	6a1b      	ldr	r3, [r3, #32]
 800477e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004780:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004784:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004788:	f003 0304 	and.w	r3, r3, #4
 800478c:	2b00      	cmp	r3, #0
 800478e:	d061      	beq.n	8004854 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004790:	68ba      	ldr	r2, [r7, #8]
 8004792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004794:	699b      	ldr	r3, [r3, #24]
 8004796:	441a      	add	r2, r3
 8004798:	2300      	movs	r3, #0
 800479a:	9300      	str	r3, [sp, #0]
 800479c:	2300      	movs	r3, #0
 800479e:	2100      	movs	r1, #0
 80047a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80047a2:	f7ff fe01 	bl	80043a8 <xTimerGenericCommand>
 80047a6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80047a8:	6a3b      	ldr	r3, [r7, #32]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d152      	bne.n	8004854 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80047ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047b2:	f383 8811 	msr	BASEPRI, r3
 80047b6:	f3bf 8f6f 	isb	sy
 80047ba:	f3bf 8f4f 	dsb	sy
 80047be:	61bb      	str	r3, [r7, #24]
}
 80047c0:	bf00      	nop
 80047c2:	bf00      	nop
 80047c4:	e7fd      	b.n	80047c2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80047c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80047cc:	f023 0301 	bic.w	r3, r3, #1
 80047d0:	b2da      	uxtb	r2, r3
 80047d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80047d8:	e03d      	b.n	8004856 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80047da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80047e0:	f043 0301 	orr.w	r3, r3, #1
 80047e4:	b2da      	uxtb	r2, r3
 80047e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047e8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80047ec:	68ba      	ldr	r2, [r7, #8]
 80047ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047f0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80047f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047f4:	699b      	ldr	r3, [r3, #24]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d10b      	bne.n	8004812 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80047fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047fe:	f383 8811 	msr	BASEPRI, r3
 8004802:	f3bf 8f6f 	isb	sy
 8004806:	f3bf 8f4f 	dsb	sy
 800480a:	617b      	str	r3, [r7, #20]
}
 800480c:	bf00      	nop
 800480e:	bf00      	nop
 8004810:	e7fd      	b.n	800480e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004814:	699a      	ldr	r2, [r3, #24]
 8004816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004818:	18d1      	adds	r1, r2, r3
 800481a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800481c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800481e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004820:	f7ff ff04 	bl	800462c <prvInsertTimerInActiveList>
					break;
 8004824:	e017      	b.n	8004856 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004828:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b00      	cmp	r3, #0
 8004832:	d103      	bne.n	800483c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004834:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004836:	f000 fbe7 	bl	8005008 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800483a:	e00c      	b.n	8004856 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800483c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800483e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004842:	f023 0301 	bic.w	r3, r3, #1
 8004846:	b2da      	uxtb	r2, r3
 8004848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800484a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800484e:	e002      	b.n	8004856 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004850:	bf00      	nop
 8004852:	e000      	b.n	8004856 <prvProcessReceivedCommands+0x1a6>
					break;
 8004854:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004856:	4b08      	ldr	r3, [pc, #32]	@ (8004878 <prvProcessReceivedCommands+0x1c8>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	1d39      	adds	r1, r7, #4
 800485c:	2200      	movs	r2, #0
 800485e:	4618      	mov	r0, r3
 8004860:	f7fe fc32 	bl	80030c8 <xQueueReceive>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	f47f af26 	bne.w	80046b8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800486c:	bf00      	nop
 800486e:	bf00      	nop
 8004870:	3730      	adds	r7, #48	@ 0x30
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	20000d58 	.word	0x20000d58

0800487c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b088      	sub	sp, #32
 8004880:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004882:	e049      	b.n	8004918 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004884:	4b2e      	ldr	r3, [pc, #184]	@ (8004940 <prvSwitchTimerLists+0xc4>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800488e:	4b2c      	ldr	r3, [pc, #176]	@ (8004940 <prvSwitchTimerLists+0xc4>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	3304      	adds	r3, #4
 800489c:	4618      	mov	r0, r3
 800489e:	f7fe f903 	bl	8002aa8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6a1b      	ldr	r3, [r3, #32]
 80048a6:	68f8      	ldr	r0, [r7, #12]
 80048a8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048b0:	f003 0304 	and.w	r3, r3, #4
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d02f      	beq.n	8004918 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	699b      	ldr	r3, [r3, #24]
 80048bc:	693a      	ldr	r2, [r7, #16]
 80048be:	4413      	add	r3, r2
 80048c0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80048c2:	68ba      	ldr	r2, [r7, #8]
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d90e      	bls.n	80048e8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	68ba      	ldr	r2, [r7, #8]
 80048ce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80048d6:	4b1a      	ldr	r3, [pc, #104]	@ (8004940 <prvSwitchTimerLists+0xc4>)
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	3304      	adds	r3, #4
 80048de:	4619      	mov	r1, r3
 80048e0:	4610      	mov	r0, r2
 80048e2:	f7fe f8a8 	bl	8002a36 <vListInsert>
 80048e6:	e017      	b.n	8004918 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80048e8:	2300      	movs	r3, #0
 80048ea:	9300      	str	r3, [sp, #0]
 80048ec:	2300      	movs	r3, #0
 80048ee:	693a      	ldr	r2, [r7, #16]
 80048f0:	2100      	movs	r1, #0
 80048f2:	68f8      	ldr	r0, [r7, #12]
 80048f4:	f7ff fd58 	bl	80043a8 <xTimerGenericCommand>
 80048f8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d10b      	bne.n	8004918 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004904:	f383 8811 	msr	BASEPRI, r3
 8004908:	f3bf 8f6f 	isb	sy
 800490c:	f3bf 8f4f 	dsb	sy
 8004910:	603b      	str	r3, [r7, #0]
}
 8004912:	bf00      	nop
 8004914:	bf00      	nop
 8004916:	e7fd      	b.n	8004914 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004918:	4b09      	ldr	r3, [pc, #36]	@ (8004940 <prvSwitchTimerLists+0xc4>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d1b0      	bne.n	8004884 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004922:	4b07      	ldr	r3, [pc, #28]	@ (8004940 <prvSwitchTimerLists+0xc4>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004928:	4b06      	ldr	r3, [pc, #24]	@ (8004944 <prvSwitchTimerLists+0xc8>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a04      	ldr	r2, [pc, #16]	@ (8004940 <prvSwitchTimerLists+0xc4>)
 800492e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004930:	4a04      	ldr	r2, [pc, #16]	@ (8004944 <prvSwitchTimerLists+0xc8>)
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	6013      	str	r3, [r2, #0]
}
 8004936:	bf00      	nop
 8004938:	3718      	adds	r7, #24
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}
 800493e:	bf00      	nop
 8004940:	20000d50 	.word	0x20000d50
 8004944:	20000d54 	.word	0x20000d54

08004948 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800494e:	f000 f96b 	bl	8004c28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004952:	4b15      	ldr	r3, [pc, #84]	@ (80049a8 <prvCheckForValidListAndQueue+0x60>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d120      	bne.n	800499c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800495a:	4814      	ldr	r0, [pc, #80]	@ (80049ac <prvCheckForValidListAndQueue+0x64>)
 800495c:	f7fe f81a 	bl	8002994 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004960:	4813      	ldr	r0, [pc, #76]	@ (80049b0 <prvCheckForValidListAndQueue+0x68>)
 8004962:	f7fe f817 	bl	8002994 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004966:	4b13      	ldr	r3, [pc, #76]	@ (80049b4 <prvCheckForValidListAndQueue+0x6c>)
 8004968:	4a10      	ldr	r2, [pc, #64]	@ (80049ac <prvCheckForValidListAndQueue+0x64>)
 800496a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800496c:	4b12      	ldr	r3, [pc, #72]	@ (80049b8 <prvCheckForValidListAndQueue+0x70>)
 800496e:	4a10      	ldr	r2, [pc, #64]	@ (80049b0 <prvCheckForValidListAndQueue+0x68>)
 8004970:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004972:	2300      	movs	r3, #0
 8004974:	9300      	str	r3, [sp, #0]
 8004976:	4b11      	ldr	r3, [pc, #68]	@ (80049bc <prvCheckForValidListAndQueue+0x74>)
 8004978:	4a11      	ldr	r2, [pc, #68]	@ (80049c0 <prvCheckForValidListAndQueue+0x78>)
 800497a:	2110      	movs	r1, #16
 800497c:	200a      	movs	r0, #10
 800497e:	f7fe f927 	bl	8002bd0 <xQueueGenericCreateStatic>
 8004982:	4603      	mov	r3, r0
 8004984:	4a08      	ldr	r2, [pc, #32]	@ (80049a8 <prvCheckForValidListAndQueue+0x60>)
 8004986:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004988:	4b07      	ldr	r3, [pc, #28]	@ (80049a8 <prvCheckForValidListAndQueue+0x60>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d005      	beq.n	800499c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004990:	4b05      	ldr	r3, [pc, #20]	@ (80049a8 <prvCheckForValidListAndQueue+0x60>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	490b      	ldr	r1, [pc, #44]	@ (80049c4 <prvCheckForValidListAndQueue+0x7c>)
 8004996:	4618      	mov	r0, r3
 8004998:	f7fe fd88 	bl	80034ac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800499c:	f000 f976 	bl	8004c8c <vPortExitCritical>
}
 80049a0:	bf00      	nop
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop
 80049a8:	20000d58 	.word	0x20000d58
 80049ac:	20000d28 	.word	0x20000d28
 80049b0:	20000d3c 	.word	0x20000d3c
 80049b4:	20000d50 	.word	0x20000d50
 80049b8:	20000d54 	.word	0x20000d54
 80049bc:	20000e04 	.word	0x20000e04
 80049c0:	20000d64 	.word	0x20000d64
 80049c4:	08006168 	.word	0x08006168

080049c8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80049c8:	b480      	push	{r7}
 80049ca:	b085      	sub	sp, #20
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	60f8      	str	r0, [r7, #12]
 80049d0:	60b9      	str	r1, [r7, #8]
 80049d2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	3b04      	subs	r3, #4
 80049d8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80049e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	3b04      	subs	r3, #4
 80049e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	f023 0201 	bic.w	r2, r3, #1
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	3b04      	subs	r3, #4
 80049f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80049f8:	4a0c      	ldr	r2, [pc, #48]	@ (8004a2c <pxPortInitialiseStack+0x64>)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	3b14      	subs	r3, #20
 8004a02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	3b04      	subs	r3, #4
 8004a0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f06f 0202 	mvn.w	r2, #2
 8004a16:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	3b20      	subs	r3, #32
 8004a1c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3714      	adds	r7, #20
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr
 8004a2c:	08004a31 	.word	0x08004a31

08004a30 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004a30:	b480      	push	{r7}
 8004a32:	b085      	sub	sp, #20
 8004a34:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004a36:	2300      	movs	r3, #0
 8004a38:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004a3a:	4b13      	ldr	r3, [pc, #76]	@ (8004a88 <prvTaskExitError+0x58>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a42:	d00b      	beq.n	8004a5c <prvTaskExitError+0x2c>
	__asm volatile
 8004a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a48:	f383 8811 	msr	BASEPRI, r3
 8004a4c:	f3bf 8f6f 	isb	sy
 8004a50:	f3bf 8f4f 	dsb	sy
 8004a54:	60fb      	str	r3, [r7, #12]
}
 8004a56:	bf00      	nop
 8004a58:	bf00      	nop
 8004a5a:	e7fd      	b.n	8004a58 <prvTaskExitError+0x28>
	__asm volatile
 8004a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a60:	f383 8811 	msr	BASEPRI, r3
 8004a64:	f3bf 8f6f 	isb	sy
 8004a68:	f3bf 8f4f 	dsb	sy
 8004a6c:	60bb      	str	r3, [r7, #8]
}
 8004a6e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004a70:	bf00      	nop
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d0fc      	beq.n	8004a72 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004a78:	bf00      	nop
 8004a7a:	bf00      	nop
 8004a7c:	3714      	adds	r7, #20
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	2000000c 	.word	0x2000000c
 8004a8c:	00000000 	.word	0x00000000

08004a90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004a90:	4b07      	ldr	r3, [pc, #28]	@ (8004ab0 <pxCurrentTCBConst2>)
 8004a92:	6819      	ldr	r1, [r3, #0]
 8004a94:	6808      	ldr	r0, [r1, #0]
 8004a96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a9a:	f380 8809 	msr	PSP, r0
 8004a9e:	f3bf 8f6f 	isb	sy
 8004aa2:	f04f 0000 	mov.w	r0, #0
 8004aa6:	f380 8811 	msr	BASEPRI, r0
 8004aaa:	4770      	bx	lr
 8004aac:	f3af 8000 	nop.w

08004ab0 <pxCurrentTCBConst2>:
 8004ab0:	20000828 	.word	0x20000828
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004ab4:	bf00      	nop
 8004ab6:	bf00      	nop

08004ab8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004ab8:	4808      	ldr	r0, [pc, #32]	@ (8004adc <prvPortStartFirstTask+0x24>)
 8004aba:	6800      	ldr	r0, [r0, #0]
 8004abc:	6800      	ldr	r0, [r0, #0]
 8004abe:	f380 8808 	msr	MSP, r0
 8004ac2:	f04f 0000 	mov.w	r0, #0
 8004ac6:	f380 8814 	msr	CONTROL, r0
 8004aca:	b662      	cpsie	i
 8004acc:	b661      	cpsie	f
 8004ace:	f3bf 8f4f 	dsb	sy
 8004ad2:	f3bf 8f6f 	isb	sy
 8004ad6:	df00      	svc	0
 8004ad8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004ada:	bf00      	nop
 8004adc:	e000ed08 	.word	0xe000ed08

08004ae0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b086      	sub	sp, #24
 8004ae4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004ae6:	4b47      	ldr	r3, [pc, #284]	@ (8004c04 <xPortStartScheduler+0x124>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a47      	ldr	r2, [pc, #284]	@ (8004c08 <xPortStartScheduler+0x128>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d10b      	bne.n	8004b08 <xPortStartScheduler+0x28>
	__asm volatile
 8004af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004af4:	f383 8811 	msr	BASEPRI, r3
 8004af8:	f3bf 8f6f 	isb	sy
 8004afc:	f3bf 8f4f 	dsb	sy
 8004b00:	60fb      	str	r3, [r7, #12]
}
 8004b02:	bf00      	nop
 8004b04:	bf00      	nop
 8004b06:	e7fd      	b.n	8004b04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004b08:	4b3e      	ldr	r3, [pc, #248]	@ (8004c04 <xPortStartScheduler+0x124>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a3f      	ldr	r2, [pc, #252]	@ (8004c0c <xPortStartScheduler+0x12c>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d10b      	bne.n	8004b2a <xPortStartScheduler+0x4a>
	__asm volatile
 8004b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b16:	f383 8811 	msr	BASEPRI, r3
 8004b1a:	f3bf 8f6f 	isb	sy
 8004b1e:	f3bf 8f4f 	dsb	sy
 8004b22:	613b      	str	r3, [r7, #16]
}
 8004b24:	bf00      	nop
 8004b26:	bf00      	nop
 8004b28:	e7fd      	b.n	8004b26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004b2a:	4b39      	ldr	r3, [pc, #228]	@ (8004c10 <xPortStartScheduler+0x130>)
 8004b2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	b2db      	uxtb	r3, r3
 8004b34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	22ff      	movs	r2, #255	@ 0xff
 8004b3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	781b      	ldrb	r3, [r3, #0]
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004b44:	78fb      	ldrb	r3, [r7, #3]
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004b4c:	b2da      	uxtb	r2, r3
 8004b4e:	4b31      	ldr	r3, [pc, #196]	@ (8004c14 <xPortStartScheduler+0x134>)
 8004b50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004b52:	4b31      	ldr	r3, [pc, #196]	@ (8004c18 <xPortStartScheduler+0x138>)
 8004b54:	2207      	movs	r2, #7
 8004b56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b58:	e009      	b.n	8004b6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004b5a:	4b2f      	ldr	r3, [pc, #188]	@ (8004c18 <xPortStartScheduler+0x138>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	4a2d      	ldr	r2, [pc, #180]	@ (8004c18 <xPortStartScheduler+0x138>)
 8004b62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004b64:	78fb      	ldrb	r3, [r7, #3]
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	005b      	lsls	r3, r3, #1
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b6e:	78fb      	ldrb	r3, [r7, #3]
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b76:	2b80      	cmp	r3, #128	@ 0x80
 8004b78:	d0ef      	beq.n	8004b5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004b7a:	4b27      	ldr	r3, [pc, #156]	@ (8004c18 <xPortStartScheduler+0x138>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f1c3 0307 	rsb	r3, r3, #7
 8004b82:	2b04      	cmp	r3, #4
 8004b84:	d00b      	beq.n	8004b9e <xPortStartScheduler+0xbe>
	__asm volatile
 8004b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b8a:	f383 8811 	msr	BASEPRI, r3
 8004b8e:	f3bf 8f6f 	isb	sy
 8004b92:	f3bf 8f4f 	dsb	sy
 8004b96:	60bb      	str	r3, [r7, #8]
}
 8004b98:	bf00      	nop
 8004b9a:	bf00      	nop
 8004b9c:	e7fd      	b.n	8004b9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004b9e:	4b1e      	ldr	r3, [pc, #120]	@ (8004c18 <xPortStartScheduler+0x138>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	021b      	lsls	r3, r3, #8
 8004ba4:	4a1c      	ldr	r2, [pc, #112]	@ (8004c18 <xPortStartScheduler+0x138>)
 8004ba6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8004c18 <xPortStartScheduler+0x138>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004bb0:	4a19      	ldr	r2, [pc, #100]	@ (8004c18 <xPortStartScheduler+0x138>)
 8004bb2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	b2da      	uxtb	r2, r3
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004bbc:	4b17      	ldr	r3, [pc, #92]	@ (8004c1c <xPortStartScheduler+0x13c>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a16      	ldr	r2, [pc, #88]	@ (8004c1c <xPortStartScheduler+0x13c>)
 8004bc2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004bc6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004bc8:	4b14      	ldr	r3, [pc, #80]	@ (8004c1c <xPortStartScheduler+0x13c>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a13      	ldr	r2, [pc, #76]	@ (8004c1c <xPortStartScheduler+0x13c>)
 8004bce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004bd2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004bd4:	f000 f8da 	bl	8004d8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004bd8:	4b11      	ldr	r3, [pc, #68]	@ (8004c20 <xPortStartScheduler+0x140>)
 8004bda:	2200      	movs	r2, #0
 8004bdc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004bde:	f000 f8f9 	bl	8004dd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004be2:	4b10      	ldr	r3, [pc, #64]	@ (8004c24 <xPortStartScheduler+0x144>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a0f      	ldr	r2, [pc, #60]	@ (8004c24 <xPortStartScheduler+0x144>)
 8004be8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004bec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004bee:	f7ff ff63 	bl	8004ab8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004bf2:	f7ff f83d 	bl	8003c70 <vTaskSwitchContext>
	prvTaskExitError();
 8004bf6:	f7ff ff1b 	bl	8004a30 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004bfa:	2300      	movs	r3, #0
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3718      	adds	r7, #24
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	e000ed00 	.word	0xe000ed00
 8004c08:	410fc271 	.word	0x410fc271
 8004c0c:	410fc270 	.word	0x410fc270
 8004c10:	e000e400 	.word	0xe000e400
 8004c14:	20000e54 	.word	0x20000e54
 8004c18:	20000e58 	.word	0x20000e58
 8004c1c:	e000ed20 	.word	0xe000ed20
 8004c20:	2000000c 	.word	0x2000000c
 8004c24:	e000ef34 	.word	0xe000ef34

08004c28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
	__asm volatile
 8004c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c32:	f383 8811 	msr	BASEPRI, r3
 8004c36:	f3bf 8f6f 	isb	sy
 8004c3a:	f3bf 8f4f 	dsb	sy
 8004c3e:	607b      	str	r3, [r7, #4]
}
 8004c40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004c42:	4b10      	ldr	r3, [pc, #64]	@ (8004c84 <vPortEnterCritical+0x5c>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	3301      	adds	r3, #1
 8004c48:	4a0e      	ldr	r2, [pc, #56]	@ (8004c84 <vPortEnterCritical+0x5c>)
 8004c4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004c4c:	4b0d      	ldr	r3, [pc, #52]	@ (8004c84 <vPortEnterCritical+0x5c>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d110      	bne.n	8004c76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004c54:	4b0c      	ldr	r3, [pc, #48]	@ (8004c88 <vPortEnterCritical+0x60>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d00b      	beq.n	8004c76 <vPortEnterCritical+0x4e>
	__asm volatile
 8004c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c62:	f383 8811 	msr	BASEPRI, r3
 8004c66:	f3bf 8f6f 	isb	sy
 8004c6a:	f3bf 8f4f 	dsb	sy
 8004c6e:	603b      	str	r3, [r7, #0]
}
 8004c70:	bf00      	nop
 8004c72:	bf00      	nop
 8004c74:	e7fd      	b.n	8004c72 <vPortEnterCritical+0x4a>
	}
}
 8004c76:	bf00      	nop
 8004c78:	370c      	adds	r7, #12
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
 8004c82:	bf00      	nop
 8004c84:	2000000c 	.word	0x2000000c
 8004c88:	e000ed04 	.word	0xe000ed04

08004c8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b083      	sub	sp, #12
 8004c90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004c92:	4b12      	ldr	r3, [pc, #72]	@ (8004cdc <vPortExitCritical+0x50>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d10b      	bne.n	8004cb2 <vPortExitCritical+0x26>
	__asm volatile
 8004c9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c9e:	f383 8811 	msr	BASEPRI, r3
 8004ca2:	f3bf 8f6f 	isb	sy
 8004ca6:	f3bf 8f4f 	dsb	sy
 8004caa:	607b      	str	r3, [r7, #4]
}
 8004cac:	bf00      	nop
 8004cae:	bf00      	nop
 8004cb0:	e7fd      	b.n	8004cae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8004cdc <vPortExitCritical+0x50>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	4a08      	ldr	r2, [pc, #32]	@ (8004cdc <vPortExitCritical+0x50>)
 8004cba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004cbc:	4b07      	ldr	r3, [pc, #28]	@ (8004cdc <vPortExitCritical+0x50>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d105      	bne.n	8004cd0 <vPortExitCritical+0x44>
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	f383 8811 	msr	BASEPRI, r3
}
 8004cce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004cd0:	bf00      	nop
 8004cd2:	370c      	adds	r7, #12
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr
 8004cdc:	2000000c 	.word	0x2000000c

08004ce0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004ce0:	f3ef 8009 	mrs	r0, PSP
 8004ce4:	f3bf 8f6f 	isb	sy
 8004ce8:	4b15      	ldr	r3, [pc, #84]	@ (8004d40 <pxCurrentTCBConst>)
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	f01e 0f10 	tst.w	lr, #16
 8004cf0:	bf08      	it	eq
 8004cf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004cf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cfa:	6010      	str	r0, [r2, #0]
 8004cfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004d00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004d04:	f380 8811 	msr	BASEPRI, r0
 8004d08:	f3bf 8f4f 	dsb	sy
 8004d0c:	f3bf 8f6f 	isb	sy
 8004d10:	f7fe ffae 	bl	8003c70 <vTaskSwitchContext>
 8004d14:	f04f 0000 	mov.w	r0, #0
 8004d18:	f380 8811 	msr	BASEPRI, r0
 8004d1c:	bc09      	pop	{r0, r3}
 8004d1e:	6819      	ldr	r1, [r3, #0]
 8004d20:	6808      	ldr	r0, [r1, #0]
 8004d22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d26:	f01e 0f10 	tst.w	lr, #16
 8004d2a:	bf08      	it	eq
 8004d2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004d30:	f380 8809 	msr	PSP, r0
 8004d34:	f3bf 8f6f 	isb	sy
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	f3af 8000 	nop.w

08004d40 <pxCurrentTCBConst>:
 8004d40:	20000828 	.word	0x20000828
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004d44:	bf00      	nop
 8004d46:	bf00      	nop

08004d48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b082      	sub	sp, #8
 8004d4c:	af00      	add	r7, sp, #0
	__asm volatile
 8004d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d52:	f383 8811 	msr	BASEPRI, r3
 8004d56:	f3bf 8f6f 	isb	sy
 8004d5a:	f3bf 8f4f 	dsb	sy
 8004d5e:	607b      	str	r3, [r7, #4]
}
 8004d60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004d62:	f7fe fecb 	bl	8003afc <xTaskIncrementTick>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d003      	beq.n	8004d74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004d6c:	4b06      	ldr	r3, [pc, #24]	@ (8004d88 <xPortSysTickHandler+0x40>)
 8004d6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d72:	601a      	str	r2, [r3, #0]
 8004d74:	2300      	movs	r3, #0
 8004d76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	f383 8811 	msr	BASEPRI, r3
}
 8004d7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004d80:	bf00      	nop
 8004d82:	3708      	adds	r7, #8
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	e000ed04 	.word	0xe000ed04

08004d8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004d90:	4b0b      	ldr	r3, [pc, #44]	@ (8004dc0 <vPortSetupTimerInterrupt+0x34>)
 8004d92:	2200      	movs	r2, #0
 8004d94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004d96:	4b0b      	ldr	r3, [pc, #44]	@ (8004dc4 <vPortSetupTimerInterrupt+0x38>)
 8004d98:	2200      	movs	r2, #0
 8004d9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8004dc8 <vPortSetupTimerInterrupt+0x3c>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a0a      	ldr	r2, [pc, #40]	@ (8004dcc <vPortSetupTimerInterrupt+0x40>)
 8004da2:	fba2 2303 	umull	r2, r3, r2, r3
 8004da6:	099b      	lsrs	r3, r3, #6
 8004da8:	4a09      	ldr	r2, [pc, #36]	@ (8004dd0 <vPortSetupTimerInterrupt+0x44>)
 8004daa:	3b01      	subs	r3, #1
 8004dac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004dae:	4b04      	ldr	r3, [pc, #16]	@ (8004dc0 <vPortSetupTimerInterrupt+0x34>)
 8004db0:	2207      	movs	r2, #7
 8004db2:	601a      	str	r2, [r3, #0]
}
 8004db4:	bf00      	nop
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	e000e010 	.word	0xe000e010
 8004dc4:	e000e018 	.word	0xe000e018
 8004dc8:	20000000 	.word	0x20000000
 8004dcc:	10624dd3 	.word	0x10624dd3
 8004dd0:	e000e014 	.word	0xe000e014

08004dd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004dd4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004de4 <vPortEnableVFP+0x10>
 8004dd8:	6801      	ldr	r1, [r0, #0]
 8004dda:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004dde:	6001      	str	r1, [r0, #0]
 8004de0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004de2:	bf00      	nop
 8004de4:	e000ed88 	.word	0xe000ed88

08004de8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004de8:	b480      	push	{r7}
 8004dea:	b085      	sub	sp, #20
 8004dec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004dee:	f3ef 8305 	mrs	r3, IPSR
 8004df2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2b0f      	cmp	r3, #15
 8004df8:	d915      	bls.n	8004e26 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004dfa:	4a18      	ldr	r2, [pc, #96]	@ (8004e5c <vPortValidateInterruptPriority+0x74>)
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	4413      	add	r3, r2
 8004e00:	781b      	ldrb	r3, [r3, #0]
 8004e02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004e04:	4b16      	ldr	r3, [pc, #88]	@ (8004e60 <vPortValidateInterruptPriority+0x78>)
 8004e06:	781b      	ldrb	r3, [r3, #0]
 8004e08:	7afa      	ldrb	r2, [r7, #11]
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	d20b      	bcs.n	8004e26 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e12:	f383 8811 	msr	BASEPRI, r3
 8004e16:	f3bf 8f6f 	isb	sy
 8004e1a:	f3bf 8f4f 	dsb	sy
 8004e1e:	607b      	str	r3, [r7, #4]
}
 8004e20:	bf00      	nop
 8004e22:	bf00      	nop
 8004e24:	e7fd      	b.n	8004e22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004e26:	4b0f      	ldr	r3, [pc, #60]	@ (8004e64 <vPortValidateInterruptPriority+0x7c>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8004e68 <vPortValidateInterruptPriority+0x80>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d90b      	bls.n	8004e4e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e3a:	f383 8811 	msr	BASEPRI, r3
 8004e3e:	f3bf 8f6f 	isb	sy
 8004e42:	f3bf 8f4f 	dsb	sy
 8004e46:	603b      	str	r3, [r7, #0]
}
 8004e48:	bf00      	nop
 8004e4a:	bf00      	nop
 8004e4c:	e7fd      	b.n	8004e4a <vPortValidateInterruptPriority+0x62>
	}
 8004e4e:	bf00      	nop
 8004e50:	3714      	adds	r7, #20
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr
 8004e5a:	bf00      	nop
 8004e5c:	e000e3f0 	.word	0xe000e3f0
 8004e60:	20000e54 	.word	0x20000e54
 8004e64:	e000ed0c 	.word	0xe000ed0c
 8004e68:	20000e58 	.word	0x20000e58

08004e6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b08a      	sub	sp, #40	@ 0x28
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004e74:	2300      	movs	r3, #0
 8004e76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004e78:	f7fe fd84 	bl	8003984 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004e7c:	4b5c      	ldr	r3, [pc, #368]	@ (8004ff0 <pvPortMalloc+0x184>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d101      	bne.n	8004e88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004e84:	f000 f924 	bl	80050d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004e88:	4b5a      	ldr	r3, [pc, #360]	@ (8004ff4 <pvPortMalloc+0x188>)
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	4013      	ands	r3, r2
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f040 8095 	bne.w	8004fc0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d01e      	beq.n	8004eda <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004e9c:	2208      	movs	r2, #8
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4413      	add	r3, r2
 8004ea2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	f003 0307 	and.w	r3, r3, #7
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d015      	beq.n	8004eda <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f023 0307 	bic.w	r3, r3, #7
 8004eb4:	3308      	adds	r3, #8
 8004eb6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	f003 0307 	and.w	r3, r3, #7
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d00b      	beq.n	8004eda <pvPortMalloc+0x6e>
	__asm volatile
 8004ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ec6:	f383 8811 	msr	BASEPRI, r3
 8004eca:	f3bf 8f6f 	isb	sy
 8004ece:	f3bf 8f4f 	dsb	sy
 8004ed2:	617b      	str	r3, [r7, #20]
}
 8004ed4:	bf00      	nop
 8004ed6:	bf00      	nop
 8004ed8:	e7fd      	b.n	8004ed6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d06f      	beq.n	8004fc0 <pvPortMalloc+0x154>
 8004ee0:	4b45      	ldr	r3, [pc, #276]	@ (8004ff8 <pvPortMalloc+0x18c>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d86a      	bhi.n	8004fc0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004eea:	4b44      	ldr	r3, [pc, #272]	@ (8004ffc <pvPortMalloc+0x190>)
 8004eec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004eee:	4b43      	ldr	r3, [pc, #268]	@ (8004ffc <pvPortMalloc+0x190>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ef4:	e004      	b.n	8004f00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	687a      	ldr	r2, [r7, #4]
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d903      	bls.n	8004f12 <pvPortMalloc+0xa6>
 8004f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d1f1      	bne.n	8004ef6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004f12:	4b37      	ldr	r3, [pc, #220]	@ (8004ff0 <pvPortMalloc+0x184>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d051      	beq.n	8004fc0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004f1c:	6a3b      	ldr	r3, [r7, #32]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2208      	movs	r2, #8
 8004f22:	4413      	add	r3, r2
 8004f24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	6a3b      	ldr	r3, [r7, #32]
 8004f2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f30:	685a      	ldr	r2, [r3, #4]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	1ad2      	subs	r2, r2, r3
 8004f36:	2308      	movs	r3, #8
 8004f38:	005b      	lsls	r3, r3, #1
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d920      	bls.n	8004f80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004f3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	4413      	add	r3, r2
 8004f44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	f003 0307 	and.w	r3, r3, #7
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d00b      	beq.n	8004f68 <pvPortMalloc+0xfc>
	__asm volatile
 8004f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f54:	f383 8811 	msr	BASEPRI, r3
 8004f58:	f3bf 8f6f 	isb	sy
 8004f5c:	f3bf 8f4f 	dsb	sy
 8004f60:	613b      	str	r3, [r7, #16]
}
 8004f62:	bf00      	nop
 8004f64:	bf00      	nop
 8004f66:	e7fd      	b.n	8004f64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f6a:	685a      	ldr	r2, [r3, #4]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	1ad2      	subs	r2, r2, r3
 8004f70:	69bb      	ldr	r3, [r7, #24]
 8004f72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004f7a:	69b8      	ldr	r0, [r7, #24]
 8004f7c:	f000 f90a 	bl	8005194 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004f80:	4b1d      	ldr	r3, [pc, #116]	@ (8004ff8 <pvPortMalloc+0x18c>)
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	4a1b      	ldr	r2, [pc, #108]	@ (8004ff8 <pvPortMalloc+0x18c>)
 8004f8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004f8e:	4b1a      	ldr	r3, [pc, #104]	@ (8004ff8 <pvPortMalloc+0x18c>)
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	4b1b      	ldr	r3, [pc, #108]	@ (8005000 <pvPortMalloc+0x194>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d203      	bcs.n	8004fa2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004f9a:	4b17      	ldr	r3, [pc, #92]	@ (8004ff8 <pvPortMalloc+0x18c>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a18      	ldr	r2, [pc, #96]	@ (8005000 <pvPortMalloc+0x194>)
 8004fa0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa4:	685a      	ldr	r2, [r3, #4]
 8004fa6:	4b13      	ldr	r3, [pc, #76]	@ (8004ff4 <pvPortMalloc+0x188>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	431a      	orrs	r2, r3
 8004fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004fb6:	4b13      	ldr	r3, [pc, #76]	@ (8005004 <pvPortMalloc+0x198>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	3301      	adds	r3, #1
 8004fbc:	4a11      	ldr	r2, [pc, #68]	@ (8005004 <pvPortMalloc+0x198>)
 8004fbe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004fc0:	f7fe fcee 	bl	80039a0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004fc4:	69fb      	ldr	r3, [r7, #28]
 8004fc6:	f003 0307 	and.w	r3, r3, #7
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d00b      	beq.n	8004fe6 <pvPortMalloc+0x17a>
	__asm volatile
 8004fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fd2:	f383 8811 	msr	BASEPRI, r3
 8004fd6:	f3bf 8f6f 	isb	sy
 8004fda:	f3bf 8f4f 	dsb	sy
 8004fde:	60fb      	str	r3, [r7, #12]
}
 8004fe0:	bf00      	nop
 8004fe2:	bf00      	nop
 8004fe4:	e7fd      	b.n	8004fe2 <pvPortMalloc+0x176>
	return pvReturn;
 8004fe6:	69fb      	ldr	r3, [r7, #28]
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	3728      	adds	r7, #40	@ 0x28
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}
 8004ff0:	20004a64 	.word	0x20004a64
 8004ff4:	20004a78 	.word	0x20004a78
 8004ff8:	20004a68 	.word	0x20004a68
 8004ffc:	20004a5c 	.word	0x20004a5c
 8005000:	20004a6c 	.word	0x20004a6c
 8005004:	20004a70 	.word	0x20004a70

08005008 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b086      	sub	sp, #24
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d04f      	beq.n	80050ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800501a:	2308      	movs	r3, #8
 800501c:	425b      	negs	r3, r3
 800501e:	697a      	ldr	r2, [r7, #20]
 8005020:	4413      	add	r3, r2
 8005022:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	685a      	ldr	r2, [r3, #4]
 800502c:	4b25      	ldr	r3, [pc, #148]	@ (80050c4 <vPortFree+0xbc>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4013      	ands	r3, r2
 8005032:	2b00      	cmp	r3, #0
 8005034:	d10b      	bne.n	800504e <vPortFree+0x46>
	__asm volatile
 8005036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800503a:	f383 8811 	msr	BASEPRI, r3
 800503e:	f3bf 8f6f 	isb	sy
 8005042:	f3bf 8f4f 	dsb	sy
 8005046:	60fb      	str	r3, [r7, #12]
}
 8005048:	bf00      	nop
 800504a:	bf00      	nop
 800504c:	e7fd      	b.n	800504a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d00b      	beq.n	800506e <vPortFree+0x66>
	__asm volatile
 8005056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800505a:	f383 8811 	msr	BASEPRI, r3
 800505e:	f3bf 8f6f 	isb	sy
 8005062:	f3bf 8f4f 	dsb	sy
 8005066:	60bb      	str	r3, [r7, #8]
}
 8005068:	bf00      	nop
 800506a:	bf00      	nop
 800506c:	e7fd      	b.n	800506a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	685a      	ldr	r2, [r3, #4]
 8005072:	4b14      	ldr	r3, [pc, #80]	@ (80050c4 <vPortFree+0xbc>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4013      	ands	r3, r2
 8005078:	2b00      	cmp	r3, #0
 800507a:	d01e      	beq.n	80050ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d11a      	bne.n	80050ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	685a      	ldr	r2, [r3, #4]
 8005088:	4b0e      	ldr	r3, [pc, #56]	@ (80050c4 <vPortFree+0xbc>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	43db      	mvns	r3, r3
 800508e:	401a      	ands	r2, r3
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005094:	f7fe fc76 	bl	8003984 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	685a      	ldr	r2, [r3, #4]
 800509c:	4b0a      	ldr	r3, [pc, #40]	@ (80050c8 <vPortFree+0xc0>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4413      	add	r3, r2
 80050a2:	4a09      	ldr	r2, [pc, #36]	@ (80050c8 <vPortFree+0xc0>)
 80050a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80050a6:	6938      	ldr	r0, [r7, #16]
 80050a8:	f000 f874 	bl	8005194 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80050ac:	4b07      	ldr	r3, [pc, #28]	@ (80050cc <vPortFree+0xc4>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	3301      	adds	r3, #1
 80050b2:	4a06      	ldr	r2, [pc, #24]	@ (80050cc <vPortFree+0xc4>)
 80050b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80050b6:	f7fe fc73 	bl	80039a0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80050ba:	bf00      	nop
 80050bc:	3718      	adds	r7, #24
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	bf00      	nop
 80050c4:	20004a78 	.word	0x20004a78
 80050c8:	20004a68 	.word	0x20004a68
 80050cc:	20004a74 	.word	0x20004a74

080050d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80050d0:	b480      	push	{r7}
 80050d2:	b085      	sub	sp, #20
 80050d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80050d6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80050da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80050dc:	4b27      	ldr	r3, [pc, #156]	@ (800517c <prvHeapInit+0xac>)
 80050de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f003 0307 	and.w	r3, r3, #7
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d00c      	beq.n	8005104 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	3307      	adds	r3, #7
 80050ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f023 0307 	bic.w	r3, r3, #7
 80050f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80050f8:	68ba      	ldr	r2, [r7, #8]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	1ad3      	subs	r3, r2, r3
 80050fe:	4a1f      	ldr	r2, [pc, #124]	@ (800517c <prvHeapInit+0xac>)
 8005100:	4413      	add	r3, r2
 8005102:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005108:	4a1d      	ldr	r2, [pc, #116]	@ (8005180 <prvHeapInit+0xb0>)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800510e:	4b1c      	ldr	r3, [pc, #112]	@ (8005180 <prvHeapInit+0xb0>)
 8005110:	2200      	movs	r2, #0
 8005112:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	68ba      	ldr	r2, [r7, #8]
 8005118:	4413      	add	r3, r2
 800511a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800511c:	2208      	movs	r2, #8
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	1a9b      	subs	r3, r3, r2
 8005122:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f023 0307 	bic.w	r3, r3, #7
 800512a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	4a15      	ldr	r2, [pc, #84]	@ (8005184 <prvHeapInit+0xb4>)
 8005130:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005132:	4b14      	ldr	r3, [pc, #80]	@ (8005184 <prvHeapInit+0xb4>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	2200      	movs	r2, #0
 8005138:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800513a:	4b12      	ldr	r3, [pc, #72]	@ (8005184 <prvHeapInit+0xb4>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	2200      	movs	r2, #0
 8005140:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	68fa      	ldr	r2, [r7, #12]
 800514a:	1ad2      	subs	r2, r2, r3
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005150:	4b0c      	ldr	r3, [pc, #48]	@ (8005184 <prvHeapInit+0xb4>)
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	4a0a      	ldr	r2, [pc, #40]	@ (8005188 <prvHeapInit+0xb8>)
 800515e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	4a09      	ldr	r2, [pc, #36]	@ (800518c <prvHeapInit+0xbc>)
 8005166:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005168:	4b09      	ldr	r3, [pc, #36]	@ (8005190 <prvHeapInit+0xc0>)
 800516a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800516e:	601a      	str	r2, [r3, #0]
}
 8005170:	bf00      	nop
 8005172:	3714      	adds	r7, #20
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr
 800517c:	20000e5c 	.word	0x20000e5c
 8005180:	20004a5c 	.word	0x20004a5c
 8005184:	20004a64 	.word	0x20004a64
 8005188:	20004a6c 	.word	0x20004a6c
 800518c:	20004a68 	.word	0x20004a68
 8005190:	20004a78 	.word	0x20004a78

08005194 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005194:	b480      	push	{r7}
 8005196:	b085      	sub	sp, #20
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800519c:	4b28      	ldr	r3, [pc, #160]	@ (8005240 <prvInsertBlockIntoFreeList+0xac>)
 800519e:	60fb      	str	r3, [r7, #12]
 80051a0:	e002      	b.n	80051a8 <prvInsertBlockIntoFreeList+0x14>
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	60fb      	str	r3, [r7, #12]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d8f7      	bhi.n	80051a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	68ba      	ldr	r2, [r7, #8]
 80051bc:	4413      	add	r3, r2
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d108      	bne.n	80051d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	685a      	ldr	r2, [r3, #4]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	441a      	add	r2, r3
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	68ba      	ldr	r2, [r7, #8]
 80051e0:	441a      	add	r2, r3
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d118      	bne.n	800521c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	4b15      	ldr	r3, [pc, #84]	@ (8005244 <prvInsertBlockIntoFreeList+0xb0>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d00d      	beq.n	8005212 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	685a      	ldr	r2, [r3, #4]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	441a      	add	r2, r3
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	601a      	str	r2, [r3, #0]
 8005210:	e008      	b.n	8005224 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005212:	4b0c      	ldr	r3, [pc, #48]	@ (8005244 <prvInsertBlockIntoFreeList+0xb0>)
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	601a      	str	r2, [r3, #0]
 800521a:	e003      	b.n	8005224 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005224:	68fa      	ldr	r2, [r7, #12]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	429a      	cmp	r2, r3
 800522a:	d002      	beq.n	8005232 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005232:	bf00      	nop
 8005234:	3714      	adds	r7, #20
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	20004a5c 	.word	0x20004a5c
 8005244:	20004a64 	.word	0x20004a64

08005248 <std>:
 8005248:	2300      	movs	r3, #0
 800524a:	b510      	push	{r4, lr}
 800524c:	4604      	mov	r4, r0
 800524e:	e9c0 3300 	strd	r3, r3, [r0]
 8005252:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005256:	6083      	str	r3, [r0, #8]
 8005258:	8181      	strh	r1, [r0, #12]
 800525a:	6643      	str	r3, [r0, #100]	@ 0x64
 800525c:	81c2      	strh	r2, [r0, #14]
 800525e:	6183      	str	r3, [r0, #24]
 8005260:	4619      	mov	r1, r3
 8005262:	2208      	movs	r2, #8
 8005264:	305c      	adds	r0, #92	@ 0x5c
 8005266:	f000 f906 	bl	8005476 <memset>
 800526a:	4b0d      	ldr	r3, [pc, #52]	@ (80052a0 <std+0x58>)
 800526c:	6263      	str	r3, [r4, #36]	@ 0x24
 800526e:	4b0d      	ldr	r3, [pc, #52]	@ (80052a4 <std+0x5c>)
 8005270:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005272:	4b0d      	ldr	r3, [pc, #52]	@ (80052a8 <std+0x60>)
 8005274:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005276:	4b0d      	ldr	r3, [pc, #52]	@ (80052ac <std+0x64>)
 8005278:	6323      	str	r3, [r4, #48]	@ 0x30
 800527a:	4b0d      	ldr	r3, [pc, #52]	@ (80052b0 <std+0x68>)
 800527c:	6224      	str	r4, [r4, #32]
 800527e:	429c      	cmp	r4, r3
 8005280:	d006      	beq.n	8005290 <std+0x48>
 8005282:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005286:	4294      	cmp	r4, r2
 8005288:	d002      	beq.n	8005290 <std+0x48>
 800528a:	33d0      	adds	r3, #208	@ 0xd0
 800528c:	429c      	cmp	r4, r3
 800528e:	d105      	bne.n	800529c <std+0x54>
 8005290:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005294:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005298:	f000 b966 	b.w	8005568 <__retarget_lock_init_recursive>
 800529c:	bd10      	pop	{r4, pc}
 800529e:	bf00      	nop
 80052a0:	080053f1 	.word	0x080053f1
 80052a4:	08005413 	.word	0x08005413
 80052a8:	0800544b 	.word	0x0800544b
 80052ac:	0800546f 	.word	0x0800546f
 80052b0:	20004a7c 	.word	0x20004a7c

080052b4 <stdio_exit_handler>:
 80052b4:	4a02      	ldr	r2, [pc, #8]	@ (80052c0 <stdio_exit_handler+0xc>)
 80052b6:	4903      	ldr	r1, [pc, #12]	@ (80052c4 <stdio_exit_handler+0x10>)
 80052b8:	4803      	ldr	r0, [pc, #12]	@ (80052c8 <stdio_exit_handler+0x14>)
 80052ba:	f000 b869 	b.w	8005390 <_fwalk_sglue>
 80052be:	bf00      	nop
 80052c0:	20000010 	.word	0x20000010
 80052c4:	08005e21 	.word	0x08005e21
 80052c8:	20000020 	.word	0x20000020

080052cc <cleanup_stdio>:
 80052cc:	6841      	ldr	r1, [r0, #4]
 80052ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005300 <cleanup_stdio+0x34>)
 80052d0:	4299      	cmp	r1, r3
 80052d2:	b510      	push	{r4, lr}
 80052d4:	4604      	mov	r4, r0
 80052d6:	d001      	beq.n	80052dc <cleanup_stdio+0x10>
 80052d8:	f000 fda2 	bl	8005e20 <_fflush_r>
 80052dc:	68a1      	ldr	r1, [r4, #8]
 80052de:	4b09      	ldr	r3, [pc, #36]	@ (8005304 <cleanup_stdio+0x38>)
 80052e0:	4299      	cmp	r1, r3
 80052e2:	d002      	beq.n	80052ea <cleanup_stdio+0x1e>
 80052e4:	4620      	mov	r0, r4
 80052e6:	f000 fd9b 	bl	8005e20 <_fflush_r>
 80052ea:	68e1      	ldr	r1, [r4, #12]
 80052ec:	4b06      	ldr	r3, [pc, #24]	@ (8005308 <cleanup_stdio+0x3c>)
 80052ee:	4299      	cmp	r1, r3
 80052f0:	d004      	beq.n	80052fc <cleanup_stdio+0x30>
 80052f2:	4620      	mov	r0, r4
 80052f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052f8:	f000 bd92 	b.w	8005e20 <_fflush_r>
 80052fc:	bd10      	pop	{r4, pc}
 80052fe:	bf00      	nop
 8005300:	20004a7c 	.word	0x20004a7c
 8005304:	20004ae4 	.word	0x20004ae4
 8005308:	20004b4c 	.word	0x20004b4c

0800530c <global_stdio_init.part.0>:
 800530c:	b510      	push	{r4, lr}
 800530e:	4b0b      	ldr	r3, [pc, #44]	@ (800533c <global_stdio_init.part.0+0x30>)
 8005310:	4c0b      	ldr	r4, [pc, #44]	@ (8005340 <global_stdio_init.part.0+0x34>)
 8005312:	4a0c      	ldr	r2, [pc, #48]	@ (8005344 <global_stdio_init.part.0+0x38>)
 8005314:	601a      	str	r2, [r3, #0]
 8005316:	4620      	mov	r0, r4
 8005318:	2200      	movs	r2, #0
 800531a:	2104      	movs	r1, #4
 800531c:	f7ff ff94 	bl	8005248 <std>
 8005320:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005324:	2201      	movs	r2, #1
 8005326:	2109      	movs	r1, #9
 8005328:	f7ff ff8e 	bl	8005248 <std>
 800532c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005330:	2202      	movs	r2, #2
 8005332:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005336:	2112      	movs	r1, #18
 8005338:	f7ff bf86 	b.w	8005248 <std>
 800533c:	20004bb4 	.word	0x20004bb4
 8005340:	20004a7c 	.word	0x20004a7c
 8005344:	080052b5 	.word	0x080052b5

08005348 <__sfp_lock_acquire>:
 8005348:	4801      	ldr	r0, [pc, #4]	@ (8005350 <__sfp_lock_acquire+0x8>)
 800534a:	f000 b90e 	b.w	800556a <__retarget_lock_acquire_recursive>
 800534e:	bf00      	nop
 8005350:	20004bbd 	.word	0x20004bbd

08005354 <__sfp_lock_release>:
 8005354:	4801      	ldr	r0, [pc, #4]	@ (800535c <__sfp_lock_release+0x8>)
 8005356:	f000 b909 	b.w	800556c <__retarget_lock_release_recursive>
 800535a:	bf00      	nop
 800535c:	20004bbd 	.word	0x20004bbd

08005360 <__sinit>:
 8005360:	b510      	push	{r4, lr}
 8005362:	4604      	mov	r4, r0
 8005364:	f7ff fff0 	bl	8005348 <__sfp_lock_acquire>
 8005368:	6a23      	ldr	r3, [r4, #32]
 800536a:	b11b      	cbz	r3, 8005374 <__sinit+0x14>
 800536c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005370:	f7ff bff0 	b.w	8005354 <__sfp_lock_release>
 8005374:	4b04      	ldr	r3, [pc, #16]	@ (8005388 <__sinit+0x28>)
 8005376:	6223      	str	r3, [r4, #32]
 8005378:	4b04      	ldr	r3, [pc, #16]	@ (800538c <__sinit+0x2c>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d1f5      	bne.n	800536c <__sinit+0xc>
 8005380:	f7ff ffc4 	bl	800530c <global_stdio_init.part.0>
 8005384:	e7f2      	b.n	800536c <__sinit+0xc>
 8005386:	bf00      	nop
 8005388:	080052cd 	.word	0x080052cd
 800538c:	20004bb4 	.word	0x20004bb4

08005390 <_fwalk_sglue>:
 8005390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005394:	4607      	mov	r7, r0
 8005396:	4688      	mov	r8, r1
 8005398:	4614      	mov	r4, r2
 800539a:	2600      	movs	r6, #0
 800539c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80053a0:	f1b9 0901 	subs.w	r9, r9, #1
 80053a4:	d505      	bpl.n	80053b2 <_fwalk_sglue+0x22>
 80053a6:	6824      	ldr	r4, [r4, #0]
 80053a8:	2c00      	cmp	r4, #0
 80053aa:	d1f7      	bne.n	800539c <_fwalk_sglue+0xc>
 80053ac:	4630      	mov	r0, r6
 80053ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053b2:	89ab      	ldrh	r3, [r5, #12]
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d907      	bls.n	80053c8 <_fwalk_sglue+0x38>
 80053b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80053bc:	3301      	adds	r3, #1
 80053be:	d003      	beq.n	80053c8 <_fwalk_sglue+0x38>
 80053c0:	4629      	mov	r1, r5
 80053c2:	4638      	mov	r0, r7
 80053c4:	47c0      	blx	r8
 80053c6:	4306      	orrs	r6, r0
 80053c8:	3568      	adds	r5, #104	@ 0x68
 80053ca:	e7e9      	b.n	80053a0 <_fwalk_sglue+0x10>

080053cc <iprintf>:
 80053cc:	b40f      	push	{r0, r1, r2, r3}
 80053ce:	b507      	push	{r0, r1, r2, lr}
 80053d0:	4906      	ldr	r1, [pc, #24]	@ (80053ec <iprintf+0x20>)
 80053d2:	ab04      	add	r3, sp, #16
 80053d4:	6808      	ldr	r0, [r1, #0]
 80053d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80053da:	6881      	ldr	r1, [r0, #8]
 80053dc:	9301      	str	r3, [sp, #4]
 80053de:	f000 f9f7 	bl	80057d0 <_vfiprintf_r>
 80053e2:	b003      	add	sp, #12
 80053e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80053e8:	b004      	add	sp, #16
 80053ea:	4770      	bx	lr
 80053ec:	2000001c 	.word	0x2000001c

080053f0 <__sread>:
 80053f0:	b510      	push	{r4, lr}
 80053f2:	460c      	mov	r4, r1
 80053f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053f8:	f000 f868 	bl	80054cc <_read_r>
 80053fc:	2800      	cmp	r0, #0
 80053fe:	bfab      	itete	ge
 8005400:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005402:	89a3      	ldrhlt	r3, [r4, #12]
 8005404:	181b      	addge	r3, r3, r0
 8005406:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800540a:	bfac      	ite	ge
 800540c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800540e:	81a3      	strhlt	r3, [r4, #12]
 8005410:	bd10      	pop	{r4, pc}

08005412 <__swrite>:
 8005412:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005416:	461f      	mov	r7, r3
 8005418:	898b      	ldrh	r3, [r1, #12]
 800541a:	05db      	lsls	r3, r3, #23
 800541c:	4605      	mov	r5, r0
 800541e:	460c      	mov	r4, r1
 8005420:	4616      	mov	r6, r2
 8005422:	d505      	bpl.n	8005430 <__swrite+0x1e>
 8005424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005428:	2302      	movs	r3, #2
 800542a:	2200      	movs	r2, #0
 800542c:	f000 f83c 	bl	80054a8 <_lseek_r>
 8005430:	89a3      	ldrh	r3, [r4, #12]
 8005432:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005436:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800543a:	81a3      	strh	r3, [r4, #12]
 800543c:	4632      	mov	r2, r6
 800543e:	463b      	mov	r3, r7
 8005440:	4628      	mov	r0, r5
 8005442:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005446:	f000 b853 	b.w	80054f0 <_write_r>

0800544a <__sseek>:
 800544a:	b510      	push	{r4, lr}
 800544c:	460c      	mov	r4, r1
 800544e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005452:	f000 f829 	bl	80054a8 <_lseek_r>
 8005456:	1c43      	adds	r3, r0, #1
 8005458:	89a3      	ldrh	r3, [r4, #12]
 800545a:	bf15      	itete	ne
 800545c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800545e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005462:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005466:	81a3      	strheq	r3, [r4, #12]
 8005468:	bf18      	it	ne
 800546a:	81a3      	strhne	r3, [r4, #12]
 800546c:	bd10      	pop	{r4, pc}

0800546e <__sclose>:
 800546e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005472:	f000 b809 	b.w	8005488 <_close_r>

08005476 <memset>:
 8005476:	4402      	add	r2, r0
 8005478:	4603      	mov	r3, r0
 800547a:	4293      	cmp	r3, r2
 800547c:	d100      	bne.n	8005480 <memset+0xa>
 800547e:	4770      	bx	lr
 8005480:	f803 1b01 	strb.w	r1, [r3], #1
 8005484:	e7f9      	b.n	800547a <memset+0x4>
	...

08005488 <_close_r>:
 8005488:	b538      	push	{r3, r4, r5, lr}
 800548a:	4d06      	ldr	r5, [pc, #24]	@ (80054a4 <_close_r+0x1c>)
 800548c:	2300      	movs	r3, #0
 800548e:	4604      	mov	r4, r0
 8005490:	4608      	mov	r0, r1
 8005492:	602b      	str	r3, [r5, #0]
 8005494:	f7fb fb61 	bl	8000b5a <_close>
 8005498:	1c43      	adds	r3, r0, #1
 800549a:	d102      	bne.n	80054a2 <_close_r+0x1a>
 800549c:	682b      	ldr	r3, [r5, #0]
 800549e:	b103      	cbz	r3, 80054a2 <_close_r+0x1a>
 80054a0:	6023      	str	r3, [r4, #0]
 80054a2:	bd38      	pop	{r3, r4, r5, pc}
 80054a4:	20004bb8 	.word	0x20004bb8

080054a8 <_lseek_r>:
 80054a8:	b538      	push	{r3, r4, r5, lr}
 80054aa:	4d07      	ldr	r5, [pc, #28]	@ (80054c8 <_lseek_r+0x20>)
 80054ac:	4604      	mov	r4, r0
 80054ae:	4608      	mov	r0, r1
 80054b0:	4611      	mov	r1, r2
 80054b2:	2200      	movs	r2, #0
 80054b4:	602a      	str	r2, [r5, #0]
 80054b6:	461a      	mov	r2, r3
 80054b8:	f7fb fb76 	bl	8000ba8 <_lseek>
 80054bc:	1c43      	adds	r3, r0, #1
 80054be:	d102      	bne.n	80054c6 <_lseek_r+0x1e>
 80054c0:	682b      	ldr	r3, [r5, #0]
 80054c2:	b103      	cbz	r3, 80054c6 <_lseek_r+0x1e>
 80054c4:	6023      	str	r3, [r4, #0]
 80054c6:	bd38      	pop	{r3, r4, r5, pc}
 80054c8:	20004bb8 	.word	0x20004bb8

080054cc <_read_r>:
 80054cc:	b538      	push	{r3, r4, r5, lr}
 80054ce:	4d07      	ldr	r5, [pc, #28]	@ (80054ec <_read_r+0x20>)
 80054d0:	4604      	mov	r4, r0
 80054d2:	4608      	mov	r0, r1
 80054d4:	4611      	mov	r1, r2
 80054d6:	2200      	movs	r2, #0
 80054d8:	602a      	str	r2, [r5, #0]
 80054da:	461a      	mov	r2, r3
 80054dc:	f7fb fb04 	bl	8000ae8 <_read>
 80054e0:	1c43      	adds	r3, r0, #1
 80054e2:	d102      	bne.n	80054ea <_read_r+0x1e>
 80054e4:	682b      	ldr	r3, [r5, #0]
 80054e6:	b103      	cbz	r3, 80054ea <_read_r+0x1e>
 80054e8:	6023      	str	r3, [r4, #0]
 80054ea:	bd38      	pop	{r3, r4, r5, pc}
 80054ec:	20004bb8 	.word	0x20004bb8

080054f0 <_write_r>:
 80054f0:	b538      	push	{r3, r4, r5, lr}
 80054f2:	4d07      	ldr	r5, [pc, #28]	@ (8005510 <_write_r+0x20>)
 80054f4:	4604      	mov	r4, r0
 80054f6:	4608      	mov	r0, r1
 80054f8:	4611      	mov	r1, r2
 80054fa:	2200      	movs	r2, #0
 80054fc:	602a      	str	r2, [r5, #0]
 80054fe:	461a      	mov	r2, r3
 8005500:	f7fb fb0f 	bl	8000b22 <_write>
 8005504:	1c43      	adds	r3, r0, #1
 8005506:	d102      	bne.n	800550e <_write_r+0x1e>
 8005508:	682b      	ldr	r3, [r5, #0]
 800550a:	b103      	cbz	r3, 800550e <_write_r+0x1e>
 800550c:	6023      	str	r3, [r4, #0]
 800550e:	bd38      	pop	{r3, r4, r5, pc}
 8005510:	20004bb8 	.word	0x20004bb8

08005514 <__errno>:
 8005514:	4b01      	ldr	r3, [pc, #4]	@ (800551c <__errno+0x8>)
 8005516:	6818      	ldr	r0, [r3, #0]
 8005518:	4770      	bx	lr
 800551a:	bf00      	nop
 800551c:	2000001c 	.word	0x2000001c

08005520 <__libc_init_array>:
 8005520:	b570      	push	{r4, r5, r6, lr}
 8005522:	4d0d      	ldr	r5, [pc, #52]	@ (8005558 <__libc_init_array+0x38>)
 8005524:	4c0d      	ldr	r4, [pc, #52]	@ (800555c <__libc_init_array+0x3c>)
 8005526:	1b64      	subs	r4, r4, r5
 8005528:	10a4      	asrs	r4, r4, #2
 800552a:	2600      	movs	r6, #0
 800552c:	42a6      	cmp	r6, r4
 800552e:	d109      	bne.n	8005544 <__libc_init_array+0x24>
 8005530:	4d0b      	ldr	r5, [pc, #44]	@ (8005560 <__libc_init_array+0x40>)
 8005532:	4c0c      	ldr	r4, [pc, #48]	@ (8005564 <__libc_init_array+0x44>)
 8005534:	f000 fdc4 	bl	80060c0 <_init>
 8005538:	1b64      	subs	r4, r4, r5
 800553a:	10a4      	asrs	r4, r4, #2
 800553c:	2600      	movs	r6, #0
 800553e:	42a6      	cmp	r6, r4
 8005540:	d105      	bne.n	800554e <__libc_init_array+0x2e>
 8005542:	bd70      	pop	{r4, r5, r6, pc}
 8005544:	f855 3b04 	ldr.w	r3, [r5], #4
 8005548:	4798      	blx	r3
 800554a:	3601      	adds	r6, #1
 800554c:	e7ee      	b.n	800552c <__libc_init_array+0xc>
 800554e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005552:	4798      	blx	r3
 8005554:	3601      	adds	r6, #1
 8005556:	e7f2      	b.n	800553e <__libc_init_array+0x1e>
 8005558:	080061c8 	.word	0x080061c8
 800555c:	080061c8 	.word	0x080061c8
 8005560:	080061c8 	.word	0x080061c8
 8005564:	080061cc 	.word	0x080061cc

08005568 <__retarget_lock_init_recursive>:
 8005568:	4770      	bx	lr

0800556a <__retarget_lock_acquire_recursive>:
 800556a:	4770      	bx	lr

0800556c <__retarget_lock_release_recursive>:
 800556c:	4770      	bx	lr

0800556e <memcpy>:
 800556e:	440a      	add	r2, r1
 8005570:	4291      	cmp	r1, r2
 8005572:	f100 33ff 	add.w	r3, r0, #4294967295
 8005576:	d100      	bne.n	800557a <memcpy+0xc>
 8005578:	4770      	bx	lr
 800557a:	b510      	push	{r4, lr}
 800557c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005580:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005584:	4291      	cmp	r1, r2
 8005586:	d1f9      	bne.n	800557c <memcpy+0xe>
 8005588:	bd10      	pop	{r4, pc}
	...

0800558c <_free_r>:
 800558c:	b538      	push	{r3, r4, r5, lr}
 800558e:	4605      	mov	r5, r0
 8005590:	2900      	cmp	r1, #0
 8005592:	d041      	beq.n	8005618 <_free_r+0x8c>
 8005594:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005598:	1f0c      	subs	r4, r1, #4
 800559a:	2b00      	cmp	r3, #0
 800559c:	bfb8      	it	lt
 800559e:	18e4      	addlt	r4, r4, r3
 80055a0:	f000 f8e0 	bl	8005764 <__malloc_lock>
 80055a4:	4a1d      	ldr	r2, [pc, #116]	@ (800561c <_free_r+0x90>)
 80055a6:	6813      	ldr	r3, [r2, #0]
 80055a8:	b933      	cbnz	r3, 80055b8 <_free_r+0x2c>
 80055aa:	6063      	str	r3, [r4, #4]
 80055ac:	6014      	str	r4, [r2, #0]
 80055ae:	4628      	mov	r0, r5
 80055b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80055b4:	f000 b8dc 	b.w	8005770 <__malloc_unlock>
 80055b8:	42a3      	cmp	r3, r4
 80055ba:	d908      	bls.n	80055ce <_free_r+0x42>
 80055bc:	6820      	ldr	r0, [r4, #0]
 80055be:	1821      	adds	r1, r4, r0
 80055c0:	428b      	cmp	r3, r1
 80055c2:	bf01      	itttt	eq
 80055c4:	6819      	ldreq	r1, [r3, #0]
 80055c6:	685b      	ldreq	r3, [r3, #4]
 80055c8:	1809      	addeq	r1, r1, r0
 80055ca:	6021      	streq	r1, [r4, #0]
 80055cc:	e7ed      	b.n	80055aa <_free_r+0x1e>
 80055ce:	461a      	mov	r2, r3
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	b10b      	cbz	r3, 80055d8 <_free_r+0x4c>
 80055d4:	42a3      	cmp	r3, r4
 80055d6:	d9fa      	bls.n	80055ce <_free_r+0x42>
 80055d8:	6811      	ldr	r1, [r2, #0]
 80055da:	1850      	adds	r0, r2, r1
 80055dc:	42a0      	cmp	r0, r4
 80055de:	d10b      	bne.n	80055f8 <_free_r+0x6c>
 80055e0:	6820      	ldr	r0, [r4, #0]
 80055e2:	4401      	add	r1, r0
 80055e4:	1850      	adds	r0, r2, r1
 80055e6:	4283      	cmp	r3, r0
 80055e8:	6011      	str	r1, [r2, #0]
 80055ea:	d1e0      	bne.n	80055ae <_free_r+0x22>
 80055ec:	6818      	ldr	r0, [r3, #0]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	6053      	str	r3, [r2, #4]
 80055f2:	4408      	add	r0, r1
 80055f4:	6010      	str	r0, [r2, #0]
 80055f6:	e7da      	b.n	80055ae <_free_r+0x22>
 80055f8:	d902      	bls.n	8005600 <_free_r+0x74>
 80055fa:	230c      	movs	r3, #12
 80055fc:	602b      	str	r3, [r5, #0]
 80055fe:	e7d6      	b.n	80055ae <_free_r+0x22>
 8005600:	6820      	ldr	r0, [r4, #0]
 8005602:	1821      	adds	r1, r4, r0
 8005604:	428b      	cmp	r3, r1
 8005606:	bf04      	itt	eq
 8005608:	6819      	ldreq	r1, [r3, #0]
 800560a:	685b      	ldreq	r3, [r3, #4]
 800560c:	6063      	str	r3, [r4, #4]
 800560e:	bf04      	itt	eq
 8005610:	1809      	addeq	r1, r1, r0
 8005612:	6021      	streq	r1, [r4, #0]
 8005614:	6054      	str	r4, [r2, #4]
 8005616:	e7ca      	b.n	80055ae <_free_r+0x22>
 8005618:	bd38      	pop	{r3, r4, r5, pc}
 800561a:	bf00      	nop
 800561c:	20004bc4 	.word	0x20004bc4

08005620 <sbrk_aligned>:
 8005620:	b570      	push	{r4, r5, r6, lr}
 8005622:	4e0f      	ldr	r6, [pc, #60]	@ (8005660 <sbrk_aligned+0x40>)
 8005624:	460c      	mov	r4, r1
 8005626:	6831      	ldr	r1, [r6, #0]
 8005628:	4605      	mov	r5, r0
 800562a:	b911      	cbnz	r1, 8005632 <sbrk_aligned+0x12>
 800562c:	f000 fcb4 	bl	8005f98 <_sbrk_r>
 8005630:	6030      	str	r0, [r6, #0]
 8005632:	4621      	mov	r1, r4
 8005634:	4628      	mov	r0, r5
 8005636:	f000 fcaf 	bl	8005f98 <_sbrk_r>
 800563a:	1c43      	adds	r3, r0, #1
 800563c:	d103      	bne.n	8005646 <sbrk_aligned+0x26>
 800563e:	f04f 34ff 	mov.w	r4, #4294967295
 8005642:	4620      	mov	r0, r4
 8005644:	bd70      	pop	{r4, r5, r6, pc}
 8005646:	1cc4      	adds	r4, r0, #3
 8005648:	f024 0403 	bic.w	r4, r4, #3
 800564c:	42a0      	cmp	r0, r4
 800564e:	d0f8      	beq.n	8005642 <sbrk_aligned+0x22>
 8005650:	1a21      	subs	r1, r4, r0
 8005652:	4628      	mov	r0, r5
 8005654:	f000 fca0 	bl	8005f98 <_sbrk_r>
 8005658:	3001      	adds	r0, #1
 800565a:	d1f2      	bne.n	8005642 <sbrk_aligned+0x22>
 800565c:	e7ef      	b.n	800563e <sbrk_aligned+0x1e>
 800565e:	bf00      	nop
 8005660:	20004bc0 	.word	0x20004bc0

08005664 <_malloc_r>:
 8005664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005668:	1ccd      	adds	r5, r1, #3
 800566a:	f025 0503 	bic.w	r5, r5, #3
 800566e:	3508      	adds	r5, #8
 8005670:	2d0c      	cmp	r5, #12
 8005672:	bf38      	it	cc
 8005674:	250c      	movcc	r5, #12
 8005676:	2d00      	cmp	r5, #0
 8005678:	4606      	mov	r6, r0
 800567a:	db01      	blt.n	8005680 <_malloc_r+0x1c>
 800567c:	42a9      	cmp	r1, r5
 800567e:	d904      	bls.n	800568a <_malloc_r+0x26>
 8005680:	230c      	movs	r3, #12
 8005682:	6033      	str	r3, [r6, #0]
 8005684:	2000      	movs	r0, #0
 8005686:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800568a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005760 <_malloc_r+0xfc>
 800568e:	f000 f869 	bl	8005764 <__malloc_lock>
 8005692:	f8d8 3000 	ldr.w	r3, [r8]
 8005696:	461c      	mov	r4, r3
 8005698:	bb44      	cbnz	r4, 80056ec <_malloc_r+0x88>
 800569a:	4629      	mov	r1, r5
 800569c:	4630      	mov	r0, r6
 800569e:	f7ff ffbf 	bl	8005620 <sbrk_aligned>
 80056a2:	1c43      	adds	r3, r0, #1
 80056a4:	4604      	mov	r4, r0
 80056a6:	d158      	bne.n	800575a <_malloc_r+0xf6>
 80056a8:	f8d8 4000 	ldr.w	r4, [r8]
 80056ac:	4627      	mov	r7, r4
 80056ae:	2f00      	cmp	r7, #0
 80056b0:	d143      	bne.n	800573a <_malloc_r+0xd6>
 80056b2:	2c00      	cmp	r4, #0
 80056b4:	d04b      	beq.n	800574e <_malloc_r+0xea>
 80056b6:	6823      	ldr	r3, [r4, #0]
 80056b8:	4639      	mov	r1, r7
 80056ba:	4630      	mov	r0, r6
 80056bc:	eb04 0903 	add.w	r9, r4, r3
 80056c0:	f000 fc6a 	bl	8005f98 <_sbrk_r>
 80056c4:	4581      	cmp	r9, r0
 80056c6:	d142      	bne.n	800574e <_malloc_r+0xea>
 80056c8:	6821      	ldr	r1, [r4, #0]
 80056ca:	1a6d      	subs	r5, r5, r1
 80056cc:	4629      	mov	r1, r5
 80056ce:	4630      	mov	r0, r6
 80056d0:	f7ff ffa6 	bl	8005620 <sbrk_aligned>
 80056d4:	3001      	adds	r0, #1
 80056d6:	d03a      	beq.n	800574e <_malloc_r+0xea>
 80056d8:	6823      	ldr	r3, [r4, #0]
 80056da:	442b      	add	r3, r5
 80056dc:	6023      	str	r3, [r4, #0]
 80056de:	f8d8 3000 	ldr.w	r3, [r8]
 80056e2:	685a      	ldr	r2, [r3, #4]
 80056e4:	bb62      	cbnz	r2, 8005740 <_malloc_r+0xdc>
 80056e6:	f8c8 7000 	str.w	r7, [r8]
 80056ea:	e00f      	b.n	800570c <_malloc_r+0xa8>
 80056ec:	6822      	ldr	r2, [r4, #0]
 80056ee:	1b52      	subs	r2, r2, r5
 80056f0:	d420      	bmi.n	8005734 <_malloc_r+0xd0>
 80056f2:	2a0b      	cmp	r2, #11
 80056f4:	d917      	bls.n	8005726 <_malloc_r+0xc2>
 80056f6:	1961      	adds	r1, r4, r5
 80056f8:	42a3      	cmp	r3, r4
 80056fa:	6025      	str	r5, [r4, #0]
 80056fc:	bf18      	it	ne
 80056fe:	6059      	strne	r1, [r3, #4]
 8005700:	6863      	ldr	r3, [r4, #4]
 8005702:	bf08      	it	eq
 8005704:	f8c8 1000 	streq.w	r1, [r8]
 8005708:	5162      	str	r2, [r4, r5]
 800570a:	604b      	str	r3, [r1, #4]
 800570c:	4630      	mov	r0, r6
 800570e:	f000 f82f 	bl	8005770 <__malloc_unlock>
 8005712:	f104 000b 	add.w	r0, r4, #11
 8005716:	1d23      	adds	r3, r4, #4
 8005718:	f020 0007 	bic.w	r0, r0, #7
 800571c:	1ac2      	subs	r2, r0, r3
 800571e:	bf1c      	itt	ne
 8005720:	1a1b      	subne	r3, r3, r0
 8005722:	50a3      	strne	r3, [r4, r2]
 8005724:	e7af      	b.n	8005686 <_malloc_r+0x22>
 8005726:	6862      	ldr	r2, [r4, #4]
 8005728:	42a3      	cmp	r3, r4
 800572a:	bf0c      	ite	eq
 800572c:	f8c8 2000 	streq.w	r2, [r8]
 8005730:	605a      	strne	r2, [r3, #4]
 8005732:	e7eb      	b.n	800570c <_malloc_r+0xa8>
 8005734:	4623      	mov	r3, r4
 8005736:	6864      	ldr	r4, [r4, #4]
 8005738:	e7ae      	b.n	8005698 <_malloc_r+0x34>
 800573a:	463c      	mov	r4, r7
 800573c:	687f      	ldr	r7, [r7, #4]
 800573e:	e7b6      	b.n	80056ae <_malloc_r+0x4a>
 8005740:	461a      	mov	r2, r3
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	42a3      	cmp	r3, r4
 8005746:	d1fb      	bne.n	8005740 <_malloc_r+0xdc>
 8005748:	2300      	movs	r3, #0
 800574a:	6053      	str	r3, [r2, #4]
 800574c:	e7de      	b.n	800570c <_malloc_r+0xa8>
 800574e:	230c      	movs	r3, #12
 8005750:	6033      	str	r3, [r6, #0]
 8005752:	4630      	mov	r0, r6
 8005754:	f000 f80c 	bl	8005770 <__malloc_unlock>
 8005758:	e794      	b.n	8005684 <_malloc_r+0x20>
 800575a:	6005      	str	r5, [r0, #0]
 800575c:	e7d6      	b.n	800570c <_malloc_r+0xa8>
 800575e:	bf00      	nop
 8005760:	20004bc4 	.word	0x20004bc4

08005764 <__malloc_lock>:
 8005764:	4801      	ldr	r0, [pc, #4]	@ (800576c <__malloc_lock+0x8>)
 8005766:	f7ff bf00 	b.w	800556a <__retarget_lock_acquire_recursive>
 800576a:	bf00      	nop
 800576c:	20004bbc 	.word	0x20004bbc

08005770 <__malloc_unlock>:
 8005770:	4801      	ldr	r0, [pc, #4]	@ (8005778 <__malloc_unlock+0x8>)
 8005772:	f7ff befb 	b.w	800556c <__retarget_lock_release_recursive>
 8005776:	bf00      	nop
 8005778:	20004bbc 	.word	0x20004bbc

0800577c <__sfputc_r>:
 800577c:	6893      	ldr	r3, [r2, #8]
 800577e:	3b01      	subs	r3, #1
 8005780:	2b00      	cmp	r3, #0
 8005782:	b410      	push	{r4}
 8005784:	6093      	str	r3, [r2, #8]
 8005786:	da08      	bge.n	800579a <__sfputc_r+0x1e>
 8005788:	6994      	ldr	r4, [r2, #24]
 800578a:	42a3      	cmp	r3, r4
 800578c:	db01      	blt.n	8005792 <__sfputc_r+0x16>
 800578e:	290a      	cmp	r1, #10
 8005790:	d103      	bne.n	800579a <__sfputc_r+0x1e>
 8005792:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005796:	f000 bb6b 	b.w	8005e70 <__swbuf_r>
 800579a:	6813      	ldr	r3, [r2, #0]
 800579c:	1c58      	adds	r0, r3, #1
 800579e:	6010      	str	r0, [r2, #0]
 80057a0:	7019      	strb	r1, [r3, #0]
 80057a2:	4608      	mov	r0, r1
 80057a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057a8:	4770      	bx	lr

080057aa <__sfputs_r>:
 80057aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ac:	4606      	mov	r6, r0
 80057ae:	460f      	mov	r7, r1
 80057b0:	4614      	mov	r4, r2
 80057b2:	18d5      	adds	r5, r2, r3
 80057b4:	42ac      	cmp	r4, r5
 80057b6:	d101      	bne.n	80057bc <__sfputs_r+0x12>
 80057b8:	2000      	movs	r0, #0
 80057ba:	e007      	b.n	80057cc <__sfputs_r+0x22>
 80057bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057c0:	463a      	mov	r2, r7
 80057c2:	4630      	mov	r0, r6
 80057c4:	f7ff ffda 	bl	800577c <__sfputc_r>
 80057c8:	1c43      	adds	r3, r0, #1
 80057ca:	d1f3      	bne.n	80057b4 <__sfputs_r+0xa>
 80057cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080057d0 <_vfiprintf_r>:
 80057d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d4:	460d      	mov	r5, r1
 80057d6:	b09d      	sub	sp, #116	@ 0x74
 80057d8:	4614      	mov	r4, r2
 80057da:	4698      	mov	r8, r3
 80057dc:	4606      	mov	r6, r0
 80057de:	b118      	cbz	r0, 80057e8 <_vfiprintf_r+0x18>
 80057e0:	6a03      	ldr	r3, [r0, #32]
 80057e2:	b90b      	cbnz	r3, 80057e8 <_vfiprintf_r+0x18>
 80057e4:	f7ff fdbc 	bl	8005360 <__sinit>
 80057e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80057ea:	07d9      	lsls	r1, r3, #31
 80057ec:	d405      	bmi.n	80057fa <_vfiprintf_r+0x2a>
 80057ee:	89ab      	ldrh	r3, [r5, #12]
 80057f0:	059a      	lsls	r2, r3, #22
 80057f2:	d402      	bmi.n	80057fa <_vfiprintf_r+0x2a>
 80057f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80057f6:	f7ff feb8 	bl	800556a <__retarget_lock_acquire_recursive>
 80057fa:	89ab      	ldrh	r3, [r5, #12]
 80057fc:	071b      	lsls	r3, r3, #28
 80057fe:	d501      	bpl.n	8005804 <_vfiprintf_r+0x34>
 8005800:	692b      	ldr	r3, [r5, #16]
 8005802:	b99b      	cbnz	r3, 800582c <_vfiprintf_r+0x5c>
 8005804:	4629      	mov	r1, r5
 8005806:	4630      	mov	r0, r6
 8005808:	f000 fb70 	bl	8005eec <__swsetup_r>
 800580c:	b170      	cbz	r0, 800582c <_vfiprintf_r+0x5c>
 800580e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005810:	07dc      	lsls	r4, r3, #31
 8005812:	d504      	bpl.n	800581e <_vfiprintf_r+0x4e>
 8005814:	f04f 30ff 	mov.w	r0, #4294967295
 8005818:	b01d      	add	sp, #116	@ 0x74
 800581a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800581e:	89ab      	ldrh	r3, [r5, #12]
 8005820:	0598      	lsls	r0, r3, #22
 8005822:	d4f7      	bmi.n	8005814 <_vfiprintf_r+0x44>
 8005824:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005826:	f7ff fea1 	bl	800556c <__retarget_lock_release_recursive>
 800582a:	e7f3      	b.n	8005814 <_vfiprintf_r+0x44>
 800582c:	2300      	movs	r3, #0
 800582e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005830:	2320      	movs	r3, #32
 8005832:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005836:	f8cd 800c 	str.w	r8, [sp, #12]
 800583a:	2330      	movs	r3, #48	@ 0x30
 800583c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80059ec <_vfiprintf_r+0x21c>
 8005840:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005844:	f04f 0901 	mov.w	r9, #1
 8005848:	4623      	mov	r3, r4
 800584a:	469a      	mov	sl, r3
 800584c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005850:	b10a      	cbz	r2, 8005856 <_vfiprintf_r+0x86>
 8005852:	2a25      	cmp	r2, #37	@ 0x25
 8005854:	d1f9      	bne.n	800584a <_vfiprintf_r+0x7a>
 8005856:	ebba 0b04 	subs.w	fp, sl, r4
 800585a:	d00b      	beq.n	8005874 <_vfiprintf_r+0xa4>
 800585c:	465b      	mov	r3, fp
 800585e:	4622      	mov	r2, r4
 8005860:	4629      	mov	r1, r5
 8005862:	4630      	mov	r0, r6
 8005864:	f7ff ffa1 	bl	80057aa <__sfputs_r>
 8005868:	3001      	adds	r0, #1
 800586a:	f000 80a7 	beq.w	80059bc <_vfiprintf_r+0x1ec>
 800586e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005870:	445a      	add	r2, fp
 8005872:	9209      	str	r2, [sp, #36]	@ 0x24
 8005874:	f89a 3000 	ldrb.w	r3, [sl]
 8005878:	2b00      	cmp	r3, #0
 800587a:	f000 809f 	beq.w	80059bc <_vfiprintf_r+0x1ec>
 800587e:	2300      	movs	r3, #0
 8005880:	f04f 32ff 	mov.w	r2, #4294967295
 8005884:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005888:	f10a 0a01 	add.w	sl, sl, #1
 800588c:	9304      	str	r3, [sp, #16]
 800588e:	9307      	str	r3, [sp, #28]
 8005890:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005894:	931a      	str	r3, [sp, #104]	@ 0x68
 8005896:	4654      	mov	r4, sl
 8005898:	2205      	movs	r2, #5
 800589a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800589e:	4853      	ldr	r0, [pc, #332]	@ (80059ec <_vfiprintf_r+0x21c>)
 80058a0:	f7fa fcb6 	bl	8000210 <memchr>
 80058a4:	9a04      	ldr	r2, [sp, #16]
 80058a6:	b9d8      	cbnz	r0, 80058e0 <_vfiprintf_r+0x110>
 80058a8:	06d1      	lsls	r1, r2, #27
 80058aa:	bf44      	itt	mi
 80058ac:	2320      	movmi	r3, #32
 80058ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058b2:	0713      	lsls	r3, r2, #28
 80058b4:	bf44      	itt	mi
 80058b6:	232b      	movmi	r3, #43	@ 0x2b
 80058b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058bc:	f89a 3000 	ldrb.w	r3, [sl]
 80058c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80058c2:	d015      	beq.n	80058f0 <_vfiprintf_r+0x120>
 80058c4:	9a07      	ldr	r2, [sp, #28]
 80058c6:	4654      	mov	r4, sl
 80058c8:	2000      	movs	r0, #0
 80058ca:	f04f 0c0a 	mov.w	ip, #10
 80058ce:	4621      	mov	r1, r4
 80058d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058d4:	3b30      	subs	r3, #48	@ 0x30
 80058d6:	2b09      	cmp	r3, #9
 80058d8:	d94b      	bls.n	8005972 <_vfiprintf_r+0x1a2>
 80058da:	b1b0      	cbz	r0, 800590a <_vfiprintf_r+0x13a>
 80058dc:	9207      	str	r2, [sp, #28]
 80058de:	e014      	b.n	800590a <_vfiprintf_r+0x13a>
 80058e0:	eba0 0308 	sub.w	r3, r0, r8
 80058e4:	fa09 f303 	lsl.w	r3, r9, r3
 80058e8:	4313      	orrs	r3, r2
 80058ea:	9304      	str	r3, [sp, #16]
 80058ec:	46a2      	mov	sl, r4
 80058ee:	e7d2      	b.n	8005896 <_vfiprintf_r+0xc6>
 80058f0:	9b03      	ldr	r3, [sp, #12]
 80058f2:	1d19      	adds	r1, r3, #4
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	9103      	str	r1, [sp, #12]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	bfbb      	ittet	lt
 80058fc:	425b      	neglt	r3, r3
 80058fe:	f042 0202 	orrlt.w	r2, r2, #2
 8005902:	9307      	strge	r3, [sp, #28]
 8005904:	9307      	strlt	r3, [sp, #28]
 8005906:	bfb8      	it	lt
 8005908:	9204      	strlt	r2, [sp, #16]
 800590a:	7823      	ldrb	r3, [r4, #0]
 800590c:	2b2e      	cmp	r3, #46	@ 0x2e
 800590e:	d10a      	bne.n	8005926 <_vfiprintf_r+0x156>
 8005910:	7863      	ldrb	r3, [r4, #1]
 8005912:	2b2a      	cmp	r3, #42	@ 0x2a
 8005914:	d132      	bne.n	800597c <_vfiprintf_r+0x1ac>
 8005916:	9b03      	ldr	r3, [sp, #12]
 8005918:	1d1a      	adds	r2, r3, #4
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	9203      	str	r2, [sp, #12]
 800591e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005922:	3402      	adds	r4, #2
 8005924:	9305      	str	r3, [sp, #20]
 8005926:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80059fc <_vfiprintf_r+0x22c>
 800592a:	7821      	ldrb	r1, [r4, #0]
 800592c:	2203      	movs	r2, #3
 800592e:	4650      	mov	r0, sl
 8005930:	f7fa fc6e 	bl	8000210 <memchr>
 8005934:	b138      	cbz	r0, 8005946 <_vfiprintf_r+0x176>
 8005936:	9b04      	ldr	r3, [sp, #16]
 8005938:	eba0 000a 	sub.w	r0, r0, sl
 800593c:	2240      	movs	r2, #64	@ 0x40
 800593e:	4082      	lsls	r2, r0
 8005940:	4313      	orrs	r3, r2
 8005942:	3401      	adds	r4, #1
 8005944:	9304      	str	r3, [sp, #16]
 8005946:	f814 1b01 	ldrb.w	r1, [r4], #1
 800594a:	4829      	ldr	r0, [pc, #164]	@ (80059f0 <_vfiprintf_r+0x220>)
 800594c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005950:	2206      	movs	r2, #6
 8005952:	f7fa fc5d 	bl	8000210 <memchr>
 8005956:	2800      	cmp	r0, #0
 8005958:	d03f      	beq.n	80059da <_vfiprintf_r+0x20a>
 800595a:	4b26      	ldr	r3, [pc, #152]	@ (80059f4 <_vfiprintf_r+0x224>)
 800595c:	bb1b      	cbnz	r3, 80059a6 <_vfiprintf_r+0x1d6>
 800595e:	9b03      	ldr	r3, [sp, #12]
 8005960:	3307      	adds	r3, #7
 8005962:	f023 0307 	bic.w	r3, r3, #7
 8005966:	3308      	adds	r3, #8
 8005968:	9303      	str	r3, [sp, #12]
 800596a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800596c:	443b      	add	r3, r7
 800596e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005970:	e76a      	b.n	8005848 <_vfiprintf_r+0x78>
 8005972:	fb0c 3202 	mla	r2, ip, r2, r3
 8005976:	460c      	mov	r4, r1
 8005978:	2001      	movs	r0, #1
 800597a:	e7a8      	b.n	80058ce <_vfiprintf_r+0xfe>
 800597c:	2300      	movs	r3, #0
 800597e:	3401      	adds	r4, #1
 8005980:	9305      	str	r3, [sp, #20]
 8005982:	4619      	mov	r1, r3
 8005984:	f04f 0c0a 	mov.w	ip, #10
 8005988:	4620      	mov	r0, r4
 800598a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800598e:	3a30      	subs	r2, #48	@ 0x30
 8005990:	2a09      	cmp	r2, #9
 8005992:	d903      	bls.n	800599c <_vfiprintf_r+0x1cc>
 8005994:	2b00      	cmp	r3, #0
 8005996:	d0c6      	beq.n	8005926 <_vfiprintf_r+0x156>
 8005998:	9105      	str	r1, [sp, #20]
 800599a:	e7c4      	b.n	8005926 <_vfiprintf_r+0x156>
 800599c:	fb0c 2101 	mla	r1, ip, r1, r2
 80059a0:	4604      	mov	r4, r0
 80059a2:	2301      	movs	r3, #1
 80059a4:	e7f0      	b.n	8005988 <_vfiprintf_r+0x1b8>
 80059a6:	ab03      	add	r3, sp, #12
 80059a8:	9300      	str	r3, [sp, #0]
 80059aa:	462a      	mov	r2, r5
 80059ac:	4b12      	ldr	r3, [pc, #72]	@ (80059f8 <_vfiprintf_r+0x228>)
 80059ae:	a904      	add	r1, sp, #16
 80059b0:	4630      	mov	r0, r6
 80059b2:	f3af 8000 	nop.w
 80059b6:	4607      	mov	r7, r0
 80059b8:	1c78      	adds	r0, r7, #1
 80059ba:	d1d6      	bne.n	800596a <_vfiprintf_r+0x19a>
 80059bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80059be:	07d9      	lsls	r1, r3, #31
 80059c0:	d405      	bmi.n	80059ce <_vfiprintf_r+0x1fe>
 80059c2:	89ab      	ldrh	r3, [r5, #12]
 80059c4:	059a      	lsls	r2, r3, #22
 80059c6:	d402      	bmi.n	80059ce <_vfiprintf_r+0x1fe>
 80059c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80059ca:	f7ff fdcf 	bl	800556c <__retarget_lock_release_recursive>
 80059ce:	89ab      	ldrh	r3, [r5, #12]
 80059d0:	065b      	lsls	r3, r3, #25
 80059d2:	f53f af1f 	bmi.w	8005814 <_vfiprintf_r+0x44>
 80059d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80059d8:	e71e      	b.n	8005818 <_vfiprintf_r+0x48>
 80059da:	ab03      	add	r3, sp, #12
 80059dc:	9300      	str	r3, [sp, #0]
 80059de:	462a      	mov	r2, r5
 80059e0:	4b05      	ldr	r3, [pc, #20]	@ (80059f8 <_vfiprintf_r+0x228>)
 80059e2:	a904      	add	r1, sp, #16
 80059e4:	4630      	mov	r0, r6
 80059e6:	f000 f879 	bl	8005adc <_printf_i>
 80059ea:	e7e4      	b.n	80059b6 <_vfiprintf_r+0x1e6>
 80059ec:	0800618c 	.word	0x0800618c
 80059f0:	08006196 	.word	0x08006196
 80059f4:	00000000 	.word	0x00000000
 80059f8:	080057ab 	.word	0x080057ab
 80059fc:	08006192 	.word	0x08006192

08005a00 <_printf_common>:
 8005a00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a04:	4616      	mov	r6, r2
 8005a06:	4698      	mov	r8, r3
 8005a08:	688a      	ldr	r2, [r1, #8]
 8005a0a:	690b      	ldr	r3, [r1, #16]
 8005a0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a10:	4293      	cmp	r3, r2
 8005a12:	bfb8      	it	lt
 8005a14:	4613      	movlt	r3, r2
 8005a16:	6033      	str	r3, [r6, #0]
 8005a18:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005a1c:	4607      	mov	r7, r0
 8005a1e:	460c      	mov	r4, r1
 8005a20:	b10a      	cbz	r2, 8005a26 <_printf_common+0x26>
 8005a22:	3301      	adds	r3, #1
 8005a24:	6033      	str	r3, [r6, #0]
 8005a26:	6823      	ldr	r3, [r4, #0]
 8005a28:	0699      	lsls	r1, r3, #26
 8005a2a:	bf42      	ittt	mi
 8005a2c:	6833      	ldrmi	r3, [r6, #0]
 8005a2e:	3302      	addmi	r3, #2
 8005a30:	6033      	strmi	r3, [r6, #0]
 8005a32:	6825      	ldr	r5, [r4, #0]
 8005a34:	f015 0506 	ands.w	r5, r5, #6
 8005a38:	d106      	bne.n	8005a48 <_printf_common+0x48>
 8005a3a:	f104 0a19 	add.w	sl, r4, #25
 8005a3e:	68e3      	ldr	r3, [r4, #12]
 8005a40:	6832      	ldr	r2, [r6, #0]
 8005a42:	1a9b      	subs	r3, r3, r2
 8005a44:	42ab      	cmp	r3, r5
 8005a46:	dc26      	bgt.n	8005a96 <_printf_common+0x96>
 8005a48:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005a4c:	6822      	ldr	r2, [r4, #0]
 8005a4e:	3b00      	subs	r3, #0
 8005a50:	bf18      	it	ne
 8005a52:	2301      	movne	r3, #1
 8005a54:	0692      	lsls	r2, r2, #26
 8005a56:	d42b      	bmi.n	8005ab0 <_printf_common+0xb0>
 8005a58:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005a5c:	4641      	mov	r1, r8
 8005a5e:	4638      	mov	r0, r7
 8005a60:	47c8      	blx	r9
 8005a62:	3001      	adds	r0, #1
 8005a64:	d01e      	beq.n	8005aa4 <_printf_common+0xa4>
 8005a66:	6823      	ldr	r3, [r4, #0]
 8005a68:	6922      	ldr	r2, [r4, #16]
 8005a6a:	f003 0306 	and.w	r3, r3, #6
 8005a6e:	2b04      	cmp	r3, #4
 8005a70:	bf02      	ittt	eq
 8005a72:	68e5      	ldreq	r5, [r4, #12]
 8005a74:	6833      	ldreq	r3, [r6, #0]
 8005a76:	1aed      	subeq	r5, r5, r3
 8005a78:	68a3      	ldr	r3, [r4, #8]
 8005a7a:	bf0c      	ite	eq
 8005a7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a80:	2500      	movne	r5, #0
 8005a82:	4293      	cmp	r3, r2
 8005a84:	bfc4      	itt	gt
 8005a86:	1a9b      	subgt	r3, r3, r2
 8005a88:	18ed      	addgt	r5, r5, r3
 8005a8a:	2600      	movs	r6, #0
 8005a8c:	341a      	adds	r4, #26
 8005a8e:	42b5      	cmp	r5, r6
 8005a90:	d11a      	bne.n	8005ac8 <_printf_common+0xc8>
 8005a92:	2000      	movs	r0, #0
 8005a94:	e008      	b.n	8005aa8 <_printf_common+0xa8>
 8005a96:	2301      	movs	r3, #1
 8005a98:	4652      	mov	r2, sl
 8005a9a:	4641      	mov	r1, r8
 8005a9c:	4638      	mov	r0, r7
 8005a9e:	47c8      	blx	r9
 8005aa0:	3001      	adds	r0, #1
 8005aa2:	d103      	bne.n	8005aac <_printf_common+0xac>
 8005aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8005aa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aac:	3501      	adds	r5, #1
 8005aae:	e7c6      	b.n	8005a3e <_printf_common+0x3e>
 8005ab0:	18e1      	adds	r1, r4, r3
 8005ab2:	1c5a      	adds	r2, r3, #1
 8005ab4:	2030      	movs	r0, #48	@ 0x30
 8005ab6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005aba:	4422      	add	r2, r4
 8005abc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005ac0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005ac4:	3302      	adds	r3, #2
 8005ac6:	e7c7      	b.n	8005a58 <_printf_common+0x58>
 8005ac8:	2301      	movs	r3, #1
 8005aca:	4622      	mov	r2, r4
 8005acc:	4641      	mov	r1, r8
 8005ace:	4638      	mov	r0, r7
 8005ad0:	47c8      	blx	r9
 8005ad2:	3001      	adds	r0, #1
 8005ad4:	d0e6      	beq.n	8005aa4 <_printf_common+0xa4>
 8005ad6:	3601      	adds	r6, #1
 8005ad8:	e7d9      	b.n	8005a8e <_printf_common+0x8e>
	...

08005adc <_printf_i>:
 8005adc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ae0:	7e0f      	ldrb	r7, [r1, #24]
 8005ae2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005ae4:	2f78      	cmp	r7, #120	@ 0x78
 8005ae6:	4691      	mov	r9, r2
 8005ae8:	4680      	mov	r8, r0
 8005aea:	460c      	mov	r4, r1
 8005aec:	469a      	mov	sl, r3
 8005aee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005af2:	d807      	bhi.n	8005b04 <_printf_i+0x28>
 8005af4:	2f62      	cmp	r7, #98	@ 0x62
 8005af6:	d80a      	bhi.n	8005b0e <_printf_i+0x32>
 8005af8:	2f00      	cmp	r7, #0
 8005afa:	f000 80d1 	beq.w	8005ca0 <_printf_i+0x1c4>
 8005afe:	2f58      	cmp	r7, #88	@ 0x58
 8005b00:	f000 80b8 	beq.w	8005c74 <_printf_i+0x198>
 8005b04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b08:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005b0c:	e03a      	b.n	8005b84 <_printf_i+0xa8>
 8005b0e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005b12:	2b15      	cmp	r3, #21
 8005b14:	d8f6      	bhi.n	8005b04 <_printf_i+0x28>
 8005b16:	a101      	add	r1, pc, #4	@ (adr r1, 8005b1c <_printf_i+0x40>)
 8005b18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b1c:	08005b75 	.word	0x08005b75
 8005b20:	08005b89 	.word	0x08005b89
 8005b24:	08005b05 	.word	0x08005b05
 8005b28:	08005b05 	.word	0x08005b05
 8005b2c:	08005b05 	.word	0x08005b05
 8005b30:	08005b05 	.word	0x08005b05
 8005b34:	08005b89 	.word	0x08005b89
 8005b38:	08005b05 	.word	0x08005b05
 8005b3c:	08005b05 	.word	0x08005b05
 8005b40:	08005b05 	.word	0x08005b05
 8005b44:	08005b05 	.word	0x08005b05
 8005b48:	08005c87 	.word	0x08005c87
 8005b4c:	08005bb3 	.word	0x08005bb3
 8005b50:	08005c41 	.word	0x08005c41
 8005b54:	08005b05 	.word	0x08005b05
 8005b58:	08005b05 	.word	0x08005b05
 8005b5c:	08005ca9 	.word	0x08005ca9
 8005b60:	08005b05 	.word	0x08005b05
 8005b64:	08005bb3 	.word	0x08005bb3
 8005b68:	08005b05 	.word	0x08005b05
 8005b6c:	08005b05 	.word	0x08005b05
 8005b70:	08005c49 	.word	0x08005c49
 8005b74:	6833      	ldr	r3, [r6, #0]
 8005b76:	1d1a      	adds	r2, r3, #4
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	6032      	str	r2, [r6, #0]
 8005b7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b80:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005b84:	2301      	movs	r3, #1
 8005b86:	e09c      	b.n	8005cc2 <_printf_i+0x1e6>
 8005b88:	6833      	ldr	r3, [r6, #0]
 8005b8a:	6820      	ldr	r0, [r4, #0]
 8005b8c:	1d19      	adds	r1, r3, #4
 8005b8e:	6031      	str	r1, [r6, #0]
 8005b90:	0606      	lsls	r6, r0, #24
 8005b92:	d501      	bpl.n	8005b98 <_printf_i+0xbc>
 8005b94:	681d      	ldr	r5, [r3, #0]
 8005b96:	e003      	b.n	8005ba0 <_printf_i+0xc4>
 8005b98:	0645      	lsls	r5, r0, #25
 8005b9a:	d5fb      	bpl.n	8005b94 <_printf_i+0xb8>
 8005b9c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005ba0:	2d00      	cmp	r5, #0
 8005ba2:	da03      	bge.n	8005bac <_printf_i+0xd0>
 8005ba4:	232d      	movs	r3, #45	@ 0x2d
 8005ba6:	426d      	negs	r5, r5
 8005ba8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bac:	4858      	ldr	r0, [pc, #352]	@ (8005d10 <_printf_i+0x234>)
 8005bae:	230a      	movs	r3, #10
 8005bb0:	e011      	b.n	8005bd6 <_printf_i+0xfa>
 8005bb2:	6821      	ldr	r1, [r4, #0]
 8005bb4:	6833      	ldr	r3, [r6, #0]
 8005bb6:	0608      	lsls	r0, r1, #24
 8005bb8:	f853 5b04 	ldr.w	r5, [r3], #4
 8005bbc:	d402      	bmi.n	8005bc4 <_printf_i+0xe8>
 8005bbe:	0649      	lsls	r1, r1, #25
 8005bc0:	bf48      	it	mi
 8005bc2:	b2ad      	uxthmi	r5, r5
 8005bc4:	2f6f      	cmp	r7, #111	@ 0x6f
 8005bc6:	4852      	ldr	r0, [pc, #328]	@ (8005d10 <_printf_i+0x234>)
 8005bc8:	6033      	str	r3, [r6, #0]
 8005bca:	bf14      	ite	ne
 8005bcc:	230a      	movne	r3, #10
 8005bce:	2308      	moveq	r3, #8
 8005bd0:	2100      	movs	r1, #0
 8005bd2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005bd6:	6866      	ldr	r6, [r4, #4]
 8005bd8:	60a6      	str	r6, [r4, #8]
 8005bda:	2e00      	cmp	r6, #0
 8005bdc:	db05      	blt.n	8005bea <_printf_i+0x10e>
 8005bde:	6821      	ldr	r1, [r4, #0]
 8005be0:	432e      	orrs	r6, r5
 8005be2:	f021 0104 	bic.w	r1, r1, #4
 8005be6:	6021      	str	r1, [r4, #0]
 8005be8:	d04b      	beq.n	8005c82 <_printf_i+0x1a6>
 8005bea:	4616      	mov	r6, r2
 8005bec:	fbb5 f1f3 	udiv	r1, r5, r3
 8005bf0:	fb03 5711 	mls	r7, r3, r1, r5
 8005bf4:	5dc7      	ldrb	r7, [r0, r7]
 8005bf6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005bfa:	462f      	mov	r7, r5
 8005bfc:	42bb      	cmp	r3, r7
 8005bfe:	460d      	mov	r5, r1
 8005c00:	d9f4      	bls.n	8005bec <_printf_i+0x110>
 8005c02:	2b08      	cmp	r3, #8
 8005c04:	d10b      	bne.n	8005c1e <_printf_i+0x142>
 8005c06:	6823      	ldr	r3, [r4, #0]
 8005c08:	07df      	lsls	r7, r3, #31
 8005c0a:	d508      	bpl.n	8005c1e <_printf_i+0x142>
 8005c0c:	6923      	ldr	r3, [r4, #16]
 8005c0e:	6861      	ldr	r1, [r4, #4]
 8005c10:	4299      	cmp	r1, r3
 8005c12:	bfde      	ittt	le
 8005c14:	2330      	movle	r3, #48	@ 0x30
 8005c16:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c1a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005c1e:	1b92      	subs	r2, r2, r6
 8005c20:	6122      	str	r2, [r4, #16]
 8005c22:	f8cd a000 	str.w	sl, [sp]
 8005c26:	464b      	mov	r3, r9
 8005c28:	aa03      	add	r2, sp, #12
 8005c2a:	4621      	mov	r1, r4
 8005c2c:	4640      	mov	r0, r8
 8005c2e:	f7ff fee7 	bl	8005a00 <_printf_common>
 8005c32:	3001      	adds	r0, #1
 8005c34:	d14a      	bne.n	8005ccc <_printf_i+0x1f0>
 8005c36:	f04f 30ff 	mov.w	r0, #4294967295
 8005c3a:	b004      	add	sp, #16
 8005c3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c40:	6823      	ldr	r3, [r4, #0]
 8005c42:	f043 0320 	orr.w	r3, r3, #32
 8005c46:	6023      	str	r3, [r4, #0]
 8005c48:	4832      	ldr	r0, [pc, #200]	@ (8005d14 <_printf_i+0x238>)
 8005c4a:	2778      	movs	r7, #120	@ 0x78
 8005c4c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005c50:	6823      	ldr	r3, [r4, #0]
 8005c52:	6831      	ldr	r1, [r6, #0]
 8005c54:	061f      	lsls	r7, r3, #24
 8005c56:	f851 5b04 	ldr.w	r5, [r1], #4
 8005c5a:	d402      	bmi.n	8005c62 <_printf_i+0x186>
 8005c5c:	065f      	lsls	r7, r3, #25
 8005c5e:	bf48      	it	mi
 8005c60:	b2ad      	uxthmi	r5, r5
 8005c62:	6031      	str	r1, [r6, #0]
 8005c64:	07d9      	lsls	r1, r3, #31
 8005c66:	bf44      	itt	mi
 8005c68:	f043 0320 	orrmi.w	r3, r3, #32
 8005c6c:	6023      	strmi	r3, [r4, #0]
 8005c6e:	b11d      	cbz	r5, 8005c78 <_printf_i+0x19c>
 8005c70:	2310      	movs	r3, #16
 8005c72:	e7ad      	b.n	8005bd0 <_printf_i+0xf4>
 8005c74:	4826      	ldr	r0, [pc, #152]	@ (8005d10 <_printf_i+0x234>)
 8005c76:	e7e9      	b.n	8005c4c <_printf_i+0x170>
 8005c78:	6823      	ldr	r3, [r4, #0]
 8005c7a:	f023 0320 	bic.w	r3, r3, #32
 8005c7e:	6023      	str	r3, [r4, #0]
 8005c80:	e7f6      	b.n	8005c70 <_printf_i+0x194>
 8005c82:	4616      	mov	r6, r2
 8005c84:	e7bd      	b.n	8005c02 <_printf_i+0x126>
 8005c86:	6833      	ldr	r3, [r6, #0]
 8005c88:	6825      	ldr	r5, [r4, #0]
 8005c8a:	6961      	ldr	r1, [r4, #20]
 8005c8c:	1d18      	adds	r0, r3, #4
 8005c8e:	6030      	str	r0, [r6, #0]
 8005c90:	062e      	lsls	r6, r5, #24
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	d501      	bpl.n	8005c9a <_printf_i+0x1be>
 8005c96:	6019      	str	r1, [r3, #0]
 8005c98:	e002      	b.n	8005ca0 <_printf_i+0x1c4>
 8005c9a:	0668      	lsls	r0, r5, #25
 8005c9c:	d5fb      	bpl.n	8005c96 <_printf_i+0x1ba>
 8005c9e:	8019      	strh	r1, [r3, #0]
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	6123      	str	r3, [r4, #16]
 8005ca4:	4616      	mov	r6, r2
 8005ca6:	e7bc      	b.n	8005c22 <_printf_i+0x146>
 8005ca8:	6833      	ldr	r3, [r6, #0]
 8005caa:	1d1a      	adds	r2, r3, #4
 8005cac:	6032      	str	r2, [r6, #0]
 8005cae:	681e      	ldr	r6, [r3, #0]
 8005cb0:	6862      	ldr	r2, [r4, #4]
 8005cb2:	2100      	movs	r1, #0
 8005cb4:	4630      	mov	r0, r6
 8005cb6:	f7fa faab 	bl	8000210 <memchr>
 8005cba:	b108      	cbz	r0, 8005cc0 <_printf_i+0x1e4>
 8005cbc:	1b80      	subs	r0, r0, r6
 8005cbe:	6060      	str	r0, [r4, #4]
 8005cc0:	6863      	ldr	r3, [r4, #4]
 8005cc2:	6123      	str	r3, [r4, #16]
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cca:	e7aa      	b.n	8005c22 <_printf_i+0x146>
 8005ccc:	6923      	ldr	r3, [r4, #16]
 8005cce:	4632      	mov	r2, r6
 8005cd0:	4649      	mov	r1, r9
 8005cd2:	4640      	mov	r0, r8
 8005cd4:	47d0      	blx	sl
 8005cd6:	3001      	adds	r0, #1
 8005cd8:	d0ad      	beq.n	8005c36 <_printf_i+0x15a>
 8005cda:	6823      	ldr	r3, [r4, #0]
 8005cdc:	079b      	lsls	r3, r3, #30
 8005cde:	d413      	bmi.n	8005d08 <_printf_i+0x22c>
 8005ce0:	68e0      	ldr	r0, [r4, #12]
 8005ce2:	9b03      	ldr	r3, [sp, #12]
 8005ce4:	4298      	cmp	r0, r3
 8005ce6:	bfb8      	it	lt
 8005ce8:	4618      	movlt	r0, r3
 8005cea:	e7a6      	b.n	8005c3a <_printf_i+0x15e>
 8005cec:	2301      	movs	r3, #1
 8005cee:	4632      	mov	r2, r6
 8005cf0:	4649      	mov	r1, r9
 8005cf2:	4640      	mov	r0, r8
 8005cf4:	47d0      	blx	sl
 8005cf6:	3001      	adds	r0, #1
 8005cf8:	d09d      	beq.n	8005c36 <_printf_i+0x15a>
 8005cfa:	3501      	adds	r5, #1
 8005cfc:	68e3      	ldr	r3, [r4, #12]
 8005cfe:	9903      	ldr	r1, [sp, #12]
 8005d00:	1a5b      	subs	r3, r3, r1
 8005d02:	42ab      	cmp	r3, r5
 8005d04:	dcf2      	bgt.n	8005cec <_printf_i+0x210>
 8005d06:	e7eb      	b.n	8005ce0 <_printf_i+0x204>
 8005d08:	2500      	movs	r5, #0
 8005d0a:	f104 0619 	add.w	r6, r4, #25
 8005d0e:	e7f5      	b.n	8005cfc <_printf_i+0x220>
 8005d10:	0800619d 	.word	0x0800619d
 8005d14:	080061ae 	.word	0x080061ae

08005d18 <__sflush_r>:
 8005d18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005d1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d20:	0716      	lsls	r6, r2, #28
 8005d22:	4605      	mov	r5, r0
 8005d24:	460c      	mov	r4, r1
 8005d26:	d454      	bmi.n	8005dd2 <__sflush_r+0xba>
 8005d28:	684b      	ldr	r3, [r1, #4]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	dc02      	bgt.n	8005d34 <__sflush_r+0x1c>
 8005d2e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	dd48      	ble.n	8005dc6 <__sflush_r+0xae>
 8005d34:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d36:	2e00      	cmp	r6, #0
 8005d38:	d045      	beq.n	8005dc6 <__sflush_r+0xae>
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005d40:	682f      	ldr	r7, [r5, #0]
 8005d42:	6a21      	ldr	r1, [r4, #32]
 8005d44:	602b      	str	r3, [r5, #0]
 8005d46:	d030      	beq.n	8005daa <__sflush_r+0x92>
 8005d48:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005d4a:	89a3      	ldrh	r3, [r4, #12]
 8005d4c:	0759      	lsls	r1, r3, #29
 8005d4e:	d505      	bpl.n	8005d5c <__sflush_r+0x44>
 8005d50:	6863      	ldr	r3, [r4, #4]
 8005d52:	1ad2      	subs	r2, r2, r3
 8005d54:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005d56:	b10b      	cbz	r3, 8005d5c <__sflush_r+0x44>
 8005d58:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005d5a:	1ad2      	subs	r2, r2, r3
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d60:	6a21      	ldr	r1, [r4, #32]
 8005d62:	4628      	mov	r0, r5
 8005d64:	47b0      	blx	r6
 8005d66:	1c43      	adds	r3, r0, #1
 8005d68:	89a3      	ldrh	r3, [r4, #12]
 8005d6a:	d106      	bne.n	8005d7a <__sflush_r+0x62>
 8005d6c:	6829      	ldr	r1, [r5, #0]
 8005d6e:	291d      	cmp	r1, #29
 8005d70:	d82b      	bhi.n	8005dca <__sflush_r+0xb2>
 8005d72:	4a2a      	ldr	r2, [pc, #168]	@ (8005e1c <__sflush_r+0x104>)
 8005d74:	40ca      	lsrs	r2, r1
 8005d76:	07d6      	lsls	r6, r2, #31
 8005d78:	d527      	bpl.n	8005dca <__sflush_r+0xb2>
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	6062      	str	r2, [r4, #4]
 8005d7e:	04d9      	lsls	r1, r3, #19
 8005d80:	6922      	ldr	r2, [r4, #16]
 8005d82:	6022      	str	r2, [r4, #0]
 8005d84:	d504      	bpl.n	8005d90 <__sflush_r+0x78>
 8005d86:	1c42      	adds	r2, r0, #1
 8005d88:	d101      	bne.n	8005d8e <__sflush_r+0x76>
 8005d8a:	682b      	ldr	r3, [r5, #0]
 8005d8c:	b903      	cbnz	r3, 8005d90 <__sflush_r+0x78>
 8005d8e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005d90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d92:	602f      	str	r7, [r5, #0]
 8005d94:	b1b9      	cbz	r1, 8005dc6 <__sflush_r+0xae>
 8005d96:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d9a:	4299      	cmp	r1, r3
 8005d9c:	d002      	beq.n	8005da4 <__sflush_r+0x8c>
 8005d9e:	4628      	mov	r0, r5
 8005da0:	f7ff fbf4 	bl	800558c <_free_r>
 8005da4:	2300      	movs	r3, #0
 8005da6:	6363      	str	r3, [r4, #52]	@ 0x34
 8005da8:	e00d      	b.n	8005dc6 <__sflush_r+0xae>
 8005daa:	2301      	movs	r3, #1
 8005dac:	4628      	mov	r0, r5
 8005dae:	47b0      	blx	r6
 8005db0:	4602      	mov	r2, r0
 8005db2:	1c50      	adds	r0, r2, #1
 8005db4:	d1c9      	bne.n	8005d4a <__sflush_r+0x32>
 8005db6:	682b      	ldr	r3, [r5, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d0c6      	beq.n	8005d4a <__sflush_r+0x32>
 8005dbc:	2b1d      	cmp	r3, #29
 8005dbe:	d001      	beq.n	8005dc4 <__sflush_r+0xac>
 8005dc0:	2b16      	cmp	r3, #22
 8005dc2:	d11e      	bne.n	8005e02 <__sflush_r+0xea>
 8005dc4:	602f      	str	r7, [r5, #0]
 8005dc6:	2000      	movs	r0, #0
 8005dc8:	e022      	b.n	8005e10 <__sflush_r+0xf8>
 8005dca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005dce:	b21b      	sxth	r3, r3
 8005dd0:	e01b      	b.n	8005e0a <__sflush_r+0xf2>
 8005dd2:	690f      	ldr	r7, [r1, #16]
 8005dd4:	2f00      	cmp	r7, #0
 8005dd6:	d0f6      	beq.n	8005dc6 <__sflush_r+0xae>
 8005dd8:	0793      	lsls	r3, r2, #30
 8005dda:	680e      	ldr	r6, [r1, #0]
 8005ddc:	bf08      	it	eq
 8005dde:	694b      	ldreq	r3, [r1, #20]
 8005de0:	600f      	str	r7, [r1, #0]
 8005de2:	bf18      	it	ne
 8005de4:	2300      	movne	r3, #0
 8005de6:	eba6 0807 	sub.w	r8, r6, r7
 8005dea:	608b      	str	r3, [r1, #8]
 8005dec:	f1b8 0f00 	cmp.w	r8, #0
 8005df0:	dde9      	ble.n	8005dc6 <__sflush_r+0xae>
 8005df2:	6a21      	ldr	r1, [r4, #32]
 8005df4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005df6:	4643      	mov	r3, r8
 8005df8:	463a      	mov	r2, r7
 8005dfa:	4628      	mov	r0, r5
 8005dfc:	47b0      	blx	r6
 8005dfe:	2800      	cmp	r0, #0
 8005e00:	dc08      	bgt.n	8005e14 <__sflush_r+0xfc>
 8005e02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e0a:	81a3      	strh	r3, [r4, #12]
 8005e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e14:	4407      	add	r7, r0
 8005e16:	eba8 0800 	sub.w	r8, r8, r0
 8005e1a:	e7e7      	b.n	8005dec <__sflush_r+0xd4>
 8005e1c:	20400001 	.word	0x20400001

08005e20 <_fflush_r>:
 8005e20:	b538      	push	{r3, r4, r5, lr}
 8005e22:	690b      	ldr	r3, [r1, #16]
 8005e24:	4605      	mov	r5, r0
 8005e26:	460c      	mov	r4, r1
 8005e28:	b913      	cbnz	r3, 8005e30 <_fflush_r+0x10>
 8005e2a:	2500      	movs	r5, #0
 8005e2c:	4628      	mov	r0, r5
 8005e2e:	bd38      	pop	{r3, r4, r5, pc}
 8005e30:	b118      	cbz	r0, 8005e3a <_fflush_r+0x1a>
 8005e32:	6a03      	ldr	r3, [r0, #32]
 8005e34:	b90b      	cbnz	r3, 8005e3a <_fflush_r+0x1a>
 8005e36:	f7ff fa93 	bl	8005360 <__sinit>
 8005e3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d0f3      	beq.n	8005e2a <_fflush_r+0xa>
 8005e42:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005e44:	07d0      	lsls	r0, r2, #31
 8005e46:	d404      	bmi.n	8005e52 <_fflush_r+0x32>
 8005e48:	0599      	lsls	r1, r3, #22
 8005e4a:	d402      	bmi.n	8005e52 <_fflush_r+0x32>
 8005e4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e4e:	f7ff fb8c 	bl	800556a <__retarget_lock_acquire_recursive>
 8005e52:	4628      	mov	r0, r5
 8005e54:	4621      	mov	r1, r4
 8005e56:	f7ff ff5f 	bl	8005d18 <__sflush_r>
 8005e5a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e5c:	07da      	lsls	r2, r3, #31
 8005e5e:	4605      	mov	r5, r0
 8005e60:	d4e4      	bmi.n	8005e2c <_fflush_r+0xc>
 8005e62:	89a3      	ldrh	r3, [r4, #12]
 8005e64:	059b      	lsls	r3, r3, #22
 8005e66:	d4e1      	bmi.n	8005e2c <_fflush_r+0xc>
 8005e68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e6a:	f7ff fb7f 	bl	800556c <__retarget_lock_release_recursive>
 8005e6e:	e7dd      	b.n	8005e2c <_fflush_r+0xc>

08005e70 <__swbuf_r>:
 8005e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e72:	460e      	mov	r6, r1
 8005e74:	4614      	mov	r4, r2
 8005e76:	4605      	mov	r5, r0
 8005e78:	b118      	cbz	r0, 8005e82 <__swbuf_r+0x12>
 8005e7a:	6a03      	ldr	r3, [r0, #32]
 8005e7c:	b90b      	cbnz	r3, 8005e82 <__swbuf_r+0x12>
 8005e7e:	f7ff fa6f 	bl	8005360 <__sinit>
 8005e82:	69a3      	ldr	r3, [r4, #24]
 8005e84:	60a3      	str	r3, [r4, #8]
 8005e86:	89a3      	ldrh	r3, [r4, #12]
 8005e88:	071a      	lsls	r2, r3, #28
 8005e8a:	d501      	bpl.n	8005e90 <__swbuf_r+0x20>
 8005e8c:	6923      	ldr	r3, [r4, #16]
 8005e8e:	b943      	cbnz	r3, 8005ea2 <__swbuf_r+0x32>
 8005e90:	4621      	mov	r1, r4
 8005e92:	4628      	mov	r0, r5
 8005e94:	f000 f82a 	bl	8005eec <__swsetup_r>
 8005e98:	b118      	cbz	r0, 8005ea2 <__swbuf_r+0x32>
 8005e9a:	f04f 37ff 	mov.w	r7, #4294967295
 8005e9e:	4638      	mov	r0, r7
 8005ea0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ea2:	6823      	ldr	r3, [r4, #0]
 8005ea4:	6922      	ldr	r2, [r4, #16]
 8005ea6:	1a98      	subs	r0, r3, r2
 8005ea8:	6963      	ldr	r3, [r4, #20]
 8005eaa:	b2f6      	uxtb	r6, r6
 8005eac:	4283      	cmp	r3, r0
 8005eae:	4637      	mov	r7, r6
 8005eb0:	dc05      	bgt.n	8005ebe <__swbuf_r+0x4e>
 8005eb2:	4621      	mov	r1, r4
 8005eb4:	4628      	mov	r0, r5
 8005eb6:	f7ff ffb3 	bl	8005e20 <_fflush_r>
 8005eba:	2800      	cmp	r0, #0
 8005ebc:	d1ed      	bne.n	8005e9a <__swbuf_r+0x2a>
 8005ebe:	68a3      	ldr	r3, [r4, #8]
 8005ec0:	3b01      	subs	r3, #1
 8005ec2:	60a3      	str	r3, [r4, #8]
 8005ec4:	6823      	ldr	r3, [r4, #0]
 8005ec6:	1c5a      	adds	r2, r3, #1
 8005ec8:	6022      	str	r2, [r4, #0]
 8005eca:	701e      	strb	r6, [r3, #0]
 8005ecc:	6962      	ldr	r2, [r4, #20]
 8005ece:	1c43      	adds	r3, r0, #1
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d004      	beq.n	8005ede <__swbuf_r+0x6e>
 8005ed4:	89a3      	ldrh	r3, [r4, #12]
 8005ed6:	07db      	lsls	r3, r3, #31
 8005ed8:	d5e1      	bpl.n	8005e9e <__swbuf_r+0x2e>
 8005eda:	2e0a      	cmp	r6, #10
 8005edc:	d1df      	bne.n	8005e9e <__swbuf_r+0x2e>
 8005ede:	4621      	mov	r1, r4
 8005ee0:	4628      	mov	r0, r5
 8005ee2:	f7ff ff9d 	bl	8005e20 <_fflush_r>
 8005ee6:	2800      	cmp	r0, #0
 8005ee8:	d0d9      	beq.n	8005e9e <__swbuf_r+0x2e>
 8005eea:	e7d6      	b.n	8005e9a <__swbuf_r+0x2a>

08005eec <__swsetup_r>:
 8005eec:	b538      	push	{r3, r4, r5, lr}
 8005eee:	4b29      	ldr	r3, [pc, #164]	@ (8005f94 <__swsetup_r+0xa8>)
 8005ef0:	4605      	mov	r5, r0
 8005ef2:	6818      	ldr	r0, [r3, #0]
 8005ef4:	460c      	mov	r4, r1
 8005ef6:	b118      	cbz	r0, 8005f00 <__swsetup_r+0x14>
 8005ef8:	6a03      	ldr	r3, [r0, #32]
 8005efa:	b90b      	cbnz	r3, 8005f00 <__swsetup_r+0x14>
 8005efc:	f7ff fa30 	bl	8005360 <__sinit>
 8005f00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f04:	0719      	lsls	r1, r3, #28
 8005f06:	d422      	bmi.n	8005f4e <__swsetup_r+0x62>
 8005f08:	06da      	lsls	r2, r3, #27
 8005f0a:	d407      	bmi.n	8005f1c <__swsetup_r+0x30>
 8005f0c:	2209      	movs	r2, #9
 8005f0e:	602a      	str	r2, [r5, #0]
 8005f10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f14:	81a3      	strh	r3, [r4, #12]
 8005f16:	f04f 30ff 	mov.w	r0, #4294967295
 8005f1a:	e033      	b.n	8005f84 <__swsetup_r+0x98>
 8005f1c:	0758      	lsls	r0, r3, #29
 8005f1e:	d512      	bpl.n	8005f46 <__swsetup_r+0x5a>
 8005f20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f22:	b141      	cbz	r1, 8005f36 <__swsetup_r+0x4a>
 8005f24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005f28:	4299      	cmp	r1, r3
 8005f2a:	d002      	beq.n	8005f32 <__swsetup_r+0x46>
 8005f2c:	4628      	mov	r0, r5
 8005f2e:	f7ff fb2d 	bl	800558c <_free_r>
 8005f32:	2300      	movs	r3, #0
 8005f34:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f36:	89a3      	ldrh	r3, [r4, #12]
 8005f38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005f3c:	81a3      	strh	r3, [r4, #12]
 8005f3e:	2300      	movs	r3, #0
 8005f40:	6063      	str	r3, [r4, #4]
 8005f42:	6923      	ldr	r3, [r4, #16]
 8005f44:	6023      	str	r3, [r4, #0]
 8005f46:	89a3      	ldrh	r3, [r4, #12]
 8005f48:	f043 0308 	orr.w	r3, r3, #8
 8005f4c:	81a3      	strh	r3, [r4, #12]
 8005f4e:	6923      	ldr	r3, [r4, #16]
 8005f50:	b94b      	cbnz	r3, 8005f66 <__swsetup_r+0x7a>
 8005f52:	89a3      	ldrh	r3, [r4, #12]
 8005f54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005f58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f5c:	d003      	beq.n	8005f66 <__swsetup_r+0x7a>
 8005f5e:	4621      	mov	r1, r4
 8005f60:	4628      	mov	r0, r5
 8005f62:	f000 f84f 	bl	8006004 <__smakebuf_r>
 8005f66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f6a:	f013 0201 	ands.w	r2, r3, #1
 8005f6e:	d00a      	beq.n	8005f86 <__swsetup_r+0x9a>
 8005f70:	2200      	movs	r2, #0
 8005f72:	60a2      	str	r2, [r4, #8]
 8005f74:	6962      	ldr	r2, [r4, #20]
 8005f76:	4252      	negs	r2, r2
 8005f78:	61a2      	str	r2, [r4, #24]
 8005f7a:	6922      	ldr	r2, [r4, #16]
 8005f7c:	b942      	cbnz	r2, 8005f90 <__swsetup_r+0xa4>
 8005f7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005f82:	d1c5      	bne.n	8005f10 <__swsetup_r+0x24>
 8005f84:	bd38      	pop	{r3, r4, r5, pc}
 8005f86:	0799      	lsls	r1, r3, #30
 8005f88:	bf58      	it	pl
 8005f8a:	6962      	ldrpl	r2, [r4, #20]
 8005f8c:	60a2      	str	r2, [r4, #8]
 8005f8e:	e7f4      	b.n	8005f7a <__swsetup_r+0x8e>
 8005f90:	2000      	movs	r0, #0
 8005f92:	e7f7      	b.n	8005f84 <__swsetup_r+0x98>
 8005f94:	2000001c 	.word	0x2000001c

08005f98 <_sbrk_r>:
 8005f98:	b538      	push	{r3, r4, r5, lr}
 8005f9a:	4d06      	ldr	r5, [pc, #24]	@ (8005fb4 <_sbrk_r+0x1c>)
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	4604      	mov	r4, r0
 8005fa0:	4608      	mov	r0, r1
 8005fa2:	602b      	str	r3, [r5, #0]
 8005fa4:	f7fa fe0e 	bl	8000bc4 <_sbrk>
 8005fa8:	1c43      	adds	r3, r0, #1
 8005faa:	d102      	bne.n	8005fb2 <_sbrk_r+0x1a>
 8005fac:	682b      	ldr	r3, [r5, #0]
 8005fae:	b103      	cbz	r3, 8005fb2 <_sbrk_r+0x1a>
 8005fb0:	6023      	str	r3, [r4, #0]
 8005fb2:	bd38      	pop	{r3, r4, r5, pc}
 8005fb4:	20004bb8 	.word	0x20004bb8

08005fb8 <__swhatbuf_r>:
 8005fb8:	b570      	push	{r4, r5, r6, lr}
 8005fba:	460c      	mov	r4, r1
 8005fbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fc0:	2900      	cmp	r1, #0
 8005fc2:	b096      	sub	sp, #88	@ 0x58
 8005fc4:	4615      	mov	r5, r2
 8005fc6:	461e      	mov	r6, r3
 8005fc8:	da0d      	bge.n	8005fe6 <__swhatbuf_r+0x2e>
 8005fca:	89a3      	ldrh	r3, [r4, #12]
 8005fcc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005fd0:	f04f 0100 	mov.w	r1, #0
 8005fd4:	bf14      	ite	ne
 8005fd6:	2340      	movne	r3, #64	@ 0x40
 8005fd8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005fdc:	2000      	movs	r0, #0
 8005fde:	6031      	str	r1, [r6, #0]
 8005fe0:	602b      	str	r3, [r5, #0]
 8005fe2:	b016      	add	sp, #88	@ 0x58
 8005fe4:	bd70      	pop	{r4, r5, r6, pc}
 8005fe6:	466a      	mov	r2, sp
 8005fe8:	f000 f848 	bl	800607c <_fstat_r>
 8005fec:	2800      	cmp	r0, #0
 8005fee:	dbec      	blt.n	8005fca <__swhatbuf_r+0x12>
 8005ff0:	9901      	ldr	r1, [sp, #4]
 8005ff2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005ff6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005ffa:	4259      	negs	r1, r3
 8005ffc:	4159      	adcs	r1, r3
 8005ffe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006002:	e7eb      	b.n	8005fdc <__swhatbuf_r+0x24>

08006004 <__smakebuf_r>:
 8006004:	898b      	ldrh	r3, [r1, #12]
 8006006:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006008:	079d      	lsls	r5, r3, #30
 800600a:	4606      	mov	r6, r0
 800600c:	460c      	mov	r4, r1
 800600e:	d507      	bpl.n	8006020 <__smakebuf_r+0x1c>
 8006010:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006014:	6023      	str	r3, [r4, #0]
 8006016:	6123      	str	r3, [r4, #16]
 8006018:	2301      	movs	r3, #1
 800601a:	6163      	str	r3, [r4, #20]
 800601c:	b003      	add	sp, #12
 800601e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006020:	ab01      	add	r3, sp, #4
 8006022:	466a      	mov	r2, sp
 8006024:	f7ff ffc8 	bl	8005fb8 <__swhatbuf_r>
 8006028:	9f00      	ldr	r7, [sp, #0]
 800602a:	4605      	mov	r5, r0
 800602c:	4639      	mov	r1, r7
 800602e:	4630      	mov	r0, r6
 8006030:	f7ff fb18 	bl	8005664 <_malloc_r>
 8006034:	b948      	cbnz	r0, 800604a <__smakebuf_r+0x46>
 8006036:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800603a:	059a      	lsls	r2, r3, #22
 800603c:	d4ee      	bmi.n	800601c <__smakebuf_r+0x18>
 800603e:	f023 0303 	bic.w	r3, r3, #3
 8006042:	f043 0302 	orr.w	r3, r3, #2
 8006046:	81a3      	strh	r3, [r4, #12]
 8006048:	e7e2      	b.n	8006010 <__smakebuf_r+0xc>
 800604a:	89a3      	ldrh	r3, [r4, #12]
 800604c:	6020      	str	r0, [r4, #0]
 800604e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006052:	81a3      	strh	r3, [r4, #12]
 8006054:	9b01      	ldr	r3, [sp, #4]
 8006056:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800605a:	b15b      	cbz	r3, 8006074 <__smakebuf_r+0x70>
 800605c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006060:	4630      	mov	r0, r6
 8006062:	f000 f81d 	bl	80060a0 <_isatty_r>
 8006066:	b128      	cbz	r0, 8006074 <__smakebuf_r+0x70>
 8006068:	89a3      	ldrh	r3, [r4, #12]
 800606a:	f023 0303 	bic.w	r3, r3, #3
 800606e:	f043 0301 	orr.w	r3, r3, #1
 8006072:	81a3      	strh	r3, [r4, #12]
 8006074:	89a3      	ldrh	r3, [r4, #12]
 8006076:	431d      	orrs	r5, r3
 8006078:	81a5      	strh	r5, [r4, #12]
 800607a:	e7cf      	b.n	800601c <__smakebuf_r+0x18>

0800607c <_fstat_r>:
 800607c:	b538      	push	{r3, r4, r5, lr}
 800607e:	4d07      	ldr	r5, [pc, #28]	@ (800609c <_fstat_r+0x20>)
 8006080:	2300      	movs	r3, #0
 8006082:	4604      	mov	r4, r0
 8006084:	4608      	mov	r0, r1
 8006086:	4611      	mov	r1, r2
 8006088:	602b      	str	r3, [r5, #0]
 800608a:	f7fa fd72 	bl	8000b72 <_fstat>
 800608e:	1c43      	adds	r3, r0, #1
 8006090:	d102      	bne.n	8006098 <_fstat_r+0x1c>
 8006092:	682b      	ldr	r3, [r5, #0]
 8006094:	b103      	cbz	r3, 8006098 <_fstat_r+0x1c>
 8006096:	6023      	str	r3, [r4, #0]
 8006098:	bd38      	pop	{r3, r4, r5, pc}
 800609a:	bf00      	nop
 800609c:	20004bb8 	.word	0x20004bb8

080060a0 <_isatty_r>:
 80060a0:	b538      	push	{r3, r4, r5, lr}
 80060a2:	4d06      	ldr	r5, [pc, #24]	@ (80060bc <_isatty_r+0x1c>)
 80060a4:	2300      	movs	r3, #0
 80060a6:	4604      	mov	r4, r0
 80060a8:	4608      	mov	r0, r1
 80060aa:	602b      	str	r3, [r5, #0]
 80060ac:	f7fa fd71 	bl	8000b92 <_isatty>
 80060b0:	1c43      	adds	r3, r0, #1
 80060b2:	d102      	bne.n	80060ba <_isatty_r+0x1a>
 80060b4:	682b      	ldr	r3, [r5, #0]
 80060b6:	b103      	cbz	r3, 80060ba <_isatty_r+0x1a>
 80060b8:	6023      	str	r3, [r4, #0]
 80060ba:	bd38      	pop	{r3, r4, r5, pc}
 80060bc:	20004bb8 	.word	0x20004bb8

080060c0 <_init>:
 80060c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060c2:	bf00      	nop
 80060c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060c6:	bc08      	pop	{r3}
 80060c8:	469e      	mov	lr, r3
 80060ca:	4770      	bx	lr

080060cc <_fini>:
 80060cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ce:	bf00      	nop
 80060d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060d2:	bc08      	pop	{r3}
 80060d4:	469e      	mov	lr, r3
 80060d6:	4770      	bx	lr
