###############################################################################
# Created by write_sdc
###############################################################################
current_design ibex_if_stage
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name core_clock -period 17.4000 [get_ports {clk_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {boot_addr_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {branch_target_ex_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_depc_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mepc_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_en_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_mask_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_mask_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_mask_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_en_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_seed_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {exc_cause[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {exc_cause[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {exc_cause[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {exc_cause[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {exc_cause[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {exc_cause[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {exc_pc_mux_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {exc_pc_mux_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {icache_enable_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {icache_inval_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {id_in_ready_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_err_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_gnt_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_pmp_err_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[10]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[11]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[12]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[13]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[14]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[15]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[16]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[17]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[18]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[19]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[20]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[21]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[22]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[23]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[24]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[25]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[26]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[27]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[28]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[29]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[30]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[31]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[3]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[4]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[5]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[6]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[7]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[8]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_i[9]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rvalid_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_valid_clear_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {nt_branch_mispredict_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_mux_i[0]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_mux_i[1]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_mux_i[2]}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_set_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_set_spec_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {req_i}]
set_input_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_ni}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {csr_mtvec_init_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {dummy_instr_id_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {if_busy_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {illegal_c_insn_id_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_addr_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_bp_taken_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_fetch_err_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_fetch_err_plus2_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_is_compressed_id_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_new_id_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_alu_id_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_id_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_id_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_id_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_id_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_id_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_id_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_id_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_id_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_id_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_id_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_id_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_id_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_id_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_id_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_id_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_c_id_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_rdata_id_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_req_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {instr_valid_id_o}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_id_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[0]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[10]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[11]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[12]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[13]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[14]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[15]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[16]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[17]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[18]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[19]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[1]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[20]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[21]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[22]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[23]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[24]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[25]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[26]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[27]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[28]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[29]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[2]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[30]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[31]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[3]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[4]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[5]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[6]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[7]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[8]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_if_o[9]}]
set_output_delay 3.4800 -clock [get_clocks {core_clock}] -add_delay [get_ports {pc_mismatch_alert_o}]
###############################################################################
# Environment
###############################################################################
###############################################################################
# Design Rules
###############################################################################
