Active-HDL 10.5.217.6767 2019-07-02 12:02:30

Elaboration top modules:
Architecture                  testeRAM(testeRAM)


--------------------------------------------------------------------------------------------
Entity   | Architecture | Library    | Info | Compiler Version        | Compilation Options
--------------------------------------------------------------------------------------------
testeRAM | testeRAM     | hierarquia |      | 10.5.217.6767 (Windows) | -O3
TB_RAM   | TB_RAM       | hierarquia |      | 10.5.217.6767 (Windows) | -O3
Ram      | Ram          | hierarquia |      | 10.5.217.6767 (Windows) | -O3
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
VHDL Package            | Library    | Info | Compiler Version        | Compilation Options
--------------------------------------------------------------------------------------------
standard                | std        |      |                         | <unavailable>
TEXTIO                  | std        |      |                         | <unavailable>
std_logic_1164          | ieee       |      |                         | <unavailable>
std_logic_arith         | ieee       |      |                         | <unavailable>
STD_LOGIC_SIGNED        | ieee       |      |                         | <unavailable>
STD_LOGIC_UNSIGNED      | ieee       |      |                         | <unavailable>
MATH_REAL               | ieee       |      |                         | <unavailable>
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
Library                 | Comment
--------------------------------------------------------------------------------------------
hierarquia              | None
ieee                    | Standard IEEE packages library
std                     | Standard VHDL library
--------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+testeRAM testeRAM testeRAM


The performance of simulation is reduced. Version Student Edition
