// Seed: 4119312344
module module_0 (
    input tri0 id_0,
    output wor id_1,
    output supply1 id_2,
    output tri id_3,
    output tri0 id_4,
    input wor id_5,
    output supply0 id_6,
    output tri0 id_7,
    output tri1 id_8,
    input supply0 id_9,
    output tri0 id_10,
    input wand id_11,
    input wire id_12,
    output wire id_13,
    output tri0 id_14
);
  assign id_7 = 1;
endmodule
module module_1 (
    output uwire id_0#(.id_3(1)),
    output wire  id_1
);
  assign id_1 = id_3;
  module_0(
      id_3, id_1, id_1, id_0, id_3, id_3, id_3, id_3, id_3, id_3, id_1, id_3, id_3, id_3, id_1
  );
endmodule
