// Seed: 3303866709
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  assign module_1.id_0 = 0;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = id_3;
  localparam id_9 = 1 > 1;
endmodule
module module_1 (
    input wor  id_0,
    input tri0 id_1
);
  reg id_3 = 1;
  parameter id_4 = 1;
  initial begin : LABEL_0
    cover (id_1);
    id_3 = {id_3, id_4, 1, -1, id_3, 1'b0 + 1, id_0, -1'b0};
  end
  parameter id_5 = 1'd0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5
  );
  assign id_3 = id_5;
endmodule
