<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file fipsybaseline_implementation_map.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu Jan 23 19:12:19 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o FipsyBaseline_Implementation.tw1 -gui -msgset C:/Users/enact/Projects/VGA/promote.xml FipsyBaseline_Implementation_map.ncd FipsyBaseline_Implementation.prf 
Design file:     fipsybaseline_implementation_map.ncd
Preference file: fipsybaseline_implementation.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY NET "INTERNAL_OSC" 133.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_1' Target='right'>FREQUENCY NET "PIN11_c" 24.937500 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   58.603MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_2' Target='right'>FREQUENCY 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  400.000MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY NET "INTERNAL_OSC" 133.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: FREQUENCY NET "PIN11_c" 24.937500 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 23.036ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/paddle_right_y_i0  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/ball_dx_i0  (to PIN11_c +)

   Delay:              16.782ns  (38.3% logic, 61.7% route), 11 logic levels.

 Constraint Details:

     16.782ns physical path delay vga_inst/SLICE_10 to vga_inst/SLICE_84 meets
     40.100ns delay constraint less
      0.282ns CE_SET requirement (totaling 39.818ns) by 23.036ns

 Physical Path Details:

      Data path vga_inst/SLICE_10 to vga_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_10.CLK to *t/SLICE_10.Q0 vga_inst/SLICE_10 (from PIN11_c)
ROUTE         4   e 1.234 *t/SLICE_10.Q0 to *t/SLICE_89.B1 vga_inst/paddle_right_y_0
C1TOFCO_DE  ---     0.889 *t/SLICE_89.B1 to */SLICE_89.FCO vga_inst/SLICE_89
ROUTE         1   e 0.001 */SLICE_89.FCO to */SLICE_88.FCI vga_inst/n1912
FCITOF0_DE  ---     0.585 */SLICE_88.FCI to *t/SLICE_88.F0 vga_inst/SLICE_88
ROUTE         2   e 1.234 *t/SLICE_88.F0 to *t/SLICE_40.B1 vga_inst/n477
C1TOFCO_DE  ---     0.889 *t/SLICE_40.B1 to */SLICE_40.FCO vga_inst/SLICE_40
ROUTE         1   e 0.001 */SLICE_40.FCO to */SLICE_39.FCI vga_inst/n1927
FCITOF1_DE  ---     0.643 */SLICE_39.FCI to *t/SLICE_39.F1 vga_inst/SLICE_39
ROUTE         1   e 1.234 *t/SLICE_39.F1 to */SLICE_186.A1 vga_inst/n310
CTOF_DEL    ---     0.495 */SLICE_186.A1 to */SLICE_186.F1 vga_inst/SLICE_186
ROUTE         1   e 0.480 */SLICE_186.F1 to */SLICE_186.A0 vga_inst/n5_adj_319
CTOF_DEL    ---     0.495 */SLICE_186.A0 to */SLICE_186.F0 vga_inst/SLICE_186
ROUTE         1   e 1.234 */SLICE_186.F0 to */SLICE_185.B0 vga_inst/n7_adj_317
CTOF_DEL    ---     0.495 */SLICE_185.B0 to */SLICE_185.F0 vga_inst/SLICE_185
ROUTE         1   e 1.234 */SLICE_185.F0 to */SLICE_182.A0 vga_inst/n1972
CTOF_DEL    ---     0.495 */SLICE_182.A0 to */SLICE_182.F0 vga_inst/SLICE_182
ROUTE         9   e 1.234 */SLICE_182.F0 to */SLICE_135.D1 vga_inst/n1565
CTOF_DEL    ---     0.495 */SLICE_135.D1 to */SLICE_135.F1 vga_inst/SLICE_135
ROUTE         2   e 1.234 */SLICE_135.F1 to */SLICE_172.D0 vga_inst/n2380
CTOF_DEL    ---     0.495 */SLICE_172.D0 to */SLICE_172.F0 vga_inst/SLICE_172
ROUTE         8   e 1.234 */SLICE_172.F0 to *t/SLICE_84.CE vga_inst/PIN11_c_enable_13 (to PIN11_c)
                  --------
                   16.782   (38.3% logic, 61.7% route), 11 logic levels.

Report:   58.603MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: FREQUENCY 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 17.500ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            vga_inst/SLICE_145

   Delay:               2.500ns -- based on Minimum Pulse Width

Report:  400.000MHz is the maximum frequency for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "INTERNAL_OSC" 133.000000 |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "PIN11_c" 24.937500 MHz ; |   24.938 MHz|   58.603 MHz|  11  
                                        |             |             |
FREQUENCY 50.000000 MHz ;               |   50.000 MHz|  400.000 MHz|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PIN11_c   Source: Clk_25MHz_inst/PLLInst_0.CLKOP   Loads: 66
   Covered under: FREQUENCY NET "PIN11_c" 24.937500 MHz ;

Clock Domain: INTERNAL_OSC   Source: OSCH_inst.OSC   Loads: 1
   No transfer within this clock domain is found


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 24023 paths, 2 nets, and 807 connections (69.69% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu Jan 23 19:12:19 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o FipsyBaseline_Implementation.tw1 -gui -msgset C:/Users/enact/Projects/VGA/promote.xml FipsyBaseline_Implementation_map.ncd FipsyBaseline_Implementation.prf 
Design file:     fipsybaseline_implementation_map.ncd
Preference file: fipsybaseline_implementation.prf
Device,speed:    LCMXO2-1200HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY NET "INTERNAL_OSC" 133.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_1' Target='right'>FREQUENCY NET "PIN11_c" 24.937500 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_2' Target='right'>FREQUENCY 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY NET "INTERNAL_OSC" 133.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_1_1"></A>Preference: FREQUENCY NET "PIN11_c" 24.937500 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/led_count_235__i21  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/led_count_235__i21  (to PIN11_c +)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay vga_inst/SLICE_22 to vga_inst/SLICE_22 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path vga_inst/SLICE_22 to vga_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 */SLICE_22.CLK to *t/SLICE_22.Q0 vga_inst/SLICE_22 (from PIN11_c)
ROUTE         1   e 0.199 *t/SLICE_22.Q0 to *t/SLICE_22.A0 vga_inst/n3
CTOF_DEL    ---     0.101 *t/SLICE_22.A0 to *t/SLICE_22.F0 vga_inst/SLICE_22
ROUTE         1   e 0.001 *t/SLICE_22.F0 to */SLICE_22.DI0 vga_inst/n104 (to PIN11_c)
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_2"></A>Preference: FREQUENCY 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "INTERNAL_OSC" 133.000000 |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "PIN11_c" 24.937500 MHz ; |     0.000 ns|     0.447 ns|   2  
                                        |             |             |
FREQUENCY 50.000000 MHz ;               |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PIN11_c   Source: Clk_25MHz_inst/PLLInst_0.CLKOP   Loads: 66
   Covered under: FREQUENCY NET "PIN11_c" 24.937500 MHz ;

Clock Domain: INTERNAL_OSC   Source: OSCH_inst.OSC   Loads: 1
   No transfer within this clock domain is found


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 24023 paths, 2 nets, and 844 connections (72.88% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
