5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd always10.vcd -o always10.cdd -v always10.v
3 0 $root $root NA 0 0 1
3 0 main main always10.v 1 29 1
2 1 6 110015 16 1 c 0 0 clock
2 2 6 9000f 0 2a 20000 0 0 1 2 2
2 3 6 90015 22 27 2100a 1 2 1 2 2
2 4 7 60006 3 1 c 0 0 a
2 5 7 20008 b 39 400e 4 0
2 6 8 90009 1 1 4 0 0 c
2 7 8 40004 0 1 400 0 0 b
2 8 8 40009 1 38 6006 6 7
2 9 24 8000c 1 3d 121002 0 0 1 2 2 $u1
1 clock 3 830005 1 0 0 0 1 1 1102
1 a 4 30005 1 0 0 0 1 1 1102
1 b 4 30008 1 0 0 0 1 1 2
1 c 4 3000b 1 0 0 0 1 1 2
4 8 3 3
4 5 8 3
4 3 5 0
4 9 0 0
3 1 main.$u0 main.$u0 always10.v 0 22 1
3 1 main.$u1 main.$u1 always10.v 0 27 1
2 10 25 9000c 1 0 20004 0 0 1 4 0
2 11 25 10005 0 1 400 0 0 clock
2 12 25 1000c 1 37 11006 10 11
2 13 26 b000b 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 14 26 9000c 2b 2c 22000a 13 0 32 2 aa aa aa aa aa aa aa aa
2 15 26 17001b 15 1 1c 0 0 clock
2 16 26 160016 15 1b 2002c 15 0 1 2 1102
2 17 26 e0012 0 1 400 0 0 clock
2 18 26 e001b 15 37 602e 16 17
4 18 14 14
4 14 18 0
4 12 14 14
