INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab7/lab7_1_4/lab7_1_4.srcs/sources_1/new/bcd_to_gray_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_gray_code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab7/lab7_1_4/lab7_1_4.srcs/sim_1/new/bcd_to_gray_code_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_gray_code_tb
