// Seed: 832367892
module module_0 #(
    parameter id_1 = 32'd19
);
  logic [1 : -1] _id_1;
  assign module_2.id_1 = 0;
  logic id_2 = 1'h0;
  logic [~  id_1 : id_1] id_3;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1
    , id_10,
    input uwire id_2,
    input tri1 id_3,
    output wand id_4
    , id_11,
    input supply1 id_5,
    input uwire id_6,
    output supply1 id_7,
    output wand id_8
);
  wire id_12;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor id_0,
    output supply0 id_1,
    output uwire id_2,
    output wand id_3,
    output logic id_4,
    input supply1 id_5,
    input uwire id_6
);
  always @* begin : LABEL_0
    id_4 <= -1;
  end
  module_0 modCall_1 ();
endmodule
