
*** Running vivado
    with args -log lab1_extra_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source lab1_extra_wrapper.tcl -notrace


****** Vivado v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source lab1_extra_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3.1/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/esdc/lab1_extra/lab1_extra.srcs/sources_1/bd/lab1_extra/ip/lab1_extra_processing_system7_0_0/lab1_extra_processing_system7_0_0.xdc] for cell 'lab1_extra_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/esdc/lab1_extra/lab1_extra.srcs/sources_1/bd/lab1_extra/ip/lab1_extra_processing_system7_0_0/lab1_extra_processing_system7_0_0.xdc] for cell 'lab1_extra_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/esdc/lab1_extra/lab1_extra.srcs/sources_1/bd/lab1_extra/ip/lab1_extra_axi_gpio_0_0/lab1_extra_axi_gpio_0_0_board.xdc] for cell 'lab1_extra_i/buttons/U0'
Finished Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/esdc/lab1_extra/lab1_extra.srcs/sources_1/bd/lab1_extra/ip/lab1_extra_axi_gpio_0_0/lab1_extra_axi_gpio_0_0_board.xdc] for cell 'lab1_extra_i/buttons/U0'
Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/esdc/lab1_extra/lab1_extra.srcs/sources_1/bd/lab1_extra/ip/lab1_extra_axi_gpio_0_0/lab1_extra_axi_gpio_0_0.xdc] for cell 'lab1_extra_i/buttons/U0'
Finished Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/esdc/lab1_extra/lab1_extra.srcs/sources_1/bd/lab1_extra/ip/lab1_extra_axi_gpio_0_0/lab1_extra_axi_gpio_0_0.xdc] for cell 'lab1_extra_i/buttons/U0'
Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/esdc/lab1_extra/lab1_extra.srcs/sources_1/bd/lab1_extra/ip/lab1_extra_axi_gpio_0_1/lab1_extra_axi_gpio_0_1_board.xdc] for cell 'lab1_extra_i/leds/U0'
Finished Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/esdc/lab1_extra/lab1_extra.srcs/sources_1/bd/lab1_extra/ip/lab1_extra_axi_gpio_0_1/lab1_extra_axi_gpio_0_1_board.xdc] for cell 'lab1_extra_i/leds/U0'
Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/esdc/lab1_extra/lab1_extra.srcs/sources_1/bd/lab1_extra/ip/lab1_extra_axi_gpio_0_1/lab1_extra_axi_gpio_0_1.xdc] for cell 'lab1_extra_i/leds/U0'
Finished Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/esdc/lab1_extra/lab1_extra.srcs/sources_1/bd/lab1_extra/ip/lab1_extra_axi_gpio_0_1/lab1_extra_axi_gpio_0_1.xdc] for cell 'lab1_extra_i/leds/U0'
Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/esdc/lab1_extra/lab1_extra.srcs/sources_1/bd/lab1_extra/ip/lab1_extra_rst_processing_system7_0_100M_0/lab1_extra_rst_processing_system7_0_100M_0_board.xdc] for cell 'lab1_extra_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/esdc/lab1_extra/lab1_extra.srcs/sources_1/bd/lab1_extra/ip/lab1_extra_rst_processing_system7_0_100M_0/lab1_extra_rst_processing_system7_0_100M_0_board.xdc] for cell 'lab1_extra_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/esdc/lab1_extra/lab1_extra.srcs/sources_1/bd/lab1_extra/ip/lab1_extra_rst_processing_system7_0_100M_0/lab1_extra_rst_processing_system7_0_100M_0.xdc] for cell 'lab1_extra_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/erick.medina/Documents/ESDC/esdc/lab1_extra/lab1_extra.srcs/sources_1/bd/lab1_extra/ip/lab1_extra_rst_processing_system7_0_100M_0/lab1_extra_rst_processing_system7_0_100M_0.xdc] for cell 'lab1_extra_i/rst_processing_system7_0_100M'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 467.305 ; gain = 277.605
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 470.770 ; gain = 0.258
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 133569e96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 925.973 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 185 cells.
Phase 2 Constant Propagation | Checksum: 106ab42e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.467 . Memory (MB): peak = 925.973 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 236 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 207 unconnected cells.
Phase 3 Sweep | Checksum: 1113f2838

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 925.973 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1113f2838

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 925.973 ; gain = 0.000
Implement Debug Cores | Checksum: 13f3b4932
Logic Optimization | Checksum: 13f3b4932

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 18 newly gated: 12 Total Ports: 24
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: cce88366

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 941.508 ; gain = 0.000
Ending Power Optimization Task | Checksum: cce88366

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 941.508 ; gain = 15.535
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 941.508 ; gain = 474.203
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 941.508 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/erick.medina/Documents/ESDC/esdc/lab1_extra/lab1_extra.runs/impl_1/lab1_extra_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 8d5a9711

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 941.508 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 941.508 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 941.508 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 1396316f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 941.508 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (7) is greater than number of available sites (0).
The following Groups of I/O terminals have not sufficient capacity: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 0 sites available on device, but needs 7 sites.
	Term: btn[0]
	Term: btn[1]
	Term: btn[3]
	Term: sw[0]
	Term: sw[1]
	Term: sw[2]
	Term: sw[3]


ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (22) is greater than number of available sites (0).
The following Groups of I/O terminals have not sufficient capacity: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 0 sites available on device, but needs 7 sites.
	Term: btn[0]
	Term: btn[1]
	Term: btn[3]
	Term: sw[0]
	Term: sw[1]
	Term: sw[2]
	Term: sw[3]


 IO Group: 1 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 0 sites available on device, but needs 22 sites.
	Term: vga_g[0]
	Term: vga_g[1]
	Term: vga_g[2]
	Term: vga_g[3]
	Term: vga_g[4]
	Term: vga_g[5]
	Term: vga_b[0]
	Term: vga_b[1]
	Term: vga_b[2]
	Term: vga_b[3]
	Term: vga_b[4]
	Term: vga_r[0]
	Term: vga_r[1]
	Term: vga_r[2]
	Term: vga_r[3]
	Term: vga_r[4]
	Term: led[0]
	Term: led[1]
	Term: led[2]
	Term: led[3]
	Term: vga_hs
	Term: vga_vs


ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 13 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    50 |     4 | LVCMOS33(4)                                                            |                                          |        |  +3.30 |    YES |     |
| 35 |    50 |     4 | LVCMOS33(4)                                                            |                                          |        |  +3.30 |    YES |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   100 |     8 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 34     | btns_4bits_tri_i[0]  | LVCMOS33        | IOB_X0Y9             | R18                  |                      |
|        | btns_4bits_tri_i[1]  | LVCMOS33        | IOB_X0Y1             | P16                  |                      |
|        | btns_4bits_tri_i[2]  | LVCMOS33        | IOB_X0Y14            | V16                  |                      |
|        | btns_4bits_tri_i[3]  | LVCMOS33        | IOB_X0Y36            | Y16                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 35     | tns_4bits_0_tri_o[0] | LVCMOS33        | IOB_X0Y54            | M14                  |                      |
|        | tns_4bits_0_tri_o[1] | LVCMOS33        | IOB_X0Y53            | M15                  |                      |
|        | tns_4bits_0_tri_o[2] | LVCMOS33        | IOB_X0Y99            | G14                  |                      |
|        | tns_4bits_0_tri_o[3] | LVCMOS33        | IOB_X0Y93            | D18                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 1396316f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 951.902 ; gain = 10.395
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10852ec95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 951.902 ; gain = 10.395
Phase 2.1 Placer Initialization Core | Checksum: 10852ec95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 951.902 ; gain = 10.395
Phase 2 Placer Initialization | Checksum: 10852ec95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 951.902 ; gain = 10.395
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 10852ec95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 951.902 ; gain = 10.395
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances

    while executing
"place_design "
INFO: [Common 17-206] Exiting Vivado at Wed Oct 31 14:17:52 2018...
