
STM32F103andBMI160andBMM150.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000055c8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a8  080056d8  080056d8  000156d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005980  08005980  00015980  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005984  08005984  00015984  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000074  20000000  08005988  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000d8  20000074  080059fc  00020074  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  2000014c  080059fc  0002014c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  9 .debug_info   00004086  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000d58  00000000  00000000  00024123  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000148  00000000  00000000  00024e80  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000189a  00000000  00000000  00024fc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00001035  00000000  00000000  00026862  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .comment      0000007c  00000000  00000000  00027897  2**0
                  CONTENTS, READONLY
 15 .debug_frame  00001148  00000000  00000000  00027914  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000020  00000000  00000000  00028a60  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	080056bc 	.word	0x080056bc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	080056bc 	.word	0x080056bc

08000150 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000150:	b480      	push	{r7}
 8000152:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000154:	4a15      	ldr	r2, [pc, #84]	; (80001ac <SystemInit+0x5c>)
 8000156:	4b15      	ldr	r3, [pc, #84]	; (80001ac <SystemInit+0x5c>)
 8000158:	681b      	ldr	r3, [r3, #0]
 800015a:	f043 0301 	orr.w	r3, r3, #1
 800015e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000160:	4912      	ldr	r1, [pc, #72]	; (80001ac <SystemInit+0x5c>)
 8000162:	4b12      	ldr	r3, [pc, #72]	; (80001ac <SystemInit+0x5c>)
 8000164:	685a      	ldr	r2, [r3, #4]
 8000166:	4b12      	ldr	r3, [pc, #72]	; (80001b0 <SystemInit+0x60>)
 8000168:	4013      	ands	r3, r2
 800016a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800016c:	4a0f      	ldr	r2, [pc, #60]	; (80001ac <SystemInit+0x5c>)
 800016e:	4b0f      	ldr	r3, [pc, #60]	; (80001ac <SystemInit+0x5c>)
 8000170:	681b      	ldr	r3, [r3, #0]
 8000172:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000176:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800017a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800017c:	4a0b      	ldr	r2, [pc, #44]	; (80001ac <SystemInit+0x5c>)
 800017e:	4b0b      	ldr	r3, [pc, #44]	; (80001ac <SystemInit+0x5c>)
 8000180:	681b      	ldr	r3, [r3, #0]
 8000182:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000186:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000188:	4a08      	ldr	r2, [pc, #32]	; (80001ac <SystemInit+0x5c>)
 800018a:	4b08      	ldr	r3, [pc, #32]	; (80001ac <SystemInit+0x5c>)
 800018c:	685b      	ldr	r3, [r3, #4]
 800018e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000192:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000194:	4b05      	ldr	r3, [pc, #20]	; (80001ac <SystemInit+0x5c>)
 8000196:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800019a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800019c:	4b05      	ldr	r3, [pc, #20]	; (80001b4 <SystemInit+0x64>)
 800019e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80001a2:	609a      	str	r2, [r3, #8]
#endif 
}
 80001a4:	bf00      	nop
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bc80      	pop	{r7}
 80001aa:	4770      	bx	lr
 80001ac:	40021000 	.word	0x40021000
 80001b0:	f8ff0000 	.word	0xf8ff0000
 80001b4:	e000ed00 	.word	0xe000ed00

080001b8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80001b8:	b480      	push	{r7}
 80001ba:	b085      	sub	sp, #20
 80001bc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0U, pllmull = 0U, pllsource = 0U;
 80001be:	2300      	movs	r3, #0
 80001c0:	60fb      	str	r3, [r7, #12]
 80001c2:	2300      	movs	r3, #0
 80001c4:	60bb      	str	r3, [r7, #8]
 80001c6:	2300      	movs	r3, #0
 80001c8:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0U;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80001ca:	4b2c      	ldr	r3, [pc, #176]	; (800027c <SystemCoreClockUpdate+0xc4>)
 80001cc:	685b      	ldr	r3, [r3, #4]
 80001ce:	f003 030c 	and.w	r3, r3, #12
 80001d2:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 80001d4:	68fb      	ldr	r3, [r7, #12]
 80001d6:	2b04      	cmp	r3, #4
 80001d8:	d007      	beq.n	80001ea <SystemCoreClockUpdate+0x32>
 80001da:	2b08      	cmp	r3, #8
 80001dc:	d009      	beq.n	80001f2 <SystemCoreClockUpdate+0x3a>
 80001de:	2b00      	cmp	r3, #0
 80001e0:	d133      	bne.n	800024a <SystemCoreClockUpdate+0x92>
  {
    case 0x00U:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80001e2:	4b27      	ldr	r3, [pc, #156]	; (8000280 <SystemCoreClockUpdate+0xc8>)
 80001e4:	4a27      	ldr	r2, [pc, #156]	; (8000284 <SystemCoreClockUpdate+0xcc>)
 80001e6:	601a      	str	r2, [r3, #0]
      break;
 80001e8:	e033      	b.n	8000252 <SystemCoreClockUpdate+0x9a>
    case 0x04U:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80001ea:	4b25      	ldr	r3, [pc, #148]	; (8000280 <SystemCoreClockUpdate+0xc8>)
 80001ec:	4a25      	ldr	r2, [pc, #148]	; (8000284 <SystemCoreClockUpdate+0xcc>)
 80001ee:	601a      	str	r2, [r3, #0]
      break;
 80001f0:	e02f      	b.n	8000252 <SystemCoreClockUpdate+0x9a>
    case 0x08U:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80001f2:	4b22      	ldr	r3, [pc, #136]	; (800027c <SystemCoreClockUpdate+0xc4>)
 80001f4:	685b      	ldr	r3, [r3, #4]
 80001f6:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80001fa:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80001fc:	4b1f      	ldr	r3, [pc, #124]	; (800027c <SystemCoreClockUpdate+0xc4>)
 80001fe:	685b      	ldr	r3, [r3, #4]
 8000200:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000204:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18U) + 2U;
 8000206:	68bb      	ldr	r3, [r7, #8]
 8000208:	0c9b      	lsrs	r3, r3, #18
 800020a:	3302      	adds	r3, #2
 800020c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00U)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	2b00      	cmp	r3, #0
 8000212:	d106      	bne.n	8000222 <SystemCoreClockUpdate+0x6a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 8000214:	68bb      	ldr	r3, [r7, #8]
 8000216:	4a1c      	ldr	r2, [pc, #112]	; (8000288 <SystemCoreClockUpdate+0xd0>)
 8000218:	fb02 f303 	mul.w	r3, r2, r3
 800021c:	4a18      	ldr	r2, [pc, #96]	; (8000280 <SystemCoreClockUpdate+0xc8>)
 800021e:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8000220:	e017      	b.n	8000252 <SystemCoreClockUpdate+0x9a>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8000222:	4b16      	ldr	r3, [pc, #88]	; (800027c <SystemCoreClockUpdate+0xc4>)
 8000224:	685b      	ldr	r3, [r3, #4]
 8000226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800022a:	2b00      	cmp	r3, #0
 800022c:	d006      	beq.n	800023c <SystemCoreClockUpdate+0x84>
          SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
 800022e:	68bb      	ldr	r3, [r7, #8]
 8000230:	4a15      	ldr	r2, [pc, #84]	; (8000288 <SystemCoreClockUpdate+0xd0>)
 8000232:	fb02 f303 	mul.w	r3, r2, r3
 8000236:	4a12      	ldr	r2, [pc, #72]	; (8000280 <SystemCoreClockUpdate+0xc8>)
 8000238:	6013      	str	r3, [r2, #0]
      break;
 800023a:	e00a      	b.n	8000252 <SystemCoreClockUpdate+0x9a>
          SystemCoreClock = HSE_VALUE * pllmull;
 800023c:	68bb      	ldr	r3, [r7, #8]
 800023e:	4a11      	ldr	r2, [pc, #68]	; (8000284 <SystemCoreClockUpdate+0xcc>)
 8000240:	fb02 f303 	mul.w	r3, r2, r3
 8000244:	4a0e      	ldr	r2, [pc, #56]	; (8000280 <SystemCoreClockUpdate+0xc8>)
 8000246:	6013      	str	r3, [r2, #0]
      break;
 8000248:	e003      	b.n	8000252 <SystemCoreClockUpdate+0x9a>

    default:
      SystemCoreClock = HSI_VALUE;
 800024a:	4b0d      	ldr	r3, [pc, #52]	; (8000280 <SystemCoreClockUpdate+0xc8>)
 800024c:	4a0d      	ldr	r2, [pc, #52]	; (8000284 <SystemCoreClockUpdate+0xcc>)
 800024e:	601a      	str	r2, [r3, #0]
      break;
 8000250:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8000252:	4b0a      	ldr	r3, [pc, #40]	; (800027c <SystemCoreClockUpdate+0xc4>)
 8000254:	685b      	ldr	r3, [r3, #4]
 8000256:	091b      	lsrs	r3, r3, #4
 8000258:	f003 030f 	and.w	r3, r3, #15
 800025c:	4a0b      	ldr	r2, [pc, #44]	; (800028c <SystemCoreClockUpdate+0xd4>)
 800025e:	5cd3      	ldrb	r3, [r2, r3]
 8000260:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8000262:	4b07      	ldr	r3, [pc, #28]	; (8000280 <SystemCoreClockUpdate+0xc8>)
 8000264:	681a      	ldr	r2, [r3, #0]
 8000266:	68fb      	ldr	r3, [r7, #12]
 8000268:	fa22 f303 	lsr.w	r3, r2, r3
 800026c:	4a04      	ldr	r2, [pc, #16]	; (8000280 <SystemCoreClockUpdate+0xc8>)
 800026e:	6013      	str	r3, [r2, #0]
}
 8000270:	bf00      	nop
 8000272:	3714      	adds	r7, #20
 8000274:	46bd      	mov	sp, r7
 8000276:	bc80      	pop	{r7}
 8000278:	4770      	bx	lr
 800027a:	bf00      	nop
 800027c:	40021000 	.word	0x40021000
 8000280:	20000004 	.word	0x20000004
 8000284:	007a1200 	.word	0x007a1200
 8000288:	003d0900 	.word	0x003d0900
 800028c:	080056d8 	.word	0x080056d8

08000290 <BMI160_Init>:
#define 	 CS_HIGH 	GPIOA->BSRR = GPIO_BSRR_BS4


/******************************************************Defines*************************************************/
void BMI160_Init(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0

	BMI160_Read8(0x7F);
 8000294:	207f      	movs	r0, #127	; 0x7f
 8000296:	f000 faeb 	bl	8000870 <BMI160_Read8>
	Sdelay(1);
 800029a:	2001      	movs	r0, #1
 800029c:	f000 fcf1 	bl	8000c82 <Sdelay>
	BMI160_Write8(BMI160_CMD, BMI160_CMD_SOFT_RESET);
 80002a0:	21b6      	movs	r1, #182	; 0xb6
 80002a2:	207e      	movs	r0, #126	; 0x7e
 80002a4:	f000 fb9e 	bl	80009e4 <BMI160_Write8>
	Sdelay(1);
 80002a8:	2001      	movs	r0, #1
 80002aa:	f000 fcea 	bl	8000c82 <Sdelay>

	BMI160_Write8(BMI160_CMD, BMI160_CMD_ACC_SET_PMU_MODE_NORMAL);
 80002ae:	2111      	movs	r1, #17
 80002b0:	207e      	movs	r0, #126	; 0x7e
 80002b2:	f000 fb97 	bl	80009e4 <BMI160_Write8>
	Sdelay(20);
 80002b6:	2014      	movs	r0, #20
 80002b8:	f000 fce3 	bl	8000c82 <Sdelay>
	BMI160_Write8(BMI160_CMD, BMI160_CMD_ACC_SET_PMU_MODE_NORMAL);
 80002bc:	2111      	movs	r1, #17
 80002be:	207e      	movs	r0, #126	; 0x7e
 80002c0:	f000 fb90 	bl	80009e4 <BMI160_Write8>
	Sdelay(20);
 80002c4:	2014      	movs	r0, #20
 80002c6:	f000 fcdc 	bl	8000c82 <Sdelay>

	BMI160_Write8(BMI160_CMD, BMI160_CMD_GYRO_SET_PMU_MODE_NORMAL);
 80002ca:	2115      	movs	r1, #21
 80002cc:	207e      	movs	r0, #126	; 0x7e
 80002ce:	f000 fb89 	bl	80009e4 <BMI160_Write8>
	Sdelay(20);
 80002d2:	2014      	movs	r0, #20
 80002d4:	f000 fcd5 	bl	8000c82 <Sdelay>


	BMI160_Write8(BMI160_ACC_RANGE, BMI160_ACC_RANGE_ACC_RANGE_2G);
 80002d8:	2103      	movs	r1, #3
 80002da:	2041      	movs	r0, #65	; 0x41
 80002dc:	f000 fb82 	bl	80009e4 <BMI160_Write8>
	Sdelay(10);
 80002e0:	200a      	movs	r0, #10
 80002e2:	f000 fcce 	bl	8000c82 <Sdelay>
	BMI160_Write8(BMI160_ACC_CONF, 0x9);
 80002e6:	2109      	movs	r1, #9
 80002e8:	2040      	movs	r0, #64	; 0x40
 80002ea:	f000 fb7b 	bl	80009e4 <BMI160_Write8>
	Sdelay(10);
 80002ee:	200a      	movs	r0, #10
 80002f0:	f000 fcc7 	bl	8000c82 <Sdelay>
	BMI160_Write8(BMI160_GYR_RANGE, BMI160_GYR_RANGE_GYR_RANGE_500);
 80002f4:	2102      	movs	r1, #2
 80002f6:	2043      	movs	r0, #67	; 0x43
 80002f8:	f000 fb74 	bl	80009e4 <BMI160_Write8>
	Sdelay(10);
 80002fc:	200a      	movs	r0, #10
 80002fe:	f000 fcc0 	bl	8000c82 <Sdelay>

	BMI160_Acc_Offset (&AccXoff, &AccYoff, &AccZoff);
 8000302:	4a06      	ldr	r2, [pc, #24]	; (800031c <BMI160_Init+0x8c>)
 8000304:	4906      	ldr	r1, [pc, #24]	; (8000320 <BMI160_Init+0x90>)
 8000306:	4807      	ldr	r0, [pc, #28]	; (8000324 <BMI160_Init+0x94>)
 8000308:	f000 fa3e 	bl	8000788 <BMI160_Acc_Offset>
	BMI160_Gyro_Offset(&GyrXoff, &GyrYoff, &GyrZoff);
 800030c:	4a06      	ldr	r2, [pc, #24]	; (8000328 <BMI160_Init+0x98>)
 800030e:	4907      	ldr	r1, [pc, #28]	; (800032c <BMI160_Init+0x9c>)
 8000310:	4807      	ldr	r0, [pc, #28]	; (8000330 <BMI160_Init+0xa0>)
 8000312:	f000 fa58 	bl	80007c6 <BMI160_Gyro_Offset>

}
 8000316:	bf00      	nop
 8000318:	bd80      	pop	{r7, pc}
 800031a:	bf00      	nop
 800031c:	200000ba 	.word	0x200000ba
 8000320:	200000b9 	.word	0x200000b9
 8000324:	200000b8 	.word	0x200000b8
 8000328:	200000e0 	.word	0x200000e0
 800032c:	200000de 	.word	0x200000de
 8000330:	200000dc 	.word	0x200000dc

08000334 <BMI160_SelfTest>:

void BMI160_SelfTest(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	af00      	add	r7, sp, #0
	BMI160_Read8(0x7F);
 8000338:	207f      	movs	r0, #127	; 0x7f
 800033a:	f000 fa99 	bl	8000870 <BMI160_Read8>
	Sdelay(1);
 800033e:	2001      	movs	r0, #1
 8000340:	f000 fc9f 	bl	8000c82 <Sdelay>
	BMI160_Write8(BMI160_CMD, BMI160_CMD_SOFT_RESET);
 8000344:	21b6      	movs	r1, #182	; 0xb6
 8000346:	207e      	movs	r0, #126	; 0x7e
 8000348:	f000 fb4c 	bl	80009e4 <BMI160_Write8>
	Sdelay(1);
 800034c:	2001      	movs	r0, #1
 800034e:	f000 fc98 	bl	8000c82 <Sdelay>

	BMI160_Write8(BMI160_CMD, BMI160_CMD_ACC_SET_PMU_MODE_NORMAL);
 8000352:	2111      	movs	r1, #17
 8000354:	207e      	movs	r0, #126	; 0x7e
 8000356:	f000 fb45 	bl	80009e4 <BMI160_Write8>
	Sdelay(20);
 800035a:	2014      	movs	r0, #20
 800035c:	f000 fc91 	bl	8000c82 <Sdelay>
	BMI160_Write8(BMI160_CMD, BMI160_CMD_ACC_SET_PMU_MODE_NORMAL);
 8000360:	2111      	movs	r1, #17
 8000362:	207e      	movs	r0, #126	; 0x7e
 8000364:	f000 fb3e 	bl	80009e4 <BMI160_Write8>
	Sdelay(20);
 8000368:	2014      	movs	r0, #20
 800036a:	f000 fc8a 	bl	8000c82 <Sdelay>

	BMI160_Write8(BMI160_CMD, BMI160_CMD_GYRO_SET_PMU_MODE_NORMAL);
 800036e:	2115      	movs	r1, #21
 8000370:	207e      	movs	r0, #126	; 0x7e
 8000372:	f000 fb37 	bl	80009e4 <BMI160_Write8>
	Sdelay(20);
 8000376:	2014      	movs	r0, #20
 8000378:	f000 fc83 	bl	8000c82 <Sdelay>

	BMI160_Write8(BMI160_ACC_RANGE, BMI160_ACC_RANGE_ACC_RANGE_8G);
 800037c:	2108      	movs	r1, #8
 800037e:	2041      	movs	r0, #65	; 0x41
 8000380:	f000 fb30 	bl	80009e4 <BMI160_Write8>
	Sdelay(10);
 8000384:	200a      	movs	r0, #10
 8000386:	f000 fc7c 	bl	8000c82 <Sdelay>

	BMI160_Write8(BMI160_ACC_CONF, 0x2C);
 800038a:	212c      	movs	r1, #44	; 0x2c
 800038c:	2040      	movs	r0, #64	; 0x40
 800038e:	f000 fb29 	bl	80009e4 <BMI160_Write8>

}
 8000392:	bf00      	nop
 8000394:	bd80      	pop	{r7, pc}

08000396 <BMI160_Acc_Raw>:
void BMI160_Acc_Raw(int16_t* Xraw, int16_t* Yraw, int16_t* Zraw)
{
 8000396:	b590      	push	{r4, r7, lr}
 8000398:	b085      	sub	sp, #20
 800039a:	af00      	add	r7, sp, #0
 800039c:	60f8      	str	r0, [r7, #12]
 800039e:	60b9      	str	r1, [r7, #8]
 80003a0:	607a      	str	r2, [r7, #4]

	*Xraw = ((((int16_t)BMI160_Read8(BMI160_DATA_ACC_X_MSB) << 8) | (BMI160_Read8(BMI160_DATA_ACC_X_LSB))) + (int16_t)(64 * AccXoff)); // 0.0039g * 16384(for 2g) = 63.89
 80003a2:	2013      	movs	r0, #19
 80003a4:	f000 fa64 	bl	8000870 <BMI160_Read8>
 80003a8:	4603      	mov	r3, r0
 80003aa:	021b      	lsls	r3, r3, #8
 80003ac:	b21c      	sxth	r4, r3
 80003ae:	2012      	movs	r0, #18
 80003b0:	f000 fa5e 	bl	8000870 <BMI160_Read8>
 80003b4:	4603      	mov	r3, r0
 80003b6:	b21b      	sxth	r3, r3
 80003b8:	4323      	orrs	r3, r4
 80003ba:	b21b      	sxth	r3, r3
 80003bc:	b29a      	uxth	r2, r3
 80003be:	4b20      	ldr	r3, [pc, #128]	; (8000440 <BMI160_Acc_Raw+0xaa>)
 80003c0:	f993 3000 	ldrsb.w	r3, [r3]
 80003c4:	b29b      	uxth	r3, r3
 80003c6:	019b      	lsls	r3, r3, #6
 80003c8:	b29b      	uxth	r3, r3
 80003ca:	4413      	add	r3, r2
 80003cc:	b29b      	uxth	r3, r3
 80003ce:	b21a      	sxth	r2, r3
 80003d0:	68fb      	ldr	r3, [r7, #12]
 80003d2:	801a      	strh	r2, [r3, #0]
	*Yraw = ((((int16_t)BMI160_Read8(BMI160_DATA_ACC_Y_MSB) << 8) | (BMI160_Read8(BMI160_DATA_ACC_Y_LSB))) + (int16_t)(64 * AccYoff));
 80003d4:	2015      	movs	r0, #21
 80003d6:	f000 fa4b 	bl	8000870 <BMI160_Read8>
 80003da:	4603      	mov	r3, r0
 80003dc:	021b      	lsls	r3, r3, #8
 80003de:	b21c      	sxth	r4, r3
 80003e0:	2014      	movs	r0, #20
 80003e2:	f000 fa45 	bl	8000870 <BMI160_Read8>
 80003e6:	4603      	mov	r3, r0
 80003e8:	b21b      	sxth	r3, r3
 80003ea:	4323      	orrs	r3, r4
 80003ec:	b21b      	sxth	r3, r3
 80003ee:	b29a      	uxth	r2, r3
 80003f0:	4b14      	ldr	r3, [pc, #80]	; (8000444 <BMI160_Acc_Raw+0xae>)
 80003f2:	f993 3000 	ldrsb.w	r3, [r3]
 80003f6:	b29b      	uxth	r3, r3
 80003f8:	019b      	lsls	r3, r3, #6
 80003fa:	b29b      	uxth	r3, r3
 80003fc:	4413      	add	r3, r2
 80003fe:	b29b      	uxth	r3, r3
 8000400:	b21a      	sxth	r2, r3
 8000402:	68bb      	ldr	r3, [r7, #8]
 8000404:	801a      	strh	r2, [r3, #0]
	*Zraw = ((((int16_t)BMI160_Read8(BMI160_DATA_ACC_Z_MSB) << 8) | (BMI160_Read8(BMI160_DATA_ACC_Z_LSB))) + (int16_t)(64 * AccZoff));
 8000406:	2017      	movs	r0, #23
 8000408:	f000 fa32 	bl	8000870 <BMI160_Read8>
 800040c:	4603      	mov	r3, r0
 800040e:	021b      	lsls	r3, r3, #8
 8000410:	b21c      	sxth	r4, r3
 8000412:	2016      	movs	r0, #22
 8000414:	f000 fa2c 	bl	8000870 <BMI160_Read8>
 8000418:	4603      	mov	r3, r0
 800041a:	b21b      	sxth	r3, r3
 800041c:	4323      	orrs	r3, r4
 800041e:	b21b      	sxth	r3, r3
 8000420:	b29a      	uxth	r2, r3
 8000422:	4b09      	ldr	r3, [pc, #36]	; (8000448 <BMI160_Acc_Raw+0xb2>)
 8000424:	f993 3000 	ldrsb.w	r3, [r3]
 8000428:	b29b      	uxth	r3, r3
 800042a:	019b      	lsls	r3, r3, #6
 800042c:	b29b      	uxth	r3, r3
 800042e:	4413      	add	r3, r2
 8000430:	b29b      	uxth	r3, r3
 8000432:	b21a      	sxth	r2, r3
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	801a      	strh	r2, [r3, #0]

}
 8000438:	bf00      	nop
 800043a:	3714      	adds	r7, #20
 800043c:	46bd      	mov	sp, r7
 800043e:	bd90      	pop	{r4, r7, pc}
 8000440:	200000b8 	.word	0x200000b8
 8000444:	200000b9 	.word	0x200000b9
 8000448:	200000ba 	.word	0x200000ba

0800044c <BMI160_Gyr_Raw>:

void BMI160_Gyr_Raw(int16_t* Xraw, int16_t* Yraw, int16_t* Zraw)
{
 800044c:	b590      	push	{r4, r7, lr}
 800044e:	b085      	sub	sp, #20
 8000450:	af00      	add	r7, sp, #0
 8000452:	60f8      	str	r0, [r7, #12]
 8000454:	60b9      	str	r1, [r7, #8]
 8000456:	607a      	str	r2, [r7, #4]

	*Xraw = ((((int16_t)BMI160_Read8(BMI160_DATA_GYRO_X_MSB) << 8) | (BMI160_Read8(BMI160_DATA_GYRO_X_LSB))));
 8000458:	200d      	movs	r0, #13
 800045a:	f000 fa09 	bl	8000870 <BMI160_Read8>
 800045e:	4603      	mov	r3, r0
 8000460:	021b      	lsls	r3, r3, #8
 8000462:	b21c      	sxth	r4, r3
 8000464:	200c      	movs	r0, #12
 8000466:	f000 fa03 	bl	8000870 <BMI160_Read8>
 800046a:	4603      	mov	r3, r0
 800046c:	b21b      	sxth	r3, r3
 800046e:	4323      	orrs	r3, r4
 8000470:	b21a      	sxth	r2, r3
 8000472:	68fb      	ldr	r3, [r7, #12]
 8000474:	801a      	strh	r2, [r3, #0]
	*Yraw = ((((int16_t)BMI160_Read8(BMI160_DATA_GYRO_Y_MSB) << 8) | (BMI160_Read8(BMI160_DATA_GYRO_Y_LSB))));
 8000476:	200f      	movs	r0, #15
 8000478:	f000 f9fa 	bl	8000870 <BMI160_Read8>
 800047c:	4603      	mov	r3, r0
 800047e:	021b      	lsls	r3, r3, #8
 8000480:	b21c      	sxth	r4, r3
 8000482:	200e      	movs	r0, #14
 8000484:	f000 f9f4 	bl	8000870 <BMI160_Read8>
 8000488:	4603      	mov	r3, r0
 800048a:	b21b      	sxth	r3, r3
 800048c:	4323      	orrs	r3, r4
 800048e:	b21a      	sxth	r2, r3
 8000490:	68bb      	ldr	r3, [r7, #8]
 8000492:	801a      	strh	r2, [r3, #0]
	*Zraw = ((((int16_t)BMI160_Read8(BMI160_DATA_GYRO_Z_MSB) << 8) | (BMI160_Read8(BMI160_DATA_GYRO_Z_LSB))));
 8000494:	2011      	movs	r0, #17
 8000496:	f000 f9eb 	bl	8000870 <BMI160_Read8>
 800049a:	4603      	mov	r3, r0
 800049c:	021b      	lsls	r3, r3, #8
 800049e:	b21c      	sxth	r4, r3
 80004a0:	2010      	movs	r0, #16
 80004a2:	f000 f9e5 	bl	8000870 <BMI160_Read8>
 80004a6:	4603      	mov	r3, r0
 80004a8:	b21b      	sxth	r3, r3
 80004aa:	4323      	orrs	r3, r4
 80004ac:	b21a      	sxth	r2, r3
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	801a      	strh	r2, [r3, #0]

}
 80004b2:	bf00      	nop
 80004b4:	3714      	adds	r7, #20
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bd90      	pop	{r4, r7, pc}

080004ba <BMI160_Gyr_deg_sek>:

void BMI160_Gyr_deg_sek(float* gXd, float* gYd, float* gZd)
{
 80004ba:	b5b0      	push	{r4, r5, r7, lr}
 80004bc:	b086      	sub	sp, #24
 80004be:	af00      	add	r7, sp, #0
 80004c0:	60f8      	str	r0, [r7, #12]
 80004c2:	60b9      	str	r1, [r7, #8]
 80004c4:	607a      	str	r2, [r7, #4]
	int16_t gX = 0;
 80004c6:	2300      	movs	r3, #0
 80004c8:	82fb      	strh	r3, [r7, #22]
	int16_t gY = 0;
 80004ca:	2300      	movs	r3, #0
 80004cc:	82bb      	strh	r3, [r7, #20]
	int16_t gZ = 0;
 80004ce:	2300      	movs	r3, #0
 80004d0:	827b      	strh	r3, [r7, #18]

	BMI160_Gyr_Raw(&gX, &gY, &gZ);
 80004d2:	f107 0212 	add.w	r2, r7, #18
 80004d6:	f107 0114 	add.w	r1, r7, #20
 80004da:	f107 0316 	add.w	r3, r7, #22
 80004de:	4618      	mov	r0, r3
 80004e0:	f7ff ffb4 	bl	800044c <BMI160_Gyr_Raw>

	*gXd = (gX + (0.061 * GyrXoff)) / 65.6;		// 0.061 (deg/s) * gx
 80004e4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80004e8:	4618      	mov	r0, r3
 80004ea:	f002 f8db 	bl	80026a4 <__aeabi_i2d>
 80004ee:	4604      	mov	r4, r0
 80004f0:	460d      	mov	r5, r1
 80004f2:	4b41      	ldr	r3, [pc, #260]	; (80005f8 <BMI160_Gyr_deg_sek+0x13e>)
 80004f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80004f8:	4618      	mov	r0, r3
 80004fa:	f002 f8d3 	bl	80026a4 <__aeabi_i2d>
 80004fe:	a33a      	add	r3, pc, #232	; (adr r3, 80005e8 <BMI160_Gyr_deg_sek+0x12e>)
 8000500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000504:	f002 f934 	bl	8002770 <__aeabi_dmul>
 8000508:	4602      	mov	r2, r0
 800050a:	460b      	mov	r3, r1
 800050c:	4620      	mov	r0, r4
 800050e:	4629      	mov	r1, r5
 8000510:	f001 ff7c 	bl	800240c <__adddf3>
 8000514:	4603      	mov	r3, r0
 8000516:	460c      	mov	r4, r1
 8000518:	4618      	mov	r0, r3
 800051a:	4621      	mov	r1, r4
 800051c:	a334      	add	r3, pc, #208	; (adr r3, 80005f0 <BMI160_Gyr_deg_sek+0x136>)
 800051e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000522:	f002 fa4f 	bl	80029c4 <__aeabi_ddiv>
 8000526:	4603      	mov	r3, r0
 8000528:	460c      	mov	r4, r1
 800052a:	4618      	mov	r0, r3
 800052c:	4621      	mov	r1, r4
 800052e:	f002 fbf7 	bl	8002d20 <__aeabi_d2f>
 8000532:	4602      	mov	r2, r0
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	601a      	str	r2, [r3, #0]
	*gYd = (gY + (0.061 * GyrYoff)) / 65.6;
 8000538:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800053c:	4618      	mov	r0, r3
 800053e:	f002 f8b1 	bl	80026a4 <__aeabi_i2d>
 8000542:	4604      	mov	r4, r0
 8000544:	460d      	mov	r5, r1
 8000546:	4b2d      	ldr	r3, [pc, #180]	; (80005fc <BMI160_Gyr_deg_sek+0x142>)
 8000548:	f9b3 3000 	ldrsh.w	r3, [r3]
 800054c:	4618      	mov	r0, r3
 800054e:	f002 f8a9 	bl	80026a4 <__aeabi_i2d>
 8000552:	a325      	add	r3, pc, #148	; (adr r3, 80005e8 <BMI160_Gyr_deg_sek+0x12e>)
 8000554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000558:	f002 f90a 	bl	8002770 <__aeabi_dmul>
 800055c:	4602      	mov	r2, r0
 800055e:	460b      	mov	r3, r1
 8000560:	4620      	mov	r0, r4
 8000562:	4629      	mov	r1, r5
 8000564:	f001 ff52 	bl	800240c <__adddf3>
 8000568:	4603      	mov	r3, r0
 800056a:	460c      	mov	r4, r1
 800056c:	4618      	mov	r0, r3
 800056e:	4621      	mov	r1, r4
 8000570:	a31f      	add	r3, pc, #124	; (adr r3, 80005f0 <BMI160_Gyr_deg_sek+0x136>)
 8000572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000576:	f002 fa25 	bl	80029c4 <__aeabi_ddiv>
 800057a:	4603      	mov	r3, r0
 800057c:	460c      	mov	r4, r1
 800057e:	4618      	mov	r0, r3
 8000580:	4621      	mov	r1, r4
 8000582:	f002 fbcd 	bl	8002d20 <__aeabi_d2f>
 8000586:	4602      	mov	r2, r0
 8000588:	68bb      	ldr	r3, [r7, #8]
 800058a:	601a      	str	r2, [r3, #0]
	*gZd = (gZ + (0.061 * GyrZoff)) / 65.6;
 800058c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000590:	4618      	mov	r0, r3
 8000592:	f002 f887 	bl	80026a4 <__aeabi_i2d>
 8000596:	4604      	mov	r4, r0
 8000598:	460d      	mov	r5, r1
 800059a:	4b19      	ldr	r3, [pc, #100]	; (8000600 <BMI160_Gyr_deg_sek+0x146>)
 800059c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005a0:	4618      	mov	r0, r3
 80005a2:	f002 f87f 	bl	80026a4 <__aeabi_i2d>
 80005a6:	a310      	add	r3, pc, #64	; (adr r3, 80005e8 <BMI160_Gyr_deg_sek+0x12e>)
 80005a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005ac:	f002 f8e0 	bl	8002770 <__aeabi_dmul>
 80005b0:	4602      	mov	r2, r0
 80005b2:	460b      	mov	r3, r1
 80005b4:	4620      	mov	r0, r4
 80005b6:	4629      	mov	r1, r5
 80005b8:	f001 ff28 	bl	800240c <__adddf3>
 80005bc:	4603      	mov	r3, r0
 80005be:	460c      	mov	r4, r1
 80005c0:	4618      	mov	r0, r3
 80005c2:	4621      	mov	r1, r4
 80005c4:	a30a      	add	r3, pc, #40	; (adr r3, 80005f0 <BMI160_Gyr_deg_sek+0x136>)
 80005c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005ca:	f002 f9fb 	bl	80029c4 <__aeabi_ddiv>
 80005ce:	4603      	mov	r3, r0
 80005d0:	460c      	mov	r4, r1
 80005d2:	4618      	mov	r0, r3
 80005d4:	4621      	mov	r1, r4
 80005d6:	f002 fba3 	bl	8002d20 <__aeabi_d2f>
 80005da:	4602      	mov	r2, r0
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	601a      	str	r2, [r3, #0]
}
 80005e0:	bf00      	nop
 80005e2:	3718      	adds	r7, #24
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bdb0      	pop	{r4, r5, r7, pc}
 80005e8:	5a1cac08 	.word	0x5a1cac08
 80005ec:	3faf3b64 	.word	0x3faf3b64
 80005f0:	66666666 	.word	0x66666666
 80005f4:	40506666 	.word	0x40506666
 80005f8:	200000dc 	.word	0x200000dc
 80005fc:	200000de 	.word	0x200000de
 8000600:	200000e0 	.word	0x200000e0

08000604 <BMI160_BMM150_Raw>:

void BMI160_BMM150_Raw(int16_t* Xraw, int16_t* Yraw, int16_t* Zraw)
{
 8000604:	b590      	push	{r4, r7, lr}
 8000606:	b085      	sub	sp, #20
 8000608:	af00      	add	r7, sp, #0
 800060a:	60f8      	str	r0, [r7, #12]
 800060c:	60b9      	str	r1, [r7, #8]
 800060e:	607a      	str	r2, [r7, #4]

	*Xraw = (((int16_t)BMI160_Read8(BMI160_DATA_MAG_X_MSB) << 8) | (BMI160_Read8(BMI160_DATA_MAG_X_LSB)));
 8000610:	2005      	movs	r0, #5
 8000612:	f000 f92d 	bl	8000870 <BMI160_Read8>
 8000616:	4603      	mov	r3, r0
 8000618:	021b      	lsls	r3, r3, #8
 800061a:	b21c      	sxth	r4, r3
 800061c:	2004      	movs	r0, #4
 800061e:	f000 f927 	bl	8000870 <BMI160_Read8>
 8000622:	4603      	mov	r3, r0
 8000624:	b21b      	sxth	r3, r3
 8000626:	4323      	orrs	r3, r4
 8000628:	b21a      	sxth	r2, r3
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	801a      	strh	r2, [r3, #0]
	*Yraw = (((int16_t)BMI160_Read8(BMI160_DATA_MAG_Y_MSB) << 8) | (BMI160_Read8(BMI160_DATA_MAG_Y_LSB)));
 800062e:	2007      	movs	r0, #7
 8000630:	f000 f91e 	bl	8000870 <BMI160_Read8>
 8000634:	4603      	mov	r3, r0
 8000636:	021b      	lsls	r3, r3, #8
 8000638:	b21c      	sxth	r4, r3
 800063a:	2006      	movs	r0, #6
 800063c:	f000 f918 	bl	8000870 <BMI160_Read8>
 8000640:	4603      	mov	r3, r0
 8000642:	b21b      	sxth	r3, r3
 8000644:	4323      	orrs	r3, r4
 8000646:	b21a      	sxth	r2, r3
 8000648:	68bb      	ldr	r3, [r7, #8]
 800064a:	801a      	strh	r2, [r3, #0]
	*Zraw = (((int16_t)BMI160_Read8(BMI160_DATA_MAG_Z_MSB) << 8) | (BMI160_Read8(BMI160_DATA_MAG_Z_LSB)));
 800064c:	2009      	movs	r0, #9
 800064e:	f000 f90f 	bl	8000870 <BMI160_Read8>
 8000652:	4603      	mov	r3, r0
 8000654:	021b      	lsls	r3, r3, #8
 8000656:	b21c      	sxth	r4, r3
 8000658:	2008      	movs	r0, #8
 800065a:	f000 f909 	bl	8000870 <BMI160_Read8>
 800065e:	4603      	mov	r3, r0
 8000660:	b21b      	sxth	r3, r3
 8000662:	4323      	orrs	r3, r4
 8000664:	b21a      	sxth	r2, r3
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	801a      	strh	r2, [r3, #0]

}
 800066a:	bf00      	nop
 800066c:	3714      	adds	r7, #20
 800066e:	46bd      	mov	sp, r7
 8000670:	bd90      	pop	{r4, r7, pc}

08000672 <BMI160_Roll_Pitch>:

void BMI160_Roll_Pitch(float* roll, float* pitch)
{
 8000672:	b5b0      	push	{r4, r5, r7, lr}
 8000674:	b084      	sub	sp, #16
 8000676:	af00      	add	r7, sp, #0
 8000678:	6078      	str	r0, [r7, #4]
 800067a:	6039      	str	r1, [r7, #0]
	int16_t Xraw = 0;
 800067c:	2300      	movs	r3, #0
 800067e:	81fb      	strh	r3, [r7, #14]
	int16_t Yraw = 0;
 8000680:	2300      	movs	r3, #0
 8000682:	81bb      	strh	r3, [r7, #12]
	int16_t Zraw = 0;
 8000684:	2300      	movs	r3, #0
 8000686:	817b      	strh	r3, [r7, #10]

	BMI160_Acc_Raw(&Xraw, &Yraw, &Zraw);
 8000688:	f107 020a 	add.w	r2, r7, #10
 800068c:	f107 010c 	add.w	r1, r7, #12
 8000690:	f107 030e 	add.w	r3, r7, #14
 8000694:	4618      	mov	r0, r3
 8000696:	f7ff fe7e 	bl	8000396 <BMI160_Acc_Raw>

	*roll  = atan( Yraw       / (sqrt((Xraw * Xraw) + (Zraw * Zraw)))) * 57.2958;
 800069a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800069e:	4618      	mov	r0, r3
 80006a0:	f002 f800 	bl	80026a4 <__aeabi_i2d>
 80006a4:	4604      	mov	r4, r0
 80006a6:	460d      	mov	r5, r1
 80006a8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006ac:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80006b0:	fb02 f203 	mul.w	r2, r2, r3
 80006b4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80006b8:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80006bc:	fb01 f303 	mul.w	r3, r1, r3
 80006c0:	4413      	add	r3, r2
 80006c2:	4618      	mov	r0, r3
 80006c4:	f001 ffee 	bl	80026a4 <__aeabi_i2d>
 80006c8:	4602      	mov	r2, r0
 80006ca:	460b      	mov	r3, r1
 80006cc:	4610      	mov	r0, r2
 80006ce:	4619      	mov	r1, r3
 80006d0:	f003 fe24 	bl	800431c <sqrt>
 80006d4:	4602      	mov	r2, r0
 80006d6:	460b      	mov	r3, r1
 80006d8:	4620      	mov	r0, r4
 80006da:	4629      	mov	r1, r5
 80006dc:	f002 f972 	bl	80029c4 <__aeabi_ddiv>
 80006e0:	4603      	mov	r3, r0
 80006e2:	460c      	mov	r4, r1
 80006e4:	4618      	mov	r0, r3
 80006e6:	4621      	mov	r1, r4
 80006e8:	f003 fbde 	bl	8003ea8 <atan>
 80006ec:	a324      	add	r3, pc, #144	; (adr r3, 8000780 <BMI160_Roll_Pitch+0x10e>)
 80006ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80006f2:	f002 f83d 	bl	8002770 <__aeabi_dmul>
 80006f6:	4603      	mov	r3, r0
 80006f8:	460c      	mov	r4, r1
 80006fa:	4618      	mov	r0, r3
 80006fc:	4621      	mov	r1, r4
 80006fe:	f002 fb0f 	bl	8002d20 <__aeabi_d2f>
 8000702:	4602      	mov	r2, r0
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	601a      	str	r2, [r3, #0]
	*pitch = atan((-1 * Xraw) / (sqrt((Yraw * Yraw) + (Zraw * Zraw)))) * 57.2958;
 8000708:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800070c:	425b      	negs	r3, r3
 800070e:	4618      	mov	r0, r3
 8000710:	f001 ffc8 	bl	80026a4 <__aeabi_i2d>
 8000714:	4604      	mov	r4, r0
 8000716:	460d      	mov	r5, r1
 8000718:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800071c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000720:	fb02 f203 	mul.w	r2, r2, r3
 8000724:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000728:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 800072c:	fb01 f303 	mul.w	r3, r1, r3
 8000730:	4413      	add	r3, r2
 8000732:	4618      	mov	r0, r3
 8000734:	f001 ffb6 	bl	80026a4 <__aeabi_i2d>
 8000738:	4602      	mov	r2, r0
 800073a:	460b      	mov	r3, r1
 800073c:	4610      	mov	r0, r2
 800073e:	4619      	mov	r1, r3
 8000740:	f003 fdec 	bl	800431c <sqrt>
 8000744:	4602      	mov	r2, r0
 8000746:	460b      	mov	r3, r1
 8000748:	4620      	mov	r0, r4
 800074a:	4629      	mov	r1, r5
 800074c:	f002 f93a 	bl	80029c4 <__aeabi_ddiv>
 8000750:	4603      	mov	r3, r0
 8000752:	460c      	mov	r4, r1
 8000754:	4618      	mov	r0, r3
 8000756:	4621      	mov	r1, r4
 8000758:	f003 fba6 	bl	8003ea8 <atan>
 800075c:	a308      	add	r3, pc, #32	; (adr r3, 8000780 <BMI160_Roll_Pitch+0x10e>)
 800075e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000762:	f002 f805 	bl	8002770 <__aeabi_dmul>
 8000766:	4603      	mov	r3, r0
 8000768:	460c      	mov	r4, r1
 800076a:	4618      	mov	r0, r3
 800076c:	4621      	mov	r1, r4
 800076e:	f002 fad7 	bl	8002d20 <__aeabi_d2f>
 8000772:	4602      	mov	r2, r0
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	601a      	str	r2, [r3, #0]
}
 8000778:	bf00      	nop
 800077a:	3710      	adds	r7, #16
 800077c:	46bd      	mov	sp, r7
 800077e:	bdb0      	pop	{r4, r5, r7, pc}
 8000780:	c63f1412 	.word	0xc63f1412
 8000784:	404ca5dc 	.word	0x404ca5dc

08000788 <BMI160_Acc_Offset>:

void BMI160_Acc_Offset(int8_t* Xoff, int8_t* Yoff, int8_t* Zoff)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af00      	add	r7, sp, #0
 800078e:	60f8      	str	r0, [r7, #12]
 8000790:	60b9      	str	r1, [r7, #8]
 8000792:	607a      	str	r2, [r7, #4]

	*Xoff = BMI160_Read8int(BMI160_OFFSET_0);
 8000794:	2071      	movs	r0, #113	; 0x71
 8000796:	f000 f8c7 	bl	8000928 <BMI160_Read8int>
 800079a:	4603      	mov	r3, r0
 800079c:	461a      	mov	r2, r3
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	701a      	strb	r2, [r3, #0]
	*Yoff = BMI160_Read8int(BMI160_OFFSET_1);
 80007a2:	2072      	movs	r0, #114	; 0x72
 80007a4:	f000 f8c0 	bl	8000928 <BMI160_Read8int>
 80007a8:	4603      	mov	r3, r0
 80007aa:	461a      	mov	r2, r3
 80007ac:	68bb      	ldr	r3, [r7, #8]
 80007ae:	701a      	strb	r2, [r3, #0]
	*Zoff = BMI160_Read8int(BMI160_OFFSET_2);
 80007b0:	2073      	movs	r0, #115	; 0x73
 80007b2:	f000 f8b9 	bl	8000928 <BMI160_Read8int>
 80007b6:	4603      	mov	r3, r0
 80007b8:	461a      	mov	r2, r3
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	701a      	strb	r2, [r3, #0]

}
 80007be:	bf00      	nop
 80007c0:	3710      	adds	r7, #16
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}

080007c6 <BMI160_Gyro_Offset>:

void BMI160_Gyro_Offset(int16_t* Xoff, int16_t* Yoff, int16_t* Zoff)
{
 80007c6:	b590      	push	{r4, r7, lr}
 80007c8:	b085      	sub	sp, #20
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	60f8      	str	r0, [r7, #12]
 80007ce:	60b9      	str	r1, [r7, #8]
 80007d0:	607a      	str	r2, [r7, #4]

	*Xoff = (int16_t)BMI160_Read8int(BMI160_OFFSET_3) | ((BMI160_Read8int(BMI160_OFFSET_6) << 6) >> 6);
 80007d2:	2074      	movs	r0, #116	; 0x74
 80007d4:	f000 f8a8 	bl	8000928 <BMI160_Read8int>
 80007d8:	4603      	mov	r3, r0
 80007da:	b21c      	sxth	r4, r3
 80007dc:	2077      	movs	r0, #119	; 0x77
 80007de:	f000 f8a3 	bl	8000928 <BMI160_Read8int>
 80007e2:	4603      	mov	r3, r0
 80007e4:	019b      	lsls	r3, r3, #6
 80007e6:	119b      	asrs	r3, r3, #6
 80007e8:	b21b      	sxth	r3, r3
 80007ea:	4323      	orrs	r3, r4
 80007ec:	b21a      	sxth	r2, r3
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	801a      	strh	r2, [r3, #0]
	*Yoff = (int16_t)BMI160_Read8int(BMI160_OFFSET_4) | ((BMI160_Read8int(BMI160_OFFSET_6) << 4) >> 6);
 80007f2:	2075      	movs	r0, #117	; 0x75
 80007f4:	f000 f898 	bl	8000928 <BMI160_Read8int>
 80007f8:	4603      	mov	r3, r0
 80007fa:	b21c      	sxth	r4, r3
 80007fc:	2077      	movs	r0, #119	; 0x77
 80007fe:	f000 f893 	bl	8000928 <BMI160_Read8int>
 8000802:	4603      	mov	r3, r0
 8000804:	011b      	lsls	r3, r3, #4
 8000806:	119b      	asrs	r3, r3, #6
 8000808:	b21b      	sxth	r3, r3
 800080a:	4323      	orrs	r3, r4
 800080c:	b21a      	sxth	r2, r3
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	801a      	strh	r2, [r3, #0]
	*Zoff = (int16_t)BMI160_Read8int(BMI160_OFFSET_5) | ((BMI160_Read8int(BMI160_OFFSET_6) << 2) >> 6);
 8000812:	2076      	movs	r0, #118	; 0x76
 8000814:	f000 f888 	bl	8000928 <BMI160_Read8int>
 8000818:	4603      	mov	r3, r0
 800081a:	b21c      	sxth	r4, r3
 800081c:	2077      	movs	r0, #119	; 0x77
 800081e:	f000 f883 	bl	8000928 <BMI160_Read8int>
 8000822:	4603      	mov	r3, r0
 8000824:	009b      	lsls	r3, r3, #2
 8000826:	119b      	asrs	r3, r3, #6
 8000828:	b21b      	sxth	r3, r3
 800082a:	4323      	orrs	r3, r4
 800082c:	b21a      	sxth	r2, r3
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	801a      	strh	r2, [r3, #0]

}
 8000832:	bf00      	nop
 8000834:	3714      	adds	r7, #20
 8000836:	46bd      	mov	sp, r7
 8000838:	bd90      	pop	{r4, r7, pc}

0800083a <BMI160_Time>:

uint32_t BMI160_Time(void)
{
 800083a:	b590      	push	{r4, r7, lr}
 800083c:	b083      	sub	sp, #12
 800083e:	af00      	add	r7, sp, #0

	uint32_t time = 0;
 8000840:	2300      	movs	r3, #0
 8000842:	607b      	str	r3, [r7, #4]
	time = (((uint32_t)BMI160_Read8(BMI160_SENSORTIME_2) << 16) | ((uint32_t)BMI160_Read8(BMI160_SENSORTIME_1) << 8) | (BMI160_Read8(BMI160_SENSORTIME_0)));
 8000844:	201a      	movs	r0, #26
 8000846:	f000 f813 	bl	8000870 <BMI160_Read8>
 800084a:	4603      	mov	r3, r0
 800084c:	041c      	lsls	r4, r3, #16
 800084e:	2019      	movs	r0, #25
 8000850:	f000 f80e 	bl	8000870 <BMI160_Read8>
 8000854:	4603      	mov	r3, r0
 8000856:	021b      	lsls	r3, r3, #8
 8000858:	431c      	orrs	r4, r3
 800085a:	2018      	movs	r0, #24
 800085c:	f000 f808 	bl	8000870 <BMI160_Read8>
 8000860:	4603      	mov	r3, r0
 8000862:	4323      	orrs	r3, r4
 8000864:	607b      	str	r3, [r7, #4]
	return time;
 8000866:	687b      	ldr	r3, [r7, #4]

}
 8000868:	4618      	mov	r0, r3
 800086a:	370c      	adds	r7, #12
 800086c:	46bd      	mov	sp, r7
 800086e:	bd90      	pop	{r4, r7, pc}

08000870 <BMI160_Read8>:

uint8_t BMI160_Read8(uint8_t reg)
{
 8000870:	b480      	push	{r7}
 8000872:	b085      	sub	sp, #20
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	71fb      	strb	r3, [r7, #7]

	uint8_t data = 0;
 800087a:	2300      	movs	r3, #0
 800087c:	73fb      	strb	r3, [r7, #15]

	while (!(SPI1->SR & SPI_SR_TXE));
 800087e:	bf00      	nop
 8000880:	4b27      	ldr	r3, [pc, #156]	; (8000920 <BMI160_Read8+0xb0>)
 8000882:	689b      	ldr	r3, [r3, #8]
 8000884:	f003 0302 	and.w	r3, r3, #2
 8000888:	2b00      	cmp	r3, #0
 800088a:	d0f9      	beq.n	8000880 <BMI160_Read8+0x10>
	CS_LOW;
 800088c:	4b25      	ldr	r3, [pc, #148]	; (8000924 <BMI160_Read8+0xb4>)
 800088e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000892:	611a      	str	r2, [r3, #16]
	SPI1->DR = (reg | 0x80);
 8000894:	4a22      	ldr	r2, [pc, #136]	; (8000920 <BMI160_Read8+0xb0>)
 8000896:	79fb      	ldrb	r3, [r7, #7]
 8000898:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800089c:	b2db      	uxtb	r3, r3
 800089e:	60d3      	str	r3, [r2, #12]

	while (!(SPI1->SR & SPI_SR_RXNE));
 80008a0:	bf00      	nop
 80008a2:	4b1f      	ldr	r3, [pc, #124]	; (8000920 <BMI160_Read8+0xb0>)
 80008a4:	689b      	ldr	r3, [r3, #8]
 80008a6:	f003 0301 	and.w	r3, r3, #1
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d0f9      	beq.n	80008a2 <BMI160_Read8+0x32>
	SPI1->DR;	//фиктивное чтение,по идее не нужно, но без него не работает
 80008ae:	4b1c      	ldr	r3, [pc, #112]	; (8000920 <BMI160_Read8+0xb0>)
 80008b0:	68db      	ldr	r3, [r3, #12]

	while (!(SPI1->SR & SPI_SR_TXE));
 80008b2:	bf00      	nop
 80008b4:	4b1a      	ldr	r3, [pc, #104]	; (8000920 <BMI160_Read8+0xb0>)
 80008b6:	689b      	ldr	r3, [r3, #8]
 80008b8:	f003 0302 	and.w	r3, r3, #2
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d0f9      	beq.n	80008b4 <BMI160_Read8+0x44>
	SPI1->DR = 0x00;
 80008c0:	4b17      	ldr	r3, [pc, #92]	; (8000920 <BMI160_Read8+0xb0>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	60da      	str	r2, [r3, #12]

	while (!(SPI1->SR & SPI_SR_RXNE));
 80008c6:	bf00      	nop
 80008c8:	4b15      	ldr	r3, [pc, #84]	; (8000920 <BMI160_Read8+0xb0>)
 80008ca:	689b      	ldr	r3, [r3, #8]
 80008cc:	f003 0301 	and.w	r3, r3, #1
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d0f9      	beq.n	80008c8 <BMI160_Read8+0x58>
	SPI1->DR;	//фиктивное чтение,по идее не нужно, но без него не работает
 80008d4:	4b12      	ldr	r3, [pc, #72]	; (8000920 <BMI160_Read8+0xb0>)
 80008d6:	68db      	ldr	r3, [r3, #12]

	while (!(SPI1->SR & SPI_SR_TXE));
 80008d8:	bf00      	nop
 80008da:	4b11      	ldr	r3, [pc, #68]	; (8000920 <BMI160_Read8+0xb0>)
 80008dc:	689b      	ldr	r3, [r3, #8]
 80008de:	f003 0302 	and.w	r3, r3, #2
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d0f9      	beq.n	80008da <BMI160_Read8+0x6a>
	SPI1->DR = 0x00;
 80008e6:	4b0e      	ldr	r3, [pc, #56]	; (8000920 <BMI160_Read8+0xb0>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	60da      	str	r2, [r3, #12]

	while (!(SPI1->SR & SPI_SR_RXNE));
 80008ec:	bf00      	nop
 80008ee:	4b0c      	ldr	r3, [pc, #48]	; (8000920 <BMI160_Read8+0xb0>)
 80008f0:	689b      	ldr	r3, [r3, #8]
 80008f2:	f003 0301 	and.w	r3, r3, #1
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d0f9      	beq.n	80008ee <BMI160_Read8+0x7e>
	data = SPI1->DR;
 80008fa:	4b09      	ldr	r3, [pc, #36]	; (8000920 <BMI160_Read8+0xb0>)
 80008fc:	68db      	ldr	r3, [r3, #12]
 80008fe:	73fb      	strb	r3, [r7, #15]


	while ((SPI1->SR & SPI_SR_BSY));
 8000900:	bf00      	nop
 8000902:	4b07      	ldr	r3, [pc, #28]	; (8000920 <BMI160_Read8+0xb0>)
 8000904:	689b      	ldr	r3, [r3, #8]
 8000906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800090a:	2b00      	cmp	r3, #0
 800090c:	d1f9      	bne.n	8000902 <BMI160_Read8+0x92>
	CS_HIGH;
 800090e:	4b05      	ldr	r3, [pc, #20]	; (8000924 <BMI160_Read8+0xb4>)
 8000910:	2210      	movs	r2, #16
 8000912:	611a      	str	r2, [r3, #16]

	return data;
 8000914:	7bfb      	ldrb	r3, [r7, #15]

}
 8000916:	4618      	mov	r0, r3
 8000918:	3714      	adds	r7, #20
 800091a:	46bd      	mov	sp, r7
 800091c:	bc80      	pop	{r7}
 800091e:	4770      	bx	lr
 8000920:	40013000 	.word	0x40013000
 8000924:	40010800 	.word	0x40010800

08000928 <BMI160_Read8int>:

int8_t BMI160_Read8int(uint8_t reg)
{
 8000928:	b480      	push	{r7}
 800092a:	b085      	sub	sp, #20
 800092c:	af00      	add	r7, sp, #0
 800092e:	4603      	mov	r3, r0
 8000930:	71fb      	strb	r3, [r7, #7]
	int8_t data = 0;
 8000932:	2300      	movs	r3, #0
 8000934:	73fb      	strb	r3, [r7, #15]

	while (!(SPI1->SR & SPI_SR_TXE));
 8000936:	bf00      	nop
 8000938:	4b28      	ldr	r3, [pc, #160]	; (80009dc <BMI160_Read8int+0xb4>)
 800093a:	689b      	ldr	r3, [r3, #8]
 800093c:	f003 0302 	and.w	r3, r3, #2
 8000940:	2b00      	cmp	r3, #0
 8000942:	d0f9      	beq.n	8000938 <BMI160_Read8int+0x10>
	CS_LOW;
 8000944:	4b26      	ldr	r3, [pc, #152]	; (80009e0 <BMI160_Read8int+0xb8>)
 8000946:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800094a:	611a      	str	r2, [r3, #16]
	SPI1->DR = (reg | 0x80);
 800094c:	4a23      	ldr	r2, [pc, #140]	; (80009dc <BMI160_Read8int+0xb4>)
 800094e:	79fb      	ldrb	r3, [r7, #7]
 8000950:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000954:	b2db      	uxtb	r3, r3
 8000956:	60d3      	str	r3, [r2, #12]

	while (!(SPI1->SR & SPI_SR_RXNE));
 8000958:	bf00      	nop
 800095a:	4b20      	ldr	r3, [pc, #128]	; (80009dc <BMI160_Read8int+0xb4>)
 800095c:	689b      	ldr	r3, [r3, #8]
 800095e:	f003 0301 	and.w	r3, r3, #1
 8000962:	2b00      	cmp	r3, #0
 8000964:	d0f9      	beq.n	800095a <BMI160_Read8int+0x32>
	SPI1->DR;	//фиктивное чтение,по идее не нужно, но без него не работает
 8000966:	4b1d      	ldr	r3, [pc, #116]	; (80009dc <BMI160_Read8int+0xb4>)
 8000968:	68db      	ldr	r3, [r3, #12]

	while (!(SPI1->SR & SPI_SR_TXE));
 800096a:	bf00      	nop
 800096c:	4b1b      	ldr	r3, [pc, #108]	; (80009dc <BMI160_Read8int+0xb4>)
 800096e:	689b      	ldr	r3, [r3, #8]
 8000970:	f003 0302 	and.w	r3, r3, #2
 8000974:	2b00      	cmp	r3, #0
 8000976:	d0f9      	beq.n	800096c <BMI160_Read8int+0x44>
	SPI1->DR = 0x00;
 8000978:	4b18      	ldr	r3, [pc, #96]	; (80009dc <BMI160_Read8int+0xb4>)
 800097a:	2200      	movs	r2, #0
 800097c:	60da      	str	r2, [r3, #12]

	while (!(SPI1->SR & SPI_SR_RXNE));
 800097e:	bf00      	nop
 8000980:	4b16      	ldr	r3, [pc, #88]	; (80009dc <BMI160_Read8int+0xb4>)
 8000982:	689b      	ldr	r3, [r3, #8]
 8000984:	f003 0301 	and.w	r3, r3, #1
 8000988:	2b00      	cmp	r3, #0
 800098a:	d0f9      	beq.n	8000980 <BMI160_Read8int+0x58>
	SPI1->DR;	//фиктивное чтение,по идее не нужно, но без него не работает
 800098c:	4b13      	ldr	r3, [pc, #76]	; (80009dc <BMI160_Read8int+0xb4>)
 800098e:	68db      	ldr	r3, [r3, #12]

	while (!(SPI1->SR & SPI_SR_TXE));
 8000990:	bf00      	nop
 8000992:	4b12      	ldr	r3, [pc, #72]	; (80009dc <BMI160_Read8int+0xb4>)
 8000994:	689b      	ldr	r3, [r3, #8]
 8000996:	f003 0302 	and.w	r3, r3, #2
 800099a:	2b00      	cmp	r3, #0
 800099c:	d0f9      	beq.n	8000992 <BMI160_Read8int+0x6a>
	SPI1->DR = 0x00;
 800099e:	4b0f      	ldr	r3, [pc, #60]	; (80009dc <BMI160_Read8int+0xb4>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	60da      	str	r2, [r3, #12]

	while (!(SPI1->SR & SPI_SR_RXNE));
 80009a4:	bf00      	nop
 80009a6:	4b0d      	ldr	r3, [pc, #52]	; (80009dc <BMI160_Read8int+0xb4>)
 80009a8:	689b      	ldr	r3, [r3, #8]
 80009aa:	f003 0301 	and.w	r3, r3, #1
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d0f9      	beq.n	80009a6 <BMI160_Read8int+0x7e>
	data = SPI1->DR;
 80009b2:	4b0a      	ldr	r3, [pc, #40]	; (80009dc <BMI160_Read8int+0xb4>)
 80009b4:	68db      	ldr	r3, [r3, #12]
 80009b6:	73fb      	strb	r3, [r7, #15]


	while ((SPI1->SR & SPI_SR_BSY));
 80009b8:	bf00      	nop
 80009ba:	4b08      	ldr	r3, [pc, #32]	; (80009dc <BMI160_Read8int+0xb4>)
 80009bc:	689b      	ldr	r3, [r3, #8]
 80009be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d1f9      	bne.n	80009ba <BMI160_Read8int+0x92>
	CS_HIGH;
 80009c6:	4b06      	ldr	r3, [pc, #24]	; (80009e0 <BMI160_Read8int+0xb8>)
 80009c8:	2210      	movs	r2, #16
 80009ca:	611a      	str	r2, [r3, #16]

	return data;
 80009cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	3714      	adds	r7, #20
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bc80      	pop	{r7}
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	40013000 	.word	0x40013000
 80009e0:	40010800 	.word	0x40010800

080009e4 <BMI160_Write8>:


uint8_t BMI160_Write8(uint8_t reg, uint8_t value)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	4603      	mov	r3, r0
 80009ec:	460a      	mov	r2, r1
 80009ee:	71fb      	strb	r3, [r7, #7]
 80009f0:	4613      	mov	r3, r2
 80009f2:	71bb      	strb	r3, [r7, #6]

	while (!(SPI1->SR & SPI_SR_TXE));
 80009f4:	bf00      	nop
 80009f6:	4b13      	ldr	r3, [pc, #76]	; (8000a44 <BMI160_Write8+0x60>)
 80009f8:	689b      	ldr	r3, [r3, #8]
 80009fa:	f003 0302 	and.w	r3, r3, #2
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d0f9      	beq.n	80009f6 <BMI160_Write8+0x12>
	CS_LOW;
 8000a02:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <BMI160_Write8+0x64>)
 8000a04:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000a08:	611a      	str	r2, [r3, #16]
	SPI1->DR = reg;
 8000a0a:	4a0e      	ldr	r2, [pc, #56]	; (8000a44 <BMI160_Write8+0x60>)
 8000a0c:	79fb      	ldrb	r3, [r7, #7]
 8000a0e:	60d3      	str	r3, [r2, #12]

	while (!(SPI1->SR & SPI_SR_TXE));
 8000a10:	bf00      	nop
 8000a12:	4b0c      	ldr	r3, [pc, #48]	; (8000a44 <BMI160_Write8+0x60>)
 8000a14:	689b      	ldr	r3, [r3, #8]
 8000a16:	f003 0302 	and.w	r3, r3, #2
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d0f9      	beq.n	8000a12 <BMI160_Write8+0x2e>
	SPI1->DR = value;
 8000a1e:	4a09      	ldr	r2, [pc, #36]	; (8000a44 <BMI160_Write8+0x60>)
 8000a20:	79bb      	ldrb	r3, [r7, #6]
 8000a22:	60d3      	str	r3, [r2, #12]

	while ((SPI1->SR & SPI_SR_BSY));
 8000a24:	bf00      	nop
 8000a26:	4b07      	ldr	r3, [pc, #28]	; (8000a44 <BMI160_Write8+0x60>)
 8000a28:	689b      	ldr	r3, [r3, #8]
 8000a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d1f9      	bne.n	8000a26 <BMI160_Write8+0x42>
	CS_HIGH;
 8000a32:	4b05      	ldr	r3, [pc, #20]	; (8000a48 <BMI160_Write8+0x64>)
 8000a34:	2210      	movs	r2, #16
 8000a36:	611a      	str	r2, [r3, #16]

	return 1;
 8000a38:	2301      	movs	r3, #1
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bc80      	pop	{r7}
 8000a42:	4770      	bx	lr
 8000a44:	40013000 	.word	0x40013000
 8000a48:	40010800 	.word	0x40010800

08000a4c <BMI160_getMagGyroAcc>:


uint8_t BMI160_getMagGyroAcc(int16_t* Xmag, int16_t* Ymag, int16_t* Zmag, int16_t* Xgyr, int16_t* Ygyr, int16_t* Zgyr, int16_t* Xacc, int16_t* Yacc, int16_t* Zacc)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b08d      	sub	sp, #52	; 0x34
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	60f8      	str	r0, [r7, #12]
 8000a54:	60b9      	str	r1, [r7, #8]
 8000a56:	607a      	str	r2, [r7, #4]
 8000a58:	603b      	str	r3, [r7, #0]

	int16_t buffMagGyroAcc[11] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 8000a5a:	f107 0314 	add.w	r3, r7, #20
 8000a5e:	2200      	movs	r2, #0
 8000a60:	601a      	str	r2, [r3, #0]
 8000a62:	605a      	str	r2, [r3, #4]
 8000a64:	609a      	str	r2, [r3, #8]
 8000a66:	60da      	str	r2, [r3, #12]
 8000a68:	611a      	str	r2, [r3, #16]
 8000a6a:	829a      	strh	r2, [r3, #20]

	while (!(SPI1->SR & SPI_SR_TXE));
 8000a6c:	bf00      	nop
 8000a6e:	4b3c      	ldr	r3, [pc, #240]	; (8000b60 <BMI160_getMagGyroAcc+0x114>)
 8000a70:	689b      	ldr	r3, [r3, #8]
 8000a72:	f003 0302 	and.w	r3, r3, #2
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d0f9      	beq.n	8000a6e <BMI160_getMagGyroAcc+0x22>
	CS_LOW;
 8000a7a:	4b3a      	ldr	r3, [pc, #232]	; (8000b64 <BMI160_getMagGyroAcc+0x118>)
 8000a7c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000a80:	611a      	str	r2, [r3, #16]
	SPI1->DR = ((uint16_t)(BMI160_DATA_MAG_X_LSB << 8) | 0x8000);
 8000a82:	4b37      	ldr	r3, [pc, #220]	; (8000b60 <BMI160_getMagGyroAcc+0x114>)
 8000a84:	f44f 4204 	mov.w	r2, #33792	; 0x8400
 8000a88:	60da      	str	r2, [r3, #12]

	while (!(SPI1->SR & SPI_SR_RXNE));
 8000a8a:	bf00      	nop
 8000a8c:	4b34      	ldr	r3, [pc, #208]	; (8000b60 <BMI160_getMagGyroAcc+0x114>)
 8000a8e:	689b      	ldr	r3, [r3, #8]
 8000a90:	f003 0301 	and.w	r3, r3, #1
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d0f9      	beq.n	8000a8c <BMI160_getMagGyroAcc+0x40>
	SPI1->DR;	//фиктивное чтение
 8000a98:	4b31      	ldr	r3, [pc, #196]	; (8000b60 <BMI160_getMagGyroAcc+0x114>)
 8000a9a:	68db      	ldr	r3, [r3, #12]

	while (!(SPI1->SR & SPI_SR_TXE));
 8000a9c:	bf00      	nop
 8000a9e:	4b30      	ldr	r3, [pc, #192]	; (8000b60 <BMI160_getMagGyroAcc+0x114>)
 8000aa0:	689b      	ldr	r3, [r3, #8]
 8000aa2:	f003 0302 	and.w	r3, r3, #2
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d0f9      	beq.n	8000a9e <BMI160_getMagGyroAcc+0x52>
	SPI1->DR = 0x00;
 8000aaa:	4b2d      	ldr	r3, [pc, #180]	; (8000b60 <BMI160_getMagGyroAcc+0x114>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	60da      	str	r2, [r3, #12]

	for (int i = 0; i <= 10; i ++){
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ab4:	e01d      	b.n	8000af2 <BMI160_getMagGyroAcc+0xa6>

		while (!(SPI1->SR & SPI_SR_RXNE));
 8000ab6:	bf00      	nop
 8000ab8:	4b29      	ldr	r3, [pc, #164]	; (8000b60 <BMI160_getMagGyroAcc+0x114>)
 8000aba:	689b      	ldr	r3, [r3, #8]
 8000abc:	f003 0301 	and.w	r3, r3, #1
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d0f9      	beq.n	8000ab8 <BMI160_getMagGyroAcc+0x6c>
		buffMagGyroAcc[i] = SPI1->DR;
 8000ac4:	4b26      	ldr	r3, [pc, #152]	; (8000b60 <BMI160_getMagGyroAcc+0x114>)
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	b21a      	sxth	r2, r3
 8000aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000ad2:	440b      	add	r3, r1
 8000ad4:	f823 2c1c 	strh.w	r2, [r3, #-28]

		while (!(SPI1->SR & SPI_SR_TXE));
 8000ad8:	bf00      	nop
 8000ada:	4b21      	ldr	r3, [pc, #132]	; (8000b60 <BMI160_getMagGyroAcc+0x114>)
 8000adc:	689b      	ldr	r3, [r3, #8]
 8000ade:	f003 0302 	and.w	r3, r3, #2
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d0f9      	beq.n	8000ada <BMI160_getMagGyroAcc+0x8e>
		SPI1->DR = 0x00;
 8000ae6:	4b1e      	ldr	r3, [pc, #120]	; (8000b60 <BMI160_getMagGyroAcc+0x114>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	60da      	str	r2, [r3, #12]
	for (int i = 0; i <= 10; i ++){
 8000aec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000aee:	3301      	adds	r3, #1
 8000af0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000af4:	2b0a      	cmp	r3, #10
 8000af6:	ddde      	ble.n	8000ab6 <BMI160_getMagGyroAcc+0x6a>
	}
	while ((SPI1->SR & SPI_SR_BSY));
 8000af8:	bf00      	nop
 8000afa:	4b19      	ldr	r3, [pc, #100]	; (8000b60 <BMI160_getMagGyroAcc+0x114>)
 8000afc:	689b      	ldr	r3, [r3, #8]
 8000afe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d1f9      	bne.n	8000afa <BMI160_getMagGyroAcc+0xae>
	CS_HIGH;
 8000b06:	4b17      	ldr	r3, [pc, #92]	; (8000b64 <BMI160_getMagGyroAcc+0x118>)
 8000b08:	2210      	movs	r2, #16
 8000b0a:	611a      	str	r2, [r3, #16]

	*Xmag = buffMagGyroAcc[0];
 8000b0c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	801a      	strh	r2, [r3, #0]
	*Ymag = buffMagGyroAcc[1];
 8000b14:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	801a      	strh	r2, [r3, #0]
	*Zmag = buffMagGyroAcc[2];
 8000b1c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	801a      	strh	r2, [r3, #0]

	*Xgyr = buffMagGyroAcc[3];
 8000b24:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	801a      	strh	r2, [r3, #0]
	*Ygyr = buffMagGyroAcc[4];
 8000b2c:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8000b30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000b32:	801a      	strh	r2, [r3, #0]
	*Zgyr = buffMagGyroAcc[5];
 8000b34:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8000b38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000b3a:	801a      	strh	r2, [r3, #0]

	*Xacc = buffMagGyroAcc[6];
 8000b3c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8000b40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000b42:	801a      	strh	r2, [r3, #0]
	*Yacc = buffMagGyroAcc[7];
 8000b44:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8000b48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b4a:	801a      	strh	r2, [r3, #0]
	*Zacc = buffMagGyroAcc[8];
 8000b4c:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 8000b50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000b52:	801a      	strh	r2, [r3, #0]

	return 1;
 8000b54:	2301      	movs	r3, #1

}
 8000b56:	4618      	mov	r0, r3
 8000b58:	3734      	adds	r7, #52	; 0x34
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bc80      	pop	{r7}
 8000b5e:	4770      	bx	lr
 8000b60:	40013000 	.word	0x40013000
 8000b64:	40010800 	.word	0x40010800

08000b68 <MSBtoLSB>:

uint8_t MSBtoLSB (uint8_t num)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b087      	sub	sp, #28
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	71fb      	strb	r3, [r7, #7]

	uint8_t y1 = 0;
 8000b72:	2300      	movs	r3, #0
 8000b74:	75fb      	strb	r3, [r7, #23]
	uint8_t y2 = 0;
 8000b76:	2300      	movs	r3, #0
 8000b78:	75bb      	strb	r3, [r7, #22]

	uint8_t z1 = 0;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	757b      	strb	r3, [r7, #21]
	uint8_t z2 = 0;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	753b      	strb	r3, [r7, #20]
	uint8_t z3 = 0;
 8000b82:	2300      	movs	r3, #0
 8000b84:	74fb      	strb	r3, [r7, #19]
	uint8_t z4 = 0;
 8000b86:	2300      	movs	r3, #0
 8000b88:	74bb      	strb	r3, [r7, #18]

	uint8_t q1 = 0;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	747b      	strb	r3, [r7, #17]
	uint8_t q2 = 0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	743b      	strb	r3, [r7, #16]
	uint8_t q3 = 0;
 8000b92:	2300      	movs	r3, #0
 8000b94:	73fb      	strb	r3, [r7, #15]
	uint8_t q4 = 0;
 8000b96:	2300      	movs	r3, #0
 8000b98:	73bb      	strb	r3, [r7, #14]
	uint8_t q5 = 0;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	737b      	strb	r3, [r7, #13]
	uint8_t q6 = 0;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	733b      	strb	r3, [r7, #12]
	uint8_t q7 = 0;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	72fb      	strb	r3, [r7, #11]
	uint8_t q8 = 0;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	72bb      	strb	r3, [r7, #10]

	uint8_t result = 0;
 8000baa:	2300      	movs	r3, #0
 8000bac:	727b      	strb	r3, [r7, #9]

	y1 = num << 4;
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	011b      	lsls	r3, r3, #4
 8000bb2:	75fb      	strb	r3, [r7, #23]
	z1 = (y1 << 2) & 0b11000000;
 8000bb4:	7dfb      	ldrb	r3, [r7, #23]
 8000bb6:	009b      	lsls	r3, r3, #2
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000bbe:	757b      	strb	r3, [r7, #21]
	z2 = (y1 >> 2) & 0b00110000;
 8000bc0:	7dfb      	ldrb	r3, [r7, #23]
 8000bc2:	089b      	lsrs	r3, r3, #2
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000bca:	753b      	strb	r3, [r7, #20]

	y2 = num >> 4;
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	091b      	lsrs	r3, r3, #4
 8000bd0:	75bb      	strb	r3, [r7, #22]
	z3 = (y2 << 2) & 0b00001100;
 8000bd2:	7dbb      	ldrb	r3, [r7, #22]
 8000bd4:	009b      	lsls	r3, r3, #2
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	f003 030c 	and.w	r3, r3, #12
 8000bdc:	74fb      	strb	r3, [r7, #19]
	z4 = (y2 >> 2) & 0b00000011;
 8000bde:	7dbb      	ldrb	r3, [r7, #22]
 8000be0:	089b      	lsrs	r3, r3, #2
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	f003 0303 	and.w	r3, r3, #3
 8000be8:	74bb      	strb	r3, [r7, #18]

	q1 = (z1 << 1) & 0b10000000;
 8000bea:	7d7b      	ldrb	r3, [r7, #21]
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000bf4:	747b      	strb	r3, [r7, #17]
	q2 = (z1 >> 1) & 0b01000000;
 8000bf6:	7d7b      	ldrb	r3, [r7, #21]
 8000bf8:	085b      	lsrs	r3, r3, #1
 8000bfa:	b2db      	uxtb	r3, r3
 8000bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c00:	743b      	strb	r3, [r7, #16]
	q3 = (z2 << 1) & 0b00100000;
 8000c02:	7d3b      	ldrb	r3, [r7, #20]
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	b2db      	uxtb	r3, r3
 8000c08:	f003 0320 	and.w	r3, r3, #32
 8000c0c:	73fb      	strb	r3, [r7, #15]
	q4 = (z2 >> 1) & 0b00010000;
 8000c0e:	7d3b      	ldrb	r3, [r7, #20]
 8000c10:	085b      	lsrs	r3, r3, #1
 8000c12:	b2db      	uxtb	r3, r3
 8000c14:	f003 0310 	and.w	r3, r3, #16
 8000c18:	73bb      	strb	r3, [r7, #14]

	q5 = (z3 << 1) & 0b00001000;
 8000c1a:	7cfb      	ldrb	r3, [r7, #19]
 8000c1c:	005b      	lsls	r3, r3, #1
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	f003 0308 	and.w	r3, r3, #8
 8000c24:	737b      	strb	r3, [r7, #13]
	q6 = (z3 >> 1) & 0b00000100;
 8000c26:	7cfb      	ldrb	r3, [r7, #19]
 8000c28:	085b      	lsrs	r3, r3, #1
 8000c2a:	b2db      	uxtb	r3, r3
 8000c2c:	f003 0304 	and.w	r3, r3, #4
 8000c30:	733b      	strb	r3, [r7, #12]
	q7 = (z4 << 1) & 0b00000010;
 8000c32:	7cbb      	ldrb	r3, [r7, #18]
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	b2db      	uxtb	r3, r3
 8000c38:	f003 0302 	and.w	r3, r3, #2
 8000c3c:	72fb      	strb	r3, [r7, #11]
	q8 = (z4 >> 1) & 0b00000001;
 8000c3e:	7cbb      	ldrb	r3, [r7, #18]
 8000c40:	085b      	lsrs	r3, r3, #1
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	f003 0301 	and.w	r3, r3, #1
 8000c48:	72bb      	strb	r3, [r7, #10]

	result = q1 | q2  | q3  | q4 | q5 | q6  | q7  | q8;
 8000c4a:	7c7a      	ldrb	r2, [r7, #17]
 8000c4c:	7c3b      	ldrb	r3, [r7, #16]
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	b2da      	uxtb	r2, r3
 8000c52:	7bfb      	ldrb	r3, [r7, #15]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	b2da      	uxtb	r2, r3
 8000c58:	7bbb      	ldrb	r3, [r7, #14]
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	b2da      	uxtb	r2, r3
 8000c5e:	7b7b      	ldrb	r3, [r7, #13]
 8000c60:	4313      	orrs	r3, r2
 8000c62:	b2da      	uxtb	r2, r3
 8000c64:	7b3b      	ldrb	r3, [r7, #12]
 8000c66:	4313      	orrs	r3, r2
 8000c68:	b2da      	uxtb	r2, r3
 8000c6a:	7afb      	ldrb	r3, [r7, #11]
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	b2da      	uxtb	r2, r3
 8000c70:	7abb      	ldrb	r3, [r7, #10]
 8000c72:	4313      	orrs	r3, r2
 8000c74:	727b      	strb	r3, [r7, #9]

	return result;
 8000c76:	7a7b      	ldrb	r3, [r7, #9]
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	371c      	adds	r7, #28
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bc80      	pop	{r7}
 8000c80:	4770      	bx	lr

08000c82 <Sdelay>:

void Sdelay(uint32_t time)
{ // временная мера потом установим freeRTOS
 8000c82:	b480      	push	{r7}
 8000c84:	b085      	sub	sp, #20
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	6078      	str	r0, [r7, #4]
	uint32_t i;
	time = time * 48000;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8000c90:	fb02 f303 	mul.w	r3, r2, r3
 8000c94:	607b      	str	r3, [r7, #4]
	for (i = 0; i < time; i++)
 8000c96:	2300      	movs	r3, #0
 8000c98:	60fb      	str	r3, [r7, #12]
 8000c9a:	e002      	b.n	8000ca2 <Sdelay+0x20>
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	3301      	adds	r3, #1
 8000ca0:	60fb      	str	r3, [r7, #12]
 8000ca2:	68fa      	ldr	r2, [r7, #12]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	d3f8      	bcc.n	8000c9c <Sdelay+0x1a>
	{
	}
}
 8000caa:	bf00      	nop
 8000cac:	3714      	adds	r7, #20
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bc80      	pop	{r7}
 8000cb2:	4770      	bx	lr

08000cb4 <BMM150_Init>:

#define		 CS12_LOW 	GPIOB->BSRR = GPIO_BSRR_BR12
#define 	 CS12_HIGH 	GPIOB->BSRR = GPIO_BSRR_BS12

void BMM150_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0

	BMM150_Write8(BMM150_POWER_CONTROL_ADDR, 0x01);
 8000cb8:	2101      	movs	r1, #1
 8000cba:	204b      	movs	r0, #75	; 0x4b
 8000cbc:	f000 f8dc 	bl	8000e78 <BMM150_Write8>
	Sdelay(20);
 8000cc0:	2014      	movs	r0, #20
 8000cc2:	f7ff ffde 	bl	8000c82 <Sdelay>
	BMM150_Write8(BMM150_POWER_CONTROL_ADDR, 0x00);
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	204b      	movs	r0, #75	; 0x4b
 8000cca:	f000 f8d5 	bl	8000e78 <BMM150_Write8>
	Sdelay(20);
 8000cce:	2014      	movs	r0, #20
 8000cd0:	f7ff ffd7 	bl	8000c82 <Sdelay>
	BMM150_Write8(BMM150_POWER_CONTROL_ADDR, 0x01);
 8000cd4:	2101      	movs	r1, #1
 8000cd6:	204b      	movs	r0, #75	; 0x4b
 8000cd8:	f000 f8ce 	bl	8000e78 <BMM150_Write8>
	Sdelay(20);
 8000cdc:	2014      	movs	r0, #20
 8000cde:	f7ff ffd0 	bl	8000c82 <Sdelay>
	BMM150_Read8(BMM150_CHIP_ID_ADDR);
 8000ce2:	2040      	movs	r0, #64	; 0x40
 8000ce4:	f000 f80c 	bl	8000d00 <BMM150_Read8>
	Sdelay(20);
 8000ce8:	2014      	movs	r0, #20
 8000cea:	f7ff ffca 	bl	8000c82 <Sdelay>
	BMM150_Write8(BMM150_OP_MODE_ADDR, 0x00);
 8000cee:	2100      	movs	r1, #0
 8000cf0:	204c      	movs	r0, #76	; 0x4c
 8000cf2:	f000 f8c1 	bl	8000e78 <BMM150_Write8>
	Sdelay(20);
 8000cf6:	2014      	movs	r0, #20
 8000cf8:	f7ff ffc3 	bl	8000c82 <Sdelay>

}
 8000cfc:	bf00      	nop
 8000cfe:	bd80      	pop	{r7, pc}

08000d00 <BMM150_Read8>:

uint8_t BMM150_Read8(uint8_t reg)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b085      	sub	sp, #20
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	4603      	mov	r3, r0
 8000d08:	71fb      	strb	r3, [r7, #7]

	uint8_t data = 0;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	73fb      	strb	r3, [r7, #15]

	while (!(SPI2->SR & SPI_SR_TXE));
 8000d0e:	bf00      	nop
 8000d10:	4b28      	ldr	r3, [pc, #160]	; (8000db4 <BMM150_Read8+0xb4>)
 8000d12:	689b      	ldr	r3, [r3, #8]
 8000d14:	f003 0302 	and.w	r3, r3, #2
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d0f9      	beq.n	8000d10 <BMM150_Read8+0x10>
	CS12_LOW;
 8000d1c:	4b26      	ldr	r3, [pc, #152]	; (8000db8 <BMM150_Read8+0xb8>)
 8000d1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000d22:	611a      	str	r2, [r3, #16]
	SPI2->DR = (reg | 0x80);
 8000d24:	4a23      	ldr	r2, [pc, #140]	; (8000db4 <BMM150_Read8+0xb4>)
 8000d26:	79fb      	ldrb	r3, [r7, #7]
 8000d28:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	60d3      	str	r3, [r2, #12]

	while (!(SPI2->SR & SPI_SR_RXNE));
 8000d30:	bf00      	nop
 8000d32:	4b20      	ldr	r3, [pc, #128]	; (8000db4 <BMM150_Read8+0xb4>)
 8000d34:	689b      	ldr	r3, [r3, #8]
 8000d36:	f003 0301 	and.w	r3, r3, #1
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d0f9      	beq.n	8000d32 <BMM150_Read8+0x32>
	SPI2->DR;	//фиктивное чтение,по идее не нужно, но без него не работает
 8000d3e:	4b1d      	ldr	r3, [pc, #116]	; (8000db4 <BMM150_Read8+0xb4>)
 8000d40:	68db      	ldr	r3, [r3, #12]

	while (!(SPI2->SR & SPI_SR_TXE));
 8000d42:	bf00      	nop
 8000d44:	4b1b      	ldr	r3, [pc, #108]	; (8000db4 <BMM150_Read8+0xb4>)
 8000d46:	689b      	ldr	r3, [r3, #8]
 8000d48:	f003 0302 	and.w	r3, r3, #2
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d0f9      	beq.n	8000d44 <BMM150_Read8+0x44>
	SPI2->DR = 0x00;
 8000d50:	4b18      	ldr	r3, [pc, #96]	; (8000db4 <BMM150_Read8+0xb4>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	60da      	str	r2, [r3, #12]

	while (!(SPI2->SR & SPI_SR_RXNE));
 8000d56:	bf00      	nop
 8000d58:	4b16      	ldr	r3, [pc, #88]	; (8000db4 <BMM150_Read8+0xb4>)
 8000d5a:	689b      	ldr	r3, [r3, #8]
 8000d5c:	f003 0301 	and.w	r3, r3, #1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d0f9      	beq.n	8000d58 <BMM150_Read8+0x58>
	SPI2->DR;	//фиктивное чтение,по идее не нужно, но без него не работает
 8000d64:	4b13      	ldr	r3, [pc, #76]	; (8000db4 <BMM150_Read8+0xb4>)
 8000d66:	68db      	ldr	r3, [r3, #12]

	while (!(SPI2->SR & SPI_SR_TXE));
 8000d68:	bf00      	nop
 8000d6a:	4b12      	ldr	r3, [pc, #72]	; (8000db4 <BMM150_Read8+0xb4>)
 8000d6c:	689b      	ldr	r3, [r3, #8]
 8000d6e:	f003 0302 	and.w	r3, r3, #2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d0f9      	beq.n	8000d6a <BMM150_Read8+0x6a>
	SPI2->DR = 0x00;
 8000d76:	4b0f      	ldr	r3, [pc, #60]	; (8000db4 <BMM150_Read8+0xb4>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	60da      	str	r2, [r3, #12]

	while (!(SPI2->SR & SPI_SR_RXNE));
 8000d7c:	bf00      	nop
 8000d7e:	4b0d      	ldr	r3, [pc, #52]	; (8000db4 <BMM150_Read8+0xb4>)
 8000d80:	689b      	ldr	r3, [r3, #8]
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d0f9      	beq.n	8000d7e <BMM150_Read8+0x7e>
	data = SPI2->DR;
 8000d8a:	4b0a      	ldr	r3, [pc, #40]	; (8000db4 <BMM150_Read8+0xb4>)
 8000d8c:	68db      	ldr	r3, [r3, #12]
 8000d8e:	73fb      	strb	r3, [r7, #15]


	while ((SPI2->SR & SPI_SR_BSY));
 8000d90:	bf00      	nop
 8000d92:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <BMM150_Read8+0xb4>)
 8000d94:	689b      	ldr	r3, [r3, #8]
 8000d96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d1f9      	bne.n	8000d92 <BMM150_Read8+0x92>
	CS12_HIGH;
 8000d9e:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <BMM150_Read8+0xb8>)
 8000da0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000da4:	611a      	str	r2, [r3, #16]

	return data;
 8000da6:	7bfb      	ldrb	r3, [r7, #15]

}
 8000da8:	4618      	mov	r0, r3
 8000daa:	3714      	adds	r7, #20
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bc80      	pop	{r7}
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	40003800 	.word	0x40003800
 8000db8:	40010c00 	.word	0x40010c00

08000dbc <BMM150_Read8int>:

int8_t BMM150_Read8int(uint8_t reg)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	71fb      	strb	r3, [r7, #7]
	int8_t data = 0;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	73fb      	strb	r3, [r7, #15]

	while (!(SPI2->SR & SPI_SR_TXE));
 8000dca:	bf00      	nop
 8000dcc:	4b28      	ldr	r3, [pc, #160]	; (8000e70 <BMM150_Read8int+0xb4>)
 8000dce:	689b      	ldr	r3, [r3, #8]
 8000dd0:	f003 0302 	and.w	r3, r3, #2
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d0f9      	beq.n	8000dcc <BMM150_Read8int+0x10>
	CS12_LOW;
 8000dd8:	4b26      	ldr	r3, [pc, #152]	; (8000e74 <BMM150_Read8int+0xb8>)
 8000dda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000dde:	611a      	str	r2, [r3, #16]
	SPI2->DR = (reg | 0x80);
 8000de0:	4a23      	ldr	r2, [pc, #140]	; (8000e70 <BMM150_Read8int+0xb4>)
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	60d3      	str	r3, [r2, #12]

	while (!(SPI2->SR & SPI_SR_RXNE));
 8000dec:	bf00      	nop
 8000dee:	4b20      	ldr	r3, [pc, #128]	; (8000e70 <BMM150_Read8int+0xb4>)
 8000df0:	689b      	ldr	r3, [r3, #8]
 8000df2:	f003 0301 	and.w	r3, r3, #1
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d0f9      	beq.n	8000dee <BMM150_Read8int+0x32>
	SPI2->DR;	//фиктивное чтение,по идее не нужно, но без него не работает
 8000dfa:	4b1d      	ldr	r3, [pc, #116]	; (8000e70 <BMM150_Read8int+0xb4>)
 8000dfc:	68db      	ldr	r3, [r3, #12]

	while (!(SPI2->SR & SPI_SR_TXE));
 8000dfe:	bf00      	nop
 8000e00:	4b1b      	ldr	r3, [pc, #108]	; (8000e70 <BMM150_Read8int+0xb4>)
 8000e02:	689b      	ldr	r3, [r3, #8]
 8000e04:	f003 0302 	and.w	r3, r3, #2
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d0f9      	beq.n	8000e00 <BMM150_Read8int+0x44>
	SPI2->DR = 0x00;
 8000e0c:	4b18      	ldr	r3, [pc, #96]	; (8000e70 <BMM150_Read8int+0xb4>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	60da      	str	r2, [r3, #12]

	while (!(SPI2->SR & SPI_SR_RXNE));
 8000e12:	bf00      	nop
 8000e14:	4b16      	ldr	r3, [pc, #88]	; (8000e70 <BMM150_Read8int+0xb4>)
 8000e16:	689b      	ldr	r3, [r3, #8]
 8000e18:	f003 0301 	and.w	r3, r3, #1
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d0f9      	beq.n	8000e14 <BMM150_Read8int+0x58>
	SPI2->DR;	//фиктивное чтение,по идее не нужно, но без него не работает
 8000e20:	4b13      	ldr	r3, [pc, #76]	; (8000e70 <BMM150_Read8int+0xb4>)
 8000e22:	68db      	ldr	r3, [r3, #12]

	while (!(SPI2->SR & SPI_SR_TXE));
 8000e24:	bf00      	nop
 8000e26:	4b12      	ldr	r3, [pc, #72]	; (8000e70 <BMM150_Read8int+0xb4>)
 8000e28:	689b      	ldr	r3, [r3, #8]
 8000e2a:	f003 0302 	and.w	r3, r3, #2
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d0f9      	beq.n	8000e26 <BMM150_Read8int+0x6a>
	SPI2->DR = 0x00;
 8000e32:	4b0f      	ldr	r3, [pc, #60]	; (8000e70 <BMM150_Read8int+0xb4>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	60da      	str	r2, [r3, #12]

	while (!(SPI2->SR & SPI_SR_RXNE));
 8000e38:	bf00      	nop
 8000e3a:	4b0d      	ldr	r3, [pc, #52]	; (8000e70 <BMM150_Read8int+0xb4>)
 8000e3c:	689b      	ldr	r3, [r3, #8]
 8000e3e:	f003 0301 	and.w	r3, r3, #1
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d0f9      	beq.n	8000e3a <BMM150_Read8int+0x7e>
	data = SPI2->DR;
 8000e46:	4b0a      	ldr	r3, [pc, #40]	; (8000e70 <BMM150_Read8int+0xb4>)
 8000e48:	68db      	ldr	r3, [r3, #12]
 8000e4a:	73fb      	strb	r3, [r7, #15]


	while ((SPI2->SR & SPI_SR_BSY));
 8000e4c:	bf00      	nop
 8000e4e:	4b08      	ldr	r3, [pc, #32]	; (8000e70 <BMM150_Read8int+0xb4>)
 8000e50:	689b      	ldr	r3, [r3, #8]
 8000e52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d1f9      	bne.n	8000e4e <BMM150_Read8int+0x92>
	CS12_HIGH;
 8000e5a:	4b06      	ldr	r3, [pc, #24]	; (8000e74 <BMM150_Read8int+0xb8>)
 8000e5c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000e60:	611a      	str	r2, [r3, #16]

	return data;
 8000e62:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3714      	adds	r7, #20
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bc80      	pop	{r7}
 8000e6e:	4770      	bx	lr
 8000e70:	40003800 	.word	0x40003800
 8000e74:	40010c00 	.word	0x40010c00

08000e78 <BMM150_Write8>:


uint8_t BMM150_Write8(uint8_t reg, uint8_t value)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	460a      	mov	r2, r1
 8000e82:	71fb      	strb	r3, [r7, #7]
 8000e84:	4613      	mov	r3, r2
 8000e86:	71bb      	strb	r3, [r7, #6]

	while (!(SPI2->SR & SPI_SR_TXE));
 8000e88:	bf00      	nop
 8000e8a:	4b14      	ldr	r3, [pc, #80]	; (8000edc <BMM150_Write8+0x64>)
 8000e8c:	689b      	ldr	r3, [r3, #8]
 8000e8e:	f003 0302 	and.w	r3, r3, #2
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d0f9      	beq.n	8000e8a <BMM150_Write8+0x12>
	CS12_LOW;
 8000e96:	4b12      	ldr	r3, [pc, #72]	; (8000ee0 <BMM150_Write8+0x68>)
 8000e98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e9c:	611a      	str	r2, [r3, #16]
	SPI2->DR = reg;
 8000e9e:	4a0f      	ldr	r2, [pc, #60]	; (8000edc <BMM150_Write8+0x64>)
 8000ea0:	79fb      	ldrb	r3, [r7, #7]
 8000ea2:	60d3      	str	r3, [r2, #12]

	while (!(SPI2->SR & SPI_SR_TXE));
 8000ea4:	bf00      	nop
 8000ea6:	4b0d      	ldr	r3, [pc, #52]	; (8000edc <BMM150_Write8+0x64>)
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	f003 0302 	and.w	r3, r3, #2
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d0f9      	beq.n	8000ea6 <BMM150_Write8+0x2e>
	SPI2->DR = value;
 8000eb2:	4a0a      	ldr	r2, [pc, #40]	; (8000edc <BMM150_Write8+0x64>)
 8000eb4:	79bb      	ldrb	r3, [r7, #6]
 8000eb6:	60d3      	str	r3, [r2, #12]

	while ((SPI2->SR & SPI_SR_BSY));
 8000eb8:	bf00      	nop
 8000eba:	4b08      	ldr	r3, [pc, #32]	; (8000edc <BMM150_Write8+0x64>)
 8000ebc:	689b      	ldr	r3, [r3, #8]
 8000ebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d1f9      	bne.n	8000eba <BMM150_Write8+0x42>
	CS12_HIGH;
 8000ec6:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <BMM150_Write8+0x68>)
 8000ec8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000ecc:	611a      	str	r2, [r3, #16]

	return 1;
 8000ece:	2301      	movs	r3, #1
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bc80      	pop	{r7}
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	40003800 	.word	0x40003800
 8000ee0:	40010c00 	.word	0x40010c00

08000ee4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	6039      	str	r1, [r7, #0]
 8000eee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	da0b      	bge.n	8000f10 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ef8:	490d      	ldr	r1, [pc, #52]	; (8000f30 <NVIC_SetPriority+0x4c>)
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	f003 030f 	and.w	r3, r3, #15
 8000f00:	3b04      	subs	r3, #4
 8000f02:	683a      	ldr	r2, [r7, #0]
 8000f04:	b2d2      	uxtb	r2, r2
 8000f06:	0112      	lsls	r2, r2, #4
 8000f08:	b2d2      	uxtb	r2, r2
 8000f0a:	440b      	add	r3, r1
 8000f0c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f0e:	e009      	b.n	8000f24 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f10:	4908      	ldr	r1, [pc, #32]	; (8000f34 <NVIC_SetPriority+0x50>)
 8000f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f16:	683a      	ldr	r2, [r7, #0]
 8000f18:	b2d2      	uxtb	r2, r2
 8000f1a:	0112      	lsls	r2, r2, #4
 8000f1c:	b2d2      	uxtb	r2, r2
 8000f1e:	440b      	add	r3, r1
 8000f20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	e000ed00 	.word	0xe000ed00
 8000f34:	e000e100 	.word	0xe000e100

08000f38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	3b01      	subs	r3, #1
 8000f44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f48:	d301      	bcc.n	8000f4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	e00f      	b.n	8000f6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f4e:	4a0a      	ldr	r2, [pc, #40]	; (8000f78 <SysTick_Config+0x40>)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	3b01      	subs	r3, #1
 8000f54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f56:	210f      	movs	r1, #15
 8000f58:	f04f 30ff 	mov.w	r0, #4294967295
 8000f5c:	f7ff ffc2 	bl	8000ee4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f60:	4b05      	ldr	r3, [pc, #20]	; (8000f78 <SysTick_Config+0x40>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f66:	4b04      	ldr	r3, [pc, #16]	; (8000f78 <SysTick_Config+0x40>)
 8000f68:	2207      	movs	r2, #7
 8000f6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f6c:	2300      	movs	r3, #0
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	e000e010 	.word	0xe000e010

08000f7c <SysTick_Init>:
//https://themagicsmoke.ru/courses/stm32/systick.html
/******************************************************Defines*************************************************/

volatile uint32_t ticks_delay = 0;

void SysTick_Init(void){
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0

	SystemCoreClockUpdate();
 8000f80:	f7ff f91a 	bl	80001b8 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock/100000 - 1); //10 us
 8000f84:	4b06      	ldr	r3, [pc, #24]	; (8000fa0 <SysTick_Init+0x24>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	095b      	lsrs	r3, r3, #5
 8000f8a:	4a06      	ldr	r2, [pc, #24]	; (8000fa4 <SysTick_Init+0x28>)
 8000f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8000f90:	09db      	lsrs	r3, r3, #7
 8000f92:	3b01      	subs	r3, #1
 8000f94:	4618      	mov	r0, r3
 8000f96:	f7ff ffcf 	bl	8000f38 <SysTick_Config>

}
 8000f9a:	bf00      	nop
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	20000004 	.word	0x20000004
 8000fa4:	0a7c5ac5 	.word	0x0a7c5ac5

08000fa8 <delay>:

void delay(const uint32_t milliseconds) {
 8000fa8:	b480      	push	{r7}
 8000faa:	b085      	sub	sp, #20
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
    uint32_t start = ticks_delay;
 8000fb0:	4b07      	ldr	r3, [pc, #28]	; (8000fd0 <delay+0x28>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	60fb      	str	r3, [r7, #12]
    while((ticks_delay - start) < milliseconds);
 8000fb6:	bf00      	nop
 8000fb8:	4b05      	ldr	r3, [pc, #20]	; (8000fd0 <delay+0x28>)
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	1ad2      	subs	r2, r2, r3
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	d3f8      	bcc.n	8000fb8 <delay+0x10>
}
 8000fc6:	bf00      	nop
 8000fc8:	3714      	adds	r7, #20
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bc80      	pop	{r7}
 8000fce:	4770      	bx	lr
 8000fd0:	20000090 	.word	0x20000090

08000fd4 <SPI1_Init>:

/******************************************************Use Function*************************************************/


void SPI1_Init(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0

	RCC->APB2ENR |= (RCC_APB2ENR_SPI1EN | RCC_APB2ENR_AFIOEN);
 8000fd8:	4a35      	ldr	r2, [pc, #212]	; (80010b0 <SPI1_Init+0xdc>)
 8000fda:	4b35      	ldr	r3, [pc, #212]	; (80010b0 <SPI1_Init+0xdc>)
 8000fdc:	699b      	ldr	r3, [r3, #24]
 8000fde:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fe2:	f043 0301 	orr.w	r3, r3, #1
 8000fe6:	6193      	str	r3, [r2, #24]
	RCC->AHBENR |= RCC_AHBENR_DMA1EN;
 8000fe8:	4a31      	ldr	r2, [pc, #196]	; (80010b0 <SPI1_Init+0xdc>)
 8000fea:	4b31      	ldr	r3, [pc, #196]	; (80010b0 <SPI1_Init+0xdc>)
 8000fec:	695b      	ldr	r3, [r3, #20]
 8000fee:	f043 0301 	orr.w	r3, r3, #1
 8000ff2:	6153      	str	r3, [r2, #20]

	SPI1->CR1 &= ~SPI_CR1_SPE;                	// Disable SPI1
 8000ff4:	4a2f      	ldr	r2, [pc, #188]	; (80010b4 <SPI1_Init+0xe0>)
 8000ff6:	4b2f      	ldr	r3, [pc, #188]	; (80010b4 <SPI1_Init+0xe0>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000ffe:	6013      	str	r3, [r2, #0]

	SPI1->CR1 &= ~SPI_CR1_DFF;                	// 8 bit data
 8001000:	4a2c      	ldr	r2, [pc, #176]	; (80010b4 <SPI1_Init+0xe0>)
 8001002:	4b2c      	ldr	r3, [pc, #176]	; (80010b4 <SPI1_Init+0xe0>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800100a:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &= ~SPI_CR1_BIDIMODE;           	// 4 wire
 800100c:	4a29      	ldr	r2, [pc, #164]	; (80010b4 <SPI1_Init+0xe0>)
 800100e:	4b29      	ldr	r3, [pc, #164]	; (80010b4 <SPI1_Init+0xe0>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001016:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &= ~SPI_CR1_RXONLY;             	// write and read, else only read
 8001018:	4a26      	ldr	r2, [pc, #152]	; (80010b4 <SPI1_Init+0xe0>)
 800101a:	4b26      	ldr	r3, [pc, #152]	; (80010b4 <SPI1_Init+0xe0>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001022:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &= ~SPI_CR1_LSBFIRST;           	// MSB will be first
 8001024:	4a23      	ldr	r2, [pc, #140]	; (80010b4 <SPI1_Init+0xe0>)
 8001026:	4b23      	ldr	r3, [pc, #140]	; (80010b4 <SPI1_Init+0xe0>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800102e:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= (SPI_CR1_SSM | SPI_CR1_SSI);	// Software slave management & Internal slave select
 8001030:	4a20      	ldr	r2, [pc, #128]	; (80010b4 <SPI1_Init+0xe0>)
 8001032:	4b20      	ldr	r3, [pc, #128]	; (80010b4 <SPI1_Init+0xe0>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800103a:	6013      	str	r3, [r2, #0]

	SPI1->CR1 &= ~SPI_CR1_BR;                	//Baud rate = Fpclk/32 = 12 MHz / 4 = 3 MHz
 800103c:	4a1d      	ldr	r2, [pc, #116]	; (80010b4 <SPI1_Init+0xe0>)
 800103e:	4b1d      	ldr	r3, [pc, #116]	; (80010b4 <SPI1_Init+0xe0>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8001046:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |=  SPI_CR1_BR_0;
 8001048:	4a1a      	ldr	r2, [pc, #104]	; (80010b4 <SPI1_Init+0xe0>)
 800104a:	4b1a      	ldr	r3, [pc, #104]	; (80010b4 <SPI1_Init+0xe0>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f043 0308 	orr.w	r3, r3, #8
 8001052:	6013      	str	r3, [r2, #0]

	SPI1->CR1 |=  SPI_CR1_MSTR;               	// Mode Master
 8001054:	4a17      	ldr	r2, [pc, #92]	; (80010b4 <SPI1_Init+0xe0>)
 8001056:	4b17      	ldr	r3, [pc, #92]	; (80010b4 <SPI1_Init+0xe0>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f043 0304 	orr.w	r3, r3, #4
 800105e:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |=  SPI_CR1_CPOL;              	// Polarity clk signal CPOL = 1;
 8001060:	4a14      	ldr	r2, [pc, #80]	; (80010b4 <SPI1_Init+0xe0>)
 8001062:	4b14      	ldr	r3, [pc, #80]	; (80010b4 <SPI1_Init+0xe0>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f043 0302 	orr.w	r3, r3, #2
 800106a:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |=  SPI_CR1_CPHA;               	// Phase clk signal    CPHA = 1;
 800106c:	4a11      	ldr	r2, [pc, #68]	; (80010b4 <SPI1_Init+0xe0>)
 800106e:	4b11      	ldr	r3, [pc, #68]	; (80010b4 <SPI1_Init+0xe0>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f043 0301 	orr.w	r3, r3, #1
 8001076:	6013      	str	r3, [r2, #0]

	SPI1->CR2 |= (SPI_CR2_TXEIE | SPI_CR2_RXNEIE);
 8001078:	4a0e      	ldr	r2, [pc, #56]	; (80010b4 <SPI1_Init+0xe0>)
 800107a:	4b0e      	ldr	r3, [pc, #56]	; (80010b4 <SPI1_Init+0xe0>)
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001082:	6053      	str	r3, [r2, #4]

	SPI1->CR2 |= 1<<SPI_CR2_TXDMAEN_Pos;
 8001084:	4a0b      	ldr	r2, [pc, #44]	; (80010b4 <SPI1_Init+0xe0>)
 8001086:	4b0b      	ldr	r3, [pc, #44]	; (80010b4 <SPI1_Init+0xe0>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f043 0302 	orr.w	r3, r3, #2
 800108e:	6053      	str	r3, [r2, #4]
	SPI1->CR2 |= 1<<SPI_CR2_RXDMAEN_Pos;
 8001090:	4a08      	ldr	r2, [pc, #32]	; (80010b4 <SPI1_Init+0xe0>)
 8001092:	4b08      	ldr	r3, [pc, #32]	; (80010b4 <SPI1_Init+0xe0>)
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	f043 0301 	orr.w	r3, r3, #1
 800109a:	6053      	str	r3, [r2, #4]

	SPI1->CR1 |= SPI_CR1_SPE;                	//Enable SPI1
 800109c:	4a05      	ldr	r2, [pc, #20]	; (80010b4 <SPI1_Init+0xe0>)
 800109e:	4b05      	ldr	r3, [pc, #20]	; (80010b4 <SPI1_Init+0xe0>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010a6:	6013      	str	r3, [r2, #0]
}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bc80      	pop	{r7}
 80010ae:	4770      	bx	lr
 80010b0:	40021000 	.word	0x40021000
 80010b4:	40013000 	.word	0x40013000

080010b8 <SPI2_Init>:

void SPI2_Init(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0

	RCC->APB1ENR |= RCC_APB1ENR_SPI2EN;
 80010bc:	4a37      	ldr	r2, [pc, #220]	; (800119c <SPI2_Init+0xe4>)
 80010be:	4b37      	ldr	r3, [pc, #220]	; (800119c <SPI2_Init+0xe4>)
 80010c0:	69db      	ldr	r3, [r3, #28]
 80010c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010c6:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
 80010c8:	4a34      	ldr	r2, [pc, #208]	; (800119c <SPI2_Init+0xe4>)
 80010ca:	4b34      	ldr	r3, [pc, #208]	; (800119c <SPI2_Init+0xe4>)
 80010cc:	699b      	ldr	r3, [r3, #24]
 80010ce:	f043 0301 	orr.w	r3, r3, #1
 80010d2:	6193      	str	r3, [r2, #24]
	RCC->AHBENR  |= RCC_AHBENR_DMA1EN;
 80010d4:	4a31      	ldr	r2, [pc, #196]	; (800119c <SPI2_Init+0xe4>)
 80010d6:	4b31      	ldr	r3, [pc, #196]	; (800119c <SPI2_Init+0xe4>)
 80010d8:	695b      	ldr	r3, [r3, #20]
 80010da:	f043 0301 	orr.w	r3, r3, #1
 80010de:	6153      	str	r3, [r2, #20]

	SPI2->CR1 &= ~SPI_CR1_SPE;                	// Disable SPI2
 80010e0:	4a2f      	ldr	r2, [pc, #188]	; (80011a0 <SPI2_Init+0xe8>)
 80010e2:	4b2f      	ldr	r3, [pc, #188]	; (80011a0 <SPI2_Init+0xe8>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80010ea:	6013      	str	r3, [r2, #0]

	SPI2->CR1 &= ~SPI_CR1_DFF;                	// 8 bit data
 80010ec:	4a2c      	ldr	r2, [pc, #176]	; (80011a0 <SPI2_Init+0xe8>)
 80010ee:	4b2c      	ldr	r3, [pc, #176]	; (80011a0 <SPI2_Init+0xe8>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80010f6:	6013      	str	r3, [r2, #0]
	SPI2->CR1 &= ~SPI_CR1_BIDIMODE;           	// 4 wire
 80010f8:	4a29      	ldr	r2, [pc, #164]	; (80011a0 <SPI2_Init+0xe8>)
 80010fa:	4b29      	ldr	r3, [pc, #164]	; (80011a0 <SPI2_Init+0xe8>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001102:	6013      	str	r3, [r2, #0]
	SPI2->CR1 &= ~SPI_CR1_RXONLY;             	// write and read, else only read
 8001104:	4a26      	ldr	r2, [pc, #152]	; (80011a0 <SPI2_Init+0xe8>)
 8001106:	4b26      	ldr	r3, [pc, #152]	; (80011a0 <SPI2_Init+0xe8>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800110e:	6013      	str	r3, [r2, #0]
	SPI2->CR1 &= ~SPI_CR1_LSBFIRST;           	// MSB will be first
 8001110:	4a23      	ldr	r2, [pc, #140]	; (80011a0 <SPI2_Init+0xe8>)
 8001112:	4b23      	ldr	r3, [pc, #140]	; (80011a0 <SPI2_Init+0xe8>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800111a:	6013      	str	r3, [r2, #0]
	SPI2->CR1 |= (SPI_CR1_SSM | SPI_CR1_SSI);	// Software slave management & Internal slave select
 800111c:	4a20      	ldr	r2, [pc, #128]	; (80011a0 <SPI2_Init+0xe8>)
 800111e:	4b20      	ldr	r3, [pc, #128]	; (80011a0 <SPI2_Init+0xe8>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001126:	6013      	str	r3, [r2, #0]
	SPI2->CR1 &= ~SPI_CR1_BR;                	// Baud rate = Fpclk/32 = 24 MHz / 8 = 3 MHz
 8001128:	4a1d      	ldr	r2, [pc, #116]	; (80011a0 <SPI2_Init+0xe8>)
 800112a:	4b1d      	ldr	r3, [pc, #116]	; (80011a0 <SPI2_Init+0xe8>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8001132:	6013      	str	r3, [r2, #0]
	SPI2->CR1 |=  SPI_CR1_BR_1;
 8001134:	4a1a      	ldr	r2, [pc, #104]	; (80011a0 <SPI2_Init+0xe8>)
 8001136:	4b1a      	ldr	r3, [pc, #104]	; (80011a0 <SPI2_Init+0xe8>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f043 0310 	orr.w	r3, r3, #16
 800113e:	6013      	str	r3, [r2, #0]
	SPI2->CR1 |=  SPI_CR1_MSTR;               	// Mode Master
 8001140:	4a17      	ldr	r2, [pc, #92]	; (80011a0 <SPI2_Init+0xe8>)
 8001142:	4b17      	ldr	r3, [pc, #92]	; (80011a0 <SPI2_Init+0xe8>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f043 0304 	orr.w	r3, r3, #4
 800114a:	6013      	str	r3, [r2, #0]
	SPI2->CR1 |=  SPI_CR1_CPOL;              	// Polarity clk signal CPOL = 1;
 800114c:	4a14      	ldr	r2, [pc, #80]	; (80011a0 <SPI2_Init+0xe8>)
 800114e:	4b14      	ldr	r3, [pc, #80]	; (80011a0 <SPI2_Init+0xe8>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f043 0302 	orr.w	r3, r3, #2
 8001156:	6013      	str	r3, [r2, #0]
	SPI2->CR1 |=  SPI_CR1_CPHA;               	// Phase clk signal    CPHA = 1;
 8001158:	4a11      	ldr	r2, [pc, #68]	; (80011a0 <SPI2_Init+0xe8>)
 800115a:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <SPI2_Init+0xe8>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f043 0301 	orr.w	r3, r3, #1
 8001162:	6013      	str	r3, [r2, #0]

	SPI2->CR2 |= (SPI_CR2_TXEIE | SPI_CR2_RXNEIE);
 8001164:	4a0e      	ldr	r2, [pc, #56]	; (80011a0 <SPI2_Init+0xe8>)
 8001166:	4b0e      	ldr	r3, [pc, #56]	; (80011a0 <SPI2_Init+0xe8>)
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800116e:	6053      	str	r3, [r2, #4]

	SPI2->CR2 |= 1<<SPI_CR2_TXDMAEN_Pos;
 8001170:	4a0b      	ldr	r2, [pc, #44]	; (80011a0 <SPI2_Init+0xe8>)
 8001172:	4b0b      	ldr	r3, [pc, #44]	; (80011a0 <SPI2_Init+0xe8>)
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f043 0302 	orr.w	r3, r3, #2
 800117a:	6053      	str	r3, [r2, #4]
	SPI2->CR2 |= 1<<SPI_CR2_RXDMAEN_Pos;
 800117c:	4a08      	ldr	r2, [pc, #32]	; (80011a0 <SPI2_Init+0xe8>)
 800117e:	4b08      	ldr	r3, [pc, #32]	; (80011a0 <SPI2_Init+0xe8>)
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	f043 0301 	orr.w	r3, r3, #1
 8001186:	6053      	str	r3, [r2, #4]

	SPI2->CR1 |= SPI_CR1_SPE;                //Enable SPI2
 8001188:	4a05      	ldr	r2, [pc, #20]	; (80011a0 <SPI2_Init+0xe8>)
 800118a:	4b05      	ldr	r3, [pc, #20]	; (80011a0 <SPI2_Init+0xe8>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001192:	6013      	str	r3, [r2, #0]
}
 8001194:	bf00      	nop
 8001196:	46bd      	mov	sp, r7
 8001198:	bc80      	pop	{r7}
 800119a:	4770      	bx	lr
 800119c:	40021000 	.word	0x40021000
 80011a0:	40003800 	.word	0x40003800

080011a4 <SPI1_DMA_Send>:

void SPI1_DMA_Send(uint8_t *data, uint16_t len)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	460b      	mov	r3, r1
 80011ae:	807b      	strh	r3, [r7, #2]
  //отключаем канал DMA после предыдущей передачи данных
  DMA1_Channel3->CCR &= ~(1 << DMA_CCR_EN_Pos);
 80011b0:	4a0e      	ldr	r2, [pc, #56]	; (80011ec <SPI1_DMA_Send+0x48>)
 80011b2:	4b0e      	ldr	r3, [pc, #56]	; (80011ec <SPI1_DMA_Send+0x48>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f023 0301 	bic.w	r3, r3, #1
 80011ba:	6013      	str	r3, [r2, #0]

  DMA1_Channel3->CPAR = (uint32_t)(&SPI1->DR); 		//заносим адрес регистра DR в CPAR
 80011bc:	4b0b      	ldr	r3, [pc, #44]	; (80011ec <SPI1_DMA_Send+0x48>)
 80011be:	4a0c      	ldr	r2, [pc, #48]	; (80011f0 <SPI1_DMA_Send+0x4c>)
 80011c0:	609a      	str	r2, [r3, #8]
  DMA1_Channel3->CMAR = (uint32_t)data; 			//заносим адрес данных в регистр CMAR
 80011c2:	4a0a      	ldr	r2, [pc, #40]	; (80011ec <SPI1_DMA_Send+0x48>)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	60d3      	str	r3, [r2, #12]
  DMA1_Channel3->CNDTR = len; 						//количество передаваемых данных
 80011c8:	4a08      	ldr	r2, [pc, #32]	; (80011ec <SPI1_DMA_Send+0x48>)
 80011ca:	887b      	ldrh	r3, [r7, #2]
 80011cc:	6053      	str	r3, [r2, #4]

  //Настройка канала DMA
  DMA1_Channel3->CCR = 0 << DMA_CCR_MEM2MEM_Pos 	//режим MEM2MEM отключен
 80011ce:	4b07      	ldr	r3, [pc, #28]	; (80011ec <SPI1_DMA_Send+0x48>)
 80011d0:	2290      	movs	r2, #144	; 0x90
 80011d2:	601a      	str	r2, [r3, #0]
    | 1 << DMA_CCR_MINC_Pos 						//Включить инкремент адреса памяти
    | 0 << DMA_CCR_PINC_Pos 						//Инкремент адреса периферии отключен
    | 0 << DMA_CCR_CIRC_Pos 						//кольцевой режим отключен
    | 1 << DMA_CCR_DIR_Pos;  						//1 - из памяти в периферию

  DMA1_Channel3->CCR |= 1 << DMA_CCR_EN_Pos; 		//включаем передачу данных
 80011d4:	4a05      	ldr	r2, [pc, #20]	; (80011ec <SPI1_DMA_Send+0x48>)
 80011d6:	4b05      	ldr	r3, [pc, #20]	; (80011ec <SPI1_DMA_Send+0x48>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f043 0301 	orr.w	r3, r3, #1
 80011de:	6013      	str	r3, [r2, #0]
}
 80011e0:	bf00      	nop
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bc80      	pop	{r7}
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	40020030 	.word	0x40020030
 80011f0:	4001300c 	.word	0x4001300c

080011f4 <SPI1_DMA_Receive>:

void SPI1_DMA_Receive(uint8_t reg, uint8_t *buf, uint16_t len)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4603      	mov	r3, r0
 80011fc:	6039      	str	r1, [r7, #0]
 80011fe:	71fb      	strb	r3, [r7, #7]
 8001200:	4613      	mov	r3, r2
 8001202:	80bb      	strh	r3, [r7, #4]
  static uint8_t _filler = 0x00;
//  while (!(SPI1->SR & SPI_SR_TXE));
  GPIOA->BSRR = GPIO_BSRR_BS4;						//CS_HIGH
 8001204:	4b27      	ldr	r3, [pc, #156]	; (80012a4 <SPI1_DMA_Receive+0xb0>)
 8001206:	2210      	movs	r2, #16
 8001208:	611a      	str	r2, [r3, #16]

  //отключаем канал DMA после предыдущей передачи данных
  DMA1_Channel2->CCR &= ~(1 << DMA_CCR_EN_Pos);
 800120a:	4a27      	ldr	r2, [pc, #156]	; (80012a8 <SPI1_DMA_Receive+0xb4>)
 800120c:	4b26      	ldr	r3, [pc, #152]	; (80012a8 <SPI1_DMA_Receive+0xb4>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f023 0301 	bic.w	r3, r3, #1
 8001214:	6013      	str	r3, [r2, #0]

  DMA1_Channel2->CPAR = (uint32_t)(&SPI1->DR); 		//заносим адрес регистра DR в CPAR
 8001216:	4b24      	ldr	r3, [pc, #144]	; (80012a8 <SPI1_DMA_Receive+0xb4>)
 8001218:	4a24      	ldr	r2, [pc, #144]	; (80012ac <SPI1_DMA_Receive+0xb8>)
 800121a:	609a      	str	r2, [r3, #8]
  DMA1_Channel2->CMAR = (uint32_t)buf; 				//заносим адрес данных в регистр CMAR
 800121c:	4a22      	ldr	r2, [pc, #136]	; (80012a8 <SPI1_DMA_Receive+0xb4>)
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	60d3      	str	r3, [r2, #12]
  DMA1_Channel2->CNDTR = len;						//количество передаваемых данных
 8001222:	4a21      	ldr	r2, [pc, #132]	; (80012a8 <SPI1_DMA_Receive+0xb4>)
 8001224:	88bb      	ldrh	r3, [r7, #4]
 8001226:	6053      	str	r3, [r2, #4]

  //Настройка канала DMA
  DMA1_Channel2->CCR = 0 << DMA_CCR_MEM2MEM_Pos 	//режим MEM2MEM отключен
 8001228:	4b1f      	ldr	r3, [pc, #124]	; (80012a8 <SPI1_DMA_Receive+0xb4>)
 800122a:	2280      	movs	r2, #128	; 0x80
 800122c:	601a      	str	r2, [r3, #0]
    | 1 << DMA_CCR_MINC_Pos 						//Включить инкремент адреса памяти
    | 0 << DMA_CCR_PINC_Pos 						//Инкремент адреса периферии отключен
    | 0 << DMA_CCR_CIRC_Pos 						//кольцевой режим отключен
    | 0 << DMA_CCR_DIR_Pos;  						//0 - из периферии в память

  DMA1_Channel2->CCR |= 1 << DMA_CCR_EN_Pos; 		//включаем прием данных
 800122e:	4a1e      	ldr	r2, [pc, #120]	; (80012a8 <SPI1_DMA_Receive+0xb4>)
 8001230:	4b1d      	ldr	r3, [pc, #116]	; (80012a8 <SPI1_DMA_Receive+0xb4>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f043 0301 	orr.w	r3, r3, #1
 8001238:	6013      	str	r3, [r2, #0]


  //////////////////////////////////////////////////////////////////////////////
  //нужно чтобы инициировать начало приема данных, иначе spi не работает
  //отключаем канал DMA после предыдущей передачи данных
  DMA1_Channel3->CCR &= ~(1 << DMA_CCR_EN_Pos);
 800123a:	4a1d      	ldr	r2, [pc, #116]	; (80012b0 <SPI1_DMA_Receive+0xbc>)
 800123c:	4b1c      	ldr	r3, [pc, #112]	; (80012b0 <SPI1_DMA_Receive+0xbc>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f023 0301 	bic.w	r3, r3, #1
 8001244:	6013      	str	r3, [r2, #0]

  DMA1_Channel3->CPAR = (uint32_t)(&SPI1->DR); 		//заносим адрес регистра DR в CPAR
 8001246:	4b1a      	ldr	r3, [pc, #104]	; (80012b0 <SPI1_DMA_Receive+0xbc>)
 8001248:	4a18      	ldr	r2, [pc, #96]	; (80012ac <SPI1_DMA_Receive+0xb8>)
 800124a:	609a      	str	r2, [r3, #8]
  DMA1_Channel3->CMAR = (uint32_t)(&_filler); 		//заносим адрес данных в регистр CMAR
 800124c:	4b18      	ldr	r3, [pc, #96]	; (80012b0 <SPI1_DMA_Receive+0xbc>)
 800124e:	4a19      	ldr	r2, [pc, #100]	; (80012b4 <SPI1_DMA_Receive+0xc0>)
 8001250:	60da      	str	r2, [r3, #12]
  DMA1_Channel3->CNDTR = len; 						//количество передаваемых данных
 8001252:	4a17      	ldr	r2, [pc, #92]	; (80012b0 <SPI1_DMA_Receive+0xbc>)
 8001254:	88bb      	ldrh	r3, [r7, #4]
 8001256:	6053      	str	r3, [r2, #4]

  //Настройка канала DMA
  DMA1_Channel3->CCR = 0 << DMA_CCR_MEM2MEM_Pos 	//режим MEM2MEM отключен
 8001258:	4b15      	ldr	r3, [pc, #84]	; (80012b0 <SPI1_DMA_Receive+0xbc>)
 800125a:	2210      	movs	r2, #16
 800125c:	601a      	str	r2, [r3, #0]
    | 0 << DMA_CCR_MINC_Pos 						//Инкремент адреса памяти отключен
    | 0 << DMA_CCR_PINC_Pos 						//Инкремент адреса периферии отключен
    | 0 << DMA_CCR_CIRC_Pos 						//кольцевой режим отключен
    | 1 << DMA_CCR_DIR_Pos;  						//1 - из памяти в периферию

  	while (!(SPI1->SR & SPI_SR_TXE));
 800125e:	bf00      	nop
 8001260:	4b15      	ldr	r3, [pc, #84]	; (80012b8 <SPI1_DMA_Receive+0xc4>)
 8001262:	689b      	ldr	r3, [r3, #8]
 8001264:	f003 0302 	and.w	r3, r3, #2
 8001268:	2b00      	cmp	r3, #0
 800126a:	d0f9      	beq.n	8001260 <SPI1_DMA_Receive+0x6c>
  	GPIOA->BSRR = GPIO_BSRR_BR4; //CS_LOW;
 800126c:	4b0d      	ldr	r3, [pc, #52]	; (80012a4 <SPI1_DMA_Receive+0xb0>)
 800126e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001272:	611a      	str	r2, [r3, #16]
  	SPI1->DR = (reg | 0x80);
 8001274:	4a10      	ldr	r2, [pc, #64]	; (80012b8 <SPI1_DMA_Receive+0xc4>)
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800127c:	b2db      	uxtb	r3, r3
 800127e:	60d3      	str	r3, [r2, #12]
  	while ((SPI1->SR & SPI_SR_BSY));
 8001280:	bf00      	nop
 8001282:	4b0d      	ldr	r3, [pc, #52]	; (80012b8 <SPI1_DMA_Receive+0xc4>)
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800128a:	2b00      	cmp	r3, #0
 800128c:	d1f9      	bne.n	8001282 <SPI1_DMA_Receive+0x8e>

  DMA1_Channel3->CCR |= 1 << DMA_CCR_EN_Pos; 		//Запускаем процесс
 800128e:	4a08      	ldr	r2, [pc, #32]	; (80012b0 <SPI1_DMA_Receive+0xbc>)
 8001290:	4b07      	ldr	r3, [pc, #28]	; (80012b0 <SPI1_DMA_Receive+0xbc>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	6013      	str	r3, [r2, #0]
}
 800129a:	bf00      	nop
 800129c:	370c      	adds	r7, #12
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr
 80012a4:	40010800 	.word	0x40010800
 80012a8:	4002001c 	.word	0x4002001c
 80012ac:	4001300c 	.word	0x4001300c
 80012b0:	40020030 	.word	0x40020030
 80012b4:	20000094 	.word	0x20000094
 80012b8:	40013000 	.word	0x40013000

080012bc <SPI2_DMA_Send>:


void SPI2_DMA_Send(uint8_t *data, uint16_t len)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	460b      	mov	r3, r1
 80012c6:	807b      	strh	r3, [r7, #2]
  //отключаем канал DMA после предыдущей передачи данных
  DMA1_Channel5->CCR &= ~(1 << DMA_CCR_EN_Pos);
 80012c8:	4a0e      	ldr	r2, [pc, #56]	; (8001304 <SPI2_DMA_Send+0x48>)
 80012ca:	4b0e      	ldr	r3, [pc, #56]	; (8001304 <SPI2_DMA_Send+0x48>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f023 0301 	bic.w	r3, r3, #1
 80012d2:	6013      	str	r3, [r2, #0]

  DMA1_Channel5->CPAR = (uint32_t)(&SPI2->DR); 		//заносим адрес регистра DR в CPAR
 80012d4:	4b0b      	ldr	r3, [pc, #44]	; (8001304 <SPI2_DMA_Send+0x48>)
 80012d6:	4a0c      	ldr	r2, [pc, #48]	; (8001308 <SPI2_DMA_Send+0x4c>)
 80012d8:	609a      	str	r2, [r3, #8]
  DMA1_Channel5->CMAR = (uint32_t)data; 			//заносим адрес данных в регистр CMAR
 80012da:	4a0a      	ldr	r2, [pc, #40]	; (8001304 <SPI2_DMA_Send+0x48>)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	60d3      	str	r3, [r2, #12]
  DMA1_Channel5->CNDTR = len; 						//количество передаваемых данных
 80012e0:	4a08      	ldr	r2, [pc, #32]	; (8001304 <SPI2_DMA_Send+0x48>)
 80012e2:	887b      	ldrh	r3, [r7, #2]
 80012e4:	6053      	str	r3, [r2, #4]

  //Настройка канала DMA
  DMA1_Channel5->CCR = 0 << DMA_CCR_MEM2MEM_Pos 	//режим MEM2MEM отключен
 80012e6:	4b07      	ldr	r3, [pc, #28]	; (8001304 <SPI2_DMA_Send+0x48>)
 80012e8:	2290      	movs	r2, #144	; 0x90
 80012ea:	601a      	str	r2, [r3, #0]
    | 1 << DMA_CCR_MINC_Pos 						//Включить инкремент адреса памяти
    | 0 << DMA_CCR_PINC_Pos 						//Инкремент адреса периферии отключен
    | 0 << DMA_CCR_CIRC_Pos 						//кольцевой режим отключен
    | 1 << DMA_CCR_DIR_Pos;  						//1 - из памяти в периферию

	  DMA1_Channel5->CCR |= 1 << DMA_CCR_EN_Pos; 	//включаем передачу данных
 80012ec:	4a05      	ldr	r2, [pc, #20]	; (8001304 <SPI2_DMA_Send+0x48>)
 80012ee:	4b05      	ldr	r3, [pc, #20]	; (8001304 <SPI2_DMA_Send+0x48>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f043 0301 	orr.w	r3, r3, #1
 80012f6:	6013      	str	r3, [r2, #0]
	}
 80012f8:	bf00      	nop
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bc80      	pop	{r7}
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	40020058 	.word	0x40020058
 8001308:	4000380c 	.word	0x4000380c

0800130c <SPI2_DMA_Receive>:

void SPI2_DMA_Receive(uint8_t reg, uint8_t *buf, uint16_t len)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	6039      	str	r1, [r7, #0]
 8001316:	71fb      	strb	r3, [r7, #7]
 8001318:	4613      	mov	r3, r2
 800131a:	80bb      	strh	r3, [r7, #4]
  static uint8_t _filler2 = 0x00;
//  while (!(SPI1->SR & SPI_SR_TXE));
  GPIOB->BSRR |= GPIO_BSRR_BS12;			//CS_HIGH
 800131c:	4a2a      	ldr	r2, [pc, #168]	; (80013c8 <SPI2_DMA_Receive+0xbc>)
 800131e:	4b2a      	ldr	r3, [pc, #168]	; (80013c8 <SPI2_DMA_Receive+0xbc>)
 8001320:	691b      	ldr	r3, [r3, #16]
 8001322:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001326:	6113      	str	r3, [r2, #16]

  	  	  	  	  	  	  	  	  	  	  	  	  	 //отключаем канал DMA после предыдущей передачи данных
  DMA1_Channel4->CCR &= ~(1 << DMA_CCR_EN_Pos);
 8001328:	4a28      	ldr	r2, [pc, #160]	; (80013cc <SPI2_DMA_Receive+0xc0>)
 800132a:	4b28      	ldr	r3, [pc, #160]	; (80013cc <SPI2_DMA_Receive+0xc0>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f023 0301 	bic.w	r3, r3, #1
 8001332:	6013      	str	r3, [r2, #0]

  DMA1_Channel4->CPAR = (uint32_t)(&SPI2->DR); 		//заносим адрес регистра DR в CPAR
 8001334:	4b25      	ldr	r3, [pc, #148]	; (80013cc <SPI2_DMA_Receive+0xc0>)
 8001336:	4a26      	ldr	r2, [pc, #152]	; (80013d0 <SPI2_DMA_Receive+0xc4>)
 8001338:	609a      	str	r2, [r3, #8]
  DMA1_Channel4->CMAR = (uint32_t)buf; 				//заносим адрес данных в регистр CMAR
 800133a:	4a24      	ldr	r2, [pc, #144]	; (80013cc <SPI2_DMA_Receive+0xc0>)
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	60d3      	str	r3, [r2, #12]
  DMA1_Channel4->CNDTR = len; 						//количество передаваемых данных
 8001340:	4a22      	ldr	r2, [pc, #136]	; (80013cc <SPI2_DMA_Receive+0xc0>)
 8001342:	88bb      	ldrh	r3, [r7, #4]
 8001344:	6053      	str	r3, [r2, #4]

  //Настройка канала DMA
  DMA1_Channel4->CCR = 0 << DMA_CCR_MEM2MEM_Pos 	//режим MEM2MEM отключен
 8001346:	4b21      	ldr	r3, [pc, #132]	; (80013cc <SPI2_DMA_Receive+0xc0>)
 8001348:	2280      	movs	r2, #128	; 0x80
 800134a:	601a      	str	r2, [r3, #0]
    | 1 << DMA_CCR_MINC_Pos 						//Включить инкремент адреса памяти
    | 0 << DMA_CCR_PINC_Pos 						//Инкремент адреса периферии отключен
    | 0 << DMA_CCR_CIRC_Pos 						//кольцевой режим отключен
    | 0 << DMA_CCR_DIR_Pos;  						//0 - из периферии в память

  DMA1_Channel4->CCR |= 1 << DMA_CCR_EN_Pos; 		//включаем прием данных
 800134c:	4a1f      	ldr	r2, [pc, #124]	; (80013cc <SPI2_DMA_Receive+0xc0>)
 800134e:	4b1f      	ldr	r3, [pc, #124]	; (80013cc <SPI2_DMA_Receive+0xc0>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f043 0301 	orr.w	r3, r3, #1
 8001356:	6013      	str	r3, [r2, #0]


  //////////////////////////////////////////////////////////////////////////////
  //нужно чтобы инициировать начало приема данных, иначе spi не работает
  //отключаем канал DMA после предыдущей передачи данных
  DMA1_Channel5->CCR &= ~(1 << DMA_CCR_EN_Pos);
 8001358:	4a1e      	ldr	r2, [pc, #120]	; (80013d4 <SPI2_DMA_Receive+0xc8>)
 800135a:	4b1e      	ldr	r3, [pc, #120]	; (80013d4 <SPI2_DMA_Receive+0xc8>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f023 0301 	bic.w	r3, r3, #1
 8001362:	6013      	str	r3, [r2, #0]

  DMA1_Channel5->CPAR = (uint32_t)(&SPI2->DR); 		//заносим адрес регистра DR в CPAR
 8001364:	4b1b      	ldr	r3, [pc, #108]	; (80013d4 <SPI2_DMA_Receive+0xc8>)
 8001366:	4a1a      	ldr	r2, [pc, #104]	; (80013d0 <SPI2_DMA_Receive+0xc4>)
 8001368:	609a      	str	r2, [r3, #8]
  DMA1_Channel5->CMAR = (uint32_t)(&_filler2);		//заносим адрес данных в регистр CMAR
 800136a:	4b1a      	ldr	r3, [pc, #104]	; (80013d4 <SPI2_DMA_Receive+0xc8>)
 800136c:	4a1a      	ldr	r2, [pc, #104]	; (80013d8 <SPI2_DMA_Receive+0xcc>)
 800136e:	60da      	str	r2, [r3, #12]
  DMA1_Channel5->CNDTR = len; 						//количество передаваемых данных
 8001370:	4a18      	ldr	r2, [pc, #96]	; (80013d4 <SPI2_DMA_Receive+0xc8>)
 8001372:	88bb      	ldrh	r3, [r7, #4]
 8001374:	6053      	str	r3, [r2, #4]

  //Настройка канала DMA
  DMA1_Channel5->CCR = 0 << DMA_CCR_MEM2MEM_Pos 	//режим MEM2MEM отключен
 8001376:	4b17      	ldr	r3, [pc, #92]	; (80013d4 <SPI2_DMA_Receive+0xc8>)
 8001378:	2210      	movs	r2, #16
 800137a:	601a      	str	r2, [r3, #0]
    | 0 << DMA_CCR_MINC_Pos 						//Инкремент адреса памяти отключен
    | 0 << DMA_CCR_PINC_Pos 						//Инкремент адреса периферии отключен
    | 0 << DMA_CCR_CIRC_Pos 						//кольцевой режим отключен
    | 1 << DMA_CCR_DIR_Pos;  						//1 - из памяти в периферию

  	while (!(SPI2->SR & SPI_SR_TXE));
 800137c:	bf00      	nop
 800137e:	4b17      	ldr	r3, [pc, #92]	; (80013dc <SPI2_DMA_Receive+0xd0>)
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	2b00      	cmp	r3, #0
 8001388:	d0f9      	beq.n	800137e <SPI2_DMA_Receive+0x72>
  	GPIOB->BSRR |= GPIO_BSRR_BR12; 					//CS_LOW;
 800138a:	4a0f      	ldr	r2, [pc, #60]	; (80013c8 <SPI2_DMA_Receive+0xbc>)
 800138c:	4b0e      	ldr	r3, [pc, #56]	; (80013c8 <SPI2_DMA_Receive+0xbc>)
 800138e:	691b      	ldr	r3, [r3, #16]
 8001390:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001394:	6113      	str	r3, [r2, #16]
  	SPI2->DR = (reg | 0x80);
 8001396:	4a11      	ldr	r2, [pc, #68]	; (80013dc <SPI2_DMA_Receive+0xd0>)
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	60d3      	str	r3, [r2, #12]
  	while ((SPI2->SR & SPI_SR_BSY));
 80013a2:	bf00      	nop
 80013a4:	4b0d      	ldr	r3, [pc, #52]	; (80013dc <SPI2_DMA_Receive+0xd0>)
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d1f9      	bne.n	80013a4 <SPI2_DMA_Receive+0x98>

  DMA1_Channel5->CCR |= 1 << DMA_CCR_EN_Pos; 		//Запускаем процесс
 80013b0:	4a08      	ldr	r2, [pc, #32]	; (80013d4 <SPI2_DMA_Receive+0xc8>)
 80013b2:	4b08      	ldr	r3, [pc, #32]	; (80013d4 <SPI2_DMA_Receive+0xc8>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f043 0301 	orr.w	r3, r3, #1
 80013ba:	6013      	str	r3, [r2, #0]
}
 80013bc:	bf00      	nop
 80013be:	370c      	adds	r7, #12
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bc80      	pop	{r7}
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	40010c00 	.word	0x40010c00
 80013cc:	40020044 	.word	0x40020044
 80013d0:	4000380c 	.word	0x4000380c
 80013d4:	40020058 	.word	0x40020058
 80013d8:	20000095 	.word	0x20000095
 80013dc:	40003800 	.word	0x40003800

080013e0 <RCC_Init>:

#include "SysInit.h"

/******************************************************Use Function*************************************************/

void RCC_Init(void) {						// Quartz 8 MHz
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0

	RCC->CFGR |= RCC_CFGR_PLLXTPRE;			// PLLXTPRE set divider (/2) = 1 MHz
 80013e4:	4a2b      	ldr	r2, [pc, #172]	; (8001494 <RCC_Init+0xb4>)
 80013e6:	4b2b      	ldr	r3, [pc, #172]	; (8001494 <RCC_Init+0xb4>)
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013ee:	6053      	str	r3, [r2, #4]

	RCC->CR |= RCC_CR_HSEON;				// On HSE
 80013f0:	4a28      	ldr	r2, [pc, #160]	; (8001494 <RCC_Init+0xb4>)
 80013f2:	4b28      	ldr	r3, [pc, #160]	; (8001494 <RCC_Init+0xb4>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013fa:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSERDY)) {};
 80013fc:	bf00      	nop
 80013fe:	4b25      	ldr	r3, [pc, #148]	; (8001494 <RCC_Init+0xb4>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001406:	2b00      	cmp	r3, #0
 8001408:	d0f9      	beq.n	80013fe <RCC_Init+0x1e>

	RCC->CFGR |= (RCC_CFGR_PLLMULL12);		// Setup PLLMULL set multiplier (x12) = 48 MHz
 800140a:	4a22      	ldr	r2, [pc, #136]	; (8001494 <RCC_Init+0xb4>)
 800140c:	4b21      	ldr	r3, [pc, #132]	; (8001494 <RCC_Init+0xb4>)
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f443 1320 	orr.w	r3, r3, #2621440	; 0x280000
 8001414:	6053      	str	r3, [r2, #4]

	RCC->CFGR |= RCC_CFGR_PLLSRC;			// PLLSRC set HSE
 8001416:	4a1f      	ldr	r2, [pc, #124]	; (8001494 <RCC_Init+0xb4>)
 8001418:	4b1e      	ldr	r3, [pc, #120]	; (8001494 <RCC_Init+0xb4>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001420:	6053      	str	r3, [r2, #4]

	RCC->CR |= RCC_CR_PLLON;				// ON PLL
 8001422:	4a1c      	ldr	r2, [pc, #112]	; (8001494 <RCC_Init+0xb4>)
 8001424:	4b1b      	ldr	r3, [pc, #108]	; (8001494 <RCC_Init+0xb4>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800142c:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_PLLRDY)) {};
 800142e:	bf00      	nop
 8001430:	4b18      	ldr	r3, [pc, #96]	; (8001494 <RCC_Init+0xb4>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001438:	2b00      	cmp	r3, #0
 800143a:	d0f9      	beq.n	8001430 <RCC_Init+0x50>

	FLASH->ACR &= ~FLASH_ACR_LATENCY;		// Setup FLASH
 800143c:	4a16      	ldr	r2, [pc, #88]	; (8001498 <RCC_Init+0xb8>)
 800143e:	4b16      	ldr	r3, [pc, #88]	; (8001498 <RCC_Init+0xb8>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f023 0307 	bic.w	r3, r3, #7
 8001446:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= FLASH_ACR_LATENCY_1;
 8001448:	4a13      	ldr	r2, [pc, #76]	; (8001498 <RCC_Init+0xb8>)
 800144a:	4b13      	ldr	r3, [pc, #76]	; (8001498 <RCC_Init+0xb8>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f043 0302 	orr.w	r3, r3, #2
 8001452:	6013      	str	r3, [r2, #0]

	RCC->CFGR |= RCC_CFGR_HPRE_DIV1; 		// Set not divider (AHB) = 48 MHz
 8001454:	4a0f      	ldr	r2, [pc, #60]	; (8001494 <RCC_Init+0xb4>)
 8001456:	4b0f      	ldr	r3, [pc, #60]	; (8001494 <RCC_Init+0xb4>)
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV2; 		// Set divider (/2) (APB1) = 24 MHz
 800145c:	4a0d      	ldr	r2, [pc, #52]	; (8001494 <RCC_Init+0xb4>)
 800145e:	4b0d      	ldr	r3, [pc, #52]	; (8001494 <RCC_Init+0xb4>)
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001466:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_PPRE2_DIV4; 		// Set divider (/4) (APB2) = 12 MHz // for SPI1
 8001468:	4a0a      	ldr	r2, [pc, #40]	; (8001494 <RCC_Init+0xb4>)
 800146a:	4b0a      	ldr	r3, [pc, #40]	; (8001494 <RCC_Init+0xb4>)
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8001472:	6053      	str	r3, [r2, #4]

	RCC->CFGR &= ~RCC_CFGR_SW; 				// Setup SW, select PLL
 8001474:	4a07      	ldr	r2, [pc, #28]	; (8001494 <RCC_Init+0xb4>)
 8001476:	4b07      	ldr	r3, [pc, #28]	; (8001494 <RCC_Init+0xb4>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f023 0303 	bic.w	r3, r3, #3
 800147e:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001480:	4a04      	ldr	r2, [pc, #16]	; (8001494 <RCC_Init+0xb4>)
 8001482:	4b04      	ldr	r3, [pc, #16]	; (8001494 <RCC_Init+0xb4>)
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	f043 0302 	orr.w	r3, r3, #2
 800148a:	6053      	str	r3, [r2, #4]

}
 800148c:	bf00      	nop
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr
 8001494:	40021000 	.word	0x40021000
 8001498:	40022000 	.word	0x40022000

0800149c <GPIO_Init>:

void GPIO_Init(void) {
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0

	RCC->APB2ENR |= (RCC_APB2ENR_IOPAEN | RCC_APB2ENR_IOPBEN | RCC_APB2ENR_IOPCEN | RCC_APB2ENR_AFIOEN); // Enable clock portA, portB and Alternative function
 80014a0:	4a63      	ldr	r2, [pc, #396]	; (8001630 <GPIO_Init+0x194>)
 80014a2:	4b63      	ldr	r3, [pc, #396]	; (8001630 <GPIO_Init+0x194>)
 80014a4:	699b      	ldr	r3, [r3, #24]
 80014a6:	f043 031d 	orr.w	r3, r3, #29
 80014aa:	6193      	str	r3, [r2, #24]

	AFIO->MAPR |= AFIO_MAPR_SWJ_CFG_JTAGDISABLE;		// Disable JTAG for pins B3,B4 and A15
 80014ac:	4a61      	ldr	r2, [pc, #388]	; (8001634 <GPIO_Init+0x198>)
 80014ae:	4b61      	ldr	r3, [pc, #388]	; (8001634 <GPIO_Init+0x198>)
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80014b6:	6053      	str	r3, [r2, #4]

	//--SPI1: (A4 to A7); Output mode: Alternative function, PWM - Push Pull, max 10 MHz--//

	GPIOA->CRL &= ~GPIO_CRL_CNF5;			// Setup A5 pins PP, AF, 50MHz (SCK)
 80014b8:	4a5f      	ldr	r2, [pc, #380]	; (8001638 <GPIO_Init+0x19c>)
 80014ba:	4b5f      	ldr	r3, [pc, #380]	; (8001638 <GPIO_Init+0x19c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80014c2:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= (GPIO_CRL_CNF5_1 | GPIO_CRL_MODE5);
 80014c4:	4a5c      	ldr	r2, [pc, #368]	; (8001638 <GPIO_Init+0x19c>)
 80014c6:	4b5c      	ldr	r3, [pc, #368]	; (8001638 <GPIO_Init+0x19c>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f443 0330 	orr.w	r3, r3, #11534336	; 0xb00000
 80014ce:	6013      	str	r3, [r2, #0]

	GPIOA->CRL &= ~(GPIO_CRL_CNF6 | GPIO_CRL_MODE6);	// Setup A6 pins input floating (MISO)
 80014d0:	4a59      	ldr	r2, [pc, #356]	; (8001638 <GPIO_Init+0x19c>)
 80014d2:	4b59      	ldr	r3, [pc, #356]	; (8001638 <GPIO_Init+0x19c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80014da:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |=   GPIO_CRL_CNF6_0;
 80014dc:	4a56      	ldr	r2, [pc, #344]	; (8001638 <GPIO_Init+0x19c>)
 80014de:	4b56      	ldr	r3, [pc, #344]	; (8001638 <GPIO_Init+0x19c>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80014e6:	6013      	str	r3, [r2, #0]

	GPIOA->CRL &= ~GPIO_CRL_CNF7;			// Setup A7 pins PP, AF, 50MHz (MOSI)
 80014e8:	4a53      	ldr	r2, [pc, #332]	; (8001638 <GPIO_Init+0x19c>)
 80014ea:	4b53      	ldr	r3, [pc, #332]	; (8001638 <GPIO_Init+0x19c>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80014f2:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= (GPIO_CRL_CNF7_1 | GPIO_CRL_MODE7);
 80014f4:	4a50      	ldr	r2, [pc, #320]	; (8001638 <GPIO_Init+0x19c>)
 80014f6:	4b50      	ldr	r3, [pc, #320]	; (8001638 <GPIO_Init+0x19c>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f043 4330 	orr.w	r3, r3, #2952790016	; 0xb0000000
 80014fe:	6013      	str	r3, [r2, #0]

	GPIOA->CRL &= ~GPIO_CRL_CNF4;			// (SC)
 8001500:	4a4d      	ldr	r2, [pc, #308]	; (8001638 <GPIO_Init+0x19c>)
 8001502:	4b4d      	ldr	r3, [pc, #308]	; (8001638 <GPIO_Init+0x19c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 800150a:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |=  GPIO_CRL_MODE4;
 800150c:	4a4a      	ldr	r2, [pc, #296]	; (8001638 <GPIO_Init+0x19c>)
 800150e:	4b4a      	ldr	r3, [pc, #296]	; (8001638 <GPIO_Init+0x19c>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8001516:	6013      	str	r3, [r2, #0]
	GPIOA->BSRR =  GPIO_BSRR_BR4;			// CS_LOW
 8001518:	4b47      	ldr	r3, [pc, #284]	; (8001638 <GPIO_Init+0x19c>)
 800151a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800151e:	611a      	str	r2, [r3, #16]

	//--SPI2: (B9, B12 to B15); Output mode: Alternative function, PWM - Push Pull, max 10 MHz--//

	GPIOB->CRH &= ~GPIO_CRH_CNF13;			// Setup B13 pins PP, AF, 50MHz (SCK)
 8001520:	4a46      	ldr	r2, [pc, #280]	; (800163c <GPIO_Init+0x1a0>)
 8001522:	4b46      	ldr	r3, [pc, #280]	; (800163c <GPIO_Init+0x1a0>)
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800152a:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |= (GPIO_CRH_CNF13_1 | GPIO_CRH_MODE13);
 800152c:	4a43      	ldr	r2, [pc, #268]	; (800163c <GPIO_Init+0x1a0>)
 800152e:	4b43      	ldr	r3, [pc, #268]	; (800163c <GPIO_Init+0x1a0>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	f443 0330 	orr.w	r3, r3, #11534336	; 0xb00000
 8001536:	6053      	str	r3, [r2, #4]

	GPIOB->CRH &= ~(GPIO_CRH_CNF14 | GPIO_CRH_MODE14);// Setup B14 pins input floating (MISO)
 8001538:	4a40      	ldr	r2, [pc, #256]	; (800163c <GPIO_Init+0x1a0>)
 800153a:	4b40      	ldr	r3, [pc, #256]	; (800163c <GPIO_Init+0x1a0>)
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001542:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |=   GPIO_CRH_CNF14_0;
 8001544:	4a3d      	ldr	r2, [pc, #244]	; (800163c <GPIO_Init+0x1a0>)
 8001546:	4b3d      	ldr	r3, [pc, #244]	; (800163c <GPIO_Init+0x1a0>)
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800154e:	6053      	str	r3, [r2, #4]

	GPIOB->CRH &= ~GPIO_CRH_CNF15;			// Setup B15 pins PP, AF, 50MHz (MOSI)
 8001550:	4a3a      	ldr	r2, [pc, #232]	; (800163c <GPIO_Init+0x1a0>)
 8001552:	4b3a      	ldr	r3, [pc, #232]	; (800163c <GPIO_Init+0x1a0>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800155a:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |= (GPIO_CRH_CNF15_1 | GPIO_CRH_MODE15);
 800155c:	4a37      	ldr	r2, [pc, #220]	; (800163c <GPIO_Init+0x1a0>)
 800155e:	4b37      	ldr	r3, [pc, #220]	; (800163c <GPIO_Init+0x1a0>)
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f043 4330 	orr.w	r3, r3, #2952790016	; 0xb0000000
 8001566:	6053      	str	r3, [r2, #4]

	GPIOB->CRH &= ~GPIO_CRH_CNF12;			// B12 (SC)
 8001568:	4a34      	ldr	r2, [pc, #208]	; (800163c <GPIO_Init+0x1a0>)
 800156a:	4b34      	ldr	r3, [pc, #208]	; (800163c <GPIO_Init+0x1a0>)
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8001572:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |=  GPIO_CRH_MODE12;
 8001574:	4a31      	ldr	r2, [pc, #196]	; (800163c <GPIO_Init+0x1a0>)
 8001576:	4b31      	ldr	r3, [pc, #196]	; (800163c <GPIO_Init+0x1a0>)
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 800157e:	6053      	str	r3, [r2, #4]
	GPIOB->BSRR |=  GPIO_BSRR_BR12;			// CS_LOW
 8001580:	4a2e      	ldr	r2, [pc, #184]	; (800163c <GPIO_Init+0x1a0>)
 8001582:	4b2e      	ldr	r3, [pc, #184]	; (800163c <GPIO_Init+0x1a0>)
 8001584:	691b      	ldr	r3, [r3, #16]
 8001586:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800158a:	6113      	str	r3, [r2, #16]

	GPIOB->CRH &= ~GPIO_CRH_CNF9;			// B9 (PS)
 800158c:	4a2b      	ldr	r2, [pc, #172]	; (800163c <GPIO_Init+0x1a0>)
 800158e:	4b2b      	ldr	r3, [pc, #172]	; (800163c <GPIO_Init+0x1a0>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001596:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |=  GPIO_CRH_MODE9;
 8001598:	4a28      	ldr	r2, [pc, #160]	; (800163c <GPIO_Init+0x1a0>)
 800159a:	4b28      	ldr	r3, [pc, #160]	; (800163c <GPIO_Init+0x1a0>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80015a2:	6053      	str	r3, [r2, #4]
	GPIOB->BSRR |=  GPIO_BSRR_BR9;			// PS_LOW
 80015a4:	4a25      	ldr	r2, [pc, #148]	; (800163c <GPIO_Init+0x1a0>)
 80015a6:	4b25      	ldr	r3, [pc, #148]	; (800163c <GPIO_Init+0x1a0>)
 80015a8:	691b      	ldr	r3, [r3, #16]
 80015aa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80015ae:	6113      	str	r3, [r2, #16]

	//==============================================================//

	GPIOA->CRL &= ~(GPIO_CRL_CNF0 | GPIO_CRL_MODE0);	// Setup A0 pins input floating (INT1)
 80015b0:	4a21      	ldr	r2, [pc, #132]	; (8001638 <GPIO_Init+0x19c>)
 80015b2:	4b21      	ldr	r3, [pc, #132]	; (8001638 <GPIO_Init+0x19c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f023 030f 	bic.w	r3, r3, #15
 80015ba:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= GPIO_CRL_CNF0_0;
 80015bc:	4a1e      	ldr	r2, [pc, #120]	; (8001638 <GPIO_Init+0x19c>)
 80015be:	4b1e      	ldr	r3, [pc, #120]	; (8001638 <GPIO_Init+0x19c>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f043 0304 	orr.w	r3, r3, #4
 80015c6:	6013      	str	r3, [r2, #0]

	GPIOB->CRL &= ~(GPIO_CRL_CNF0 | GPIO_CRL_MODE0);	// Setup B0 pins input floating (INT2)
 80015c8:	4a1c      	ldr	r2, [pc, #112]	; (800163c <GPIO_Init+0x1a0>)
 80015ca:	4b1c      	ldr	r3, [pc, #112]	; (800163c <GPIO_Init+0x1a0>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f023 030f 	bic.w	r3, r3, #15
 80015d2:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= GPIO_CRL_CNF0_0;
 80015d4:	4a19      	ldr	r2, [pc, #100]	; (800163c <GPIO_Init+0x1a0>)
 80015d6:	4b19      	ldr	r3, [pc, #100]	; (800163c <GPIO_Init+0x1a0>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f043 0304 	orr.w	r3, r3, #4
 80015de:	6013      	str	r3, [r2, #0]

	//--UART3: (B10 - TX; B11 - RX); Output mode: Alternative function, UART - Push Pull, max 10 MHz--//

	GPIOB->CRH &= ~(GPIO_CRH_CNF10 | GPIO_CRH_MODE10);	// Setup B10 pins PP, AF, 10MHz
 80015e0:	4a16      	ldr	r2, [pc, #88]	; (800163c <GPIO_Init+0x1a0>)
 80015e2:	4b16      	ldr	r3, [pc, #88]	; (800163c <GPIO_Init+0x1a0>)
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80015ea:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |= (GPIO_CRH_CNF10_1 | GPIO_CRH_MODE10_0);
 80015ec:	4a13      	ldr	r2, [pc, #76]	; (800163c <GPIO_Init+0x1a0>)
 80015ee:	4b13      	ldr	r3, [pc, #76]	; (800163c <GPIO_Init+0x1a0>)
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	f443 6310 	orr.w	r3, r3, #2304	; 0x900
 80015f6:	6053      	str	r3, [r2, #4]

	GPIOB->CRH &= ~(GPIO_CRH_CNF11 | GPIO_CRH_MODE11);	// Setup B11 pins PP, AF, 10MHz
 80015f8:	4a10      	ldr	r2, [pc, #64]	; (800163c <GPIO_Init+0x1a0>)
 80015fa:	4b10      	ldr	r3, [pc, #64]	; (800163c <GPIO_Init+0x1a0>)
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001602:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |= (GPIO_CRH_CNF11_1 | GPIO_CRH_MODE11_0);
 8001604:	4a0d      	ldr	r2, [pc, #52]	; (800163c <GPIO_Init+0x1a0>)
 8001606:	4b0d      	ldr	r3, [pc, #52]	; (800163c <GPIO_Init+0x1a0>)
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
 800160e:	6053      	str	r3, [r2, #4]

	//=======================================================//

	GPIOC->CRH &= ~GPIO_CRH_CNF13;
 8001610:	4a0b      	ldr	r2, [pc, #44]	; (8001640 <GPIO_Init+0x1a4>)
 8001612:	4b0b      	ldr	r3, [pc, #44]	; (8001640 <GPIO_Init+0x1a4>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800161a:	6053      	str	r3, [r2, #4]
	GPIOC->CRH |=  GPIO_CRH_MODE13;
 800161c:	4a08      	ldr	r2, [pc, #32]	; (8001640 <GPIO_Init+0x1a4>)
 800161e:	4b08      	ldr	r3, [pc, #32]	; (8001640 <GPIO_Init+0x1a4>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8001626:	6053      	str	r3, [r2, #4]
}
 8001628:	bf00      	nop
 800162a:	46bd      	mov	sp, r7
 800162c:	bc80      	pop	{r7}
 800162e:	4770      	bx	lr
 8001630:	40021000 	.word	0x40021000
 8001634:	40010000 	.word	0x40010000
 8001638:	40010800 	.word	0x40010800
 800163c:	40010c00 	.word	0x40010c00
 8001640:	40011000 	.word	0x40011000

08001644 <TIM1_Init>:
/******************************************************Library******************************************************/

#include "Timers.h"

/******************************************************Use Function*************************************************/
void TIM1_Init(void) {
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0

	/*************** Enable TIM1 (CH1) ***************/
	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 8001648:	4a21      	ldr	r2, [pc, #132]	; (80016d0 <TIM1_Init+0x8c>)
 800164a:	4b21      	ldr	r3, [pc, #132]	; (80016d0 <TIM1_Init+0x8c>)
 800164c:	699b      	ldr	r3, [r3, #24]
 800164e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001652:	6193      	str	r3, [r2, #24]
	TIM1->CCER = 0;										// обнуляем CCER (выключаем каналы)
 8001654:	4b1f      	ldr	r3, [pc, #124]	; (80016d4 <TIM1_Init+0x90>)
 8001656:	2200      	movs	r2, #0
 8001658:	621a      	str	r2, [r3, #32]
	TIM1->ARR = 1000; 									// максимальное значение, до которого таймер ведет счет
 800165a:	4b1e      	ldr	r3, [pc, #120]	; (80016d4 <TIM1_Init+0x90>)
 800165c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001660:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM1->PSC = 48 - 1;                					// предделитель
 8001662:	4b1c      	ldr	r3, [pc, #112]	; (80016d4 <TIM1_Init+0x90>)
 8001664:	222f      	movs	r2, #47	; 0x2f
 8001666:	629a      	str	r2, [r3, #40]	; 0x28
	TIM1->BDTR |= TIM_BDTR_MOE;     					// Разрешаем вывод сигнала на выводы
 8001668:	4a1a      	ldr	r2, [pc, #104]	; (80016d4 <TIM1_Init+0x90>)
 800166a:	4b1a      	ldr	r3, [pc, #104]	; (80016d4 <TIM1_Init+0x90>)
 800166c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800166e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001672:	6453      	str	r3, [r2, #68]	; 0x44

	TIM1->CCR2 = 0; 									// задаем скважность в регистр сравнения канала (значения от 0 до TIM1->ARR)
 8001674:	4b17      	ldr	r3, [pc, #92]	; (80016d4 <TIM1_Init+0x90>)
 8001676:	2200      	movs	r2, #0
 8001678:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCMR1 |= TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2; // Включаем канал в режим ШИМ
 800167a:	4a16      	ldr	r2, [pc, #88]	; (80016d4 <TIM1_Init+0x90>)
 800167c:	4b15      	ldr	r3, [pc, #84]	; (80016d4 <TIM1_Init+0x90>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 8001684:	6193      	str	r3, [r2, #24]
	TIM1->CCER |= (TIM_CCER_CC2P |TIM_CCER_CC2E); 		// Разрешаем вывод не инвертированного сигнала на ногу МК
 8001686:	4a13      	ldr	r2, [pc, #76]	; (80016d4 <TIM1_Init+0x90>)
 8001688:	4b12      	ldr	r3, [pc, #72]	; (80016d4 <TIM1_Init+0x90>)
 800168a:	6a1b      	ldr	r3, [r3, #32]
 800168c:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001690:	6213      	str	r3, [r2, #32]
														// для второго ШИМ-сигнала используем канал 3
	TIM1->CCR3 = 0; 									// задаем скважность в регистр сравнения канала (значения от 0 до TIM1->ARR)
 8001692:	4b10      	ldr	r3, [pc, #64]	; (80016d4 <TIM1_Init+0x90>)
 8001694:	2200      	movs	r2, #0
 8001696:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CCMR2 |= TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_2; // Включаем канал в режим ШИМ
 8001698:	4a0e      	ldr	r2, [pc, #56]	; (80016d4 <TIM1_Init+0x90>)
 800169a:	4b0e      	ldr	r3, [pc, #56]	; (80016d4 <TIM1_Init+0x90>)
 800169c:	69db      	ldr	r3, [r3, #28]
 800169e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80016a2:	61d3      	str	r3, [r2, #28]
	TIM1->CCER |= TIM_CCER_CC3NE; 						// Разрешаем вывод не инвертированного сигнала на ногу МК
 80016a4:	4a0b      	ldr	r2, [pc, #44]	; (80016d4 <TIM1_Init+0x90>)
 80016a6:	4b0b      	ldr	r3, [pc, #44]	; (80016d4 <TIM1_Init+0x90>)
 80016a8:	6a1b      	ldr	r3, [r3, #32]
 80016aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80016ae:	6213      	str	r3, [r2, #32]
	TIM1->CCER &= ~TIM_CCER_CC3NP;
 80016b0:	4a08      	ldr	r2, [pc, #32]	; (80016d4 <TIM1_Init+0x90>)
 80016b2:	4b08      	ldr	r3, [pc, #32]	; (80016d4 <TIM1_Init+0x90>)
 80016b4:	6a1b      	ldr	r3, [r3, #32]
 80016b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80016ba:	6213      	str	r3, [r2, #32]

	TIM1->CR1 |= TIM_CR1_CEN;
 80016bc:	4a05      	ldr	r2, [pc, #20]	; (80016d4 <TIM1_Init+0x90>)
 80016be:	4b05      	ldr	r3, [pc, #20]	; (80016d4 <TIM1_Init+0x90>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f043 0301 	orr.w	r3, r3, #1
 80016c6:	6013      	str	r3, [r2, #0]
}
 80016c8:	bf00      	nop
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr
 80016d0:	40021000 	.word	0x40021000
 80016d4:	40012c00 	.word	0x40012c00

080016d8 <UART3_Init>:
/******************************************************Library******************************************************/

#include "UART.h"

/******************************************************Use Function*************************************************/
void UART3_Init(void) {
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0

	RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 80016dc:	4a0a      	ldr	r2, [pc, #40]	; (8001708 <UART3_Init+0x30>)
 80016de:	4b0a      	ldr	r3, [pc, #40]	; (8001708 <UART3_Init+0x30>)
 80016e0:	69db      	ldr	r3, [r3, #28]
 80016e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016e6:	61d3      	str	r3, [r2, #28]
	USART3->BRR = 0xD1;						// Speed = 115200; (24 000 000 + (115200 / 2)) / 115200 = 208 -> 0xD1
 80016e8:	4b08      	ldr	r3, [pc, #32]	; (800170c <UART3_Init+0x34>)
 80016ea:	22d1      	movs	r2, #209	; 0xd1
 80016ec:	609a      	str	r2, [r3, #8]
	USART3->CR1 |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE;
 80016ee:	4a07      	ldr	r2, [pc, #28]	; (800170c <UART3_Init+0x34>)
 80016f0:	4b06      	ldr	r3, [pc, #24]	; (800170c <UART3_Init+0x34>)
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80016f8:	f043 030c 	orr.w	r3, r3, #12
 80016fc:	60d3      	str	r3, [r2, #12]
//	USART3->CR1 |= USART_CR1_RXNEIE;
//	NVIC_EnableIRQ(USART3_IRQn);
}
 80016fe:	bf00      	nop
 8001700:	46bd      	mov	sp, r7
 8001702:	bc80      	pop	{r7}
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	40021000 	.word	0x40021000
 800170c:	40004800 	.word	0x40004800

08001710 <UART3_Send>:

void UART3_Send(char chr) {
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	4603      	mov	r3, r0
 8001718:	71fb      	strb	r3, [r7, #7]
	while (!(USART3->SR & USART_SR_TC));
 800171a:	bf00      	nop
 800171c:	4b06      	ldr	r3, [pc, #24]	; (8001738 <UART3_Send+0x28>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001724:	2b00      	cmp	r3, #0
 8001726:	d0f9      	beq.n	800171c <UART3_Send+0xc>
	USART3->DR = chr;
 8001728:	4a03      	ldr	r2, [pc, #12]	; (8001738 <UART3_Send+0x28>)
 800172a:	79fb      	ldrb	r3, [r7, #7]
 800172c:	6053      	str	r3, [r2, #4]
}
 800172e:	bf00      	nop
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr
 8001738:	40004800 	.word	0x40004800

0800173c <UART3_Send_String>:

void UART3_Send_String(char* str) {
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8001744:	2300      	movs	r3, #0
 8001746:	73fb      	strb	r3, [r7, #15]

	while (str[i])
 8001748:	e009      	b.n	800175e <UART3_Send_String+0x22>
		UART3_Send(str[i++]);
 800174a:	7bfb      	ldrb	r3, [r7, #15]
 800174c:	1c5a      	adds	r2, r3, #1
 800174e:	73fa      	strb	r2, [r7, #15]
 8001750:	461a      	mov	r2, r3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4413      	add	r3, r2
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff ffd9 	bl	8001710 <UART3_Send>
	while (str[i])
 800175e:	7bfb      	ldrb	r3, [r7, #15]
 8001760:	687a      	ldr	r2, [r7, #4]
 8001762:	4413      	add	r3, r2
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d1ef      	bne.n	800174a <UART3_Send_String+0xe>
}
 800176a:	bf00      	nop
 800176c:	3710      	adds	r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <UART3_Send_Number_Float>:

void UART3_Send_Number_Float(float data){
 8001772:	b590      	push	{r4, r7, lr}
 8001774:	b0a3      	sub	sp, #140	; 0x8c
 8001776:	af02      	add	r7, sp, #8
 8001778:	6078      	str	r0, [r7, #4]

	char str[100];

	char *tmpSign = (data < 0) ? "-" : "";
 800177a:	f04f 0100 	mov.w	r1, #0
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f001 fdca 	bl	8003318 <__aeabi_fcmplt>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <UART3_Send_Number_Float+0x1c>
 800178a:	4b24      	ldr	r3, [pc, #144]	; (800181c <UART3_Send_Number_Float+0xaa>)
 800178c:	e000      	b.n	8001790 <UART3_Send_Number_Float+0x1e>
 800178e:	4b24      	ldr	r3, [pc, #144]	; (8001820 <UART3_Send_Number_Float+0xae>)
 8001790:	67fb      	str	r3, [r7, #124]	; 0x7c
	float tmpVal = (data < 0) ? -data : data;
 8001792:	f04f 0100 	mov.w	r1, #0
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f001 fdbe 	bl	8003318 <__aeabi_fcmplt>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d003      	beq.n	80017aa <UART3_Send_Number_Float+0x38>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80017a8:	e000      	b.n	80017ac <UART3_Send_Number_Float+0x3a>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	67bb      	str	r3, [r7, #120]	; 0x78

	int tmpInt1 = tmpVal;                  	// Get the integer (678).
 80017ae:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80017b0:	f001 fdda 	bl	8003368 <__aeabi_f2iz>
 80017b4:	4603      	mov	r3, r0
 80017b6:	677b      	str	r3, [r7, #116]	; 0x74
	float tmpFrac = tmpVal - tmpInt1;      	// Get fraction (0.0123).
 80017b8:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80017ba:	f001 fbbb 	bl	8002f34 <__aeabi_i2f>
 80017be:	4603      	mov	r3, r0
 80017c0:	4619      	mov	r1, r3
 80017c2:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80017c4:	f001 fb00 	bl	8002dc8 <__aeabi_fsub>
 80017c8:	4603      	mov	r3, r0
 80017ca:	673b      	str	r3, [r7, #112]	; 0x70
	int tmpInt2 = trunc(tmpFrac * 100);  	// Turn into integer (123).	int tmpInt2 = trunc(tmpFrac * 10000)
 80017cc:	4915      	ldr	r1, [pc, #84]	; (8001824 <UART3_Send_Number_Float+0xb2>)
 80017ce:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80017d0:	f001 fc04 	bl	8002fdc <__aeabi_fmul>
 80017d4:	4603      	mov	r3, r0
 80017d6:	4618      	mov	r0, r3
 80017d8:	f000 ff76 	bl	80026c8 <__aeabi_f2d>
 80017dc:	4603      	mov	r3, r0
 80017de:	460c      	mov	r4, r1
 80017e0:	4618      	mov	r0, r3
 80017e2:	4621      	mov	r1, r4
 80017e4:	f002 fd66 	bl	80042b4 <trunc>
 80017e8:	4603      	mov	r3, r0
 80017ea:	460c      	mov	r4, r1
 80017ec:	4618      	mov	r0, r3
 80017ee:	4621      	mov	r1, r4
 80017f0:	f001 fa6e 	bl	8002cd0 <__aeabi_d2iz>
 80017f4:	4603      	mov	r3, r0
 80017f6:	66fb      	str	r3, [r7, #108]	; 0x6c

	// Print as parts, note that you need 0-padding for fractional bit.

	sprintf (str, "%s%d.%02d", tmpSign, tmpInt1, tmpInt2);
 80017f8:	f107 0008 	add.w	r0, r7, #8
 80017fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80017fe:	9300      	str	r3, [sp, #0]
 8001800:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001802:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001804:	4908      	ldr	r1, [pc, #32]	; (8001828 <UART3_Send_Number_Float+0xb6>)
 8001806:	f001 fe3f 	bl	8003488 <siprintf>

	UART3_Send_String(str);
 800180a:	f107 0308 	add.w	r3, r7, #8
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff ff94 	bl	800173c <UART3_Send_String>

}
 8001814:	bf00      	nop
 8001816:	3784      	adds	r7, #132	; 0x84
 8001818:	46bd      	mov	sp, r7
 800181a:	bd90      	pop	{r4, r7, pc}
 800181c:	080056f0 	.word	0x080056f0
 8001820:	080056f4 	.word	0x080056f4
 8001824:	42c80000 	.word	0x42c80000
 8001828:	080056f8 	.word	0x080056f8
 800182c:	00000000 	.word	0x00000000

08001830 <main>:

float elapsedTime = 0.0025;

/*-----------END-Time----------*/

int main(void) {
 8001830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0

	RCC_Init();
 8001838:	f7ff fdd2 	bl	80013e0 <RCC_Init>
	GPIO_Init();
 800183c:	f7ff fe2e 	bl	800149c <GPIO_Init>
	UART3_Init();
 8001840:	f7ff ff4a 	bl	80016d8 <UART3_Init>
	SPI1_Init();
 8001844:	f7ff fbc6 	bl	8000fd4 <SPI1_Init>
	SPI2_Init();
 8001848:	f7ff fc36 	bl	80010b8 <SPI2_Init>
	BMI160_Init();
 800184c:	f7fe fd20 	bl	8000290 <BMI160_Init>
	BMM150_Init();
 8001850:	f7ff fa30 	bl	8000cb4 <BMM150_Init>
	SysTick_Init();
 8001854:	f7ff fb92 	bl	8000f7c <SysTick_Init>

	UART3_Send_String("Start program\r\n");
 8001858:	48b1      	ldr	r0, [pc, #708]	; (8001b20 <main+0x2f0>)
 800185a:	f7ff ff6f 	bl	800173c <UART3_Send_String>

	while (1) {

		if (ticks_task1 > 250) {		//250 = 2500 us = 400 Hz
 800185e:	4bb1      	ldr	r3, [pc, #708]	; (8001b24 <main+0x2f4>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	2bfa      	cmp	r3, #250	; 0xfa
 8001864:	f240 8562 	bls.w	800232c <main+0xafc>
			ticks_task1 = 0;
 8001868:	4bae      	ldr	r3, [pc, #696]	; (8001b24 <main+0x2f4>)
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]

			//==============================================Read BMI160 and BMM150==============================================//

			SPI1_DMA_Receive(BMI160_DATA_GYRO_X_LSB, rxGyroAcc, 15);
 800186e:	220f      	movs	r2, #15
 8001870:	49ad      	ldr	r1, [pc, #692]	; (8001b28 <main+0x2f8>)
 8001872:	200c      	movs	r0, #12
 8001874:	f7ff fcbe 	bl	80011f4 <SPI1_DMA_Receive>
			SPI2_DMA_Receive(0x42, rxMag, 8);
 8001878:	2208      	movs	r2, #8
 800187a:	49ac      	ldr	r1, [pc, #688]	; (8001b2c <main+0x2fc>)
 800187c:	2042      	movs	r0, #66	; 0x42
 800187e:	f7ff fd45 	bl	800130c <SPI2_DMA_Receive>

			GyrXraw = (((int16_t) rxGyroAcc[3] << 8) | (rxGyroAcc[2]));
 8001882:	4ba9      	ldr	r3, [pc, #676]	; (8001b28 <main+0x2f8>)
 8001884:	78db      	ldrb	r3, [r3, #3]
 8001886:	021b      	lsls	r3, r3, #8
 8001888:	b21a      	sxth	r2, r3
 800188a:	4ba7      	ldr	r3, [pc, #668]	; (8001b28 <main+0x2f8>)
 800188c:	789b      	ldrb	r3, [r3, #2]
 800188e:	b21b      	sxth	r3, r3
 8001890:	4313      	orrs	r3, r2
 8001892:	b21a      	sxth	r2, r3
 8001894:	4ba6      	ldr	r3, [pc, #664]	; (8001b30 <main+0x300>)
 8001896:	801a      	strh	r2, [r3, #0]
			GyrYraw = (((int16_t) rxGyroAcc[5] << 8) | (rxGyroAcc[4]));
 8001898:	4ba3      	ldr	r3, [pc, #652]	; (8001b28 <main+0x2f8>)
 800189a:	795b      	ldrb	r3, [r3, #5]
 800189c:	021b      	lsls	r3, r3, #8
 800189e:	b21a      	sxth	r2, r3
 80018a0:	4ba1      	ldr	r3, [pc, #644]	; (8001b28 <main+0x2f8>)
 80018a2:	791b      	ldrb	r3, [r3, #4]
 80018a4:	b21b      	sxth	r3, r3
 80018a6:	4313      	orrs	r3, r2
 80018a8:	b21a      	sxth	r2, r3
 80018aa:	4ba2      	ldr	r3, [pc, #648]	; (8001b34 <main+0x304>)
 80018ac:	801a      	strh	r2, [r3, #0]
			GyrZraw = (((int16_t) rxGyroAcc[7] << 8) | (rxGyroAcc[6]));
 80018ae:	4b9e      	ldr	r3, [pc, #632]	; (8001b28 <main+0x2f8>)
 80018b0:	79db      	ldrb	r3, [r3, #7]
 80018b2:	021b      	lsls	r3, r3, #8
 80018b4:	b21a      	sxth	r2, r3
 80018b6:	4b9c      	ldr	r3, [pc, #624]	; (8001b28 <main+0x2f8>)
 80018b8:	799b      	ldrb	r3, [r3, #6]
 80018ba:	b21b      	sxth	r3, r3
 80018bc:	4313      	orrs	r3, r2
 80018be:	b21a      	sxth	r2, r3
 80018c0:	4b9d      	ldr	r3, [pc, #628]	; (8001b38 <main+0x308>)
 80018c2:	801a      	strh	r2, [r3, #0]

			GyrX = ((float) GyrXraw + (0.061 * (float) GyrXoff)) / 131.0;
 80018c4:	4b9a      	ldr	r3, [pc, #616]	; (8001b30 <main+0x300>)
 80018c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f001 fb32 	bl	8002f34 <__aeabi_i2f>
 80018d0:	4603      	mov	r3, r0
 80018d2:	4618      	mov	r0, r3
 80018d4:	f000 fef8 	bl	80026c8 <__aeabi_f2d>
 80018d8:	4604      	mov	r4, r0
 80018da:	460d      	mov	r5, r1
 80018dc:	4b97      	ldr	r3, [pc, #604]	; (8001b3c <main+0x30c>)
 80018de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f001 fb26 	bl	8002f34 <__aeabi_i2f>
 80018e8:	4603      	mov	r3, r0
 80018ea:	4618      	mov	r0, r3
 80018ec:	f000 feec 	bl	80026c8 <__aeabi_f2d>
 80018f0:	a383      	add	r3, pc, #524	; (adr r3, 8001b00 <main+0x2d0>)
 80018f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f6:	f000 ff3b 	bl	8002770 <__aeabi_dmul>
 80018fa:	4602      	mov	r2, r0
 80018fc:	460b      	mov	r3, r1
 80018fe:	4620      	mov	r0, r4
 8001900:	4629      	mov	r1, r5
 8001902:	f000 fd83 	bl	800240c <__adddf3>
 8001906:	4603      	mov	r3, r0
 8001908:	460c      	mov	r4, r1
 800190a:	4618      	mov	r0, r3
 800190c:	4621      	mov	r1, r4
 800190e:	a37e      	add	r3, pc, #504	; (adr r3, 8001b08 <main+0x2d8>)
 8001910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001914:	f001 f856 	bl	80029c4 <__aeabi_ddiv>
 8001918:	4603      	mov	r3, r0
 800191a:	460c      	mov	r4, r1
 800191c:	4618      	mov	r0, r3
 800191e:	4621      	mov	r1, r4
 8001920:	f001 f9fe 	bl	8002d20 <__aeabi_d2f>
 8001924:	4602      	mov	r2, r0
 8001926:	4b86      	ldr	r3, [pc, #536]	; (8001b40 <main+0x310>)
 8001928:	601a      	str	r2, [r3, #0]
			GyrY = ((float) GyrYraw + (0.061 * (float) GyrYoff)) / 131.0;
 800192a:	4b82      	ldr	r3, [pc, #520]	; (8001b34 <main+0x304>)
 800192c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001930:	4618      	mov	r0, r3
 8001932:	f001 faff 	bl	8002f34 <__aeabi_i2f>
 8001936:	4603      	mov	r3, r0
 8001938:	4618      	mov	r0, r3
 800193a:	f000 fec5 	bl	80026c8 <__aeabi_f2d>
 800193e:	4604      	mov	r4, r0
 8001940:	460d      	mov	r5, r1
 8001942:	4b80      	ldr	r3, [pc, #512]	; (8001b44 <main+0x314>)
 8001944:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001948:	4618      	mov	r0, r3
 800194a:	f001 faf3 	bl	8002f34 <__aeabi_i2f>
 800194e:	4603      	mov	r3, r0
 8001950:	4618      	mov	r0, r3
 8001952:	f000 feb9 	bl	80026c8 <__aeabi_f2d>
 8001956:	a36a      	add	r3, pc, #424	; (adr r3, 8001b00 <main+0x2d0>)
 8001958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195c:	f000 ff08 	bl	8002770 <__aeabi_dmul>
 8001960:	4602      	mov	r2, r0
 8001962:	460b      	mov	r3, r1
 8001964:	4620      	mov	r0, r4
 8001966:	4629      	mov	r1, r5
 8001968:	f000 fd50 	bl	800240c <__adddf3>
 800196c:	4603      	mov	r3, r0
 800196e:	460c      	mov	r4, r1
 8001970:	4618      	mov	r0, r3
 8001972:	4621      	mov	r1, r4
 8001974:	a364      	add	r3, pc, #400	; (adr r3, 8001b08 <main+0x2d8>)
 8001976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197a:	f001 f823 	bl	80029c4 <__aeabi_ddiv>
 800197e:	4603      	mov	r3, r0
 8001980:	460c      	mov	r4, r1
 8001982:	4618      	mov	r0, r3
 8001984:	4621      	mov	r1, r4
 8001986:	f001 f9cb 	bl	8002d20 <__aeabi_d2f>
 800198a:	4602      	mov	r2, r0
 800198c:	4b6e      	ldr	r3, [pc, #440]	; (8001b48 <main+0x318>)
 800198e:	601a      	str	r2, [r3, #0]
			GyrZ = ((float) GyrZraw + (0.061 * (float) GyrZoff)) / 131.0;
 8001990:	4b69      	ldr	r3, [pc, #420]	; (8001b38 <main+0x308>)
 8001992:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001996:	4618      	mov	r0, r3
 8001998:	f001 facc 	bl	8002f34 <__aeabi_i2f>
 800199c:	4603      	mov	r3, r0
 800199e:	4618      	mov	r0, r3
 80019a0:	f000 fe92 	bl	80026c8 <__aeabi_f2d>
 80019a4:	4604      	mov	r4, r0
 80019a6:	460d      	mov	r5, r1
 80019a8:	4b68      	ldr	r3, [pc, #416]	; (8001b4c <main+0x31c>)
 80019aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f001 fac0 	bl	8002f34 <__aeabi_i2f>
 80019b4:	4603      	mov	r3, r0
 80019b6:	4618      	mov	r0, r3
 80019b8:	f000 fe86 	bl	80026c8 <__aeabi_f2d>
 80019bc:	a350      	add	r3, pc, #320	; (adr r3, 8001b00 <main+0x2d0>)
 80019be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c2:	f000 fed5 	bl	8002770 <__aeabi_dmul>
 80019c6:	4602      	mov	r2, r0
 80019c8:	460b      	mov	r3, r1
 80019ca:	4620      	mov	r0, r4
 80019cc:	4629      	mov	r1, r5
 80019ce:	f000 fd1d 	bl	800240c <__adddf3>
 80019d2:	4603      	mov	r3, r0
 80019d4:	460c      	mov	r4, r1
 80019d6:	4618      	mov	r0, r3
 80019d8:	4621      	mov	r1, r4
 80019da:	a34b      	add	r3, pc, #300	; (adr r3, 8001b08 <main+0x2d8>)
 80019dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e0:	f000 fff0 	bl	80029c4 <__aeabi_ddiv>
 80019e4:	4603      	mov	r3, r0
 80019e6:	460c      	mov	r4, r1
 80019e8:	4618      	mov	r0, r3
 80019ea:	4621      	mov	r1, r4
 80019ec:	f001 f998 	bl	8002d20 <__aeabi_d2f>
 80019f0:	4602      	mov	r2, r0
 80019f2:	4b57      	ldr	r3, [pc, #348]	; (8001b50 <main+0x320>)
 80019f4:	601a      	str	r2, [r3, #0]

			AccXraw = (((int16_t) rxGyroAcc[9] << 8) | (rxGyroAcc[8]));	// 0.0039g * 16384(for 2g) = 63.89
 80019f6:	4b4c      	ldr	r3, [pc, #304]	; (8001b28 <main+0x2f8>)
 80019f8:	7a5b      	ldrb	r3, [r3, #9]
 80019fa:	021b      	lsls	r3, r3, #8
 80019fc:	b21a      	sxth	r2, r3
 80019fe:	4b4a      	ldr	r3, [pc, #296]	; (8001b28 <main+0x2f8>)
 8001a00:	7a1b      	ldrb	r3, [r3, #8]
 8001a02:	b21b      	sxth	r3, r3
 8001a04:	4313      	orrs	r3, r2
 8001a06:	b21a      	sxth	r2, r3
 8001a08:	4b52      	ldr	r3, [pc, #328]	; (8001b54 <main+0x324>)
 8001a0a:	801a      	strh	r2, [r3, #0]
			AccYraw = (((int16_t) rxGyroAcc[11] << 8) | (rxGyroAcc[10]));
 8001a0c:	4b46      	ldr	r3, [pc, #280]	; (8001b28 <main+0x2f8>)
 8001a0e:	7adb      	ldrb	r3, [r3, #11]
 8001a10:	021b      	lsls	r3, r3, #8
 8001a12:	b21a      	sxth	r2, r3
 8001a14:	4b44      	ldr	r3, [pc, #272]	; (8001b28 <main+0x2f8>)
 8001a16:	7a9b      	ldrb	r3, [r3, #10]
 8001a18:	b21b      	sxth	r3, r3
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	b21a      	sxth	r2, r3
 8001a1e:	4b4e      	ldr	r3, [pc, #312]	; (8001b58 <main+0x328>)
 8001a20:	801a      	strh	r2, [r3, #0]
			AccZraw = (((int16_t) rxGyroAcc[13] << 8) | (rxGyroAcc[12]));
 8001a22:	4b41      	ldr	r3, [pc, #260]	; (8001b28 <main+0x2f8>)
 8001a24:	7b5b      	ldrb	r3, [r3, #13]
 8001a26:	021b      	lsls	r3, r3, #8
 8001a28:	b21a      	sxth	r2, r3
 8001a2a:	4b3f      	ldr	r3, [pc, #252]	; (8001b28 <main+0x2f8>)
 8001a2c:	7b1b      	ldrb	r3, [r3, #12]
 8001a2e:	b21b      	sxth	r3, r3
 8001a30:	4313      	orrs	r3, r2
 8001a32:	b21a      	sxth	r2, r3
 8001a34:	4b49      	ldr	r3, [pc, #292]	; (8001b5c <main+0x32c>)
 8001a36:	801a      	strh	r2, [r3, #0]

//			AccX = ((float) AccXraw - (64.0 * AccXoff)) / 17039.0;
//			AccY = ((float) AccYraw - (64.0 * AccYoff)) / 17039.0;
//			AccZ = ((float) AccZraw - (64.0 * AccZoff)) / 17039.0;

			timeBMI160 = (((int32_t) rxGyroAcc[1] << 16) | ((int16_t) rxGyroAcc[0] << 8) | (rxGyroAcc[14]));	// РІРЅСѓС‚СЂРµРЅРЅРµРµ РІСЂРµРјСЏ РґР°С‚С‡РёРєР°
 8001a38:	4b3b      	ldr	r3, [pc, #236]	; (8001b28 <main+0x2f8>)
 8001a3a:	785b      	ldrb	r3, [r3, #1]
 8001a3c:	041a      	lsls	r2, r3, #16
 8001a3e:	4b3a      	ldr	r3, [pc, #232]	; (8001b28 <main+0x2f8>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	021b      	lsls	r3, r3, #8
 8001a44:	4313      	orrs	r3, r2
 8001a46:	4a38      	ldr	r2, [pc, #224]	; (8001b28 <main+0x2f8>)
 8001a48:	7b92      	ldrb	r2, [r2, #14]
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	4b44      	ldr	r3, [pc, #272]	; (8001b60 <main+0x330>)
 8001a50:	601a      	str	r2, [r3, #0]

			MagX = (((int16_t) rxMag[3] << 8) | (rxMag[2]));
 8001a52:	4b36      	ldr	r3, [pc, #216]	; (8001b2c <main+0x2fc>)
 8001a54:	78db      	ldrb	r3, [r3, #3]
 8001a56:	021b      	lsls	r3, r3, #8
 8001a58:	b21a      	sxth	r2, r3
 8001a5a:	4b34      	ldr	r3, [pc, #208]	; (8001b2c <main+0x2fc>)
 8001a5c:	789b      	ldrb	r3, [r3, #2]
 8001a5e:	b21b      	sxth	r3, r3
 8001a60:	4313      	orrs	r3, r2
 8001a62:	b21a      	sxth	r2, r3
 8001a64:	4b3f      	ldr	r3, [pc, #252]	; (8001b64 <main+0x334>)
 8001a66:	801a      	strh	r2, [r3, #0]
			MagY = (((int16_t) rxMag[5] << 8) | (rxMag[4]));
 8001a68:	4b30      	ldr	r3, [pc, #192]	; (8001b2c <main+0x2fc>)
 8001a6a:	795b      	ldrb	r3, [r3, #5]
 8001a6c:	021b      	lsls	r3, r3, #8
 8001a6e:	b21a      	sxth	r2, r3
 8001a70:	4b2e      	ldr	r3, [pc, #184]	; (8001b2c <main+0x2fc>)
 8001a72:	791b      	ldrb	r3, [r3, #4]
 8001a74:	b21b      	sxth	r3, r3
 8001a76:	4313      	orrs	r3, r2
 8001a78:	b21a      	sxth	r2, r3
 8001a7a:	4b3b      	ldr	r3, [pc, #236]	; (8001b68 <main+0x338>)
 8001a7c:	801a      	strh	r2, [r3, #0]
			MagZ = (((int16_t) rxMag[7] << 8) | (rxMag[6]));
 8001a7e:	4b2b      	ldr	r3, [pc, #172]	; (8001b2c <main+0x2fc>)
 8001a80:	79db      	ldrb	r3, [r3, #7]
 8001a82:	021b      	lsls	r3, r3, #8
 8001a84:	b21a      	sxth	r2, r3
 8001a86:	4b29      	ldr	r3, [pc, #164]	; (8001b2c <main+0x2fc>)
 8001a88:	799b      	ldrb	r3, [r3, #6]
 8001a8a:	b21b      	sxth	r3, r3
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	b21a      	sxth	r2, r3
 8001a90:	4b36      	ldr	r3, [pc, #216]	; (8001b6c <main+0x33c>)
 8001a92:	801a      	strh	r2, [r3, #0]

			rhall = (((int16_t) rxMag[1] << 8) | (rxMag[0]));			// РґР°С‚С‡РёРє С‚РµРјРїРµСЂР°С‚СѓСЂС‹ РЅР° СЌС„С„РµРєС‚Рµ РҐРѕР»Р»Р°
 8001a94:	4b25      	ldr	r3, [pc, #148]	; (8001b2c <main+0x2fc>)
 8001a96:	785b      	ldrb	r3, [r3, #1]
 8001a98:	021b      	lsls	r3, r3, #8
 8001a9a:	b21a      	sxth	r2, r3
 8001a9c:	4b23      	ldr	r3, [pc, #140]	; (8001b2c <main+0x2fc>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	b21b      	sxth	r3, r3
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	b21a      	sxth	r2, r3
 8001aa6:	4b32      	ldr	r3, [pc, #200]	; (8001b70 <main+0x340>)
 8001aa8:	801a      	strh	r2, [r3, #0]
			//============================================END read BMI160 and BMM150============================================//

			//~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~Calibration~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~//

			//centering and scaling axis (value to g)
			AccX = (AccXraw - 93)  / 16607.0;		//РЎРјРµС‰РµРЅРёРµ Рё РјР°СЃС€С‚Р°Р±РёСЂРѕРІР°РЅРёРµ РѕСЃРµР№
 8001aaa:	4b2a      	ldr	r3, [pc, #168]	; (8001b54 <main+0x324>)
 8001aac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ab0:	3b5d      	subs	r3, #93	; 0x5d
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f000 fdf6 	bl	80026a4 <__aeabi_i2d>
 8001ab8:	a315      	add	r3, pc, #84	; (adr r3, 8001b10 <main+0x2e0>)
 8001aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001abe:	f000 ff81 	bl	80029c4 <__aeabi_ddiv>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	460c      	mov	r4, r1
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	4621      	mov	r1, r4
 8001aca:	f001 f929 	bl	8002d20 <__aeabi_d2f>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	4b28      	ldr	r3, [pc, #160]	; (8001b74 <main+0x344>)
 8001ad2:	601a      	str	r2, [r3, #0]
			AccY = (AccYraw - 126) / 16374.0;
 8001ad4:	4b20      	ldr	r3, [pc, #128]	; (8001b58 <main+0x328>)
 8001ad6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ada:	3b7e      	subs	r3, #126	; 0x7e
 8001adc:	4618      	mov	r0, r3
 8001ade:	f000 fde1 	bl	80026a4 <__aeabi_i2d>
 8001ae2:	a30d      	add	r3, pc, #52	; (adr r3, 8001b18 <main+0x2e8>)
 8001ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae8:	f000 ff6c 	bl	80029c4 <__aeabi_ddiv>
 8001aec:	4603      	mov	r3, r0
 8001aee:	460c      	mov	r4, r1
 8001af0:	4618      	mov	r0, r3
 8001af2:	4621      	mov	r1, r4
 8001af4:	f001 f914 	bl	8002d20 <__aeabi_d2f>
 8001af8:	4602      	mov	r2, r0
 8001afa:	4b1f      	ldr	r3, [pc, #124]	; (8001b78 <main+0x348>)
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	e03d      	b.n	8001b7c <main+0x34c>
 8001b00:	5a1cac08 	.word	0x5a1cac08
 8001b04:	3faf3b64 	.word	0x3faf3b64
 8001b08:	00000000 	.word	0x00000000
 8001b0c:	40606000 	.word	0x40606000
 8001b10:	00000000 	.word	0x00000000
 8001b14:	40d037c0 	.word	0x40d037c0
 8001b18:	00000000 	.word	0x00000000
 8001b1c:	40cffb00 	.word	0x40cffb00
 8001b20:	0800570c 	.word	0x0800570c
 8001b24:	2000011c 	.word	0x2000011c
 8001b28:	20000138 	.word	0x20000138
 8001b2c:	20000130 	.word	0x20000130
 8001b30:	200000bc 	.word	0x200000bc
 8001b34:	200000be 	.word	0x200000be
 8001b38:	200000c0 	.word	0x200000c0
 8001b3c:	200000dc 	.word	0x200000dc
 8001b40:	200000c4 	.word	0x200000c4
 8001b44:	200000de 	.word	0x200000de
 8001b48:	200000c8 	.word	0x200000c8
 8001b4c:	200000e0 	.word	0x200000e0
 8001b50:	200000cc 	.word	0x200000cc
 8001b54:	20000098 	.word	0x20000098
 8001b58:	2000009a 	.word	0x2000009a
 8001b5c:	2000009c 	.word	0x2000009c
 8001b60:	200000e4 	.word	0x200000e4
 8001b64:	200000e8 	.word	0x200000e8
 8001b68:	200000ea 	.word	0x200000ea
 8001b6c:	200000ec 	.word	0x200000ec
 8001b70:	200000ee 	.word	0x200000ee
 8001b74:	200000a0 	.word	0x200000a0
 8001b78:	200000a4 	.word	0x200000a4
			AccZ = (AccZraw - 560) / 16686.0;
 8001b7c:	4bbe      	ldr	r3, [pc, #760]	; (8001e78 <main+0x648>)
 8001b7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b82:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8001b86:	4618      	mov	r0, r3
 8001b88:	f000 fd8c 	bl	80026a4 <__aeabi_i2d>
 8001b8c:	a3b0      	add	r3, pc, #704	; (adr r3, 8001e50 <main+0x620>)
 8001b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b92:	f000 ff17 	bl	80029c4 <__aeabi_ddiv>
 8001b96:	4603      	mov	r3, r0
 8001b98:	460c      	mov	r4, r1
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	4621      	mov	r1, r4
 8001b9e:	f001 f8bf 	bl	8002d20 <__aeabi_d2f>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	4bb5      	ldr	r3, [pc, #724]	; (8001e7c <main+0x64c>)
 8001ba6:	601a      	str	r2, [r3, #0]

			MagX = (MagX + 3)   * 0.237341772;
 8001ba8:	4bb5      	ldr	r3, [pc, #724]	; (8001e80 <main+0x650>)
 8001baa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bae:	3303      	adds	r3, #3
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f000 fd77 	bl	80026a4 <__aeabi_i2d>
 8001bb6:	a3a8      	add	r3, pc, #672	; (adr r3, 8001e58 <main+0x628>)
 8001bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bbc:	f000 fdd8 	bl	8002770 <__aeabi_dmul>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	460c      	mov	r4, r1
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	4621      	mov	r1, r4
 8001bc8:	f001 f882 	bl	8002cd0 <__aeabi_d2iz>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	b21a      	sxth	r2, r3
 8001bd0:	4bab      	ldr	r3, [pc, #684]	; (8001e80 <main+0x650>)
 8001bd2:	801a      	strh	r2, [r3, #0]
			MagY = (MagY + 131) * 0.229591837;
 8001bd4:	4bab      	ldr	r3, [pc, #684]	; (8001e84 <main+0x654>)
 8001bd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bda:	3383      	adds	r3, #131	; 0x83
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f000 fd61 	bl	80026a4 <__aeabi_i2d>
 8001be2:	a39f      	add	r3, pc, #636	; (adr r3, 8001e60 <main+0x630>)
 8001be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be8:	f000 fdc2 	bl	8002770 <__aeabi_dmul>
 8001bec:	4603      	mov	r3, r0
 8001bee:	460c      	mov	r4, r1
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	4621      	mov	r1, r4
 8001bf4:	f001 f86c 	bl	8002cd0 <__aeabi_d2iz>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	b21a      	sxth	r2, r3
 8001bfc:	4ba1      	ldr	r3, [pc, #644]	; (8001e84 <main+0x654>)
 8001bfe:	801a      	strh	r2, [r3, #0]
			MagZ = (MagZ + 102) * 1;
 8001c00:	4ba1      	ldr	r3, [pc, #644]	; (8001e88 <main+0x658>)
 8001c02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	3366      	adds	r3, #102	; 0x66
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	b21a      	sxth	r2, r3
 8001c0e:	4b9e      	ldr	r3, [pc, #632]	; (8001e88 <main+0x658>)
 8001c10:	801a      	strh	r2, [r3, #0]

			//============================================Angles; Speed; Coordinates============================================//

			// low-pass filter
			AccXf = (0.95 * AccXf) + (0.05 * AccX);
 8001c12:	4b9e      	ldr	r3, [pc, #632]	; (8001e8c <main+0x65c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f000 fd56 	bl	80026c8 <__aeabi_f2d>
 8001c1c:	a392      	add	r3, pc, #584	; (adr r3, 8001e68 <main+0x638>)
 8001c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c22:	f000 fda5 	bl	8002770 <__aeabi_dmul>
 8001c26:	4603      	mov	r3, r0
 8001c28:	460c      	mov	r4, r1
 8001c2a:	4625      	mov	r5, r4
 8001c2c:	461c      	mov	r4, r3
 8001c2e:	4b98      	ldr	r3, [pc, #608]	; (8001e90 <main+0x660>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f000 fd48 	bl	80026c8 <__aeabi_f2d>
 8001c38:	a38d      	add	r3, pc, #564	; (adr r3, 8001e70 <main+0x640>)
 8001c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c3e:	f000 fd97 	bl	8002770 <__aeabi_dmul>
 8001c42:	4602      	mov	r2, r0
 8001c44:	460b      	mov	r3, r1
 8001c46:	4620      	mov	r0, r4
 8001c48:	4629      	mov	r1, r5
 8001c4a:	f000 fbdf 	bl	800240c <__adddf3>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	460c      	mov	r4, r1
 8001c52:	4618      	mov	r0, r3
 8001c54:	4621      	mov	r1, r4
 8001c56:	f001 f863 	bl	8002d20 <__aeabi_d2f>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	4b8b      	ldr	r3, [pc, #556]	; (8001e8c <main+0x65c>)
 8001c5e:	601a      	str	r2, [r3, #0]
			AccYf = (0.95 * AccYf) + (0.05 * AccY);
 8001c60:	4b8c      	ldr	r3, [pc, #560]	; (8001e94 <main+0x664>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f000 fd2f 	bl	80026c8 <__aeabi_f2d>
 8001c6a:	a37f      	add	r3, pc, #508	; (adr r3, 8001e68 <main+0x638>)
 8001c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c70:	f000 fd7e 	bl	8002770 <__aeabi_dmul>
 8001c74:	4603      	mov	r3, r0
 8001c76:	460c      	mov	r4, r1
 8001c78:	4625      	mov	r5, r4
 8001c7a:	461c      	mov	r4, r3
 8001c7c:	4b86      	ldr	r3, [pc, #536]	; (8001e98 <main+0x668>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f000 fd21 	bl	80026c8 <__aeabi_f2d>
 8001c86:	a37a      	add	r3, pc, #488	; (adr r3, 8001e70 <main+0x640>)
 8001c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c8c:	f000 fd70 	bl	8002770 <__aeabi_dmul>
 8001c90:	4602      	mov	r2, r0
 8001c92:	460b      	mov	r3, r1
 8001c94:	4620      	mov	r0, r4
 8001c96:	4629      	mov	r1, r5
 8001c98:	f000 fbb8 	bl	800240c <__adddf3>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	460c      	mov	r4, r1
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	4621      	mov	r1, r4
 8001ca4:	f001 f83c 	bl	8002d20 <__aeabi_d2f>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	4b7a      	ldr	r3, [pc, #488]	; (8001e94 <main+0x664>)
 8001cac:	601a      	str	r2, [r3, #0]
			AccZf = (0.95 * AccZf) + (0.05 * AccZ);
 8001cae:	4b7b      	ldr	r3, [pc, #492]	; (8001e9c <main+0x66c>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f000 fd08 	bl	80026c8 <__aeabi_f2d>
 8001cb8:	a36b      	add	r3, pc, #428	; (adr r3, 8001e68 <main+0x638>)
 8001cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cbe:	f000 fd57 	bl	8002770 <__aeabi_dmul>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	460c      	mov	r4, r1
 8001cc6:	4625      	mov	r5, r4
 8001cc8:	461c      	mov	r4, r3
 8001cca:	4b6c      	ldr	r3, [pc, #432]	; (8001e7c <main+0x64c>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f000 fcfa 	bl	80026c8 <__aeabi_f2d>
 8001cd4:	a366      	add	r3, pc, #408	; (adr r3, 8001e70 <main+0x640>)
 8001cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cda:	f000 fd49 	bl	8002770 <__aeabi_dmul>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	4620      	mov	r0, r4
 8001ce4:	4629      	mov	r1, r5
 8001ce6:	f000 fb91 	bl	800240c <__adddf3>
 8001cea:	4603      	mov	r3, r0
 8001cec:	460c      	mov	r4, r1
 8001cee:	4618      	mov	r0, r3
 8001cf0:	4621      	mov	r1, r4
 8001cf2:	f001 f815 	bl	8002d20 <__aeabi_d2f>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	4b68      	ldr	r3, [pc, #416]	; (8001e9c <main+0x66c>)
 8001cfa:	601a      	str	r2, [r3, #0]

			// low-pass filter
			GyrXf = (0.95 * GyrXf) + (0.05 * GyrX);
 8001cfc:	4b68      	ldr	r3, [pc, #416]	; (8001ea0 <main+0x670>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f000 fce1 	bl	80026c8 <__aeabi_f2d>
 8001d06:	a358      	add	r3, pc, #352	; (adr r3, 8001e68 <main+0x638>)
 8001d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d0c:	f000 fd30 	bl	8002770 <__aeabi_dmul>
 8001d10:	4603      	mov	r3, r0
 8001d12:	460c      	mov	r4, r1
 8001d14:	4625      	mov	r5, r4
 8001d16:	461c      	mov	r4, r3
 8001d18:	4b62      	ldr	r3, [pc, #392]	; (8001ea4 <main+0x674>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f000 fcd3 	bl	80026c8 <__aeabi_f2d>
 8001d22:	a353      	add	r3, pc, #332	; (adr r3, 8001e70 <main+0x640>)
 8001d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d28:	f000 fd22 	bl	8002770 <__aeabi_dmul>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	460b      	mov	r3, r1
 8001d30:	4620      	mov	r0, r4
 8001d32:	4629      	mov	r1, r5
 8001d34:	f000 fb6a 	bl	800240c <__adddf3>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	460c      	mov	r4, r1
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	4621      	mov	r1, r4
 8001d40:	f000 ffee 	bl	8002d20 <__aeabi_d2f>
 8001d44:	4602      	mov	r2, r0
 8001d46:	4b56      	ldr	r3, [pc, #344]	; (8001ea0 <main+0x670>)
 8001d48:	601a      	str	r2, [r3, #0]
			GyrYf = (0.95 * GyrYf) + (0.05 * GyrY);
 8001d4a:	4b57      	ldr	r3, [pc, #348]	; (8001ea8 <main+0x678>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f000 fcba 	bl	80026c8 <__aeabi_f2d>
 8001d54:	a344      	add	r3, pc, #272	; (adr r3, 8001e68 <main+0x638>)
 8001d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d5a:	f000 fd09 	bl	8002770 <__aeabi_dmul>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	460c      	mov	r4, r1
 8001d62:	4625      	mov	r5, r4
 8001d64:	461c      	mov	r4, r3
 8001d66:	4b51      	ldr	r3, [pc, #324]	; (8001eac <main+0x67c>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f000 fcac 	bl	80026c8 <__aeabi_f2d>
 8001d70:	a33f      	add	r3, pc, #252	; (adr r3, 8001e70 <main+0x640>)
 8001d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d76:	f000 fcfb 	bl	8002770 <__aeabi_dmul>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	4620      	mov	r0, r4
 8001d80:	4629      	mov	r1, r5
 8001d82:	f000 fb43 	bl	800240c <__adddf3>
 8001d86:	4603      	mov	r3, r0
 8001d88:	460c      	mov	r4, r1
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	4621      	mov	r1, r4
 8001d8e:	f000 ffc7 	bl	8002d20 <__aeabi_d2f>
 8001d92:	4602      	mov	r2, r0
 8001d94:	4b44      	ldr	r3, [pc, #272]	; (8001ea8 <main+0x678>)
 8001d96:	601a      	str	r2, [r3, #0]
			GyrZf = (0.95 * GyrZf) + (0.05 * GyrZ);
 8001d98:	4b45      	ldr	r3, [pc, #276]	; (8001eb0 <main+0x680>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f000 fc93 	bl	80026c8 <__aeabi_f2d>
 8001da2:	a331      	add	r3, pc, #196	; (adr r3, 8001e68 <main+0x638>)
 8001da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da8:	f000 fce2 	bl	8002770 <__aeabi_dmul>
 8001dac:	4603      	mov	r3, r0
 8001dae:	460c      	mov	r4, r1
 8001db0:	4625      	mov	r5, r4
 8001db2:	461c      	mov	r4, r3
 8001db4:	4b3f      	ldr	r3, [pc, #252]	; (8001eb4 <main+0x684>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4618      	mov	r0, r3
 8001dba:	f000 fc85 	bl	80026c8 <__aeabi_f2d>
 8001dbe:	a32c      	add	r3, pc, #176	; (adr r3, 8001e70 <main+0x640>)
 8001dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc4:	f000 fcd4 	bl	8002770 <__aeabi_dmul>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	460b      	mov	r3, r1
 8001dcc:	4620      	mov	r0, r4
 8001dce:	4629      	mov	r1, r5
 8001dd0:	f000 fb1c 	bl	800240c <__adddf3>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	460c      	mov	r4, r1
 8001dd8:	4618      	mov	r0, r3
 8001dda:	4621      	mov	r1, r4
 8001ddc:	f000 ffa0 	bl	8002d20 <__aeabi_d2f>
 8001de0:	4602      	mov	r2, r0
 8001de2:	4b33      	ldr	r3, [pc, #204]	; (8001eb0 <main+0x680>)
 8001de4:	601a      	str	r2, [r3, #0]

			//deg0 + ((deg / s) * s) = deg
			gyroRoll  = gyroRoll  + (GyrXf * elapsedTime);
 8001de6:	4b2e      	ldr	r3, [pc, #184]	; (8001ea0 <main+0x670>)
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	4b33      	ldr	r3, [pc, #204]	; (8001eb8 <main+0x688>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4619      	mov	r1, r3
 8001df0:	4610      	mov	r0, r2
 8001df2:	f001 f8f3 	bl	8002fdc <__aeabi_fmul>
 8001df6:	4603      	mov	r3, r0
 8001df8:	461a      	mov	r2, r3
 8001dfa:	4b30      	ldr	r3, [pc, #192]	; (8001ebc <main+0x68c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4610      	mov	r0, r2
 8001e02:	f000 ffe3 	bl	8002dcc <__addsf3>
 8001e06:	4603      	mov	r3, r0
 8001e08:	461a      	mov	r2, r3
 8001e0a:	4b2c      	ldr	r3, [pc, #176]	; (8001ebc <main+0x68c>)
 8001e0c:	601a      	str	r2, [r3, #0]
			gyroPitch = gyroPitch + (GyrYf * elapsedTime);
 8001e0e:	4b26      	ldr	r3, [pc, #152]	; (8001ea8 <main+0x678>)
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	4b29      	ldr	r3, [pc, #164]	; (8001eb8 <main+0x688>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4619      	mov	r1, r3
 8001e18:	4610      	mov	r0, r2
 8001e1a:	f001 f8df 	bl	8002fdc <__aeabi_fmul>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	461a      	mov	r2, r3
 8001e22:	4b27      	ldr	r3, [pc, #156]	; (8001ec0 <main+0x690>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4619      	mov	r1, r3
 8001e28:	4610      	mov	r0, r2
 8001e2a:	f000 ffcf 	bl	8002dcc <__addsf3>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	461a      	mov	r2, r3
 8001e32:	4b23      	ldr	r3, [pc, #140]	; (8001ec0 <main+0x690>)
 8001e34:	601a      	str	r2, [r3, #0]
			gyroYaw   = gyroYaw   + (GyrZf * elapsedTime);
 8001e36:	4b1e      	ldr	r3, [pc, #120]	; (8001eb0 <main+0x680>)
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	4b1f      	ldr	r3, [pc, #124]	; (8001eb8 <main+0x688>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4610      	mov	r0, r2
 8001e42:	f001 f8cb 	bl	8002fdc <__aeabi_fmul>
 8001e46:	4603      	mov	r3, r0
 8001e48:	461a      	mov	r2, r3
 8001e4a:	e03b      	b.n	8001ec4 <main+0x694>
 8001e4c:	f3af 8000 	nop.w
 8001e50:	00000000 	.word	0x00000000
 8001e54:	40d04b80 	.word	0x40d04b80
 8001e58:	165b7aea 	.word	0x165b7aea
 8001e5c:	3fce6137 	.word	0x3fce6137
 8001e60:	ebabf9dd 	.word	0xebabf9dd
 8001e64:	3fcd6343 	.word	0x3fcd6343
 8001e68:	66666666 	.word	0x66666666
 8001e6c:	3fee6666 	.word	0x3fee6666
 8001e70:	9999999a 	.word	0x9999999a
 8001e74:	3fa99999 	.word	0x3fa99999
 8001e78:	2000009c 	.word	0x2000009c
 8001e7c:	200000a8 	.word	0x200000a8
 8001e80:	200000e8 	.word	0x200000e8
 8001e84:	200000ea 	.word	0x200000ea
 8001e88:	200000ec 	.word	0x200000ec
 8001e8c:	200000ac 	.word	0x200000ac
 8001e90:	200000a0 	.word	0x200000a0
 8001e94:	200000b0 	.word	0x200000b0
 8001e98:	200000a4 	.word	0x200000a4
 8001e9c:	200000b4 	.word	0x200000b4
 8001ea0:	200000d0 	.word	0x200000d0
 8001ea4:	200000c4 	.word	0x200000c4
 8001ea8:	200000d4 	.word	0x200000d4
 8001eac:	200000c8 	.word	0x200000c8
 8001eb0:	200000d8 	.word	0x200000d8
 8001eb4:	200000cc 	.word	0x200000cc
 8001eb8:	20000008 	.word	0x20000008
 8001ebc:	200000f8 	.word	0x200000f8
 8001ec0:	200000fc 	.word	0x200000fc
 8001ec4:	4bc8      	ldr	r3, [pc, #800]	; (80021e8 <main+0x9b8>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4619      	mov	r1, r3
 8001eca:	4610      	mov	r0, r2
 8001ecc:	f000 ff7e 	bl	8002dcc <__addsf3>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	4bc4      	ldr	r3, [pc, #784]	; (80021e8 <main+0x9b8>)
 8001ed6:	601a      	str	r2, [r3, #0]

			AccelRoll  = atan(AccY        / (sqrt((AccX * AccX) + (AccZ * AccZ)))) * deg;
 8001ed8:	4bc4      	ldr	r3, [pc, #784]	; (80021ec <main+0x9bc>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f000 fbf3 	bl	80026c8 <__aeabi_f2d>
 8001ee2:	4604      	mov	r4, r0
 8001ee4:	460d      	mov	r5, r1
 8001ee6:	4bc2      	ldr	r3, [pc, #776]	; (80021f0 <main+0x9c0>)
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	4bc1      	ldr	r3, [pc, #772]	; (80021f0 <main+0x9c0>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4610      	mov	r0, r2
 8001ef2:	f001 f873 	bl	8002fdc <__aeabi_fmul>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	461e      	mov	r6, r3
 8001efa:	4bbe      	ldr	r3, [pc, #760]	; (80021f4 <main+0x9c4>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	4bbd      	ldr	r3, [pc, #756]	; (80021f4 <main+0x9c4>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4619      	mov	r1, r3
 8001f04:	4610      	mov	r0, r2
 8001f06:	f001 f869 	bl	8002fdc <__aeabi_fmul>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4630      	mov	r0, r6
 8001f10:	f000 ff5c 	bl	8002dcc <__addsf3>
 8001f14:	4603      	mov	r3, r0
 8001f16:	4618      	mov	r0, r3
 8001f18:	f000 fbd6 	bl	80026c8 <__aeabi_f2d>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	4610      	mov	r0, r2
 8001f22:	4619      	mov	r1, r3
 8001f24:	f002 f9fa 	bl	800431c <sqrt>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	4620      	mov	r0, r4
 8001f2e:	4629      	mov	r1, r5
 8001f30:	f000 fd48 	bl	80029c4 <__aeabi_ddiv>
 8001f34:	4603      	mov	r3, r0
 8001f36:	460c      	mov	r4, r1
 8001f38:	4618      	mov	r0, r3
 8001f3a:	4621      	mov	r1, r4
 8001f3c:	f001 ffb4 	bl	8003ea8 <atan>
 8001f40:	4604      	mov	r4, r0
 8001f42:	460d      	mov	r5, r1
 8001f44:	4bac      	ldr	r3, [pc, #688]	; (80021f8 <main+0x9c8>)
 8001f46:	4618      	mov	r0, r3
 8001f48:	f000 fbbe 	bl	80026c8 <__aeabi_f2d>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	460b      	mov	r3, r1
 8001f50:	4620      	mov	r0, r4
 8001f52:	4629      	mov	r1, r5
 8001f54:	f000 fc0c 	bl	8002770 <__aeabi_dmul>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	460c      	mov	r4, r1
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	4621      	mov	r1, r4
 8001f60:	f000 fede 	bl	8002d20 <__aeabi_d2f>
 8001f64:	4602      	mov	r2, r0
 8001f66:	4ba5      	ldr	r3, [pc, #660]	; (80021fc <main+0x9cc>)
 8001f68:	601a      	str	r2, [r3, #0]
			AccelPitch = atan((-1 * AccX) / (sqrt((AccY * AccY) + (AccZ * AccZ)))) * deg;
 8001f6a:	4ba1      	ldr	r3, [pc, #644]	; (80021f0 <main+0x9c0>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001f72:	4618      	mov	r0, r3
 8001f74:	f000 fba8 	bl	80026c8 <__aeabi_f2d>
 8001f78:	4604      	mov	r4, r0
 8001f7a:	460d      	mov	r5, r1
 8001f7c:	4b9b      	ldr	r3, [pc, #620]	; (80021ec <main+0x9bc>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	4b9a      	ldr	r3, [pc, #616]	; (80021ec <main+0x9bc>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4619      	mov	r1, r3
 8001f86:	4610      	mov	r0, r2
 8001f88:	f001 f828 	bl	8002fdc <__aeabi_fmul>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	461e      	mov	r6, r3
 8001f90:	4b98      	ldr	r3, [pc, #608]	; (80021f4 <main+0x9c4>)
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	4b97      	ldr	r3, [pc, #604]	; (80021f4 <main+0x9c4>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4619      	mov	r1, r3
 8001f9a:	4610      	mov	r0, r2
 8001f9c:	f001 f81e 	bl	8002fdc <__aeabi_fmul>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	4630      	mov	r0, r6
 8001fa6:	f000 ff11 	bl	8002dcc <__addsf3>
 8001faa:	4603      	mov	r3, r0
 8001fac:	4618      	mov	r0, r3
 8001fae:	f000 fb8b 	bl	80026c8 <__aeabi_f2d>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	4610      	mov	r0, r2
 8001fb8:	4619      	mov	r1, r3
 8001fba:	f002 f9af 	bl	800431c <sqrt>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	4620      	mov	r0, r4
 8001fc4:	4629      	mov	r1, r5
 8001fc6:	f000 fcfd 	bl	80029c4 <__aeabi_ddiv>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	460c      	mov	r4, r1
 8001fce:	4618      	mov	r0, r3
 8001fd0:	4621      	mov	r1, r4
 8001fd2:	f001 ff69 	bl	8003ea8 <atan>
 8001fd6:	4604      	mov	r4, r0
 8001fd8:	460d      	mov	r5, r1
 8001fda:	4b87      	ldr	r3, [pc, #540]	; (80021f8 <main+0x9c8>)
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f000 fb73 	bl	80026c8 <__aeabi_f2d>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	4620      	mov	r0, r4
 8001fe8:	4629      	mov	r1, r5
 8001fea:	f000 fbc1 	bl	8002770 <__aeabi_dmul>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	460c      	mov	r4, r1
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	4621      	mov	r1, r4
 8001ff6:	f000 fe93 	bl	8002d20 <__aeabi_d2f>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	4b80      	ldr	r3, [pc, #512]	; (8002200 <main+0x9d0>)
 8001ffe:	601a      	str	r2, [r3, #0]

			RollRaw  = 0.9 * gyroRoll + 0.1 * AccelRoll;
 8002000:	4b80      	ldr	r3, [pc, #512]	; (8002204 <main+0x9d4>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4618      	mov	r0, r3
 8002006:	f000 fb5f 	bl	80026c8 <__aeabi_f2d>
 800200a:	a373      	add	r3, pc, #460	; (adr r3, 80021d8 <main+0x9a8>)
 800200c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002010:	f000 fbae 	bl	8002770 <__aeabi_dmul>
 8002014:	4603      	mov	r3, r0
 8002016:	460c      	mov	r4, r1
 8002018:	4625      	mov	r5, r4
 800201a:	461c      	mov	r4, r3
 800201c:	4b77      	ldr	r3, [pc, #476]	; (80021fc <main+0x9cc>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4618      	mov	r0, r3
 8002022:	f000 fb51 	bl	80026c8 <__aeabi_f2d>
 8002026:	a36e      	add	r3, pc, #440	; (adr r3, 80021e0 <main+0x9b0>)
 8002028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800202c:	f000 fba0 	bl	8002770 <__aeabi_dmul>
 8002030:	4602      	mov	r2, r0
 8002032:	460b      	mov	r3, r1
 8002034:	4620      	mov	r0, r4
 8002036:	4629      	mov	r1, r5
 8002038:	f000 f9e8 	bl	800240c <__adddf3>
 800203c:	4603      	mov	r3, r0
 800203e:	460c      	mov	r4, r1
 8002040:	4618      	mov	r0, r3
 8002042:	4621      	mov	r1, r4
 8002044:	f000 fe6c 	bl	8002d20 <__aeabi_d2f>
 8002048:	4602      	mov	r2, r0
 800204a:	4b6f      	ldr	r3, [pc, #444]	; (8002208 <main+0x9d8>)
 800204c:	601a      	str	r2, [r3, #0]
			PitchRaw = 0.9 * gyroPitch + 0.1 * AccelPitch;
 800204e:	4b6f      	ldr	r3, [pc, #444]	; (800220c <main+0x9dc>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4618      	mov	r0, r3
 8002054:	f000 fb38 	bl	80026c8 <__aeabi_f2d>
 8002058:	a35f      	add	r3, pc, #380	; (adr r3, 80021d8 <main+0x9a8>)
 800205a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800205e:	f000 fb87 	bl	8002770 <__aeabi_dmul>
 8002062:	4603      	mov	r3, r0
 8002064:	460c      	mov	r4, r1
 8002066:	4625      	mov	r5, r4
 8002068:	461c      	mov	r4, r3
 800206a:	4b65      	ldr	r3, [pc, #404]	; (8002200 <main+0x9d0>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4618      	mov	r0, r3
 8002070:	f000 fb2a 	bl	80026c8 <__aeabi_f2d>
 8002074:	a35a      	add	r3, pc, #360	; (adr r3, 80021e0 <main+0x9b0>)
 8002076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207a:	f000 fb79 	bl	8002770 <__aeabi_dmul>
 800207e:	4602      	mov	r2, r0
 8002080:	460b      	mov	r3, r1
 8002082:	4620      	mov	r0, r4
 8002084:	4629      	mov	r1, r5
 8002086:	f000 f9c1 	bl	800240c <__adddf3>
 800208a:	4603      	mov	r3, r0
 800208c:	460c      	mov	r4, r1
 800208e:	4618      	mov	r0, r3
 8002090:	4621      	mov	r1, r4
 8002092:	f000 fe45 	bl	8002d20 <__aeabi_d2f>
 8002096:	4602      	mov	r2, r0
 8002098:	4b5d      	ldr	r3, [pc, #372]	; (8002210 <main+0x9e0>)
 800209a:	601a      	str	r2, [r3, #0]

			float RollRawrad  = -RollRaw     * rad;
 800209c:	4b5a      	ldr	r3, [pc, #360]	; (8002208 <main+0x9d8>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80020a4:	4a5b      	ldr	r2, [pc, #364]	; (8002214 <main+0x9e4>)
 80020a6:	4611      	mov	r1, r2
 80020a8:	4618      	mov	r0, r3
 80020aa:	f000 ff97 	bl	8002fdc <__aeabi_fmul>
 80020ae:	4603      	mov	r3, r0
 80020b0:	607b      	str	r3, [r7, #4]
			float PitchRawrad = PitchRaw    * rad;
 80020b2:	4b57      	ldr	r3, [pc, #348]	; (8002210 <main+0x9e0>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a57      	ldr	r2, [pc, #348]	; (8002214 <main+0x9e4>)
 80020b8:	4611      	mov	r1, r2
 80020ba:	4618      	mov	r0, r3
 80020bc:	f000 ff8e 	bl	8002fdc <__aeabi_fmul>
 80020c0:	4603      	mov	r3, r0
 80020c2:	603b      	str	r3, [r7, #0]

			azimuth= 11.7 + 180 + 57.295 * atan2((MagZ * sin(RollRawrad) - (MagY) * cos(RollRawrad)),
 80020c4:	4b54      	ldr	r3, [pc, #336]	; (8002218 <main+0x9e8>)
 80020c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f000 faea 	bl	80026a4 <__aeabi_i2d>
 80020d0:	4604      	mov	r4, r0
 80020d2:	460d      	mov	r5, r1
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f000 faf7 	bl	80026c8 <__aeabi_f2d>
 80020da:	4602      	mov	r2, r0
 80020dc:	460b      	mov	r3, r1
 80020de:	4610      	mov	r0, r2
 80020e0:	4619      	mov	r1, r3
 80020e2:	f002 f8ad 	bl	8004240 <sin>
 80020e6:	4602      	mov	r2, r0
 80020e8:	460b      	mov	r3, r1
 80020ea:	4620      	mov	r0, r4
 80020ec:	4629      	mov	r1, r5
 80020ee:	f000 fb3f 	bl	8002770 <__aeabi_dmul>
 80020f2:	4603      	mov	r3, r0
 80020f4:	460c      	mov	r4, r1
 80020f6:	4625      	mov	r5, r4
 80020f8:	461c      	mov	r4, r3
 80020fa:	4b48      	ldr	r3, [pc, #288]	; (800221c <main+0x9ec>)
 80020fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002100:	4618      	mov	r0, r3
 8002102:	f000 facf 	bl	80026a4 <__aeabi_i2d>
 8002106:	4680      	mov	r8, r0
 8002108:	4689      	mov	r9, r1
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f000 fadc 	bl	80026c8 <__aeabi_f2d>
 8002110:	4602      	mov	r2, r0
 8002112:	460b      	mov	r3, r1
 8002114:	4610      	mov	r0, r2
 8002116:	4619      	mov	r1, r3
 8002118:	f002 f858 	bl	80041cc <cos>
 800211c:	4602      	mov	r2, r0
 800211e:	460b      	mov	r3, r1
 8002120:	4640      	mov	r0, r8
 8002122:	4649      	mov	r1, r9
 8002124:	f000 fb24 	bl	8002770 <__aeabi_dmul>
 8002128:	4602      	mov	r2, r0
 800212a:	460b      	mov	r3, r1
 800212c:	4620      	mov	r0, r4
 800212e:	4629      	mov	r1, r5
 8002130:	f000 f96a 	bl	8002408 <__aeabi_dsub>
 8002134:	4603      	mov	r3, r0
 8002136:	460c      	mov	r4, r1
 8002138:	4625      	mov	r5, r4
 800213a:	461c      	mov	r4, r3
					((MagX) * cos(PitchRawrad) + (MagY) * sin(RollRawrad) * sin(PitchRawrad) + (MagZ) * sin(PitchRawrad) * cos(RollRawrad)));
 800213c:	4b38      	ldr	r3, [pc, #224]	; (8002220 <main+0x9f0>)
 800213e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002142:	4618      	mov	r0, r3
 8002144:	f000 faae 	bl	80026a4 <__aeabi_i2d>
 8002148:	4680      	mov	r8, r0
 800214a:	4689      	mov	r9, r1
 800214c:	6838      	ldr	r0, [r7, #0]
 800214e:	f000 fabb 	bl	80026c8 <__aeabi_f2d>
 8002152:	4602      	mov	r2, r0
 8002154:	460b      	mov	r3, r1
 8002156:	4610      	mov	r0, r2
 8002158:	4619      	mov	r1, r3
 800215a:	f002 f837 	bl	80041cc <cos>
 800215e:	4602      	mov	r2, r0
 8002160:	460b      	mov	r3, r1
 8002162:	4640      	mov	r0, r8
 8002164:	4649      	mov	r1, r9
 8002166:	f000 fb03 	bl	8002770 <__aeabi_dmul>
 800216a:	4602      	mov	r2, r0
 800216c:	460b      	mov	r3, r1
 800216e:	4690      	mov	r8, r2
 8002170:	4699      	mov	r9, r3
 8002172:	4b2a      	ldr	r3, [pc, #168]	; (800221c <main+0x9ec>)
 8002174:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002178:	4618      	mov	r0, r3
 800217a:	f000 fa93 	bl	80026a4 <__aeabi_i2d>
 800217e:	4682      	mov	sl, r0
 8002180:	468b      	mov	fp, r1
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f000 faa0 	bl	80026c8 <__aeabi_f2d>
 8002188:	4602      	mov	r2, r0
 800218a:	460b      	mov	r3, r1
 800218c:	4610      	mov	r0, r2
 800218e:	4619      	mov	r1, r3
 8002190:	f002 f856 	bl	8004240 <sin>
 8002194:	4602      	mov	r2, r0
 8002196:	460b      	mov	r3, r1
 8002198:	4650      	mov	r0, sl
 800219a:	4659      	mov	r1, fp
 800219c:	f000 fae8 	bl	8002770 <__aeabi_dmul>
 80021a0:	4602      	mov	r2, r0
 80021a2:	460b      	mov	r3, r1
 80021a4:	4692      	mov	sl, r2
 80021a6:	469b      	mov	fp, r3
 80021a8:	6838      	ldr	r0, [r7, #0]
 80021aa:	f000 fa8d 	bl	80026c8 <__aeabi_f2d>
 80021ae:	4602      	mov	r2, r0
 80021b0:	460b      	mov	r3, r1
 80021b2:	4610      	mov	r0, r2
 80021b4:	4619      	mov	r1, r3
 80021b6:	f002 f843 	bl	8004240 <sin>
 80021ba:	4602      	mov	r2, r0
 80021bc:	460b      	mov	r3, r1
 80021be:	4650      	mov	r0, sl
 80021c0:	4659      	mov	r1, fp
 80021c2:	f000 fad5 	bl	8002770 <__aeabi_dmul>
 80021c6:	4602      	mov	r2, r0
 80021c8:	460b      	mov	r3, r1
 80021ca:	4640      	mov	r0, r8
 80021cc:	4649      	mov	r1, r9
 80021ce:	f000 f91d 	bl	800240c <__adddf3>
 80021d2:	e027      	b.n	8002224 <main+0x9f4>
 80021d4:	f3af 8000 	nop.w
 80021d8:	cccccccd 	.word	0xcccccccd
 80021dc:	3feccccc 	.word	0x3feccccc
 80021e0:	9999999a 	.word	0x9999999a
 80021e4:	3fb99999 	.word	0x3fb99999
 80021e8:	20000100 	.word	0x20000100
 80021ec:	200000a4 	.word	0x200000a4
 80021f0:	200000a0 	.word	0x200000a0
 80021f4:	200000a8 	.word	0x200000a8
 80021f8:	42652ee1 	.word	0x42652ee1
 80021fc:	20000104 	.word	0x20000104
 8002200:	20000108 	.word	0x20000108
 8002204:	200000f8 	.word	0x200000f8
 8002208:	2000010c 	.word	0x2000010c
 800220c:	200000fc 	.word	0x200000fc
 8002210:	20000110 	.word	0x20000110
 8002214:	3c8efa35 	.word	0x3c8efa35
 8002218:	200000ec 	.word	0x200000ec
 800221c:	200000ea 	.word	0x200000ea
 8002220:	200000e8 	.word	0x200000e8
 8002224:	4602      	mov	r2, r0
 8002226:	460b      	mov	r3, r1
 8002228:	4690      	mov	r8, r2
 800222a:	4699      	mov	r9, r3
 800222c:	4b5a      	ldr	r3, [pc, #360]	; (8002398 <main+0xb68>)
 800222e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002232:	4618      	mov	r0, r3
 8002234:	f000 fa36 	bl	80026a4 <__aeabi_i2d>
 8002238:	4682      	mov	sl, r0
 800223a:	468b      	mov	fp, r1
 800223c:	6838      	ldr	r0, [r7, #0]
 800223e:	f000 fa43 	bl	80026c8 <__aeabi_f2d>
 8002242:	4602      	mov	r2, r0
 8002244:	460b      	mov	r3, r1
 8002246:	4610      	mov	r0, r2
 8002248:	4619      	mov	r1, r3
 800224a:	f001 fff9 	bl	8004240 <sin>
 800224e:	4602      	mov	r2, r0
 8002250:	460b      	mov	r3, r1
 8002252:	4650      	mov	r0, sl
 8002254:	4659      	mov	r1, fp
 8002256:	f000 fa8b 	bl	8002770 <__aeabi_dmul>
 800225a:	4602      	mov	r2, r0
 800225c:	460b      	mov	r3, r1
 800225e:	4692      	mov	sl, r2
 8002260:	469b      	mov	fp, r3
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 fa30 	bl	80026c8 <__aeabi_f2d>
 8002268:	4602      	mov	r2, r0
 800226a:	460b      	mov	r3, r1
 800226c:	4610      	mov	r0, r2
 800226e:	4619      	mov	r1, r3
 8002270:	f001 ffac 	bl	80041cc <cos>
 8002274:	4602      	mov	r2, r0
 8002276:	460b      	mov	r3, r1
 8002278:	4650      	mov	r0, sl
 800227a:	4659      	mov	r1, fp
 800227c:	f000 fa78 	bl	8002770 <__aeabi_dmul>
 8002280:	4602      	mov	r2, r0
 8002282:	460b      	mov	r3, r1
			azimuth= 11.7 + 180 + 57.295 * atan2((MagZ * sin(RollRawrad) - (MagY) * cos(RollRawrad)),
 8002284:	4640      	mov	r0, r8
 8002286:	4649      	mov	r1, r9
 8002288:	f000 f8c0 	bl	800240c <__adddf3>
 800228c:	4602      	mov	r2, r0
 800228e:	460b      	mov	r3, r1
 8002290:	4620      	mov	r0, r4
 8002292:	4629      	mov	r1, r5
 8002294:	f002 f840 	bl	8004318 <atan2>
 8002298:	a337      	add	r3, pc, #220	; (adr r3, 8002378 <main+0xb48>)
 800229a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800229e:	f000 fa67 	bl	8002770 <__aeabi_dmul>
 80022a2:	4603      	mov	r3, r0
 80022a4:	460c      	mov	r4, r1
 80022a6:	4618      	mov	r0, r3
 80022a8:	4621      	mov	r1, r4
 80022aa:	a335      	add	r3, pc, #212	; (adr r3, 8002380 <main+0xb50>)
 80022ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b0:	f000 f8ac 	bl	800240c <__adddf3>
 80022b4:	4603      	mov	r3, r0
 80022b6:	460c      	mov	r4, r1
 80022b8:	4618      	mov	r0, r3
 80022ba:	4621      	mov	r1, r4
 80022bc:	f000 fd30 	bl	8002d20 <__aeabi_d2f>
 80022c0:	4602      	mov	r2, r0
 80022c2:	4b36      	ldr	r3, [pc, #216]	; (800239c <main+0xb6c>)
 80022c4:	601a      	str	r2, [r3, #0]

			YawRaw   = 0.99 * gyroYaw + 0.01 * azimuth;
 80022c6:	4b36      	ldr	r3, [pc, #216]	; (80023a0 <main+0xb70>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4618      	mov	r0, r3
 80022cc:	f000 f9fc 	bl	80026c8 <__aeabi_f2d>
 80022d0:	a32d      	add	r3, pc, #180	; (adr r3, 8002388 <main+0xb58>)
 80022d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d6:	f000 fa4b 	bl	8002770 <__aeabi_dmul>
 80022da:	4603      	mov	r3, r0
 80022dc:	460c      	mov	r4, r1
 80022de:	4625      	mov	r5, r4
 80022e0:	461c      	mov	r4, r3
 80022e2:	4b2e      	ldr	r3, [pc, #184]	; (800239c <main+0xb6c>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f000 f9ee 	bl	80026c8 <__aeabi_f2d>
 80022ec:	a328      	add	r3, pc, #160	; (adr r3, 8002390 <main+0xb60>)
 80022ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022f2:	f000 fa3d 	bl	8002770 <__aeabi_dmul>
 80022f6:	4602      	mov	r2, r0
 80022f8:	460b      	mov	r3, r1
 80022fa:	4620      	mov	r0, r4
 80022fc:	4629      	mov	r1, r5
 80022fe:	f000 f885 	bl	800240c <__adddf3>
 8002302:	4603      	mov	r3, r0
 8002304:	460c      	mov	r4, r1
 8002306:	4618      	mov	r0, r3
 8002308:	4621      	mov	r1, r4
 800230a:	f000 fd09 	bl	8002d20 <__aeabi_d2f>
 800230e:	4602      	mov	r2, r0
 8002310:	4b24      	ldr	r3, [pc, #144]	; (80023a4 <main+0xb74>)
 8002312:	601a      	str	r2, [r3, #0]

			// Feedback for gyro
			gyroRoll  = RollRaw;
 8002314:	4b24      	ldr	r3, [pc, #144]	; (80023a8 <main+0xb78>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a24      	ldr	r2, [pc, #144]	; (80023ac <main+0xb7c>)
 800231a:	6013      	str	r3, [r2, #0]
			gyroPitch = PitchRaw;
 800231c:	4b24      	ldr	r3, [pc, #144]	; (80023b0 <main+0xb80>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a24      	ldr	r2, [pc, #144]	; (80023b4 <main+0xb84>)
 8002322:	6013      	str	r3, [r2, #0]
			gyroYaw   = YawRaw;
 8002324:	4b1f      	ldr	r3, [pc, #124]	; (80023a4 <main+0xb74>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a1d      	ldr	r2, [pc, #116]	; (80023a0 <main+0xb70>)
 800232a:	6013      	str	r3, [r2, #0]

		}

		if (ticks_task2 > 3000) {		// 300000 * 10 us = 0.3 Hz
 800232c:	4b22      	ldr	r3, [pc, #136]	; (80023b8 <main+0xb88>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002334:	4293      	cmp	r3, r2
 8002336:	f67f aa92 	bls.w	800185e <main+0x2e>
			ticks_task2 = 0;
 800233a:	4b1f      	ldr	r3, [pc, #124]	; (80023b8 <main+0xb88>)
 800233c:	2200      	movs	r2, #0
 800233e:	601a      	str	r2, [r3, #0]
			UART3_Send_String("\t");
			UART3_Send_Number_Float(AccelPitch);
			UART3_Send_String("\r\n");
			*/

			UART3_Send_Number_Float(RollRaw);
 8002340:	4b19      	ldr	r3, [pc, #100]	; (80023a8 <main+0xb78>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4618      	mov	r0, r3
 8002346:	f7ff fa14 	bl	8001772 <UART3_Send_Number_Float>
			UART3_Send_String("\t");
 800234a:	481c      	ldr	r0, [pc, #112]	; (80023bc <main+0xb8c>)
 800234c:	f7ff f9f6 	bl	800173c <UART3_Send_String>
			UART3_Send_Number_Float(PitchRaw);
 8002350:	4b17      	ldr	r3, [pc, #92]	; (80023b0 <main+0xb80>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff fa0c 	bl	8001772 <UART3_Send_Number_Float>
			UART3_Send_String("\t");
 800235a:	4818      	ldr	r0, [pc, #96]	; (80023bc <main+0xb8c>)
 800235c:	f7ff f9ee 	bl	800173c <UART3_Send_String>
			UART3_Send_Number_Float(YawRaw);
 8002360:	4b10      	ldr	r3, [pc, #64]	; (80023a4 <main+0xb74>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4618      	mov	r0, r3
 8002366:	f7ff fa04 	bl	8001772 <UART3_Send_Number_Float>
			UART3_Send_String("\r\n");
 800236a:	4815      	ldr	r0, [pc, #84]	; (80023c0 <main+0xb90>)
 800236c:	f7ff f9e6 	bl	800173c <UART3_Send_String>
		if (ticks_task1 > 250) {		//250 = 2500 us = 400 Hz
 8002370:	f7ff ba75 	b.w	800185e <main+0x2e>
 8002374:	f3af 8000 	nop.w
 8002378:	8f5c28f6 	.word	0x8f5c28f6
 800237c:	404ca5c2 	.word	0x404ca5c2
 8002380:	66666666 	.word	0x66666666
 8002384:	4067f666 	.word	0x4067f666
 8002388:	7ae147ae 	.word	0x7ae147ae
 800238c:	3fefae14 	.word	0x3fefae14
 8002390:	47ae147b 	.word	0x47ae147b
 8002394:	3f847ae1 	.word	0x3f847ae1
 8002398:	200000ec 	.word	0x200000ec
 800239c:	200000f4 	.word	0x200000f4
 80023a0:	20000100 	.word	0x20000100
 80023a4:	20000114 	.word	0x20000114
 80023a8:	2000010c 	.word	0x2000010c
 80023ac:	200000f8 	.word	0x200000f8
 80023b0:	20000110 	.word	0x20000110
 80023b4:	200000fc 	.word	0x200000fc
 80023b8:	20000120 	.word	0x20000120
 80023bc:	0800571c 	.word	0x0800571c
 80023c0:	08005720 	.word	0x08005720

080023c4 <SysTick_Handler>:
	}
}

/*************************************IRQ***************************************/

void SysTick_Handler(void) {
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
	ticks_task1++;
 80023c8:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <SysTick_Handler+0x20>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	3301      	adds	r3, #1
 80023ce:	4a05      	ldr	r2, [pc, #20]	; (80023e4 <SysTick_Handler+0x20>)
 80023d0:	6013      	str	r3, [r2, #0]
	ticks_task2++;
 80023d2:	4b05      	ldr	r3, [pc, #20]	; (80023e8 <SysTick_Handler+0x24>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	3301      	adds	r3, #1
 80023d8:	4a03      	ldr	r2, [pc, #12]	; (80023e8 <SysTick_Handler+0x24>)
 80023da:	6013      	str	r3, [r2, #0]
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	bc80      	pop	{r7}
 80023e2:	4770      	bx	lr
 80023e4:	2000011c 	.word	0x2000011c
 80023e8:	20000120 	.word	0x20000120
 80023ec:	08005988 	.word	0x08005988
 80023f0:	20000000 	.word	0x20000000
 80023f4:	20000074 	.word	0x20000074
 80023f8:	20000074 	.word	0x20000074
 80023fc:	2000014c 	.word	0x2000014c

08002400 <__aeabi_drsub>:
 8002400:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8002404:	e002      	b.n	800240c <__adddf3>
 8002406:	bf00      	nop

08002408 <__aeabi_dsub>:
 8002408:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800240c <__adddf3>:
 800240c:	b530      	push	{r4, r5, lr}
 800240e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8002412:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8002416:	ea94 0f05 	teq	r4, r5
 800241a:	bf08      	it	eq
 800241c:	ea90 0f02 	teqeq	r0, r2
 8002420:	bf1f      	itttt	ne
 8002422:	ea54 0c00 	orrsne.w	ip, r4, r0
 8002426:	ea55 0c02 	orrsne.w	ip, r5, r2
 800242a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800242e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8002432:	f000 80e2 	beq.w	80025fa <__adddf3+0x1ee>
 8002436:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800243a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800243e:	bfb8      	it	lt
 8002440:	426d      	neglt	r5, r5
 8002442:	dd0c      	ble.n	800245e <__adddf3+0x52>
 8002444:	442c      	add	r4, r5
 8002446:	ea80 0202 	eor.w	r2, r0, r2
 800244a:	ea81 0303 	eor.w	r3, r1, r3
 800244e:	ea82 0000 	eor.w	r0, r2, r0
 8002452:	ea83 0101 	eor.w	r1, r3, r1
 8002456:	ea80 0202 	eor.w	r2, r0, r2
 800245a:	ea81 0303 	eor.w	r3, r1, r3
 800245e:	2d36      	cmp	r5, #54	; 0x36
 8002460:	bf88      	it	hi
 8002462:	bd30      	pophi	{r4, r5, pc}
 8002464:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8002468:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800246c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8002470:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8002474:	d002      	beq.n	800247c <__adddf3+0x70>
 8002476:	4240      	negs	r0, r0
 8002478:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800247c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8002480:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8002484:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8002488:	d002      	beq.n	8002490 <__adddf3+0x84>
 800248a:	4252      	negs	r2, r2
 800248c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8002490:	ea94 0f05 	teq	r4, r5
 8002494:	f000 80a7 	beq.w	80025e6 <__adddf3+0x1da>
 8002498:	f1a4 0401 	sub.w	r4, r4, #1
 800249c:	f1d5 0e20 	rsbs	lr, r5, #32
 80024a0:	db0d      	blt.n	80024be <__adddf3+0xb2>
 80024a2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80024a6:	fa22 f205 	lsr.w	r2, r2, r5
 80024aa:	1880      	adds	r0, r0, r2
 80024ac:	f141 0100 	adc.w	r1, r1, #0
 80024b0:	fa03 f20e 	lsl.w	r2, r3, lr
 80024b4:	1880      	adds	r0, r0, r2
 80024b6:	fa43 f305 	asr.w	r3, r3, r5
 80024ba:	4159      	adcs	r1, r3
 80024bc:	e00e      	b.n	80024dc <__adddf3+0xd0>
 80024be:	f1a5 0520 	sub.w	r5, r5, #32
 80024c2:	f10e 0e20 	add.w	lr, lr, #32
 80024c6:	2a01      	cmp	r2, #1
 80024c8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80024cc:	bf28      	it	cs
 80024ce:	f04c 0c02 	orrcs.w	ip, ip, #2
 80024d2:	fa43 f305 	asr.w	r3, r3, r5
 80024d6:	18c0      	adds	r0, r0, r3
 80024d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80024dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80024e0:	d507      	bpl.n	80024f2 <__adddf3+0xe6>
 80024e2:	f04f 0e00 	mov.w	lr, #0
 80024e6:	f1dc 0c00 	rsbs	ip, ip, #0
 80024ea:	eb7e 0000 	sbcs.w	r0, lr, r0
 80024ee:	eb6e 0101 	sbc.w	r1, lr, r1
 80024f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80024f6:	d31b      	bcc.n	8002530 <__adddf3+0x124>
 80024f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80024fc:	d30c      	bcc.n	8002518 <__adddf3+0x10c>
 80024fe:	0849      	lsrs	r1, r1, #1
 8002500:	ea5f 0030 	movs.w	r0, r0, rrx
 8002504:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8002508:	f104 0401 	add.w	r4, r4, #1
 800250c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8002510:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8002514:	f080 809a 	bcs.w	800264c <__adddf3+0x240>
 8002518:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800251c:	bf08      	it	eq
 800251e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8002522:	f150 0000 	adcs.w	r0, r0, #0
 8002526:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800252a:	ea41 0105 	orr.w	r1, r1, r5
 800252e:	bd30      	pop	{r4, r5, pc}
 8002530:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8002534:	4140      	adcs	r0, r0
 8002536:	eb41 0101 	adc.w	r1, r1, r1
 800253a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800253e:	f1a4 0401 	sub.w	r4, r4, #1
 8002542:	d1e9      	bne.n	8002518 <__adddf3+0x10c>
 8002544:	f091 0f00 	teq	r1, #0
 8002548:	bf04      	itt	eq
 800254a:	4601      	moveq	r1, r0
 800254c:	2000      	moveq	r0, #0
 800254e:	fab1 f381 	clz	r3, r1
 8002552:	bf08      	it	eq
 8002554:	3320      	addeq	r3, #32
 8002556:	f1a3 030b 	sub.w	r3, r3, #11
 800255a:	f1b3 0220 	subs.w	r2, r3, #32
 800255e:	da0c      	bge.n	800257a <__adddf3+0x16e>
 8002560:	320c      	adds	r2, #12
 8002562:	dd08      	ble.n	8002576 <__adddf3+0x16a>
 8002564:	f102 0c14 	add.w	ip, r2, #20
 8002568:	f1c2 020c 	rsb	r2, r2, #12
 800256c:	fa01 f00c 	lsl.w	r0, r1, ip
 8002570:	fa21 f102 	lsr.w	r1, r1, r2
 8002574:	e00c      	b.n	8002590 <__adddf3+0x184>
 8002576:	f102 0214 	add.w	r2, r2, #20
 800257a:	bfd8      	it	le
 800257c:	f1c2 0c20 	rsble	ip, r2, #32
 8002580:	fa01 f102 	lsl.w	r1, r1, r2
 8002584:	fa20 fc0c 	lsr.w	ip, r0, ip
 8002588:	bfdc      	itt	le
 800258a:	ea41 010c 	orrle.w	r1, r1, ip
 800258e:	4090      	lslle	r0, r2
 8002590:	1ae4      	subs	r4, r4, r3
 8002592:	bfa2      	ittt	ge
 8002594:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8002598:	4329      	orrge	r1, r5
 800259a:	bd30      	popge	{r4, r5, pc}
 800259c:	ea6f 0404 	mvn.w	r4, r4
 80025a0:	3c1f      	subs	r4, #31
 80025a2:	da1c      	bge.n	80025de <__adddf3+0x1d2>
 80025a4:	340c      	adds	r4, #12
 80025a6:	dc0e      	bgt.n	80025c6 <__adddf3+0x1ba>
 80025a8:	f104 0414 	add.w	r4, r4, #20
 80025ac:	f1c4 0220 	rsb	r2, r4, #32
 80025b0:	fa20 f004 	lsr.w	r0, r0, r4
 80025b4:	fa01 f302 	lsl.w	r3, r1, r2
 80025b8:	ea40 0003 	orr.w	r0, r0, r3
 80025bc:	fa21 f304 	lsr.w	r3, r1, r4
 80025c0:	ea45 0103 	orr.w	r1, r5, r3
 80025c4:	bd30      	pop	{r4, r5, pc}
 80025c6:	f1c4 040c 	rsb	r4, r4, #12
 80025ca:	f1c4 0220 	rsb	r2, r4, #32
 80025ce:	fa20 f002 	lsr.w	r0, r0, r2
 80025d2:	fa01 f304 	lsl.w	r3, r1, r4
 80025d6:	ea40 0003 	orr.w	r0, r0, r3
 80025da:	4629      	mov	r1, r5
 80025dc:	bd30      	pop	{r4, r5, pc}
 80025de:	fa21 f004 	lsr.w	r0, r1, r4
 80025e2:	4629      	mov	r1, r5
 80025e4:	bd30      	pop	{r4, r5, pc}
 80025e6:	f094 0f00 	teq	r4, #0
 80025ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80025ee:	bf06      	itte	eq
 80025f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80025f4:	3401      	addeq	r4, #1
 80025f6:	3d01      	subne	r5, #1
 80025f8:	e74e      	b.n	8002498 <__adddf3+0x8c>
 80025fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80025fe:	bf18      	it	ne
 8002600:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8002604:	d029      	beq.n	800265a <__adddf3+0x24e>
 8002606:	ea94 0f05 	teq	r4, r5
 800260a:	bf08      	it	eq
 800260c:	ea90 0f02 	teqeq	r0, r2
 8002610:	d005      	beq.n	800261e <__adddf3+0x212>
 8002612:	ea54 0c00 	orrs.w	ip, r4, r0
 8002616:	bf04      	itt	eq
 8002618:	4619      	moveq	r1, r3
 800261a:	4610      	moveq	r0, r2
 800261c:	bd30      	pop	{r4, r5, pc}
 800261e:	ea91 0f03 	teq	r1, r3
 8002622:	bf1e      	ittt	ne
 8002624:	2100      	movne	r1, #0
 8002626:	2000      	movne	r0, #0
 8002628:	bd30      	popne	{r4, r5, pc}
 800262a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800262e:	d105      	bne.n	800263c <__adddf3+0x230>
 8002630:	0040      	lsls	r0, r0, #1
 8002632:	4149      	adcs	r1, r1
 8002634:	bf28      	it	cs
 8002636:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800263a:	bd30      	pop	{r4, r5, pc}
 800263c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8002640:	bf3c      	itt	cc
 8002642:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8002646:	bd30      	popcc	{r4, r5, pc}
 8002648:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800264c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8002650:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002654:	f04f 0000 	mov.w	r0, #0
 8002658:	bd30      	pop	{r4, r5, pc}
 800265a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800265e:	bf1a      	itte	ne
 8002660:	4619      	movne	r1, r3
 8002662:	4610      	movne	r0, r2
 8002664:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8002668:	bf1c      	itt	ne
 800266a:	460b      	movne	r3, r1
 800266c:	4602      	movne	r2, r0
 800266e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8002672:	bf06      	itte	eq
 8002674:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8002678:	ea91 0f03 	teqeq	r1, r3
 800267c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8002680:	bd30      	pop	{r4, r5, pc}
 8002682:	bf00      	nop

08002684 <__aeabi_ui2d>:
 8002684:	f090 0f00 	teq	r0, #0
 8002688:	bf04      	itt	eq
 800268a:	2100      	moveq	r1, #0
 800268c:	4770      	bxeq	lr
 800268e:	b530      	push	{r4, r5, lr}
 8002690:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8002694:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8002698:	f04f 0500 	mov.w	r5, #0
 800269c:	f04f 0100 	mov.w	r1, #0
 80026a0:	e750      	b.n	8002544 <__adddf3+0x138>
 80026a2:	bf00      	nop

080026a4 <__aeabi_i2d>:
 80026a4:	f090 0f00 	teq	r0, #0
 80026a8:	bf04      	itt	eq
 80026aa:	2100      	moveq	r1, #0
 80026ac:	4770      	bxeq	lr
 80026ae:	b530      	push	{r4, r5, lr}
 80026b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80026b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80026b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80026bc:	bf48      	it	mi
 80026be:	4240      	negmi	r0, r0
 80026c0:	f04f 0100 	mov.w	r1, #0
 80026c4:	e73e      	b.n	8002544 <__adddf3+0x138>
 80026c6:	bf00      	nop

080026c8 <__aeabi_f2d>:
 80026c8:	0042      	lsls	r2, r0, #1
 80026ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80026ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80026d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80026d6:	bf1f      	itttt	ne
 80026d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80026dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80026e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80026e4:	4770      	bxne	lr
 80026e6:	f092 0f00 	teq	r2, #0
 80026ea:	bf14      	ite	ne
 80026ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80026f0:	4770      	bxeq	lr
 80026f2:	b530      	push	{r4, r5, lr}
 80026f4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80026f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80026fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8002700:	e720      	b.n	8002544 <__adddf3+0x138>
 8002702:	bf00      	nop

08002704 <__aeabi_ul2d>:
 8002704:	ea50 0201 	orrs.w	r2, r0, r1
 8002708:	bf08      	it	eq
 800270a:	4770      	bxeq	lr
 800270c:	b530      	push	{r4, r5, lr}
 800270e:	f04f 0500 	mov.w	r5, #0
 8002712:	e00a      	b.n	800272a <__aeabi_l2d+0x16>

08002714 <__aeabi_l2d>:
 8002714:	ea50 0201 	orrs.w	r2, r0, r1
 8002718:	bf08      	it	eq
 800271a:	4770      	bxeq	lr
 800271c:	b530      	push	{r4, r5, lr}
 800271e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8002722:	d502      	bpl.n	800272a <__aeabi_l2d+0x16>
 8002724:	4240      	negs	r0, r0
 8002726:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800272a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800272e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8002732:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8002736:	f43f aedc 	beq.w	80024f2 <__adddf3+0xe6>
 800273a:	f04f 0203 	mov.w	r2, #3
 800273e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8002742:	bf18      	it	ne
 8002744:	3203      	addne	r2, #3
 8002746:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800274a:	bf18      	it	ne
 800274c:	3203      	addne	r2, #3
 800274e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8002752:	f1c2 0320 	rsb	r3, r2, #32
 8002756:	fa00 fc03 	lsl.w	ip, r0, r3
 800275a:	fa20 f002 	lsr.w	r0, r0, r2
 800275e:	fa01 fe03 	lsl.w	lr, r1, r3
 8002762:	ea40 000e 	orr.w	r0, r0, lr
 8002766:	fa21 f102 	lsr.w	r1, r1, r2
 800276a:	4414      	add	r4, r2
 800276c:	e6c1      	b.n	80024f2 <__adddf3+0xe6>
 800276e:	bf00      	nop

08002770 <__aeabi_dmul>:
 8002770:	b570      	push	{r4, r5, r6, lr}
 8002772:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8002776:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800277a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800277e:	bf1d      	ittte	ne
 8002780:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8002784:	ea94 0f0c 	teqne	r4, ip
 8002788:	ea95 0f0c 	teqne	r5, ip
 800278c:	f000 f8de 	bleq	800294c <__aeabi_dmul+0x1dc>
 8002790:	442c      	add	r4, r5
 8002792:	ea81 0603 	eor.w	r6, r1, r3
 8002796:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800279a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800279e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80027a2:	bf18      	it	ne
 80027a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80027a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80027ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027b0:	d038      	beq.n	8002824 <__aeabi_dmul+0xb4>
 80027b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80027b6:	f04f 0500 	mov.w	r5, #0
 80027ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80027be:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80027c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80027c6:	f04f 0600 	mov.w	r6, #0
 80027ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80027ce:	f09c 0f00 	teq	ip, #0
 80027d2:	bf18      	it	ne
 80027d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80027d8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80027dc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80027e0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80027e4:	d204      	bcs.n	80027f0 <__aeabi_dmul+0x80>
 80027e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80027ea:	416d      	adcs	r5, r5
 80027ec:	eb46 0606 	adc.w	r6, r6, r6
 80027f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80027f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80027f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80027fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8002800:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8002804:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8002808:	bf88      	it	hi
 800280a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800280e:	d81e      	bhi.n	800284e <__aeabi_dmul+0xde>
 8002810:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8002814:	bf08      	it	eq
 8002816:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800281a:	f150 0000 	adcs.w	r0, r0, #0
 800281e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8002822:	bd70      	pop	{r4, r5, r6, pc}
 8002824:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8002828:	ea46 0101 	orr.w	r1, r6, r1
 800282c:	ea40 0002 	orr.w	r0, r0, r2
 8002830:	ea81 0103 	eor.w	r1, r1, r3
 8002834:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8002838:	bfc2      	ittt	gt
 800283a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800283e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8002842:	bd70      	popgt	{r4, r5, r6, pc}
 8002844:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8002848:	f04f 0e00 	mov.w	lr, #0
 800284c:	3c01      	subs	r4, #1
 800284e:	f300 80ab 	bgt.w	80029a8 <__aeabi_dmul+0x238>
 8002852:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8002856:	bfde      	ittt	le
 8002858:	2000      	movle	r0, #0
 800285a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800285e:	bd70      	pople	{r4, r5, r6, pc}
 8002860:	f1c4 0400 	rsb	r4, r4, #0
 8002864:	3c20      	subs	r4, #32
 8002866:	da35      	bge.n	80028d4 <__aeabi_dmul+0x164>
 8002868:	340c      	adds	r4, #12
 800286a:	dc1b      	bgt.n	80028a4 <__aeabi_dmul+0x134>
 800286c:	f104 0414 	add.w	r4, r4, #20
 8002870:	f1c4 0520 	rsb	r5, r4, #32
 8002874:	fa00 f305 	lsl.w	r3, r0, r5
 8002878:	fa20 f004 	lsr.w	r0, r0, r4
 800287c:	fa01 f205 	lsl.w	r2, r1, r5
 8002880:	ea40 0002 	orr.w	r0, r0, r2
 8002884:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8002888:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800288c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8002890:	fa21 f604 	lsr.w	r6, r1, r4
 8002894:	eb42 0106 	adc.w	r1, r2, r6
 8002898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800289c:	bf08      	it	eq
 800289e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80028a2:	bd70      	pop	{r4, r5, r6, pc}
 80028a4:	f1c4 040c 	rsb	r4, r4, #12
 80028a8:	f1c4 0520 	rsb	r5, r4, #32
 80028ac:	fa00 f304 	lsl.w	r3, r0, r4
 80028b0:	fa20 f005 	lsr.w	r0, r0, r5
 80028b4:	fa01 f204 	lsl.w	r2, r1, r4
 80028b8:	ea40 0002 	orr.w	r0, r0, r2
 80028bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80028c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80028c4:	f141 0100 	adc.w	r1, r1, #0
 80028c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80028cc:	bf08      	it	eq
 80028ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80028d2:	bd70      	pop	{r4, r5, r6, pc}
 80028d4:	f1c4 0520 	rsb	r5, r4, #32
 80028d8:	fa00 f205 	lsl.w	r2, r0, r5
 80028dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80028e0:	fa20 f304 	lsr.w	r3, r0, r4
 80028e4:	fa01 f205 	lsl.w	r2, r1, r5
 80028e8:	ea43 0302 	orr.w	r3, r3, r2
 80028ec:	fa21 f004 	lsr.w	r0, r1, r4
 80028f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80028f4:	fa21 f204 	lsr.w	r2, r1, r4
 80028f8:	ea20 0002 	bic.w	r0, r0, r2
 80028fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8002900:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8002904:	bf08      	it	eq
 8002906:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800290a:	bd70      	pop	{r4, r5, r6, pc}
 800290c:	f094 0f00 	teq	r4, #0
 8002910:	d10f      	bne.n	8002932 <__aeabi_dmul+0x1c2>
 8002912:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8002916:	0040      	lsls	r0, r0, #1
 8002918:	eb41 0101 	adc.w	r1, r1, r1
 800291c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8002920:	bf08      	it	eq
 8002922:	3c01      	subeq	r4, #1
 8002924:	d0f7      	beq.n	8002916 <__aeabi_dmul+0x1a6>
 8002926:	ea41 0106 	orr.w	r1, r1, r6
 800292a:	f095 0f00 	teq	r5, #0
 800292e:	bf18      	it	ne
 8002930:	4770      	bxne	lr
 8002932:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8002936:	0052      	lsls	r2, r2, #1
 8002938:	eb43 0303 	adc.w	r3, r3, r3
 800293c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8002940:	bf08      	it	eq
 8002942:	3d01      	subeq	r5, #1
 8002944:	d0f7      	beq.n	8002936 <__aeabi_dmul+0x1c6>
 8002946:	ea43 0306 	orr.w	r3, r3, r6
 800294a:	4770      	bx	lr
 800294c:	ea94 0f0c 	teq	r4, ip
 8002950:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8002954:	bf18      	it	ne
 8002956:	ea95 0f0c 	teqne	r5, ip
 800295a:	d00c      	beq.n	8002976 <__aeabi_dmul+0x206>
 800295c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8002960:	bf18      	it	ne
 8002962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8002966:	d1d1      	bne.n	800290c <__aeabi_dmul+0x19c>
 8002968:	ea81 0103 	eor.w	r1, r1, r3
 800296c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8002970:	f04f 0000 	mov.w	r0, #0
 8002974:	bd70      	pop	{r4, r5, r6, pc}
 8002976:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800297a:	bf06      	itte	eq
 800297c:	4610      	moveq	r0, r2
 800297e:	4619      	moveq	r1, r3
 8002980:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8002984:	d019      	beq.n	80029ba <__aeabi_dmul+0x24a>
 8002986:	ea94 0f0c 	teq	r4, ip
 800298a:	d102      	bne.n	8002992 <__aeabi_dmul+0x222>
 800298c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8002990:	d113      	bne.n	80029ba <__aeabi_dmul+0x24a>
 8002992:	ea95 0f0c 	teq	r5, ip
 8002996:	d105      	bne.n	80029a4 <__aeabi_dmul+0x234>
 8002998:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800299c:	bf1c      	itt	ne
 800299e:	4610      	movne	r0, r2
 80029a0:	4619      	movne	r1, r3
 80029a2:	d10a      	bne.n	80029ba <__aeabi_dmul+0x24a>
 80029a4:	ea81 0103 	eor.w	r1, r1, r3
 80029a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80029ac:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80029b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80029b4:	f04f 0000 	mov.w	r0, #0
 80029b8:	bd70      	pop	{r4, r5, r6, pc}
 80029ba:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80029be:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80029c2:	bd70      	pop	{r4, r5, r6, pc}

080029c4 <__aeabi_ddiv>:
 80029c4:	b570      	push	{r4, r5, r6, lr}
 80029c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80029ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80029ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80029d2:	bf1d      	ittte	ne
 80029d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80029d8:	ea94 0f0c 	teqne	r4, ip
 80029dc:	ea95 0f0c 	teqne	r5, ip
 80029e0:	f000 f8a7 	bleq	8002b32 <__aeabi_ddiv+0x16e>
 80029e4:	eba4 0405 	sub.w	r4, r4, r5
 80029e8:	ea81 0e03 	eor.w	lr, r1, r3
 80029ec:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80029f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80029f4:	f000 8088 	beq.w	8002b08 <__aeabi_ddiv+0x144>
 80029f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80029fc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8002a00:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8002a04:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8002a08:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8002a0c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8002a10:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8002a14:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8002a18:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8002a1c:	429d      	cmp	r5, r3
 8002a1e:	bf08      	it	eq
 8002a20:	4296      	cmpeq	r6, r2
 8002a22:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8002a26:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8002a2a:	d202      	bcs.n	8002a32 <__aeabi_ddiv+0x6e>
 8002a2c:	085b      	lsrs	r3, r3, #1
 8002a2e:	ea4f 0232 	mov.w	r2, r2, rrx
 8002a32:	1ab6      	subs	r6, r6, r2
 8002a34:	eb65 0503 	sbc.w	r5, r5, r3
 8002a38:	085b      	lsrs	r3, r3, #1
 8002a3a:	ea4f 0232 	mov.w	r2, r2, rrx
 8002a3e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002a42:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8002a46:	ebb6 0e02 	subs.w	lr, r6, r2
 8002a4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002a4e:	bf22      	ittt	cs
 8002a50:	1ab6      	subcs	r6, r6, r2
 8002a52:	4675      	movcs	r5, lr
 8002a54:	ea40 000c 	orrcs.w	r0, r0, ip
 8002a58:	085b      	lsrs	r3, r3, #1
 8002a5a:	ea4f 0232 	mov.w	r2, r2, rrx
 8002a5e:	ebb6 0e02 	subs.w	lr, r6, r2
 8002a62:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002a66:	bf22      	ittt	cs
 8002a68:	1ab6      	subcs	r6, r6, r2
 8002a6a:	4675      	movcs	r5, lr
 8002a6c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8002a70:	085b      	lsrs	r3, r3, #1
 8002a72:	ea4f 0232 	mov.w	r2, r2, rrx
 8002a76:	ebb6 0e02 	subs.w	lr, r6, r2
 8002a7a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002a7e:	bf22      	ittt	cs
 8002a80:	1ab6      	subcs	r6, r6, r2
 8002a82:	4675      	movcs	r5, lr
 8002a84:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8002a88:	085b      	lsrs	r3, r3, #1
 8002a8a:	ea4f 0232 	mov.w	r2, r2, rrx
 8002a8e:	ebb6 0e02 	subs.w	lr, r6, r2
 8002a92:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002a96:	bf22      	ittt	cs
 8002a98:	1ab6      	subcs	r6, r6, r2
 8002a9a:	4675      	movcs	r5, lr
 8002a9c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8002aa0:	ea55 0e06 	orrs.w	lr, r5, r6
 8002aa4:	d018      	beq.n	8002ad8 <__aeabi_ddiv+0x114>
 8002aa6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8002aaa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8002aae:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8002ab2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8002ab6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8002aba:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002abe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8002ac2:	d1c0      	bne.n	8002a46 <__aeabi_ddiv+0x82>
 8002ac4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8002ac8:	d10b      	bne.n	8002ae2 <__aeabi_ddiv+0x11e>
 8002aca:	ea41 0100 	orr.w	r1, r1, r0
 8002ace:	f04f 0000 	mov.w	r0, #0
 8002ad2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8002ad6:	e7b6      	b.n	8002a46 <__aeabi_ddiv+0x82>
 8002ad8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8002adc:	bf04      	itt	eq
 8002ade:	4301      	orreq	r1, r0
 8002ae0:	2000      	moveq	r0, #0
 8002ae2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8002ae6:	bf88      	it	hi
 8002ae8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8002aec:	f63f aeaf 	bhi.w	800284e <__aeabi_dmul+0xde>
 8002af0:	ebb5 0c03 	subs.w	ip, r5, r3
 8002af4:	bf04      	itt	eq
 8002af6:	ebb6 0c02 	subseq.w	ip, r6, r2
 8002afa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8002afe:	f150 0000 	adcs.w	r0, r0, #0
 8002b02:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8002b06:	bd70      	pop	{r4, r5, r6, pc}
 8002b08:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8002b0c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8002b10:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8002b14:	bfc2      	ittt	gt
 8002b16:	ebd4 050c 	rsbsgt	r5, r4, ip
 8002b1a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8002b1e:	bd70      	popgt	{r4, r5, r6, pc}
 8002b20:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8002b24:	f04f 0e00 	mov.w	lr, #0
 8002b28:	3c01      	subs	r4, #1
 8002b2a:	e690      	b.n	800284e <__aeabi_dmul+0xde>
 8002b2c:	ea45 0e06 	orr.w	lr, r5, r6
 8002b30:	e68d      	b.n	800284e <__aeabi_dmul+0xde>
 8002b32:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8002b36:	ea94 0f0c 	teq	r4, ip
 8002b3a:	bf08      	it	eq
 8002b3c:	ea95 0f0c 	teqeq	r5, ip
 8002b40:	f43f af3b 	beq.w	80029ba <__aeabi_dmul+0x24a>
 8002b44:	ea94 0f0c 	teq	r4, ip
 8002b48:	d10a      	bne.n	8002b60 <__aeabi_ddiv+0x19c>
 8002b4a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8002b4e:	f47f af34 	bne.w	80029ba <__aeabi_dmul+0x24a>
 8002b52:	ea95 0f0c 	teq	r5, ip
 8002b56:	f47f af25 	bne.w	80029a4 <__aeabi_dmul+0x234>
 8002b5a:	4610      	mov	r0, r2
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	e72c      	b.n	80029ba <__aeabi_dmul+0x24a>
 8002b60:	ea95 0f0c 	teq	r5, ip
 8002b64:	d106      	bne.n	8002b74 <__aeabi_ddiv+0x1b0>
 8002b66:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8002b6a:	f43f aefd 	beq.w	8002968 <__aeabi_dmul+0x1f8>
 8002b6e:	4610      	mov	r0, r2
 8002b70:	4619      	mov	r1, r3
 8002b72:	e722      	b.n	80029ba <__aeabi_dmul+0x24a>
 8002b74:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8002b78:	bf18      	it	ne
 8002b7a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8002b7e:	f47f aec5 	bne.w	800290c <__aeabi_dmul+0x19c>
 8002b82:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8002b86:	f47f af0d 	bne.w	80029a4 <__aeabi_dmul+0x234>
 8002b8a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8002b8e:	f47f aeeb 	bne.w	8002968 <__aeabi_dmul+0x1f8>
 8002b92:	e712      	b.n	80029ba <__aeabi_dmul+0x24a>

08002b94 <__gedf2>:
 8002b94:	f04f 3cff 	mov.w	ip, #4294967295
 8002b98:	e006      	b.n	8002ba8 <__cmpdf2+0x4>
 8002b9a:	bf00      	nop

08002b9c <__ledf2>:
 8002b9c:	f04f 0c01 	mov.w	ip, #1
 8002ba0:	e002      	b.n	8002ba8 <__cmpdf2+0x4>
 8002ba2:	bf00      	nop

08002ba4 <__cmpdf2>:
 8002ba4:	f04f 0c01 	mov.w	ip, #1
 8002ba8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8002bac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8002bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002bb4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8002bb8:	bf18      	it	ne
 8002bba:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8002bbe:	d01b      	beq.n	8002bf8 <__cmpdf2+0x54>
 8002bc0:	b001      	add	sp, #4
 8002bc2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8002bc6:	bf0c      	ite	eq
 8002bc8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8002bcc:	ea91 0f03 	teqne	r1, r3
 8002bd0:	bf02      	ittt	eq
 8002bd2:	ea90 0f02 	teqeq	r0, r2
 8002bd6:	2000      	moveq	r0, #0
 8002bd8:	4770      	bxeq	lr
 8002bda:	f110 0f00 	cmn.w	r0, #0
 8002bde:	ea91 0f03 	teq	r1, r3
 8002be2:	bf58      	it	pl
 8002be4:	4299      	cmppl	r1, r3
 8002be6:	bf08      	it	eq
 8002be8:	4290      	cmpeq	r0, r2
 8002bea:	bf2c      	ite	cs
 8002bec:	17d8      	asrcs	r0, r3, #31
 8002bee:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8002bf2:	f040 0001 	orr.w	r0, r0, #1
 8002bf6:	4770      	bx	lr
 8002bf8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8002bfc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002c00:	d102      	bne.n	8002c08 <__cmpdf2+0x64>
 8002c02:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8002c06:	d107      	bne.n	8002c18 <__cmpdf2+0x74>
 8002c08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8002c0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002c10:	d1d6      	bne.n	8002bc0 <__cmpdf2+0x1c>
 8002c12:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8002c16:	d0d3      	beq.n	8002bc0 <__cmpdf2+0x1c>
 8002c18:	f85d 0b04 	ldr.w	r0, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop

08002c20 <__aeabi_cdrcmple>:
 8002c20:	4684      	mov	ip, r0
 8002c22:	4610      	mov	r0, r2
 8002c24:	4662      	mov	r2, ip
 8002c26:	468c      	mov	ip, r1
 8002c28:	4619      	mov	r1, r3
 8002c2a:	4663      	mov	r3, ip
 8002c2c:	e000      	b.n	8002c30 <__aeabi_cdcmpeq>
 8002c2e:	bf00      	nop

08002c30 <__aeabi_cdcmpeq>:
 8002c30:	b501      	push	{r0, lr}
 8002c32:	f7ff ffb7 	bl	8002ba4 <__cmpdf2>
 8002c36:	2800      	cmp	r0, #0
 8002c38:	bf48      	it	mi
 8002c3a:	f110 0f00 	cmnmi.w	r0, #0
 8002c3e:	bd01      	pop	{r0, pc}

08002c40 <__aeabi_dcmpeq>:
 8002c40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002c44:	f7ff fff4 	bl	8002c30 <__aeabi_cdcmpeq>
 8002c48:	bf0c      	ite	eq
 8002c4a:	2001      	moveq	r0, #1
 8002c4c:	2000      	movne	r0, #0
 8002c4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8002c52:	bf00      	nop

08002c54 <__aeabi_dcmplt>:
 8002c54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002c58:	f7ff ffea 	bl	8002c30 <__aeabi_cdcmpeq>
 8002c5c:	bf34      	ite	cc
 8002c5e:	2001      	movcc	r0, #1
 8002c60:	2000      	movcs	r0, #0
 8002c62:	f85d fb08 	ldr.w	pc, [sp], #8
 8002c66:	bf00      	nop

08002c68 <__aeabi_dcmple>:
 8002c68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002c6c:	f7ff ffe0 	bl	8002c30 <__aeabi_cdcmpeq>
 8002c70:	bf94      	ite	ls
 8002c72:	2001      	movls	r0, #1
 8002c74:	2000      	movhi	r0, #0
 8002c76:	f85d fb08 	ldr.w	pc, [sp], #8
 8002c7a:	bf00      	nop

08002c7c <__aeabi_dcmpge>:
 8002c7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002c80:	f7ff ffce 	bl	8002c20 <__aeabi_cdrcmple>
 8002c84:	bf94      	ite	ls
 8002c86:	2001      	movls	r0, #1
 8002c88:	2000      	movhi	r0, #0
 8002c8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8002c8e:	bf00      	nop

08002c90 <__aeabi_dcmpgt>:
 8002c90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002c94:	f7ff ffc4 	bl	8002c20 <__aeabi_cdrcmple>
 8002c98:	bf34      	ite	cc
 8002c9a:	2001      	movcc	r0, #1
 8002c9c:	2000      	movcs	r0, #0
 8002c9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8002ca2:	bf00      	nop

08002ca4 <__aeabi_dcmpun>:
 8002ca4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8002ca8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002cac:	d102      	bne.n	8002cb4 <__aeabi_dcmpun+0x10>
 8002cae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8002cb2:	d10a      	bne.n	8002cca <__aeabi_dcmpun+0x26>
 8002cb4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8002cb8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002cbc:	d102      	bne.n	8002cc4 <__aeabi_dcmpun+0x20>
 8002cbe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8002cc2:	d102      	bne.n	8002cca <__aeabi_dcmpun+0x26>
 8002cc4:	f04f 0000 	mov.w	r0, #0
 8002cc8:	4770      	bx	lr
 8002cca:	f04f 0001 	mov.w	r0, #1
 8002cce:	4770      	bx	lr

08002cd0 <__aeabi_d2iz>:
 8002cd0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8002cd4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8002cd8:	d215      	bcs.n	8002d06 <__aeabi_d2iz+0x36>
 8002cda:	d511      	bpl.n	8002d00 <__aeabi_d2iz+0x30>
 8002cdc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8002ce0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8002ce4:	d912      	bls.n	8002d0c <__aeabi_d2iz+0x3c>
 8002ce6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8002cea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002cee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8002cf2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8002cf6:	fa23 f002 	lsr.w	r0, r3, r2
 8002cfa:	bf18      	it	ne
 8002cfc:	4240      	negne	r0, r0
 8002cfe:	4770      	bx	lr
 8002d00:	f04f 0000 	mov.w	r0, #0
 8002d04:	4770      	bx	lr
 8002d06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8002d0a:	d105      	bne.n	8002d18 <__aeabi_d2iz+0x48>
 8002d0c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8002d10:	bf08      	it	eq
 8002d12:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8002d16:	4770      	bx	lr
 8002d18:	f04f 0000 	mov.w	r0, #0
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop

08002d20 <__aeabi_d2f>:
 8002d20:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8002d24:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8002d28:	bf24      	itt	cs
 8002d2a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8002d2e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8002d32:	d90d      	bls.n	8002d50 <__aeabi_d2f+0x30>
 8002d34:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8002d38:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8002d3c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8002d40:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8002d44:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8002d48:	bf08      	it	eq
 8002d4a:	f020 0001 	biceq.w	r0, r0, #1
 8002d4e:	4770      	bx	lr
 8002d50:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8002d54:	d121      	bne.n	8002d9a <__aeabi_d2f+0x7a>
 8002d56:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8002d5a:	bfbc      	itt	lt
 8002d5c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8002d60:	4770      	bxlt	lr
 8002d62:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8002d66:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8002d6a:	f1c2 0218 	rsb	r2, r2, #24
 8002d6e:	f1c2 0c20 	rsb	ip, r2, #32
 8002d72:	fa10 f30c 	lsls.w	r3, r0, ip
 8002d76:	fa20 f002 	lsr.w	r0, r0, r2
 8002d7a:	bf18      	it	ne
 8002d7c:	f040 0001 	orrne.w	r0, r0, #1
 8002d80:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8002d84:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8002d88:	fa03 fc0c 	lsl.w	ip, r3, ip
 8002d8c:	ea40 000c 	orr.w	r0, r0, ip
 8002d90:	fa23 f302 	lsr.w	r3, r3, r2
 8002d94:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002d98:	e7cc      	b.n	8002d34 <__aeabi_d2f+0x14>
 8002d9a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8002d9e:	d107      	bne.n	8002db0 <__aeabi_d2f+0x90>
 8002da0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8002da4:	bf1e      	ittt	ne
 8002da6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8002daa:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8002dae:	4770      	bxne	lr
 8002db0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8002db4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8002db8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop

08002dc0 <__aeabi_frsub>:
 8002dc0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8002dc4:	e002      	b.n	8002dcc <__addsf3>
 8002dc6:	bf00      	nop

08002dc8 <__aeabi_fsub>:
 8002dc8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08002dcc <__addsf3>:
 8002dcc:	0042      	lsls	r2, r0, #1
 8002dce:	bf1f      	itttt	ne
 8002dd0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8002dd4:	ea92 0f03 	teqne	r2, r3
 8002dd8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8002ddc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8002de0:	d06a      	beq.n	8002eb8 <__addsf3+0xec>
 8002de2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8002de6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8002dea:	bfc1      	itttt	gt
 8002dec:	18d2      	addgt	r2, r2, r3
 8002dee:	4041      	eorgt	r1, r0
 8002df0:	4048      	eorgt	r0, r1
 8002df2:	4041      	eorgt	r1, r0
 8002df4:	bfb8      	it	lt
 8002df6:	425b      	neglt	r3, r3
 8002df8:	2b19      	cmp	r3, #25
 8002dfa:	bf88      	it	hi
 8002dfc:	4770      	bxhi	lr
 8002dfe:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8002e02:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8002e06:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8002e0a:	bf18      	it	ne
 8002e0c:	4240      	negne	r0, r0
 8002e0e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8002e12:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8002e16:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8002e1a:	bf18      	it	ne
 8002e1c:	4249      	negne	r1, r1
 8002e1e:	ea92 0f03 	teq	r2, r3
 8002e22:	d03f      	beq.n	8002ea4 <__addsf3+0xd8>
 8002e24:	f1a2 0201 	sub.w	r2, r2, #1
 8002e28:	fa41 fc03 	asr.w	ip, r1, r3
 8002e2c:	eb10 000c 	adds.w	r0, r0, ip
 8002e30:	f1c3 0320 	rsb	r3, r3, #32
 8002e34:	fa01 f103 	lsl.w	r1, r1, r3
 8002e38:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8002e3c:	d502      	bpl.n	8002e44 <__addsf3+0x78>
 8002e3e:	4249      	negs	r1, r1
 8002e40:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8002e44:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8002e48:	d313      	bcc.n	8002e72 <__addsf3+0xa6>
 8002e4a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002e4e:	d306      	bcc.n	8002e5e <__addsf3+0x92>
 8002e50:	0840      	lsrs	r0, r0, #1
 8002e52:	ea4f 0131 	mov.w	r1, r1, rrx
 8002e56:	f102 0201 	add.w	r2, r2, #1
 8002e5a:	2afe      	cmp	r2, #254	; 0xfe
 8002e5c:	d251      	bcs.n	8002f02 <__addsf3+0x136>
 8002e5e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8002e62:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8002e66:	bf08      	it	eq
 8002e68:	f020 0001 	biceq.w	r0, r0, #1
 8002e6c:	ea40 0003 	orr.w	r0, r0, r3
 8002e70:	4770      	bx	lr
 8002e72:	0049      	lsls	r1, r1, #1
 8002e74:	eb40 0000 	adc.w	r0, r0, r0
 8002e78:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8002e7c:	f1a2 0201 	sub.w	r2, r2, #1
 8002e80:	d1ed      	bne.n	8002e5e <__addsf3+0x92>
 8002e82:	fab0 fc80 	clz	ip, r0
 8002e86:	f1ac 0c08 	sub.w	ip, ip, #8
 8002e8a:	ebb2 020c 	subs.w	r2, r2, ip
 8002e8e:	fa00 f00c 	lsl.w	r0, r0, ip
 8002e92:	bfaa      	itet	ge
 8002e94:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8002e98:	4252      	neglt	r2, r2
 8002e9a:	4318      	orrge	r0, r3
 8002e9c:	bfbc      	itt	lt
 8002e9e:	40d0      	lsrlt	r0, r2
 8002ea0:	4318      	orrlt	r0, r3
 8002ea2:	4770      	bx	lr
 8002ea4:	f092 0f00 	teq	r2, #0
 8002ea8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8002eac:	bf06      	itte	eq
 8002eae:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8002eb2:	3201      	addeq	r2, #1
 8002eb4:	3b01      	subne	r3, #1
 8002eb6:	e7b5      	b.n	8002e24 <__addsf3+0x58>
 8002eb8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8002ebc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8002ec0:	bf18      	it	ne
 8002ec2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8002ec6:	d021      	beq.n	8002f0c <__addsf3+0x140>
 8002ec8:	ea92 0f03 	teq	r2, r3
 8002ecc:	d004      	beq.n	8002ed8 <__addsf3+0x10c>
 8002ece:	f092 0f00 	teq	r2, #0
 8002ed2:	bf08      	it	eq
 8002ed4:	4608      	moveq	r0, r1
 8002ed6:	4770      	bx	lr
 8002ed8:	ea90 0f01 	teq	r0, r1
 8002edc:	bf1c      	itt	ne
 8002ede:	2000      	movne	r0, #0
 8002ee0:	4770      	bxne	lr
 8002ee2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8002ee6:	d104      	bne.n	8002ef2 <__addsf3+0x126>
 8002ee8:	0040      	lsls	r0, r0, #1
 8002eea:	bf28      	it	cs
 8002eec:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8002ef0:	4770      	bx	lr
 8002ef2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8002ef6:	bf3c      	itt	cc
 8002ef8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8002efc:	4770      	bxcc	lr
 8002efe:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8002f02:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8002f06:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8002f0a:	4770      	bx	lr
 8002f0c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8002f10:	bf16      	itet	ne
 8002f12:	4608      	movne	r0, r1
 8002f14:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8002f18:	4601      	movne	r1, r0
 8002f1a:	0242      	lsls	r2, r0, #9
 8002f1c:	bf06      	itte	eq
 8002f1e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8002f22:	ea90 0f01 	teqeq	r0, r1
 8002f26:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8002f2a:	4770      	bx	lr

08002f2c <__aeabi_ui2f>:
 8002f2c:	f04f 0300 	mov.w	r3, #0
 8002f30:	e004      	b.n	8002f3c <__aeabi_i2f+0x8>
 8002f32:	bf00      	nop

08002f34 <__aeabi_i2f>:
 8002f34:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8002f38:	bf48      	it	mi
 8002f3a:	4240      	negmi	r0, r0
 8002f3c:	ea5f 0c00 	movs.w	ip, r0
 8002f40:	bf08      	it	eq
 8002f42:	4770      	bxeq	lr
 8002f44:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8002f48:	4601      	mov	r1, r0
 8002f4a:	f04f 0000 	mov.w	r0, #0
 8002f4e:	e01c      	b.n	8002f8a <__aeabi_l2f+0x2a>

08002f50 <__aeabi_ul2f>:
 8002f50:	ea50 0201 	orrs.w	r2, r0, r1
 8002f54:	bf08      	it	eq
 8002f56:	4770      	bxeq	lr
 8002f58:	f04f 0300 	mov.w	r3, #0
 8002f5c:	e00a      	b.n	8002f74 <__aeabi_l2f+0x14>
 8002f5e:	bf00      	nop

08002f60 <__aeabi_l2f>:
 8002f60:	ea50 0201 	orrs.w	r2, r0, r1
 8002f64:	bf08      	it	eq
 8002f66:	4770      	bxeq	lr
 8002f68:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8002f6c:	d502      	bpl.n	8002f74 <__aeabi_l2f+0x14>
 8002f6e:	4240      	negs	r0, r0
 8002f70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8002f74:	ea5f 0c01 	movs.w	ip, r1
 8002f78:	bf02      	ittt	eq
 8002f7a:	4684      	moveq	ip, r0
 8002f7c:	4601      	moveq	r1, r0
 8002f7e:	2000      	moveq	r0, #0
 8002f80:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8002f84:	bf08      	it	eq
 8002f86:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8002f8a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8002f8e:	fabc f28c 	clz	r2, ip
 8002f92:	3a08      	subs	r2, #8
 8002f94:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8002f98:	db10      	blt.n	8002fbc <__aeabi_l2f+0x5c>
 8002f9a:	fa01 fc02 	lsl.w	ip, r1, r2
 8002f9e:	4463      	add	r3, ip
 8002fa0:	fa00 fc02 	lsl.w	ip, r0, r2
 8002fa4:	f1c2 0220 	rsb	r2, r2, #32
 8002fa8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8002fac:	fa20 f202 	lsr.w	r2, r0, r2
 8002fb0:	eb43 0002 	adc.w	r0, r3, r2
 8002fb4:	bf08      	it	eq
 8002fb6:	f020 0001 	biceq.w	r0, r0, #1
 8002fba:	4770      	bx	lr
 8002fbc:	f102 0220 	add.w	r2, r2, #32
 8002fc0:	fa01 fc02 	lsl.w	ip, r1, r2
 8002fc4:	f1c2 0220 	rsb	r2, r2, #32
 8002fc8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8002fcc:	fa21 f202 	lsr.w	r2, r1, r2
 8002fd0:	eb43 0002 	adc.w	r0, r3, r2
 8002fd4:	bf08      	it	eq
 8002fd6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8002fda:	4770      	bx	lr

08002fdc <__aeabi_fmul>:
 8002fdc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8002fe0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8002fe4:	bf1e      	ittt	ne
 8002fe6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8002fea:	ea92 0f0c 	teqne	r2, ip
 8002fee:	ea93 0f0c 	teqne	r3, ip
 8002ff2:	d06f      	beq.n	80030d4 <__aeabi_fmul+0xf8>
 8002ff4:	441a      	add	r2, r3
 8002ff6:	ea80 0c01 	eor.w	ip, r0, r1
 8002ffa:	0240      	lsls	r0, r0, #9
 8002ffc:	bf18      	it	ne
 8002ffe:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8003002:	d01e      	beq.n	8003042 <__aeabi_fmul+0x66>
 8003004:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003008:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800300c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8003010:	fba0 3101 	umull	r3, r1, r0, r1
 8003014:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8003018:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800301c:	bf3e      	ittt	cc
 800301e:	0049      	lslcc	r1, r1, #1
 8003020:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8003024:	005b      	lslcc	r3, r3, #1
 8003026:	ea40 0001 	orr.w	r0, r0, r1
 800302a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800302e:	2afd      	cmp	r2, #253	; 0xfd
 8003030:	d81d      	bhi.n	800306e <__aeabi_fmul+0x92>
 8003032:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003036:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800303a:	bf08      	it	eq
 800303c:	f020 0001 	biceq.w	r0, r0, #1
 8003040:	4770      	bx	lr
 8003042:	f090 0f00 	teq	r0, #0
 8003046:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800304a:	bf08      	it	eq
 800304c:	0249      	lsleq	r1, r1, #9
 800304e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8003052:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8003056:	3a7f      	subs	r2, #127	; 0x7f
 8003058:	bfc2      	ittt	gt
 800305a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800305e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8003062:	4770      	bxgt	lr
 8003064:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8003068:	f04f 0300 	mov.w	r3, #0
 800306c:	3a01      	subs	r2, #1
 800306e:	dc5d      	bgt.n	800312c <__aeabi_fmul+0x150>
 8003070:	f112 0f19 	cmn.w	r2, #25
 8003074:	bfdc      	itt	le
 8003076:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800307a:	4770      	bxle	lr
 800307c:	f1c2 0200 	rsb	r2, r2, #0
 8003080:	0041      	lsls	r1, r0, #1
 8003082:	fa21 f102 	lsr.w	r1, r1, r2
 8003086:	f1c2 0220 	rsb	r2, r2, #32
 800308a:	fa00 fc02 	lsl.w	ip, r0, r2
 800308e:	ea5f 0031 	movs.w	r0, r1, rrx
 8003092:	f140 0000 	adc.w	r0, r0, #0
 8003096:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800309a:	bf08      	it	eq
 800309c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80030a0:	4770      	bx	lr
 80030a2:	f092 0f00 	teq	r2, #0
 80030a6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80030aa:	bf02      	ittt	eq
 80030ac:	0040      	lsleq	r0, r0, #1
 80030ae:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80030b2:	3a01      	subeq	r2, #1
 80030b4:	d0f9      	beq.n	80030aa <__aeabi_fmul+0xce>
 80030b6:	ea40 000c 	orr.w	r0, r0, ip
 80030ba:	f093 0f00 	teq	r3, #0
 80030be:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80030c2:	bf02      	ittt	eq
 80030c4:	0049      	lsleq	r1, r1, #1
 80030c6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80030ca:	3b01      	subeq	r3, #1
 80030cc:	d0f9      	beq.n	80030c2 <__aeabi_fmul+0xe6>
 80030ce:	ea41 010c 	orr.w	r1, r1, ip
 80030d2:	e78f      	b.n	8002ff4 <__aeabi_fmul+0x18>
 80030d4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80030d8:	ea92 0f0c 	teq	r2, ip
 80030dc:	bf18      	it	ne
 80030de:	ea93 0f0c 	teqne	r3, ip
 80030e2:	d00a      	beq.n	80030fa <__aeabi_fmul+0x11e>
 80030e4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80030e8:	bf18      	it	ne
 80030ea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80030ee:	d1d8      	bne.n	80030a2 <__aeabi_fmul+0xc6>
 80030f0:	ea80 0001 	eor.w	r0, r0, r1
 80030f4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80030f8:	4770      	bx	lr
 80030fa:	f090 0f00 	teq	r0, #0
 80030fe:	bf17      	itett	ne
 8003100:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8003104:	4608      	moveq	r0, r1
 8003106:	f091 0f00 	teqne	r1, #0
 800310a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800310e:	d014      	beq.n	800313a <__aeabi_fmul+0x15e>
 8003110:	ea92 0f0c 	teq	r2, ip
 8003114:	d101      	bne.n	800311a <__aeabi_fmul+0x13e>
 8003116:	0242      	lsls	r2, r0, #9
 8003118:	d10f      	bne.n	800313a <__aeabi_fmul+0x15e>
 800311a:	ea93 0f0c 	teq	r3, ip
 800311e:	d103      	bne.n	8003128 <__aeabi_fmul+0x14c>
 8003120:	024b      	lsls	r3, r1, #9
 8003122:	bf18      	it	ne
 8003124:	4608      	movne	r0, r1
 8003126:	d108      	bne.n	800313a <__aeabi_fmul+0x15e>
 8003128:	ea80 0001 	eor.w	r0, r0, r1
 800312c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8003130:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8003134:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8003138:	4770      	bx	lr
 800313a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800313e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8003142:	4770      	bx	lr

08003144 <__aeabi_fdiv>:
 8003144:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8003148:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800314c:	bf1e      	ittt	ne
 800314e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8003152:	ea92 0f0c 	teqne	r2, ip
 8003156:	ea93 0f0c 	teqne	r3, ip
 800315a:	d069      	beq.n	8003230 <__aeabi_fdiv+0xec>
 800315c:	eba2 0203 	sub.w	r2, r2, r3
 8003160:	ea80 0c01 	eor.w	ip, r0, r1
 8003164:	0249      	lsls	r1, r1, #9
 8003166:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800316a:	d037      	beq.n	80031dc <__aeabi_fdiv+0x98>
 800316c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003170:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8003174:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8003178:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800317c:	428b      	cmp	r3, r1
 800317e:	bf38      	it	cc
 8003180:	005b      	lslcc	r3, r3, #1
 8003182:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8003186:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800318a:	428b      	cmp	r3, r1
 800318c:	bf24      	itt	cs
 800318e:	1a5b      	subcs	r3, r3, r1
 8003190:	ea40 000c 	orrcs.w	r0, r0, ip
 8003194:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8003198:	bf24      	itt	cs
 800319a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800319e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80031a2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80031a6:	bf24      	itt	cs
 80031a8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80031ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80031b0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80031b4:	bf24      	itt	cs
 80031b6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80031ba:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80031be:	011b      	lsls	r3, r3, #4
 80031c0:	bf18      	it	ne
 80031c2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80031c6:	d1e0      	bne.n	800318a <__aeabi_fdiv+0x46>
 80031c8:	2afd      	cmp	r2, #253	; 0xfd
 80031ca:	f63f af50 	bhi.w	800306e <__aeabi_fmul+0x92>
 80031ce:	428b      	cmp	r3, r1
 80031d0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80031d4:	bf08      	it	eq
 80031d6:	f020 0001 	biceq.w	r0, r0, #1
 80031da:	4770      	bx	lr
 80031dc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80031e0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80031e4:	327f      	adds	r2, #127	; 0x7f
 80031e6:	bfc2      	ittt	gt
 80031e8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80031ec:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80031f0:	4770      	bxgt	lr
 80031f2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80031f6:	f04f 0300 	mov.w	r3, #0
 80031fa:	3a01      	subs	r2, #1
 80031fc:	e737      	b.n	800306e <__aeabi_fmul+0x92>
 80031fe:	f092 0f00 	teq	r2, #0
 8003202:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8003206:	bf02      	ittt	eq
 8003208:	0040      	lsleq	r0, r0, #1
 800320a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800320e:	3a01      	subeq	r2, #1
 8003210:	d0f9      	beq.n	8003206 <__aeabi_fdiv+0xc2>
 8003212:	ea40 000c 	orr.w	r0, r0, ip
 8003216:	f093 0f00 	teq	r3, #0
 800321a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800321e:	bf02      	ittt	eq
 8003220:	0049      	lsleq	r1, r1, #1
 8003222:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8003226:	3b01      	subeq	r3, #1
 8003228:	d0f9      	beq.n	800321e <__aeabi_fdiv+0xda>
 800322a:	ea41 010c 	orr.w	r1, r1, ip
 800322e:	e795      	b.n	800315c <__aeabi_fdiv+0x18>
 8003230:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8003234:	ea92 0f0c 	teq	r2, ip
 8003238:	d108      	bne.n	800324c <__aeabi_fdiv+0x108>
 800323a:	0242      	lsls	r2, r0, #9
 800323c:	f47f af7d 	bne.w	800313a <__aeabi_fmul+0x15e>
 8003240:	ea93 0f0c 	teq	r3, ip
 8003244:	f47f af70 	bne.w	8003128 <__aeabi_fmul+0x14c>
 8003248:	4608      	mov	r0, r1
 800324a:	e776      	b.n	800313a <__aeabi_fmul+0x15e>
 800324c:	ea93 0f0c 	teq	r3, ip
 8003250:	d104      	bne.n	800325c <__aeabi_fdiv+0x118>
 8003252:	024b      	lsls	r3, r1, #9
 8003254:	f43f af4c 	beq.w	80030f0 <__aeabi_fmul+0x114>
 8003258:	4608      	mov	r0, r1
 800325a:	e76e      	b.n	800313a <__aeabi_fmul+0x15e>
 800325c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8003260:	bf18      	it	ne
 8003262:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8003266:	d1ca      	bne.n	80031fe <__aeabi_fdiv+0xba>
 8003268:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800326c:	f47f af5c 	bne.w	8003128 <__aeabi_fmul+0x14c>
 8003270:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8003274:	f47f af3c 	bne.w	80030f0 <__aeabi_fmul+0x114>
 8003278:	e75f      	b.n	800313a <__aeabi_fmul+0x15e>
 800327a:	bf00      	nop

0800327c <__gesf2>:
 800327c:	f04f 3cff 	mov.w	ip, #4294967295
 8003280:	e006      	b.n	8003290 <__cmpsf2+0x4>
 8003282:	bf00      	nop

08003284 <__lesf2>:
 8003284:	f04f 0c01 	mov.w	ip, #1
 8003288:	e002      	b.n	8003290 <__cmpsf2+0x4>
 800328a:	bf00      	nop

0800328c <__cmpsf2>:
 800328c:	f04f 0c01 	mov.w	ip, #1
 8003290:	f84d cd04 	str.w	ip, [sp, #-4]!
 8003294:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8003298:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800329c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80032a0:	bf18      	it	ne
 80032a2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80032a6:	d011      	beq.n	80032cc <__cmpsf2+0x40>
 80032a8:	b001      	add	sp, #4
 80032aa:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80032ae:	bf18      	it	ne
 80032b0:	ea90 0f01 	teqne	r0, r1
 80032b4:	bf58      	it	pl
 80032b6:	ebb2 0003 	subspl.w	r0, r2, r3
 80032ba:	bf88      	it	hi
 80032bc:	17c8      	asrhi	r0, r1, #31
 80032be:	bf38      	it	cc
 80032c0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80032c4:	bf18      	it	ne
 80032c6:	f040 0001 	orrne.w	r0, r0, #1
 80032ca:	4770      	bx	lr
 80032cc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80032d0:	d102      	bne.n	80032d8 <__cmpsf2+0x4c>
 80032d2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80032d6:	d105      	bne.n	80032e4 <__cmpsf2+0x58>
 80032d8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80032dc:	d1e4      	bne.n	80032a8 <__cmpsf2+0x1c>
 80032de:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80032e2:	d0e1      	beq.n	80032a8 <__cmpsf2+0x1c>
 80032e4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop

080032ec <__aeabi_cfrcmple>:
 80032ec:	4684      	mov	ip, r0
 80032ee:	4608      	mov	r0, r1
 80032f0:	4661      	mov	r1, ip
 80032f2:	e7ff      	b.n	80032f4 <__aeabi_cfcmpeq>

080032f4 <__aeabi_cfcmpeq>:
 80032f4:	b50f      	push	{r0, r1, r2, r3, lr}
 80032f6:	f7ff ffc9 	bl	800328c <__cmpsf2>
 80032fa:	2800      	cmp	r0, #0
 80032fc:	bf48      	it	mi
 80032fe:	f110 0f00 	cmnmi.w	r0, #0
 8003302:	bd0f      	pop	{r0, r1, r2, r3, pc}

08003304 <__aeabi_fcmpeq>:
 8003304:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003308:	f7ff fff4 	bl	80032f4 <__aeabi_cfcmpeq>
 800330c:	bf0c      	ite	eq
 800330e:	2001      	moveq	r0, #1
 8003310:	2000      	movne	r0, #0
 8003312:	f85d fb08 	ldr.w	pc, [sp], #8
 8003316:	bf00      	nop

08003318 <__aeabi_fcmplt>:
 8003318:	f84d ed08 	str.w	lr, [sp, #-8]!
 800331c:	f7ff ffea 	bl	80032f4 <__aeabi_cfcmpeq>
 8003320:	bf34      	ite	cc
 8003322:	2001      	movcc	r0, #1
 8003324:	2000      	movcs	r0, #0
 8003326:	f85d fb08 	ldr.w	pc, [sp], #8
 800332a:	bf00      	nop

0800332c <__aeabi_fcmple>:
 800332c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003330:	f7ff ffe0 	bl	80032f4 <__aeabi_cfcmpeq>
 8003334:	bf94      	ite	ls
 8003336:	2001      	movls	r0, #1
 8003338:	2000      	movhi	r0, #0
 800333a:	f85d fb08 	ldr.w	pc, [sp], #8
 800333e:	bf00      	nop

08003340 <__aeabi_fcmpge>:
 8003340:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003344:	f7ff ffd2 	bl	80032ec <__aeabi_cfrcmple>
 8003348:	bf94      	ite	ls
 800334a:	2001      	movls	r0, #1
 800334c:	2000      	movhi	r0, #0
 800334e:	f85d fb08 	ldr.w	pc, [sp], #8
 8003352:	bf00      	nop

08003354 <__aeabi_fcmpgt>:
 8003354:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003358:	f7ff ffc8 	bl	80032ec <__aeabi_cfrcmple>
 800335c:	bf34      	ite	cc
 800335e:	2001      	movcc	r0, #1
 8003360:	2000      	movcs	r0, #0
 8003362:	f85d fb08 	ldr.w	pc, [sp], #8
 8003366:	bf00      	nop

08003368 <__aeabi_f2iz>:
 8003368:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800336c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8003370:	d30f      	bcc.n	8003392 <__aeabi_f2iz+0x2a>
 8003372:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8003376:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800337a:	d90d      	bls.n	8003398 <__aeabi_f2iz+0x30>
 800337c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8003380:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003384:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8003388:	fa23 f002 	lsr.w	r0, r3, r2
 800338c:	bf18      	it	ne
 800338e:	4240      	negne	r0, r0
 8003390:	4770      	bx	lr
 8003392:	f04f 0000 	mov.w	r0, #0
 8003396:	4770      	bx	lr
 8003398:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800339c:	d101      	bne.n	80033a2 <__aeabi_f2iz+0x3a>
 800339e:	0242      	lsls	r2, r0, #9
 80033a0:	d105      	bne.n	80033ae <__aeabi_f2iz+0x46>
 80033a2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80033a6:	bf08      	it	eq
 80033a8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80033ac:	4770      	bx	lr
 80033ae:	f04f 0000 	mov.w	r0, #0
 80033b2:	4770      	bx	lr

080033b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80033b4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80033b6:	e003      	b.n	80033c0 <LoopCopyDataInit>

080033b8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80033b8:	4b0b      	ldr	r3, [pc, #44]	; (80033e8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80033ba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80033bc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80033be:	3104      	adds	r1, #4

080033c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80033c0:	480a      	ldr	r0, [pc, #40]	; (80033ec <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80033c2:	4b0b      	ldr	r3, [pc, #44]	; (80033f0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80033c4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80033c6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80033c8:	d3f6      	bcc.n	80033b8 <CopyDataInit>
  ldr r2, =_sbss
 80033ca:	4a0a      	ldr	r2, [pc, #40]	; (80033f4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80033cc:	e002      	b.n	80033d4 <LoopFillZerobss>

080033ce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80033ce:	2300      	movs	r3, #0
  str r3, [r2], #4
 80033d0:	f842 3b04 	str.w	r3, [r2], #4

080033d4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80033d4:	4b08      	ldr	r3, [pc, #32]	; (80033f8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80033d6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80033d8:	d3f9      	bcc.n	80033ce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80033da:	f7fc feb9 	bl	8000150 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80033de:	f000 f80f 	bl	8003400 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80033e2:	f7fe fa25 	bl	8001830 <main>
  bx lr
 80033e6:	4770      	bx	lr
  ldr r3, =_sidata
 80033e8:	08005988 	.word	0x08005988
  ldr r0, =_sdata
 80033ec:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80033f0:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 80033f4:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 80033f8:	2000014c 	.word	0x2000014c

080033fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80033fc:	e7fe      	b.n	80033fc <ADC1_2_IRQHandler>
	...

08003400 <__libc_init_array>:
 8003400:	b570      	push	{r4, r5, r6, lr}
 8003402:	2500      	movs	r5, #0
 8003404:	4e0c      	ldr	r6, [pc, #48]	; (8003438 <__libc_init_array+0x38>)
 8003406:	4c0d      	ldr	r4, [pc, #52]	; (800343c <__libc_init_array+0x3c>)
 8003408:	1ba4      	subs	r4, r4, r6
 800340a:	10a4      	asrs	r4, r4, #2
 800340c:	42a5      	cmp	r5, r4
 800340e:	d109      	bne.n	8003424 <__libc_init_array+0x24>
 8003410:	f002 f956 	bl	80056c0 <_init>
 8003414:	2500      	movs	r5, #0
 8003416:	4e0a      	ldr	r6, [pc, #40]	; (8003440 <__libc_init_array+0x40>)
 8003418:	4c0a      	ldr	r4, [pc, #40]	; (8003444 <__libc_init_array+0x44>)
 800341a:	1ba4      	subs	r4, r4, r6
 800341c:	10a4      	asrs	r4, r4, #2
 800341e:	42a5      	cmp	r5, r4
 8003420:	d105      	bne.n	800342e <__libc_init_array+0x2e>
 8003422:	bd70      	pop	{r4, r5, r6, pc}
 8003424:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003428:	4798      	blx	r3
 800342a:	3501      	adds	r5, #1
 800342c:	e7ee      	b.n	800340c <__libc_init_array+0xc>
 800342e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003432:	4798      	blx	r3
 8003434:	3501      	adds	r5, #1
 8003436:	e7f2      	b.n	800341e <__libc_init_array+0x1e>
 8003438:	08005980 	.word	0x08005980
 800343c:	08005980 	.word	0x08005980
 8003440:	08005980 	.word	0x08005980
 8003444:	08005984 	.word	0x08005984

08003448 <_siprintf_r>:
 8003448:	b40c      	push	{r2, r3}
 800344a:	b510      	push	{r4, lr}
 800344c:	b09c      	sub	sp, #112	; 0x70
 800344e:	9102      	str	r1, [sp, #8]
 8003450:	9106      	str	r1, [sp, #24]
 8003452:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003456:	9104      	str	r1, [sp, #16]
 8003458:	9107      	str	r1, [sp, #28]
 800345a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800345e:	f44f 7402 	mov.w	r4, #520	; 0x208
 8003462:	ab1e      	add	r3, sp, #120	; 0x78
 8003464:	f853 2b04 	ldr.w	r2, [r3], #4
 8003468:	f8ad 1016 	strh.w	r1, [sp, #22]
 800346c:	a902      	add	r1, sp, #8
 800346e:	9301      	str	r3, [sp, #4]
 8003470:	f8ad 4014 	strh.w	r4, [sp, #20]
 8003474:	f000 f902 	bl	800367c <_svfiprintf_r>
 8003478:	2200      	movs	r2, #0
 800347a:	9b02      	ldr	r3, [sp, #8]
 800347c:	701a      	strb	r2, [r3, #0]
 800347e:	b01c      	add	sp, #112	; 0x70
 8003480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003484:	b002      	add	sp, #8
 8003486:	4770      	bx	lr

08003488 <siprintf>:
 8003488:	b40e      	push	{r1, r2, r3}
 800348a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800348e:	b500      	push	{lr}
 8003490:	b09c      	sub	sp, #112	; 0x70
 8003492:	f8ad 1014 	strh.w	r1, [sp, #20]
 8003496:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800349a:	9104      	str	r1, [sp, #16]
 800349c:	9107      	str	r1, [sp, #28]
 800349e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80034a2:	ab1d      	add	r3, sp, #116	; 0x74
 80034a4:	9002      	str	r0, [sp, #8]
 80034a6:	9006      	str	r0, [sp, #24]
 80034a8:	4808      	ldr	r0, [pc, #32]	; (80034cc <siprintf+0x44>)
 80034aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80034ae:	f8ad 1016 	strh.w	r1, [sp, #22]
 80034b2:	6800      	ldr	r0, [r0, #0]
 80034b4:	a902      	add	r1, sp, #8
 80034b6:	9301      	str	r3, [sp, #4]
 80034b8:	f000 f8e0 	bl	800367c <_svfiprintf_r>
 80034bc:	2200      	movs	r2, #0
 80034be:	9b02      	ldr	r3, [sp, #8]
 80034c0:	701a      	strb	r2, [r3, #0]
 80034c2:	b01c      	add	sp, #112	; 0x70
 80034c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80034c8:	b003      	add	sp, #12
 80034ca:	4770      	bx	lr
 80034cc:	2000000c 	.word	0x2000000c

080034d0 <__ssputs_r>:
 80034d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034d4:	688e      	ldr	r6, [r1, #8]
 80034d6:	4682      	mov	sl, r0
 80034d8:	429e      	cmp	r6, r3
 80034da:	460c      	mov	r4, r1
 80034dc:	4691      	mov	r9, r2
 80034de:	4698      	mov	r8, r3
 80034e0:	d835      	bhi.n	800354e <__ssputs_r+0x7e>
 80034e2:	898a      	ldrh	r2, [r1, #12]
 80034e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80034e8:	d031      	beq.n	800354e <__ssputs_r+0x7e>
 80034ea:	2302      	movs	r3, #2
 80034ec:	6825      	ldr	r5, [r4, #0]
 80034ee:	6909      	ldr	r1, [r1, #16]
 80034f0:	1a6f      	subs	r7, r5, r1
 80034f2:	6965      	ldr	r5, [r4, #20]
 80034f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80034f8:	fb95 f5f3 	sdiv	r5, r5, r3
 80034fc:	f108 0301 	add.w	r3, r8, #1
 8003500:	443b      	add	r3, r7
 8003502:	429d      	cmp	r5, r3
 8003504:	bf38      	it	cc
 8003506:	461d      	movcc	r5, r3
 8003508:	0553      	lsls	r3, r2, #21
 800350a:	d531      	bpl.n	8003570 <__ssputs_r+0xa0>
 800350c:	4629      	mov	r1, r5
 800350e:	f000 fbc1 	bl	8003c94 <_malloc_r>
 8003512:	4606      	mov	r6, r0
 8003514:	b950      	cbnz	r0, 800352c <__ssputs_r+0x5c>
 8003516:	230c      	movs	r3, #12
 8003518:	f8ca 3000 	str.w	r3, [sl]
 800351c:	89a3      	ldrh	r3, [r4, #12]
 800351e:	f04f 30ff 	mov.w	r0, #4294967295
 8003522:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003526:	81a3      	strh	r3, [r4, #12]
 8003528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800352c:	463a      	mov	r2, r7
 800352e:	6921      	ldr	r1, [r4, #16]
 8003530:	f000 fb3e 	bl	8003bb0 <memcpy>
 8003534:	89a3      	ldrh	r3, [r4, #12]
 8003536:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800353a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800353e:	81a3      	strh	r3, [r4, #12]
 8003540:	6126      	str	r6, [r4, #16]
 8003542:	443e      	add	r6, r7
 8003544:	6026      	str	r6, [r4, #0]
 8003546:	4646      	mov	r6, r8
 8003548:	6165      	str	r5, [r4, #20]
 800354a:	1bed      	subs	r5, r5, r7
 800354c:	60a5      	str	r5, [r4, #8]
 800354e:	4546      	cmp	r6, r8
 8003550:	bf28      	it	cs
 8003552:	4646      	movcs	r6, r8
 8003554:	4649      	mov	r1, r9
 8003556:	4632      	mov	r2, r6
 8003558:	6820      	ldr	r0, [r4, #0]
 800355a:	f000 fb34 	bl	8003bc6 <memmove>
 800355e:	68a3      	ldr	r3, [r4, #8]
 8003560:	2000      	movs	r0, #0
 8003562:	1b9b      	subs	r3, r3, r6
 8003564:	60a3      	str	r3, [r4, #8]
 8003566:	6823      	ldr	r3, [r4, #0]
 8003568:	441e      	add	r6, r3
 800356a:	6026      	str	r6, [r4, #0]
 800356c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003570:	462a      	mov	r2, r5
 8003572:	f000 fbed 	bl	8003d50 <_realloc_r>
 8003576:	4606      	mov	r6, r0
 8003578:	2800      	cmp	r0, #0
 800357a:	d1e1      	bne.n	8003540 <__ssputs_r+0x70>
 800357c:	6921      	ldr	r1, [r4, #16]
 800357e:	4650      	mov	r0, sl
 8003580:	f000 fb3c 	bl	8003bfc <_free_r>
 8003584:	e7c7      	b.n	8003516 <__ssputs_r+0x46>

08003586 <__ssprint_r>:
 8003586:	6893      	ldr	r3, [r2, #8]
 8003588:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800358c:	4681      	mov	r9, r0
 800358e:	460c      	mov	r4, r1
 8003590:	4617      	mov	r7, r2
 8003592:	2b00      	cmp	r3, #0
 8003594:	d060      	beq.n	8003658 <__ssprint_r+0xd2>
 8003596:	f04f 0b00 	mov.w	fp, #0
 800359a:	465e      	mov	r6, fp
 800359c:	f8d2 a000 	ldr.w	sl, [r2]
 80035a0:	b356      	cbz	r6, 80035f8 <__ssprint_r+0x72>
 80035a2:	68a3      	ldr	r3, [r4, #8]
 80035a4:	429e      	cmp	r6, r3
 80035a6:	d344      	bcc.n	8003632 <__ssprint_r+0xac>
 80035a8:	89a2      	ldrh	r2, [r4, #12]
 80035aa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80035ae:	d03e      	beq.n	800362e <__ssprint_r+0xa8>
 80035b0:	2302      	movs	r3, #2
 80035b2:	6825      	ldr	r5, [r4, #0]
 80035b4:	6921      	ldr	r1, [r4, #16]
 80035b6:	eba5 0801 	sub.w	r8, r5, r1
 80035ba:	6965      	ldr	r5, [r4, #20]
 80035bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80035c0:	fb95 f5f3 	sdiv	r5, r5, r3
 80035c4:	f108 0301 	add.w	r3, r8, #1
 80035c8:	4433      	add	r3, r6
 80035ca:	429d      	cmp	r5, r3
 80035cc:	bf38      	it	cc
 80035ce:	461d      	movcc	r5, r3
 80035d0:	0553      	lsls	r3, r2, #21
 80035d2:	d546      	bpl.n	8003662 <__ssprint_r+0xdc>
 80035d4:	4629      	mov	r1, r5
 80035d6:	4648      	mov	r0, r9
 80035d8:	f000 fb5c 	bl	8003c94 <_malloc_r>
 80035dc:	b998      	cbnz	r0, 8003606 <__ssprint_r+0x80>
 80035de:	230c      	movs	r3, #12
 80035e0:	f8c9 3000 	str.w	r3, [r9]
 80035e4:	89a3      	ldrh	r3, [r4, #12]
 80035e6:	f04f 30ff 	mov.w	r0, #4294967295
 80035ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035ee:	81a3      	strh	r3, [r4, #12]
 80035f0:	2300      	movs	r3, #0
 80035f2:	60bb      	str	r3, [r7, #8]
 80035f4:	607b      	str	r3, [r7, #4]
 80035f6:	e031      	b.n	800365c <__ssprint_r+0xd6>
 80035f8:	f8da b000 	ldr.w	fp, [sl]
 80035fc:	f8da 6004 	ldr.w	r6, [sl, #4]
 8003600:	f10a 0a08 	add.w	sl, sl, #8
 8003604:	e7cc      	b.n	80035a0 <__ssprint_r+0x1a>
 8003606:	4642      	mov	r2, r8
 8003608:	6921      	ldr	r1, [r4, #16]
 800360a:	9001      	str	r0, [sp, #4]
 800360c:	f000 fad0 	bl	8003bb0 <memcpy>
 8003610:	89a2      	ldrh	r2, [r4, #12]
 8003612:	9b01      	ldr	r3, [sp, #4]
 8003614:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8003618:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800361c:	81a2      	strh	r2, [r4, #12]
 800361e:	6123      	str	r3, [r4, #16]
 8003620:	4443      	add	r3, r8
 8003622:	6023      	str	r3, [r4, #0]
 8003624:	4633      	mov	r3, r6
 8003626:	6165      	str	r5, [r4, #20]
 8003628:	eba5 0508 	sub.w	r5, r5, r8
 800362c:	60a5      	str	r5, [r4, #8]
 800362e:	429e      	cmp	r6, r3
 8003630:	d200      	bcs.n	8003634 <__ssprint_r+0xae>
 8003632:	4633      	mov	r3, r6
 8003634:	461a      	mov	r2, r3
 8003636:	4659      	mov	r1, fp
 8003638:	6820      	ldr	r0, [r4, #0]
 800363a:	9301      	str	r3, [sp, #4]
 800363c:	f000 fac3 	bl	8003bc6 <memmove>
 8003640:	68a2      	ldr	r2, [r4, #8]
 8003642:	9b01      	ldr	r3, [sp, #4]
 8003644:	1ad2      	subs	r2, r2, r3
 8003646:	60a2      	str	r2, [r4, #8]
 8003648:	6822      	ldr	r2, [r4, #0]
 800364a:	4413      	add	r3, r2
 800364c:	6023      	str	r3, [r4, #0]
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	1b9e      	subs	r6, r3, r6
 8003652:	60be      	str	r6, [r7, #8]
 8003654:	2e00      	cmp	r6, #0
 8003656:	d1cf      	bne.n	80035f8 <__ssprint_r+0x72>
 8003658:	2000      	movs	r0, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	b003      	add	sp, #12
 800365e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003662:	462a      	mov	r2, r5
 8003664:	4648      	mov	r0, r9
 8003666:	f000 fb73 	bl	8003d50 <_realloc_r>
 800366a:	4603      	mov	r3, r0
 800366c:	2800      	cmp	r0, #0
 800366e:	d1d6      	bne.n	800361e <__ssprint_r+0x98>
 8003670:	6921      	ldr	r1, [r4, #16]
 8003672:	4648      	mov	r0, r9
 8003674:	f000 fac2 	bl	8003bfc <_free_r>
 8003678:	e7b1      	b.n	80035de <__ssprint_r+0x58>
	...

0800367c <_svfiprintf_r>:
 800367c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003680:	b09d      	sub	sp, #116	; 0x74
 8003682:	9303      	str	r3, [sp, #12]
 8003684:	898b      	ldrh	r3, [r1, #12]
 8003686:	4680      	mov	r8, r0
 8003688:	061c      	lsls	r4, r3, #24
 800368a:	460d      	mov	r5, r1
 800368c:	4616      	mov	r6, r2
 800368e:	d50f      	bpl.n	80036b0 <_svfiprintf_r+0x34>
 8003690:	690b      	ldr	r3, [r1, #16]
 8003692:	b96b      	cbnz	r3, 80036b0 <_svfiprintf_r+0x34>
 8003694:	2140      	movs	r1, #64	; 0x40
 8003696:	f000 fafd 	bl	8003c94 <_malloc_r>
 800369a:	6028      	str	r0, [r5, #0]
 800369c:	6128      	str	r0, [r5, #16]
 800369e:	b928      	cbnz	r0, 80036ac <_svfiprintf_r+0x30>
 80036a0:	230c      	movs	r3, #12
 80036a2:	f8c8 3000 	str.w	r3, [r8]
 80036a6:	f04f 30ff 	mov.w	r0, #4294967295
 80036aa:	e0c4      	b.n	8003836 <_svfiprintf_r+0x1ba>
 80036ac:	2340      	movs	r3, #64	; 0x40
 80036ae:	616b      	str	r3, [r5, #20]
 80036b0:	2300      	movs	r3, #0
 80036b2:	9309      	str	r3, [sp, #36]	; 0x24
 80036b4:	2320      	movs	r3, #32
 80036b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80036ba:	2330      	movs	r3, #48	; 0x30
 80036bc:	f04f 0b01 	mov.w	fp, #1
 80036c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80036c4:	4637      	mov	r7, r6
 80036c6:	463c      	mov	r4, r7
 80036c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d13c      	bne.n	800374a <_svfiprintf_r+0xce>
 80036d0:	ebb7 0a06 	subs.w	sl, r7, r6
 80036d4:	d00b      	beq.n	80036ee <_svfiprintf_r+0x72>
 80036d6:	4653      	mov	r3, sl
 80036d8:	4632      	mov	r2, r6
 80036da:	4629      	mov	r1, r5
 80036dc:	4640      	mov	r0, r8
 80036de:	f7ff fef7 	bl	80034d0 <__ssputs_r>
 80036e2:	3001      	adds	r0, #1
 80036e4:	f000 80a2 	beq.w	800382c <_svfiprintf_r+0x1b0>
 80036e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036ea:	4453      	add	r3, sl
 80036ec:	9309      	str	r3, [sp, #36]	; 0x24
 80036ee:	783b      	ldrb	r3, [r7, #0]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f000 809b 	beq.w	800382c <_svfiprintf_r+0x1b0>
 80036f6:	2300      	movs	r3, #0
 80036f8:	f04f 32ff 	mov.w	r2, #4294967295
 80036fc:	9304      	str	r3, [sp, #16]
 80036fe:	9307      	str	r3, [sp, #28]
 8003700:	9205      	str	r2, [sp, #20]
 8003702:	9306      	str	r3, [sp, #24]
 8003704:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003708:	931a      	str	r3, [sp, #104]	; 0x68
 800370a:	2205      	movs	r2, #5
 800370c:	7821      	ldrb	r1, [r4, #0]
 800370e:	4850      	ldr	r0, [pc, #320]	; (8003850 <_svfiprintf_r+0x1d4>)
 8003710:	f000 fa40 	bl	8003b94 <memchr>
 8003714:	1c67      	adds	r7, r4, #1
 8003716:	9b04      	ldr	r3, [sp, #16]
 8003718:	b9d8      	cbnz	r0, 8003752 <_svfiprintf_r+0xd6>
 800371a:	06d9      	lsls	r1, r3, #27
 800371c:	bf44      	itt	mi
 800371e:	2220      	movmi	r2, #32
 8003720:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003724:	071a      	lsls	r2, r3, #28
 8003726:	bf44      	itt	mi
 8003728:	222b      	movmi	r2, #43	; 0x2b
 800372a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800372e:	7822      	ldrb	r2, [r4, #0]
 8003730:	2a2a      	cmp	r2, #42	; 0x2a
 8003732:	d016      	beq.n	8003762 <_svfiprintf_r+0xe6>
 8003734:	2100      	movs	r1, #0
 8003736:	200a      	movs	r0, #10
 8003738:	9a07      	ldr	r2, [sp, #28]
 800373a:	4627      	mov	r7, r4
 800373c:	783b      	ldrb	r3, [r7, #0]
 800373e:	3401      	adds	r4, #1
 8003740:	3b30      	subs	r3, #48	; 0x30
 8003742:	2b09      	cmp	r3, #9
 8003744:	d950      	bls.n	80037e8 <_svfiprintf_r+0x16c>
 8003746:	b1c9      	cbz	r1, 800377c <_svfiprintf_r+0x100>
 8003748:	e011      	b.n	800376e <_svfiprintf_r+0xf2>
 800374a:	2b25      	cmp	r3, #37	; 0x25
 800374c:	d0c0      	beq.n	80036d0 <_svfiprintf_r+0x54>
 800374e:	4627      	mov	r7, r4
 8003750:	e7b9      	b.n	80036c6 <_svfiprintf_r+0x4a>
 8003752:	4a3f      	ldr	r2, [pc, #252]	; (8003850 <_svfiprintf_r+0x1d4>)
 8003754:	463c      	mov	r4, r7
 8003756:	1a80      	subs	r0, r0, r2
 8003758:	fa0b f000 	lsl.w	r0, fp, r0
 800375c:	4318      	orrs	r0, r3
 800375e:	9004      	str	r0, [sp, #16]
 8003760:	e7d3      	b.n	800370a <_svfiprintf_r+0x8e>
 8003762:	9a03      	ldr	r2, [sp, #12]
 8003764:	1d11      	adds	r1, r2, #4
 8003766:	6812      	ldr	r2, [r2, #0]
 8003768:	9103      	str	r1, [sp, #12]
 800376a:	2a00      	cmp	r2, #0
 800376c:	db01      	blt.n	8003772 <_svfiprintf_r+0xf6>
 800376e:	9207      	str	r2, [sp, #28]
 8003770:	e004      	b.n	800377c <_svfiprintf_r+0x100>
 8003772:	4252      	negs	r2, r2
 8003774:	f043 0302 	orr.w	r3, r3, #2
 8003778:	9207      	str	r2, [sp, #28]
 800377a:	9304      	str	r3, [sp, #16]
 800377c:	783b      	ldrb	r3, [r7, #0]
 800377e:	2b2e      	cmp	r3, #46	; 0x2e
 8003780:	d10d      	bne.n	800379e <_svfiprintf_r+0x122>
 8003782:	787b      	ldrb	r3, [r7, #1]
 8003784:	1c79      	adds	r1, r7, #1
 8003786:	2b2a      	cmp	r3, #42	; 0x2a
 8003788:	d132      	bne.n	80037f0 <_svfiprintf_r+0x174>
 800378a:	9b03      	ldr	r3, [sp, #12]
 800378c:	3702      	adds	r7, #2
 800378e:	1d1a      	adds	r2, r3, #4
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	9203      	str	r2, [sp, #12]
 8003794:	2b00      	cmp	r3, #0
 8003796:	bfb8      	it	lt
 8003798:	f04f 33ff 	movlt.w	r3, #4294967295
 800379c:	9305      	str	r3, [sp, #20]
 800379e:	4c2d      	ldr	r4, [pc, #180]	; (8003854 <_svfiprintf_r+0x1d8>)
 80037a0:	2203      	movs	r2, #3
 80037a2:	7839      	ldrb	r1, [r7, #0]
 80037a4:	4620      	mov	r0, r4
 80037a6:	f000 f9f5 	bl	8003b94 <memchr>
 80037aa:	b138      	cbz	r0, 80037bc <_svfiprintf_r+0x140>
 80037ac:	2340      	movs	r3, #64	; 0x40
 80037ae:	1b00      	subs	r0, r0, r4
 80037b0:	fa03 f000 	lsl.w	r0, r3, r0
 80037b4:	9b04      	ldr	r3, [sp, #16]
 80037b6:	3701      	adds	r7, #1
 80037b8:	4303      	orrs	r3, r0
 80037ba:	9304      	str	r3, [sp, #16]
 80037bc:	7839      	ldrb	r1, [r7, #0]
 80037be:	2206      	movs	r2, #6
 80037c0:	4825      	ldr	r0, [pc, #148]	; (8003858 <_svfiprintf_r+0x1dc>)
 80037c2:	1c7e      	adds	r6, r7, #1
 80037c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80037c8:	f000 f9e4 	bl	8003b94 <memchr>
 80037cc:	2800      	cmp	r0, #0
 80037ce:	d035      	beq.n	800383c <_svfiprintf_r+0x1c0>
 80037d0:	4b22      	ldr	r3, [pc, #136]	; (800385c <_svfiprintf_r+0x1e0>)
 80037d2:	b9fb      	cbnz	r3, 8003814 <_svfiprintf_r+0x198>
 80037d4:	9b03      	ldr	r3, [sp, #12]
 80037d6:	3307      	adds	r3, #7
 80037d8:	f023 0307 	bic.w	r3, r3, #7
 80037dc:	3308      	adds	r3, #8
 80037de:	9303      	str	r3, [sp, #12]
 80037e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037e2:	444b      	add	r3, r9
 80037e4:	9309      	str	r3, [sp, #36]	; 0x24
 80037e6:	e76d      	b.n	80036c4 <_svfiprintf_r+0x48>
 80037e8:	fb00 3202 	mla	r2, r0, r2, r3
 80037ec:	2101      	movs	r1, #1
 80037ee:	e7a4      	b.n	800373a <_svfiprintf_r+0xbe>
 80037f0:	2300      	movs	r3, #0
 80037f2:	240a      	movs	r4, #10
 80037f4:	4618      	mov	r0, r3
 80037f6:	9305      	str	r3, [sp, #20]
 80037f8:	460f      	mov	r7, r1
 80037fa:	783a      	ldrb	r2, [r7, #0]
 80037fc:	3101      	adds	r1, #1
 80037fe:	3a30      	subs	r2, #48	; 0x30
 8003800:	2a09      	cmp	r2, #9
 8003802:	d903      	bls.n	800380c <_svfiprintf_r+0x190>
 8003804:	2b00      	cmp	r3, #0
 8003806:	d0ca      	beq.n	800379e <_svfiprintf_r+0x122>
 8003808:	9005      	str	r0, [sp, #20]
 800380a:	e7c8      	b.n	800379e <_svfiprintf_r+0x122>
 800380c:	fb04 2000 	mla	r0, r4, r0, r2
 8003810:	2301      	movs	r3, #1
 8003812:	e7f1      	b.n	80037f8 <_svfiprintf_r+0x17c>
 8003814:	ab03      	add	r3, sp, #12
 8003816:	9300      	str	r3, [sp, #0]
 8003818:	462a      	mov	r2, r5
 800381a:	4b11      	ldr	r3, [pc, #68]	; (8003860 <_svfiprintf_r+0x1e4>)
 800381c:	a904      	add	r1, sp, #16
 800381e:	4640      	mov	r0, r8
 8003820:	f3af 8000 	nop.w
 8003824:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003828:	4681      	mov	r9, r0
 800382a:	d1d9      	bne.n	80037e0 <_svfiprintf_r+0x164>
 800382c:	89ab      	ldrh	r3, [r5, #12]
 800382e:	065b      	lsls	r3, r3, #25
 8003830:	f53f af39 	bmi.w	80036a6 <_svfiprintf_r+0x2a>
 8003834:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003836:	b01d      	add	sp, #116	; 0x74
 8003838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800383c:	ab03      	add	r3, sp, #12
 800383e:	9300      	str	r3, [sp, #0]
 8003840:	462a      	mov	r2, r5
 8003842:	4b07      	ldr	r3, [pc, #28]	; (8003860 <_svfiprintf_r+0x1e4>)
 8003844:	a904      	add	r1, sp, #16
 8003846:	4640      	mov	r0, r8
 8003848:	f000 f884 	bl	8003954 <_printf_i>
 800384c:	e7ea      	b.n	8003824 <_svfiprintf_r+0x1a8>
 800384e:	bf00      	nop
 8003850:	08005728 	.word	0x08005728
 8003854:	0800572e 	.word	0x0800572e
 8003858:	08005732 	.word	0x08005732
 800385c:	00000000 	.word	0x00000000
 8003860:	080034d1 	.word	0x080034d1

08003864 <_printf_common>:
 8003864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003868:	4691      	mov	r9, r2
 800386a:	461f      	mov	r7, r3
 800386c:	688a      	ldr	r2, [r1, #8]
 800386e:	690b      	ldr	r3, [r1, #16]
 8003870:	4606      	mov	r6, r0
 8003872:	4293      	cmp	r3, r2
 8003874:	bfb8      	it	lt
 8003876:	4613      	movlt	r3, r2
 8003878:	f8c9 3000 	str.w	r3, [r9]
 800387c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003880:	460c      	mov	r4, r1
 8003882:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003886:	b112      	cbz	r2, 800388e <_printf_common+0x2a>
 8003888:	3301      	adds	r3, #1
 800388a:	f8c9 3000 	str.w	r3, [r9]
 800388e:	6823      	ldr	r3, [r4, #0]
 8003890:	0699      	lsls	r1, r3, #26
 8003892:	bf42      	ittt	mi
 8003894:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003898:	3302      	addmi	r3, #2
 800389a:	f8c9 3000 	strmi.w	r3, [r9]
 800389e:	6825      	ldr	r5, [r4, #0]
 80038a0:	f015 0506 	ands.w	r5, r5, #6
 80038a4:	d107      	bne.n	80038b6 <_printf_common+0x52>
 80038a6:	f104 0a19 	add.w	sl, r4, #25
 80038aa:	68e3      	ldr	r3, [r4, #12]
 80038ac:	f8d9 2000 	ldr.w	r2, [r9]
 80038b0:	1a9b      	subs	r3, r3, r2
 80038b2:	429d      	cmp	r5, r3
 80038b4:	db2a      	blt.n	800390c <_printf_common+0xa8>
 80038b6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80038ba:	6822      	ldr	r2, [r4, #0]
 80038bc:	3300      	adds	r3, #0
 80038be:	bf18      	it	ne
 80038c0:	2301      	movne	r3, #1
 80038c2:	0692      	lsls	r2, r2, #26
 80038c4:	d42f      	bmi.n	8003926 <_printf_common+0xc2>
 80038c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80038ca:	4639      	mov	r1, r7
 80038cc:	4630      	mov	r0, r6
 80038ce:	47c0      	blx	r8
 80038d0:	3001      	adds	r0, #1
 80038d2:	d022      	beq.n	800391a <_printf_common+0xb6>
 80038d4:	6823      	ldr	r3, [r4, #0]
 80038d6:	68e5      	ldr	r5, [r4, #12]
 80038d8:	f003 0306 	and.w	r3, r3, #6
 80038dc:	2b04      	cmp	r3, #4
 80038de:	bf18      	it	ne
 80038e0:	2500      	movne	r5, #0
 80038e2:	f8d9 2000 	ldr.w	r2, [r9]
 80038e6:	f04f 0900 	mov.w	r9, #0
 80038ea:	bf08      	it	eq
 80038ec:	1aad      	subeq	r5, r5, r2
 80038ee:	68a3      	ldr	r3, [r4, #8]
 80038f0:	6922      	ldr	r2, [r4, #16]
 80038f2:	bf08      	it	eq
 80038f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80038f8:	4293      	cmp	r3, r2
 80038fa:	bfc4      	itt	gt
 80038fc:	1a9b      	subgt	r3, r3, r2
 80038fe:	18ed      	addgt	r5, r5, r3
 8003900:	341a      	adds	r4, #26
 8003902:	454d      	cmp	r5, r9
 8003904:	d11b      	bne.n	800393e <_printf_common+0xda>
 8003906:	2000      	movs	r0, #0
 8003908:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800390c:	2301      	movs	r3, #1
 800390e:	4652      	mov	r2, sl
 8003910:	4639      	mov	r1, r7
 8003912:	4630      	mov	r0, r6
 8003914:	47c0      	blx	r8
 8003916:	3001      	adds	r0, #1
 8003918:	d103      	bne.n	8003922 <_printf_common+0xbe>
 800391a:	f04f 30ff 	mov.w	r0, #4294967295
 800391e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003922:	3501      	adds	r5, #1
 8003924:	e7c1      	b.n	80038aa <_printf_common+0x46>
 8003926:	2030      	movs	r0, #48	; 0x30
 8003928:	18e1      	adds	r1, r4, r3
 800392a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800392e:	1c5a      	adds	r2, r3, #1
 8003930:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003934:	4422      	add	r2, r4
 8003936:	3302      	adds	r3, #2
 8003938:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800393c:	e7c3      	b.n	80038c6 <_printf_common+0x62>
 800393e:	2301      	movs	r3, #1
 8003940:	4622      	mov	r2, r4
 8003942:	4639      	mov	r1, r7
 8003944:	4630      	mov	r0, r6
 8003946:	47c0      	blx	r8
 8003948:	3001      	adds	r0, #1
 800394a:	d0e6      	beq.n	800391a <_printf_common+0xb6>
 800394c:	f109 0901 	add.w	r9, r9, #1
 8003950:	e7d7      	b.n	8003902 <_printf_common+0x9e>
	...

08003954 <_printf_i>:
 8003954:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003958:	4617      	mov	r7, r2
 800395a:	7e0a      	ldrb	r2, [r1, #24]
 800395c:	b085      	sub	sp, #20
 800395e:	2a6e      	cmp	r2, #110	; 0x6e
 8003960:	4698      	mov	r8, r3
 8003962:	4606      	mov	r6, r0
 8003964:	460c      	mov	r4, r1
 8003966:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003968:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800396c:	f000 80bc 	beq.w	8003ae8 <_printf_i+0x194>
 8003970:	d81a      	bhi.n	80039a8 <_printf_i+0x54>
 8003972:	2a63      	cmp	r2, #99	; 0x63
 8003974:	d02e      	beq.n	80039d4 <_printf_i+0x80>
 8003976:	d80a      	bhi.n	800398e <_printf_i+0x3a>
 8003978:	2a00      	cmp	r2, #0
 800397a:	f000 80c8 	beq.w	8003b0e <_printf_i+0x1ba>
 800397e:	2a58      	cmp	r2, #88	; 0x58
 8003980:	f000 808a 	beq.w	8003a98 <_printf_i+0x144>
 8003984:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003988:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800398c:	e02a      	b.n	80039e4 <_printf_i+0x90>
 800398e:	2a64      	cmp	r2, #100	; 0x64
 8003990:	d001      	beq.n	8003996 <_printf_i+0x42>
 8003992:	2a69      	cmp	r2, #105	; 0x69
 8003994:	d1f6      	bne.n	8003984 <_printf_i+0x30>
 8003996:	6821      	ldr	r1, [r4, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800399e:	d023      	beq.n	80039e8 <_printf_i+0x94>
 80039a0:	1d11      	adds	r1, r2, #4
 80039a2:	6019      	str	r1, [r3, #0]
 80039a4:	6813      	ldr	r3, [r2, #0]
 80039a6:	e027      	b.n	80039f8 <_printf_i+0xa4>
 80039a8:	2a73      	cmp	r2, #115	; 0x73
 80039aa:	f000 80b4 	beq.w	8003b16 <_printf_i+0x1c2>
 80039ae:	d808      	bhi.n	80039c2 <_printf_i+0x6e>
 80039b0:	2a6f      	cmp	r2, #111	; 0x6f
 80039b2:	d02a      	beq.n	8003a0a <_printf_i+0xb6>
 80039b4:	2a70      	cmp	r2, #112	; 0x70
 80039b6:	d1e5      	bne.n	8003984 <_printf_i+0x30>
 80039b8:	680a      	ldr	r2, [r1, #0]
 80039ba:	f042 0220 	orr.w	r2, r2, #32
 80039be:	600a      	str	r2, [r1, #0]
 80039c0:	e003      	b.n	80039ca <_printf_i+0x76>
 80039c2:	2a75      	cmp	r2, #117	; 0x75
 80039c4:	d021      	beq.n	8003a0a <_printf_i+0xb6>
 80039c6:	2a78      	cmp	r2, #120	; 0x78
 80039c8:	d1dc      	bne.n	8003984 <_printf_i+0x30>
 80039ca:	2278      	movs	r2, #120	; 0x78
 80039cc:	496f      	ldr	r1, [pc, #444]	; (8003b8c <_printf_i+0x238>)
 80039ce:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80039d2:	e064      	b.n	8003a9e <_printf_i+0x14a>
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80039da:	1d11      	adds	r1, r2, #4
 80039dc:	6019      	str	r1, [r3, #0]
 80039de:	6813      	ldr	r3, [r2, #0]
 80039e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80039e4:	2301      	movs	r3, #1
 80039e6:	e0a3      	b.n	8003b30 <_printf_i+0x1dc>
 80039e8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80039ec:	f102 0104 	add.w	r1, r2, #4
 80039f0:	6019      	str	r1, [r3, #0]
 80039f2:	d0d7      	beq.n	80039a4 <_printf_i+0x50>
 80039f4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	da03      	bge.n	8003a04 <_printf_i+0xb0>
 80039fc:	222d      	movs	r2, #45	; 0x2d
 80039fe:	425b      	negs	r3, r3
 8003a00:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003a04:	4962      	ldr	r1, [pc, #392]	; (8003b90 <_printf_i+0x23c>)
 8003a06:	220a      	movs	r2, #10
 8003a08:	e017      	b.n	8003a3a <_printf_i+0xe6>
 8003a0a:	6820      	ldr	r0, [r4, #0]
 8003a0c:	6819      	ldr	r1, [r3, #0]
 8003a0e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003a12:	d003      	beq.n	8003a1c <_printf_i+0xc8>
 8003a14:	1d08      	adds	r0, r1, #4
 8003a16:	6018      	str	r0, [r3, #0]
 8003a18:	680b      	ldr	r3, [r1, #0]
 8003a1a:	e006      	b.n	8003a2a <_printf_i+0xd6>
 8003a1c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003a20:	f101 0004 	add.w	r0, r1, #4
 8003a24:	6018      	str	r0, [r3, #0]
 8003a26:	d0f7      	beq.n	8003a18 <_printf_i+0xc4>
 8003a28:	880b      	ldrh	r3, [r1, #0]
 8003a2a:	2a6f      	cmp	r2, #111	; 0x6f
 8003a2c:	bf14      	ite	ne
 8003a2e:	220a      	movne	r2, #10
 8003a30:	2208      	moveq	r2, #8
 8003a32:	4957      	ldr	r1, [pc, #348]	; (8003b90 <_printf_i+0x23c>)
 8003a34:	2000      	movs	r0, #0
 8003a36:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8003a3a:	6865      	ldr	r5, [r4, #4]
 8003a3c:	2d00      	cmp	r5, #0
 8003a3e:	60a5      	str	r5, [r4, #8]
 8003a40:	f2c0 809c 	blt.w	8003b7c <_printf_i+0x228>
 8003a44:	6820      	ldr	r0, [r4, #0]
 8003a46:	f020 0004 	bic.w	r0, r0, #4
 8003a4a:	6020      	str	r0, [r4, #0]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d13f      	bne.n	8003ad0 <_printf_i+0x17c>
 8003a50:	2d00      	cmp	r5, #0
 8003a52:	f040 8095 	bne.w	8003b80 <_printf_i+0x22c>
 8003a56:	4675      	mov	r5, lr
 8003a58:	2a08      	cmp	r2, #8
 8003a5a:	d10b      	bne.n	8003a74 <_printf_i+0x120>
 8003a5c:	6823      	ldr	r3, [r4, #0]
 8003a5e:	07da      	lsls	r2, r3, #31
 8003a60:	d508      	bpl.n	8003a74 <_printf_i+0x120>
 8003a62:	6923      	ldr	r3, [r4, #16]
 8003a64:	6862      	ldr	r2, [r4, #4]
 8003a66:	429a      	cmp	r2, r3
 8003a68:	bfde      	ittt	le
 8003a6a:	2330      	movle	r3, #48	; 0x30
 8003a6c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003a70:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003a74:	ebae 0305 	sub.w	r3, lr, r5
 8003a78:	6123      	str	r3, [r4, #16]
 8003a7a:	f8cd 8000 	str.w	r8, [sp]
 8003a7e:	463b      	mov	r3, r7
 8003a80:	aa03      	add	r2, sp, #12
 8003a82:	4621      	mov	r1, r4
 8003a84:	4630      	mov	r0, r6
 8003a86:	f7ff feed 	bl	8003864 <_printf_common>
 8003a8a:	3001      	adds	r0, #1
 8003a8c:	d155      	bne.n	8003b3a <_printf_i+0x1e6>
 8003a8e:	f04f 30ff 	mov.w	r0, #4294967295
 8003a92:	b005      	add	sp, #20
 8003a94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003a98:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8003a9c:	493c      	ldr	r1, [pc, #240]	; (8003b90 <_printf_i+0x23c>)
 8003a9e:	6822      	ldr	r2, [r4, #0]
 8003aa0:	6818      	ldr	r0, [r3, #0]
 8003aa2:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003aa6:	f100 0504 	add.w	r5, r0, #4
 8003aaa:	601d      	str	r5, [r3, #0]
 8003aac:	d001      	beq.n	8003ab2 <_printf_i+0x15e>
 8003aae:	6803      	ldr	r3, [r0, #0]
 8003ab0:	e002      	b.n	8003ab8 <_printf_i+0x164>
 8003ab2:	0655      	lsls	r5, r2, #25
 8003ab4:	d5fb      	bpl.n	8003aae <_printf_i+0x15a>
 8003ab6:	8803      	ldrh	r3, [r0, #0]
 8003ab8:	07d0      	lsls	r0, r2, #31
 8003aba:	bf44      	itt	mi
 8003abc:	f042 0220 	orrmi.w	r2, r2, #32
 8003ac0:	6022      	strmi	r2, [r4, #0]
 8003ac2:	b91b      	cbnz	r3, 8003acc <_printf_i+0x178>
 8003ac4:	6822      	ldr	r2, [r4, #0]
 8003ac6:	f022 0220 	bic.w	r2, r2, #32
 8003aca:	6022      	str	r2, [r4, #0]
 8003acc:	2210      	movs	r2, #16
 8003ace:	e7b1      	b.n	8003a34 <_printf_i+0xe0>
 8003ad0:	4675      	mov	r5, lr
 8003ad2:	fbb3 f0f2 	udiv	r0, r3, r2
 8003ad6:	fb02 3310 	mls	r3, r2, r0, r3
 8003ada:	5ccb      	ldrb	r3, [r1, r3]
 8003adc:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2800      	cmp	r0, #0
 8003ae4:	d1f5      	bne.n	8003ad2 <_printf_i+0x17e>
 8003ae6:	e7b7      	b.n	8003a58 <_printf_i+0x104>
 8003ae8:	6808      	ldr	r0, [r1, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003af0:	6949      	ldr	r1, [r1, #20]
 8003af2:	d004      	beq.n	8003afe <_printf_i+0x1aa>
 8003af4:	1d10      	adds	r0, r2, #4
 8003af6:	6018      	str	r0, [r3, #0]
 8003af8:	6813      	ldr	r3, [r2, #0]
 8003afa:	6019      	str	r1, [r3, #0]
 8003afc:	e007      	b.n	8003b0e <_printf_i+0x1ba>
 8003afe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003b02:	f102 0004 	add.w	r0, r2, #4
 8003b06:	6018      	str	r0, [r3, #0]
 8003b08:	6813      	ldr	r3, [r2, #0]
 8003b0a:	d0f6      	beq.n	8003afa <_printf_i+0x1a6>
 8003b0c:	8019      	strh	r1, [r3, #0]
 8003b0e:	2300      	movs	r3, #0
 8003b10:	4675      	mov	r5, lr
 8003b12:	6123      	str	r3, [r4, #16]
 8003b14:	e7b1      	b.n	8003a7a <_printf_i+0x126>
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	1d11      	adds	r1, r2, #4
 8003b1a:	6019      	str	r1, [r3, #0]
 8003b1c:	6815      	ldr	r5, [r2, #0]
 8003b1e:	2100      	movs	r1, #0
 8003b20:	6862      	ldr	r2, [r4, #4]
 8003b22:	4628      	mov	r0, r5
 8003b24:	f000 f836 	bl	8003b94 <memchr>
 8003b28:	b108      	cbz	r0, 8003b2e <_printf_i+0x1da>
 8003b2a:	1b40      	subs	r0, r0, r5
 8003b2c:	6060      	str	r0, [r4, #4]
 8003b2e:	6863      	ldr	r3, [r4, #4]
 8003b30:	6123      	str	r3, [r4, #16]
 8003b32:	2300      	movs	r3, #0
 8003b34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b38:	e79f      	b.n	8003a7a <_printf_i+0x126>
 8003b3a:	6923      	ldr	r3, [r4, #16]
 8003b3c:	462a      	mov	r2, r5
 8003b3e:	4639      	mov	r1, r7
 8003b40:	4630      	mov	r0, r6
 8003b42:	47c0      	blx	r8
 8003b44:	3001      	adds	r0, #1
 8003b46:	d0a2      	beq.n	8003a8e <_printf_i+0x13a>
 8003b48:	6823      	ldr	r3, [r4, #0]
 8003b4a:	079b      	lsls	r3, r3, #30
 8003b4c:	d507      	bpl.n	8003b5e <_printf_i+0x20a>
 8003b4e:	2500      	movs	r5, #0
 8003b50:	f104 0919 	add.w	r9, r4, #25
 8003b54:	68e3      	ldr	r3, [r4, #12]
 8003b56:	9a03      	ldr	r2, [sp, #12]
 8003b58:	1a9b      	subs	r3, r3, r2
 8003b5a:	429d      	cmp	r5, r3
 8003b5c:	db05      	blt.n	8003b6a <_printf_i+0x216>
 8003b5e:	68e0      	ldr	r0, [r4, #12]
 8003b60:	9b03      	ldr	r3, [sp, #12]
 8003b62:	4298      	cmp	r0, r3
 8003b64:	bfb8      	it	lt
 8003b66:	4618      	movlt	r0, r3
 8003b68:	e793      	b.n	8003a92 <_printf_i+0x13e>
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	464a      	mov	r2, r9
 8003b6e:	4639      	mov	r1, r7
 8003b70:	4630      	mov	r0, r6
 8003b72:	47c0      	blx	r8
 8003b74:	3001      	adds	r0, #1
 8003b76:	d08a      	beq.n	8003a8e <_printf_i+0x13a>
 8003b78:	3501      	adds	r5, #1
 8003b7a:	e7eb      	b.n	8003b54 <_printf_i+0x200>
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d1a7      	bne.n	8003ad0 <_printf_i+0x17c>
 8003b80:	780b      	ldrb	r3, [r1, #0]
 8003b82:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b86:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b8a:	e765      	b.n	8003a58 <_printf_i+0x104>
 8003b8c:	0800574a 	.word	0x0800574a
 8003b90:	08005739 	.word	0x08005739

08003b94 <memchr>:
 8003b94:	b510      	push	{r4, lr}
 8003b96:	b2c9      	uxtb	r1, r1
 8003b98:	4402      	add	r2, r0
 8003b9a:	4290      	cmp	r0, r2
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	d101      	bne.n	8003ba4 <memchr+0x10>
 8003ba0:	2000      	movs	r0, #0
 8003ba2:	bd10      	pop	{r4, pc}
 8003ba4:	781c      	ldrb	r4, [r3, #0]
 8003ba6:	3001      	adds	r0, #1
 8003ba8:	428c      	cmp	r4, r1
 8003baa:	d1f6      	bne.n	8003b9a <memchr+0x6>
 8003bac:	4618      	mov	r0, r3
 8003bae:	bd10      	pop	{r4, pc}

08003bb0 <memcpy>:
 8003bb0:	b510      	push	{r4, lr}
 8003bb2:	1e43      	subs	r3, r0, #1
 8003bb4:	440a      	add	r2, r1
 8003bb6:	4291      	cmp	r1, r2
 8003bb8:	d100      	bne.n	8003bbc <memcpy+0xc>
 8003bba:	bd10      	pop	{r4, pc}
 8003bbc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003bc0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003bc4:	e7f7      	b.n	8003bb6 <memcpy+0x6>

08003bc6 <memmove>:
 8003bc6:	4288      	cmp	r0, r1
 8003bc8:	b510      	push	{r4, lr}
 8003bca:	eb01 0302 	add.w	r3, r1, r2
 8003bce:	d803      	bhi.n	8003bd8 <memmove+0x12>
 8003bd0:	1e42      	subs	r2, r0, #1
 8003bd2:	4299      	cmp	r1, r3
 8003bd4:	d10c      	bne.n	8003bf0 <memmove+0x2a>
 8003bd6:	bd10      	pop	{r4, pc}
 8003bd8:	4298      	cmp	r0, r3
 8003bda:	d2f9      	bcs.n	8003bd0 <memmove+0xa>
 8003bdc:	1881      	adds	r1, r0, r2
 8003bde:	1ad2      	subs	r2, r2, r3
 8003be0:	42d3      	cmn	r3, r2
 8003be2:	d100      	bne.n	8003be6 <memmove+0x20>
 8003be4:	bd10      	pop	{r4, pc}
 8003be6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003bea:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003bee:	e7f7      	b.n	8003be0 <memmove+0x1a>
 8003bf0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003bf4:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003bf8:	e7eb      	b.n	8003bd2 <memmove+0xc>
	...

08003bfc <_free_r>:
 8003bfc:	b538      	push	{r3, r4, r5, lr}
 8003bfe:	4605      	mov	r5, r0
 8003c00:	2900      	cmp	r1, #0
 8003c02:	d043      	beq.n	8003c8c <_free_r+0x90>
 8003c04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c08:	1f0c      	subs	r4, r1, #4
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	bfb8      	it	lt
 8003c0e:	18e4      	addlt	r4, r4, r3
 8003c10:	f000 f8d4 	bl	8003dbc <__malloc_lock>
 8003c14:	4a1e      	ldr	r2, [pc, #120]	; (8003c90 <_free_r+0x94>)
 8003c16:	6813      	ldr	r3, [r2, #0]
 8003c18:	4610      	mov	r0, r2
 8003c1a:	b933      	cbnz	r3, 8003c2a <_free_r+0x2e>
 8003c1c:	6063      	str	r3, [r4, #4]
 8003c1e:	6014      	str	r4, [r2, #0]
 8003c20:	4628      	mov	r0, r5
 8003c22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c26:	f000 b8ca 	b.w	8003dbe <__malloc_unlock>
 8003c2a:	42a3      	cmp	r3, r4
 8003c2c:	d90b      	bls.n	8003c46 <_free_r+0x4a>
 8003c2e:	6821      	ldr	r1, [r4, #0]
 8003c30:	1862      	adds	r2, r4, r1
 8003c32:	4293      	cmp	r3, r2
 8003c34:	bf01      	itttt	eq
 8003c36:	681a      	ldreq	r2, [r3, #0]
 8003c38:	685b      	ldreq	r3, [r3, #4]
 8003c3a:	1852      	addeq	r2, r2, r1
 8003c3c:	6022      	streq	r2, [r4, #0]
 8003c3e:	6063      	str	r3, [r4, #4]
 8003c40:	6004      	str	r4, [r0, #0]
 8003c42:	e7ed      	b.n	8003c20 <_free_r+0x24>
 8003c44:	4613      	mov	r3, r2
 8003c46:	685a      	ldr	r2, [r3, #4]
 8003c48:	b10a      	cbz	r2, 8003c4e <_free_r+0x52>
 8003c4a:	42a2      	cmp	r2, r4
 8003c4c:	d9fa      	bls.n	8003c44 <_free_r+0x48>
 8003c4e:	6819      	ldr	r1, [r3, #0]
 8003c50:	1858      	adds	r0, r3, r1
 8003c52:	42a0      	cmp	r0, r4
 8003c54:	d10b      	bne.n	8003c6e <_free_r+0x72>
 8003c56:	6820      	ldr	r0, [r4, #0]
 8003c58:	4401      	add	r1, r0
 8003c5a:	1858      	adds	r0, r3, r1
 8003c5c:	4282      	cmp	r2, r0
 8003c5e:	6019      	str	r1, [r3, #0]
 8003c60:	d1de      	bne.n	8003c20 <_free_r+0x24>
 8003c62:	6810      	ldr	r0, [r2, #0]
 8003c64:	6852      	ldr	r2, [r2, #4]
 8003c66:	4401      	add	r1, r0
 8003c68:	6019      	str	r1, [r3, #0]
 8003c6a:	605a      	str	r2, [r3, #4]
 8003c6c:	e7d8      	b.n	8003c20 <_free_r+0x24>
 8003c6e:	d902      	bls.n	8003c76 <_free_r+0x7a>
 8003c70:	230c      	movs	r3, #12
 8003c72:	602b      	str	r3, [r5, #0]
 8003c74:	e7d4      	b.n	8003c20 <_free_r+0x24>
 8003c76:	6820      	ldr	r0, [r4, #0]
 8003c78:	1821      	adds	r1, r4, r0
 8003c7a:	428a      	cmp	r2, r1
 8003c7c:	bf01      	itttt	eq
 8003c7e:	6811      	ldreq	r1, [r2, #0]
 8003c80:	6852      	ldreq	r2, [r2, #4]
 8003c82:	1809      	addeq	r1, r1, r0
 8003c84:	6021      	streq	r1, [r4, #0]
 8003c86:	6062      	str	r2, [r4, #4]
 8003c88:	605c      	str	r4, [r3, #4]
 8003c8a:	e7c9      	b.n	8003c20 <_free_r+0x24>
 8003c8c:	bd38      	pop	{r3, r4, r5, pc}
 8003c8e:	bf00      	nop
 8003c90:	20000124 	.word	0x20000124

08003c94 <_malloc_r>:
 8003c94:	b570      	push	{r4, r5, r6, lr}
 8003c96:	1ccd      	adds	r5, r1, #3
 8003c98:	f025 0503 	bic.w	r5, r5, #3
 8003c9c:	3508      	adds	r5, #8
 8003c9e:	2d0c      	cmp	r5, #12
 8003ca0:	bf38      	it	cc
 8003ca2:	250c      	movcc	r5, #12
 8003ca4:	2d00      	cmp	r5, #0
 8003ca6:	4606      	mov	r6, r0
 8003ca8:	db01      	blt.n	8003cae <_malloc_r+0x1a>
 8003caa:	42a9      	cmp	r1, r5
 8003cac:	d903      	bls.n	8003cb6 <_malloc_r+0x22>
 8003cae:	230c      	movs	r3, #12
 8003cb0:	6033      	str	r3, [r6, #0]
 8003cb2:	2000      	movs	r0, #0
 8003cb4:	bd70      	pop	{r4, r5, r6, pc}
 8003cb6:	f000 f881 	bl	8003dbc <__malloc_lock>
 8003cba:	4a23      	ldr	r2, [pc, #140]	; (8003d48 <_malloc_r+0xb4>)
 8003cbc:	6814      	ldr	r4, [r2, #0]
 8003cbe:	4621      	mov	r1, r4
 8003cc0:	b991      	cbnz	r1, 8003ce8 <_malloc_r+0x54>
 8003cc2:	4c22      	ldr	r4, [pc, #136]	; (8003d4c <_malloc_r+0xb8>)
 8003cc4:	6823      	ldr	r3, [r4, #0]
 8003cc6:	b91b      	cbnz	r3, 8003cd0 <_malloc_r+0x3c>
 8003cc8:	4630      	mov	r0, r6
 8003cca:	f000 f867 	bl	8003d9c <_sbrk_r>
 8003cce:	6020      	str	r0, [r4, #0]
 8003cd0:	4629      	mov	r1, r5
 8003cd2:	4630      	mov	r0, r6
 8003cd4:	f000 f862 	bl	8003d9c <_sbrk_r>
 8003cd8:	1c43      	adds	r3, r0, #1
 8003cda:	d126      	bne.n	8003d2a <_malloc_r+0x96>
 8003cdc:	230c      	movs	r3, #12
 8003cde:	4630      	mov	r0, r6
 8003ce0:	6033      	str	r3, [r6, #0]
 8003ce2:	f000 f86c 	bl	8003dbe <__malloc_unlock>
 8003ce6:	e7e4      	b.n	8003cb2 <_malloc_r+0x1e>
 8003ce8:	680b      	ldr	r3, [r1, #0]
 8003cea:	1b5b      	subs	r3, r3, r5
 8003cec:	d41a      	bmi.n	8003d24 <_malloc_r+0x90>
 8003cee:	2b0b      	cmp	r3, #11
 8003cf0:	d90f      	bls.n	8003d12 <_malloc_r+0x7e>
 8003cf2:	600b      	str	r3, [r1, #0]
 8003cf4:	18cc      	adds	r4, r1, r3
 8003cf6:	50cd      	str	r5, [r1, r3]
 8003cf8:	4630      	mov	r0, r6
 8003cfa:	f000 f860 	bl	8003dbe <__malloc_unlock>
 8003cfe:	f104 000b 	add.w	r0, r4, #11
 8003d02:	1d23      	adds	r3, r4, #4
 8003d04:	f020 0007 	bic.w	r0, r0, #7
 8003d08:	1ac3      	subs	r3, r0, r3
 8003d0a:	d01b      	beq.n	8003d44 <_malloc_r+0xb0>
 8003d0c:	425a      	negs	r2, r3
 8003d0e:	50e2      	str	r2, [r4, r3]
 8003d10:	bd70      	pop	{r4, r5, r6, pc}
 8003d12:	428c      	cmp	r4, r1
 8003d14:	bf0b      	itete	eq
 8003d16:	6863      	ldreq	r3, [r4, #4]
 8003d18:	684b      	ldrne	r3, [r1, #4]
 8003d1a:	6013      	streq	r3, [r2, #0]
 8003d1c:	6063      	strne	r3, [r4, #4]
 8003d1e:	bf18      	it	ne
 8003d20:	460c      	movne	r4, r1
 8003d22:	e7e9      	b.n	8003cf8 <_malloc_r+0x64>
 8003d24:	460c      	mov	r4, r1
 8003d26:	6849      	ldr	r1, [r1, #4]
 8003d28:	e7ca      	b.n	8003cc0 <_malloc_r+0x2c>
 8003d2a:	1cc4      	adds	r4, r0, #3
 8003d2c:	f024 0403 	bic.w	r4, r4, #3
 8003d30:	42a0      	cmp	r0, r4
 8003d32:	d005      	beq.n	8003d40 <_malloc_r+0xac>
 8003d34:	1a21      	subs	r1, r4, r0
 8003d36:	4630      	mov	r0, r6
 8003d38:	f000 f830 	bl	8003d9c <_sbrk_r>
 8003d3c:	3001      	adds	r0, #1
 8003d3e:	d0cd      	beq.n	8003cdc <_malloc_r+0x48>
 8003d40:	6025      	str	r5, [r4, #0]
 8003d42:	e7d9      	b.n	8003cf8 <_malloc_r+0x64>
 8003d44:	bd70      	pop	{r4, r5, r6, pc}
 8003d46:	bf00      	nop
 8003d48:	20000124 	.word	0x20000124
 8003d4c:	20000128 	.word	0x20000128

08003d50 <_realloc_r>:
 8003d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d52:	4607      	mov	r7, r0
 8003d54:	4614      	mov	r4, r2
 8003d56:	460e      	mov	r6, r1
 8003d58:	b921      	cbnz	r1, 8003d64 <_realloc_r+0x14>
 8003d5a:	4611      	mov	r1, r2
 8003d5c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003d60:	f7ff bf98 	b.w	8003c94 <_malloc_r>
 8003d64:	b922      	cbnz	r2, 8003d70 <_realloc_r+0x20>
 8003d66:	f7ff ff49 	bl	8003bfc <_free_r>
 8003d6a:	4625      	mov	r5, r4
 8003d6c:	4628      	mov	r0, r5
 8003d6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d70:	f000 f826 	bl	8003dc0 <_malloc_usable_size_r>
 8003d74:	4284      	cmp	r4, r0
 8003d76:	d90f      	bls.n	8003d98 <_realloc_r+0x48>
 8003d78:	4621      	mov	r1, r4
 8003d7a:	4638      	mov	r0, r7
 8003d7c:	f7ff ff8a 	bl	8003c94 <_malloc_r>
 8003d80:	4605      	mov	r5, r0
 8003d82:	2800      	cmp	r0, #0
 8003d84:	d0f2      	beq.n	8003d6c <_realloc_r+0x1c>
 8003d86:	4631      	mov	r1, r6
 8003d88:	4622      	mov	r2, r4
 8003d8a:	f7ff ff11 	bl	8003bb0 <memcpy>
 8003d8e:	4631      	mov	r1, r6
 8003d90:	4638      	mov	r0, r7
 8003d92:	f7ff ff33 	bl	8003bfc <_free_r>
 8003d96:	e7e9      	b.n	8003d6c <_realloc_r+0x1c>
 8003d98:	4635      	mov	r5, r6
 8003d9a:	e7e7      	b.n	8003d6c <_realloc_r+0x1c>

08003d9c <_sbrk_r>:
 8003d9c:	b538      	push	{r3, r4, r5, lr}
 8003d9e:	2300      	movs	r3, #0
 8003da0:	4c05      	ldr	r4, [pc, #20]	; (8003db8 <_sbrk_r+0x1c>)
 8003da2:	4605      	mov	r5, r0
 8003da4:	4608      	mov	r0, r1
 8003da6:	6023      	str	r3, [r4, #0]
 8003da8:	f001 fc7a 	bl	80056a0 <_sbrk>
 8003dac:	1c43      	adds	r3, r0, #1
 8003dae:	d102      	bne.n	8003db6 <_sbrk_r+0x1a>
 8003db0:	6823      	ldr	r3, [r4, #0]
 8003db2:	b103      	cbz	r3, 8003db6 <_sbrk_r+0x1a>
 8003db4:	602b      	str	r3, [r5, #0]
 8003db6:	bd38      	pop	{r3, r4, r5, pc}
 8003db8:	20000148 	.word	0x20000148

08003dbc <__malloc_lock>:
 8003dbc:	4770      	bx	lr

08003dbe <__malloc_unlock>:
 8003dbe:	4770      	bx	lr

08003dc0 <_malloc_usable_size_r>:
 8003dc0:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8003dc4:	2800      	cmp	r0, #0
 8003dc6:	f1a0 0004 	sub.w	r0, r0, #4
 8003dca:	bfbc      	itt	lt
 8003dcc:	580b      	ldrlt	r3, [r1, r0]
 8003dce:	18c0      	addlt	r0, r0, r3
 8003dd0:	4770      	bx	lr

08003dd2 <cleanup_glue>:
 8003dd2:	b538      	push	{r3, r4, r5, lr}
 8003dd4:	460c      	mov	r4, r1
 8003dd6:	6809      	ldr	r1, [r1, #0]
 8003dd8:	4605      	mov	r5, r0
 8003dda:	b109      	cbz	r1, 8003de0 <cleanup_glue+0xe>
 8003ddc:	f7ff fff9 	bl	8003dd2 <cleanup_glue>
 8003de0:	4621      	mov	r1, r4
 8003de2:	4628      	mov	r0, r5
 8003de4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003de8:	f7ff bf08 	b.w	8003bfc <_free_r>

08003dec <_reclaim_reent>:
 8003dec:	4b2c      	ldr	r3, [pc, #176]	; (8003ea0 <_reclaim_reent+0xb4>)
 8003dee:	b570      	push	{r4, r5, r6, lr}
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4604      	mov	r4, r0
 8003df4:	4283      	cmp	r3, r0
 8003df6:	d051      	beq.n	8003e9c <_reclaim_reent+0xb0>
 8003df8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003dfa:	b1ab      	cbz	r3, 8003e28 <_reclaim_reent+0x3c>
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	b16b      	cbz	r3, 8003e1c <_reclaim_reent+0x30>
 8003e00:	2500      	movs	r5, #0
 8003e02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	5959      	ldr	r1, [r3, r5]
 8003e08:	2900      	cmp	r1, #0
 8003e0a:	d141      	bne.n	8003e90 <_reclaim_reent+0xa4>
 8003e0c:	3504      	adds	r5, #4
 8003e0e:	2d80      	cmp	r5, #128	; 0x80
 8003e10:	d1f7      	bne.n	8003e02 <_reclaim_reent+0x16>
 8003e12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e14:	4620      	mov	r0, r4
 8003e16:	68d9      	ldr	r1, [r3, #12]
 8003e18:	f7ff fef0 	bl	8003bfc <_free_r>
 8003e1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e1e:	6819      	ldr	r1, [r3, #0]
 8003e20:	b111      	cbz	r1, 8003e28 <_reclaim_reent+0x3c>
 8003e22:	4620      	mov	r0, r4
 8003e24:	f7ff feea 	bl	8003bfc <_free_r>
 8003e28:	6961      	ldr	r1, [r4, #20]
 8003e2a:	b111      	cbz	r1, 8003e32 <_reclaim_reent+0x46>
 8003e2c:	4620      	mov	r0, r4
 8003e2e:	f7ff fee5 	bl	8003bfc <_free_r>
 8003e32:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003e34:	b111      	cbz	r1, 8003e3c <_reclaim_reent+0x50>
 8003e36:	4620      	mov	r0, r4
 8003e38:	f7ff fee0 	bl	8003bfc <_free_r>
 8003e3c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003e3e:	b111      	cbz	r1, 8003e46 <_reclaim_reent+0x5a>
 8003e40:	4620      	mov	r0, r4
 8003e42:	f7ff fedb 	bl	8003bfc <_free_r>
 8003e46:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8003e48:	b111      	cbz	r1, 8003e50 <_reclaim_reent+0x64>
 8003e4a:	4620      	mov	r0, r4
 8003e4c:	f7ff fed6 	bl	8003bfc <_free_r>
 8003e50:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003e52:	b111      	cbz	r1, 8003e5a <_reclaim_reent+0x6e>
 8003e54:	4620      	mov	r0, r4
 8003e56:	f7ff fed1 	bl	8003bfc <_free_r>
 8003e5a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8003e5c:	b111      	cbz	r1, 8003e64 <_reclaim_reent+0x78>
 8003e5e:	4620      	mov	r0, r4
 8003e60:	f7ff fecc 	bl	8003bfc <_free_r>
 8003e64:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8003e66:	b111      	cbz	r1, 8003e6e <_reclaim_reent+0x82>
 8003e68:	4620      	mov	r0, r4
 8003e6a:	f7ff fec7 	bl	8003bfc <_free_r>
 8003e6e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e70:	b111      	cbz	r1, 8003e78 <_reclaim_reent+0x8c>
 8003e72:	4620      	mov	r0, r4
 8003e74:	f7ff fec2 	bl	8003bfc <_free_r>
 8003e78:	69a3      	ldr	r3, [r4, #24]
 8003e7a:	b17b      	cbz	r3, 8003e9c <_reclaim_reent+0xb0>
 8003e7c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003e7e:	4620      	mov	r0, r4
 8003e80:	4798      	blx	r3
 8003e82:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8003e84:	b151      	cbz	r1, 8003e9c <_reclaim_reent+0xb0>
 8003e86:	4620      	mov	r0, r4
 8003e88:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003e8c:	f7ff bfa1 	b.w	8003dd2 <cleanup_glue>
 8003e90:	680e      	ldr	r6, [r1, #0]
 8003e92:	4620      	mov	r0, r4
 8003e94:	f7ff feb2 	bl	8003bfc <_free_r>
 8003e98:	4631      	mov	r1, r6
 8003e9a:	e7b5      	b.n	8003e08 <_reclaim_reent+0x1c>
 8003e9c:	bd70      	pop	{r4, r5, r6, pc}
 8003e9e:	bf00      	nop
 8003ea0:	2000000c 	.word	0x2000000c
 8003ea4:	00000000 	.word	0x00000000

08003ea8 <atan>:
 8003ea8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003eac:	4bba      	ldr	r3, [pc, #744]	; (8004198 <atan+0x2f0>)
 8003eae:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8003eb2:	429e      	cmp	r6, r3
 8003eb4:	4604      	mov	r4, r0
 8003eb6:	460d      	mov	r5, r1
 8003eb8:	468b      	mov	fp, r1
 8003eba:	dd17      	ble.n	8003eec <atan+0x44>
 8003ebc:	4ab7      	ldr	r2, [pc, #732]	; (800419c <atan+0x2f4>)
 8003ebe:	4296      	cmp	r6, r2
 8003ec0:	dc01      	bgt.n	8003ec6 <atan+0x1e>
 8003ec2:	d109      	bne.n	8003ed8 <atan+0x30>
 8003ec4:	b140      	cbz	r0, 8003ed8 <atan+0x30>
 8003ec6:	4622      	mov	r2, r4
 8003ec8:	462b      	mov	r3, r5
 8003eca:	4620      	mov	r0, r4
 8003ecc:	4629      	mov	r1, r5
 8003ece:	f7fe fa9d 	bl	800240c <__adddf3>
 8003ed2:	4604      	mov	r4, r0
 8003ed4:	460d      	mov	r5, r1
 8003ed6:	e005      	b.n	8003ee4 <atan+0x3c>
 8003ed8:	f1bb 0f00 	cmp.w	fp, #0
 8003edc:	4cb0      	ldr	r4, [pc, #704]	; (80041a0 <atan+0x2f8>)
 8003ede:	f300 8129 	bgt.w	8004134 <atan+0x28c>
 8003ee2:	4db0      	ldr	r5, [pc, #704]	; (80041a4 <atan+0x2fc>)
 8003ee4:	4620      	mov	r0, r4
 8003ee6:	4629      	mov	r1, r5
 8003ee8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eec:	4bae      	ldr	r3, [pc, #696]	; (80041a8 <atan+0x300>)
 8003eee:	429e      	cmp	r6, r3
 8003ef0:	dc11      	bgt.n	8003f16 <atan+0x6e>
 8003ef2:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8003ef6:	429e      	cmp	r6, r3
 8003ef8:	dc0a      	bgt.n	8003f10 <atan+0x68>
 8003efa:	a38f      	add	r3, pc, #572	; (adr r3, 8004138 <atan+0x290>)
 8003efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f00:	f7fe fa84 	bl	800240c <__adddf3>
 8003f04:	2200      	movs	r2, #0
 8003f06:	4ba9      	ldr	r3, [pc, #676]	; (80041ac <atan+0x304>)
 8003f08:	f7fe fec2 	bl	8002c90 <__aeabi_dcmpgt>
 8003f0c:	2800      	cmp	r0, #0
 8003f0e:	d1e9      	bne.n	8003ee4 <atan+0x3c>
 8003f10:	f04f 3aff 	mov.w	sl, #4294967295
 8003f14:	e027      	b.n	8003f66 <atan+0xbe>
 8003f16:	f000 f98f 	bl	8004238 <fabs>
 8003f1a:	4ba5      	ldr	r3, [pc, #660]	; (80041b0 <atan+0x308>)
 8003f1c:	4604      	mov	r4, r0
 8003f1e:	429e      	cmp	r6, r3
 8003f20:	460d      	mov	r5, r1
 8003f22:	f300 80b8 	bgt.w	8004096 <atan+0x1ee>
 8003f26:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8003f2a:	429e      	cmp	r6, r3
 8003f2c:	f300 809c 	bgt.w	8004068 <atan+0x1c0>
 8003f30:	4602      	mov	r2, r0
 8003f32:	460b      	mov	r3, r1
 8003f34:	f7fe fa6a 	bl	800240c <__adddf3>
 8003f38:	2200      	movs	r2, #0
 8003f3a:	4b9c      	ldr	r3, [pc, #624]	; (80041ac <atan+0x304>)
 8003f3c:	f7fe fa64 	bl	8002408 <__aeabi_dsub>
 8003f40:	2200      	movs	r2, #0
 8003f42:	4606      	mov	r6, r0
 8003f44:	460f      	mov	r7, r1
 8003f46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003f4a:	4620      	mov	r0, r4
 8003f4c:	4629      	mov	r1, r5
 8003f4e:	f7fe fa5d 	bl	800240c <__adddf3>
 8003f52:	4602      	mov	r2, r0
 8003f54:	460b      	mov	r3, r1
 8003f56:	4630      	mov	r0, r6
 8003f58:	4639      	mov	r1, r7
 8003f5a:	f7fe fd33 	bl	80029c4 <__aeabi_ddiv>
 8003f5e:	f04f 0a00 	mov.w	sl, #0
 8003f62:	4604      	mov	r4, r0
 8003f64:	460d      	mov	r5, r1
 8003f66:	4622      	mov	r2, r4
 8003f68:	462b      	mov	r3, r5
 8003f6a:	4620      	mov	r0, r4
 8003f6c:	4629      	mov	r1, r5
 8003f6e:	f7fe fbff 	bl	8002770 <__aeabi_dmul>
 8003f72:	4602      	mov	r2, r0
 8003f74:	460b      	mov	r3, r1
 8003f76:	4680      	mov	r8, r0
 8003f78:	4689      	mov	r9, r1
 8003f7a:	f7fe fbf9 	bl	8002770 <__aeabi_dmul>
 8003f7e:	a370      	add	r3, pc, #448	; (adr r3, 8004140 <atan+0x298>)
 8003f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f84:	4606      	mov	r6, r0
 8003f86:	460f      	mov	r7, r1
 8003f88:	f7fe fbf2 	bl	8002770 <__aeabi_dmul>
 8003f8c:	a36e      	add	r3, pc, #440	; (adr r3, 8004148 <atan+0x2a0>)
 8003f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f92:	f7fe fa3b 	bl	800240c <__adddf3>
 8003f96:	4632      	mov	r2, r6
 8003f98:	463b      	mov	r3, r7
 8003f9a:	f7fe fbe9 	bl	8002770 <__aeabi_dmul>
 8003f9e:	a36c      	add	r3, pc, #432	; (adr r3, 8004150 <atan+0x2a8>)
 8003fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa4:	f7fe fa32 	bl	800240c <__adddf3>
 8003fa8:	4632      	mov	r2, r6
 8003faa:	463b      	mov	r3, r7
 8003fac:	f7fe fbe0 	bl	8002770 <__aeabi_dmul>
 8003fb0:	a369      	add	r3, pc, #420	; (adr r3, 8004158 <atan+0x2b0>)
 8003fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb6:	f7fe fa29 	bl	800240c <__adddf3>
 8003fba:	4632      	mov	r2, r6
 8003fbc:	463b      	mov	r3, r7
 8003fbe:	f7fe fbd7 	bl	8002770 <__aeabi_dmul>
 8003fc2:	a367      	add	r3, pc, #412	; (adr r3, 8004160 <atan+0x2b8>)
 8003fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fc8:	f7fe fa20 	bl	800240c <__adddf3>
 8003fcc:	4632      	mov	r2, r6
 8003fce:	463b      	mov	r3, r7
 8003fd0:	f7fe fbce 	bl	8002770 <__aeabi_dmul>
 8003fd4:	a364      	add	r3, pc, #400	; (adr r3, 8004168 <atan+0x2c0>)
 8003fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fda:	f7fe fa17 	bl	800240c <__adddf3>
 8003fde:	4642      	mov	r2, r8
 8003fe0:	464b      	mov	r3, r9
 8003fe2:	f7fe fbc5 	bl	8002770 <__aeabi_dmul>
 8003fe6:	a362      	add	r3, pc, #392	; (adr r3, 8004170 <atan+0x2c8>)
 8003fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fec:	4680      	mov	r8, r0
 8003fee:	4689      	mov	r9, r1
 8003ff0:	4630      	mov	r0, r6
 8003ff2:	4639      	mov	r1, r7
 8003ff4:	f7fe fbbc 	bl	8002770 <__aeabi_dmul>
 8003ff8:	a35f      	add	r3, pc, #380	; (adr r3, 8004178 <atan+0x2d0>)
 8003ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ffe:	f7fe fa03 	bl	8002408 <__aeabi_dsub>
 8004002:	4632      	mov	r2, r6
 8004004:	463b      	mov	r3, r7
 8004006:	f7fe fbb3 	bl	8002770 <__aeabi_dmul>
 800400a:	a35d      	add	r3, pc, #372	; (adr r3, 8004180 <atan+0x2d8>)
 800400c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004010:	f7fe f9fa 	bl	8002408 <__aeabi_dsub>
 8004014:	4632      	mov	r2, r6
 8004016:	463b      	mov	r3, r7
 8004018:	f7fe fbaa 	bl	8002770 <__aeabi_dmul>
 800401c:	a35a      	add	r3, pc, #360	; (adr r3, 8004188 <atan+0x2e0>)
 800401e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004022:	f7fe f9f1 	bl	8002408 <__aeabi_dsub>
 8004026:	4632      	mov	r2, r6
 8004028:	463b      	mov	r3, r7
 800402a:	f7fe fba1 	bl	8002770 <__aeabi_dmul>
 800402e:	a358      	add	r3, pc, #352	; (adr r3, 8004190 <atan+0x2e8>)
 8004030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004034:	f7fe f9e8 	bl	8002408 <__aeabi_dsub>
 8004038:	4632      	mov	r2, r6
 800403a:	463b      	mov	r3, r7
 800403c:	f7fe fb98 	bl	8002770 <__aeabi_dmul>
 8004040:	f1ba 3fff 	cmp.w	sl, #4294967295
 8004044:	4602      	mov	r2, r0
 8004046:	460b      	mov	r3, r1
 8004048:	d14e      	bne.n	80040e8 <atan+0x240>
 800404a:	4640      	mov	r0, r8
 800404c:	4649      	mov	r1, r9
 800404e:	f7fe f9dd 	bl	800240c <__adddf3>
 8004052:	4622      	mov	r2, r4
 8004054:	462b      	mov	r3, r5
 8004056:	f7fe fb8b 	bl	8002770 <__aeabi_dmul>
 800405a:	4602      	mov	r2, r0
 800405c:	460b      	mov	r3, r1
 800405e:	4620      	mov	r0, r4
 8004060:	4629      	mov	r1, r5
 8004062:	f7fe f9d1 	bl	8002408 <__aeabi_dsub>
 8004066:	e734      	b.n	8003ed2 <atan+0x2a>
 8004068:	2200      	movs	r2, #0
 800406a:	4b50      	ldr	r3, [pc, #320]	; (80041ac <atan+0x304>)
 800406c:	f7fe f9cc 	bl	8002408 <__aeabi_dsub>
 8004070:	2200      	movs	r2, #0
 8004072:	4606      	mov	r6, r0
 8004074:	460f      	mov	r7, r1
 8004076:	4b4d      	ldr	r3, [pc, #308]	; (80041ac <atan+0x304>)
 8004078:	4620      	mov	r0, r4
 800407a:	4629      	mov	r1, r5
 800407c:	f7fe f9c6 	bl	800240c <__adddf3>
 8004080:	4602      	mov	r2, r0
 8004082:	460b      	mov	r3, r1
 8004084:	4630      	mov	r0, r6
 8004086:	4639      	mov	r1, r7
 8004088:	f7fe fc9c 	bl	80029c4 <__aeabi_ddiv>
 800408c:	f04f 0a01 	mov.w	sl, #1
 8004090:	4604      	mov	r4, r0
 8004092:	460d      	mov	r5, r1
 8004094:	e767      	b.n	8003f66 <atan+0xbe>
 8004096:	4b47      	ldr	r3, [pc, #284]	; (80041b4 <atan+0x30c>)
 8004098:	429e      	cmp	r6, r3
 800409a:	dc1a      	bgt.n	80040d2 <atan+0x22a>
 800409c:	2200      	movs	r2, #0
 800409e:	4b46      	ldr	r3, [pc, #280]	; (80041b8 <atan+0x310>)
 80040a0:	f7fe f9b2 	bl	8002408 <__aeabi_dsub>
 80040a4:	2200      	movs	r2, #0
 80040a6:	4606      	mov	r6, r0
 80040a8:	460f      	mov	r7, r1
 80040aa:	4b43      	ldr	r3, [pc, #268]	; (80041b8 <atan+0x310>)
 80040ac:	4620      	mov	r0, r4
 80040ae:	4629      	mov	r1, r5
 80040b0:	f7fe fb5e 	bl	8002770 <__aeabi_dmul>
 80040b4:	2200      	movs	r2, #0
 80040b6:	4b3d      	ldr	r3, [pc, #244]	; (80041ac <atan+0x304>)
 80040b8:	f7fe f9a8 	bl	800240c <__adddf3>
 80040bc:	4602      	mov	r2, r0
 80040be:	460b      	mov	r3, r1
 80040c0:	4630      	mov	r0, r6
 80040c2:	4639      	mov	r1, r7
 80040c4:	f7fe fc7e 	bl	80029c4 <__aeabi_ddiv>
 80040c8:	f04f 0a02 	mov.w	sl, #2
 80040cc:	4604      	mov	r4, r0
 80040ce:	460d      	mov	r5, r1
 80040d0:	e749      	b.n	8003f66 <atan+0xbe>
 80040d2:	4602      	mov	r2, r0
 80040d4:	460b      	mov	r3, r1
 80040d6:	2000      	movs	r0, #0
 80040d8:	4938      	ldr	r1, [pc, #224]	; (80041bc <atan+0x314>)
 80040da:	f7fe fc73 	bl	80029c4 <__aeabi_ddiv>
 80040de:	f04f 0a03 	mov.w	sl, #3
 80040e2:	4604      	mov	r4, r0
 80040e4:	460d      	mov	r5, r1
 80040e6:	e73e      	b.n	8003f66 <atan+0xbe>
 80040e8:	4640      	mov	r0, r8
 80040ea:	4649      	mov	r1, r9
 80040ec:	f7fe f98e 	bl	800240c <__adddf3>
 80040f0:	4622      	mov	r2, r4
 80040f2:	462b      	mov	r3, r5
 80040f4:	f7fe fb3c 	bl	8002770 <__aeabi_dmul>
 80040f8:	4e31      	ldr	r6, [pc, #196]	; (80041c0 <atan+0x318>)
 80040fa:	4b32      	ldr	r3, [pc, #200]	; (80041c4 <atan+0x31c>)
 80040fc:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8004100:	4456      	add	r6, sl
 8004102:	449a      	add	sl, r3
 8004104:	e9da 2300 	ldrd	r2, r3, [sl]
 8004108:	f7fe f97e 	bl	8002408 <__aeabi_dsub>
 800410c:	4622      	mov	r2, r4
 800410e:	462b      	mov	r3, r5
 8004110:	f7fe f97a 	bl	8002408 <__aeabi_dsub>
 8004114:	4602      	mov	r2, r0
 8004116:	460b      	mov	r3, r1
 8004118:	e9d6 0100 	ldrd	r0, r1, [r6]
 800411c:	f7fe f974 	bl	8002408 <__aeabi_dsub>
 8004120:	f1bb 0f00 	cmp.w	fp, #0
 8004124:	4604      	mov	r4, r0
 8004126:	460d      	mov	r5, r1
 8004128:	f6bf aedc 	bge.w	8003ee4 <atan+0x3c>
 800412c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004130:	461d      	mov	r5, r3
 8004132:	e6d7      	b.n	8003ee4 <atan+0x3c>
 8004134:	4d24      	ldr	r5, [pc, #144]	; (80041c8 <atan+0x320>)
 8004136:	e6d5      	b.n	8003ee4 <atan+0x3c>
 8004138:	8800759c 	.word	0x8800759c
 800413c:	7e37e43c 	.word	0x7e37e43c
 8004140:	e322da11 	.word	0xe322da11
 8004144:	3f90ad3a 	.word	0x3f90ad3a
 8004148:	24760deb 	.word	0x24760deb
 800414c:	3fa97b4b 	.word	0x3fa97b4b
 8004150:	a0d03d51 	.word	0xa0d03d51
 8004154:	3fb10d66 	.word	0x3fb10d66
 8004158:	c54c206e 	.word	0xc54c206e
 800415c:	3fb745cd 	.word	0x3fb745cd
 8004160:	920083ff 	.word	0x920083ff
 8004164:	3fc24924 	.word	0x3fc24924
 8004168:	5555550d 	.word	0x5555550d
 800416c:	3fd55555 	.word	0x3fd55555
 8004170:	2c6a6c2f 	.word	0x2c6a6c2f
 8004174:	bfa2b444 	.word	0xbfa2b444
 8004178:	52defd9a 	.word	0x52defd9a
 800417c:	3fadde2d 	.word	0x3fadde2d
 8004180:	af749a6d 	.word	0xaf749a6d
 8004184:	3fb3b0f2 	.word	0x3fb3b0f2
 8004188:	fe231671 	.word	0xfe231671
 800418c:	3fbc71c6 	.word	0x3fbc71c6
 8004190:	9998ebc4 	.word	0x9998ebc4
 8004194:	3fc99999 	.word	0x3fc99999
 8004198:	440fffff 	.word	0x440fffff
 800419c:	7ff00000 	.word	0x7ff00000
 80041a0:	54442d18 	.word	0x54442d18
 80041a4:	bff921fb 	.word	0xbff921fb
 80041a8:	3fdbffff 	.word	0x3fdbffff
 80041ac:	3ff00000 	.word	0x3ff00000
 80041b0:	3ff2ffff 	.word	0x3ff2ffff
 80041b4:	40037fff 	.word	0x40037fff
 80041b8:	3ff80000 	.word	0x3ff80000
 80041bc:	bff00000 	.word	0xbff00000
 80041c0:	08005760 	.word	0x08005760
 80041c4:	08005780 	.word	0x08005780
 80041c8:	3ff921fb 	.word	0x3ff921fb

080041cc <cos>:
 80041cc:	b530      	push	{r4, r5, lr}
 80041ce:	4a18      	ldr	r2, [pc, #96]	; (8004230 <cos+0x64>)
 80041d0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80041d4:	4293      	cmp	r3, r2
 80041d6:	b087      	sub	sp, #28
 80041d8:	dc04      	bgt.n	80041e4 <cos+0x18>
 80041da:	2200      	movs	r2, #0
 80041dc:	2300      	movs	r3, #0
 80041de:	f000 fc6f 	bl	8004ac0 <__kernel_cos>
 80041e2:	e006      	b.n	80041f2 <cos+0x26>
 80041e4:	4a13      	ldr	r2, [pc, #76]	; (8004234 <cos+0x68>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	dd05      	ble.n	80041f6 <cos+0x2a>
 80041ea:	4602      	mov	r2, r0
 80041ec:	460b      	mov	r3, r1
 80041ee:	f7fe f90b 	bl	8002408 <__aeabi_dsub>
 80041f2:	b007      	add	sp, #28
 80041f4:	bd30      	pop	{r4, r5, pc}
 80041f6:	aa02      	add	r2, sp, #8
 80041f8:	f000 f9c2 	bl	8004580 <__ieee754_rem_pio2>
 80041fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004200:	f000 0403 	and.w	r4, r0, #3
 8004204:	2c01      	cmp	r4, #1
 8004206:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800420a:	d008      	beq.n	800421e <cos+0x52>
 800420c:	2c02      	cmp	r4, #2
 800420e:	d00c      	beq.n	800422a <cos+0x5e>
 8004210:	2c00      	cmp	r4, #0
 8004212:	d0e4      	beq.n	80041de <cos+0x12>
 8004214:	2401      	movs	r4, #1
 8004216:	9400      	str	r4, [sp, #0]
 8004218:	f001 f886 	bl	8005328 <__kernel_sin>
 800421c:	e7e9      	b.n	80041f2 <cos+0x26>
 800421e:	9400      	str	r4, [sp, #0]
 8004220:	f001 f882 	bl	8005328 <__kernel_sin>
 8004224:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8004228:	e7e3      	b.n	80041f2 <cos+0x26>
 800422a:	f000 fc49 	bl	8004ac0 <__kernel_cos>
 800422e:	e7f9      	b.n	8004224 <cos+0x58>
 8004230:	3fe921fb 	.word	0x3fe921fb
 8004234:	7fefffff 	.word	0x7fefffff

08004238 <fabs>:
 8004238:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800423c:	4770      	bx	lr
	...

08004240 <sin>:
 8004240:	b530      	push	{r4, r5, lr}
 8004242:	4a1a      	ldr	r2, [pc, #104]	; (80042ac <sin+0x6c>)
 8004244:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004248:	4293      	cmp	r3, r2
 800424a:	b087      	sub	sp, #28
 800424c:	dc06      	bgt.n	800425c <sin+0x1c>
 800424e:	2300      	movs	r3, #0
 8004250:	2200      	movs	r2, #0
 8004252:	9300      	str	r3, [sp, #0]
 8004254:	2300      	movs	r3, #0
 8004256:	f001 f867 	bl	8005328 <__kernel_sin>
 800425a:	e006      	b.n	800426a <sin+0x2a>
 800425c:	4a14      	ldr	r2, [pc, #80]	; (80042b0 <sin+0x70>)
 800425e:	4293      	cmp	r3, r2
 8004260:	dd05      	ble.n	800426e <sin+0x2e>
 8004262:	4602      	mov	r2, r0
 8004264:	460b      	mov	r3, r1
 8004266:	f7fe f8cf 	bl	8002408 <__aeabi_dsub>
 800426a:	b007      	add	sp, #28
 800426c:	bd30      	pop	{r4, r5, pc}
 800426e:	aa02      	add	r2, sp, #8
 8004270:	f000 f986 	bl	8004580 <__ieee754_rem_pio2>
 8004274:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004278:	f000 0403 	and.w	r4, r0, #3
 800427c:	2c01      	cmp	r4, #1
 800427e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004282:	d005      	beq.n	8004290 <sin+0x50>
 8004284:	2c02      	cmp	r4, #2
 8004286:	d006      	beq.n	8004296 <sin+0x56>
 8004288:	b964      	cbnz	r4, 80042a4 <sin+0x64>
 800428a:	2401      	movs	r4, #1
 800428c:	9400      	str	r4, [sp, #0]
 800428e:	e7e2      	b.n	8004256 <sin+0x16>
 8004290:	f000 fc16 	bl	8004ac0 <__kernel_cos>
 8004294:	e7e9      	b.n	800426a <sin+0x2a>
 8004296:	2401      	movs	r4, #1
 8004298:	9400      	str	r4, [sp, #0]
 800429a:	f001 f845 	bl	8005328 <__kernel_sin>
 800429e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80042a2:	e7e2      	b.n	800426a <sin+0x2a>
 80042a4:	f000 fc0c 	bl	8004ac0 <__kernel_cos>
 80042a8:	e7f9      	b.n	800429e <sin+0x5e>
 80042aa:	bf00      	nop
 80042ac:	3fe921fb 	.word	0x3fe921fb
 80042b0:	7fefffff 	.word	0x7fefffff

080042b4 <trunc>:
 80042b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042b6:	f3c1 550a 	ubfx	r5, r1, #20, #11
 80042ba:	f2a5 32ff 	subw	r2, r5, #1023	; 0x3ff
 80042be:	2a13      	cmp	r2, #19
 80042c0:	4604      	mov	r4, r0
 80042c2:	460b      	mov	r3, r1
 80042c4:	dc11      	bgt.n	80042ea <trunc+0x36>
 80042c6:	2a00      	cmp	r2, #0
 80042c8:	da04      	bge.n	80042d4 <trunc+0x20>
 80042ca:	2200      	movs	r2, #0
 80042cc:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 80042d0:	4614      	mov	r4, r2
 80042d2:	e007      	b.n	80042e4 <trunc+0x30>
 80042d4:	2000      	movs	r0, #0
 80042d6:	4b0f      	ldr	r3, [pc, #60]	; (8004314 <trunc+0x60>)
 80042d8:	fa43 f202 	asr.w	r2, r3, r2
 80042dc:	ea21 0102 	bic.w	r1, r1, r2
 80042e0:	4604      	mov	r4, r0
 80042e2:	460b      	mov	r3, r1
 80042e4:	4620      	mov	r0, r4
 80042e6:	4619      	mov	r1, r3
 80042e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042ea:	2a33      	cmp	r2, #51	; 0x33
 80042ec:	dd07      	ble.n	80042fe <trunc+0x4a>
 80042ee:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80042f2:	d1f7      	bne.n	80042e4 <trunc+0x30>
 80042f4:	4602      	mov	r2, r0
 80042f6:	460b      	mov	r3, r1
 80042f8:	f7fe f888 	bl	800240c <__adddf3>
 80042fc:	e7f0      	b.n	80042e0 <trunc+0x2c>
 80042fe:	460b      	mov	r3, r1
 8004300:	f04f 31ff 	mov.w	r1, #4294967295
 8004304:	f2a5 4513 	subw	r5, r5, #1043	; 0x413
 8004308:	fa21 f505 	lsr.w	r5, r1, r5
 800430c:	ea20 0205 	bic.w	r2, r0, r5
 8004310:	e7de      	b.n	80042d0 <trunc+0x1c>
 8004312:	bf00      	nop
 8004314:	000fffff 	.word	0x000fffff

08004318 <atan2>:
 8004318:	f000 b856 	b.w	80043c8 <__ieee754_atan2>

0800431c <sqrt>:
 800431c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004320:	b08b      	sub	sp, #44	; 0x2c
 8004322:	4604      	mov	r4, r0
 8004324:	460d      	mov	r5, r1
 8004326:	f000 fb1f 	bl	8004968 <__ieee754_sqrt>
 800432a:	4b24      	ldr	r3, [pc, #144]	; (80043bc <sqrt+0xa0>)
 800432c:	4680      	mov	r8, r0
 800432e:	f993 a000 	ldrsb.w	sl, [r3]
 8004332:	4689      	mov	r9, r1
 8004334:	f1ba 3fff 	cmp.w	sl, #4294967295
 8004338:	d02b      	beq.n	8004392 <sqrt+0x76>
 800433a:	4622      	mov	r2, r4
 800433c:	462b      	mov	r3, r5
 800433e:	4620      	mov	r0, r4
 8004340:	4629      	mov	r1, r5
 8004342:	f7fe fcaf 	bl	8002ca4 <__aeabi_dcmpun>
 8004346:	4683      	mov	fp, r0
 8004348:	bb18      	cbnz	r0, 8004392 <sqrt+0x76>
 800434a:	2600      	movs	r6, #0
 800434c:	2700      	movs	r7, #0
 800434e:	4632      	mov	r2, r6
 8004350:	463b      	mov	r3, r7
 8004352:	4620      	mov	r0, r4
 8004354:	4629      	mov	r1, r5
 8004356:	f7fe fc7d 	bl	8002c54 <__aeabi_dcmplt>
 800435a:	b1d0      	cbz	r0, 8004392 <sqrt+0x76>
 800435c:	2301      	movs	r3, #1
 800435e:	9300      	str	r3, [sp, #0]
 8004360:	4b17      	ldr	r3, [pc, #92]	; (80043c0 <sqrt+0xa4>)
 8004362:	f8cd b020 	str.w	fp, [sp, #32]
 8004366:	9301      	str	r3, [sp, #4]
 8004368:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800436c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004370:	f1ba 0f00 	cmp.w	sl, #0
 8004374:	d112      	bne.n	800439c <sqrt+0x80>
 8004376:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800437a:	4668      	mov	r0, sp
 800437c:	f001 f910 	bl	80055a0 <matherr>
 8004380:	b1b8      	cbz	r0, 80043b2 <sqrt+0x96>
 8004382:	9b08      	ldr	r3, [sp, #32]
 8004384:	b11b      	cbz	r3, 800438e <sqrt+0x72>
 8004386:	f001 f985 	bl	8005694 <__errno>
 800438a:	9b08      	ldr	r3, [sp, #32]
 800438c:	6003      	str	r3, [r0, #0]
 800438e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8004392:	4640      	mov	r0, r8
 8004394:	4649      	mov	r1, r9
 8004396:	b00b      	add	sp, #44	; 0x2c
 8004398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800439c:	4632      	mov	r2, r6
 800439e:	463b      	mov	r3, r7
 80043a0:	4630      	mov	r0, r6
 80043a2:	4639      	mov	r1, r7
 80043a4:	f7fe fb0e 	bl	80029c4 <__aeabi_ddiv>
 80043a8:	f1ba 0f02 	cmp.w	sl, #2
 80043ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80043b0:	d1e3      	bne.n	800437a <sqrt+0x5e>
 80043b2:	f001 f96f 	bl	8005694 <__errno>
 80043b6:	2321      	movs	r3, #33	; 0x21
 80043b8:	6003      	str	r3, [r0, #0]
 80043ba:	e7e2      	b.n	8004382 <sqrt+0x66>
 80043bc:	20000070 	.word	0x20000070
 80043c0:	080057a0 	.word	0x080057a0
 80043c4:	00000000 	.word	0x00000000

080043c8 <__ieee754_atan2>:
 80043c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043cc:	4256      	negs	r6, r2
 80043ce:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 80043d2:	4316      	orrs	r6, r2
 80043d4:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 8004578 <__ieee754_atan2+0x1b0>
 80043d8:	ea4e 76d6 	orr.w	r6, lr, r6, lsr #31
 80043dc:	454e      	cmp	r6, r9
 80043de:	4604      	mov	r4, r0
 80043e0:	460d      	mov	r5, r1
 80043e2:	4688      	mov	r8, r1
 80043e4:	d807      	bhi.n	80043f6 <__ieee754_atan2+0x2e>
 80043e6:	4246      	negs	r6, r0
 80043e8:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 80043ec:	4306      	orrs	r6, r0
 80043ee:	ea47 76d6 	orr.w	r6, r7, r6, lsr #31
 80043f2:	454e      	cmp	r6, r9
 80043f4:	d906      	bls.n	8004404 <__ieee754_atan2+0x3c>
 80043f6:	4620      	mov	r0, r4
 80043f8:	4629      	mov	r1, r5
 80043fa:	f7fe f807 	bl	800240c <__adddf3>
 80043fe:	4604      	mov	r4, r0
 8004400:	460d      	mov	r5, r1
 8004402:	e015      	b.n	8004430 <__ieee754_atan2+0x68>
 8004404:	f103 4640 	add.w	r6, r3, #3221225472	; 0xc0000000
 8004408:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 800440c:	4316      	orrs	r6, r2
 800440e:	d103      	bne.n	8004418 <__ieee754_atan2+0x50>
 8004410:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004414:	f7ff bd48 	b.w	8003ea8 <atan>
 8004418:	179e      	asrs	r6, r3, #30
 800441a:	f006 0602 	and.w	r6, r6, #2
 800441e:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8004422:	ea50 0107 	orrs.w	r1, r0, r7
 8004426:	d107      	bne.n	8004438 <__ieee754_atan2+0x70>
 8004428:	2e02      	cmp	r6, #2
 800442a:	d030      	beq.n	800448e <__ieee754_atan2+0xc6>
 800442c:	2e03      	cmp	r6, #3
 800442e:	d032      	beq.n	8004496 <__ieee754_atan2+0xce>
 8004430:	4620      	mov	r0, r4
 8004432:	4629      	mov	r1, r5
 8004434:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004438:	ea52 010e 	orrs.w	r1, r2, lr
 800443c:	d106      	bne.n	800444c <__ieee754_atan2+0x84>
 800443e:	f1b8 0f00 	cmp.w	r8, #0
 8004442:	da71      	bge.n	8004528 <__ieee754_atan2+0x160>
 8004444:	a53a      	add	r5, pc, #232	; (adr r5, 8004530 <__ieee754_atan2+0x168>)
 8004446:	e9d5 4500 	ldrd	r4, r5, [r5]
 800444a:	e7f1      	b.n	8004430 <__ieee754_atan2+0x68>
 800444c:	45ce      	cmp	lr, r9
 800444e:	d126      	bne.n	800449e <__ieee754_atan2+0xd6>
 8004450:	4577      	cmp	r7, lr
 8004452:	d111      	bne.n	8004478 <__ieee754_atan2+0xb0>
 8004454:	2e02      	cmp	r6, #2
 8004456:	d007      	beq.n	8004468 <__ieee754_atan2+0xa0>
 8004458:	2e03      	cmp	r6, #3
 800445a:	d009      	beq.n	8004470 <__ieee754_atan2+0xa8>
 800445c:	2e01      	cmp	r6, #1
 800445e:	d15d      	bne.n	800451c <__ieee754_atan2+0x154>
 8004460:	a535      	add	r5, pc, #212	; (adr r5, 8004538 <__ieee754_atan2+0x170>)
 8004462:	e9d5 4500 	ldrd	r4, r5, [r5]
 8004466:	e7e3      	b.n	8004430 <__ieee754_atan2+0x68>
 8004468:	a535      	add	r5, pc, #212	; (adr r5, 8004540 <__ieee754_atan2+0x178>)
 800446a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800446e:	e7df      	b.n	8004430 <__ieee754_atan2+0x68>
 8004470:	a535      	add	r5, pc, #212	; (adr r5, 8004548 <__ieee754_atan2+0x180>)
 8004472:	e9d5 4500 	ldrd	r4, r5, [r5]
 8004476:	e7db      	b.n	8004430 <__ieee754_atan2+0x68>
 8004478:	2e02      	cmp	r6, #2
 800447a:	d008      	beq.n	800448e <__ieee754_atan2+0xc6>
 800447c:	2e03      	cmp	r6, #3
 800447e:	d00a      	beq.n	8004496 <__ieee754_atan2+0xce>
 8004480:	2e01      	cmp	r6, #1
 8004482:	f04f 0400 	mov.w	r4, #0
 8004486:	d14d      	bne.n	8004524 <__ieee754_atan2+0x15c>
 8004488:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 800448c:	e7d0      	b.n	8004430 <__ieee754_atan2+0x68>
 800448e:	a530      	add	r5, pc, #192	; (adr r5, 8004550 <__ieee754_atan2+0x188>)
 8004490:	e9d5 4500 	ldrd	r4, r5, [r5]
 8004494:	e7cc      	b.n	8004430 <__ieee754_atan2+0x68>
 8004496:	a530      	add	r5, pc, #192	; (adr r5, 8004558 <__ieee754_atan2+0x190>)
 8004498:	e9d5 4500 	ldrd	r4, r5, [r5]
 800449c:	e7c8      	b.n	8004430 <__ieee754_atan2+0x68>
 800449e:	454f      	cmp	r7, r9
 80044a0:	d0cd      	beq.n	800443e <__ieee754_atan2+0x76>
 80044a2:	eba7 070e 	sub.w	r7, r7, lr
 80044a6:	153f      	asrs	r7, r7, #20
 80044a8:	2f3c      	cmp	r7, #60	; 0x3c
 80044aa:	dc1e      	bgt.n	80044ea <__ieee754_atan2+0x122>
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	da01      	bge.n	80044b4 <__ieee754_atan2+0xec>
 80044b0:	373c      	adds	r7, #60	; 0x3c
 80044b2:	db1e      	blt.n	80044f2 <__ieee754_atan2+0x12a>
 80044b4:	4620      	mov	r0, r4
 80044b6:	4629      	mov	r1, r5
 80044b8:	f7fe fa84 	bl	80029c4 <__aeabi_ddiv>
 80044bc:	f7ff febc 	bl	8004238 <fabs>
 80044c0:	f7ff fcf2 	bl	8003ea8 <atan>
 80044c4:	4604      	mov	r4, r0
 80044c6:	460d      	mov	r5, r1
 80044c8:	2e01      	cmp	r6, #1
 80044ca:	d015      	beq.n	80044f8 <__ieee754_atan2+0x130>
 80044cc:	2e02      	cmp	r6, #2
 80044ce:	d016      	beq.n	80044fe <__ieee754_atan2+0x136>
 80044d0:	2e00      	cmp	r6, #0
 80044d2:	d0ad      	beq.n	8004430 <__ieee754_atan2+0x68>
 80044d4:	a322      	add	r3, pc, #136	; (adr r3, 8004560 <__ieee754_atan2+0x198>)
 80044d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044da:	4620      	mov	r0, r4
 80044dc:	4629      	mov	r1, r5
 80044de:	f7fd ff93 	bl	8002408 <__aeabi_dsub>
 80044e2:	a31b      	add	r3, pc, #108	; (adr r3, 8004550 <__ieee754_atan2+0x188>)
 80044e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e8:	e015      	b.n	8004516 <__ieee754_atan2+0x14e>
 80044ea:	a51f      	add	r5, pc, #124	; (adr r5, 8004568 <__ieee754_atan2+0x1a0>)
 80044ec:	e9d5 4500 	ldrd	r4, r5, [r5]
 80044f0:	e7ea      	b.n	80044c8 <__ieee754_atan2+0x100>
 80044f2:	2400      	movs	r4, #0
 80044f4:	2500      	movs	r5, #0
 80044f6:	e7e7      	b.n	80044c8 <__ieee754_atan2+0x100>
 80044f8:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 80044fc:	e798      	b.n	8004430 <__ieee754_atan2+0x68>
 80044fe:	a318      	add	r3, pc, #96	; (adr r3, 8004560 <__ieee754_atan2+0x198>)
 8004500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004504:	4620      	mov	r0, r4
 8004506:	4629      	mov	r1, r5
 8004508:	f7fd ff7e 	bl	8002408 <__aeabi_dsub>
 800450c:	4602      	mov	r2, r0
 800450e:	460b      	mov	r3, r1
 8004510:	a10f      	add	r1, pc, #60	; (adr r1, 8004550 <__ieee754_atan2+0x188>)
 8004512:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004516:	f7fd ff77 	bl	8002408 <__aeabi_dsub>
 800451a:	e770      	b.n	80043fe <__ieee754_atan2+0x36>
 800451c:	a514      	add	r5, pc, #80	; (adr r5, 8004570 <__ieee754_atan2+0x1a8>)
 800451e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8004522:	e785      	b.n	8004430 <__ieee754_atan2+0x68>
 8004524:	2500      	movs	r5, #0
 8004526:	e783      	b.n	8004430 <__ieee754_atan2+0x68>
 8004528:	a50f      	add	r5, pc, #60	; (adr r5, 8004568 <__ieee754_atan2+0x1a0>)
 800452a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800452e:	e77f      	b.n	8004430 <__ieee754_atan2+0x68>
 8004530:	54442d18 	.word	0x54442d18
 8004534:	bff921fb 	.word	0xbff921fb
 8004538:	54442d18 	.word	0x54442d18
 800453c:	bfe921fb 	.word	0xbfe921fb
 8004540:	7f3321d2 	.word	0x7f3321d2
 8004544:	4002d97c 	.word	0x4002d97c
 8004548:	7f3321d2 	.word	0x7f3321d2
 800454c:	c002d97c 	.word	0xc002d97c
 8004550:	54442d18 	.word	0x54442d18
 8004554:	400921fb 	.word	0x400921fb
 8004558:	54442d18 	.word	0x54442d18
 800455c:	c00921fb 	.word	0xc00921fb
 8004560:	33145c07 	.word	0x33145c07
 8004564:	3ca1a626 	.word	0x3ca1a626
 8004568:	54442d18 	.word	0x54442d18
 800456c:	3ff921fb 	.word	0x3ff921fb
 8004570:	54442d18 	.word	0x54442d18
 8004574:	3fe921fb 	.word	0x3fe921fb
 8004578:	7ff00000 	.word	0x7ff00000
 800457c:	00000000 	.word	0x00000000

08004580 <__ieee754_rem_pio2>:
 8004580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004584:	4614      	mov	r4, r2
 8004586:	4ac4      	ldr	r2, [pc, #784]	; (8004898 <__ieee754_rem_pio2+0x318>)
 8004588:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800458c:	4592      	cmp	sl, r2
 800458e:	b08d      	sub	sp, #52	; 0x34
 8004590:	468b      	mov	fp, r1
 8004592:	dc07      	bgt.n	80045a4 <__ieee754_rem_pio2+0x24>
 8004594:	2200      	movs	r2, #0
 8004596:	2300      	movs	r3, #0
 8004598:	e9c4 0100 	strd	r0, r1, [r4]
 800459c:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80045a0:	2500      	movs	r5, #0
 80045a2:	e023      	b.n	80045ec <__ieee754_rem_pio2+0x6c>
 80045a4:	4abd      	ldr	r2, [pc, #756]	; (800489c <__ieee754_rem_pio2+0x31c>)
 80045a6:	4592      	cmp	sl, r2
 80045a8:	dc71      	bgt.n	800468e <__ieee754_rem_pio2+0x10e>
 80045aa:	a3ad      	add	r3, pc, #692	; (adr r3, 8004860 <__ieee754_rem_pio2+0x2e0>)
 80045ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b0:	2900      	cmp	r1, #0
 80045b2:	4dbb      	ldr	r5, [pc, #748]	; (80048a0 <__ieee754_rem_pio2+0x320>)
 80045b4:	dd36      	ble.n	8004624 <__ieee754_rem_pio2+0xa4>
 80045b6:	f7fd ff27 	bl	8002408 <__aeabi_dsub>
 80045ba:	45aa      	cmp	sl, r5
 80045bc:	4606      	mov	r6, r0
 80045be:	460f      	mov	r7, r1
 80045c0:	d018      	beq.n	80045f4 <__ieee754_rem_pio2+0x74>
 80045c2:	a3a9      	add	r3, pc, #676	; (adr r3, 8004868 <__ieee754_rem_pio2+0x2e8>)
 80045c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c8:	f7fd ff1e 	bl	8002408 <__aeabi_dsub>
 80045cc:	4602      	mov	r2, r0
 80045ce:	460b      	mov	r3, r1
 80045d0:	4630      	mov	r0, r6
 80045d2:	e9c4 2300 	strd	r2, r3, [r4]
 80045d6:	4639      	mov	r1, r7
 80045d8:	f7fd ff16 	bl	8002408 <__aeabi_dsub>
 80045dc:	a3a2      	add	r3, pc, #648	; (adr r3, 8004868 <__ieee754_rem_pio2+0x2e8>)
 80045de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e2:	f7fd ff11 	bl	8002408 <__aeabi_dsub>
 80045e6:	2501      	movs	r5, #1
 80045e8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80045ec:	4628      	mov	r0, r5
 80045ee:	b00d      	add	sp, #52	; 0x34
 80045f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045f4:	a39e      	add	r3, pc, #632	; (adr r3, 8004870 <__ieee754_rem_pio2+0x2f0>)
 80045f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045fa:	f7fd ff05 	bl	8002408 <__aeabi_dsub>
 80045fe:	a39e      	add	r3, pc, #632	; (adr r3, 8004878 <__ieee754_rem_pio2+0x2f8>)
 8004600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004604:	4606      	mov	r6, r0
 8004606:	460f      	mov	r7, r1
 8004608:	f7fd fefe 	bl	8002408 <__aeabi_dsub>
 800460c:	4602      	mov	r2, r0
 800460e:	460b      	mov	r3, r1
 8004610:	4630      	mov	r0, r6
 8004612:	e9c4 2300 	strd	r2, r3, [r4]
 8004616:	4639      	mov	r1, r7
 8004618:	f7fd fef6 	bl	8002408 <__aeabi_dsub>
 800461c:	a396      	add	r3, pc, #600	; (adr r3, 8004878 <__ieee754_rem_pio2+0x2f8>)
 800461e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004622:	e7de      	b.n	80045e2 <__ieee754_rem_pio2+0x62>
 8004624:	f7fd fef2 	bl	800240c <__adddf3>
 8004628:	45aa      	cmp	sl, r5
 800462a:	4606      	mov	r6, r0
 800462c:	460f      	mov	r7, r1
 800462e:	d016      	beq.n	800465e <__ieee754_rem_pio2+0xde>
 8004630:	a38d      	add	r3, pc, #564	; (adr r3, 8004868 <__ieee754_rem_pio2+0x2e8>)
 8004632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004636:	f7fd fee9 	bl	800240c <__adddf3>
 800463a:	4602      	mov	r2, r0
 800463c:	460b      	mov	r3, r1
 800463e:	4630      	mov	r0, r6
 8004640:	e9c4 2300 	strd	r2, r3, [r4]
 8004644:	4639      	mov	r1, r7
 8004646:	f7fd fedf 	bl	8002408 <__aeabi_dsub>
 800464a:	a387      	add	r3, pc, #540	; (adr r3, 8004868 <__ieee754_rem_pio2+0x2e8>)
 800464c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004650:	f7fd fedc 	bl	800240c <__adddf3>
 8004654:	f04f 35ff 	mov.w	r5, #4294967295
 8004658:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800465c:	e7c6      	b.n	80045ec <__ieee754_rem_pio2+0x6c>
 800465e:	a384      	add	r3, pc, #528	; (adr r3, 8004870 <__ieee754_rem_pio2+0x2f0>)
 8004660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004664:	f7fd fed2 	bl	800240c <__adddf3>
 8004668:	a383      	add	r3, pc, #524	; (adr r3, 8004878 <__ieee754_rem_pio2+0x2f8>)
 800466a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800466e:	4606      	mov	r6, r0
 8004670:	460f      	mov	r7, r1
 8004672:	f7fd fecb 	bl	800240c <__adddf3>
 8004676:	4602      	mov	r2, r0
 8004678:	460b      	mov	r3, r1
 800467a:	4630      	mov	r0, r6
 800467c:	e9c4 2300 	strd	r2, r3, [r4]
 8004680:	4639      	mov	r1, r7
 8004682:	f7fd fec1 	bl	8002408 <__aeabi_dsub>
 8004686:	a37c      	add	r3, pc, #496	; (adr r3, 8004878 <__ieee754_rem_pio2+0x2f8>)
 8004688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800468c:	e7e0      	b.n	8004650 <__ieee754_rem_pio2+0xd0>
 800468e:	4a85      	ldr	r2, [pc, #532]	; (80048a4 <__ieee754_rem_pio2+0x324>)
 8004690:	4592      	cmp	sl, r2
 8004692:	f300 80d6 	bgt.w	8004842 <__ieee754_rem_pio2+0x2c2>
 8004696:	f7ff fdcf 	bl	8004238 <fabs>
 800469a:	a379      	add	r3, pc, #484	; (adr r3, 8004880 <__ieee754_rem_pio2+0x300>)
 800469c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a0:	4606      	mov	r6, r0
 80046a2:	460f      	mov	r7, r1
 80046a4:	f7fe f864 	bl	8002770 <__aeabi_dmul>
 80046a8:	2200      	movs	r2, #0
 80046aa:	4b7f      	ldr	r3, [pc, #508]	; (80048a8 <__ieee754_rem_pio2+0x328>)
 80046ac:	f7fd feae 	bl	800240c <__adddf3>
 80046b0:	f7fe fb0e 	bl	8002cd0 <__aeabi_d2iz>
 80046b4:	4605      	mov	r5, r0
 80046b6:	f7fd fff5 	bl	80026a4 <__aeabi_i2d>
 80046ba:	a369      	add	r3, pc, #420	; (adr r3, 8004860 <__ieee754_rem_pio2+0x2e0>)
 80046bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80046c4:	f7fe f854 	bl	8002770 <__aeabi_dmul>
 80046c8:	4602      	mov	r2, r0
 80046ca:	460b      	mov	r3, r1
 80046cc:	4630      	mov	r0, r6
 80046ce:	4639      	mov	r1, r7
 80046d0:	f7fd fe9a 	bl	8002408 <__aeabi_dsub>
 80046d4:	a364      	add	r3, pc, #400	; (adr r3, 8004868 <__ieee754_rem_pio2+0x2e8>)
 80046d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046da:	4606      	mov	r6, r0
 80046dc:	460f      	mov	r7, r1
 80046de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80046e2:	f7fe f845 	bl	8002770 <__aeabi_dmul>
 80046e6:	2d1f      	cmp	r5, #31
 80046e8:	4680      	mov	r8, r0
 80046ea:	4689      	mov	r9, r1
 80046ec:	dc2e      	bgt.n	800474c <__ieee754_rem_pio2+0x1cc>
 80046ee:	4b6f      	ldr	r3, [pc, #444]	; (80048ac <__ieee754_rem_pio2+0x32c>)
 80046f0:	1e6a      	subs	r2, r5, #1
 80046f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046f6:	459a      	cmp	sl, r3
 80046f8:	d028      	beq.n	800474c <__ieee754_rem_pio2+0x1cc>
 80046fa:	4642      	mov	r2, r8
 80046fc:	464b      	mov	r3, r9
 80046fe:	4630      	mov	r0, r6
 8004700:	4639      	mov	r1, r7
 8004702:	f7fd fe81 	bl	8002408 <__aeabi_dsub>
 8004706:	e9c4 0100 	strd	r0, r1, [r4]
 800470a:	6823      	ldr	r3, [r4, #0]
 800470c:	f8d4 a004 	ldr.w	sl, [r4, #4]
 8004710:	9302      	str	r3, [sp, #8]
 8004712:	9a02      	ldr	r2, [sp, #8]
 8004714:	4653      	mov	r3, sl
 8004716:	4630      	mov	r0, r6
 8004718:	4639      	mov	r1, r7
 800471a:	f7fd fe75 	bl	8002408 <__aeabi_dsub>
 800471e:	4642      	mov	r2, r8
 8004720:	464b      	mov	r3, r9
 8004722:	f7fd fe71 	bl	8002408 <__aeabi_dsub>
 8004726:	4602      	mov	r2, r0
 8004728:	460b      	mov	r3, r1
 800472a:	f1bb 0f00 	cmp.w	fp, #0
 800472e:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8004732:	f6bf af5b 	bge.w	80045ec <__ieee754_rem_pio2+0x6c>
 8004736:	9b02      	ldr	r3, [sp, #8]
 8004738:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800473c:	6023      	str	r3, [r4, #0]
 800473e:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8004742:	6063      	str	r3, [r4, #4]
 8004744:	60a0      	str	r0, [r4, #8]
 8004746:	60e1      	str	r1, [r4, #12]
 8004748:	426d      	negs	r5, r5
 800474a:	e74f      	b.n	80045ec <__ieee754_rem_pio2+0x6c>
 800474c:	4642      	mov	r2, r8
 800474e:	464b      	mov	r3, r9
 8004750:	4630      	mov	r0, r6
 8004752:	4639      	mov	r1, r7
 8004754:	f7fd fe58 	bl	8002408 <__aeabi_dsub>
 8004758:	460b      	mov	r3, r1
 800475a:	4602      	mov	r2, r0
 800475c:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8004760:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8004764:	ebaa 0101 	sub.w	r1, sl, r1
 8004768:	2910      	cmp	r1, #16
 800476a:	e9c4 2300 	strd	r2, r3, [r4]
 800476e:	ddcc      	ble.n	800470a <__ieee754_rem_pio2+0x18a>
 8004770:	a33f      	add	r3, pc, #252	; (adr r3, 8004870 <__ieee754_rem_pio2+0x2f0>)
 8004772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004776:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800477a:	f7fd fff9 	bl	8002770 <__aeabi_dmul>
 800477e:	4680      	mov	r8, r0
 8004780:	4689      	mov	r9, r1
 8004782:	4602      	mov	r2, r0
 8004784:	460b      	mov	r3, r1
 8004786:	4630      	mov	r0, r6
 8004788:	4639      	mov	r1, r7
 800478a:	f7fd fe3d 	bl	8002408 <__aeabi_dsub>
 800478e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004792:	4602      	mov	r2, r0
 8004794:	460b      	mov	r3, r1
 8004796:	4630      	mov	r0, r6
 8004798:	4639      	mov	r1, r7
 800479a:	f7fd fe35 	bl	8002408 <__aeabi_dsub>
 800479e:	4642      	mov	r2, r8
 80047a0:	464b      	mov	r3, r9
 80047a2:	f7fd fe31 	bl	8002408 <__aeabi_dsub>
 80047a6:	a334      	add	r3, pc, #208	; (adr r3, 8004878 <__ieee754_rem_pio2+0x2f8>)
 80047a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ac:	4606      	mov	r6, r0
 80047ae:	460f      	mov	r7, r1
 80047b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80047b4:	f7fd ffdc 	bl	8002770 <__aeabi_dmul>
 80047b8:	4632      	mov	r2, r6
 80047ba:	463b      	mov	r3, r7
 80047bc:	f7fd fe24 	bl	8002408 <__aeabi_dsub>
 80047c0:	4602      	mov	r2, r0
 80047c2:	460b      	mov	r3, r1
 80047c4:	4680      	mov	r8, r0
 80047c6:	4689      	mov	r9, r1
 80047c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80047cc:	f7fd fe1c 	bl	8002408 <__aeabi_dsub>
 80047d0:	460b      	mov	r3, r1
 80047d2:	4602      	mov	r2, r0
 80047d4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80047d8:	ebaa 0a01 	sub.w	sl, sl, r1
 80047dc:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 80047e0:	e9c4 2300 	strd	r2, r3, [r4]
 80047e4:	dd2a      	ble.n	800483c <__ieee754_rem_pio2+0x2bc>
 80047e6:	a328      	add	r3, pc, #160	; (adr r3, 8004888 <__ieee754_rem_pio2+0x308>)
 80047e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80047f0:	f7fd ffbe 	bl	8002770 <__aeabi_dmul>
 80047f4:	4680      	mov	r8, r0
 80047f6:	4689      	mov	r9, r1
 80047f8:	4602      	mov	r2, r0
 80047fa:	460b      	mov	r3, r1
 80047fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004800:	f7fd fe02 	bl	8002408 <__aeabi_dsub>
 8004804:	4602      	mov	r2, r0
 8004806:	460b      	mov	r3, r1
 8004808:	4606      	mov	r6, r0
 800480a:	460f      	mov	r7, r1
 800480c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004810:	f7fd fdfa 	bl	8002408 <__aeabi_dsub>
 8004814:	4642      	mov	r2, r8
 8004816:	464b      	mov	r3, r9
 8004818:	f7fd fdf6 	bl	8002408 <__aeabi_dsub>
 800481c:	a31c      	add	r3, pc, #112	; (adr r3, 8004890 <__ieee754_rem_pio2+0x310>)
 800481e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004822:	4680      	mov	r8, r0
 8004824:	4689      	mov	r9, r1
 8004826:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800482a:	f7fd ffa1 	bl	8002770 <__aeabi_dmul>
 800482e:	4642      	mov	r2, r8
 8004830:	464b      	mov	r3, r9
 8004832:	f7fd fde9 	bl	8002408 <__aeabi_dsub>
 8004836:	4680      	mov	r8, r0
 8004838:	4689      	mov	r9, r1
 800483a:	e75e      	b.n	80046fa <__ieee754_rem_pio2+0x17a>
 800483c:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 8004840:	e763      	b.n	800470a <__ieee754_rem_pio2+0x18a>
 8004842:	4a1b      	ldr	r2, [pc, #108]	; (80048b0 <__ieee754_rem_pio2+0x330>)
 8004844:	4592      	cmp	sl, r2
 8004846:	dd35      	ble.n	80048b4 <__ieee754_rem_pio2+0x334>
 8004848:	4602      	mov	r2, r0
 800484a:	460b      	mov	r3, r1
 800484c:	f7fd fddc 	bl	8002408 <__aeabi_dsub>
 8004850:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004854:	e9c4 0100 	strd	r0, r1, [r4]
 8004858:	e6a2      	b.n	80045a0 <__ieee754_rem_pio2+0x20>
 800485a:	bf00      	nop
 800485c:	f3af 8000 	nop.w
 8004860:	54400000 	.word	0x54400000
 8004864:	3ff921fb 	.word	0x3ff921fb
 8004868:	1a626331 	.word	0x1a626331
 800486c:	3dd0b461 	.word	0x3dd0b461
 8004870:	1a600000 	.word	0x1a600000
 8004874:	3dd0b461 	.word	0x3dd0b461
 8004878:	2e037073 	.word	0x2e037073
 800487c:	3ba3198a 	.word	0x3ba3198a
 8004880:	6dc9c883 	.word	0x6dc9c883
 8004884:	3fe45f30 	.word	0x3fe45f30
 8004888:	2e000000 	.word	0x2e000000
 800488c:	3ba3198a 	.word	0x3ba3198a
 8004890:	252049c1 	.word	0x252049c1
 8004894:	397b839a 	.word	0x397b839a
 8004898:	3fe921fb 	.word	0x3fe921fb
 800489c:	4002d97b 	.word	0x4002d97b
 80048a0:	3ff921fb 	.word	0x3ff921fb
 80048a4:	413921fb 	.word	0x413921fb
 80048a8:	3fe00000 	.word	0x3fe00000
 80048ac:	080057a8 	.word	0x080057a8
 80048b0:	7fefffff 	.word	0x7fefffff
 80048b4:	ea4f 552a 	mov.w	r5, sl, asr #20
 80048b8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80048bc:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 80048c0:	460f      	mov	r7, r1
 80048c2:	4606      	mov	r6, r0
 80048c4:	f7fe fa04 	bl	8002cd0 <__aeabi_d2iz>
 80048c8:	f7fd feec 	bl	80026a4 <__aeabi_i2d>
 80048cc:	4602      	mov	r2, r0
 80048ce:	460b      	mov	r3, r1
 80048d0:	4630      	mov	r0, r6
 80048d2:	4639      	mov	r1, r7
 80048d4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80048d8:	f7fd fd96 	bl	8002408 <__aeabi_dsub>
 80048dc:	2200      	movs	r2, #0
 80048de:	4b20      	ldr	r3, [pc, #128]	; (8004960 <__ieee754_rem_pio2+0x3e0>)
 80048e0:	f7fd ff46 	bl	8002770 <__aeabi_dmul>
 80048e4:	460f      	mov	r7, r1
 80048e6:	4606      	mov	r6, r0
 80048e8:	f7fe f9f2 	bl	8002cd0 <__aeabi_d2iz>
 80048ec:	f7fd feda 	bl	80026a4 <__aeabi_i2d>
 80048f0:	4602      	mov	r2, r0
 80048f2:	460b      	mov	r3, r1
 80048f4:	4630      	mov	r0, r6
 80048f6:	4639      	mov	r1, r7
 80048f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80048fc:	f7fd fd84 	bl	8002408 <__aeabi_dsub>
 8004900:	2200      	movs	r2, #0
 8004902:	4b17      	ldr	r3, [pc, #92]	; (8004960 <__ieee754_rem_pio2+0x3e0>)
 8004904:	f7fd ff34 	bl	8002770 <__aeabi_dmul>
 8004908:	f04f 0803 	mov.w	r8, #3
 800490c:	2600      	movs	r6, #0
 800490e:	2700      	movs	r7, #0
 8004910:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004914:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8004918:	4632      	mov	r2, r6
 800491a:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800491e:	463b      	mov	r3, r7
 8004920:	f108 3aff 	add.w	sl, r8, #4294967295
 8004924:	f7fe f98c 	bl	8002c40 <__aeabi_dcmpeq>
 8004928:	b9b8      	cbnz	r0, 800495a <__ieee754_rem_pio2+0x3da>
 800492a:	4b0e      	ldr	r3, [pc, #56]	; (8004964 <__ieee754_rem_pio2+0x3e4>)
 800492c:	462a      	mov	r2, r5
 800492e:	9301      	str	r3, [sp, #4]
 8004930:	2302      	movs	r3, #2
 8004932:	4621      	mov	r1, r4
 8004934:	9300      	str	r3, [sp, #0]
 8004936:	a806      	add	r0, sp, #24
 8004938:	4643      	mov	r3, r8
 800493a:	f000 f99f 	bl	8004c7c <__kernel_rem_pio2>
 800493e:	f1bb 0f00 	cmp.w	fp, #0
 8004942:	4605      	mov	r5, r0
 8004944:	f6bf ae52 	bge.w	80045ec <__ieee754_rem_pio2+0x6c>
 8004948:	6863      	ldr	r3, [r4, #4]
 800494a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800494e:	6063      	str	r3, [r4, #4]
 8004950:	68e3      	ldr	r3, [r4, #12]
 8004952:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004956:	60e3      	str	r3, [r4, #12]
 8004958:	e6f6      	b.n	8004748 <__ieee754_rem_pio2+0x1c8>
 800495a:	46d0      	mov	r8, sl
 800495c:	e7dc      	b.n	8004918 <__ieee754_rem_pio2+0x398>
 800495e:	bf00      	nop
 8004960:	41700000 	.word	0x41700000
 8004964:	08005828 	.word	0x08005828

08004968 <__ieee754_sqrt>:
 8004968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800496c:	f8df e14c 	ldr.w	lr, [pc, #332]	; 8004abc <__ieee754_sqrt+0x154>
 8004970:	4606      	mov	r6, r0
 8004972:	ea3e 0e01 	bics.w	lr, lr, r1
 8004976:	460d      	mov	r5, r1
 8004978:	4607      	mov	r7, r0
 800497a:	460a      	mov	r2, r1
 800497c:	460c      	mov	r4, r1
 800497e:	4603      	mov	r3, r0
 8004980:	d10f      	bne.n	80049a2 <__ieee754_sqrt+0x3a>
 8004982:	4602      	mov	r2, r0
 8004984:	460b      	mov	r3, r1
 8004986:	f7fd fef3 	bl	8002770 <__aeabi_dmul>
 800498a:	4602      	mov	r2, r0
 800498c:	460b      	mov	r3, r1
 800498e:	4630      	mov	r0, r6
 8004990:	4629      	mov	r1, r5
 8004992:	f7fd fd3b 	bl	800240c <__adddf3>
 8004996:	4606      	mov	r6, r0
 8004998:	460d      	mov	r5, r1
 800499a:	4630      	mov	r0, r6
 800499c:	4629      	mov	r1, r5
 800499e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049a2:	2900      	cmp	r1, #0
 80049a4:	dc0e      	bgt.n	80049c4 <__ieee754_sqrt+0x5c>
 80049a6:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 80049aa:	ea5e 0707 	orrs.w	r7, lr, r7
 80049ae:	d0f4      	beq.n	800499a <__ieee754_sqrt+0x32>
 80049b0:	b141      	cbz	r1, 80049c4 <__ieee754_sqrt+0x5c>
 80049b2:	4602      	mov	r2, r0
 80049b4:	460b      	mov	r3, r1
 80049b6:	f7fd fd27 	bl	8002408 <__aeabi_dsub>
 80049ba:	4602      	mov	r2, r0
 80049bc:	460b      	mov	r3, r1
 80049be:	f7fe f801 	bl	80029c4 <__aeabi_ddiv>
 80049c2:	e7e8      	b.n	8004996 <__ieee754_sqrt+0x2e>
 80049c4:	1512      	asrs	r2, r2, #20
 80049c6:	d10c      	bne.n	80049e2 <__ieee754_sqrt+0x7a>
 80049c8:	2c00      	cmp	r4, #0
 80049ca:	d06e      	beq.n	8004aaa <__ieee754_sqrt+0x142>
 80049cc:	2100      	movs	r1, #0
 80049ce:	02e6      	lsls	r6, r4, #11
 80049d0:	d56f      	bpl.n	8004ab2 <__ieee754_sqrt+0x14a>
 80049d2:	1e48      	subs	r0, r1, #1
 80049d4:	1a12      	subs	r2, r2, r0
 80049d6:	f1c1 0020 	rsb	r0, r1, #32
 80049da:	fa23 f000 	lsr.w	r0, r3, r0
 80049de:	4304      	orrs	r4, r0
 80049e0:	408b      	lsls	r3, r1
 80049e2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80049e6:	07d5      	lsls	r5, r2, #31
 80049e8:	f04f 0500 	mov.w	r5, #0
 80049ec:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80049f0:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 80049f4:	bf42      	ittt	mi
 80049f6:	0064      	lslmi	r4, r4, #1
 80049f8:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 80049fc:	005b      	lslmi	r3, r3, #1
 80049fe:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 8004a02:	1050      	asrs	r0, r2, #1
 8004a04:	4421      	add	r1, r4
 8004a06:	2216      	movs	r2, #22
 8004a08:	462c      	mov	r4, r5
 8004a0a:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8004a0e:	005b      	lsls	r3, r3, #1
 8004a10:	19a7      	adds	r7, r4, r6
 8004a12:	428f      	cmp	r7, r1
 8004a14:	bfde      	ittt	le
 8004a16:	1bc9      	suble	r1, r1, r7
 8004a18:	19bc      	addle	r4, r7, r6
 8004a1a:	19ad      	addle	r5, r5, r6
 8004a1c:	0049      	lsls	r1, r1, #1
 8004a1e:	3a01      	subs	r2, #1
 8004a20:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8004a24:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8004a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004a2c:	d1f0      	bne.n	8004a10 <__ieee754_sqrt+0xa8>
 8004a2e:	f04f 0e20 	mov.w	lr, #32
 8004a32:	4694      	mov	ip, r2
 8004a34:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8004a38:	42a1      	cmp	r1, r4
 8004a3a:	eb06 070c 	add.w	r7, r6, ip
 8004a3e:	dc02      	bgt.n	8004a46 <__ieee754_sqrt+0xde>
 8004a40:	d112      	bne.n	8004a68 <__ieee754_sqrt+0x100>
 8004a42:	429f      	cmp	r7, r3
 8004a44:	d810      	bhi.n	8004a68 <__ieee754_sqrt+0x100>
 8004a46:	2f00      	cmp	r7, #0
 8004a48:	eb07 0c06 	add.w	ip, r7, r6
 8004a4c:	da34      	bge.n	8004ab8 <__ieee754_sqrt+0x150>
 8004a4e:	f1bc 0f00 	cmp.w	ip, #0
 8004a52:	db31      	blt.n	8004ab8 <__ieee754_sqrt+0x150>
 8004a54:	f104 0801 	add.w	r8, r4, #1
 8004a58:	1b09      	subs	r1, r1, r4
 8004a5a:	4644      	mov	r4, r8
 8004a5c:	429f      	cmp	r7, r3
 8004a5e:	bf88      	it	hi
 8004a60:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8004a64:	1bdb      	subs	r3, r3, r7
 8004a66:	4432      	add	r2, r6
 8004a68:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 8004a6c:	f1be 0e01 	subs.w	lr, lr, #1
 8004a70:	4439      	add	r1, r7
 8004a72:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004a76:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8004a7a:	d1dd      	bne.n	8004a38 <__ieee754_sqrt+0xd0>
 8004a7c:	430b      	orrs	r3, r1
 8004a7e:	d006      	beq.n	8004a8e <__ieee754_sqrt+0x126>
 8004a80:	1c54      	adds	r4, r2, #1
 8004a82:	bf0b      	itete	eq
 8004a84:	4672      	moveq	r2, lr
 8004a86:	3201      	addne	r2, #1
 8004a88:	3501      	addeq	r5, #1
 8004a8a:	f022 0201 	bicne.w	r2, r2, #1
 8004a8e:	106b      	asrs	r3, r5, #1
 8004a90:	0852      	lsrs	r2, r2, #1
 8004a92:	07e9      	lsls	r1, r5, #31
 8004a94:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8004a98:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8004a9c:	bf48      	it	mi
 8004a9e:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8004aa2:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 8004aa6:	4616      	mov	r6, r2
 8004aa8:	e777      	b.n	800499a <__ieee754_sqrt+0x32>
 8004aaa:	0adc      	lsrs	r4, r3, #11
 8004aac:	3a15      	subs	r2, #21
 8004aae:	055b      	lsls	r3, r3, #21
 8004ab0:	e78a      	b.n	80049c8 <__ieee754_sqrt+0x60>
 8004ab2:	0064      	lsls	r4, r4, #1
 8004ab4:	3101      	adds	r1, #1
 8004ab6:	e78a      	b.n	80049ce <__ieee754_sqrt+0x66>
 8004ab8:	46a0      	mov	r8, r4
 8004aba:	e7cd      	b.n	8004a58 <__ieee754_sqrt+0xf0>
 8004abc:	7ff00000 	.word	0x7ff00000

08004ac0 <__kernel_cos>:
 8004ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ac4:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8004ac8:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8004acc:	b085      	sub	sp, #20
 8004ace:	4605      	mov	r5, r0
 8004ad0:	460c      	mov	r4, r1
 8004ad2:	4692      	mov	sl, r2
 8004ad4:	469b      	mov	fp, r3
 8004ad6:	da04      	bge.n	8004ae2 <__kernel_cos+0x22>
 8004ad8:	f7fe f8fa 	bl	8002cd0 <__aeabi_d2iz>
 8004adc:	2800      	cmp	r0, #0
 8004ade:	f000 80a8 	beq.w	8004c32 <__kernel_cos+0x172>
 8004ae2:	462a      	mov	r2, r5
 8004ae4:	4623      	mov	r3, r4
 8004ae6:	4628      	mov	r0, r5
 8004ae8:	4621      	mov	r1, r4
 8004aea:	f7fd fe41 	bl	8002770 <__aeabi_dmul>
 8004aee:	a352      	add	r3, pc, #328	; (adr r3, 8004c38 <__kernel_cos+0x178>)
 8004af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af4:	4680      	mov	r8, r0
 8004af6:	4689      	mov	r9, r1
 8004af8:	f7fd fe3a 	bl	8002770 <__aeabi_dmul>
 8004afc:	a350      	add	r3, pc, #320	; (adr r3, 8004c40 <__kernel_cos+0x180>)
 8004afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b02:	f7fd fc83 	bl	800240c <__adddf3>
 8004b06:	4642      	mov	r2, r8
 8004b08:	464b      	mov	r3, r9
 8004b0a:	f7fd fe31 	bl	8002770 <__aeabi_dmul>
 8004b0e:	a34e      	add	r3, pc, #312	; (adr r3, 8004c48 <__kernel_cos+0x188>)
 8004b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b14:	f7fd fc78 	bl	8002408 <__aeabi_dsub>
 8004b18:	4642      	mov	r2, r8
 8004b1a:	464b      	mov	r3, r9
 8004b1c:	f7fd fe28 	bl	8002770 <__aeabi_dmul>
 8004b20:	a34b      	add	r3, pc, #300	; (adr r3, 8004c50 <__kernel_cos+0x190>)
 8004b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b26:	f7fd fc71 	bl	800240c <__adddf3>
 8004b2a:	4642      	mov	r2, r8
 8004b2c:	464b      	mov	r3, r9
 8004b2e:	f7fd fe1f 	bl	8002770 <__aeabi_dmul>
 8004b32:	a349      	add	r3, pc, #292	; (adr r3, 8004c58 <__kernel_cos+0x198>)
 8004b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b38:	f7fd fc66 	bl	8002408 <__aeabi_dsub>
 8004b3c:	4642      	mov	r2, r8
 8004b3e:	464b      	mov	r3, r9
 8004b40:	f7fd fe16 	bl	8002770 <__aeabi_dmul>
 8004b44:	a346      	add	r3, pc, #280	; (adr r3, 8004c60 <__kernel_cos+0x1a0>)
 8004b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b4a:	f7fd fc5f 	bl	800240c <__adddf3>
 8004b4e:	464b      	mov	r3, r9
 8004b50:	4642      	mov	r2, r8
 8004b52:	f7fd fe0d 	bl	8002770 <__aeabi_dmul>
 8004b56:	4b44      	ldr	r3, [pc, #272]	; (8004c68 <__kernel_cos+0x1a8>)
 8004b58:	e9cd 0100 	strd	r0, r1, [sp]
 8004b5c:	429f      	cmp	r7, r3
 8004b5e:	dc2a      	bgt.n	8004bb6 <__kernel_cos+0xf6>
 8004b60:	2200      	movs	r2, #0
 8004b62:	4b42      	ldr	r3, [pc, #264]	; (8004c6c <__kernel_cos+0x1ac>)
 8004b64:	4640      	mov	r0, r8
 8004b66:	4649      	mov	r1, r9
 8004b68:	f7fd fe02 	bl	8002770 <__aeabi_dmul>
 8004b6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004b70:	4606      	mov	r6, r0
 8004b72:	460f      	mov	r7, r1
 8004b74:	4640      	mov	r0, r8
 8004b76:	4649      	mov	r1, r9
 8004b78:	f7fd fdfa 	bl	8002770 <__aeabi_dmul>
 8004b7c:	4652      	mov	r2, sl
 8004b7e:	4680      	mov	r8, r0
 8004b80:	4689      	mov	r9, r1
 8004b82:	465b      	mov	r3, fp
 8004b84:	4628      	mov	r0, r5
 8004b86:	4621      	mov	r1, r4
 8004b88:	f7fd fdf2 	bl	8002770 <__aeabi_dmul>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	460b      	mov	r3, r1
 8004b90:	4640      	mov	r0, r8
 8004b92:	4649      	mov	r1, r9
 8004b94:	f7fd fc38 	bl	8002408 <__aeabi_dsub>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	460b      	mov	r3, r1
 8004b9c:	4630      	mov	r0, r6
 8004b9e:	4639      	mov	r1, r7
 8004ba0:	f7fd fc32 	bl	8002408 <__aeabi_dsub>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	2000      	movs	r0, #0
 8004ba8:	460b      	mov	r3, r1
 8004baa:	4931      	ldr	r1, [pc, #196]	; (8004c70 <__kernel_cos+0x1b0>)
 8004bac:	f7fd fc2c 	bl	8002408 <__aeabi_dsub>
 8004bb0:	b005      	add	sp, #20
 8004bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bb6:	4b2f      	ldr	r3, [pc, #188]	; (8004c74 <__kernel_cos+0x1b4>)
 8004bb8:	2000      	movs	r0, #0
 8004bba:	429f      	cmp	r7, r3
 8004bbc:	bfdf      	itttt	le
 8004bbe:	2200      	movle	r2, #0
 8004bc0:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 8004bc4:	4616      	movle	r6, r2
 8004bc6:	461f      	movle	r7, r3
 8004bc8:	bfc4      	itt	gt
 8004bca:	2600      	movgt	r6, #0
 8004bcc:	4f2a      	ldrgt	r7, [pc, #168]	; (8004c78 <__kernel_cos+0x1b8>)
 8004bce:	4632      	mov	r2, r6
 8004bd0:	463b      	mov	r3, r7
 8004bd2:	4927      	ldr	r1, [pc, #156]	; (8004c70 <__kernel_cos+0x1b0>)
 8004bd4:	f7fd fc18 	bl	8002408 <__aeabi_dsub>
 8004bd8:	2200      	movs	r2, #0
 8004bda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004bde:	4b23      	ldr	r3, [pc, #140]	; (8004c6c <__kernel_cos+0x1ac>)
 8004be0:	4640      	mov	r0, r8
 8004be2:	4649      	mov	r1, r9
 8004be4:	f7fd fdc4 	bl	8002770 <__aeabi_dmul>
 8004be8:	4632      	mov	r2, r6
 8004bea:	463b      	mov	r3, r7
 8004bec:	f7fd fc0c 	bl	8002408 <__aeabi_dsub>
 8004bf0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004bf4:	4606      	mov	r6, r0
 8004bf6:	460f      	mov	r7, r1
 8004bf8:	4640      	mov	r0, r8
 8004bfa:	4649      	mov	r1, r9
 8004bfc:	f7fd fdb8 	bl	8002770 <__aeabi_dmul>
 8004c00:	4652      	mov	r2, sl
 8004c02:	4680      	mov	r8, r0
 8004c04:	4689      	mov	r9, r1
 8004c06:	465b      	mov	r3, fp
 8004c08:	4628      	mov	r0, r5
 8004c0a:	4621      	mov	r1, r4
 8004c0c:	f7fd fdb0 	bl	8002770 <__aeabi_dmul>
 8004c10:	4602      	mov	r2, r0
 8004c12:	460b      	mov	r3, r1
 8004c14:	4640      	mov	r0, r8
 8004c16:	4649      	mov	r1, r9
 8004c18:	f7fd fbf6 	bl	8002408 <__aeabi_dsub>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	460b      	mov	r3, r1
 8004c20:	4630      	mov	r0, r6
 8004c22:	4639      	mov	r1, r7
 8004c24:	f7fd fbf0 	bl	8002408 <__aeabi_dsub>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	460b      	mov	r3, r1
 8004c2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c30:	e7bc      	b.n	8004bac <__kernel_cos+0xec>
 8004c32:	2000      	movs	r0, #0
 8004c34:	490e      	ldr	r1, [pc, #56]	; (8004c70 <__kernel_cos+0x1b0>)
 8004c36:	e7bb      	b.n	8004bb0 <__kernel_cos+0xf0>
 8004c38:	be8838d4 	.word	0xbe8838d4
 8004c3c:	bda8fae9 	.word	0xbda8fae9
 8004c40:	bdb4b1c4 	.word	0xbdb4b1c4
 8004c44:	3e21ee9e 	.word	0x3e21ee9e
 8004c48:	809c52ad 	.word	0x809c52ad
 8004c4c:	3e927e4f 	.word	0x3e927e4f
 8004c50:	19cb1590 	.word	0x19cb1590
 8004c54:	3efa01a0 	.word	0x3efa01a0
 8004c58:	16c15177 	.word	0x16c15177
 8004c5c:	3f56c16c 	.word	0x3f56c16c
 8004c60:	5555554c 	.word	0x5555554c
 8004c64:	3fa55555 	.word	0x3fa55555
 8004c68:	3fd33332 	.word	0x3fd33332
 8004c6c:	3fe00000 	.word	0x3fe00000
 8004c70:	3ff00000 	.word	0x3ff00000
 8004c74:	3fe90000 	.word	0x3fe90000
 8004c78:	3fd20000 	.word	0x3fd20000

08004c7c <__kernel_rem_pio2>:
 8004c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c80:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8004c84:	9306      	str	r3, [sp, #24]
 8004c86:	9101      	str	r1, [sp, #4]
 8004c88:	4bc0      	ldr	r3, [pc, #768]	; (8004f8c <__kernel_rem_pio2+0x310>)
 8004c8a:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8004c8c:	1ed4      	subs	r4, r2, #3
 8004c8e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004c92:	2500      	movs	r5, #0
 8004c94:	9302      	str	r3, [sp, #8]
 8004c96:	9b06      	ldr	r3, [sp, #24]
 8004c98:	900a      	str	r0, [sp, #40]	; 0x28
 8004c9a:	3b01      	subs	r3, #1
 8004c9c:	9308      	str	r3, [sp, #32]
 8004c9e:	2318      	movs	r3, #24
 8004ca0:	fb94 f4f3 	sdiv	r4, r4, r3
 8004ca4:	f06f 0317 	mvn.w	r3, #23
 8004ca8:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8004cac:	fb04 3303 	mla	r3, r4, r3, r3
 8004cb0:	eb03 0a02 	add.w	sl, r3, r2
 8004cb4:	9a08      	ldr	r2, [sp, #32]
 8004cb6:	9b02      	ldr	r3, [sp, #8]
 8004cb8:	1aa7      	subs	r7, r4, r2
 8004cba:	eb03 0802 	add.w	r8, r3, r2
 8004cbe:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	ae20      	add	r6, sp, #128	; 0x80
 8004cca:	4545      	cmp	r5, r8
 8004ccc:	dd14      	ble.n	8004cf8 <__kernel_rem_pio2+0x7c>
 8004cce:	2600      	movs	r6, #0
 8004cd0:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8004cd4:	9b02      	ldr	r3, [sp, #8]
 8004cd6:	429e      	cmp	r6, r3
 8004cd8:	dc39      	bgt.n	8004d4e <__kernel_rem_pio2+0xd2>
 8004cda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cdc:	f04f 0800 	mov.w	r8, #0
 8004ce0:	3b08      	subs	r3, #8
 8004ce2:	9304      	str	r3, [sp, #16]
 8004ce4:	9b06      	ldr	r3, [sp, #24]
 8004ce6:	f04f 0900 	mov.w	r9, #0
 8004cea:	199d      	adds	r5, r3, r6
 8004cec:	ab22      	add	r3, sp, #136	; 0x88
 8004cee:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8004cf2:	9309      	str	r3, [sp, #36]	; 0x24
 8004cf4:	2700      	movs	r7, #0
 8004cf6:	e023      	b.n	8004d40 <__kernel_rem_pio2+0xc4>
 8004cf8:	42ef      	cmn	r7, r5
 8004cfa:	d40b      	bmi.n	8004d14 <__kernel_rem_pio2+0x98>
 8004cfc:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8004d00:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004d04:	f7fd fcce 	bl	80026a4 <__aeabi_i2d>
 8004d08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d0c:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 8004d10:	3501      	adds	r5, #1
 8004d12:	e7da      	b.n	8004cca <__kernel_rem_pio2+0x4e>
 8004d14:	4610      	mov	r0, r2
 8004d16:	4619      	mov	r1, r3
 8004d18:	e7f8      	b.n	8004d0c <__kernel_rem_pio2+0x90>
 8004d1a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004d1c:	9d04      	ldr	r5, [sp, #16]
 8004d1e:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8004d22:	9109      	str	r1, [sp, #36]	; 0x24
 8004d24:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 8004d28:	9504      	str	r5, [sp, #16]
 8004d2a:	f7fd fd21 	bl	8002770 <__aeabi_dmul>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	460b      	mov	r3, r1
 8004d32:	4640      	mov	r0, r8
 8004d34:	4649      	mov	r1, r9
 8004d36:	f7fd fb69 	bl	800240c <__adddf3>
 8004d3a:	4680      	mov	r8, r0
 8004d3c:	4689      	mov	r9, r1
 8004d3e:	3701      	adds	r7, #1
 8004d40:	9b08      	ldr	r3, [sp, #32]
 8004d42:	429f      	cmp	r7, r3
 8004d44:	dde9      	ble.n	8004d1a <__kernel_rem_pio2+0x9e>
 8004d46:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 8004d4a:	3601      	adds	r6, #1
 8004d4c:	e7c2      	b.n	8004cd4 <__kernel_rem_pio2+0x58>
 8004d4e:	9b02      	ldr	r3, [sp, #8]
 8004d50:	aa0e      	add	r2, sp, #56	; 0x38
 8004d52:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004d56:	930d      	str	r3, [sp, #52]	; 0x34
 8004d58:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8004d5a:	9f02      	ldr	r7, [sp, #8]
 8004d5c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004d60:	930c      	str	r3, [sp, #48]	; 0x30
 8004d62:	2600      	movs	r6, #0
 8004d64:	ab9a      	add	r3, sp, #616	; 0x268
 8004d66:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 8004d6a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004d6e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004d72:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8004d76:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d7a:	9309      	str	r3, [sp, #36]	; 0x24
 8004d7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d7e:	ab9a      	add	r3, sp, #616	; 0x268
 8004d80:	4413      	add	r3, r2
 8004d82:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 8004d86:	1bbb      	subs	r3, r7, r6
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	dc70      	bgt.n	8004e6e <__kernel_rem_pio2+0x1f2>
 8004d8c:	4652      	mov	r2, sl
 8004d8e:	4640      	mov	r0, r8
 8004d90:	4649      	mov	r1, r9
 8004d92:	f000 fc09 	bl	80055a8 <scalbn>
 8004d96:	2200      	movs	r2, #0
 8004d98:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8004d9c:	4604      	mov	r4, r0
 8004d9e:	460d      	mov	r5, r1
 8004da0:	f7fd fce6 	bl	8002770 <__aeabi_dmul>
 8004da4:	f000 fb78 	bl	8005498 <floor>
 8004da8:	2200      	movs	r2, #0
 8004daa:	4b79      	ldr	r3, [pc, #484]	; (8004f90 <__kernel_rem_pio2+0x314>)
 8004dac:	f7fd fce0 	bl	8002770 <__aeabi_dmul>
 8004db0:	4602      	mov	r2, r0
 8004db2:	460b      	mov	r3, r1
 8004db4:	4620      	mov	r0, r4
 8004db6:	4629      	mov	r1, r5
 8004db8:	f7fd fb26 	bl	8002408 <__aeabi_dsub>
 8004dbc:	460d      	mov	r5, r1
 8004dbe:	4604      	mov	r4, r0
 8004dc0:	f7fd ff86 	bl	8002cd0 <__aeabi_d2iz>
 8004dc4:	9004      	str	r0, [sp, #16]
 8004dc6:	f7fd fc6d 	bl	80026a4 <__aeabi_i2d>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	460b      	mov	r3, r1
 8004dce:	4620      	mov	r0, r4
 8004dd0:	4629      	mov	r1, r5
 8004dd2:	f7fd fb19 	bl	8002408 <__aeabi_dsub>
 8004dd6:	f1ba 0f00 	cmp.w	sl, #0
 8004dda:	4680      	mov	r8, r0
 8004ddc:	4689      	mov	r9, r1
 8004dde:	dd6b      	ble.n	8004eb8 <__kernel_rem_pio2+0x23c>
 8004de0:	1e7a      	subs	r2, r7, #1
 8004de2:	ab0e      	add	r3, sp, #56	; 0x38
 8004de4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8004de8:	f1ca 0118 	rsb	r1, sl, #24
 8004dec:	9c04      	ldr	r4, [sp, #16]
 8004dee:	fa40 f301 	asr.w	r3, r0, r1
 8004df2:	441c      	add	r4, r3
 8004df4:	408b      	lsls	r3, r1
 8004df6:	1ac0      	subs	r0, r0, r3
 8004df8:	ab0e      	add	r3, sp, #56	; 0x38
 8004dfa:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8004dfe:	f1ca 0317 	rsb	r3, sl, #23
 8004e02:	9404      	str	r4, [sp, #16]
 8004e04:	fa40 fb03 	asr.w	fp, r0, r3
 8004e08:	f1bb 0f00 	cmp.w	fp, #0
 8004e0c:	dd62      	ble.n	8004ed4 <__kernel_rem_pio2+0x258>
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8004e14:	4614      	mov	r4, r2
 8004e16:	9b04      	ldr	r3, [sp, #16]
 8004e18:	3301      	adds	r3, #1
 8004e1a:	9304      	str	r3, [sp, #16]
 8004e1c:	4297      	cmp	r7, r2
 8004e1e:	f300 8088 	bgt.w	8004f32 <__kernel_rem_pio2+0x2b6>
 8004e22:	f1ba 0f00 	cmp.w	sl, #0
 8004e26:	dd07      	ble.n	8004e38 <__kernel_rem_pio2+0x1bc>
 8004e28:	f1ba 0f01 	cmp.w	sl, #1
 8004e2c:	f000 8095 	beq.w	8004f5a <__kernel_rem_pio2+0x2de>
 8004e30:	f1ba 0f02 	cmp.w	sl, #2
 8004e34:	f000 809b 	beq.w	8004f6e <__kernel_rem_pio2+0x2f2>
 8004e38:	f1bb 0f02 	cmp.w	fp, #2
 8004e3c:	d14a      	bne.n	8004ed4 <__kernel_rem_pio2+0x258>
 8004e3e:	4642      	mov	r2, r8
 8004e40:	464b      	mov	r3, r9
 8004e42:	2000      	movs	r0, #0
 8004e44:	4953      	ldr	r1, [pc, #332]	; (8004f94 <__kernel_rem_pio2+0x318>)
 8004e46:	f7fd fadf 	bl	8002408 <__aeabi_dsub>
 8004e4a:	4680      	mov	r8, r0
 8004e4c:	4689      	mov	r9, r1
 8004e4e:	2c00      	cmp	r4, #0
 8004e50:	d040      	beq.n	8004ed4 <__kernel_rem_pio2+0x258>
 8004e52:	4652      	mov	r2, sl
 8004e54:	2000      	movs	r0, #0
 8004e56:	494f      	ldr	r1, [pc, #316]	; (8004f94 <__kernel_rem_pio2+0x318>)
 8004e58:	f000 fba6 	bl	80055a8 <scalbn>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	460b      	mov	r3, r1
 8004e60:	4640      	mov	r0, r8
 8004e62:	4649      	mov	r1, r9
 8004e64:	f7fd fad0 	bl	8002408 <__aeabi_dsub>
 8004e68:	4680      	mov	r8, r0
 8004e6a:	4689      	mov	r9, r1
 8004e6c:	e032      	b.n	8004ed4 <__kernel_rem_pio2+0x258>
 8004e6e:	2200      	movs	r2, #0
 8004e70:	4b49      	ldr	r3, [pc, #292]	; (8004f98 <__kernel_rem_pio2+0x31c>)
 8004e72:	4640      	mov	r0, r8
 8004e74:	4649      	mov	r1, r9
 8004e76:	f7fd fc7b 	bl	8002770 <__aeabi_dmul>
 8004e7a:	f7fd ff29 	bl	8002cd0 <__aeabi_d2iz>
 8004e7e:	f7fd fc11 	bl	80026a4 <__aeabi_i2d>
 8004e82:	2200      	movs	r2, #0
 8004e84:	4b45      	ldr	r3, [pc, #276]	; (8004f9c <__kernel_rem_pio2+0x320>)
 8004e86:	4604      	mov	r4, r0
 8004e88:	460d      	mov	r5, r1
 8004e8a:	f7fd fc71 	bl	8002770 <__aeabi_dmul>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	460b      	mov	r3, r1
 8004e92:	4640      	mov	r0, r8
 8004e94:	4649      	mov	r1, r9
 8004e96:	f7fd fab7 	bl	8002408 <__aeabi_dsub>
 8004e9a:	f7fd ff19 	bl	8002cd0 <__aeabi_d2iz>
 8004e9e:	ab0e      	add	r3, sp, #56	; 0x38
 8004ea0:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8004ea4:	4629      	mov	r1, r5
 8004ea6:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8004eaa:	4620      	mov	r0, r4
 8004eac:	f7fd faae 	bl	800240c <__adddf3>
 8004eb0:	3601      	adds	r6, #1
 8004eb2:	4680      	mov	r8, r0
 8004eb4:	4689      	mov	r9, r1
 8004eb6:	e766      	b.n	8004d86 <__kernel_rem_pio2+0x10a>
 8004eb8:	d106      	bne.n	8004ec8 <__kernel_rem_pio2+0x24c>
 8004eba:	1e7b      	subs	r3, r7, #1
 8004ebc:	aa0e      	add	r2, sp, #56	; 0x38
 8004ebe:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004ec2:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8004ec6:	e79f      	b.n	8004e08 <__kernel_rem_pio2+0x18c>
 8004ec8:	2200      	movs	r2, #0
 8004eca:	4b35      	ldr	r3, [pc, #212]	; (8004fa0 <__kernel_rem_pio2+0x324>)
 8004ecc:	f7fd fed6 	bl	8002c7c <__aeabi_dcmpge>
 8004ed0:	bb60      	cbnz	r0, 8004f2c <__kernel_rem_pio2+0x2b0>
 8004ed2:	4683      	mov	fp, r0
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	4640      	mov	r0, r8
 8004eda:	4649      	mov	r1, r9
 8004edc:	f7fd feb0 	bl	8002c40 <__aeabi_dcmpeq>
 8004ee0:	2800      	cmp	r0, #0
 8004ee2:	f000 80c4 	beq.w	800506e <__kernel_rem_pio2+0x3f2>
 8004ee6:	1e7c      	subs	r4, r7, #1
 8004ee8:	4623      	mov	r3, r4
 8004eea:	2200      	movs	r2, #0
 8004eec:	9902      	ldr	r1, [sp, #8]
 8004eee:	428b      	cmp	r3, r1
 8004ef0:	da44      	bge.n	8004f7c <__kernel_rem_pio2+0x300>
 8004ef2:	2a00      	cmp	r2, #0
 8004ef4:	f040 8088 	bne.w	8005008 <__kernel_rem_pio2+0x38c>
 8004ef8:	2401      	movs	r4, #1
 8004efa:	f06f 0203 	mvn.w	r2, #3
 8004efe:	fb02 f304 	mul.w	r3, r2, r4
 8004f02:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004f04:	58cb      	ldr	r3, [r1, r3]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d03e      	beq.n	8004f88 <__kernel_rem_pio2+0x30c>
 8004f0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f0c:	aa9a      	add	r2, sp, #616	; 0x268
 8004f0e:	4413      	add	r3, r2
 8004f10:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 8004f14:	9b06      	ldr	r3, [sp, #24]
 8004f16:	1c7e      	adds	r6, r7, #1
 8004f18:	19dd      	adds	r5, r3, r7
 8004f1a:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8004f1e:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 8004f22:	443c      	add	r4, r7
 8004f24:	42a6      	cmp	r6, r4
 8004f26:	dd3d      	ble.n	8004fa4 <__kernel_rem_pio2+0x328>
 8004f28:	4627      	mov	r7, r4
 8004f2a:	e71a      	b.n	8004d62 <__kernel_rem_pio2+0xe6>
 8004f2c:	f04f 0b02 	mov.w	fp, #2
 8004f30:	e76d      	b.n	8004e0e <__kernel_rem_pio2+0x192>
 8004f32:	ab0e      	add	r3, sp, #56	; 0x38
 8004f34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f38:	b94c      	cbnz	r4, 8004f4e <__kernel_rem_pio2+0x2d2>
 8004f3a:	b12b      	cbz	r3, 8004f48 <__kernel_rem_pio2+0x2cc>
 8004f3c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8004f40:	a80e      	add	r0, sp, #56	; 0x38
 8004f42:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8004f46:	2301      	movs	r3, #1
 8004f48:	3201      	adds	r2, #1
 8004f4a:	461c      	mov	r4, r3
 8004f4c:	e766      	b.n	8004e1c <__kernel_rem_pio2+0x1a0>
 8004f4e:	1acb      	subs	r3, r1, r3
 8004f50:	a80e      	add	r0, sp, #56	; 0x38
 8004f52:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8004f56:	4623      	mov	r3, r4
 8004f58:	e7f6      	b.n	8004f48 <__kernel_rem_pio2+0x2cc>
 8004f5a:	1e7a      	subs	r2, r7, #1
 8004f5c:	ab0e      	add	r3, sp, #56	; 0x38
 8004f5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f62:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004f66:	a90e      	add	r1, sp, #56	; 0x38
 8004f68:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004f6c:	e764      	b.n	8004e38 <__kernel_rem_pio2+0x1bc>
 8004f6e:	1e7a      	subs	r2, r7, #1
 8004f70:	ab0e      	add	r3, sp, #56	; 0x38
 8004f72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f76:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8004f7a:	e7f4      	b.n	8004f66 <__kernel_rem_pio2+0x2ea>
 8004f7c:	a90e      	add	r1, sp, #56	; 0x38
 8004f7e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004f82:	3b01      	subs	r3, #1
 8004f84:	430a      	orrs	r2, r1
 8004f86:	e7b1      	b.n	8004eec <__kernel_rem_pio2+0x270>
 8004f88:	3401      	adds	r4, #1
 8004f8a:	e7b8      	b.n	8004efe <__kernel_rem_pio2+0x282>
 8004f8c:	08005970 	.word	0x08005970
 8004f90:	40200000 	.word	0x40200000
 8004f94:	3ff00000 	.word	0x3ff00000
 8004f98:	3e700000 	.word	0x3e700000
 8004f9c:	41700000 	.word	0x41700000
 8004fa0:	3fe00000 	.word	0x3fe00000
 8004fa4:	f105 0308 	add.w	r3, r5, #8
 8004fa8:	930b      	str	r3, [sp, #44]	; 0x2c
 8004faa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004fac:	2700      	movs	r7, #0
 8004fae:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004fb2:	f7fd fb77 	bl	80026a4 <__aeabi_i2d>
 8004fb6:	f04f 0800 	mov.w	r8, #0
 8004fba:	f04f 0900 	mov.w	r9, #0
 8004fbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fc0:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8004fc4:	3b08      	subs	r3, #8
 8004fc6:	9304      	str	r3, [sp, #16]
 8004fc8:	f105 0310 	add.w	r3, r5, #16
 8004fcc:	9309      	str	r3, [sp, #36]	; 0x24
 8004fce:	9b08      	ldr	r3, [sp, #32]
 8004fd0:	429f      	cmp	r7, r3
 8004fd2:	dd04      	ble.n	8004fde <__kernel_rem_pio2+0x362>
 8004fd4:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 8004fd8:	3601      	adds	r6, #1
 8004fda:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8004fdc:	e7a2      	b.n	8004f24 <__kernel_rem_pio2+0x2a8>
 8004fde:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004fe0:	9d04      	ldr	r5, [sp, #16]
 8004fe2:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8004fe6:	9109      	str	r1, [sp, #36]	; 0x24
 8004fe8:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 8004fec:	9504      	str	r5, [sp, #16]
 8004fee:	f7fd fbbf 	bl	8002770 <__aeabi_dmul>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	460b      	mov	r3, r1
 8004ff6:	4640      	mov	r0, r8
 8004ff8:	4649      	mov	r1, r9
 8004ffa:	f7fd fa07 	bl	800240c <__adddf3>
 8004ffe:	3701      	adds	r7, #1
 8005000:	4680      	mov	r8, r0
 8005002:	4689      	mov	r9, r1
 8005004:	e7e3      	b.n	8004fce <__kernel_rem_pio2+0x352>
 8005006:	3c01      	subs	r4, #1
 8005008:	ab0e      	add	r3, sp, #56	; 0x38
 800500a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800500e:	f1aa 0a18 	sub.w	sl, sl, #24
 8005012:	2b00      	cmp	r3, #0
 8005014:	d0f7      	beq.n	8005006 <__kernel_rem_pio2+0x38a>
 8005016:	4652      	mov	r2, sl
 8005018:	2000      	movs	r0, #0
 800501a:	49b5      	ldr	r1, [pc, #724]	; (80052f0 <__kernel_rem_pio2+0x674>)
 800501c:	f000 fac4 	bl	80055a8 <scalbn>
 8005020:	4625      	mov	r5, r4
 8005022:	4606      	mov	r6, r0
 8005024:	460f      	mov	r7, r1
 8005026:	f04f 0900 	mov.w	r9, #0
 800502a:	00e3      	lsls	r3, r4, #3
 800502c:	aa9a      	add	r2, sp, #616	; 0x268
 800502e:	eb02 0803 	add.w	r8, r2, r3
 8005032:	f8df a2c4 	ldr.w	sl, [pc, #708]	; 80052f8 <__kernel_rem_pio2+0x67c>
 8005036:	9308      	str	r3, [sp, #32]
 8005038:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 800503c:	2d00      	cmp	r5, #0
 800503e:	da4c      	bge.n	80050da <__kernel_rem_pio2+0x45e>
 8005040:	2500      	movs	r5, #0
 8005042:	f104 5800 	add.w	r8, r4, #536870912	; 0x20000000
 8005046:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 800504a:	f108 38ff 	add.w	r8, r8, #4294967295
 800504e:	1b63      	subs	r3, r4, r5
 8005050:	2b00      	cmp	r3, #0
 8005052:	db71      	blt.n	8005138 <__kernel_rem_pio2+0x4bc>
 8005054:	ab72      	add	r3, sp, #456	; 0x1c8
 8005056:	eba8 0705 	sub.w	r7, r8, r5
 800505a:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800505e:	2200      	movs	r2, #0
 8005060:	2300      	movs	r3, #0
 8005062:	f8df 9298 	ldr.w	r9, [pc, #664]	; 80052fc <__kernel_rem_pio2+0x680>
 8005066:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800506a:	2600      	movs	r6, #0
 800506c:	e059      	b.n	8005122 <__kernel_rem_pio2+0x4a6>
 800506e:	f1ca 0200 	rsb	r2, sl, #0
 8005072:	4640      	mov	r0, r8
 8005074:	4649      	mov	r1, r9
 8005076:	f000 fa97 	bl	80055a8 <scalbn>
 800507a:	2200      	movs	r2, #0
 800507c:	4b9d      	ldr	r3, [pc, #628]	; (80052f4 <__kernel_rem_pio2+0x678>)
 800507e:	4604      	mov	r4, r0
 8005080:	460d      	mov	r5, r1
 8005082:	f7fd fdfb 	bl	8002c7c <__aeabi_dcmpge>
 8005086:	b1f8      	cbz	r0, 80050c8 <__kernel_rem_pio2+0x44c>
 8005088:	2200      	movs	r2, #0
 800508a:	4b9b      	ldr	r3, [pc, #620]	; (80052f8 <__kernel_rem_pio2+0x67c>)
 800508c:	4620      	mov	r0, r4
 800508e:	4629      	mov	r1, r5
 8005090:	f7fd fb6e 	bl	8002770 <__aeabi_dmul>
 8005094:	f7fd fe1c 	bl	8002cd0 <__aeabi_d2iz>
 8005098:	4606      	mov	r6, r0
 800509a:	f7fd fb03 	bl	80026a4 <__aeabi_i2d>
 800509e:	2200      	movs	r2, #0
 80050a0:	4b94      	ldr	r3, [pc, #592]	; (80052f4 <__kernel_rem_pio2+0x678>)
 80050a2:	f7fd fb65 	bl	8002770 <__aeabi_dmul>
 80050a6:	460b      	mov	r3, r1
 80050a8:	4602      	mov	r2, r0
 80050aa:	4629      	mov	r1, r5
 80050ac:	4620      	mov	r0, r4
 80050ae:	f7fd f9ab 	bl	8002408 <__aeabi_dsub>
 80050b2:	f7fd fe0d 	bl	8002cd0 <__aeabi_d2iz>
 80050b6:	1c7c      	adds	r4, r7, #1
 80050b8:	ab0e      	add	r3, sp, #56	; 0x38
 80050ba:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80050be:	f10a 0a18 	add.w	sl, sl, #24
 80050c2:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 80050c6:	e7a6      	b.n	8005016 <__kernel_rem_pio2+0x39a>
 80050c8:	4620      	mov	r0, r4
 80050ca:	4629      	mov	r1, r5
 80050cc:	f7fd fe00 	bl	8002cd0 <__aeabi_d2iz>
 80050d0:	ab0e      	add	r3, sp, #56	; 0x38
 80050d2:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80050d6:	463c      	mov	r4, r7
 80050d8:	e79d      	b.n	8005016 <__kernel_rem_pio2+0x39a>
 80050da:	ab0e      	add	r3, sp, #56	; 0x38
 80050dc:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80050e0:	f7fd fae0 	bl	80026a4 <__aeabi_i2d>
 80050e4:	4632      	mov	r2, r6
 80050e6:	463b      	mov	r3, r7
 80050e8:	f7fd fb42 	bl	8002770 <__aeabi_dmul>
 80050ec:	464a      	mov	r2, r9
 80050ee:	e968 0102 	strd	r0, r1, [r8, #-8]!
 80050f2:	4653      	mov	r3, sl
 80050f4:	4630      	mov	r0, r6
 80050f6:	4639      	mov	r1, r7
 80050f8:	f7fd fb3a 	bl	8002770 <__aeabi_dmul>
 80050fc:	3d01      	subs	r5, #1
 80050fe:	4606      	mov	r6, r0
 8005100:	460f      	mov	r7, r1
 8005102:	e79b      	b.n	800503c <__kernel_rem_pio2+0x3c0>
 8005104:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
 8005108:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800510c:	f7fd fb30 	bl	8002770 <__aeabi_dmul>
 8005110:	4602      	mov	r2, r0
 8005112:	460b      	mov	r3, r1
 8005114:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005118:	f7fd f978 	bl	800240c <__adddf3>
 800511c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005120:	3601      	adds	r6, #1
 8005122:	9b02      	ldr	r3, [sp, #8]
 8005124:	429e      	cmp	r6, r3
 8005126:	dc01      	bgt.n	800512c <__kernel_rem_pio2+0x4b0>
 8005128:	42ae      	cmp	r6, r5
 800512a:	ddeb      	ble.n	8005104 <__kernel_rem_pio2+0x488>
 800512c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005130:	3501      	adds	r5, #1
 8005132:	e9ea 2302 	strd	r2, r3, [sl, #8]!
 8005136:	e78a      	b.n	800504e <__kernel_rem_pio2+0x3d2>
 8005138:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800513a:	2b03      	cmp	r3, #3
 800513c:	d86c      	bhi.n	8005218 <__kernel_rem_pio2+0x59c>
 800513e:	e8df f003 	tbb	[pc, r3]
 8005142:	2c58      	.short	0x2c58
 8005144:	022c      	.short	0x022c
 8005146:	9a08      	ldr	r2, [sp, #32]
 8005148:	ab4a      	add	r3, sp, #296	; 0x128
 800514a:	189d      	adds	r5, r3, r2
 800514c:	46aa      	mov	sl, r5
 800514e:	4626      	mov	r6, r4
 8005150:	2e00      	cmp	r6, #0
 8005152:	f300 8088 	bgt.w	8005266 <__kernel_rem_pio2+0x5ea>
 8005156:	46a2      	mov	sl, r4
 8005158:	f1ba 0f01 	cmp.w	sl, #1
 800515c:	f300 80a1 	bgt.w	80052a2 <__kernel_rem_pio2+0x626>
 8005160:	2700      	movs	r7, #0
 8005162:	463e      	mov	r6, r7
 8005164:	9d08      	ldr	r5, [sp, #32]
 8005166:	ab4a      	add	r3, sp, #296	; 0x128
 8005168:	3508      	adds	r5, #8
 800516a:	441d      	add	r5, r3
 800516c:	2c01      	cmp	r4, #1
 800516e:	f300 80b5 	bgt.w	80052dc <__kernel_rem_pio2+0x660>
 8005172:	f1bb 0f00 	cmp.w	fp, #0
 8005176:	f040 80c3 	bne.w	8005300 <__kernel_rem_pio2+0x684>
 800517a:	9901      	ldr	r1, [sp, #4]
 800517c:	ab4a      	add	r3, sp, #296	; 0x128
 800517e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005182:	e9c1 2300 	strd	r2, r3, [r1]
 8005186:	ab4c      	add	r3, sp, #304	; 0x130
 8005188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800518c:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8005190:	463a      	mov	r2, r7
 8005192:	4633      	mov	r3, r6
 8005194:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8005198:	e03e      	b.n	8005218 <__kernel_rem_pio2+0x59c>
 800519a:	f04f 0e00 	mov.w	lr, #0
 800519e:	4626      	mov	r6, r4
 80051a0:	4677      	mov	r7, lr
 80051a2:	9d08      	ldr	r5, [sp, #32]
 80051a4:	ab4a      	add	r3, sp, #296	; 0x128
 80051a6:	3508      	adds	r5, #8
 80051a8:	441d      	add	r5, r3
 80051aa:	2e00      	cmp	r6, #0
 80051ac:	da45      	bge.n	800523a <__kernel_rem_pio2+0x5be>
 80051ae:	f1bb 0f00 	cmp.w	fp, #0
 80051b2:	d04c      	beq.n	800524e <__kernel_rem_pio2+0x5d2>
 80051b4:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 80051b8:	4672      	mov	r2, lr
 80051ba:	460b      	mov	r3, r1
 80051bc:	9901      	ldr	r1, [sp, #4]
 80051be:	2601      	movs	r6, #1
 80051c0:	e9c1 2300 	strd	r2, r3, [r1]
 80051c4:	a94a      	add	r1, sp, #296	; 0x128
 80051c6:	4672      	mov	r2, lr
 80051c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80051cc:	463b      	mov	r3, r7
 80051ce:	f7fd f91b 	bl	8002408 <__aeabi_dsub>
 80051d2:	4686      	mov	lr, r0
 80051d4:	460f      	mov	r7, r1
 80051d6:	ad4a      	add	r5, sp, #296	; 0x128
 80051d8:	42b4      	cmp	r4, r6
 80051da:	da3a      	bge.n	8005252 <__kernel_rem_pio2+0x5d6>
 80051dc:	f1bb 0f00 	cmp.w	fp, #0
 80051e0:	d001      	beq.n	80051e6 <__kernel_rem_pio2+0x56a>
 80051e2:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80051e6:	4672      	mov	r2, lr
 80051e8:	463b      	mov	r3, r7
 80051ea:	9901      	ldr	r1, [sp, #4]
 80051ec:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80051f0:	e012      	b.n	8005218 <__kernel_rem_pio2+0x59c>
 80051f2:	2700      	movs	r7, #0
 80051f4:	463d      	mov	r5, r7
 80051f6:	9b08      	ldr	r3, [sp, #32]
 80051f8:	aa9a      	add	r2, sp, #616	; 0x268
 80051fa:	4413      	add	r3, r2
 80051fc:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 8005200:	2c00      	cmp	r4, #0
 8005202:	da10      	bge.n	8005226 <__kernel_rem_pio2+0x5aa>
 8005204:	f1bb 0f00 	cmp.w	fp, #0
 8005208:	d001      	beq.n	800520e <__kernel_rem_pio2+0x592>
 800520a:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800520e:	463a      	mov	r2, r7
 8005210:	462b      	mov	r3, r5
 8005212:	9901      	ldr	r1, [sp, #4]
 8005214:	e9c1 2300 	strd	r2, r3, [r1]
 8005218:	9b04      	ldr	r3, [sp, #16]
 800521a:	f003 0007 	and.w	r0, r3, #7
 800521e:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8005222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005226:	4638      	mov	r0, r7
 8005228:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800522c:	4629      	mov	r1, r5
 800522e:	f7fd f8ed 	bl	800240c <__adddf3>
 8005232:	3c01      	subs	r4, #1
 8005234:	4607      	mov	r7, r0
 8005236:	460d      	mov	r5, r1
 8005238:	e7e2      	b.n	8005200 <__kernel_rem_pio2+0x584>
 800523a:	4670      	mov	r0, lr
 800523c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8005240:	4639      	mov	r1, r7
 8005242:	f7fd f8e3 	bl	800240c <__adddf3>
 8005246:	3e01      	subs	r6, #1
 8005248:	4686      	mov	lr, r0
 800524a:	460f      	mov	r7, r1
 800524c:	e7ad      	b.n	80051aa <__kernel_rem_pio2+0x52e>
 800524e:	4639      	mov	r1, r7
 8005250:	e7b2      	b.n	80051b8 <__kernel_rem_pio2+0x53c>
 8005252:	4670      	mov	r0, lr
 8005254:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 8005258:	4639      	mov	r1, r7
 800525a:	f7fd f8d7 	bl	800240c <__adddf3>
 800525e:	3601      	adds	r6, #1
 8005260:	4686      	mov	lr, r0
 8005262:	460f      	mov	r7, r1
 8005264:	e7b8      	b.n	80051d8 <__kernel_rem_pio2+0x55c>
 8005266:	e9da 2300 	ldrd	r2, r3, [sl]
 800526a:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 800526e:	4640      	mov	r0, r8
 8005270:	4649      	mov	r1, r9
 8005272:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005276:	f7fd f8c9 	bl	800240c <__adddf3>
 800527a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800527e:	4602      	mov	r2, r0
 8005280:	460b      	mov	r3, r1
 8005282:	4640      	mov	r0, r8
 8005284:	4649      	mov	r1, r9
 8005286:	f7fd f8bf 	bl	8002408 <__aeabi_dsub>
 800528a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800528e:	f7fd f8bd 	bl	800240c <__adddf3>
 8005292:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005296:	e9ca 0100 	strd	r0, r1, [sl]
 800529a:	3e01      	subs	r6, #1
 800529c:	e96a 2302 	strd	r2, r3, [sl, #-8]!
 80052a0:	e756      	b.n	8005150 <__kernel_rem_pio2+0x4d4>
 80052a2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80052a6:	e955 6702 	ldrd	r6, r7, [r5, #-8]
 80052aa:	4630      	mov	r0, r6
 80052ac:	4639      	mov	r1, r7
 80052ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80052b2:	f7fd f8ab 	bl	800240c <__adddf3>
 80052b6:	4602      	mov	r2, r0
 80052b8:	460b      	mov	r3, r1
 80052ba:	4680      	mov	r8, r0
 80052bc:	4689      	mov	r9, r1
 80052be:	4630      	mov	r0, r6
 80052c0:	4639      	mov	r1, r7
 80052c2:	f7fd f8a1 	bl	8002408 <__aeabi_dsub>
 80052c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80052ca:	f7fd f89f 	bl	800240c <__adddf3>
 80052ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80052d2:	e9c5 0100 	strd	r0, r1, [r5]
 80052d6:	e965 8902 	strd	r8, r9, [r5, #-8]!
 80052da:	e73d      	b.n	8005158 <__kernel_rem_pio2+0x4dc>
 80052dc:	4638      	mov	r0, r7
 80052de:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80052e2:	4631      	mov	r1, r6
 80052e4:	f7fd f892 	bl	800240c <__adddf3>
 80052e8:	3c01      	subs	r4, #1
 80052ea:	4607      	mov	r7, r0
 80052ec:	460e      	mov	r6, r1
 80052ee:	e73d      	b.n	800516c <__kernel_rem_pio2+0x4f0>
 80052f0:	3ff00000 	.word	0x3ff00000
 80052f4:	41700000 	.word	0x41700000
 80052f8:	3e700000 	.word	0x3e700000
 80052fc:	08005928 	.word	0x08005928
 8005300:	9a01      	ldr	r2, [sp, #4]
 8005302:	9b4a      	ldr	r3, [sp, #296]	; 0x128
 8005304:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8005308:	6013      	str	r3, [r2, #0]
 800530a:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 800530c:	6117      	str	r7, [r2, #16]
 800530e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005312:	6053      	str	r3, [r2, #4]
 8005314:	9b4c      	ldr	r3, [sp, #304]	; 0x130
 8005316:	6156      	str	r6, [r2, #20]
 8005318:	6093      	str	r3, [r2, #8]
 800531a:	9b4d      	ldr	r3, [sp, #308]	; 0x134
 800531c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005320:	60d3      	str	r3, [r2, #12]
 8005322:	e779      	b.n	8005218 <__kernel_rem_pio2+0x59c>
 8005324:	0000      	movs	r0, r0
	...

08005328 <__kernel_sin>:
 8005328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800532c:	b086      	sub	sp, #24
 800532e:	e9cd 2300 	strd	r2, r3, [sp]
 8005332:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005336:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800533a:	4682      	mov	sl, r0
 800533c:	460c      	mov	r4, r1
 800533e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005340:	da03      	bge.n	800534a <__kernel_sin+0x22>
 8005342:	f7fd fcc5 	bl	8002cd0 <__aeabi_d2iz>
 8005346:	2800      	cmp	r0, #0
 8005348:	d050      	beq.n	80053ec <__kernel_sin+0xc4>
 800534a:	4652      	mov	r2, sl
 800534c:	4623      	mov	r3, r4
 800534e:	4650      	mov	r0, sl
 8005350:	4621      	mov	r1, r4
 8005352:	f7fd fa0d 	bl	8002770 <__aeabi_dmul>
 8005356:	4606      	mov	r6, r0
 8005358:	460f      	mov	r7, r1
 800535a:	4602      	mov	r2, r0
 800535c:	460b      	mov	r3, r1
 800535e:	4650      	mov	r0, sl
 8005360:	4621      	mov	r1, r4
 8005362:	f7fd fa05 	bl	8002770 <__aeabi_dmul>
 8005366:	a33e      	add	r3, pc, #248	; (adr r3, 8005460 <__kernel_sin+0x138>)
 8005368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800536c:	4680      	mov	r8, r0
 800536e:	4689      	mov	r9, r1
 8005370:	4630      	mov	r0, r6
 8005372:	4639      	mov	r1, r7
 8005374:	f7fd f9fc 	bl	8002770 <__aeabi_dmul>
 8005378:	a33b      	add	r3, pc, #236	; (adr r3, 8005468 <__kernel_sin+0x140>)
 800537a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800537e:	f7fd f843 	bl	8002408 <__aeabi_dsub>
 8005382:	4632      	mov	r2, r6
 8005384:	463b      	mov	r3, r7
 8005386:	f7fd f9f3 	bl	8002770 <__aeabi_dmul>
 800538a:	a339      	add	r3, pc, #228	; (adr r3, 8005470 <__kernel_sin+0x148>)
 800538c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005390:	f7fd f83c 	bl	800240c <__adddf3>
 8005394:	4632      	mov	r2, r6
 8005396:	463b      	mov	r3, r7
 8005398:	f7fd f9ea 	bl	8002770 <__aeabi_dmul>
 800539c:	a336      	add	r3, pc, #216	; (adr r3, 8005478 <__kernel_sin+0x150>)
 800539e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a2:	f7fd f831 	bl	8002408 <__aeabi_dsub>
 80053a6:	4632      	mov	r2, r6
 80053a8:	463b      	mov	r3, r7
 80053aa:	f7fd f9e1 	bl	8002770 <__aeabi_dmul>
 80053ae:	a334      	add	r3, pc, #208	; (adr r3, 8005480 <__kernel_sin+0x158>)
 80053b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b4:	f7fd f82a 	bl	800240c <__adddf3>
 80053b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80053bc:	b9dd      	cbnz	r5, 80053f6 <__kernel_sin+0xce>
 80053be:	4602      	mov	r2, r0
 80053c0:	460b      	mov	r3, r1
 80053c2:	4630      	mov	r0, r6
 80053c4:	4639      	mov	r1, r7
 80053c6:	f7fd f9d3 	bl	8002770 <__aeabi_dmul>
 80053ca:	a32f      	add	r3, pc, #188	; (adr r3, 8005488 <__kernel_sin+0x160>)
 80053cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d0:	f7fd f81a 	bl	8002408 <__aeabi_dsub>
 80053d4:	4642      	mov	r2, r8
 80053d6:	464b      	mov	r3, r9
 80053d8:	f7fd f9ca 	bl	8002770 <__aeabi_dmul>
 80053dc:	4602      	mov	r2, r0
 80053de:	460b      	mov	r3, r1
 80053e0:	4650      	mov	r0, sl
 80053e2:	4621      	mov	r1, r4
 80053e4:	f7fd f812 	bl	800240c <__adddf3>
 80053e8:	4682      	mov	sl, r0
 80053ea:	460c      	mov	r4, r1
 80053ec:	4650      	mov	r0, sl
 80053ee:	4621      	mov	r1, r4
 80053f0:	b006      	add	sp, #24
 80053f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053f6:	2200      	movs	r2, #0
 80053f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80053fc:	4b24      	ldr	r3, [pc, #144]	; (8005490 <__kernel_sin+0x168>)
 80053fe:	f7fd f9b7 	bl	8002770 <__aeabi_dmul>
 8005402:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005406:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800540a:	4640      	mov	r0, r8
 800540c:	4649      	mov	r1, r9
 800540e:	f7fd f9af 	bl	8002770 <__aeabi_dmul>
 8005412:	4602      	mov	r2, r0
 8005414:	460b      	mov	r3, r1
 8005416:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800541a:	f7fc fff5 	bl	8002408 <__aeabi_dsub>
 800541e:	4632      	mov	r2, r6
 8005420:	463b      	mov	r3, r7
 8005422:	f7fd f9a5 	bl	8002770 <__aeabi_dmul>
 8005426:	e9dd 2300 	ldrd	r2, r3, [sp]
 800542a:	f7fc ffed 	bl	8002408 <__aeabi_dsub>
 800542e:	a316      	add	r3, pc, #88	; (adr r3, 8005488 <__kernel_sin+0x160>)
 8005430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005434:	4606      	mov	r6, r0
 8005436:	460f      	mov	r7, r1
 8005438:	4640      	mov	r0, r8
 800543a:	4649      	mov	r1, r9
 800543c:	f7fd f998 	bl	8002770 <__aeabi_dmul>
 8005440:	4602      	mov	r2, r0
 8005442:	460b      	mov	r3, r1
 8005444:	4630      	mov	r0, r6
 8005446:	4639      	mov	r1, r7
 8005448:	f7fc ffe0 	bl	800240c <__adddf3>
 800544c:	4602      	mov	r2, r0
 800544e:	460b      	mov	r3, r1
 8005450:	4650      	mov	r0, sl
 8005452:	4621      	mov	r1, r4
 8005454:	f7fc ffd8 	bl	8002408 <__aeabi_dsub>
 8005458:	e7c6      	b.n	80053e8 <__kernel_sin+0xc0>
 800545a:	bf00      	nop
 800545c:	f3af 8000 	nop.w
 8005460:	5acfd57c 	.word	0x5acfd57c
 8005464:	3de5d93a 	.word	0x3de5d93a
 8005468:	8a2b9ceb 	.word	0x8a2b9ceb
 800546c:	3e5ae5e6 	.word	0x3e5ae5e6
 8005470:	57b1fe7d 	.word	0x57b1fe7d
 8005474:	3ec71de3 	.word	0x3ec71de3
 8005478:	19c161d5 	.word	0x19c161d5
 800547c:	3f2a01a0 	.word	0x3f2a01a0
 8005480:	1110f8a6 	.word	0x1110f8a6
 8005484:	3f811111 	.word	0x3f811111
 8005488:	55555549 	.word	0x55555549
 800548c:	3fc55555 	.word	0x3fc55555
 8005490:	3fe00000 	.word	0x3fe00000
 8005494:	00000000 	.word	0x00000000

08005498 <floor>:
 8005498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800549c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 80054a0:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 80054a4:	2e13      	cmp	r6, #19
 80054a6:	4607      	mov	r7, r0
 80054a8:	460b      	mov	r3, r1
 80054aa:	460c      	mov	r4, r1
 80054ac:	4605      	mov	r5, r0
 80054ae:	dc35      	bgt.n	800551c <floor+0x84>
 80054b0:	2e00      	cmp	r6, #0
 80054b2:	da16      	bge.n	80054e2 <floor+0x4a>
 80054b4:	a336      	add	r3, pc, #216	; (adr r3, 8005590 <floor+0xf8>)
 80054b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ba:	f7fc ffa7 	bl	800240c <__adddf3>
 80054be:	2200      	movs	r2, #0
 80054c0:	2300      	movs	r3, #0
 80054c2:	f7fd fbe5 	bl	8002c90 <__aeabi_dcmpgt>
 80054c6:	b148      	cbz	r0, 80054dc <floor+0x44>
 80054c8:	2c00      	cmp	r4, #0
 80054ca:	da5c      	bge.n	8005586 <floor+0xee>
 80054cc:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80054d0:	433b      	orrs	r3, r7
 80054d2:	4b31      	ldr	r3, [pc, #196]	; (8005598 <floor+0x100>)
 80054d4:	f04f 0500 	mov.w	r5, #0
 80054d8:	bf18      	it	ne
 80054da:	461c      	movne	r4, r3
 80054dc:	4623      	mov	r3, r4
 80054de:	462f      	mov	r7, r5
 80054e0:	e027      	b.n	8005532 <floor+0x9a>
 80054e2:	4a2e      	ldr	r2, [pc, #184]	; (800559c <floor+0x104>)
 80054e4:	fa42 f806 	asr.w	r8, r2, r6
 80054e8:	ea01 0208 	and.w	r2, r1, r8
 80054ec:	4302      	orrs	r2, r0
 80054ee:	d020      	beq.n	8005532 <floor+0x9a>
 80054f0:	a327      	add	r3, pc, #156	; (adr r3, 8005590 <floor+0xf8>)
 80054f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f6:	f7fc ff89 	bl	800240c <__adddf3>
 80054fa:	2200      	movs	r2, #0
 80054fc:	2300      	movs	r3, #0
 80054fe:	f7fd fbc7 	bl	8002c90 <__aeabi_dcmpgt>
 8005502:	2800      	cmp	r0, #0
 8005504:	d0ea      	beq.n	80054dc <floor+0x44>
 8005506:	2c00      	cmp	r4, #0
 8005508:	bfbe      	ittt	lt
 800550a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800550e:	fa43 f606 	asrlt.w	r6, r3, r6
 8005512:	19a4      	addlt	r4, r4, r6
 8005514:	ea24 0408 	bic.w	r4, r4, r8
 8005518:	2500      	movs	r5, #0
 800551a:	e7df      	b.n	80054dc <floor+0x44>
 800551c:	2e33      	cmp	r6, #51	; 0x33
 800551e:	dd0c      	ble.n	800553a <floor+0xa2>
 8005520:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005524:	d105      	bne.n	8005532 <floor+0x9a>
 8005526:	460b      	mov	r3, r1
 8005528:	4602      	mov	r2, r0
 800552a:	f7fc ff6f 	bl	800240c <__adddf3>
 800552e:	4607      	mov	r7, r0
 8005530:	460b      	mov	r3, r1
 8005532:	4638      	mov	r0, r7
 8005534:	4619      	mov	r1, r3
 8005536:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800553a:	f04f 32ff 	mov.w	r2, #4294967295
 800553e:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8005542:	fa22 f808 	lsr.w	r8, r2, r8
 8005546:	ea10 0f08 	tst.w	r0, r8
 800554a:	d0f2      	beq.n	8005532 <floor+0x9a>
 800554c:	a310      	add	r3, pc, #64	; (adr r3, 8005590 <floor+0xf8>)
 800554e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005552:	f7fc ff5b 	bl	800240c <__adddf3>
 8005556:	2200      	movs	r2, #0
 8005558:	2300      	movs	r3, #0
 800555a:	f7fd fb99 	bl	8002c90 <__aeabi_dcmpgt>
 800555e:	2800      	cmp	r0, #0
 8005560:	d0bc      	beq.n	80054dc <floor+0x44>
 8005562:	2c00      	cmp	r4, #0
 8005564:	da02      	bge.n	800556c <floor+0xd4>
 8005566:	2e14      	cmp	r6, #20
 8005568:	d103      	bne.n	8005572 <floor+0xda>
 800556a:	3401      	adds	r4, #1
 800556c:	ea25 0508 	bic.w	r5, r5, r8
 8005570:	e7b4      	b.n	80054dc <floor+0x44>
 8005572:	2301      	movs	r3, #1
 8005574:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005578:	fa03 f606 	lsl.w	r6, r3, r6
 800557c:	4435      	add	r5, r6
 800557e:	42af      	cmp	r7, r5
 8005580:	bf88      	it	hi
 8005582:	18e4      	addhi	r4, r4, r3
 8005584:	e7f2      	b.n	800556c <floor+0xd4>
 8005586:	2500      	movs	r5, #0
 8005588:	462c      	mov	r4, r5
 800558a:	e7a7      	b.n	80054dc <floor+0x44>
 800558c:	f3af 8000 	nop.w
 8005590:	8800759c 	.word	0x8800759c
 8005594:	7e37e43c 	.word	0x7e37e43c
 8005598:	bff00000 	.word	0xbff00000
 800559c:	000fffff 	.word	0x000fffff

080055a0 <matherr>:
 80055a0:	2000      	movs	r0, #0
 80055a2:	4770      	bx	lr
 80055a4:	0000      	movs	r0, r0
	...

080055a8 <scalbn>:
 80055a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055aa:	4616      	mov	r6, r2
 80055ac:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80055b0:	4604      	mov	r4, r0
 80055b2:	460d      	mov	r5, r1
 80055b4:	460b      	mov	r3, r1
 80055b6:	b98a      	cbnz	r2, 80055dc <scalbn+0x34>
 80055b8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80055bc:	4303      	orrs	r3, r0
 80055be:	d035      	beq.n	800562c <scalbn+0x84>
 80055c0:	2200      	movs	r2, #0
 80055c2:	4b2d      	ldr	r3, [pc, #180]	; (8005678 <scalbn+0xd0>)
 80055c4:	f7fd f8d4 	bl	8002770 <__aeabi_dmul>
 80055c8:	4a2c      	ldr	r2, [pc, #176]	; (800567c <scalbn+0xd4>)
 80055ca:	4604      	mov	r4, r0
 80055cc:	4296      	cmp	r6, r2
 80055ce:	460d      	mov	r5, r1
 80055d0:	460b      	mov	r3, r1
 80055d2:	da0e      	bge.n	80055f2 <scalbn+0x4a>
 80055d4:	a324      	add	r3, pc, #144	; (adr r3, 8005668 <scalbn+0xc0>)
 80055d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055da:	e01c      	b.n	8005616 <scalbn+0x6e>
 80055dc:	f240 77ff 	movw	r7, #2047	; 0x7ff
 80055e0:	42ba      	cmp	r2, r7
 80055e2:	d109      	bne.n	80055f8 <scalbn+0x50>
 80055e4:	4602      	mov	r2, r0
 80055e6:	460b      	mov	r3, r1
 80055e8:	f7fc ff10 	bl	800240c <__adddf3>
 80055ec:	4604      	mov	r4, r0
 80055ee:	460d      	mov	r5, r1
 80055f0:	e01c      	b.n	800562c <scalbn+0x84>
 80055f2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80055f6:	3a36      	subs	r2, #54	; 0x36
 80055f8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80055fc:	4432      	add	r2, r6
 80055fe:	428a      	cmp	r2, r1
 8005600:	dd0c      	ble.n	800561c <scalbn+0x74>
 8005602:	4622      	mov	r2, r4
 8005604:	462b      	mov	r3, r5
 8005606:	a11a      	add	r1, pc, #104	; (adr r1, 8005670 <scalbn+0xc8>)
 8005608:	e9d1 0100 	ldrd	r0, r1, [r1]
 800560c:	f000 f83a 	bl	8005684 <copysign>
 8005610:	a317      	add	r3, pc, #92	; (adr r3, 8005670 <scalbn+0xc8>)
 8005612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005616:	f7fd f8ab 	bl	8002770 <__aeabi_dmul>
 800561a:	e7e7      	b.n	80055ec <scalbn+0x44>
 800561c:	2a00      	cmp	r2, #0
 800561e:	dd08      	ble.n	8005632 <scalbn+0x8a>
 8005620:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005624:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005628:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800562c:	4620      	mov	r0, r4
 800562e:	4629      	mov	r1, r5
 8005630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005632:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005636:	da0b      	bge.n	8005650 <scalbn+0xa8>
 8005638:	f24c 3350 	movw	r3, #50000	; 0xc350
 800563c:	429e      	cmp	r6, r3
 800563e:	4622      	mov	r2, r4
 8005640:	462b      	mov	r3, r5
 8005642:	dce0      	bgt.n	8005606 <scalbn+0x5e>
 8005644:	a108      	add	r1, pc, #32	; (adr r1, 8005668 <scalbn+0xc0>)
 8005646:	e9d1 0100 	ldrd	r0, r1, [r1]
 800564a:	f000 f81b 	bl	8005684 <copysign>
 800564e:	e7c1      	b.n	80055d4 <scalbn+0x2c>
 8005650:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005654:	3236      	adds	r2, #54	; 0x36
 8005656:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800565a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800565e:	4620      	mov	r0, r4
 8005660:	4629      	mov	r1, r5
 8005662:	2200      	movs	r2, #0
 8005664:	4b06      	ldr	r3, [pc, #24]	; (8005680 <scalbn+0xd8>)
 8005666:	e7d6      	b.n	8005616 <scalbn+0x6e>
 8005668:	c2f8f359 	.word	0xc2f8f359
 800566c:	01a56e1f 	.word	0x01a56e1f
 8005670:	8800759c 	.word	0x8800759c
 8005674:	7e37e43c 	.word	0x7e37e43c
 8005678:	43500000 	.word	0x43500000
 800567c:	ffff3cb0 	.word	0xffff3cb0
 8005680:	3c900000 	.word	0x3c900000

08005684 <copysign>:
 8005684:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8005688:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800568c:	ea42 0103 	orr.w	r1, r2, r3
 8005690:	4770      	bx	lr
	...

08005694 <__errno>:
 8005694:	4b01      	ldr	r3, [pc, #4]	; (800569c <__errno+0x8>)
 8005696:	6818      	ldr	r0, [r3, #0]
 8005698:	4770      	bx	lr
 800569a:	bf00      	nop
 800569c:	2000000c 	.word	0x2000000c

080056a0 <_sbrk>:
 80056a0:	4b04      	ldr	r3, [pc, #16]	; (80056b4 <_sbrk+0x14>)
 80056a2:	4602      	mov	r2, r0
 80056a4:	6819      	ldr	r1, [r3, #0]
 80056a6:	b909      	cbnz	r1, 80056ac <_sbrk+0xc>
 80056a8:	4903      	ldr	r1, [pc, #12]	; (80056b8 <_sbrk+0x18>)
 80056aa:	6019      	str	r1, [r3, #0]
 80056ac:	6818      	ldr	r0, [r3, #0]
 80056ae:	4402      	add	r2, r0
 80056b0:	601a      	str	r2, [r3, #0]
 80056b2:	4770      	bx	lr
 80056b4:	2000012c 	.word	0x2000012c
 80056b8:	2000014c 	.word	0x2000014c

080056bc <__EH_FRAME_BEGIN__>:
 80056bc:	00000000                                ....

080056c0 <_init>:
 80056c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056c2:	bf00      	nop
 80056c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056c6:	bc08      	pop	{r3}
 80056c8:	469e      	mov	lr, r3
 80056ca:	4770      	bx	lr

080056cc <_fini>:
 80056cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ce:	bf00      	nop
 80056d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056d2:	bc08      	pop	{r3}
 80056d4:	469e      	mov	lr, r3
 80056d6:	4770      	bx	lr
