{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1489087801106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1489087801107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 10 01:00:00 2017 " "Processing started: Fri Mar 10 01:00:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1489087801107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1489087801107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1489087801107 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1489087801597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTTicker-Struct " "Found design unit 1: UARTTicker-Struct" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UARTTickerControl-Behave " "Found design unit 2: UARTTickerControl-Behave" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 UARTTickerData-Mixed " "Found design unit 3: UARTTickerData-Mixed" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802475 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTTicker " "Found entity 1: UARTTicker" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489087802475 ""} { "Info" "ISGN_ENTITY_NAME" "2 UARTTickerControl " "Found entity 2: UARTTickerControl" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489087802475 ""} { "Info" "ISGN_ENTITY_NAME" "3 UARTTickerData " "Found entity 3: UARTTickerData" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489087802475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1489087802475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTReceiver-Struct " "Found design unit 1: UARTReceiver-Struct" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802478 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UARTReceiverControl-Behave " "Found design unit 2: UARTReceiverControl-Behave" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802478 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 UARTReceiverData-Mixed " "Found design unit 3: UARTReceiverData-Mixed" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 231 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802478 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTReceiver " "Found entity 1: UARTReceiver" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489087802478 ""} { "Info" "ISGN_ENTITY_NAME" "2 UARTReceiverControl " "Found entity 2: UARTReceiverControl" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489087802478 ""} { "Info" "ISGN_ENTITY_NAME" "3 UARTReceiverData " "Found entity 3: UARTReceiverData" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489087802478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1489087802478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd 15 7 " "Found 15 design units, including 7 entities, in source file /home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTComponents " "Found design unit 1: UARTComponents" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802498 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DataRegister-Behave " "Found design unit 2: DataRegister-Behave" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802498 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 DataRegisterSp-Behave " "Found design unit 3: DataRegisterSp-Behave" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 225 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802498 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Increment13-Behave " "Found design unit 4: Increment13-Behave" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 248 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802498 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Increment4-Behave " "Found design unit 5: Increment4-Behave" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802498 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Increment15-Behave " "Found design unit 6: Increment15-Behave" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 276 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802498 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Increment32-Behave " "Found design unit 7: Increment32-Behave" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 290 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802498 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ClockDivider-RTL " "Found design unit 8: ClockDivider-RTL" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 305 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802498 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataRegister " "Found entity 1: DataRegister" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489087802498 ""} { "Info" "ISGN_ENTITY_NAME" "2 DataRegisterSp " "Found entity 2: DataRegisterSp" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489087802498 ""} { "Info" "ISGN_ENTITY_NAME" "3 Increment13 " "Found entity 3: Increment13" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489087802498 ""} { "Info" "ISGN_ENTITY_NAME" "4 Increment4 " "Found entity 4: Increment4" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489087802498 ""} { "Info" "ISGN_ENTITY_NAME" "5 Increment15 " "Found entity 5: Increment15" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489087802498 ""} { "Info" "ISGN_ENTITY_NAME" "6 Increment32 " "Found entity 6: Increment32" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489087802498 ""} { "Info" "ISGN_ENTITY_NAME" "7 ClockDivider " "Found entity 7: ClockDivider" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489087802498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1489087802498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Mixed " "Found design unit 1: TopLevel-Mixed" {  } { { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802500 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489087802500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1489087802500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SMC-Struct " "Found design unit 1: SMC-Struct" {  } { { "../SMC.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802587 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SMCControl-Mixed " "Found design unit 2: SMCControl-Mixed" {  } { { "../SMC.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802587 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SMCData-Mixed " "Found design unit 3: SMCData-Mixed" {  } { { "../SMC.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 357 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1489087802587 ""} { "Info" "ISGN_ENTITY_NAME" "1 SMC " "Found entity 1: SMC" {  } { { "../SMC.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489087802587 ""} { "Info" "ISGN_ENTITY_NAME" "2 SMCControl " "Found entity 2: SMCControl" {  } { { "../SMC.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489087802587 ""} { "Info" "ISGN_ENTITY_NAME" "3 SMCData " "Found entity 3: SMCData" {  } { { "../SMC.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489087802587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1489087802587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1489087802749 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_slow TopLevel.vhd(24) " "Verilog HDL or VHDL warning at TopLevel.vhd(24): object \"clk_slow\" assigned a value but never read" {  } { { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1489087802752 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_output TopLevel.vhd(40) " "VHDL Process Statement warning at TopLevel.vhd(40): signal \"old_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1489087802752 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:clk_div " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:clk_div\"" {  } { { "../TopLevel.vhd" "clk_div" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMC SMC:ram " "Elaborating entity \"SMC\" for hierarchy \"SMC:ram\"" {  } { { "../TopLevel.vhd" "ram" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMCControl SMC:ram\|SMCControl:cntrl " "Elaborating entity \"SMCControl\" for hierarchy \"SMC:ram\|SMCControl:cntrl\"" {  } { { "../SMC.vhd" "cntrl" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMCData SMC:ram\|SMCData:data " "Elaborating entity \"SMCData\" for hierarchy \"SMC:ram\|SMCData:data\"" {  } { { "../SMC.vhd" "data" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802762 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "WAIT_LIMIT SMC.vhd(362) " "VHDL Signal Declaration warning at SMC.vhd(362): used explicit default value for signal \"WAIT_LIMIT\" because signal was never assigned a value" {  } { { "../SMC.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 362 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1489087802782 "|TopLevel|SMC:ram|SMCData:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment32 SMC:ram\|SMCData:data\|Increment32:inc4 " "Elaborating entity \"Increment32\" for hierarchy \"SMC:ram\|SMCData:data\|Increment32:inc4\"" {  } { { "../SMC.vhd" "inc4" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister SMC:ram\|SMCData:data\|DataRegister:rw " "Elaborating entity \"DataRegister\" for hierarchy \"SMC:ram\|SMCData:data\|DataRegister:rw\"" {  } { { "../SMC.vhd" "rw" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister SMC:ram\|SMCData:data\|DataRegister:rw_limit0 " "Elaborating entity \"DataRegister\" for hierarchy \"SMC:ram\|SMCData:data\|DataRegister:rw_limit0\"" {  } { { "../SMC.vhd" "rw_limit0" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment4 SMC:ram\|SMCData:data\|Increment4:inc3 " "Elaborating entity \"Increment4\" for hierarchy \"SMC:ram\|SMCData:data\|Increment4:inc3\"" {  } { { "../SMC.vhd" "inc3" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister SMC:ram\|SMCData:data\|DataRegister:ww " "Elaborating entity \"DataRegister\" for hierarchy \"SMC:ram\|SMCData:data\|DataRegister:ww\"" {  } { { "../SMC.vhd" "ww" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment15 SMC:ram\|SMCData:data\|Increment15:incr2 " "Elaborating entity \"Increment15\" for hierarchy \"SMC:ram\|SMCData:data\|Increment15:incr2\"" {  } { { "../SMC.vhd" "incr2" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister SMC:ram\|SMCData:data\|DataRegister:addr " "Elaborating entity \"DataRegister\" for hierarchy \"SMC:ram\|SMCData:data\|DataRegister:addr\"" {  } { { "../SMC.vhd" "addr" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegisterSp SMC:ram\|SMCData:data\|DataRegisterSp:contrl " "Elaborating entity \"DataRegisterSp\" for hierarchy \"SMC:ram\|SMCData:data\|DataRegisterSp:contrl\"" {  } { { "../SMC.vhd" "contrl" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTReceiver UARTReceiver:uart " "Elaborating entity \"UARTReceiver\" for hierarchy \"UARTReceiver:uart\"" {  } { { "../TopLevel.vhd" "uart" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTReceiverControl UARTReceiver:uart\|UARTReceiverControl:CP " "Elaborating entity \"UARTReceiverControl\" for hierarchy \"UARTReceiver:uart\|UARTReceiverControl:CP\"" {  } { { "../UARTReceiver.vhd" "CP" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTReceiverData UARTReceiver:uart\|UARTReceiverData:DP " "Elaborating entity \"UARTReceiverData\" for hierarchy \"UARTReceiver:uart\|UARTReceiverData:DP\"" {  } { { "../UARTReceiver.vhd" "DP" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802805 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CONST_0 UARTReceiver.vhd(237) " "VHDL Signal Declaration warning at UARTReceiver.vhd(237): used explicit default value for signal \"CONST_0\" because signal was never assigned a value" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 237 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1489087802806 "|TopLevel|UARTReceiver:uart|UARTReceiverData:DP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LIMIT UARTReceiver.vhd(239) " "VHDL Signal Declaration warning at UARTReceiver.vhd(239): used explicit default value for signal \"LIMIT\" because signal was never assigned a value" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 239 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1489087802806 "|TopLevel|UARTReceiver:uart|UARTReceiverData:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTTicker UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc " "Elaborating entity \"UARTTicker\" for hierarchy \"UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\"" {  } { { "../UARTReceiver.vhd" "tc" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTTickerControl UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerControl:CP " "Elaborating entity \"UARTTickerControl\" for hierarchy \"UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerControl:CP\"" {  } { { "../UARTTicker.vhd" "CP" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTTickerData UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP " "Elaborating entity \"UARTTickerData\" for hierarchy \"UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP\"" {  } { { "../UARTTicker.vhd" "DP" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802810 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L1 UARTTicker.vhd(168) " "VHDL Signal Declaration warning at UARTTicker.vhd(168): used explicit default value for signal \"L1\" because signal was never assigned a value" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 168 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1489087802811 "|TopLevel|UARTReceiver:uart|UARTReceiverData:DP|UARTTicker:tc|UARTTickerData:DP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L2 UARTTicker.vhd(169) " "VHDL Signal Declaration warning at UARTTicker.vhd(169): used explicit default value for signal \"L2\" because signal was never assigned a value" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 169 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1489087802811 "|TopLevel|UARTReceiver:uart|UARTReceiverData:DP|UARTTicker:tc|UARTTickerData:DP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HALF UARTTicker.vhd(173) " "VHDL Signal Declaration warning at UARTTicker.vhd(173): used explicit default value for signal \"HALF\" because signal was never assigned a value" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 173 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1489087802811 "|TopLevel|UARTReceiver:uart|UARTReceiverData:DP|UARTTicker:tc|UARTTickerData:DP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CONST_0 UARTTicker.vhd(174) " "VHDL Signal Declaration warning at UARTTicker.vhd(174): used explicit default value for signal \"CONST_0\" because signal was never assigned a value" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 174 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1489087802811 "|TopLevel|UARTReceiver:uart|UARTReceiverData:DP|UARTTicker:tc|UARTTickerData:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment13 UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP\|Increment13:incr " "Elaborating entity \"Increment13\" for hierarchy \"UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP\|Increment13:incr\"" {  } { { "../UARTTicker.vhd" "incr" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP\|DataRegister:count_reg " "Elaborating entity \"DataRegister\" for hierarchy \"UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP\|DataRegister:count_reg\"" {  } { { "../UARTTicker.vhd" "count_reg" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister UARTReceiver:uart\|UARTReceiverData:DP\|DataRegister:shift_r " "Elaborating entity \"DataRegister\" for hierarchy \"UARTReceiver:uart\|UARTReceiverData:DP\|DataRegister:shift_r\"" {  } { { "../UARTReceiver.vhd" "shift_r" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489087802817 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "419 " "Implemented 419 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1489087804149 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1489087804149 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1489087804149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "363 " "Implemented 363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1489087804149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1489087804149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1489087804346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 10 01:00:04 2017 " "Processing ended: Fri Mar 10 01:00:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1489087804346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1489087804346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1489087804346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1489087804346 ""}
