Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 29 21:17:10 2023
| Host         : LAPTOP-F8OKT164 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_gen_control_sets_placed.rpt
| Design       : vga_gen
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------+-------------------------------+------------------+----------------+--------------+
|     Clock Signal     |   Enable Signal  |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------+-------------------------------+------------------+----------------+--------------+
|  my_vgaclk/clk       |                  |                               |                1 |              1 |         1.00 |
|  my_vgaclk/clk       |                  | my_vgactrl/y_cnt              |                5 |              9 |         1.80 |
|  my_vgaclk/clk       | my_vgactrl/y_cnt | my_vgactrl/y_cnt0             |                3 |             10 |         3.33 |
|  CLK100MHZ_IBUF_BUFG |                  |                               |                7 |             15 |         2.14 |
|  CLK100MHZ_IBUF_BUFG |                  | my_vgaclk/clkcount[0]_i_1_n_0 |                8 |             32 |         4.00 |
+----------------------+------------------+-------------------------------+------------------+----------------+--------------+


