ARM GAS  C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_TIM_Base_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_TIM_Base_MspInit:
  28              	.LVL0:
  29              	.LFB289:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM1 init function */
ARM GAS  C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s 			page 2


  30:Core/Src/tim.c **** void MX_TIM1_Init(void)
  31:Core/Src/tim.c **** {
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  45:Core/Src/tim.c ****   htim1.Instance = TIM1;
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 3;
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  48:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  75:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  76:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  77:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  78:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
ARM GAS  C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s 			page 3


  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  94:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  95:Core/Src/tim.c ****   {
  96:Core/Src/tim.c ****     Error_Handler();
  97:Core/Src/tim.c ****   }
  98:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 101:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c **** }
 104:Core/Src/tim.c **** 
 105:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 106:Core/Src/tim.c **** {
  30              		.loc 1 106 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
  35              		.loc 1 108 3 view .LVU1
  36              		.loc 1 108 20 is_stmt 0 view .LVU2
  37 0000 0268     		ldr	r2, [r0]
  38              		.loc 1 108 5 view .LVU3
  39 0002 094B     		ldr	r3, .L8
  40 0004 9A42     		cmp	r2, r3
  41 0006 00D0     		beq	.L7
  42 0008 7047     		bx	lr
  43              	.L7:
 106:Core/Src/tim.c **** 
  44              		.loc 1 106 1 view .LVU4
  45 000a 82B0     		sub	sp, sp, #8
  46              	.LCFI0:
  47              		.cfi_def_cfa_offset 8
 109:Core/Src/tim.c ****   {
 110:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 111:Core/Src/tim.c **** 
 112:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 113:Core/Src/tim.c ****     /* TIM1 clock enable */
 114:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
  48              		.loc 1 114 5 is_stmt 1 view .LVU5
  49              	.LBB2:
  50              		.loc 1 114 5 view .LVU6
  51              		.loc 1 114 5 view .LVU7
  52 000c 03F56443 		add	r3, r3, #58368
  53 0010 1A6E     		ldr	r2, [r3, #96]
  54 0012 42F40062 		orr	r2, r2, #2048
  55 0016 1A66     		str	r2, [r3, #96]
  56              		.loc 1 114 5 view .LVU8
  57 0018 1B6E     		ldr	r3, [r3, #96]
ARM GAS  C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s 			page 4


  58 001a 03F40063 		and	r3, r3, #2048
  59 001e 0193     		str	r3, [sp, #4]
  60              		.loc 1 114 5 view .LVU9
  61 0020 019B     		ldr	r3, [sp, #4]
  62              	.LBE2:
  63              		.loc 1 114 5 discriminator 1 view .LVU10
 115:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 118:Core/Src/tim.c ****   }
 119:Core/Src/tim.c **** }
  64              		.loc 1 119 1 is_stmt 0 view .LVU11
  65 0022 02B0     		add	sp, sp, #8
  66              	.LCFI1:
  67              		.cfi_def_cfa_offset 0
  68              		@ sp needed
  69 0024 7047     		bx	lr
  70              	.L9:
  71 0026 00BF     		.align	2
  72              	.L8:
  73 0028 002C0140 		.word	1073818624
  74              		.cfi_endproc
  75              	.LFE289:
  77              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
  78              		.align	1
  79              		.global	HAL_TIM_MspPostInit
  80              		.syntax unified
  81              		.thumb
  82              		.thumb_func
  84              	HAL_TIM_MspPostInit:
  85              	.LVL1:
  86              	.LFB290:
 120:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 121:Core/Src/tim.c **** {
  87              		.loc 1 121 1 is_stmt 1 view -0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 24
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91              		.loc 1 121 1 is_stmt 0 view .LVU13
  92 0000 00B5     		push	{lr}
  93              	.LCFI2:
  94              		.cfi_def_cfa_offset 4
  95              		.cfi_offset 14, -4
  96 0002 87B0     		sub	sp, sp, #28
  97              	.LCFI3:
  98              		.cfi_def_cfa_offset 32
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  99              		.loc 1 123 3 is_stmt 1 view .LVU14
 100              		.loc 1 123 20 is_stmt 0 view .LVU15
 101 0004 0023     		movs	r3, #0
 102 0006 0193     		str	r3, [sp, #4]
 103 0008 0293     		str	r3, [sp, #8]
 104 000a 0393     		str	r3, [sp, #12]
 105 000c 0493     		str	r3, [sp, #16]
 106 000e 0593     		str	r3, [sp, #20]
 124:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
ARM GAS  C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s 			page 5


 107              		.loc 1 124 3 is_stmt 1 view .LVU16
 108              		.loc 1 124 15 is_stmt 0 view .LVU17
 109 0010 0268     		ldr	r2, [r0]
 110              		.loc 1 124 5 view .LVU18
 111 0012 0F4B     		ldr	r3, .L14
 112 0014 9A42     		cmp	r2, r3
 113 0016 02D0     		beq	.L13
 114              	.LVL2:
 115              	.L10:
 125:Core/Src/tim.c ****   {
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 129:Core/Src/tim.c **** 
 130:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 131:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 132:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 133:Core/Src/tim.c ****     */
 134:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 135:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 136:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 137:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 138:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 139:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 140:Core/Src/tim.c **** 
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 142:Core/Src/tim.c **** 
 143:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 144:Core/Src/tim.c ****   }
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c **** }
 116              		.loc 1 146 1 view .LVU19
 117 0018 07B0     		add	sp, sp, #28
 118              	.LCFI4:
 119              		.cfi_remember_state
 120              		.cfi_def_cfa_offset 4
 121              		@ sp needed
 122 001a 5DF804FB 		ldr	pc, [sp], #4
 123              	.LVL3:
 124              	.L13:
 125              	.LCFI5:
 126              		.cfi_restore_state
 130:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 127              		.loc 1 130 5 is_stmt 1 view .LVU20
 128              	.LBB3:
 130:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 129              		.loc 1 130 5 view .LVU21
 130:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 130              		.loc 1 130 5 view .LVU22
 131 001e 03F56443 		add	r3, r3, #58368
 132 0022 DA6C     		ldr	r2, [r3, #76]
 133 0024 42F00102 		orr	r2, r2, #1
 134 0028 DA64     		str	r2, [r3, #76]
 130:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 135              		.loc 1 130 5 view .LVU23
 136 002a DB6C     		ldr	r3, [r3, #76]
 137 002c 03F00103 		and	r3, r3, #1
ARM GAS  C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s 			page 6


 138 0030 0093     		str	r3, [sp]
 130:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 139              		.loc 1 130 5 view .LVU24
 140 0032 009B     		ldr	r3, [sp]
 141              	.LBE3:
 130:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 142              		.loc 1 130 5 view .LVU25
 134:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 143              		.loc 1 134 5 view .LVU26
 134:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 144              		.loc 1 134 25 is_stmt 0 view .LVU27
 145 0034 4FF48073 		mov	r3, #256
 146 0038 0193     		str	r3, [sp, #4]
 135:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 147              		.loc 1 135 5 is_stmt 1 view .LVU28
 135:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 148              		.loc 1 135 26 is_stmt 0 view .LVU29
 149 003a 0223     		movs	r3, #2
 150 003c 0293     		str	r3, [sp, #8]
 136:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 151              		.loc 1 136 5 is_stmt 1 view .LVU30
 137:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 152              		.loc 1 137 5 view .LVU31
 138:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 153              		.loc 1 138 5 view .LVU32
 138:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 154              		.loc 1 138 31 is_stmt 0 view .LVU33
 155 003e 0123     		movs	r3, #1
 156 0040 0593     		str	r3, [sp, #20]
 139:Core/Src/tim.c **** 
 157              		.loc 1 139 5 is_stmt 1 view .LVU34
 158 0042 01A9     		add	r1, sp, #4
 159 0044 4FF09040 		mov	r0, #1207959552
 160              	.LVL4:
 139:Core/Src/tim.c **** 
 161              		.loc 1 139 5 is_stmt 0 view .LVU35
 162 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 163              	.LVL5:
 164              		.loc 1 146 1 view .LVU36
 165 004c E4E7     		b	.L10
 166              	.L15:
 167 004e 00BF     		.align	2
 168              	.L14:
 169 0050 002C0140 		.word	1073818624
 170              		.cfi_endproc
 171              	.LFE290:
 173              		.section	.text.MX_TIM1_Init,"ax",%progbits
 174              		.align	1
 175              		.global	MX_TIM1_Init
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 180              	MX_TIM1_Init:
 181              	.LFB288:
  31:Core/Src/tim.c **** 
 182              		.loc 1 31 1 is_stmt 1 view -0
 183              		.cfi_startproc
ARM GAS  C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s 			page 7


 184              		@ args = 0, pretend = 0, frame = 104
 185              		@ frame_needed = 0, uses_anonymous_args = 0
 186 0000 10B5     		push	{r4, lr}
 187              	.LCFI6:
 188              		.cfi_def_cfa_offset 8
 189              		.cfi_offset 4, -8
 190              		.cfi_offset 14, -4
 191 0002 9AB0     		sub	sp, sp, #104
 192              	.LCFI7:
 193              		.cfi_def_cfa_offset 112
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 194              		.loc 1 37 3 view .LVU38
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 195              		.loc 1 37 26 is_stmt 0 view .LVU39
 196 0004 0024     		movs	r4, #0
 197 0006 1694     		str	r4, [sp, #88]
 198 0008 1794     		str	r4, [sp, #92]
 199 000a 1894     		str	r4, [sp, #96]
 200 000c 1994     		str	r4, [sp, #100]
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 201              		.loc 1 38 3 is_stmt 1 view .LVU40
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 202              		.loc 1 38 27 is_stmt 0 view .LVU41
 203 000e 1394     		str	r4, [sp, #76]
 204 0010 1494     		str	r4, [sp, #80]
 205 0012 1594     		str	r4, [sp, #84]
  39:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 206              		.loc 1 39 3 is_stmt 1 view .LVU42
  39:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 207              		.loc 1 39 22 is_stmt 0 view .LVU43
 208 0014 0C94     		str	r4, [sp, #48]
 209 0016 0D94     		str	r4, [sp, #52]
 210 0018 0E94     		str	r4, [sp, #56]
 211 001a 0F94     		str	r4, [sp, #60]
 212 001c 1094     		str	r4, [sp, #64]
 213 001e 1194     		str	r4, [sp, #68]
 214 0020 1294     		str	r4, [sp, #72]
  40:Core/Src/tim.c **** 
 215              		.loc 1 40 3 is_stmt 1 view .LVU44
  40:Core/Src/tim.c **** 
 216              		.loc 1 40 34 is_stmt 0 view .LVU45
 217 0022 2C22     		movs	r2, #44
 218 0024 2146     		mov	r1, r4
 219 0026 01A8     		add	r0, sp, #4
 220 0028 FFF7FEFF 		bl	memset
 221              	.LVL6:
  45:Core/Src/tim.c ****   htim1.Init.Prescaler = 3;
 222              		.loc 1 45 3 is_stmt 1 view .LVU46
  45:Core/Src/tim.c ****   htim1.Init.Prescaler = 3;
 223              		.loc 1 45 18 is_stmt 0 view .LVU47
 224 002c 3048     		ldr	r0, .L30
 225 002e 314B     		ldr	r3, .L30+4
 226 0030 0360     		str	r3, [r0]
  46:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 227              		.loc 1 46 3 is_stmt 1 view .LVU48
  46:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 228              		.loc 1 46 24 is_stmt 0 view .LVU49
ARM GAS  C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s 			page 8


 229 0032 0323     		movs	r3, #3
 230 0034 4360     		str	r3, [r0, #4]
  47:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 231              		.loc 1 47 3 is_stmt 1 view .LVU50
  47:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 232              		.loc 1 47 26 is_stmt 0 view .LVU51
 233 0036 8460     		str	r4, [r0, #8]
  48:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 234              		.loc 1 48 3 is_stmt 1 view .LVU52
  48:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 235              		.loc 1 48 21 is_stmt 0 view .LVU53
 236 0038 4FF6FF73 		movw	r3, #65535
 237 003c C360     		str	r3, [r0, #12]
  49:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 238              		.loc 1 49 3 is_stmt 1 view .LVU54
  49:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 239              		.loc 1 49 28 is_stmt 0 view .LVU55
 240 003e 0461     		str	r4, [r0, #16]
  50:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 241              		.loc 1 50 3 is_stmt 1 view .LVU56
  50:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 242              		.loc 1 50 32 is_stmt 0 view .LVU57
 243 0040 4461     		str	r4, [r0, #20]
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 244              		.loc 1 51 3 is_stmt 1 view .LVU58
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 245              		.loc 1 51 32 is_stmt 0 view .LVU59
 246 0042 8461     		str	r4, [r0, #24]
  52:Core/Src/tim.c ****   {
 247              		.loc 1 52 3 is_stmt 1 view .LVU60
  52:Core/Src/tim.c ****   {
 248              		.loc 1 52 7 is_stmt 0 view .LVU61
 249 0044 FFF7FEFF 		bl	HAL_TIM_Base_Init
 250              	.LVL7:
  52:Core/Src/tim.c ****   {
 251              		.loc 1 52 6 discriminator 1 view .LVU62
 252 0048 0028     		cmp	r0, #0
 253 004a 3FD1     		bne	.L24
 254              	.L17:
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 255              		.loc 1 56 3 is_stmt 1 view .LVU63
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 256              		.loc 1 56 34 is_stmt 0 view .LVU64
 257 004c 4FF48053 		mov	r3, #4096
 258 0050 1693     		str	r3, [sp, #88]
  57:Core/Src/tim.c ****   {
 259              		.loc 1 57 3 is_stmt 1 view .LVU65
  57:Core/Src/tim.c ****   {
 260              		.loc 1 57 7 is_stmt 0 view .LVU66
 261 0052 16A9     		add	r1, sp, #88
 262 0054 2648     		ldr	r0, .L30
 263 0056 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 264              	.LVL8:
  57:Core/Src/tim.c ****   {
 265              		.loc 1 57 6 discriminator 1 view .LVU67
 266 005a 0028     		cmp	r0, #0
 267 005c 39D1     		bne	.L25
ARM GAS  C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s 			page 9


 268              	.L18:
  61:Core/Src/tim.c ****   {
 269              		.loc 1 61 3 is_stmt 1 view .LVU68
  61:Core/Src/tim.c ****   {
 270              		.loc 1 61 7 is_stmt 0 view .LVU69
 271 005e 2448     		ldr	r0, .L30
 272 0060 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 273              	.LVL9:
  61:Core/Src/tim.c ****   {
 274              		.loc 1 61 6 discriminator 1 view .LVU70
 275 0064 0028     		cmp	r0, #0
 276 0066 37D1     		bne	.L26
 277              	.L19:
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 278              		.loc 1 65 3 is_stmt 1 view .LVU71
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 279              		.loc 1 65 37 is_stmt 0 view .LVU72
 280 0068 0023     		movs	r3, #0
 281 006a 1393     		str	r3, [sp, #76]
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 282              		.loc 1 66 3 is_stmt 1 view .LVU73
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 283              		.loc 1 66 38 is_stmt 0 view .LVU74
 284 006c 1493     		str	r3, [sp, #80]
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 285              		.loc 1 67 3 is_stmt 1 view .LVU75
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 286              		.loc 1 67 33 is_stmt 0 view .LVU76
 287 006e 1593     		str	r3, [sp, #84]
  68:Core/Src/tim.c ****   {
 288              		.loc 1 68 3 is_stmt 1 view .LVU77
  68:Core/Src/tim.c ****   {
 289              		.loc 1 68 7 is_stmt 0 view .LVU78
 290 0070 13A9     		add	r1, sp, #76
 291 0072 1F48     		ldr	r0, .L30
 292 0074 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 293              	.LVL10:
  68:Core/Src/tim.c ****   {
 294              		.loc 1 68 6 discriminator 1 view .LVU79
 295 0078 0028     		cmp	r0, #0
 296 007a 30D1     		bne	.L27
 297              	.L20:
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 298              		.loc 1 72 3 is_stmt 1 view .LVU80
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 299              		.loc 1 72 20 is_stmt 0 view .LVU81
 300 007c 6023     		movs	r3, #96
 301 007e 0C93     		str	r3, [sp, #48]
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 302              		.loc 1 73 3 is_stmt 1 view .LVU82
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 303              		.loc 1 73 19 is_stmt 0 view .LVU83
 304 0080 0022     		movs	r2, #0
 305 0082 0D92     		str	r2, [sp, #52]
  74:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 306              		.loc 1 74 3 is_stmt 1 view .LVU84
  74:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
ARM GAS  C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s 			page 10


 307              		.loc 1 74 24 is_stmt 0 view .LVU85
 308 0084 0E92     		str	r2, [sp, #56]
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 309              		.loc 1 75 3 is_stmt 1 view .LVU86
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 310              		.loc 1 75 25 is_stmt 0 view .LVU87
 311 0086 0F92     		str	r2, [sp, #60]
  76:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 312              		.loc 1 76 3 is_stmt 1 view .LVU88
  76:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 313              		.loc 1 76 24 is_stmt 0 view .LVU89
 314 0088 1092     		str	r2, [sp, #64]
  77:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 315              		.loc 1 77 3 is_stmt 1 view .LVU90
  77:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 316              		.loc 1 77 25 is_stmt 0 view .LVU91
 317 008a 1192     		str	r2, [sp, #68]
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 318              		.loc 1 78 3 is_stmt 1 view .LVU92
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 319              		.loc 1 78 26 is_stmt 0 view .LVU93
 320 008c 1292     		str	r2, [sp, #72]
  79:Core/Src/tim.c ****   {
 321              		.loc 1 79 3 is_stmt 1 view .LVU94
  79:Core/Src/tim.c ****   {
 322              		.loc 1 79 7 is_stmt 0 view .LVU95
 323 008e 0CA9     		add	r1, sp, #48
 324 0090 1748     		ldr	r0, .L30
 325 0092 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 326              	.LVL11:
  79:Core/Src/tim.c ****   {
 327              		.loc 1 79 6 discriminator 1 view .LVU96
 328 0096 28BB     		cbnz	r0, .L28
 329              	.L21:
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 330              		.loc 1 83 3 is_stmt 1 view .LVU97
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 331              		.loc 1 83 40 is_stmt 0 view .LVU98
 332 0098 0023     		movs	r3, #0
 333 009a 0193     		str	r3, [sp, #4]
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 334              		.loc 1 84 3 is_stmt 1 view .LVU99
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 335              		.loc 1 84 41 is_stmt 0 view .LVU100
 336 009c 0293     		str	r3, [sp, #8]
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 337              		.loc 1 85 3 is_stmt 1 view .LVU101
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 338              		.loc 1 85 34 is_stmt 0 view .LVU102
 339 009e 0393     		str	r3, [sp, #12]
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 340              		.loc 1 86 3 is_stmt 1 view .LVU103
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 341              		.loc 1 86 33 is_stmt 0 view .LVU104
 342 00a0 0493     		str	r3, [sp, #16]
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 343              		.loc 1 87 3 is_stmt 1 view .LVU105
ARM GAS  C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s 			page 11


  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 344              		.loc 1 87 35 is_stmt 0 view .LVU106
 345 00a2 0593     		str	r3, [sp, #20]
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 346              		.loc 1 88 3 is_stmt 1 view .LVU107
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 347              		.loc 1 88 38 is_stmt 0 view .LVU108
 348 00a4 4FF40052 		mov	r2, #8192
 349 00a8 0692     		str	r2, [sp, #24]
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 350              		.loc 1 89 3 is_stmt 1 view .LVU109
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 351              		.loc 1 89 36 is_stmt 0 view .LVU110
 352 00aa 0793     		str	r3, [sp, #28]
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 353              		.loc 1 90 3 is_stmt 1 view .LVU111
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 354              		.loc 1 90 36 is_stmt 0 view .LVU112
 355 00ac 0893     		str	r3, [sp, #32]
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 356              		.loc 1 91 3 is_stmt 1 view .LVU113
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 357              		.loc 1 91 39 is_stmt 0 view .LVU114
 358 00ae 4FF00072 		mov	r2, #33554432
 359 00b2 0992     		str	r2, [sp, #36]
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 360              		.loc 1 92 3 is_stmt 1 view .LVU115
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 361              		.loc 1 92 37 is_stmt 0 view .LVU116
 362 00b4 0A93     		str	r3, [sp, #40]
  93:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 363              		.loc 1 93 3 is_stmt 1 view .LVU117
  93:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 364              		.loc 1 93 40 is_stmt 0 view .LVU118
 365 00b6 0B93     		str	r3, [sp, #44]
  94:Core/Src/tim.c ****   {
 366              		.loc 1 94 3 is_stmt 1 view .LVU119
  94:Core/Src/tim.c ****   {
 367              		.loc 1 94 7 is_stmt 0 view .LVU120
 368 00b8 01A9     		add	r1, sp, #4
 369 00ba 0D48     		ldr	r0, .L30
 370 00bc FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 371              	.LVL12:
  94:Core/Src/tim.c ****   {
 372              		.loc 1 94 6 discriminator 1 view .LVU121
 373 00c0 98B9     		cbnz	r0, .L29
 374              	.L22:
 101:Core/Src/tim.c **** 
 375              		.loc 1 101 3 is_stmt 1 view .LVU122
 376 00c2 0B48     		ldr	r0, .L30
 377 00c4 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 378              	.LVL13:
 103:Core/Src/tim.c **** 
 379              		.loc 1 103 1 is_stmt 0 view .LVU123
 380 00c8 1AB0     		add	sp, sp, #104
 381              	.LCFI8:
 382              		.cfi_remember_state
ARM GAS  C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s 			page 12


 383              		.cfi_def_cfa_offset 8
 384              		@ sp needed
 385 00ca 10BD     		pop	{r4, pc}
 386              	.L24:
 387              	.LCFI9:
 388              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 389              		.loc 1 54 5 is_stmt 1 view .LVU124
 390 00cc FFF7FEFF 		bl	Error_Handler
 391              	.LVL14:
 392 00d0 BCE7     		b	.L17
 393              	.L25:
  59:Core/Src/tim.c ****   }
 394              		.loc 1 59 5 view .LVU125
 395 00d2 FFF7FEFF 		bl	Error_Handler
 396              	.LVL15:
 397 00d6 C2E7     		b	.L18
 398              	.L26:
  63:Core/Src/tim.c ****   }
 399              		.loc 1 63 5 view .LVU126
 400 00d8 FFF7FEFF 		bl	Error_Handler
 401              	.LVL16:
 402 00dc C4E7     		b	.L19
 403              	.L27:
  70:Core/Src/tim.c ****   }
 404              		.loc 1 70 5 view .LVU127
 405 00de FFF7FEFF 		bl	Error_Handler
 406              	.LVL17:
 407 00e2 CBE7     		b	.L20
 408              	.L28:
  81:Core/Src/tim.c ****   }
 409              		.loc 1 81 5 view .LVU128
 410 00e4 FFF7FEFF 		bl	Error_Handler
 411              	.LVL18:
 412 00e8 D6E7     		b	.L21
 413              	.L29:
  96:Core/Src/tim.c ****   }
 414              		.loc 1 96 5 view .LVU129
 415 00ea FFF7FEFF 		bl	Error_Handler
 416              	.LVL19:
 417 00ee E8E7     		b	.L22
 418              	.L31:
 419              		.align	2
 420              	.L30:
 421 00f0 00000000 		.word	htim1
 422 00f4 002C0140 		.word	1073818624
 423              		.cfi_endproc
 424              	.LFE288:
 426              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 427              		.align	1
 428              		.global	HAL_TIM_Base_MspDeInit
 429              		.syntax unified
 430              		.thumb
 431              		.thumb_func
 433              	HAL_TIM_Base_MspDeInit:
 434              	.LVL20:
 435              	.LFB291:
ARM GAS  C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s 			page 13


 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 149:Core/Src/tim.c **** {
 436              		.loc 1 149 1 view -0
 437              		.cfi_startproc
 438              		@ args = 0, pretend = 0, frame = 0
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 440              		@ link register save eliminated.
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 441              		.loc 1 151 3 view .LVU131
 442              		.loc 1 151 20 is_stmt 0 view .LVU132
 443 0000 0268     		ldr	r2, [r0]
 444              		.loc 1 151 5 view .LVU133
 445 0002 054B     		ldr	r3, .L35
 446 0004 9A42     		cmp	r2, r3
 447 0006 00D0     		beq	.L34
 448              	.L32:
 152:Core/Src/tim.c ****   {
 153:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 156:Core/Src/tim.c ****     /* Peripheral clock disable */
 157:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 159:Core/Src/tim.c **** 
 160:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 161:Core/Src/tim.c ****   }
 162:Core/Src/tim.c **** }
 449              		.loc 1 162 1 view .LVU134
 450 0008 7047     		bx	lr
 451              	.L34:
 157:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 452              		.loc 1 157 5 is_stmt 1 view .LVU135
 453 000a 044A     		ldr	r2, .L35+4
 454 000c 136E     		ldr	r3, [r2, #96]
 455 000e 23F40063 		bic	r3, r3, #2048
 456 0012 1366     		str	r3, [r2, #96]
 457              		.loc 1 162 1 is_stmt 0 view .LVU136
 458 0014 F8E7     		b	.L32
 459              	.L36:
 460 0016 00BF     		.align	2
 461              	.L35:
 462 0018 002C0140 		.word	1073818624
 463 001c 00100240 		.word	1073876992
 464              		.cfi_endproc
 465              	.LFE291:
 467              		.global	htim1
 468              		.section	.bss.htim1,"aw",%nobits
 469              		.align	2
 472              	htim1:
 473 0000 00000000 		.space	76
 473      00000000 
 473      00000000 
 473      00000000 
 473      00000000 
 474              		.text
ARM GAS  C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s 			page 14


 475              	.Letext0:
 476              		.file 2 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.2 rel1/arm-none-eabi/include/ma
 477              		.file 3 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.2 rel1/arm-none-eabi/include/sy
 478              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l432xx.h"
 479              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 480              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 481              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 482              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 483              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 484              		.file 10 "Core/Inc/tim.h"
 485              		.file 11 "Core/Inc/main.h"
 486              		.file 12 "<built-in>"
ARM GAS  C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s:21     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s:27     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s:73     .text.HAL_TIM_Base_MspInit:00000028 $d
C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s:78     .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s:84     .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s:169    .text.HAL_TIM_MspPostInit:00000050 $d
C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s:174    .text.MX_TIM1_Init:00000000 $t
C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s:180    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s:421    .text.MX_TIM1_Init:000000f0 $d
C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s:472    .bss.htim1:00000000 htim1
C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s:427    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s:433    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s:462    .text.HAL_TIM_Base_MspDeInit:00000018 $d
C:\Users\joe20\AppData\Local\Temp\cchzqh6W.s:469    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
