#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 20 01:50:02 2021
# Process ID: 16447
# Current directory: /home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.runs/impl_1
# Command line: vivado -log top_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_test.tcl -notrace
# Log file: /home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.runs/impl_1/top_test.vdi
# Journal file: /home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_test.tcl -notrace
Command: link_design -top top_test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/constrs_1/new/NexysA7Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw0'. [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/constrs_1/new/NexysA7Constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/constrs_1/new/NexysA7Constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw1'. [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/constrs_1/new/NexysA7Constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/constrs_1/new/NexysA7Constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw2'. [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/constrs_1/new/NexysA7Constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/constrs_1/new/NexysA7Constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ch3_ir_input'. [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/constrs_1/new/NexysA7Constraints.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/constrs_1/new/NexysA7Constraints.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ch1_ir_input'. [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/constrs_1/new/NexysA7Constraints.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/constrs_1/new/NexysA7Constraints.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ch2_ir_input'. [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/constrs_1/new/NexysA7Constraints.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/constrs_1/new/NexysA7Constraints.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/constrs_1/new/NexysA7Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1606.852 ; gain = 0.000 ; free physical = 7795 ; free virtual = 27482
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

7 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1699.883 ; gain = 93.031 ; free physical = 7786 ; free virtual = 27474

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a464c64a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2146.383 ; gain = 446.500 ; free physical = 7407 ; free virtual = 27094

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1841edc85

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2224.383 ; gain = 0.000 ; free physical = 7339 ; free virtual = 27026
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1841edc85

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2224.383 ; gain = 0.000 ; free physical = 7339 ; free virtual = 27026
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2398152b7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2224.383 ; gain = 0.000 ; free physical = 7339 ; free virtual = 27026
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2398152b7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2224.383 ; gain = 0.000 ; free physical = 7339 ; free virtual = 27026
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a3acd8ba

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2224.383 ; gain = 0.000 ; free physical = 7339 ; free virtual = 27026
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a3acd8ba

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2224.383 ; gain = 0.000 ; free physical = 7339 ; free virtual = 27026
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.383 ; gain = 0.000 ; free physical = 7339 ; free virtual = 27026
Ending Logic Optimization Task | Checksum: 1a3acd8ba

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2224.383 ; gain = 0.000 ; free physical = 7339 ; free virtual = 27026

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a3acd8ba

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2224.383 ; gain = 0.000 ; free physical = 7338 ; free virtual = 27025

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a3acd8ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.383 ; gain = 0.000 ; free physical = 7338 ; free virtual = 27025

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.383 ; gain = 0.000 ; free physical = 7338 ; free virtual = 27025
Ending Netlist Obfuscation Task | Checksum: 1a3acd8ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.383 ; gain = 0.000 ; free physical = 7338 ; free virtual = 27025
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2224.383 ; gain = 617.531 ; free physical = 7338 ; free virtual = 27025
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.383 ; gain = 0.000 ; free physical = 7338 ; free virtual = 27025
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2256.398 ; gain = 0.000 ; free physical = 7337 ; free virtual = 27025
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2256.398 ; gain = 0.000 ; free physical = 7335 ; free virtual = 27023
INFO: [Common 17-1381] The checkpoint '/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.runs/impl_1/top_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_test_drc_opted.rpt -pb top_test_drc_opted.pb -rpx top_test_drc_opted.rpx
Command: report_drc -file top_test_drc_opted.rpt -pb top_test_drc_opted.pb -rpx top_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/keenanrob/Documents/Vivado_2018.3/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.runs/impl_1/top_test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7303 ; free virtual = 26991
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cafd2011

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7303 ; free virtual = 26991
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7303 ; free virtual = 26991

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6843ad3b

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7287 ; free virtual = 26975

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b63855ec

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7300 ; free virtual = 26988

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b63855ec

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7300 ; free virtual = 26988
Phase 1 Placer Initialization | Checksum: b63855ec

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7300 ; free virtual = 26988

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1023494cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7299 ; free virtual = 26987

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7283 ; free virtual = 26971

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: a3b5a0ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7283 ; free virtual = 26971
Phase 2 Global Placement | Checksum: d30a3fa9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7283 ; free virtual = 26971

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d30a3fa9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7283 ; free virtual = 26971

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fc849b08

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7282 ; free virtual = 26970

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 88cf28b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7282 ; free virtual = 26970

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 124b1cc17

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7282 ; free virtual = 26970

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12959fd43

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7279 ; free virtual = 26966

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c92e3cfb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7279 ; free virtual = 26966

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16e098fe7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7279 ; free virtual = 26966
Phase 3 Detail Placement | Checksum: 16e098fe7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7279 ; free virtual = 26966

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2851889ee

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2851889ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7280 ; free virtual = 26967
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.043. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 27b8aceec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7280 ; free virtual = 26967
Phase 4.1 Post Commit Optimization | Checksum: 27b8aceec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7280 ; free virtual = 26967

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27b8aceec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7280 ; free virtual = 26967

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 27b8aceec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7280 ; free virtual = 26967

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7280 ; free virtual = 26967
Phase 4.4 Final Placement Cleanup | Checksum: 25ae11ff0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7280 ; free virtual = 26967
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25ae11ff0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7280 ; free virtual = 26967
Ending Placer Task | Checksum: 16654c4f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7298 ; free virtual = 26985
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7298 ; free virtual = 26985
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7298 ; free virtual = 26987
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7298 ; free virtual = 26987
INFO: [Common 17-1381] The checkpoint '/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.runs/impl_1/top_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7292 ; free virtual = 26979
INFO: [runtcl-4] Executing : report_utilization -file top_test_utilization_placed.rpt -pb top_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2336.438 ; gain = 0.000 ; free physical = 7298 ; free virtual = 26986
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d3c79da8 ConstDB: 0 ShapeSum: 928d274a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14d8dacaf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2415.711 ; gain = 79.273 ; free physical = 7148 ; free virtual = 26836
Post Restoration Checksum: NetGraph: 89e76deb NumContArr: c3a63ec4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14d8dacaf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2437.707 ; gain = 101.270 ; free physical = 7118 ; free virtual = 26806

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14d8dacaf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2467.707 ; gain = 131.270 ; free physical = 7085 ; free virtual = 26773

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14d8dacaf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2467.707 ; gain = 131.270 ; free physical = 7085 ; free virtual = 26773
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 192e7318f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2485.996 ; gain = 149.559 ; free physical = 7075 ; free virtual = 26763
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.977  | TNS=0.000  | WHS=-0.100 | THS=-0.968 |

Phase 2 Router Initialization | Checksum: 152450e93

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2485.996 ; gain = 149.559 ; free physical = 7075 ; free virtual = 26763

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 3ce9ab54

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2491.266 ; gain = 154.828 ; free physical = 7078 ; free virtual = 26766

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.800  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ea52f12c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2491.266 ; gain = 154.828 ; free physical = 7078 ; free virtual = 26766
Phase 4 Rip-up And Reroute | Checksum: 1ea52f12c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2491.266 ; gain = 154.828 ; free physical = 7078 ; free virtual = 26766

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ea52f12c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2491.266 ; gain = 154.828 ; free physical = 7078 ; free virtual = 26766

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ea52f12c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2491.266 ; gain = 154.828 ; free physical = 7078 ; free virtual = 26766
Phase 5 Delay and Skew Optimization | Checksum: 1ea52f12c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2491.266 ; gain = 154.828 ; free physical = 7078 ; free virtual = 26766

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15c41158e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2491.266 ; gain = 154.828 ; free physical = 7078 ; free virtual = 26766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.896  | TNS=0.000  | WHS=0.172  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15c41158e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2491.266 ; gain = 154.828 ; free physical = 7078 ; free virtual = 26766
Phase 6 Post Hold Fix | Checksum: 15c41158e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2491.266 ; gain = 154.828 ; free physical = 7078 ; free virtual = 26766

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0356879 %
  Global Horizontal Routing Utilization  = 0.0114379 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1439ccd56

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2491.266 ; gain = 154.828 ; free physical = 7078 ; free virtual = 26766

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1439ccd56

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2491.266 ; gain = 154.828 ; free physical = 7077 ; free virtual = 26765

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 134545335

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2491.266 ; gain = 154.828 ; free physical = 7079 ; free virtual = 26766

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.896  | TNS=0.000  | WHS=0.172  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 134545335

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2491.266 ; gain = 154.828 ; free physical = 7079 ; free virtual = 26766
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2491.266 ; gain = 154.828 ; free physical = 7113 ; free virtual = 26801

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2491.266 ; gain = 154.828 ; free physical = 7113 ; free virtual = 26801
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.266 ; gain = 0.000 ; free physical = 7113 ; free virtual = 26801
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2491.266 ; gain = 0.000 ; free physical = 7110 ; free virtual = 26799
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.266 ; gain = 0.000 ; free physical = 7113 ; free virtual = 26803
INFO: [Common 17-1381] The checkpoint '/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.runs/impl_1/top_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_test_drc_routed.rpt -pb top_test_drc_routed.pb -rpx top_test_drc_routed.rpx
Command: report_drc -file top_test_drc_routed.rpt -pb top_test_drc_routed.pb -rpx top_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.runs/impl_1/top_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_test_methodology_drc_routed.rpt -pb top_test_methodology_drc_routed.pb -rpx top_test_methodology_drc_routed.rpx
Command: report_methodology -file top_test_methodology_drc_routed.rpt -pb top_test_methodology_drc_routed.pb -rpx top_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.runs/impl_1/top_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_test_power_routed.rpt -pb top_test_power_summary_routed.pb -rpx top_test_power_routed.rpx
Command: report_power -file top_test_power_routed.rpt -pb top_test_power_summary_routed.pb -rpx top_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_test_route_status.rpt -pb top_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_test_timing_summary_routed.rpt -pb top_test_timing_summary_routed.pb -rpx top_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_test_bus_skew_routed.rpt -pb top_test_bus_skew_routed.pb -rpx top_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jun 20 01:50:53 2021...
