$date
	Fri Mar  7 07:07:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module data_memory_tb $end
$var wire 64 ! read_data [63:0] $end
$var parameter 32 " ADDR_WIDTH $end
$var parameter 32 # DATA_WIDTH $end
$var reg 10 $ addr [9:0] $end
$var reg 1 % clk $end
$var reg 1 & mem_read $end
$var reg 1 ' mem_write $end
$var reg 1 ( rst $end
$var reg 64 ) write_data [63:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000000 #
b1010 "
$end
#0
$dumpvars
bx )
1(
0'
0&
0%
bx $
b0 !
$end
#10000
1%
#20000
1'
b1100101011111110101110101011111011011110101011011011111011101111 )
b101 $
0(
0%
#30000
1%
#40000
b1100101011111110101110101011111011011110101011011011111011101111 !
0%
1&
0'
#50000
1%
#60000
b0 !
0%
1'
b1001000110100010101100111100010010000101010111100110111101111 )
b0 $
0&
#70000
1%
#80000
b1001000110100010101100111100010010000101010111100110111101111 !
0%
1&
0'
#90000
1%
#100000
b0 !
0%
1'
b1111111111111111111111111111111111111111111111111111111111111111 )
b1111111111 $
0&
#110000
1%
#120000
b1111111111111111111111111111111111111111111111111111111111111111 !
0%
1&
0'
#130000
1%
#140000
b0 !
0%
b1010 $
1&
#150000
1%
#160000
0%
1'
b1010010110100101101001011010010110100101101001011010010110100101 )
b1 $
0&
#170000
1%
#180000
0%
1(
#190000
1%
#200000
0%
1&
0'
0(
#210000
1%
#220000
0%
0&
#230000
1%
#240000
0%
