{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 13:39:32 2019 " "Info: Processing started: Wed Dec 11 13:39:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoSDU2 -c ProjetoSDU2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoSDU2 -c ProjetoSDU2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/ULA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registerx.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerX " "Info: Found entity 1: registerX" {  } { { "registerX.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/registerX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registery.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registery.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerY " "Info: Found entity 1: registerY" {  } { { "registerY.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/registerY.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registerz.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerZ " "Info: Found entity 1: registerZ" {  } { { "registerZ.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/registerZ.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outULA CPU.v(21) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(21): created implicit net for \"outULA\"" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(17): instance has no name" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(19) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(19): instance has no name" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ULAout CPU.v(7) " "Warning (10034): Output port \"ULAout\" at CPU.v(7) has no driver" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outZ CPU.v(6) " "Warning (10034): Output port \"outZ\" at CPU.v(6) has no driver" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_3 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:comb_3\"" {  } { { "CPU.v" "comb_3" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.v(13) " "Warning (10230): Verilog HDL assignment warning at counter.v(13): truncated value with size 32 to match size of target (3)" {  } { { "counter.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/counter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:comb_4 " "Info: Elaborating entity \"memory\" for hierarchy \"memory:comb_4\"" {  } { { "CPU.v" "comb_4" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory.v(19) " "Warning (10230): Verilog HDL assignment warning at memory.v(19): truncated value with size 32 to match size of target (4)" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory.v(24) " "Warning (10230): Verilog HDL assignment warning at memory.v(24): truncated value with size 32 to match size of target (4)" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memory.v(11) " "Warning (10270): Verilog HDL Case Statement warning at memory.v(11): incomplete case statement has no default case item" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controllerInstruction memory.v(11) " "Warning (10240): Verilog HDL Always Construct warning at memory.v(11): inferring latch(es) for variable \"controllerInstruction\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inX memory.v(11) " "Warning (10240): Verilog HDL Always Construct warning at memory.v(11): inferring latch(es) for variable \"inX\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inX\[0\] memory.v(11) " "Info (10041): Inferred latch for \"inX\[0\]\" at memory.v(11)" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inX\[1\] memory.v(11) " "Info (10041): Inferred latch for \"inX\[1\]\" at memory.v(11)" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inX\[2\] memory.v(11) " "Info (10041): Inferred latch for \"inX\[2\]\" at memory.v(11)" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inX\[3\] memory.v(11) " "Info (10041): Inferred latch for \"inX\[3\]\" at memory.v(11)" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controllerInstruction\[0\] memory.v(11) " "Info (10041): Inferred latch for \"controllerInstruction\[0\]\" at memory.v(11)" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controllerInstruction\[1\] memory.v(11) " "Info (10041): Inferred latch for \"controllerInstruction\[1\]\" at memory.v(11)" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controllerInstruction\[2\] memory.v(11) " "Info (10041): Inferred latch for \"controllerInstruction\[2\]\" at memory.v(11)" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controllerInstruction\[3\] memory.v(11) " "Info (10041): Inferred latch for \"controllerInstruction\[3\]\" at memory.v(11)" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:cont " "Info: Elaborating entity \"controller\" for hierarchy \"controller:cont\"" {  } { { "CPU.v" "cont" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "CPU.v" "ula" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(10) " "Warning (10270): Verilog HDL Case Statement warning at ULA.v(10): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/ULA.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULAout ULA.v(10) " "Warning (10240): Verilog HDL Always Construct warning at ULA.v(10): inferring latch(es) for variable \"ULAout\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/ULA.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAout\[0\] ULA.v(10) " "Info (10041): Inferred latch for \"ULAout\[0\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAout\[1\] ULA.v(10) " "Info (10041): Inferred latch for \"ULAout\[1\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAout\[2\] ULA.v(10) " "Info (10041): Inferred latch for \"ULAout\[2\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAout\[3\] ULA.v(10) " "Info (10041): Inferred latch for \"ULAout\[3\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memory:comb_4\|inX\[0\] " "Warning: Latch memory:comb_4\|inX\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:comb_3\|counterOut\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:comb_3\|counterOut\[1\]" {  } { { "counter.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memory:comb_4\|inX\[1\] " "Warning: Latch memory:comb_4\|inX\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:comb_3\|counterOut\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:comb_3\|counterOut\[2\]" {  } { { "counter.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memory:comb_4\|controllerInstruction\[1\] " "Warning: Latch memory:comb_4\|controllerInstruction\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:comb_3\|counterOut\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:comb_3\|counterOut\[1\]" {  } { { "counter.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memory:comb_4\|controllerInstruction\[2\] " "Warning: Latch memory:comb_4\|controllerInstruction\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:comb_3\|counterOut\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:comb_3\|counterOut\[2\]" {  } { { "counter.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/counter.v" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Tula GND " "Warning (13410): Pin \"Tula\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ULAout\[0\] GND " "Warning (13410): Pin \"ULAout\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ULAout\[1\] GND " "Warning (13410): Pin \"ULAout\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ULAout\[2\] GND " "Warning (13410): Pin \"ULAout\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ULAout\[3\] GND " "Warning (13410): Pin \"ULAout\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outX\[0\] GND " "Warning (13410): Pin \"outX\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outX\[1\] GND " "Warning (13410): Pin \"outX\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outX\[2\] GND " "Warning (13410): Pin \"outX\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outX\[3\] GND " "Warning (13410): Pin \"outX\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outY\[0\] GND " "Warning (13410): Pin \"outY\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outY\[1\] GND " "Warning (13410): Pin \"outY\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outY\[2\] GND " "Warning (13410): Pin \"outY\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outY\[3\] GND " "Warning (13410): Pin \"outY\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outZ\[0\] GND " "Warning (13410): Pin \"outZ\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outZ\[1\] GND " "Warning (13410): Pin \"outZ\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outZ\[2\] GND " "Warning (13410): Pin \"outZ\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outZ\[3\] GND " "Warning (13410): Pin \"outZ\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inX\[2\] GND " "Warning (13410): Pin \"inX\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inX\[3\] GND " "Warning (13410): Pin \"inX\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Info: Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Info: Implemented 17 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4426 " "Info: Peak virtual memory: 4426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 13:39:34 2019 " "Info: Processing ended: Wed Dec 11 13:39:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
