{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728039990917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728039990918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  4 08:06:30 2024 " "Processing started: Fri Oct  4 08:06:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728039990918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728039990918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off first_cpu_mem -c first_cpu_mem " "Command: quartus_map --read_settings_files=on --write_settings_files=off first_cpu_mem -c first_cpu_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728039990918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728039991032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728039991033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2ssd-arch " "Found design unit 1: bcd2ssd-arch" {  } { { "bcd2ssd.vhd" "" { Text "/home/aluno/Downloads/first_cpu_mem_restored/bcd2ssd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728039995505 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2ssd " "Found entity 1: bcd2ssd" {  } { { "bcd2ssd.vhd" "" { Text "/home/aluno/Downloads/first_cpu_mem_restored/bcd2ssd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728039995505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728039995505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "/home/aluno/Downloads/first_cpu_mem_restored/lpm_add_sub0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728039995506 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "/home/aluno/Downloads/first_cpu_mem_restored/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728039995506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728039995506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_cpu_mem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file first_cpu_mem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 first_cpu_mem " "Found entity 1: first_cpu_mem" {  } { { "first_cpu_mem.bdf" "" { Schematic "/home/aluno/Downloads/first_cpu_mem_restored/first_cpu_mem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728039995506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728039995506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc-rtl " "Found design unit 1: inc-rtl" {  } { { "inc.vhd" "" { Text "/home/aluno/Downloads/first_cpu_mem_restored/inc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728039995506 ""} { "Info" "ISGN_ENTITY_NAME" "1 inc " "Found entity 1: inc" {  } { { "inc.vhd" "" { Text "/home/aluno/Downloads/first_cpu_mem_restored/inc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728039995506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728039995506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "first_cpu_mem " "Elaborating entity \"first_cpu_mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728039995546 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE rom.mif " "Can't find a definition for parameter LPM_FILE -- assuming rom.mif was intended to be a quoted string" {  } { { "first_cpu_mem.bdf" "" { Schematic "/home/aluno/Downloads/first_cpu_mem_restored/first_cpu_mem.bdf" { { 160 -504 -392 256 "inst1" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1728039995547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8dffe 8dffe:ACC " "Elaborating entity \"8dffe\" for hierarchy \"8dffe:ACC\"" {  } { { "first_cpu_mem.bdf" "ACC" { Schematic "/home/aluno/Downloads/first_cpu_mem_restored/first_cpu_mem.bdf" { { 320 472 696 440 "ACC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "8dffe:ACC " "Elaborated megafunction instantiation \"8dffe:ACC\"" {  } { { "first_cpu_mem.bdf" "" { Schematic "/home/aluno/Downloads/first_cpu_mem_restored/first_cpu_mem.bdf" { { 320 472 696 440 "ACC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst4 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst4\"" {  } { { "first_cpu_mem.bdf" "inst4" { Schematic "/home/aluno/Downloads/first_cpu_mem_restored/first_cpu_mem.bdf" { { 96 520 608 208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst4 " "Elaborated megafunction instantiation \"BUSMUX:inst4\"" {  } { { "first_cpu_mem.bdf" "" { Schematic "/home/aluno/Downloads/first_cpu_mem_restored/first_cpu_mem.bdf" { { 96 520 608 208 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst4 " "Instantiated megafunction \"BUSMUX:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728039995553 ""}  } { { "first_cpu_mem.bdf" "" { Schematic "/home/aluno/Downloads/first_cpu_mem_restored/first_cpu_mem.bdf" { { 96 520 608 208 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728039995553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst4\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst4\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst4\|lpm_mux:\$00000 BUSMUX:inst4 " "Elaborated megafunction instantiation \"BUSMUX:inst4\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst4\"" {  } { { "busmux.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "first_cpu_mem.bdf" "" { Schematic "/home/aluno/Downloads/first_cpu_mem_restored/first_cpu_mem.bdf" { { 96 520 608 208 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "/home/aluno/Downloads/first_cpu_mem_restored/db/mux_erc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728039995581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728039995581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc BUSMUX:inst4\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"BUSMUX:inst4\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:inst1 " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:inst1\"" {  } { { "first_cpu_mem.bdf" "inst1" { Schematic "/home/aluno/Downloads/first_cpu_mem_restored/first_cpu_mem.bdf" { { 160 -504 -392 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:inst1 " "Elaborated megafunction instantiation \"LPM_ROM:inst1\"" {  } { { "first_cpu_mem.bdf" "" { Schematic "/home/aluno/Downloads/first_cpu_mem_restored/first_cpu_mem.bdf" { { 160 -504 -392 256 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:inst1 " "Instantiated megafunction \"LPM_ROM:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728039995585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE rom.mif " "Parameter \"LPM_FILE\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728039995585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728039995585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728039995585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728039995585 ""}  } { { "first_cpu_mem.bdf" "" { Schematic "/home/aluno/Downloads/first_cpu_mem_restored/first_cpu_mem.bdf" { { 160 -504 -392 256 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728039995585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:inst1\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:inst1\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995600 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst1\|altrom:srom LPM_ROM:inst1 " "Elaborated megafunction instantiation \"LPM_ROM:inst1\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:inst1\"" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "first_cpu_mem.bdf" "" { Schematic "/home/aluno/Downloads/first_cpu_mem_restored/first_cpu_mem.bdf" { { 160 -504 -392 256 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995611 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block LPM_ROM:inst1 " "Elaborated megafunction instantiation \"LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:inst1\"" {  } { { "altrom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "first_cpu_mem.bdf" "" { Schematic "/home/aluno/Downloads/first_cpu_mem_restored/first_cpu_mem.bdf" { { 160 -504 -392 256 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7001.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7001.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7001 " "Found entity 1: altsyncram_7001" {  } { { "db/altsyncram_7001.tdf" "" { Text "/home/aluno/Downloads/first_cpu_mem_restored/db/altsyncram_7001.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728039995640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728039995640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7001 LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_7001:auto_generated " "Elaborating entity \"altsyncram_7001\" for hierarchy \"LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_7001:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc inc:inst12 " "Elaborating entity \"inc\" for hierarchy \"inc:inst12\"" {  } { { "first_cpu_mem.bdf" "inst12" { Schematic "/home/aluno/Downloads/first_cpu_mem_restored/first_cpu_mem.bdf" { { 400 -464 -208 480 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 lpm_add_sub0:inst " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"lpm_add_sub0:inst\"" {  } { { "first_cpu_mem.bdf" "inst" { Schematic "/home/aluno/Downloads/first_cpu_mem_restored/first_cpu_mem.bdf" { { 536 648 760 696 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "/home/aluno/Downloads/first_cpu_mem_restored/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "/home/aluno/Downloads/first_cpu_mem_restored/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728039995650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728039995650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728039995650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728039995650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728039995650 ""}  } { { "lpm_add_sub0.vhd" "" { Text "/home/aluno/Downloads/first_cpu_mem_restored/lpm_add_sub0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728039995650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tmg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tmg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tmg " "Found entity 1: add_sub_tmg" {  } { { "db/add_sub_tmg.tdf" "" { Text "/home/aluno/Downloads/first_cpu_mem_restored/db/add_sub_tmg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728039995670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728039995670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tmg lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated " "Elaborating entity \"add_sub_tmg\" for hierarchy \"lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2ssd bcd2ssd:inst3 " "Elaborating entity \"bcd2ssd\" for hierarchy \"bcd2ssd:inst3\"" {  } { { "first_cpu_mem.bdf" "inst3" { Schematic "/home/aluno/Downloads/first_cpu_mem_restored/first_cpu_mem.bdf" { { 712 -112 72 824 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039995671 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[9\] MEM_OUT\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[9\]\" to the node \"MEM_OUT\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[8\] MEM_OUT\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[8\]\" to the node \"MEM_OUT\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[7\] MEM_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[7\]\" to the node \"MEM_OUT\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[6\] MEM_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[6\]\" to the node \"MEM_OUT\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[5\] MEM_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[5\]\" to the node \"MEM_OUT\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[4\] MEM_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[4\]\" to the node \"MEM_OUT\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[3\] MEM_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[3\]\" to the node \"MEM_OUT\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[2\] MEM_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[2\]\" to the node \"MEM_OUT\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[1\] MEM_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[1\]\" to the node \"MEM_OUT\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[0\] MEM_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[0\]\" to the node \"MEM_OUT\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728039995926 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1728039995926 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[9\] inst8 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[9\]\" to the node \"inst8\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[8\] inst8 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[8\]\" to the node \"inst8\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[7\] lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[7\]\" to the node \"lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated\|_\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[6\] lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[6\]\" to the node \"lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated\|_\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[5\] lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[5\]\" to the node \"lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated\|_\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[4\] lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[4\]\" to the node \"lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated\|_\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[3\] lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[3\]\" to the node \"lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated\|_\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[2\] lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[2\]\" to the node \"lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated\|_\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[1\] lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[1\]\" to the node \"lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated\|_\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728039995926 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[0\] lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[0\]\" to the node \"lpm_add_sub0:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_tmg:auto_generated\|_\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/opt/altera/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728039995926 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1728039995926 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "bcd2ssd.vhd" "" { Text "/home/aluno/Downloads/first_cpu_mem_restored/bcd2ssd.vhd" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1728039995927 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1728039995927 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728039995965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728039996165 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728039996165 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728039996184 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728039996184 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728039996184 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1728039996184 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728039996184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728039996188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  4 08:06:36 2024 " "Processing ended: Fri Oct  4 08:06:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728039996188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728039996188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728039996188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728039996188 ""}
