/* Generated by Yosys 0.23 (git sha1 7ce5011c24b, gcc 11.3.0 -fPIC -Os) */

(* hdlname = "\\Control" *)
(* top =  1  *)
(* src = "rtl/mps/Control.v:3.1-9.10" *)
module Control(reg_d_sel, jump, branch, mem_to_reg, mem_write, alu_sel, reg_write, alu_op, op);
  (* src = "rtl/mps/Control.v:5.18-5.24" *)
  output alu_op;
  wire alu_op;
  (* src = "rtl/mps/Control.v:4.60-4.67" *)
  output alu_sel;
  wire alu_sel;
  (* src = "rtl/mps/Control.v:4.29-4.35" *)
  output branch;
  wire branch;
  (* src = "rtl/mps/Control.v:4.23-4.27" *)
  output jump;
  wire jump;
  (* src = "rtl/mps/Control.v:4.37-4.47" *)
  output mem_to_reg;
  wire mem_to_reg;
  (* src = "rtl/mps/Control.v:4.49-4.58" *)
  output mem_write;
  wire mem_write;
  (* src = "rtl/mps/Control.v:6.17-6.19" *)
  input [5:0] op;
  wire [5:0] op;
  (* src = "rtl/mps/Control.v:4.12-4.21" *)
  output reg_d_sel;
  wire reg_d_sel;
  (* src = "rtl/mps/Control.v:4.69-4.78" *)
  output reg_write;
  wire reg_write;
  assign jump = 1'h0;
endmodule
