{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1677165415879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1677165415879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 10:16:55 2023 " "Processing started: Thu Feb 23 10:16:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1677165415879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1677165415879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off led_matrix_uart -c led_matrix_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off led_matrix_uart -c led_matrix_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1677165415879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1677165416598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-str " "Found design unit 1: top-str" {  } { { "top.vhd" "" { Text "C:/Users/USUARIO/OneDrive/Documentos/Roca Vega/Laboratorios - copia/Laboratorio 9 - display de leds/led_matrix_uart/top.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1677165417531 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/USUARIO/OneDrive/Documentos/Roca Vega/Laboratorios - copia/Laboratorio 9 - display de leds/led_matrix_uart/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1677165417531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1677165417531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-logic " "Found design unit 1: uart-logic" {  } { { "uart.vhd" "" { Text "C:/Users/USUARIO/OneDrive/Documentos/Roca Vega/Laboratorios - copia/Laboratorio 9 - display de leds/led_matrix_uart/uart.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1677165417531 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/USUARIO/OneDrive/Documentos/Roca Vega/Laboratorios - copia/Laboratorio 9 - display de leds/led_matrix_uart/uart.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1677165417531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1677165417531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds-logic " "Found design unit 1: leds-logic" {  } { { "leds.vhd" "" { Text "C:/Users/USUARIO/OneDrive/Documentos/Roca Vega/Laboratorios - copia/Laboratorio 9 - display de leds/led_matrix_uart/leds.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1677165417546 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.vhd" "" { Text "C:/Users/USUARIO/OneDrive/Documentos/Roca Vega/Laboratorios - copia/Laboratorio 9 - display de leds/led_matrix_uart/leds.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1677165417546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1677165417546 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1677165417609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "uart uart:UART A:logic " "Elaborating entity \"uart\" using architecture \"A:logic\" for hierarchy \"uart:UART\"" {  } { { "top.vhd" "UART" { Text "C:/Users/USUARIO/OneDrive/Documentos/Roca Vega/Laboratorios - copia/Laboratorio 9 - display de leds/led_matrix_uart/top.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1677165417656 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "baud_pulse uart.vhd(21) " "Verilog HDL or VHDL warning at uart.vhd(21): object \"baud_pulse\" assigned a value but never read" {  } { { "uart.vhd" "" { Text "C:/Users/USUARIO/OneDrive/Documentos/Roca Vega/Laboratorios - copia/Laboratorio 9 - display de leds/led_matrix_uart/uart.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1677165417656 "|top|uart:UART"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parity_error uart.vhd(23) " "Verilog HDL or VHDL warning at uart.vhd(23): object \"parity_error\" assigned a value but never read" {  } { { "uart.vhd" "" { Text "C:/Users/USUARIO/OneDrive/Documentos/Roca Vega/Laboratorios - copia/Laboratorio 9 - display de leds/led_matrix_uart/uart.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1677165417656 "|top|uart:UART"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "os_pulse uart.vhd(59) " "VHDL Process Statement warning at uart.vhd(59): signal \"os_pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "C:/Users/USUARIO/OneDrive/Documentos/Roca Vega/Laboratorios - copia/Laboratorio 9 - display de leds/led_matrix_uart/uart.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1677165417656 "|top|uart:UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "leds leds:LEDS A:logic " "Elaborating entity \"leds\" using architecture \"A:logic\" for hierarchy \"leds:LEDS\"" {  } { { "top.vhd" "LEDS" { Text "C:/Users/USUARIO/OneDrive/Documentos/Roca Vega/Laboratorios - copia/Laboratorio 9 - display de leds/led_matrix_uart/top.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1677165417656 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "columnas_0 leds.vhd(25) " "VHDL Signal Declaration warning at leds.vhd(25): used explicit default value for signal \"columnas_0\" because signal was never assigned a value" {  } { { "leds.vhd" "" { Text "C:/Users/USUARIO/OneDrive/Documentos/Roca Vega/Laboratorios - copia/Laboratorio 9 - display de leds/led_matrix_uart/leds.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1677165417671 "|top|leds:LEDS"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "columnas_6 leds.vhd(31) " "VHDL Signal Declaration warning at leds.vhd(31): used explicit default value for signal \"columnas_6\" because signal was never assigned a value" {  } { { "leds.vhd" "" { Text "C:/Users/USUARIO/OneDrive/Documentos/Roca Vega/Laboratorios - copia/Laboratorio 9 - display de leds/led_matrix_uart/leds.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1677165417671 "|top|leds:LEDS"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "columnas_7 leds.vhd(32) " "VHDL Signal Declaration warning at leds.vhd(32): used explicit default value for signal \"columnas_7\" because signal was never assigned a value" {  } { { "leds.vhd" "" { Text "C:/Users/USUARIO/OneDrive/Documentos/Roca Vega/Laboratorios - copia/Laboratorio 9 - display de leds/led_matrix_uart/leds.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1677165417671 "|top|leds:LEDS"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1677165419187 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1677165419187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "345 " "Implemented 345 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1677165419328 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1677165419328 ""} { "Info" "ICUT_CUT_TM_LCELLS" "327 " "Implemented 327 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1677165419328 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1677165419328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4583 " "Peak virtual memory: 4583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1677165419406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 23 10:16:59 2023 " "Processing ended: Thu Feb 23 10:16:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1677165419406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1677165419406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1677165419406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1677165419406 ""}
