{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1601122127345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1601122127345 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "my_clock 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"my_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1601122127391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601122127450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601122127450 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1601122128063 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1601122128093 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1601122128378 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1601122144393 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 50 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 50 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1601122144692 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[2\]~inputCLKENA0 65 global CLKCTRL_G7 " "KEY\[2\]~inputCLKENA0 with 65 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1601122144692 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1601122144692 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1601122144692 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[2\]~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[2\]~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[2\] PIN_AA14 " "Refclk input I/O pad KEY\[2\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1601122144692 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1601122144692 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1601122144692 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601122144693 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1601122144743 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601122144744 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601122144745 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1601122144747 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1601122144747 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1601122144748 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1601122144748 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1601122144749 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1601122144749 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601122144939 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "TimeQuest Timing Analyzer is analyzing 37 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1601122153477 ""}
{ "Info" "ISTA_SDC_FOUND" "my_clock.SDC " "Reading SDC File: 'my_clock.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601122153479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at my_clock.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601122153494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock my_clock.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at my_clock.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601122153495 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601122153495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 16 altera_reserved_tdi port " "Ignored filter at my_clock.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601122153495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 16 altera_reserved_tck clock " "Ignored filter at my_clock.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601122153496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay my_clock.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at my_clock.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601122153496 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601122153496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay my_clock.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at my_clock.sdc(16): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601122153496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 17 altera_reserved_tms port " "Ignored filter at my_clock.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601122153496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay my_clock.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at my_clock.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601122153496 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601122153496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay my_clock.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at my_clock.sdc(17): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601122153496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 18 altera_reserved_tdo port " "Ignored filter at my_clock.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601122153497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay my_clock.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at my_clock.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601122153497 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601122153497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay my_clock.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at my_clock.sdc(18): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601122153497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1601122153497 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~65\|sumout " "Node \"clock\|Add1~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153505 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[16\]~26\|datad " "Node \"clock\|count\[16\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153505 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[16\]~26\|combout " "Node \"clock\|count\[16\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153505 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~65\|datad " "Node \"clock\|Add1~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153505 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153505 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~25\|sumout " "Node \"clock\|Add1~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153505 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[15\]~30\|datad " "Node \"clock\|count\[15\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153505 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[15\]~30\|combout " "Node \"clock\|count\[15\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153505 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~25\|datad " "Node \"clock\|Add1~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153505 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153505 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~29\|datad " "Node \"clock\|Add1~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153505 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~29\|sumout " "Node \"clock\|Add1~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153505 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[14\]~34\|datad " "Node \"clock\|count\[14\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153505 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[14\]~34\|combout " "Node \"clock\|count\[14\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153505 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153505 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~33\|datad " "Node \"clock\|Add1~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153505 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~33\|sumout " "Node \"clock\|Add1~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153505 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[13\]~38\|datad " "Node \"clock\|count\[13\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153505 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[13\]~38\|combout " "Node \"clock\|count\[13\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153505 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153505 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~37\|datad " "Node \"clock\|Add1~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~37\|sumout " "Node \"clock\|Add1~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[12\]~42\|datad " "Node \"clock\|count\[12\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[12\]~42\|combout " "Node \"clock\|count\[12\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153506 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~53\|datad " "Node \"clock\|Add1~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~53\|sumout " "Node \"clock\|Add1~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[11\]~46\|datad " "Node \"clock\|count\[11\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[11\]~46\|combout " "Node \"clock\|count\[11\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153506 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~57\|datad " "Node \"clock\|Add1~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~57\|sumout " "Node \"clock\|Add1~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[10\]~50\|datad " "Node \"clock\|count\[10\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[10\]~50\|combout " "Node \"clock\|count\[10\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153506 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~61\|datad " "Node \"clock\|Add1~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~61\|sumout " "Node \"clock\|Add1~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[9\]~54\|datad " "Node \"clock\|count\[9\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[9\]~54\|combout " "Node \"clock\|count\[9\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153506 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~41\|datad " "Node \"clock\|Add1~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~41\|sumout " "Node \"clock\|Add1~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[8\]~58\|datad " "Node \"clock\|count\[8\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[8\]~58\|combout " "Node \"clock\|count\[8\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153506 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153506 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~45\|datad " "Node \"clock\|Add1~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~45\|sumout " "Node \"clock\|Add1~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[7\]~62\|datad " "Node \"clock\|count\[7\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[7\]~62\|combout " "Node \"clock\|count\[7\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153507 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~49\|datad " "Node \"clock\|Add1~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~49\|sumout " "Node \"clock\|Add1~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[6\]~66\|datad " "Node \"clock\|count\[6\]~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[6\]~66\|combout " "Node \"clock\|count\[6\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153507 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~17\|sumout " "Node \"clock\|Add1~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[5\]~18\|datad " "Node \"clock\|count\[5\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[5\]~18\|combout " "Node \"clock\|count\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~17\|datad " "Node \"clock\|Add1~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153507 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~21\|datad " "Node \"clock\|Add1~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~21\|sumout " "Node \"clock\|Add1~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[4\]~22\|datad " "Node \"clock\|count\[4\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[4\]~22\|combout " "Node \"clock\|count\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153507 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~13\|sumout " "Node \"clock\|Add1~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[3\]~14\|datad " "Node \"clock\|count\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[3\]~14\|combout " "Node \"clock\|count\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~13\|datad " "Node \"clock\|Add1~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153507 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153507 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~9\|sumout " "Node \"clock\|Add1~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[2\]~10\|datad " "Node \"clock\|count\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[2\]~10\|combout " "Node \"clock\|count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~9\|datad " "Node \"clock\|Add1~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153508 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~5\|sumout " "Node \"clock\|Add1~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[1\]~6\|datad " "Node \"clock\|count\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[1\]~6\|combout " "Node \"clock\|count\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~5\|datad " "Node \"clock\|Add1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153508 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add1~1\|sumout " "Node \"clock\|Add1~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[0\]~2\|datad " "Node \"clock\|count\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[0\]~2\|combout " "Node \"clock\|count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~1\|datad " "Node \"clock\|Add1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153508 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[19\]~74\|combout " "Node \"cl\|count\[19\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~77\|datad " "Node \"cl\|Add0~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~77\|sumout " "Node \"cl\|Add0~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[19\]~74\|datad " "Node \"cl\|count\[19\]~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153508 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~73\|datad " "Node \"cl\|Add0~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~73\|sumout " "Node \"cl\|Add0~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[18\]~78\|datad " "Node \"cl\|count\[18\]~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[18\]~78\|combout " "Node \"cl\|count\[18\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153508 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153508 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~69\|datad " "Node \"cl\|Add0~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~69\|sumout " "Node \"cl\|Add0~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[17\]~66\|datad " "Node \"cl\|count\[17\]~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[17\]~66\|combout " "Node \"cl\|count\[17\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153509 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~65\|datad " "Node \"cl\|Add0~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~65\|sumout " "Node \"cl\|Add0~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[16\]~70\|datad " "Node \"cl\|count\[16\]~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[16\]~70\|combout " "Node \"cl\|count\[16\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153509 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~61\|datad " "Node \"cl\|Add0~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~61\|sumout " "Node \"cl\|Add0~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[15\]~62\|datad " "Node \"cl\|count\[15\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[15\]~62\|combout " "Node \"cl\|count\[15\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153509 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~57\|datad " "Node \"cl\|Add0~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~57\|sumout " "Node \"cl\|Add0~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[14\]~58\|datad " "Node \"cl\|count\[14\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[14\]~58\|combout " "Node \"cl\|count\[14\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153509 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~53\|datad " "Node \"cl\|Add0~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~53\|sumout " "Node \"cl\|Add0~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[13\]~54\|datad " "Node \"cl\|count\[13\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[13\]~54\|combout " "Node \"cl\|count\[13\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153509 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153509 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~49\|datad " "Node \"cl\|Add0~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~49\|sumout " "Node \"cl\|Add0~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[12\]~50\|datad " "Node \"cl\|count\[12\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[12\]~50\|combout " "Node \"cl\|count\[12\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153510 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~45\|datad " "Node \"cl\|Add0~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~45\|sumout " "Node \"cl\|Add0~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[11\]~34\|datad " "Node \"cl\|count\[11\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[11\]~34\|combout " "Node \"cl\|count\[11\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153510 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~41\|datad " "Node \"cl\|Add0~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~41\|sumout " "Node \"cl\|Add0~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[10\]~38\|datad " "Node \"cl\|count\[10\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[10\]~38\|combout " "Node \"cl\|count\[10\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153510 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~37\|datad " "Node \"cl\|Add0~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~37\|sumout " "Node \"cl\|Add0~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[9\]~42\|datad " "Node \"cl\|count\[9\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[9\]~42\|combout " "Node \"cl\|count\[9\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153510 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~33\|datad " "Node \"cl\|Add0~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~33\|sumout " "Node \"cl\|Add0~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[8\]~46\|datad " "Node \"cl\|count\[8\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[8\]~46\|combout " "Node \"cl\|count\[8\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153510 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~29\|datad " "Node \"cl\|Add0~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~29\|sumout " "Node \"cl\|Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[7\]~30\|datad " "Node \"cl\|count\[7\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[7\]~30\|combout " "Node \"cl\|count\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153510 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153510 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~25\|datad " "Node \"cl\|Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153511 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~25\|sumout " "Node \"cl\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153511 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[6\]~26\|datad " "Node \"cl\|count\[6\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153511 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[6\]~26\|combout " "Node \"cl\|count\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153511 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153511 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~17\|datad " "Node \"cl\|Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153511 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~17\|sumout " "Node \"cl\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153511 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[5\]~18\|datad " "Node \"cl\|count\[5\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153511 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[5\]~18\|combout " "Node \"cl\|count\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153511 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153511 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~21\|datad " "Node \"cl\|Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153511 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~21\|sumout " "Node \"cl\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153511 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[4\]~22\|datad " "Node \"cl\|count\[4\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153511 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[4\]~22\|combout " "Node \"cl\|count\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153511 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153511 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~13\|datad " "Node \"cl\|Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153511 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~13\|sumout " "Node \"cl\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153511 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[3\]~14\|datad " "Node \"cl\|count\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153511 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[3\]~14\|combout " "Node \"cl\|count\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153511 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153511 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~9\|datad " "Node \"cl\|Add0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153512 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~9\|sumout " "Node \"cl\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153512 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[2\]~10\|datad " "Node \"cl\|count\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153512 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[2\]~10\|combout " "Node \"cl\|count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153512 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153512 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~5\|datad " "Node \"cl\|Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153512 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~5\|sumout " "Node \"cl\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153512 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[1\]~6\|datad " "Node \"cl\|count\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153512 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[1\]~6\|combout " "Node \"cl\|count\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153512 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153512 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~1\|datad " "Node \"cl\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153512 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~1\|sumout " "Node \"cl\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153512 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[0\]~2\|datad " "Node \"cl\|count\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153512 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[0\]~2\|combout " "Node \"cl\|count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601122153512 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601122153512 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CL:cl\|count\[1\]~5 KEY\[0\] " "Latch CL:cl\|count\[1\]~5 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122153515 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601122153515 "|my_clock|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CL:cl\|count\[0\]~_emulated KEY\[2\] " "Register CL:cl\|count\[0\]~_emulated is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122153515 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601122153515 "|my_clock|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock:clock\|clk_1s " "Node: Clock:clock\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Clock:clock\|count\[0\]~_emulated Clock:clock\|clk_1s " "Register Clock:clock\|count\[0\]~_emulated is being clocked by Clock:clock\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122153515 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601122153515 "|my_clock|Clock:clock|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Timer:timer\|clk_1s " "Node: Timer:timer\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer\|count\[0\] Timer:timer\|clk_1s " "Register Timer:timer\|count\[0\] is being clocked by Timer:timer\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601122153515 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601122153515 "|my_clock|Timer:timer|clk_1s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1601122153530 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1601122153531 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601122153531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601122153531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601122153531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601122153531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601122153531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601122153531 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1601122153531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1601122153615 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1601122153882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601122159402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1601122167638 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1601122168817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601122168817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1601122170782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "D:/data/Homework/FPGA/Exp/Exp5/my_clock/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1601122177966 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1601122177966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1601122178731 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1601122178731 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1601122178731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601122178736 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.86 " "Total time spent on timing analysis during the Fitter is 0.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1601122185966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601122186043 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601122187923 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601122187925 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601122189728 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601122197214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.fit.smsg " "Generated suppressed messages file D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1601122198019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 207 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 207 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6683 " "Peak virtual memory: 6683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601122199672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 26 20:09:59 2020 " "Processing ended: Sat Sep 26 20:09:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601122199672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601122199672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:44 " "Total CPU time (on all processors): 00:02:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601122199672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1601122199672 ""}
