Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Mon Sep 22 08:10:37 2025
| Host             : correlator4.fnal.gov running 64-bit AlmaLinux release 9.4 (Shamrock Pampas Cat)
| Command          : report_power -file /data/dhoang/test/KAN-FPGA/benchmarks/RL/logs_kan_quant/firmware/KAN_FPGA_PROJECT/post_impl_power.rpt
| Design           : top
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.817        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.224        |
| Device Static (W)        | 0.593        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 99.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.061 |        3 |       --- |             --- |
| CLB Logic      |     0.093 |     5175 |       --- |             --- |
|   LUT as Logic |     0.080 |     2828 |    230400 |            1.23 |
|   Register     |     0.009 |     1136 |    460800 |            0.25 |
|   CARRY8       |     0.004 |       84 |     28800 |            0.29 |
|   Others       |     0.000 |      207 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |      702 |    230400 |            0.30 |
| Signals        |     0.070 |     2409 |       --- |             --- |
| Static Power   |     0.593 |          |           |                 |
| Total          |     0.817 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.401 |       0.264 |      0.137 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.070 |       0.000 |      0.070 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.148 |       0.000 |      0.148 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.055 |       0.000 |      0.055 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_VCU      |       0.900 |     0.025 |       0.000 |      0.025 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             1.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| top              |     0.224 |
|   kan_inst       |     0.224 |
|     gen_l0c0.i00 |     0.001 |
|       rom_i      |     0.001 |
|     gen_l0c0.i03 |     0.001 |
|       rom_i      |     0.001 |
|     gen_l0c0.i05 |     0.001 |
|       rom_i      |     0.001 |
|     gen_l0c0.i06 |     0.001 |
|       rom_i      |     0.001 |
|     gen_l0c0.i07 |     0.002 |
|       rom_i      |     0.002 |
|     gen_l0c0.i11 |     0.002 |
|       rom_i      |     0.002 |
|     gen_l0c0.i15 |     0.002 |
|       rom_i      |     0.002 |
|     gen_l0c1.i03 |     0.002 |
|       rom_i      |     0.002 |
|     gen_l0c1.i07 |     0.002 |
|       rom_i      |     0.002 |
|     gen_l0c1.i11 |     0.001 |
|       rom_i      |     0.001 |
|     gen_l0c1.i15 |     0.002 |
|       rom_i      |     0.002 |
|     gen_l0c2.i01 |     0.001 |
|       rom_i      |     0.001 |
|     gen_l0c2.i03 |     0.002 |
|       rom_i      |     0.002 |
|     gen_l0c2.i07 |     0.002 |
|       rom_i      |     0.002 |
|     gen_l0c2.i11 |     0.001 |
|       rom_i      |     0.001 |
|     gen_l0c2.i15 |     0.002 |
|       rom_i      |     0.002 |
|     gen_l0c3.i01 |     0.001 |
|       rom_i      |     0.001 |
|     gen_l0c3.i03 |     0.002 |
|       rom_i      |     0.002 |
|     gen_l0c3.i07 |     0.001 |
|       rom_i      |     0.001 |
|     gen_l0c3.i11 |     0.001 |
|       rom_i      |     0.001 |
|     gen_l0c3.i15 |     0.002 |
|       rom_i      |     0.002 |
|     gen_l0c4.i01 |     0.001 |
|       rom_i      |     0.001 |
|     gen_l0c4.i03 |     0.002 |
|       rom_i      |     0.002 |
|     gen_l0c4.i07 |     0.002 |
|       rom_i      |     0.002 |
|     gen_l0c4.i11 |     0.002 |
|       rom_i      |     0.002 |
|     gen_l0c4.i15 |     0.001 |
|       rom_i      |     0.001 |
|     gen_l0c5.i03 |     0.002 |
|       rom_i      |     0.002 |
|     gen_l0c5.i05 |     0.001 |
|       rom_i      |     0.001 |
|     gen_l0c5.i07 |     0.002 |
|       rom_i      |     0.002 |
|     gen_l0c5.i11 |     0.002 |
|       rom_i      |     0.002 |
|     gen_l0c5.i15 |     0.002 |
|       rom_i      |     0.002 |
+------------------+-----------+


