

================================================================
== Vitis HLS Report for 'AWGN'
================================================================
* Date:           Wed May 25 23:55:15 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.664 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      697|      697|  20.910 us|  20.910 us|  697|  697|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |       65|       65|        59|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 59


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 62
* Pipeline : 1
  Pipeline-0 : II = 1, D = 59, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 62 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 3 
62 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_2_V_1 = alloca i32 1"   --->   Operation 63 'alloca' 'rngMT19937ICN_uniformRNG_x_k_p_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 64 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 65 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 66 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Val2_150 = alloca i32 1"   --->   Operation 67 'alloca' 'p_Val2_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V = alloca i64 1" [src/AWGN.cpp:12]   --->   Operation 68 'alloca' 'rngMT19937ICN_uniformRNG_mt_odd_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%rngMT19937ICN_1 = alloca i64 1"   --->   Operation 69 'alloca' 'rngMT19937ICN_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V = alloca i64 1" [src/AWGN.cpp:12]   --->   Operation 70 'alloca' 'rngMT19937ICN_uniformRNG_mt_even_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%rngMT19937ICN_3 = alloca i64 1"   --->   Operation 71 'alloca' 'rngMT19937ICN_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (2.10ns)   --->   "%call_ret = call i128 @seedInitialization, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_1, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_3, i6 20" [src/rng.hpp:1143]   --->   Operation 72 'call' 'call_ret' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln17 = store i4 0, i4 %j" [src/AWGN.cpp:17]   --->   Operation 73 'store' 'store_ln17' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%call_ret = call i128 @seedInitialization, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_1, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_3, i6 20" [src/rng.hpp:1143]   --->   Operation 74 'call' 'call_ret' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_0_V = extractvalue i128 %call_ret" [src/rng.hpp:1143]   --->   Operation 75 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_1_V = extractvalue i128 %call_ret" [src/rng.hpp:1143]   --->   Operation 76 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_2_V = extractvalue i128 %call_ret" [src/rng.hpp:1143]   --->   Operation 77 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_m_V = extractvalue i128 %call_ret" [src/rng.hpp:1143]   --->   Operation 78 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_m_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln17 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %p_Val2_150" [src/AWGN.cpp:17]   --->   Operation 79 'store' 'store_ln17' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln17 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %p_Val2_s" [src/AWGN.cpp:17]   --->   Operation 80 'store' 'store_ln17' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln17 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i32 %lhs_V" [src/AWGN.cpp:17]   --->   Operation 81 'store' 'store_ln17' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln17 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V_1" [src/AWGN.cpp:17]   --->   Operation 82 'store' 'store_ln17' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln17 = br void" [src/AWGN.cpp:17]   --->   Operation 83 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.03>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%j_6 = load i4 %j"   --->   Operation 84 'load' 'j_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.72ns)   --->   "%icmp_ln17 = icmp_eq  i4 %j_6, i4 8" [src/AWGN.cpp:17]   --->   Operation 85 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.79ns)   --->   "%add_ln17 = add i4 %j_6, i4 1" [src/AWGN.cpp:17]   --->   Operation 86 'add' 'add_ln17' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %.split, void" [src/AWGN.cpp:17]   --->   Operation 87 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_cast13 = zext i4 %j_6"   --->   Operation 88 'zext' 'p_cast13' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln229 = trunc i4 %j_6"   --->   Operation 89 'trunc' 'trunc_ln229' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.79ns)   --->   "%addr_head_p_3_V = add i4 %j_6, i4 3"   --->   Operation 90 'add' 'addr_head_p_3_V' <Predicate = (!icmp_ln17)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.76ns)   --->   "%addr_head_p_m_p_1_V = add i8 %p_cast13, i8 142"   --->   Operation 91 'add' 'addr_head_p_m_p_1_V' <Predicate = (!icmp_ln17)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%r_s = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %addr_head_p_3_V, i32 1, i32 3"   --->   Operation 92 'partselect' 'r_s' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %addr_head_p_m_p_1_V, i32 1, i32 7"   --->   Operation 93 'partselect' 'trunc_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i3 %r_s"   --->   Operation 94 'zext' 'zext_ln587' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln587 = sext i7 %trunc_ln"   --->   Operation 95 'sext' 'sext_ln587' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln587_6 = zext i8 %sext_ln587"   --->   Operation 96 'zext' 'zext_ln587_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln734 = br i1 %trunc_ln229, void, void" [src/rng.hpp:734]   --->   Operation 97 'br' 'br_ln734' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_odd_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587" [src/rng.hpp:739]   --->   Operation 98 'getelementptr' 'this_uniformRNG_mt_odd_0_V_addr_2' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (1.23ns)   --->   "%this_uniformRNG_mt_odd_0_V_load_1 = load i9 %this_uniformRNG_mt_odd_0_V_addr_2" [src/rng.hpp:739]   --->   Operation 99 'load' 'this_uniformRNG_mt_odd_0_V_load_1' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_even_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_6" [src/rng.hpp:740]   --->   Operation 100 'getelementptr' 'this_uniformRNG_mt_even_0_V_addr_1' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (1.23ns)   --->   "%this_uniformRNG_mt_even_0_V_load_1 = load i9 %this_uniformRNG_mt_even_0_V_addr_1" [src/rng.hpp:740]   --->   Operation 101 'load' 'this_uniformRNG_mt_even_0_V_load_1' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_even_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587" [src/rng.hpp:735]   --->   Operation 102 'getelementptr' 'this_uniformRNG_mt_even_0_V_addr' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (1.23ns)   --->   "%this_uniformRNG_mt_even_0_V_load = load i9 %this_uniformRNG_mt_even_0_V_addr" [src/rng.hpp:735]   --->   Operation 103 'load' 'this_uniformRNG_mt_even_0_V_load' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_odd_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_6" [src/rng.hpp:736]   --->   Operation 104 'getelementptr' 'this_uniformRNG_mt_odd_0_V_addr' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (1.23ns)   --->   "%this_uniformRNG_mt_odd_0_V_load = load i9 %this_uniformRNG_mt_odd_0_V_addr" [src/rng.hpp:736]   --->   Operation 105 'load' 'this_uniformRNG_mt_odd_0_V_load' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln17 = store i4 %add_ln17, i4 %j" [src/AWGN.cpp:17]   --->   Operation 106 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 19.3>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%p_Val2_151 = load i32 %p_Val2_150"   --->   Operation 107 'load' 'p_Val2_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 108 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 109 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%lhs_V_load = load i32 %lhs_V"   --->   Operation 110 'load' 'lhs_V_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s"   --->   Operation 111 'load' 'p_Val2_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node ret_15)   --->   "%tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_load, i32 31"   --->   Operation 112 'bitselect' 'tmp_423' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node ret_15)   --->   "%p_Result_269 = trunc i32 %p_Val2_151"   --->   Operation 113 'trunc' 'p_Result_269' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node ret_15)   --->   "%tmp_s = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_Val2_151, i32 1, i32 30"   --->   Operation 114 'partselect' 'tmp_s' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node ret_15)   --->   "%tmp_V = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %tmp_423, i30 %tmp_s"   --->   Operation 115 'bitconcatenate' 'tmp_V' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node ret_15)   --->   "%zext_ln1043 = zext i31 %tmp_V"   --->   Operation 116 'zext' 'zext_ln1043' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node ret_15)   --->   "%select_ln722 = select i1 %p_Result_269, i32 2567483615, i32 0" [src/rng.hpp:722]   --->   Operation 117 'select' 'select_ln722' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node ret_15)   --->   "%xor_ln1544 = xor i32 %lhs_V_load, i32 %select_ln722"   --->   Operation 118 'xor' 'xor_ln1544' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.44ns) (out node of the LUT)   --->   "%ret_15 = xor i32 %xor_ln1544, i32 %zext_ln1043"   --->   Operation 119 'xor' 'ret_15' <Predicate = (!icmp_ln17)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %j_6, i32 1, i32 3"   --->   Operation 120 'partselect' 'tmp_45' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%r_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 39, i3 %tmp_45"   --->   Operation 121 'bitconcatenate' 'r_16' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln587_7 = zext i10 %r_16"   --->   Operation 122 'zext' 'zext_ln587_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 123 [1/2] (1.23ns)   --->   "%this_uniformRNG_mt_odd_0_V_load_1 = load i9 %this_uniformRNG_mt_odd_0_V_addr_2" [src/rng.hpp:739]   --->   Operation 123 'load' 'this_uniformRNG_mt_odd_0_V_load_1' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 124 [1/2] (1.23ns)   --->   "%this_uniformRNG_mt_even_0_V_load_1 = load i9 %this_uniformRNG_mt_even_0_V_addr_1" [src/rng.hpp:740]   --->   Operation 124 'load' 'this_uniformRNG_mt_even_0_V_load_1' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_even_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_7" [src/rng.hpp:741]   --->   Operation 125 'getelementptr' 'this_uniformRNG_mt_even_0_V_addr_2' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.23ns)   --->   "%store_ln741 = store i32 %ret_15, i9 %this_uniformRNG_mt_even_0_V_addr_2" [src/rng.hpp:741]   --->   Operation 126 'store' 'store_ln741' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 127 [1/1] (0.42ns)   --->   "%br_ln0 = br void %fpga_resource_hint..40"   --->   Operation 127 'br' 'br_ln0' <Predicate = (!icmp_ln17 & !trunc_ln229)> <Delay = 0.42>
ST_4 : Operation 128 [1/2] (1.23ns)   --->   "%this_uniformRNG_mt_even_0_V_load = load i9 %this_uniformRNG_mt_even_0_V_addr" [src/rng.hpp:735]   --->   Operation 128 'load' 'this_uniformRNG_mt_even_0_V_load' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 129 [1/2] (1.23ns)   --->   "%this_uniformRNG_mt_odd_0_V_load = load i9 %this_uniformRNG_mt_odd_0_V_addr" [src/rng.hpp:736]   --->   Operation 129 'load' 'this_uniformRNG_mt_odd_0_V_load' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_odd_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_7" [src/rng.hpp:737]   --->   Operation 130 'getelementptr' 'this_uniformRNG_mt_odd_0_V_addr_1' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln737 = store i32 %ret_15, i9 %this_uniformRNG_mt_odd_0_V_addr_1" [src/rng.hpp:737]   --->   Operation 131 'store' 'store_ln737' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 132 [1/1] (0.42ns)   --->   "%br_ln738 = br void %fpga_resource_hint..40" [src/rng.hpp:738]   --->   Operation 132 'br' 'br_ln738' <Predicate = (!icmp_ln17 & trunc_ln229)> <Delay = 0.42>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%p_0_0_0616 = phi i32 %this_uniformRNG_mt_odd_0_V_load_1, void, i32 %this_uniformRNG_mt_even_0_V_load, void" [src/rng.hpp:739]   --->   Operation 133 'phi' 'p_0_0_0616' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%p_0_0_0604 = phi i32 %this_uniformRNG_mt_even_0_V_load_1, void, i32 %this_uniformRNG_mt_odd_0_V_load, void" [src/rng.hpp:740]   --->   Operation 134 'phi' 'p_0_0_0604' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_2_V_1_load = load i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V_1"   --->   Operation 135 'load' 'rngMT19937ICN_uniformRNG_x_k_p_2_V_1_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%r = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %ret_15, i32 11, i32 31"   --->   Operation 136 'partselect' 'r' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i21 %r"   --->   Operation 137 'zext' 'zext_ln1691' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.35ns)   --->   "%pre_result_V_15 = xor i32 %zext_ln1691, i32 %ret_15"   --->   Operation 138 'xor' 'pre_result_V_15' <Predicate = (!icmp_ln17)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_15, i32 24"   --->   Operation 139 'bitselect' 'tmp_424' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_15, i32 19, i32 21"   --->   Operation 140 'partselect' 'tmp_46' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_15, i32 17"   --->   Operation 141 'bitselect' 'tmp_425' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_15, i32 14"   --->   Operation 142 'bitselect' 'tmp_426' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_15, i32 11, i32 12"   --->   Operation 143 'partselect' 'tmp_47' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_15, i32 7"   --->   Operation 144 'bitselect' 'tmp_427' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_15, i32 5"   --->   Operation 145 'bitselect' 'tmp_428' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_15, i32 2, i32 3"   --->   Operation 146 'partselect' 'tmp_48' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln1542 = trunc i32 %pre_result_V_15"   --->   Operation 147 'trunc' 'trunc_ln1542' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i2.i3.i1.i1.i2.i1.i1.i2.i3.i1.i1.i1.i1.i2.i1.i1.i7, i1 %tmp_424, i2 0, i3 %tmp_46, i1 0, i1 %tmp_425, i2 0, i1 %tmp_426, i1 0, i2 %tmp_47, i3 0, i1 %tmp_427, i1 0, i1 %tmp_428, i1 0, i2 %tmp_48, i1 0, i1 %trunc_ln1542, i7 0"   --->   Operation 148 'bitconcatenate' 'ret' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.35ns)   --->   "%pre_result_V_16 = xor i32 %ret, i32 %pre_result_V_15"   --->   Operation 149 'xor' 'pre_result_V_16' <Predicate = (!icmp_ln17)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_16, i32 14, i32 16"   --->   Operation 150 'partselect' 'tmp_49' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %pre_result_V_16, i32 7, i32 12"   --->   Operation 151 'partselect' 'tmp_50' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_16, i32 2, i32 3"   --->   Operation 152 'partselect' 'tmp_51' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%ret_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i1.i6.i3.i2.i17, i3 %tmp_49, i1 0, i6 %tmp_50, i3 0, i2 %tmp_51, i17 0"   --->   Operation 153 'bitconcatenate' 'ret_13' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.35ns)   --->   "%pre_result_V_17 = xor i32 %ret_13, i32 %pre_result_V_16"   --->   Operation 154 'xor' 'pre_result_V_17' <Predicate = (!icmp_ln17)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%r_12 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %pre_result_V_17, i32 18, i32 31"   --->   Operation 155 'partselect' 'r_12' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1691_4 = zext i14 %r_12"   --->   Operation 156 'zext' 'zext_ln1691_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.35ns)   --->   "%pre_result_V = xor i32 %zext_ln1691_4, i32 %pre_result_V_17"   --->   Operation 157 'xor' 'pre_result_V' <Predicate = (!icmp_ln17)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.99ns)   --->   "%icmp_ln938 = icmp_eq  i32 %zext_ln1691_4, i32 %pre_result_V_17"   --->   Operation 158 'icmp' 'icmp_ln938' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_270 = partselect i32 @llvm.part.select.i32, i32 %pre_result_V, i32 31, i32 0"   --->   Operation 159 'partselect' 'p_Result_270' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_270, i1 1"   --->   Operation 160 'cttz' 'l' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i32 %l"   --->   Operation 161 'trunc' 'trunc_ln946' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (1.01ns)   --->   "%sub_ln947 = sub i32 32, i32 %l"   --->   Operation 162 'sub' 'sub_ln947' <Predicate = (!icmp_ln17)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (1.01ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 163 'add' 'lsb_index' <Predicate = (!icmp_ln17)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 164 'partselect' 'tmp_429' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.99ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp_429, i31 0"   --->   Operation 165 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i32 %pre_result_V"   --->   Operation 166 'zext' 'zext_ln960' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 167 'trunc' 'trunc_ln950' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.78ns)   --->   "%sub_ln950 = sub i6 22, i6 %trunc_ln950"   --->   Operation 168 'sub' 'sub_ln950' <Predicate = (!icmp_ln17)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%zext_ln950 = zext i6 %sub_ln950"   --->   Operation 169 'zext' 'zext_ln950' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%lshr_ln950 = lshr i32 4294967295, i32 %zext_ln950"   --->   Operation 170 'lshr' 'lshr_ln950' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%shl_ln952 = shl i32 1, i32 %lsb_index"   --->   Operation 171 'shl' 'shl_ln952' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%or_ln952_5 = or i32 %lshr_ln950, i32 %shl_ln952"   --->   Operation 172 'or' 'or_ln952_5' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%and_ln952 = and i32 %pre_result_V, i32 %or_ln952_5"   --->   Operation 173 'and' 'and_ln952' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln952 = icmp_ne  i32 %and_ln952, i32 0"   --->   Operation 174 'icmp' 'icmp_ln952' <Predicate = (!icmp_ln17)> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 175 'bitselect' 'tmp_430' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%xor_ln952 = xor i1 %tmp_430, i1 1"   --->   Operation 176 'xor' 'xor_ln952' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%p_Result_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V, i32 %lsb_index"   --->   Operation 177 'bitselect' 'p_Result_271' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.99ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 178 'icmp' 'icmp_ln961' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%and_ln952_8 = and i1 %p_Result_271, i1 %xor_ln952"   --->   Operation 179 'and' 'and_ln952_8' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (1.01ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 180 'sub' 'sub_ln962' <Predicate = (!icmp_ln17)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 181 'zext' 'zext_ln962' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 182 'shl' 'shl_ln962' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%select_ln949 = select i1 %icmp_ln949, i1 %icmp_ln952, i1 %p_Result_271"   --->   Operation 183 'select' 'select_ln949' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (1.01ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 184 'add' 'add_ln961' <Predicate = (!icmp_ln17)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 185 'zext' 'zext_ln961' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 186 'lshr' 'lshr_ln961' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln961 = select i1 %icmp_ln961, i1 %select_ln949, i1 %and_ln952_8"   --->   Operation 187 'select' 'select_ln961' <Predicate = (!icmp_ln17)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%m = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 188 'select' 'm' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node m_33)   --->   "%zext_ln964 = zext i1 %select_ln961"   --->   Operation 189 'zext' 'zext_ln964' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_33 = add i64 %m, i64 %zext_ln964"   --->   Operation 190 'add' 'm_33' <Predicate = (!icmp_ln17)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%m_36 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_33, i32 1, i32 63"   --->   Operation 191 'partselect' 'm_36' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%zext_ln965 = zext i63 %m_36"   --->   Operation 192 'zext' 'zext_ln965' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_33, i32 54"   --->   Operation 193 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.79ns)   --->   "%sub_ln969 = sub i11 1022, i11 %trunc_ln946"   --->   Operation 194 'sub' 'sub_ln969' <Predicate = (!icmp_ln17)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.79ns)   --->   "%add_ln968 = add i11 %sub_ln969, i11 1"   --->   Operation 195 'add' 'add_ln968' <Predicate = (!icmp_ln17)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%select_ln968 = select i1 %p_Result_s, i11 %add_ln968, i11 %sub_ln969"   --->   Operation 196 'select' 'select_ln968' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %select_ln968"   --->   Operation 197 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%p_Result_272 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp, i32 52, i32 63"   --->   Operation 198 'partset' 'p_Result_272' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%bitcast_ln746 = bitcast i64 %p_Result_272"   --->   Operation 199 'bitcast' 'bitcast_ln746' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_uniform = select i1 %icmp_ln938, i64 0, i64 %bitcast_ln746"   --->   Operation 200 'select' 'tmp_uniform' <Predicate = (!icmp_ln17)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln443 = bitcast i64 %tmp_uniform" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 201 'bitcast' 'bitcast_ln443' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln443, i32 52, i32 62" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 202 'partselect' 'tmp_17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln443 = trunc i64 %bitcast_ln443" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 203 'trunc' 'trunc_ln443' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.94ns)   --->   "%icmp_ln443 = icmp_ne  i11 %tmp_17, i11 2047" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 204 'icmp' 'icmp_ln443' <Predicate = (!icmp_ln17)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (1.14ns)   --->   "%icmp_ln443_4 = icmp_eq  i52 %trunc_ln443, i52 0" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 205 'icmp' 'icmp_ln443_4' <Predicate = (!icmp_ln17)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.28ns)   --->   "%or_ln443 = or i1 %icmp_ln443_4, i1 %icmp_ln443" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 206 'or' 'or_ln443' <Predicate = (!icmp_ln17)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (11.7ns)   --->   "%tmp_18 = fcmp_olt  i64 %tmp_uniform, i64 0.02425" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 207 'dcmp' 'tmp_18' <Predicate = (!icmp_ln17)> <Delay = 11.7> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.28ns)   --->   "%and_ln443 = and i1 %or_ln443, i1 %tmp_18" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 208 'and' 'and_ln443' <Predicate = (!icmp_ln17)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V_1_load, i32 %p_Val2_150"   --->   Operation 209 'store' 'store_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.42>
ST_4 : Operation 210 [1/1] (0.42ns)   --->   "%store_ln414 = store i32 %p_Val2_151, i32 %p_Val2_s"   --->   Operation 210 'store' 'store_ln414' <Predicate = (!icmp_ln17)> <Delay = 0.42>
ST_4 : Operation 211 [1/1] (0.42ns)   --->   "%store_ln740 = store i32 %p_0_0_0604, i32 %lhs_V" [src/rng.hpp:740]   --->   Operation 211 'store' 'store_ln740' <Predicate = (!icmp_ln17)> <Delay = 0.42>
ST_4 : Operation 212 [1/1] (0.42ns)   --->   "%store_ln739 = store i32 %p_0_0_0616, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V_1" [src/rng.hpp:739]   --->   Operation 212 'store' 'store_ln739' <Predicate = (!icmp_ln17)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 15.1>
ST_5 : Operation 213 [2/2] (15.1ns)   --->   "%tmp_21 = dsub i64 1, i64 %tmp_uniform" [src/rng.hpp:449->src/rng.hpp:1161]   --->   Operation 213 'dsub' 'tmp_21' <Predicate = (!and_ln443)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 15.1>
ST_6 : Operation 214 [1/2] (15.1ns)   --->   "%tmp_21 = dsub i64 1, i64 %tmp_uniform" [src/rng.hpp:449->src/rng.hpp:1161]   --->   Operation 214 'dsub' 'tmp_21' <Predicate = (!and_ln443)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmp_21, i64 509, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 215 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 17.9>
ST_7 : Operation 216 [1/1] (0.42ns)   --->   "%tmp_432 = select i1 %and_ln443, i64 %tmp_uniform, i64 %tmp_21" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 216 'select' 'tmp_432' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 217 [6/6] (17.5ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_432" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 217 'dlog' 't1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 17.5>
ST_8 : Operation 218 [5/6] (17.5ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_432" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 218 'dlog' 't1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 17.5>
ST_9 : Operation 219 [4/6] (17.5ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_432" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 219 'dlog' 't1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 17.5>
ST_10 : Operation 220 [3/6] (17.5ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_432" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 220 'dlog' 't1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 17.5>
ST_11 : Operation 221 [2/6] (17.5ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_432" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 221 'dlog' 't1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 17.5>
ST_12 : Operation 222 [1/6] (17.5ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_432" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 222 'dlog' 't1' <Predicate = true> <Delay = 17.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 5> <II = 1> <Delay = 17.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t1, i64 521, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 223 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 21.1>
ST_13 : Operation 224 [2/2] (21.1ns)   --->   "%t2 = dmul i64 %t1, i64 2" [src/rng.hpp:455->src/rng.hpp:1161]   --->   Operation 224 'dmul' 't2' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 21.5>
ST_14 : Operation 225 [1/2] (21.1ns)   --->   "%t2 = dmul i64 %t1, i64 2" [src/rng.hpp:455->src/rng.hpp:1161]   --->   Operation 225 'dmul' 't2' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t2, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 226 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%bitcast_ln456 = bitcast i64 %t2" [src/rng.hpp:456->src/rng.hpp:1161]   --->   Operation 227 'bitcast' 'bitcast_ln456' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.37ns)   --->   "%xor_ln456 = xor i64 %bitcast_ln456, i64 9223372036854775808" [src/rng.hpp:456->src/rng.hpp:1161]   --->   Operation 228 'xor' 'xor_ln456' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 21.6>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%t3 = bitcast i64 %xor_ln456" [src/rng.hpp:456->src/rng.hpp:1161]   --->   Operation 229 'bitcast' 't3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 230 [7/7] (21.6ns)   --->   "%z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 230 'dsqrt' 'z_10' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 21.6>
ST_16 : Operation 231 [6/7] (21.6ns)   --->   "%z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 231 'dsqrt' 'z_10' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 21.6>
ST_17 : Operation 232 [5/7] (21.6ns)   --->   "%z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 232 'dsqrt' 'z_10' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 21.6>
ST_18 : Operation 233 [1/1] (11.7ns)   --->   "%tmp_20 = fcmp_ogt  i64 %tmp_uniform, i64 0.97575" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 233 'dcmp' 'tmp_20' <Predicate = true> <Delay = 11.7> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln443_4)   --->   "%and_ln443_4 = and i1 %or_ln443, i1 %tmp_20" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 234 'and' 'and_ln443_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 235 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln443_4 = or i1 %and_ln443, i1 %and_ln443_4" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 235 'or' 'or_ln443_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [2/2] (15.1ns)   --->   "%z = dadd i64 %tmp_uniform, i64 -0.5" [src/rng.hpp:472->src/rng.hpp:1161]   --->   Operation 236 'dadd' 'z' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 237 [4/7] (21.6ns)   --->   "%z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 237 'dsqrt' 'z_10' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 21.6>
ST_19 : Operation 238 [1/2] (15.1ns)   --->   "%z = dadd i64 %tmp_uniform, i64 -0.5" [src/rng.hpp:472->src/rng.hpp:1161]   --->   Operation 238 'dadd' 'z' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %z, i64 509, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 239 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 240 [3/7] (21.6ns)   --->   "%z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 240 'dsqrt' 'z_10' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 21.6>
ST_20 : Operation 241 [2/2] (21.1ns)   --->   "%r_13 = dmul i64 %z, i64 %z" [src/rng.hpp:474->src/rng.hpp:1161]   --->   Operation 241 'dmul' 'r_13' <Predicate = (!or_ln443_4)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 242 [2/7] (21.6ns)   --->   "%z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 242 'dsqrt' 'z_10' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 21.6>
ST_21 : Operation 243 [1/2] (21.1ns)   --->   "%r_13 = dmul i64 %z, i64 %z" [src/rng.hpp:474->src/rng.hpp:1161]   --->   Operation 243 'dmul' 'r_13' <Predicate = (!or_ln443_4)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %r_13, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 244 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 245 [1/7] (21.6ns)   --->   "%z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 245 'dsqrt' 'z_10' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 21.6>
ST_22 : Operation 246 [1/1] (0.42ns)   --->   "%z_9 = select i1 %or_ln443_4, i64 %z_10, i64 %z" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 246 'select' 'z_9' <Predicate = (!or_ln443_4)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 247 [1/1] (0.42ns)   --->   "%r_15 = select i1 %or_ln443_4, i64 %z_10, i64 %r_13" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 247 'select' 'r_15' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 248 [1/1] (0.42ns)   --->   "%p1 = select i1 %or_ln443_4, i64 -0.00778489, i64 -39.6968" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 248 'select' 'p1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 249 [1/1] (0.42ns)   --->   "%q1 = select i1 %or_ln443_4, i64 0.0077847, i64 -54.4761" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 249 'select' 'q1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 250 [2/2] (21.1ns)   --->   "%t4 = dmul i64 %p1, i64 %r_15" [src/rng.hpp:490->src/rng.hpp:1161]   --->   Operation 250 'dmul' 't4' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 251 [2/2] (21.1ns)   --->   "%t13 = dmul i64 %q1, i64 %r_15" [src/rng.hpp:517->src/rng.hpp:1161]   --->   Operation 251 'dmul' 't13' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 21.1>
ST_23 : Operation 252 [1/2] (21.1ns)   --->   "%t4 = dmul i64 %p1, i64 %r_15" [src/rng.hpp:490->src/rng.hpp:1161]   --->   Operation 252 'dmul' 't4' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t4, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 253 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 254 [1/2] (21.1ns)   --->   "%t13 = dmul i64 %q1, i64 %r_15" [src/rng.hpp:517->src/rng.hpp:1161]   --->   Operation 254 'dmul' 't13' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t13, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 255 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 15.6>
ST_24 : Operation 256 [1/1] (0.42ns)   --->   "%p2 = select i1 %or_ln443_4, i64 -0.322396, i64 220.946" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 256 'select' 'p2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 257 [1/1] (0.42ns)   --->   "%q2 = select i1 %or_ln443_4, i64 0.322467, i64 161.586" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 257 'select' 'q2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 258 [2/2] (15.1ns)   --->   "%t5 = dadd i64 %t4, i64 %p2" [src/rng.hpp:492->src/rng.hpp:1161]   --->   Operation 258 'dadd' 't5' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 259 [2/2] (15.1ns)   --->   "%t14 = dadd i64 %t13, i64 %q2" [src/rng.hpp:519->src/rng.hpp:1161]   --->   Operation 259 'dadd' 't14' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 15.1>
ST_25 : Operation 260 [1/2] (15.1ns)   --->   "%t5 = dadd i64 %t4, i64 %p2" [src/rng.hpp:492->src/rng.hpp:1161]   --->   Operation 260 'dadd' 't5' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 261 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t5, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 261 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 262 [1/2] (15.1ns)   --->   "%t14 = dadd i64 %t13, i64 %q2" [src/rng.hpp:519->src/rng.hpp:1161]   --->   Operation 262 'dadd' 't14' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t14, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 263 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 21.1>
ST_26 : Operation 264 [2/2] (21.1ns)   --->   "%t6 = dmul i64 %t5, i64 %r_15" [src/rng.hpp:494->src/rng.hpp:1161]   --->   Operation 264 'dmul' 't6' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 265 [2/2] (21.1ns)   --->   "%t15 = dmul i64 %t14, i64 %r_15" [src/rng.hpp:521->src/rng.hpp:1161]   --->   Operation 265 'dmul' 't15' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 21.1>
ST_27 : Operation 266 [1/2] (21.1ns)   --->   "%t6 = dmul i64 %t5, i64 %r_15" [src/rng.hpp:494->src/rng.hpp:1161]   --->   Operation 266 'dmul' 't6' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 267 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t6, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 267 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 268 [1/2] (21.1ns)   --->   "%t15 = dmul i64 %t14, i64 %r_15" [src/rng.hpp:521->src/rng.hpp:1161]   --->   Operation 268 'dmul' 't15' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 269 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t15, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 269 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 15.6>
ST_28 : Operation 270 [1/1] (0.42ns)   --->   "%p3 = select i1 %or_ln443_4, i64 -2.40076, i64 -275.929" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 270 'select' 'p3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 271 [1/1] (0.42ns)   --->   "%q3 = select i1 %or_ln443_4, i64 2.44513, i64 -155.699" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 271 'select' 'q3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 272 [2/2] (15.1ns)   --->   "%t7 = dadd i64 %t6, i64 %p3" [src/rng.hpp:496->src/rng.hpp:1161]   --->   Operation 272 'dadd' 't7' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 273 [2/2] (15.1ns)   --->   "%t16 = dadd i64 %t15, i64 %q3" [src/rng.hpp:523->src/rng.hpp:1161]   --->   Operation 273 'dadd' 't16' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 15.1>
ST_29 : Operation 274 [1/2] (15.1ns)   --->   "%t7 = dadd i64 %t6, i64 %p3" [src/rng.hpp:496->src/rng.hpp:1161]   --->   Operation 274 'dadd' 't7' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 275 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t7, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 275 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 276 [1/2] (15.1ns)   --->   "%t16 = dadd i64 %t15, i64 %q3" [src/rng.hpp:523->src/rng.hpp:1161]   --->   Operation 276 'dadd' 't16' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 277 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t16, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 277 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 21.1>
ST_30 : Operation 278 [2/2] (21.1ns)   --->   "%t8 = dmul i64 %t7, i64 %r_15" [src/rng.hpp:498->src/rng.hpp:1161]   --->   Operation 278 'dmul' 't8' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 279 [2/2] (21.1ns)   --->   "%t17 = dmul i64 %t16, i64 %r_15" [src/rng.hpp:525->src/rng.hpp:1161]   --->   Operation 279 'dmul' 't17' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 21.1>
ST_31 : Operation 280 [1/2] (21.1ns)   --->   "%t8 = dmul i64 %t7, i64 %r_15" [src/rng.hpp:498->src/rng.hpp:1161]   --->   Operation 280 'dmul' 't8' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 281 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t8, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 281 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 282 [1/2] (21.1ns)   --->   "%t17 = dmul i64 %t16, i64 %r_15" [src/rng.hpp:525->src/rng.hpp:1161]   --->   Operation 282 'dmul' 't17' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 283 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t17, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 283 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 15.6>
ST_32 : Operation 284 [1/1] (0.42ns)   --->   "%p4 = select i1 %or_ln443_4, i64 -2.54973, i64 138.358" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 284 'select' 'p4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 285 [1/1] (0.42ns)   --->   "%q4 = select i1 %or_ln443_4, i64 3.75441, i64 66.8013" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 285 'select' 'q4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 286 [2/2] (15.1ns)   --->   "%t9 = dadd i64 %t8, i64 %p4" [src/rng.hpp:500->src/rng.hpp:1161]   --->   Operation 286 'dadd' 't9' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 287 [2/2] (15.1ns)   --->   "%f2 = dadd i64 %t17, i64 %q4" [src/rng.hpp:527->src/rng.hpp:1161]   --->   Operation 287 'dadd' 'f2' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 15.1>
ST_33 : Operation 288 [1/2] (15.1ns)   --->   "%t9 = dadd i64 %t8, i64 %p4" [src/rng.hpp:500->src/rng.hpp:1161]   --->   Operation 288 'dadd' 't9' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 289 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t9, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 289 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 290 [1/2] (15.1ns)   --->   "%f2 = dadd i64 %t17, i64 %q4" [src/rng.hpp:527->src/rng.hpp:1161]   --->   Operation 290 'dadd' 'f2' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 291 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 291 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 21.1>
ST_34 : Operation 292 [2/2] (21.1ns)   --->   "%t10 = dmul i64 %t9, i64 %r_15" [src/rng.hpp:502->src/rng.hpp:1161]   --->   Operation 292 'dmul' 't10' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 293 [2/2] (21.1ns)   --->   "%t18 = dmul i64 %f2, i64 %r_15" [src/rng.hpp:530->src/rng.hpp:1161]   --->   Operation 293 'dmul' 't18' <Predicate = (!or_ln443_4)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 21.1>
ST_35 : Operation 294 [1/2] (21.1ns)   --->   "%t10 = dmul i64 %t9, i64 %r_15" [src/rng.hpp:502->src/rng.hpp:1161]   --->   Operation 294 'dmul' 't10' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 295 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t10, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1161]   --->   Operation 295 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 296 [1/2] (21.1ns)   --->   "%t18 = dmul i64 %f2, i64 %r_15" [src/rng.hpp:530->src/rng.hpp:1161]   --->   Operation 296 'dmul' 't18' <Predicate = (!or_ln443_4)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 297 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t18, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 297 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 15.6>
ST_36 : Operation 298 [1/1] (0.42ns)   --->   "%p5 = select i1 %or_ln443_4, i64 4.37466, i64 -30.6648" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 298 'select' 'p5' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 299 [2/2] (15.1ns)   --->   "%t11 = dadd i64 %t10, i64 %p5" [src/rng.hpp:504->src/rng.hpp:1161]   --->   Operation 299 'dadd' 't11' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 300 [2/2] (15.1ns)   --->   "%f2_8 = dadd i64 %t18, i64 -13.2807" [src/rng.hpp:532->src/rng.hpp:1161]   --->   Operation 300 'dadd' 'f2_8' <Predicate = (!or_ln443_4)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 15.6>
ST_37 : Operation 301 [1/2] (15.1ns)   --->   "%t11 = dadd i64 %t10, i64 %p5" [src/rng.hpp:504->src/rng.hpp:1161]   --->   Operation 301 'dadd' 't11' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 302 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t11, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 302 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 303 [1/2] (15.1ns)   --->   "%f2_8 = dadd i64 %t18, i64 -13.2807" [src/rng.hpp:532->src/rng.hpp:1161]   --->   Operation 303 'dadd' 'f2_8' <Predicate = (!or_ln443_4)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 304 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_8, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 304 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 305 [1/1] (0.42ns)   --->   "%f2_9 = select i1 %or_ln443_4, i64 %f2, i64 %f2_8" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 305 'select' 'f2_9' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 38 <SV = 37> <Delay = 21.1>
ST_38 : Operation 306 [2/2] (21.1ns)   --->   "%t12 = dmul i64 %t11, i64 %r_15" [src/rng.hpp:506->src/rng.hpp:1161]   --->   Operation 306 'dmul' 't12' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 307 [2/2] (21.1ns)   --->   "%t19 = dmul i64 %f2_9, i64 %r_15" [src/rng.hpp:535->src/rng.hpp:1161]   --->   Operation 307 'dmul' 't19' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 21.1>
ST_39 : Operation 308 [1/2] (21.1ns)   --->   "%t12 = dmul i64 %t11, i64 %r_15" [src/rng.hpp:506->src/rng.hpp:1161]   --->   Operation 308 'dmul' 't12' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 309 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t12, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 309 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 310 [1/2] (21.1ns)   --->   "%t19 = dmul i64 %f2_9, i64 %r_15" [src/rng.hpp:535->src/rng.hpp:1161]   --->   Operation 310 'dmul' 't19' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 311 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t19, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1161]   --->   Operation 311 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 15.6>
ST_40 : Operation 312 [1/1] (0.42ns)   --->   "%p6 = select i1 %or_ln443_4, i64 2.93816, i64 2.50663" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 312 'select' 'p6' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 313 [2/2] (15.1ns)   --->   "%f1_1 = dadd i64 %t12, i64 %p6" [src/rng.hpp:508->src/rng.hpp:1161]   --->   Operation 313 'dadd' 'f1_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 15.1>
ST_41 : Operation 314 [1/2] (15.1ns)   --->   "%f1_1 = dadd i64 %t12, i64 %p6" [src/rng.hpp:508->src/rng.hpp:1161]   --->   Operation 314 'dadd' 'f1_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 315 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 315 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 21.1>
ST_42 : Operation 316 [2/2] (21.1ns)   --->   "%f1 = dmul i64 %f1_1, i64 %z_9" [src/rng.hpp:511->src/rng.hpp:1161]   --->   Operation 316 'dmul' 'f1' <Predicate = (!or_ln443_4)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 317 [2/2] (15.1ns)   --->   "%f2_10 = dadd i64 %t19, i64 1" [src/rng.hpp:537->src/rng.hpp:1161]   --->   Operation 317 'dadd' 'f2_10' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 21.6>
ST_43 : Operation 318 [1/2] (21.1ns)   --->   "%f1 = dmul i64 %f1_1, i64 %z_9" [src/rng.hpp:511->src/rng.hpp:1161]   --->   Operation 318 'dmul' 'f1' <Predicate = (!or_ln443_4)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 319 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 319 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 320 [1/1] (0.42ns)   --->   "%f1_4 = select i1 %or_ln443_4, i64 %f1_1, i64 %f1" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 320 'select' 'f1_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 321 [1/2] (15.1ns)   --->   "%f2_10 = dadd i64 %t19, i64 1" [src/rng.hpp:537->src/rng.hpp:1161]   --->   Operation 321 'dadd' 'f2_10' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 322 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_10, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1161]   --->   Operation 322 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 21.0>
ST_44 : Operation 323 [8/8] (21.0ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 323 'ddiv' 'standard_value' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 21.0>
ST_45 : Operation 324 [7/8] (21.0ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 324 'ddiv' 'standard_value' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 21.0>
ST_46 : Operation 325 [6/8] (21.0ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 325 'ddiv' 'standard_value' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 21.0>
ST_47 : Operation 326 [5/8] (21.0ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 326 'ddiv' 'standard_value' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 21.0>
ST_48 : Operation 327 [4/8] (21.0ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 327 'ddiv' 'standard_value' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 21.0>
ST_49 : Operation 328 [3/8] (21.0ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 328 'ddiv' 'standard_value' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 21.0>
ST_50 : Operation 329 [2/8] (21.0ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 329 'ddiv' 'standard_value' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 21.5>
ST_51 : Operation 330 [1/8] (21.0ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [src/rng.hpp:539->src/rng.hpp:1161]   --->   Operation 330 'ddiv' 'standard_value' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%bitcast_ln541 = bitcast i64 %standard_value" [src/rng.hpp:541->src/rng.hpp:1161]   --->   Operation 331 'bitcast' 'bitcast_ln541' <Predicate = (!and_ln443 & or_ln443_4)> <Delay = 0.00>
ST_51 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%xor_ln541 = xor i64 %bitcast_ln541, i64 9223372036854775808" [src/rng.hpp:541->src/rng.hpp:1161]   --->   Operation 332 'xor' 'xor_ln541' <Predicate = (!and_ln443 & or_ln443_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%bitcast_ln541_4 = bitcast i64 %xor_ln541" [src/rng.hpp:541->src/rng.hpp:1161]   --->   Operation 333 'bitcast' 'bitcast_ln541_4' <Predicate = (!and_ln443 & or_ln443_4)> <Delay = 0.00>
ST_51 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%select_ln540 = select i1 %and_ln443, i64 %standard_value, i64 %bitcast_ln541_4" [src/rng.hpp:540->src/rng.hpp:1161]   --->   Operation 334 'select' 'select_ln540' <Predicate = (or_ln443_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 335 [1/1] (0.42ns) (out node of the LUT)   --->   "%result = select i1 %or_ln443_4, i64 %select_ln540, i64 %standard_value" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 335 'select' 'result' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 52 <SV = 51> <Delay = 21.0>
ST_52 : Operation 336 [8/8] (21.0ns)   --->   "%div = ddiv i64 %result, i64 4.47214" [src/AWGN.cpp:19]   --->   Operation 336 'ddiv' 'div' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 21.0>
ST_53 : Operation 337 [7/8] (21.0ns)   --->   "%div = ddiv i64 %result, i64 4.47214" [src/AWGN.cpp:19]   --->   Operation 337 'ddiv' 'div' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 21.0>
ST_54 : Operation 338 [6/8] (21.0ns)   --->   "%div = ddiv i64 %result, i64 4.47214" [src/AWGN.cpp:19]   --->   Operation 338 'ddiv' 'div' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 21.0>
ST_55 : Operation 339 [5/8] (21.0ns)   --->   "%div = ddiv i64 %result, i64 4.47214" [src/AWGN.cpp:19]   --->   Operation 339 'ddiv' 'div' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 21.0>
ST_56 : Operation 340 [4/8] (21.0ns)   --->   "%div = ddiv i64 %result, i64 4.47214" [src/AWGN.cpp:19]   --->   Operation 340 'ddiv' 'div' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 21.0>
ST_57 : Operation 341 [3/8] (21.0ns)   --->   "%div = ddiv i64 %result, i64 4.47214" [src/AWGN.cpp:19]   --->   Operation 341 'ddiv' 'div' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 21.0>
ST_58 : Operation 342 [2/8] (21.0ns)   --->   "%div = ddiv i64 %result, i64 4.47214" [src/AWGN.cpp:19]   --->   Operation 342 'ddiv' 'div' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 21.0>
ST_59 : Operation 343 [1/1] (0.00ns)   --->   "%j_cast = zext i4 %j_6"   --->   Operation 343 'zext' 'j_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_59 : Operation 344 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/AWGN.cpp:17]   --->   Operation 344 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_59 : Operation 345 [1/8] (21.0ns)   --->   "%div = ddiv i64 %result, i64 4.47214" [src/AWGN.cpp:19]   --->   Operation 345 'ddiv' 'div' <Predicate = true> <Delay = 21.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 7> <II = 1> <Delay = 21.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 346 [1/1] (0.00ns)   --->   "%din_addr = getelementptr i64 %din, i64 0, i64 %j_cast" [src/AWGN.cpp:19]   --->   Operation 346 'getelementptr' 'din_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 347 [2/2] (0.67ns)   --->   "%din_load = load i3 %din_addr" [src/AWGN.cpp:19]   --->   Operation 347 'load' 'din_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 60 <SV = 59> <Delay = 19.4>
ST_60 : Operation 348 [1/2] (0.67ns)   --->   "%din_load = load i3 %din_addr" [src/AWGN.cpp:19]   --->   Operation 348 'load' 'din_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_60 : Operation 349 [2/2] (18.7ns)   --->   "%add = dadd i64 %div, i64 %din_load" [src/AWGN.cpp:19]   --->   Operation 349 'dadd' 'add' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 19.4>
ST_61 : Operation 350 [1/1] (0.00ns)   --->   "%rbegin2_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [src/rng.hpp:470->src/rng.hpp:1161]   --->   Operation 350 'specregionbegin' 'rbegin2_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 351 [1/1] (0.00ns)   --->   "%rend72_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin2_i" [src/rng.hpp:472->src/rng.hpp:1161]   --->   Operation 351 'specregionend' 'rend72_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 352 [1/1] (0.00ns)   --->   "%rbegin4_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [src/rng.hpp:472->src/rng.hpp:1161]   --->   Operation 352 'specregionbegin' 'rbegin4_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 353 [1/1] (0.00ns)   --->   "%rend68_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin4_i" [src/rng.hpp:474->src/rng.hpp:1161]   --->   Operation 353 'specregionend' 'rend68_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 354 [1/1] (0.00ns)   --->   "%rbegin8_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [src/rng.hpp:447->src/rng.hpp:1161]   --->   Operation 354 'specregionbegin' 'rbegin8_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 355 [1/1] (0.00ns)   --->   "%rend80_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin8_i" [src/rng.hpp:449->src/rng.hpp:1161]   --->   Operation 355 'specregionend' 'rend80_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 356 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [src/rng.hpp:444->src/rng.hpp:1161]   --->   Operation 356 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 357 [1/1] (0.00ns)   --->   "%rend78_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin1_i" [src/rng.hpp:453->src/rng.hpp:1161]   --->   Operation 357 'specregionend' 'rend78_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 358 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [src/rng.hpp:453->src/rng.hpp:1161]   --->   Operation 358 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 359 [1/1] (0.00ns)   --->   "%rend76_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin3_i" [src/rng.hpp:455->src/rng.hpp:1161]   --->   Operation 359 'specregionend' 'rend76_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 360 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [src/rng.hpp:443->src/rng.hpp:1161]   --->   Operation 360 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 361 [1/1] (0.00ns)   --->   "%rend66_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin5_i" [src/rng.hpp:490->src/rng.hpp:1161]   --->   Operation 361 'specregionend' 'rend66_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 362 [1/1] (0.00ns)   --->   "%rbegin6_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [src/rng.hpp:490->src/rng.hpp:1161]   --->   Operation 362 'specregionbegin' 'rbegin6_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 363 [1/1] (0.00ns)   --->   "%rend62_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin6_i" [src/rng.hpp:492->src/rng.hpp:1161]   --->   Operation 363 'specregionend' 'rend62_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 364 [1/1] (0.00ns)   --->   "%rbegin10_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [src/rng.hpp:492->src/rng.hpp:1161]   --->   Operation 364 'specregionbegin' 'rbegin10_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 365 [1/1] (0.00ns)   --->   "%rend60_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin10_i" [src/rng.hpp:494->src/rng.hpp:1161]   --->   Operation 365 'specregionend' 'rend60_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 366 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [src/rng.hpp:494->src/rng.hpp:1161]   --->   Operation 366 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 367 [1/1] (0.00ns)   --->   "%rend56_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin11_i" [src/rng.hpp:496->src/rng.hpp:1161]   --->   Operation 367 'specregionend' 'rend56_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 368 [1/1] (0.00ns)   --->   "%rbegin12_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [src/rng.hpp:496->src/rng.hpp:1161]   --->   Operation 368 'specregionbegin' 'rbegin12_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 369 [1/1] (0.00ns)   --->   "%rend54_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin12_i" [src/rng.hpp:498->src/rng.hpp:1161]   --->   Operation 369 'specregionend' 'rend54_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 370 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [src/rng.hpp:498->src/rng.hpp:1161]   --->   Operation 370 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 371 [1/1] (0.00ns)   --->   "%rend50_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin13_i" [src/rng.hpp:500->src/rng.hpp:1161]   --->   Operation 371 'specregionend' 'rend50_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 372 [1/1] (0.00ns)   --->   "%rbegin14_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [src/rng.hpp:500->src/rng.hpp:1161]   --->   Operation 372 'specregionbegin' 'rbegin14_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 373 [1/1] (0.00ns)   --->   "%rend46_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin14_i" [src/rng.hpp:502->src/rng.hpp:1161]   --->   Operation 373 'specregionend' 'rend46_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 374 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [src/rng.hpp:502->src/rng.hpp:1161]   --->   Operation 374 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 375 [1/1] (0.00ns)   --->   "%rend42_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin15_i" [src/rng.hpp:504->src/rng.hpp:1161]   --->   Operation 375 'specregionend' 'rend42_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 376 [1/1] (0.00ns)   --->   "%rbegin16_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [src/rng.hpp:504->src/rng.hpp:1161]   --->   Operation 376 'specregionbegin' 'rbegin16_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 377 [1/1] (0.00ns)   --->   "%rend40_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin16_i" [src/rng.hpp:506->src/rng.hpp:1161]   --->   Operation 377 'specregionend' 'rend40_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 378 [1/1] (0.00ns)   --->   "%rbegin18_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [src/rng.hpp:506->src/rng.hpp:1161]   --->   Operation 378 'specregionbegin' 'rbegin18_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 379 [1/1] (0.00ns)   --->   "%rend36_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin18_i" [src/rng.hpp:508->src/rng.hpp:1161]   --->   Operation 379 'specregionend' 'rend36_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 380 [1/1] (0.00ns)   --->   "%rbegin20_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [src/rng.hpp:509->src/rng.hpp:1161]   --->   Operation 380 'specregionbegin' 'rbegin20_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 381 [1/1] (0.00ns)   --->   "%rend34_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin20_i" [src/rng.hpp:511->src/rng.hpp:1161]   --->   Operation 381 'specregionend' 'rend34_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 382 [1/1] (0.00ns)   --->   "%rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [src/rng.hpp:509->src/rng.hpp:1161]   --->   Operation 382 'specregionbegin' 'rbegin21_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 383 [1/1] (0.00ns)   --->   "%rend32_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin21_i" [src/rng.hpp:517->src/rng.hpp:1161]   --->   Operation 383 'specregionend' 'rend32_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 384 [1/1] (0.00ns)   --->   "%rbegin22_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [src/rng.hpp:517->src/rng.hpp:1161]   --->   Operation 384 'specregionbegin' 'rbegin22_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 385 [1/1] (0.00ns)   --->   "%rend28_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin22_i" [src/rng.hpp:519->src/rng.hpp:1161]   --->   Operation 385 'specregionend' 'rend28_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 386 [1/1] (0.00ns)   --->   "%rbegin23_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [src/rng.hpp:519->src/rng.hpp:1161]   --->   Operation 386 'specregionbegin' 'rbegin23_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 387 [1/1] (0.00ns)   --->   "%rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin23_i" [src/rng.hpp:521->src/rng.hpp:1161]   --->   Operation 387 'specregionend' 'rend24_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 388 [1/1] (0.00ns)   --->   "%rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [src/rng.hpp:521->src/rng.hpp:1161]   --->   Operation 388 'specregionbegin' 'rbegin19_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 389 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin19_i" [src/rng.hpp:523->src/rng.hpp:1161]   --->   Operation 389 'specregionend' 'rend20_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 390 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [src/rng.hpp:523->src/rng.hpp:1161]   --->   Operation 390 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 391 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin17_i" [src/rng.hpp:525->src/rng.hpp:1161]   --->   Operation 391 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 392 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [src/rng.hpp:525->src/rng.hpp:1161]   --->   Operation 392 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 393 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin9_i" [src/rng.hpp:527->src/rng.hpp:1161]   --->   Operation 393 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 394 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [src/rng.hpp:528->src/rng.hpp:1161]   --->   Operation 394 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 395 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin7_i" [src/rng.hpp:530->src/rng.hpp:1161]   --->   Operation 395 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 396 [1/1] (0.00ns)   --->   "%rbegin24_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [src/rng.hpp:530->src/rng.hpp:1161]   --->   Operation 396 'specregionbegin' 'rbegin24_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 397 [1/1] (0.00ns)   --->   "%rend84_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin24_i" [src/rng.hpp:532->src/rng.hpp:1161]   --->   Operation 397 'specregionend' 'rend84_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 398 [1/1] (0.00ns)   --->   "%rbegin25_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [src/rng.hpp:528->src/rng.hpp:1161]   --->   Operation 398 'specregionbegin' 'rbegin25_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 399 [1/1] (0.00ns)   --->   "%rend70_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin25_i" [src/rng.hpp:535->src/rng.hpp:1161]   --->   Operation 399 'specregionend' 'rend70_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 400 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [src/rng.hpp:535->src/rng.hpp:1161]   --->   Operation 400 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 401 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin_i" [src/rng.hpp:537->src/rng.hpp:1161]   --->   Operation 401 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 402 [1/2] (18.7ns)   --->   "%add = dadd i64 %div, i64 %din_load" [src/AWGN.cpp:19]   --->   Operation 402 'dadd' 'add' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 403 [1/1] (0.00ns)   --->   "%dout_addr = getelementptr i64 %dout, i64 0, i64 %j_cast" [src/AWGN.cpp:19]   --->   Operation 403 'getelementptr' 'dout_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 404 [1/1] (0.67ns)   --->   "%store_ln19 = store i64 %add, i3 %dout_addr" [src/AWGN.cpp:19]   --->   Operation 404 'store' 'store_ln19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_61 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 405 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 62 <SV = 4> <Delay = 0.00>
ST_62 : Operation 406 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [src/AWGN.cpp:22]   --->   Operation 406 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 2.1ns
The critical path consists of the following:
	'alloca' operation ('rngMT19937ICN.uniformRNG.mt_odd_0.V', src/AWGN.cpp:12) [8]  (0 ns)
	'call' operation ('call_ret', src/rng.hpp:1143) to 'seedInitialization' [12]  (2.1 ns)

 <State 2>: 1.66ns
The critical path consists of the following:
	'call' operation ('call_ret', src/rng.hpp:1143) to 'seedInitialization' [12]  (1.24 ns)
	'store' operation ('store_ln17', src/AWGN.cpp:17) of variable 'rngMT19937ICN.uniformRNG.x_k_p_1.V', src/rng.hpp:1143 on local variable '__Val2__' [17]  (0.427 ns)

 <State 3>: 2.03ns
The critical path consists of the following:
	'load' operation ('j') on local variable 'j' [24]  (0 ns)
	'add' operation ('addr_head_p_3.V') [38]  (0.797 ns)
	'getelementptr' operation ('this_uniformRNG_mt_even_0_V_addr', src/rng.hpp:735) [66]  (0 ns)
	'load' operation ('this_uniformRNG_mt_even_0_V_load', src/rng.hpp:735) on array 'rngMT19937ICN.uniformRNG.mt_even_0.V', src/AWGN.cpp:12 [67]  (1.24 ns)

 <State 4>: 19.4ns
The critical path consists of the following:
	'load' operation ('__Val2__') on local variable '__Val2__' [25]  (0 ns)
	'select' operation ('select_ln722', src/rng.hpp:722) [45]  (0 ns)
	'xor' operation ('xor_ln1544') [46]  (0 ns)
	'xor' operation ('ret') [47]  (0.449 ns)
	'xor' operation ('pre_result.V') [79]  (0.351 ns)
	'xor' operation ('pre_result.V') [90]  (0.351 ns)
	'xor' operation ('pre_result.V') [95]  (0.351 ns)
	'xor' operation ('pre_result.V') [98]  (0.351 ns)
	'cttz' operation ('l') [101]  (0 ns)
	'sub' operation ('sub_ln947') [103]  (1.02 ns)
	'add' operation ('lsb_index') [104]  (1.02 ns)
	'shl' operation ('shl_ln952') [112]  (0 ns)
	'or' operation ('or_ln952_5') [113]  (0 ns)
	'and' operation ('and_ln952') [114]  (0 ns)
	'icmp' operation ('icmp_ln952') [115]  (1.39 ns)
	'select' operation ('select_ln949') [124]  (0 ns)
	'select' operation ('select_ln961') [128]  (0.287 ns)
	'add' operation ('m') [131]  (1.39 ns)
	'select' operation ('tmp_uniform') [141]  (0.424 ns)
	'dcmp' operation ('tmp_18', src/rng.hpp:443->src/rng.hpp:1161) [148]  (11.7 ns)
	'and' operation ('and_ln443', src/rng.hpp:443->src/rng.hpp:1161) [149]  (0.287 ns)

 <State 5>: 15.2ns
The critical path consists of the following:
	'dsub' operation ('tmp', src/rng.hpp:449->src/rng.hpp:1161) [162]  (15.2 ns)

 <State 6>: 15.2ns
The critical path consists of the following:
	'dsub' operation ('tmp', src/rng.hpp:449->src/rng.hpp:1161) [162]  (15.2 ns)

 <State 7>: 17.9ns
The critical path consists of the following:
	'select' operation ('tmp', src/rng.hpp:443->src/rng.hpp:1161) [165]  (0.424 ns)
	'dlog' operation ('t1', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [167]  (17.5 ns)

 <State 8>: 17.5ns
The critical path consists of the following:
	'dlog' operation ('t1', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [167]  (17.5 ns)

 <State 9>: 17.5ns
The critical path consists of the following:
	'dlog' operation ('t1', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [167]  (17.5 ns)

 <State 10>: 17.5ns
The critical path consists of the following:
	'dlog' operation ('t1', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [167]  (17.5 ns)

 <State 11>: 17.5ns
The critical path consists of the following:
	'dlog' operation ('t1', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [167]  (17.5 ns)

 <State 12>: 17.5ns
The critical path consists of the following:
	'dlog' operation ('t1', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [167]  (17.5 ns)

 <State 13>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t2', src/rng.hpp:455->src/rng.hpp:1161) [171]  (21.2 ns)

 <State 14>: 21.6ns
The critical path consists of the following:
	'dmul' operation ('t2', src/rng.hpp:455->src/rng.hpp:1161) [171]  (21.2 ns)
	'xor' operation ('xor_ln456', src/rng.hpp:456->src/rng.hpp:1161) [175]  (0.379 ns)

 <State 15>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [177]  (21.7 ns)

 <State 16>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [177]  (21.7 ns)

 <State 17>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [177]  (21.7 ns)

 <State 18>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [177]  (21.7 ns)

 <State 19>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [177]  (21.7 ns)

 <State 20>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [177]  (21.7 ns)

 <State 21>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [177]  (21.7 ns)

 <State 22>: 21.6ns
The critical path consists of the following:
	'select' operation ('r', src/rng.hpp:443->src/rng.hpp:1161) [179]  (0.424 ns)
	'dmul' operation ('t4', src/rng.hpp:490->src/rng.hpp:1161) [191]  (21.2 ns)

 <State 23>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t4', src/rng.hpp:490->src/rng.hpp:1161) [191]  (21.2 ns)

 <State 24>: 15.6ns
The critical path consists of the following:
	'select' operation ('p2', src/rng.hpp:443->src/rng.hpp:1161) [181]  (0.424 ns)
	'dadd' operation ('t5', src/rng.hpp:492->src/rng.hpp:1161) [195]  (15.2 ns)

 <State 25>: 15.2ns
The critical path consists of the following:
	'dadd' operation ('t5', src/rng.hpp:492->src/rng.hpp:1161) [195]  (15.2 ns)

 <State 26>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t6', src/rng.hpp:494->src/rng.hpp:1161) [199]  (21.2 ns)

 <State 27>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t6', src/rng.hpp:494->src/rng.hpp:1161) [199]  (21.2 ns)

 <State 28>: 15.6ns
The critical path consists of the following:
	'select' operation ('p3', src/rng.hpp:443->src/rng.hpp:1161) [182]  (0.424 ns)
	'dadd' operation ('t7', src/rng.hpp:496->src/rng.hpp:1161) [203]  (15.2 ns)

 <State 29>: 15.2ns
The critical path consists of the following:
	'dadd' operation ('t7', src/rng.hpp:496->src/rng.hpp:1161) [203]  (15.2 ns)

 <State 30>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t8', src/rng.hpp:498->src/rng.hpp:1161) [207]  (21.2 ns)

 <State 31>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t8', src/rng.hpp:498->src/rng.hpp:1161) [207]  (21.2 ns)

 <State 32>: 15.6ns
The critical path consists of the following:
	'select' operation ('p4', src/rng.hpp:443->src/rng.hpp:1161) [183]  (0.424 ns)
	'dadd' operation ('t9', src/rng.hpp:500->src/rng.hpp:1161) [211]  (15.2 ns)

 <State 33>: 15.2ns
The critical path consists of the following:
	'dadd' operation ('t9', src/rng.hpp:500->src/rng.hpp:1161) [211]  (15.2 ns)

 <State 34>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t10', src/rng.hpp:502->src/rng.hpp:1161) [215]  (21.2 ns)

 <State 35>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t10', src/rng.hpp:502->src/rng.hpp:1161) [215]  (21.2 ns)

 <State 36>: 15.6ns
The critical path consists of the following:
	'select' operation ('p5', src/rng.hpp:443->src/rng.hpp:1161) [184]  (0.424 ns)
	'dadd' operation ('t11', src/rng.hpp:504->src/rng.hpp:1161) [219]  (15.2 ns)

 <State 37>: 15.6ns
The critical path consists of the following:
	'dadd' operation ('f2', src/rng.hpp:532->src/rng.hpp:1161) [264]  (15.2 ns)
	'select' operation ('f2', src/rng.hpp:443->src/rng.hpp:1161) [267]  (0.424 ns)

 <State 38>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t12', src/rng.hpp:506->src/rng.hpp:1161) [223]  (21.2 ns)

 <State 39>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t12', src/rng.hpp:506->src/rng.hpp:1161) [223]  (21.2 ns)

 <State 40>: 15.6ns
The critical path consists of the following:
	'select' operation ('p6', src/rng.hpp:443->src/rng.hpp:1161) [185]  (0.424 ns)
	'dadd' operation ('f1_1', src/rng.hpp:508->src/rng.hpp:1161) [227]  (15.2 ns)

 <State 41>: 15.2ns
The critical path consists of the following:
	'dadd' operation ('f1_1', src/rng.hpp:508->src/rng.hpp:1161) [227]  (15.2 ns)

 <State 42>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('f1', src/rng.hpp:511->src/rng.hpp:1161) [231]  (21.2 ns)

 <State 43>: 21.6ns
The critical path consists of the following:
	'dmul' operation ('f1', src/rng.hpp:511->src/rng.hpp:1161) [231]  (21.2 ns)
	'select' operation ('f1', src/rng.hpp:443->src/rng.hpp:1161) [234]  (0.424 ns)

 <State 44>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1161) [276]  (21.1 ns)

 <State 45>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1161) [276]  (21.1 ns)

 <State 46>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1161) [276]  (21.1 ns)

 <State 47>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1161) [276]  (21.1 ns)

 <State 48>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1161) [276]  (21.1 ns)

 <State 49>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1161) [276]  (21.1 ns)

 <State 50>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1161) [276]  (21.1 ns)

 <State 51>: 21.5ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1161) [276]  (21.1 ns)
	'select' operation ('result', src/rng.hpp:443->src/rng.hpp:1161) [281]  (0.424 ns)

 <State 52>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('div', src/AWGN.cpp:19) [282]  (21.1 ns)

 <State 53>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('div', src/AWGN.cpp:19) [282]  (21.1 ns)

 <State 54>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('div', src/AWGN.cpp:19) [282]  (21.1 ns)

 <State 55>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('div', src/AWGN.cpp:19) [282]  (21.1 ns)

 <State 56>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('div', src/AWGN.cpp:19) [282]  (21.1 ns)

 <State 57>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('div', src/AWGN.cpp:19) [282]  (21.1 ns)

 <State 58>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('div', src/AWGN.cpp:19) [282]  (21.1 ns)

 <State 59>: 21.1ns
The critical path consists of the following:
	'ddiv' operation ('div', src/AWGN.cpp:19) [282]  (21.1 ns)

 <State 60>: 19.5ns
The critical path consists of the following:
	'load' operation ('din_load', src/AWGN.cpp:19) on array 'din' [284]  (0.677 ns)
	'dadd' operation ('add', src/AWGN.cpp:19) [285]  (18.8 ns)

 <State 61>: 19.5ns
The critical path consists of the following:
	'dadd' operation ('add', src/AWGN.cpp:19) [285]  (18.8 ns)
	'store' operation ('store_ln19', src/AWGN.cpp:19) of variable 'add', src/AWGN.cpp:19 on array 'dout' [287]  (0.677 ns)

 <State 62>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
