/* Copyright (C)
* 2015 - John Melton, G0ORX/N6LYT
* 2024-2026 - Heiko Amft, DL1BZ (Project deskHPSDR)
*
* SPDX-License-Identifier: GPL-3.0-or-later
*
*   This program is free software: you can redistribute it and/or modify
*   it under the terms of the GNU General Public License as published by
*   the Free Software Foundation, either version 3 of the License, or
*   (at your option) any later version.
*
*   This program is distributed in the hope that it will be useful,
*   but WITHOUT ANY WARRANTY; without even the implied warranty of
*   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
*   GNU General Public License for more details.
*
*   You should have received a copy of the GNU General Public License
*   along with this program.  If not, see <https://www.gnu.org/licenses/>.
*
*/

#include <gtk/gtk.h>
#include <stdlib.h>
#include <stdio.h>
#include <sys/types.h>
#include <sys/socket.h>
#include <sys/ioctl.h>
#include <sys/time.h>
#include <netinet/in.h>
#include <arpa/inet.h>
#include <netdb.h>
#include <net/if_arp.h>
#include <net/if.h>
#include <netinet/ip.h>
#include <ifaddrs.h>
#include <semaphore.h>
#include <string.h>
#include <errno.h>
#include <math.h>
#include <stdatomic.h>
#include <signal.h>

#include "MacOS.h"
#include "main.h"
#include "audio.h"
#include "band.h"
#include "discovered.h"
#include "mode.h"
#include "filter.h"
#include "old_protocol.h"
#include "radio.h"
#include "receiver.h"
#include "transmitter.h"
#include "tx_off.h"
#include "tci_audio.h"
#include "vfo.h"
#include "ext.h"
#include "iambic.h"
#include "message.h"
#include "rigctl.h"
#include "nw_toolset.h"
#ifdef __APPLE__
  #include "toolset.h"
#endif

/* Avoid macro clashes with system headers */
#ifdef min
  #undef min
#endif
static inline __attribute__((unused))
int op_min_int(int x, int y) { return (x < y) ? x : y; }

#define SYNC0 0
#define SYNC1 1
#define SYNC2 2
#define C0 3
#define C1 4
#define C2 5
#define C3 6
#define C4 7

#ifndef REG_ANTENNA_TUNER
  #define REG_ANTENNA_TUNER 7
#endif

#define REG_FIRMWARE_MAJOR  9
#define REG_FIRMWARE_MINOR  10
#define REG_LPF_DETECT      33
#define REG_LPF_STATUS      34

#define DATA_PORT 1024

#define SYNC 0x7F
#define OZY_BUFFER_SIZE 512

// ozy command and control
#define MOX_DISABLED    0x00
#define MOX_ENABLED     0x01

#define MIC_SOURCE_JANUS 0x00
#define MIC_SOURCE_PENELOPE 0x80
#define CONFIG_NONE     0x00
#define CONFIG_PENELOPE 0x20
#define CONFIG_MERCURY  0x40
#define CONFIG_BOTH     0x60
#define PENELOPE_122_88MHZ_SOURCE 0x00
#define MERCURY_122_88MHZ_SOURCE  0x10
#define ATLAS_10MHZ_SOURCE        0x00
#define PENELOPE_10MHZ_SOURCE     0x04
#define MERCURY_10MHZ_SOURCE      0x08
#define SPEED_48K                 0x00
#define SPEED_96K                 0x01
#define SPEED_192K                0x02
#define SPEED_384K                0x03
#define MODE_CLASS_E              0x01
#define MODE_OTHERS               0x00
#define LT2208_GAIN_OFF           0x00
#define LT2208_GAIN_ON            0x04
#define LT2208_DITHER_OFF         0x00
#define LT2208_DITHER_ON          0x08
#define LT2208_RANDOM_OFF         0x00
#define LT2208_RANDOM_ON          0x10

// state machine buffer processing
enum {
  SYNC_0 = 0,
  SYNC_1,
  SYNC_2,
  CONTROL_0,
  CONTROL_1,
  CONTROL_2,
  CONTROL_3,
  CONTROL_4,
  LEFT_SAMPLE_HI,
  LEFT_SAMPLE_MID,
  LEFT_SAMPLE_LOW,
  RIGHT_SAMPLE_HI,
  RIGHT_SAMPLE_MID,
  RIGHT_SAMPLE_LOW,
  MIC_SAMPLE_HI,
  MIC_SAMPLE_LOW,
  SKIP
};
static int state = SYNC_0;

static int data_socket = -1;
static int tcp_socket = -1;
static struct sockaddr_in data_addr;

static unsigned char control_in[5] = {0x00, 0x00, 0x00, 0x00, 0x00};

static volatile int P1running = 0;

static uint32_t last_seq_num = -0xffffffff;
static int tx_fifo_flag = 0;

static int current_rx = 0;

static int mic_samples = 0;
static atomic_int mic_sample_divisor;

static int radio_dash = 0;
static int radio_dot = 0;

static unsigned char output_buffer[OZY_BUFFER_SIZE];

static int command = 1;

static gpointer receive_thread(gpointer arg);
static gpointer process_ozy_input_buffer_thread(gpointer arg);

static void queue_two_ozy_input_buffers(unsigned const char *buf1,
                                        unsigned const char *buf2);
void ozy_send_buffer(void);

static unsigned char metis_buffer[1032];
static uint32_t send_sequence = 0;
static int metis_offset = 8;

static int metis_write(unsigned char ep, unsigned const char *buffer, int length);
static void metis_start_stop(int command);
static void metis_send_buffer(const unsigned char *buffer, int length);
static void metis_restart(void);

static void open_tcp_socket(void);
static void open_udp_socket(void);
static int how_many_receivers(void);

static int hl2_iob_detect_phase = 0;              // 0 = 0x41, 1 = 0x1d/REG_LPF_DETECT
static int hl2_iob_detect_expect_major = 0;       // nächster 0x3D-Readback gehört zum 0x1D-Major-Detect
static int hl2_iob_last_read_reg = -1;

//
// "HermesLite-II I/O Bord detected" flag
//
#ifdef __AH4IOB__
  static atomic_int hl2_iob_present = 0;
  // Reg7 fast-poll control:
  // active: fast-poll enabled from Reg7 start-bit (0x01) until status done/error
  // force:  force next HL2-slot to do Reg7 read once (to guarantee <50ms at start)
  static atomic_int hl2_iob_reg7_fastpoll_active = 0;
  static atomic_int hl2_iob_reg7_fastpoll_force  = 0;
  int hl2_pa_enable_suppressed = 0;
#else
  int hl2_iob_present = 0;
#endif

int hl2_pico_present = 0;

#define COMMON_MERCURY_FREQUENCY 0x80
#define PENELOPE_MIC 0x80

#ifdef USBOZY
  //
  // additional defines if we include USB Ozy support
  //
  #include "ozyio.h"

  static gpointer ozy_ep6_rx_thread(gpointer arg);
  static gpointer ozy_i2c_thread(gpointer arg);
  static void start_usb_receive_threads(void);
  static void ozyusb_write(unsigned char *buffer, int length);
  #define EP6_IN_ID   0x86                        // end point = 6, direction toward PC
  #define EP2_OUT_ID  0x02                        // end point = 2, direction from PC
  #define EP6_BUFFER_SIZE 2048
  #define USB_TIMEOUT -7
#endif

#ifdef __APPLE__
  static sem_t *txring_sem;
  static sem_t *rxring_sem;
#else
  static sem_t txring_sem;
  static sem_t rxring_sem;
#endif
//
// probably not needed
//
static pthread_mutex_t send_audio_mutex   = PTHREAD_MUTEX_INITIALIZER;

//
// This mutex "protects" ozy_send_buffer. This is necessary only for
// TCP and USB-OZY since there the communication is a byte stream.
//
static pthread_mutex_t send_ozy_mutex   = PTHREAD_MUTEX_INITIALIZER;

#ifdef __AH4IOB__
  static atomic_uchar hl2_iob_tuner_status = 0;
#else
  static unsigned char hl2_iob_tuner_status = 0;
#endif

static unsigned char hl2_iob_lpf_status = 0;

#ifdef __AH4IOB__
//
// Fast-Path: HL2 IO-Board ACK sniffing
// Purpose: Update IO-board state immediately in RX thread, independent of RX ringbuffer backlog.
// Frame layout: [0..2]=0x7F SYNC, [3]=C0, [4]=C1, [5]=C2, [6]=C3, [7]=C4
//
static inline void hl2_iob_fastpath_sniff_512(const unsigned char *buf) {
  if (device != DEVICE_HERMES_LITE2) {
    return;
  }
  // only accept well-formed OZY frames
  if (buf[0] != SYNC || buf[1] != SYNC || buf[2] != SYNC) {
    return;
  }
  const unsigned char c0 = buf[3];
  if ((c0 & 0x80) == 0) {
    return; // not an ACK response
  }
  const int addr = (c0 & 0x7E) >> 1;
  const unsigned char c1 = buf[4];
  const unsigned char c2 = buf[5];
  const unsigned char c3 = buf[6];
  const unsigned char c4 = buf[7];
  // Board detect: addr==0x3D and all data bytes == 0xF1
  if (!atomic_load_explicit(&hl2_iob_present, memory_order_relaxed) &&
      addr == 0x3D &&
      c1 == 0xF1 && c2 == 0xF1 && c3 == 0xF1 && c4 == 0xF1) {
    atomic_store_explicit(&hl2_iob_present, 1, memory_order_relaxed);
    return;
  }
  // IO-board readback: first status byte is C4 (matches existing process_control_bytes() logic)
  if (atomic_load_explicit(&hl2_iob_present, memory_order_relaxed) && addr == 0x3D) {
    // atomic_store_explicit(&hl2_iob_tuner_status, c4, memory_order_relaxed);
    unsigned char oldv = atomic_load_explicit(&hl2_iob_tuner_status, memory_order_relaxed);
    if (oldv != c4) {
      atomic_store_explicit(&hl2_iob_tuner_status, c4, memory_order_relaxed);
      t_print("%s: HL2IOB (fastpath): C4 0x%02X -> 0x%02X\n", __func__, oldv, c4);
    }
    // Stop fast-poll when tune is done (0x00) or error (>=0xF0)
    if (c4 == 0x00 || c4 >= 0xF0) {
      atomic_store_explicit(&hl2_iob_reg7_fastpoll_active, 0, memory_order_relaxed);
      atomic_store_explicit(&hl2_iob_reg7_fastpoll_force,  0, memory_order_relaxed);
    }
  }
}
#endif

unsigned char hl2_iob_get_antenna_tuner_status(void) {
#ifdef __AH4IOB__
  g_idle_add(ext_vfo_update, NULL);
  return atomic_load_explicit(&hl2_iob_tuner_status, memory_order_relaxed);
#else
  g_idle_add(ext_vfo_update, NULL);
  return hl2_iob_tuner_status;
#endif
}

int hl2_iob_is_present(void) {
#ifdef __AH4IOB__
  g_idle_add(ext_vfo_update, NULL);
  return atomic_load_explicit(&hl2_iob_present, memory_order_relaxed);
#else
  g_idle_add(ext_vfo_update, NULL);
  return hl2_iob_present;
#endif
}

int hl2_pico_is_present(void) {
  g_idle_add(ext_vfo_update, NULL);
  return hl2_pico_present;
}

const char *hl2_lpf_status_to_string(uint8_t status) {
  switch (status) {
  case 0x01:
    return "160m (R1)";
  case 0x02:
    return "80m (R2)";
  case 0x04:
    return "60m/40m/30m (R3)";
  case 0x08:
    return "20m/17m (R4)";
  case 0x10:
    return "15m (R5)";
  case 0x20:
    return "12m/10m (R6)";
  case 0x00:
    return "OFF";
  default:
    return "UNKNOWN";
  }
}

unsigned char hl2_iob_get_lpf_status(void) {
  return hl2_iob_lpf_status;
}

const char *hl2_iob_get_lpf_status_str(void) {
  return hl2_lpf_status_to_string(hl2_iob_lpf_status);
}

void hl2_iob_set_antenna_tuner(unsigned char value) {
#ifdef __AH4IOB__
  int present = atomic_load_explicit(&hl2_iob_present, memory_order_relaxed);
  t_print("%s: HL2IOB: set antenna_tuner = 0x%02X hl2_iob_present = %d\n", __func__, value, present);
#else
  t_print("%s: HL2IOB: set antenna_tuner = 0x%02X hl2_iob_present = %d\n", __func__, value, hl2_iob_present);
#endif
  unsigned char buffer[OZY_BUFFER_SIZE];
  int i;
  /* Nur auf Hermes Lite 2 aktiv werden */
  if (device != DEVICE_HERMES_LITE2) {
    return;
  }
  /* IO-Board nicht vorhanden → nichts tun */
#ifdef __AH4IOB__
  if (!present) {
#else
  if (!hl2_iob_present) {
#endif
    return;
  }
  /* kompletten 512-Byte-C&C-Frame auf 0 setzen */
  for (i = 0; i < OZY_BUFFER_SIZE; i++) {
    buffer[i] = 0x00;
  }
  /* OZY-SYNC-Bytes setzen */
  buffer[SYNC0] = SYNC;
  buffer[SYNC1] = SYNC;
  buffer[SYNC2] = SYNC;
  /*
   * HL2-IOB: I2C-2 write ohne ACK
   * C0 = 0x7A       -> I2C-2 write (no ACK)
   * C1 = 0x06       -> write
   * C2 = 0x80|0x1d  -> I2C-Adresse des IO-Boards
   * C3 = REG_ANTENNA_TUNER (7)
   * C4 = value      -> zu schreibender Wert
   */
  buffer[C0] = 0x7A;              // I2C-2 without ACK
  buffer[C1] = 0x06;              // write
  buffer[C2] = 0x80 | 0x1d;       // I2C addr of HL2 IO board
  buffer[C3] = REG_ANTENNA_TUNER; // Register 7
  buffer[C4] = value;             // Datenbyte
  /* Zugriff auf metis_buffer/offset serialisieren */
  pthread_mutex_lock(&send_ozy_mutex);
  metis_write(0x02, buffer, OZY_BUFFER_SIZE);
  pthread_mutex_unlock(&send_ozy_mutex);
#ifdef __AH4IOB__
  // Enable fast-poll for Reg7 only when starting tune (start-bit 0x01).
  // Force ensures first Reg7 read in the next HL2 slot (~35ms) => <50ms at start.
  if (value & 0x01) {
    atomic_store_explicit(&hl2_iob_reg7_fastpoll_active, 1, memory_order_relaxed);
    atomic_store_explicit(&hl2_iob_reg7_fastpoll_force,  1, memory_order_relaxed);
  }
#endif
}

//
// Ring buffer for outgoing samples.
// Samples going to the radio are produced in big chunks.
// The TX engine receives bunches of mic samples (e.g. 1024),
// and produces bunches of TX IQ samples (1024 * (sample_rate/48)).
// During RX, audio samples are also created in chunks although
// they are smaller, namely 1024 / (sample_rate/48). The "magic"
// constant 1024 is the "buffer size" from the props file and
// can also be 512 or 2048.
//
// So what happens is that the TX IQ FIFO in the SDR is nearly
// drained, then several UDP packets are sent within 1 msec
// and then no further packets are sent for some time. This also
// produces a possible delay when sending the C&C data.
//
// So the idea is to put all the samples that go to the radio into
// a large ring buffer (about 4k samples), and send them to the
// radio following the pace of incoming mic samples. If we decide
// to send a packet to the radio, we must have at least 126 samples
// in the ring buffer and will then send 126 samples (two ozy buffers)
// in one shot.
//
// TXRINGBUFLEN must be a multiple of 1008 bytes (126 samples)
//

// Größe eines Audioframes in Bytes: 2 × 2 Byte für L/R + 4 Byte Padding
#define TXRING_AUDIO_SAMPLE_BYTES   8              // 4 Audiodatenbytes + 4 Nullbytes (Padding)
#define TXRING_AUDIO_FRAMES_PER_BLOCK 126          // entspricht einem SDR-Block, Frames pro SDR-Block
#define TXRING_MAX_BLOCKS           32             // Maximale SDR-Blöcke im Puffer
#define TXRINGBUFLEN  (TXRING_AUDIO_SAMPLE_BYTES * TXRING_AUDIO_FRAMES_PER_BLOCK * TXRING_MAX_BLOCKS)
//  #define TXRINGBUFLEN 32256          // 80 msec

static unsigned char *TXRINGBUF = NULL;
static atomic_int txring_inptr;   // pointer updated when writing into the ring buffer
static atomic_int txring_outptr;  // pointer updated when reading from the ring buffer
static atomic_int txring_flag;    // 0: RX, 1: TX
static atomic_int txring_count;   // a sample counter
static atomic_int txring_drain;   // a flag for draining the output buffer
static atomic_uint_fast64_t txring_blocks_queued;
static atomic_uint_fast64_t txring_blocks_completed;

#ifdef __APPLE__
  static atomic_int sr;
#endif

//
// If we want to store samples of about 75msec, this
// corresponds to 480 kByte (PS, 5RX, 192k) or
// 400 kByyte (2RX, 384k), so we use 512k
//
#ifdef __APPLE__
  #define RXRINGBUFLEN (1024 * 1024)  // increase to 1 MB for better jitter tolerance under WiFi with macOS
#else
  #define RXRINGBUFLEN (1024 * 512)   // must be multiple of 1024 since we queue double-buffers
#endif

static unsigned char *RXRINGBUF = NULL;
static atomic_int rxring_inptr;   // pointer updated when writing into the ring buffer
static atomic_int rxring_outptr;  // pointer updated when reading from the ring buffer
static atomic_int rxring_count;   // a sample counter

#ifdef __APPLE__
void old_protocol_update_timing(void) {
  int div = atomic_load_explicit(&mic_sample_divisor, memory_order_relaxed);
  int sr_local = 48000 * div;
  int receivers = how_many_receivers();
  atomic_store_explicit(&sr, sr_local, memory_order_relaxed);
  t_print("%s: SR=%dk RX=%d\n",
          __func__, sr_local / 1000, receivers);
}
#endif

#ifdef __APPLE__
static gpointer old_protocol_txiq_thread(gpointer data) {
  int nptr;
  struct timespec target_time;
  clock_gettime(CLOCK_MONOTONIC, &target_time);  // Startzeitpunkt initialisieren
  old_protocol_update_timing();
  t_print("%s: sr=%d\n", __func__, atomic_load_explicit(&sr, memory_order_relaxed));
  for (;;) {
    sem_wait(txring_sem);
    int out = atomic_load_explicit(&txring_outptr, memory_order_relaxed);
    int in  = atomic_load_explicit(&txring_inptr,  memory_order_acquire);
    if (out == in) {
      continue; // nichts zu senden
    }
    nptr = out + 1008;
    if (nptr >= TXRINGBUFLEN) { nptr = 0; }
    // Falls TX gestoppt ist oder Drain-Modus aktiv → skip
    if (!P1running || atomic_load_explicit(&txring_drain, memory_order_acquire)) {
      atomic_store_explicit(&txring_outptr, nptr, memory_order_release);
      (void) atomic_fetch_add_explicit(&txring_blocks_completed, 1, memory_order_release);
      continue;
    }
    // Do not drop a TX block merely because stop/start currently owns
    // the send mutex. Put the semaphore token back and retry later.
    if (pthread_mutex_trylock(&send_ozy_mutex)) {
      struct timespec retry = { .tv_sec = 0, .tv_nsec = 1000000 };
      sem_post(txring_sem);
      nanosleep(&retry, NULL);
      continue;
    }
    // Keine Samples vorhanden → skip
    out = atomic_load_explicit(&txring_outptr, memory_order_relaxed);
    in  = atomic_load_explicit(&txring_inptr,  memory_order_acquire);
    if (out == in) {
      pthread_mutex_unlock(&send_ozy_mutex);
      continue;
    }
    // ➤ Sende genau 1 Paket (besteht aus 2 × 504 Bytes = 1032 Bytes)
    memcpy(output_buffer + 8, &TXRINGBUF[out], 504);
    ozy_send_buffer();
    memcpy(output_buffer + 8, &TXRINGBUF[out + 504], 504);
    ozy_send_buffer();
    MEMORY_BARRIER;
    atomic_store_explicit(&txring_outptr, nptr, memory_order_release);
    (void) atomic_fetch_add_explicit(&txring_blocks_completed, 1, memory_order_release);
    pthread_mutex_unlock(&send_ozy_mutex);
    // 🕒 Dynamisch berechneter Abstand je nach aktueller Sample-Rate
    int sr_local = atomic_load_explicit(&sr, memory_order_relaxed);
    int interval_us = 126 * 1000000 / (sr_local ? sr_local : 48000);
    // ➤ Zielzeitpunkt für nächstes Paket berechnen
    target_time.tv_nsec += interval_us * 1000;
    if (target_time.tv_nsec >= 1000000000) {
      target_time.tv_nsec -= 1000000000;
      target_time.tv_sec += 1;
    }
    // ➤ Genaue Pause bis zum nächsten Zielzeitpunkt
    clock_nanosleep(CLOCK_MONOTONIC, TIMER_ABSTIME, &target_time, NULL);
  }
  return NULL;
}
#endif

#ifndef __APPLE__
static gpointer old_protocol_txiq_thread(gpointer data) {
  int nptr;
  //
  // Ideally, an output METIS buffer with 126 samples is sent every 2625 usec.
  // We thus wait until we have 126 samples, and then send a packet.
  // Upon RX, the packets come from the RX thread and contain the receiver audio,
  // and the rate in which packets fly in strongly depends on the receiver sample
  // rate:
  // Each WDSP "fexchange" event, with a fixed buffer size of 1024, produces
  // between 128 (384k sample rate) and 1024 (48k sample rate) audio samples,
  // which therefore arrive every 2.7 msec (384k) up to every 21.3 msec (48k).
  //
  // When TXing, a bunch of 1024 TX IQ samples is produced every 21.3 msec.
  //
  // If "txring_drain" is set, drain the buffer
  //
  for (;;) {
    sem_wait(&txring_sem);
    int out = atomic_load_explicit(&txring_outptr, memory_order_relaxed);
    int in  = atomic_load_explicit(&txring_inptr,  memory_order_acquire);
    if (out == in) {
      continue; // nichts zu senden
    }
    nptr = out + 1008;
    if (nptr >= TXRINGBUFLEN) { nptr = 0; }
    if (!P1running || atomic_load_explicit(&txring_drain, memory_order_acquire)) {
      atomic_store_explicit(&txring_outptr, nptr, memory_order_release);
      (void) atomic_fetch_add_explicit(&txring_blocks_completed, 1, memory_order_release);
      continue;
    }
    //
    // We used to have a fixed sleeping time of 2000 usec, and
    // observed that the sleep was sometimes too long, especially
    // at 48k sample rate.
    // The idea is now to monitor how fast we actually send
    // the packets, and FIFO is the coarse (!) estimation of the
    // FPGA-FIFO filling level.
    // If we lag behind and FIFO goes low, send packets with
    // little or no delay. Never sleep longer than 2000 usec, the
    // fixed time we had before.
    //
    struct timespec ts;
    static double last = -9999.9;
    static double FIFO = 0.0;
    double now;
    clock_gettime(CLOCK_MONOTONIC, &ts);
    now = ts.tv_sec + 1.0E-9 * ts.tv_nsec;
    // Use effective TX sample rate (was hardcoded 48k)
    const int div = atomic_load_explicit(&mic_sample_divisor, memory_order_relaxed);
    const double tx_sr = 48000.0 * (double) div;
    FIFO -= (now - last) * (tx_sr > 0.0 ? tx_sr : 48000.0);
    last = now;
    if (FIFO < 0.0) {
      FIFO = 0.0;
    }
    //
    // Depending on how we estimate the FIFO filling, wait
    // 2000usec, or 500 usec, or nothing before sending
    // out the next packet.
    //
    // Note that in reality, the "sleep" is a little bit longer
    // than specified by ts (we cannot rely on a wake-up in time).
    //
    if (FIFO > 1500.0) {
      // Wait about 2000 usec before sending the next packet.
      ts.tv_nsec += 2000000;
      if (ts.tv_nsec > 999999999) {
        ts.tv_sec++;
        ts.tv_nsec -= 1000000000;
      }
      clock_nanosleep(CLOCK_MONOTONIC, TIMER_ABSTIME, &ts, NULL);
    } else if (FIFO > 300.0) {
      // Wait about 500 usec before sending the next packet.
      ts.tv_nsec += 500000;
      if (ts.tv_nsec > 999999999) {
        ts.tv_sec++;
        ts.tv_nsec -= 1000000000;
      }
      clock_nanosleep(CLOCK_MONOTONIC, TIMER_ABSTIME, &ts, NULL);
    }
    //
    // Try to take exclusive access to TX send buffer only for the actual send.
    // If stop/start holds the mutex, keep the ring position and retry.
    //
    if (pthread_mutex_trylock(&send_ozy_mutex)) {
      struct timespec retry = { .tv_sec = 0, .tv_nsec = 1000000 };
      sem_post(&txring_sem);
      nanosleep(&retry, NULL);
      continue;
    }
    memcpy(output_buffer + 8, &TXRINGBUF[out], 504);
    ozy_send_buffer();
    memcpy(output_buffer + 8, &TXRINGBUF[out + 504], 504);
    ozy_send_buffer();
    FIFO += 126.0;  // number of samples in THIS packet
    pthread_mutex_unlock(&send_ozy_mutex);
    MEMORY_BARRIER;
    atomic_store_explicit(&txring_outptr, nptr, memory_order_release);
    (void) atomic_fetch_add_explicit(&txring_blocks_completed, 1, memory_order_release);
  }
  return NULL;
}

#endif

void old_protocol_stop(void) {
  //
  // Mutex is needed since in the TCP case, sending TX IQ packets
  // must not occur while the "stop" packet is sent.
  // For OZY, metis_start_stop is a no-op so quick return
  //
  if (device == DEVICE_OZY) { return; }
  t_print("%s\n", __func__);
  pthread_mutex_lock(&send_ozy_mutex);
  P1running = 0;
  metis_start_stop(0);
  pthread_mutex_unlock(&send_ozy_mutex);
}

void old_protocol_run(void) {
  t_print("%s\n", __func__);
#ifdef COREAUDIO
  if (transmitter != NULL && transmitter->local_microphone) {
    audio_reset_mic_buffer();
  }
#endif
  pthread_mutex_lock(&send_ozy_mutex);
  metis_restart();
  pthread_mutex_unlock(&send_ozy_mutex);
}

void old_protocol_set_mic_sample_rate(int rate) {
  atomic_store_explicit(&mic_sample_divisor, rate / 48000, memory_order_relaxed);
#ifdef __APPLE__
  old_protocol_update_timing();
#endif
}

//
// old_protocol_init is only called ONCE.
// old_protocol_stop and old_protocol_run just send start/stop packets
// but do not shut down the communication
//
void old_protocol_init(int rate) {
  int i;
#ifdef __APPLE__
  atomic_init(&sr,          0);
#endif
  atomic_init(&mic_sample_divisor, 1);
  t_print("%s: num_hpsdr_receivers=%d\n", __func__, how_many_receivers());
  t_print("%s: RX ring buffer size: %d bytes\n", __func__, RXRINGBUFLEN);
  t_print("%s: TX ring buffer size: %d bytes\n", __func__, TXRINGBUFLEN);
  if (TXRINGBUF == NULL) {
    TXRINGBUF = g_new(unsigned char, TXRINGBUFLEN);
  }
  if (RXRINGBUF == NULL) {
    RXRINGBUF = g_new(unsigned char, RXRINGBUFLEN);
  }
  // Atomics init (explicit, so state is well-defined even if globals persist)
  atomic_store_explicit(&txring_inptr,  0, memory_order_relaxed);
  atomic_store_explicit(&txring_outptr, 0, memory_order_relaxed);
  atomic_store_explicit(&txring_flag,   0, memory_order_relaxed);
  atomic_store_explicit(&txring_count,  0, memory_order_relaxed);
  atomic_store_explicit(&txring_drain,  0, memory_order_relaxed);
  atomic_store_explicit(&txring_blocks_queued, 0, memory_order_relaxed);
  atomic_store_explicit(&txring_blocks_completed, 0, memory_order_relaxed);
  atomic_store_explicit(&rxring_inptr,  0, memory_order_relaxed);
  atomic_store_explicit(&rxring_outptr, 0, memory_order_relaxed);
  atomic_store_explicit(&rxring_count,  0, memory_order_relaxed);
#ifdef __APPLE__
  txring_sem = apple_sem(0);
  rxring_sem = apple_sem(0);
  if (!txring_sem || !rxring_sem) {
    t_print("%s: apple_sem() failed (txring_sem=%p rxring_sem=%p)\n",
            __func__, (void *) txring_sem, (void *) rxring_sem);
    return;
  }
#else
  (void) sem_init(&txring_sem, 0, 0);
  (void) sem_init(&rxring_sem, 0, 0);
#endif
  pthread_mutex_lock(&send_ozy_mutex);
  old_protocol_set_mic_sample_rate(rate);
  g_thread_new("P1 out", old_protocol_txiq_thread, NULL);
  if (transmitter->local_microphone) {
    if (audio_open_input() != 0) {
      t_print("audio_open_input failed\n");
      transmitter->local_microphone = 0;
    }
  }
  g_thread_new("P1 proc", process_ozy_input_buffer_thread, NULL);
  //
  // if we have a USB interfaced Ozy device:
  //
  if (device == DEVICE_OZY) {
#ifdef USBOZY
    t_print("old_protocol_init: initialise ozy on USB\n");
    ozy_initialise();
    P1running = 1;
    start_usb_receive_threads();
#endif
  } else {
    t_print("old_protocol starting receive thread\n");
    if (radio->use_tcp) {
      open_tcp_socket();
    } else  {
      open_udp_socket();
#ifdef __APPLE__
      // macOS: prevent SIGPIPE on UDP socket
      int optval = 1;
      if (data_socket >= 0) {
        setsockopt(data_socket, SOL_SOCKET, SO_NOSIGPIPE, &optval, sizeof(optval));
        t_print("SO_NOSIGPIPE set on UDP socket (macOS-specific)\n");
      }
#endif
    }
    g_thread_new("METIS", receive_thread, NULL);
  }
  t_print("old_protocol_init: prime radio\n");
  for (i = 8; i < OZY_BUFFER_SIZE; i++) {
    output_buffer[i] = 0;
  }
  metis_restart();
  pthread_mutex_unlock(&send_ozy_mutex);
}

#ifdef USBOZY
//
// starts the threads for USB receive
// EP4 is the bandscope endpoint (not yet used)
// EP6 is the "normal" USB frame endpoint
//
static void start_usb_receive_threads(void) {
  t_print("old_protocol starting USB receive thread\n");
  g_thread_new("OZYEP6", ozy_ep6_rx_thread, NULL);
  g_thread_new("OZYI2C", ozy_i2c_thread, NULL);
}

//
// This thread reads/write OZY i2c data periodically.
// In a round-robin fashion, every 50 msec one of
// the following actions is taken:
//
// a) read Penelope Exciter Power
// b) read Alex forward and reverse power
// c) read overload condition from one or two Mercury boards
// d) re-program the Penelope TVL320 if the choice for
//    the microphone (LineIn, MicIn, MicIn+Bias) changes.
//
static gpointer ozy_i2c_thread(gpointer arg) {
  int cycle;
  //
  // Possible values for "penny":
  // bit 0 set : Mic In with boost
  // bit 1 set : Line In
  // bit 2 set : Mic In, no boost
  // bit 3-7 : encodes linein gain, only used if bit2 is set
  //
  int penny;
  int last_penny = 0;  // unused value
  t_print("old_protocol: OZY I2C read thread\n");
  cycle = 0;
  for (;;) {
    if (P1running) {
      switch (cycle) {
      case 0:
        ozy_i2c_readpwr(I2C_PENNY_ALC);
        // This value is nowhere used
        cycle = 1;
        break;
      case 1:
        ozy_i2c_readpwr(I2C_PENNY_FWD);
        ozy_i2c_readpwr(I2C_PENNY_REV);
        // penny_fp and penny_rp are used in transmitter.c
        cycle = 2;
        break;
      case 2:
        ozy_i2c_readpwr(I2C_MERC1_ADC_OFS);
        adc0_overload |= mercury_overload[0];
        if (mercury_software_version[1]) {
          ozy_i2c_readpwr(I2C_MERC2_ADC_OFS);
          adc1_overload |= mercury_overload[1];
        }
        cycle = 3;
        break;
      case 3:
        if (mic_linein) {
          // map floating point LineInGain value (-34.0 ... 12)
          // onto a value in the range 0-31 and put this is bits3-7
          penny = (int)((linein_gain + 34.0) * 0.6739 + 0.5) << 3 | 2;
        } else {
          penny = mic_boost ? 1 : 4;
        }
        if (penny != last_penny) {
          writepenny(0, penny);
          last_penny = penny;
        }
        cycle = 0;
        break;
      }
    }
    usleep(50000);
  }
  return NULL;  /* NOTREACHED */
}

//
// receive thread for USB EP6 (512 byte USB Ozy frames)
// this function loops reading 4 frames at a time through USB
// then processes them one at a time.
//
static gpointer ozy_ep6_rx_thread(gpointer arg) {
  t_print("old_protocol: USB EP6 receive_thread\n");
  static unsigned char ep6_inbuffer[EP6_BUFFER_SIZE];
  for (;;) {
    int bytes = ozy_read(EP6_IN_ID, ep6_inbuffer, EP6_BUFFER_SIZE);  // read a 2K buffer at a time
    //
    // If the protocol has been stopped, just swallow all incoming packets
    //
    if (!P1running) { continue; }
    //t_print("%s: read %d bytes\n",__func__,bytes);
    if (bytes == 0) {
      t_print("old_protocol_ep6_read: ozy_read returned 0 bytes... retrying\n");
      continue;
    } else if (bytes != EP6_BUFFER_SIZE) {
      t_print("old_protocol_ep6_read: OzyBulkRead failed %d bytes\n", bytes);
      t_perror("ozy_read(EP6 read failed");
    } else
      // process the received data normally
    {
      queue_two_ozy_input_buffers(&ep6_inbuffer[   0], &ep6_inbuffer[ 512]);
      queue_two_ozy_input_buffers(&ep6_inbuffer[1024], &ep6_inbuffer[1536]);
    }
  }
  return NULL;  /*NOTREACHED*/
}

#endif

static void open_udp_socket(void) {
  int tmp;
  if (data_socket >= 0) {
    tmp = data_socket;
    data_socket = -1;
    usleep(100000);
    close(tmp);
  }
  tmp = socket(PF_INET, SOCK_DGRAM, IPPROTO_UDP);
  if (tmp < 0) {
    t_perror("P1 create data socket:");
    g_idle_add(fatal_error, "P1: could not create data socket");
    return;  // <-- Funktion sicher verlassen
  }
  int optval = 1;
  socklen_t optlen = sizeof(optval);
  if (setsockopt(tmp, SOL_SOCKET, SO_REUSEADDR, &optval, optlen) < 0) {
    t_perror("data_socket: SO_REUSEADDR");
  }
  if (setsockopt(tmp, SOL_SOCKET, SO_REUSEPORT, &optval, optlen) < 0) {
    t_perror("data_socket: SO_REUSEPORT");
  }
  //
  // We need a receive buffer with a decent size, to be able to
  // store several incoming packets if they arrive in a burst.
  // My personal feeling is to let the kernel decide, but other
  // program explicitly specify the buffer sizes. What I  do here
  // is to query the buffer sizes after they have been set.
  // Note in the UDP case one normally does not need a large
  // send buffer because data is sent immediately.
  //
  // UDP RaspPi default values: RCVBUF: 0x34000, SNDBUF: 0x34000
  //            we set them to: RCVBUF: 0x40000, SNDBUF: 0x10000
  // then getsockopt() returns: RCVBUF: 0x68000, SNDBUF: 0x20000
  //
  // UDP MacOS  default values: RCVBUF: 0xC01D0, SNDBUF: 0x02400
  //            we set them to: RCVBUF: 0x40000, SNDBUF: 0x10000
  // then getsockopt() returns: RCVBUF: 0x40000, SNDBUF: 0x10000
  //
  if (nw_settings.is_wired) {
    optval = 0x40000;
  } else {
    optval = 0x80000;
  }
  if (setsockopt(tmp, SOL_SOCKET, SO_RCVBUF, &optval, optlen) < 0) {
    t_perror("data_socket: set SO_RCVBUF");
  }
  if (nw_settings.is_wired) {
    optval = 0x10000;
  } else {
    optval = 0x20000;
  }
  if (setsockopt(tmp, SOL_SOCKET, SO_SNDBUF, &optval, optlen) < 0) {
    t_perror("data_socket: set SO_SNDBUF");
  }
  optlen = sizeof(optval);
  if (getsockopt(tmp, SOL_SOCKET, SO_RCVBUF, &optval, &optlen) < 0) {
    t_perror("data_socket: get SO_RCVBUF");
  } else {
    if (optlen == sizeof(optval)) { t_print("UDP Socket RCV buf size=%d\n", optval); }
  }
  optlen = sizeof(optval);
  if (getsockopt(tmp, SOL_SOCKET, SO_SNDBUF, &optval, &optlen) < 0) {
    t_perror("data_socket: get SO_SNDBUF");
  } else {
    if (optlen == sizeof(optval)) { t_print("UDP Socket SND buf size=%d\n", optval); }
  }
  optlen = sizeof(optval);
#ifdef IPTOS_DSCP_EF
  optval = IPTOS_DSCP_EF;
#else
  //
  // On MacOS, IPTOS_DSCP_EF is not defined since the header files
  // reflect the 1999 standard. Hopefully, these bits (0xB8) are
  // directly written to the IP header
  //
  optval = 0xB8;
#endif
  if (setsockopt(tmp, IPPROTO_IP, IP_TOS, &optval, optlen) < 0) {
    t_perror("data_socket: IP_TOS");
  }
  //
  // set a timeout for receive
  // This is necessary because we might already "sit" in an UDP recvfrom() call while
  // instructing the radio to switch to TCP. Then this call has to finish eventually
  // and the next recvfrom() then uses the TCP socket.
  //
  struct timeval tv;
  tv.tv_sec = 0;
  tv.tv_usec = 100000;
  if (setsockopt(tmp, SOL_SOCKET, SO_RCVTIMEO, &tv, sizeof(tv)) < 0) {
    t_perror("data_socket: SO_RCVTIMEO");
  }
  // bind to the interface
  t_print("binding UDP socket to %s:%d\n", inet_ntoa(radio->info.network.interface_address.sin_addr),
          ntohs(radio->info.network.interface_address.sin_port));
  if (bind(tmp, (struct sockaddr *) &radio->info.network.interface_address, radio->info.network.interface_length) < 0) {
    t_perror("P1: bind socket:");
    g_idle_add(fatal_error, "P1: could not bind data socket");
    close(tmp);
    data_socket = -1;  // optional, für Klarheit
    return;
  }
  memcpy(&data_addr, &radio->info.network.address, radio->info.network.address_length);
  data_addr.sin_port = htons(DATA_PORT);
  //
  // Set value of data_socket only after everything succeeded
  //
  data_socket = tmp;
  t_print("%s: UDP socket established: %d for %s:%d\n", __func__, data_socket, inet_ntoa(data_addr.sin_addr),
          ntohs(data_addr.sin_port));
}

static void open_tcp_socket(void) {
  int tmp;
  if (tcp_socket >= 0) {
    tmp = tcp_socket;
    tcp_socket = -1;
    usleep(100000);
    close(tmp);
  }
  memcpy(&data_addr, &radio->info.network.address, radio->info.network.address_length);
  data_addr.sin_port = htons(DATA_PORT);
  data_addr.sin_family = AF_INET;
  t_print("Trying to open TCP connection to %s\n", inet_ntoa(radio->info.network.address.sin_addr));
  tmp = socket(AF_INET, SOCK_STREAM, 0);
  if (tmp < 0) {
    t_perror("P1: create TCP socket:");
    g_idle_add(fatal_error, "P1: could not create TCP socket");
    return;
  }
  int optval = 1;
  socklen_t optlen = sizeof(optval);
  if (setsockopt(tmp, SOL_SOCKET, SO_REUSEADDR, &optval, optlen) < 0) {
    t_perror("tcp_socket: SO_REUSEADDR");
    close(tmp);
    tcp_socket = -1;
    return;
  }
  if (setsockopt(tmp, SOL_SOCKET, SO_REUSEPORT, &optval, optlen) < 0) {
    t_perror("tcp_socket: SO_REUSEPORT");
    close(tmp);
    tcp_socket = -1;
    return;
  }
  if (connect(tmp, (const struct sockaddr *) &data_addr, sizeof(data_addr)) < 0) {
    t_perror("tcp_socket: connect");
    close(tmp);
    tcp_socket = -1;  // zur Sicherheit explizit
    g_idle_add(fatal_error, "P1: could not connect TCP socket");
    return;
  }
  //
  // We need a receive buffer with a decent size, to be able to
  // store several incoming packets if they arrive in a burst.
  // My personal feeling is to let the kernel decide, but other
  // program explicitly specify the buffer sizes. What I  do here
  // is to query the buffer sizes after they have been set.
  // Note in the UDP case one normally does not need a large
  // send buffer because data is sent immediately.
  //
  // TCP RaspPi default values: RCVBUF: 0x20000, SNDBUF: 0x15400
  //            we set them to: RCVBUF: 0x40000, SNDBUF: 0x10000
  // then getsockopt() returns: RCVBUF: 0x68000, SNDBUF: 0x20000
  //
  // TCP MacOS  default values: RCVBUF: 0x63AEC, SNDBUF: 0x23E2C
  //            we set them to: RCVBUF: 0x40000, SNDBUF: 0x10000
  // then getsockopt() returns: RCVBUF: 0x40000, SNDBUF: 0x10000
  //
  if (nw_settings.is_wired) {
    optval = 0x40000;
  } else {
    optval = 0x80000;
  }
  if (setsockopt(tmp, SOL_SOCKET, SO_RCVBUF, &optval, optlen) < 0) {
    t_perror("tcp_socket: set SO_RCVBUF");
    close(tmp);
    tcp_socket = -1;
    return;
  }
  if (nw_settings.is_wired) {
    optval = 0x10000;
  } else {
    optval = 0x20000;
  }
  if (setsockopt(tmp, SOL_SOCKET, SO_SNDBUF, &optval, optlen) < 0) {
    t_perror("tcp_socket: set SO_SNDBUF");
    close(tmp);
    tcp_socket = -1;
    return;
  }
  optlen = sizeof(optval);
  if (getsockopt(tmp, SOL_SOCKET, SO_RCVBUF, &optval, &optlen) < 0) {
    t_perror("tcp_socket: get SO_RCVBUF");
  } else {
    if (optlen == sizeof(optval)) { t_print("TCP Socket RCV buf size=%d\n", optval); }
  }
  optlen = sizeof(optval);
  if (getsockopt(tmp, SOL_SOCKET, SO_SNDBUF, &optval, &optlen) < 0) {
    t_perror("tcp_socket: get SO_SNDBUF");
  } else {
    if (optlen == sizeof(optval)) { t_print("TCP Socket SND buf size=%d\n", optval); }
  }
  optlen = sizeof(optval);
#ifdef IPTOS_DSCP_EF
  optval = IPTOS_DSCP_EF;
#else
  //
  // On MacOS, IPTOS_DSCP_EF is not defined since the header files
  // reflect the 1999 standard. Hopefully, these bits (0xB8) are
  // directly written to the IP header
  //
  optval = 0xB8;
#endif
  if (setsockopt(tmp, IPPROTO_IP, IP_TOS, &optval, optlen) < 0) {
    t_perror("tcp_socket: IP_TOS");
    close(tmp);
    tcp_socket = -1;
    return;
  }
  //
  // Set value of tcp_socket only after everything succeeded
  //
  tcp_socket = tmp;
  t_print("TCP socket established: %d\n", tcp_socket);
}

#ifndef __APPLE__
static gpointer receive_thread(gpointer arg) {
  struct sockaddr_in addr;
  socklen_t length;
  unsigned char buffer[1032];
  int bytes_read;
  int ret, left;
  int ep;
  uint32_t sequence;
  t_print("old_protocol: receive_thread\n");
  length = sizeof(addr);
  for (;;) {
    switch (device) {
    case DEVICE_OZY:
      // should not happen
      break;
    default:
      for (;;) {
        if (tcp_socket >= 0) {
          // TCP messages may be split, so collect exactly 1032 bytes.
          // Remember, this is a STREAMING protocol.
          bytes_read = 0;
          left = 1032;
          while (left > 0) {
            ret = recvfrom(tcp_socket, buffer + bytes_read, (size_t)(left), 0, NULL, 0);
            if (ret < 0 && errno == EAGAIN) { continue; } // time-out
            if (ret < 0) { break; }                       // error
            bytes_read += ret;
            left -= ret;
          }
          if (ret < 0) {
            bytes_read = ret;                        // error case: discard whole packet
          }
        } else if (data_socket >= 0) {
          bytes_read = recvfrom(data_socket, buffer, sizeof(buffer), 0, (struct sockaddr *) &addr, &length);
          if (bytes_read < 0 && errno != EAGAIN) { t_perror("old_protocol recvfrom UDP:"); }
          //t_print("%s: bytes_read=%d\n",__func__,bytes_read);
        } else {
          //
          // This could happen in METIS start/stop sequences when using TCP
          //
          usleep(100000);
          continue;
        }
        if (bytes_read >= 0 || errno != EAGAIN) { break; }
      }
      //
      // If the protocol has been stopped, just swallow all incoming packets
      //
      if (bytes_read <= 0 || !P1running) {
        continue;
      }
#ifdef __APPLE__
      static struct timespec last_rx_time = {0, 0};
      struct timespec now_rx;
      clock_gettime(CLOCK_MONOTONIC, &now_rx);
      if (last_rx_time.tv_sec != 0) {
        long delta_us = (now_rx.tv_sec - last_rx_time.tv_sec) * 1000000 +
                        (now_rx.tv_nsec - last_rx_time.tv_nsec) / 1000;
        if (delta_us > 3000 || delta_us < 2000) { // optionaler Filter
          t_print("RX Jitter: Δt = %.3f ms\n", delta_us / 1000.0);
        }
      }
      last_rx_time = now_rx;
#endif
      if (buffer[0] == 0xEF && buffer[1] == 0xFE) {
        switch (buffer[2]) {
        case 1:
          // get the end point
          ep = buffer[3] & 0xFF;
          // get the sequence number
          sequence = ((buffer[4] & 0xFF) << 24) + ((buffer[5] & 0xFF) << 16) + ((buffer[6] & 0xFF) << 8) + (buffer[7] & 0xFF);
          // A sequence error with a seqnum of zero usually indicates a METIS restart
          // and is no error condition
          if (sequence != 0 && sequence != last_seq_num + 1) {
            t_print("SEQ ERROR: last %ld, recvd %ld\n", (long) last_seq_num, (long) sequence);
            sequence_errors++;
          }
          last_seq_num = sequence;
          switch (ep) {
          case 6: // EP6
            // process the data
            queue_two_ozy_input_buffers(&buffer[8], &buffer[520]);
            break;
          case 4: // EP4
            // not implemented
            break;
          default:
            t_print("unexpected EP %d length=%d\n", ep, bytes_read);
            break;
          }
          break;
        case 2:  // response to a discovery packet
          t_print("unexepected discovery response when not in discovery mode\n");
          break;
        default:
          t_print("unexpected packet type: 0x%02X\n", buffer[2]);
          break;
        }
      } else {
        t_print("received bad header bytes on data port %02X,%02X\n", buffer[0], buffer[1]);
      }
      break;
    }
  }
  return NULL;
}
#endif

#ifdef __APPLE__
static gpointer receive_thread(gpointer arg) {
  struct sockaddr_in addr;
  socklen_t length = sizeof(addr);
  unsigned char buffer[1032];
  int bytes_read;
  int ret, left;
  int ep;
  int mode_timeout_usec;
  uint32_t sequence;
  t_print("old_protocol: receive_thread\n");
  for (;;) {
    switch (device) {
    case DEVICE_OZY:
      // should not happen
      break;
    default:
      for (;;) {
        if (tcp_socket >= 0) {
          // TCP-Modus: 1032 Bytes sammeln
          bytes_read = 0;
          left = 1032;
          while (left > 0) {
            ret = recvfrom(tcp_socket, buffer + bytes_read, (size_t) left, 0, NULL, 0);
            if (ret < 0 && errno == EAGAIN) { continue; }
            if (ret < 0) { break; }
            bytes_read += ret;
            left -= ret;
          }
          if (ret < 0) {
            bytes_read = ret; // Fehlerfall
          }
        } else if (data_socket >= 0) {
          // 🆕 UDP mit select()
          fd_set readfds;
          if (vfo[0].mode == modeCWU || vfo[0].mode == modeCWL) {
            mode_timeout_usec = 150000; // CW: 150ms
          } else {
            mode_timeout_usec = 300000; // sonst: 300ms
          }
          // struct timeval timeout = {0, 100000}; // 100ms
          // struct timeval timeout = {0, 300000}; // 300ms – more tolerant for WiFi
          struct timeval timeout = {0, mode_timeout_usec};
          FD_ZERO(&readfds);
          FD_SET(data_socket, &readfds);
          ret = select(data_socket + 1, &readfds, NULL, NULL, &timeout);
          if (ret > 0 && FD_ISSET(data_socket, &readfds)) {
            bytes_read = recvfrom(data_socket, buffer, sizeof(buffer), 0, (struct sockaddr *) &addr, &length);
            if (bytes_read < 0 && errno != EAGAIN) {
              t_perror("UDP recvfrom failed:");
              continue;
            }
          } else if (ret == 0) {
            // Timeout – kein Paket
            continue;
          } else {
            t_perror("select() failed");
            continue;
          }
        } else {
          // Socket noch nicht offen
          usleep(100000);
          continue;
        }
        if (bytes_read >= 0 || errno != EAGAIN) { break; }
      }
      if (bytes_read <= 0 || !P1running) { continue; }
      if (buffer[0] == 0xEF && buffer[1] == 0xFE) {
        switch (buffer[2]) {
        case 1:
          ep = buffer[3] & 0xFF;
          sequence = ((buffer[4] & 0xFF) << 24) | ((buffer[5] & 0xFF) << 16) |
                     ((buffer[6] & 0xFF) << 8) | (buffer[7] & 0xFF);
          if (sequence != 0 && sequence != last_seq_num + 1) {
            long diff = (long) sequence - (long) last_seq_num;
            if (diff > 1 || diff < 0) {
              t_print("SEQ ERROR: last %ld, recvd %ld (diff=%ld)\n",
                      (long) last_seq_num, (long) sequence, diff);
              sequence_errors++;
            }
          }
          last_seq_num = sequence;
          switch (ep) {
          case 6:
            // HL2 IQ-Daten
            queue_two_ozy_input_buffers(&buffer[8], &buffer[520]);
            break;
          case 4:
            // nicht implementiert
            break;
          default:
            t_print("unexpected EP %d length=%d\n", ep, bytes_read);
            break;
          }
          break;
        case 2:
          t_print("unexpected discovery response (not in discovery mode)\n");
          break;
        default:
          t_print("unexpected packet type: 0x%02X\n", buffer[2]);
          break;
        }
      } else {
        t_print("bad header bytes on data port: %02X,%02X\n", buffer[0], buffer[1]);
      }
      break;
    }
  }
  return NULL;
}
#endif

//
// To avoid overloading code with handling all the different cases
// at various places,
// we define here the channel number of the receivers, as well as the
// number of HPSDR receivers to use (up to 5)
// Furthermore, we provide a function that determines the frequency for
// a given (HPSDR) receiver and for the transmitter.
//
//

static int rx_feedback_channel(void) {
  //
  // For radios with small FPGAS only supporting 2 RX, use RX1.
  // Else, use the last RX before the TX feedback channel.
  //
  int ret;
  switch (device) {
  case DEVICE_METIS:
  case DEVICE_HERMES_LITE:
  case DEVICE_OZY:
    ret = 0;
    break;
  case DEVICE_HERMES:
    // Note Anan-10E and Anan-100B behave like METIS
    ret = anan10E ? 0 : 2;
    break;
  case DEVICE_G2E:
  case DEVICE_STEMLAB:
  case DEVICE_STEMLAB_Z20:
  case DEVICE_HERMES_LITE2:
    ret = 2;
    break;
  case DEVICE_ANGELIA:
  case DEVICE_ORION:
  case DEVICE_ORION2:
    ret = 3;
    break;
  default:
    ret = 0;
    break;
  }
  return ret;
}

static int tx_feedback_channel(void) {
  //
  // Radios with small FPGAs use RX2
  // HERMES uses RX4,
  // and Angelia and beyond use RX5
  //
  // This is hard-coded in the firmware.
  //
  int ret;
  switch (device) {
  case DEVICE_METIS:
  case DEVICE_HERMES_LITE:
  case DEVICE_OZY:
    ret = 1;
    break;
  case DEVICE_HERMES:
    // Note Anan-10E and Anan-100B behave like METIS
    ret = anan10E ? 1 : 3;
    break;
  case DEVICE_G2E:
  case DEVICE_STEMLAB:
  case DEVICE_STEMLAB_Z20:
  case DEVICE_HERMES_LITE2:
    ret = 3;
    break;
  case DEVICE_ANGELIA:
  case DEVICE_ORION:
  case DEVICE_ORION2:
    ret = 4;
    break;
  default:
    ret = 1;
    break;
  }
  return ret;
}


static gboolean old_protocol_diversity_rx_active(void) {
  return diversity_enabled && !radio_is_transmitting() && !radio_ptt;
}

static long long old_protocol_tci_afsk_tx_offset(int txmode) {
  if (active_receiver == NULL) {
    return 0LL;
  }
  /* Keep the proven AFSK DIGL/DIGU RF reference shift for native RTTY too. */
  if (!CAT_rtty_is_active && !tci_audio_tx_enabled()) {
    return 0LL;
  }
  switch (txmode) {
  case modeDIGL:
    return (long long) active_receiver->digi_offset_l;
  case modeDIGU:
    return - (long long) active_receiver->digi_offset_u;
  default:
    return 0LL;
  }
}

static long long channel_freq(int chan) {
  //
  // Return the DDC frequency associated with the current HPSDR
  // RX channel
  //
  int vfonum;
  long long freq;
  // RX1 and RX2 are normally used for the first and second receiver.
  // all other channels are used for PureSignal and get the DUC frequency
  // use channel_freq(-1) to determine the DUC freq
  switch (chan) {
  case 0:
    vfonum = receiver[0]->id;
    break;
  case 1:
    if (old_protocol_diversity_rx_active()) {
      vfonum = receiver[0]->id;
    } else {
      vfonum = receiver[1]->id;
    }
    break;
  default:   // TX frequency used for all other channels
    vfonum = -1;
    break;
  }
  // Radios (especially with small FPGAs) may use RX1/RX2 for feedback while transmitting,
  //
  if (radio_is_transmitting() && transmitter->puresignal && (chan == rx_feedback_channel()
      || chan == tx_feedback_channel())) {
    vfonum = -1;
  }
  if (vfonum < 0) {
    //
    // indicates that we should use the TX frequency.
    // We have to adjust by the offset for CTUN mode
    //
    vfonum = vfo_get_tx_vfo();
    // freq = vfo[vfonum].frequency - vfo[vfonum].lo;
    freq = vfo[vfonum].ctun ? vfo[vfonum].ctun_frequency : vfo[vfonum].frequency;
    // if (vfo[vfonum].ctun) { freq += vfo[vfonum].offset; }
    if (vfo[vfonum].xit_enabled) {
      freq += vfo[vfonum].xit;
    }
    freq += old_protocol_tci_afsk_tx_offset(vfo[vfonum].mode);
    // if (vfo[vfonum].xit_enabled) { freq += vfo[vfonum].xit; }
    // freq += frequency_calibration - vfo[vfonum].lo;
    freq = apply_ppm_ll(freq - vfo[vfonum].lo);
  } else {
    //
    // determine RX frequency associated with VFO #vfonum
    // This is the center freq in CTUN mode.
    //
    // freq = vfo[vfonum].frequency - vfo[vfonum].lo;
    // if (vfo[vfonum].rit_enabled) { freq += vfo[vfonum].rit; }
    freq = vfo[vfonum].frequency + rx_get_mode_dc_offset(vfonum);
    if (vfo[vfonum].mode == modeCWU) {
      freq -= (long long) cw_keyer_sidetone_frequency;
    } else if (vfo[vfonum].mode == modeCWL) {
      freq += (long long) cw_keyer_sidetone_frequency;
    }
    // freq += frequency_calibration - vfo[vfonum].lo;
    freq = apply_ppm_ll(freq - vfo[vfonum].lo);
  }
  // freq += frequency_calibration;
  return freq;
}

static int how_many_receivers(void) {
  //
  // For DIVERSITY, we need at least two RX channels
  // When PureSignal is active, we need to include the TX DAC channel.
  //
  int ret = receivers;          // 1 or 2
  if (old_protocol_diversity_rx_active()) { ret = 2; } // need both RX channels, even if there is only one RX
  //
  // Always return 2 so the number of HPSDR-RX is NEVER changed.
  // With 2 RX you can do 1RX or 2RX modes, and it is
  // also OK for doing PureSignal on OZY.
  // Rationale: Rick reported that OZY's tend to hang if the
  //            number of receivers is changed while running.
  // OK it wastes bandwidth and this might be a problem at higher
  //    sample rates but this is simply safer.
  //
  if (device == DEVICE_OZY) { return 2; }
  // for PureSignal, the number of receivers needed is hard-coded below.
  // we need at least 2, and up to 5 for Orion2 boards. This is so because
  // the TX DAC is hard-wired to RX2 for limited-capacity FPGAS, to
  // RX4 for HERMES, STEMLAB, HERMESlite, and to RX5 for ANGELIA
  // and beyond.
  if (transmitter->puresignal) {
    switch (device) {
    case DEVICE_METIS:
    case DEVICE_HERMES_LITE:
    case DEVICE_OZY:
      ret = 2; // TX feedback hard-wired to RX2
      break;
    case DEVICE_HERMES:
      // Note Anan-10E and Anan-100B behave like METIS
      ret = anan10E ? 2 : 4;
      break;
    case DEVICE_G2E:
    case DEVICE_STEMLAB:
    case DEVICE_STEMLAB_Z20:
    case DEVICE_HERMES_LITE2:
      ret = 4; // TX feedback hard-wired to RX4
      break;
    case DEVICE_ANGELIA:
    case DEVICE_ORION:
    case DEVICE_ORION2:
      ret = 5; // TX feedback hard-wired to RX5
      break;
    default:
      ret = 2; // This is the minimum for PureSignal
      break;
    }
  }
  return ret;
}

static int nreceiver;
static int left_sample;
static int right_sample;
static short mic_sample;
static double left_sample_double;
static double right_sample_double;
double left_sample_double_rx;
double right_sample_double_rx;
double left_sample_double_tx;
double right_sample_double_tx;
double left_sample_double_main;
double right_sample_double_main;
double left_sample_double_aux;
double right_sample_double_aux;

static int nsamples;
static int iq_samples;

static void process_control_bytes(void) {
  int previous_ptt;
  int previous_dot;
  int previous_dash;
  int data;
  unsigned int val;
  //
  // variable used to manage analog inputs. The accumulators
  // record the value*16.
  //
  static unsigned int fwd_acc = 0;
  static unsigned int rev_acc = 0;
  static unsigned int ex_acc = 0;
  static unsigned int adc0_acc = 0;
  static unsigned int adc1_acc = 0;
  previous_ptt = radio_ptt;
  radio_ptt  = (control_in[0]) & 0x01;
  if (previous_ptt != radio_ptt) {
    if (radio_ptt) {
      // Reasserted hardware PTT must stop a pending graceful OFF before
      // the next microphone samples enter the TX audio pipeline.
      tx_off_cancel();
    }
    g_idle_add(ext_mox_update, GINT_TO_POINTER(radio_ptt));
  }
  if ((device == DEVICE_HERMES_LITE2) && (control_in[0] & 0x80)) {
    //
    // The HL2 sends specific ACK responses if bit7 of C0 is set
    // The ptt line is contained for quick response, but not
    // the dash and dot signals.
    // We will only check for an ACK that confirms the presence of
    // a HL2 IO-board.
    //
    int addr = (control_in[0] & 0x7E) >> 1;
#ifdef __AH4IOB__
    int present = atomic_load_explicit(&hl2_iob_present, memory_order_relaxed);
#endif
    // t_print("HL2IOB-ACK: addr=0x%02X C1=0x%02X C2=0x%02X C3=0x%02X C4=0x%02X\n",
    //        addr, control_in[1], control_in[2], control_in[3], control_in[4]);
    //
    // 1) Board-Detect über REG_BOARD_ID (0x41): alle Datenbytes = 0xF1
    //
    if (
#ifdef __AH4IOB__
            !present &&
#else
            !hl2_iob_present &&
#endif
            addr == 0x3D &&
            control_in[1] == 0xF1 &&
            control_in[2] == 0xF1 &&
            control_in[3] == 0xF1 &&
            control_in[4] == 0xF1) {
      t_print("%s: HL2IOB: board detected\n", __func__);
#ifdef __AH4IOB__
      atomic_store_explicit(&hl2_iob_present, 1, memory_order_relaxed);
      t_print("%s: set hl2_iob_present = %d\n", __func__,
              atomic_load_explicit(&hl2_iob_present, memory_order_relaxed));
    } else if (present && addr == 0x3D) {
      atomic_store_explicit(&hl2_iob_tuner_status, control_in[4], memory_order_relaxed);
      // t_print("HL2IOB (old): C4=0x%02X tuner status = 0x%02X\n",
      //        control_in[4],
      //        atomic_load_explicit(&hl2_iob_tuner_status, memory_order_relaxed));
#else
      hl2_iob_present = 1;
      t_print("%s: set hl2_iob_present = %d\n", __func__, hl2_iob_present);
    } else if (!hl2_iob_present && addr == 0x3D && hl2_iob_detect_expect_major) {
      hl2_iob_detect_expect_major = 0;
      if (control_in[4] == 0xEF) {
        hl2_iob_present = 1;
        hl2_pico_present = 1;
        t_print("%s: HL2 Pico: detected via 0x1D REG_LPF_STATUS=%d match 0xEF\n", __func__, REG_LPF_STATUS);
      }
    } else if (hl2_iob_present && addr == 0x3D) {
      //
      // 2) Alle weiteren I2C-Reads gehen ans IO-Board.
      //    Laut HL2IOBoard-Doku liefert ein Read von REG_ANTENNA_TUNER
      //    das Register selbst plus die nächsten drei Register.
      //    Das erste Byte ist der Tuner-Status:
      //      0x00 -> Tune erfolgreich
      //      0xEE -> "send RF" (Tastung aktiv halten)
      //      >=0xF0 -> Fehlercode
      //
      if (hl2_iob_last_read_reg == REG_LPF_STATUS) {
        hl2_iob_lpf_status = control_in[4];
        if (rigctl_debug) {
          t_print("LPF: 0x%02X (%s)\n", hl2_iob_lpf_status, hl2_lpf_status_to_string(hl2_iob_lpf_status));
        }
      } else {
        hl2_iob_tuner_status = control_in[4];
        if (rigctl_debug) {
          t_print("HL2IOB: C4=0x%02X tuner status = 0x%02X\n", control_in[4], hl2_iob_tuner_status);
        }
      }
#endif
    }
    //
    // ACK-Pakete sind rein für das IO-Board – hier fertig behandeln.
    //
    return;
  }
  previous_dot = radio_dot;
  previous_dash = radio_dash;
  radio_dash = (control_in[0] >> 1) & 0x01;
  radio_dot  = (control_in[0] >> 2) & 0x01;
  // Stops CAT cw transmission if radio reports "CW action"
  if (radio_dash || radio_dot) {
    CAT_cw_is_active = 0;
    MIDI_cw_is_active = 0;
    cw_key_hit = 1;
  }
  if (!cw_keyer_internal) {
    if (radio_dash != previous_dash) { keyer_event(0, radio_dash); }
    if (radio_dot  != previous_dot) { keyer_event(1, radio_dot); }
  }
  switch ((control_in[0] >> 3) & 0x1F) {
  case 0:
    adc0_overload |= (control_in[1] & 0x01);
    //
    // Hermes IOx inputs (x=1,2,3,4), used for TxInhibit and AutoTune
    // This inputs are active if the bit is cleared
    //
    if (enable_tx_inhibit) {
      if (device == DEVICE_ORION2) {
        data = (control_in[1] >> 2) & 0x01;  // Use IO2 (active=0) on Anan-7000/8000
      } else {
        data = (control_in[1] >> 1) & 0x01;  // Use IO1 (active=0) on all other gear
      }
      radio_set_hardware_tx_inhibit(data == 0);
    } else {
      radio_set_hardware_tx_inhibit(0);
    }
    if (enable_auto_tune) {
      data = (control_in[1] >> 3) & 0x01;   // Use IO3 (active=0)
      auto_tune_end = data;
      if (data == 0 && !auto_tune_flag) {
        radio_start_auto_tune();
      }
    } else {
      auto_tune_end = 1;
    }
    if (device != DEVICE_HERMES_LITE2) {
      if (mercury_software_version[0] != control_in[2]) {
        mercury_software_version[0] = control_in[2];
        t_print("  Mercury Software version: %d (0x%0X)\n", mercury_software_version[0], mercury_software_version[0]);
      }
      if (penelope_software_version != control_in[3] && control_in[3] != 0xFF) {
        penelope_software_version = control_in[3];
        t_print("  Penelope Software version: %d (0x%0X)\n", penelope_software_version, penelope_software_version);
      }
    } else {
      //
      // HermesLite-II TX-FIFO overflow/underrun detection.
      // C2/C3 contains underflow/overflow and TX FIFO count
      //
      // Measured on HL2 software version 7.2:
      // multiply FIFO value with 32 to get sample count
      // multiply FIFO value with 0.67 to get FIFO length in milli-seconds
      // Overflow at about 3600 samples (75 msec).
      //
      // As a result, we set the "TX latency" to 40 msec (see below).
      //
      // Note after an RX/TX transition, "underflow" is reported
      // until the TX fifo begins to fill, so we ignore these underflows
      // until the first packet reporting "no underflow" after each
      // RX/TX transition.
      //
      if (!radio_is_transmitting()) {
        // during RX: set flag to zero
        tx_fifo_flag = 0;
        tx_fifo_underrun = 0;
      } else {
        // after RX/TX transition: ignore underflow condition
        // until it first vanishes. tx_fifo_flag becomes "true"
        // as soon as a "no underflow" condition is seen.
        //
        if ((control_in[3] & 0xC0) != 0x80) { tx_fifo_flag = 1; }
        if ((control_in[3] & 0xC0) == 0x80 && tx_fifo_flag) { tx_fifo_underrun = 1; }
        if ((control_in[3] & 0xC0) == 0xC0) { tx_fifo_overrun = 1; }
      }
    }
    if (ozy_software_version != control_in[4]) {
      ozy_software_version = control_in[4];
      t_print("FPGA firmware version: %d.%d\n", ozy_software_version / 10, ozy_software_version % 10);
    }
    break;
  case 1:
    // Note HL2 uses this for the temperature
    val = ((control_in[1] & 0xFF) << 8) | (control_in[2] & 0xFF);  // HL2
    ex_acc = (15 * ex_acc) / 16  + val;
    exciter_power = ex_acc / 16;
    val = ((control_in[3] & 0xFF) << 8) | (control_in[4] & 0xFF);
    fwd_acc = (15 * fwd_acc) / 16 + val;
    alex_forward_power = fwd_acc / 16;
    break;
  case 2:
    val = ((control_in[1] & 0xFF) << 8) | (control_in[2] & 0xFF);
    rev_acc = (15 * rev_acc) / 16 + val;
    alex_reverse_power = rev_acc / 16;
    val = ((control_in[3] & 0xFF) << 8) | (control_in[4] & 0xFF);
    adc0_acc = (15 * adc0_acc) / 16 + val;
    ADC0 = adc0_acc / 16;
    break;
  case 3:
    val  = ((control_in[1] & 0xFF) << 8) | (control_in[2] & 0xFF);
    adc1_acc = (15 * adc1_acc) / 16 + val;
    ADC1 = adc1_acc / 16;
    break;
  case 4:
    adc0_overload |= control_in[1] & 0x01;
    adc1_overload |= control_in[2] & 0x01;
    if (device == DEVICE_METIS || device == DEVICE_OZY) {
      //
      // If  Mercury card #1 is reported, assign RX1 with the first card (ADC1)
      // If  Mercury card #2 is reported, assign RX2 with the first card (ADC2)
      //
      if (mercury_software_version[0] != control_in[1] >> 1 && control_in[1] >> 1 != 0x7F) {
        mercury_software_version[0] = control_in[1] >> 1;
        t_print("  Mercury 1 Software version: %d.%d\n", mercury_software_version[0] / 10, mercury_software_version[0] % 10);
        receiver[0]->adc = 0;
      }
      if (mercury_software_version[1] != control_in[2] >> 1 && control_in[2] >> 1 != 0x7F) {
        mercury_software_version[1] = control_in[2] >> 1;
        t_print("  Mercury 2 Software version: %d.%d\n", mercury_software_version[1] / 10, mercury_software_version[1] % 10);
        if (receivers > 1) { receiver[1]->adc = 1; }
      }
    }
  }
}

//
// These static variables are set at the beginning
// of process_ozy_input_buffer() and "do" the communication
// with process_ozy_byte()
//
static int st_num_hpsdr_receivers;
static int st_rxfdbk;
static int st_txfdbk;

static void process_ozy_byte(int b) {
  switch (state) {
  case SYNC_0:
    if (b == SYNC) {
      state++;
    }
    break;
  case SYNC_1:
    if (b == SYNC) {
      state++;
    } else {
      state = SYNC_0;
    }
    break;
  case SYNC_2:
    if (b == SYNC) {
      state++;
    } else {
      state = SYNC_0;
    }
    break;
  case CONTROL_0:
    control_in[0] = b;
    state++;
    break;
  case CONTROL_1:
    control_in[1] = b;
    state++;
    break;
  case CONTROL_2:
    control_in[2] = b;
    state++;
    break;
  case CONTROL_3:
    control_in[3] = b;
    state++;
    break;
  case CONTROL_4:
    control_in[4] = b;
    process_control_bytes();
    nreceiver = 0;
    iq_samples = (512 - 8) / ((st_num_hpsdr_receivers * 6) + 2);
    nsamples = 0;
    state++;
    break;
  case LEFT_SAMPLE_HI:
    left_sample = (int)((signed char) b << 16);
    state++;
    break;
  case LEFT_SAMPLE_MID:
    left_sample |= (int)((((unsigned char) b) << 8) & 0xFF00);
    state++;
    break;
  case LEFT_SAMPLE_LOW:
    left_sample |= (int)((unsigned char) b & 0xFF);
    left_sample_double = (double) left_sample * 1.1920928955078125E-7;
    state++;
    break;
  case RIGHT_SAMPLE_HI:
    right_sample = (int)((signed char) b << 16);
    state++;
    break;
  case RIGHT_SAMPLE_MID:
    right_sample |= (int)((((unsigned char) b) << 8) & 0xFF00);
    state++;
    break;
  case RIGHT_SAMPLE_LOW:
    right_sample |= (int)((unsigned char) b & 0xFF);
    right_sample_double = (double) right_sample * 1.1920928955078125E-7;
    if (radio_is_transmitting() && transmitter->puresignal) {
      //
      // transmitting with PureSignal. Get sample pairs and feed to pscc
      //
      if (nreceiver == st_rxfdbk) {
        left_sample_double_rx = left_sample_double;
        right_sample_double_rx = right_sample_double;
      } else if (nreceiver == st_txfdbk) {
        left_sample_double_tx = left_sample_double;
        right_sample_double_tx = right_sample_double;
      }
      // this is pure paranoia, it allows for st_txfdbk < st_rxfdbk
      if (nreceiver + 1 == st_num_hpsdr_receivers) {
        tx_add_ps_iq_samples(transmitter, left_sample_double_tx, right_sample_double_tx, left_sample_double_rx,
                             right_sample_double_rx);
      }
    }
    if (old_protocol_diversity_rx_active()) {
      //
      // receiving with DIVERSITY. Get sample pairs and feed to diversity mixer.
      // If the second RX is running, feed aux samples to that receiver.
      //
      if (nreceiver == 0) {
        left_sample_double_main = left_sample_double;
        right_sample_double_main = right_sample_double;
      } else if (nreceiver == 1) {
        left_sample_double_aux = left_sample_double;
        right_sample_double_aux = right_sample_double;
        rx_add_div_iq_samples(receiver[0], left_sample_double_main, right_sample_double_main, left_sample_double_aux,
                              right_sample_double_aux);
        if (receivers > 1) { rx_add_iq_samples(receiver[1], left_sample_double_aux, right_sample_double_aux); }
      }
    }
    if ((!radio_is_transmitting() || duplex) && !old_protocol_diversity_rx_active()) {
      //
      // RX without DIVERSITY. Feed samples to RX1 and RX2
      //
      if (nreceiver == 0) {
        rx_add_iq_samples(receiver[0], left_sample_double, right_sample_double);
      } else if (nreceiver == 1 && receivers > 1) {
        rx_add_iq_samples(receiver[1], left_sample_double, right_sample_double);
      }
    }
    nreceiver++;
    if (nreceiver == st_num_hpsdr_receivers) {
      state++;
    } else {
      state = LEFT_SAMPLE_HI;
    }
    break;
  case MIC_SAMPLE_HI:
    mic_sample = (short)(b << 8);
    state++;
    break;
  case MIC_SAMPLE_LOW:
    mic_sample |= (short)(b & 0xFF);
    mic_samples++;
    if (mic_samples >= mic_sample_divisor) { // reduce to 48000
      //
      // if radio_ptt is set, this usually means the PTT at the microphone connected
      // to the SDR is pressed. In this case, we take audio from BOTH sources
      // then we can use a "voice keyer" on some loop-back interface but at the same
      // time use our microphone.
      // In most situations only one source will be active so we just add.
      //
      float fsample;
      if (radio_ptt) {
        fsample = (float) mic_sample * 0.00003051;
        if (transmitter->local_microphone) { fsample += audio_get_next_mic_sample(); }
      } else {
        fsample = transmitter->local_microphone ? audio_get_next_mic_sample() : (float) mic_sample * 0.00003051;
      }
      tx_add_mic_sample(transmitter, fsample);
      mic_samples = 0;
    }
    nsamples++;
    if (nsamples == iq_samples) {
      state = SYNC_0;
    } else {
      nreceiver = 0;
      state = LEFT_SAMPLE_HI;
    }
    break;
  }
}

static void queue_two_ozy_input_buffers(unsigned const char *buf1,
                                        unsigned const char *buf2) {
  //
  // To achieve minimum overhead in the RX thread, the data is
  // simply put into a large ring buffer. We queue two buffers
  // in one shot since this halves the number of semamphore operations
  // at no cost (buffer fly in in pairs anyway)
  //
#ifdef __AH4IOB__
  // Fast-Path: handle HL2 IO-board ACKs immediately (independent of ringbuffer backlog)
  hl2_iob_fastpath_sniff_512(buf1);
  hl2_iob_fastpath_sniff_512(buf2);
#endif
  int rc = atomic_load_explicit(&rxring_count, memory_order_relaxed);
  if (rc < 0) {
    (void) atomic_fetch_add_explicit(&rxring_count, 1, memory_order_relaxed);
    return;
  }
  int in  = atomic_load_explicit(&rxring_inptr,  memory_order_relaxed);
  int out = atomic_load_explicit(&rxring_outptr, memory_order_acquire);
  int nptr = in + 1024;
  if (nptr >= RXRINGBUFLEN) { nptr = 0; }
#ifdef __APPLE__
  if (nptr == out) {
    t_print("%s: RX input buffer overflow — overwriting oldest buffer.\n", __func__);
    // Ältestes Paket verwerfen, indem der out-pointer auf das nächste Element zeigt
    out = (out + 1024) % RXRINGBUFLEN;
    atomic_store_explicit(&rxring_outptr, out, memory_order_release);
  }
  memcpy((void *)(&RXRINGBUF[in]),       buf1, 512);
  memcpy((void *)(&RXRINGBUF[in + 512]), buf2, 512);
  MEMORY_BARRIER;
  atomic_store_explicit(&rxring_inptr, nptr, memory_order_release);
  sem_post(rxring_sem);
#else
  if (nptr != out) {
    memcpy((void *)(&RXRINGBUF[in]),       buf1, 512);
    memcpy((void *)(&RXRINGBUF[in + 512]), buf2, 512);
    MEMORY_BARRIER;
    atomic_store_explicit(&rxring_inptr, nptr, memory_order_release);
    sem_post(&rxring_sem);
  } else {
    t_print("%s: input buffer overflow.\n", __func__);
    // if an overflow is encountered, skip the next 256 input buffers
    // to allow a "fresh start"
    atomic_store_explicit(&rxring_count, -256, memory_order_relaxed);
  }
#endif
}

static gpointer process_ozy_input_buffer_thread(gpointer arg) {
  //
  // This thread constantly monitors the input ring buffer and
  // processes the data whenever a bunch is available. Note this
  // thread does all the fexchange() with WDSP, since it calls
  // (via process_ozy_byte)
  //
  // add_iq_samples   ==> RX engine(s)
  // add_mic_sample   ==> TX engine
  //
  for (;;) {
#ifdef __APPLE__
    sem_wait(rxring_sem);
#else
    sem_wait(&rxring_sem);
#endif
    int out = atomic_load_explicit(&rxring_outptr, memory_order_relaxed);
    int nptr = out + 1024;
    if (nptr >= RXRINGBUFLEN) { nptr = 0; }
    //
    // This data can change while processing one buffer
    //
    st_num_hpsdr_receivers = how_many_receivers();
    st_rxfdbk = rx_feedback_channel();
    st_txfdbk = tx_feedback_channel();
    for (int i = 0; i < 1024; i++) { process_ozy_byte(RXRINGBUF[out + i] & 0xFF); }
    MEMORY_BARRIER;
    atomic_store_explicit(&rxring_outptr, nptr, memory_order_release);
  }
  return NULL;
}

void old_protocol_audio_samples(short left_audio_sample, short right_audio_sample) {
  if (!radio_is_transmitting()) {
    pthread_mutex_lock(&send_audio_mutex);
    int tc = atomic_load_explicit(&txring_count, memory_order_relaxed);
    if (tc < 0) {
      (void) atomic_fetch_add_explicit(&txring_count, 1, memory_order_relaxed);
      pthread_mutex_unlock(&send_audio_mutex);
      return;
    }
#ifdef __APPLE__
    if (atomic_load_explicit(&txring_flag, memory_order_acquire)) {
      struct timespec ts = { .tv_sec = 0, .tv_nsec = 5000000 }; // 5ms
      atomic_store_explicit(&txring_drain, 1, memory_order_release);
      nanosleep(&ts, NULL);
      atomic_store_explicit(&txring_drain, 0, memory_order_release);
      atomic_store_explicit(&txring_flag,  0, memory_order_release);
    }
#else
    if (atomic_load_explicit(&txring_flag, memory_order_acquire)) {
      //
      // First time we arrive here after a TX->RX transition:
      // set the "drain" flag, wait 5 msec, clear it
      // This should drain the txiq ring buffer
      //
      atomic_store_explicit(&txring_drain, 1, memory_order_release);
      usleep(5000);
      atomic_store_explicit(&txring_drain, 0, memory_order_release);
      atomic_store_explicit(&txring_flag,  0, memory_order_release);
    }
#endif
    int in = atomic_load_explicit(&txring_inptr, memory_order_relaxed);
    tc = atomic_load_explicit(&txring_count, memory_order_relaxed);
    int iptr = (in + TXRING_AUDIO_SAMPLE_BYTES * tc) % TXRINGBUFLEN;
    //
    // The HL2 makes no use of audio samples, but instead
    // uses them to write to extended addrs which we do not
    // want to do un-intentionally, therefore send zeros.
    // Note special variants of the HL2 *do* have an audio codec!
    //
    if (device == DEVICE_HERMES_LITE2 && !hl2_audio_codec) {
      TXRINGBUF[iptr++] = 0;
      TXRINGBUF[iptr++] = 0;
      TXRINGBUF[iptr++] = 0;
      TXRINGBUF[iptr++] = 0;
    } else {
      TXRINGBUF[iptr++] = left_audio_sample >> 8;
      TXRINGBUF[iptr++] = left_audio_sample;
      TXRINGBUF[iptr++] = right_audio_sample >> 8;
      TXRINGBUF[iptr++] = right_audio_sample;
    }
    TXRINGBUF[iptr++] = 0;
    TXRINGBUF[iptr++] = 0;
    TXRINGBUF[iptr++] = 0;
    TXRINGBUF[iptr++] = 0;
    (void) atomic_fetch_add_explicit(&txring_count, 1, memory_order_relaxed);
    tc = atomic_load_explicit(&txring_count, memory_order_relaxed);
    if (tc >= TXRING_AUDIO_FRAMES_PER_BLOCK) { // also 126
      in = atomic_load_explicit(&txring_inptr, memory_order_relaxed);
      int out = atomic_load_explicit(&txring_outptr, memory_order_acquire);
      int nptr = in + TXRING_AUDIO_SAMPLE_BYTES * TXRING_AUDIO_FRAMES_PER_BLOCK;
      if (nptr >= TXRINGBUFLEN) { nptr = 0; }
      if (nptr != out) {
        atomic_store_explicit(&txring_inptr, nptr, memory_order_release);
        atomic_store_explicit(&txring_count, 0, memory_order_relaxed);
        (void) atomic_fetch_add_explicit(&txring_blocks_queued, 1, memory_order_release);
#ifdef __APPLE__
        sem_post(txring_sem);
#else
        sem_post(&txring_sem);
#endif
      } else {
        t_print("%s: output buffer overflow.\n", __func__);
        atomic_store_explicit(&txring_count, -TXRING_AUDIO_FRAMES_PER_BLOCK * 10, memory_order_relaxed);
      }
    }
    pthread_mutex_unlock(&send_audio_mutex);
  }
}

void old_protocol_iq_samples(int isample, int qsample, int side) {
  if (radio_is_transmitting()) {
    pthread_mutex_lock(&send_audio_mutex);
    int tc = atomic_load_explicit(&txring_count, memory_order_relaxed);
    if (tc < 0) {
      (void) atomic_fetch_add_explicit(&txring_count, 1, memory_order_relaxed);
      pthread_mutex_unlock(&send_audio_mutex);
      return;
    }
#ifdef __APPLE__
    if (!atomic_load_explicit(&txring_flag, memory_order_acquire)) {
      struct timespec start, now;
      clock_gettime(CLOCK_MONOTONIC, &start);
      atomic_store_explicit(&txring_drain, 1, memory_order_release);
      for (;;) {
        clock_gettime(CLOCK_MONOTONIC, &now);
        long elapsed_us = (now.tv_sec - start.tv_sec) * 1000000 +
                          (now.tv_nsec - start.tv_nsec) / 1000;
        if (elapsed_us > 5000) { break; }
      }
      atomic_store_explicit(&txring_drain, 0, memory_order_release);
      atomic_store_explicit(&txring_flag,  1, memory_order_release);
    }
#else
    if (!atomic_load_explicit(&txring_flag, memory_order_acquire)) {
      //
      // First time we arrive here after a RX->TX transition:
      // set the "drain" flag, wait 5 msec, clear it
      // This should drain the txiq ring buffer (which also
      // contains the audio samples) for minimum CW side tone latency.
      //
      atomic_store_explicit(&txring_drain, 1, memory_order_release);
      usleep(5000);
      atomic_store_explicit(&txring_drain, 0, memory_order_release);
      atomic_store_explicit(&txring_flag,  1, memory_order_release);
    }
#endif
    int in = atomic_load_explicit(&txring_inptr, memory_order_relaxed);
    tc = atomic_load_explicit(&txring_count, memory_order_relaxed);
    int iptr = in + 8 * tc;
    //
    // The HL2 makes no use of audio samples, but instead
    // uses them to write to extended addrs which we do not
    // want to do un-intentionally, therefore send zeros.
    // Note special variants of the HL2 *do* have an audio codec!
    //
    if (device == DEVICE_HERMES_LITE2 && !hl2_audio_codec) {
      TXRINGBUF[iptr++] = 0;
      TXRINGBUF[iptr++] = 0;
      TXRINGBUF[iptr++] = 0;
      TXRINGBUF[iptr++] = 0;
    } else {
      TXRINGBUF[iptr++] = side  >> 8;
      TXRINGBUF[iptr++] = side;
      TXRINGBUF[iptr++] = side >> 8;
      TXRINGBUF[iptr++] = side;
    }
    if (device == DEVICE_HERMES_LITE2) {
      //
      // The "CWX" method in the HL2 firmware behaves erroneously
      // if the CW input from the KEY/PTT jack is activated.
      // To make deskHPSDR immune to this problem, the least significant
      // bit of the I (and Q) samples are cleared.
      // The resolution of the IQ samples is thus reduced from 16 to 15 bits,
      // but since the HL2 DAC is 12-bit this is no problem.
      //
      TXRINGBUF[iptr++] = isample >> 8;
      TXRINGBUF[iptr++] = isample & 0xFE;
      TXRINGBUF[iptr++] = qsample >> 8;
      TXRINGBUF[iptr++] = qsample & 0xFE;
    } else {
      TXRINGBUF[iptr++] = isample >> 8;
      TXRINGBUF[iptr++] = isample;
      TXRINGBUF[iptr++] = qsample >> 8;
      TXRINGBUF[iptr++] = qsample;
    }
    (void) atomic_fetch_add_explicit(&txring_count, 1, memory_order_relaxed);
    tc = atomic_load_explicit(&txring_count, memory_order_relaxed);
    if (tc >= 126) {
      int out = atomic_load_explicit(&txring_outptr, memory_order_acquire);
      in = atomic_load_explicit(&txring_inptr, memory_order_relaxed);
      int nptr = in + 1008;
      if (nptr >= TXRINGBUFLEN) { nptr = 0; }
      if (nptr != out) {
        atomic_store_explicit(&txring_inptr, nptr, memory_order_release);
        atomic_store_explicit(&txring_count, 0, memory_order_relaxed);
        (void) atomic_fetch_add_explicit(&txring_blocks_queued, 1, memory_order_release);
#ifdef __APPLE__
        sem_post(txring_sem);
#else
        sem_post(&txring_sem);
#endif
      } else {
        t_print("%s: output buffer overflow.\n", __func__);
        atomic_store_explicit(&txring_count, -1260, memory_order_relaxed);
      }
    }
    pthread_mutex_unlock(&send_audio_mutex);
  }
}


uint64_t old_protocol_tx_fence_begin(void) {
  if (!P1running || !radio_is_transmitting()) {
    return 0;
  }
  int count = atomic_load_explicit(&txring_count, memory_order_acquire);
  if (count < 0) {
    return 0;
  }
  // Close a partial 126-sample block and append one complete zero
  // block. The fence then identifies a block after all TX speech and
  // leaves no partial host-side packet behind.
  int zeros = count == 0 ? 0 :
              TXRING_AUDIO_FRAMES_PER_BLOCK - count;
  zeros += TXRING_AUDIO_FRAMES_PER_BLOCK;
  for (int i = 0; i < zeros; i++) {
    old_protocol_iq_samples(0, 0, 0);
    if (atomic_load_explicit(&txring_count, memory_order_acquire) < 0) {
      return 0;
    }
  }
  if (atomic_load_explicit(&txring_count, memory_order_acquire) != 0) {
    return 0;
  }
  return atomic_load_explicit(&txring_blocks_queued, memory_order_acquire);
}

int old_protocol_tx_fence_complete(uint64_t fence) {
  if (fence == 0) {
    return 0;
  }
  return atomic_load_explicit(&txring_blocks_completed, memory_order_acquire) >= fence;
}

static inline unsigned char hl2_tx_latency_ms(int txvfo) {
  /*
   * Sticky fallback: if HL2 reports a real TX FIFO underrun during TX,
   * force conservative latency for the rest of this TX phase.
   * Reset when leaving TX.
   */
  static int sticky = 0;
  if (!radio_is_transmitting()) {
    sticky = 0;
  } else if (tx_fifo_underrun) {
    sticky = 1;
  }
  /* Safety first: TUNE / PureSignal / sticky -> conservative */
  if (sticky || tune || (transmitter && transmitter->puresignal)) {
    return 40;
  }
  /* CW low latency */
  if (vfo[txvfo].mode == modeCWU || vfo[txvfo].mode == modeCWL) {
    return 12;
  }
  /* Default */
  return 40;
}

void ozy_send_buffer(void) {
  int txmode = vfo_get_tx_mode();
  int txvfo = vfo_get_tx_vfo();
  int rxvfo = active_receiver->id;
  int i;
  /*
   * Diversity receive mode is tied to RX1.  RX2 may be the auxiliary ADC
   * monitor path, but band-dependent RX outputs must follow RX1 while the
   * ADC0/ADC1 Diversity pair is active.
   */
  if (old_protocol_diversity_rx_active()) {
    rxvfo = 0;
  }
  int rxb = vfo[rxvfo].band;
  int txb = vfo[txvfo].band;
  const BAND *rxband = band_get_band(rxb);
  const BAND *txband = band_get_band(txb);
  int num_hpsdr_receivers = how_many_receivers();
  int rxfdbkchan = rx_feedback_channel();
  output_buffer[SYNC0] = SYNC;
  output_buffer[SYNC1] = SYNC;
  output_buffer[SYNC2] = SYNC;
  if (metis_offset == 8) {
    //
    // Every second packet is a "C0=0" packet
    // (for JANUS, *every* packet is a "C0=0" packet
    //
    output_buffer[C0] = 0x00;
    output_buffer[C1] = 0x00;
    switch (receiver[0]->sample_rate) {
    case 48000:
      output_buffer[C1] |= SPEED_48K;
      break;
    case 96000:
      output_buffer[C1] |= SPEED_96K;
      break;
    case 192000:
      output_buffer[C1] |= SPEED_192K;
      break;
    case 384000:
      output_buffer[C1] |= SPEED_384K;
      break;
    }
    // set more bits for Atlas based device
    // CONFIG_BOTH seems to be critical to getting ozy to respond
    if ((device == DEVICE_OZY) || (device == DEVICE_METIS)) {
      //
      // A. Assume a mercury board is *always* present (set CONFIG_MERCURY)
      //
      // B. Set CONFIG_PENELOPE in either of the cases
      // - a penelope or pennylane TX is selected (atlas_penelope != 0)
      // - a penelope is specified as mic source (atlas_mic_source != 0)
      // - the penelope is the source for the 122.88 MHz clock (atlas_clock_source_128mhz == 0)
      // - the penelope is the source for the 10 MHz reference (atlas_clock_source_10mhz == 1)
      //
      // So if neither penelope nor pennylane is selected but referenced as clock or mic source,
      // a pennylane is chosen implicitly (not no drive level adjustment via IQ scaling in this case!)
      // and CONFIG_BOTH becomes effective.
      //
      output_buffer[C1] |= CONFIG_MERCURY;
      if (atlas_penelope) {
        output_buffer[C1] |= CONFIG_PENELOPE;
      }
      if (atlas_mic_source) {
        output_buffer[C1] |= PENELOPE_MIC;
        output_buffer[C1] |= CONFIG_PENELOPE;
      }
      if (atlas_clock_source_128mhz) {
        output_buffer[C1] |= MERCURY_122_88MHZ_SOURCE;  // Mercury provides 122 MHz
      } else {
        output_buffer[C1] |= PENELOPE_122_88MHZ_SOURCE; // Penelope provides 122 MHz
        output_buffer[C1] |= CONFIG_PENELOPE;
      }
      switch (atlas_clock_source_10mhz) {
      case 0:
        output_buffer[C1] |= ATLAS_10MHZ_SOURCE;      // ATLAS provides 10 MHz
        break;
      case 1:
        output_buffer[C1] |= PENELOPE_10MHZ_SOURCE;   // Penelope provides 10 MHz
        output_buffer[C1] |= CONFIG_PENELOPE;
        break;
      case 2:
        output_buffer[C1] |= MERCURY_10MHZ_SOURCE;    // Mercury provides 10 MHz
        break;
      }
    }
#ifdef USBOZY
    //
    // This is for "Janus only" operation
    //
    if (device == DEVICE_OZY && atlas_janus) {
      output_buffer[C2] = 0x00;
      output_buffer[C3] = 0x00;
      output_buffer[C4] = 0x00;
      ozyusb_write(output_buffer, OZY_BUFFER_SIZE);
      metis_offset = 8; // take care next packet is a C0=0 packet
      return;
    }
#endif
    output_buffer[C2] = 0x00;
    if (classE) {
      output_buffer[C2] |= 0x01;
    }
    if (radio_is_transmitting()) {
      output_buffer[C2] |= txband->OCtx << 1;
      if (tune) {
        if (OCmemory_tune_time != 0) {
          struct timeval te;
          gettimeofday(&te, NULL);
          long long now = te.tv_sec * 1000LL + te.tv_usec / 1000;
          if (tune_timeout > now) {
            output_buffer[C2] |= OCtune << 1;
          }
        } else {
          output_buffer[C2] |= OCtune << 1;
        }
      }
    } else {
      output_buffer[C2] |= rxband->OCrx << 1;
    }
    output_buffer[C3] = (receiver[0]->alex_attenuation) & 0x03;  // do not set higher bits
    //
    // The protocol does not have different random/dither bits for different Mercury
    // cards, therefore we OR the settings for all receivers no matter which ADC is assigned
    //
    for (i = 0; i < receivers; i++) {
      if (receiver[i]->random) {
        output_buffer[C3] |= LT2208_RANDOM_ON;
      }
      if (receiver[i]->dither) {
        output_buffer[C3] |= LT2208_DITHER_ON;
      }
    }
    //
    // Some  HL2 firmware variants (ab-) uses this bit for indicating an audio codec is present
    // We also  accept explicit use  of the "dither" box
    //
    // NOTE: on the SQUARE SDR 2 (HL2_CODEC_SQUARESDR2) the very same bit is used
    //       by the gateware to switch the internal loudspeaker ON/OFF. There the
    //       bit must NOT be forced, it has to stay under control of the
    //       "Dither Bit (HL2 Band Volts)" checkbox in the RX menu.
    //
    if (device == DEVICE_HERMES_LITE2 && hl2_audio_codec == HL2_CODEC_AK4951) {
      output_buffer[C3] |= LT2208_DITHER_ON;
    }
    if (filter_board == CHARLY25 && receiver[0]->preamp) {
      output_buffer[C3] |= LT2208_GAIN_ON;
    }
    //
    // Set ALEX RX1_ANT and RX1_OUT
    //
    i = receiver[0]->alex_antenna;
    //
    // Upon TX, we might have to activate a different RX path for the
    // attenuated feedback signal. Use alex_antenna == 0, if
    // the feedback signal is routed automatically/internally
    // If feedback is to the second ADC, leave RX1 ANT settings untouched
    //
    if (radio_is_transmitting() && transmitter->puresignal) { i = receiver[PS_RX_FEEDBACK]->alex_antenna; }
    if (device == DEVICE_ORION2 || device == DEVICE_G2E) {
      i += 100;
    } else if (new_pa_board) {
      // New-PA setting invalid on ANAN-7000,8000
      i += 1000;
    }
    //
    // There are several combination which do not exist (no jacket present)
    // or which do not work (using EXT1-on-TX with ANAN-7000).
    // In these cases, fall back to a "reasonable" case (e.g. use EXT1 if
    // there is no EXT2).
    // As a result, the "New PA board" setting is overriden for PureSignal
    // feedback: EXT1 assumes old PA board and ByPass assumes new PA board.
    //
    switch (i) {
    case 3:           // EXT1 with old pa board
    case 6:           // EXT1-on-TX: assume old pa board
    case 1006:
      output_buffer[C3] |= 0xC0;
      break;
    case 4:           // EXT2 with old pa board
      output_buffer[C3] |= 0xA0;
      break;
    case 5:           // XVTR with old pa board
      output_buffer[C3] |= 0xE0;
      break;
    case 104:         // EXT2 with ANAN-7000: does not exist, use EXT1
    case 103:         // EXT1 with ANAN-7000
      output_buffer[C3] |= 0x40;
      break;
    case 105:         // XVTR with ANAN-7000
      output_buffer[C3] |= 0x60;
      break;
    case 106:         // EXT1-on-TX with ANAN-7000: does not exist, use ByPass
    case 107:         // Bypass-on-TX with ANAN-7000
      output_buffer[C3] |= 0x20;
      break;
    case 1003:        // EXT1 with new PA board
      output_buffer[C3] |= 0x40;
      break;
    case 1004:        // EXT2 with new PA board
      output_buffer[C3] |= 0x20;
      break;
    case 1005:        // XVRT with new PA board
      output_buffer[C3] |= 0x60;
      break;
    case 7:           // Bypass-on-TX: assume new PA board
    case 1007:
      output_buffer[C3] |= 0x80;
      break;
    }
    //
    // ALWAYS set the duplex bit "on". This bit indicates to the
    // FPGA that the TX frequency can be different from the RX
    // frequency, which is the case with Split, XIT, CTUN
    //
    output_buffer[C4] = 0x04;
    //
    // This is used to phase-synchronize RX1 and RX2 on some boards
    // and enforces that the RX1 and RX2 frequencies are the same.
    //
    if (old_protocol_diversity_rx_active()) { output_buffer[C4] |= 0x80; }
    // 0 ... 7 maps on 1 ... 8 receivers
    output_buffer[C4] |= ((num_hpsdr_receivers - 1) & 0x07) << 3;
    //
    //  Now we set the bits for Ant1/2/3 (RX and TX may be different)
    //  ATTENTION:
    //  When doing CW handled in radio, the radio may start TXing
    //  before deskHPSDR has slewn down the receivers, slewn up the
    //  transmitter and goes TX. Then, if different Ant1/2/3
    //  antennas are chosen for RX and TX, parts of the first
    //  RF dot may arrive at the RX antenna and do bad things
    //  there. While we cannot exclude this completely, we will
    //  switch the Ant1/2/3 selection to TX as soon as we see
    //  a PTT signal from the radio.
    //  Measurements have shown that we can reduce the time
    //  from when the radio send PTT to the time when the
    //  radio receives the new Ant1/2/2 setup from about
    //  40 (2 RX active) or 20 (1 RX active) to 4 milli seconds,
    // and this should be
    //  enough.
    //
    if (radio_is_transmitting() || radio_ptt) {
      i = transmitter->alex_antenna;
      //
      // TX antenna outside allowd range: this cannot happen.
      // Out of paranoia: print warning and choose ANT1
      //
      if (i < 0 || i > 2) {
        t_print("WARNING: illegal TX antenna chosen, using ANT1\n");
        transmitter->alex_antenna = 0;
        i = 0;
      }
    } else {
      i = receiver[0]->alex_antenna;
      //
      // Not using ANT1,2,3: can leave relais in TX state unless using new PA board
      //
      if (i > 2 && !new_pa_board) { i = transmitter->alex_antenna; }
    }
    switch (i) {
    case 0:  // ANT 1
      output_buffer[C4] |= 0x00;
      break;
    case 1:  // ANT 2
      output_buffer[C4] |= 0x01;
      break;
    case 2:  // ANT 3
      output_buffer[C4] |= 0x02;
      break;
    default:
      // this happens only with the new pa board and using EXT1/EXT2/XVTR
      // here we have to disconnect ANT1,2,3
      output_buffer[C4] |= 0x03;
      break;
    }
    // end of "C0=0" packet
  } else {
    // metis_offset !=8: send the other C&C packets in round-robin
    // RX frequency commands are repeated for each RX
    output_buffer[C1] = 0x00;
    output_buffer[C2] = 0x00;
    output_buffer[C3] = 0x00;
    output_buffer[C4] = 0x00;
    switch (command) {
    case 1: { // tx frequency
      output_buffer[C0] = 0x02;
      long long DUCfrequency = channel_freq(-1);
      output_buffer[C1] = DUCfrequency >> 24;
      output_buffer[C2] = DUCfrequency >> 16;
      output_buffer[C3] = DUCfrequency >> 8;
      output_buffer[C4] = DUCfrequency;
      command = 2;
    }
    break;
    case 2: // rx frequency
      if (current_rx < num_hpsdr_receivers) {
        output_buffer[C0] = 0x04 + (current_rx * 2);
        long long DDCfrequency = channel_freq(current_rx);
        output_buffer[C1] = DDCfrequency >> 24;
        output_buffer[C2] = DDCfrequency >> 16;
        output_buffer[C3] = DDCfrequency >> 8;
        output_buffer[C4] = DDCfrequency;
        current_rx++;
      }
      // if we have reached the last RX channel, wrap around
      // and proceed with the next "command"
      if (current_rx >= num_hpsdr_receivers) {
        current_rx = 0;
        command = 3;
      }
      break;
    case 3: { // TX drive level, filters, etc.
      int power = 0;
      //
      //  Determine HPSDR (nominal DUC) and TX (on the air) frequency.
      //  TX frequency is used for out-of-band checkint
      //  HPSDR frequency is used so switch band filters
      //  Do not apply frequency calibration here!
      //
      int v = vfo_get_tx_vfo();
      long long TXfreq = vfo[v].ctun ? vfo[v].ctun_frequency : vfo[v].frequency;
      if (vfo[v].xit_enabled) {
        TXfreq += vfo[v].xit;
      }
      long long HPSDRfrequency = TXfreq - vfo[v].lo;
      //
      // Fast "out-of-band" check. If out-of-band, set TX drive to zero.
      // This already happens during RX and is effective if the
      // radio firmware makes a RX->TX transition (e.g. because a
      // Morse key has been hit).
      //
      if ((TXfreq >= txband->frequencyMin && TXfreq <= txband->frequencyMax) || tx_out_of_band_allowed) {
        power = transmitter->drive_level;
      }
      output_buffer[C0] = 0x12;
      output_buffer[C1] = power & 0xFF;
      if (mic_boost) { output_buffer[C2] |= 0x01; }
      if (mic_linein) { output_buffer[C2] |= 0x02; }
      if (filter_board == APOLLO) { output_buffer[C2] |= 0x2C; }
      if ((filter_board == APOLLO) && tune) { output_buffer[C2] |= 0x10; }
      // Alex 6M low noise amplifier
      if (rxb == band8 || rxb == band6) { output_buffer[C3] = output_buffer[C3] | 0x40; }
      if (txband->disablePA || !pa_enabled) {
        output_buffer[C3] |= 0x80; // disable Alex T/R relay
        if (radio_is_transmitting()) {
          output_buffer[C2] |= 0x40; // Manual Filter Selection
          output_buffer[C3] |= 0x20; // bypass all RX filters
        }
      }
      if (!radio_is_transmitting() && adc0_filter_bypass) {
        output_buffer[C2] |= 0x40; // Manual Filter Selection
        output_buffer[C3] |= 0x20; // bypass all RX filters
      }
      //
      // If using PureSignal and a feedback to EXT1, we have to manually activate the RX HPF/BPF
      // filters and select "bypass" since the feedback signal must arrive at the board
      // un-altered. This is not necessary for feedback at the "ByPass" jack since filter bypass
      // is realized in hardware here.
      //
      if (radio_is_transmitting() && transmitter->puresignal && receiver[PS_RX_FEEDBACK]->alex_antenna == 6) {
        output_buffer[C2] |= 0x40;  // enable manual filter selection
        output_buffer[C3] &= 0x80;  // preserve ONLY "PA enable" bit and clear all filters including "6m LNA"
        output_buffer[C3] |= 0x20;  // bypass all RX filters
        //
        // For "manual" filter selection we also need to select the appropriate TX LPF
        //
        // Transition frequencies used here come from the Thetis code.
        // Note the P1 firmware has different default transition frequences.
        // Even more odd, the Hermes firmware routes 15m through the 10/12 LPF, while
        // the Angelia firmware routes 12m through the 17/15m LPF.
        //
        if (HPSDRfrequency > 35600000L) {            // > 10m so use 6m LPF
          output_buffer[C4] = 0x10;
        } else if (HPSDRfrequency > 24000000L)  {    // > 15m so use 10/12m LPF
          output_buffer[C4] = 0x20;
        } else if (HPSDRfrequency > 16500000L) {     // > 20m so use 17/15m LPF
          output_buffer[C4] = 0x40;
        } else if (HPSDRfrequency >  8000000L) {     // > 40m so use 30/20m LPF
          output_buffer[C4] = 0x01;
        } else if (HPSDRfrequency >  5000000L) {     // > 80m so use 60/40m LPF
          output_buffer[C4] = 0x02;
        } else if (HPSDRfrequency >  2500000L) {     // > 160m so use 80m LPF
          output_buffer[C4] = 0x04;
        } else {                                   // < 2.5 MHz use 160m LPF
          output_buffer[C4] = 0x08;
        }
      }
      if (device == DEVICE_HERMES_LITE2) {
        // do not set any Apollo/Alex bits (ADDR=0x09 bits 0:23)
        // ADDR=0x09 bit 19 follows "PA enable" state
        // ADDR=0x09 bit 20 follows "TUNE" state
        // ADDR=0x09 bit 18 always cleared (external tuner enabled)
        output_buffer[C2] = 0x00;
        output_buffer[C3] = 0x00;
        output_buffer[C4] = 0x00;
#ifdef __AH4IOB__
        if (pa_enabled && !txband->disablePA && !hl2_pa_enable_suppressed) {
#else
        if (pa_enabled && !txband->disablePA) {
#endif
          output_buffer[C2] |= 0x08; /* PA enable */
        }
        if (tune && enable_hl2_atu_gateware) {
          output_buffer[C2] |= 0x10; /* AH-4 gateware tune request */
        }
      }
      command = 4;
    }
    break;
    case 4:
      output_buffer[C0] = 0x14;
      if (have_preamp) {
        //
        // For each receiver with the preamp bit set, activate the preamp
        // of the ADC associated with that receiver
        //
        for (i = 0; i < receivers; i++) {
          output_buffer[C1] |= ((receiver[i]->preamp & 0x01) << receiver[i]->adc);
        }
      }
      if (mic_ptt_enabled == 0) {
        output_buffer[C1] |= 0x40;
      }
      if (mic_bias_enabled) {
        output_buffer[C1] |= 0x20;
      }
      if (mic_ptt_tip_bias_ring) {
        output_buffer[C1] |= 0x10;
      }
      // map input value -34 ... +12 onto 0 ... 31
      output_buffer[C2] |= (int)((linein_gain + 34.0) * 0.6739 + 0.5);
      if (transmitter->puresignal) {
        output_buffer[C2] |= 0x40;
      }
      // upon TX, use transmitter->attenuation
      // Usually the firmware takes care of this, but it is no
      // harm to do this here as well
      if (device == DEVICE_HERMES_LITE2) {
        //
        // HERMESlite has a RXgain value in the range 0-60 that
        // is stored in rx_gain_slider. The firmware uses bit 6
        // of C4 to allow using the full range in bits 0-5.
        //
        int rxgain = adc[active_receiver->adc].gain + 12; // -12..48 to 0..60
        if (radio_is_transmitting()) {
          //
          // If have_rx_gain, the "TX attenuation range" is extended from
          // -29 to +31 which is then mapped to 60 ... 0
          //
          if (pa_enabled && !txband->disablePA) { rxgain = 0; }
          if (transmitter->puresignal) { rxgain = 31 - transmitter->attenuation; }
        }
        if (rxgain <  0) { rxgain = 0; }
        if (rxgain > 60) { rxgain = 60; }
        output_buffer[C4] = 0x40 | rxgain;
      } else {
        //
        // Standard HPSDR ADC0 attenuator
        //
        output_buffer[C4] = 0x20 | (adc[0].attenuation & 0x1F);
        if (radio_is_transmitting()) {
          if (pa_enabled && !txband->disablePA) {
            output_buffer[C4] = 0x3F;
          }
          if (transmitter->puresignal) {
            output_buffer[C4] = 0x20 | (transmitter->attenuation & 0x1F);
          }
        }
      }
      command = 5;
      break;
    case 5:
      output_buffer[C0] = 0x16;
      if (n_adc == 2) {
        //
        // Setting of the ADC1 step attenuator
        // If diversity is enabled, use RX1 att value for RX2
        // Note bit5 must *always be set, otherwise the attenuation is zero.
        //
        if (old_protocol_diversity_rx_active()) {
          output_buffer[C1] = 0x20 | (adc[0].attenuation & 0x1F);
        } else {
          output_buffer[C1] = 0x20 | (adc[1].attenuation & 0x1F);
        }
#ifdef __AH4IOB__
        if (radio_is_transmitting() && pa_enabled && !txband->disablePA && !hl2_pa_enable_suppressed) {
#else
        if (radio_is_transmitting() && pa_enabled && !txband->disablePA) {
#endif
          output_buffer[C1] = 0x3F;
        }
      }
      if (cw_keys_reversed != 0) {
        output_buffer[C2] |= 0x40;
      }
      output_buffer[C3] = cw_keyer_speed | (cw_keyer_mode << 6);
      output_buffer[C4] = cw_keyer_weight | (cw_keyer_spacing << 7);
      command = 6;
      break;
    case 6:
      // need to add tx attenuation and rx ADC selection
      output_buffer[C0] = 0x1C;
      // set adc of the two RX associated with the two deskHPSDR receivers
      if (old_protocol_diversity_rx_active()) {
        // use ADC0 for RX1 and ADC1 for RX2 (fixed setting)
        output_buffer[C1] |= 0x04;
      } else {
        output_buffer[C1] |= receiver[0]->adc & 0x03;
        output_buffer[C1] |= (receiver[1]->adc & 0x03) << 2;
      }
      //
      // This is probably never needed. It allows to assign ADC1
      // to the RX feedback channel (this is currently not allowed in the GUI).
      //
      if (rxfdbkchan > 1 && rxfdbkchan < 4 && transmitter->puresignal) {
        output_buffer[C1] |= ((receiver[PS_RX_FEEDBACK]->adc & 0x03) << (2 * rxfdbkchan));
      }
      //
      // Setting of the ADC0 step attenuator while transmitting
      //
      if (device == DEVICE_HERMES_LITE2) {
        // bit7: enable TX att, bit6: enable 6-bit value, bit5:0 value
        int rxgain = adc[active_receiver->adc].gain + 12; // -12..48 to 0..60
        if (pa_enabled && !txband->disablePA)  { rxgain = 0; }
        if (transmitter->puresignal) { rxgain = 31 - transmitter->attenuation; }
        if (rxgain <  0) { rxgain = 0; }
        if (rxgain > 60) { rxgain = 60; }
        output_buffer[C3] = 0xC0 | rxgain;
      } else {
        if (pa_enabled && !txband->disablePA)  {
          output_buffer[C3] = 0x1F;
        }
        if (transmitter->puresignal) {
          output_buffer[C3] = transmitter->attenuation & 0x1F;
        }
      }
      command = 7;
      break;
    case 7:
      output_buffer[C0] = 0x1E;
      if ((txmode == modeCWU || txmode == modeCWL) && !tune
          && !transmitter->twotone
          && !transmitter->noise
          && cw_keyer_internal
          && !MIDI_cw_is_active
          && !CAT_cw_is_active) {
        output_buffer[C1] |= 0x01;
      }
      //
      // This is a quirk working around a bug in the
      // FPGA iambic keyer
      //
      uint8_t rfdelay = cw_keyer_ptt_delay;
      uint8_t rfmax = 900 / cw_keyer_speed;
      if (rfdelay > rfmax) { rfdelay = rfmax; }
      output_buffer[C2] = cw_keyer_sidetone_volume;
      output_buffer[C3] = rfdelay;
      command = 8;
      break;
    case 8:
      output_buffer[C0] = 0x20;
      output_buffer[C1] = (cw_keyer_hang_time >> 2) & 0xFF;
      output_buffer[C2] = cw_keyer_hang_time & 0x03;
      output_buffer[C3] = (cw_keyer_sidetone_frequency >> 4) & 0xFF;
      output_buffer[C4] = cw_keyer_sidetone_frequency & 0x0F;
      command = 9;
      break;
    case 9:
      output_buffer[C0] = 0x22;
      output_buffer[C1] = (eer_pwm_min >> 2) & 0xFF;
      output_buffer[C2] = eer_pwm_min & 0x03;
      output_buffer[C3] = (eer_pwm_max >> 3) & 0xFF;
      output_buffer[C4] = eer_pwm_max & 0x03;
      command = 10;
      break;
    case 10:
      //
      // This is possibly only relevant for Orion-II boards
      //
      output_buffer[C0] = 0x24;
      if (radio_is_transmitting()) {
        output_buffer[C1] |= 0x80; // ground RX2 on transmit, bit0-6 are Alex2 filters
      }
      if (receiver[0]->alex_antenna == 5) { // XVTR
        output_buffer[C2] |= 0x02;          // Alex2 XVTR enable
      }
      if (transmitter->puresignal) {
        output_buffer[C2] |= 0x40;       // Synchronize RX5 and TX frequency on transmit (ANAN-7000)
      }
      if (adc1_filter_bypass) {
        //
        // This becomes only effective if manual filter selection is enabled
        // and this is only done if the adc0 filter bypass is also selected
        //
        output_buffer[C1] |= 0x20; // bypass filters
      }
      //
      // This was the last command defined in the HPSDR document so we
      // roll back to the first command.
      // The HermesLite-II uses an extended command set so in this case
      // we proceed.
      if (device == DEVICE_HERMES_LITE2) {
        command = 11;
      } else {
        command = 1;
      }
      break;
    case 11: {
      static int       hl2_command_loop = 0;    // Round-Robin counter
      static int       hl2_query_count = 0;
      static long long hl2_iob_tx_freq = 0;     // TX dial frequency
      static int       hl2_iob_rx1_code = 0;    // VFO-A dial frequency code
      static int       hl2_iob_rx2_code = 0;    // VFO-B dial frequency code
      static int       hl2_iob_rfmode = 0;      // RF-input-mode sent to IO board
      static int       hl2_cl1_loop;
      static int       hl2_old_cl1_setting = 0; // HL2 boots with "CL1 off"
      static int       hl2_new_cl1_setting = 0;
      //
      // Register/Data pairs for "Enable Cl1 as 10 MHz in and Cl2 as 10 MHz out",
      // in pairs (xx, yy, xx, yy, ...) that then generate C&C packets with
      // C0,1,2,3,4 = 0x78, 0x06, 0xea, xx, yy
      //
      static uint8_t HL2CL1on[48]  = { 0x10, 0xc0, 0x13, 0x03, 0x10, 0x40, 0x2d, 0x01, 0x2e, 0x20, 0x22, 0x03,
                                       0x23, 0x00, 0x24, 0x00, 0x25, 0x00, 0x19, 0x00, 0x1A, 0x00, 0x1B, 0x00,
                                       0x18, 0x00, 0x17, 0x12, 0x62, 0x3b, 0x2c, 0x00, 0x31, 0x81, 0x3d, 0x09,
                                       0x3e, 0x00, 0x32, 0x00, 0x33, 0x00, 0x34, 0x00, 0x35, 0x00, 0x63, 0x01
                                     };
      static uint8_t HL2CL1off[48] = { 0x10, 0xc0, 0x13, 0x00, 0x10, 0x80, 0x2d, 0x01, 0x2e, 0x10, 0x22, 0x00,
                                       0x23, 0x00, 0x24, 0x00, 0x25, 0x00, 0x19, 0x00, 0x1A, 0x00, 0x1B, 0x00,
                                       0x18, 0x40, 0x17, 0x04, 0x62, 0x5b, 0x2c, 0x00, 0x31, 0x00, 0x3d, 0x00,
                                       0x3e, 0x00, 0x32, 0x00, 0x33, 0x00, 0x34, 0x00, 0x35, 0x00, 0x63, 0x00
                                     };
      // All HermesLite specific commands are handled HERE "round robin",
      // such there is a little as possible interruption of the standard
      // protocol. We arrive *here* every 35 msec
      //
      // As long as no HL2 IO-board has been detected, hl2_command_loop
      // cycles 0,1,0,1,... but only every 25-th cycle (every 2 sec)
      // a query is actually sent.
      //
      // Once a HL2 IO-board is detected, hl2_command_loop cycles 0, 2--10, 0, ...
      // so a complete "turnaround" takes 350 msec. This means we can send
      // constantly, and we need not wait for ACK packets. If a packet should
      // be lost, we do not notice it, but after 350 msec the data is sent a-new.
      //
      // We have to prepeare valid C0-C4 data even if we are only recording
      // the TX frequency. Therefore a valid packet setting the PTT hang time
      // and the TX latency is prepeared for any value of hl2_command_loop.
      //
      // Default latency is 40 msec (conservative). For CW we may use a lower
      // latency for snappier TX, with sticky fallback to 40 msec if HL2 reports
      // a real TX FIFO underrun during this TX phase.
      //
      // A latency of 40 msec means that we first send 1920 TX iq samples
      // before HL2 starts TXing. This should be enough to prevent underflows
      // and leave some head-room.
      // My measurements indicate that the TX FIFO can hold about
      // 75 msec or 3600 samples (cum grano salis).
      //
      output_buffer[C0] = 0x2E;
      output_buffer[C3] = 20; // 20 msec PTT hang time, only bits 4:0
      output_buffer[C4] = hl2_tx_latency_ms(txvfo);
#ifdef __AH4IOB__
      //
      // Reg7 fast-poll interleave:
      // - If "force" is set: do Reg7 read immediately in this HL2 slot (guarantee fast start).
      // - If "active" is set: interleave Reg7 read every other HL2 slot, otherwise normal round-robin.
      //
      if (atomic_load_explicit(&hl2_iob_present, memory_order_relaxed) &&
          atomic_load_explicit(&hl2_iob_reg7_fastpoll_active, memory_order_relaxed)) {
        static int hl2_iob_reg7_interleave_toggle = 0; // local to this scheduling point
        int force = atomic_load_explicit(&hl2_iob_reg7_fastpoll_force, memory_order_relaxed);
        if (force) {
          atomic_store_explicit(&hl2_iob_reg7_fastpoll_force, 0, memory_order_relaxed);
          hl2_iob_reg7_interleave_toggle = 1;  // next slot: let normal rr run
          hl2_command_loop = 11;
        } else {
          hl2_iob_reg7_interleave_toggle ^= 1;
          if (hl2_iob_reg7_interleave_toggle == 0) {
            hl2_command_loop = 11;
          }
        }
      }
#endif
      //
      switch (hl2_command_loop) {
      case 0:
        if (hl2_old_cl1_setting != hl2_cl1_input) {
          hl2_old_cl1_setting = hl2_cl1_input,
          hl2_new_cl1_setting = hl2_cl1_input;
          hl2_cl1_loop = 0;
          hl2_command_loop = 20; // Send 24 data pairs
        } else if (
#ifdef __AH4IOB__
                atomic_load_explicit(&hl2_iob_present, memory_order_relaxed)
#else
                hl2_iob_present
#endif
        ) {
          hl2_command_loop = 2;
        } else {
          hl2_command_loop = 1;
        }
        break;
      case 1:
        if (hl2_query_count == 0) {
          /*
           * N2ADRs IO Board use a hard-wired PCA9536D for the board detection on 0x41 (look schematic N2ADR IO Board)
           * If we want using only a Raspberry Pico on the I2C Bus for our own DIY projects, we need bypass this detection,
           * because we havn't an PCA9536D installed.
           * Solution in this case: We jump over this detection routine a set simply hl2_iob_present = 1 and give deskHPSDR
           * the information, we HAVE such an IO Board. This starts the needed protocol extensions for communication via I2C
           * with our Raspberry Pico only. So you can use N2ADRs firmware code base for your own projects without buying the
           * IO Board for the HL2.
           *
           * Example:
           * I build and program a LPF controller for my PA using only a Raspberry Pico. I adapt N2ADR firmware code base
           * and create an own appliction for the Pico with some special functions. I need for this the current frequency of the HL2 to
           * switch the LPF, because my LPF is very special and has a different gradation than usual. And I use the register 7 for control my
           * PTT line between HL2 and PA, in the case of TUNE the PTT line is interrupted between HL2 and PA, otherwise the PTT line is active.
           * For all this I create a special design for this LPF controller without the need of the HL2 IO Board.
           *
          */
          // 1) Override bleibt erhalten
          if (force_iob) {
            hl2_iob_present = 1;
          }
          // 2) Standard/Fallback Detection im Wechsel:
          //    Phase 0 -> PCA9536 auf 0x41
          //    Phase 1 -> Pico auf 0x1d / REG_LPF_DETECT
          else if (!hl2_iob_present) {
            output_buffer[C0] = 0xFA;
            output_buffer[C1] = 0x07;
            if (hl2_iob_detect_phase == 0) {
              output_buffer[C2] = 0x80 | 0x41;
              output_buffer[C3] = 0x00;
              output_buffer[C4] = 0x00;
              hl2_iob_detect_phase = 1;
              hl2_iob_detect_expect_major = 0;
            } else {
              output_buffer[C2] = 0x80 | 0x1d;
              output_buffer[C3] = REG_LPF_DETECT;
              output_buffer[C4] = 0x00;
              hl2_iob_detect_phase = 0;
              hl2_iob_detect_expect_major = 1;
            }
          }
          hl2_query_count = 25;
        } else {
          hl2_query_count--;
        }
        hl2_command_loop = 0;
        break;
      case 2:
        //
        // - determine TX, RX1, and RX2  dial (!) frequency.
        // - if there is only one RX, use RX2freq=RX1freq
        // - determine correct value for the RF input mode
        //
        // NOTE: - arriving here means an IO-board has been detected.
        //       - the RX1/RX2 frequency codes are so coarse that
        //         we need not correct for RIT or offset
        //
        // Leave C0-C4 untouched such that PTThang/TXlateny is actually sent
        //
        hl2_iob_tx_freq = vfo[txvfo].ctun ? vfo[txvfo].ctun_frequency : vfo[txvfo].frequency;
        if (vfo[txvfo].xit_enabled) {
          hl2_iob_tx_freq += vfo[txvfo].xit;
        }
        hl2_iob_rx1_code = (int)(0.5 + 15.47 * log((double) vfo[VFO_A].frequency / 18748.1));
        hl2_iob_rx2_code = (int)(0.5 + 15.47 * log((double) vfo[VFO_B].frequency / 18748.1));
        // if there is only one RX, send RX1 freq code twice to overwrite any data
        // still stored.
        if (receivers < 2) {
          hl2_iob_rx2_code = hl2_iob_rx1_code;
        }
        hl2_iob_rfmode = 0;
        if (receiver[0]->alex_antenna != 0) {
          hl2_iob_rfmode = 1;
          if (transmitter->puresignal) {
            hl2_iob_rfmode = 2;
          }
        }
        hl2_command_loop = 3;
        break;
      case 3:
        // send MSByte (bits 32-39) of TX frequency
        output_buffer[C0] = 0x7A;                         // I2C-2 without ACK
        output_buffer[C1] = 0x06;                         // write
        output_buffer[C2] = 0x80 | 0x1d;                  // i2c addr
        output_buffer[C3] = 0;                            // REG_TX_FREQ_BYTE4
        output_buffer[C4] = (hl2_iob_tx_freq >> 32) & 0xFF; // bits 32-39
        hl2_command_loop = 4;
        break;
      case 4:
        // send bits 24-31 of TX frequency
        output_buffer[C0] = 0x7A;                         // I2C-2 without ACK
        output_buffer[C1] = 0x06;                         // write
        output_buffer[C2] = 0x80 | 0x1d;                  // i2c addr
        output_buffer[C3] = 1;                            // REG_TX_FREQ_BYTE3
        output_buffer[C4] = (hl2_iob_tx_freq >> 24) & 0xFF; // bits 24-31
        hl2_command_loop = 5;
        break;
      case 5:
        // send bits 16-23 of TX frequency
        output_buffer[C0] = 0x7A;                         // I2C-2 without ACK
        output_buffer[C1] = 0x06;                         // write
        output_buffer[C2] = 0x80 | 0x1d;                  // i2c addr
        output_buffer[C3] = 2;                            // REG_TX_FREQ_BYTE2
        output_buffer[C4] = (hl2_iob_tx_freq >> 16) & 0xFF; // bits 16-23
        hl2_command_loop = 6;
        break;
      case 6:
        // send bits 8-15 of TX frequency
        output_buffer[C0] = 0x7A;                         // I2C-2 without ACK
        output_buffer[C1] = 0x06;                         // write
        output_buffer[C2] = 0x80 | 0x1d;                  // i2c addr
        output_buffer[C3] = 3;                           // REG_TX_FREQ_BYTE1
        output_buffer[C4] = (hl2_iob_tx_freq >>  8) & 0xFF; // bits 8-15
        hl2_command_loop = 7;
        break;
      case 7:
        // send LSByte (bits 0-7) of TX frequency
        // This transfers 40-bit TXfreq data from the latch
        // to become effective and must occur last
        output_buffer[C0] = 0x7A;                         // I2C-2 without ACK
        output_buffer[C1] = 0x06;                         // write
        output_buffer[C2] = 0x80 | 0x1d;                  // i2c addr
        output_buffer[C3] = 4;                            // REG_TX_FREQ_BYTE0
        output_buffer[C4] = (hl2_iob_tx_freq) & 0xFF;       // bits 0-7
        hl2_command_loop = 8;
        //t_print("HL2IOB: Sent TX freq %lld\n", hl2_iob_tx_freq);
        break;
      case 8:
        output_buffer[C0] = 0x7A;                         // I2C-2 without ACK
        output_buffer[C1] = 0x06;                         // write
        output_buffer[C2] = 0x80 | 0x1d;                  // i2c addr
        output_buffer[C3] = 11;                           // REG_RF_INPUTS
        output_buffer[C4] = hl2_iob_rfmode;               // 0, 1, or 2
        hl2_command_loop = 9;
        //t_print("HL2IOB: Sent RF INP MODE %d\n", hl2_iob_rfmode);
        break;
      case 9:
        output_buffer[C0] = 0x7A;                         // I2C-2 without ACK
        output_buffer[C1] = 0x06;                         // write
        output_buffer[C2] = 0x80 | 0x1d;                  // i2c addr
        output_buffer[C3] = 13;                           // REG_FCODE_RX1
        output_buffer[C4] = hl2_iob_rx1_code;             // one-byte code
        hl2_command_loop = 10;
        //t_print("HL2IOB: Sent RX1 freq code %d\n", hl2_iob_rx1_code);
        break;
      case 10:
        output_buffer[C0] = 0x7A;                         // I2C-2 without ACK
        output_buffer[C1] = 0x06;                         // write
        output_buffer[C2] = 0x80 | 0x1d;                  // i2c addr
        output_buffer[C3] = 14;                           // REG_FCODE_RX2
        output_buffer[C4] = hl2_iob_rx2_code;             // one-byte code
        hl2_command_loop = 11;
        //t_print("HL2IOB: Sent RX2 freq code %d\n", hl2_iob_rx2_code);
        break;
      case 11:
        //
        // HL2-IOB: REG_ANTENNA_TUNER (AH-4 Status) lesen
        //  - C0 = 0xFA: I2C-2 mit ACK
        //  - C1 = 0x07: read
        //  - C2 = 0x80 | 0x1d: IO-Board I2C-Adresse
        //  - C3 = REG_ANTENNA_TUNER (7)
        //  - C4 = dummy (ignored on read)
        //
        output_buffer[C0] = 0xFA;                         // I2C-2 *with* ACK
        output_buffer[C1] = 0x07;                         // read
        output_buffer[C2] = 0x80 | 0x1d;                  // i2c addr (HL2 IO board)
        output_buffer[C3] = REG_ANTENNA_TUNER;            // tuner status register
        output_buffer[C4] = 0x00;                         // data (ignored on read)
        hl2_iob_last_read_reg = REG_ANTENNA_TUNER;
        hl2_command_loop = hl2_pico_present ? 12 : 0;
        break;
      case 12:
        //
        // Pico LPF: REG_LPF_STATUS (Bitmaske) lesen
        //  - C0 = 0xFA: I2C-2 mit ACK
        //  - C1 = 0x07: read
        //  - C2 = 0x80 | 0x1d: IO-Board / Pico I2C-Adresse
        //  - C3 = REG_LPF_STATUS (34)
        //  - C4 = dummy (ignored on read)
        //
        output_buffer[C0] = 0xFA;                         // I2C-2 *with* ACK
        output_buffer[C1] = 0x07;                         // read
        output_buffer[C2] = 0x80 | 0x1d;                  // i2c addr
        output_buffer[C3] = REG_LPF_STATUS;               // Pico LPF status register
        output_buffer[C4] = 0x00;                         // data (ignored on read)
        hl2_iob_last_read_reg = REG_LPF_STATUS;
        hl2_command_loop = 0;
        break;
      case 20:
        //
        // Send data pairs for CL1/CL2 jack re-programming
        //
        output_buffer[C0] = 0x78;                         // I2C-1 without ACK
        output_buffer[C1] = 0x06;                         // write
        output_buffer[C2] = 0xEA;                         // i2c addr
        if (hl2_new_cl1_setting) {
          output_buffer[C3] =  HL2CL1on[hl2_cl1_loop++];
          output_buffer[C4] =  HL2CL1on[hl2_cl1_loop++];
        } else {
          output_buffer[C3] =  HL2CL1off[hl2_cl1_loop++];
          output_buffer[C4] =  HL2CL1off[hl2_cl1_loop++];
        }
        if (hl2_cl1_loop > 47) { hl2_command_loop = 0; }
        break;
      }
      //
      // This was the last command we use out of the extended HL2 command set,
      // so roll back to the first one. It is obvious how to extend this
      // to cover more of the HL2 extended command set.
      //
      command = 1;
    }
    break;
  }
}
  // set mox
if (radio_is_transmitting()) {
  if (txmode == modeCWU || txmode == modeCWL) {
    //
    //    For "internal" CW, we should not set
    //    the MOX bit, everything is done in the FPGA.
    //
    //    However, if we are doing CAT CW, local CW or tuning/TwoTone,
    //    we must put the SDR into TX mode *here*.
    //
    if (tune || CAT_cw_is_active
        || MIDI_cw_is_active
        || !cw_keyer_internal
        || transmitter->twotone
        || transmitter->noise
        || radio_ptt) {
      output_buffer[C0] |= 0x01;
    }
  } else {
    // not doing CW? always set MOX if transmitting
    output_buffer[C0] |= 0x01;
  }
}
  //
  // if we have a USB interfaced Ozy device:
  //
if (device == DEVICE_OZY) {
#ifdef USBOZY
  ozyusb_write(output_buffer, OZY_BUFFER_SIZE);
#endif
} else {
  metis_write(0x02, output_buffer, OZY_BUFFER_SIZE);
}
  //t_print("C0=%02X C1=%02X C2=%02X C3=%02X C4=%02X\n",
  //                output_buffer[C0],output_buffer[C1],output_buffer[C2],output_buffer[C3],output_buffer[C4]);
}

#ifdef USBOZY
static void ozyusb_write(unsigned char *buffer, int length) {
  int i;
  //static unsigned char usb_output_buffer[EP6_BUFFER_SIZE];
  //static unsigned char usb_buffer_block = 0;
  i = ozy_write(EP2_OUT_ID, buffer, length);
  if (i != length) {
    if (i == USB_TIMEOUT) {
      t_print("%s: ozy_write timeout for %d bytes\n", __func__, length);
    } else {
      t_print("%s: ozy_write for %d bytes returned %d\n", __func__, length, i);
    }
  }
  /*

  // batch up 4 USB frames (2048 bytes) then do a USB write
    switch(usb_buffer_block++)
    {
      case 0:
      default:
        memcpy(usb_output_buffer, buffer, length);
        break;

      case 1:
        memcpy(usb_output_buffer + 512, buffer, length);
        break;

      case 2:
        memcpy(usb_output_buffer + 1024, buffer, length);
        break;

      case 3:
        memcpy(usb_output_buffer + 1024 + 512, buffer, length);
  // and write the 4 usb frames to the usb in one 2k packet
        i = ozy_write(EP2_OUT_ID,usb_output_buffer,EP6_BUFFER_SIZE);

        //t_print("%s: written %d\n",__func__,i);

        if(i != EP6_BUFFER_SIZE)
        {
          if(i==USB_TIMEOUT) {
            while(i==USB_TIMEOUT) {
              t_print("%s: USB_TIMEOUT: ozy_write ...\n",__func__);
              i = ozy_write(EP2_OUT_ID,usb_output_buffer,EP6_BUFFER_SIZE);
            }
            t_print("%s: ozy_write TIMEOUT\n",__func__);
          } else {
            t_perror("old_protocol: OzyWrite ozy failed");
          }
        }

        usb_buffer_block = 0;           // reset counter
        break;
    }
  */
  //
  // DL1YCF:
  // Although the METIS offset is not used for OZY, we have to maintain it
  // since it triggers the "alternating" sending of C0=0 and C0!=0
  // C+C packets in ozy_send_buffer().
  //
  if (metis_offset == 8) {
    metis_offset = 520;
  } else {
    metis_offset = 8;
  }
}

#endif

static int metis_write(unsigned char ep, unsigned const char *buffer, int length) {
  int i;
  // copy the buffer over
  for (i = 0; i < 512; i++) {
    metis_buffer[i + metis_offset] = buffer[i];
  }
  if (metis_offset == 8) {
    metis_offset = 520;
  } else {
    metis_buffer[0] = 0xEF;
    metis_buffer[1] = 0xFE;
    metis_buffer[2] = 0x01;
    metis_buffer[3] = ep;
    metis_buffer[4] = (send_sequence >> 24) & 0xFF;
    metis_buffer[5] = (send_sequence >> 16) & 0xFF;
    metis_buffer[6] = (send_sequence >> 8) & 0xFF;
    metis_buffer[7] = (send_sequence) & 0xFF;
    send_sequence++;
#ifdef __APPLE__
    if (atomic_load_explicit(&txring_flag, memory_order_relaxed)) {
      static struct timespec last_ts = {0};
      struct timespec now_ts;
      clock_gettime(CLOCK_MONOTONIC, &now_ts);
      if (last_ts.tv_sec != 0 || last_ts.tv_nsec != 0) {
        long delta_us = (now_ts.tv_sec - last_ts.tv_sec) * 1000000 +
                        (now_ts.tv_nsec - last_ts.tv_nsec) / 1000;
        double dt_ms = delta_us / 1000.0;
        // if (dt_ms < 2.4 || dt_ms > 2.8) {
        if (dt_ms < 2.6 || dt_ms > 2.7) {
          // t_print("TX Jitter: Δt = %.3f ms\n", dt_ms);
        }
      }
      last_ts = now_ts;
    }
#endif
    metis_send_buffer(&metis_buffer[0], 1032);
    metis_offset = 8;
  }
  return length;
}

static void metis_restart(void) {
  int i;
  t_print("%s\n", __func__);
  //
  // In TCP-ONLY mode, we possibly need to re-connect
  // since if we come from a METIS-stop, the server
  // has closed the socket. Note that the UDP socket, once
  // opened is never closed.
  //
  if (radio->use_tcp && tcp_socket < 1) { open_tcp_socket(); }
  // reset metis frame
  metis_offset = 8;
  // reset current rx
  current_rx = 0;
  //
  // When restarting, clear the IQ and audio samples
  //
  for (i = 8; i < OZY_BUFFER_SIZE; i++) {
    output_buffer[i] = 0;
  }
  //
  // Some (older) HPSDR apps on the RedPitaya have very small
  // buffers that over-run if too much data is sent
  // to the RedPitaya *before* sending a METIS start packet.
  // We fill the DUC FIFO here with about 500 samples before
  // starting. This also sends some vital C&C data.
  // Note we send 504 audio samples = 8 OZY buffers =  4 METIS buffers
  //
  if (device != DEVICE_OZY) {
    P1running = 1;  // set it HERE so outgoing data will not be suppressed
  }
  command = 1;
  for (i = 0; i < 504; i++) {
    old_protocol_audio_samples(0, 0);
  }
  usleep(100000);
  // start the data flowing
  // No mutex here, since metis_restart() is mutex protected
  if (device != DEVICE_OZY) {
    metis_start_stop(1);
    usleep(100000);
  }
}

static void metis_start_stop(int command) {
  int i;
  unsigned char buffer[1032];
  t_print("%s: %d\n", __func__, command);
#ifdef __APPLE__
  // Dynamische Anpassung von Puffergrößen und Sleep-Timing bei Start/Stop/Umschaltung
  sr = 48000 * mic_sample_divisor;
  if (sr > 0) {
    old_protocol_update_timing();
  }
#endif
  if (device == DEVICE_OZY) { return; }
  buffer[0] = 0xEF;
  buffer[1] = 0xFE;
  buffer[2] = 0x04;     // start/stop command
  buffer[3] = command;  // send EP6 and EP4 data (0x00=stop)
  if (tcp_socket < 0) {
    // use UDP  -- send a short packet
    for (i = 4; i < 64; i++) {
      buffer[i] = 0x00;
    }
    metis_send_buffer(buffer, 64);
  } else {
    // use TCP -- send a long packet
    //
    // Stop the sending of TX/audio packets (1032-byte-length) and wait a while
    // Then, send the start/stop buffer with a length of 1032
    //
    usleep(100000);
    for (i = 4; i < 1032; i++) {
      buffer[i] = 0x00;
    }
    metis_send_buffer(buffer, 1032);
    //
    // Wait a while before resuming sending TX/audio packets.
    // This prevents mangling of data from TX/audio and Start/Stop packets.
    //
    usleep(100000);
  }
  if (command == 0 && tcp_socket >= 0) {
    // We just have sent a METIS stop in TCP
    // Radio will close the TCP connection, therefore we do this as well
    int tmp = tcp_socket;
    tcp_socket = -1;
    usleep(100000);  // give some time to swallow incoming TCP packets
    close(tmp);
    t_print("TCP socket closed\n");
  }
}

static void metis_send_buffer(const unsigned char *buffer, int length) {
  //
  // Send using either the UDP or TCP socket. Do not use TCP for
  // packets that are not 1032 bytes long
  //
  //t_print("%s: length=%d\n",__func__,length);
  if (tcp_socket >= 0) {
    if (length != 1032) {
      t_print("PROGRAMMING ERROR: TCP LENGTH != 1032\n");
      g_idle_add(fatal_error, "Programming Error in metis_send_buffer");
    }
    if (sendto(tcp_socket, buffer, length, 0, NULL, 0) != length) {
      t_perror("sendto socket failed for TCP metis_send_data\n");
    }
  } else if (data_socket >= 0) {
    int bytes_sent;
    //t_print("%s: sendto %d for %s:%d length=%d\n",__func__,data_socket,inet_ntoa(data_addr.sin_addr),ntohs(data_addr.sin_port),length);
    bytes_sent = sendto(data_socket, buffer, length, 0, (struct sockaddr *) &data_addr, sizeof(data_addr));
    if (bytes_sent != length) {
      t_print("%s: UDP sendto failed: %d: %s\n", __func__, errno, strerror(errno));
    }
  } else {
    // This should not happen
    t_print("METIS send: neither UDP nor TCP socket available!\n");
    g_idle_add(fatal_error, "P1: neither UDP nor TCP socket available");
  }
}
