
IDG_HW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000007e0  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08000978  08000978  00001978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000994  08000994  0000199c  2**0
                  CONTENTS
  4 .ARM          00000000  08000994  08000994  0000199c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000994  0800099c  0000199c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000994  08000994  00001994  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000998  08000998  00001998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0000199c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000028  20000000  0800099c  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000028  0800099c  00002028  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000199c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000022c3  00000000  00000000  000019cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000080f  00000000  00000000  00003c8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000138  00000000  00000000  000044a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000d2  00000000  00000000  000045d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000144ad  00000000  00000000  000046aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001ee1  00000000  00000000  00018b57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081f2b  00000000  00000000  0001aa38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009c963  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000002f4  00000000  00000000  0009c9a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  0009cc9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000960 	.word	0x08000960

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000960 	.word	0x08000960

080001d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
 80001de:	4603      	mov	r3, r0
 80001e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	db0b      	blt.n	8000202 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001ea:	79fb      	ldrb	r3, [r7, #7]
 80001ec:	f003 021f 	and.w	r2, r3, #31
 80001f0:	4907      	ldr	r1, [pc, #28]	@ (8000210 <__NVIC_EnableIRQ+0x38>)
 80001f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001f6:	095b      	lsrs	r3, r3, #5
 80001f8:	2001      	movs	r0, #1
 80001fa:	fa00 f202 	lsl.w	r2, r0, r2
 80001fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000202:	bf00      	nop
 8000204:	370c      	adds	r7, #12
 8000206:	46bd      	mov	sp, r7
 8000208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020c:	4770      	bx	lr
 800020e:	bf00      	nop
 8000210:	e000e100 	.word	0xe000e100

08000214 <main>:
void u_ButtonInit(void);
void u_EXTI0_Init(void);
void delay(int usecs);

int main(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0

	InitUART();
 8000218:	f000 fa6e 	bl	80006f8 <InitUART>
	InitPWM();
 800021c:	f000 f9f4 	bl	8000608 <InitPWM>
	InitADC();
 8000220:	f000 f97a 	bl	8000518 <InitADC>
	ADC_StartConversion();
 8000224:	f000 f9c4 	bl	80005b0 <ADC_StartConversion>
	u_ButtonInit();
 8000228:	f000 f8ac 	bl	8000384 <u_ButtonInit>
	u_EXTI0_Init();
 800022c:	f000 f8c8 	bl	80003c0 <u_EXTI0_Init>

	/* Initial state */
    ledState = 0;
 8000230:	4b48      	ldr	r3, [pc, #288]	@ (8000354 <main+0x140>)
 8000232:	2200      	movs	r2, #0
 8000234:	701a      	strb	r2, [r3, #0]
    currentBrightness = 0;
 8000236:	4b48      	ldr	r3, [pc, #288]	@ (8000358 <main+0x144>)
 8000238:	2200      	movs	r2, #0
 800023a:	701a      	strb	r2, [r3, #0]
    targetBrightness = 0;
 800023c:	4b47      	ldr	r3, [pc, #284]	@ (800035c <main+0x148>)
 800023e:	2200      	movs	r2, #0
 8000240:	701a      	strb	r2, [r3, #0]
	//Infinite loop
	transmitString("IDG Homework Assignment\r\n");
 8000242:	4847      	ldr	r0, [pc, #284]	@ (8000360 <main+0x14c>)
 8000244:	f000 fb20 	bl	8000888 <transmitString>

	while (1)
	{
        /* -------- Input Processing (Priority Based) -------- */

        if (uartEvent)
 8000248:	4b46      	ldr	r3, [pc, #280]	@ (8000364 <main+0x150>)
 800024a:	781b      	ldrb	r3, [r3, #0]
 800024c:	b2db      	uxtb	r3, r3
 800024e:	2b00      	cmp	r3, #0
 8000250:	d024      	beq.n	800029c <main+0x88>
        {
            /* Process UART command */
            if (userInput == '0') 
 8000252:	4b45      	ldr	r3, [pc, #276]	@ (8000368 <main+0x154>)
 8000254:	781b      	ldrb	r3, [r3, #0]
 8000256:	2b30      	cmp	r3, #48	@ 0x30
 8000258:	d103      	bne.n	8000262 <main+0x4e>
			{
				ledState = 0;   // OFF
 800025a:	4b3e      	ldr	r3, [pc, #248]	@ (8000354 <main+0x140>)
 800025c:	2200      	movs	r2, #0
 800025e:	701a      	strb	r2, [r3, #0]
 8000260:	e015      	b.n	800028e <main+0x7a>
			}
            else if (userInput == '1')
 8000262:	4b41      	ldr	r3, [pc, #260]	@ (8000368 <main+0x154>)
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	2b31      	cmp	r3, #49	@ 0x31
 8000268:	d106      	bne.n	8000278 <main+0x64>
			{
				ledState = 1;   // ON
 800026a:	4b3a      	ldr	r3, [pc, #232]	@ (8000354 <main+0x140>)
 800026c:	2201      	movs	r2, #1
 800026e:	701a      	strb	r2, [r3, #0]
                targetBrightness = 100;
 8000270:	4b3a      	ldr	r3, [pc, #232]	@ (800035c <main+0x148>)
 8000272:	2264      	movs	r2, #100	@ 0x64
 8000274:	701a      	strb	r2, [r3, #0]
 8000276:	e00a      	b.n	800028e <main+0x7a>
			} 
            else if (userInput >= 0 && userInput <= 100)
 8000278:	4b3b      	ldr	r3, [pc, #236]	@ (8000368 <main+0x154>)
 800027a:	781b      	ldrb	r3, [r3, #0]
 800027c:	2b64      	cmp	r3, #100	@ 0x64
 800027e:	d806      	bhi.n	800028e <main+0x7a>
        	{
				ledState = 1;
 8000280:	4b34      	ldr	r3, [pc, #208]	@ (8000354 <main+0x140>)
 8000282:	2201      	movs	r2, #1
 8000284:	701a      	strb	r2, [r3, #0]
				targetBrightness = userInput; // Direct duty assignment
 8000286:	4b38      	ldr	r3, [pc, #224]	@ (8000368 <main+0x154>)
 8000288:	781a      	ldrb	r2, [r3, #0]
 800028a:	4b34      	ldr	r3, [pc, #208]	@ (800035c <main+0x148>)
 800028c:	701a      	strb	r2, [r3, #0]
        	}

            lastInput = INPUT_UART;
 800028e:	4b37      	ldr	r3, [pc, #220]	@ (800036c <main+0x158>)
 8000290:	2201      	movs	r2, #1
 8000292:	701a      	strb	r2, [r3, #0]
            uartEvent = 0;
 8000294:	4b33      	ldr	r3, [pc, #204]	@ (8000364 <main+0x150>)
 8000296:	2200      	movs	r2, #0
 8000298:	701a      	strb	r2, [r3, #0]
 800029a:	e02e      	b.n	80002fa <main+0xe6>
        }
        else if (adcEvent)
 800029c:	4b34      	ldr	r3, [pc, #208]	@ (8000370 <main+0x15c>)
 800029e:	781b      	ldrb	r3, [r3, #0]
 80002a0:	b2db      	uxtb	r3, r3
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d017      	beq.n	80002d6 <main+0xc2>
        {
            /* Read ADC and map to brightness */
            targetBrightness = (adcValue * 100) / 4095;
 80002a6:	4b33      	ldr	r3, [pc, #204]	@ (8000374 <main+0x160>)
 80002a8:	881b      	ldrh	r3, [r3, #0]
 80002aa:	b29b      	uxth	r3, r3
 80002ac:	461a      	mov	r2, r3
 80002ae:	2364      	movs	r3, #100	@ 0x64
 80002b0:	fb02 f303 	mul.w	r3, r2, r3
 80002b4:	4a30      	ldr	r2, [pc, #192]	@ (8000378 <main+0x164>)
 80002b6:	fb82 1203 	smull	r1, r2, r2, r3
 80002ba:	441a      	add	r2, r3
 80002bc:	12d2      	asrs	r2, r2, #11
 80002be:	17db      	asrs	r3, r3, #31
 80002c0:	1ad3      	subs	r3, r2, r3
 80002c2:	b2da      	uxtb	r2, r3
 80002c4:	4b25      	ldr	r3, [pc, #148]	@ (800035c <main+0x148>)
 80002c6:	701a      	strb	r2, [r3, #0]
            lastInput = INPUT_ADC;
 80002c8:	4b28      	ldr	r3, [pc, #160]	@ (800036c <main+0x158>)
 80002ca:	2202      	movs	r2, #2
 80002cc:	701a      	strb	r2, [r3, #0]
            adcEvent = 0;
 80002ce:	4b28      	ldr	r3, [pc, #160]	@ (8000370 <main+0x15c>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	701a      	strb	r2, [r3, #0]
 80002d4:	e011      	b.n	80002fa <main+0xe6>
        }
        else if (buttonEvent)
 80002d6:	4b29      	ldr	r3, [pc, #164]	@ (800037c <main+0x168>)
 80002d8:	781b      	ldrb	r3, [r3, #0]
 80002da:	b2db      	uxtb	r3, r3
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d00c      	beq.n	80002fa <main+0xe6>
        {
            /* Toggle LED ON/OFF */
            ledState ^= 1;
 80002e0:	4b1c      	ldr	r3, [pc, #112]	@ (8000354 <main+0x140>)
 80002e2:	781b      	ldrb	r3, [r3, #0]
 80002e4:	f083 0301 	eor.w	r3, r3, #1
 80002e8:	b2da      	uxtb	r2, r3
 80002ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000354 <main+0x140>)
 80002ec:	701a      	strb	r2, [r3, #0]
            lastInput = INPUT_BUTTON;
 80002ee:	4b1f      	ldr	r3, [pc, #124]	@ (800036c <main+0x158>)
 80002f0:	2203      	movs	r2, #3
 80002f2:	701a      	strb	r2, [r3, #0]
            buttonEvent = 0;
 80002f4:	4b21      	ldr	r3, [pc, #132]	@ (800037c <main+0x168>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	701a      	strb	r2, [r3, #0]
        }

		/* -------- LED State Handling -------- */

        if (ledState == 0)
 80002fa:	4b16      	ldr	r3, [pc, #88]	@ (8000354 <main+0x140>)
 80002fc:	781b      	ldrb	r3, [r3, #0]
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d106      	bne.n	8000310 <main+0xfc>
        {
            currentBrightness = 0;
 8000302:	4b15      	ldr	r3, [pc, #84]	@ (8000358 <main+0x144>)
 8000304:	2200      	movs	r2, #0
 8000306:	701a      	strb	r2, [r3, #0]
            TIM4->CCR4 = 0;
 8000308:	4b1d      	ldr	r3, [pc, #116]	@ (8000380 <main+0x16c>)
 800030a:	2200      	movs	r2, #0
 800030c:	641a      	str	r2, [r3, #64]	@ 0x40
            continue;
 800030e:	e020      	b.n	8000352 <main+0x13e>
        }

		/* -------- Brightness Ramp Control -------- */

        if (currentBrightness < targetBrightness)
 8000310:	4b11      	ldr	r3, [pc, #68]	@ (8000358 <main+0x144>)
 8000312:	781a      	ldrb	r2, [r3, #0]
 8000314:	4b11      	ldr	r3, [pc, #68]	@ (800035c <main+0x148>)
 8000316:	781b      	ldrb	r3, [r3, #0]
 8000318:	429a      	cmp	r2, r3
 800031a:	d206      	bcs.n	800032a <main+0x116>
        {
            currentBrightness++;
 800031c:	4b0e      	ldr	r3, [pc, #56]	@ (8000358 <main+0x144>)
 800031e:	781b      	ldrb	r3, [r3, #0]
 8000320:	3301      	adds	r3, #1
 8000322:	b2da      	uxtb	r2, r3
 8000324:	4b0c      	ldr	r3, [pc, #48]	@ (8000358 <main+0x144>)
 8000326:	701a      	strb	r2, [r3, #0]
 8000328:	e00b      	b.n	8000342 <main+0x12e>
        }
        else if (currentBrightness > targetBrightness)
 800032a:	4b0b      	ldr	r3, [pc, #44]	@ (8000358 <main+0x144>)
 800032c:	781a      	ldrb	r2, [r3, #0]
 800032e:	4b0b      	ldr	r3, [pc, #44]	@ (800035c <main+0x148>)
 8000330:	781b      	ldrb	r3, [r3, #0]
 8000332:	429a      	cmp	r2, r3
 8000334:	d905      	bls.n	8000342 <main+0x12e>
        {
            currentBrightness--;
 8000336:	4b08      	ldr	r3, [pc, #32]	@ (8000358 <main+0x144>)
 8000338:	781b      	ldrb	r3, [r3, #0]
 800033a:	3b01      	subs	r3, #1
 800033c:	b2da      	uxtb	r2, r3
 800033e:	4b06      	ldr	r3, [pc, #24]	@ (8000358 <main+0x144>)
 8000340:	701a      	strb	r2, [r3, #0]
        }

        /* Update PWM output */
        TIM4->CCR4 = currentBrightness;
 8000342:	4b05      	ldr	r3, [pc, #20]	@ (8000358 <main+0x144>)
 8000344:	781a      	ldrb	r2, [r3, #0]
 8000346:	4b0e      	ldr	r3, [pc, #56]	@ (8000380 <main+0x16c>)
 8000348:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Small delay for smooth transition */
        delay(5000);//5ms
 800034a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800034e:	f000 f895 	bl	800047c <delay>
        if (uartEvent)
 8000352:	e779      	b.n	8000248 <main+0x34>
 8000354:	2000001c 	.word	0x2000001c
 8000358:	2000001d 	.word	0x2000001d
 800035c:	2000001e 	.word	0x2000001e
 8000360:	08000978 	.word	0x08000978
 8000364:	2000001f 	.word	0x2000001f
 8000368:	20000026 	.word	0x20000026
 800036c:	20000022 	.word	0x20000022
 8000370:	20000020 	.word	0x20000020
 8000374:	20000024 	.word	0x20000024
 8000378:	80080081 	.word	0x80080081
 800037c:	20000021 	.word	0x20000021
 8000380:	40000800 	.word	0x40000800

08000384 <u_ButtonInit>:
/**
  * @brief  This function is used to Initialize Button
  *
  * @retval None
  */
void u_ButtonInit(void){
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
	  /* Configure User push button*/
	  RCC->AHB1ENR |= (1 << 0); // enable clock to PORTA
 8000388:	4b0b      	ldr	r3, [pc, #44]	@ (80003b8 <u_ButtonInit+0x34>)
 800038a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800038c:	4a0a      	ldr	r2, [pc, #40]	@ (80003b8 <u_ButtonInit+0x34>)
 800038e:	f043 0301 	orr.w	r3, r3, #1
 8000392:	6313      	str	r3, [r2, #48]	@ 0x30

	  GPIOA->MODER &= ~(3<<0); // PA0 as Input
 8000394:	4b09      	ldr	r3, [pc, #36]	@ (80003bc <u_ButtonInit+0x38>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	4a08      	ldr	r2, [pc, #32]	@ (80003bc <u_ButtonInit+0x38>)
 800039a:	f023 0303 	bic.w	r3, r3, #3
 800039e:	6013      	str	r3, [r2, #0]
	  GPIOA->PUPDR |= (2<<0); // PA0 with pulldown
 80003a0:	4b06      	ldr	r3, [pc, #24]	@ (80003bc <u_ButtonInit+0x38>)
 80003a2:	68db      	ldr	r3, [r3, #12]
 80003a4:	4a05      	ldr	r2, [pc, #20]	@ (80003bc <u_ButtonInit+0x38>)
 80003a6:	f043 0302 	orr.w	r3, r3, #2
 80003aa:	60d3      	str	r3, [r2, #12]
}
 80003ac:	bf00      	nop
 80003ae:	46bd      	mov	sp, r7
 80003b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b4:	4770      	bx	lr
 80003b6:	bf00      	nop
 80003b8:	40023800 	.word	0x40023800
 80003bc:	40020000 	.word	0x40020000

080003c0 <u_EXTI0_Init>:
/**
  * @brief  This function is used to Initialize Button
  *
  * @retval None
  */
void u_EXTI0_Init(void){
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= (1<<14);      // Enable System configuration controller
 80003c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000444 <u_EXTI0_Init+0x84>)
 80003c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80003c8:	4a1e      	ldr	r2, [pc, #120]	@ (8000444 <u_EXTI0_Init+0x84>)
 80003ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003ce:	6453      	str	r3, [r2, #68]	@ 0x44
	SYSCFG->EXTICR[0] &= ~(1<<0); // Select Port A as source, EXTIx = 0b0000
 80003d0:	4b1d      	ldr	r3, [pc, #116]	@ (8000448 <u_EXTI0_Init+0x88>)
 80003d2:	689b      	ldr	r3, [r3, #8]
 80003d4:	4a1c      	ldr	r2, [pc, #112]	@ (8000448 <u_EXTI0_Init+0x88>)
 80003d6:	f023 0301 	bic.w	r3, r3, #1
 80003da:	6093      	str	r3, [r2, #8]
	SYSCFG->EXTICR[0] &= ~(1<<1); // Select Port A as source, EXTIx = 0b0000
 80003dc:	4b1a      	ldr	r3, [pc, #104]	@ (8000448 <u_EXTI0_Init+0x88>)
 80003de:	689b      	ldr	r3, [r3, #8]
 80003e0:	4a19      	ldr	r2, [pc, #100]	@ (8000448 <u_EXTI0_Init+0x88>)
 80003e2:	f023 0302 	bic.w	r3, r3, #2
 80003e6:	6093      	str	r3, [r2, #8]
	SYSCFG->EXTICR[0] &= ~(1<<2); // Select Port A as source, EXTIx = 0b0000
 80003e8:	4b17      	ldr	r3, [pc, #92]	@ (8000448 <u_EXTI0_Init+0x88>)
 80003ea:	689b      	ldr	r3, [r3, #8]
 80003ec:	4a16      	ldr	r2, [pc, #88]	@ (8000448 <u_EXTI0_Init+0x88>)
 80003ee:	f023 0304 	bic.w	r3, r3, #4
 80003f2:	6093      	str	r3, [r2, #8]
	SYSCFG->EXTICR[0] &= ~(1<<3); // Select Port A as source, EXTIx = 0b0000
 80003f4:	4b14      	ldr	r3, [pc, #80]	@ (8000448 <u_EXTI0_Init+0x88>)
 80003f6:	689b      	ldr	r3, [r3, #8]
 80003f8:	4a13      	ldr	r2, [pc, #76]	@ (8000448 <u_EXTI0_Init+0x88>)
 80003fa:	f023 0308 	bic.w	r3, r3, #8
 80003fe:	6093      	str	r3, [r2, #8]
	EXTI->IMR |= (1<<0);         // Disable interrupt request mask on EXTI line 0
 8000400:	4b12      	ldr	r3, [pc, #72]	@ (800044c <u_EXTI0_Init+0x8c>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	4a11      	ldr	r2, [pc, #68]	@ (800044c <u_EXTI0_Init+0x8c>)
 8000406:	f043 0301 	orr.w	r3, r3, #1
 800040a:	6013      	str	r3, [r2, #0]
	EXTI->FTSR &= ~(1<<0);        // Enable EXTI on Falling edge
 800040c:	4b0f      	ldr	r3, [pc, #60]	@ (800044c <u_EXTI0_Init+0x8c>)
 800040e:	68db      	ldr	r3, [r3, #12]
 8000410:	4a0e      	ldr	r2, [pc, #56]	@ (800044c <u_EXTI0_Init+0x8c>)
 8000412:	f023 0301 	bic.w	r3, r3, #1
 8000416:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR |= (1<<0);       // enable EXTI on Rising edge
 8000418:	4b0c      	ldr	r3, [pc, #48]	@ (800044c <u_EXTI0_Init+0x8c>)
 800041a:	689b      	ldr	r3, [r3, #8]
 800041c:	4a0b      	ldr	r2, [pc, #44]	@ (800044c <u_EXTI0_Init+0x8c>)
 800041e:	f043 0301 	orr.w	r3, r3, #1
 8000422:	6093      	str	r3, [r2, #8]

	RCC->APB2ENR &= ~(1<<14);     // Disable System configuration controller
 8000424:	4b07      	ldr	r3, [pc, #28]	@ (8000444 <u_EXTI0_Init+0x84>)
 8000426:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000428:	4a06      	ldr	r2, [pc, #24]	@ (8000444 <u_EXTI0_Init+0x84>)
 800042a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800042e:	6453      	str	r3, [r2, #68]	@ 0x44

	NVIC->IP[EXTI0_IRQn] =  (1 << 4);    // Step 3: Set priority to 1
 8000430:	4b07      	ldr	r3, [pc, #28]	@ (8000450 <u_EXTI0_Init+0x90>)
 8000432:	2210      	movs	r2, #16
 8000434:	f883 2306 	strb.w	r2, [r3, #774]	@ 0x306
	NVIC_EnableIRQ(EXTI0_IRQn); // Step 4: Enable interrupt
 8000438:	2006      	movs	r0, #6
 800043a:	f7ff fecd 	bl	80001d8 <__NVIC_EnableIRQ>
}
 800043e:	bf00      	nop
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	40023800 	.word	0x40023800
 8000448:	40013800 	.word	0x40013800
 800044c:	40013c00 	.word	0x40013c00
 8000450:	e000e100 	.word	0xe000e100

08000454 <EXTI0_IRQHandler>:
/**
  * @brief  This function is Handles Button interrupt
  *
  * @retval None
  */
void EXTI0_IRQHandler(void){
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0

	buttonEvent = 1;      // Signal main loop
 8000458:	4b06      	ldr	r3, [pc, #24]	@ (8000474 <EXTI0_IRQHandler+0x20>)
 800045a:	2201      	movs	r2, #1
 800045c:	701a      	strb	r2, [r3, #0]
	EXTI->PR |= (1<<0); // Clear PR to re-enable EXTI interrupt
 800045e:	4b06      	ldr	r3, [pc, #24]	@ (8000478 <EXTI0_IRQHandler+0x24>)
 8000460:	695b      	ldr	r3, [r3, #20]
 8000462:	4a05      	ldr	r2, [pc, #20]	@ (8000478 <EXTI0_IRQHandler+0x24>)
 8000464:	f043 0301 	orr.w	r3, r3, #1
 8000468:	6153      	str	r3, [r2, #20]
}
 800046a:	bf00      	nop
 800046c:	46bd      	mov	sp, r7
 800046e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000472:	4770      	bx	lr
 8000474:	20000021 	.word	0x20000021
 8000478:	40013c00 	.word	0x40013c00

0800047c <delay>:

void delay(int usecs){
 800047c:	b480      	push	{r7}
 800047e:	b085      	sub	sp, #20
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
	int count = (usecs * 48) / 4;
 8000484:	687a      	ldr	r2, [r7, #4]
 8000486:	4613      	mov	r3, r2
 8000488:	005b      	lsls	r3, r3, #1
 800048a:	4413      	add	r3, r2
 800048c:	009b      	lsls	r3, r3, #2
 800048e:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < count; ++i){
 8000490:	2300      	movs	r3, #0
 8000492:	60bb      	str	r3, [r7, #8]
 8000494:	e005      	b.n	80004a2 <delay+0x26>
	    count--;
 8000496:	68fb      	ldr	r3, [r7, #12]
 8000498:	3b01      	subs	r3, #1
 800049a:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < count; ++i){
 800049c:	68bb      	ldr	r3, [r7, #8]
 800049e:	3301      	adds	r3, #1
 80004a0:	60bb      	str	r3, [r7, #8]
 80004a2:	68ba      	ldr	r2, [r7, #8]
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	429a      	cmp	r2, r3
 80004a8:	dbf5      	blt.n	8000496 <delay+0x1a>
	}
}
 80004aa:	bf00      	nop
 80004ac:	bf00      	nop
 80004ae:	3714      	adds	r7, #20
 80004b0:	46bd      	mov	sp, r7
 80004b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b6:	4770      	bx	lr

080004b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80004bc:	4b06      	ldr	r3, [pc, #24]	@ (80004d8 <SystemInit+0x20>)
 80004be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80004c2:	4a05      	ldr	r2, [pc, #20]	@ (80004d8 <SystemInit+0x20>)
 80004c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80004c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004cc:	bf00      	nop
 80004ce:	46bd      	mov	sp, r7
 80004d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop
 80004d8:	e000ed00 	.word	0xe000ed00

080004dc <__NVIC_EnableIRQ>:
{
 80004dc:	b480      	push	{r7}
 80004de:	b083      	sub	sp, #12
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	4603      	mov	r3, r0
 80004e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	db0b      	blt.n	8000506 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004ee:	79fb      	ldrb	r3, [r7, #7]
 80004f0:	f003 021f 	and.w	r2, r3, #31
 80004f4:	4907      	ldr	r1, [pc, #28]	@ (8000514 <__NVIC_EnableIRQ+0x38>)
 80004f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004fa:	095b      	lsrs	r3, r3, #5
 80004fc:	2001      	movs	r0, #1
 80004fe:	fa00 f202 	lsl.w	r2, r0, r2
 8000502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000506:	bf00      	nop
 8000508:	370c      	adds	r7, #12
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	e000e100 	.word	0xe000e100

08000518 <InitADC>:
/* Global variable updated in ISR */
volatile uint16_t adcValue = 0;
extern volatile char adcEvent;

void InitADC(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
    /* 1. Enable clocks */
    RCC->AHB1ENR |= GPIOA_EN;
 800051c:	4b20      	ldr	r3, [pc, #128]	@ (80005a0 <InitADC+0x88>)
 800051e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000520:	4a1f      	ldr	r2, [pc, #124]	@ (80005a0 <InitADC+0x88>)
 8000522:	f043 0301 	orr.w	r3, r3, #1
 8000526:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |= ADC1_EN;
 8000528:	4b1d      	ldr	r3, [pc, #116]	@ (80005a0 <InitADC+0x88>)
 800052a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800052c:	4a1c      	ldr	r2, [pc, #112]	@ (80005a0 <InitADC+0x88>)
 800052e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000532:	6453      	str	r3, [r2, #68]	@ 0x44

    /* 2. Configure PA1 as analog */
    GPIOA->MODER |= (3U << (1 * 2));   // Analog mode
 8000534:	4b1b      	ldr	r3, [pc, #108]	@ (80005a4 <InitADC+0x8c>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	4a1a      	ldr	r2, [pc, #104]	@ (80005a4 <InitADC+0x8c>)
 800053a:	f043 030c 	orr.w	r3, r3, #12
 800053e:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR &= ~(3U << (1 * 2));  // No pull-up/down
 8000540:	4b18      	ldr	r3, [pc, #96]	@ (80005a4 <InitADC+0x8c>)
 8000542:	68db      	ldr	r3, [r3, #12]
 8000544:	4a17      	ldr	r2, [pc, #92]	@ (80005a4 <InitADC+0x8c>)
 8000546:	f023 030c 	bic.w	r3, r3, #12
 800054a:	60d3      	str	r3, [r2, #12]

    /* 3. ADC common configuration */
    ADC->CCR &= ~(3U << 16);           // PCLK2 / 2
 800054c:	4b16      	ldr	r3, [pc, #88]	@ (80005a8 <InitADC+0x90>)
 800054e:	685b      	ldr	r3, [r3, #4]
 8000550:	4a15      	ldr	r2, [pc, #84]	@ (80005a8 <InitADC+0x90>)
 8000552:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8000556:	6053      	str	r3, [r2, #4]

    /* 4. ADC1 configuration */
    ADC1->CR1 |= ADC_CR1_EOCIE;        // Enable EOC interrupt
 8000558:	4b14      	ldr	r3, [pc, #80]	@ (80005ac <InitADC+0x94>)
 800055a:	685b      	ldr	r3, [r3, #4]
 800055c:	4a13      	ldr	r2, [pc, #76]	@ (80005ac <InitADC+0x94>)
 800055e:	f043 0320 	orr.w	r3, r3, #32
 8000562:	6053      	str	r3, [r2, #4]
    ADC1->CR2 |= ADC_CR2_CONT;         // Continuous conversion (optional)
 8000564:	4b11      	ldr	r3, [pc, #68]	@ (80005ac <InitADC+0x94>)
 8000566:	689b      	ldr	r3, [r3, #8]
 8000568:	4a10      	ldr	r2, [pc, #64]	@ (80005ac <InitADC+0x94>)
 800056a:	f043 0302 	orr.w	r3, r3, #2
 800056e:	6093      	str	r3, [r2, #8]
    ADC1->CR2 |= ADC_CR2_ADON;          // Enable ADC
 8000570:	4b0e      	ldr	r3, [pc, #56]	@ (80005ac <InitADC+0x94>)
 8000572:	689b      	ldr	r3, [r3, #8]
 8000574:	4a0d      	ldr	r2, [pc, #52]	@ (80005ac <InitADC+0x94>)
 8000576:	f043 0301 	orr.w	r3, r3, #1
 800057a:	6093      	str	r3, [r2, #8]

    /* 5. Channel configuration */
    ADC1->SQR1 = 0;                    // 1 conversion
 800057c:	4b0b      	ldr	r3, [pc, #44]	@ (80005ac <InitADC+0x94>)
 800057e:	2200      	movs	r2, #0
 8000580:	62da      	str	r2, [r3, #44]	@ 0x2c
    ADC1->SQR3 = 1;                    // Channel 1 (PA1)
 8000582:	4b0a      	ldr	r3, [pc, #40]	@ (80005ac <InitADC+0x94>)
 8000584:	2201      	movs	r2, #1
 8000586:	635a      	str	r2, [r3, #52]	@ 0x34

    /* 6. Sampling time */
    ADC1->SMPR2 |= (3U << 3);           // Channel 1 sample time
 8000588:	4b08      	ldr	r3, [pc, #32]	@ (80005ac <InitADC+0x94>)
 800058a:	691b      	ldr	r3, [r3, #16]
 800058c:	4a07      	ldr	r2, [pc, #28]	@ (80005ac <InitADC+0x94>)
 800058e:	f043 0318 	orr.w	r3, r3, #24
 8000592:	6113      	str	r3, [r2, #16]

    /* 7. Enable ADC interrupt in NVIC */
    NVIC_EnableIRQ(ADC_IRQn);
 8000594:	2012      	movs	r0, #18
 8000596:	f7ff ffa1 	bl	80004dc <__NVIC_EnableIRQ>
}
 800059a:	bf00      	nop
 800059c:	bd80      	pop	{r7, pc}
 800059e:	bf00      	nop
 80005a0:	40023800 	.word	0x40023800
 80005a4:	40020000 	.word	0x40020000
 80005a8:	40012300 	.word	0x40012300
 80005ac:	40012000 	.word	0x40012000

080005b0 <ADC_StartConversion>:

void ADC_StartConversion(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
    ADC1->CR2 |= ADC_CR2_SWSTART;
 80005b4:	4b05      	ldr	r3, [pc, #20]	@ (80005cc <ADC_StartConversion+0x1c>)
 80005b6:	689b      	ldr	r3, [r3, #8]
 80005b8:	4a04      	ldr	r2, [pc, #16]	@ (80005cc <ADC_StartConversion+0x1c>)
 80005ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80005be:	6093      	str	r3, [r2, #8]
}
 80005c0:	bf00      	nop
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	40012000 	.word	0x40012000

080005d0 <ADC_IRQHandler>:

void ADC_IRQHandler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
    adcEvent =1;
 80005d4:	4b09      	ldr	r3, [pc, #36]	@ (80005fc <ADC_IRQHandler+0x2c>)
 80005d6:	2201      	movs	r2, #1
 80005d8:	701a      	strb	r2, [r3, #0]
    if (ADC1->SR & ADC_SR_EOC)
 80005da:	4b09      	ldr	r3, [pc, #36]	@ (8000600 <ADC_IRQHandler+0x30>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	f003 0302 	and.w	r3, r3, #2
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d004      	beq.n	80005f0 <ADC_IRQHandler+0x20>
    {
        adcValue = ADC1->DR;   // Reading DR clears EOC
 80005e6:	4b06      	ldr	r3, [pc, #24]	@ (8000600 <ADC_IRQHandler+0x30>)
 80005e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ea:	b29a      	uxth	r2, r3
 80005ec:	4b05      	ldr	r3, [pc, #20]	@ (8000604 <ADC_IRQHandler+0x34>)
 80005ee:	801a      	strh	r2, [r3, #0]
    }
 80005f0:	bf00      	nop
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	20000020 	.word	0x20000020
 8000600:	40012000 	.word	0x40012000
 8000604:	20000024 	.word	0x20000024

08000608 <InitPWM>:
#define PERIOD 100
#define DUTY 60

unsigned char dutyCycle = 0;

void InitPWM(void){
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0

	// Enable clocks for GPIOD and TIMER-4
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 800060c:	4b28      	ldr	r3, [pc, #160]	@ (80006b0 <InitPWM+0xa8>)
 800060e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000610:	4a27      	ldr	r2, [pc, #156]	@ (80006b0 <InitPWM+0xa8>)
 8000612:	f043 0308 	orr.w	r3, r3, #8
 8000616:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8000618:	4b25      	ldr	r3, [pc, #148]	@ (80006b0 <InitPWM+0xa8>)
 800061a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800061c:	4a24      	ldr	r2, [pc, #144]	@ (80006b0 <InitPWM+0xa8>)
 800061e:	f043 0304 	orr.w	r3, r3, #4
 8000622:	6413      	str	r3, [r2, #64]	@ 0x40

	// Set alternate function on PD15
	GPIOD->MODER  |= GPIO_MODER_MODE15_1;
 8000624:	4b23      	ldr	r3, [pc, #140]	@ (80006b4 <InitPWM+0xac>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a22      	ldr	r2, [pc, #136]	@ (80006b4 <InitPWM+0xac>)
 800062a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800062e:	6013      	str	r3, [r2, #0]
	GPIOD->AFR[1] |= GPIO_AFRH_AFSEL15_1;
 8000630:	4b20      	ldr	r3, [pc, #128]	@ (80006b4 <InitPWM+0xac>)
 8000632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000634:	4a1f      	ldr	r2, [pc, #124]	@ (80006b4 <InitPWM+0xac>)
 8000636:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800063a:	6253      	str	r3, [r2, #36]	@ 0x24

	// Set CC4 channel to output mode
	TIM4->CCMR2 &= ~TIM_CCMR2_CC4S;
 800063c:	4b1e      	ldr	r3, [pc, #120]	@ (80006b8 <InitPWM+0xb0>)
 800063e:	69db      	ldr	r3, [r3, #28]
 8000640:	4a1d      	ldr	r2, [pc, #116]	@ (80006b8 <InitPWM+0xb0>)
 8000642:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000646:	61d3      	str	r3, [r2, #28]

	// Set polarity to active high
	TIM4->CCER &= ~TIM_CCER_CC4P;
 8000648:	4b1b      	ldr	r3, [pc, #108]	@ (80006b8 <InitPWM+0xb0>)
 800064a:	6a1b      	ldr	r3, [r3, #32]
 800064c:	4a1a      	ldr	r2, [pc, #104]	@ (80006b8 <InitPWM+0xb0>)
 800064e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000652:	6213      	str	r3, [r2, #32]

	// Set PWM mode 1
	TIM4->CCMR2 |= TIM_CCMR2_OC4M_2 | TIM_CCMR2_OC4M_1;
 8000654:	4b18      	ldr	r3, [pc, #96]	@ (80006b8 <InitPWM+0xb0>)
 8000656:	69db      	ldr	r3, [r3, #28]
 8000658:	4a17      	ldr	r2, [pc, #92]	@ (80006b8 <InitPWM+0xb0>)
 800065a:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 800065e:	61d3      	str	r3, [r2, #28]

	// Set period and duty cycle
	TIM4->PSC = 0;//No prescaler, so the timer runs at 16 MHz directly.
 8000660:	4b15      	ldr	r3, [pc, #84]	@ (80006b8 <InitPWM+0xb0>)
 8000662:	2200      	movs	r2, #0
 8000664:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM4->ARR = 1599; //For a 10 kHz PWM signal. i.e. Period/PWM period = 16M/10K
 8000666:	4b14      	ldr	r3, [pc, #80]	@ (80006b8 <InitPWM+0xb0>)
 8000668:	f240 623f 	movw	r2, #1599	@ 0x63f
 800066c:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM4->CCR4 = 800;
 800066e:	4b12      	ldr	r3, [pc, #72]	@ (80006b8 <InitPWM+0xb0>)
 8000670:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8000674:	641a      	str	r2, [r3, #64]	@ 0x40

	// Set preload bit and auto-reload bit
	TIM4->CCMR2 |= TIM_CCMR2_OC4PE;
 8000676:	4b10      	ldr	r3, [pc, #64]	@ (80006b8 <InitPWM+0xb0>)
 8000678:	69db      	ldr	r3, [r3, #28]
 800067a:	4a0f      	ldr	r2, [pc, #60]	@ (80006b8 <InitPWM+0xb0>)
 800067c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000680:	61d3      	str	r3, [r2, #28]
	TIM4->CR1  |= TIM_CR1_ARPE;
 8000682:	4b0d      	ldr	r3, [pc, #52]	@ (80006b8 <InitPWM+0xb0>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	4a0c      	ldr	r2, [pc, #48]	@ (80006b8 <InitPWM+0xb0>)
 8000688:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800068c:	6013      	str	r3, [r2, #0]

	// Set upcounter mode
	TIM4->CCER |= TIM_CCER_CC4E;
 800068e:	4b0a      	ldr	r3, [pc, #40]	@ (80006b8 <InitPWM+0xb0>)
 8000690:	6a1b      	ldr	r3, [r3, #32]
 8000692:	4a09      	ldr	r2, [pc, #36]	@ (80006b8 <InitPWM+0xb0>)
 8000694:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000698:	6213      	str	r3, [r2, #32]
	TIM4->CR1 |= TIM_CR1_CEN; // Enable count
 800069a:	4b07      	ldr	r3, [pc, #28]	@ (80006b8 <InitPWM+0xb0>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4a06      	ldr	r2, [pc, #24]	@ (80006b8 <InitPWM+0xb0>)
 80006a0:	f043 0301 	orr.w	r3, r3, #1
 80006a4:	6013      	str	r3, [r2, #0]
}
 80006a6:	bf00      	nop
 80006a8:	46bd      	mov	sp, r7
 80006aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ae:	4770      	bx	lr
 80006b0:	40023800 	.word	0x40023800
 80006b4:	40020c00 	.word	0x40020c00
 80006b8:	40000800 	.word	0x40000800

080006bc <__NVIC_EnableIRQ>:
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	db0b      	blt.n	80006e6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006ce:	79fb      	ldrb	r3, [r7, #7]
 80006d0:	f003 021f 	and.w	r2, r3, #31
 80006d4:	4907      	ldr	r1, [pc, #28]	@ (80006f4 <__NVIC_EnableIRQ+0x38>)
 80006d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006da:	095b      	lsrs	r3, r3, #5
 80006dc:	2001      	movs	r0, #1
 80006de:	fa00 f202 	lsl.w	r2, r0, r2
 80006e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80006e6:	bf00      	nop
 80006e8:	370c      	adds	r7, #12
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	e000e100 	.word	0xe000e100

080006f8 <InitUART>:
 * Function Name : initUART
 * Description   : Initializes UART-2
 * Parameters: NONE
 * Return value: NONE
 *END**************************************************************************/
void InitUART(void) {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0

   //clock must be enable to it.
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80006fc:	4b47      	ldr	r3, [pc, #284]	@ (800081c <InitUART+0x124>)
 80006fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000700:	4a46      	ldr	r2, [pc, #280]	@ (800081c <InitUART+0x124>)
 8000702:	f043 0301 	orr.w	r3, r3, #1
 8000706:	6313      	str	r3, [r2, #48]	@ 0x30

   //Pins Output Type: Push Pull
   //So that its state can be pulled up (logic-1), pulled down (logic-0).
    GPIOA->OTYPER	&= ~(1<<2);
 8000708:	4b45      	ldr	r3, [pc, #276]	@ (8000820 <InitUART+0x128>)
 800070a:	685b      	ldr	r3, [r3, #4]
 800070c:	4a44      	ldr	r2, [pc, #272]	@ (8000820 <InitUART+0x128>)
 800070e:	f023 0304 	bic.w	r3, r3, #4
 8000712:	6053      	str	r3, [r2, #4]
    GPIOA->OTYPER   &= ~(1<<3);
 8000714:	4b42      	ldr	r3, [pc, #264]	@ (8000820 <InitUART+0x128>)
 8000716:	685b      	ldr	r3, [r3, #4]
 8000718:	4a41      	ldr	r2, [pc, #260]	@ (8000820 <InitUART+0x128>)
 800071a:	f023 0308 	bic.w	r3, r3, #8
 800071e:	6053      	str	r3, [r2, #4]

   //Set Pins speed to medium.
    GPIOA->OSPEEDR	|= (1<<4);//PA2
 8000720:	4b3f      	ldr	r3, [pc, #252]	@ (8000820 <InitUART+0x128>)
 8000722:	689b      	ldr	r3, [r3, #8]
 8000724:	4a3e      	ldr	r2, [pc, #248]	@ (8000820 <InitUART+0x128>)
 8000726:	f043 0310 	orr.w	r3, r3, #16
 800072a:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR  |= (1<<6);//PA3
 800072c:	4b3c      	ldr	r3, [pc, #240]	@ (8000820 <InitUART+0x128>)
 800072e:	689b      	ldr	r3, [r3, #8]
 8000730:	4a3b      	ldr	r2, [pc, #236]	@ (8000820 <InitUART+0x128>)
 8000732:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000736:	6093      	str	r3, [r2, #8]

    //Initial Pin State: High i.e. idle state is high
    GPIOA->PUPDR	|= (1<<4);//PA2
 8000738:	4b39      	ldr	r3, [pc, #228]	@ (8000820 <InitUART+0x128>)
 800073a:	68db      	ldr	r3, [r3, #12]
 800073c:	4a38      	ldr	r2, [pc, #224]	@ (8000820 <InitUART+0x128>)
 800073e:	f043 0310 	orr.w	r3, r3, #16
 8000742:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR	|= (1<<6);//PA3
 8000744:	4b36      	ldr	r3, [pc, #216]	@ (8000820 <InitUART+0x128>)
 8000746:	68db      	ldr	r3, [r3, #12]
 8000748:	4a35      	ldr	r2, [pc, #212]	@ (8000820 <InitUART+0x128>)
 800074a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800074e:	60d3      	str	r3, [r2, #12]

    //Configure GPIO Pins as alternate function
    GPIOA->MODER   |= (2<<4);   // Bits (5:4)= 1:0 --> Alternate Function for Pin PA2
 8000750:	4b33      	ldr	r3, [pc, #204]	@ (8000820 <InitUART+0x128>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a32      	ldr	r2, [pc, #200]	@ (8000820 <InitUART+0x128>)
 8000756:	f043 0320 	orr.w	r3, r3, #32
 800075a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |= (2<<6);   // Bits (7:6)= 1:0 --> Alternate Function for Pin PA3
 800075c:	4b30      	ldr	r3, [pc, #192]	@ (8000820 <InitUART+0x128>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a2f      	ldr	r2, [pc, #188]	@ (8000820 <InitUART+0x128>)
 8000762:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000766:	6013      	str	r3, [r2, #0]

    //Connect Pin to USART. AF7

    GPIOA->AFR[0]  |= (7<<8);   // Bites (11:10:9:8) = 0:1:1:1  --> AF7 Alternate function for USART2 at Pin PA2
 8000768:	4b2d      	ldr	r3, [pc, #180]	@ (8000820 <InitUART+0x128>)
 800076a:	6a1b      	ldr	r3, [r3, #32]
 800076c:	4a2c      	ldr	r2, [pc, #176]	@ (8000820 <InitUART+0x128>)
 800076e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000772:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0]  |= (7<<12);   // Bites (15:14:13:12) = 0:1:1:1  --> AF7 Alternate function for USART2 at Pin PA3
 8000774:	4b2a      	ldr	r3, [pc, #168]	@ (8000820 <InitUART+0x128>)
 8000776:	6a1b      	ldr	r3, [r3, #32]
 8000778:	4a29      	ldr	r2, [pc, #164]	@ (8000820 <InitUART+0x128>)
 800077a:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 800077e:	6213      	str	r3, [r2, #32]


    RCC->APB1ENR	|= RCC_APB1ENR_USART2EN;//clock enable for UART2
 8000780:	4b26      	ldr	r3, [pc, #152]	@ (800081c <InitUART+0x124>)
 8000782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000784:	4a25      	ldr	r2, [pc, #148]	@ (800081c <InitUART+0x124>)
 8000786:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800078a:	6413      	str	r3, [r2, #64]	@ 0x40

    USART2->BRR = 0x683; // for 9600
 800078c:	4b25      	ldr	r3, [pc, #148]	@ (8000824 <InitUART+0x12c>)
 800078e:	f240 6283 	movw	r2, #1667	@ 0x683
 8000792:	609a      	str	r2, [r3, #8]

    USART2->CR1 = 0x00;   // Clear ALL
 8000794:	4b23      	ldr	r3, [pc, #140]	@ (8000824 <InitUART+0x12c>)
 8000796:	2200      	movs	r2, #0
 8000798:	60da      	str	r2, [r3, #12]
    USART2->CR1 |= (1<<13);   // UE = 1... Enable USART
 800079a:	4b22      	ldr	r3, [pc, #136]	@ (8000824 <InitUART+0x12c>)
 800079c:	68db      	ldr	r3, [r3, #12]
 800079e:	4a21      	ldr	r2, [pc, #132]	@ (8000824 <InitUART+0x12c>)
 80007a0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80007a4:	60d3      	str	r3, [r2, #12]
    USART2->CR1 &= ~(1<<12); //1-start bit, 8-bit data
 80007a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000824 <InitUART+0x12c>)
 80007a8:	68db      	ldr	r3, [r3, #12]
 80007aa:	4a1e      	ldr	r2, [pc, #120]	@ (8000824 <InitUART+0x12c>)
 80007ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007b0:	60d3      	str	r3, [r2, #12]
    USART2->CR1 &= ~(1<<10); //1-start bit, 8-bit data
 80007b2:	4b1c      	ldr	r3, [pc, #112]	@ (8000824 <InitUART+0x12c>)
 80007b4:	68db      	ldr	r3, [r3, #12]
 80007b6:	4a1b      	ldr	r2, [pc, #108]	@ (8000824 <InitUART+0x12c>)
 80007b8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80007bc:	60d3      	str	r3, [r2, #12]

    USART2->CR1 |= (1<<2); // RE=1.. Enable the Receiver
 80007be:	4b19      	ldr	r3, [pc, #100]	@ (8000824 <InitUART+0x12c>)
 80007c0:	68db      	ldr	r3, [r3, #12]
 80007c2:	4a18      	ldr	r2, [pc, #96]	@ (8000824 <InitUART+0x12c>)
 80007c4:	f043 0304 	orr.w	r3, r3, #4
 80007c8:	60d3      	str	r3, [r2, #12]
    USART2->CR1 |= (1<<3);  // TE=1.. Enable Transmitter
 80007ca:	4b16      	ldr	r3, [pc, #88]	@ (8000824 <InitUART+0x12c>)
 80007cc:	68db      	ldr	r3, [r3, #12]
 80007ce:	4a15      	ldr	r2, [pc, #84]	@ (8000824 <InitUART+0x12c>)
 80007d0:	f043 0308 	orr.w	r3, r3, #8
 80007d4:	60d3      	str	r3, [r2, #12]

    //enable Rx interrupt
    USART2->CR1 |= (1<<5);
 80007d6:	4b13      	ldr	r3, [pc, #76]	@ (8000824 <InitUART+0x12c>)
 80007d8:	68db      	ldr	r3, [r3, #12]
 80007da:	4a12      	ldr	r2, [pc, #72]	@ (8000824 <InitUART+0x12c>)
 80007dc:	f043 0320 	orr.w	r3, r3, #32
 80007e0:	60d3      	str	r3, [r2, #12]

    //Disable Hardware Flow Control
    USART2->CR2 &= ~(1<<8);
 80007e2:	4b10      	ldr	r3, [pc, #64]	@ (8000824 <InitUART+0x12c>)
 80007e4:	691b      	ldr	r3, [r3, #16]
 80007e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000824 <InitUART+0x12c>)
 80007e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80007ec:	6113      	str	r3, [r2, #16]
    USART2->CR2 &= ~(1<<9);
 80007ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000824 <InitUART+0x12c>)
 80007f0:	691b      	ldr	r3, [r3, #16]
 80007f2:	4a0c      	ldr	r2, [pc, #48]	@ (8000824 <InitUART+0x12c>)
 80007f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80007f8:	6113      	str	r3, [r2, #16]

    //1-stop bit
    USART2->CR2 &= ~(1<<12);
 80007fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000824 <InitUART+0x12c>)
 80007fc:	691b      	ldr	r3, [r3, #16]
 80007fe:	4a09      	ldr	r2, [pc, #36]	@ (8000824 <InitUART+0x12c>)
 8000800:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000804:	6113      	str	r3, [r2, #16]
    USART2->CR2 &= ~(1<<13);
 8000806:	4b07      	ldr	r3, [pc, #28]	@ (8000824 <InitUART+0x12c>)
 8000808:	691b      	ldr	r3, [r3, #16]
 800080a:	4a06      	ldr	r2, [pc, #24]	@ (8000824 <InitUART+0x12c>)
 800080c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000810:	6113      	str	r3, [r2, #16]

   //Allow NVIC to acknowledge USART2 interrupt
   NVIC_EnableIRQ(USART2_IRQn);
 8000812:	2026      	movs	r0, #38	@ 0x26
 8000814:	f7ff ff52 	bl	80006bc <__NVIC_EnableIRQ>

}
 8000818:	bf00      	nop
 800081a:	bd80      	pop	{r7, pc}
 800081c:	40023800 	.word	0x40023800
 8000820:	40020000 	.word	0x40020000
 8000824:	40004400 	.word	0x40004400

08000828 <put_char>:
 * Function Name : put_char
 * Description   : Puts character out of UART
 * Parameters: NONE
 * Return value: NONE
 *END**************************************************************************/
void put_char(int ch) {
 8000828:	b480      	push	{r7}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]

  USART2->DR = ch;
 8000830:	4a08      	ldr	r2, [pc, #32]	@ (8000854 <put_char+0x2c>)
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	6053      	str	r3, [r2, #4]

  //Wait until the data is transmitted
  while (!(USART2->SR & (1<<6)));
 8000836:	bf00      	nop
 8000838:	4b06      	ldr	r3, [pc, #24]	@ (8000854 <put_char+0x2c>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000840:	2b00      	cmp	r3, #0
 8000842:	d0f9      	beq.n	8000838 <put_char+0x10>

}
 8000844:	bf00      	nop
 8000846:	bf00      	nop
 8000848:	370c      	adds	r7, #12
 800084a:	46bd      	mov	sp, r7
 800084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	40004400 	.word	0x40004400

08000858 <USART2_IRQHandler>:
 * Function Name : USART2_IRQHandler
 * Description   : Handles UART 2 RX interrupt
 * Parameters: NONE
 * Return value: NONE
 *END**************************************************************************/
void USART2_IRQHandler (void) {
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0

  uartEvent =1; // signal to main loop
 800085c:	4b07      	ldr	r3, [pc, #28]	@ (800087c <USART2_IRQHandler+0x24>)
 800085e:	2201      	movs	r2, #1
 8000860:	701a      	strb	r2, [r3, #0]
  userInput = USART2->DR;
 8000862:	4b07      	ldr	r3, [pc, #28]	@ (8000880 <USART2_IRQHandler+0x28>)
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	b2da      	uxtb	r2, r3
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <USART2_IRQHandler+0x2c>)
 800086a:	701a      	strb	r2, [r3, #0]
  //read contents from USART2 data register and transmit it back
  put_char(USART2->DR);
 800086c:	4b04      	ldr	r3, [pc, #16]	@ (8000880 <USART2_IRQHandler+0x28>)
 800086e:	685b      	ldr	r3, [r3, #4]
 8000870:	4618      	mov	r0, r3
 8000872:	f7ff ffd9 	bl	8000828 <put_char>

}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	2000001f 	.word	0x2000001f
 8000880:	40004400 	.word	0x40004400
 8000884:	20000026 	.word	0x20000026

08000888 <transmitString>:
 * Function Name : transmitString
 * Description   : Transmits string
 * Parameters: NONE
 * Return value: NONE
 *END**************************************************************************/
void transmitString( char * buffer ) {
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]

    volatile int i = 0;
 8000890:	2300      	movs	r3, #0
 8000892:	60fb      	str	r3, [r7, #12]

    while ( buffer[i] != '\0' ) {
 8000894:	e00a      	b.n	80008ac <transmitString+0x24>
      put_char(buffer[i]);
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	461a      	mov	r2, r3
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	4413      	add	r3, r2
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff ffc1 	bl	8000828 <put_char>
      ++i;
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	3301      	adds	r3, #1
 80008aa:	60fb      	str	r3, [r7, #12]
    while ( buffer[i] != '\0' ) {
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	461a      	mov	r2, r3
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	4413      	add	r3, r2
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d1ed      	bne.n	8000896 <transmitString+0xe>
    }
}
 80008ba:	bf00      	nop
 80008bc:	bf00      	nop
 80008be:	3710      	adds	r7, #16
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}

080008c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80008c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80008fc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80008c8:	f7ff fdf6 	bl	80004b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80008cc:	480c      	ldr	r0, [pc, #48]	@ (8000900 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80008ce:	490d      	ldr	r1, [pc, #52]	@ (8000904 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80008d0:	4a0d      	ldr	r2, [pc, #52]	@ (8000908 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80008d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008d4:	e002      	b.n	80008dc <LoopCopyDataInit>

080008d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008da:	3304      	adds	r3, #4

080008dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008e0:	d3f9      	bcc.n	80008d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008e2:	4a0a      	ldr	r2, [pc, #40]	@ (800090c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80008e4:	4c0a      	ldr	r4, [pc, #40]	@ (8000910 <LoopFillZerobss+0x22>)
  movs r3, #0
 80008e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008e8:	e001      	b.n	80008ee <LoopFillZerobss>

080008ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008ec:	3204      	adds	r2, #4

080008ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008f0:	d3fb      	bcc.n	80008ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008f2:	f000 f811 	bl	8000918 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008f6:	f7ff fc8d 	bl	8000214 <main>
  bx  lr    
 80008fa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80008fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000900:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000904:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000908:	0800099c 	.word	0x0800099c
  ldr r2, =_sbss
 800090c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000910:	20000028 	.word	0x20000028

08000914 <BusFault_Handler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000914:	e7fe      	b.n	8000914 <BusFault_Handler>
	...

08000918 <__libc_init_array>:
 8000918:	b570      	push	{r4, r5, r6, lr}
 800091a:	4d0d      	ldr	r5, [pc, #52]	@ (8000950 <__libc_init_array+0x38>)
 800091c:	4c0d      	ldr	r4, [pc, #52]	@ (8000954 <__libc_init_array+0x3c>)
 800091e:	1b64      	subs	r4, r4, r5
 8000920:	10a4      	asrs	r4, r4, #2
 8000922:	2600      	movs	r6, #0
 8000924:	42a6      	cmp	r6, r4
 8000926:	d109      	bne.n	800093c <__libc_init_array+0x24>
 8000928:	4d0b      	ldr	r5, [pc, #44]	@ (8000958 <__libc_init_array+0x40>)
 800092a:	4c0c      	ldr	r4, [pc, #48]	@ (800095c <__libc_init_array+0x44>)
 800092c:	f000 f818 	bl	8000960 <_init>
 8000930:	1b64      	subs	r4, r4, r5
 8000932:	10a4      	asrs	r4, r4, #2
 8000934:	2600      	movs	r6, #0
 8000936:	42a6      	cmp	r6, r4
 8000938:	d105      	bne.n	8000946 <__libc_init_array+0x2e>
 800093a:	bd70      	pop	{r4, r5, r6, pc}
 800093c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000940:	4798      	blx	r3
 8000942:	3601      	adds	r6, #1
 8000944:	e7ee      	b.n	8000924 <__libc_init_array+0xc>
 8000946:	f855 3b04 	ldr.w	r3, [r5], #4
 800094a:	4798      	blx	r3
 800094c:	3601      	adds	r6, #1
 800094e:	e7f2      	b.n	8000936 <__libc_init_array+0x1e>
 8000950:	08000994 	.word	0x08000994
 8000954:	08000994 	.word	0x08000994
 8000958:	08000994 	.word	0x08000994
 800095c:	08000998 	.word	0x08000998

08000960 <_init>:
 8000960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000962:	bf00      	nop
 8000964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000966:	bc08      	pop	{r3}
 8000968:	469e      	mov	lr, r3
 800096a:	4770      	bx	lr

0800096c <_fini>:
 800096c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800096e:	bf00      	nop
 8000970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000972:	bc08      	pop	{r3}
 8000974:	469e      	mov	lr, r3
 8000976:	4770      	bx	lr
