Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Wed Sep 06 08:44:13 2017
| Host             : pc-ietr65 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.692  |
| Dynamic (W)              | 1.535  |
| Device Static (W)        | 0.157  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 65.5   |
| Junction Temperature (C) | 44.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.003 |        3 |       --- |             --- |
| Slice Logic             |     0.002 |     2852 |       --- |             --- |
|   LUT as Logic          |     0.002 |     1062 |     53200 |            2.00 |
|   CARRY4                |    <0.001 |      112 |     13300 |            0.84 |
|   Register              |    <0.001 |     1116 |    106400 |            1.05 |
|   F7/F8 Muxes           |    <0.001 |        2 |     53200 |           <0.01 |
|   LUT as Shift Register |    <0.001 |       68 |     17400 |            0.39 |
|   Others                |     0.000 |      281 |       --- |             --- |
| Signals                 |     0.002 |     1800 |       --- |             --- |
| PS7                     |     1.528 |        1 |       --- |             --- |
| Static Power            |     0.157 |          |           |                 |
| Total                   |     1.692 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.007 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.747 |       0.717 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| design_1_wrapper                                 |     1.535 |
|   design_1_i                                     |     1.535 |
|     axi_timer_0                                  |     0.002 |
|       U0                                         |     0.002 |
|         AXI4_LITE_I                              |    <0.001 |
|           I_SLAVE_ATTACHMENT                     |    <0.001 |
|             I_DECODER                            |    <0.001 |
|         TC_CORE_I                                |     0.002 |
|           COUNTER_0_I                            |    <0.001 |
|             COUNTER_I                            |    <0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I           |    <0.001 |
|             COUNTER_I                            |    <0.001 |
|           READ_MUX_I                             |    <0.001 |
|           TIMER_CONTROL_I                        |    <0.001 |
|             INPUT_DOUBLE_REGS3                   |    <0.001 |
|     axi_timer_1                                  |     0.002 |
|       U0                                         |     0.002 |
|         AXI4_LITE_I                              |    <0.001 |
|           I_SLAVE_ATTACHMENT                     |    <0.001 |
|             I_DECODER                            |    <0.001 |
|         TC_CORE_I                                |     0.001 |
|           COUNTER_0_I                            |    <0.001 |
|             COUNTER_I                            |    <0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I           |    <0.001 |
|             COUNTER_I                            |    <0.001 |
|           READ_MUX_I                             |    <0.001 |
|           TIMER_CONTROL_I                        |    <0.001 |
|             INPUT_DOUBLE_REGS3                   |    <0.001 |
|     processing_system7_0                         |     1.528 |
|       inst                                       |     1.528 |
|         xlnx_axi_wrshim_unwrap_inst_gp0          |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1          |     0.000 |
|     processing_system7_0_axi_periph              |     0.003 |
|       s00_couplers                               |     0.002 |
|         auto_pc                                  |     0.002 |
|           inst                                   |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.002 |
|               RD.ar_channel_0                    |    <0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |    <0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |    <0.001 |
|                 ar_pipe                          |    <0.001 |
|                 aw_pipe                          |    <0.001 |
|                 b_pipe                           |    <0.001 |
|                 r_pipe                           |    <0.001 |
|               WR.aw_channel_0                    |    <0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|       xbar                                       |    <0.001 |
|         inst                                     |    <0.001 |
|           gen_sasd.crossbar_sasd_0               |    <0.001 |
|             addr_arbiter_inst                    |    <0.001 |
|             gen_decerr.decerr_slave_inst         |    <0.001 |
|             reg_slice_r                          |    <0.001 |
|             splitter_ar                          |    <0.001 |
|             splitter_aw                          |    <0.001 |
|     rst_processing_system7_0_50M                 |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
|     xlconcat_0                                   |     0.000 |
+--------------------------------------------------+-----------+


