(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param14 = (((((8'ha1) ^~ (8'ha0)) * (^(8'h9f))) ? (((8'ha7) ? (8'ha2) : (8'ha1)) ? (~|(8'had)) : ((8'ha6) >> (8'h9e))) : (~((8'ha5) - (8'h9c)))) ? (8'ha8) : {(~|{(8'hac)})}))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h4f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire3;
  input wire [(4'hb):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire [(3'h6):(1'h0)] wire0;
  wire signed [(2'h3):(1'h0)] wire13;
  wire [(4'ha):(1'h0)] wire12;
  wire signed [(3'h4):(1'h0)] wire11;
  wire signed [(4'hb):(1'h0)] wire10;
  wire signed [(4'hb):(1'h0)] wire9;
  wire signed [(3'h7):(1'h0)] wire8;
  wire [(4'h8):(1'h0)] wire7;
  wire [(3'h6):(1'h0)] wire6;
  wire signed [(3'h7):(1'h0)] wire5;
  wire [(4'hb):(1'h0)] wire4;
  assign y = {wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = (8'ha2);
  assign wire5 = $unsigned((((wire4 ? wire1 : wire3) ?
                     (~^wire3) : (wire2 <= wire2)) & $unsigned($unsigned(wire3))));
  assign wire6 = ($unsigned((wire4[(3'h7):(3'h4)] + {wire4})) ?
                     (wire0 <<< {wire4[(2'h3):(2'h3)]}) : ((wire4[(4'h8):(3'h4)] ?
                             $signed(wire5) : (wire2 >>> (8'h9d))) ?
                         ((wire2 <= wire4) ?
                             $unsigned((8'hac)) : (wire2 ?
                                 wire3 : wire4)) : (^(^wire0))));
  assign wire7 = {wire2};
  assign wire8 = wire2;
  assign wire9 = $unsigned(wire6[(3'h4):(3'h4)]);
  assign wire10 = (8'haf);
  assign wire11 = wire0[(3'h4):(1'h0)];
  assign wire12 = (wire1[(2'h3):(2'h3)] ? (-(~|(^wire5))) : $unsigned(wire6));
  assign wire13 = $unsigned({(wire6 ?
                          wire1[(3'h5):(1'h1)] : $unsigned((8'had)))});
endmodule