-- -------------------------------------------------------------
--
-- Module: filterM
-- Generated by MATLAB(R) 8.5 and the Filter Design HDL Coder 2.9.7.
-- Generated on: 2015-10-29 19:09:46
-- -------------------------------------------------------------

-- -------------------------------------------------------------
-- HDL Code Generation Options:
--
-- TargetLanguage: VHDL
-- ResetType: Synchronous
-- TargetDirectory: /home/ariel/git/vhdl-adc/matlab_filter
-- Name: filterM
-- TestBenchStimulus: impulse step ramp chirp noise 
-- GenerateCoSimModel: ModelSim

-- -------------------------------------------------------------
-- HDL Implementation    : Fully parallel
-- Multipliers           : 241
-- Folding Factor        : 1
-- -------------------------------------------------------------
-- Filter Settings:
--
-- Discrete-Time FIR Multirate Filter (real)
-- -----------------------------------------
-- Filter Structure   : Direct-Form FIR Polyphase Decimator
-- Decimation Factor  : 4
-- Polyphase Length   : 65
-- Filter Length      : 257
-- Stable             : Yes
-- Linear Phase       : Yes (Type 1)
--
-- Arithmetic         : fixed
-- Numerator          : s16,17 -> [-2.500000e-01 2.500000e-01)
-- Input              : s16,15 -> [-1 1)
-- Filter Internals   : Full Precision
--   Output           : s35,32 -> [-4 4)  (auto determined)
--   Product          : s31,32 -> [-2.500000e-01 2.500000e-01)  (auto determined)
--   Accumulator      : s35,32 -> [-4 4)  (auto determined)
--   Round Mode       : No rounding
--   Overflow Mode    : No overflow
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.numeric_std.ALL;

ENTITY filterM IS
   PORT( clk                             :   IN    std_logic; 
         clk_enable                      :   IN    std_logic; 
         reset                           :   IN    std_logic; 
         filter_in                       :   IN    std_logic_vector(15 DOWNTO 0); -- sfix16_En15
         filter_out                      :   OUT   std_logic_vector(34 DOWNTO 0); -- sfix35_En32
         ce_out                          :   OUT   std_logic  
         );

END filterM;


----------------------------------------------------------------
--Module Architecture: filterM
----------------------------------------------------------------
ARCHITECTURE rtl OF filterM IS
  -- Local Functions
  -- Type Definitions
  TYPE input_pipeline_type IS ARRAY (NATURAL range <>) OF signed(15 DOWNTO 0); -- sfix16_En15
  -- Constants
  CONSTANT coeffphase1_1                  : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase1_2                  : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase1_3                  : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase1_4                  : signed(15 DOWNTO 0) := to_signed(1, 16); -- sfix16_En17
  CONSTANT coeffphase1_5                  : signed(15 DOWNTO 0) := to_signed(-2, 16); -- sfix16_En17
  CONSTANT coeffphase1_6                  : signed(15 DOWNTO 0) := to_signed(5, 16); -- sfix16_En17
  CONSTANT coeffphase1_7                  : signed(15 DOWNTO 0) := to_signed(-10, 16); -- sfix16_En17
  CONSTANT coeffphase1_8                  : signed(15 DOWNTO 0) := to_signed(15, 16); -- sfix16_En17
  CONSTANT coeffphase1_9                  : signed(15 DOWNTO 0) := to_signed(-20, 16); -- sfix16_En17
  CONSTANT coeffphase1_10                 : signed(15 DOWNTO 0) := to_signed(24, 16); -- sfix16_En17
  CONSTANT coeffphase1_11                 : signed(15 DOWNTO 0) := to_signed(-24, 16); -- sfix16_En17
  CONSTANT coeffphase1_12                 : signed(15 DOWNTO 0) := to_signed(17, 16); -- sfix16_En17
  CONSTANT coeffphase1_13                 : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase1_14                 : signed(15 DOWNTO 0) := to_signed(-29, 16); -- sfix16_En17
  CONSTANT coeffphase1_15                 : signed(15 DOWNTO 0) := to_signed(71, 16); -- sfix16_En17
  CONSTANT coeffphase1_16                 : signed(15 DOWNTO 0) := to_signed(-124, 16); -- sfix16_En17
  CONSTANT coeffphase1_17                 : signed(15 DOWNTO 0) := to_signed(184, 16); -- sfix16_En17
  CONSTANT coeffphase1_18                 : signed(15 DOWNTO 0) := to_signed(-241, 16); -- sfix16_En17
  CONSTANT coeffphase1_19                 : signed(15 DOWNTO 0) := to_signed(284, 16); -- sfix16_En17
  CONSTANT coeffphase1_20                 : signed(15 DOWNTO 0) := to_signed(-296, 16); -- sfix16_En17
  CONSTANT coeffphase1_21                 : signed(15 DOWNTO 0) := to_signed(263, 16); -- sfix16_En17
  CONSTANT coeffphase1_22                 : signed(15 DOWNTO 0) := to_signed(-168, 16); -- sfix16_En17
  CONSTANT coeffphase1_23                 : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase1_24                 : signed(15 DOWNTO 0) := to_signed(248, 16); -- sfix16_En17
  CONSTANT coeffphase1_25                 : signed(15 DOWNTO 0) := to_signed(-573, 16); -- sfix16_En17
  CONSTANT coeffphase1_26                 : signed(15 DOWNTO 0) := to_signed(966, 16); -- sfix16_En17
  CONSTANT coeffphase1_27                 : signed(15 DOWNTO 0) := to_signed(-1406, 16); -- sfix16_En17
  CONSTANT coeffphase1_28                 : signed(15 DOWNTO 0) := to_signed(1865, 16); -- sfix16_En17
  CONSTANT coeffphase1_29                 : signed(15 DOWNTO 0) := to_signed(-2309, 16); -- sfix16_En17
  CONSTANT coeffphase1_30                 : signed(15 DOWNTO 0) := to_signed(2702, 16); -- sfix16_En17
  CONSTANT coeffphase1_31                 : signed(15 DOWNTO 0) := to_signed(-3011, 16); -- sfix16_En17
  CONSTANT coeffphase1_32                 : signed(15 DOWNTO 0) := to_signed(3209, 16); -- sfix16_En17
  CONSTANT coeffphase1_33                 : signed(15 DOWNTO 0) := to_signed(29491, 16); -- sfix16_En17
  CONSTANT coeffphase1_34                 : signed(15 DOWNTO 0) := to_signed(3209, 16); -- sfix16_En17
  CONSTANT coeffphase1_35                 : signed(15 DOWNTO 0) := to_signed(-3011, 16); -- sfix16_En17
  CONSTANT coeffphase1_36                 : signed(15 DOWNTO 0) := to_signed(2702, 16); -- sfix16_En17
  CONSTANT coeffphase1_37                 : signed(15 DOWNTO 0) := to_signed(-2309, 16); -- sfix16_En17
  CONSTANT coeffphase1_38                 : signed(15 DOWNTO 0) := to_signed(1865, 16); -- sfix16_En17
  CONSTANT coeffphase1_39                 : signed(15 DOWNTO 0) := to_signed(-1406, 16); -- sfix16_En17
  CONSTANT coeffphase1_40                 : signed(15 DOWNTO 0) := to_signed(966, 16); -- sfix16_En17
  CONSTANT coeffphase1_41                 : signed(15 DOWNTO 0) := to_signed(-573, 16); -- sfix16_En17
  CONSTANT coeffphase1_42                 : signed(15 DOWNTO 0) := to_signed(248, 16); -- sfix16_En17
  CONSTANT coeffphase1_43                 : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase1_44                 : signed(15 DOWNTO 0) := to_signed(-168, 16); -- sfix16_En17
  CONSTANT coeffphase1_45                 : signed(15 DOWNTO 0) := to_signed(263, 16); -- sfix16_En17
  CONSTANT coeffphase1_46                 : signed(15 DOWNTO 0) := to_signed(-296, 16); -- sfix16_En17
  CONSTANT coeffphase1_47                 : signed(15 DOWNTO 0) := to_signed(284, 16); -- sfix16_En17
  CONSTANT coeffphase1_48                 : signed(15 DOWNTO 0) := to_signed(-241, 16); -- sfix16_En17
  CONSTANT coeffphase1_49                 : signed(15 DOWNTO 0) := to_signed(184, 16); -- sfix16_En17
  CONSTANT coeffphase1_50                 : signed(15 DOWNTO 0) := to_signed(-124, 16); -- sfix16_En17
  CONSTANT coeffphase1_51                 : signed(15 DOWNTO 0) := to_signed(71, 16); -- sfix16_En17
  CONSTANT coeffphase1_52                 : signed(15 DOWNTO 0) := to_signed(-29, 16); -- sfix16_En17
  CONSTANT coeffphase1_53                 : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase1_54                 : signed(15 DOWNTO 0) := to_signed(17, 16); -- sfix16_En17
  CONSTANT coeffphase1_55                 : signed(15 DOWNTO 0) := to_signed(-24, 16); -- sfix16_En17
  CONSTANT coeffphase1_56                 : signed(15 DOWNTO 0) := to_signed(24, 16); -- sfix16_En17
  CONSTANT coeffphase1_57                 : signed(15 DOWNTO 0) := to_signed(-20, 16); -- sfix16_En17
  CONSTANT coeffphase1_58                 : signed(15 DOWNTO 0) := to_signed(15, 16); -- sfix16_En17
  CONSTANT coeffphase1_59                 : signed(15 DOWNTO 0) := to_signed(-10, 16); -- sfix16_En17
  CONSTANT coeffphase1_60                 : signed(15 DOWNTO 0) := to_signed(5, 16); -- sfix16_En17
  CONSTANT coeffphase1_61                 : signed(15 DOWNTO 0) := to_signed(-2, 16); -- sfix16_En17
  CONSTANT coeffphase1_62                 : signed(15 DOWNTO 0) := to_signed(1, 16); -- sfix16_En17
  CONSTANT coeffphase1_63                 : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase1_64                 : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase1_65                 : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase2_1                  : signed(15 DOWNTO 0) := to_signed(1, 16); -- sfix16_En17
  CONSTANT coeffphase2_2                  : signed(15 DOWNTO 0) := to_signed(-1, 16); -- sfix16_En17
  CONSTANT coeffphase2_3                  : signed(15 DOWNTO 0) := to_signed(1, 16); -- sfix16_En17
  CONSTANT coeffphase2_4                  : signed(15 DOWNTO 0) := to_signed(-1, 16); -- sfix16_En17
  CONSTANT coeffphase2_5                  : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase2_6                  : signed(15 DOWNTO 0) := to_signed(2, 16); -- sfix16_En17
  CONSTANT coeffphase2_7                  : signed(15 DOWNTO 0) := to_signed(-6, 16); -- sfix16_En17
  CONSTANT coeffphase2_8                  : signed(15 DOWNTO 0) := to_signed(12, 16); -- sfix16_En17
  CONSTANT coeffphase2_9                  : signed(15 DOWNTO 0) := to_signed(-21, 16); -- sfix16_En17
  CONSTANT coeffphase2_10                 : signed(15 DOWNTO 0) := to_signed(32, 16); -- sfix16_En17
  CONSTANT coeffphase2_11                 : signed(15 DOWNTO 0) := to_signed(-43, 16); -- sfix16_En17
  CONSTANT coeffphase2_12                 : signed(15 DOWNTO 0) := to_signed(50, 16); -- sfix16_En17
  CONSTANT coeffphase2_13                 : signed(15 DOWNTO 0) := to_signed(-50, 16); -- sfix16_En17
  CONSTANT coeffphase2_14                 : signed(15 DOWNTO 0) := to_signed(39, 16); -- sfix16_En17
  CONSTANT coeffphase2_15                 : signed(15 DOWNTO 0) := to_signed(-10, 16); -- sfix16_En17
  CONSTANT coeffphase2_16                 : signed(15 DOWNTO 0) := to_signed(-38, 16); -- sfix16_En17
  CONSTANT coeffphase2_17                 : signed(15 DOWNTO 0) := to_signed(107, 16); -- sfix16_En17
  CONSTANT coeffphase2_18                 : signed(15 DOWNTO 0) := to_signed(-193, 16); -- sfix16_En17
  CONSTANT coeffphase2_19                 : signed(15 DOWNTO 0) := to_signed(290, 16); -- sfix16_En17
  CONSTANT coeffphase2_20                 : signed(15 DOWNTO 0) := to_signed(-384, 16); -- sfix16_En17
  CONSTANT coeffphase2_21                 : signed(15 DOWNTO 0) := to_signed(457, 16); -- sfix16_En17
  CONSTANT coeffphase2_22                 : signed(15 DOWNTO 0) := to_signed(-487, 16); -- sfix16_En17
  CONSTANT coeffphase2_23                 : signed(15 DOWNTO 0) := to_signed(451, 16); -- sfix16_En17
  CONSTANT coeffphase2_24                 : signed(15 DOWNTO 0) := to_signed(-322, 16); -- sfix16_En17
  CONSTANT coeffphase2_25                 : signed(15 DOWNTO 0) := to_signed(81, 16); -- sfix16_En17
  CONSTANT coeffphase2_26                 : signed(15 DOWNTO 0) := to_signed(293, 16); -- sfix16_En17
  CONSTANT coeffphase2_27                 : signed(15 DOWNTO 0) := to_signed(-817, 16); -- sfix16_En17
  CONSTANT coeffphase2_28                 : signed(15 DOWNTO 0) := to_signed(1509, 16); -- sfix16_En17
  CONSTANT coeffphase2_29                 : signed(15 DOWNTO 0) := to_signed(-2413, 16); -- sfix16_En17
  CONSTANT coeffphase2_30                 : signed(15 DOWNTO 0) := to_signed(3655, 16); -- sfix16_En17
  CONSTANT coeffphase2_31                 : signed(15 DOWNTO 0) := to_signed(-5717, 16); -- sfix16_En17
  CONSTANT coeffphase2_32                 : signed(15 DOWNTO 0) := to_signed(11828, 16); -- sfix16_En17
  CONSTANT coeffphase2_33                 : signed(15 DOWNTO 0) := to_signed(27088, 16); -- sfix16_En17
  CONSTANT coeffphase2_34                 : signed(15 DOWNTO 0) := to_signed(-3171, 16); -- sfix16_En17
  CONSTANT coeffphase2_35                 : signed(15 DOWNTO 0) := to_signed(355, 16); -- sfix16_En17
  CONSTANT coeffphase2_36                 : signed(15 DOWNTO 0) := to_signed(715, 16); -- sfix16_En17
  CONSTANT coeffphase2_37                 : signed(15 DOWNTO 0) := to_signed(-1183, 16); -- sfix16_En17
  CONSTANT coeffphase2_38                 : signed(15 DOWNTO 0) := to_signed(1335, 16); -- sfix16_En17
  CONSTANT coeffphase2_39                 : signed(15 DOWNTO 0) := to_signed(-1293, 16); -- sfix16_En17
  CONSTANT coeffphase2_40                 : signed(15 DOWNTO 0) := to_signed(1131, 16); -- sfix16_En17
  CONSTANT coeffphase2_41                 : signed(15 DOWNTO 0) := to_signed(-903, 16); -- sfix16_En17
  CONSTANT coeffphase2_42                 : signed(15 DOWNTO 0) := to_signed(651, 16); -- sfix16_En17
  CONSTANT coeffphase2_43                 : signed(15 DOWNTO 0) := to_signed(-409, 16); -- sfix16_En17
  CONSTANT coeffphase2_44                 : signed(15 DOWNTO 0) := to_signed(198, 16); -- sfix16_En17
  CONSTANT coeffphase2_45                 : signed(15 DOWNTO 0) := to_signed(-33, 16); -- sfix16_En17
  CONSTANT coeffphase2_46                 : signed(15 DOWNTO 0) := to_signed(-81, 16); -- sfix16_En17
  CONSTANT coeffphase2_47                 : signed(15 DOWNTO 0) := to_signed(148, 16); -- sfix16_En17
  CONSTANT coeffphase2_48                 : signed(15 DOWNTO 0) := to_signed(-174, 16); -- sfix16_En17
  CONSTANT coeffphase2_49                 : signed(15 DOWNTO 0) := to_signed(169, 16); -- sfix16_En17
  CONSTANT coeffphase2_50                 : signed(15 DOWNTO 0) := to_signed(-145, 16); -- sfix16_En17
  CONSTANT coeffphase2_51                 : signed(15 DOWNTO 0) := to_signed(111, 16); -- sfix16_En17
  CONSTANT coeffphase2_52                 : signed(15 DOWNTO 0) := to_signed(-75, 16); -- sfix16_En17
  CONSTANT coeffphase2_53                 : signed(15 DOWNTO 0) := to_signed(44, 16); -- sfix16_En17
  CONSTANT coeffphase2_54                 : signed(15 DOWNTO 0) := to_signed(-19, 16); -- sfix16_En17
  CONSTANT coeffphase2_55                 : signed(15 DOWNTO 0) := to_signed(3, 16); -- sfix16_En17
  CONSTANT coeffphase2_56                 : signed(15 DOWNTO 0) := to_signed(6, 16); -- sfix16_En17
  CONSTANT coeffphase2_57                 : signed(15 DOWNTO 0) := to_signed(-10, 16); -- sfix16_En17
  CONSTANT coeffphase2_58                 : signed(15 DOWNTO 0) := to_signed(10, 16); -- sfix16_En17
  CONSTANT coeffphase2_59                 : signed(15 DOWNTO 0) := to_signed(-8, 16); -- sfix16_En17
  CONSTANT coeffphase2_60                 : signed(15 DOWNTO 0) := to_signed(6, 16); -- sfix16_En17
  CONSTANT coeffphase2_61                 : signed(15 DOWNTO 0) := to_signed(-4, 16); -- sfix16_En17
  CONSTANT coeffphase2_62                 : signed(15 DOWNTO 0) := to_signed(2, 16); -- sfix16_En17
  CONSTANT coeffphase2_63                 : signed(15 DOWNTO 0) := to_signed(-1, 16); -- sfix16_En17
  CONSTANT coeffphase2_64                 : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase2_65                 : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase3_1                  : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase3_2                  : signed(15 DOWNTO 0) := to_signed(-1, 16); -- sfix16_En17
  CONSTANT coeffphase3_3                  : signed(15 DOWNTO 0) := to_signed(2, 16); -- sfix16_En17
  CONSTANT coeffphase3_4                  : signed(15 DOWNTO 0) := to_signed(-3, 16); -- sfix16_En17
  CONSTANT coeffphase3_5                  : signed(15 DOWNTO 0) := to_signed(4, 16); -- sfix16_En17
  CONSTANT coeffphase3_6                  : signed(15 DOWNTO 0) := to_signed(-4, 16); -- sfix16_En17
  CONSTANT coeffphase3_7                  : signed(15 DOWNTO 0) := to_signed(2, 16); -- sfix16_En17
  CONSTANT coeffphase3_8                  : signed(15 DOWNTO 0) := to_signed(3, 16); -- sfix16_En17
  CONSTANT coeffphase3_9                  : signed(15 DOWNTO 0) := to_signed(-11, 16); -- sfix16_En17
  CONSTANT coeffphase3_10                 : signed(15 DOWNTO 0) := to_signed(25, 16); -- sfix16_En17
  CONSTANT coeffphase3_11                 : signed(15 DOWNTO 0) := to_signed(-42, 16); -- sfix16_En17
  CONSTANT coeffphase3_12                 : signed(15 DOWNTO 0) := to_signed(62, 16); -- sfix16_En17
  CONSTANT coeffphase3_13                 : signed(15 DOWNTO 0) := to_signed(-82, 16); -- sfix16_En17
  CONSTANT coeffphase3_14                 : signed(15 DOWNTO 0) := to_signed(95, 16); -- sfix16_En17
  CONSTANT coeffphase3_15                 : signed(15 DOWNTO 0) := to_signed(-97, 16); -- sfix16_En17
  CONSTANT coeffphase3_16                 : signed(15 DOWNTO 0) := to_signed(79, 16); -- sfix16_En17
  CONSTANT coeffphase3_17                 : signed(15 DOWNTO 0) := to_signed(-34, 16); -- sfix16_En17
  CONSTANT coeffphase3_18                 : signed(15 DOWNTO 0) := to_signed(-42, 16); -- sfix16_En17
  CONSTANT coeffphase3_19                 : signed(15 DOWNTO 0) := to_signed(150, 16); -- sfix16_En17
  CONSTANT coeffphase3_20                 : signed(15 DOWNTO 0) := to_signed(-286, 16); -- sfix16_En17
  CONSTANT coeffphase3_21                 : signed(15 DOWNTO 0) := to_signed(440, 16); -- sfix16_En17
  CONSTANT coeffphase3_22                 : signed(15 DOWNTO 0) := to_signed(-592, 16); -- sfix16_En17
  CONSTANT coeffphase3_23                 : signed(15 DOWNTO 0) := to_signed(719, 16); -- sfix16_En17
  CONSTANT coeffphase3_24                 : signed(15 DOWNTO 0) := to_signed(-788, 16); -- sfix16_En17
  CONSTANT coeffphase3_25                 : signed(15 DOWNTO 0) := to_signed(763, 16); -- sfix16_En17
  CONSTANT coeffphase3_26                 : signed(15 DOWNTO 0) := to_signed(-603, 16); -- sfix16_En17
  CONSTANT coeffphase3_27                 : signed(15 DOWNTO 0) := to_signed(259, 16); -- sfix16_En17
  CONSTANT coeffphase3_28                 : signed(15 DOWNTO 0) := to_signed(331, 16); -- sfix16_En17
  CONSTANT coeffphase3_29                 : signed(15 DOWNTO 0) := to_signed(-1280, 16); -- sfix16_En17
  CONSTANT coeffphase3_30                 : signed(15 DOWNTO 0) := to_signed(2869, 16); -- sfix16_En17
  CONSTANT coeffphase3_31                 : signed(15 DOWNTO 0) := to_signed(-6134, 16); -- sfix16_En17
  CONSTANT coeffphase3_32                 : signed(15 DOWNTO 0) := to_signed(20581, 16); -- sfix16_En17
  CONSTANT coeffphase3_33                 : signed(15 DOWNTO 0) := to_signed(20581, 16); -- sfix16_En17
  CONSTANT coeffphase3_34                 : signed(15 DOWNTO 0) := to_signed(-6134, 16); -- sfix16_En17
  CONSTANT coeffphase3_35                 : signed(15 DOWNTO 0) := to_signed(2869, 16); -- sfix16_En17
  CONSTANT coeffphase3_36                 : signed(15 DOWNTO 0) := to_signed(-1280, 16); -- sfix16_En17
  CONSTANT coeffphase3_37                 : signed(15 DOWNTO 0) := to_signed(331, 16); -- sfix16_En17
  CONSTANT coeffphase3_38                 : signed(15 DOWNTO 0) := to_signed(259, 16); -- sfix16_En17
  CONSTANT coeffphase3_39                 : signed(15 DOWNTO 0) := to_signed(-603, 16); -- sfix16_En17
  CONSTANT coeffphase3_40                 : signed(15 DOWNTO 0) := to_signed(763, 16); -- sfix16_En17
  CONSTANT coeffphase3_41                 : signed(15 DOWNTO 0) := to_signed(-788, 16); -- sfix16_En17
  CONSTANT coeffphase3_42                 : signed(15 DOWNTO 0) := to_signed(719, 16); -- sfix16_En17
  CONSTANT coeffphase3_43                 : signed(15 DOWNTO 0) := to_signed(-592, 16); -- sfix16_En17
  CONSTANT coeffphase3_44                 : signed(15 DOWNTO 0) := to_signed(440, 16); -- sfix16_En17
  CONSTANT coeffphase3_45                 : signed(15 DOWNTO 0) := to_signed(-286, 16); -- sfix16_En17
  CONSTANT coeffphase3_46                 : signed(15 DOWNTO 0) := to_signed(150, 16); -- sfix16_En17
  CONSTANT coeffphase3_47                 : signed(15 DOWNTO 0) := to_signed(-42, 16); -- sfix16_En17
  CONSTANT coeffphase3_48                 : signed(15 DOWNTO 0) := to_signed(-34, 16); -- sfix16_En17
  CONSTANT coeffphase3_49                 : signed(15 DOWNTO 0) := to_signed(79, 16); -- sfix16_En17
  CONSTANT coeffphase3_50                 : signed(15 DOWNTO 0) := to_signed(-97, 16); -- sfix16_En17
  CONSTANT coeffphase3_51                 : signed(15 DOWNTO 0) := to_signed(95, 16); -- sfix16_En17
  CONSTANT coeffphase3_52                 : signed(15 DOWNTO 0) := to_signed(-82, 16); -- sfix16_En17
  CONSTANT coeffphase3_53                 : signed(15 DOWNTO 0) := to_signed(62, 16); -- sfix16_En17
  CONSTANT coeffphase3_54                 : signed(15 DOWNTO 0) := to_signed(-42, 16); -- sfix16_En17
  CONSTANT coeffphase3_55                 : signed(15 DOWNTO 0) := to_signed(25, 16); -- sfix16_En17
  CONSTANT coeffphase3_56                 : signed(15 DOWNTO 0) := to_signed(-11, 16); -- sfix16_En17
  CONSTANT coeffphase3_57                 : signed(15 DOWNTO 0) := to_signed(3, 16); -- sfix16_En17
  CONSTANT coeffphase3_58                 : signed(15 DOWNTO 0) := to_signed(2, 16); -- sfix16_En17
  CONSTANT coeffphase3_59                 : signed(15 DOWNTO 0) := to_signed(-4, 16); -- sfix16_En17
  CONSTANT coeffphase3_60                 : signed(15 DOWNTO 0) := to_signed(4, 16); -- sfix16_En17
  CONSTANT coeffphase3_61                 : signed(15 DOWNTO 0) := to_signed(-3, 16); -- sfix16_En17
  CONSTANT coeffphase3_62                 : signed(15 DOWNTO 0) := to_signed(2, 16); -- sfix16_En17
  CONSTANT coeffphase3_63                 : signed(15 DOWNTO 0) := to_signed(-1, 16); -- sfix16_En17
  CONSTANT coeffphase3_64                 : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase3_65                 : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase4_1                  : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase4_2                  : signed(15 DOWNTO 0) := to_signed(-1, 16); -- sfix16_En17
  CONSTANT coeffphase4_3                  : signed(15 DOWNTO 0) := to_signed(2, 16); -- sfix16_En17
  CONSTANT coeffphase4_4                  : signed(15 DOWNTO 0) := to_signed(-4, 16); -- sfix16_En17
  CONSTANT coeffphase4_5                  : signed(15 DOWNTO 0) := to_signed(6, 16); -- sfix16_En17
  CONSTANT coeffphase4_6                  : signed(15 DOWNTO 0) := to_signed(-8, 16); -- sfix16_En17
  CONSTANT coeffphase4_7                  : signed(15 DOWNTO 0) := to_signed(10, 16); -- sfix16_En17
  CONSTANT coeffphase4_8                  : signed(15 DOWNTO 0) := to_signed(-10, 16); -- sfix16_En17
  CONSTANT coeffphase4_9                  : signed(15 DOWNTO 0) := to_signed(6, 16); -- sfix16_En17
  CONSTANT coeffphase4_10                 : signed(15 DOWNTO 0) := to_signed(3, 16); -- sfix16_En17
  CONSTANT coeffphase4_11                 : signed(15 DOWNTO 0) := to_signed(-19, 16); -- sfix16_En17
  CONSTANT coeffphase4_12                 : signed(15 DOWNTO 0) := to_signed(44, 16); -- sfix16_En17
  CONSTANT coeffphase4_13                 : signed(15 DOWNTO 0) := to_signed(-75, 16); -- sfix16_En17
  CONSTANT coeffphase4_14                 : signed(15 DOWNTO 0) := to_signed(111, 16); -- sfix16_En17
  CONSTANT coeffphase4_15                 : signed(15 DOWNTO 0) := to_signed(-145, 16); -- sfix16_En17
  CONSTANT coeffphase4_16                 : signed(15 DOWNTO 0) := to_signed(169, 16); -- sfix16_En17
  CONSTANT coeffphase4_17                 : signed(15 DOWNTO 0) := to_signed(-174, 16); -- sfix16_En17
  CONSTANT coeffphase4_18                 : signed(15 DOWNTO 0) := to_signed(148, 16); -- sfix16_En17
  CONSTANT coeffphase4_19                 : signed(15 DOWNTO 0) := to_signed(-81, 16); -- sfix16_En17
  CONSTANT coeffphase4_20                 : signed(15 DOWNTO 0) := to_signed(-33, 16); -- sfix16_En17
  CONSTANT coeffphase4_21                 : signed(15 DOWNTO 0) := to_signed(198, 16); -- sfix16_En17
  CONSTANT coeffphase4_22                 : signed(15 DOWNTO 0) := to_signed(-409, 16); -- sfix16_En17
  CONSTANT coeffphase4_23                 : signed(15 DOWNTO 0) := to_signed(651, 16); -- sfix16_En17
  CONSTANT coeffphase4_24                 : signed(15 DOWNTO 0) := to_signed(-903, 16); -- sfix16_En17
  CONSTANT coeffphase4_25                 : signed(15 DOWNTO 0) := to_signed(1131, 16); -- sfix16_En17
  CONSTANT coeffphase4_26                 : signed(15 DOWNTO 0) := to_signed(-1293, 16); -- sfix16_En17
  CONSTANT coeffphase4_27                 : signed(15 DOWNTO 0) := to_signed(1335, 16); -- sfix16_En17
  CONSTANT coeffphase4_28                 : signed(15 DOWNTO 0) := to_signed(-1183, 16); -- sfix16_En17
  CONSTANT coeffphase4_29                 : signed(15 DOWNTO 0) := to_signed(715, 16); -- sfix16_En17
  CONSTANT coeffphase4_30                 : signed(15 DOWNTO 0) := to_signed(355, 16); -- sfix16_En17
  CONSTANT coeffphase4_31                 : signed(15 DOWNTO 0) := to_signed(-3171, 16); -- sfix16_En17
  CONSTANT coeffphase4_32                 : signed(15 DOWNTO 0) := to_signed(27088, 16); -- sfix16_En17
  CONSTANT coeffphase4_33                 : signed(15 DOWNTO 0) := to_signed(11828, 16); -- sfix16_En17
  CONSTANT coeffphase4_34                 : signed(15 DOWNTO 0) := to_signed(-5717, 16); -- sfix16_En17
  CONSTANT coeffphase4_35                 : signed(15 DOWNTO 0) := to_signed(3655, 16); -- sfix16_En17
  CONSTANT coeffphase4_36                 : signed(15 DOWNTO 0) := to_signed(-2413, 16); -- sfix16_En17
  CONSTANT coeffphase4_37                 : signed(15 DOWNTO 0) := to_signed(1509, 16); -- sfix16_En17
  CONSTANT coeffphase4_38                 : signed(15 DOWNTO 0) := to_signed(-817, 16); -- sfix16_En17
  CONSTANT coeffphase4_39                 : signed(15 DOWNTO 0) := to_signed(293, 16); -- sfix16_En17
  CONSTANT coeffphase4_40                 : signed(15 DOWNTO 0) := to_signed(81, 16); -- sfix16_En17
  CONSTANT coeffphase4_41                 : signed(15 DOWNTO 0) := to_signed(-322, 16); -- sfix16_En17
  CONSTANT coeffphase4_42                 : signed(15 DOWNTO 0) := to_signed(451, 16); -- sfix16_En17
  CONSTANT coeffphase4_43                 : signed(15 DOWNTO 0) := to_signed(-487, 16); -- sfix16_En17
  CONSTANT coeffphase4_44                 : signed(15 DOWNTO 0) := to_signed(457, 16); -- sfix16_En17
  CONSTANT coeffphase4_45                 : signed(15 DOWNTO 0) := to_signed(-384, 16); -- sfix16_En17
  CONSTANT coeffphase4_46                 : signed(15 DOWNTO 0) := to_signed(290, 16); -- sfix16_En17
  CONSTANT coeffphase4_47                 : signed(15 DOWNTO 0) := to_signed(-193, 16); -- sfix16_En17
  CONSTANT coeffphase4_48                 : signed(15 DOWNTO 0) := to_signed(107, 16); -- sfix16_En17
  CONSTANT coeffphase4_49                 : signed(15 DOWNTO 0) := to_signed(-38, 16); -- sfix16_En17
  CONSTANT coeffphase4_50                 : signed(15 DOWNTO 0) := to_signed(-10, 16); -- sfix16_En17
  CONSTANT coeffphase4_51                 : signed(15 DOWNTO 0) := to_signed(39, 16); -- sfix16_En17
  CONSTANT coeffphase4_52                 : signed(15 DOWNTO 0) := to_signed(-50, 16); -- sfix16_En17
  CONSTANT coeffphase4_53                 : signed(15 DOWNTO 0) := to_signed(50, 16); -- sfix16_En17
  CONSTANT coeffphase4_54                 : signed(15 DOWNTO 0) := to_signed(-43, 16); -- sfix16_En17
  CONSTANT coeffphase4_55                 : signed(15 DOWNTO 0) := to_signed(32, 16); -- sfix16_En17
  CONSTANT coeffphase4_56                 : signed(15 DOWNTO 0) := to_signed(-21, 16); -- sfix16_En17
  CONSTANT coeffphase4_57                 : signed(15 DOWNTO 0) := to_signed(12, 16); -- sfix16_En17
  CONSTANT coeffphase4_58                 : signed(15 DOWNTO 0) := to_signed(-6, 16); -- sfix16_En17
  CONSTANT coeffphase4_59                 : signed(15 DOWNTO 0) := to_signed(2, 16); -- sfix16_En17
  CONSTANT coeffphase4_60                 : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase4_61                 : signed(15 DOWNTO 0) := to_signed(-1, 16); -- sfix16_En17
  CONSTANT coeffphase4_62                 : signed(15 DOWNTO 0) := to_signed(1, 16); -- sfix16_En17
  CONSTANT coeffphase4_63                 : signed(15 DOWNTO 0) := to_signed(-1, 16); -- sfix16_En17
  CONSTANT coeffphase4_64                 : signed(15 DOWNTO 0) := to_signed(1, 16); -- sfix16_En17
  CONSTANT coeffphase4_65                 : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17

  -- Signals
  SIGNAL ring_count                       : unsigned(3 DOWNTO 0); -- ufix4
  SIGNAL phase_0                          : std_logic; -- boolean
  SIGNAL phase_1                          : std_logic; -- boolean
  SIGNAL phase_2                          : std_logic; -- boolean
  SIGNAL phase_3                          : std_logic; -- boolean
  SIGNAL ce_out_reg                       : std_logic; -- boolean
  SIGNAL input_register                   : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_phase0            : input_pipeline_type(0 TO 60); -- sfix16_En15
  SIGNAL input_pipeline_phase1            : input_pipeline_type(0 TO 62); -- sfix16_En15
  SIGNAL input_pipeline_phase2            : input_pipeline_type(0 TO 62); -- sfix16_En15
  SIGNAL input_pipeline_phase3            : input_pipeline_type(0 TO 63); -- sfix16_En15
  SIGNAL product_phase0_4                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL product_phase0_5                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mulpwr2_temp                     : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase0_6                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp                         : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_7                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_1                       : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_8                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_2                       : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_9                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_3                       : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_10                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_4                       : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_11                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_5                       : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_12                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_6                       : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_14                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_7                       : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_15                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_8                       : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_16                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_9                       : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_17                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_10                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_18                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_11                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_19                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_12                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_20                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_13                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_21                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_14                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_22                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_15                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_24                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_16                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_25                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_17                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_26                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_18                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_27                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_19                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_28                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_20                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_29                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_21                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_30                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_22                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_31                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_23                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_32                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_24                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_33                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_25                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_34                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_26                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_35                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_27                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_36                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_28                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_37                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_29                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_38                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_30                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_39                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_31                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_40                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_32                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_41                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_33                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_42                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_34                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_44                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_35                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_45                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_36                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_46                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_37                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_47                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_38                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_48                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_39                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_49                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_40                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_50                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_41                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_51                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_42                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_52                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_43                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_54                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_44                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_55                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_45                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_56                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_46                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_57                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_47                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_58                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_48                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_59                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_49                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_60                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_50                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase0_61                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mulpwr2_temp_1                   : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase0_62                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL product_phase1_1                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL product_phase1_2                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mulpwr2_temp_2                   : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase1_3                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL product_phase1_4                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mulpwr2_temp_3                   : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase1_6                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL product_phase1_7                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_51                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_8                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_52                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_9                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_53                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_10                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL product_phase1_11                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_54                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_12                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_55                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_13                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_56                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_14                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_57                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_15                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_58                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_16                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_59                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_17                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_60                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_18                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_61                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_19                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_62                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_20                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_63                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_21                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_64                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_22                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_65                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_23                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_66                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_24                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_67                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_25                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_68                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_26                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_69                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_27                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_70                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_28                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_71                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_29                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_72                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_30                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_73                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_31                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_74                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_32                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_75                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_33                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_76                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_34                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_77                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_35                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_78                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_36                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_79                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_37                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_80                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_38                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_81                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_39                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_82                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_40                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_83                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_41                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_84                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_42                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_85                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_43                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_86                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_44                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_87                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_45                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_88                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_46                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_89                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_47                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_90                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_48                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_91                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_49                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_92                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_50                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_93                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_51                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_94                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_52                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_95                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_53                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_96                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_54                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_97                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_55                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_98                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_56                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_99                      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_57                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_100                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_58                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_101                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_59                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mulpwr2_temp_4                   : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase1_60                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_102                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_61                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mulpwr2_temp_5                   : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase1_62                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL product_phase1_63                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mulpwr2_temp_6                   : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase2_2                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mulpwr2_temp_7                   : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase2_3                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL product_phase2_4                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_103                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_5                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL product_phase2_6                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mulpwr2_temp_8                   : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase2_7                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL product_phase2_8                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_104                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_9                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_105                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_10                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_106                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_11                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_107                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_12                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_108                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_13                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_109                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_14                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_110                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_15                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_111                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_16                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_112                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_17                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_113                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_18                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_114                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_19                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_115                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_20                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_116                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_21                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_117                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_22                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_118                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_23                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_119                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_24                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_120                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_25                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_121                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_26                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_122                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_27                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_123                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_28                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_124                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_29                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_125                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_30                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_126                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_31                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_127                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_32                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_128                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_33                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_129                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_34                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_130                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_35                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_131                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_36                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_132                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_37                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_133                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_38                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_134                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_39                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_135                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_40                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_136                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_41                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_137                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_42                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_138                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_43                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_139                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_44                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_140                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_45                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_141                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_46                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_142                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_47                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_143                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_48                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_144                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_49                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_145                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_50                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_146                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_51                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_147                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_52                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_148                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_53                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_149                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_54                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_150                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_55                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_151                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_56                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_152                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_57                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_153                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_58                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL product_phase2_59                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mulpwr2_temp_9                   : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase2_60                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL product_phase2_61                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_154                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_62                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL product_phase2_63                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mulpwr2_temp_10                  : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase3_2                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mulpwr2_temp_11                  : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase3_3                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL product_phase3_4                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mulpwr2_temp_12                  : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase3_5                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_155                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_6                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mulpwr2_temp_13                  : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase3_7                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_156                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_8                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_157                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_9                 : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_158                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_10                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_159                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_11                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_160                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_12                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_161                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_13                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_162                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_14                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_163                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_15                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_164                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_16                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_165                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_17                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_166                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_18                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_167                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_19                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_168                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_20                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_169                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_21                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_170                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_22                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_171                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_23                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_172                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_24                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_173                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_25                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_174                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_26                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_175                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_27                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_176                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_28                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_177                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_29                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_178                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_30                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_179                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_31                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_180                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_32                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_181                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_33                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_182                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_34                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_183                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_35                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_184                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_36                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_185                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_37                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_186                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_38                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_187                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_39                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_188                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_40                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_189                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_41                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_190                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_42                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_191                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_43                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_192                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_44                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_193                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_45                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_194                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_46                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_195                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_47                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_196                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_48                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_197                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_49                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_198                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_50                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_199                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_51                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_200                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_52                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_201                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_53                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_202                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_54                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_203                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_55                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL product_phase3_56                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_204                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_57                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_205                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_58                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mul_temp_206                     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_59                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL product_phase3_61                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mulpwr2_temp_14                  : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase3_62                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL product_phase3_63                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL mulpwr2_temp_15                  : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase3_64                : signed(30 DOWNTO 0); -- sfix31_En32
  SIGNAL quantized_sum                    : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL sum1                             : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp                         : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum2                             : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_1                       : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum3                             : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_2                       : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum4                             : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_3                       : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum5                             : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_4                       : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum6                             : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_5                       : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum7                             : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_6                       : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum8                             : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_7                       : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum9                             : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_8                       : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum10                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_9                       : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum11                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_10                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum12                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_11                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum13                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_12                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum14                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_13                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum15                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_14                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum16                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_15                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum17                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_16                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum18                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_17                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum19                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_18                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum20                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_19                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum21                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_20                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum22                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_21                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum23                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_22                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum24                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_23                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum25                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_24                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum26                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_25                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum27                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_26                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum28                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_27                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum29                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_28                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum30                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_29                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum31                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_30                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum32                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_31                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum33                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_32                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum34                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_33                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum35                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_34                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum36                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_35                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum37                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_36                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum38                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_37                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum39                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_38                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum40                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_39                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum41                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_40                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum42                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_41                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum43                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_42                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum44                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_43                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum45                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_44                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum46                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_45                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum47                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_46                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum48                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_47                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum49                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_48                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum50                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_49                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum51                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_50                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum52                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_51                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum53                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_52                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum54                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_53                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum55                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_54                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum56                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_55                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum57                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_56                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum58                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_57                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum59                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_58                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum60                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_59                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum61                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_60                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum62                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_61                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum63                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_62                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum64                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_63                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum65                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_64                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum66                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_65                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum67                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_66                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum68                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_67                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum69                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_68                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum70                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_69                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum71                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_70                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum72                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_71                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum73                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_72                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum74                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_73                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum75                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_74                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum76                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_75                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum77                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_76                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum78                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_77                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum79                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_78                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum80                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_79                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum81                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_80                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum82                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_81                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum83                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_82                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum84                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_83                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum85                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_84                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum86                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_85                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum87                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_86                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum88                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_87                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum89                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_88                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum90                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_89                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum91                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_90                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum92                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_91                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum93                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_92                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum94                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_93                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum95                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_94                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum96                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_95                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum97                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_96                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum98                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_97                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum99                            : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_98                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum100                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_99                      : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum101                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_100                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum102                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_101                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum103                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_102                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum104                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_103                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum105                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_104                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum106                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_105                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum107                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_106                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum108                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_107                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum109                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_108                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum110                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_109                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum111                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_110                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum112                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_111                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum113                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_112                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum114                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_113                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum115                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_114                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum116                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_115                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum117                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_116                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum118                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_117                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum119                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_118                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum120                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_119                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum121                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_120                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum122                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_121                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum123                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_122                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum124                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_123                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum125                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_124                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum126                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_125                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum127                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_126                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum128                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_127                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum129                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_128                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum130                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_129                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum131                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_130                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum132                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_131                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum133                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_132                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum134                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_133                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum135                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_134                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum136                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_135                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum137                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_136                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum138                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_137                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum139                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_138                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum140                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_139                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum141                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_140                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum142                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_141                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum143                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_142                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum144                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_143                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum145                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_144                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum146                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_145                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum147                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_146                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum148                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_147                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum149                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_148                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum150                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_149                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum151                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_150                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum152                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_151                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum153                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_152                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum154                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_153                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum155                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_154                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum156                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_155                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum157                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_156                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum158                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_157                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum159                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_158                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum160                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_159                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum161                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_160                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum162                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_161                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum163                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_162                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum164                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_163                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum165                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_164                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum166                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_165                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum167                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_166                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum168                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_167                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum169                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_168                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum170                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_169                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum171                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_170                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum172                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_171                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum173                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_172                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum174                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_173                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum175                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_174                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum176                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_175                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum177                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_176                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum178                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_177                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum179                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_178                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum180                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_179                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum181                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_180                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum182                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_181                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum183                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_182                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum184                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_183                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum185                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_184                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum186                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_185                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum187                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_186                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum188                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_187                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum189                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_188                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum190                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_189                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum191                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_190                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum192                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_191                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum193                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_192                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum194                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_193                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum195                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_194                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum196                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_195                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum197                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_196                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum198                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_197                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum199                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_198                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum200                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_199                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum201                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_200                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum202                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_201                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum203                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_202                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum204                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_203                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum205                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_204                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum206                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_205                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum207                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_206                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum208                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_207                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum209                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_208                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum210                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_209                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum211                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_210                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum212                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_211                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum213                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_212                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum214                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_213                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum215                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_214                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum216                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_215                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum217                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_216                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum218                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_217                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum219                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_218                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum220                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_219                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum221                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_220                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum222                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_221                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum223                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_222                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum224                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_223                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum225                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_224                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum226                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_225                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum227                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_226                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum228                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_227                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum229                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_228                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum230                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_229                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum231                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_230                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum232                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_231                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum233                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_232                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum234                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_233                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum235                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_234                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum236                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_235                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum237                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_236                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum238                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_237                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum239                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_238                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL sum240                           : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL add_temp_239                     : signed(35 DOWNTO 0); -- sfix36_En32
  SIGNAL output_typeconvert               : signed(34 DOWNTO 0); -- sfix35_En32
  SIGNAL output_register                  : signed(34 DOWNTO 0); -- sfix35_En32


BEGIN

  -- Block Statements
  ce_output : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset = '1' THEN
        ring_count <= to_unsigned(1, 4);
      ELSIF clk_enable = '1' THEN
        ring_count <= ring_count(0) & ring_count(3 DOWNTO 1);
      END IF;
    END IF; 
  END PROCESS ce_output;

  phase_0 <= ring_count(0)  AND clk_enable;

  phase_1 <= ring_count(1)  AND clk_enable;

  phase_2 <= ring_count(2)  AND clk_enable;

  phase_3 <= ring_count(3)  AND clk_enable;

  --   ------------------ CE Output Register ------------------

  ce_output_register : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset = '1' THEN
        ce_out_reg <= '0';
      ELSE
        ce_out_reg <= phase_3;
      END IF;
    END IF; 
  END PROCESS ce_output_register;

  input_reg_process : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset = '1' THEN
        input_register <= (OTHERS => '0');
      ELSIF clk_enable = '1' THEN
        input_register <= signed(filter_in);
      END IF;
    END IF; 
  END PROCESS input_reg_process;

  Delay_Pipeline_Phase0_process : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset = '1' THEN
        input_pipeline_phase0(0 TO 60) <= (OTHERS => (OTHERS => '0'));
      ELSIF phase_3 = '1' THEN
        input_pipeline_phase0(0) <= input_register;
        input_pipeline_phase0(1 TO 60) <= input_pipeline_phase0(0 TO 59);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase0_process;

  Delay_Pipeline_Phase1_process : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset = '1' THEN
        input_pipeline_phase1(0 TO 62) <= (OTHERS => (OTHERS => '0'));
      ELSIF phase_0 = '1' THEN
        input_pipeline_phase1(0) <= input_register;
        input_pipeline_phase1(1 TO 62) <= input_pipeline_phase1(0 TO 61);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase1_process;

  Delay_Pipeline_Phase2_process : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset = '1' THEN
        input_pipeline_phase2(0 TO 62) <= (OTHERS => (OTHERS => '0'));
      ELSIF phase_1 = '1' THEN
        input_pipeline_phase2(0) <= input_register;
        input_pipeline_phase2(1 TO 62) <= input_pipeline_phase2(0 TO 61);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase2_process;

  Delay_Pipeline_Phase3_process : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset = '1' THEN
        input_pipeline_phase3(0 TO 63) <= (OTHERS => (OTHERS => '0'));
      ELSIF phase_2 = '1' THEN
        input_pipeline_phase3(0) <= input_register;
        input_pipeline_phase3(1 TO 63) <= input_pipeline_phase3(0 TO 62);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase3_process;

  product_phase0_4 <= resize(input_pipeline_phase0(2), 31);

  mulpwr2_temp <= ('0' & input_pipeline_phase0(3)) WHEN input_pipeline_phase0(3) = "1000000000000000"
      ELSE -resize(input_pipeline_phase0(3),17);

  product_phase0_5 <= resize(mulpwr2_temp(16 DOWNTO 0) & '0', 31);

  mul_temp <= input_pipeline_phase0(4) * coeffphase1_6;
  product_phase0_6 <= mul_temp(30 DOWNTO 0);

  mul_temp_1 <= input_pipeline_phase0(5) * coeffphase1_7;
  product_phase0_7 <= mul_temp_1(30 DOWNTO 0);

  mul_temp_2 <= input_pipeline_phase0(6) * coeffphase1_8;
  product_phase0_8 <= mul_temp_2(30 DOWNTO 0);

  mul_temp_3 <= input_pipeline_phase0(7) * coeffphase1_9;
  product_phase0_9 <= mul_temp_3(30 DOWNTO 0);

  mul_temp_4 <= input_pipeline_phase0(8) * coeffphase1_10;
  product_phase0_10 <= mul_temp_4(30 DOWNTO 0);

  mul_temp_5 <= input_pipeline_phase0(9) * coeffphase1_11;
  product_phase0_11 <= mul_temp_5(30 DOWNTO 0);

  mul_temp_6 <= input_pipeline_phase0(10) * coeffphase1_12;
  product_phase0_12 <= mul_temp_6(30 DOWNTO 0);

  mul_temp_7 <= input_pipeline_phase0(12) * coeffphase1_14;
  product_phase0_14 <= mul_temp_7(30 DOWNTO 0);

  mul_temp_8 <= input_pipeline_phase0(13) * coeffphase1_15;
  product_phase0_15 <= mul_temp_8(30 DOWNTO 0);

  mul_temp_9 <= input_pipeline_phase0(14) * coeffphase1_16;
  product_phase0_16 <= mul_temp_9(30 DOWNTO 0);

  mul_temp_10 <= input_pipeline_phase0(15) * coeffphase1_17;
  product_phase0_17 <= mul_temp_10(30 DOWNTO 0);

  mul_temp_11 <= input_pipeline_phase0(16) * coeffphase1_18;
  product_phase0_18 <= mul_temp_11(30 DOWNTO 0);

  mul_temp_12 <= input_pipeline_phase0(17) * coeffphase1_19;
  product_phase0_19 <= mul_temp_12(30 DOWNTO 0);

  mul_temp_13 <= input_pipeline_phase0(18) * coeffphase1_20;
  product_phase0_20 <= mul_temp_13(30 DOWNTO 0);

  mul_temp_14 <= input_pipeline_phase0(19) * coeffphase1_21;
  product_phase0_21 <= mul_temp_14(30 DOWNTO 0);

  mul_temp_15 <= input_pipeline_phase0(20) * coeffphase1_22;
  product_phase0_22 <= mul_temp_15(30 DOWNTO 0);

  mul_temp_16 <= input_pipeline_phase0(22) * coeffphase1_24;
  product_phase0_24 <= mul_temp_16(30 DOWNTO 0);

  mul_temp_17 <= input_pipeline_phase0(23) * coeffphase1_25;
  product_phase0_25 <= mul_temp_17(30 DOWNTO 0);

  mul_temp_18 <= input_pipeline_phase0(24) * coeffphase1_26;
  product_phase0_26 <= mul_temp_18(30 DOWNTO 0);

  mul_temp_19 <= input_pipeline_phase0(25) * coeffphase1_27;
  product_phase0_27 <= mul_temp_19(30 DOWNTO 0);

  mul_temp_20 <= input_pipeline_phase0(26) * coeffphase1_28;
  product_phase0_28 <= mul_temp_20(30 DOWNTO 0);

  mul_temp_21 <= input_pipeline_phase0(27) * coeffphase1_29;
  product_phase0_29 <= mul_temp_21(30 DOWNTO 0);

  mul_temp_22 <= input_pipeline_phase0(28) * coeffphase1_30;
  product_phase0_30 <= mul_temp_22(30 DOWNTO 0);

  mul_temp_23 <= input_pipeline_phase0(29) * coeffphase1_31;
  product_phase0_31 <= mul_temp_23(30 DOWNTO 0);

  mul_temp_24 <= input_pipeline_phase0(30) * coeffphase1_32;
  product_phase0_32 <= mul_temp_24(30 DOWNTO 0);

  mul_temp_25 <= input_pipeline_phase0(31) * coeffphase1_33;
  product_phase0_33 <= mul_temp_25(30 DOWNTO 0);

  mul_temp_26 <= input_pipeline_phase0(32) * coeffphase1_34;
  product_phase0_34 <= mul_temp_26(30 DOWNTO 0);

  mul_temp_27 <= input_pipeline_phase0(33) * coeffphase1_35;
  product_phase0_35 <= mul_temp_27(30 DOWNTO 0);

  mul_temp_28 <= input_pipeline_phase0(34) * coeffphase1_36;
  product_phase0_36 <= mul_temp_28(30 DOWNTO 0);

  mul_temp_29 <= input_pipeline_phase0(35) * coeffphase1_37;
  product_phase0_37 <= mul_temp_29(30 DOWNTO 0);

  mul_temp_30 <= input_pipeline_phase0(36) * coeffphase1_38;
  product_phase0_38 <= mul_temp_30(30 DOWNTO 0);

  mul_temp_31 <= input_pipeline_phase0(37) * coeffphase1_39;
  product_phase0_39 <= mul_temp_31(30 DOWNTO 0);

  mul_temp_32 <= input_pipeline_phase0(38) * coeffphase1_40;
  product_phase0_40 <= mul_temp_32(30 DOWNTO 0);

  mul_temp_33 <= input_pipeline_phase0(39) * coeffphase1_41;
  product_phase0_41 <= mul_temp_33(30 DOWNTO 0);

  mul_temp_34 <= input_pipeline_phase0(40) * coeffphase1_42;
  product_phase0_42 <= mul_temp_34(30 DOWNTO 0);

  mul_temp_35 <= input_pipeline_phase0(42) * coeffphase1_44;
  product_phase0_44 <= mul_temp_35(30 DOWNTO 0);

  mul_temp_36 <= input_pipeline_phase0(43) * coeffphase1_45;
  product_phase0_45 <= mul_temp_36(30 DOWNTO 0);

  mul_temp_37 <= input_pipeline_phase0(44) * coeffphase1_46;
  product_phase0_46 <= mul_temp_37(30 DOWNTO 0);

  mul_temp_38 <= input_pipeline_phase0(45) * coeffphase1_47;
  product_phase0_47 <= mul_temp_38(30 DOWNTO 0);

  mul_temp_39 <= input_pipeline_phase0(46) * coeffphase1_48;
  product_phase0_48 <= mul_temp_39(30 DOWNTO 0);

  mul_temp_40 <= input_pipeline_phase0(47) * coeffphase1_49;
  product_phase0_49 <= mul_temp_40(30 DOWNTO 0);

  mul_temp_41 <= input_pipeline_phase0(48) * coeffphase1_50;
  product_phase0_50 <= mul_temp_41(30 DOWNTO 0);

  mul_temp_42 <= input_pipeline_phase0(49) * coeffphase1_51;
  product_phase0_51 <= mul_temp_42(30 DOWNTO 0);

  mul_temp_43 <= input_pipeline_phase0(50) * coeffphase1_52;
  product_phase0_52 <= mul_temp_43(30 DOWNTO 0);

  mul_temp_44 <= input_pipeline_phase0(52) * coeffphase1_54;
  product_phase0_54 <= mul_temp_44(30 DOWNTO 0);

  mul_temp_45 <= input_pipeline_phase0(53) * coeffphase1_55;
  product_phase0_55 <= mul_temp_45(30 DOWNTO 0);

  mul_temp_46 <= input_pipeline_phase0(54) * coeffphase1_56;
  product_phase0_56 <= mul_temp_46(30 DOWNTO 0);

  mul_temp_47 <= input_pipeline_phase0(55) * coeffphase1_57;
  product_phase0_57 <= mul_temp_47(30 DOWNTO 0);

  mul_temp_48 <= input_pipeline_phase0(56) * coeffphase1_58;
  product_phase0_58 <= mul_temp_48(30 DOWNTO 0);

  mul_temp_49 <= input_pipeline_phase0(57) * coeffphase1_59;
  product_phase0_59 <= mul_temp_49(30 DOWNTO 0);

  mul_temp_50 <= input_pipeline_phase0(58) * coeffphase1_60;
  product_phase0_60 <= mul_temp_50(30 DOWNTO 0);

  mulpwr2_temp_1 <= ('0' & input_pipeline_phase0(59)) WHEN input_pipeline_phase0(59) = "1000000000000000"
      ELSE -resize(input_pipeline_phase0(59),17);

  product_phase0_61 <= resize(mulpwr2_temp_1(16 DOWNTO 0) & '0', 31);

  product_phase0_62 <= resize(input_pipeline_phase0(60), 31);

  product_phase1_1 <= resize(input_pipeline_phase1(0), 31);

  mulpwr2_temp_2 <= ('0' & input_pipeline_phase1(1)) WHEN input_pipeline_phase1(1) = "1000000000000000"
      ELSE -resize(input_pipeline_phase1(1),17);

  product_phase1_2 <= resize(mulpwr2_temp_2, 31);

  product_phase1_3 <= resize(input_pipeline_phase1(2), 31);

  mulpwr2_temp_3 <= ('0' & input_pipeline_phase1(3)) WHEN input_pipeline_phase1(3) = "1000000000000000"
      ELSE -resize(input_pipeline_phase1(3),17);

  product_phase1_4 <= resize(mulpwr2_temp_3, 31);

  product_phase1_6 <= resize(input_pipeline_phase1(5)(15 DOWNTO 0) & '0', 31);

  mul_temp_51 <= input_pipeline_phase1(6) * coeffphase2_7;
  product_phase1_7 <= mul_temp_51(30 DOWNTO 0);

  mul_temp_52 <= input_pipeline_phase1(7) * coeffphase2_8;
  product_phase1_8 <= mul_temp_52(30 DOWNTO 0);

  mul_temp_53 <= input_pipeline_phase1(8) * coeffphase2_9;
  product_phase1_9 <= mul_temp_53(30 DOWNTO 0);

  product_phase1_10 <= resize(input_pipeline_phase1(9)(15 DOWNTO 0) & '0' & '0' & '0' & '0' & '0', 31);

  mul_temp_54 <= input_pipeline_phase1(10) * coeffphase2_11;
  product_phase1_11 <= mul_temp_54(30 DOWNTO 0);

  mul_temp_55 <= input_pipeline_phase1(11) * coeffphase2_12;
  product_phase1_12 <= mul_temp_55(30 DOWNTO 0);

  mul_temp_56 <= input_pipeline_phase1(12) * coeffphase2_13;
  product_phase1_13 <= mul_temp_56(30 DOWNTO 0);

  mul_temp_57 <= input_pipeline_phase1(13) * coeffphase2_14;
  product_phase1_14 <= mul_temp_57(30 DOWNTO 0);

  mul_temp_58 <= input_pipeline_phase1(14) * coeffphase2_15;
  product_phase1_15 <= mul_temp_58(30 DOWNTO 0);

  mul_temp_59 <= input_pipeline_phase1(15) * coeffphase2_16;
  product_phase1_16 <= mul_temp_59(30 DOWNTO 0);

  mul_temp_60 <= input_pipeline_phase1(16) * coeffphase2_17;
  product_phase1_17 <= mul_temp_60(30 DOWNTO 0);

  mul_temp_61 <= input_pipeline_phase1(17) * coeffphase2_18;
  product_phase1_18 <= mul_temp_61(30 DOWNTO 0);

  mul_temp_62 <= input_pipeline_phase1(18) * coeffphase2_19;
  product_phase1_19 <= mul_temp_62(30 DOWNTO 0);

  mul_temp_63 <= input_pipeline_phase1(19) * coeffphase2_20;
  product_phase1_20 <= mul_temp_63(30 DOWNTO 0);

  mul_temp_64 <= input_pipeline_phase1(20) * coeffphase2_21;
  product_phase1_21 <= mul_temp_64(30 DOWNTO 0);

  mul_temp_65 <= input_pipeline_phase1(21) * coeffphase2_22;
  product_phase1_22 <= mul_temp_65(30 DOWNTO 0);

  mul_temp_66 <= input_pipeline_phase1(22) * coeffphase2_23;
  product_phase1_23 <= mul_temp_66(30 DOWNTO 0);

  mul_temp_67 <= input_pipeline_phase1(23) * coeffphase2_24;
  product_phase1_24 <= mul_temp_67(30 DOWNTO 0);

  mul_temp_68 <= input_pipeline_phase1(24) * coeffphase2_25;
  product_phase1_25 <= mul_temp_68(30 DOWNTO 0);

  mul_temp_69 <= input_pipeline_phase1(25) * coeffphase2_26;
  product_phase1_26 <= mul_temp_69(30 DOWNTO 0);

  mul_temp_70 <= input_pipeline_phase1(26) * coeffphase2_27;
  product_phase1_27 <= mul_temp_70(30 DOWNTO 0);

  mul_temp_71 <= input_pipeline_phase1(27) * coeffphase2_28;
  product_phase1_28 <= mul_temp_71(30 DOWNTO 0);

  mul_temp_72 <= input_pipeline_phase1(28) * coeffphase2_29;
  product_phase1_29 <= mul_temp_72(30 DOWNTO 0);

  mul_temp_73 <= input_pipeline_phase1(29) * coeffphase2_30;
  product_phase1_30 <= mul_temp_73(30 DOWNTO 0);

  mul_temp_74 <= input_pipeline_phase1(30) * coeffphase2_31;
  product_phase1_31 <= mul_temp_74(30 DOWNTO 0);

  mul_temp_75 <= input_pipeline_phase1(31) * coeffphase2_32;
  product_phase1_32 <= mul_temp_75(30 DOWNTO 0);

  mul_temp_76 <= input_pipeline_phase1(32) * coeffphase2_33;
  product_phase1_33 <= mul_temp_76(30 DOWNTO 0);

  mul_temp_77 <= input_pipeline_phase1(33) * coeffphase2_34;
  product_phase1_34 <= mul_temp_77(30 DOWNTO 0);

  mul_temp_78 <= input_pipeline_phase1(34) * coeffphase2_35;
  product_phase1_35 <= mul_temp_78(30 DOWNTO 0);

  mul_temp_79 <= input_pipeline_phase1(35) * coeffphase2_36;
  product_phase1_36 <= mul_temp_79(30 DOWNTO 0);

  mul_temp_80 <= input_pipeline_phase1(36) * coeffphase2_37;
  product_phase1_37 <= mul_temp_80(30 DOWNTO 0);

  mul_temp_81 <= input_pipeline_phase1(37) * coeffphase2_38;
  product_phase1_38 <= mul_temp_81(30 DOWNTO 0);

  mul_temp_82 <= input_pipeline_phase1(38) * coeffphase2_39;
  product_phase1_39 <= mul_temp_82(30 DOWNTO 0);

  mul_temp_83 <= input_pipeline_phase1(39) * coeffphase2_40;
  product_phase1_40 <= mul_temp_83(30 DOWNTO 0);

  mul_temp_84 <= input_pipeline_phase1(40) * coeffphase2_41;
  product_phase1_41 <= mul_temp_84(30 DOWNTO 0);

  mul_temp_85 <= input_pipeline_phase1(41) * coeffphase2_42;
  product_phase1_42 <= mul_temp_85(30 DOWNTO 0);

  mul_temp_86 <= input_pipeline_phase1(42) * coeffphase2_43;
  product_phase1_43 <= mul_temp_86(30 DOWNTO 0);

  mul_temp_87 <= input_pipeline_phase1(43) * coeffphase2_44;
  product_phase1_44 <= mul_temp_87(30 DOWNTO 0);

  mul_temp_88 <= input_pipeline_phase1(44) * coeffphase2_45;
  product_phase1_45 <= mul_temp_88(30 DOWNTO 0);

  mul_temp_89 <= input_pipeline_phase1(45) * coeffphase2_46;
  product_phase1_46 <= mul_temp_89(30 DOWNTO 0);

  mul_temp_90 <= input_pipeline_phase1(46) * coeffphase2_47;
  product_phase1_47 <= mul_temp_90(30 DOWNTO 0);

  mul_temp_91 <= input_pipeline_phase1(47) * coeffphase2_48;
  product_phase1_48 <= mul_temp_91(30 DOWNTO 0);

  mul_temp_92 <= input_pipeline_phase1(48) * coeffphase2_49;
  product_phase1_49 <= mul_temp_92(30 DOWNTO 0);

  mul_temp_93 <= input_pipeline_phase1(49) * coeffphase2_50;
  product_phase1_50 <= mul_temp_93(30 DOWNTO 0);

  mul_temp_94 <= input_pipeline_phase1(50) * coeffphase2_51;
  product_phase1_51 <= mul_temp_94(30 DOWNTO 0);

  mul_temp_95 <= input_pipeline_phase1(51) * coeffphase2_52;
  product_phase1_52 <= mul_temp_95(30 DOWNTO 0);

  mul_temp_96 <= input_pipeline_phase1(52) * coeffphase2_53;
  product_phase1_53 <= mul_temp_96(30 DOWNTO 0);

  mul_temp_97 <= input_pipeline_phase1(53) * coeffphase2_54;
  product_phase1_54 <= mul_temp_97(30 DOWNTO 0);

  mul_temp_98 <= input_pipeline_phase1(54) * coeffphase2_55;
  product_phase1_55 <= mul_temp_98(30 DOWNTO 0);

  mul_temp_99 <= input_pipeline_phase1(55) * coeffphase2_56;
  product_phase1_56 <= mul_temp_99(30 DOWNTO 0);

  mul_temp_100 <= input_pipeline_phase1(56) * coeffphase2_57;
  product_phase1_57 <= mul_temp_100(30 DOWNTO 0);

  mul_temp_101 <= input_pipeline_phase1(57) * coeffphase2_58;
  product_phase1_58 <= mul_temp_101(30 DOWNTO 0);

  mulpwr2_temp_4 <= ('0' & input_pipeline_phase1(58)) WHEN input_pipeline_phase1(58) = "1000000000000000"
      ELSE -resize(input_pipeline_phase1(58),17);

  product_phase1_59 <= resize(mulpwr2_temp_4(16 DOWNTO 0) & '0' & '0' & '0', 31);

  mul_temp_102 <= input_pipeline_phase1(59) * coeffphase2_60;
  product_phase1_60 <= mul_temp_102(30 DOWNTO 0);

  mulpwr2_temp_5 <= ('0' & input_pipeline_phase1(60)) WHEN input_pipeline_phase1(60) = "1000000000000000"
      ELSE -resize(input_pipeline_phase1(60),17);

  product_phase1_61 <= resize(mulpwr2_temp_5(16 DOWNTO 0) & '0' & '0', 31);

  product_phase1_62 <= resize(input_pipeline_phase1(61)(15 DOWNTO 0) & '0', 31);

  mulpwr2_temp_6 <= ('0' & input_pipeline_phase1(62)) WHEN input_pipeline_phase1(62) = "1000000000000000"
      ELSE -resize(input_pipeline_phase1(62),17);

  product_phase1_63 <= resize(mulpwr2_temp_6, 31);

  mulpwr2_temp_7 <= ('0' & input_pipeline_phase2(1)) WHEN input_pipeline_phase2(1) = "1000000000000000"
      ELSE -resize(input_pipeline_phase2(1),17);

  product_phase2_2 <= resize(mulpwr2_temp_7, 31);

  product_phase2_3 <= resize(input_pipeline_phase2(2)(15 DOWNTO 0) & '0', 31);

  mul_temp_103 <= input_pipeline_phase2(3) * coeffphase3_4;
  product_phase2_4 <= mul_temp_103(30 DOWNTO 0);

  product_phase2_5 <= resize(input_pipeline_phase2(4)(15 DOWNTO 0) & '0' & '0', 31);

  mulpwr2_temp_8 <= ('0' & input_pipeline_phase2(5)) WHEN input_pipeline_phase2(5) = "1000000000000000"
      ELSE -resize(input_pipeline_phase2(5),17);

  product_phase2_6 <= resize(mulpwr2_temp_8(16 DOWNTO 0) & '0' & '0', 31);

  product_phase2_7 <= resize(input_pipeline_phase2(6)(15 DOWNTO 0) & '0', 31);

  mul_temp_104 <= input_pipeline_phase2(7) * coeffphase3_8;
  product_phase2_8 <= mul_temp_104(30 DOWNTO 0);

  mul_temp_105 <= input_pipeline_phase2(8) * coeffphase3_9;
  product_phase2_9 <= mul_temp_105(30 DOWNTO 0);

  mul_temp_106 <= input_pipeline_phase2(9) * coeffphase3_10;
  product_phase2_10 <= mul_temp_106(30 DOWNTO 0);

  mul_temp_107 <= input_pipeline_phase2(10) * coeffphase3_11;
  product_phase2_11 <= mul_temp_107(30 DOWNTO 0);

  mul_temp_108 <= input_pipeline_phase2(11) * coeffphase3_12;
  product_phase2_12 <= mul_temp_108(30 DOWNTO 0);

  mul_temp_109 <= input_pipeline_phase2(12) * coeffphase3_13;
  product_phase2_13 <= mul_temp_109(30 DOWNTO 0);

  mul_temp_110 <= input_pipeline_phase2(13) * coeffphase3_14;
  product_phase2_14 <= mul_temp_110(30 DOWNTO 0);

  mul_temp_111 <= input_pipeline_phase2(14) * coeffphase3_15;
  product_phase2_15 <= mul_temp_111(30 DOWNTO 0);

  mul_temp_112 <= input_pipeline_phase2(15) * coeffphase3_16;
  product_phase2_16 <= mul_temp_112(30 DOWNTO 0);

  mul_temp_113 <= input_pipeline_phase2(16) * coeffphase3_17;
  product_phase2_17 <= mul_temp_113(30 DOWNTO 0);

  mul_temp_114 <= input_pipeline_phase2(17) * coeffphase3_18;
  product_phase2_18 <= mul_temp_114(30 DOWNTO 0);

  mul_temp_115 <= input_pipeline_phase2(18) * coeffphase3_19;
  product_phase2_19 <= mul_temp_115(30 DOWNTO 0);

  mul_temp_116 <= input_pipeline_phase2(19) * coeffphase3_20;
  product_phase2_20 <= mul_temp_116(30 DOWNTO 0);

  mul_temp_117 <= input_pipeline_phase2(20) * coeffphase3_21;
  product_phase2_21 <= mul_temp_117(30 DOWNTO 0);

  mul_temp_118 <= input_pipeline_phase2(21) * coeffphase3_22;
  product_phase2_22 <= mul_temp_118(30 DOWNTO 0);

  mul_temp_119 <= input_pipeline_phase2(22) * coeffphase3_23;
  product_phase2_23 <= mul_temp_119(30 DOWNTO 0);

  mul_temp_120 <= input_pipeline_phase2(23) * coeffphase3_24;
  product_phase2_24 <= mul_temp_120(30 DOWNTO 0);

  mul_temp_121 <= input_pipeline_phase2(24) * coeffphase3_25;
  product_phase2_25 <= mul_temp_121(30 DOWNTO 0);

  mul_temp_122 <= input_pipeline_phase2(25) * coeffphase3_26;
  product_phase2_26 <= mul_temp_122(30 DOWNTO 0);

  mul_temp_123 <= input_pipeline_phase2(26) * coeffphase3_27;
  product_phase2_27 <= mul_temp_123(30 DOWNTO 0);

  mul_temp_124 <= input_pipeline_phase2(27) * coeffphase3_28;
  product_phase2_28 <= mul_temp_124(30 DOWNTO 0);

  mul_temp_125 <= input_pipeline_phase2(28) * coeffphase3_29;
  product_phase2_29 <= mul_temp_125(30 DOWNTO 0);

  mul_temp_126 <= input_pipeline_phase2(29) * coeffphase3_30;
  product_phase2_30 <= mul_temp_126(30 DOWNTO 0);

  mul_temp_127 <= input_pipeline_phase2(30) * coeffphase3_31;
  product_phase2_31 <= mul_temp_127(30 DOWNTO 0);

  mul_temp_128 <= input_pipeline_phase2(31) * coeffphase3_32;
  product_phase2_32 <= mul_temp_128(30 DOWNTO 0);

  mul_temp_129 <= input_pipeline_phase2(32) * coeffphase3_33;
  product_phase2_33 <= mul_temp_129(30 DOWNTO 0);

  mul_temp_130 <= input_pipeline_phase2(33) * coeffphase3_34;
  product_phase2_34 <= mul_temp_130(30 DOWNTO 0);

  mul_temp_131 <= input_pipeline_phase2(34) * coeffphase3_35;
  product_phase2_35 <= mul_temp_131(30 DOWNTO 0);

  mul_temp_132 <= input_pipeline_phase2(35) * coeffphase3_36;
  product_phase2_36 <= mul_temp_132(30 DOWNTO 0);

  mul_temp_133 <= input_pipeline_phase2(36) * coeffphase3_37;
  product_phase2_37 <= mul_temp_133(30 DOWNTO 0);

  mul_temp_134 <= input_pipeline_phase2(37) * coeffphase3_38;
  product_phase2_38 <= mul_temp_134(30 DOWNTO 0);

  mul_temp_135 <= input_pipeline_phase2(38) * coeffphase3_39;
  product_phase2_39 <= mul_temp_135(30 DOWNTO 0);

  mul_temp_136 <= input_pipeline_phase2(39) * coeffphase3_40;
  product_phase2_40 <= mul_temp_136(30 DOWNTO 0);

  mul_temp_137 <= input_pipeline_phase2(40) * coeffphase3_41;
  product_phase2_41 <= mul_temp_137(30 DOWNTO 0);

  mul_temp_138 <= input_pipeline_phase2(41) * coeffphase3_42;
  product_phase2_42 <= mul_temp_138(30 DOWNTO 0);

  mul_temp_139 <= input_pipeline_phase2(42) * coeffphase3_43;
  product_phase2_43 <= mul_temp_139(30 DOWNTO 0);

  mul_temp_140 <= input_pipeline_phase2(43) * coeffphase3_44;
  product_phase2_44 <= mul_temp_140(30 DOWNTO 0);

  mul_temp_141 <= input_pipeline_phase2(44) * coeffphase3_45;
  product_phase2_45 <= mul_temp_141(30 DOWNTO 0);

  mul_temp_142 <= input_pipeline_phase2(45) * coeffphase3_46;
  product_phase2_46 <= mul_temp_142(30 DOWNTO 0);

  mul_temp_143 <= input_pipeline_phase2(46) * coeffphase3_47;
  product_phase2_47 <= mul_temp_143(30 DOWNTO 0);

  mul_temp_144 <= input_pipeline_phase2(47) * coeffphase3_48;
  product_phase2_48 <= mul_temp_144(30 DOWNTO 0);

  mul_temp_145 <= input_pipeline_phase2(48) * coeffphase3_49;
  product_phase2_49 <= mul_temp_145(30 DOWNTO 0);

  mul_temp_146 <= input_pipeline_phase2(49) * coeffphase3_50;
  product_phase2_50 <= mul_temp_146(30 DOWNTO 0);

  mul_temp_147 <= input_pipeline_phase2(50) * coeffphase3_51;
  product_phase2_51 <= mul_temp_147(30 DOWNTO 0);

  mul_temp_148 <= input_pipeline_phase2(51) * coeffphase3_52;
  product_phase2_52 <= mul_temp_148(30 DOWNTO 0);

  mul_temp_149 <= input_pipeline_phase2(52) * coeffphase3_53;
  product_phase2_53 <= mul_temp_149(30 DOWNTO 0);

  mul_temp_150 <= input_pipeline_phase2(53) * coeffphase3_54;
  product_phase2_54 <= mul_temp_150(30 DOWNTO 0);

  mul_temp_151 <= input_pipeline_phase2(54) * coeffphase3_55;
  product_phase2_55 <= mul_temp_151(30 DOWNTO 0);

  mul_temp_152 <= input_pipeline_phase2(55) * coeffphase3_56;
  product_phase2_56 <= mul_temp_152(30 DOWNTO 0);

  mul_temp_153 <= input_pipeline_phase2(56) * coeffphase3_57;
  product_phase2_57 <= mul_temp_153(30 DOWNTO 0);

  product_phase2_58 <= resize(input_pipeline_phase2(57)(15 DOWNTO 0) & '0', 31);

  mulpwr2_temp_9 <= ('0' & input_pipeline_phase2(58)) WHEN input_pipeline_phase2(58) = "1000000000000000"
      ELSE -resize(input_pipeline_phase2(58),17);

  product_phase2_59 <= resize(mulpwr2_temp_9(16 DOWNTO 0) & '0' & '0', 31);

  product_phase2_60 <= resize(input_pipeline_phase2(59)(15 DOWNTO 0) & '0' & '0', 31);

  mul_temp_154 <= input_pipeline_phase2(60) * coeffphase3_61;
  product_phase2_61 <= mul_temp_154(30 DOWNTO 0);

  product_phase2_62 <= resize(input_pipeline_phase2(61)(15 DOWNTO 0) & '0', 31);

  mulpwr2_temp_10 <= ('0' & input_pipeline_phase2(62)) WHEN input_pipeline_phase2(62) = "1000000000000000"
      ELSE -resize(input_pipeline_phase2(62),17);

  product_phase2_63 <= resize(mulpwr2_temp_10, 31);

  mulpwr2_temp_11 <= ('0' & input_pipeline_phase3(1)) WHEN input_pipeline_phase3(1) = "1000000000000000"
      ELSE -resize(input_pipeline_phase3(1),17);

  product_phase3_2 <= resize(mulpwr2_temp_11, 31);

  product_phase3_3 <= resize(input_pipeline_phase3(2)(15 DOWNTO 0) & '0', 31);

  mulpwr2_temp_12 <= ('0' & input_pipeline_phase3(3)) WHEN input_pipeline_phase3(3) = "1000000000000000"
      ELSE -resize(input_pipeline_phase3(3),17);

  product_phase3_4 <= resize(mulpwr2_temp_12(16 DOWNTO 0) & '0' & '0', 31);

  mul_temp_155 <= input_pipeline_phase3(4) * coeffphase4_5;
  product_phase3_5 <= mul_temp_155(30 DOWNTO 0);

  mulpwr2_temp_13 <= ('0' & input_pipeline_phase3(5)) WHEN input_pipeline_phase3(5) = "1000000000000000"
      ELSE -resize(input_pipeline_phase3(5),17);

  product_phase3_6 <= resize(mulpwr2_temp_13(16 DOWNTO 0) & '0' & '0' & '0', 31);

  mul_temp_156 <= input_pipeline_phase3(6) * coeffphase4_7;
  product_phase3_7 <= mul_temp_156(30 DOWNTO 0);

  mul_temp_157 <= input_pipeline_phase3(7) * coeffphase4_8;
  product_phase3_8 <= mul_temp_157(30 DOWNTO 0);

  mul_temp_158 <= input_pipeline_phase3(8) * coeffphase4_9;
  product_phase3_9 <= mul_temp_158(30 DOWNTO 0);

  mul_temp_159 <= input_pipeline_phase3(9) * coeffphase4_10;
  product_phase3_10 <= mul_temp_159(30 DOWNTO 0);

  mul_temp_160 <= input_pipeline_phase3(10) * coeffphase4_11;
  product_phase3_11 <= mul_temp_160(30 DOWNTO 0);

  mul_temp_161 <= input_pipeline_phase3(11) * coeffphase4_12;
  product_phase3_12 <= mul_temp_161(30 DOWNTO 0);

  mul_temp_162 <= input_pipeline_phase3(12) * coeffphase4_13;
  product_phase3_13 <= mul_temp_162(30 DOWNTO 0);

  mul_temp_163 <= input_pipeline_phase3(13) * coeffphase4_14;
  product_phase3_14 <= mul_temp_163(30 DOWNTO 0);

  mul_temp_164 <= input_pipeline_phase3(14) * coeffphase4_15;
  product_phase3_15 <= mul_temp_164(30 DOWNTO 0);

  mul_temp_165 <= input_pipeline_phase3(15) * coeffphase4_16;
  product_phase3_16 <= mul_temp_165(30 DOWNTO 0);

  mul_temp_166 <= input_pipeline_phase3(16) * coeffphase4_17;
  product_phase3_17 <= mul_temp_166(30 DOWNTO 0);

  mul_temp_167 <= input_pipeline_phase3(17) * coeffphase4_18;
  product_phase3_18 <= mul_temp_167(30 DOWNTO 0);

  mul_temp_168 <= input_pipeline_phase3(18) * coeffphase4_19;
  product_phase3_19 <= mul_temp_168(30 DOWNTO 0);

  mul_temp_169 <= input_pipeline_phase3(19) * coeffphase4_20;
  product_phase3_20 <= mul_temp_169(30 DOWNTO 0);

  mul_temp_170 <= input_pipeline_phase3(20) * coeffphase4_21;
  product_phase3_21 <= mul_temp_170(30 DOWNTO 0);

  mul_temp_171 <= input_pipeline_phase3(21) * coeffphase4_22;
  product_phase3_22 <= mul_temp_171(30 DOWNTO 0);

  mul_temp_172 <= input_pipeline_phase3(22) * coeffphase4_23;
  product_phase3_23 <= mul_temp_172(30 DOWNTO 0);

  mul_temp_173 <= input_pipeline_phase3(23) * coeffphase4_24;
  product_phase3_24 <= mul_temp_173(30 DOWNTO 0);

  mul_temp_174 <= input_pipeline_phase3(24) * coeffphase4_25;
  product_phase3_25 <= mul_temp_174(30 DOWNTO 0);

  mul_temp_175 <= input_pipeline_phase3(25) * coeffphase4_26;
  product_phase3_26 <= mul_temp_175(30 DOWNTO 0);

  mul_temp_176 <= input_pipeline_phase3(26) * coeffphase4_27;
  product_phase3_27 <= mul_temp_176(30 DOWNTO 0);

  mul_temp_177 <= input_pipeline_phase3(27) * coeffphase4_28;
  product_phase3_28 <= mul_temp_177(30 DOWNTO 0);

  mul_temp_178 <= input_pipeline_phase3(28) * coeffphase4_29;
  product_phase3_29 <= mul_temp_178(30 DOWNTO 0);

  mul_temp_179 <= input_pipeline_phase3(29) * coeffphase4_30;
  product_phase3_30 <= mul_temp_179(30 DOWNTO 0);

  mul_temp_180 <= input_pipeline_phase3(30) * coeffphase4_31;
  product_phase3_31 <= mul_temp_180(30 DOWNTO 0);

  mul_temp_181 <= input_pipeline_phase3(31) * coeffphase4_32;
  product_phase3_32 <= mul_temp_181(30 DOWNTO 0);

  mul_temp_182 <= input_pipeline_phase3(32) * coeffphase4_33;
  product_phase3_33 <= mul_temp_182(30 DOWNTO 0);

  mul_temp_183 <= input_pipeline_phase3(33) * coeffphase4_34;
  product_phase3_34 <= mul_temp_183(30 DOWNTO 0);

  mul_temp_184 <= input_pipeline_phase3(34) * coeffphase4_35;
  product_phase3_35 <= mul_temp_184(30 DOWNTO 0);

  mul_temp_185 <= input_pipeline_phase3(35) * coeffphase4_36;
  product_phase3_36 <= mul_temp_185(30 DOWNTO 0);

  mul_temp_186 <= input_pipeline_phase3(36) * coeffphase4_37;
  product_phase3_37 <= mul_temp_186(30 DOWNTO 0);

  mul_temp_187 <= input_pipeline_phase3(37) * coeffphase4_38;
  product_phase3_38 <= mul_temp_187(30 DOWNTO 0);

  mul_temp_188 <= input_pipeline_phase3(38) * coeffphase4_39;
  product_phase3_39 <= mul_temp_188(30 DOWNTO 0);

  mul_temp_189 <= input_pipeline_phase3(39) * coeffphase4_40;
  product_phase3_40 <= mul_temp_189(30 DOWNTO 0);

  mul_temp_190 <= input_pipeline_phase3(40) * coeffphase4_41;
  product_phase3_41 <= mul_temp_190(30 DOWNTO 0);

  mul_temp_191 <= input_pipeline_phase3(41) * coeffphase4_42;
  product_phase3_42 <= mul_temp_191(30 DOWNTO 0);

  mul_temp_192 <= input_pipeline_phase3(42) * coeffphase4_43;
  product_phase3_43 <= mul_temp_192(30 DOWNTO 0);

  mul_temp_193 <= input_pipeline_phase3(43) * coeffphase4_44;
  product_phase3_44 <= mul_temp_193(30 DOWNTO 0);

  mul_temp_194 <= input_pipeline_phase3(44) * coeffphase4_45;
  product_phase3_45 <= mul_temp_194(30 DOWNTO 0);

  mul_temp_195 <= input_pipeline_phase3(45) * coeffphase4_46;
  product_phase3_46 <= mul_temp_195(30 DOWNTO 0);

  mul_temp_196 <= input_pipeline_phase3(46) * coeffphase4_47;
  product_phase3_47 <= mul_temp_196(30 DOWNTO 0);

  mul_temp_197 <= input_pipeline_phase3(47) * coeffphase4_48;
  product_phase3_48 <= mul_temp_197(30 DOWNTO 0);

  mul_temp_198 <= input_pipeline_phase3(48) * coeffphase4_49;
  product_phase3_49 <= mul_temp_198(30 DOWNTO 0);

  mul_temp_199 <= input_pipeline_phase3(49) * coeffphase4_50;
  product_phase3_50 <= mul_temp_199(30 DOWNTO 0);

  mul_temp_200 <= input_pipeline_phase3(50) * coeffphase4_51;
  product_phase3_51 <= mul_temp_200(30 DOWNTO 0);

  mul_temp_201 <= input_pipeline_phase3(51) * coeffphase4_52;
  product_phase3_52 <= mul_temp_201(30 DOWNTO 0);

  mul_temp_202 <= input_pipeline_phase3(52) * coeffphase4_53;
  product_phase3_53 <= mul_temp_202(30 DOWNTO 0);

  mul_temp_203 <= input_pipeline_phase3(53) * coeffphase4_54;
  product_phase3_54 <= mul_temp_203(30 DOWNTO 0);

  product_phase3_55 <= resize(input_pipeline_phase3(54)(15 DOWNTO 0) & '0' & '0' & '0' & '0' & '0', 31);

  mul_temp_204 <= input_pipeline_phase3(55) * coeffphase4_56;
  product_phase3_56 <= mul_temp_204(30 DOWNTO 0);

  mul_temp_205 <= input_pipeline_phase3(56) * coeffphase4_57;
  product_phase3_57 <= mul_temp_205(30 DOWNTO 0);

  mul_temp_206 <= input_pipeline_phase3(57) * coeffphase4_58;
  product_phase3_58 <= mul_temp_206(30 DOWNTO 0);

  product_phase3_59 <= resize(input_pipeline_phase3(58)(15 DOWNTO 0) & '0', 31);

  mulpwr2_temp_14 <= ('0' & input_pipeline_phase3(60)) WHEN input_pipeline_phase3(60) = "1000000000000000"
      ELSE -resize(input_pipeline_phase3(60),17);

  product_phase3_61 <= resize(mulpwr2_temp_14, 31);

  product_phase3_62 <= resize(input_pipeline_phase3(61), 31);

  mulpwr2_temp_15 <= ('0' & input_pipeline_phase3(62)) WHEN input_pipeline_phase3(62) = "1000000000000000"
      ELSE -resize(input_pipeline_phase3(62),17);

  product_phase3_63 <= resize(mulpwr2_temp_15, 31);

  product_phase3_64 <= resize(input_pipeline_phase3(63), 31);

  quantized_sum <= resize(product_phase3_2, 35);

  add_temp <= resize(quantized_sum, 36) + resize(product_phase3_3, 36);
  sum1 <= add_temp(34 DOWNTO 0);

  add_temp_1 <= resize(sum1, 36) + resize(product_phase3_4, 36);
  sum2 <= add_temp_1(34 DOWNTO 0);

  add_temp_2 <= resize(sum2, 36) + resize(product_phase3_5, 36);
  sum3 <= add_temp_2(34 DOWNTO 0);

  add_temp_3 <= resize(sum3, 36) + resize(product_phase3_6, 36);
  sum4 <= add_temp_3(34 DOWNTO 0);

  add_temp_4 <= resize(sum4, 36) + resize(product_phase3_7, 36);
  sum5 <= add_temp_4(34 DOWNTO 0);

  add_temp_5 <= resize(sum5, 36) + resize(product_phase3_8, 36);
  sum6 <= add_temp_5(34 DOWNTO 0);

  add_temp_6 <= resize(sum6, 36) + resize(product_phase3_9, 36);
  sum7 <= add_temp_6(34 DOWNTO 0);

  add_temp_7 <= resize(sum7, 36) + resize(product_phase3_10, 36);
  sum8 <= add_temp_7(34 DOWNTO 0);

  add_temp_8 <= resize(sum8, 36) + resize(product_phase3_11, 36);
  sum9 <= add_temp_8(34 DOWNTO 0);

  add_temp_9 <= resize(sum9, 36) + resize(product_phase3_12, 36);
  sum10 <= add_temp_9(34 DOWNTO 0);

  add_temp_10 <= resize(sum10, 36) + resize(product_phase3_13, 36);
  sum11 <= add_temp_10(34 DOWNTO 0);

  add_temp_11 <= resize(sum11, 36) + resize(product_phase3_14, 36);
  sum12 <= add_temp_11(34 DOWNTO 0);

  add_temp_12 <= resize(sum12, 36) + resize(product_phase3_15, 36);
  sum13 <= add_temp_12(34 DOWNTO 0);

  add_temp_13 <= resize(sum13, 36) + resize(product_phase3_16, 36);
  sum14 <= add_temp_13(34 DOWNTO 0);

  add_temp_14 <= resize(sum14, 36) + resize(product_phase3_17, 36);
  sum15 <= add_temp_14(34 DOWNTO 0);

  add_temp_15 <= resize(sum15, 36) + resize(product_phase3_18, 36);
  sum16 <= add_temp_15(34 DOWNTO 0);

  add_temp_16 <= resize(sum16, 36) + resize(product_phase3_19, 36);
  sum17 <= add_temp_16(34 DOWNTO 0);

  add_temp_17 <= resize(sum17, 36) + resize(product_phase3_20, 36);
  sum18 <= add_temp_17(34 DOWNTO 0);

  add_temp_18 <= resize(sum18, 36) + resize(product_phase3_21, 36);
  sum19 <= add_temp_18(34 DOWNTO 0);

  add_temp_19 <= resize(sum19, 36) + resize(product_phase3_22, 36);
  sum20 <= add_temp_19(34 DOWNTO 0);

  add_temp_20 <= resize(sum20, 36) + resize(product_phase3_23, 36);
  sum21 <= add_temp_20(34 DOWNTO 0);

  add_temp_21 <= resize(sum21, 36) + resize(product_phase3_24, 36);
  sum22 <= add_temp_21(34 DOWNTO 0);

  add_temp_22 <= resize(sum22, 36) + resize(product_phase3_25, 36);
  sum23 <= add_temp_22(34 DOWNTO 0);

  add_temp_23 <= resize(sum23, 36) + resize(product_phase3_26, 36);
  sum24 <= add_temp_23(34 DOWNTO 0);

  add_temp_24 <= resize(sum24, 36) + resize(product_phase3_27, 36);
  sum25 <= add_temp_24(34 DOWNTO 0);

  add_temp_25 <= resize(sum25, 36) + resize(product_phase3_28, 36);
  sum26 <= add_temp_25(34 DOWNTO 0);

  add_temp_26 <= resize(sum26, 36) + resize(product_phase3_29, 36);
  sum27 <= add_temp_26(34 DOWNTO 0);

  add_temp_27 <= resize(sum27, 36) + resize(product_phase3_30, 36);
  sum28 <= add_temp_27(34 DOWNTO 0);

  add_temp_28 <= resize(sum28, 36) + resize(product_phase3_31, 36);
  sum29 <= add_temp_28(34 DOWNTO 0);

  add_temp_29 <= resize(sum29, 36) + resize(product_phase3_32, 36);
  sum30 <= add_temp_29(34 DOWNTO 0);

  add_temp_30 <= resize(sum30, 36) + resize(product_phase3_33, 36);
  sum31 <= add_temp_30(34 DOWNTO 0);

  add_temp_31 <= resize(sum31, 36) + resize(product_phase3_34, 36);
  sum32 <= add_temp_31(34 DOWNTO 0);

  add_temp_32 <= resize(sum32, 36) + resize(product_phase3_35, 36);
  sum33 <= add_temp_32(34 DOWNTO 0);

  add_temp_33 <= resize(sum33, 36) + resize(product_phase3_36, 36);
  sum34 <= add_temp_33(34 DOWNTO 0);

  add_temp_34 <= resize(sum34, 36) + resize(product_phase3_37, 36);
  sum35 <= add_temp_34(34 DOWNTO 0);

  add_temp_35 <= resize(sum35, 36) + resize(product_phase3_38, 36);
  sum36 <= add_temp_35(34 DOWNTO 0);

  add_temp_36 <= resize(sum36, 36) + resize(product_phase3_39, 36);
  sum37 <= add_temp_36(34 DOWNTO 0);

  add_temp_37 <= resize(sum37, 36) + resize(product_phase3_40, 36);
  sum38 <= add_temp_37(34 DOWNTO 0);

  add_temp_38 <= resize(sum38, 36) + resize(product_phase3_41, 36);
  sum39 <= add_temp_38(34 DOWNTO 0);

  add_temp_39 <= resize(sum39, 36) + resize(product_phase3_42, 36);
  sum40 <= add_temp_39(34 DOWNTO 0);

  add_temp_40 <= resize(sum40, 36) + resize(product_phase3_43, 36);
  sum41 <= add_temp_40(34 DOWNTO 0);

  add_temp_41 <= resize(sum41, 36) + resize(product_phase3_44, 36);
  sum42 <= add_temp_41(34 DOWNTO 0);

  add_temp_42 <= resize(sum42, 36) + resize(product_phase3_45, 36);
  sum43 <= add_temp_42(34 DOWNTO 0);

  add_temp_43 <= resize(sum43, 36) + resize(product_phase3_46, 36);
  sum44 <= add_temp_43(34 DOWNTO 0);

  add_temp_44 <= resize(sum44, 36) + resize(product_phase3_47, 36);
  sum45 <= add_temp_44(34 DOWNTO 0);

  add_temp_45 <= resize(sum45, 36) + resize(product_phase3_48, 36);
  sum46 <= add_temp_45(34 DOWNTO 0);

  add_temp_46 <= resize(sum46, 36) + resize(product_phase3_49, 36);
  sum47 <= add_temp_46(34 DOWNTO 0);

  add_temp_47 <= resize(sum47, 36) + resize(product_phase3_50, 36);
  sum48 <= add_temp_47(34 DOWNTO 0);

  add_temp_48 <= resize(sum48, 36) + resize(product_phase3_51, 36);
  sum49 <= add_temp_48(34 DOWNTO 0);

  add_temp_49 <= resize(sum49, 36) + resize(product_phase3_52, 36);
  sum50 <= add_temp_49(34 DOWNTO 0);

  add_temp_50 <= resize(sum50, 36) + resize(product_phase3_53, 36);
  sum51 <= add_temp_50(34 DOWNTO 0);

  add_temp_51 <= resize(sum51, 36) + resize(product_phase3_54, 36);
  sum52 <= add_temp_51(34 DOWNTO 0);

  add_temp_52 <= resize(sum52, 36) + resize(product_phase3_55, 36);
  sum53 <= add_temp_52(34 DOWNTO 0);

  add_temp_53 <= resize(sum53, 36) + resize(product_phase3_56, 36);
  sum54 <= add_temp_53(34 DOWNTO 0);

  add_temp_54 <= resize(sum54, 36) + resize(product_phase3_57, 36);
  sum55 <= add_temp_54(34 DOWNTO 0);

  add_temp_55 <= resize(sum55, 36) + resize(product_phase3_58, 36);
  sum56 <= add_temp_55(34 DOWNTO 0);

  add_temp_56 <= resize(sum56, 36) + resize(product_phase3_59, 36);
  sum57 <= add_temp_56(34 DOWNTO 0);

  add_temp_57 <= resize(sum57, 36) + resize(product_phase3_61, 36);
  sum58 <= add_temp_57(34 DOWNTO 0);

  add_temp_58 <= resize(sum58, 36) + resize(product_phase3_62, 36);
  sum59 <= add_temp_58(34 DOWNTO 0);

  add_temp_59 <= resize(sum59, 36) + resize(product_phase3_63, 36);
  sum60 <= add_temp_59(34 DOWNTO 0);

  add_temp_60 <= resize(sum60, 36) + resize(product_phase3_64, 36);
  sum61 <= add_temp_60(34 DOWNTO 0);

  add_temp_61 <= resize(sum61, 36) + resize(product_phase2_2, 36);
  sum62 <= add_temp_61(34 DOWNTO 0);

  add_temp_62 <= resize(sum62, 36) + resize(product_phase2_3, 36);
  sum63 <= add_temp_62(34 DOWNTO 0);

  add_temp_63 <= resize(sum63, 36) + resize(product_phase2_4, 36);
  sum64 <= add_temp_63(34 DOWNTO 0);

  add_temp_64 <= resize(sum64, 36) + resize(product_phase2_5, 36);
  sum65 <= add_temp_64(34 DOWNTO 0);

  add_temp_65 <= resize(sum65, 36) + resize(product_phase2_6, 36);
  sum66 <= add_temp_65(34 DOWNTO 0);

  add_temp_66 <= resize(sum66, 36) + resize(product_phase2_7, 36);
  sum67 <= add_temp_66(34 DOWNTO 0);

  add_temp_67 <= resize(sum67, 36) + resize(product_phase2_8, 36);
  sum68 <= add_temp_67(34 DOWNTO 0);

  add_temp_68 <= resize(sum68, 36) + resize(product_phase2_9, 36);
  sum69 <= add_temp_68(34 DOWNTO 0);

  add_temp_69 <= resize(sum69, 36) + resize(product_phase2_10, 36);
  sum70 <= add_temp_69(34 DOWNTO 0);

  add_temp_70 <= resize(sum70, 36) + resize(product_phase2_11, 36);
  sum71 <= add_temp_70(34 DOWNTO 0);

  add_temp_71 <= resize(sum71, 36) + resize(product_phase2_12, 36);
  sum72 <= add_temp_71(34 DOWNTO 0);

  add_temp_72 <= resize(sum72, 36) + resize(product_phase2_13, 36);
  sum73 <= add_temp_72(34 DOWNTO 0);

  add_temp_73 <= resize(sum73, 36) + resize(product_phase2_14, 36);
  sum74 <= add_temp_73(34 DOWNTO 0);

  add_temp_74 <= resize(sum74, 36) + resize(product_phase2_15, 36);
  sum75 <= add_temp_74(34 DOWNTO 0);

  add_temp_75 <= resize(sum75, 36) + resize(product_phase2_16, 36);
  sum76 <= add_temp_75(34 DOWNTO 0);

  add_temp_76 <= resize(sum76, 36) + resize(product_phase2_17, 36);
  sum77 <= add_temp_76(34 DOWNTO 0);

  add_temp_77 <= resize(sum77, 36) + resize(product_phase2_18, 36);
  sum78 <= add_temp_77(34 DOWNTO 0);

  add_temp_78 <= resize(sum78, 36) + resize(product_phase2_19, 36);
  sum79 <= add_temp_78(34 DOWNTO 0);

  add_temp_79 <= resize(sum79, 36) + resize(product_phase2_20, 36);
  sum80 <= add_temp_79(34 DOWNTO 0);

  add_temp_80 <= resize(sum80, 36) + resize(product_phase2_21, 36);
  sum81 <= add_temp_80(34 DOWNTO 0);

  add_temp_81 <= resize(sum81, 36) + resize(product_phase2_22, 36);
  sum82 <= add_temp_81(34 DOWNTO 0);

  add_temp_82 <= resize(sum82, 36) + resize(product_phase2_23, 36);
  sum83 <= add_temp_82(34 DOWNTO 0);

  add_temp_83 <= resize(sum83, 36) + resize(product_phase2_24, 36);
  sum84 <= add_temp_83(34 DOWNTO 0);

  add_temp_84 <= resize(sum84, 36) + resize(product_phase2_25, 36);
  sum85 <= add_temp_84(34 DOWNTO 0);

  add_temp_85 <= resize(sum85, 36) + resize(product_phase2_26, 36);
  sum86 <= add_temp_85(34 DOWNTO 0);

  add_temp_86 <= resize(sum86, 36) + resize(product_phase2_27, 36);
  sum87 <= add_temp_86(34 DOWNTO 0);

  add_temp_87 <= resize(sum87, 36) + resize(product_phase2_28, 36);
  sum88 <= add_temp_87(34 DOWNTO 0);

  add_temp_88 <= resize(sum88, 36) + resize(product_phase2_29, 36);
  sum89 <= add_temp_88(34 DOWNTO 0);

  add_temp_89 <= resize(sum89, 36) + resize(product_phase2_30, 36);
  sum90 <= add_temp_89(34 DOWNTO 0);

  add_temp_90 <= resize(sum90, 36) + resize(product_phase2_31, 36);
  sum91 <= add_temp_90(34 DOWNTO 0);

  add_temp_91 <= resize(sum91, 36) + resize(product_phase2_32, 36);
  sum92 <= add_temp_91(34 DOWNTO 0);

  add_temp_92 <= resize(sum92, 36) + resize(product_phase2_33, 36);
  sum93 <= add_temp_92(34 DOWNTO 0);

  add_temp_93 <= resize(sum93, 36) + resize(product_phase2_34, 36);
  sum94 <= add_temp_93(34 DOWNTO 0);

  add_temp_94 <= resize(sum94, 36) + resize(product_phase2_35, 36);
  sum95 <= add_temp_94(34 DOWNTO 0);

  add_temp_95 <= resize(sum95, 36) + resize(product_phase2_36, 36);
  sum96 <= add_temp_95(34 DOWNTO 0);

  add_temp_96 <= resize(sum96, 36) + resize(product_phase2_37, 36);
  sum97 <= add_temp_96(34 DOWNTO 0);

  add_temp_97 <= resize(sum97, 36) + resize(product_phase2_38, 36);
  sum98 <= add_temp_97(34 DOWNTO 0);

  add_temp_98 <= resize(sum98, 36) + resize(product_phase2_39, 36);
  sum99 <= add_temp_98(34 DOWNTO 0);

  add_temp_99 <= resize(sum99, 36) + resize(product_phase2_40, 36);
  sum100 <= add_temp_99(34 DOWNTO 0);

  add_temp_100 <= resize(sum100, 36) + resize(product_phase2_41, 36);
  sum101 <= add_temp_100(34 DOWNTO 0);

  add_temp_101 <= resize(sum101, 36) + resize(product_phase2_42, 36);
  sum102 <= add_temp_101(34 DOWNTO 0);

  add_temp_102 <= resize(sum102, 36) + resize(product_phase2_43, 36);
  sum103 <= add_temp_102(34 DOWNTO 0);

  add_temp_103 <= resize(sum103, 36) + resize(product_phase2_44, 36);
  sum104 <= add_temp_103(34 DOWNTO 0);

  add_temp_104 <= resize(sum104, 36) + resize(product_phase2_45, 36);
  sum105 <= add_temp_104(34 DOWNTO 0);

  add_temp_105 <= resize(sum105, 36) + resize(product_phase2_46, 36);
  sum106 <= add_temp_105(34 DOWNTO 0);

  add_temp_106 <= resize(sum106, 36) + resize(product_phase2_47, 36);
  sum107 <= add_temp_106(34 DOWNTO 0);

  add_temp_107 <= resize(sum107, 36) + resize(product_phase2_48, 36);
  sum108 <= add_temp_107(34 DOWNTO 0);

  add_temp_108 <= resize(sum108, 36) + resize(product_phase2_49, 36);
  sum109 <= add_temp_108(34 DOWNTO 0);

  add_temp_109 <= resize(sum109, 36) + resize(product_phase2_50, 36);
  sum110 <= add_temp_109(34 DOWNTO 0);

  add_temp_110 <= resize(sum110, 36) + resize(product_phase2_51, 36);
  sum111 <= add_temp_110(34 DOWNTO 0);

  add_temp_111 <= resize(sum111, 36) + resize(product_phase2_52, 36);
  sum112 <= add_temp_111(34 DOWNTO 0);

  add_temp_112 <= resize(sum112, 36) + resize(product_phase2_53, 36);
  sum113 <= add_temp_112(34 DOWNTO 0);

  add_temp_113 <= resize(sum113, 36) + resize(product_phase2_54, 36);
  sum114 <= add_temp_113(34 DOWNTO 0);

  add_temp_114 <= resize(sum114, 36) + resize(product_phase2_55, 36);
  sum115 <= add_temp_114(34 DOWNTO 0);

  add_temp_115 <= resize(sum115, 36) + resize(product_phase2_56, 36);
  sum116 <= add_temp_115(34 DOWNTO 0);

  add_temp_116 <= resize(sum116, 36) + resize(product_phase2_57, 36);
  sum117 <= add_temp_116(34 DOWNTO 0);

  add_temp_117 <= resize(sum117, 36) + resize(product_phase2_58, 36);
  sum118 <= add_temp_117(34 DOWNTO 0);

  add_temp_118 <= resize(sum118, 36) + resize(product_phase2_59, 36);
  sum119 <= add_temp_118(34 DOWNTO 0);

  add_temp_119 <= resize(sum119, 36) + resize(product_phase2_60, 36);
  sum120 <= add_temp_119(34 DOWNTO 0);

  add_temp_120 <= resize(sum120, 36) + resize(product_phase2_61, 36);
  sum121 <= add_temp_120(34 DOWNTO 0);

  add_temp_121 <= resize(sum121, 36) + resize(product_phase2_62, 36);
  sum122 <= add_temp_121(34 DOWNTO 0);

  add_temp_122 <= resize(sum122, 36) + resize(product_phase2_63, 36);
  sum123 <= add_temp_122(34 DOWNTO 0);

  add_temp_123 <= resize(sum123, 36) + resize(product_phase1_1, 36);
  sum124 <= add_temp_123(34 DOWNTO 0);

  add_temp_124 <= resize(sum124, 36) + resize(product_phase1_2, 36);
  sum125 <= add_temp_124(34 DOWNTO 0);

  add_temp_125 <= resize(sum125, 36) + resize(product_phase1_3, 36);
  sum126 <= add_temp_125(34 DOWNTO 0);

  add_temp_126 <= resize(sum126, 36) + resize(product_phase1_4, 36);
  sum127 <= add_temp_126(34 DOWNTO 0);

  add_temp_127 <= resize(sum127, 36) + resize(product_phase1_6, 36);
  sum128 <= add_temp_127(34 DOWNTO 0);

  add_temp_128 <= resize(sum128, 36) + resize(product_phase1_7, 36);
  sum129 <= add_temp_128(34 DOWNTO 0);

  add_temp_129 <= resize(sum129, 36) + resize(product_phase1_8, 36);
  sum130 <= add_temp_129(34 DOWNTO 0);

  add_temp_130 <= resize(sum130, 36) + resize(product_phase1_9, 36);
  sum131 <= add_temp_130(34 DOWNTO 0);

  add_temp_131 <= resize(sum131, 36) + resize(product_phase1_10, 36);
  sum132 <= add_temp_131(34 DOWNTO 0);

  add_temp_132 <= resize(sum132, 36) + resize(product_phase1_11, 36);
  sum133 <= add_temp_132(34 DOWNTO 0);

  add_temp_133 <= resize(sum133, 36) + resize(product_phase1_12, 36);
  sum134 <= add_temp_133(34 DOWNTO 0);

  add_temp_134 <= resize(sum134, 36) + resize(product_phase1_13, 36);
  sum135 <= add_temp_134(34 DOWNTO 0);

  add_temp_135 <= resize(sum135, 36) + resize(product_phase1_14, 36);
  sum136 <= add_temp_135(34 DOWNTO 0);

  add_temp_136 <= resize(sum136, 36) + resize(product_phase1_15, 36);
  sum137 <= add_temp_136(34 DOWNTO 0);

  add_temp_137 <= resize(sum137, 36) + resize(product_phase1_16, 36);
  sum138 <= add_temp_137(34 DOWNTO 0);

  add_temp_138 <= resize(sum138, 36) + resize(product_phase1_17, 36);
  sum139 <= add_temp_138(34 DOWNTO 0);

  add_temp_139 <= resize(sum139, 36) + resize(product_phase1_18, 36);
  sum140 <= add_temp_139(34 DOWNTO 0);

  add_temp_140 <= resize(sum140, 36) + resize(product_phase1_19, 36);
  sum141 <= add_temp_140(34 DOWNTO 0);

  add_temp_141 <= resize(sum141, 36) + resize(product_phase1_20, 36);
  sum142 <= add_temp_141(34 DOWNTO 0);

  add_temp_142 <= resize(sum142, 36) + resize(product_phase1_21, 36);
  sum143 <= add_temp_142(34 DOWNTO 0);

  add_temp_143 <= resize(sum143, 36) + resize(product_phase1_22, 36);
  sum144 <= add_temp_143(34 DOWNTO 0);

  add_temp_144 <= resize(sum144, 36) + resize(product_phase1_23, 36);
  sum145 <= add_temp_144(34 DOWNTO 0);

  add_temp_145 <= resize(sum145, 36) + resize(product_phase1_24, 36);
  sum146 <= add_temp_145(34 DOWNTO 0);

  add_temp_146 <= resize(sum146, 36) + resize(product_phase1_25, 36);
  sum147 <= add_temp_146(34 DOWNTO 0);

  add_temp_147 <= resize(sum147, 36) + resize(product_phase1_26, 36);
  sum148 <= add_temp_147(34 DOWNTO 0);

  add_temp_148 <= resize(sum148, 36) + resize(product_phase1_27, 36);
  sum149 <= add_temp_148(34 DOWNTO 0);

  add_temp_149 <= resize(sum149, 36) + resize(product_phase1_28, 36);
  sum150 <= add_temp_149(34 DOWNTO 0);

  add_temp_150 <= resize(sum150, 36) + resize(product_phase1_29, 36);
  sum151 <= add_temp_150(34 DOWNTO 0);

  add_temp_151 <= resize(sum151, 36) + resize(product_phase1_30, 36);
  sum152 <= add_temp_151(34 DOWNTO 0);

  add_temp_152 <= resize(sum152, 36) + resize(product_phase1_31, 36);
  sum153 <= add_temp_152(34 DOWNTO 0);

  add_temp_153 <= resize(sum153, 36) + resize(product_phase1_32, 36);
  sum154 <= add_temp_153(34 DOWNTO 0);

  add_temp_154 <= resize(sum154, 36) + resize(product_phase1_33, 36);
  sum155 <= add_temp_154(34 DOWNTO 0);

  add_temp_155 <= resize(sum155, 36) + resize(product_phase1_34, 36);
  sum156 <= add_temp_155(34 DOWNTO 0);

  add_temp_156 <= resize(sum156, 36) + resize(product_phase1_35, 36);
  sum157 <= add_temp_156(34 DOWNTO 0);

  add_temp_157 <= resize(sum157, 36) + resize(product_phase1_36, 36);
  sum158 <= add_temp_157(34 DOWNTO 0);

  add_temp_158 <= resize(sum158, 36) + resize(product_phase1_37, 36);
  sum159 <= add_temp_158(34 DOWNTO 0);

  add_temp_159 <= resize(sum159, 36) + resize(product_phase1_38, 36);
  sum160 <= add_temp_159(34 DOWNTO 0);

  add_temp_160 <= resize(sum160, 36) + resize(product_phase1_39, 36);
  sum161 <= add_temp_160(34 DOWNTO 0);

  add_temp_161 <= resize(sum161, 36) + resize(product_phase1_40, 36);
  sum162 <= add_temp_161(34 DOWNTO 0);

  add_temp_162 <= resize(sum162, 36) + resize(product_phase1_41, 36);
  sum163 <= add_temp_162(34 DOWNTO 0);

  add_temp_163 <= resize(sum163, 36) + resize(product_phase1_42, 36);
  sum164 <= add_temp_163(34 DOWNTO 0);

  add_temp_164 <= resize(sum164, 36) + resize(product_phase1_43, 36);
  sum165 <= add_temp_164(34 DOWNTO 0);

  add_temp_165 <= resize(sum165, 36) + resize(product_phase1_44, 36);
  sum166 <= add_temp_165(34 DOWNTO 0);

  add_temp_166 <= resize(sum166, 36) + resize(product_phase1_45, 36);
  sum167 <= add_temp_166(34 DOWNTO 0);

  add_temp_167 <= resize(sum167, 36) + resize(product_phase1_46, 36);
  sum168 <= add_temp_167(34 DOWNTO 0);

  add_temp_168 <= resize(sum168, 36) + resize(product_phase1_47, 36);
  sum169 <= add_temp_168(34 DOWNTO 0);

  add_temp_169 <= resize(sum169, 36) + resize(product_phase1_48, 36);
  sum170 <= add_temp_169(34 DOWNTO 0);

  add_temp_170 <= resize(sum170, 36) + resize(product_phase1_49, 36);
  sum171 <= add_temp_170(34 DOWNTO 0);

  add_temp_171 <= resize(sum171, 36) + resize(product_phase1_50, 36);
  sum172 <= add_temp_171(34 DOWNTO 0);

  add_temp_172 <= resize(sum172, 36) + resize(product_phase1_51, 36);
  sum173 <= add_temp_172(34 DOWNTO 0);

  add_temp_173 <= resize(sum173, 36) + resize(product_phase1_52, 36);
  sum174 <= add_temp_173(34 DOWNTO 0);

  add_temp_174 <= resize(sum174, 36) + resize(product_phase1_53, 36);
  sum175 <= add_temp_174(34 DOWNTO 0);

  add_temp_175 <= resize(sum175, 36) + resize(product_phase1_54, 36);
  sum176 <= add_temp_175(34 DOWNTO 0);

  add_temp_176 <= resize(sum176, 36) + resize(product_phase1_55, 36);
  sum177 <= add_temp_176(34 DOWNTO 0);

  add_temp_177 <= resize(sum177, 36) + resize(product_phase1_56, 36);
  sum178 <= add_temp_177(34 DOWNTO 0);

  add_temp_178 <= resize(sum178, 36) + resize(product_phase1_57, 36);
  sum179 <= add_temp_178(34 DOWNTO 0);

  add_temp_179 <= resize(sum179, 36) + resize(product_phase1_58, 36);
  sum180 <= add_temp_179(34 DOWNTO 0);

  add_temp_180 <= resize(sum180, 36) + resize(product_phase1_59, 36);
  sum181 <= add_temp_180(34 DOWNTO 0);

  add_temp_181 <= resize(sum181, 36) + resize(product_phase1_60, 36);
  sum182 <= add_temp_181(34 DOWNTO 0);

  add_temp_182 <= resize(sum182, 36) + resize(product_phase1_61, 36);
  sum183 <= add_temp_182(34 DOWNTO 0);

  add_temp_183 <= resize(sum183, 36) + resize(product_phase1_62, 36);
  sum184 <= add_temp_183(34 DOWNTO 0);

  add_temp_184 <= resize(sum184, 36) + resize(product_phase1_63, 36);
  sum185 <= add_temp_184(34 DOWNTO 0);

  add_temp_185 <= resize(sum185, 36) + resize(product_phase0_4, 36);
  sum186 <= add_temp_185(34 DOWNTO 0);

  add_temp_186 <= resize(sum186, 36) + resize(product_phase0_5, 36);
  sum187 <= add_temp_186(34 DOWNTO 0);

  add_temp_187 <= resize(sum187, 36) + resize(product_phase0_6, 36);
  sum188 <= add_temp_187(34 DOWNTO 0);

  add_temp_188 <= resize(sum188, 36) + resize(product_phase0_7, 36);
  sum189 <= add_temp_188(34 DOWNTO 0);

  add_temp_189 <= resize(sum189, 36) + resize(product_phase0_8, 36);
  sum190 <= add_temp_189(34 DOWNTO 0);

  add_temp_190 <= resize(sum190, 36) + resize(product_phase0_9, 36);
  sum191 <= add_temp_190(34 DOWNTO 0);

  add_temp_191 <= resize(sum191, 36) + resize(product_phase0_10, 36);
  sum192 <= add_temp_191(34 DOWNTO 0);

  add_temp_192 <= resize(sum192, 36) + resize(product_phase0_11, 36);
  sum193 <= add_temp_192(34 DOWNTO 0);

  add_temp_193 <= resize(sum193, 36) + resize(product_phase0_12, 36);
  sum194 <= add_temp_193(34 DOWNTO 0);

  add_temp_194 <= resize(sum194, 36) + resize(product_phase0_14, 36);
  sum195 <= add_temp_194(34 DOWNTO 0);

  add_temp_195 <= resize(sum195, 36) + resize(product_phase0_15, 36);
  sum196 <= add_temp_195(34 DOWNTO 0);

  add_temp_196 <= resize(sum196, 36) + resize(product_phase0_16, 36);
  sum197 <= add_temp_196(34 DOWNTO 0);

  add_temp_197 <= resize(sum197, 36) + resize(product_phase0_17, 36);
  sum198 <= add_temp_197(34 DOWNTO 0);

  add_temp_198 <= resize(sum198, 36) + resize(product_phase0_18, 36);
  sum199 <= add_temp_198(34 DOWNTO 0);

  add_temp_199 <= resize(sum199, 36) + resize(product_phase0_19, 36);
  sum200 <= add_temp_199(34 DOWNTO 0);

  add_temp_200 <= resize(sum200, 36) + resize(product_phase0_20, 36);
  sum201 <= add_temp_200(34 DOWNTO 0);

  add_temp_201 <= resize(sum201, 36) + resize(product_phase0_21, 36);
  sum202 <= add_temp_201(34 DOWNTO 0);

  add_temp_202 <= resize(sum202, 36) + resize(product_phase0_22, 36);
  sum203 <= add_temp_202(34 DOWNTO 0);

  add_temp_203 <= resize(sum203, 36) + resize(product_phase0_24, 36);
  sum204 <= add_temp_203(34 DOWNTO 0);

  add_temp_204 <= resize(sum204, 36) + resize(product_phase0_25, 36);
  sum205 <= add_temp_204(34 DOWNTO 0);

  add_temp_205 <= resize(sum205, 36) + resize(product_phase0_26, 36);
  sum206 <= add_temp_205(34 DOWNTO 0);

  add_temp_206 <= resize(sum206, 36) + resize(product_phase0_27, 36);
  sum207 <= add_temp_206(34 DOWNTO 0);

  add_temp_207 <= resize(sum207, 36) + resize(product_phase0_28, 36);
  sum208 <= add_temp_207(34 DOWNTO 0);

  add_temp_208 <= resize(sum208, 36) + resize(product_phase0_29, 36);
  sum209 <= add_temp_208(34 DOWNTO 0);

  add_temp_209 <= resize(sum209, 36) + resize(product_phase0_30, 36);
  sum210 <= add_temp_209(34 DOWNTO 0);

  add_temp_210 <= resize(sum210, 36) + resize(product_phase0_31, 36);
  sum211 <= add_temp_210(34 DOWNTO 0);

  add_temp_211 <= resize(sum211, 36) + resize(product_phase0_32, 36);
  sum212 <= add_temp_211(34 DOWNTO 0);

  add_temp_212 <= resize(sum212, 36) + resize(product_phase0_33, 36);
  sum213 <= add_temp_212(34 DOWNTO 0);

  add_temp_213 <= resize(sum213, 36) + resize(product_phase0_34, 36);
  sum214 <= add_temp_213(34 DOWNTO 0);

  add_temp_214 <= resize(sum214, 36) + resize(product_phase0_35, 36);
  sum215 <= add_temp_214(34 DOWNTO 0);

  add_temp_215 <= resize(sum215, 36) + resize(product_phase0_36, 36);
  sum216 <= add_temp_215(34 DOWNTO 0);

  add_temp_216 <= resize(sum216, 36) + resize(product_phase0_37, 36);
  sum217 <= add_temp_216(34 DOWNTO 0);

  add_temp_217 <= resize(sum217, 36) + resize(product_phase0_38, 36);
  sum218 <= add_temp_217(34 DOWNTO 0);

  add_temp_218 <= resize(sum218, 36) + resize(product_phase0_39, 36);
  sum219 <= add_temp_218(34 DOWNTO 0);

  add_temp_219 <= resize(sum219, 36) + resize(product_phase0_40, 36);
  sum220 <= add_temp_219(34 DOWNTO 0);

  add_temp_220 <= resize(sum220, 36) + resize(product_phase0_41, 36);
  sum221 <= add_temp_220(34 DOWNTO 0);

  add_temp_221 <= resize(sum221, 36) + resize(product_phase0_42, 36);
  sum222 <= add_temp_221(34 DOWNTO 0);

  add_temp_222 <= resize(sum222, 36) + resize(product_phase0_44, 36);
  sum223 <= add_temp_222(34 DOWNTO 0);

  add_temp_223 <= resize(sum223, 36) + resize(product_phase0_45, 36);
  sum224 <= add_temp_223(34 DOWNTO 0);

  add_temp_224 <= resize(sum224, 36) + resize(product_phase0_46, 36);
  sum225 <= add_temp_224(34 DOWNTO 0);

  add_temp_225 <= resize(sum225, 36) + resize(product_phase0_47, 36);
  sum226 <= add_temp_225(34 DOWNTO 0);

  add_temp_226 <= resize(sum226, 36) + resize(product_phase0_48, 36);
  sum227 <= add_temp_226(34 DOWNTO 0);

  add_temp_227 <= resize(sum227, 36) + resize(product_phase0_49, 36);
  sum228 <= add_temp_227(34 DOWNTO 0);

  add_temp_228 <= resize(sum228, 36) + resize(product_phase0_50, 36);
  sum229 <= add_temp_228(34 DOWNTO 0);

  add_temp_229 <= resize(sum229, 36) + resize(product_phase0_51, 36);
  sum230 <= add_temp_229(34 DOWNTO 0);

  add_temp_230 <= resize(sum230, 36) + resize(product_phase0_52, 36);
  sum231 <= add_temp_230(34 DOWNTO 0);

  add_temp_231 <= resize(sum231, 36) + resize(product_phase0_54, 36);
  sum232 <= add_temp_231(34 DOWNTO 0);

  add_temp_232 <= resize(sum232, 36) + resize(product_phase0_55, 36);
  sum233 <= add_temp_232(34 DOWNTO 0);

  add_temp_233 <= resize(sum233, 36) + resize(product_phase0_56, 36);
  sum234 <= add_temp_233(34 DOWNTO 0);

  add_temp_234 <= resize(sum234, 36) + resize(product_phase0_57, 36);
  sum235 <= add_temp_234(34 DOWNTO 0);

  add_temp_235 <= resize(sum235, 36) + resize(product_phase0_58, 36);
  sum236 <= add_temp_235(34 DOWNTO 0);

  add_temp_236 <= resize(sum236, 36) + resize(product_phase0_59, 36);
  sum237 <= add_temp_236(34 DOWNTO 0);

  add_temp_237 <= resize(sum237, 36) + resize(product_phase0_60, 36);
  sum238 <= add_temp_237(34 DOWNTO 0);

  add_temp_238 <= resize(sum238, 36) + resize(product_phase0_61, 36);
  sum239 <= add_temp_238(34 DOWNTO 0);

  add_temp_239 <= resize(sum239, 36) + resize(product_phase0_62, 36);
  sum240 <= add_temp_239(34 DOWNTO 0);

  output_typeconvert <= sum240;

  output_register_process : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset = '1' THEN
        output_register <= (OTHERS => '0');
      ELSIF phase_3 = '1' THEN
        output_register <= output_typeconvert;
      END IF;
    END IF; 
  END PROCESS output_register_process;

  -- Assignment Statements
  ce_out <= ce_out_reg;
  filter_out <= std_logic_vector(output_register);
END rtl;
