#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 27 09:59:26 2024
# Process ID: 18720
# Current directory: C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25476 C:\Users\Bamboo\Desktop\vivado1\MyCpu1\MultiCycleCPU\MultiCycleCPU.xpr
# Log file: C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/vivado.log
# Journal file: C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiCycleCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiCycleCPU_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/xsim'
"xelab -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'PC4' [C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 959.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiCycleCPU_sim_behav -key {Behavioral:sim_1:Functional:multiCycleCPU_sim} -tclbatch {multiCycleCPU_sim.tcl} -view {C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/multiCycleCPU_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/multiCycleCPU_sim_behav.wcfg
source multiCycleCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiCycleCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 967.129 ; gain = 7.223
run 10 us
remove_forces { {/multiCycleCPU_sim/uut/RF/register[15]} }
remove_forces { {/multiCycleCPU_sim/uut/RF/register[15]} }
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/RF/register[0]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/RF/register[1]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/RF/register[2]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/RF/register[3]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/RF/register[4]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/RF/register[5]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/RF/register[6]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/RF/register[7]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/RF/register[8]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/RF/register[9]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/RF/register[10]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/RF/register[11]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/RF/register[12]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/RF/register[13]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/RF/register[14]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/RF/register[31]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/DM/Memory[48]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
log_wave {/multiCycleCPU_sim/uut/DM/Memory[49]} 
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
WARNING: [Simtcl 6-55] No matching HDL object or HDL scope found
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
log_wave {/multiCycleCPU_sim/uut/DM/Memory[50]} 
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
WARNING: [Simtcl 6-55] No matching HDL object or HDL scope found
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
log_wave {/multiCycleCPU_sim/uut/DM/Memory[51]} 
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
WARNING: [Simtcl 6-55] No matching HDL object or HDL scope found
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/DM/Memory[49]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/DM/Memory[50]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/DM/Memory[51]}} 
current_wave_config {multiCycleCPU_sim_behav.wcfg}
multiCycleCPU_sim_behav.wcfg
add_wave {{/multiCycleCPU_sim/uut/RF/register[14]}} 
run 10 us
save_wave_config {C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/multiCycleCPU_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Display_7SegLED.v w ]
add_files C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Display_7SegLED.v
close [ open C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/basys3.v w ]
add_files C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/basys3.v
close [ open C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/CLK_slow.v w ]
add_files C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/CLK_slow.v
close [ open C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/counter.v w ]
add_files C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/counter.v
close [ open C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Keyboard_CLK.v w ]
add_files C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Keyboard_CLK.v
close [ open C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/change.v w ]
add_files C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/change.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/constrs_1
file mkdir C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/constrs_1/new
close [ open C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/constrs_1/new/yinjiao.xdc w ]
add_files -fileset constrs_1 C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/constrs_1/new/yinjiao.xdc
launch_runs synth_1 -jobs 12
WARNING: [HDL 9-3756] overwriting previous definition of module 'ChangeState' [C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/StateChange.v:3]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ChangeState()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ChangeState.v
	(Active) Duplicate found at line 3 of file C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/StateChange.v
[Fri Dec 27 17:29:27 2024] Launched synth_1...
Run output will be captured here: C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri Dec 27 17:31:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Dec 27 17:34:06 2024] Launched impl_1...
Run output will be captured here: C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1533.656 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183794630A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2353.047 ; gain = 819.391
set_property PROGRAM.FILE {C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.runs/impl_1/basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.runs/impl_1/basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiCycleCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiCycleCPU_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/xsim'
"xelab -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7bb4256b3e84ba5901db68b62225bb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiCycleCPU_sim_behav xil_defaultlib.multiCycleCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'PC4' [C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiCycleCPU_sim_behav -key {Behavioral:sim_1:Functional:multiCycleCPU_sim} -tclbatch {multiCycleCPU_sim.tcl} -view {C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/multiCycleCPU_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/Bamboo/Desktop/vivado1/MyCpu1/MultiCycleCPU/multiCycleCPU_sim_behav.wcfg
source multiCycleCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiCycleCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2399.746 ; gain = 8.957
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 17:51:31 2024...
