{
  "Top": "axi_interfaces",
  "RtlTop": "axi_interfaces",
  "RtlPrefix": "",
  "RtlSubPrefix": "axi_interfaces_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "d_o": {
      "index": "0",
      "direction": "out",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "d_o_0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "d_o_1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "d_o_2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "d_o_3",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "d_o_4",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "d_o_5",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "d_o_6",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "d_o_7",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "d_i": {
      "index": "1",
      "direction": "in",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "d_i_0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "d_i_1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "d_i_2",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "d_i_3",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "d_i_4",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "d_i_5",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "d_i_6",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "d_i_7",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": [
      "set_directive_unroll -factor 8 \"axi_interfaces\/For_Loop\"",
      "set_directive_pipeline -rewind \"axi_interfaces\/For_Loop\"",
      "set_directive_array_partition -dim 1 -factor 8 -type cyclic \"axi_interfaces\" d_o",
      "set_directive_interface -mode axis -register_mode both -register \"axi_interfaces\" d_o",
      "set_directive_array_partition -dim 1 -factor 8 -type cyclic \"axi_interfaces\" d_i",
      "set_directive_interface -mode axis -register_mode both -register \"axi_interfaces\" d_i",
      "set_directive_top axi_interfaces -name axi_interfaces"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "axi_interfaces"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "4",
    "Latency": "4"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "axi_interfaces",
    "Version": "1.0",
    "DisplayName": "Axi_interfaces",
    "Revision": "2112721074",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_axi_interfaces_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/axi_interfaces.c"],
    "Vhdl": [
      "impl\/vhdl\/axi_interfaces_regslice_both.vhd",
      "impl\/vhdl\/axi_interfaces.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/axi_interfaces_regslice_both.v",
      "impl\/verilog\/axi_interfaces.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/axi_interfaces.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "d_i_0:d_o_0:d_i_1:d_o_1:d_i_2:d_o_2:d_i_3:d_o_3:d_i_4:d_o_4:d_i_5:d_o_5:d_i_6:d_o_6:d_i_7:d_o_7",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "d_i_0": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "d_i_0_",
      "ports": [
        "d_i_0_TDATA",
        "d_i_0_TREADY",
        "d_i_0_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "d_i"
        }]
    },
    "d_o_0": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_o_0_",
      "ports": [
        "d_o_0_TDATA",
        "d_o_0_TREADY",
        "d_o_0_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "d_o"
        }]
    },
    "d_i_1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "d_i_1_",
      "ports": [
        "d_i_1_TDATA",
        "d_i_1_TREADY",
        "d_i_1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "d_i"
        }]
    },
    "d_o_1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_o_1_",
      "ports": [
        "d_o_1_TDATA",
        "d_o_1_TREADY",
        "d_o_1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "d_o"
        }]
    },
    "d_i_2": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "d_i_2_",
      "ports": [
        "d_i_2_TDATA",
        "d_i_2_TREADY",
        "d_i_2_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "d_i"
        }]
    },
    "d_o_2": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_o_2_",
      "ports": [
        "d_o_2_TDATA",
        "d_o_2_TREADY",
        "d_o_2_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "d_o"
        }]
    },
    "d_i_3": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "d_i_3_",
      "ports": [
        "d_i_3_TDATA",
        "d_i_3_TREADY",
        "d_i_3_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "d_i"
        }]
    },
    "d_o_3": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_o_3_",
      "ports": [
        "d_o_3_TDATA",
        "d_o_3_TREADY",
        "d_o_3_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "d_o"
        }]
    },
    "d_i_4": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "d_i_4_",
      "ports": [
        "d_i_4_TDATA",
        "d_i_4_TREADY",
        "d_i_4_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "d_i"
        }]
    },
    "d_o_4": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_o_4_",
      "ports": [
        "d_o_4_TDATA",
        "d_o_4_TREADY",
        "d_o_4_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "d_o"
        }]
    },
    "d_i_5": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "d_i_5_",
      "ports": [
        "d_i_5_TDATA",
        "d_i_5_TREADY",
        "d_i_5_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "d_i"
        }]
    },
    "d_o_5": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_o_5_",
      "ports": [
        "d_o_5_TDATA",
        "d_o_5_TREADY",
        "d_o_5_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "d_o"
        }]
    },
    "d_i_6": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "d_i_6_",
      "ports": [
        "d_i_6_TDATA",
        "d_i_6_TREADY",
        "d_i_6_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "d_i"
        }]
    },
    "d_o_6": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_o_6_",
      "ports": [
        "d_o_6_TDATA",
        "d_o_6_TREADY",
        "d_o_6_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "d_o"
        }]
    },
    "d_i_7": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "d_i_7_",
      "ports": [
        "d_i_7_TDATA",
        "d_i_7_TREADY",
        "d_i_7_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "d_i"
        }]
    },
    "d_o_7": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "d_o_7_",
      "ports": [
        "d_o_7_TDATA",
        "d_o_7_TREADY",
        "d_o_7_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "d_o"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "d_i_0_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "d_i_0_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "d_i_0_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "d_o_0_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "d_o_0_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "d_o_0_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "d_i_1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "d_i_1_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "d_i_1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "d_o_1_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "d_o_1_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "d_o_1_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "d_i_2_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "d_i_2_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "d_i_2_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "d_o_2_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "d_o_2_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "d_o_2_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "d_i_3_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "d_i_3_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "d_i_3_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "d_o_3_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "d_o_3_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "d_o_3_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "d_i_4_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "d_i_4_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "d_i_4_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "d_o_4_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "d_o_4_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "d_o_4_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "d_i_5_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "d_i_5_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "d_i_5_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "d_o_5_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "d_o_5_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "d_o_5_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "d_i_6_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "d_i_6_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "d_i_6_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "d_o_6_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "d_o_6_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "d_o_6_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "d_i_7_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "d_i_7_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "d_i_7_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "d_o_7_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "d_o_7_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "d_o_7_TVALID": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "axi_interfaces"},
    "Info": {"axi_interfaces": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"axi_interfaces": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "5",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.140"
        },
        "Loops": [{
            "Name": "For_Loop",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "527",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "842",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-10-11 19:54:44 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
