Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 27 11:16:06 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (98)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (98)
-------------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.949        0.000                      0                  861        0.131        0.000                      0                  861        4.500        0.000                       0                   645  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.949        0.000                      0                  861        0.131        0.000                      0                  861        4.500        0.000                       0                   645  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 3.444ns (43.054%)  route 4.555ns (56.946%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.487     3.978    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.124     4.102 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.102    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.635 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.635    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.752 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.752    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.869 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.869    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.986 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.103 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.103    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.220    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.337    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.454    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.688    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.805    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.922 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.009     5.931    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.048 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.048    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.165 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.165    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.282 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.282    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.399 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.399    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.618 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.059     8.677    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X39Y65         LUT4 (Prop_lut4_I2_O)        0.295     8.972 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     8.972    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[10]_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y65         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.971ns  (logic 3.444ns (43.206%)  route 4.527ns (56.794%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.487     3.978    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.124     4.102 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.102    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.635 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.635    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.752 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.752    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.869 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.869    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.986 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.103 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.103    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.220    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.337    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.454    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.688    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.805    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.922 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.009     5.931    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.048 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.048    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.165 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.165    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.282 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.282    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.399 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.399    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.618 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.031     8.649    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I2_O)        0.295     8.944 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     8.944    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y64         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y64         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 3.444ns (43.222%)  route 4.524ns (56.778%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.487     3.978    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.124     4.102 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.102    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.635 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.635    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.752 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.752    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.869 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.869    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.986 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.103 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.103    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.220    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.337    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.454    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.688    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.805    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.922 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.009     5.931    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.048 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.048    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.165 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.165    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.282 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.282    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.399 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.399    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.618 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.028     8.646    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I2_O)        0.295     8.941 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.941    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y64         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y64         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 3.444ns (43.365%)  route 4.498ns (56.635%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.487     3.978    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.124     4.102 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.102    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.635 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.635    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.752 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.752    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.869 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.869    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.986 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.103 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.103    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.220    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.337    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.454    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.688    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.805    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.922 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.009     5.931    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.048 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.048    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.165 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.165    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.282 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.282    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.399 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.399    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.618 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.002     8.620    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.295     8.915 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.915    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 3.444ns (43.371%)  route 4.497ns (56.629%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.487     3.978    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.124     4.102 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.102    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.635 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.635    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.752 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.752    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.869 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.869    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.986 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.103 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.103    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.220    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.337    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.454    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.688    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.805    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.922 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.009     5.931    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.048 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.048    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.165 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.165    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.282 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.282    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.399 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.399    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.618 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.001     8.619    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X39Y63         LUT5 (Prop_lut5_I3_O)        0.295     8.914 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.914    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 3.444ns (43.569%)  route 4.461ns (56.431%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.487     3.978    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.124     4.102 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.102    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.635 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.635    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.752 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.752    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.869 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.869    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.986 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.103 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.103    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.220    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.337    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.454    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.688    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.805    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.922 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.009     5.931    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.048 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.048    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.165 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.165    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.282 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.282    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.399 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.399    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.618 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.965     8.583    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X39Y65         LUT4 (Prop_lut4_I2_O)        0.295     8.878 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     8.878    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[9]_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y65         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 3.444ns (43.763%)  route 4.426ns (56.237%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.487     3.978    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.124     4.102 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.102    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.635 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.635    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.752 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.752    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.869 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.869    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.986 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.103 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.103    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.220    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.337    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.454    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.688    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.805    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.922 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.009     5.931    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.048 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.048    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.165 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.165    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.282 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.282    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.399 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.399    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.618 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.929     8.548    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.295     8.843 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.843    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.867ns  (logic 3.444ns (43.779%)  route 4.423ns (56.221%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.487     3.978    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.124     4.102 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.102    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.635 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.635    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.752 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.752    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.869 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.869    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.986 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.103 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.103    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.220    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.337    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.454    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.688    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.805    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.922 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.009     5.931    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.048 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.048    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.165 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.165    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.282 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.282    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.399 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.399    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.618 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.926     8.545    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.295     8.840 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.840    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 3.444ns (43.832%)  route 4.413ns (56.168%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.487     3.978    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.124     4.102 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.102    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.635 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.635    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.752 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.752    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.869 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.869    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.986 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.103 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.103    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.220    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.337    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.454    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.688    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.805    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.922 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.009     5.931    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.048 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.048    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.165 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.165    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.282 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.282    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.399 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.399    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.618 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.917     8.535    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I2_O)        0.295     8.830 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.830    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y64         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y64         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 3.444ns (44.047%)  route 4.375ns (55.953%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.487     3.978    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.124     4.102 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.102    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.635 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.635    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.752 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.752    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.869 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.869    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.986 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.986    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.103 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.103    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.220    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.337    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.454    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.571    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.688    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.805    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.922 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.009     5.931    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.048 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.048    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.165 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.165    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.282 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.282    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.399 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.399    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.618 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.879     8.497    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X39Y68         LUT4 (Prop_lut4_I2_O)        0.295     8.792 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[23]_i_1/O
                         net (fo=1, routed)           0.000     8.792    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp[23]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y68         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y68         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/remd_tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  2.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.410     0.410    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/ap_clk
    SLICE_X41Y67         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[16]/Q
                         net (fo=1, routed)           0.058     0.609    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[63]_0[16]
    SLICE_X40Y67         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.432     0.432    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X40Y67         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.410     0.410    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/ap_clk
    SLICE_X41Y68         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[23]/Q
                         net (fo=1, routed)           0.058     0.609    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[63]_0[23]
    SLICE_X40Y68         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.432     0.432    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X40Y68         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y68         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/result_V_2_reg_285_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/dividend0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y60         FDRE                                         r  bd_0_i/hls_inst/inst/result_V_2_reg_285_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/result_V_2_reg_285_reg[4]/Q
                         net (fo=1, routed)           0.091     0.642    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/dividend0_reg[63]_0[3]
    SLICE_X30Y60         LUT3 (Prop_lut3_I0_O)        0.045     0.687 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/dividend0[4]_i_1/O
                         net (fo=1, routed)           0.000     0.687    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/dividend0[4]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/dividend0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.432     0.432    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/ap_clk
    SLICE_X30Y60         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/dividend0_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/dividend0_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.955%)  route 0.070ns (33.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y69         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[19]/Q
                         net (fo=2, routed)           0.070     0.621    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[19]
    SLICE_X44Y69         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y69         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[20]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y69         FDRE (Hold_fdre_C_D)         0.046     0.478    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/dividend0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/dividend_tmp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.190ns (69.108%)  route 0.085ns (30.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.410     0.410    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X28Y65         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/dividend0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/dividend0_reg[29]/Q
                         net (fo=1, routed)           0.085     0.636    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/dividend0_reg_n_0_[29]
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.049     0.685 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/dividend_tmp[30]_i_1/O
                         net (fo=1, routed)           0.000     0.685    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/dividend_tmp[30]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/dividend_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.432     0.432    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X29Y65         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/dividend_tmp_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.107     0.539    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/dividend_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.564%)  route 0.104ns (42.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.410     0.410    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/ap_clk
    SLICE_X43Y78         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[63]/Q
                         net (fo=1, routed)           0.104     0.655    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[63]_0[63]
    SLICE_X40Y78         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.432     0.432    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X40Y78         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[63]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y78         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.410     0.410    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/ap_clk
    SLICE_X43Y77         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[61]/Q
                         net (fo=1, routed)           0.099     0.650    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[63]_0[61]
    SLICE_X40Y78         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.432     0.432    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X40Y78         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[61]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y78         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.410     0.410    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/ap_clk
    SLICE_X43Y71         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[31]/Q
                         net (fo=1, routed)           0.101     0.652    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[63]_0[31]
    SLICE_X41Y71         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.432     0.432    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y71         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y71         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.410     0.410    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/ap_clk
    SLICE_X43Y73         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[39]/Q
                         net (fo=1, routed)           0.101     0.652    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[63]_0[39]
    SLICE_X41Y73         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.432     0.432    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y73         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[39]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.410     0.410    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/ap_clk
    SLICE_X43Y75         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/divisor0_reg[47]/Q
                         net (fo=1, routed)           0.101     0.652    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[63]_0[47]
    SLICE_X41Y75         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=644, unset)          0.432     0.432    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y75         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[47]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y75         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/udiv_64s_64ns_16_68_seq_1_U1/fn1_udiv_64s_64ns_16_68_seq_1_div_U/fn1_udiv_64s_64ns_16_68_seq_1_div_u_0/divisor0_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y64  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y65  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y65  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y65  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y65  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y66  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y66  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y66  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y66  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y67  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y64  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y66  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y66  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y66  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y66  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y67  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y64  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y64  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65  bd_0_i/hls_inst/inst/add_ln24_reg_290_reg[13]/C



