fixed_rate	,	V_17
of_clk_add_provider	,	F_7
parent	,	V_33
sunxi_divider_clk_setup	,	F_16
of_match_node	,	F_29
shift	,	V_39
clk_onecell_data	,	V_46
clk_mux_match	,	V_64
hw	,	V_18
clk_lock	,	V_16
of_clk_src_simple_get	,	V_22
calcm	,	V_29
lock	,	V_15
clk_parent	,	V_42
calcp	,	V_30
SUNXI_DIVISOR_WIDTH	,	V_43
clk	,	V_3
node	,	V_2
of_clk_get_parent_name	,	F_12
GFP_KERNEL	,	V_11
"clock-output-names"	,	L_2
kfree	,	F_3
SUNXI_MUX_GATE_WIDTH	,	V_40
freq	,	V_23
"ahb_sdram"	,	L_3
device_node	,	V_1
clk_factors_match	,	V_62
sunxi_mux_clk_setup	,	F_14
clk_div_match	,	V_63
of_property_read_u32	,	F_4
SUNXI_OSC24M_GATE	,	V_14
for_each_set_bit	,	F_21
bit_idx	,	V_13
table	,	V_34
u8	,	T_3
for_each_matching_node	,	F_28
i	,	V_38
j	,	V_49
k	,	V_26
m	,	V_27
n	,	V_25
p	,	V_28
clk_gate_ops	,	V_20
CLK_IS_ROOT	,	V_21
sunxi_get_pll1_factors	,	F_9
setup_function	,	F_27
__init	,	T_1
of_iomap	,	F_5
SUNXI_GATES_MAX_SIZE	,	V_52
of_clk_src_onecell_get	,	V_56
of_clk_init	,	F_31
gates_data	,	V_45
sunxi_gates_clk_setup	,	F_18
getter	,	V_35
data	,	V_32
CLK_DIVIDER_POWER_OF_TWO	,	V_44
clk_num	,	V_55
clk_data	,	V_47
clk_match	,	V_58
u32	,	T_2
reg	,	V_12
clk_register_clkdev	,	F_8
function	,	V_59
clk_register_composite	,	F_6
clk_fixed_rate_ops	,	V_19
sunxi_factors_clk_setup	,	F_11
factors_data	,	V_31
clk_register_factors	,	F_13
div_data	,	V_41
clk_name	,	V_8
of_sunxi_table_clock_setup	,	F_26
clk_gates_match	,	V_65
of_property_read_string_index	,	F_22
clk_register_mux	,	F_15
qty	,	V_48
name	,	V_9
CLK_IGNORE_UNUSED	,	V_54
fixed	,	V_5
parents	,	V_37
clks	,	V_53
np	,	V_60
clk_register_divider	,	F_17
parent_rate	,	V_24
rate	,	V_10
kzalloc	,	F_2
clk_register_gate	,	F_23
kmalloc	,	F_20
ignore	,	V_50
find_last_bit	,	F_19
of_device_id	,	V_57
sunxi_osc_clk_setup	,	F_1
mask	,	V_51
"clock-frequency"	,	L_1
match	,	V_61
WARN_ON	,	F_24
sunxi_init_clocks	,	F_30
mux_data	,	V_36
gate	,	V_7
clk_fixed_rate	,	V_4
clk_gate	,	V_6
sunxi_get_apb1_factors	,	F_10
IS_ERR	,	F_25
