
ubuntu-preinstalled/peekfd:     file format elf32-littlearm


Disassembly of section .init:

00000870 <.init>:
 870:	push	{r3, lr}
 874:	bl	fe8 <__snprintf_chk@plt+0x600>
 878:	pop	{r3, pc}

Disassembly of section .plt:

0000087c <raise@plt-0x14>:
 87c:	push	{lr}		; (str lr, [sp, #-4]!)
 880:	ldr	lr, [pc, #4]	; 88c <raise@plt-0x4>
 884:	add	lr, pc, lr
 888:	ldr	pc, [lr, #8]!
 88c:	andeq	r1, r1, r4, asr #13

00000890 <raise@plt>:
 890:			; <UNDEFINED> instruction: 0xe7fd4778
 894:	add	ip, pc, #0, 12
 898:	add	ip, ip, #69632	; 0x11000
 89c:	ldr	pc, [ip, #1728]!	; 0x6c0

000008a0 <__cxa_finalize@plt>:
 8a0:	add	ip, pc, #0, 12
 8a4:	add	ip, ip, #69632	; 0x11000
 8a8:	ldr	pc, [ip, #1720]!	; 0x6b8

000008ac <strtol@plt>:
 8ac:	add	ip, pc, #0, 12
 8b0:	add	ip, ip, #69632	; 0x11000
 8b4:	ldr	pc, [ip, #1712]!	; 0x6b0

000008b8 <fflush@plt>:
 8b8:	add	ip, pc, #0, 12
 8bc:	add	ip, ip, #69632	; 0x11000
 8c0:	ldr	pc, [ip, #1704]!	; 0x6a8

000008c4 <free@plt>:
 8c4:	add	ip, pc, #0, 12
 8c8:	add	ip, ip, #69632	; 0x11000
 8cc:	ldr	pc, [ip, #1696]!	; 0x6a0

000008d0 <memcpy@plt>:
 8d0:	add	ip, pc, #0, 12
 8d4:	add	ip, ip, #69632	; 0x11000
 8d8:	ldr	pc, [ip, #1688]!	; 0x698

000008dc <signal@plt>:
 8dc:	add	ip, pc, #0, 12
 8e0:	add	ip, ip, #69632	; 0x11000
 8e4:	ldr	pc, [ip, #1680]!	; 0x690

000008e8 <dcgettext@plt>:
 8e8:	add	ip, pc, #0, 12
 8ec:	add	ip, ip, #69632	; 0x11000
 8f0:	ldr	pc, [ip, #1672]!	; 0x688

000008f4 <__stack_chk_fail@plt>:
 8f4:	add	ip, pc, #0, 12
 8f8:	add	ip, ip, #69632	; 0x11000
 8fc:	ldr	pc, [ip, #1664]!	; 0x680

00000900 <wait@plt>:
 900:	add	ip, pc, #0, 12
 904:	add	ip, ip, #69632	; 0x11000
 908:	ldr	pc, [ip, #1656]!	; 0x678

0000090c <textdomain@plt>:
 90c:	add	ip, pc, #0, 12
 910:	add	ip, ip, #69632	; 0x11000
 914:	ldr	pc, [ip, #1648]!	; 0x670

00000918 <opendir@plt>:
 918:	add	ip, pc, #0, 12
 91c:	add	ip, ip, #69632	; 0x11000
 920:	ldr	pc, [ip, #1640]!	; 0x668

00000924 <puts@plt>:
 924:	add	ip, pc, #0, 12
 928:	add	ip, ip, #69632	; 0x11000
 92c:	ldr	pc, [ip, #1632]!	; 0x660

00000930 <malloc@plt>:
 930:	add	ip, pc, #0, 12
 934:	add	ip, ip, #69632	; 0x11000
 938:	ldr	pc, [ip, #1624]!	; 0x658

0000093c <__libc_start_main@plt>:
 93c:	add	ip, pc, #0, 12
 940:	add	ip, ip, #69632	; 0x11000
 944:	ldr	pc, [ip, #1616]!	; 0x650

00000948 <__gmon_start__@plt>:
 948:	add	ip, pc, #0, 12
 94c:	add	ip, ip, #69632	; 0x11000
 950:	ldr	pc, [ip, #1608]!	; 0x648

00000954 <getopt_long@plt>:
 954:	add	ip, pc, #0, 12
 958:	add	ip, ip, #69632	; 0x11000
 95c:	ldr	pc, [ip, #1600]!	; 0x640

00000960 <__ctype_b_loc@plt>:
 960:	add	ip, pc, #0, 12
 964:	add	ip, ip, #69632	; 0x11000
 968:	ldr	pc, [ip, #1592]!	; 0x638

0000096c <putchar@plt>:
 96c:	add	ip, pc, #0, 12
 970:	add	ip, ip, #69632	; 0x11000
 974:	ldr	pc, [ip, #1584]!	; 0x630

00000978 <__printf_chk@plt>:
 978:	add	ip, pc, #0, 12
 97c:	add	ip, ip, #69632	; 0x11000
 980:	ldr	pc, [ip, #1576]!	; 0x628

00000984 <__fprintf_chk@plt>:
 984:			; <UNDEFINED> instruction: 0xe7fd4778
 988:	add	ip, pc, #0, 12
 98c:	add	ip, ip, #69632	; 0x11000
 990:	ldr	pc, [ip, #1564]!	; 0x61c

00000994 <setlocale@plt>:
 994:	add	ip, pc, #0, 12
 998:	add	ip, ip, #69632	; 0x11000
 99c:	ldr	pc, [ip, #1556]!	; 0x614

000009a0 <readdir64@plt>:
 9a0:	add	ip, pc, #0, 12
 9a4:	add	ip, ip, #69632	; 0x11000
 9a8:	ldr	pc, [ip, #1548]!	; 0x60c

000009ac <putc@plt>:
 9ac:	add	ip, pc, #0, 12
 9b0:	add	ip, ip, #69632	; 0x11000
 9b4:	ldr	pc, [ip, #1540]!	; 0x604

000009b8 <bindtextdomain@plt>:
 9b8:	add	ip, pc, #0, 12
 9bc:	add	ip, ip, #69632	; 0x11000
 9c0:	ldr	pc, [ip, #1532]!	; 0x5fc

000009c4 <abort@plt>:
 9c4:	add	ip, pc, #0, 12
 9c8:	add	ip, ip, #69632	; 0x11000
 9cc:	ldr	pc, [ip, #1524]!	; 0x5f4

000009d0 <ptrace@plt>:
 9d0:	add	ip, pc, #0, 12
 9d4:	add	ip, ip, #69632	; 0x11000
 9d8:	ldr	pc, [ip, #1516]!	; 0x5ec

000009dc <closedir@plt>:
 9dc:	add	ip, pc, #0, 12
 9e0:	add	ip, ip, #69632	; 0x11000
 9e4:	ldr	pc, [ip, #1508]!	; 0x5e4

000009e8 <__snprintf_chk@plt>:
 9e8:	add	ip, pc, #0, 12
 9ec:	add	ip, ip, #69632	; 0x11000
 9f0:	ldr	pc, [ip, #1500]!	; 0x5dc

Disassembly of section .text:

000009f4 <.text>:
     9f4:	svcmi	0x00f0e92d
     9f8:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
     9fc:	rsbscs	r8, r0, #4, 22	; 0x1000
     a00:	ldrpl	pc, [r8, #-2271]!	; 0xfffff721
     a04:			; <UNDEFINED> instruction: 0xf8df4680
     a08:	ldrbtmi	r3, [sp], #-1336	; 0xfffffac8
     a0c:	ldrne	pc, [r4, #-2271]!	; 0xfffff721
     a10:			; <UNDEFINED> instruction: 0xf8dfb0c5
     a14:			; <UNDEFINED> instruction: 0xf10d4534
     a18:	stmiapl	fp!, {r2, r7, r8, fp}^
     a1c:			; <UNDEFINED> instruction: 0xf8df4479
     a20:	strbmi	r5, [r8], -ip, lsr #10
     a24:	movtls	r6, #14363	; 0x381b
     a28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     a2c:	svc	0x0050f7ff
     a30:	ldrne	pc, [ip, #-2271]	; 0xfffff721
     a34:	ldrbtmi	r2, [ip], #-6
     a38:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
     a3c:			; <UNDEFINED> instruction: 0xf7ff9504
     a40:			; <UNDEFINED> instruction: 0xf8dfefaa
     a44:			; <UNDEFINED> instruction: 0x46201510
     a48:			; <UNDEFINED> instruction: 0xf7ff4479
     a4c:			; <UNDEFINED> instruction: 0x4620efb6
     a50:	svc	0x005cf7ff
     a54:	svceq	0x0001f1b8
     a58:	addshi	pc, ip, r0, asr #6
     a5c:	ldrbtge	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     a60:	ldrmi	r2, [sp], -r0, lsl #6
     a64:	ldrbtmi	r4, [sl], #1691	; 0x69b
     a68:	movwls	r4, #42526	; 0xa61e
     a6c:	movwls	r9, #13069	; 0x330d
     a70:	strcs	r4, [r0], #-1611	; 0xfffff9b5
     a74:			; <UNDEFINED> instruction: 0x46394652
     a78:	strls	r4, [r0], #-1600	; 0xfffff9c0
     a7c:	svc	0x006af7ff
     a80:			; <UNDEFINED> instruction: 0xf0001c43
     a84:	ldmdacc	r8!, {r0, r1, r2, r5, r7, pc}
     a88:	ldmle	r1!, {r2, r3, r4, r5, fp, sp}^
     a8c:			; <UNDEFINED> instruction: 0xf853a302
     a90:	ldrmi	r2, [r3], #-32	; 0xffffffe0
     a94:	svclt	0x00004718
     a98:	strdeq	r0, [r0], -r9
     a9c:			; <UNDEFINED> instruction: 0xffffffd9
     aa0:			; <UNDEFINED> instruction: 0xffffffd9
     aa4:			; <UNDEFINED> instruction: 0xffffffd9
     aa8:			; <UNDEFINED> instruction: 0xffffffd9
     aac:			; <UNDEFINED> instruction: 0xffffffd9
     ab0:			; <UNDEFINED> instruction: 0xffffffd9
     ab4:	strdeq	r0, [r0], -sp
     ab8:			; <UNDEFINED> instruction: 0xffffffd9
     abc:			; <UNDEFINED> instruction: 0xffffffd9
     ac0:			; <UNDEFINED> instruction: 0xffffffd9
     ac4:			; <UNDEFINED> instruction: 0xffffffd9
     ac8:			; <UNDEFINED> instruction: 0xffffffd9
     acc:			; <UNDEFINED> instruction: 0xffffffd9
     ad0:			; <UNDEFINED> instruction: 0xffffffd9
     ad4:			; <UNDEFINED> instruction: 0xffffffd9
     ad8:			; <UNDEFINED> instruction: 0xffffffd9
     adc:			; <UNDEFINED> instruction: 0xffffffd9
     ae0:			; <UNDEFINED> instruction: 0xffffffd9
     ae4:			; <UNDEFINED> instruction: 0xffffffd9
     ae8:			; <UNDEFINED> instruction: 0xffffffd9
     aec:			; <UNDEFINED> instruction: 0xffffffd9
     af0:			; <UNDEFINED> instruction: 0xffffffd9
     af4:			; <UNDEFINED> instruction: 0xffffffd9
     af8:			; <UNDEFINED> instruction: 0xffffffd9
     afc:			; <UNDEFINED> instruction: 0xffffffd9
     b00:			; <UNDEFINED> instruction: 0xffffffd9
     b04:			; <UNDEFINED> instruction: 0xffffffd9
     b08:			; <UNDEFINED> instruction: 0xffffffd9
     b0c:			; <UNDEFINED> instruction: 0xffffffd9
     b10:	andeq	r0, r0, r5, lsr r1
     b14:			; <UNDEFINED> instruction: 0xffffffd9
     b18:			; <UNDEFINED> instruction: 0xffffffd9
     b1c:			; <UNDEFINED> instruction: 0xffffffd9
     b20:			; <UNDEFINED> instruction: 0xffffffd9
     b24:			; <UNDEFINED> instruction: 0xffffffd9
     b28:			; <UNDEFINED> instruction: 0xffffffd9
     b2c:			; <UNDEFINED> instruction: 0xffffffd9
     b30:			; <UNDEFINED> instruction: 0xffffffd9
     b34:			; <UNDEFINED> instruction: 0xffffffd9
     b38:			; <UNDEFINED> instruction: 0xffffffd9
     b3c:			; <UNDEFINED> instruction: 0xffffffd9
     b40:			; <UNDEFINED> instruction: 0xffffffd9
     b44:	andeq	r0, r0, sp, lsr #2
     b48:	andeq	r0, r0, r7, lsr #2
     b4c:			; <UNDEFINED> instruction: 0xffffffd9
     b50:			; <UNDEFINED> instruction: 0xffffffd9
     b54:			; <UNDEFINED> instruction: 0xffffffd9
     b58:	strdeq	r0, [r0], -sp
     b5c:			; <UNDEFINED> instruction: 0xffffffd9
     b60:			; <UNDEFINED> instruction: 0xffffffd9
     b64:			; <UNDEFINED> instruction: 0xffffffd9
     b68:			; <UNDEFINED> instruction: 0xffffffd9
     b6c:			; <UNDEFINED> instruction: 0xffffffd9
     b70:	strdeq	r0, [r0], -r5
     b74:			; <UNDEFINED> instruction: 0xffffffd9
     b78:			; <UNDEFINED> instruction: 0xffffffd9
     b7c:			; <UNDEFINED> instruction: 0xffffffd9
     b80:			; <UNDEFINED> instruction: 0xffffffd9
     b84:			; <UNDEFINED> instruction: 0xffffffd9
     b88:	andeq	r0, r0, pc, lsl r1
     b8c:	strb	r2, [pc, -r1, lsl #12]!
     b90:	strb	r2, [sp, -r1, lsl #10]!
     b94:	blx	cbcb9e <attached_pids@@Base+0xcaab1a>
     b98:	bmi	ffc08ba4 <attached_pids@@Base+0xffbf6b20>
     b9c:	ldrbtmi	r4, [sl], #-3048	; 0xfffff418
     ba0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     ba4:	subsmi	r9, sl, r3, asr #22
     ba8:	bichi	pc, r2, r0, asr #32
     bac:	ldc	0, cr11, [sp], #276	; 0x114
     bb0:	pop	{r2, r8, r9, fp, pc}
     bb4:	movwcs	r8, #8176	; 0x1ff0
     bb8:	movwls	r9, #13069	; 0x330d
     bbc:	movwcs	lr, #5976	; 0x1758
     bc0:	ldrb	r9, [r5, -sl, lsl #6]
     bc4:	movwls	r2, #13057	; 0x3301
     bc8:			; <UNDEFINED> instruction: 0xe751469b
     bcc:	blx	ff73cbd4 <attached_pids@@Base+0xff72ab50>
     bd0:	strb	r2, [r2, r1]!
     bd4:	bls	113b64 <attached_pids@@Base+0x101ae0>
     bd8:	andge	pc, r3, r2, asr r8	; <UNPREDICTABLE>
     bdc:	ldrdcc	pc, [r0], -sl
     be0:	vmls.f<illegal width 8>	d4, d0, d3[0]
     be4:			; <UNDEFINED> instruction: 0xf85781a0
     be8:	andcs	r0, sl, #35	; 0x23
     bec:	movwcc	r4, #5665	; 0x1621
     bf0:	andcc	pc, r0, sl, asr #17
     bf4:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
     bf8:	ldrdcc	pc, [r0], -sl
     bfc:	strmi	r4, [r1], r3, asr #10
     c00:	strls	sp, [r8], #-2928	; 0xfffff490
     c04:			; <UNDEFINED> instruction: 0xf0004648
     c08:	blls	37f614 <attached_pids@@Base+0x36d590>
     c0c:			; <UNDEFINED> instruction: 0xf0402b00
     c10:	ldfmip	f0, [r4], {103}	; 0x67
     c14:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
     c18:			; <UNDEFINED> instruction: 0xf0002b00
     c1c:	ldmibmi	r2, {r0, r1, r2, r3, r4, r6, r8, pc}^
     c20:	strcs	r2, [r0, -r2]
     c24:			; <UNDEFINED> instruction: 0xf7ff4479
     c28:	blmi	ff43c598 <attached_pids@@Base+0xff42a514>
     c2c:			; <UNDEFINED> instruction: 0xf8529a04
     c30:	and	r8, r7, r3
     c34:			; <UNDEFINED> instruction: 0xf8582300
     c38:	ldrmi	r1, [sl], -r4, lsl #22
     c3c:			; <UNDEFINED> instruction: 0xf7ff2018
     c40:	strcc	lr, [r1, -r8, asr #29]
     c44:	adcsmi	r6, fp, #2293760	; 0x230000
     c48:	bls	2b8020 <attached_pids@@Base+0x2a5f9c>
     c4c:	blls	22c88c <attached_pids@@Base+0x21a808>
     c50:	ldmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
     c54:	andeq	pc, r1, #130	; 0x82
     c58:	bmi	ff165490 <attached_pids@@Base+0xff15340c>
     c5c:	ldrbtmi	r2, [sl], #-2816	; 0xfffff500
     c60:	stmdavs	r3!, {r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
     c64:	beq	3cda8 <attached_pids@@Base+0x2ad24>
     c68:	bcs	fe43c494 <attached_pids@@Base+0xfe42a410>
     c6c:	svclt	0x00c84ac1
     c70:	ldrdge	pc, [r0], -r3
     c74:	blmi	ff011e64 <attached_pids@@Base+0xfefffde0>
     c78:	bcs	43c4a4 <attached_pids@@Base+0x42a420>
     c7c:	ldmpl	r3, {r2, r9, fp, ip, pc}^
     c80:			; <UNDEFINED> instruction: 0xf04f9306
     c84:	movwls	r3, #46079	; 0xb3ff
     c88:	movwls	r2, #29440	; 0x7300
     c8c:	movwls	r2, #37635	; 0x9303
     c90:			; <UNDEFINED> instruction: 0xf7ff4638
     c94:			; <UNDEFINED> instruction: 0xf89dee36
     c98:	blcs	1fccd80 <attached_pids@@Base+0x1fbacfc>
     c9c:	mvnsle	r4, r4, lsl #12
     ca0:	strbmi	r4, [fp], -r1, lsl #12
     ca4:	andcs	r2, ip, r0, lsl #4
     ca8:	mrc	7, 4, APSR_nzcv, cr2, cr15, {7}
     cac:	ldrsbhi	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
     cb0:	svceq	0x0000f1bb
     cb4:			; <UNDEFINED> instruction: 0xf1b8d002
     cb8:	eorsle	r0, r8, r2, lsl #30
     cbc:	tstlt	r3, r3, lsl #22
     cc0:	svceq	0x0078f1b8
     cc4:			; <UNDEFINED> instruction: 0xf1a8d033
     cc8:	blcs	418dc <attached_pids@@Base+0x2f858>
     ccc:	blls	476ce0 <attached_pids@@Base+0x464c5c>
     cd0:	addsmi	r9, r3, #61440	; 0xf000
     cd4:	movwcs	sp, #51	; 0x33
     cd8:	ldrmi	r4, [sl], -r1, lsr #12
     cdc:			; <UNDEFINED> instruction: 0xf7ff2018
     ce0:			; <UNDEFINED> instruction: 0xe7d5ee78
     ce4:	movweq	lr, #15272	; 0x3ba8
     ce8:			; <UNDEFINED> instruction: 0xf8df9308
     cec:	umullseq	r8, r8, r0, r2	; <UNPREDICTABLE>
     cf0:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
     cf4:			; <UNDEFINED> instruction: 0xf8cd4ba2
     cf8:	ldrbtmi	r9, [r8], #20
     cfc:	sxtabmi	r4, r9, fp, ror #8
     d00:	and	r6, sp, r8, asr r0
     d04:	ldrdcc	pc, [r0], -sl
     d08:	tstcs	r0, sl, lsl #4
     d0c:	ldrdpl	pc, [r4], -r8
     d10:			; <UNDEFINED> instruction: 0xf8574423
     d14:			; <UNDEFINED> instruction: 0xf7ff0023
     d18:			; <UNDEFINED> instruction: 0xf845edca
     d1c:	strcc	r0, [r1], #-36	; 0xffffffdc
     d20:	addsmi	r9, ip, #8, 22	; 0x2000
     d24:	strbmi	sp, [sp], -lr, ror #23
     d28:			; <UNDEFINED> instruction: 0x9014f8dd
     d2c:	stmdals	pc, {r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
     d30:	ldclle	8, cr2, [r0]
     d34:			; <UNDEFINED> instruction: 0xf9eaf000
     d38:	ldrsbhi	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
     d3c:	stmdals	r8, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
     d40:	vsub.i8	d18, d0, d0
     d44:	stmibmi	pc, {r3, r6, r7, pc}	; <UNPREDICTABLE>
     d48:	andls	r2, r5, #0, 4
     d4c:	ldrbtmi	r4, [r9], #-1670	; 0xfffff97a
     d50:	stmdavs	r9, {r5, r9, fp, ip, pc}^
     d54:	andls	r4, r4, #148, 12	; 0x9400000
     d58:	andcs	r3, r0, #4, 18	; 0x10000
     d5c:	andcc	lr, r1, #2
     d60:	umlalsle	r4, r8, r6, r5
     d64:	svceq	0x0004f851
     d68:	mvnsle	r4, r0, ror #10
     d6c:	stmdbls	r4, {r0, r3, r9, fp, ip, pc}
     d70:	svclt	0x00084551
     d74:			; <UNDEFINED> instruction: 0xf0004542
     d78:	stmiblt	r6!, {r0, r3, r5, r7, pc}
     d7c:	svceq	0x0003f1b8
     d80:	addshi	pc, sl, r0
     d84:	ldrbtmi	r4, [sl], #-2688	; 0xfffff580
     d88:	andcs	r4, r1, r0, lsl #19
     d8c:	ldrbtmi	r9, [r9], #-2820	; 0xfffff4fc
     d90:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
     d94:	blcs	279d0 <attached_pids@@Base+0x1594c>
     d98:	addshi	pc, r1, r0, asr #32
     d9c:	ldrbtmi	r4, [r8], #-2172	; 0xfffff784
     da0:	stcl	7, cr15, [r0, #1020]	; 0x3fc
     da4:	bls	3279f0 <attached_pids@@Base+0x31596c>
     da8:	stmdbcs	r0, {r0, r1, r2, r8, fp, ip, pc}
     dac:	andcs	fp, r1, #8, 30
     db0:	cmnle	r9, r0, lsl #20
     db4:	addsmi	r9, sl, #45056	; 0xb000
     db8:	stmdals	r7, {r1, r2, r4, r5, r6, ip, lr, pc}
     dbc:	movwls	r9, #21259	; 0x530b
     dc0:	stc	7, cr15, [r0, #1020]	; 0x3fc
     dc4:	ldrmi	r9, [r8], -r5, lsl #22
     dc8:			; <UNDEFINED> instruction: 0xf7ff9305
     dcc:	blls	17c49c <attached_pids@@Base+0x16a418>
     dd0:	blcs	24df4 <attached_pids@@Base+0x12d70>
     dd4:			; <UNDEFINED> instruction: 0xf8cdd03c
     dd8:	cdp	0, 0, cr8, cr8, cr4, {1}
     ddc:	vmov	r7, s18
     de0:			; <UNDEFINED> instruction: 0xf04f8a10
     de4:			; <UNDEFINED> instruction: 0xf8cd0a00
     de8:	ssatmi	fp, #20, r4
     dec:	strtmi	r9, [r6], -r7, lsl #30
     df0:	cdp	12, 0, cr9, cr8, cr10, {0}
     df4:	bls	42783c <attached_pids@@Base+0x4157b8>
     df8:	ldrtmi	r2, [r1], -r0, lsl #6
     dfc:	ldrbmi	r2, [r2], #-1
     e00:	stcl	7, cr15, [r6, #1020]!	; 0x3fc
     e04:	smlabblt	ip, r1, r6, r4
     e08:	andeq	pc, sl, r7, lsl #16
     e0c:			; <UNDEFINED> instruction: 0xf7ffbb4d
     e10:	blx	17fc4b8 <attached_pids@@Base+0x17ea434>
     e14:	stmdavs	r3, {r0, r3, r7, r9, ip, sp, lr, pc}
     e18:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
     e1c:	orrcc	pc, r0, #201326595	; 0xc000003
     e20:	svclt	0x00082a0a
     e24:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
     e28:			; <UNDEFINED> instruction: 0x4641b313
     e2c:			; <UNDEFINED> instruction: 0xf7ff2001
     e30:	blls	47c4c8 <attached_pids@@Base+0x46a444>
     e34:	beq	7d264 <attached_pids@@Base+0x6b1e0>
     e38:	ldmle	ip, {r0, r1, r4, r6, r8, sl, lr}^
     e3c:	bvc	43c6a4 <attached_pids@@Base+0x42a620>
     e40:	mrc	6, 0, r4, cr8, cr4, {1}
     e44:			; <UNDEFINED> instruction: 0x465e9a90
     e48:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
     e4c:			; <UNDEFINED> instruction: 0xb014f8dd
     e50:			; <UNDEFINED> instruction: 0xf8cd9b06
     e54:	ldmdavs	r8, {r2, r5, pc}
     e58:	stc	7, cr15, [lr, #-1020]!	; 0xfffffc04
     e5c:			; <UNDEFINED> instruction: 0xa010f8dd
     e60:	blls	1bab4c <attached_pids@@Base+0x1a8ac8>
     e64:			; <UNDEFINED> instruction: 0xf089fa5f
     e68:			; <UNDEFINED> instruction: 0xf7ff6819
     e6c:	strb	lr, [r0, r0, lsr #27]!
     e70:	andsle	r2, r1, sp, lsl #20
     e74:	andsle	r2, r3, pc, ror sl
     e78:	sbcsle	r2, sl, r0, lsl #20
     e7c:	bne	fe43c6e8 <attached_pids@@Base+0xfe42a664>
     e80:			; <UNDEFINED> instruction: 0xf7ff2001
     e84:			; <UNDEFINED> instruction: 0xe7d4ed7a
     e88:	bcs	276b8 <attached_pids@@Base+0x15634>
     e8c:	bls	1f5118 <attached_pids@@Base+0x1e3094>
     e90:	orrsle	r2, r2, r0, lsl #20
     e94:	ldr	r9, [r6, fp, lsl #6]
     e98:			; <UNDEFINED> instruction: 0xf7ff200a
     e9c:	strb	lr, [r8, r8, ror #26]
     ea0:			; <UNDEFINED> instruction: 0xf7ff2008
     ea4:	strb	lr, [r4, r4, ror #26]
     ea8:			; <UNDEFINED> instruction: 0x46209a10
     eac:			; <UNDEFINED> instruction: 0xf9c0f000
     eb0:	stmdacs	r0, {r0, r4, r8, r9, fp, ip, pc}
     eb4:	str	sp, [r0, ip, asr #1]
     eb8:	ldrbtmi	r4, [sl], #-2614	; 0xfffff5ca
     ebc:	ldmdbmi	r6!, {r2, r5, r6, r8, r9, sl, sp, lr, pc}
     ec0:	andcs	r4, r1, r2, lsr #12
     ec4:			; <UNDEFINED> instruction: 0xf7ff4479
     ec8:			; <UNDEFINED> instruction: 0xe767ed58
     ecc:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
     ed0:	andsge	pc, r0, sp, asr #17
     ed4:	bls	83ac78 <attached_pids@@Base+0x828bf4>
     ed8:	strb	r9, [r7, -r4, lsl #4]
     edc:	ldrb	r2, [ip], -r1
     ee0:	bmi	babfdc <attached_pids@@Base+0xb99f58>
     ee4:			; <UNDEFINED> instruction: 0xf8cd2318
     ee8:	ldrbtmi	r9, [sl], #-4
     eec:	ldrmi	r4, [r9], -r0, lsr #12
     ef0:	andcs	r9, r1, #0, 4
     ef4:	ldcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
     ef8:			; <UNDEFINED> instruction: 0xf7ff4620
     efc:	strmi	lr, [r4], -lr, lsl #26
     f00:			; <UNDEFINED> instruction: 0xf43f2800
     f04:	strtmi	sl, [r0], -r6, lsl #29
     f08:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
     f0c:	mulscc	r3, r0, r1
     f10:	tstcs	r0, sl, lsl #4
     f14:	stcl	7, cr15, [sl], {255}	; 0xff
     f18:	rscsle	r2, r4, r0, lsl #16
     f1c:	rscsle	r4, r2, r1, lsl #11
     f20:			; <UNDEFINED> instruction: 0xf8f4f000
     f24:	andls	lr, r3, pc, ror #15
     f28:			; <UNDEFINED> instruction: 0xf968f000
     f2c:	ldrt	r9, [r4], -r3, lsl #16
     f30:	stcl	7, cr15, [r0], #1020	; 0x3fc
     f34:			; <UNDEFINED> instruction: 0xf7ff4620
     f38:			; <UNDEFINED> instruction: 0xe66aed52
     f3c:	andeq	r1, r1, r2, asr #10
     f40:	andeq	r0, r0, ip, lsl #1
     f44:	andeq	r1, r1, r8, ror #11
     f48:	andeq	r0, r0, r2, ror ip
     f4c:	andeq	r1, r1, r2, lsl r5
     f50:	andeq	r0, r0, r0, asr #25
     f54:	andeq	r0, r0, ip, asr #24
     f58:	andeq	r0, r0, sl, asr #24
     f5c:	andeq	r1, r1, lr, lsr #7
     f60:	muleq	r0, r0, r0
     f64:	andeq	r1, r1, r4, ror #8
     f68:	andeq	r0, r0, r9, lsl #9
     f6c:	muleq	r0, ip, r0
     f70:	muleq	r0, r2, sl
     f74:	andeq	r0, r0, r8, ror sl
     f78:	andeq	r0, r0, r4, lsr #1
     f7c:	andeq	r1, r1, lr, ror r3
     f80:	andeq	r1, r1, ip, ror r3
     f84:	andeq	r1, r1, sl, lsr #6
     f88:	andeq	r0, r0, r6, lsl #18
     f8c:	andeq	r0, r0, sl, lsr r9
     f90:	andeq	r0, r0, sl, asr #18
     f94:	andeq	r0, r0, sl, asr #15
     f98:	andeq	r0, r0, r4, lsl r8
     f9c:	andeq	r0, r0, lr, asr #15
     fa0:	bleq	3d0e4 <attached_pids@@Base+0x2b060>
     fa4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     fa8:	strbtmi	fp, [sl], -r2, lsl #24
     fac:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     fb0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     fb4:	ldrmi	sl, [sl], #776	; 0x308
     fb8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     fbc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     fc0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     fc4:			; <UNDEFINED> instruction: 0xf85a4b06
     fc8:	stmdami	r6, {r0, r1, ip, sp}
     fcc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     fd0:	ldc	7, cr15, [r4], #1020	; 0x3fc
     fd4:	ldcl	7, cr15, [r6], #1020	; 0x3fc
     fd8:	andeq	r0, r1, r8, ror pc
     fdc:	andeq	r0, r0, r0, lsl #1
     fe0:	andeq	r0, r0, r0, lsr #1
     fe4:	andeq	r0, r0, r8, lsr #1
     fe8:	ldr	r3, [pc, #20]	; 1004 <__snprintf_chk@plt+0x61c>
     fec:	ldr	r2, [pc, #20]	; 1008 <__snprintf_chk@plt+0x620>
     ff0:	add	r3, pc, r3
     ff4:	ldr	r2, [r3, r2]
     ff8:	cmp	r2, #0
     ffc:	bxeq	lr
    1000:	b	948 <__gmon_start__@plt>
    1004:	andeq	r0, r1, r8, asr pc
    1008:	muleq	r0, r8, r0
    100c:	blmi	1d302c <attached_pids@@Base+0x1c0fa8>
    1010:	bmi	1d21f8 <attached_pids@@Base+0x1c0174>
    1014:	addmi	r4, r3, #2063597568	; 0x7b000000
    1018:	andle	r4, r3, sl, ror r4
    101c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1020:	ldrmi	fp, [r8, -r3, lsl #2]
    1024:	svclt	0x00004770
    1028:	andeq	r1, r1, r4, rrx
    102c:	andeq	r1, r1, r0, rrx
    1030:	andeq	r0, r1, r4, lsr pc
    1034:	andeq	r0, r0, r8, lsl #1
    1038:	stmdbmi	r9, {r3, fp, lr}
    103c:	bmi	252224 <attached_pids@@Base+0x2401a0>
    1040:	bne	25222c <attached_pids@@Base+0x2401a8>
    1044:	svceq	0x00cb447a
    1048:			; <UNDEFINED> instruction: 0x01a1eb03
    104c:	andle	r1, r3, r9, asr #32
    1050:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1054:	ldrmi	fp, [r8, -r3, lsl #2]
    1058:	svclt	0x00004770
    105c:	andeq	r1, r1, r8, lsr r0
    1060:	andeq	r1, r1, r4, lsr r0
    1064:	andeq	r0, r1, r8, lsl #30
    1068:	andeq	r0, r0, ip, lsr #1
    106c:	blmi	2ae494 <attached_pids@@Base+0x29c410>
    1070:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1074:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1078:	blmi	26f62c <attached_pids@@Base+0x25d5a8>
    107c:	ldrdlt	r5, [r3, -r3]!
    1080:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1084:			; <UNDEFINED> instruction: 0xf7ff6818
    1088:			; <UNDEFINED> instruction: 0xf7ffec0c
    108c:	blmi	1c0f90 <attached_pids@@Base+0x1aef0c>
    1090:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1094:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1098:	andeq	r1, r1, r2
    109c:	ldrdeq	r0, [r1], -r8
    10a0:	andeq	r0, r0, r4, lsl #1
    10a4:	andeq	r0, r1, lr, ror pc
    10a8:	andeq	r0, r1, r2, ror #31
    10ac:	svclt	0x0000e7c4
    10b0:	mrcmi	5, 0, fp, cr2, cr0, {3}
    10b4:	ldrbtmi	r4, [lr], #-2578	; 0xfffff5ee
    10b8:	ldmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}
    10bc:	vstrle	d2, [lr, #-0]
    10c0:	strcs	r4, [r0], #-2832	; 0xfffff4f0
    10c4:	stccc	8, cr5, [r4, #-852]	; 0xfffffcac
    10c8:			; <UNDEFINED> instruction: 0xf8552300
    10cc:	ldrmi	r1, [sl], -r4, lsl #30
    10d0:			; <UNDEFINED> instruction: 0xf7ff2011
    10d4:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    10d8:	adcmi	r3, r3, #16777216	; 0x1000000
    10dc:	blmi	2b84b4 <attached_pids@@Base+0x2a6430>
    10e0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    10e4:			; <UNDEFINED> instruction: 0xf7ffb108
    10e8:	smlattcs	r0, lr, fp, lr
    10ec:			; <UNDEFINED> instruction: 0xf7ff2002
    10f0:	pop	{r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    10f4:	andcs	r4, r2, r0, ror r0
    10f8:	bllt	ff2bf0fc <attached_pids@@Base+0xff2ad078>
    10fc:	andeq	r0, r1, r2, asr #31
    1100:	muleq	r1, r4, lr
    1104:	muleq	r0, ip, r0
    1108:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    110c:	mvnsmi	lr, sp, lsr #18
    1110:	ldcmi	0, cr11, [r8, #-520]	; 0xfffffdf8
    1114:	ldrbtmi	r4, [sp], #-3608	; 0xfffff1e8
    1118:	ldrbtmi	r9, [lr], #-1
    111c:			; <UNDEFINED> instruction: 0xf5b7682f
    1120:	blle	9cf28 <attached_pids@@Base+0x8aea4>
    1124:	pop	{r1, ip, sp, pc}
    1128:			; <UNDEFINED> instruction: 0x468081f0
    112c:	movwcs	r4, #2067	; 0x813
    1130:	ldrmi	r4, [sl], -r1, asr #12
    1134:			; <UNDEFINED> instruction: 0x46045830
    1138:			; <UNDEFINED> instruction: 0xf8442010
    113c:			; <UNDEFINED> instruction: 0xf7ff8027
    1140:	andcc	lr, r1, r8, asr #24
    1144:	stmdavs	fp!, {r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
    1148:	eorvs	r3, fp, r1, lsl #6
    114c:	blmi	3358fc <attached_pids@@Base+0x323878>
    1150:	stmdbmi	ip, {r0, r2, r9, sp}
    1154:	ldmpl	r3!, {sp}^
    1158:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    115c:	bl	ff13f160 <attached_pids@@Base+0xff12d0dc>
    1160:	tstcs	r1, r3, asr #12
    1164:	strtmi	r4, [r8], -r2, lsl #12
    1168:	pop	{r1, ip, sp, pc}
    116c:			; <UNDEFINED> instruction: 0xf7ff41f0
    1170:	svclt	0x0000bc09
    1174:	andeq	r0, r1, r2, ror #30
    1178:	andeq	r0, r1, r2, lsr lr
    117c:	muleq	r0, ip, r0
    1180:	muleq	r0, r4, r0
    1184:			; <UNDEFINED> instruction: 0x000001b8
    1188:	andcs	fp, r5, #56, 10	; 0xe000000
    118c:	andcs	r4, r0, r5, lsl fp
    1190:	ldrbtmi	r4, [fp], #-3093	; 0xfffff3eb
    1194:	ldmdbpl	ip, {r0, r2, r4, r8, fp, lr}
    1198:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    119c:	bl	fe93f1a0 <attached_pids@@Base+0xfe92d11c>
    11a0:	tstcs	r1, r3, lsl fp
    11a4:			; <UNDEFINED> instruction: 0x4602447b
    11a8:			; <UNDEFINED> instruction: 0xf7ff4628
    11ac:	ldmdbmi	r1, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    11b0:	andcs	r2, r0, r5, lsl #4
    11b4:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    11b8:	bl	fe5bf1bc <attached_pids@@Base+0xfe5ad138>
    11bc:	strmi	r2, [r2], -r1, lsl #2
    11c0:			; <UNDEFINED> instruction: 0xf7ff4628
    11c4:	stmdbmi	ip, {r1, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    11c8:	andcs	r2, r0, r5, lsl #4
    11cc:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}
    11d0:	bl	fe2bf1d4 <attached_pids@@Base+0xfe2ad150>
    11d4:	strmi	r2, [r2], -r1, lsl #2
    11d8:	pop	{r5, r9, sl, lr}
    11dc:			; <UNDEFINED> instruction: 0xf7ff4038
    11e0:	svclt	0x0000bbd1
    11e4:			; <UNDEFINED> instruction: 0x00010dba
    11e8:	muleq	r0, r4, r0
    11ec:	muleq	r0, r4, r1
    11f0:	muleq	r0, ip, r1
    11f4:	muleq	r0, r4, r1
    11f8:	andeq	r0, r0, r4, lsr #3
    11fc:	andcs	r4, r5, #9216	; 0x2400
    1200:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    1204:	andcs	r4, r0, r8, lsl #24
    1208:	ldmdbpl	fp, {r3, r8, fp, lr}
    120c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1210:	bl	1abf214 <attached_pids@@Base+0x1aad190>
    1214:	strmi	r2, [r2], -r1, lsl #2
    1218:	pop	{r5, r9, sl, lr}
    121c:			; <UNDEFINED> instruction: 0xf7ff4010
    1220:	svclt	0x0000bbb1
    1224:	andeq	r0, r1, sl, asr #26
    1228:	muleq	r0, r4, r0
    122c:	andeq	r0, r0, r8, asr #4
    1230:	push	{r0, r1, r4, r5, r6, r7, r8, ip, sp, pc}
    1234:	strmi	r4, [fp], #-1976	; 0xfffff848
    1238:	cdpne	14, 5, cr1, cr15, cr12, {2}
    123c:	strmi	r4, [r8], r2, lsl #13
    1240:	mul	r1, r1, r6
    1244:			; <UNDEFINED> instruction: 0xd01042bc
    1248:	svcpl	0x0001f814
    124c:	ldrbmi	r2, [r1], -r0, lsl #6
    1250:	bl	10925c <attached_pids@@Base+0xf71d8>
    1254:	bl	fe881a80 <attached_pids@@Base+0xfe86f9fc>
    1258:			; <UNDEFINED> instruction: 0xf7ff0208
    125c:	sbclt	lr, r3, #190464	; 0x2e800
    1260:	smlalle	r4, pc, sp, r2	; <UNPREDICTABLE>
    1264:	pop	{r0, sp}
    1268:			; <UNDEFINED> instruction: 0x200087b8
    126c:			; <UNDEFINED> instruction: 0x87b8e8bd
    1270:	ldrbmi	r2, [r0, -r0]!
    1274:	mvnsmi	lr, #737280	; 0xb4000
    1278:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    127c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1280:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1284:	b	ffd3f288 <attached_pids@@Base+0xffd2d204>
    1288:	blne	1d92484 <attached_pids@@Base+0x1d80400>
    128c:	strhle	r1, [sl], -r6
    1290:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1294:	svccc	0x0004f855
    1298:	strbmi	r3, [sl], -r1, lsl #8
    129c:	ldrtmi	r4, [r8], -r1, asr #12
    12a0:	adcmi	r4, r6, #152, 14	; 0x2600000
    12a4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    12a8:	svclt	0x000083f8
    12ac:	andeq	r0, r1, r6, asr #23
    12b0:			; <UNDEFINED> instruction: 0x00010bbc
    12b4:	svclt	0x00004770

Disassembly of section .fini:

000012b8 <.fini>:
    12b8:	push	{r3, lr}
    12bc:	pop	{r3, pc}
