Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Stdp_tb_behav xil_defaultlib.Stdp_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 9 elements; expected 65 [C:/Users/62390/Desktop/ARE/stdp_vhdl/weight_trans/weight_trans.vhd:40]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit stdp_tb in library work failed.
