Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Writing filter settings....
Done writing filter settings to:
	E:\Atlys\Atlys_Utimate\Atlys_12_2_RevC_BIST\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys\Atlys_Utimate\Atlys_12_2_RevC_BIST\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1578 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\system.mhs line 424 - base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000).
WARNING:EDK:1578 - IPNAME:xps_gpio INSTANCE:I2C_Bus - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\system.mhs line 432 - base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000).
WARNING:EDK:391 - xps_uart16550 (xps_uart16550_0) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 408 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
WARNING:EDK:391 - xps_gpio (I2C_Bus) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 416 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
Generated Block Diagram.
Make instance I2C_Bus port GPIO_IO external with net as port name
Instance I2C_Bus port GPIO_IO connector undefined, using I2C_Bus_GPIO_IO
WARNING:EDK:391 - xps_uart16550 (xps_uart16550_0) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 408 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
WARNING:EDK:391 - xps_gpio (I2C_Bus) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 416 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
WARNING:EDK:391 - xps_uart16550 (xps_uart16550_0) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 408 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
WARNING:EDK:391 - xps_gpio (I2C_Bus) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 416 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
Make instance xps_uart16550_0 port sin external with net as port name
Instance xps_uart16550_0 port sin connector undefined, using xps_uart16550_0_sin
WARNING:EDK:391 - xps_uart16550 (xps_uart16550_0) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 408 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
WARNING:EDK:391 - xps_gpio (I2C_Bus) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 416 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
WARNING:EDK:391 - xps_uart16550 (xps_uart16550_0) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 408 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
WARNING:EDK:391 - xps_gpio (I2C_Bus) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 416 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
Make instance xps_uart16550_0 port sout external with net as port name
Instance xps_uart16550_0 port sout connector undefined, using xps_uart16550_0_sout
WARNING:EDK:391 - xps_uart16550 (xps_uart16550_0) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 408 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
WARNING:EDK:391 - xps_gpio (I2C_Bus) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 416 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
WARNING:EDK:391 - xps_uart16550 (xps_uart16550_0) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 408 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
WARNING:EDK:391 - xps_gpio (I2C_Bus) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 416 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
WARNING:EDK:391 - xps_uart16550 (xps_uart16550_0) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 408 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
WARNING:EDK:391 - xps_gpio (I2C_Bus) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 416 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
WARNING:EDK:391 - xps_uart16550 (xps_uart16550_0) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 408 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
WARNING:EDK:391 - xps_gpio (I2C_Bus) - \\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\_xps_tempmhsfilename.mhs line 416 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
  (0xcfe00000-0xcfe0ffff) signal_tester_0	mb_plb
Generated Addresses Successfully
Generated Block Diagram.
Writing filter settings....
Done writing filter settings to:
	\\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\__xps\system.filters
Done writing Tab View settings to:
	\\CLAUDIA\Users\Isa\Atlys_Utimate\Atlys_12_2_RevC_BIST\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Writing filter settings....
Done writing filter settings to:
	E:\Atlys_12_2_RevC_BIST\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys_12_2_RevC_BIST\__xps\system.gui
Generated Block Diagram.
dvi_in_native_1 has been added to the project
dvi_out_native_0 has been added to the project
dvi_in_native_1 has been deleted from the project
test_pattern_generator_0 has been added to the project
dvi_out_native_1 has been added to the project
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
  (0xcfe00000-0xcfe0ffff) signal_tester_0	mb_plb
Generated Addresses Successfully
At Local date and time: Fri Sep 10 14:39:25 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -lp D:/Download/Atlys/edk-support-pack_100721/edk-support-pack/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
D:/Download/Atlys/edk-support-pack_100721/edk-support-pack/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Atlys_12_2_RevC_BIST/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
  (0xcfe00000-0xcfe0ffff) signal_tester_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\phy_reset_component_v1_00_a\data\phy_reset_com
   ponent_v2_1_0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\phy_reset_component_v1_00_a\data\phy_reset_com
   ponent_v2_1_0.mpd line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\phy_reset_component_v1_00_a\data\phy_reset_com
   ponent_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_0.mpd line
   25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_0.mpd line
   26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_0.mpd line
   27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_
   1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_
   1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_
   1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\quad_spi_if_v1_00_a\data\quad_spi_if_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\quad_spi_if_v1_00_a\data\quad_spi_if_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\quad_spi_if_v1_00_a\data\quad_spi_if_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\signal_tester_v1_01_a\data\signal_tester_v2_1_
   0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\signal_tester_v1_01_a\data\signal_tester_v2_1_
   0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\signal_tester_v1_01_a\data\signal_tester_v2_1_
   0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - E:\Atlys_12_2_RevC_BIST\system.mhs line 112 - 2
master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - E:\Atlys_12_2_RevC_BIST\system.mhs line 119 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - E:\Atlys_12_2_RevC_BIST\system.mhs line 126 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:dvi_in_native_0_TMDS_pin CONNECTOR:dvi_in_native_0_TMDS
   - E:\Atlys_12_2_RevC_BIST\system.mhs line 82 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:TMDS CONNECTOR:dvi_in_native_0_TMDS -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 468 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:dvi_in_native_0_TMDSB_pin
   CONNECTOR:dvi_in_native_0_TMDSB - E:\Atlys_12_2_RevC_BIST\system.mhs line 83
   - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:TMDSB CONNECTOR:dvi_in_native_0_TMDSB -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 469 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:test_pattern_generator_0_clk_pin
   CONNECTOR:dvi_clk_testpattern - E:\Atlys_12_2_RevC_BIST\system.mhs line 84 -
   No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:clk CONNECTOR:dvi_clk_testpattern -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 495 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:clkin CONNECTOR:dvi_clk_testpattern -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 516 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:reset CONNECTOR:dvi_reset -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 476 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:pll_lckd CONNECTOR:dvi_pll_locked -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 477 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:clkin CONNECTOR:dvi_clk -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 478 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:clkx2in CONNECTOR:dvi_clk_2x -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 479 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:clkx10in CONNECTOR:dvi_clk_10x -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 480 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:reset CONNECTOR:dvi_reset_testpattern -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 496 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:reset CONNECTOR:dvi_reset_testpattern -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 514 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:outstream_dvi_out_ready_0
   CONNECTOR:test_pattern_generator_0_dvi_out_ACK -
   E:\Atlys_12_2_RevC_BIST\pcores\test_pattern_generator_v1_00_a\data\test_patte
   rn_generator_v2_1_0.mpd line 48 - No driver found. Port will be driven to
   VCC!
WARNING:EDK:2098 - PORT:pll_lckd CONNECTOR:dvi_pll_locked_testpattern -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 515 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:clkx2in CONNECTOR:dvi_clk_2x_testpattern -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 517 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:clkx10in CONNECTOR:dvi_clk_10x_testpattern -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 518 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:pixel_clk CONNECTOR:dvi_pll_clk_in -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 460 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 461 - floating connection!
WARNING:EDK:2099 - PORT:psw_sa_0_stalling
   CONNECTOR:test_pattern_generator_0_psw_sa_0_stalling_to_chipscope_ila_0 -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 497 - floating connection!
WARNING:EDK:2099 - PORT:outstream_dvi_out_req_0
   CONNECTOR:test_pattern_generator_0_dvi_out_SEND -
   E:\Atlys_12_2_RevC_BIST\pcores\test_pattern_generator_v1_00_a\data\test_patte
   rn_generator_v2_1_0.mpd line 47 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 215 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 5
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111111100000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for albert.fazakas@bel.utcluj.ro on
   07/06/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC - E:\Atlys_12_2_RevC_BIST\system.mhs
line 253 - processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:test_pattern_generator INSTANCE:test_pattern_generator_0 -
E:\Atlys_12_2_RevC_BIST\system.mhs line 491 - Copying (BBD-specified) netlist
files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - E:\Atlys_12_2_RevC_BIST\system.mhs
line 87 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - E:\Atlys_12_2_RevC_BIST\system.mhs line 119 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - E:\Atlys_12_2_RevC_BIST\system.mhs line 126 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
E:\Atlys_12_2_RevC_BIST\system.mhs line 133 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
E:\Atlys_12_2_RevC_BIST\system.mhs line 142 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - E:\Atlys_12_2_RevC_BIST\system.mhs line
151 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bits - E:\Atlys_12_2_RevC_BIST\system.mhs line
171 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits - E:\Atlys_12_2_RevC_BIST\system.mhs
line 184 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 - E:\Atlys_12_2_RevC_BIST\system.mhs line 197 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - E:\Atlys_12_2_RevC_BIST\system.mhs line 322 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
E:\Atlys_12_2_RevC_BIST\system.mhs line 335 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:vhdci_conn - E:\Atlys_12_2_RevC_BIST\system.mhs line
358 - Copying cache implementation netlist
IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
E:\Atlys_12_2_RevC_BIST\system.mhs line 371 - Copying cache implementation
netlist
IPNAME:ac97_if INSTANCE:ac97_if_0 - E:\Atlys_12_2_RevC_BIST\system.mhs line 381
- Copying cache implementation netlist
IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
E:\Atlys_12_2_RevC_BIST\system.mhs line 394 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - E:\Atlys_12_2_RevC_BIST\system.mhs line
151 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Atlys_12_2_RevC_BIST\system.mhs line 283 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:1525 - INST:dvi_in_native_0 PORT:TMDS -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 455 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_in_native_0 PORT:TMDSB -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 455 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_0 PORT:reset -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 472 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_0 PORT:pll_lckd -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 472 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_0 PORT:clkin -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 472 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_0 PORT:clkx2in -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 472 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_0 PORT:clkx10in -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 472 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:test_pattern_generator_0 PORT:clk -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 491 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:test_pattern_generator_0 PORT:reset -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 491 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_testpattern_0 PORT:reset -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 510 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_testpattern_0 PORT:pll_lckd -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 510 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_testpattern_0 PORT:clkin -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 510 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_testpattern_0 PORT:clkx2in -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 510 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_testpattern_0 PORT:clkx10in -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 510 - port is driven by a sourceless
   connector
Completion time: 1.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
The project's MHS file has changed on disk.
At Local date and time: Fri Sep 10 14:55:59 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -lp D:/Download/Atlys/edk-support-pack_100721/edk-support-pack/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
D:/Download/Atlys/edk-support-pack_100721/edk-support-pack/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Atlys_12_2_RevC_BIST/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
  (0xcfe00000-0xcfe0ffff) signal_tester_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\phy_reset_component_v1_00_a\data\phy_reset_com
   ponent_v2_1_0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\phy_reset_component_v1_00_a\data\phy_reset_com
   ponent_v2_1_0.mpd line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\phy_reset_component_v1_00_a\data\phy_reset_com
   ponent_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_0.mpd line
   25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_0.mpd line
   26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_0.mpd line
   27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_
   1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_
   1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_
   1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\quad_spi_if_v1_00_a\data\quad_spi_if_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\quad_spi_if_v1_00_a\data\quad_spi_if_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\quad_spi_if_v1_00_a\data\quad_spi_if_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\signal_tester_v1_01_a\data\signal_tester_v2_1_
   0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\signal_tester_v1_01_a\data\signal_tester_v2_1_
   0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   E:\Atlys_12_2_RevC_BIST\pcores\signal_tester_v1_01_a\data\signal_tester_v2_1_
   0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - E:\Atlys_12_2_RevC_BIST\system.mhs line 112 - 2
master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - E:\Atlys_12_2_RevC_BIST\system.mhs line 119 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - E:\Atlys_12_2_RevC_BIST\system.mhs line 126 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:dvi_in_native_0_TMDS_pin CONNECTOR:dvi_in_native_0_TMDS
   - E:\Atlys_12_2_RevC_BIST\system.mhs line 82 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:TMDS CONNECTOR:dvi_in_native_0_TMDS -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 468 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:dvi_in_native_0_TMDSB_pin
   CONNECTOR:dvi_in_native_0_TMDSB - E:\Atlys_12_2_RevC_BIST\system.mhs line 83
   - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:TMDSB CONNECTOR:dvi_in_native_0_TMDSB -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 469 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:test_pattern_generator_0_clk_pin
   CONNECTOR:dvi_clk_testpattern - E:\Atlys_12_2_RevC_BIST\system.mhs line 84 -
   No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:clk CONNECTOR:dvi_clk_testpattern -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 495 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:clkin CONNECTOR:dvi_clk_testpattern -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 516 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:reset CONNECTOR:dvi_reset -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 476 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:pll_lckd CONNECTOR:dvi_pll_locked -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 477 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:clkin CONNECTOR:dvi_clk -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 478 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:clkx2in CONNECTOR:dvi_clk_2x -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 479 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:clkx10in CONNECTOR:dvi_clk_10x -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 480 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:reset CONNECTOR:dvi_reset_testpattern -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 496 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:reset CONNECTOR:dvi_reset_testpattern -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 514 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:outstream_dvi_out_ready_0
   CONNECTOR:test_pattern_generator_0_dvi_out_ACK -
   E:\Atlys_12_2_RevC_BIST\pcores\test_pattern_generator_v1_00_a\data\test_patte
   rn_generator_v2_1_0.mpd line 48 - No driver found. Port will be driven to
   VCC!
WARNING:EDK:2098 - PORT:pll_lckd CONNECTOR:dvi_pll_locked_testpattern -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 515 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:clkx2in CONNECTOR:dvi_clk_2x_testpattern -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 517 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2098 - PORT:clkx10in CONNECTOR:dvi_clk_10x_testpattern -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 518 - No driver found. Port will be
   driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:pixel_clk CONNECTOR:dvi_pll_clk_in -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 460 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 461 - floating connection!
WARNING:EDK:2099 - PORT:psw_sa_0_stalling
   CONNECTOR:test_pattern_generator_0_psw_sa_0_stalling_to_chipscope_ila_0 -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 497 - floating connection!
WARNING:EDK:2099 - PORT:outstream_dvi_out_req_0
   CONNECTOR:test_pattern_generator_0_dvi_out_SEND -
   E:\Atlys_12_2_RevC_BIST\pcores\test_pattern_generator_v1_00_a\data\test_patte
   rn_generator_v2_1_0.mpd line 47 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 215 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 5
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111111100000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.

   The license for this core was generated for albert.fazakas@bel.utcluj.ro on
   07/06/2010It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.

   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC - E:\Atlys_12_2_RevC_BIST\system.mhs
line 253 - processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:test_pattern_generator INSTANCE:test_pattern_generator_0 -
E:\Atlys_12_2_RevC_BIST\system.mhs line 491 - Copying (BBD-specified) netlist
files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - E:\Atlys_12_2_RevC_BIST\system.mhs
line 87 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - E:\Atlys_12_2_RevC_BIST\system.mhs line 119 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - E:\Atlys_12_2_RevC_BIST\system.mhs line 126 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
E:\Atlys_12_2_RevC_BIST\system.mhs line 133 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
E:\Atlys_12_2_RevC_BIST\system.mhs line 142 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - E:\Atlys_12_2_RevC_BIST\system.mhs line
151 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bits - E:\Atlys_12_2_RevC_BIST\system.mhs line
171 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits - E:\Atlys_12_2_RevC_BIST\system.mhs
line 184 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 - E:\Atlys_12_2_RevC_BIST\system.mhs line 197 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - E:\Atlys_12_2_RevC_BIST\system.mhs line 322 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
E:\Atlys_12_2_RevC_BIST\system.mhs line 335 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:vhdci_conn - E:\Atlys_12_2_RevC_BIST\system.mhs line
358 - Copying cache implementation netlist
IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
E:\Atlys_12_2_RevC_BIST\system.mhs line 371 - Copying cache implementation
netlist
IPNAME:ac97_if INSTANCE:ac97_if_0 - E:\Atlys_12_2_RevC_BIST\system.mhs line 381
- Copying cache implementation netlist
IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
E:\Atlys_12_2_RevC_BIST\system.mhs line 394 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - E:\Atlys_12_2_RevC_BIST\system.mhs line
151 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Atlys_12_2_RevC_BIST\system.mhs line 283 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 5.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:1525 - INST:dvi_in_native_0 PORT:TMDS -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 455 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_in_native_0 PORT:TMDSB -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 455 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_0 PORT:reset -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 472 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_0 PORT:pll_lckd -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 472 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_0 PORT:clkin -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 472 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_0 PORT:clkx2in -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 472 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_0 PORT:clkx10in -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 472 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:test_pattern_generator_0 PORT:clk -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 491 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:test_pattern_generator_0 PORT:reset -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 491 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_testpattern_0 PORT:reset -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 510 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_testpattern_0 PORT:pll_lckd -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 510 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_testpattern_0 PORT:clkin -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 510 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_testpattern_0 PORT:clkx2in -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 510 - port is driven by a sourceless
   connector
ERROR:EDK:1525 - INST:dvi_out_native_testpattern_0 PORT:clkx10in -
   E:\Atlys_12_2_RevC_BIST\system.mhs line 510 - port is driven by a sourceless
   connector
Completion time: 1.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
proc_sys_reset_1 has been added to the project
proc_sys_reset_1 has been added to the project
pll_module_0 has been added to the project
pll_module_0 has been added to the project
Writing filter settings....
Done writing filter settings to:
	E:\Atlys_12_2_RevC_BIST\__xps\system.filters
Done writing Tab View settings to:
	E:\Atlys_12_2_RevC_BIST\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Writing filter settings....
Done writing filter settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\__xps\system.filters
Done writing Tab View settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\__xps\system.gui
Generated Block Diagram.
At Local date and time: Fri Sep 10 16:28:06 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
  (0xcfe00000-0xcfe0ffff) signal_tester_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 25 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 26 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 112 - 2
master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 119 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 126 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:dvi_in_native_0_TMDS_pin CONNECTOR:dvi_in_native_0_TMDS
   - D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 82 -
   No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:TMDS CONNECTOR:dvi_in_native_0_TMDS -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 464 -
   No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:dvi_in_native_0_TMDSB_pin
   CONNECTOR:dvi_in_native_0_TMDSB -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 83 - No
   driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:TMDSB CONNECTOR:dvi_in_native_0_TMDSB -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 465 -
   No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:outstream_dvi_out_ready_0
   CONNECTOR:test_pattern_generator_0_dvi_out_ACK -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\test_pattern_gen
   erator_v1_00_a\data\test_pattern_generator_v2_1_0.mpd line 48 - No driver
   found. Port will be driven to VCC!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 457 -
   floating connection!
WARNING:EDK:2099 - PORT:psw_sa_0_stalling
   CONNECTOR:test_pattern_generator_0_psw_sa_0_stalling_to_chipscope_ila_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 493 -
   floating connection!
WARNING:EDK:2099 - PORT:outstream_dvi_out_req_0
   CONNECTOR:test_pattern_generator_0_dvi_out_SEND -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\test_pattern_gen
   erator_v1_00_a\data\test_pattern_generator_v2_1_0.mpd line 47 - floating
   connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 215 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 5
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111111100000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 253 -
processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:test_pattern_generator INSTANCE:test_pattern_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 487 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 87 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 119 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 126 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 133 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 142 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 151 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 171 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 184 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 197 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 318 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 331 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:vhdci_conn -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 354 -
Copying cache implementation netlist
IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 367 -
Copying cache implementation netlist
IPNAME:ac97_if INSTANCE:ac97_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 377 -
Copying cache implementation netlist
IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 390 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 151 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 283 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:1525 - INST:dvi_in_native_0 PORT:TMDS -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 451 -
   port is driven by a sourceless connector
ERROR:EDK:1525 - INST:dvi_in_native_0 PORT:TMDSB -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 451 -
   port is driven by a sourceless connector
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
At Local date and time: Fri Sep 10 16:44:32 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
  (0xcfe00000-0xcfe0ffff) signal_tester_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 25 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 26 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 112 - 2
master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 119 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 126 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:outstream_dvi_out_ready_0
   CONNECTOR:test_pattern_generator_0_dvi_out_ACK -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\test_pattern_gen
   erator_v1_00_a\data\test_pattern_generator_v2_1_0.mpd line 48 - No driver
   found. Port will be driven to VCC!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 457 -
   floating connection!
WARNING:EDK:2099 - PORT:psw_sa_0_stalling
   CONNECTOR:test_pattern_generator_0_psw_sa_0_stalling_to_chipscope_ila_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 493 -
   floating connection!
WARNING:EDK:2099 - PORT:outstream_dvi_out_req_0
   CONNECTOR:test_pattern_generator_0_dvi_out_SEND -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\test_pattern_gen
   erator_v1_00_a\data\test_pattern_generator_v2_1_0.mpd line 47 - floating
   connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 215 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 5
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111111100000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 253 -
processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:test_pattern_generator INSTANCE:test_pattern_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 487 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 87 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 119 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 126 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 133 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 142 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 151 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 171 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 184 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 197 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 318 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 331 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:vhdci_conn -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 354 -
Copying cache implementation netlist
IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 367 -
Copying cache implementation netlist
IPNAME:ac97_if INSTANCE:ac97_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 377 -
Copying cache implementation netlist
IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 390 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 151 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 283 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 112 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 158 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:soft_temac -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 253 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 283 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_intc_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 344 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:quad_spi_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 412 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:signal_tester_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 423 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_uart16550_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 431 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:i2c_bus -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 441 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_in_native_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 451 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_out_native_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 468 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_out_native_testpattern_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 506 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_reset_testpattern_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 519 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_reset_passthrough_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 529 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pll_module_testpattern_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 539 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pll_module_passthrough_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 558 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:soft_temac_wrapper INSTANCE:soft_temac -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 253 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc soft_temac_wrapper.ucf -sd ..
soft_temac_wrapper.ngc ../soft_temac_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/soft_temac
_wrapper/soft_temac_wrapper.ngc" ...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper_fifo_generator_v6_1_1.edn"
"soft_temac_wrapper_fifo_generator_v6_1_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper\soft_temac_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_1_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper_fifo_generator_v6_1_2.edn"
"soft_temac_wrapper_fifo_generator_v6_1_2.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper\soft_temac_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_2_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper_fifo_generator_v6_1_3.edn"
"soft_temac_wrapper_fifo_generator_v6_1_3.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper\soft_temac_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_3_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper_blk_mem_gen_v4_1.edn" "soft_temac_wrapper_blk_mem_gen_v4_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper\soft_temac_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"../soft_temac_wrapper_blk_mem_gen_v4_1_blk_mem_gen_v4_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper_fifo_generator_v6_1_4.edn"
"soft_temac_wrapper_fifo_generator_v6_1_4.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper\soft_temac_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_4_fifo_generator_v6_1_xst_1.ngc"...

Applying constraints in "soft_temac_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../soft_temac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../soft_temac_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 283 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/clock_gene
rator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 344 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/xps_intc_0
_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 604.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn test_pattern_generator_0_wrapper_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.2 - ngcbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/ngcflow.csf>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./test_pattern_generator_0_wrapper.ngc ../test_pattern_generator_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/test_patte
rn_generator_0_wrapper/test_pattern_generator_0_wrapper.ngc" ...
Loading design module "./test_pattern_generator_ppa.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../test_pattern_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../test_pattern_generator_0_wrapper.blc"...

NGCBUILD done.
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.2 - ngcbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/ngcflow.csf>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/synthesis/system.ngc" ...
Loading design module "../implementation/dip_switches_8bits_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module "../implementation/soft_temac_wrapper.ngc"...
Loading design module "../implementation/dvi_in_native_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"../implementation/pll_module_testpattern_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/dvi_reset_testpattern_0_wrapper.ngc"...
Loading design module "../implementation/dvi_reset_passthrough_0_wrapper.ngc"...
Loading design module
"../implementation/pll_module_passthrough_0_wrapper.ngc"...
Loading design module "../implementation/ac97_if_0_wrapper.ngc"...
Loading design module "../implementation/d_usb_epp_dstm_0_wrapper.ngc"...
Loading design module "../implementation/xps_uart16550_0_wrapper.ngc"...
Loading design module "../implementation/mcb_ddr2_wrapper.ngc"...
Loading design module "../implementation/phy_reset_component_0_wrapper.ngc"...
Loading design module "../implementation/dvi_out_native_0_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/leds_8bits_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/vhdci_conn_wrapper.ngc"...
Loading design module "../implementation/quad_spi_if_0_wrapper.ngc"...
Loading design module "../implementation/signal_tester_0_wrapper.ngc"...
Loading design module "../implementation/i2c_bus_wrapper.ngc"...
Loading design module
"../implementation/dvi_out_native_testpattern_0_wrapper.ngc"...
Loading design module
"../implementation/test_pattern_generator_0_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 12.2 - Xflow M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/fpga.flw 
Using Option File(s): 
 D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/system.ngc
" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.2 - ngdbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/system.ngc
" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'dvi_in_native_0/dvi_in_native_0/dec0/Inst_clockin/rx_pll_adv_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_testpattern_0/pll_module_testpattern_0/PLL_ADV_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_passthrough_0/pll_module_passthrough_0/PLL_ADV_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_FROM_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_TO_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module
   /Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/
   Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/DATA_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_
   I1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I
   1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_0' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_1' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_2' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_3' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_4' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_5' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_6' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_7' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_RS232_Uart_1_RX_pin LOC=A16 
   |> [system.ucf(2)]: NET "fpga_0_RS232_Uart_1_RX_pin" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_RS232_Uart_1_RX_pin LOC=A16  |> [system.ucf(2)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(2)]:
   NET "fpga_0_RS232_Uart_1_RX_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_RS232_Uart_1_TX_pin LOC=B16 
   |> [system.ucf(3)]: NET "fpga_0_RS232_Uart_1_TX_pin" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_RS232_Uart_1_TX_pin LOC=B16  |> [system.ucf(3)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(3)]:
   NET "fpga_0_RS232_Uart_1_TX_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_SPI_FLASH_SCK_pin LOC=R15  |>
   [system.ucf(25)]: NET "fpga_0_SPI_FLASH_SCK_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_SPI_FLASH_SCK_pin LOC=R15  |> [system.ucf(25)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(25)]:
   NET "fpga_0_SPI_FLASH_SCK_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_SPI_FLASH_MISO_pin LOC=R13 
   |> [system.ucf(26)]: NET "fpga_0_SPI_FLASH_MISO_pin" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_SPI_FLASH_MISO_pin LOC=R13  |> [system.ucf(26)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(26)]:
   NET "fpga_0_SPI_FLASH_MISO_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_SPI_FLASH_MOSI_pin LOC=T13 
   |> [system.ucf(27)]: NET "fpga_0_SPI_FLASH_MOSI_pin" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_SPI_FLASH_MOSI_pin LOC=T13  |> [system.ucf(27)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(27)]:
   NET "fpga_0_SPI_FLASH_MOSI_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_SPI_FLASH_SS_pin LOC=V3  |>
   [system.ucf(28)]: NET "fpga_0_SPI_FLASH_SS_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_SPI_FLASH_SS_pin LOC=V3  |> [system.ucf(28)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(28)]:
   NET "fpga_0_SPI_FLASH_SS_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net PS2_Devices_PS2_Keyboard_CLK  LOC =
   P17  |> [system.ucf(32)]: NET "PS2_Devices_PS2_Keyboard_CLK" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net PS2_Devices_PS2_Keyboard_CLK  LOC = P17  |> [system.ucf(32)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <SLEW = SLOW  |> [system.ucf(32)]: NET
   "PS2_Devices_PS2_Keyboard_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 2  |> [system.ucf(32)]: NET
   "PS2_Devices_PS2_Keyboard_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(32)]: NET "PS2_Devices_PS2_Keyboard_CLK" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLUP;> [system.ucf(32)]: NET
   "PS2_Devices_PS2_Keyboard_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net PS2_Devices_PS2_Keyboard_DATA LOC =
   N15  |> [system.ucf(33)]: NET "PS2_Devices_PS2_Keyboard_DATA" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net PS2_Devices_PS2_Keyboard_DATA LOC = N15  |> [system.ucf(33)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <SLEW = SLOW  |> [system.ucf(33)]: NET
   "PS2_Devices_PS2_Keyboard_DATA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 2  |> [system.ucf(33)]: NET
   "PS2_Devices_PS2_Keyboard_DATA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(33)]: NET "PS2_Devices_PS2_Keyboard_DATA" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLUP;> [system.ucf(33)]: NET
   "PS2_Devices_PS2_Keyboard_DATA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net PS2_Devices_PS2_Mouse_CLK  LOC = P18
    |> [system.ucf(34)]: NET "PS2_Devices_PS2_Mouse_CLK" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net PS2_Devices_PS2_Mouse_CLK  LOC = P18  |> [system.ucf(34)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <SLEW = SLOW  |> [system.ucf(34)]: NET
   "PS2_Devices_PS2_Mouse_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 2  |> [system.ucf(34)]: NET
   "PS2_Devices_PS2_Mouse_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(34)]: NET "PS2_Devices_PS2_Mouse_CLK" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLUP;> [system.ucf(34)]: NET
   "PS2_Devices_PS2_Mouse_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net PS2_Devices_PS2_Mouse_DATA LOC = N18
    |> [system.ucf(35)]: NET "PS2_Devices_PS2_Mouse_DATA" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net PS2_Devices_PS2_Mouse_DATA LOC = N18  |> [system.ucf(35)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <SLEW = SLOW  |> [system.ucf(35)]: NET
   "PS2_Devices_PS2_Mouse_DATA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <DRIVE = 2  |> [system.ucf(35)]: NET
   "PS2_Devices_PS2_Mouse_DATA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [system.ucf(35)]: NET "PS2_Devices_PS2_Mouse_DATA" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLUP;> [system.ucf(35)]: NET
   "PS2_Devices_PS2_Mouse_DATA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - TNM : clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_rx     8000 ps
   DATAPATHONLY;> [system.ucf(219)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_rx      TO LLCLK0 11111
   ps DATAPATHONLY;> [system.ucf(221)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_GTX_CLK"  = FROM clk_rx     TO clk_gtx    8000
   ps DATAPATHONLY;> [system.ucf(226)]
   <TIMEGRP "rx_clock" = "clk_rx";> [system.ucf(251)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   * 1.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   pll_module_testpattern_0/PLL_ADV_inst. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_test_pattern_generator_0_clk_pin_OBUF = PERIOD
   "test_pattern_generator_0_clk_pin_OBUF" TS_sys_clk_pin * 1.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   pll_module_testpattern_0/PLL_ADV_inst. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_dvi_clk_10x_testpattern = PERIOD
   "dvi_clk_10x_testpattern" TS_sys_clk_pin * 15 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   pll_module_testpattern_0/PLL_ADV_inst. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC
   TS_pll_module_testpattern_0_pll_module_testpattern_0_CLKOUT2_BUF = PERIOD
   "pll_module_testpattern_0_pll_module_testpattern_0_CLKOUT2_BUF"
   TS_sys_clk_pin * 3 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(30)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(29)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_RX_GMII_RESET_GEN_0/reset_syn
   c2' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHz with clock driver
   clock_generator_0/clock_generator_0/PLL1_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N83' has no driver
WARNING:NgdBuild:452 - logical net 'N84' has no driver
WARNING:NgdBuild:452 - logical net 'N85' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<15>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<14>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<13>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<12>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<11>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<10>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<9>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<8>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<7>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<6>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<5>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<4>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<3>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<2>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<0>' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    32
  Number of warnings:  77

Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   21 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Assigned Driver ps2 2.00.a for instance xps_ps2_0
WARNING:EDK:2137 - Peripheral xps_ps2_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
xps_ps2_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_ps2_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_ps2_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral PS2_Keyboard_Mouse is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:391 - xps_ps2 (PS2_Keyboard_Mouse) - D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 564 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
The project's MHS file has changed on disk.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:1578 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse - D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 584 - base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000).
WARNING:EDK:1578 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse - D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 584 - base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000).
WARNING:EDK:391 - xps_ps2 (PS2_Keyboard_Mouse) - D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\_xps_tempmhsfilename.mhs line 568 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
WARNING:EDK:391 - xps_ps2 (PS2_Keyboard_Mouse) - D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\_xps_tempmhsfilename.mhs line 568 - ADDRESS specified by PARAMETER C_BASEADDR is ignored
At Local date and time: Fri Sep 10 17:34:12 2010
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
At Local date and time: Fri Sep 10 17:34:17 2010
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
Done!
At Local date and time: Fri Sep 10 17:34:22 2010
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
Done!
At Local date and time: Fri Sep 10 17:34:25 2010
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/system.mhs ...

Read MPD definitions ...
WARNING:EDK:1578 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 584 -
   base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR
   (0x00000000).
WARNING:EDK:1578 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 584 -
   base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR
   (0x00000000).

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6
WARNING:EDK:391 - xps_ps2 (PS2_Keyboard_Mouse) -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 581 -
   ADDRESS specified by PARAMETER C_BASEADDR is ignored

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
  (0xcfe00000-0xcfe0ffff) signal_tester_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 25 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 26 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 116 - 2
master(s) : 16 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 123 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 130 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:outstream_dvi_out_ready_0
   CONNECTOR:test_pattern_generator_0_dvi_out_ACK -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\test_pattern_gen
   erator_v1_00_a\data\test_pattern_generator_v2_1_0.mpd line 48 - No driver
   found. Port will be driven to VCC!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 461 -
   floating connection!
WARNING:EDK:2099 - PORT:psw_sa_0_stalling
   CONNECTOR:test_pattern_generator_0_psw_sa_0_stalling_to_chipscope_ila_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 497 -
   floating connection!
WARNING:EDK:2099 - PORT:outstream_dvi_out_req_0
   CONNECTOR:test_pattern_generator_0_dvi_out_SEND -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\test_pattern_gen
   erator_v1_00_a\data\test_pattern_generator_v2_1_0.mpd line 47 - floating
   connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 215 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 7
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111110000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 257 -
processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:test_pattern_generator INSTANCE:test_pattern_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 491 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 155 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 287 -
elaborating IP
Trying to terminate Process...
Done!
At Local date and time: Fri Sep 10 17:34:39 2010
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
At Local date and time: Fri Sep 10 17:34:45 2010
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
Done!
At Local date and time: Fri Sep 10 17:34:50 2010
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
Done!
At Local date and time: Fri Sep 10 17:34:53 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/system.mhs ...

Read MPD definitions ...
WARNING:EDK:1578 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 584 -
   base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR
   (0x00000000).
WARNING:EDK:1578 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 584 -
   base address C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR
   (0x00000000).

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6
WARNING:EDK:391 - xps_ps2 (PS2_Keyboard_Mouse) -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 581 -
   ADDRESS specified by PARAMETER C_BASEADDR is ignored

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
  (0xcfe00000-0xcfe0ffff) signal_tester_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 25 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 26 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 116 - 2
master(s) : 16 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 123 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 130 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:outstream_dvi_out_ready_0
   CONNECTOR:test_pattern_generator_0_dvi_out_ACK -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\test_pattern_gen
   erator_v1_00_a\data\test_pattern_generator_v2_1_0.mpd line 48 - No driver
   found. Port will be driven to VCC!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 461 -
   floating connection!
WARNING:EDK:2099 - PORT:psw_sa_0_stalling
   CONNECTOR:test_pattern_generator_0_psw_sa_0_stalling_to_chipscope_ila_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 497 -
   floating connection!
WARNING:EDK:2099 - PORT:outstream_dvi_out_req_0
   CONNECTOR:test_pattern_generator_0_dvi_out_SEND -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\test_pattern_gen
   erator_v1_00_a\data\test_pattern_generator_v2_1_0.mpd line 47 - floating
   connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 215 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 7
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111110000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 257 -
processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:test_pattern_generator INSTANCE:test_pattern_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 491 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 155 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 287 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 91 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Trying to terminate Process...
Done!
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
  (0xcfe00000-0xcfe0ffff) signal_tester_0	mb_plb
Generated Addresses Successfully
At Local date and time: Fri Sep 10 17:35:40 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
  (0xcfe00000-0xcfe0ffff) signal_tester_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 25 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 26 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 116 - 2
master(s) : 16 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 123 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 130 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:outstream_dvi_out_ready_0
   CONNECTOR:test_pattern_generator_0_dvi_out_ACK -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\test_pattern_gen
   erator_v1_00_a\data\test_pattern_generator_v2_1_0.mpd line 48 - No driver
   found. Port will be driven to VCC!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 461 -
   floating connection!
WARNING:EDK:2099 - PORT:psw_sa_0_stalling
   CONNECTOR:test_pattern_generator_0_psw_sa_0_stalling_to_chipscope_ila_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 497 -
   floating connection!
WARNING:EDK:2099 - PORT:outstream_dvi_out_req_0
   CONNECTOR:test_pattern_generator_0_dvi_out_SEND -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\test_pattern_gen
   erator_v1_00_a\data\test_pattern_generator_v2_1_0.mpd line 47 - floating
   connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 215 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 7
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111110000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 257 -
processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:test_pattern_generator INSTANCE:test_pattern_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 491 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 155 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 287 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 91 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 116 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs
line 123 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs
line 130 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 137 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 146 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 155 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 162 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 175 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_5bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 188 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr2 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 201 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:soft_temac -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 257 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 287 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 322 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 335 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_intc_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 348 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vhdci_conn -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 358 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:phy_reset_component_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 371 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ac97_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 381 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:d_usb_epp_dstm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 394 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:quad_spi_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 416 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:signal_tester_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 427 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_uart16550_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 435 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:i2c_bus -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 445 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_in_native_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 455 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_out_native_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 472 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_out_native_testpattern_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 510 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_reset_testpattern_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 523 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_reset_passthrough_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 533 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pll_module_testpattern_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 543 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pll_module_passthrough_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 562 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_keyboard_mouse -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 581 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:ilmb_wrapper INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 123 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/ilmb_wrapp
er/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 130 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/dlmb_wrapp
er/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr2_wrapper INSTANCE:mcb_ddr2 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 201 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc mcb_ddr2_wrapper.ucf -sd ..
mcb_ddr2_wrapper.ngc ../mcb_ddr2_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/mcb_ddr2_w
rapper/mcb_ddr2_wrapper.ngc" ...

Applying constraints in "mcb_ddr2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb_ddr2_wrapper.blc"...

NGCBUILD done.
IPNAME:soft_temac_wrapper INSTANCE:soft_temac -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 257 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc soft_temac_wrapper.ucf -sd ..
soft_temac_wrapper.ngc ../soft_temac_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/soft_temac
_wrapper/soft_temac_wrapper.ngc" ...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper_fifo_generator_v6_1_2.edn"
"soft_temac_wrapper_fifo_generator_v6_1_2.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper\soft_temac_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_2_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper_fifo_generator_v6_1_1.edn"
"soft_temac_wrapper_fifo_generator_v6_1_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper\soft_temac_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_1_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper_fifo_generator_v6_1_3.edn"
"soft_temac_wrapper_fifo_generator_v6_1_3.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper\soft_temac_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_3_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper_blk_mem_gen_v4_1.edn" "soft_temac_wrapper_blk_mem_gen_v4_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper\soft_temac_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"../soft_temac_wrapper_blk_mem_gen_v4_1_blk_mem_gen_v4_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper_fifo_generator_v6_1_4.edn"
"soft_temac_wrapper_fifo_generator_v6_1_4.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper\soft_temac_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_4_fifo_generator_v6_1_xst_1.ngc"...

Applying constraints in "soft_temac_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../soft_temac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../soft_temac_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 287 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/clock_gene
rator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 348 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/xps_intc_0
_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 814.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn test_pattern_generator_0_wrapper_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.2 - ngcbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/ngcflow.csf>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./test_pattern_generator_0_wrapper.ngc ../test_pattern_generator_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/test_patte
rn_generator_0_wrapper/test_pattern_generator_0_wrapper.ngc" ...
Loading design module "./test_pattern_generator_ppa.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../test_pattern_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../test_pattern_generator_0_wrapper.blc"...

NGCBUILD done.
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.2 - ngcbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/ngcflow.csf>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/synthesis/system.ngc" ...
Loading design module "../implementation/dip_switches_8bits_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module "../implementation/soft_temac_wrapper.ngc"...
Loading design module "../implementation/dvi_in_native_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"../implementation/pll_module_testpattern_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/dvi_reset_testpattern_0_wrapper.ngc"...
Loading design module "../implementation/dvi_reset_passthrough_0_wrapper.ngc"...
Loading design module
"../implementation/pll_module_passthrough_0_wrapper.ngc"...
Loading design module "../implementation/ac97_if_0_wrapper.ngc"...
Loading design module "../implementation/d_usb_epp_dstm_0_wrapper.ngc"...
Loading design module "../implementation/xps_uart16550_0_wrapper.ngc"...
Loading design module "../implementation/mcb_ddr2_wrapper.ngc"...
Loading design module "../implementation/phy_reset_component_0_wrapper.ngc"...
Loading design module "../implementation/dvi_out_native_0_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/leds_8bits_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/vhdci_conn_wrapper.ngc"...
Loading design module "../implementation/quad_spi_if_0_wrapper.ngc"...
Loading design module "../implementation/signal_tester_0_wrapper.ngc"...
Loading design module "../implementation/i2c_bus_wrapper.ngc"...
Loading design module "../implementation/ps2_keyboard_mouse_wrapper.ngc"...
Loading design module
"../implementation/dvi_out_native_testpattern_0_wrapper.ngc"...
Loading design module
"../implementation/test_pattern_generator_0_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 12.2 - Xflow M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile M:/Xilinx/12.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation 

Using Flow File:
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/fpga.flw 
Using Option File(s): 
 D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/system.ngc
" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.2 - ngdbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/system.ngc
" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'dvi_in_native_0/dvi_in_native_0/dec0/Inst_clockin/rx_pll_adv_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_testpattern_0/pll_module_testpattern_0/PLL_ADV_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_passthrough_0/pll_module_passthrough_0/PLL_ADV_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_FROM_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_TO_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module
   /Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/
   Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/DATA_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_
   I1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I
   1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_0' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_1' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_2' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_3' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_4' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_5' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_6' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_7' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_RS232_Uart_1_RX_pin LOC=A16 
   |> [system.ucf(2)]: NET "fpga_0_RS232_Uart_1_RX_pin" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_RS232_Uart_1_RX_pin LOC=A16  |> [system.ucf(2)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(2)]:
   NET "fpga_0_RS232_Uart_1_RX_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_RS232_Uart_1_TX_pin LOC=B16 
   |> [system.ucf(3)]: NET "fpga_0_RS232_Uart_1_TX_pin" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_RS232_Uart_1_TX_pin LOC=B16  |> [system.ucf(3)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(3)]:
   NET "fpga_0_RS232_Uart_1_TX_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_SPI_FLASH_SCK_pin LOC=R15  |>
   [system.ucf(25)]: NET "fpga_0_SPI_FLASH_SCK_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_SPI_FLASH_SCK_pin LOC=R15  |> [system.ucf(25)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(25)]:
   NET "fpga_0_SPI_FLASH_SCK_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_SPI_FLASH_MISO_pin LOC=R13 
   |> [system.ucf(26)]: NET "fpga_0_SPI_FLASH_MISO_pin" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_SPI_FLASH_MISO_pin LOC=R13  |> [system.ucf(26)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(26)]:
   NET "fpga_0_SPI_FLASH_MISO_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_SPI_FLASH_MOSI_pin LOC=T13 
   |> [system.ucf(27)]: NET "fpga_0_SPI_FLASH_MOSI_pin" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_SPI_FLASH_MOSI_pin LOC=T13  |> [system.ucf(27)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(27)]:
   NET "fpga_0_SPI_FLASH_MOSI_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_SPI_FLASH_SS_pin LOC=V3  |>
   [system.ucf(28)]: NET "fpga_0_SPI_FLASH_SS_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_SPI_FLASH_SS_pin LOC=V3  |> [system.ucf(28)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(28)]:
   NET "fpga_0_SPI_FLASH_SS_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - TNM : clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_rx     8000 ps
   DATAPATHONLY;> [system.ucf(219)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_rx      TO LLCLK0 11111
   ps DATAPATHONLY;> [system.ucf(221)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_GTX_CLK"  = FROM clk_rx     TO clk_gtx    8000
   ps DATAPATHONLY;> [system.ucf(226)]
   <TIMEGRP "rx_clock" = "clk_rx";> [system.ucf(251)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   * 1.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   pll_module_testpattern_0/PLL_ADV_inst. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_test_pattern_generator_0_clk_pin_OBUF = PERIOD
   "test_pattern_generator_0_clk_pin_OBUF" TS_sys_clk_pin * 1.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   pll_module_testpattern_0/PLL_ADV_inst. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_dvi_clk_10x_testpattern = PERIOD
   "dvi_clk_10x_testpattern" TS_sys_clk_pin * 15 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   pll_module_testpattern_0/PLL_ADV_inst. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC
   TS_pll_module_testpattern_0_pll_module_testpattern_0_CLKOUT2_BUF = PERIOD
   "pll_module_testpattern_0_pll_module_testpattern_0_CLKOUT2_BUF"
   TS_sys_clk_pin * 3 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(30)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(29)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_RX_GMII_RESET_GEN_0/reset_syn
   c2' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHz with clock driver
   clock_generator_0/clock_generator_0/PLL1_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<15>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<14>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<13>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<12>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<11>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<10>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<9>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<8>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<7>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<6>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<5>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<4>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<3>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<2>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<0>' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    12
  Number of warnings:  73

Total REAL time to NGDBUILD completion:  23 sec
Total CPU time to NGDBUILD completion:   22 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
At Local date and time: Fri Sep 10 17:59:22 2010
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 12.2 - Xflow M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/fpga.flw 
Using Option File(s): 
 D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/system.ngc
" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.2 - ngdbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/system.ngc
" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'dvi_in_native_0/dvi_in_native_0/dec0/Inst_clockin/rx_pll_adv_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_testpattern_0/pll_module_testpattern_0/PLL_ADV_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_passthrough_0/pll_module_passthrough_0/PLL_ADV_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_FROM_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_TO_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module
   /Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/
   Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/DATA_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_
   I1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I
   1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_0' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_1' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_2' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_3' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_4' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_5' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_6' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_7' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_RS232_Uart_1_RX_pin LOC=A16 
   |> [system.ucf(2)]: NET "fpga_0_RS232_Uart_1_RX_pin" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_RS232_Uart_1_RX_pin LOC=A16  |> [system.ucf(2)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(2)]:
   NET "fpga_0_RS232_Uart_1_RX_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_RS232_Uart_1_TX_pin LOC=B16 
   |> [system.ucf(3)]: NET "fpga_0_RS232_Uart_1_TX_pin" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_RS232_Uart_1_TX_pin LOC=B16  |> [system.ucf(3)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(3)]:
   NET "fpga_0_RS232_Uart_1_TX_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - TNM : clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_rx     8000 ps
   DATAPATHONLY;> [system.ucf(215)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_rx      TO LLCLK0 11111
   ps DATAPATHONLY;> [system.ucf(217)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_GTX_CLK"  = FROM clk_rx     TO clk_gtx    8000
   ps DATAPATHONLY;> [system.ucf(222)]
   <TIMEGRP "rx_clock" = "clk_rx";> [system.ucf(247)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   * 1.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   pll_module_testpattern_0/PLL_ADV_inst. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_test_pattern_generator_0_clk_pin_OBUF = PERIOD
   "test_pattern_generator_0_clk_pin_OBUF" TS_sys_clk_pin * 1.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   pll_module_testpattern_0/PLL_ADV_inst. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_dvi_clk_10x_testpattern = PERIOD
   "dvi_clk_10x_testpattern" TS_sys_clk_pin * 15 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   pll_module_testpattern_0/PLL_ADV_inst. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC
   TS_pll_module_testpattern_0_pll_module_testpattern_0_CLKOUT2_BUF = PERIOD
   "pll_module_testpattern_0_pll_module_testpattern_0_CLKOUT2_BUF"
   TS_sys_clk_pin * 3 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(27)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(26)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_RX_GMII_RESET_GEN_0/reset_syn
   c2' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHz with clock driver
   clock_generator_0/clock_generator_0/PLL1_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<15>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<14>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<13>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<12>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<11>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<10>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<9>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<8>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<7>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<6>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<5>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<4>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<3>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<2>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<0>' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     4
  Number of warnings:  69

Total REAL time to NGDBUILD completion:  23 sec
Total CPU time to NGDBUILD completion:   22 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
At Local date and time: Fri Sep 10 18:04:27 2010
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
At Local date and time: Fri Sep 10 18:04:34 2010
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
Done!
At Local date and time: Fri Sep 10 18:04:40 2010
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
Done!
At Local date and time: Fri Sep 10 18:04:46 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
  (0xcfe00000-0xcfe0ffff) signal_tester_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 25 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 26 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\phy_reset_compon
   ent_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\ac97_if_v1_10_a\
   data\ac97_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\d_usb_epp_dstm_v
   1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\quad_spi_if_v1_0
   0_a\data\quad_spi_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\signal_tester_v1
   _01_a\data\signal_tester_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 118 - 2
master(s) : 16 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 125 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 132 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:outstream_dvi_out_ready_0
   CONNECTOR:test_pattern_generator_0_dvi_out_ACK -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\test_pattern_gen
   erator_v1_00_a\data\test_pattern_generator_v2_1_0.mpd line 48 - No driver
   found. Port will be driven to VCC!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 463 -
   floating connection!
WARNING:EDK:2099 - PORT:psw_sa_0_stalling
   CONNECTOR:test_pattern_generator_0_psw_sa_0_stalling_to_chipscope_ila_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 499 -
   floating connection!
WARNING:EDK:2099 - PORT:outstream_dvi_out_req_0
   CONNECTOR:test_pattern_generator_0_dvi_out_SEND -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\pcores\test_pattern_gen
   erator_v1_00_a\data\test_pattern_generator_v2_1_0.mpd line 47 - floating
   connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 215 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 7
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111110000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 259 -
processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:test_pattern_generator INSTANCE:test_pattern_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 493 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 157 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 289 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 93 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 118 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs
line 125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs
line 132 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 139 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 148 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 157 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 164 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 177 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_5bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 190 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr2 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:soft_temac -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 259 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 289 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 324 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 337 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_intc_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 350 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vhdci_conn -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 360 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:phy_reset_component_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 373 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ac97_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 383 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:d_usb_epp_dstm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 396 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:quad_spi_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 418 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:signal_tester_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 429 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_uart16550_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 437 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:i2c_bus -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 447 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_in_native_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 457 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_out_native_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 474 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_out_native_testpattern_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 512 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_reset_testpattern_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 525 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_reset_passthrough_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 535 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pll_module_testpattern_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 545 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pll_module_passthrough_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 564 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_keyboard_mouse -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 583 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:ilmb_wrapper INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 125 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/ilmb_wrapp
er/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 132 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/dlmb_wrapp
er/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr2_wrapper INSTANCE:mcb_ddr2 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 203 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc mcb_ddr2_wrapper.ucf -sd ..
mcb_ddr2_wrapper.ngc ../mcb_ddr2_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/mcb_ddr2_w
rapper/mcb_ddr2_wrapper.ngc" ...

Applying constraints in "mcb_ddr2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb_ddr2_wrapper.blc"...

NGCBUILD done.
IPNAME:soft_temac_wrapper INSTANCE:soft_temac -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 259 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc soft_temac_wrapper.ucf -sd ..
soft_temac_wrapper.ngc ../soft_temac_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/soft_temac
_wrapper/soft_temac_wrapper.ngc" ...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper_fifo_generator_v6_1_2.edn"
"soft_temac_wrapper_fifo_generator_v6_1_2.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper\soft_temac_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_2_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper_fifo_generator_v6_1_1.edn"
"soft_temac_wrapper_fifo_generator_v6_1_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper\soft_temac_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_1_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper_fifo_generator_v6_1_3.edn"
"soft_temac_wrapper_fifo_generator_v6_1_3.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper\soft_temac_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_3_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper_blk_mem_gen_v4_1.edn" "soft_temac_wrapper_blk_mem_gen_v4_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper\soft_temac_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"../soft_temac_wrapper_blk_mem_gen_v4_1_blk_mem_gen_v4_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper_fifo_generator_v6_1_4.edn"
"soft_temac_wrapper_fifo_generator_v6_1_4.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\implementation\soft_temac
_wrapper\soft_temac_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_4_fifo_generator_v6_1_xst_1.ngc"...

Applying constraints in "soft_temac_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../soft_temac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../soft_temac_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 289 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/clock_gene
rator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\system.mhs line 350 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/xps_intc_0
_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 804.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn test_pattern_generator_0_wrapper_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.2 - ngcbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/ngcflow.csf>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./test_pattern_generator_0_wrapper.ngc ../test_pattern_generator_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/test_patte
rn_generator_0_wrapper/test_pattern_generator_0_wrapper.ngc" ...
Loading design module "./test_pattern_generator_ppa.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../test_pattern_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../test_pattern_generator_0_wrapper.blc"...

NGCBUILD done.
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.2 - ngcbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/ngcflow.csf>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/synthesis/system.ngc" ...
Loading design module "../implementation/dip_switches_8bits_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module "../implementation/soft_temac_wrapper.ngc"...
Loading design module "../implementation/dvi_in_native_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"../implementation/pll_module_testpattern_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/dvi_reset_testpattern_0_wrapper.ngc"...
Loading design module "../implementation/dvi_reset_passthrough_0_wrapper.ngc"...
Loading design module
"../implementation/pll_module_passthrough_0_wrapper.ngc"...
Loading design module "../implementation/ac97_if_0_wrapper.ngc"...
Loading design module "../implementation/d_usb_epp_dstm_0_wrapper.ngc"...
Loading design module "../implementation/xps_uart16550_0_wrapper.ngc"...
Loading design module "../implementation/mcb_ddr2_wrapper.ngc"...
Loading design module "../implementation/phy_reset_component_0_wrapper.ngc"...
Loading design module "../implementation/dvi_out_native_0_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/leds_8bits_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/vhdci_conn_wrapper.ngc"...
Loading design module "../implementation/quad_spi_if_0_wrapper.ngc"...
Loading design module "../implementation/signal_tester_0_wrapper.ngc"...
Loading design module "../implementation/i2c_bus_wrapper.ngc"...
Loading design module "../implementation/ps2_keyboard_mouse_wrapper.ngc"...
Loading design module
"../implementation/dvi_out_native_testpattern_0_wrapper.ngc"...
Loading design module
"../implementation/test_pattern_generator_0_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 12.2 - Xflow M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile M:/Xilinx/12.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation 

Using Flow File:
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/fpga.flw 
Using Option File(s): 
 D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/system.ngc
" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.2 - ngdbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_final/implementation/system.ngc
" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'dvi_in_native_0/dvi_in_native_0/dec0/Inst_clockin/rx_pll_adv_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_testpattern_0/pll_module_testpattern_0/PLL_ADV_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_passthrough_0/pll_module_passthrough_0/PLL_ADV_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_FROM_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_TO_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module
   /Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/
   Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/DATA_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_
   I1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I
   1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_0' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_1' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_2' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_3' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_4' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_5' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_6' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_7' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_rx     8000 ps
   DATAPATHONLY;> [system.ucf(215)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_rx      TO LLCLK0 11111
   ps DATAPATHONLY;> [system.ucf(217)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_GTX_CLK"  = FROM clk_rx     TO clk_gtx    8000
   ps DATAPATHONLY;> [system.ucf(222)]
   <TIMEGRP "rx_clock" = "clk_rx";> [system.ucf(247)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   * 1.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   pll_module_testpattern_0/PLL_ADV_inst. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_test_pattern_generator_0_clk_pin_OBUF = PERIOD
   "test_pattern_generator_0_clk_pin_OBUF" TS_sys_clk_pin * 1.5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   pll_module_testpattern_0/PLL_ADV_inst. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_dvi_clk_10x_testpattern = PERIOD
   "dvi_clk_10x_testpattern" TS_sys_clk_pin * 15 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   pll_module_testpattern_0/PLL_ADV_inst. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC
   TS_pll_module_testpattern_0_pll_module_testpattern_0_CLKOUT2_BUF = PERIOD
   "pll_module_testpattern_0_pll_module_testpattern_0_CLKOUT2_BUF"
   TS_sys_clk_pin * 3 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(27)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(26)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_RX_GMII_RESET_GEN_0/reset_syn
   c2' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHz with clock driver
   clock_generator_0/clock_generator_0/PLL1_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<15>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<14>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<13>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<12>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<11>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<10>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<9>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<8>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<7>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<6>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<5>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<4>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<3>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<2>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<0>' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  67

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  28 sec
Total CPU time to NGDBUILD completion:   28 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.2 - Map M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDS_pin<3>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDSB_pin<3>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
Running delay-based LUT packing...
Updating timing models...
ERROR:Pack:2310 - Too many comps of type "PLL_ADV" found to fit this device.
ERROR:Map:237 - The design is too large to fit the device.  Please check the Design Summary section to see which resource requirement for
   your design exceeds the resources available in the device. Note that the number of slices reported may not be reflected accurately as
   their packing might not have been completed.

   NOTE:  An NCD file will still be generated to allow you to examine the mapped design.  This file is intended for evaluation use only, and
   will not process successfully through PAR.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :   2
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\__xps\system.filters
Done writing Tab View settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_final\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Writing filter settings....
Done writing filter settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\__xps\system.filters
Done writing Tab View settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\__xps\system.gui
Generated Block Diagram.
Deleting Internal port test_pattern_generator_0:psw_sa_0_stalling 
test_pattern_generator_0 has been deleted from the project
Deleting Internal port dvi_out_native_testpattern_0:reset 
Deleting Internal port dvi_reset_testpattern_0:MB_Reset 
Deleting Internal port dvi_out_native_testpattern_0:clkx2in 
Deleting Internal port pll_module_testpattern_0:CLKOUT2 
Deleting Internal port dvi_out_native_testpattern_0:clkx10in 
Deleting Internal port pll_module_testpattern_0:CLKOUT0 
Deleting External port : dvi_out_native_testpattern_0_TMDS_pin 
Deleting Internal port dvi_out_native_testpattern_0:TMDS 
Deleting External port : dvi_out_native_testpattern_0_TMDSB_pin 
Deleting Internal port dvi_out_native_testpattern_0:TMDSB 
dvi_out_native_testpattern_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   dvi_out_native_testpattern_0_TMDSB_pin
   dvi_out_native_testpattern_0_TMDS_pin
At Local date and time: Sun Sep 12 19:14:50 2010
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
At Local date and time: Sun Sep 12 19:14:55 2010
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
Done!
At Local date and time: Sun Sep 12 19:14:59 2010
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
Done!
At Local date and time: Sun Sep 12 19:15:07 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -lp D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
  (0xcfe00000-0xcfe0ffff) signal_tester_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 25 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 26 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 27 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 25 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 26 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\signal
   _tester_v1_01_a\data\signal_tester_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\signal
   _tester_v1_01_a\data\signal_tester_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\signal
   _tester_v1_01_a\data\signal_tester_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
116 - 2 master(s) : 16 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
123 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
130 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs
   line 461 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 215 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 7
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111110000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
257 - processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
155 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
287 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
91 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
116 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
123 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
130 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
146 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
155 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
162 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
175 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_5bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
188 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr2 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
201 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:soft_temac -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
257 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
287 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
322 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
335 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_intc_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
348 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vhdci_conn -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
358 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:phy_reset_component_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
371 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ac97_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
381 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:d_usb_epp_dstm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
394 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:quad_spi_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
416 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:signal_tester_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
427 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_uart16550_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
435 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:i2c_bus -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
445 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_in_native_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
455 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_out_native_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
472 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_reset_testpattern_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
491 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_reset_passthrough_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
500 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pll_module_testpattern_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
510 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pll_module_passthrough_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
527 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_keyboard_mouse -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
546 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:ilmb_wrapper INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
123 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
ilmb_wrapper/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
130 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
dlmb_wrapper/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr2_wrapper INSTANCE:mcb_ddr2 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
201 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc mcb_ddr2_wrapper.ucf -sd ..
mcb_ddr2_wrapper.ngc ../mcb_ddr2_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
mcb_ddr2_wrapper/mcb_ddr2_wrapper.ngc" ...

Applying constraints in "mcb_ddr2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb_ddr2_wrapper.blc"...

NGCBUILD done.
IPNAME:soft_temac_wrapper INSTANCE:soft_temac -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
257 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc soft_temac_wrapper.ucf -sd ..
soft_temac_wrapper.ngc ../soft_temac_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
soft_temac_wrapper/soft_temac_wrapper.ngc" ...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_fifo_generator_v6_1_2.edn"
"soft_temac_wrapper_fifo_generator_v6_1_2.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_2_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_fifo_generator_v6_1_1.edn"
"soft_temac_wrapper_fifo_generator_v6_1_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_1_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_fifo_generator_v6_1_3.edn"
"soft_temac_wrapper_fifo_generator_v6_1_3.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_3_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_blk_mem_gen_v4_1.edn"
"soft_temac_wrapper_blk_mem_gen_v4_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"../soft_temac_wrapper_blk_mem_gen_v4_1_blk_mem_gen_v4_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_fifo_generator_v6_1_4.edn"
"soft_temac_wrapper_fifo_generator_v6_1_4.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_4_fifo_generator_v6_1_xst_1.ngc"...

Applying constraints in "soft_temac_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../soft_temac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../soft_temac_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
287 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
348 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 809.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.2 - ngcbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/ngcflow.csf>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/synthesis/syste
m.ngc" ...
Loading design module "../implementation/dip_switches_8bits_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module "../implementation/soft_temac_wrapper.ngc"...
Loading design module "../implementation/dvi_in_native_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"../implementation/pll_module_testpattern_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/dvi_reset_testpattern_0_wrapper.ngc"...
Loading design module "../implementation/dvi_reset_passthrough_0_wrapper.ngc"...
Loading design module
"../implementation/pll_module_passthrough_0_wrapper.ngc"...
Loading design module "../implementation/ac97_if_0_wrapper.ngc"...
Loading design module "../implementation/d_usb_epp_dstm_0_wrapper.ngc"...
Loading design module "../implementation/xps_uart16550_0_wrapper.ngc"...
Loading design module "../implementation/mcb_ddr2_wrapper.ngc"...
Loading design module "../implementation/phy_reset_component_0_wrapper.ngc"...
Loading design module "../implementation/dvi_out_native_0_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/leds_8bits_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/vhdci_conn_wrapper.ngc"...
Loading design module "../implementation/quad_spi_if_0_wrapper.ngc"...
Loading design module "../implementation/signal_tester_0_wrapper.ngc"...
Loading design module "../implementation/i2c_bus_wrapper.ngc"...
Loading design module "../implementation/ps2_keyboard_mouse_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 12.2 - Xflow M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile M:/Xilinx/12.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation 

Using Flow File:
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/f
pga.flw 
Using Option File(s): 
 D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.2 - ngdbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/s
ystem.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'dvi_in_native_0/dvi_in_native_0/dec0/Inst_clockin/rx_pll_adv_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_testpattern_0/pll_module_testpattern_0/PLL_ADV_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_passthrough_0/pll_module_passthrough_0/PLL_ADV_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_FROM_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_TO_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module
   /Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/
   Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/DATA_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_
   I1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I
   1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_0' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_1' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_2' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_3' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_4' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_5' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_6' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_7' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:3 - Constraint <TIMESPEC "TS_ramdo" = FROM "bramgrp" TO
   "fddbgrp" TS_PCLK;> [system.ucf(180)]: This constraint will be ignored
   because the relative clock constraint named 'TS_PCLK' was not found.

WARNING:ConstraintSystem:3 - Constraint <TIMESPEC "TS_ramra" = FROM "bramra" TO
   "fddbgrp" TS_PCLK;> [system.ucf(181)]: This constraint will be ignored
   because the relative clock constraint named 'TS_PCLK' was not found.

WARNING:ConstraintSystem - TNM : clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_rx     8000 ps
   DATAPATHONLY;> [system.ucf(225)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_rx      TO LLCLK0 11111
   ps DATAPATHONLY;> [system.ucf(227)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_GTX_CLK"  = FROM clk_rx     TO clk_gtx    8000
   ps DATAPATHONLY;> [system.ucf(232)]
   <TIMEGRP "rx_clock" = "clk_rx";> [system.ucf(257)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   * 1.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   pll_module_testpattern_0/PLL_ADV_inst. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_test_pattern_generator_0_clk_pin_OBUF = PERIOD
   "test_pattern_generator_0_clk_pin_OBUF" TS_sys_clk_pin * 1.5 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(27)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(26)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_RX_GMII_RESET_GEN_0/reset_syn
   c2' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHz with clock driver
   clock_generator_0/clock_generator_0/PLL1_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:478 - clock net pll_module_testpattern_0/CLKOUT2 with clock
   driver
   pll_module_testpattern_0/pll_module_testpattern_0/Using_BUFG_for_CLKOUT2.CLKO
   UT2_BUFG_INST drives no clock pins
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<15>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<14>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<13>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<12>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<11>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<10>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<9>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<8>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<7>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<6>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<5>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<4>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<3>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<2>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<0>' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  70

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  28 sec
Total CPU time to NGDBUILD completion:   26 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.2 - Map M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDS_pin<3>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDSB_pin<3>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
Running delay-based LUT packing...
Updating timing models...
ERROR:Pack:2310 - Too many comps of type "PLL_ADV" found to fit this device.
ERROR:Map:237 - The design is too large to fit the device.  Please check the Design Summary section to see which resource requirement for
   your design exceeds the resources available in the device. Note that the number of slices reported may not be reflected accurately as
   their packing might not have been completed.

   NOTE:  An NCD file will still be generated to allow you to examine the mapped design.  This file is intended for evaluation use only, and
   will not process successfully through PAR.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :   2
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Deleting Internal port dvi_in_native_0:pixel_clk 
Deleting Internal port pll_module_passthrough_0:CLKIN1 
Deleting Internal port dvi_in_native_0:ready 
Deleting Internal port dvi_in_native_0:blue_dout 
Deleting Internal port dvi_out_native_0:blue_din 
Deleting Internal port dvi_in_native_0:green_dout 
Deleting Internal port dvi_out_native_0:green_din 
Deleting Internal port dvi_in_native_0:red_dout 
Deleting Internal port dvi_out_native_0:red_din 
Deleting Internal port dvi_in_native_0:hsync 
Deleting Internal port dvi_out_native_0:hsync 
Deleting Internal port dvi_in_native_0:vsync 
Deleting Internal port dvi_out_native_0:vsync 
Deleting Internal port dvi_in_native_0:de 
Deleting Internal port dvi_out_native_0:de 
Deleting External port : dvi_in_native_0_TMDS_pin 
Deleting Internal port dvi_in_native_0:TMDS 
Deleting External port : dvi_in_native_0_TMDSB_pin 
Deleting Internal port dvi_in_native_0:TMDSB 
dvi_in_native_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   dvi_in_native_0_TMDSB_pin
   dvi_in_native_0_TMDS_pin
Deleting Internal port dvi_out_native_0:reset 
Deleting Internal port dvi_reset_passthrough_0:MB_Reset 
Deleting Internal port dvi_out_native_0:clkx2in 
Deleting Internal port pll_module_passthrough_0:CLKOUT2 
Deleting Internal port dvi_out_native_0:clkx10in 
Deleting Internal port pll_module_passthrough_0:CLKOUT0 
Deleting External port : dvi_out_native_0_TMDS_pin 
Deleting Internal port dvi_out_native_0:TMDS 
Deleting External port : dvi_out_native_0_TMDSB_pin 
Deleting Internal port dvi_out_native_0:TMDSB 
dvi_out_native_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   dvi_out_native_0_TMDSB_pin
   dvi_out_native_0_TMDS_pin
test_pattern_generator_0 has been added to the project
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
dvi_out_native_0 has been added to the project
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
The project's MHS file has changed on disk.
pll_module_0 has been added to the project
pll_module_0 has been deleted from the project
Deleting External port : dvi_out_native_testpattern_0_TMDS_pin 
Deleting Internal port dvi_out_native_testpattern_0:TMDS 
Deleting External port : dvi_out_native_testpattern_0_TMDSB_pin 
Deleting Internal port dvi_out_native_testpattern_0:TMDSB 
Deleting Internal port dvi_out_native_testpattern_0:clkx2in 
Deleting Internal port dvi_out_native_testpattern_0:clkx10in 
Deleting Internal port test_pattern_generator_0:reset 
Deleting Internal port dvi_out_native_testpattern_0:reset 
dvi_out_native_testpattern_0 has been deleted from the project
Deleting Internal port test_pattern_generator_0:psw_sa_0_stalling 
test_pattern_generator_0 has been deleted from the project
Deleting Internal port pll_module_testpattern_0:CLKFBOUT 
Deleting Internal port pll_module_testpattern_0:CLKFBIN 
Deleting Internal port dvi_reset_testpattern_0:Dcm_locked 
Deleting Internal port pll_module_testpattern_0:LOCKED 
pll_module_testpattern_0 has been deleted from the project
Deleting External port : test_pattern_generator_0_clk_pin 
Deleting Internal port dvi_reset_testpattern_0:Slowest_sync_clk 
dvi_reset_testpattern_0 has been deleted from the project
dvi_in_native_0 has been added to the project
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
dvi_out_native_0 has been added to the project
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
The project's MHS file has changed on disk.
Generated Block Diagram.
At Local date and time: Mon Sep 13 10:19:32 2010
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
At Local date and time: Mon Sep 13 10:19:38 2010
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
Done!
At Local date and time: Mon Sep 13 10:19:42 2010
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
Done!
At Local date and time: Mon Sep 13 10:19:47 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -lp D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
  (0xcfe00000-0xcfe0ffff) signal_tester_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 25 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 26 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 27 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 25 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 26 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\signal
   _tester_v1_01_a\data\signal_tester_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\signal
   _tester_v1_01_a\data\signal_tester_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\signal
   _tester_v1_01_a\data\signal_tester_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
113 - 2 master(s) : 16 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
120 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
127 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs
   line 506 - floating connection!
WARNING:EDK:2099 - PORT:TMDS CONNECTOR:dvi_out_native_0_TMDS -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs
   line 513 - floating connection!
WARNING:EDK:2099 - PORT:TMDSB CONNECTOR:dvi_out_native_0_TMDSB -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs
   line 514 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 215 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 7
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111110000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
254 - processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
152 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
284 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
88 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
120 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
134 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
143 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
152 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
159 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
172 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_5bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
185 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr2 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
198 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:soft_temac -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
254 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
319 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
332 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_intc_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
345 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vhdci_conn -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
355 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:phy_reset_component_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
368 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ac97_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
378 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:d_usb_epp_dstm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
391 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:quad_spi_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
413 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:signal_tester_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
424 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_uart16550_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
432 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:i2c_bus -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
442 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_reset_passthrough_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
452 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pll_module_passthrough_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
462 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_keyboard_mouse -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
483 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_in_native_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
498 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_out_native_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
509 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:ilmb_wrapper INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
120 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
ilmb_wrapper/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
dlmb_wrapper/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr2_wrapper INSTANCE:mcb_ddr2 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
198 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc mcb_ddr2_wrapper.ucf -sd ..
mcb_ddr2_wrapper.ngc ../mcb_ddr2_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
mcb_ddr2_wrapper/mcb_ddr2_wrapper.ngc" ...

Applying constraints in "mcb_ddr2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb_ddr2_wrapper.blc"...

NGCBUILD done.
IPNAME:soft_temac_wrapper INSTANCE:soft_temac -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
254 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc soft_temac_wrapper.ucf -sd ..
soft_temac_wrapper.ngc ../soft_temac_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
soft_temac_wrapper/soft_temac_wrapper.ngc" ...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_fifo_generator_v6_1_2.edn"
"soft_temac_wrapper_fifo_generator_v6_1_2.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_2_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_fifo_generator_v6_1_1.edn"
"soft_temac_wrapper_fifo_generator_v6_1_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_1_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_fifo_generator_v6_1_3.edn"
"soft_temac_wrapper_fifo_generator_v6_1_3.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_3_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_blk_mem_gen_v4_1.edn"
"soft_temac_wrapper_blk_mem_gen_v4_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"../soft_temac_wrapper_blk_mem_gen_v4_1_blk_mem_gen_v4_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_fifo_generator_v6_1_4.edn"
"soft_temac_wrapper_fifo_generator_v6_1_4.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_4_fifo_generator_v6_1_xst_1.ngc"...

Applying constraints in "soft_temac_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../soft_temac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../soft_temac_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
345 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 815.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.2 - ngcbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/ngcflow.csf>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/synthesis/syste
m.ngc" ...
Loading design module "../implementation/dip_switches_8bits_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module "../implementation/soft_temac_wrapper.ngc"...
Loading design module "../implementation/dvi_in_native_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/dvi_reset_passthrough_0_wrapper.ngc"...
Loading design module
"../implementation/pll_module_passthrough_0_wrapper.ngc"...
Loading design module "../implementation/ac97_if_0_wrapper.ngc"...
Loading design module "../implementation/d_usb_epp_dstm_0_wrapper.ngc"...
Loading design module "../implementation/xps_uart16550_0_wrapper.ngc"...
Loading design module "../implementation/mcb_ddr2_wrapper.ngc"...
Loading design module "../implementation/phy_reset_component_0_wrapper.ngc"...
Loading design module "../implementation/dvi_out_native_0_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/leds_8bits_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/vhdci_conn_wrapper.ngc"...
Loading design module "../implementation/quad_spi_if_0_wrapper.ngc"...
Loading design module "../implementation/signal_tester_0_wrapper.ngc"...
Loading design module "../implementation/i2c_bus_wrapper.ngc"...
Loading design module "../implementation/ps2_keyboard_mouse_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...

Partition Implementation Status
Trying to terminate Process...
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Done!
At Local date and time: Mon Sep 13 10:35:03 2010
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -lp D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/system.mhs
...

Read MPD definitions ...
Trying to terminate Process...
Done!
At Local date and time: Mon Sep 13 10:35:10 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -lp D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
  (0xcfe00000-0xcfe0ffff) signal_tester_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 25 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 26 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 27 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 25 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 26 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\signal
   _tester_v1_01_a\data\signal_tester_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\signal
   _tester_v1_01_a\data\signal_tester_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\signal
   _tester_v1_01_a\data\signal_tester_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
113 - 2 master(s) : 16 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
120 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
127 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs
   line 506 - floating connection!
WARNING:EDK:2099 - PORT:TMDS CONNECTOR:dvi_out_native_0_TMDS -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs
   line 513 - floating connection!
WARNING:EDK:2099 - PORT:TMDSB CONNECTOR:dvi_out_native_0_TMDSB -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs
   line 514 - floating connection!
ERROR:EDK:2312 - SIGNAL:xps_uart16550_0_sin - multiple drivers found:
   PORT:fpga_0_RS232_Uart_1_RX -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs
   line 76!
   PORT:xps_uart16550_0_sin_pin -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs
   line 82!
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
At Local date and time: Mon Sep 13 10:36:28 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -lp D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
  (0xcfe00000-0xcfe0ffff) signal_tester_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 25 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 26 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 27 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 25 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 26 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\signal
   _tester_v1_01_a\data\signal_tester_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\signal
   _tester_v1_01_a\data\signal_tester_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\signal
   _tester_v1_01_a\data\signal_tester_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
111 - 2 master(s) : 16 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
118 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
125 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs
   line 504 - floating connection!
WARNING:EDK:2099 - PORT:TMDS CONNECTOR:dvi_out_native_0_TMDS -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs
   line 511 - floating connection!
WARNING:EDK:2099 - PORT:TMDSB CONNECTOR:dvi_out_native_0_TMDSB -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs
   line 512 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 215 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 7
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111110000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
252 - processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
86 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
111 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
118 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
125 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
132 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
141 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
150 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
157 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
170 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
183 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
196 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
252 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
317 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
330 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
343 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:vhdci_conn -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
353 - Copying cache implementation netlist
IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
366 - Copying cache implementation netlist
IPNAME:ac97_if INSTANCE:ac97_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
376 - Copying cache implementation netlist
IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
389 - Copying cache implementation netlist
IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
411 - Copying cache implementation netlist
IPNAME:signal_tester INSTANCE:signal_tester_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
422 - Copying cache implementation netlist
IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
430 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:i2c_bus -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
440 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:dvi_reset_passthrough_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
450 - Copying cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_passthrough_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
460 - Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:ps2_keyboard_mouse -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
481 - Copying cache implementation netlist
IPNAME:dvi_in_native INSTANCE:dvi_in_native_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
496 - Copying cache implementation netlist
IPNAME:dvi_out_native INSTANCE:dvi_out_native_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
507 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
150 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
282 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
282 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
282 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 21.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Trying to terminate Process...
Done!
The project's MHS file has changed on disk.
At Local date and time: Mon Sep 13 10:39:09 2010
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
At Local date and time: Mon Sep 13 10:39:14 2010
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
Done!
At Local date and time: Mon Sep 13 10:39:20 2010
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
Done!
At Local date and time: Mon Sep 13 10:39:25 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -lp D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
  (0xcfe00000-0xcfe0ffff) signal_tester_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 25 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 26 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 27 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 25 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 26 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\signal
   _tester_v1_01_a\data\signal_tester_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\signal
   _tester_v1_01_a\data\signal_tester_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:signal_tester INSTANCE:signal_tester_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\signal
   _tester_v1_01_a\data\signal_tester_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
113 - 2 master(s) : 16 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
120 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
127 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs
   line 506 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 215 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 7
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111110000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
254 - processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
152 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
284 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
88 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
120 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
134 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
143 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
152 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
159 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
172 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_5bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
185 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr2 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
198 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:soft_temac -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
254 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
319 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
332 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_intc_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
345 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vhdci_conn -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
355 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:phy_reset_component_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
368 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ac97_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
378 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:d_usb_epp_dstm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
391 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:quad_spi_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
413 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:signal_tester_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
424 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_uart16550_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
432 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:i2c_bus -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
442 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_reset_passthrough_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
452 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pll_module_passthrough_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
462 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_keyboard_mouse -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
483 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_in_native_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
498 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_out_native_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
509 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:ilmb_wrapper INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
120 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
ilmb_wrapper/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
dlmb_wrapper/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr2_wrapper INSTANCE:mcb_ddr2 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
198 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc mcb_ddr2_wrapper.ucf -sd ..
mcb_ddr2_wrapper.ngc ../mcb_ddr2_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
mcb_ddr2_wrapper/mcb_ddr2_wrapper.ngc" ...

Applying constraints in "mcb_ddr2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb_ddr2_wrapper.blc"...

NGCBUILD done.
IPNAME:soft_temac_wrapper INSTANCE:soft_temac -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
254 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc soft_temac_wrapper.ucf -sd ..
soft_temac_wrapper.ngc ../soft_temac_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
soft_temac_wrapper/soft_temac_wrapper.ngc" ...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_fifo_generator_v6_1_2.edn"
"soft_temac_wrapper_fifo_generator_v6_1_2.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_2_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_fifo_generator_v6_1_1.edn"
"soft_temac_wrapper_fifo_generator_v6_1_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_1_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_fifo_generator_v6_1_3.edn"
"soft_temac_wrapper_fifo_generator_v6_1_3.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_3_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_blk_mem_gen_v4_1.edn"
"soft_temac_wrapper_blk_mem_gen_v4_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"../soft_temac_wrapper_blk_mem_gen_v4_1_blk_mem_gen_v4_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_fifo_generator_v6_1_4.edn"
"soft_temac_wrapper_fifo_generator_v6_1_4.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_4_fifo_generator_v6_1_xst_1.ngc"...

Applying constraints in "soft_temac_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../soft_temac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../soft_temac_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
345 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 818.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.2 - ngcbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/ngcflow.csf>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/synthesis/syste
m.ngc" ...
Loading design module "../implementation/dip_switches_8bits_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module "../implementation/soft_temac_wrapper.ngc"...
Loading design module "../implementation/dvi_in_native_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/dvi_reset_passthrough_0_wrapper.ngc"...
Loading design module
"../implementation/pll_module_passthrough_0_wrapper.ngc"...
Loading design module "../implementation/ac97_if_0_wrapper.ngc"...
Loading design module "../implementation/d_usb_epp_dstm_0_wrapper.ngc"...
Loading design module "../implementation/xps_uart16550_0_wrapper.ngc"...
Loading design module "../implementation/mcb_ddr2_wrapper.ngc"...
Loading design module "../implementation/phy_reset_component_0_wrapper.ngc"...
Loading design module "../implementation/dvi_out_native_0_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/leds_8bits_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/vhdci_conn_wrapper.ngc"...
Loading design module "../implementation/quad_spi_if_0_wrapper.ngc"...
Loading design module "../implementation/signal_tester_0_wrapper.ngc"...
Loading design module "../implementation/i2c_bus_wrapper.ngc"...
Loading design module "../implementation/ps2_keyboard_mouse_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 12.2 - Xflow M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile M:/Xilinx/12.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation 

Using Flow File:
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/f
pga.flw 
Using Option File(s): 
 D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.2 - ngdbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/s
ystem.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'dvi_in_native_0/dvi_in_native_0/dec0/Inst_clockin/rx_pll_adv_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_passthrough_0/pll_module_passthrough_0/PLL_ADV_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_FROM_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_TO_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module
   /Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/
   Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/DATA_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_
   I1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I
   1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_0' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_1' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_2' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_3' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_4' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_5' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_6' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_7' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:3 - Constraint <TIMESPEC "TS_ramdo" = FROM "bramgrp" TO
   "fddbgrp" TS_PCLK;> [system.ucf(180)]: This constraint will be ignored
   because the relative clock constraint named 'TS_PCLK' was not found.

WARNING:ConstraintSystem:3 - Constraint <TIMESPEC "TS_ramra" = FROM "bramra" TO
   "fddbgrp" TS_PCLK;> [system.ucf(181)]: This constraint will be ignored
   because the relative clock constraint named 'TS_PCLK' was not found.

WARNING:ConstraintSystem - TNM : clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_rx     8000 ps
   DATAPATHONLY;> [system.ucf(225)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_rx      TO LLCLK0 11111
   ps DATAPATHONLY;> [system.ucf(227)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_GTX_CLK"  = FROM clk_rx     TO clk_gtx    8000
   ps DATAPATHONLY;> [system.ucf(232)]
   <TIMEGRP "rx_clock" = "clk_rx";> [system.ucf(257)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   * 1.25 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(27)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(26)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_RX_GMII_RESET_GEN_0/reset_syn
   c2' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHz with clock driver
   clock_generator_0/clock_generator_0/PLL1_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<15>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<14>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<13>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<12>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<11>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<10>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<9>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<8>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<7>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<6>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<5>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<4>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<3>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<2>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<0>' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  68

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  28 sec
Total CPU time to NGDBUILD completion:   27 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.2 - Map M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDS_pin<3>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDSB_pin<3>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 26 secs 
Total CPU  time at the beginning of Placer: 4 mins 12 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b270a2a1) REAL time: 4 mins 32 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<0>   IOSTANDARD = LVCMOS18


ERROR:Place:1333 - Following IOB's that have input/output programming are locked
   to the bank 0 that does not support such values
   IO Standard: Name = TMDS_33, VREF = NR, VCCO = NR, TERM = NONE, DIR = INPUT,
   DRIVE_STR = NR
   List of locked IOB's:
   	dvi_in_native_0_TMDS_pin<0>
   	dvi_in_native_0_TMDS_pin<1>
   	dvi_in_native_0_TMDS_pin<2>
   	dvi_in_native_0_TMDS_pin<3>
   	dvi_in_native_0_TMDSB_pin<0>
   	dvi_in_native_0_TMDSB_pin<1>
   	dvi_in_native_0_TMDSB_pin<2>
   	dvi_in_native_0_TMDSB_pin<3>


Phase 2.7  Design Feasibility Check (Checksum:b270a2a1) REAL time: 4 mins 34 secs 

Total REAL time to Placer completion: 4 mins 34 secs 
Total CPU  time to Placer completion: 4 mins 19 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :   3
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
At Local date and time: Mon Sep 13 11:06:39 2010
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 12.2 - Xflow M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/f
pga.flw 
Using Option File(s): 
 D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.2 - ngdbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/s
ystem.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'dvi_in_native_0/dvi_in_native_0/dec0/Inst_clockin/rx_pll_adv_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_passthrough_0/pll_module_passthrough_0/PLL_ADV_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_FROM_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_TO_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module
   /Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/
   Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/DATA_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_
   I1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I
   1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_0' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_1' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_2' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_3' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_4' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_5' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_6' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_7' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:3 - Constraint <TIMESPEC "TS_ramdo" = FROM "bramgrp" TO
   "fddbgrp" TS_PCLK;> [system.ucf(180)]: This constraint will be ignored
   because the relative clock constraint named 'TS_PCLK' was not found.

WARNING:ConstraintSystem:3 - Constraint <TIMESPEC "TS_ramra" = FROM "bramra" TO
   "fddbgrp" TS_PCLK;> [system.ucf(181)]: This constraint will be ignored
   because the relative clock constraint named 'TS_PCLK' was not found.

WARNING:ConstraintSystem - TNM : clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_rx     8000 ps
   DATAPATHONLY;> [system.ucf(225)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_rx      TO LLCLK0 11111
   ps DATAPATHONLY;> [system.ucf(227)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_GTX_CLK"  = FROM clk_rx     TO clk_gtx    8000
   ps DATAPATHONLY;> [system.ucf(232)]
   <TIMEGRP "rx_clock" = "clk_rx";> [system.ucf(257)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   * 1.25 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(27)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(26)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_RX_GMII_RESET_GEN_0/reset_syn
   c2' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHz with clock driver
   clock_generator_0/clock_generator_0/PLL1_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<15>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<14>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<13>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<12>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<11>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<10>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<9>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<8>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<7>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<6>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<5>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<4>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<3>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<2>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<0>' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  68

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  29 sec
Total CPU time to NGDBUILD completion:   27 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.2 - Map M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDS_pin<0>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDS_pin<1>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDS_pin<2>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDS_pin<3>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDSB_pin<0>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDSB_pin<1>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDSB_pin<2>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDSB_pin<3>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 30 secs 
Total CPU  time at the beginning of Placer: 4 mins 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b270a2a1) REAL time: 4 mins 36 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<0>   IOSTANDARD = LVCMOS18


ERROR:Place:1333 - Following IOB's that have input/output programming are locked
   to the bank 0 that does not support such values
   IO Standard: Name = TMDS_33, VREF = NR, VCCO = NR, TERM = NONE, DIR = INPUT,
   DRIVE_STR = NR
   List of locked IOB's:
   	dvi_in_native_0_TMDS_pin<0>
   	dvi_in_native_0_TMDS_pin<1>
   	dvi_in_native_0_TMDS_pin<2>
   	dvi_in_native_0_TMDS_pin<3>
   	dvi_in_native_0_TMDSB_pin<0>
   	dvi_in_native_0_TMDSB_pin<1>
   	dvi_in_native_0_TMDSB_pin<2>
   	dvi_in_native_0_TMDSB_pin<3>


Phase 2.7  Design Feasibility Check (Checksum:b270a2a1) REAL time: 4 mins 38 secs 

Total REAL time to Placer completion: 4 mins 38 secs 
Total CPU  time to Placer completion: 4 mins 21 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :   9
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
signal_tester_0 has been deleted from the project
Deleting Internal port pll_module_passthrough_0:CLKIN1 
Deleting Internal port dvi_in_native_0:pixel_clk 
Deleting Internal port pll_module_passthrough_0:CLKOUT0 
Deleting Internal port dvi_out_native_0:clkx10in 
Deleting Internal port pll_module_passthrough_0:CLKOUT2 
Deleting Internal port dvi_out_native_0:clkx2in 
Deleting Internal port pll_module_passthrough_0:CLKFBOUT 
Deleting Internal port pll_module_passthrough_0:CLKFBIN 
pll_module_passthrough_0 has been deleted from the project
Deleting External port : dvi_out_native_0_TMDS_pin 
Deleting Internal port dvi_out_native_0:TMDS 
Deleting External port : dvi_out_native_0_TMDSB_pin 
Deleting Internal port dvi_out_native_0:TMDSB 
Deleting Internal port dvi_reset_passthrough_0:Slowest_sync_clk 
Deleting Internal port dvi_out_native_0:clkin 
Deleting Internal port dvi_reset_passthrough_0:MB_Reset 
Deleting Internal port dvi_out_native_0:reset 
Deleting Internal port dvi_reset_passthrough_0:Dcm_locked 
Deleting Internal port dvi_out_native_0:pll_lckd 
dvi_out_native_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   dvi_out_native_0_TMDSB_pin
   dvi_out_native_0_TMDS_pin
Deleting External port : dvi_in_native_0_TMDS_pin 
Deleting Internal port dvi_in_native_0:TMDS 
Deleting External port : dvi_in_native_0_TMDSB_pin 
Deleting Internal port dvi_in_native_0:TMDSB 
Deleting Internal port dvi_in_native_0:ready 
dvi_in_native_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   dvi_in_native_0_TMDSB_pin
   dvi_in_native_0_TMDS_pin
util_ds_buf_0 has been added to the project
Make instance TMDS_RGB_IN port IOBUF_DS_N external with net as port name
Instance TMDS_RGB_IN port IOBUF_DS_N connector undefined, using TMDS_RGB_IN_IOBUF_DS_N
Make instance TMDS_RGB_IN port IBUF_DS_P external with net as port name
Instance TMDS_RGB_IN port IBUF_DS_P connector undefined, using TMDS_RGB_IN_IBUF_DS_P
Make instance TMDS_RGB_IN port IBUF_DS_N external with net as port name
Instance TMDS_RGB_IN port IBUF_DS_N connector undefined, using TMDS_RGB_IN_IBUF_DS_N
util_ds_buf_0 has been added to the project
Make instance TMDS_CLK_IN port IBUF_DS_P external with net as port name
Instance TMDS_CLK_IN port IBUF_DS_P connector undefined, using TMDS_CLK_IN_IBUF_DS_P
Make instance TMDS_CLK_IN port IBUF_DS_N external with net as port name
Instance TMDS_CLK_IN port IBUF_DS_N connector undefined, using TMDS_CLK_IN_IBUF_DS_N
util_ds_buf_0 has been added to the project
dvi_reset_passthrough_0 has been deleted from the project
Make instance TMDS_RGB_OUT port OBUF_DS_P external with net as port name
Instance TMDS_RGB_OUT port OBUF_DS_P connector undefined, using TMDS_RGB_OUT_OBUF_DS_P
Make instance TMDS_RGB_OUT port OBUF_DS_N external with net as port name
Instance TMDS_RGB_OUT port OBUF_DS_N connector undefined, using TMDS_RGB_OUT_OBUF_DS_N
util_ds_buf_0 has been added to the project
Make instance TMDS_CLK_OUT port OBUF_DS_N external with net as port name
Instance TMDS_CLK_OUT port OBUF_DS_N connector undefined, using TMDS_CLK_OUT_OBUF_DS_N
Generated Block Diagram.
Make instance TMDS_CLK_OUT port OBUF_DS_P external with net as port name
Instance TMDS_CLK_OUT port OBUF_DS_P connector undefined, using TMDS_CLK_OUT_OBUF_DS_P
The project's MHS file has changed on disk.
At Local date and time: Mon Sep 13 12:30:40 2010
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
At Local date and time: Mon Sep 13 12:30:45 2010
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
Done!
At Local date and time: Mon Sep 13 12:30:49 2010
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
Done!
At Local date and time: Mon Sep 13 12:30:53 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -lp D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 25 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 26 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\phy_re
   set_component_v1_00_a\data\phy_reset_component_v2_1_0.mpd line 27 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 25 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\ac97_i
   f_v1_10_a\data\ac97_if_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\d_usb_
   epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 25 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 26 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\pcores\quad_s
   pi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
117 - 2 master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
124 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
131 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 215 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 7
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111110000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
258 - processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
156 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
288 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
92 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
124 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
131 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
138 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
147 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
163 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
176 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_5bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
189 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr2 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
202 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:soft_temac -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
258 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
288 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
323 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
336 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_intc_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
349 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vhdci_conn -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
359 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:phy_reset_component_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
372 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ac97_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:d_usb_epp_dstm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
395 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:quad_spi_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
417 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_uart16550_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
428 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:i2c_bus -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
438 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_keyboard_mouse -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
448 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:tmds_rgb_in -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
463 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:tmds_clk_in -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
473 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:tmds_rgb_out -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
481 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:tmds_clk_out -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
491 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:ilmb_wrapper INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
124 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
ilmb_wrapper/ilmb_wrapper.ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
131 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
dlmb_wrapper/dlmb_wrapper.ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr2_wrapper INSTANCE:mcb_ddr2 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
202 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc mcb_ddr2_wrapper.ucf -sd ..
mcb_ddr2_wrapper.ngc ../mcb_ddr2_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
mcb_ddr2_wrapper/mcb_ddr2_wrapper.ngc" ...

Applying constraints in "mcb_ddr2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb_ddr2_wrapper.blc"...

NGCBUILD done.
IPNAME:soft_temac_wrapper INSTANCE:soft_temac -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
258 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -uc soft_temac_wrapper.ucf -sd ..
soft_temac_wrapper.ngc ../soft_temac_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
soft_temac_wrapper/soft_temac_wrapper.ngc" ...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_fifo_generator_v6_1_2.edn"
"soft_temac_wrapper_fifo_generator_v6_1_2.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1_2.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_2_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_fifo_generator_v6_1_1.edn"
"soft_temac_wrapper_fifo_generator_v6_1_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1_1.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_1_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_fifo_generator_v6_1_3.edn"
"soft_temac_wrapper_fifo_generator_v6_1_3.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1_3.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_3_fifo_generator_v6_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_blk_mem_gen_v4_1.edn"
"soft_temac_wrapper_blk_mem_gen_v4_1.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_blk_mem_gen_v4_1.ngo"...
Loading design module
"../soft_temac_wrapper_blk_mem_gen_v4_1_blk_mem_gen_v4_1_xst_1.ngc"...
Executing edif2ngd -noa
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper_fifo_generator_v6_1_4.edn"
"soft_temac_wrapper_fifo_generator_v6_1_4.ngo"
Release 12.2 - edif2ngd M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.2 edif2ngd M.63c (nt)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <M:/Xilinx/12.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "soft_temac_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\implementation\
soft_temac_wrapper\soft_temac_wrapper_fifo_generator_v6_1_4.ngo"...
Loading design module
"../soft_temac_wrapper_fifo_generator_v6_1_4_fifo_generator_v6_1_xst_1.ngc"...

Applying constraints in "soft_temac_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../soft_temac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../soft_temac_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
288 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\system.mhs line
349 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 772.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.2 - ngcbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/ngcflow.csf>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/synthesis/syste
m.ngc" ...
Loading design module "../implementation/dip_switches_8bits_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module "../implementation/soft_temac_wrapper.ngc"...
Loading design module "../implementation/tmds_rgb_in_wrapper.ngc"...
Loading design module "../implementation/tmds_clk_in_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/ac97_if_0_wrapper.ngc"...
Loading design module "../implementation/d_usb_epp_dstm_0_wrapper.ngc"...
Loading design module "../implementation/xps_uart16550_0_wrapper.ngc"...
Loading design module "../implementation/mcb_ddr2_wrapper.ngc"...
Loading design module "../implementation/phy_reset_component_0_wrapper.ngc"...
Loading design module "../implementation/tmds_rgb_out_wrapper.ngc"...
Loading design module "../implementation/tmds_clk_out_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/leds_8bits_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/vhdci_conn_wrapper.ngc"...
Loading design module "../implementation/quad_spi_if_0_wrapper.ngc"...
Loading design module "../implementation/i2c_bus_wrapper.ngc"...
Loading design module "../implementation/ps2_keyboard_mouse_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 12.2 - Xflow M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile M:/Xilinx/12.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation 

Using Flow File:
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/f
pga.flw 
Using Option File(s): 
 D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.2 - ngdbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/s
ystem.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_FROM_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_TO_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module
   /Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/
   Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/DATA_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_
   I1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I
   1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_0' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_1' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_2' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_3' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_4' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_5' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_6' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_7' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_rx     8000 ps
   DATAPATHONLY;> [system.ucf(226)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_rx      TO LLCLK0 11111
   ps DATAPATHONLY;> [system.ucf(228)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_GTX_CLK"  = FROM clk_rx     TO clk_gtx    8000
   ps DATAPATHONLY;> [system.ucf(233)]
   <TIMEGRP "rx_clock" = "clk_rx";> [system.ucf(258)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   * 1.25 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(27)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(26)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_RX_GMII_RESET_GEN_0/reset_syn
   c2' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHz with clock driver
   clock_generator_0/clock_generator_0/PLL1_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<15>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<14>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<13>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<12>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<11>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<10>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<9>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<8>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<7>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<6>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<5>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<4>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<3>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<2>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<0>' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  64

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  24 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.2 - Map M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 15 secs 
Total CPU  time at the beginning of Placer: 4 mins 12 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:abe3b372) REAL time: 4 mins 20 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<0>   IOSTANDARD = LVCMOS18


ERROR:Place:1333 - Following IOB's that have input/output programming are locked
   to the bank 0 that does not support such values
   IO Standard: Name = TMDS_33, VREF = NR, VCCO = NR, TERM = NONE, DIR = INPUT,
   DRIVE_STR = NR
   List of locked IOB's:
   	TMDS_RGB_IN_IBUF_DS_N_pin<0>
   	TMDS_RGB_IN_IBUF_DS_N_pin<1>
   	TMDS_RGB_IN_IBUF_DS_N_pin<2>
   	TMDS_RGB_IN_IBUF_DS_P_pin<0>
   	TMDS_RGB_IN_IBUF_DS_P_pin<1>
   	TMDS_RGB_IN_IBUF_DS_P_pin<2>
   	TMDS_CLK_IN_IBUF_DS_N_pin<0>
   	TMDS_CLK_IN_IBUF_DS_P_pin<0>


Phase 2.7  Design Feasibility Check (Checksum:abe3b372) REAL time: 4 mins 22 secs 

Total REAL time to Placer completion: 4 mins 22 secs 
Total CPU  time to Placer completion: 4 mins 13 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :   1
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\__xps\system.filters
Done writing Tab View settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\__xps\system.gui
Generated Block Diagram.
At Local date and time: Mon Sep 13 22:18:56 2010
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 12.2 - Xflow M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/f
pga.flw 
Using Option File(s): 
 D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.2 - ngdbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/s
ystem.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough/implementation/
system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_FROM_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_TO_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module
   /Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/
   Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/DATA_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_
   I1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I
   1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_0' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_1' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_2' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_3' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_4' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_5' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_6' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_7' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_rx     8000 ps
   DATAPATHONLY;> [system.ucf(226)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_rx      TO LLCLK0 11111
   ps DATAPATHONLY;> [system.ucf(228)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_GTX_CLK"  = FROM clk_rx     TO clk_gtx    8000
   ps DATAPATHONLY;> [system.ucf(233)]
   <TIMEGRP "rx_clock" = "clk_rx";> [system.ucf(258)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   * 1.25 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(27)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(26)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_RX_GMII_RESET_GEN_0/reset_syn
   c2' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHz with clock driver
   clock_generator_0/clock_generator_0/PLL1_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<15>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<14>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<13>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<12>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<11>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<10>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<9>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<8>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<7>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<6>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<5>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<4>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<3>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<2>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<0>' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  64

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  26 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.2 - Map M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 36 secs 
Total CPU  time at the beginning of Placer: 4 mins 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:abe3b372) REAL time: 4 mins 41 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<0>   IOSTANDARD = LVCMOS18


ERROR:Place:1333 - Following IOB's that have input/output programming are locked
   to the bank 0 that does not support such values
   IO Standard: Name = TMDS_33, VREF = NR, VCCO = NR, TERM = NONE, DIR = INPUT,
   DRIVE_STR = NR
   List of locked IOB's:
   	TMDS_RGB_IN_IBUF_DS_N_pin<0>
   	TMDS_RGB_IN_IBUF_DS_N_pin<1>
   	TMDS_RGB_IN_IBUF_DS_N_pin<2>
   	TMDS_RGB_IN_IBUF_DS_P_pin<0>
   	TMDS_RGB_IN_IBUF_DS_P_pin<1>
   	TMDS_RGB_IN_IBUF_DS_P_pin<2>
   	TMDS_CLK_IN_IBUF_DS_N_pin<0>
   	TMDS_CLK_IN_IBUF_DS_P_pin<0>


Phase 2.7  Design Feasibility Check (Checksum:abe3b372) REAL time: 4 mins 43 secs 

Total REAL time to Placer completion: 4 mins 43 secs 
Total CPU  time to Placer completion: 4 mins 22 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :   1
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\__xps\system.filters
Done writing Tab View settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.2 Build EDK_MS2.63c
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
At Local date and time: Tue Sep 14 02:10:04 2010
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 12.2 - Xflow M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror/implementation/fpga.flw 
Using Option File(s): 
 D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_
error/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_
error/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.2 - ngdbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_
error/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_FROM_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_TO_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module
   /Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/
   Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/DATA_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_
   I1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I
   1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_0' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_1' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_2' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_3' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_4' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_5' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_6' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_7' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_rx     8000 ps
   DATAPATHONLY;> [system.ucf(232)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_rx      TO LLCLK0 11111
   ps DATAPATHONLY;> [system.ucf(234)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_GTX_CLK"  = FROM clk_rx     TO clk_gtx    8000
   ps DATAPATHONLY;> [system.ucf(239)]
   <TIMEGRP "rx_clock" = "clk_rx";> [system.ucf(264)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   * 1.25 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(27)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(26)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_RX_GMII_RESET_GEN_0/reset_syn
   c2' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHz with clock driver
   clock_generator_0/clock_generator_0/PLL1_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<15>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<14>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<13>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<12>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<11>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<10>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<9>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<8>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<7>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<6>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<5>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<4>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<3>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<2>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<0>' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  64

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  24 sec
Total CPU time to NGDBUILD completion:   23 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.2 - Map M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 13 secs 
Total CPU  time at the beginning of Placer: 4 mins 5 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:abe3b372) REAL time: 4 mins 18 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<0>   IOSTANDARD = LVCMOS18


Phase 2.7  Design Feasibility Check (Checksum:abe3b372) REAL time: 4 mins 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:80bbc522) REAL time: 4 mins 20 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:b1bd9ab2) REAL time: 5 mins 41 secs 

Phase 5.5  Local Placement Optimization
Phase 5.5  Local Placement Optimization (Checksum:b1bd9ab2) REAL time: 5 mins 42 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:b1bd9ab2) REAL time: 5 mins 42 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:b1bd9ab2) REAL time: 5 mins 42 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:b1bd9ab2) REAL time: 5 mins 42 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:b1bd9ab2) REAL time: 5 mins 43 secs 

Phase 10.8  Global Placement
..................................
....................................................................................................
......................................................................................
.......................................................................................
...............................
Phase 10.8  Global Placement (Checksum:d4dbbeee) REAL time: 10 mins 19 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:d4dbbeee) REAL time: 10 mins 20 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:708a5bb6) REAL time: 10 mins 57 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:708a5bb6) REAL time: 10 mins 58 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:563ef12c) REAL time: 10 mins 59 secs 

Total REAL time to Placer completion: 11 mins 23 secs 
Total CPU  time to Placer completion: 10 mins 55 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   29
Slice Logic Utilization:
  Number of Slice Registers:                 9,810 out of  54,576   17
    Number used as Flip Flops:               9,801
    Number used as Latches:                      0
    Number used as Latch-thrus:                  5
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                     10,924 out of  27,288   40
    Number used as logic:                   10,144 out of  27,288   37
      Number using O6 output only:           7,672
      Number using O5 output only:             467
      Number using O5 and O6:                2,005
      Number used as ROM:                        0
    Number used as Memory:                     443 out of   6,408    6
      Number used as Dual Port RAM:            254
        Number using O6 output only:            10
        Number using O5 output only:            18
        Number using O5 and O6:                226
      Number used as Single Port RAM:           20
        Number using O6 output only:             2
        Number using O5 output only:             6
        Number using O5 and O6:                 12
      Number used as Shift Register:           169
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    337
      Number with same-slice register load:    296
      Number with same-slice carry load:        37
      Number with other load:                    4

Slice Logic Distribution:
  Number of occupied Slices:                 4,236 out of   6,822   62
  Number of LUT Flip Flop pairs used:       13,132
    Number with an unused Flip Flop:         4,355 out of  13,132   33
    Number with an unused LUT:               2,208 out of  13,132   16
    Number of fully used LUT-FF pairs:       6,569 out of  13,132   50
    Number of unique control sets:             611
    Number of slice register sites lost
      to control set restrictions:           2,250 out of  54,576    4

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       195 out of     218   89
    Number of LOCed IOBs:                      195 out of     195  100
    IOB Flip Flops:                             62
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        19 out of     116   16
  Number of RAMB8BWERs:                          4 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                  24 out of     376    6
    Number used as ILOGIC2s:                    24
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        34 out of     376    9
    Number used as IODELAY2s:                   10
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  80 out of     376   21
    Number used as OLOGIC2s:                    35
    Number used as OSERDES2s:                   45
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  520 MB
Total REAL time to MAP completion:  11 mins 38 secs 
Total CPU time to MAP completion:   11 mins 9 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.2 - par M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
M:\Xilinx\12.2\ISE_DS\ISE\;M:\Xilinx\12.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.11 2010-07-12".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 9,810 out of  54,576   17
    Number used as Flip Flops:               9,801
    Number used as Latches:                      0
    Number used as Latch-thrus:                  5
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                     10,924 out of  27,288   40
    Number used as logic:                   10,144 out of  27,288   37
      Number using O6 output only:           7,672
      Number using O5 output only:             467
      Number using O5 and O6:                2,005
      Number used as ROM:                        0
    Number used as Memory:                     443 out of   6,408    6
      Number used as Dual Port RAM:            254
        Number using O6 output only:            10
        Number using O5 output only:            18
        Number using O5 and O6:                226
      Number used as Single Port RAM:           20
        Number using O6 output only:             2
        Number using O5 output only:             6
        Number using O5 and O6:                 12
      Number used as Shift Register:           169
        Number using O6 output only:            68
        Number using O5 output only:             1
        Number using O5 and O6:                100
    Number used exclusively as route-thrus:    337
      Number with same-slice register load:    296
      Number with same-slice carry load:        37
      Number with other load:                    4

Slice Logic Distribution:
  Number of occupied Slices:                 4,236 out of   6,822   62
  Number of LUT Flip Flop pairs used:       13,132
    Number with an unused Flip Flop:         4,355 out of  13,132   33
    Number with an unused LUT:               2,208 out of  13,132   16
    Number of fully used LUT-FF pairs:       6,569 out of  13,132   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       195 out of     218   89
    Number of LOCed IOBs:                      195 out of     195  100
    IOB Flip Flops:                             62
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        19 out of     116   16
  Number of RAMB8BWERs:                          4 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                  24 out of     376    6
    Number used as ILOGIC2s:                    24
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        34 out of     376    9
    Number used as IODELAY2s:                   10
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  80 out of     376   21
    Number used as OLOGIC2s:                    35
    Number used as OSERDES2s:                   45
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       4   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 30 secs 
Finished initial Timing Analysis.  REAL time: 30 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 69914 unrouted;      REAL time: 33 secs 

Phase  2  : 60299 unrouted;      REAL time: 38 secs 

Phase  3  : 27405 unrouted;      REAL time: 1 mins 20 secs 

Phase  4  : 27412 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 24 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 24 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 24 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 24 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 24 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 30 secs 
Total REAL time to Router completion: 2 mins 30 secs 
Total CPU time to Router completion: 2 mins 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 | BUFGMUX_X3Y13| No   | 2982 |  0.618     |  2.326      |
+---------------------+--------------+------+------+------------+-------------+
|Soft_TEMAC/Soft_TEMA |              |      |      |            |             |
|C/SOFT_SYS.I_TEMAC/G |              |      |      |            |             |
|MII0.rx_gmii_mii_clk |              |      |      |            |             |
|              _int_0 |  BUFGMUX_X2Y3| No   |  214 |  0.042     |  1.752      |
+---------------------+--------------+------+------+------------+-------------+
|Soft_TEMAC/Soft_TEMA |              |      |      |            |             |
|C/SOFT_SYS.I_TEMAC/G |              |      |      |            |             |
|MII0.tx_gmii_mii_clk |              |      |      |            |             |
|              _int_0 |  BUFGMUX_X3Y6| No   |  153 |  0.703     |  2.411      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y4| No   |   53 |  0.058     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|d_usb_epp_dstm_0_IFC |              |      |      |            |             |
|         LK_pin_IBUF |         Local|      |   36 |  2.688     |  5.320      |
+---------------------+--------------+------+------+------------+-------------+
|ac97_if_0_BITCLK_pin |              |      |      |            |             |
|               _IBUF |         Local|      |   91 |  8.941     | 11.260      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   17 |  8.294     | 10.576      |
+---------------------+--------------+------+------+------------+-------------+
|Soft_TEMAC/Soft_TEMA |              |      |      |            |             |
|C/SOFT_SYS.I_TEMAC/G |              |      |      |            |             |
|MII0.I_GMII_INTERFAC |              |      |      |            |             |
|E_0/S60.gmii_rx_clk_ |              |      |      |            |             |
|               bufio |         Local|      |   10 |  0.007     |  1.522      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 9

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.833 ns H |             |            |            |        |            
  IGH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     0.143ns|     5.957ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/G_SYNC_MGMT_RESET.I_SYNC_MGMT_RESET |             |            |            |        |            
  _HOST_I/RESET_OUT"         MAXDELAY = 6.1 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 2.4 ns VALID 2.8 ns BEFORE CO | SETUP       |     0.402ns|     1.998ns|       0|           0
  MP         "fpga_0_Soft_TEMAC_GMII_RX_CLK | HOLD        |     0.045ns|            |       0|           0
  _0_pin"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     0.540ns|     5.560ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T"         MAXDELAY = 6.1 ns              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLB_CLIENT_CLK_2_GTX_CLK = MAXDELAY FR | SETUP       |     0.599ns|     7.401ns|       0|           0
  OM TIMEGRP "PLBCLK" TO TIMEGRP         "c | HOLD        |     0.436ns|            |       0|           0
  lk_gtx" 8 ns DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.606ns|    14.393ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.232ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock" 8 n | SETUP       |     0.721ns|     7.279ns|       0|           0
  s HIGH 50| HOLD        |     0.380ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_RX_CLIENT_CLK0 = MAXDELAY FR | SETUP       |     0.885ns|     7.115ns|       0|           0
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c | HOLD        |     0.611ns|            |       0|           0
  lk_rx" 8 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.077ns|     6.923ns|       0|           0
  G_PLL1_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.395ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT0" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     1.129ns|     4.971ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/RXGMIIRSTGENEN.I_SYNC_GMII_MII_RX_R |             |            |            |        |            
  ESET_I/RESET_OUT"         MAXDELAY = 6.1  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP  | SETUP       |     3.460ns|     4.540ns|       0|           0
  "flow_rx_to_tx" TO TIMEGRP         "tx_cl | HOLD        |     0.646ns|            |       0|           0
  ock_gmii" 8 ns DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | MINPERIOD   |     4.155ns|     3.845ns|       0|           0
  _gmii" 8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gtx_clk = PERIOD TIMEGRP "gtx_clock" 8 | MINPERIOD   |     4.155ns|     3.845ns|       0|           0
   ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     4.655ns|     1.445ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift1"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     4.730ns|     1.370ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift10"         MAXDELAY = 6.1 ns      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     4.732ns|     1.368ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift4"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTX_CLK_2_PLB_CLIENT_CLK = MAXDELAY FR | SETUP       |     4.826ns|     6.285ns|       0|           0
  OM TIMEGRP "clk_gtx" TO TIMEGRP         " | HOLD        |     0.528ns|            |       0|           0
  PLBCLK" 11.111 ns DATAPATHONLY            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     4.962ns|     1.138ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift2"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     4.991ns|     1.109ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift9"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mdio4 = MAXDELAY FROM TIMEGRP "host" T | SETUP       |     5.117ns|     5.994ns|       0|           0
  O TIMEGRP "mdio_logic" TS_host_clk        | HOLD        |     0.596ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.429ns|     0.671ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift3"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.540ns|     0.560ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift8"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.556ns|     0.544ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift6"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.574ns|     0.526ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift7"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.738ns|     0.362ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift5"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mdio3 = MAXDELAY FROM TIMEGRP "mdio_lo | SETUP       |     5.948ns|     5.163ns|       0|           0
  gic" TO TIMEGRP "host" TS_host_clk        | HOLD        |     0.658ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_GTX_CLK = MAXDELAY FR | SETUP       |     6.715ns|     1.285ns|       0|           0
  OM TIMEGRP "clk_rx" TO TIMEGRP         "c | HOLD        |     0.453ns|            |       0|           0
  lk_gtx" 8 ns DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_host_clk = PERIOD TIMEGRP "host" 11.11 | MINPERIOD   |     7.266ns|     3.845ns|       0|           0
  1 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | MAXDELAY    |     8.090ns|     3.021ns|       0|           0
  OM TIMEGRP "clk_rx" TO TIMEGRP         "L | HOLD        |     0.586ns|            |       0|           0
  LCLK0" 11.111 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mdio2 = MAXDELAY FROM TIMEGRP "mdc_ris | SETUP       |   192.397ns|     7.603ns|       0|           0
  ing" TO TIMEGRP "mdc_falling" 200 ns      | HOLD        |     1.193ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_mdio1 = PERIOD TIMEGRP "mdio_logic" 40 | MINPERIOD   |   397.751ns|     2.249ns|       0|           0
  0 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_addr_config_to_rx_path" TIG      | SETUP       |         N/A|     6.738ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_config_to_all_path" TIG          | SETUP       |         N/A|     8.435ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_bufgmux_path" TIG                | SETUP       |         N/A|     2.632ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_TX_CLIENT_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c |             |            |            |        |            
  lk_tx_gmii" 8 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "clk_tx_gmii" TO TIMEGRP       |             |            |            |        |            
     "LLCLK0" 11.111 ns DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.595ns|            0|            0|            0|       674283|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.393ns|          N/A|            0|            0|       669406|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      6.923ns|          N/A|            0|            0|         4877|            0|
| erator_0_SIG_PLL1_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_host_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_host_clk                    |     11.111ns|      3.845ns|      5.994ns|            0|            0|            0|          192|
| TS_mdio3                      |     11.111ns|      5.163ns|          N/A|            0|            0|          108|            0|
| TS_mdio4                      |     11.111ns|      5.994ns|          N/A|            0|            0|           84|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 27 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 47 secs 
Total CPU time to PAR completion: 2 mins 31 secs 

Peak Memory Usage:  483 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 29
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.2 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
M:\Xilinx\12.2\ISE_DS\ISE\;M:\Xilinx\12.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 12.2 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.11 2010-07-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 680937 paths, 13 nets, and 59355 connections

Design statistics:
   Minimum period:  14.393ns (Maximum frequency:  69.478MHz)
   Maximum path delay from/to any node:   7.603ns
   Maximum net delay:   5.957ns
   Minimum input required time before clock:   1.998ns


Analysis completed Tue Sep 14 02:25:44 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 39 secs 


xflow done!
touch __xps/system_routed
xilperl M:/Xilinx/12.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.2 - Bitgen M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
M:\Xilinx\12.2\ISE_DS\ISE\;M:\Xilinx\12.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Tue Sep 14 02:25:57 2010

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   quad_spi_if_0_C_pin_PULLUP is set but the tri state is not configured. 
DRC detected 0 errors and 28 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Deleting External port : TMDS_RGB_IN_IBUF_DS_P_pin 
Deleting Internal port TMDS_RGB_IN:IBUF_DS_P 
Deleting External port : TMDS_RGB_IN_IBUF_DS_N_pin 
Deleting Internal port TMDS_RGB_IN:IBUF_DS_N 
Deleting Internal port TMDS_RGB_IN:IBUF_OUT 
Deleting Internal port TMDS_RGB_OUT:OBUF_IN 
TMDS_RGB_IN has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   TMDS_RGB_IN_IBUF_DS_N_pin
   TMDS_RGB_IN_IBUF_DS_P_pin
Deleting External port : TMDS_CLK_IN_IBUF_DS_P_pin 
Deleting Internal port TMDS_CLK_IN:IBUF_DS_P 
Deleting External port : TMDS_CLK_IN_IBUF_DS_N_pin 
Deleting Internal port TMDS_CLK_IN:IBUF_DS_N 
Deleting Internal port TMDS_CLK_IN:IBUF_OUT 
Deleting Internal port TMDS_CLK_OUT:OBUF_IN 
TMDS_CLK_IN has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   TMDS_CLK_IN_IBUF_DS_N_pin
   TMDS_CLK_IN_IBUF_DS_P_pin
Deleting External port : TMDS_CLK_OUT_OBUF_DS_N_pin 
Deleting Internal port TMDS_CLK_OUT:OBUF_DS_N 
Deleting External port : TMDS_CLK_OUT_OBUF_DS_P_pin 
Deleting Internal port TMDS_CLK_OUT:OBUF_DS_P 
TMDS_CLK_OUT has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   TMDS_CLK_OUT_OBUF_DS_N_pin
   TMDS_CLK_OUT_OBUF_DS_P_pin
Deleting External port : TMDS_RGB_OUT_OBUF_DS_P_pin 
Deleting Internal port TMDS_RGB_OUT:OBUF_DS_P 
Deleting External port : TMDS_RGB_OUT_OBUF_DS_N_pin 
Deleting Internal port TMDS_RGB_OUT:OBUF_DS_N 
TMDS_RGB_OUT has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   TMDS_RGB_OUT_OBUF_DS_N_pin
   TMDS_RGB_OUT_OBUF_DS_P_pin
dvi_in_native_0 has been added to the project
dvi_out_native_0 has been added to the project
pll_module_0 has been added to the project
proc_sys_reset_1 has been added to the project
The project's MHS file has changed on disk.
ERROR:EDK:2225 - Property HW_VER already added to instance dvi_reset_passthrough_0
ERROR:EDK - D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_error\system.mhs line 507	PARAMETER is already added.
WARNING:UtilitiesC:159 - Message file "usenglish/_SSNAME.msg" wasn't found.
Writing filter settings....
Done writing filter settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_error\__xps\system.filters
Done writing Tab View settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_error\__xps\system.gui
Generated Block Diagram.
At Local date and time: Tue Sep 14 02:44:27 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -lp D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.2 - platgen Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
D:/Digilent/Projects/Atlys/edk-support-pack_100721/edk-support-pack/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB_DDR2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 207 - tcl is overriding PARAMETER C_USE_MCB_S6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_BANK_BITS
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   45000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   57500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   12500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   127500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 283 - tcl is overriding PARAMETER C_MEM_PART_CAS_C value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value to
   2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_FAMILY
   value to spartan6

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dvi_in_native_0:pixel_clk. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) vhdci_conn	mb_plb
  (0x81420000-0x8142ffff) Push_Buttons_5Bits	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bits	mb_plb
  (0x81460000-0x8146ffff) I2C_Bus	mb_plb
  (0x81480000-0x8148ffff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) xps_uart16550_0	mb_plb
  (0x83e80000-0x83efffff) Soft_TEMAC	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR2	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Keyboard_Mouse	mb_plb
  (0xc4000000-0xc400ffff) phy_reset_component_0	mb_plb
  (0xc7e00000-0xc7e0ffff) d_usb_epp_dstm_0	mb_plb
  (0xcee00000-0xcee0ffff) ac97_if_0	mb_plb
  (0xcf200000-0xcf20ffff) quad_spi_if_0	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bits -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 414 - tool is overriding PARAMETER C_SDMA_CTRL1_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:vhdci_conn -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementatio
   n_error\pcores\phy_reset_component_v1_00_a\data\phy_reset_component_v2_1_0.mp
   d line 25 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementatio
   n_error\pcores\phy_reset_component_v1_00_a\data\phy_reset_component_v2_1_0.mp
   d line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementatio
   n_error\pcores\phy_reset_component_v1_00_a\data\phy_reset_component_v2_1_0.mp
   d line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementatio
   n_error\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_0.mpd line 25 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementatio
   n_error\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_0.mpd line 26 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:ac97_if INSTANCE:ac97_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementatio
   n_error\pcores\ac97_if_v1_10_a\data\ac97_if_v2_1_0.mpd line 27 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementatio
   n_error\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 27
   - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementatio
   n_error\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 28
   - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementatio
   n_error\pcores\d_usb_epp_dstm_v1_00_a\data\d_usb_epp_dstm_v2_1_0.mpd line 29
   - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementatio
   n_error\pcores\quad_spi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 25 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementatio
   n_error\pcores\quad_spi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 26 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementatio
   n_error\pcores\quad_spi_if_v1_00_a\data\quad_spi_if_v2_1_0.mpd line 27 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:I2C_Bus -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard_Mouse -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 113 - 2 master(s) : 15 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 120 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 127 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:ready CONNECTOR:passthrough_0_dvi_out_0_ready -
   D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementatio
   n_error\system.mhs line 467 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 16
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 215 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_b\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x88000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY value
   to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to DXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB_DDR2 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_01_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 7
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111110000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   M:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 254 - processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 88 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 113 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 120 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 127 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 134 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 143 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 152 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 159 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 172 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 185 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 198 - Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 254 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 319 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 332 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 345 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:vhdci_conn -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 355 - Copying cache implementation netlist
IPNAME:phy_reset_component INSTANCE:phy_reset_component_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 368 - Copying cache implementation netlist
IPNAME:ac97_if INSTANCE:ac97_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 378 - Copying cache implementation netlist
IPNAME:d_usb_epp_dstm INSTANCE:d_usb_epp_dstm_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 391 - Copying cache implementation netlist
IPNAME:quad_spi_if INSTANCE:quad_spi_if_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 413 - Copying cache implementation netlist
IPNAME:xps_uart16550 INSTANCE:xps_uart16550_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 424 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:i2c_bus -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 434 - Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:ps2_keyboard_mouse -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 444 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 152 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 284 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 284 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_in_native_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 459 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_out_native_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 470 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pll_module_passthrough_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 483 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dvi_reset_passthrough_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 504 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror\system.mhs line 284 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_
error/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 51.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.2 - ngcbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/ngcflow.csf>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_
error/synthesis/system.ngc" ...
Loading design module "../implementation/dip_switches_8bits_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bits_wrapper.ngc"...
Loading design module "../implementation/soft_temac_wrapper.ngc"...
Loading design module "../implementation/dvi_in_native_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/pll_module_passthrough_0_wrapper.ngc"...
Loading design module "../implementation/dvi_reset_passthrough_0_wrapper.ngc"...
Loading design module "../implementation/ac97_if_0_wrapper.ngc"...
Loading design module "../implementation/d_usb_epp_dstm_0_wrapper.ngc"...
Loading design module "../implementation/xps_uart16550_0_wrapper.ngc"...
Loading design module "../implementation/mcb_ddr2_wrapper.ngc"...
Loading design module "../implementation/phy_reset_component_0_wrapper.ngc"...
Loading design module "../implementation/dvi_out_native_0_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/leds_8bits_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/vhdci_conn_wrapper.ngc"...
Loading design module "../implementation/quad_spi_if_0_wrapper.ngc"...
Loading design module "../implementation/i2c_bus_wrapper.ngc"...
Loading design module "../implementation/ps2_keyboard_mouse_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 12.2 - Xflow M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror/implementation/fpga.flw 
Using Option File(s): 
 D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_
error/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_
error/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.2 - ngdbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_
error/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'dvi_in_native_0/dvi_in_native_0/dec0/Inst_clockin/rx_pll_adv_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_passthrough_0/pll_module_passthrough_0/PLL_ADV_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_FROM_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_TO_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module
   /Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/
   Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/DATA_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_
   I1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I
   1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_0' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_1' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_2' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_3' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_4' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_5' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_6' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_7' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_rx     8000 ps
   DATAPATHONLY;> [system.ucf(230)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_rx      TO LLCLK0 11111
   ps DATAPATHONLY;> [system.ucf(232)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_GTX_CLK"  = FROM clk_rx     TO clk_gtx    8000
   ps DATAPATHONLY;> [system.ucf(237)]
   <TIMEGRP "rx_clock" = "clk_rx";> [system.ucf(262)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   * 1.25 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(27)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(26)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_RX_GMII_RESET_GEN_0/reset_syn
   c2' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHz with clock driver
   clock_generator_0/clock_generator_0/PLL1_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<15>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<14>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<13>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<12>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<11>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<10>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<9>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<8>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<7>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<6>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<5>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<4>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<3>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<2>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<0>' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  66

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  25 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.2 - Map M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 11 secs 
Total CPU  time at the beginning of Placer: 4 mins 5 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:153aede8) REAL time: 4 mins 16 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<0>   IOSTANDARD = LVCMOS18


WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: dvi_in_native_0_TMDS_pin<3>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: dvi_in_native_0_TMDS_pin<0>   IOSTANDARD = TMDS_33
   	 Comp: dvi_in_native_0_TMDS_pin<1>   IOSTANDARD = TMDS_33
   	 Comp: dvi_in_native_0_TMDS_pin<2>   IOSTANDARD = TMDS_33
   	 Comp: dvi_in_native_0_TMDS_pin<3>   IOSTANDARD = LVDS_25


WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: dvi_in_native_0_TMDSB_pin<3>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: dvi_in_native_0_TMDSB_pin<0>   IOSTANDARD = TMDS_33
   	 Comp: dvi_in_native_0_TMDSB_pin<1>   IOSTANDARD = TMDS_33
   	 Comp: dvi_in_native_0_TMDSB_pin<2>   IOSTANDARD = TMDS_33
   	 Comp: dvi_in_native_0_TMDSB_pin<3>   IOSTANDARD = LVDS_25


WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: dvi_out_native_0_TMDS_pin<3>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: dvi_out_native_0_TMDS_pin<0>   IOSTANDARD = TMDS_33
   	 Comp: dvi_out_native_0_TMDS_pin<1>   IOSTANDARD = TMDS_33
   	 Comp: dvi_out_native_0_TMDS_pin<2>   IOSTANDARD = TMDS_33
   	 Comp: dvi_out_native_0_TMDS_pin<3>   IOSTANDARD = LVDS_25


WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: dvi_out_native_0_TMDSB_pin<3>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: dvi_out_native_0_TMDSB_pin<0>   IOSTANDARD = TMDS_33
   	 Comp: dvi_out_native_0_TMDSB_pin<1>   IOSTANDARD = TMDS_33
   	 Comp: dvi_out_native_0_TMDSB_pin<2>   IOSTANDARD = TMDS_33
   	 Comp: dvi_out_native_0_TMDSB_pin<3>   IOSTANDARD = LVDS_25


INFO:Place:834 - Only a subset of IOs are locked. Out of 195 IOs, 191 are locked
   and 4 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 

ERROR:Place:866 - Not enough valid sites to place the following IOBs:
   IO Standard: Name = LVDS_25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = NR
   	dvi_out_native_0_TMDS_pin<3>
   	dvi_out_native_0_TMDSB_pin<3>

   This may be due to either an insufficient number of sites available on the
   device, too many prohibited sites,
   or incompatible I/O Standards locked or range constrained to I/O Banks with
   valid sites.
       This situation could possibly be resolved by one (or all) of the
   following actions:
   a) Grouping IOBs of similar standards into a minimum amount of I/O Banks by
   using LOC or range constraints.
   b) Maximizing available I/O Banks resources for special IOBs by choosing
   lower capacity I/O Banks if possible.
   c) If applicable, decreasing the number of user prohibited sites or using a
   larger device.

Phase 2.7  Design Feasibility Check (Checksum:153aede8) REAL time: 4 mins 18 secs 

Total REAL time to Placer completion: 4 mins 18 secs 
Total CPU  time to Placer completion: 4 mins 12 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :   9
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
At Local date and time: Tue Sep 14 03:07:57 2010
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 12.2 - Xflow M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror/implementation/fpga.flw 
Using Option File(s): 
 D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_
error/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_
error/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.2 - ngdbuild M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_e
rror/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Digilent/Projects/Atlys/Atlys_12_2_RevC_BIST_one_passthrough_implementation_
error/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'dvi_in_native_0/dvi_in_native_0/dec0/Inst_clockin/rx_pll_adv_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_passthrough_0/pll_module_passthrough_0/PLL_ADV_inst' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_FROM_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'd_usb_epp_dstm_0/d_usb_epp_dstm_0/D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0/DSTM_
   Inst_0/FIFO_TO_PROC/Mram_mem' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module
   /Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/
   Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/DATA_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_
   I1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I
   1' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to
   correct post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_0' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_1' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_2' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_3' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_4' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_5' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_6' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'lmb_bram/lmb_bram/ramb16bwer_7' of type RAMB16BWER has been changed from
   'SPARTAN3ADSP' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_rx     8000 ps
   DATAPATHONLY;> [system.ucf(230)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_rx      TO LLCLK0 11111
   ps DATAPATHONLY;> [system.ucf(232)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_GTX_CLK"  = FROM clk_rx     TO clk_gtx    8000
   ps DATAPATHONLY;> [system.ucf(237)]
   <TIMEGRP "rx_clock" = "clk_rx";> [system.ucf(262)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   * 1.25 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(27)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(26)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_RX_GMII_RESET_GEN_0/reset_syn
   c2' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHz with clock driver
   clock_generator_0/clock_generator_0/PLL1_CLKOUT1_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<15>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<14>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<13>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<12>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<11>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<10>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<9>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<8>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<7>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<6>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<5>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<4>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<3>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<2>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQ<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS<0>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<1>' has no driver
WARNING:NgdBuild:452 - logical net 'MCB_DDR2/DDR2_DQS_n<0>' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  66

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  25 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.2 - Map M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDS_pin<3>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
WARNING:Pack:2164 - The I/O component "dvi_in_native_0_TMDSB_pin<3>" has an
   illegal DIFF_TERM property.  For the target architecture, IOSTANDARD TMDS_33
   does not support the DIFF_TERM property.  The DIFF_TERM property will be
   ignored.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 21 secs 
Total CPU  time at the beginning of Placer: 4 mins 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:65bc25f) REAL time: 4 mins 26 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_DIP_Switches_8Bits_GPIO_IO_I_pin<0>   IOSTANDARD = LVCMOS18


Phase 2.7  Design Feasibility Check (Checksum:65bc25f) REAL time: 4 mins 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:56a8e66f) REAL time: 4 mins 28 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:c2c42155) REAL time: 5 mins 59 secs 

Phase 5.5  Local Placement Optimization
Phase 5.5  Local Placement Optimization (Checksum:c2c42155) REAL time: 5 mins 59 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:c2c42155) REAL time: 5 mins 59 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:c2c42155) REAL time: 5 mins 59 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:c2c42155) REAL time: 6 mins 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:c2c42155) REAL time: 6 mins 

Phase 10.8  Global Placement
..................................
........................................................................................
.............................................................................................
.............................................................................................................
.....................................
Phase 10.8  Global Placement (Checksum:6340107) REAL time: 11 mins 8 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:6340107) REAL time: 11 mins 8 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:696e29cb) REAL time: 12 mins 7 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:696e29cb) REAL time: 12 mins 8 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:8e0a155a) REAL time: 12 mins 10 secs 

Total REAL time to Placer completion: 12 mins 43 secs 
Total CPU  time to Placer completion: 11 mins 50 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   32
Slice Logic Utilization:
  Number of Slice Registers:                10,450 out of  54,576   19
    Number used as Flip Flops:              10,441
    Number used as Latches:                      0
    Number used as Latch-thrus:                  5
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                     11,709 out of  27,288   42
    Number used as logic:                   10,845 out of  27,288   39
      Number using O6 output only:           8,253
      Number using O5 output only:             464
      Number using O5 and O6:                2,128
      Number used as ROM:                        0
    Number used as Memory:                     497 out of   6,408    7
      Number used as Dual Port RAM:            286
        Number using O6 output only:            14
        Number using O5 output only:            18
        Number using O5 and O6:                254
      Number used as Single Port RAM:           20
        Number using O6 output only:             2
        Number using O5 output only:             6
        Number using O5 and O6:                 12
      Number used as Shift Register:           191
        Number using O6 output only:            78
        Number using O5 output only:             1
        Number using O5 and O6:                112
    Number used exclusively as route-thrus:    367
      Number with same-slice register load:    325
      Number with same-slice carry load:        37
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 4,466 out of   6,822   65
  Number of LUT Flip Flop pairs used:       13,927
    Number with an unused Flip Flop:         4,602 out of  13,927   33
    Number with an unused LUT:               2,218 out of  13,927   15
    Number of fully used LUT-FF pairs:       7,107 out of  13,927   51
    Number of unique control sets:             672
    Number of slice register sites lost
      to control set restrictions:           2,508 out of  54,576    4

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       195 out of     218   89
    Number of LOCed IOBs:                      195 out of     195  100
    IOB Flip Flops:                             63
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        19 out of     116   16
  Number of RAMB8BWERs:                          4 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 4 out of      32   12
    Number used as BUFIO2s:                      4
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       9 out of      16   56
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                  33 out of     376    8
    Number used as ILOGIC2s:                    25
    Number used as ISERDES2s:                    8
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        42 out of     376   11
    Number used as IODELAY2s:                   18
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  88 out of     376   23
    Number used as OLOGIC2s:                    35
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            4 out of       4  100
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  529 MB
Total REAL time to MAP completion:  13 mins 4 secs 
Total CPU time to MAP completion:   12 mins 7 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.2 - par M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <M:/Xilinx/12.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
M:\Xilinx\12.2\ISE_DS\ISE\;M:\Xilinx\12.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.11 2010-07-12".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                10,450 out of  54,576   19
    Number used as Flip Flops:              10,441
    Number used as Latches:                      0
    Number used as Latch-thrus:                  5
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                     11,709 out of  27,288   42
    Number used as logic:                   10,845 out of  27,288   39
      Number using O6 output only:           8,253
      Number using O5 output only:             464
      Number using O5 and O6:                2,128
      Number used as ROM:                        0
    Number used as Memory:                     497 out of   6,408    7
      Number used as Dual Port RAM:            286
        Number using O6 output only:            14
        Number using O5 output only:            18
        Number using O5 and O6:                254
      Number used as Single Port RAM:           20
        Number using O6 output only:             2
        Number using O5 output only:             6
        Number using O5 and O6:                 12
      Number used as Shift Register:           191
        Number using O6 output only:            78
        Number using O5 output only:             1
        Number using O5 and O6:                112
    Number used exclusively as route-thrus:    367
      Number with same-slice register load:    325
      Number with same-slice carry load:        37
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 4,466 out of   6,822   65
  Number of LUT Flip Flop pairs used:       13,927
    Number with an unused Flip Flop:         4,602 out of  13,927   33
    Number with an unused LUT:               2,218 out of  13,927   15
    Number of fully used LUT-FF pairs:       7,107 out of  13,927   51
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       195 out of     218   89
    Number of LOCed IOBs:                      195 out of     195  100
    IOB Flip Flops:                             63
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        19 out of     116   16
  Number of RAMB8BWERs:                          4 out of     232    1
  Number of BUFIO2/BUFIO2_2CLKs:                 4 out of      32   12
    Number used as BUFIO2s:                      4
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       9 out of      16   56
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                  33 out of     376    8
    Number used as ILOGIC2s:                    25
    Number used as ISERDES2s:                    8
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        42 out of     376   11
    Number used as IODELAY2s:                   18
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  88 out of     376   23
    Number used as OLOGIC2s:                    35
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            4 out of       4  100
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 33 secs 
Finished initial Timing Analysis.  REAL time: 34 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 74787 unrouted;      REAL time: 37 secs 

Phase  2  : 64552 unrouted;      REAL time: 43 secs 

Phase  3  : 29918 unrouted;      REAL time: 1 mins 31 secs 

Phase  4  : 29920 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 37 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 56 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 56 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 56 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 56 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 56 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 3 secs 
Total REAL time to Router completion: 3 mins 3 secs 
Total CPU time to Router completion: 2 mins 56 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y1| No   | 2987 |  0.680     |  2.388      |
+---------------------+--------------+------+------+------------+-------------+
|Soft_TEMAC/Soft_TEMA |              |      |      |            |             |
|C/SOFT_SYS.I_TEMAC/G |              |      |      |            |             |
|MII0.rx_gmii_mii_clk |              |      |      |            |             |
|              _int_0 |  BUFGMUX_X2Y3| No   |  212 |  0.041     |  1.751      |
+---------------------+--------------+------+------+------------+-------------+
|Soft_TEMAC/Soft_TEMA |              |      |      |            |             |
|C/SOFT_SYS.I_TEMAC/G |              |      |      |            |             |
|MII0.tx_gmii_mii_clk |              |      |      |            |             |
|              _int_0 |  BUFGMUX_X3Y6| No   |  149 |  0.701     |  2.411      |
+---------------------+--------------+------+------+------------+-------------+
|          dvi_clk_2x | BUFGMUX_X2Y12| No   |   27 |  0.337     |  2.098      |
+---------------------+--------------+------+------+------------+-------------+
|dvi_in_native_0/dvi_ |              |      |      |            |             |
|in_native_0/dec0/Pix |              |      |      |            |             |
|           el_Clk_2x | BUFGMUX_X3Y13| No   |  145 |  0.373     |  2.082      |
+---------------------+--------------+------+------+------------+-------------+
|             dvi_clk | BUFGMUX_X3Y14| No   |   71 |  0.617     |  2.329      |
+---------------------+--------------+------+------+------------+-------------+
|      dvi_pll_clk_in |  BUFGMUX_X2Y4| No   |   29 |  0.038     |  1.748      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X2Y10| No   |   55 |  0.056     |  1.769      |
+---------------------+--------------+------+------+------------+-------------+
|ac97_if_0_BITCLK_pin |              |      |      |            |             |
|               _IBUF |         Local|      |   95 |  7.083     |  9.402      |
+---------------------+--------------+------+------+------------+-------------+
|d_usb_epp_dstm_0_IFC |              |      |      |            |             |
|         LK_pin_IBUF |         Local|      |   38 |  6.405     |  9.044      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   18 |  5.189     |  7.651      |
+---------------------+--------------+------+------+------------+-------------+
|Soft_TEMAC/Soft_TEMA |              |      |      |            |             |
|C/SOFT_SYS.I_TEMAC/G |              |      |      |            |             |
|MII0.I_GMII_INTERFAC |              |      |      |            |             |
|E_0/S60.gmii_rx_clk_ |              |      |      |            |             |
|               bufio |         Local|      |   10 |  0.007     |  1.522      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|dvi_in_native_0/dvi_ |              |      |      |            |             |
|in_native_0/dec0/Pix |              |      |      |            |             |
|          el_Clk_10x |         Local|      |   15 |  0.029     |  1.779      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|dvi_out_native_0/dvi |              |      |      |            |             |
|_out_native_0/pclkx1 |              |      |      |            |             |
|                   0 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 9

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     0.044ns|     6.056ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T"         MAXDELAY = 6.1 ns              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.833 ns H |             |            |            |        |            
  IGH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     0.185ns|     5.915ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/RXGMIIRSTGENEN.I_SYNC_GMII_MII_RX_R |             |            |            |        |            
  ESET_I/RESET_OUT"         MAXDELAY = 6.1  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.340ns|    14.659ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.214ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock" 8 n | SETUP       |     0.391ns|     7.609ns|       0|           0
  s HIGH 50| HOLD        |     0.396ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 2.4 ns VALID 2.8 ns BEFORE CO | SETUP       |     0.402ns|     1.998ns|       0|           0
  MP         "fpga_0_Soft_TEMAC_GMII_RX_CLK | HOLD        |     0.045ns|            |       0|           0
  _0_pin"                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.532ns|     7.468ns|       0|           0
  G_PLL1_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.409ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL1_CLKOUT0" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     1.306ns|     4.794ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/G_SYNC_MGMT_RESET.I_SYNC_MGMT_RESET |             |            |            |        |            
  _HOST_I/RESET_OUT"         MAXDELAY = 6.1 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLB_CLIENT_CLK_2_GTX_CLK = MAXDELAY FR | SETUP       |     1.315ns|     6.685ns|       0|           0
  OM TIMEGRP "PLBCLK" TO TIMEGRP         "c | HOLD        |     0.440ns|            |       0|           0
  lk_gtx" 8 ns DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_RX_CLIENT_CLK0 = MAXDELAY FR | SETUP       |     2.029ns|     5.971ns|       0|           0
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c | HOLD        |     0.413ns|            |       0|           0
  lk_rx" 8 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mdio4 = MAXDELAY FROM TIMEGRP "host" T | SETUP       |     2.396ns|     8.715ns|       0|           0
  O TIMEGRP "mdio_logic" TS_host_clk        | HOLD        |     0.574ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP  | SETUP       |     3.003ns|     4.997ns|       0|           0
  "flow_rx_to_tx" TO TIMEGRP         "tx_cl | HOLD        |     0.671ns|            |       0|           0
  ock_gmii" 8 ns DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTX_CLK_2_PLB_CLIENT_CLK = MAXDELAY FR | SETUP       |     4.064ns|     7.047ns|       0|           0
  OM TIMEGRP "clk_gtx" TO TIMEGRP         " | HOLD        |     0.557ns|            |       0|           0
  PLBCLK" 11.111 ns DATAPATHONLY            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | MINPERIOD   |     4.155ns|     3.845ns|       0|           0
  _gmii" 8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gtx_clk = PERIOD TIMEGRP "gtx_clock" 8 | MINPERIOD   |     4.155ns|     3.845ns|       0|           0
   ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     4.765ns|     1.335ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift6"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     4.958ns|     1.142ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift9"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     4.983ns|     1.117ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift1"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.091ns|     1.009ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift4"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.190ns|     0.910ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift8"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.228ns|     0.872ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift2"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.441ns|     0.659ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift3"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.604ns|     0.496ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift10"         MAXDELAY = 6.1 ns      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.641ns|     0.459ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift7"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Soft_TEMAC/Soft_TEMAC/SOFT_S | MAXDELAY    |     5.682ns|     0.418ns|       0|           0
  YS.I_TEMAC/GMII0.I_TRIMAC_CORE_0/I_TRIMAC |             |            |            |        |            
  _INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OU |             |            |            |        |            
  T_shift5"         MAXDELAY = 6.1 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_GTX_CLK = MAXDELAY FR | SETUP       |     5.905ns|     2.095ns|       0|           0
  OM TIMEGRP "clk_rx" TO TIMEGRP         "c | HOLD        |     0.824ns|            |       0|           0
  lk_gtx" 8 ns DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mdio3 = MAXDELAY FROM TIMEGRP "mdio_lo | SETUP       |     6.060ns|     5.051ns|       0|           0
  gic" TO TIMEGRP "host" TS_host_clk        | HOLD        |     0.813ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_host_clk = PERIOD TIMEGRP "host" 11.11 | MINPERIOD   |     7.266ns|     3.845ns|       0|           0
  1 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | MAXDELAY    |     7.710ns|     3.401ns|       0|           0
  OM TIMEGRP "clk_rx" TO TIMEGRP         "L | HOLD        |     0.549ns|            |       0|           0
  LCLK0" 11.111 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mdio2 = MAXDELAY FROM TIMEGRP "mdc_ris | SETUP       |   190.671ns|     9.329ns|       0|           0
  ing" TO TIMEGRP "mdc_falling" 200 ns      | HOLD        |     2.151ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_mdio1 = PERIOD TIMEGRP "mdio_logic" 40 | MINPERIOD   |   397.751ns|     2.249ns|       0|           0
  0 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_addr_config_to_rx_path" TIG      | SETUP       |         N/A|     7.653ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_config_to_all_path" TIG          | SETUP       |         N/A|     9.223ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_bufgmux_path" TIG                | SETUP       |         N/A|     4.038ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_TX_CLIENT_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c |             |            |            |        |            
  lk_tx_gmii" 8 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "clk_tx_gmii" TO TIMEGRP       |             |            |            |        |            
     "LLCLK0" 11.111 ns DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.773ns|            0|            0|            0|       674283|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.659ns|          N/A|            0|            0|       669406|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.468ns|          N/A|            0|            0|         4877|            0|
| erator_0_SIG_PLL1_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_host_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_host_clk                    |     11.111ns|      3.845ns|      8.715ns|            0|            0|            0|          192|
| TS_mdio3                      |     11.111ns|      5.051ns|          N/A|            0|            0|          108|            0|
| TS_mdio4                      |     11.111ns|      8.715ns|          N/A|            0|            0|           84|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 27 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 20 secs 
Total CPU time to PAR completion: 3 mins 2 secs 

Peak Memory Usage:  492 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 29
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.2 - Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
M:\Xilinx\12.2\ISE_DS\ISE\;M:\Xilinx\12.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 12.2 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

M:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.11 2010-07-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 680937 paths, 13 nets, and 59398 connections

Design statistics:
   Minimum period:  14.659ns (Maximum frequency:  68.217MHz)
   Maximum path delay from/to any node:   9.329ns
   Maximum net delay:   6.056ns
   Minimum input required time before clock:   1.998ns


Analysis completed Tue Sep 14 03:25:40 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 40 secs 


xflow done!
touch __xps/system_routed
xilperl M:/Xilinx/12.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.2 - Bitgen M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<M:/Xilinx/12.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<M:/Xilinx/12.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
M:\Xilinx\12.2\ISE_DS\ISE\;M:\Xilinx\12.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Tue Sep 14 03:25:55 2010

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache
   _I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Soft_TEMAC/Soft_TEMAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/YES_V6_OR_S6.ELAST
   IC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   quad_spi_if_0_C_pin_PULLUP is set but the tri state is not configured. 
WARNING:PhysDesignRules:2163 - Invalid configuration (incorrect pin connections
   and/or modes) on
   block:<dvi_in_native_0/dvi_in_native_0/dec0/Inst_clockin/iodelay_s>:<IODELAY2
   _IODELAY2>.  The use IDELAY_TYPE of FIXED or DEFAULT means that pins CLK,
   IOCLK0 and IOCLK1 are ignored.
DRC detected 0 errors and 29 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_error\__xps\system.filters
Done writing Tab View settings to:
	D:\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST_one_passthrough_implementation_error\__xps\system.gui
