// Seed: 4184326635
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input wor id_4,
    output wire id_5,
    input wand id_6,
    output uwire id_7,
    input tri1 id_8,
    input tri id_9,
    input tri0 id_10,
    output supply0 id_11,
    output wand id_12
);
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd76
) (
    output supply1 id_0,
    input supply0 _id_1,
    input supply0 id_2,
    output wor id_3,
    output wor id_4
);
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_4,
      id_2,
      id_2,
      id_2,
      id_0,
      id_4
  );
  assign modCall_1.id_2 = 0;
  logic [7:0][1 'd0 : -1] id_6;
  assign id_6 = id_6;
  logic [7:0] id_7;
  logic [-1 : -1] id_8;
  ;
  assign id_7[1] = id_6.id_6[id_1][1'h0];
endmodule
