Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Mon Mar  4 01:50:17 2024
| Host              : SirisLi-Desktop running 64-bit Ubuntu 20.04.6 LTS
| Command           : check_timing -verbose -file reports/ariane.check_timing.rpt
| Design            : ariane_xilinx
| Device            : xczu15eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------


check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

cpu_resetn
rx
trst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

led
tck_led
tx

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There is 1 combinational loop in the design. (HIGH)

i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/mst\.aw_valid_INST_0_i_4/O
i_axi_riscv_atomics/i_atomics/i_lrsc/mst\.ar_valid_INST_0_i_1/I2
i_axi_riscv_atomics/i_atomics/i_lrsc/mst\.ar_valid_INST_0_i_1/O
i_axi_riscv_atomics/i_atomics/i_lrsc/mst\.ar_valid_INST_0/I0
i_axi_riscv_atomics/i_atomics/i_lrsc/mst\.ar_valid_INST_0/O
i_axi2Main_Mem/slave\.w_ready_INST_0/I0
i_axi2Main_Mem/slave\.w_ready_INST_0/O
i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/mst\.aw_valid_INST_0_i_4/I2
i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/mst\.aw_valid_INST_0_i_4/O




10. checking partial_input_delay
--------------------------------
 There are 2 input ports with partial input delay specified. (HIGH)

tdi
tms


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input


