// Seed: 1726074350
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output supply1 id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd42,
    parameter id_6  = 32'd79,
    parameter id_8  = 32'd84
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    _id_11
);
  inout wire _id_11;
  input wire id_10;
  output logic [7:0] id_9;
  input wire _id_8;
  input wire id_7;
  input wire _id_6;
  inout wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  assign id_9[1+:id_11] = -1;
  wire id_12;
  logic [id_6 : id_8] id_13;
  assign id_3[-1] = -1;
  module_0 modCall_1 (
      id_12,
      id_4,
      id_10,
      id_5,
      id_4
  );
endmodule
