module gates(
  input x,y,
  output and_out,or_out,not_out,xor_out,xnor_out,nand_out,nor_out);
  
  assign   and_out=x & y ;
  assign   or_out=x|y;
  assign   not_out=!x;
  assign   xor_out=(x^y);
  assign   xnor_out=!(x^y);
  assign   nand_out=!(x&y);
  assign   nor_out=!(x|y);
  
endmodule
