#include <zephyr/dt-bindings/gpio/gpio.h>
#include <zephyr/dt-bindings/i2c/i2c.h>
#include <zephyr/dt-bindings/input/input-event-codes.h>

/ {
	chosen {
		zephyr,canbus = &can0;
	};

	aliases {
		led0 = &user_led_0;
		sw0 = &user_sw_0;
	};

	leds {
		compatible = "gpio-leds";
		user_led_0: led_0 {
			gpios = <&gpio0 15 GPIO_ACTIVE_LOW>;
		};
	};

	buttons {
		compatible = "gpio-keys";
		user_sw_0: sw_0 {
			gpios = <&gpio0 14 GPIO_ACTIVE_LOW>;
			zephyr,code = <INPUT_KEY_0>;
		};
	};

	soc {
		uartlite1: uartlite@50000000 {
			compatible = "xlnx,xps-uartlite-1.00.a";
			interrupts = <16 0>;
			reg = <0x50000000 0x10000>;
		};

		uartlite2: uartlite@50010000 {
			compatible = "xlnx,xps-uartlite-1.00.a";
			interrupts = <17 0>;
			reg = <0x50010000 0x10000>;
		};

		uartlite3: uartlite@50020000 {
			compatible = "xlnx,xps-uartlite-1.00.a";
			interrupts = <18 0>;
			reg = <0x50020000 0x10000>;
		};

		uartlite4: uartlite@50030000 {
			compatible = "xlnx,xps-uartlite-1.00.a";
			interrupts = <19 0>;
			reg = <0x50030000 0x10000>;
		};

		uartlite5: uartlite@50040000 {
			compatible = "xlnx,xps-uartlite-1.00.a";
			interrupts = <20 0>;
			reg = <0x50040000 0x10000>;
		};

		uartlite6: uartlite@50050000 {
			compatible = "xlnx,xps-uartlite-1.00.a";
			interrupts = <21 0>;
			reg = <0x50050000 0x10000>;
		};

		gpio0: gpio@50090000 {
			compatible = "xlnx,xps-gpio-1.00.a";
			interrupts = <25 0>;
			reg = <0x50090000 0x10000>;
			gpio-controller;
			#gpio-cells = <2>;
		};

		i2c0: i2c@4f030000 {
			compatible = "sc,i2c";
			interrupts = <7 0>;
			reg = <0x4f030000 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;
			clock-frequency = <I2C_BITRATE_STANDARD>;
		};

		i2c1: i2c@50060000 {
			compatible = "sc,i2c";
			interrupts = <22 0>;
			reg = <0x50060000 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;
			clock-frequency = <I2C_BITRATE_STANDARD>;
		};

		i2c2: i2c@50070000 {
			compatible = "sc,i2c";
			interrupts = <23 0>;
			reg = <0x50070000 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;
			clock-frequency = <I2C_BITRATE_STANDARD>;
		};

		can0: can@40400000 {
			compatible = "sc,can";
			clock-frequency = <24000000>;
			interrupts = <5 0>;
			reg = <0x40400000 0x10000>;
			bitrate = <1000000>;
			sample-point = <750>;
			tx-fifo-depth = <64>;
			max-filter = <4>;

			can-transceiver {
				max-bitrate = <1000000>;
			};
		};

		spi0: spi@50080000 {
			compatible = "xlnx,xps-spi-2.00.a";
			reg = <0x50080000 0x10000>;
			interrupts = <24 0>;
			#address-cells = <1>;
			#size-cells = <0>;

			xlnx,num-ss-bits = <0x3>;
			xlnx,num-transfer-bits = <0x8>;
		};

		qspi_cfg: qspi@40000000 {
			compatible = "sc,qspi-a1";
			reg = <0x40000000 0x1000>;
			interrupts = <2 0>;
			cpol = <0>;
			cpha = <0>;
			spiclk-div = <0>;
			status = "okay";

			cfg_flash0: cfgmem0 {
				compatible = "sc,qspi-nor-a1";
				mem-no = <0>;
				size = <DT_SIZE_M(32)>;
				jedec-id = [01 60 19];
				sc-sysreg = <&sysreg>;
				status = "okay";
			};

			cfg_flash1: cfgmem1 {
				compatible = "sc,qspi-nor-a1";
				mem-no = <1>;
				size = <DT_SIZE_M(32)>;
				jedec-id = [01 60 19];
				sc-sysreg = <&sysreg>;
				status = "okay";
			};
		};

		qspi_data: qspi@40100000 {
			compatible = "sc,qspi-a1";
			reg = <0x40100000 0x1000>;
			interrupts = <3 0>;
			cpol = <0>;
			cpha = <0>;
			spiclk-div = <0>;
			status = "okay";

			data_flash0: flash0 {
				compatible = "sc,qspi-nor-a1";
				mem-no = <0>;
				size = <DT_SIZE_M(32)>;
				jedec-id = [01 60 19];
				status = "okay";

				partitions {
					compatible = "fixed-partitions";
					#address-cells = <1>;
					#size-cells = <1>;

					storage_partition: partition@0 {
						label = "storage";
						reg = <0x0 DT_SIZE_M(32)>;
					};
				};
			};

			data_flash1: flash1 {
				compatible = "sc,qspi-nor-a1";
				mem-no = <1>;
				size = <DT_SIZE_M(32)>;
				jedec-id = [01 60 19];
				status = "okay";

				partitions {
					compatible = "fixed-partitions";
					#address-cells = <1>;
					#size-cells = <1>;

					storage_partition1: partition@0 {
						label = "storage1";
						reg = <0x0 DT_SIZE_M(32)>;
					};
				};
			};
		};
	};
};
