Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2df204d23ee34a25b78fd8475f2fd1d0 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L fifo_generator_v13_2_4 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ACF_AXI_tb_behav xil_defaultlib.ACF_AXI_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [/home/feliks/Vivado/AutoCorrelationFunction/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/src/myMultAdder.sv:59]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [/home/feliks/Vivado/AutoCorrelationFunction/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/src/myMultAdder.sv:59]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [/home/feliks/Vivado/AutoCorrelationFunction/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/src/myMultAdder.sv:59]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [/home/feliks/Vivado/AutoCorrelationFunction/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/src/myMultAdder.sv:59]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [/home/feliks/Vivado/AutoCorrelationFunction/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/src/myMultAdder.sv:59]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [/home/feliks/Vivado/AutoCorrelationFunction/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/src/myMultAdder.sv:59]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [/home/feliks/Vivado/AutoCorrelationFunction/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/src/myMultAdder.sv:59]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'a' [/home/feliks/Vivado/AutoCorrelationFunction/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/src/myMultAdder.sv:59]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 35 for port 'din' [/home/feliks/Vivado/AutoCorrelationFunction/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/src/tdc_PL.sv:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 35 for port 'dout' [/home/feliks/Vivado/AutoCorrelationFunction/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/src/tdc_PL.sv:100]
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 24 for port 'A' [/home/feliks/Downloads/myHWCorrelator_Arty_new/myHWCorrelator_Arty.srcs/sources_1/new/myHWCorrelator_PL_top.sv:207]
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 24 for port 'B' [/home/feliks/Downloads/myHWCorrelator_Arty_new/myHWCorrelator_Arty.srcs/sources_1/new/myHWCorrelator_PL_top.sv:208]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
