Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 19 10:43:13 2021
| Host         : DESKTOP-5M9BG86 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file counter4_timing_summary_routed.rpt -pb counter4_timing_summary_routed.pb -rpx counter4_timing_summary_routed.rpx -warn_on_violation
| Design       : counter4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.790        0.000                      0                    4        0.253        0.000                      0                    4        4.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.790        0.000                      0                    4        0.253        0.000                      0                    4        4.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.790ns  (required time - arrival time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.580ns (26.316%)  route 1.624ns (73.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 15.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.628     5.455    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.911 f  q_reg[0]/Q
                         net (fo=5, routed)           1.624     7.535    q_out_OBUF[0]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.124     7.659 r  q[0]_i_1/O
                         net (fo=1, routed)           0.000     7.659    plusOp[0]
    SLICE_X0Y19          FDCE                                         r  q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    A16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    13.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.633 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.511    15.144    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  q_reg[0]/C
                         clock pessimism              0.311    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.029    15.448    q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  7.790    

Slack (MET) :             7.810ns  (required time - arrival time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.606ns (27.175%)  route 1.624ns (72.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 15.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.628     5.455    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.911 r  q_reg[0]/Q
                         net (fo=5, routed)           1.624     7.535    q_out_OBUF[0]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.150     7.685 r  q[1]_i_1/O
                         net (fo=1, routed)           0.000     7.685    plusOp[1]
    SLICE_X0Y19          FDCE                                         r  q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    A16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    13.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.633 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.511    15.144    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  q_reg[1]/C
                         clock pessimism              0.311    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.075    15.494    q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  7.810    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.743ns (51.811%)  route 0.691ns (48.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 15.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.628     5.455    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.419     5.874 r  q_reg[3]/Q
                         net (fo=2, routed)           0.691     6.565    q_out_OBUF[3]
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.324     6.889 r  q[3]_i_1/O
                         net (fo=1, routed)           0.000     6.889    plusOp[3]
    SLICE_X0Y19          FDCE                                         r  q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    A16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    13.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.633 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.511    15.144    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  q_reg[3]/C
                         clock pessimism              0.311    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.075    15.494    q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.743ns  (required time - arrival time)
  Source:                 q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.580ns (46.298%)  route 0.673ns (53.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 15.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.455ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.628     5.455    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.911 r  q_reg[2]/Q
                         net (fo=3, routed)           0.673     6.583    q_out_OBUF[2]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.124     6.707 r  q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.707    plusOp[2]
    SLICE_X0Y19          FDCE                                         r  q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    A16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    13.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.633 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.511    15.144    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  q_reg[2]/C
                         clock pessimism              0.311    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.031    15.450    q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.450    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  8.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.184ns (51.105%)  route 0.176ns (48.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.589     1.641    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.782 r  q_reg[0]/Q
                         net (fo=5, routed)           0.176     1.958    q_out_OBUF[0]
    SLICE_X0Y19          LUT4 (Prop_lut4_I1_O)        0.043     2.001 r  q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.001    plusOp[3]
    SLICE_X0Y19          FDCE                                         r  q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.858     2.164    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  q_reg[3]/C
                         clock pessimism             -0.523     1.641    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.107     1.748    q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.375%)  route 0.176ns (48.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.589     1.641    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.782 r  q_reg[0]/Q
                         net (fo=5, routed)           0.176     1.958    q_out_OBUF[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.045     2.003 r  q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.003    plusOp[2]
    SLICE_X0Y19          FDCE                                         r  q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.858     2.164    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  q_reg[2]/C
                         clock pessimism             -0.523     1.641    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.092     1.733    q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.226ns (41.949%)  route 0.313ns (58.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.589     1.641    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.128     1.769 r  q_reg[1]/Q
                         net (fo=4, routed)           0.313     2.082    q_out_OBUF[1]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.098     2.180 r  q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.180    plusOp[1]
    SLICE_X0Y19          FDCE                                         r  q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.858     2.164    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  q_reg[1]/C
                         clock pessimism             -0.523     1.641    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.107     1.748    q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.196%)  route 0.652ns (77.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.589     1.641    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.782 f  q_reg[0]/Q
                         net (fo=5, routed)           0.652     2.434    q_out_OBUF[0]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     2.479 r  q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.479    plusOp[0]
    SLICE_X0Y19          FDCE                                         r  q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.858     2.164    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  q_reg[0]/C
                         clock pessimism             -0.523     1.641    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.091     1.732    q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.747    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19     q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19     q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19     q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19     q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19     q_reg[3]/C



