

================================================================
== Vivado HLS Report for 'mul_I_O'
================================================================
* Date:           Fri Jun  5 20:51:46 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.285 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      356|      410| 1.068 us | 1.230 us |  356|  410|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       16|       16|         1|          -|          -|    16|    no    |
        |- Loop 2     |      336|      352|  42 ~ 44 |          -|          -|     8|    no    |
        | + Loop 2.1  |       38|       38|        11|          4|          1|     8|    yes   |
        |- Loop 3     |       17|       17|         4|          2|          1|     8|    yes   |
        |- Loop 4     |       17|       17|         4|          2|          1|     8|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      0|        0|    1076|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      3|      527|     179|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     396|    -|
|Register         |        0|      -|     1165|      32|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      3|     1692|    1683|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |karastuba_mul_mulbkb_U5  |karastuba_mul_mulbkb  |        0|      3|  527|  179|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      3|  527|  179|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |mul_ln157_fu_644_p2    |     *    |      0|  0|    7|           2|           2|
    |add_ln111_fu_359_p2    |     +    |      0|  0|   12|           4|           1|
    |add_ln114_fu_365_p2    |     +    |      0|  0|   12|           4|           4|
    |add_ln155_fu_629_p2    |     +    |      0|  0|   11|           3|           3|
    |add_ln157_fu_650_p2    |     +    |      0|  0|   12|           4|           4|
    |add_ln209_1_fu_407_p2  |     +    |      0|  0|   71|          64|          64|
    |add_ln209_2_fu_448_p2  |     +    |      0|  0|   71|          64|          64|
    |add_ln209_3_fu_596_p2  |     +    |      0|  0|   32|          64|          64|
    |add_ln209_4_fu_500_p2  |     +    |      0|  0|   32|          64|          64|
    |add_ln209_5_fu_590_p2  |     +    |      0|  0|   32|          64|          64|
    |add_ln209_fu_506_p2    |     +    |      0|  0|   32|          64|          64|
    |add_ln700_fu_398_p2    |     +    |      0|  0|  135|         128|         128|
    |i_1_fu_550_p2          |     +    |      0|  0|   12|           4|           1|
    |i_fu_460_p2            |     +    |      0|  0|   12|           4|           1|
    |j_1_fu_476_p2          |     +    |      0|  0|   15|           5|           1|
    |j_2_fu_337_p2          |     +    |      0|  0|   12|           4|           1|
    |j_3_fu_566_p2          |     +    |      0|  0|   15|           5|           1|
    |j_fu_320_p2            |     +    |      0|  0|   15|           5|           1|
    |k_V_fu_416_p2          |     +    |      0|  0|  135|         128|         128|
    |tmp_V_3_fu_609_p2      |     +    |      0|  0|   73|          66|          66|
    |tmp_V_4_fu_494_p2      |     +    |      0|  0|   72|          65|          65|
    |tmp_V_5_fu_584_p2      |     +    |      0|  0|   72|          65|          65|
    |tmp_V_fu_519_p2        |     +    |      0|  0|   73|          66|          66|
    |icmp_ln105_fu_314_p2   |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln108_fu_331_p2   |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln111_fu_353_p2   |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln129_fu_348_p2   |   icmp   |      0|  0|    8|           2|           1|
    |icmp_ln133_fu_454_p2   |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln143_fu_539_p2   |   icmp   |      0|  0|    8|           2|           1|
    |icmp_ln147_fu_544_p2   |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln883_fu_431_p2   |   icmp   |      0|  0|   29|          64|           1|
    |ap_enable_pp0          |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1          |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp2          |    xor   |      0|  0|    2|           1|           2|
    |xor_ln123_fu_437_p2    |    xor   |      0|  0|    5|           4|           5|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0| 1076|        1042|         962|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  97|         20|    1|         20|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1        |   9|          2|    1|          2|
    |ap_phi_mux_i2_0_phi_fu_227_p4  |   9|          2|    4|          8|
    |ap_phi_mux_i6_0_phi_fu_274_p4  |   9|          2|    4|          8|
    |ap_phi_mux_i_0_phi_fu_204_p4   |   9|          2|    4|          8|
    |ap_phi_mux_j3_0_phi_fu_238_p4  |   9|          2|    5|         10|
    |ap_phi_mux_j7_0_phi_fu_285_p4  |   9|          2|    5|         10|
    |ap_return                      |   9|          2|    4|          8|
    |i2_0_reg_223                   |   9|          2|    4|          8|
    |i6_0_reg_270                   |   9|          2|    4|          8|
    |i_0_reg_200                    |   9|          2|    4|          8|
    |j1_0_reg_176                   |   9|          2|    4|          8|
    |j3_0_reg_234                   |   9|          2|    5|         10|
    |j7_0_reg_281                   |   9|          2|    5|         10|
    |j_0_reg_165                    |   9|          2|    5|         10|
    |p_0176_1_reg_188               |   9|          2|   64|        128|
    |p_0288_0_reg_211               |   9|          2|    2|          4|
    |p_0356_0_reg_258               |   9|          2|    2|          4|
    |u_digits_data_V_address0       |  15|          3|    3|          9|
    |v_digits_data_V_address0       |  15|          3|    3|          9|
    |w_digits_data_V_address0       |  47|         10|    4|         40|
    |w_digits_data_V_d0             |  33|          6|   64|        384|
    |w_tmp_bits_0_reg_246           |   9|          2|    2|          4|
    |w_tmp_bits_1_reg_293           |   9|          2|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 396|         84|  208|        728|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |add_ln111_reg_698                             |    4|   0|    4|          0|
    |add_ln114_reg_703                             |    4|   0|    4|          0|
    |add_ln114_reg_703_pp0_iter1_reg               |    4|   0|    4|          0|
    |add_ln209_1_reg_743                           |   64|   0|   64|          0|
    |add_ln209_2_reg_762                           |   64|   0|   64|          0|
    |add_ln209_3_reg_845                           |   64|   0|   64|          0|
    |add_ln209_reg_796                             |   64|   0|   64|          0|
    |add_ln700_reg_733                             |  128|   0|  128|          0|
    |ap_CS_fsm                                     |   19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                       |    1|   0|    1|          0|
    |ap_return_preg                                |    4|   0|    4|          0|
    |i2_0_reg_223                                  |    4|   0|    4|          0|
    |i6_0_reg_270                                  |    4|   0|    4|          0|
    |i_0_reg_200                                   |    4|   0|    4|          0|
    |i_1_reg_820                                   |    4|   0|    4|          0|
    |i_reg_771                                     |    4|   0|    4|          0|
    |icmp_ln111_reg_694                            |    1|   0|    1|          0|
    |icmp_ln133_reg_767                            |    1|   0|    1|          0|
    |icmp_ln133_reg_767_pp1_iter1_reg              |    1|   0|    1|          0|
    |icmp_ln147_reg_816                            |    1|   0|    1|          0|
    |icmp_ln147_reg_816_pp2_iter1_reg              |    1|   0|    1|          0|
    |icmp_ln883_reg_753                            |    1|   0|    1|          0|
    |j1_0_reg_176                                  |    4|   0|    4|          0|
    |j3_0_reg_234                                  |    5|   0|    5|          0|
    |j7_0_reg_281                                  |    5|   0|    5|          0|
    |j_0_reg_165                                   |    5|   0|    5|          0|
    |j_1_reg_786                                   |    5|   0|    5|          0|
    |j_2_reg_680                                   |    4|   0|    4|          0|
    |j_3_reg_835                                   |    5|   0|    5|          0|
    |mul_ln700_reg_723                             |  128|   0|  128|          0|
    |p_0176_1_reg_188                              |   64|   0|   64|          0|
    |p_0288_0_reg_211                              |    2|   0|    2|          0|
    |p_0356_0_reg_258                              |    2|   0|    2|          0|
    |reg_302                                       |   64|   0|   64|          0|
    |reg_306                                       |   64|   0|   64|          0|
    |reg_310                                       |   64|   0|   64|          0|
    |tmp_V_4_reg_791                               |   65|   0|   65|          0|
    |tmp_V_5_reg_840                               |   65|   0|   65|          0|
    |trunc_ln700_reg_738                           |   64|   0|   64|          0|
    |v_digits_data_V_addr_reg_685                  |    3|   0|    3|          0|
    |w_digits_data_V_addr_1_reg_728                |    4|   0|    4|          0|
    |w_digits_data_V_addr_2_reg_781                |    4|   0|    4|          0|
    |w_digits_data_V_addr_2_reg_781_pp1_iter1_reg  |    4|   0|    4|          0|
    |w_digits_data_V_addr_3_reg_757                |    4|   0|    4|          0|
    |w_digits_data_V_addr_4_reg_830                |    4|   0|    4|          0|
    |w_digits_data_V_addr_4_reg_830_pp2_iter1_reg  |    4|   0|    4|          0|
    |w_tmp_bits_0_reg_246                          |    2|   0|    2|          0|
    |w_tmp_bits_1_reg_293                          |    3|   0|    3|          0|
    |zext_ln143_reg_806                            |    2|   0|    3|          1|
    |icmp_ln111_reg_694                            |   64|  32|    1|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 1165|  32| 1103|          1|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     mul_I_O     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     mul_I_O     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     mul_I_O     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     mul_I_O     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     mul_I_O     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     mul_I_O     | return value |
|ap_return                 | out |    4| ap_ctrl_hs |     mul_I_O     | return value |
|u_tmp_bits_read           |  in |    2|   ap_none  | u_tmp_bits_read |    scalar    |
|u_digits_data_V_address0  | out |    3|  ap_memory | u_digits_data_V |     array    |
|u_digits_data_V_ce0       | out |    1|  ap_memory | u_digits_data_V |     array    |
|u_digits_data_V_q0        |  in |   64|  ap_memory | u_digits_data_V |     array    |
|v_tmp_bits_read           |  in |    2|   ap_none  | v_tmp_bits_read |    scalar    |
|v_digits_data_V_address0  | out |    3|  ap_memory | v_digits_data_V |     array    |
|v_digits_data_V_ce0       | out |    1|  ap_memory | v_digits_data_V |     array    |
|v_digits_data_V_q0        |  in |   64|  ap_memory | v_digits_data_V |     array    |
|w_digits_data_V_address0  | out |    4|  ap_memory | w_digits_data_V |     array    |
|w_digits_data_V_ce0       | out |    1|  ap_memory | w_digits_data_V |     array    |
|w_digits_data_V_we0       | out |    1|  ap_memory | w_digits_data_V |     array    |
|w_digits_data_V_d0        | out |   64|  ap_memory | w_digits_data_V |     array    |
|w_digits_data_V_q0        |  in |   64|  ap_memory | w_digits_data_V |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 11
  * Pipeline-1: initiation interval (II) = 2, depth = 4
  * Pipeline-2: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 3
  Pipeline-0 : II = 4, D = 11, States = { 4 5 6 7 8 9 10 11 12 13 14 }
  Pipeline-1 : II = 2, D = 4, States = { 19 20 21 22 }
  Pipeline-2 : II = 2, D = 4, States = { 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 24 19 
4 --> 15 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 4 
15 --> 16 18 
16 --> 17 
17 --> 18 
18 --> 3 
19 --> 23 20 
20 --> 21 
21 --> 22 
22 --> 19 
23 --> 24 
24 --> 30 25 
25 --> 29 26 
26 --> 27 
27 --> 28 
28 --> 25 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%v_tmp_bits_read_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %v_tmp_bits_read)" [multest.cc:102]   --->   Operation 31 'read' 'v_tmp_bits_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%u_tmp_bits_read_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %u_tmp_bits_read)" [multest.cc:102]   --->   Operation 32 'read' 'u_tmp_bits_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.95ns)   --->   "br label %1" [multest.cc:105]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %0 ], [ %j, %2 ]"   --->   Operation 34 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.82ns)   --->   "%icmp_ln105 = icmp eq i5 %j_0, -16" [multest.cc:105]   --->   Operation 35 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.94ns)   --->   "%j = add i5 %j_0, 1" [multest.cc:105]   --->   Operation 37 'add' 'j' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %.preheader567.preheader, label %2" [multest.cc:105]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i5 %j_0 to i64" [multest.cc:105]   --->   Operation 39 'zext' 'zext_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr = getelementptr [16 x i64]* %w_digits_data_V, i64 0, i64 %zext_ln105" [multest.cc:105]   --->   Operation 40 'getelementptr' 'w_digits_data_V_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.76ns)   --->   "store i64 0, i64* %w_digits_data_V_addr, align 8" [multest.cc:105]   --->   Operation 41 'store' <Predicate = (!icmp_ln105)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [multest.cc:105]   --->   Operation 42 'br' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.95ns)   --->   "br label %.preheader567" [multest.cc:108]   --->   Operation 43 'br' <Predicate = (icmp_ln105)> <Delay = 0.95>

State 3 <SV = 2> <Delay = 1.36>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%j1_0 = phi i4 [ %j_2, %._crit_edge568 ], [ 0, %.preheader567.preheader ]"   --->   Operation 44 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.82ns)   --->   "%icmp_ln108 = icmp eq i4 %j1_0, -8" [multest.cc:108]   --->   Operation 45 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 46 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.87ns)   --->   "%j_2 = add i4 %j1_0, 1" [multest.cc:108]   --->   Operation 47 'add' 'j_2' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %4, label %.preheader566.preheader" [multest.cc:108]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i4 %j1_0 to i64" [multest.cc:116]   --->   Operation 49 'zext' 'zext_ln116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%v_digits_data_V_addr = getelementptr [8 x i64]* %v_digits_data_V, i64 0, i64 %zext_ln116" [multest.cc:116]   --->   Operation 50 'getelementptr' 'v_digits_data_V_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.95ns)   --->   "br label %.preheader566" [multest.cc:111]   --->   Operation 51 'br' <Predicate = (!icmp_ln108)> <Delay = 0.95>
ST_3 : Operation 52 [1/1] (0.41ns)   --->   "%icmp_ln129 = icmp eq i2 %v_tmp_bits_read_1, 0" [multest.cc:129]   --->   Operation 52 'icmp' 'icmp_ln129' <Predicate = (icmp_ln108)> <Delay = 0.41> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.95ns)   --->   "br i1 %icmp_ln129, label %._crit_edge569, label %.preheader565.preheader" [multest.cc:129]   --->   Operation 53 'br' <Predicate = (icmp_ln108)> <Delay = 0.95>
ST_3 : Operation 54 [1/1] (0.95ns)   --->   "br label %.preheader565" [multest.cc:133]   --->   Operation 54 'br' <Predicate = (icmp_ln108 & !icmp_ln129)> <Delay = 0.95>

State 4 <SV = 3> <Delay = 0.87>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_0176_1 = phi i64 [ %trunc_ln1, %hls_label_26 ], [ 0, %.preheader566.preheader ]" [multest.cc:118]   --->   Operation 55 'phi' 'p_0176_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %add_ln111, %hls_label_26 ], [ 0, %.preheader566.preheader ]" [multest.cc:111]   --->   Operation 56 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.82ns)   --->   "%icmp_ln111 = icmp eq i4 %i_0, -8" [multest.cc:111]   --->   Operation 57 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 58 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.87ns)   --->   "%add_ln111 = add i4 %i_0, 1" [multest.cc:111]   --->   Operation 59 'add' 'add_ln111' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln111, label %3, label %hls_label_26" [multest.cc:111]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.87ns)   --->   "%add_ln114 = add i4 %i_0, %j1_0" [multest.cc:114]   --->   Operation 61 'add' 'add_ln114' <Predicate = (!icmp_ln111)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i4 %i_0 to i64" [multest.cc:116]   --->   Operation 62 'zext' 'zext_ln116_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%u_digits_data_V_addr = getelementptr [8 x i64]* %u_digits_data_V, i64 0, i64 %zext_ln116_1" [multest.cc:116]   --->   Operation 63 'getelementptr' 'u_digits_data_V_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (0.70ns)   --->   "%u_digits_data_V_load = load i64* %u_digits_data_V_addr, align 8" [multest.cc:116]   --->   Operation 64 'load' 'u_digits_data_V_load' <Predicate = (!icmp_ln111)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_4 : Operation 65 [2/2] (0.70ns)   --->   "%v_digits_data_V_load = load i64* %v_digits_data_V_addr, align 8" [multest.cc:116]   --->   Operation 65 'load' 'v_digits_data_V_load' <Predicate = (!icmp_ln111)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 66 [1/2] (0.70ns)   --->   "%u_digits_data_V_load = load i64* %u_digits_data_V_addr, align 8" [multest.cc:116]   --->   Operation 66 'load' 'u_digits_data_V_load' <Predicate = (!icmp_ln111)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_5 : Operation 67 [1/2] (0.70ns)   --->   "%v_digits_data_V_load = load i64* %v_digits_data_V_addr, align 8" [multest.cc:116]   --->   Operation 67 'load' 'v_digits_data_V_load' <Predicate = (!icmp_ln111)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>

State 6 <SV = 5> <Delay = 2.26>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i64 %u_digits_data_V_load to i128" [multest.cc:116]   --->   Operation 68 'zext' 'zext_ln700' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i64 %v_digits_data_V_load to i128" [multest.cc:116]   --->   Operation 69 'zext' 'zext_ln700_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 70 [6/6] (2.26ns)   --->   "%mul_ln700 = mul i128 %zext_ln700, %zext_ln700_1" [multest.cc:116]   --->   Operation 70 'mul' 'mul_ln700' <Predicate = (!icmp_ln111)> <Delay = 2.26> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.26>
ST_7 : Operation 71 [5/6] (2.26ns)   --->   "%mul_ln700 = mul i128 %zext_ln700, %zext_ln700_1" [multest.cc:116]   --->   Operation 71 'mul' 'mul_ln700' <Predicate = (!icmp_ln111)> <Delay = 2.26> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.26>
ST_8 : Operation 72 [4/6] (2.26ns)   --->   "%mul_ln700 = mul i128 %zext_ln700, %zext_ln700_1" [multest.cc:116]   --->   Operation 72 'mul' 'mul_ln700' <Predicate = (!icmp_ln111)> <Delay = 2.26> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.26>
ST_9 : Operation 73 [3/6] (2.26ns)   --->   "%mul_ln700 = mul i128 %zext_ln700, %zext_ln700_1" [multest.cc:116]   --->   Operation 73 'mul' 'mul_ln700' <Predicate = (!icmp_ln111)> <Delay = 2.26> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.26>
ST_10 : Operation 74 [2/6] (2.26ns)   --->   "%mul_ln700 = mul i128 %zext_ln700, %zext_ln700_1" [multest.cc:116]   --->   Operation 74 'mul' 'mul_ln700' <Predicate = (!icmp_ln111)> <Delay = 2.26> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.26>
ST_11 : Operation 75 [1/6] (2.26ns)   --->   "%mul_ln700 = mul i128 %zext_ln700, %zext_ln700_1" [multest.cc:116]   --->   Operation 75 'mul' 'mul_ln700' <Predicate = (!icmp_ln111)> <Delay = 2.26> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i4 %add_ln114 to i64" [multest.cc:116]   --->   Operation 76 'zext' 'zext_ln116_2' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_1 = getelementptr [16 x i64]* %w_digits_data_V, i64 0, i64 %zext_ln116_2" [multest.cc:116]   --->   Operation 77 'getelementptr' 'w_digits_data_V_addr_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 78 [2/2] (1.76ns)   --->   "%w_digits_data_V_load_1 = load i64* %w_digits_data_V_addr_1, align 8" [multest.cc:116]   --->   Operation 78 'load' 'w_digits_data_V_load_1' <Predicate = (!icmp_ln111)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>

State 12 <SV = 11> <Delay = 1.90>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i64 %p_0176_1 to i128" [multest.cc:111]   --->   Operation 79 'zext' 'zext_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_12 : Operation 80 [1/2] (1.76ns)   --->   "%w_digits_data_V_load_1 = load i64* %w_digits_data_V_addr_1, align 8" [multest.cc:116]   --->   Operation 80 'load' 'w_digits_data_V_load_1' <Predicate = (!icmp_ln111)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_12 : Operation 81 [1/1] (1.90ns)   --->   "%add_ln700 = add i128 %zext_ln111, %mul_ln700" [multest.cc:116]   --->   Operation 81 'add' 'add_ln700' <Predicate = (!icmp_ln111)> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln700 = trunc i128 %add_ln700 to i64" [multest.cc:116]   --->   Operation 82 'trunc' 'trunc_ln700' <Predicate = (!icmp_ln111)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.64>
ST_13 : Operation 83 [1/1] (1.64ns)   --->   "%add_ln209_1 = add i64 %trunc_ln700, %w_digits_data_V_load_1" [multest.cc:117]   --->   Operation 83 'add' 'add_ln209_1' <Predicate = (!icmp_ln111)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.90>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str54)" [multest.cc:112]   --->   Operation 84 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:113]   --->   Operation 85 'specpipeline' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i64 %w_digits_data_V_load_1 to i128" [multest.cc:116]   --->   Operation 86 'zext' 'zext_ln700_2' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (1.90ns)   --->   "%k_V = add i128 %zext_ln700_2, %add_ln700" [multest.cc:116]   --->   Operation 87 'add' 'k_V' <Predicate = (!icmp_ln111)> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (1.76ns)   --->   "store i64 %add_ln209_1, i64* %w_digits_data_V_addr_1, align 8" [multest.cc:117]   --->   Operation 88 'store' <Predicate = (!icmp_ln111)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %k_V, i32 64, i32 127)" [multest.cc:118]   --->   Operation 89 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str54, i32 %tmp_1)" [multest.cc:120]   --->   Operation 90 'specregionend' 'empty_11' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader566" [multest.cc:111]   --->   Operation 91 'br' <Predicate = (!icmp_ln111)> <Delay = 0.00>

State 15 <SV = 4> <Delay = 2.28>
ST_15 : Operation 92 [1/1] (1.45ns)   --->   "%icmp_ln883 = icmp eq i64 %p_0176_1, 0" [multest.cc:121]   --->   Operation 92 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %._crit_edge568, label %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit16" [multest.cc:121]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.51ns)   --->   "%xor_ln123 = xor i4 %j1_0, -8" [multest.cc:123]   --->   Operation 94 'xor' 'xor_ln123' <Predicate = (!icmp_ln883)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i4 %xor_ln123 to i64" [multest.cc:123]   --->   Operation 95 'zext' 'zext_ln123' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_3 = getelementptr [16 x i64]* %w_digits_data_V, i64 0, i64 %zext_ln123" [multest.cc:123]   --->   Operation 96 'getelementptr' 'w_digits_data_V_addr_3' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_15 : Operation 97 [2/2] (1.76ns)   --->   "%w_digits_data_V_load = load i64* %w_digits_data_V_addr_3, align 8" [multest.cc:123]   --->   Operation 97 'load' 'w_digits_data_V_load' <Predicate = (!icmp_ln883)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>

State 16 <SV = 5> <Delay = 1.76>
ST_16 : Operation 98 [1/2] (1.76ns)   --->   "%w_digits_data_V_load = load i64* %w_digits_data_V_addr_3, align 8" [multest.cc:123]   --->   Operation 98 'load' 'w_digits_data_V_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>

State 17 <SV = 6> <Delay = 1.64>
ST_17 : Operation 99 [1/1] (1.64ns)   --->   "%add_ln209_2 = add i64 %w_digits_data_V_load, %p_0176_1" [multest.cc:124]   --->   Operation 99 'add' 'add_ln209_2' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 1.76>
ST_18 : Operation 100 [1/1] (1.76ns)   --->   "store i64 %add_ln209_2, i64* %w_digits_data_V_addr_3, align 8" [multest.cc:124]   --->   Operation 100 'store' <Predicate = (!icmp_ln883)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "br label %._crit_edge568" [multest.cc:126]   --->   Operation 101 'br' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader567" [multest.cc:108]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 3> <Delay = 1.76>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%p_0288_0 = phi i2 [ %trunc_ln858_1, %hls_label_27 ], [ 0, %.preheader565.preheader ]" [multest.cc:139]   --->   Operation 103 'phi' 'p_0288_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i, %hls_label_27 ], [ 0, %.preheader565.preheader ]"   --->   Operation 104 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%j3_0 = phi i5 [ %j_1, %hls_label_27 ], [ 8, %.preheader565.preheader ]"   --->   Operation 105 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.82ns)   --->   "%icmp_ln133 = icmp eq i4 %i2_0, -8" [multest.cc:133]   --->   Operation 106 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 107 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.87ns)   --->   "%i = add i4 %i2_0, 1" [multest.cc:133]   --->   Operation 108 'add' 'i' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %._crit_edge569.loopexit, label %hls_label_27" [multest.cc:133]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i4 %i2_0 to i64" [multest.cc:136]   --->   Operation 110 'zext' 'zext_ln136' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%u_digits_data_V_addr_1 = getelementptr [8 x i64]* %u_digits_data_V, i64 0, i64 %zext_ln136" [multest.cc:136]   --->   Operation 111 'getelementptr' 'u_digits_data_V_addr_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_19 : Operation 112 [2/2] (0.70ns)   --->   "%u_digits_data_V_load_1 = load i64* %u_digits_data_V_addr_1, align 8" [multest.cc:136]   --->   Operation 112 'load' 'u_digits_data_V_load_1' <Predicate = (!icmp_ln133)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i5 %j3_0 to i64" [multest.cc:137]   --->   Operation 113 'zext' 'zext_ln137' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_2 = getelementptr [16 x i64]* %w_digits_data_V, i64 0, i64 %zext_ln137" [multest.cc:137]   --->   Operation 114 'getelementptr' 'w_digits_data_V_addr_2' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_19 : Operation 115 [2/2] (1.76ns)   --->   "%w_digits_data_V_load_2 = load i64* %w_digits_data_V_addr_2, align 8" [multest.cc:137]   --->   Operation 115 'load' 'w_digits_data_V_load_2' <Predicate = (!icmp_ln133)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>

State 20 <SV = 4> <Delay = 1.76>
ST_20 : Operation 116 [1/2] (0.70ns)   --->   "%u_digits_data_V_load_1 = load i64* %u_digits_data_V_addr_1, align 8" [multest.cc:136]   --->   Operation 116 'load' 'u_digits_data_V_load_1' <Predicate = (!icmp_ln133)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_20 : Operation 117 [1/2] (1.76ns)   --->   "%w_digits_data_V_load_2 = load i64* %w_digits_data_V_addr_2, align 8" [multest.cc:137]   --->   Operation 117 'load' 'w_digits_data_V_load_2' <Predicate = (!icmp_ln133)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_20 : Operation 118 [1/1] (0.94ns)   --->   "%j_1 = add i5 %j3_0, 1" [multest.cc:133]   --->   Operation 118 'add' 'j_1' <Predicate = (!icmp_ln133)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 5> <Delay = 1.64>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i2 %p_0288_0 to i65" [multest.cc:133]   --->   Operation 119 'zext' 'zext_ln133' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln700_3 = zext i64 %u_digits_data_V_load_1 to i65" [multest.cc:136]   --->   Operation 120 'zext' 'zext_ln700_3' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln700_5 = zext i2 %p_0288_0 to i64" [multest.cc:136]   --->   Operation 121 'zext' 'zext_ln700_5' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (1.64ns)   --->   "%tmp_V_4 = add i65 %zext_ln700_3, %zext_ln133" [multest.cc:136]   --->   Operation 122 'add' 'tmp_V_4' <Predicate = (!icmp_ln133)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_4 = add i64 %w_digits_data_V_load_2, %zext_ln700_5" [multest.cc:138]   --->   Operation 123 'add' 'add_ln209_4' <Predicate = (!icmp_ln133)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 124 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209 = add i64 %add_ln209_4, %u_digits_data_V_load_1" [multest.cc:138]   --->   Operation 124 'add' 'add_ln209' <Predicate = (!icmp_ln133)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 6> <Delay = 1.76>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str56)" [multest.cc:134]   --->   Operation 125 'specregionbegin' 'tmp' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:135]   --->   Operation 126 'specpipeline' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln700_4 = zext i64 %w_digits_data_V_load_2 to i66" [multest.cc:136]   --->   Operation 127 'zext' 'zext_ln700_4' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln700_6 = zext i65 %tmp_V_4 to i66" [multest.cc:136]   --->   Operation 128 'zext' 'zext_ln700_6' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (1.64ns)   --->   "%tmp_V = add i66 %zext_ln700_6, %zext_ln700_4" [multest.cc:137]   --->   Operation 129 'add' 'tmp_V' <Predicate = (!icmp_ln133)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 130 [1/1] (1.76ns)   --->   "store i64 %add_ln209, i64* %w_digits_data_V_addr_2, align 8" [multest.cc:138]   --->   Operation 130 'store' <Predicate = (!icmp_ln133)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln858_1 = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V, i32 64, i32 65)" [multest.cc:139]   --->   Operation 131 'partselect' 'trunc_ln858_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str56, i32 %tmp)" [multest.cc:140]   --->   Operation 132 'specregionend' 'empty_13' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "br label %.preheader565" [multest.cc:133]   --->   Operation 133 'br' <Predicate = (!icmp_ln133)> <Delay = 0.00>

State 23 <SV = 4> <Delay = 0.95>
ST_23 : Operation 134 [1/1] (0.95ns)   --->   "br label %._crit_edge569"   --->   Operation 134 'br' <Predicate = true> <Delay = 0.95>

State 24 <SV = 5> <Delay = 1.36>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "%w_tmp_bits_0 = phi i2 [ 0, %4 ], [ %p_0288_0, %._crit_edge569.loopexit ]" [multest.cc:139]   --->   Operation 135 'phi' 'w_tmp_bits_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i2 %w_tmp_bits_0 to i3" [multest.cc:143]   --->   Operation 136 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 137 [1/1] (0.41ns)   --->   "%icmp_ln143 = icmp eq i2 %u_tmp_bits_read_1, 0" [multest.cc:143]   --->   Operation 137 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.41> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 138 [1/1] (0.95ns)   --->   "br i1 %icmp_ln143, label %._crit_edge570, label %.preheader.preheader" [multest.cc:143]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.95>
ST_24 : Operation 139 [1/1] (0.95ns)   --->   "br label %.preheader" [multest.cc:147]   --->   Operation 139 'br' <Predicate = (!icmp_ln143)> <Delay = 0.95>

State 25 <SV = 6> <Delay = 1.76>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%p_0356_0 = phi i2 [ %trunc_ln858_2, %hls_label_28 ], [ 0, %.preheader.preheader ]" [multest.cc:153]   --->   Operation 140 'phi' 'p_0356_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%i6_0 = phi i4 [ %i_1, %hls_label_28 ], [ 0, %.preheader.preheader ]"   --->   Operation 141 'phi' 'i6_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%j7_0 = phi i5 [ %j_3, %hls_label_28 ], [ 8, %.preheader.preheader ]"   --->   Operation 142 'phi' 'j7_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.82ns)   --->   "%icmp_ln147 = icmp eq i4 %i6_0, -8" [multest.cc:147]   --->   Operation 143 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 144 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (0.87ns)   --->   "%i_1 = add i4 %i6_0, 1" [multest.cc:147]   --->   Operation 145 'add' 'i_1' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln147, label %5, label %hls_label_28" [multest.cc:147]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i4 %i6_0 to i64" [multest.cc:150]   --->   Operation 147 'zext' 'zext_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "%v_digits_data_V_addr_1 = getelementptr [8 x i64]* %v_digits_data_V, i64 0, i64 %zext_ln150" [multest.cc:150]   --->   Operation 148 'getelementptr' 'v_digits_data_V_addr_1' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_25 : Operation 149 [2/2] (0.70ns)   --->   "%v_digits_data_V_load_1 = load i64* %v_digits_data_V_addr_1, align 8" [multest.cc:150]   --->   Operation 149 'load' 'v_digits_data_V_load_1' <Predicate = (!icmp_ln147)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i5 %j7_0 to i64" [multest.cc:151]   --->   Operation 150 'zext' 'zext_ln151' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_4 = getelementptr [16 x i64]* %w_digits_data_V, i64 0, i64 %zext_ln151" [multest.cc:151]   --->   Operation 151 'getelementptr' 'w_digits_data_V_addr_4' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_25 : Operation 152 [2/2] (1.76ns)   --->   "%w_digits_data_V_load_3 = load i64* %w_digits_data_V_addr_4, align 8" [multest.cc:151]   --->   Operation 152 'load' 'w_digits_data_V_load_3' <Predicate = (!icmp_ln147)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>

State 26 <SV = 7> <Delay = 1.76>
ST_26 : Operation 153 [1/2] (0.70ns)   --->   "%v_digits_data_V_load_1 = load i64* %v_digits_data_V_addr_1, align 8" [multest.cc:150]   --->   Operation 153 'load' 'v_digits_data_V_load_1' <Predicate = (!icmp_ln147)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_26 : Operation 154 [1/2] (1.76ns)   --->   "%w_digits_data_V_load_3 = load i64* %w_digits_data_V_addr_4, align 8" [multest.cc:151]   --->   Operation 154 'load' 'w_digits_data_V_load_3' <Predicate = (!icmp_ln147)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_26 : Operation 155 [1/1] (0.94ns)   --->   "%j_3 = add i5 %j7_0, 1" [multest.cc:147]   --->   Operation 155 'add' 'j_3' <Predicate = (!icmp_ln147)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 8> <Delay = 1.64>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i2 %p_0356_0 to i65" [multest.cc:147]   --->   Operation 156 'zext' 'zext_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_27 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln700_7 = zext i64 %v_digits_data_V_load_1 to i65" [multest.cc:150]   --->   Operation 157 'zext' 'zext_ln700_7' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_27 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln700_9 = zext i2 %p_0356_0 to i64" [multest.cc:150]   --->   Operation 158 'zext' 'zext_ln700_9' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_27 : Operation 159 [1/1] (1.64ns)   --->   "%tmp_V_5 = add i65 %zext_ln700_7, %zext_ln147" [multest.cc:150]   --->   Operation 159 'add' 'tmp_V_5' <Predicate = (!icmp_ln147)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_5 = add i64 %w_digits_data_V_load_3, %zext_ln700_9" [multest.cc:152]   --->   Operation 160 'add' 'add_ln209_5' <Predicate = (!icmp_ln147)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 161 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_3 = add i64 %add_ln209_5, %v_digits_data_V_load_1" [multest.cc:152]   --->   Operation 161 'add' 'add_ln209_3' <Predicate = (!icmp_ln147)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 9> <Delay = 1.76>
ST_28 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str57)" [multest.cc:148]   --->   Operation 162 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_28 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:149]   --->   Operation 163 'specpipeline' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_28 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln700_8 = zext i64 %w_digits_data_V_load_3 to i66" [multest.cc:150]   --->   Operation 164 'zext' 'zext_ln700_8' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln700_10 = zext i65 %tmp_V_5 to i66" [multest.cc:150]   --->   Operation 165 'zext' 'zext_ln700_10' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (1.64ns)   --->   "%tmp_V_3 = add i66 %zext_ln700_10, %zext_ln700_8" [multest.cc:151]   --->   Operation 166 'add' 'tmp_V_3' <Predicate = (!icmp_ln147)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 167 [1/1] (1.76ns)   --->   "store i64 %add_ln209_3, i64* %w_digits_data_V_addr_4, align 8" [multest.cc:152]   --->   Operation 167 'store' <Predicate = (!icmp_ln147)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_28 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln858_2 = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V_3, i32 64, i32 65)" [multest.cc:153]   --->   Operation 168 'partselect' 'trunc_ln858_2' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_28 : Operation 169 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str57, i32 %tmp_2)" [multest.cc:154]   --->   Operation 169 'specregionend' 'empty_15' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_28 : Operation 170 [1/1] (0.00ns)   --->   "br label %.preheader" [multest.cc:147]   --->   Operation 170 'br' <Predicate = (!icmp_ln147)> <Delay = 0.00>

State 29 <SV = 7> <Delay = 0.95>
ST_29 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i2 %p_0356_0 to i3" [multest.cc:155]   --->   Operation 171 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 172 [1/1] (0.60ns)   --->   "%add_ln155 = add i3 %zext_ln143, %zext_ln155" [multest.cc:155]   --->   Operation 172 'add' 'add_ln155' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 173 [1/1] (0.95ns)   --->   "br label %._crit_edge570" [multest.cc:156]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.95>

State 30 <SV = 8> <Delay = 1.49>
ST_30 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln157)   --->   "%w_tmp_bits_1 = phi i3 [ %zext_ln143, %._crit_edge569 ], [ %add_ln155, %5 ]" [multest.cc:143]   --->   Operation 174 'phi' 'w_tmp_bits_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln157)   --->   "%zext_ln157 = zext i3 %w_tmp_bits_1 to i4" [multest.cc:157]   --->   Operation 175 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i2 %v_tmp_bits_read_1 to i4" [multest.cc:157]   --->   Operation 176 'zext' 'zext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln157_2 = zext i2 %u_tmp_bits_read_1 to i4" [multest.cc:157]   --->   Operation 177 'zext' 'zext_ln157_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 178 [1/1] (0.62ns)   --->   "%mul_ln157 = mul i4 %zext_ln157_1, %zext_ln157_2" [multest.cc:157]   --->   Operation 178 'mul' 'mul_ln157' <Predicate = true> <Delay = 0.62> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 179 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln157 = add i4 %mul_ln157, %zext_ln157" [multest.cc:157]   --->   Operation 179 'add' 'add_ln157' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 180 [1/1] (0.00ns)   --->   "ret i4 %add_ln157" [multest.cc:158]   --->   Operation 180 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ u_tmp_bits_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_tmp_bits_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_tmp_bits_read_1      (read             ) [ 0011111111111111111111111111111]
u_tmp_bits_read_1      (read             ) [ 0011111111111111111111111111111]
br_ln105               (br               ) [ 0110000000000000000000000000000]
j_0                    (phi              ) [ 0010000000000000000000000000000]
icmp_ln105             (icmp             ) [ 0010000000000000000000000000000]
empty                  (speclooptripcount) [ 0000000000000000000000000000000]
j                      (add              ) [ 0110000000000000000000000000000]
br_ln105               (br               ) [ 0000000000000000000000000000000]
zext_ln105             (zext             ) [ 0000000000000000000000000000000]
w_digits_data_V_addr   (getelementptr    ) [ 0000000000000000000000000000000]
store_ln105            (store            ) [ 0000000000000000000000000000000]
br_ln105               (br               ) [ 0110000000000000000000000000000]
br_ln108               (br               ) [ 0011111111111111111000000000000]
j1_0                   (phi              ) [ 0001111111111111000000000000000]
icmp_ln108             (icmp             ) [ 0001111111111111111111100000000]
empty_9                (speclooptripcount) [ 0000000000000000000000000000000]
j_2                    (add              ) [ 0011111111111111111000000000000]
br_ln108               (br               ) [ 0000000000000000000000000000000]
zext_ln116             (zext             ) [ 0000000000000000000000000000000]
v_digits_data_V_addr   (getelementptr    ) [ 0000111111111110000000000000000]
br_ln111               (br               ) [ 0001111111111111111000000000000]
icmp_ln129             (icmp             ) [ 0001111111111111111111100000000]
br_ln129               (br               ) [ 0001111111111111111111111000000]
br_ln133               (br               ) [ 0001111111111111111111100000000]
p_0176_1               (phi              ) [ 0000111111111001110000000000000]
i_0                    (phi              ) [ 0000100000000000000000000000000]
icmp_ln111             (icmp             ) [ 0001111111111111111000000000000]
empty_10               (speclooptripcount) [ 0000000000000000000000000000000]
add_ln111              (add              ) [ 0001111111111111111000000000000]
br_ln111               (br               ) [ 0000000000000000000000000000000]
add_ln114              (add              ) [ 0000111111110000000000000000000]
zext_ln116_1           (zext             ) [ 0000000000000000000000000000000]
u_digits_data_V_addr   (getelementptr    ) [ 0000010000000000000000000000000]
u_digits_data_V_load   (load             ) [ 0000001000000000000000000000000]
v_digits_data_V_load   (load             ) [ 0000001000000000000000000000000]
zext_ln700             (zext             ) [ 0000111111110000000000000000000]
zext_ln700_1           (zext             ) [ 0000111111110000000000000000000]
mul_ln700              (mul              ) [ 0000100000001000000000000000000]
zext_ln116_2           (zext             ) [ 0000000000000000000000000000000]
w_digits_data_V_addr_1 (getelementptr    ) [ 0000111000001110000000000000000]
zext_ln111             (zext             ) [ 0000000000000000000000000000000]
w_digits_data_V_load_1 (load             ) [ 0000011000000110000000000000000]
add_ln700              (add              ) [ 0000011000000110000000000000000]
trunc_ln700            (trunc            ) [ 0000010000000100000000000000000]
add_ln209_1            (add              ) [ 0000001000000010000000000000000]
tmp_1                  (specregionbegin  ) [ 0000000000000000000000000000000]
specpipeline_ln113     (specpipeline     ) [ 0000000000000000000000000000000]
zext_ln700_2           (zext             ) [ 0000000000000000000000000000000]
k_V                    (add              ) [ 0000000000000000000000000000000]
store_ln117            (store            ) [ 0000000000000000000000000000000]
trunc_ln1              (partselect       ) [ 0001111111111111111000000000000]
empty_11               (specregionend    ) [ 0000000000000000000000000000000]
br_ln111               (br               ) [ 0001111111111111111000000000000]
icmp_ln883             (icmp             ) [ 0001111111111111111000000000000]
br_ln121               (br               ) [ 0000000000000000000000000000000]
xor_ln123              (xor              ) [ 0000000000000000000000000000000]
zext_ln123             (zext             ) [ 0000000000000000000000000000000]
w_digits_data_V_addr_3 (getelementptr    ) [ 0000000000000000111000000000000]
w_digits_data_V_load   (load             ) [ 0000000000000000010000000000000]
add_ln209_2            (add              ) [ 0001111111111111001000000000000]
store_ln124            (store            ) [ 0000000000000000000000000000000]
br_ln126               (br               ) [ 0000000000000000000000000000000]
br_ln108               (br               ) [ 0011111111111111111000000000000]
p_0288_0               (phi              ) [ 0001111111111111111111011000000]
i2_0                   (phi              ) [ 0000000000000000000100000000000]
j3_0                   (phi              ) [ 0000000000000000000110000000000]
icmp_ln133             (icmp             ) [ 0000000000000000000111100000000]
empty_12               (speclooptripcount) [ 0000000000000000000000000000000]
i                      (add              ) [ 0001000000000000000111100000000]
br_ln133               (br               ) [ 0000000000000000000000000000000]
zext_ln136             (zext             ) [ 0000000000000000000000000000000]
u_digits_data_V_addr_1 (getelementptr    ) [ 0000000000000000000010000000000]
zext_ln137             (zext             ) [ 0000000000000000000000000000000]
w_digits_data_V_addr_2 (getelementptr    ) [ 0000000000000000000111100000000]
u_digits_data_V_load_1 (load             ) [ 0000000000000000000101000000000]
w_digits_data_V_load_2 (load             ) [ 0000000000000000000111100000000]
j_1                    (add              ) [ 0001000000000000000111100000000]
zext_ln133             (zext             ) [ 0000000000000000000000000000000]
zext_ln700_3           (zext             ) [ 0000000000000000000000000000000]
zext_ln700_5           (zext             ) [ 0000000000000000000000000000000]
tmp_V_4                (add              ) [ 0000000000000000000010100000000]
add_ln209_4            (add              ) [ 0000000000000000000000000000000]
add_ln209              (add              ) [ 0000000000000000000010100000000]
tmp                    (specregionbegin  ) [ 0000000000000000000000000000000]
specpipeline_ln135     (specpipeline     ) [ 0000000000000000000000000000000]
zext_ln700_4           (zext             ) [ 0000000000000000000000000000000]
zext_ln700_6           (zext             ) [ 0000000000000000000000000000000]
tmp_V                  (add              ) [ 0000000000000000000000000000000]
store_ln138            (store            ) [ 0000000000000000000000000000000]
trunc_ln858_1          (partselect       ) [ 0001000000000000000111100000000]
empty_13               (specregionend    ) [ 0000000000000000000000000000000]
br_ln133               (br               ) [ 0001000000000000000111100000000]
br_ln0                 (br               ) [ 0001000000000000000000011000000]
w_tmp_bits_0           (phi              ) [ 0000000000000000000000001000000]
zext_ln143             (zext             ) [ 0000000000000000000000001111111]
icmp_ln143             (icmp             ) [ 0000000000000000000000001111100]
br_ln143               (br               ) [ 0000000000000000000000001111111]
br_ln147               (br               ) [ 0000000000000000000000001111100]
p_0356_0               (phi              ) [ 0000000000000000000000000111010]
i6_0                   (phi              ) [ 0000000000000000000000000100000]
j7_0                   (phi              ) [ 0000000000000000000000000110000]
icmp_ln147             (icmp             ) [ 0000000000000000000000000111100]
empty_14               (speclooptripcount) [ 0000000000000000000000000000000]
i_1                    (add              ) [ 0000000000000000000000001111100]
br_ln147               (br               ) [ 0000000000000000000000000000000]
zext_ln150             (zext             ) [ 0000000000000000000000000000000]
v_digits_data_V_addr_1 (getelementptr    ) [ 0000000000000000000000000010000]
zext_ln151             (zext             ) [ 0000000000000000000000000000000]
w_digits_data_V_addr_4 (getelementptr    ) [ 0000000000000000000000000111100]
v_digits_data_V_load_1 (load             ) [ 0000000000000000000000000101000]
w_digits_data_V_load_3 (load             ) [ 0000000000000000000000000111100]
j_3                    (add              ) [ 0000000000000000000000001111100]
zext_ln147             (zext             ) [ 0000000000000000000000000000000]
zext_ln700_7           (zext             ) [ 0000000000000000000000000000000]
zext_ln700_9           (zext             ) [ 0000000000000000000000000000000]
tmp_V_5                (add              ) [ 0000000000000000000000000010100]
add_ln209_5            (add              ) [ 0000000000000000000000000000000]
add_ln209_3            (add              ) [ 0000000000000000000000000010100]
tmp_2                  (specregionbegin  ) [ 0000000000000000000000000000000]
specpipeline_ln149     (specpipeline     ) [ 0000000000000000000000000000000]
zext_ln700_8           (zext             ) [ 0000000000000000000000000000000]
zext_ln700_10          (zext             ) [ 0000000000000000000000000000000]
tmp_V_3                (add              ) [ 0000000000000000000000000000000]
store_ln152            (store            ) [ 0000000000000000000000000000000]
trunc_ln858_2          (partselect       ) [ 0000000000000000000000001111100]
empty_15               (specregionend    ) [ 0000000000000000000000000000000]
br_ln147               (br               ) [ 0000000000000000000000001111100]
zext_ln155             (zext             ) [ 0000000000000000000000000000000]
add_ln155              (add              ) [ 0000000000000000000000001000011]
br_ln156               (br               ) [ 0000000000000000000000001000011]
w_tmp_bits_1           (phi              ) [ 0000000000000000000000000000001]
zext_ln157             (zext             ) [ 0000000000000000000000000000000]
zext_ln157_1           (zext             ) [ 0000000000000000000000000000000]
zext_ln157_2           (zext             ) [ 0000000000000000000000000000000]
mul_ln157              (mul              ) [ 0000000000000000000000000000000]
add_ln157              (add              ) [ 0000000000000000000000000000000]
ret_ln158              (ret              ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="u_tmp_bits_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_tmp_bits_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u_digits_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v_tmp_bits_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_tmp_bits_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v_digits_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_digits_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_digits_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="v_tmp_bits_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="2" slack="0"/>
<pin id="68" dir="0" index="1" bw="2" slack="0"/>
<pin id="69" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_tmp_bits_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="u_tmp_bits_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="2" slack="0"/>
<pin id="75" dir="1" index="2" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_tmp_bits_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="w_digits_data_V_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="0"/>
<pin id="87" dir="0" index="1" bw="64" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln105/2 w_digits_data_V_load_1/11 store_ln117/14 w_digits_data_V_load/15 store_ln124/18 w_digits_data_V_load_2/19 store_ln138/22 w_digits_data_V_load_3/25 store_ln152/28 "/>
</bind>
</comp>

<comp id="92" class="1004" name="v_digits_data_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_digits_data_V_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="u_digits_data_V_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_digits_data_V_addr/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_digits_data_V_load/4 u_digits_data_V_load_1/19 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_digits_data_V_load/4 v_digits_data_V_load_1/25 "/>
</bind>
</comp>

<comp id="117" class="1004" name="w_digits_data_V_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr_1/11 "/>
</bind>
</comp>

<comp id="125" class="1004" name="w_digits_data_V_addr_3_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr_3/15 "/>
</bind>
</comp>

<comp id="133" class="1004" name="u_digits_data_V_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_digits_data_V_addr_1/19 "/>
</bind>
</comp>

<comp id="141" class="1004" name="w_digits_data_V_addr_2_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr_2/19 "/>
</bind>
</comp>

<comp id="149" class="1004" name="v_digits_data_V_addr_1_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_digits_data_V_addr_1/25 "/>
</bind>
</comp>

<comp id="157" class="1004" name="w_digits_data_V_addr_4_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr_4/25 "/>
</bind>
</comp>

<comp id="165" class="1005" name="j_0_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="1"/>
<pin id="167" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="j_0_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="j1_0_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="1"/>
<pin id="178" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j1_0 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="j1_0_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_0/3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="p_0176_1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="1"/>
<pin id="190" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_0176_1 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_0176_1_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0176_1/4 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_0_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="1"/>
<pin id="202" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_0_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="211" class="1005" name="p_0288_0_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="1"/>
<pin id="213" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0288_0 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_0288_0_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="1" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0288_0/19 "/>
</bind>
</comp>

<comp id="223" class="1005" name="i2_0_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="1"/>
<pin id="225" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="i2_0_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="1" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/19 "/>
</bind>
</comp>

<comp id="234" class="1005" name="j3_0_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="1"/>
<pin id="236" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="j3_0_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="5" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/19 "/>
</bind>
</comp>

<comp id="246" class="1005" name="w_tmp_bits_0_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="3"/>
<pin id="248" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="w_tmp_bits_0 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="w_tmp_bits_0_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="3"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="2" slack="2"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_tmp_bits_0/24 "/>
</bind>
</comp>

<comp id="258" class="1005" name="p_0356_0_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="1"/>
<pin id="260" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0356_0 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_0356_0_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="1" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0356_0/25 "/>
</bind>
</comp>

<comp id="270" class="1005" name="i6_0_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="1"/>
<pin id="272" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i6_0 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="i6_0_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6_0/25 "/>
</bind>
</comp>

<comp id="281" class="1005" name="j7_0_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="1"/>
<pin id="283" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j7_0 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="j7_0_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="5" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j7_0/25 "/>
</bind>
</comp>

<comp id="293" class="1005" name="w_tmp_bits_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="295" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="w_tmp_bits_1 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="w_tmp_bits_1_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="3"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="3" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_tmp_bits_1/30 "/>
</bind>
</comp>

<comp id="302" class="1005" name="reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_digits_data_V_load u_digits_data_V_load_1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_digits_data_V_load v_digits_data_V_load_1 "/>
</bind>
</comp>

<comp id="310" class="1005" name="reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="w_digits_data_V_load_1 w_digits_data_V_load w_digits_data_V_load_2 w_digits_data_V_load_3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln105_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="5" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="j_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln105_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln108_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="j_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln116_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln129_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="2"/>
<pin id="350" dir="0" index="1" bw="2" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln111_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln111_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln114_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="4" slack="1"/>
<pin id="368" dir="1" index="2" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln116_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_1/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln700_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="1"/>
<pin id="378" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln700_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="1"/>
<pin id="382" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_1/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="0"/>
<pin id="387" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln116_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="7"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_2/11 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln111_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="8"/>
<pin id="396" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/12 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln700_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="0"/>
<pin id="400" dir="0" index="1" bw="128" slack="1"/>
<pin id="401" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/12 "/>
</bind>
</comp>

<comp id="403" class="1004" name="trunc_ln700_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="128" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700/12 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln209_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="1"/>
<pin id="409" dir="0" index="1" bw="64" slack="1"/>
<pin id="410" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/13 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln700_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="2"/>
<pin id="414" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_2/14 "/>
</bind>
</comp>

<comp id="416" class="1004" name="k_V_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="128" slack="2"/>
<pin id="419" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_V/14 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="0"/>
<pin id="423" dir="0" index="1" bw="128" slack="0"/>
<pin id="424" dir="0" index="2" bw="8" slack="0"/>
<pin id="425" dir="0" index="3" bw="8" slack="0"/>
<pin id="426" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/14 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln883_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="1"/>
<pin id="433" dir="0" index="1" bw="64" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883/15 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln123_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="2"/>
<pin id="439" dir="0" index="1" bw="4" slack="0"/>
<pin id="440" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln123/15 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln123_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/15 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln209_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="1"/>
<pin id="450" dir="0" index="1" bw="64" slack="3"/>
<pin id="451" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_2/17 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln133_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="4" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/19 "/>
</bind>
</comp>

<comp id="460" class="1004" name="i_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/19 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln136_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/19 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln137_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/19 "/>
</bind>
</comp>

<comp id="476" class="1004" name="j_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="1"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/20 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln133_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="2"/>
<pin id="484" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/21 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln700_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="1"/>
<pin id="488" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_3/21 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln700_5_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="2"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_5/21 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_V_4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="2" slack="0"/>
<pin id="497" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_4/21 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln209_4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="1"/>
<pin id="502" dir="0" index="1" bw="2" slack="0"/>
<pin id="503" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_4/21 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln209_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="1"/>
<pin id="509" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/21 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln700_4_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="2"/>
<pin id="514" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_4/22 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln700_6_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="65" slack="1"/>
<pin id="518" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_6/22 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_V_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="65" slack="0"/>
<pin id="521" dir="0" index="1" bw="64" slack="0"/>
<pin id="522" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V/22 "/>
</bind>
</comp>

<comp id="525" class="1004" name="trunc_ln858_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="2" slack="0"/>
<pin id="527" dir="0" index="1" bw="66" slack="0"/>
<pin id="528" dir="0" index="2" bw="8" slack="0"/>
<pin id="529" dir="0" index="3" bw="8" slack="0"/>
<pin id="530" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln858_1/22 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln143_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="2" slack="0"/>
<pin id="537" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143/24 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln143_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="2" slack="5"/>
<pin id="541" dir="0" index="1" bw="2" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/24 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln147_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="0" index="1" bw="4" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/25 "/>
</bind>
</comp>

<comp id="550" class="1004" name="i_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/25 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln150_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/25 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln151_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/25 "/>
</bind>
</comp>

<comp id="566" class="1004" name="j_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="1"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/26 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln147_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="2" slack="2"/>
<pin id="574" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/27 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln700_7_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="1"/>
<pin id="578" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_7/27 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln700_9_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="2"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_9/27 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_V_5_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="0"/>
<pin id="587" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_5/27 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln209_5_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="1"/>
<pin id="592" dir="0" index="1" bw="2" slack="0"/>
<pin id="593" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_5/27 "/>
</bind>
</comp>

<comp id="596" class="1004" name="add_ln209_3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="0" index="1" bw="64" slack="1"/>
<pin id="599" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_3/27 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln700_8_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="2"/>
<pin id="604" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_8/28 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln700_10_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="65" slack="1"/>
<pin id="608" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_10/28 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_V_3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="65" slack="0"/>
<pin id="611" dir="0" index="1" bw="64" slack="0"/>
<pin id="612" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_3/28 "/>
</bind>
</comp>

<comp id="615" class="1004" name="trunc_ln858_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="0"/>
<pin id="617" dir="0" index="1" bw="66" slack="0"/>
<pin id="618" dir="0" index="2" bw="8" slack="0"/>
<pin id="619" dir="0" index="3" bw="8" slack="0"/>
<pin id="620" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln858_2/28 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln155_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="1"/>
<pin id="627" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/29 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln155_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="2"/>
<pin id="631" dir="0" index="1" bw="2" slack="0"/>
<pin id="632" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/29 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln157_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="0"/>
<pin id="636" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/30 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln157_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="2" slack="8"/>
<pin id="640" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_1/30 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln157_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="2" slack="8"/>
<pin id="643" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_2/30 "/>
</bind>
</comp>

<comp id="644" class="1004" name="mul_ln157_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="2" slack="0"/>
<pin id="646" dir="0" index="1" bw="2" slack="0"/>
<pin id="647" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln157/30 "/>
</bind>
</comp>

<comp id="650" class="1004" name="add_ln157_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="0"/>
<pin id="652" dir="0" index="1" bw="3" slack="0"/>
<pin id="653" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/30 "/>
</bind>
</comp>

<comp id="656" class="1005" name="v_tmp_bits_read_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="2" slack="2"/>
<pin id="658" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="v_tmp_bits_read_1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="u_tmp_bits_read_1_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="2" slack="5"/>
<pin id="664" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="u_tmp_bits_read_1 "/>
</bind>
</comp>

<comp id="671" class="1005" name="j_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="0"/>
<pin id="673" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="676" class="1005" name="icmp_ln108_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln108 "/>
</bind>
</comp>

<comp id="680" class="1005" name="j_2_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="4" slack="0"/>
<pin id="682" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="685" class="1005" name="v_digits_data_V_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="3" slack="1"/>
<pin id="687" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v_digits_data_V_addr "/>
</bind>
</comp>

<comp id="690" class="1005" name="icmp_ln129_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln129 "/>
</bind>
</comp>

<comp id="694" class="1005" name="icmp_ln111_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln111 "/>
</bind>
</comp>

<comp id="698" class="1005" name="add_ln111_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="4" slack="0"/>
<pin id="700" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln111 "/>
</bind>
</comp>

<comp id="703" class="1005" name="add_ln114_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="4" slack="7"/>
<pin id="705" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="add_ln114 "/>
</bind>
</comp>

<comp id="708" class="1005" name="u_digits_data_V_addr_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="1"/>
<pin id="710" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_digits_data_V_addr "/>
</bind>
</comp>

<comp id="713" class="1005" name="zext_ln700_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="128" slack="1"/>
<pin id="715" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln700 "/>
</bind>
</comp>

<comp id="718" class="1005" name="zext_ln700_1_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="128" slack="1"/>
<pin id="720" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln700_1 "/>
</bind>
</comp>

<comp id="723" class="1005" name="mul_ln700_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="128" slack="1"/>
<pin id="725" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="728" class="1005" name="w_digits_data_V_addr_1_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="1"/>
<pin id="730" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_digits_data_V_addr_1 "/>
</bind>
</comp>

<comp id="733" class="1005" name="add_ln700_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="128" slack="2"/>
<pin id="735" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="738" class="1005" name="trunc_ln700_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="64" slack="1"/>
<pin id="740" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700 "/>
</bind>
</comp>

<comp id="743" class="1005" name="add_ln209_1_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="64" slack="1"/>
<pin id="745" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_1 "/>
</bind>
</comp>

<comp id="748" class="1005" name="trunc_ln1_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="64" slack="1"/>
<pin id="750" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="753" class="1005" name="icmp_ln883_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="3"/>
<pin id="755" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln883 "/>
</bind>
</comp>

<comp id="757" class="1005" name="w_digits_data_V_addr_3_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="4" slack="1"/>
<pin id="759" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_digits_data_V_addr_3 "/>
</bind>
</comp>

<comp id="762" class="1005" name="add_ln209_2_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="64" slack="1"/>
<pin id="764" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_2 "/>
</bind>
</comp>

<comp id="767" class="1005" name="icmp_ln133_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="1"/>
<pin id="769" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln133 "/>
</bind>
</comp>

<comp id="771" class="1005" name="i_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="4" slack="0"/>
<pin id="773" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="776" class="1005" name="u_digits_data_V_addr_1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="3" slack="1"/>
<pin id="778" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_digits_data_V_addr_1 "/>
</bind>
</comp>

<comp id="781" class="1005" name="w_digits_data_V_addr_2_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="4" slack="1"/>
<pin id="783" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_digits_data_V_addr_2 "/>
</bind>
</comp>

<comp id="786" class="1005" name="j_1_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="5" slack="1"/>
<pin id="788" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="791" class="1005" name="tmp_V_4_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="65" slack="1"/>
<pin id="793" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="796" class="1005" name="add_ln209_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="1"/>
<pin id="798" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="801" class="1005" name="trunc_ln858_1_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="2" slack="1"/>
<pin id="803" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln858_1 "/>
</bind>
</comp>

<comp id="806" class="1005" name="zext_ln143_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="3" slack="2"/>
<pin id="808" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln143 "/>
</bind>
</comp>

<comp id="812" class="1005" name="icmp_ln143_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="1"/>
<pin id="814" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln143 "/>
</bind>
</comp>

<comp id="816" class="1005" name="icmp_ln147_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln147 "/>
</bind>
</comp>

<comp id="820" class="1005" name="i_1_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="4" slack="0"/>
<pin id="822" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="825" class="1005" name="v_digits_data_V_addr_1_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="3" slack="1"/>
<pin id="827" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v_digits_data_V_addr_1 "/>
</bind>
</comp>

<comp id="830" class="1005" name="w_digits_data_V_addr_4_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="4" slack="1"/>
<pin id="832" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_digits_data_V_addr_4 "/>
</bind>
</comp>

<comp id="835" class="1005" name="j_3_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="5" slack="1"/>
<pin id="837" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="840" class="1005" name="tmp_V_5_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="65" slack="1"/>
<pin id="842" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="845" class="1005" name="add_ln209_3_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="64" slack="1"/>
<pin id="847" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_3 "/>
</bind>
</comp>

<comp id="850" class="1005" name="trunc_ln858_2_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="2" slack="1"/>
<pin id="852" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln858_2 "/>
</bind>
</comp>

<comp id="855" class="1005" name="add_ln155_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="3" slack="1"/>
<pin id="857" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln155 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="125" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="133" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="141" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="187"><net_src comp="180" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="245"><net_src comp="238" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="211" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="32" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="269"><net_src comp="262" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="56" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="292"><net_src comp="285" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="305"><net_src comp="106" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="112" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="85" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="169" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="14" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="169" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="20" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="169" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="335"><net_src comp="180" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="26" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="180" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="30" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="180" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="352"><net_src comp="32" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="204" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="26" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="204" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="30" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="204" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="176" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="204" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="379"><net_src comp="302" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="306" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="376" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="380" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="397"><net_src comp="188" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="310" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="310" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="427"><net_src comp="48" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="416" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="50" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="52" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="435"><net_src comp="188" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="22" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="176" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="26" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="452"><net_src comp="310" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="188" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="227" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="26" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="227" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="30" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="227" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="474"><net_src comp="238" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="480"><net_src comp="234" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="20" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="211" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="302" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="211" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="486" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="482" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="310" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="490" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="302" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="310" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="523"><net_src comp="516" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="512" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="531"><net_src comp="60" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="519" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="50" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="534"><net_src comp="62" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="538"><net_src comp="250" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="32" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="274" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="26" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="274" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="30" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="274" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="564"><net_src comp="285" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="570"><net_src comp="281" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="20" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="258" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="306" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="258" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="576" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="572" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="310" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="580" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="306" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="310" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="613"><net_src comp="606" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="602" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="621"><net_src comp="60" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="609" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="50" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="62" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="628"><net_src comp="258" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="637"><net_src comp="296" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="648"><net_src comp="638" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="634" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="66" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="665"><net_src comp="72" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="674"><net_src comp="320" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="679"><net_src comp="331" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="337" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="688"><net_src comp="92" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="693"><net_src comp="348" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="353" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="359" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="706"><net_src comp="365" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="711"><net_src comp="99" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="716"><net_src comp="376" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="721"><net_src comp="380" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="726"><net_src comp="384" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="731"><net_src comp="117" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="736"><net_src comp="398" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="741"><net_src comp="403" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="746"><net_src comp="407" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="751"><net_src comp="421" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="756"><net_src comp="431" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="125" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="765"><net_src comp="448" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="770"><net_src comp="454" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="460" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="779"><net_src comp="133" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="784"><net_src comp="141" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="789"><net_src comp="476" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="794"><net_src comp="494" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="799"><net_src comp="506" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="804"><net_src comp="525" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="809"><net_src comp="535" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="815"><net_src comp="539" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="544" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="550" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="828"><net_src comp="149" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="833"><net_src comp="157" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="838"><net_src comp="566" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="843"><net_src comp="584" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="848"><net_src comp="596" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="853"><net_src comp="615" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="858"><net_src comp="629" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="296" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w_digits_data_V | {2 14 18 22 28 }
 - Input state : 
	Port: mul_I_O : u_tmp_bits_read | {1 }
	Port: mul_I_O : u_digits_data_V | {4 5 19 20 }
	Port: mul_I_O : v_tmp_bits_read | {1 }
	Port: mul_I_O : v_digits_data_V | {4 5 25 26 }
	Port: mul_I_O : w_digits_data_V | {11 12 15 16 19 20 25 26 }
  - Chain level:
	State 1
	State 2
		icmp_ln105 : 1
		j : 1
		br_ln105 : 2
		zext_ln105 : 1
		w_digits_data_V_addr : 2
		store_ln105 : 3
	State 3
		icmp_ln108 : 1
		j_2 : 1
		br_ln108 : 2
		zext_ln116 : 1
		v_digits_data_V_addr : 2
		br_ln129 : 1
	State 4
		icmp_ln111 : 1
		add_ln111 : 1
		br_ln111 : 2
		add_ln114 : 1
		zext_ln116_1 : 1
		u_digits_data_V_addr : 2
		u_digits_data_V_load : 3
	State 5
	State 6
		mul_ln700 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
		w_digits_data_V_addr_1 : 1
		w_digits_data_V_load_1 : 2
	State 12
		add_ln700 : 1
		trunc_ln700 : 2
	State 13
	State 14
		k_V : 1
		trunc_ln1 : 2
		empty_11 : 1
	State 15
		br_ln121 : 1
		w_digits_data_V_addr_3 : 1
		w_digits_data_V_load : 2
	State 16
	State 17
	State 18
	State 19
		icmp_ln133 : 1
		i : 1
		br_ln133 : 2
		zext_ln136 : 1
		u_digits_data_V_addr_1 : 2
		u_digits_data_V_load_1 : 3
		zext_ln137 : 1
		w_digits_data_V_addr_2 : 2
		w_digits_data_V_load_2 : 3
	State 20
	State 21
		tmp_V_4 : 1
		add_ln209_4 : 1
		add_ln209 : 2
	State 22
		tmp_V : 1
		trunc_ln858_1 : 2
		empty_13 : 1
	State 23
	State 24
		zext_ln143 : 1
		br_ln143 : 1
	State 25
		icmp_ln147 : 1
		i_1 : 1
		br_ln147 : 2
		zext_ln150 : 1
		v_digits_data_V_addr_1 : 2
		v_digits_data_V_load_1 : 3
		zext_ln151 : 1
		w_digits_data_V_addr_4 : 2
		w_digits_data_V_load_3 : 3
	State 26
	State 27
		tmp_V_5 : 1
		add_ln209_5 : 1
		add_ln209_3 : 2
	State 28
		tmp_V_3 : 1
		trunc_ln858_2 : 2
		empty_15 : 1
	State 29
		add_ln155 : 1
	State 30
		zext_ln157 : 1
		mul_ln157 : 1
		add_ln157 : 2
		ret_ln158 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |           j_fu_320           |    0    |    0    |    15   |
|          |          j_2_fu_337          |    0    |    0    |    12   |
|          |       add_ln111_fu_359       |    0    |    0    |    12   |
|          |       add_ln114_fu_365       |    0    |    0    |    12   |
|          |       add_ln700_fu_398       |    0    |    0    |   135   |
|          |      add_ln209_1_fu_407      |    0    |    0    |    71   |
|          |          k_V_fu_416          |    0    |    0    |   135   |
|          |      add_ln209_2_fu_448      |    0    |    0    |    71   |
|          |           i_fu_460           |    0    |    0    |    12   |
|          |          j_1_fu_476          |    0    |    0    |    15   |
|    add   |        tmp_V_4_fu_494        |    0    |    0    |    71   |
|          |      add_ln209_4_fu_500      |    0    |    0    |    32   |
|          |       add_ln209_fu_506       |    0    |    0    |    32   |
|          |         tmp_V_fu_519         |    0    |    0    |    72   |
|          |          i_1_fu_550          |    0    |    0    |    12   |
|          |          j_3_fu_566          |    0    |    0    |    15   |
|          |        tmp_V_5_fu_584        |    0    |    0    |    71   |
|          |      add_ln209_5_fu_590      |    0    |    0    |    32   |
|          |      add_ln209_3_fu_596      |    0    |    0    |    32   |
|          |        tmp_V_3_fu_609        |    0    |    0    |    72   |
|          |       add_ln155_fu_629       |    0    |    0    |    9    |
|          |       add_ln157_fu_650       |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_384          |    3    |   527   |   179   |
|          |       mul_ln157_fu_644       |    0    |    0    |    7    |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln105_fu_314      |    0    |    0    |    11   |
|          |       icmp_ln108_fu_331      |    0    |    0    |    9    |
|          |       icmp_ln129_fu_348      |    0    |    0    |    8    |
|   icmp   |       icmp_ln111_fu_353      |    0    |    0    |    9    |
|          |       icmp_ln883_fu_431      |    0    |    0    |    29   |
|          |       icmp_ln133_fu_454      |    0    |    0    |    9    |
|          |       icmp_ln143_fu_539      |    0    |    0    |    8    |
|          |       icmp_ln147_fu_544      |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|    xor   |       xor_ln123_fu_437       |    0    |    0    |    4    |
|----------|------------------------------|---------|---------|---------|
|   read   | v_tmp_bits_read_1_read_fu_66 |    0    |    0    |    0    |
|          | u_tmp_bits_read_1_read_fu_72 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln105_fu_326      |    0    |    0    |    0    |
|          |       zext_ln116_fu_343      |    0    |    0    |    0    |
|          |      zext_ln116_1_fu_371     |    0    |    0    |    0    |
|          |       zext_ln700_fu_376      |    0    |    0    |    0    |
|          |      zext_ln700_1_fu_380     |    0    |    0    |    0    |
|          |      zext_ln116_2_fu_390     |    0    |    0    |    0    |
|          |       zext_ln111_fu_394      |    0    |    0    |    0    |
|          |      zext_ln700_2_fu_412     |    0    |    0    |    0    |
|          |       zext_ln123_fu_443      |    0    |    0    |    0    |
|          |       zext_ln136_fu_466      |    0    |    0    |    0    |
|          |       zext_ln137_fu_471      |    0    |    0    |    0    |
|          |       zext_ln133_fu_482      |    0    |    0    |    0    |
|          |      zext_ln700_3_fu_486     |    0    |    0    |    0    |
|   zext   |      zext_ln700_5_fu_490     |    0    |    0    |    0    |
|          |      zext_ln700_4_fu_512     |    0    |    0    |    0    |
|          |      zext_ln700_6_fu_516     |    0    |    0    |    0    |
|          |       zext_ln143_fu_535      |    0    |    0    |    0    |
|          |       zext_ln150_fu_556      |    0    |    0    |    0    |
|          |       zext_ln151_fu_561      |    0    |    0    |    0    |
|          |       zext_ln147_fu_572      |    0    |    0    |    0    |
|          |      zext_ln700_7_fu_576     |    0    |    0    |    0    |
|          |      zext_ln700_9_fu_580     |    0    |    0    |    0    |
|          |      zext_ln700_8_fu_602     |    0    |    0    |    0    |
|          |     zext_ln700_10_fu_606     |    0    |    0    |    0    |
|          |       zext_ln155_fu_625      |    0    |    0    |    0    |
|          |       zext_ln157_fu_634      |    0    |    0    |    0    |
|          |      zext_ln157_1_fu_638     |    0    |    0    |    0    |
|          |      zext_ln157_2_fu_641     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln700_fu_403      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln1_fu_421       |    0    |    0    |    0    |
|partselect|     trunc_ln858_1_fu_525     |    0    |    0    |    0    |
|          |     trunc_ln858_2_fu_615     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   527   |   1234  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln111_reg_698      |    4   |
|       add_ln114_reg_703      |    4   |
|       add_ln155_reg_855      |    3   |
|      add_ln209_1_reg_743     |   64   |
|      add_ln209_2_reg_762     |   64   |
|      add_ln209_3_reg_845     |   64   |
|       add_ln209_reg_796      |   64   |
|       add_ln700_reg_733      |   128  |
|         i2_0_reg_223         |    4   |
|         i6_0_reg_270         |    4   |
|          i_0_reg_200         |    4   |
|          i_1_reg_820         |    4   |
|           i_reg_771          |    4   |
|      icmp_ln108_reg_676      |    1   |
|      icmp_ln111_reg_694      |    1   |
|      icmp_ln129_reg_690      |    1   |
|      icmp_ln133_reg_767      |    1   |
|      icmp_ln143_reg_812      |    1   |
|      icmp_ln147_reg_816      |    1   |
|      icmp_ln883_reg_753      |    1   |
|         j1_0_reg_176         |    4   |
|         j3_0_reg_234         |    5   |
|         j7_0_reg_281         |    5   |
|          j_0_reg_165         |    5   |
|          j_1_reg_786         |    5   |
|          j_2_reg_680         |    4   |
|          j_3_reg_835         |    5   |
|           j_reg_671          |    5   |
|       mul_ln700_reg_723      |   128  |
|       p_0176_1_reg_188       |   64   |
|       p_0288_0_reg_211       |    2   |
|       p_0356_0_reg_258       |    2   |
|            reg_302           |   64   |
|            reg_306           |   64   |
|            reg_310           |   64   |
|        tmp_V_4_reg_791       |   65   |
|        tmp_V_5_reg_840       |   65   |
|       trunc_ln1_reg_748      |   64   |
|      trunc_ln700_reg_738     |   64   |
|     trunc_ln858_1_reg_801    |    2   |
|     trunc_ln858_2_reg_850    |    2   |
|u_digits_data_V_addr_1_reg_776|    3   |
| u_digits_data_V_addr_reg_708 |    3   |
|   u_tmp_bits_read_1_reg_662  |    2   |
|v_digits_data_V_addr_1_reg_825|    3   |
| v_digits_data_V_addr_reg_685 |    3   |
|   v_tmp_bits_read_1_reg_656  |    2   |
|w_digits_data_V_addr_1_reg_728|    4   |
|w_digits_data_V_addr_2_reg_781|    4   |
|w_digits_data_V_addr_3_reg_757|    4   |
|w_digits_data_V_addr_4_reg_830|    4   |
|     w_tmp_bits_0_reg_246     |    2   |
|     w_tmp_bits_1_reg_293     |    3   |
|      zext_ln143_reg_806      |    3   |
|     zext_ln700_1_reg_718     |   128  |
|      zext_ln700_reg_713      |   128  |
+------------------------------+--------+
|             Total            |  1406  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_85 |  p0  |   9  |   4  |   36   ||    44   |
|  grp_access_fu_85 |  p1  |   5  |  64  |   320  ||    27   |
| grp_access_fu_106 |  p0  |   4  |   3  |   12   ||    21   |
| grp_access_fu_112 |  p0  |   3  |   3  |    9   ||    15   |
|    j1_0_reg_176   |  p0  |   2  |   4  |    8   ||    9    |
|  p_0176_1_reg_188 |  p0  |   2  |  64  |   128  ||    9    |
|  p_0288_0_reg_211 |  p0  |   2  |   2  |    4   ||    9    |
|    j3_0_reg_234   |  p0  |   2  |   5  |   10   ||    9    |
|  p_0356_0_reg_258 |  p0  |   2  |   2  |    4   ||    9    |
|    j7_0_reg_281   |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_384    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_384    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   797  || 11.9206 ||   179   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   527  |  1234  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   179  |
|  Register |    -   |    -   |  1406  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   11   |  1933  |  1413  |
+-----------+--------+--------+--------+--------+
