#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jun 19 18:47:05 2025
# Process ID: 3020
# Current directory: C:/Users/elias/dev/ba/firmware/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12492 C:\Users\elias\dev\ba\firmware\project\redpitaya.xpr
# Log file: C:/Users/elias/dev/ba/firmware/project/vivado.log
# Journal file: C:/Users/elias/dev/ba/firmware/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/elias/dev/ba/firmware/project/redpitaya.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/elias/dev/ba/firmware/RedPitaya-FPGA/prj/v0.94/project' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/elias/dev/brd'; using path 'C:/Users/elias/dev/ba/firmware/RedPitaya-FPGA/brd' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/elias/dev/ba/firmware/project/redpitaya.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_register_slice_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant
Successfully read diagram <system> from BD file <C:/Users/elias/dev/ba/firmware/project/redpitaya.srcs/sources_1/bd/system/system.bd>
set_property top red_pitaya_top_4ADC [current_fileset]
update_compile_order -fileset sources_1
set_property top red_pitaya_top [current_fileset]
update_compile_order -fileset sources_1
