# ==== This file is used for checking your design spec ==== #
# ==== Values are measured with packet1 pattern ==== #
# ==== Please fill up this form ==== #

Maximum operating frequency: 200(MHz)

Performance Gain:
POST-SIM cycle:  5.0(ns)
POST-SIM latency:  121517(ns)
Post layout area:  646060.99(um^2)
Post layout total power: 35.4(mW)

# of DRC violations: 
Status of LVS check: pass(pass/fail)