<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Nov 24 21:25:43 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc_clk]
            1516 items scored, 1507 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.601ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_tx1/r_Clock_Count_182__i5  (from osc_clk +)
   Destination:    FD1P3AX    D              \uart_tx1/r_Bit_Index_i2  (to osc_clk +)

   Delay:                  12.441ns  (31.3% logic, 68.7% route), 8 logic levels.

 Constraint Details:

     12.441ns data_path \uart_tx1/r_Clock_Count_182__i5 to \uart_tx1/r_Bit_Index_i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 7.601ns

 Path Details: \uart_tx1/r_Clock_Count_182__i5 to \uart_tx1/r_Bit_Index_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_tx1/r_Clock_Count_182__i5 (from osc_clk)
Route         2   e 1.198                                  \uart_tx1/r_Clock_Count[5]
LUT4        ---     0.493              D to Z              \uart_tx1/i4_4_lut_adj_8
Route         1   e 0.941                                  \uart_tx1/n10
LUT4        ---     0.493              C to Z              \uart_tx1/i1_4_lut
Route         1   e 0.941                                  \uart_tx1/n43
LUT4        ---     0.493              C to Z              \uart_tx1/i960_4_lut
Route         1   e 0.941                                  \uart_tx1/n1198
LUT4        ---     0.493              A to Z              \uart_tx1/i4_4_lut
Route         1   e 0.941                                  \uart_tx1/n10_adj_690
LUT4        ---     0.493              B to Z              \uart_tx1/i5_3_lut
Route         7   e 1.502                                  \uart_tx1/r_SM_Main_2__N_646[1]
LUT4        ---     0.493              B to Z              \uart_tx1/i2_3_lut
Route         2   e 1.141                                  \uart_tx1/n1400
LUT4        ---     0.493              C to Z              \uart_tx1/i1_4_lut_3_lut_4_lut
Route         1   e 0.941                                  \uart_tx1/n1417
                  --------
                   12.441  (31.3% logic, 68.7% route), 8 logic levels.


Error:  The following path violates requirements by 7.601ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_tx1/r_Clock_Count_182__i5  (from osc_clk +)
   Destination:    FD1P3AX    D              \uart_tx1/r_Bit_Index_i1  (to osc_clk +)

   Delay:                  12.441ns  (31.3% logic, 68.7% route), 8 logic levels.

 Constraint Details:

     12.441ns data_path \uart_tx1/r_Clock_Count_182__i5 to \uart_tx1/r_Bit_Index_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 7.601ns

 Path Details: \uart_tx1/r_Clock_Count_182__i5 to \uart_tx1/r_Bit_Index_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_tx1/r_Clock_Count_182__i5 (from osc_clk)
Route         2   e 1.198                                  \uart_tx1/r_Clock_Count[5]
LUT4        ---     0.493              D to Z              \uart_tx1/i4_4_lut_adj_8
Route         1   e 0.941                                  \uart_tx1/n10
LUT4        ---     0.493              C to Z              \uart_tx1/i1_4_lut
Route         1   e 0.941                                  \uart_tx1/n43
LUT4        ---     0.493              C to Z              \uart_tx1/i960_4_lut
Route         1   e 0.941                                  \uart_tx1/n1198
LUT4        ---     0.493              A to Z              \uart_tx1/i4_4_lut
Route         1   e 0.941                                  \uart_tx1/n10_adj_690
LUT4        ---     0.493              B to Z              \uart_tx1/i5_3_lut
Route         7   e 1.502                                  \uart_tx1/r_SM_Main_2__N_646[1]
LUT4        ---     0.493              B to Z              \uart_tx1/i2_3_lut
Route         2   e 1.141                                  \uart_tx1/n1400
LUT4        ---     0.493              A to Z              \uart_tx1/i1_3_lut
Route         1   e 0.941                                  \uart_tx1/n1402
                  --------
                   12.441  (31.3% logic, 68.7% route), 8 logic levels.


Error:  The following path violates requirements by 7.601ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_tx1/r_Clock_Count_182__i6  (from osc_clk +)
   Destination:    FD1P3AX    D              \uart_tx1/r_Bit_Index_i2  (to osc_clk +)

   Delay:                  12.441ns  (31.3% logic, 68.7% route), 8 logic levels.

 Constraint Details:

     12.441ns data_path \uart_tx1/r_Clock_Count_182__i6 to \uart_tx1/r_Bit_Index_i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 7.601ns

 Path Details: \uart_tx1/r_Clock_Count_182__i6 to \uart_tx1/r_Bit_Index_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_tx1/r_Clock_Count_182__i6 (from osc_clk)
Route         2   e 1.198                                  \uart_tx1/r_Clock_Count[6]
LUT4        ---     0.493              C to Z              \uart_tx1/i4_4_lut_adj_8
Route         1   e 0.941                                  \uart_tx1/n10
LUT4        ---     0.493              C to Z              \uart_tx1/i1_4_lut
Route         1   e 0.941                                  \uart_tx1/n43
LUT4        ---     0.493              C to Z              \uart_tx1/i960_4_lut
Route         1   e 0.941                                  \uart_tx1/n1198
LUT4        ---     0.493              A to Z              \uart_tx1/i4_4_lut
Route         1   e 0.941                                  \uart_tx1/n10_adj_690
LUT4        ---     0.493              B to Z              \uart_tx1/i5_3_lut
Route         7   e 1.502                                  \uart_tx1/r_SM_Main_2__N_646[1]
LUT4        ---     0.493              B to Z              \uart_tx1/i2_3_lut
Route         2   e 1.141                                  \uart_tx1/n1400
LUT4        ---     0.493              C to Z              \uart_tx1/i1_4_lut_3_lut_4_lut
Route         1   e 0.941                                  \uart_tx1/n1417
                  --------
                   12.441  (31.3% logic, 68.7% route), 8 logic levels.

Warning: 12.601 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |     5.000 ns|    12.601 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\uart_rx1/r_SM_Main_2__N_558[0]         |       4|     544|     36.10%
                                        |        |        |
\uart_rx1/n928                          |      16|     528|     35.04%
                                        |        |        |
\uart_rx1/r_SM_Main_2__N_552[2]         |       8|     478|     31.72%
                                        |        |        |
\uart_tx1/r_SM_Main_2__N_646[1]         |       7|     373|     24.75%
                                        |        |        |
\uart_rx1/n1394                         |       2|     330|     21.90%
                                        |        |        |
\uart_rx1/n1425                         |       2|     330|     21.90%
                                        |        |        |
\uart_tx1/n10_adj_690                   |       1|     325|     21.57%
                                        |        |        |
\uart_rx1/n1444                         |       1|     288|     19.11%
                                        |        |        |
\uart_rx1/n6                            |       1|     272|     18.05%
                                        |        |        |
\uart_rx1/osc_clk_enable_50             |      16|     272|     18.05%
                                        |        |        |
\uart_rx1/n4                            |       1|     256|     16.99%
                                        |        |        |
\uart_tx1/n1198                         |       1|     250|     16.59%
                                        |        |        |
\uart_tx1/n916                          |      16|     240|     15.93%
                                        |        |        |
\uart_rx1/n8                            |       1|     238|     15.79%
                                        |        |        |
\uart_tx1/n43                           |       1|     175|     11.61%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1507  Score: 5903881

Constraints cover  2066 paths, 176 nets, and 480 connections (96.2% coverage)


Peak memory: 63074304 bytes, TRCE: 2715648 bytes, DLYMAN: 167936 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
