verilog work "pipline_reg.v"
verilog work "DM.v"
verilog work "Control.v"
verilog work "Memory.v"
