--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml LC3.twx LC3.ncd -o LC3.twr LC3.pcf -ucf Nexys3_Master.ucf

Design file:              LC3.ncd
Physical constraint file: LC3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1138616 paths analyzed, 2417 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.948ns.
--------------------------------------------------------------------------------

Paths for end point cpu/regfile/Mram_REGFILE34/SP (SLICE_X26Y35.CX), 18571 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/regfile/Mram_REGFILE34/SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.892ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.441 - 0.462)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/regfile/Mram_REGFILE34/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y31.CQ      Tcko                  0.391   cpu/IR<9>
                                                       cpu/IR_10
    SLICE_X25Y31.A3      net (fanout=4)        0.713   cpu/IR<10>
    SLICE_X25Y31.A       Tilo                  0.259   cpu/IR<9>
                                                       cpu/SR1<10>1
    SLICE_X22Y29.C2      net (fanout=8)        0.929   cpu/SR1<1>
    SLICE_X22Y29.C       Tilo                  0.204   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMC_D1
    SLICE_X21Y30.C5      net (fanout=8)        1.220   cpu/SR1OUT<5>
    SLICE_X21Y30.C       Tilo                  0.259   cpu/ADDR1MUX_OUT<2>
                                                       cpu/Mmux_ADDR1MUX_OUT121
    SLICE_X20Y31.BX      net (fanout=1)        0.379   cpu/ADDR1MUX_OUT<5>
    SLICE_X20Y31.COUT    Tbxcy                 0.157   cpu/Madd_ADDER_cy<7>
                                                       cpu/Madd_ADDER_cy<7>
    SLICE_X20Y32.CIN     net (fanout=1)        0.108   cpu/Madd_ADDER_cy<7>
    SLICE_X20Y32.COUT    Tbyp                  0.076   cpu/Madd_ADDER_cy<11>
                                                       cpu/Madd_ADDER_cy<11>
    SLICE_X20Y33.CIN     net (fanout=1)        0.003   cpu/Madd_ADDER_cy<11>
    SLICE_X20Y33.CMUX    Tcinc                 0.272   cpu/ADDER<15>
                                                       cpu/Madd_ADDER_xor<15>
    SLICE_X29Y31.C3      net (fanout=2)        0.830   cpu/ADDER<14>
    SLICE_X29Y31.C       Tilo                  0.259   g_memory/MAR<0>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A121
    SLICE_X29Y31.A6      net (fanout=2)        0.288   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A12
    SLICE_X29Y31.A       Tilo                  0.259   g_memory/MAR<0>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A127
    SLICE_X18Y33.CX      net (fanout=1)        0.909   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<14>
    SLICE_X18Y33.DMUX    Tcxd                  0.288   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<15>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_xor<15>
    SLICE_X23Y34.D5      net (fanout=5)        0.922   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<15>
    SLICE_X23Y34.D       Tilo                  0.259   cpu/PSR<1>
                                                       BUS<15>LogicTrst1
    SLICE_X26Y35.CX      net (fanout=8)        0.974   BUS<15>
    SLICE_X26Y35.CLK     Tds                  -0.066   cpu/SR1OUT<12>
                                                       cpu/regfile/Mram_REGFILE34/SP
    -------------------------------------------------  ---------------------------
    Total                                      9.892ns (2.617ns logic, 7.275ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/regfile/Mram_REGFILE34/SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.794ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.441 - 0.462)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/regfile/Mram_REGFILE34/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y31.CQ      Tcko                  0.391   cpu/IR<9>
                                                       cpu/IR_10
    SLICE_X25Y31.A3      net (fanout=4)        0.713   cpu/IR<10>
    SLICE_X25Y31.A       Tilo                  0.259   cpu/IR<9>
                                                       cpu/SR1<10>1
    SLICE_X22Y29.C2      net (fanout=8)        0.929   cpu/SR1<1>
    SLICE_X22Y29.C       Tilo                  0.204   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMC_D1
    SLICE_X21Y30.C5      net (fanout=8)        1.220   cpu/SR1OUT<5>
    SLICE_X21Y30.C       Tilo                  0.259   cpu/ADDR1MUX_OUT<2>
                                                       cpu/Mmux_ADDR1MUX_OUT121
    SLICE_X20Y31.BX      net (fanout=1)        0.379   cpu/ADDR1MUX_OUT<5>
    SLICE_X20Y31.COUT    Tbxcy                 0.157   cpu/Madd_ADDER_cy<7>
                                                       cpu/Madd_ADDER_cy<7>
    SLICE_X20Y32.CIN     net (fanout=1)        0.108   cpu/Madd_ADDER_cy<7>
    SLICE_X20Y32.CMUX    Tcinc                 0.272   cpu/Madd_ADDER_cy<11>
                                                       cpu/Madd_ADDER_cy<11>
    SLICE_X16Y33.A2      net (fanout=4)        1.276   cpu/ADDER<10>
    SLICE_X16Y33.A       Tilo                  0.205   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A4
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A41
    SLICE_X18Y32.C3      net (fanout=1)        0.751   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A4
    SLICE_X18Y32.COUT    Topcyc                0.277   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_lut<10>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X18Y33.DMUX    Tcind                 0.302   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<15>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_xor<15>
    SLICE_X23Y34.D5      net (fanout=5)        0.922   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<15>
    SLICE_X23Y34.D       Tilo                  0.259   cpu/PSR<1>
                                                       BUS<15>LogicTrst1
    SLICE_X26Y35.CX      net (fanout=8)        0.974   BUS<15>
    SLICE_X26Y35.CLK     Tds                  -0.066   cpu/SR1OUT<12>
                                                       cpu/regfile/Mram_REGFILE34/SP
    -------------------------------------------------  ---------------------------
    Total                                      9.794ns (2.519ns logic, 7.275ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/regfile/Mram_REGFILE34/SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.729ns (Levels of Logic = 10)
  Clock Path Skew:      -0.021ns (0.441 - 0.462)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/regfile/Mram_REGFILE34/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y31.CQ      Tcko                  0.391   cpu/IR<9>
                                                       cpu/IR_10
    SLICE_X25Y31.A3      net (fanout=4)        0.713   cpu/IR<10>
    SLICE_X25Y31.A       Tilo                  0.259   cpu/IR<9>
                                                       cpu/SR1<10>1
    SLICE_X22Y29.C2      net (fanout=8)        0.929   cpu/SR1<1>
    SLICE_X22Y29.C       Tilo                  0.204   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMC_D1
    SLICE_X21Y30.C5      net (fanout=8)        1.220   cpu/SR1OUT<5>
    SLICE_X21Y30.C       Tilo                  0.259   cpu/ADDR1MUX_OUT<2>
                                                       cpu/Mmux_ADDR1MUX_OUT121
    SLICE_X20Y31.BX      net (fanout=1)        0.379   cpu/ADDR1MUX_OUT<5>
    SLICE_X20Y31.DMUX    Tbxd                  0.310   cpu/Madd_ADDER_cy<7>
                                                       cpu/Madd_ADDER_cy<7>
    SLICE_X27Y31.C6      net (fanout=2)        0.599   cpu/ADDER<7>
    SLICE_X27Y31.C       Tilo                  0.259   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A28
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A281
    SLICE_X28Y31.A6      net (fanout=2)        0.314   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A28
    SLICE_X28Y31.A       Tilo                  0.205   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A285
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A287
    SLICE_X18Y31.DX      net (fanout=1)        1.023   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<7>
    SLICE_X18Y31.COUT    Tdxcy                 0.087   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X18Y32.COUT    Tbyp                  0.076   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X18Y33.DMUX    Tcind                 0.302   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<15>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_xor<15>
    SLICE_X23Y34.D5      net (fanout=5)        0.922   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<15>
    SLICE_X23Y34.D       Tilo                  0.259   cpu/PSR<1>
                                                       BUS<15>LogicTrst1
    SLICE_X26Y35.CX      net (fanout=8)        0.974   BUS<15>
    SLICE_X26Y35.CLK     Tds                  -0.066   cpu/SR1OUT<12>
                                                       cpu/regfile/Mram_REGFILE34/SP
    -------------------------------------------------  ---------------------------
    Total                                      9.729ns (2.545ns logic, 7.184ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point cpu/PSR_0 (SLICE_X23Y34.A5), 50582 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/PSR_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.878ns (Levels of Logic = 11)
  Clock Path Skew:      -0.030ns (0.432 - 0.462)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/PSR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y31.CQ      Tcko                  0.391   cpu/IR<9>
                                                       cpu/IR_10
    SLICE_X25Y31.A3      net (fanout=4)        0.713   cpu/IR<10>
    SLICE_X25Y31.A       Tilo                  0.259   cpu/IR<9>
                                                       cpu/SR1<10>1
    SLICE_X22Y29.C2      net (fanout=8)        0.929   cpu/SR1<1>
    SLICE_X22Y29.C       Tilo                  0.204   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMC_D1
    SLICE_X21Y30.C5      net (fanout=8)        1.220   cpu/SR1OUT<5>
    SLICE_X21Y30.C       Tilo                  0.259   cpu/ADDR1MUX_OUT<2>
                                                       cpu/Mmux_ADDR1MUX_OUT121
    SLICE_X20Y31.BX      net (fanout=1)        0.379   cpu/ADDR1MUX_OUT<5>
    SLICE_X20Y31.COUT    Tbxcy                 0.157   cpu/Madd_ADDER_cy<7>
                                                       cpu/Madd_ADDER_cy<7>
    SLICE_X20Y32.CIN     net (fanout=1)        0.108   cpu/Madd_ADDER_cy<7>
    SLICE_X20Y32.CMUX    Tcinc                 0.272   cpu/Madd_ADDER_cy<11>
                                                       cpu/Madd_ADDER_cy<11>
    SLICE_X16Y33.A2      net (fanout=4)        1.276   cpu/ADDER<10>
    SLICE_X16Y33.A       Tilo                  0.205   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A4
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A41
    SLICE_X18Y32.C3      net (fanout=1)        0.751   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A4
    SLICE_X18Y32.COUT    Topcyc                0.277   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_lut<10>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X18Y33.AMUX    Tcina                 0.202   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<15>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_xor<15>
    SLICE_X18Y34.C5      net (fanout=2)        0.379   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<12>
    SLICE_X18Y34.C       Tilo                  0.204   cpu/PC<12>
                                                       BUS<12>LogicTrst1
    SLICE_X23Y34.B3      net (fanout=9)        0.922   BUS<12>
    SLICE_X23Y34.B       Tilo                  0.259   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<0>11
    SLICE_X23Y34.A5      net (fanout=1)        0.187   cpu/Mmux_PSRMUX_OUT<0>1
    SLICE_X23Y34.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<0>14
                                                       cpu/PSR_0
    -------------------------------------------------  ---------------------------
    Total                                      9.878ns (3.011ns logic, 6.867ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/PSR_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.813ns (Levels of Logic = 12)
  Clock Path Skew:      -0.030ns (0.432 - 0.462)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/PSR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y31.CQ      Tcko                  0.391   cpu/IR<9>
                                                       cpu/IR_10
    SLICE_X25Y31.A3      net (fanout=4)        0.713   cpu/IR<10>
    SLICE_X25Y31.A       Tilo                  0.259   cpu/IR<9>
                                                       cpu/SR1<10>1
    SLICE_X22Y29.C2      net (fanout=8)        0.929   cpu/SR1<1>
    SLICE_X22Y29.C       Tilo                  0.204   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMC_D1
    SLICE_X21Y30.C5      net (fanout=8)        1.220   cpu/SR1OUT<5>
    SLICE_X21Y30.C       Tilo                  0.259   cpu/ADDR1MUX_OUT<2>
                                                       cpu/Mmux_ADDR1MUX_OUT121
    SLICE_X20Y31.BX      net (fanout=1)        0.379   cpu/ADDR1MUX_OUT<5>
    SLICE_X20Y31.DMUX    Tbxd                  0.310   cpu/Madd_ADDER_cy<7>
                                                       cpu/Madd_ADDER_cy<7>
    SLICE_X27Y31.C6      net (fanout=2)        0.599   cpu/ADDER<7>
    SLICE_X27Y31.C       Tilo                  0.259   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A28
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A281
    SLICE_X28Y31.A6      net (fanout=2)        0.314   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A28
    SLICE_X28Y31.A       Tilo                  0.205   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A285
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A287
    SLICE_X18Y31.DX      net (fanout=1)        1.023   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<7>
    SLICE_X18Y31.COUT    Tdxcy                 0.087   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X18Y32.COUT    Tbyp                  0.076   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X18Y33.AMUX    Tcina                 0.202   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<15>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_xor<15>
    SLICE_X18Y34.C5      net (fanout=2)        0.379   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<12>
    SLICE_X18Y34.C       Tilo                  0.204   cpu/PC<12>
                                                       BUS<12>LogicTrst1
    SLICE_X23Y34.B3      net (fanout=9)        0.922   BUS<12>
    SLICE_X23Y34.B       Tilo                  0.259   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<0>11
    SLICE_X23Y34.A5      net (fanout=1)        0.187   cpu/Mmux_PSRMUX_OUT<0>1
    SLICE_X23Y34.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<0>14
                                                       cpu/PSR_0
    -------------------------------------------------  ---------------------------
    Total                                      9.813ns (3.037ns logic, 6.776ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fsm/controlstore/MicroIR_15 (FF)
  Destination:          cpu/PSR_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.791ns (Levels of Logic = 11)
  Clock Path Skew:      -0.036ns (0.432 - 0.468)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fsm/controlstore/MicroIR_15 to cpu/PSR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y31.CQ      Tcko                  0.447   fsm/controlstore/MicroIR<16>
                                                       fsm/controlstore/MicroIR_15
    SLICE_X25Y30.A4      net (fanout=3)        0.494   fsm/controlstore/MicroIR<15>
    SLICE_X25Y30.A       Tilo                  0.259   cpu/IR<4>
                                                       cpu/SR1<11>1
    SLICE_X22Y29.B3      net (fanout=8)        1.277   cpu/SR1<2>
    SLICE_X22Y29.B       Tilo                  0.203   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMB_D1
    SLICE_X24Y30.D2      net (fanout=8)        0.828   cpu/SR1OUT<3>
    SLICE_X24Y30.COUT    Topcyd                0.260   cpu/Saved_USP<5>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_lut<3>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<3>
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<3>
    SLICE_X24Y31.COUT    Tbyp                  0.076   cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<7>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<7>
    SLICE_X24Y32.CIN     net (fanout=1)        0.108   cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<7>
    SLICE_X24Y32.DMUX    Tcind                 0.272   cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<11>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<11>
    SLICE_X25Y31.B4      net (fanout=1)        0.546   cpu/alu/OPA[15]_OPB[15]_add_1_OUT<11>
    SLICE_X25Y31.B       Tilo                  0.259   cpu/IR<9>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A66
    SLICE_X18Y32.D1      net (fanout=2)        2.020   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A65
    SLICE_X18Y32.COUT    Topcyd                0.261   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_lut<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X18Y33.AMUX    Tcina                 0.202   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<15>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_xor<15>
    SLICE_X18Y34.C5      net (fanout=2)        0.379   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<12>
    SLICE_X18Y34.C       Tilo                  0.204   cpu/PC<12>
                                                       BUS<12>LogicTrst1
    SLICE_X23Y34.B3      net (fanout=9)        0.922   BUS<12>
    SLICE_X23Y34.B       Tilo                  0.259   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<0>11
    SLICE_X23Y34.A5      net (fanout=1)        0.187   cpu/Mmux_PSRMUX_OUT<0>1
    SLICE_X23Y34.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<0>14
                                                       cpu/PSR_0
    -------------------------------------------------  ---------------------------
    Total                                      9.791ns (3.024ns logic, 6.767ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point cpu/regfile/Mram_REGFILE132/DP (SLICE_X30Y34.DX), 14499 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/regfile/Mram_REGFILE132/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.848ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.460 - 0.462)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/regfile/Mram_REGFILE132/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y31.CQ      Tcko                  0.391   cpu/IR<9>
                                                       cpu/IR_10
    SLICE_X25Y31.A3      net (fanout=4)        0.713   cpu/IR<10>
    SLICE_X25Y31.A       Tilo                  0.259   cpu/IR<9>
                                                       cpu/SR1<10>1
    SLICE_X22Y29.C2      net (fanout=8)        0.929   cpu/SR1<1>
    SLICE_X22Y29.C       Tilo                  0.204   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMC_D1
    SLICE_X21Y30.C5      net (fanout=8)        1.220   cpu/SR1OUT<5>
    SLICE_X21Y30.C       Tilo                  0.259   cpu/ADDR1MUX_OUT<2>
                                                       cpu/Mmux_ADDR1MUX_OUT121
    SLICE_X20Y31.BX      net (fanout=1)        0.379   cpu/ADDR1MUX_OUT<5>
    SLICE_X20Y31.COUT    Tbxcy                 0.157   cpu/Madd_ADDER_cy<7>
                                                       cpu/Madd_ADDER_cy<7>
    SLICE_X20Y32.CIN     net (fanout=1)        0.108   cpu/Madd_ADDER_cy<7>
    SLICE_X20Y32.CMUX    Tcinc                 0.272   cpu/Madd_ADDER_cy<11>
                                                       cpu/Madd_ADDER_cy<11>
    SLICE_X16Y33.A2      net (fanout=4)        1.276   cpu/ADDER<10>
    SLICE_X16Y33.A       Tilo                  0.205   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A4
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A41
    SLICE_X18Y32.C3      net (fanout=1)        0.751   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A4
    SLICE_X18Y32.COUT    Topcyc                0.277   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_lut<10>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X18Y33.BMUX    Tcinb                 0.292   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<15>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_xor<15>
    SLICE_X25Y35.A4      net (fanout=3)        0.943   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<13>
    SLICE_X25Y35.A       Tilo                  0.259   cpu/PC<14>
                                                       BUS<13>LogicTrst1
    SLICE_X30Y34.DX      net (fanout=7)        0.944   BUS<13>
    SLICE_X30Y34.CLK     Tds                   0.007   cpu/SR2OUT<12>
                                                       cpu/regfile/Mram_REGFILE132/DP
    -------------------------------------------------  ---------------------------
    Total                                      9.848ns (2.582ns logic, 7.266ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/regfile/Mram_REGFILE132/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.783ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.460 - 0.462)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/regfile/Mram_REGFILE132/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y31.CQ      Tcko                  0.391   cpu/IR<9>
                                                       cpu/IR_10
    SLICE_X25Y31.A3      net (fanout=4)        0.713   cpu/IR<10>
    SLICE_X25Y31.A       Tilo                  0.259   cpu/IR<9>
                                                       cpu/SR1<10>1
    SLICE_X22Y29.C2      net (fanout=8)        0.929   cpu/SR1<1>
    SLICE_X22Y29.C       Tilo                  0.204   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMC_D1
    SLICE_X21Y30.C5      net (fanout=8)        1.220   cpu/SR1OUT<5>
    SLICE_X21Y30.C       Tilo                  0.259   cpu/ADDR1MUX_OUT<2>
                                                       cpu/Mmux_ADDR1MUX_OUT121
    SLICE_X20Y31.BX      net (fanout=1)        0.379   cpu/ADDR1MUX_OUT<5>
    SLICE_X20Y31.DMUX    Tbxd                  0.310   cpu/Madd_ADDER_cy<7>
                                                       cpu/Madd_ADDER_cy<7>
    SLICE_X27Y31.C6      net (fanout=2)        0.599   cpu/ADDER<7>
    SLICE_X27Y31.C       Tilo                  0.259   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A28
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A281
    SLICE_X28Y31.A6      net (fanout=2)        0.314   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A28
    SLICE_X28Y31.A       Tilo                  0.205   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A285
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A287
    SLICE_X18Y31.DX      net (fanout=1)        1.023   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<7>
    SLICE_X18Y31.COUT    Tdxcy                 0.087   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X18Y32.COUT    Tbyp                  0.076   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X18Y33.BMUX    Tcinb                 0.292   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<15>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_xor<15>
    SLICE_X25Y35.A4      net (fanout=3)        0.943   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<13>
    SLICE_X25Y35.A       Tilo                  0.259   cpu/PC<14>
                                                       BUS<13>LogicTrst1
    SLICE_X30Y34.DX      net (fanout=7)        0.944   BUS<13>
    SLICE_X30Y34.CLK     Tds                   0.007   cpu/SR2OUT<12>
                                                       cpu/regfile/Mram_REGFILE132/DP
    -------------------------------------------------  ---------------------------
    Total                                      9.783ns (2.608ns logic, 7.175ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fsm/controlstore/MicroIR_15 (FF)
  Destination:          cpu/regfile/Mram_REGFILE132/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.761ns (Levels of Logic = 9)
  Clock Path Skew:      -0.008ns (0.460 - 0.468)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fsm/controlstore/MicroIR_15 to cpu/regfile/Mram_REGFILE132/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y31.CQ      Tcko                  0.447   fsm/controlstore/MicroIR<16>
                                                       fsm/controlstore/MicroIR_15
    SLICE_X25Y30.A4      net (fanout=3)        0.494   fsm/controlstore/MicroIR<15>
    SLICE_X25Y30.A       Tilo                  0.259   cpu/IR<4>
                                                       cpu/SR1<11>1
    SLICE_X22Y29.B3      net (fanout=8)        1.277   cpu/SR1<2>
    SLICE_X22Y29.B       Tilo                  0.203   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMB_D1
    SLICE_X24Y30.D2      net (fanout=8)        0.828   cpu/SR1OUT<3>
    SLICE_X24Y30.COUT    Topcyd                0.260   cpu/Saved_USP<5>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_lut<3>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<3>
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<3>
    SLICE_X24Y31.COUT    Tbyp                  0.076   cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<7>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<7>
    SLICE_X24Y32.CIN     net (fanout=1)        0.108   cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<7>
    SLICE_X24Y32.DMUX    Tcind                 0.272   cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<11>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<11>
    SLICE_X25Y31.B4      net (fanout=1)        0.546   cpu/alu/OPA[15]_OPB[15]_add_1_OUT<11>
    SLICE_X25Y31.B       Tilo                  0.259   cpu/IR<9>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A66
    SLICE_X18Y32.D1      net (fanout=2)        2.020   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A65
    SLICE_X18Y32.COUT    Topcyd                0.261   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_lut<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X18Y33.BMUX    Tcinb                 0.292   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<15>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_xor<15>
    SLICE_X25Y35.A4      net (fanout=3)        0.943   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<13>
    SLICE_X25Y35.A       Tilo                  0.259   cpu/PC<14>
                                                       BUS<13>LogicTrst1
    SLICE_X30Y34.DX      net (fanout=7)        0.944   BUS<13>
    SLICE_X30Y34.CLK     Tds                   0.007   cpu/SR2OUT<12>
                                                       cpu/regfile/Mram_REGFILE132/DP
    -------------------------------------------------  ---------------------------
    Total                                      9.761ns (2.595ns logic, 7.166ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu/PSR_10 (SLICE_X26Y36.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fsm/controlstore/MicroIR_32 (FF)
  Destination:          cpu/PSR_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.040 - 0.035)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fsm/controlstore/MicroIR_32 to cpu/PSR_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y37.AQ      Tcko                  0.234   fsm/controlstore/MicroIR<35>
                                                       fsm/controlstore/MicroIR_32
    SLICE_X26Y36.CE      net (fanout=1)        0.113   fsm/controlstore/MicroIR<32>
    SLICE_X26Y36.CLK     Tckce       (-Th)     0.104   cpu/PSR_10
                                                       cpu/PSR_10
    -------------------------------------------------  ---------------------------
    Total                                      0.243ns (0.130ns logic, 0.113ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point cpu/PSR_9 (SLICE_X26Y36.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.240ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fsm/controlstore/MicroIR_32 (FF)
  Destination:          cpu/PSR_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.040 - 0.035)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fsm/controlstore/MicroIR_32 to cpu/PSR_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y37.AQ      Tcko                  0.234   fsm/controlstore/MicroIR<35>
                                                       fsm/controlstore/MicroIR_32
    SLICE_X26Y36.CE      net (fanout=1)        0.113   fsm/controlstore/MicroIR<32>
    SLICE_X26Y36.CLK     Tckce       (-Th)     0.102   cpu/PSR_10
                                                       cpu/PSR_9
    -------------------------------------------------  ---------------------------
    Total                                      0.245ns (0.132ns logic, 0.113ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point cpu/PSR_8 (SLICE_X26Y36.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fsm/controlstore/MicroIR_32 (FF)
  Destination:          cpu/PSR_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.040 - 0.035)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fsm/controlstore/MicroIR_32 to cpu/PSR_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y37.AQ      Tcko                  0.234   fsm/controlstore/MicroIR<35>
                                                       fsm/controlstore/MicroIR_32
    SLICE_X26Y36.CE      net (fanout=1)        0.113   fsm/controlstore/MicroIR<32>
    SLICE_X26Y36.CLK     Tckce       (-Th)     0.092   cpu/PSR_10
                                                       cpu/PSR_8
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.142ns logic, 0.113ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: g_memory/memory/Mram_RAM1/CLKA
  Logical resource: g_memory/memory/Mram_RAM1/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: g_memory/memory/Mram_RAM2/CLKA
  Logical resource: g_memory/memory/Mram_RAM2/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: g_memory/memory/Mram_RAM3/CLKA
  Logical resource: g_memory/memory/Mram_RAM3/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.948|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1138616 paths, 0 nets, and 3941 connections

Design statistics:
   Minimum period:   9.948ns{1}   (Maximum frequency: 100.523MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 07 23:30:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 263 MB



