spice

.load ./vs2.so

.verilog

vsgroup   v3 (n1,ngnd);
spice

.param rload=.1

r0 0 ngnd 1u
r3 n1 ngnd rload

.print dc  v(nodes)
.print tran  v(nodes)

.dc trace=i
.tran 0 1 1
.end
