$date
	Thu Jan 09 12:50:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_8_1_tb $end
$var wire 1 ! q $end
$var reg 1 " D1 $end
$var reg 1 # D2 $end
$var reg 1 $ D3 $end
$var reg 1 % D4 $end
$var reg 1 & D5 $end
$var reg 1 ' D6 $end
$var reg 1 ( D7 $end
$var reg 1 ) D8 $end
$var reg 1 * S1 $end
$var reg 1 + S2 $end
$var reg 1 , S3 $end
$scope module uut $end
$var wire 1 " D1 $end
$var wire 1 # D2 $end
$var wire 1 $ D3 $end
$var wire 1 % D4 $end
$var wire 1 & D5 $end
$var wire 1 ' D6 $end
$var wire 1 ( D7 $end
$var wire 1 ) D8 $end
$var wire 1 * S1 $end
$var wire 1 + S2 $end
$var wire 1 , S3 $end
$var wire 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
1"
1!
$end
#10
1#
0"
1,
#20
1$
0#
0,
1+
#30
1%
0$
1,
#40
1&
0%
0,
0+
1*
#50
0!
1'
0&
1,
1+
#60
1(
0'
0,
0+
#70
1)
0(
1,
#80
