---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---

{% include base_path %}

Education
======
* B.S. in Electronic Engineering, University of Rome Tor Vergata, 2016
* M.S. in Electronic Engineering for Telecommunication and Multimedia, University of Rome Tor Vergata, 2019
* Ph.D in Electronic Engineering, University of Rome Tor Vergata, 2022

Work experience
======
* From 04/2018 to 10/2019 Research work with CNIT, University of Rome Tor Vergata
    * Research work in EU projects SESAMO and 5G-PICTURE, POR FESR 2014/2020
* From 11/2022 to 10/2023 Assistant Researcher, Politecnico di Milano â€“ DEIB Department
    * Research activity titled: "Design of Integrated Circuits for High-Security Primitive of In-Memory Computing"
* From 11/2023 Associate Researcher @ IRISA Lab, Inria SUSHI (SecUrity at the Software-Hardware Interface) team member
    * Research focus: Hardware Security, Side-Channel Analysis, Side-Channel Attacks
  

Publications
======
  <ul>{% for post in site.publications %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
  
Teaching
======
  <ul>{% for post in site.teaching %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
  
