// Seed: 3601517227
`define pp_5 0
`timescale 1ps / 1ps
`define pp_6 0
`define pp_7 0
`define pp_8 0
`default_nettype wire
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  defparam id_5.id_6 = id_3;
  assign id_2 = 1 != (1);
  always @(posedge id_6) begin
    id_5 = id_5;
  end
  assign id_1 = 1 ? id_3 : id_2;
  logic id_7, id_8;
endmodule
