#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Oct 28 15:57:08 2020
# Process ID: 20246
# Current directory: /home/james/projects/leakage_cancellation
# Command line: vivado
# Log file: /home/james/projects/leakage_cancellation/vivado.log
# Journal file: /home/james/projects/leakage_cancellation/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 6247.105 ; gain = 186.746 ; free physical = 53765 ; free virtual = 133789
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/processing_system7_1/processing_system7_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_short_2clk/fifo_short_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_4k_2clk/fifo_4k_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/e300_ps_fclk0_mmcm/e300_ps_fclk0_mmcm.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_uint32/divide_uint32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int32/divide_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int24/divide_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16_int32/divide_int16_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16/divide_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/dds_sin_cos_lut_only/dds_sin_cos_lut_only.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator24/cordic_rotator24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator/cordic_rotator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24_int16/cordic_rotate_int24_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24/cordic_rotate_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int32/complex_to_magphase_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int16_int24/complex_to_magphase_int16_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase/complex_to_magphase.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier_dds/complex_multiplier_dds.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_interconnect/axi_interconnect.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb47/axi_hb47.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb31/axi_hb31.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_fft/axi_fft.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_dma_stream/axi_dma_stream.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_to_axi3_protocol_converter/axi4_to_axi3_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_fifo_512x64/axi4_fifo_512x64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi3_to_axi4lite_protocol_converter/axi3_to_axi4lite_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Wed Oct 28 16:47:32 2020] Launched synth_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/synth_1/runme.log
[Wed Oct 28 16:47:32 2020] Launched impl_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/processing_system7_1/processing_system7_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_short_2clk/fifo_short_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_4k_2clk/fifo_4k_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/e300_ps_fclk0_mmcm/e300_ps_fclk0_mmcm.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_uint32/divide_uint32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int32/divide_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int24/divide_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16_int32/divide_int16_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16/divide_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/dds_sin_cos_lut_only/dds_sin_cos_lut_only.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator24/cordic_rotator24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator/cordic_rotator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24_int16/cordic_rotate_int24_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24/cordic_rotate_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int32/complex_to_magphase_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int16_int24/complex_to_magphase_int16_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase/complex_to_magphase.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier_dds/complex_multiplier_dds.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_interconnect/axi_interconnect.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb47/axi_hb47.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb31/axi_hb31.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_fft/axi_fft.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_dma_stream/axi_dma_stream.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_to_axi3_protocol_converter/axi4_to_axi3_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_fifo_512x64/axi4_fifo_512x64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi3_to_axi4lite_protocol_converter/axi3_to_axi4lite_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Wed Oct 28 16:48:30 2020] Launched synth_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/synth_1/runme.log
[Wed Oct 28 16:48:30 2020] Launched impl_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/processing_system7_1/processing_system7_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_short_2clk/fifo_short_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_4k_2clk/fifo_4k_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/e300_ps_fclk0_mmcm/e300_ps_fclk0_mmcm.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_uint32/divide_uint32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int32/divide_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int24/divide_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16_int32/divide_int16_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16/divide_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/dds_sin_cos_lut_only/dds_sin_cos_lut_only.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator24/cordic_rotator24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator/cordic_rotator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24_int16/cordic_rotate_int24_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24/cordic_rotate_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int32/complex_to_magphase_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int16_int24/complex_to_magphase_int16_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase/complex_to_magphase.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier_dds/complex_multiplier_dds.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_interconnect/axi_interconnect.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb47/axi_hb47.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb31/axi_hb31.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_fft/axi_fft.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_dma_stream/axi_dma_stream.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_to_axi3_protocol_converter/axi4_to_axi3_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_fifo_512x64/axi4_fifo_512x64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi3_to_axi4lite_protocol_converter/axi3_to_axi4lite_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Wed Oct 28 19:37:58 2020] Launched synth_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/synth_1/runme.log
[Wed Oct 28 19:37:58 2020] Launched impl_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/processing_system7_1/processing_system7_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_short_2clk/fifo_short_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_4k_2clk/fifo_4k_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/e300_ps_fclk0_mmcm/e300_ps_fclk0_mmcm.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_uint32/divide_uint32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int32/divide_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int24/divide_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16_int32/divide_int16_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16/divide_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/dds_sin_cos_lut_only/dds_sin_cos_lut_only.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator24/cordic_rotator24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator/cordic_rotator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24_int16/cordic_rotate_int24_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24/cordic_rotate_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int32/complex_to_magphase_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int16_int24/complex_to_magphase_int16_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase/complex_to_magphase.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier_dds/complex_multiplier_dds.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_interconnect/axi_interconnect.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb47/axi_hb47.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb31/axi_hb31.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_fft/axi_fft.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_dma_stream/axi_dma_stream.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_to_axi3_protocol_converter/axi4_to_axi3_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_fifo_512x64/axi4_fifo_512x64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi3_to_axi4lite_protocol_converter/axi3_to_axi4lite_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Wed Oct 28 20:02:16 2020] Launched synth_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/synth_1/runme.log
[Wed Oct 28 20:02:16 2020] Launched impl_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/processing_system7_1/processing_system7_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_short_2clk/fifo_short_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_4k_2clk/fifo_4k_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/e300_ps_fclk0_mmcm/e300_ps_fclk0_mmcm.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_uint32/divide_uint32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int32/divide_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int24/divide_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16_int32/divide_int16_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16/divide_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/dds_sin_cos_lut_only/dds_sin_cos_lut_only.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator24/cordic_rotator24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator/cordic_rotator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24_int16/cordic_rotate_int24_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24/cordic_rotate_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int32/complex_to_magphase_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int16_int24/complex_to_magphase_int16_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase/complex_to_magphase.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier_dds/complex_multiplier_dds.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_interconnect/axi_interconnect.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb47/axi_hb47.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb31/axi_hb31.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_fft/axi_fft.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_dma_stream/axi_dma_stream.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_to_axi3_protocol_converter/axi4_to_axi3_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_fifo_512x64/axi4_fifo_512x64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi3_to_axi4lite_protocol_converter/axi3_to_axi4lite_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Wed Oct 28 20:41:25 2020] Launched synth_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/synth_1/runme.log
[Wed Oct 28 20:41:26 2020] Launched impl_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/processing_system7_1/processing_system7_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_short_2clk/fifo_short_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_4k_2clk/fifo_4k_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/e300_ps_fclk0_mmcm/e300_ps_fclk0_mmcm.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_uint32/divide_uint32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int32/divide_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int24/divide_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16_int32/divide_int16_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16/divide_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/dds_sin_cos_lut_only/dds_sin_cos_lut_only.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator24/cordic_rotator24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator/cordic_rotator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24_int16/cordic_rotate_int24_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24/cordic_rotate_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int32/complex_to_magphase_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int16_int24/complex_to_magphase_int16_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase/complex_to_magphase.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier_dds/complex_multiplier_dds.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_interconnect/axi_interconnect.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb47/axi_hb47.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb31/axi_hb31.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_fft/axi_fft.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_dma_stream/axi_dma_stream.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_to_axi3_protocol_converter/axi4_to_axi3_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_fifo_512x64/axi4_fifo_512x64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi3_to_axi4lite_protocol_converter/axi3_to_axi4lite_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Wed Oct 28 20:45:22 2020] Launched synth_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/synth_1/runme.log
[Wed Oct 28 20:45:22 2020] Launched impl_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/processing_system7_1/processing_system7_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_short_2clk/fifo_short_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_4k_2clk/fifo_4k_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/e300_ps_fclk0_mmcm/e300_ps_fclk0_mmcm.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_uint32/divide_uint32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int32/divide_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int24/divide_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16_int32/divide_int16_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16/divide_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/dds_sin_cos_lut_only/dds_sin_cos_lut_only.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator24/cordic_rotator24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator/cordic_rotator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24_int16/cordic_rotate_int24_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24/cordic_rotate_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int32/complex_to_magphase_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int16_int24/complex_to_magphase_int16_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase/complex_to_magphase.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier_dds/complex_multiplier_dds.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_interconnect/axi_interconnect.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb47/axi_hb47.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb31/axi_hb31.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_fft/axi_fft.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_dma_stream/axi_dma_stream.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_to_axi3_protocol_converter/axi4_to_axi3_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_fifo_512x64/axi4_fifo_512x64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi3_to_axi4lite_protocol_converter/axi3_to_axi4lite_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Wed Oct 28 22:42:05 2020] Launched synth_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/synth_1/runme.log
[Wed Oct 28 22:42:05 2020] Launched impl_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/processing_system7_1/processing_system7_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_short_2clk/fifo_short_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_4k_2clk/fifo_4k_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/e300_ps_fclk0_mmcm/e300_ps_fclk0_mmcm.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_uint32/divide_uint32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int32/divide_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int24/divide_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16_int32/divide_int16_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16/divide_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/dds_sin_cos_lut_only/dds_sin_cos_lut_only.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator24/cordic_rotator24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator/cordic_rotator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24_int16/cordic_rotate_int24_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24/cordic_rotate_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int32/complex_to_magphase_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int16_int24/complex_to_magphase_int16_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase/complex_to_magphase.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier_dds/complex_multiplier_dds.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_interconnect/axi_interconnect.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb47/axi_hb47.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb31/axi_hb31.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_fft/axi_fft.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_dma_stream/axi_dma_stream.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_to_axi3_protocol_converter/axi4_to_axi3_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_fifo_512x64/axi4_fifo_512x64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi3_to_axi4lite_protocol_converter/axi3_to_axi4lite_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Wed Oct 28 23:24:53 2020] Launched synth_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/synth_1/runme.log
[Wed Oct 28 23:24:53 2020] Launched impl_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/processing_system7_1/processing_system7_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_short_2clk/fifo_short_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_4k_2clk/fifo_4k_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/e300_ps_fclk0_mmcm/e300_ps_fclk0_mmcm.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_uint32/divide_uint32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int32/divide_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int24/divide_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16_int32/divide_int16_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16/divide_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/dds_sin_cos_lut_only/dds_sin_cos_lut_only.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator24/cordic_rotator24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator/cordic_rotator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24_int16/cordic_rotate_int24_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24/cordic_rotate_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int32/complex_to_magphase_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int16_int24/complex_to_magphase_int16_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase/complex_to_magphase.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier_dds/complex_multiplier_dds.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_interconnect/axi_interconnect.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb47/axi_hb47.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb31/axi_hb31.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_fft/axi_fft.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_dma_stream/axi_dma_stream.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_to_axi3_protocol_converter/axi4_to_axi3_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_fifo_512x64/axi4_fifo_512x64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi3_to_axi4lite_protocol_converter/axi3_to_axi4lite_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6640.668 ; gain = 7.324 ; free physical = 47768 ; free virtual = 129489
INFO: [Common 17-344] 'launch_runs' was cancelled
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/processing_system7_1/processing_system7_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_short_2clk/fifo_short_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_4k_2clk/fifo_4k_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/e300_ps_fclk0_mmcm/e300_ps_fclk0_mmcm.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_uint32/divide_uint32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int32/divide_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int24/divide_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16_int32/divide_int16_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16/divide_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/dds_sin_cos_lut_only/dds_sin_cos_lut_only.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator24/cordic_rotator24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator/cordic_rotator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24_int16/cordic_rotate_int24_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24/cordic_rotate_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int32/complex_to_magphase_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int16_int24/complex_to_magphase_int16_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase/complex_to_magphase.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier_dds/complex_multiplier_dds.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_interconnect/axi_interconnect.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb47/axi_hb47.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb31/axi_hb31.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_fft/axi_fft.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_dma_stream/axi_dma_stream.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_to_axi3_protocol_converter/axi4_to_axi3_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_fifo_512x64/axi4_fifo_512x64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi3_to_axi4lite_protocol_converter/axi3_to_axi4lite_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Wed Oct 28 23:48:56 2020] Launched synth_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/synth_1/runme.log
[Wed Oct 28 23:48:56 2020] Launched impl_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0000131cb2de01
set_property PROGRAM.FILE {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/e300.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/e300.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/e300.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 4 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/ila1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_4.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Oct-29 00:22:26
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_2' trigger was stopped by user at 2020-Oct-29 00:22:53
WARNING: [Labtools 27-157] hw_ila [hw_ila_2] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Oct-29 00:22:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Oct-29 00:22:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq201'bX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_1001_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX [get_hw_probes e310_core0/inst_siggen/inst_axi_fir_filter_i/deb -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Oct-29 00:23:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Oct-29 00:23:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq201'bX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_0110_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX [get_hw_probes e310_core0/inst_siggen/inst_axi_fir_filter_i/deb -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Oct-29 00:24:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Oct-29 00:24:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Oct-29 00:24:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Oct-29 00:24:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Oct-29 00:24:51
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Oct-29 00:25:25
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Oct-29 00:25:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Oct-29 00:26:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq201'bX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_1001_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX [get_hw_probes e310_core0/inst_siggen/inst_axi_fir_filter_i/deb -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Oct-29 00:26:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Oct-29 00:26:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Oct-29 00:26:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Oct-29 00:27:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Oct-29 00:27:50
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_2' trigger was stopped by user at 2020-Oct-29 00:28:13
WARNING: [Labtools 27-157] hw_ila [hw_ila_2] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq201'bX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX [get_hw_probes e310_core0/inst_siggen2/inst_axi_fir_filter_i/deb -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Oct-29 00:28:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Oct-29 00:28:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq201'bX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_1001_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX [get_hw_probes e310_core0/inst_siggen2/inst_axi_fir_filter_i/deb -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Oct-29 00:29:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Oct-29 00:29:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Oct-29 00:30:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Oct-29 00:30:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq201'bX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_0110_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX [get_hw_probes e310_core0/inst_siggen2/inst_axi_fir_filter_i/deb -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Oct-29 00:33:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Oct-29 00:33:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Oct-29 00:33:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Oct-29 00:33:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Oct-29 00:33:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Oct-29 00:33:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Oct-29 00:33:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Oct-29 00:34:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Oct-29 00:34:23
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Oct-29 00:34:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Oct-29 00:34:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Oct-29 00:34:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Oct-29 00:34:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Oct-29 00:34:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Oct-29 00:34:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Oct-29 00:34:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Oct-29 00:34:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Oct-29 00:36:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Oct-29 00:36:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq201'bX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_0011_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX [get_hw_probes e310_core0/inst_siggen2/inst_axi_fir_filter_i/deb -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Oct-29 00:38:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Oct-29 00:38:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq201'bX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_1010_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX [get_hw_probes e310_core0/inst_siggen2/inst_axi_fir_filter_i/deb -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-Oct-29 00:41:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/inst_axi_fir_filter_i/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-Oct-29 00:42:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/processing_system7_1/processing_system7_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_short_2clk/fifo_short_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_4k_2clk/fifo_4k_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/e300_ps_fclk0_mmcm/e300_ps_fclk0_mmcm.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_uint32/divide_uint32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int32/divide_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int24/divide_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16_int32/divide_int16_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16/divide_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/dds_sin_cos_lut_only/dds_sin_cos_lut_only.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator24/cordic_rotator24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator/cordic_rotator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24_int16/cordic_rotate_int24_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24/cordic_rotate_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int32/complex_to_magphase_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int16_int24/complex_to_magphase_int16_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase/complex_to_magphase.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier_dds/complex_multiplier_dds.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_interconnect/axi_interconnect.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb47/axi_hb47.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb31/axi_hb31.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_fft/axi_fft.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_dma_stream/axi_dma_stream.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_to_axi3_protocol_converter/axi4_to_axi3_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_fifo_512x64/axi4_fifo_512x64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi3_to_axi4lite_protocol_converter/axi3_to_axi4lite_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Thu Oct 29 01:13:47 2020] Launched synth_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/synth_1/runme.log
[Thu Oct 29 01:13:47 2020] Launched impl_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/0000131cb2de01
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 29 01:32:49 2020...
