// Seed: 3901670790
module module_0 ();
  assign {id_1} = id_1;
  uwire id_2;
  uwire id_3, id_4;
  for (id_5 = -1; id_5 !=? 1; id_2 = 1) wire id_6, id_7;
  wand id_8;
  assign module_1.id_4 = 0;
  wire id_9;
  wire id_10;
  id_11(
      id_6, -1
  );
  assign id_2 = -1'd0 + id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5, id_6;
  module_0 modCall_1 ();
  assign id_4 = 1;
endmodule
