irq_set_chip_and_handler	,	F_23
newvalue	,	V_13
irq_set_chained_handler	,	F_27
data	,	V_2
s3c_irq_eint_maskack	,	F_6
shift	,	V_11
__iomem	,	T_2
s3c_irq_eint_ack	,	F_5
IRQ_EINT	,	F_16
IRQ_TYPE_EDGE_FALLING	,	V_22
irq_set_chip_data	,	F_24
"No edge setting!\n"	,	L_1
pin	,	V_9
u32	,	T_1
reg	,	V_14
S3C2410_EXTINT_HILEV	,	V_29
s3c_irq_eint	,	V_36
irq_desc	,	V_34
s3c_irq_demux_eint20_27	,	F_21
"No such irq type %d"	,	L_2
s3c64xx_init_irq_eint	,	F_22
S3C64XX_EINT0PEND	,	V_6
KERN_WARNING	,	V_19
S3C64XX_GPM	,	F_13
S3C64XX_EINT0MASK	,	V_4
S3C64XX_GPN	,	F_10
S3C64XX_GPL	,	F_12
IRQ_TYPE_LEVEL_LOW	,	V_26
eint_irq_to_bit	,	F_25
s3c_irq_eint_mask	,	F_1
s3c_irq_eint_unmask	,	F_4
IRQ_TYPE_LEVEL_HIGH	,	V_28
s3c_irq_demux_eint12_19	,	F_20
generic_handle_irq	,	F_17
IRQ_EINT4_11	,	V_40
s3c_irq_eint_set_type	,	F_7
irq_data	,	V_1
status	,	V_33
desc	,	V_35
ctrl	,	V_12
IRQ_EINT0_3	,	V_39
IRQ_TYPE_NONE	,	V_18
printk	,	F_9
S3C2410_EXTINT_BOTHEDGE	,	V_25
handle_level_irq	,	V_37
offs	,	V_7
IRQ_TYPE_EDGE_BOTH	,	V_24
s3c_irq_demux_eint4_11	,	F_19
__raw_writel	,	F_3
S3C2410_EXTINT_FALLEDGE	,	V_23
pin_val	,	V_10
chip_data	,	V_5
S3C64XX_EINT0CON1	,	V_17
S3C2410_EXTINT_LOWLEV	,	V_27
end	,	V_32
S3C64XX_EINT0CON0	,	V_16
IRQ_EINT20_27	,	V_42
IRQF_VALID	,	V_38
__raw_readl	,	F_2
mask	,	V_3
S3C_GPIO_SFN	,	F_11
start	,	V_31
irq	,	V_8
s3c_irq_demux_eint	,	F_15
set_irq_flags	,	F_26
IRQ_TYPE_EDGE_RISING	,	V_20
EINVAL	,	V_15
s3c_irq_demux_eint0_3	,	F_18
IRQ_EINT12_19	,	V_41
S3C2410_EXTINT_RISEEDGE	,	V_21
KERN_ERR	,	V_30
__init	,	T_3
eint_offset	,	F_8
s3c_gpio_cfgpin	,	F_14
