#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e2f2d166e20 .scope module, "HalfAdder" "HalfAdder" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
o0x7c71549cf018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e2f2d196a10_0 .net "a", 0 0, o0x7c71549cf018;  0 drivers
o0x7c71549cf048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e2f2d196bc0_0 .net "b", 0 0, o0x7c71549cf048;  0 drivers
v0x5e2f2d196d90_0 .net "carry", 0 0, L_0x5e2f2d196fc0;  1 drivers
v0x5e2f2d196e30_0 .net "sum", 0 0, L_0x5e2f2d197c30;  1 drivers
S_0x5e2f2d167020 .scope module, "and_gate" "And" 2 7, 3 3 0, S_0x5e2f2d166e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5e2f2d18c330_0 .net "in_a", 0 0, o0x7c71549cf018;  alias, 0 drivers
v0x5e2f2d18c400_0 .net "in_b", 0 0, o0x7c71549cf048;  alias, 0 drivers
v0x5e2f2d18c4d0_0 .net "out", 0 0, L_0x5e2f2d196fc0;  alias, 1 drivers
v0x5e2f2d18c5f0_0 .net "temp_out", 0 0, L_0x5e2f2d196f10;  1 drivers
S_0x5e2f2d127490 .scope module, "nand_gate" "Nand" 3 8, 4 1 0, S_0x5e2f2d167020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e2f2d196f10 .functor NAND 1, o0x7c71549cf018, o0x7c71549cf048, C4<1>, C4<1>;
v0x5e2f2d165750_0 .net "in_a", 0 0, o0x7c71549cf018;  alias, 0 drivers
v0x5e2f2d18b840_0 .net "in_b", 0 0, o0x7c71549cf048;  alias, 0 drivers
v0x5e2f2d18b900_0 .net "out", 0 0, L_0x5e2f2d196f10;  alias, 1 drivers
S_0x5e2f2d18ba50 .scope module, "not_gate" "Not" 3 9, 5 3 0, S_0x5e2f2d167020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e2f2d18c180_0 .net "in_a", 0 0, L_0x5e2f2d196f10;  alias, 1 drivers
v0x5e2f2d18c220_0 .net "out", 0 0, L_0x5e2f2d196fc0;  alias, 1 drivers
S_0x5e2f2d18bc30 .scope module, "nand_gate" "Nand" 5 7, 4 1 0, S_0x5e2f2d18ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e2f2d196fc0 .functor NAND 1, L_0x5e2f2d196f10, L_0x5e2f2d196f10, C4<1>, C4<1>;
v0x5e2f2d18bea0_0 .net "in_a", 0 0, L_0x5e2f2d196f10;  alias, 1 drivers
v0x5e2f2d18bf90_0 .net "in_b", 0 0, L_0x5e2f2d196f10;  alias, 1 drivers
v0x5e2f2d18c080_0 .net "out", 0 0, L_0x5e2f2d196fc0;  alias, 1 drivers
S_0x5e2f2d18c6b0 .scope module, "xor_gate" "Xor" 2 8, 6 3 0, S_0x5e2f2d166e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5e2f2d196330_0 .net "in_a", 0 0, o0x7c71549cf018;  alias, 0 drivers
v0x5e2f2d1963d0_0 .net "in_b", 0 0, o0x7c71549cf048;  alias, 0 drivers
v0x5e2f2d196490_0 .net "out", 0 0, L_0x5e2f2d197c30;  alias, 1 drivers
v0x5e2f2d196530_0 .net "temp_a_and_out", 0 0, L_0x5e2f2d1971d0;  1 drivers
v0x5e2f2d1966e0_0 .net "temp_a_out", 0 0, L_0x5e2f2d197070;  1 drivers
v0x5e2f2d196780_0 .net "temp_b_and_out", 0 0, L_0x5e2f2d1973e0;  1 drivers
v0x5e2f2d196930_0 .net "temp_b_out", 0 0, L_0x5e2f2d197280;  1 drivers
S_0x5e2f2d18c890 .scope module, "and_gate" "And" 6 11, 3 3 0, S_0x5e2f2d18c6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5e2f2d18d910_0 .net "in_a", 0 0, o0x7c71549cf018;  alias, 0 drivers
v0x5e2f2d18d9b0_0 .net "in_b", 0 0, L_0x5e2f2d197070;  alias, 1 drivers
v0x5e2f2d18daa0_0 .net "out", 0 0, L_0x5e2f2d1971d0;  alias, 1 drivers
v0x5e2f2d18dbc0_0 .net "temp_out", 0 0, L_0x5e2f2d197120;  1 drivers
S_0x5e2f2d18cb00 .scope module, "nand_gate" "Nand" 3 8, 4 1 0, S_0x5e2f2d18c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e2f2d197120 .functor NAND 1, o0x7c71549cf018, L_0x5e2f2d197070, C4<1>, C4<1>;
v0x5e2f2d18cd70_0 .net "in_a", 0 0, o0x7c71549cf018;  alias, 0 drivers
v0x5e2f2d18ce80_0 .net "in_b", 0 0, L_0x5e2f2d197070;  alias, 1 drivers
v0x5e2f2d18cf40_0 .net "out", 0 0, L_0x5e2f2d197120;  alias, 1 drivers
S_0x5e2f2d18d060 .scope module, "not_gate" "Not" 3 9, 5 3 0, S_0x5e2f2d18c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e2f2d18d760_0 .net "in_a", 0 0, L_0x5e2f2d197120;  alias, 1 drivers
v0x5e2f2d18d800_0 .net "out", 0 0, L_0x5e2f2d1971d0;  alias, 1 drivers
S_0x5e2f2d18d240 .scope module, "nand_gate" "Nand" 5 7, 4 1 0, S_0x5e2f2d18d060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e2f2d1971d0 .functor NAND 1, L_0x5e2f2d197120, L_0x5e2f2d197120, C4<1>, C4<1>;
v0x5e2f2d18d4b0_0 .net "in_a", 0 0, L_0x5e2f2d197120;  alias, 1 drivers
v0x5e2f2d18d570_0 .net "in_b", 0 0, L_0x5e2f2d197120;  alias, 1 drivers
v0x5e2f2d18d660_0 .net "out", 0 0, L_0x5e2f2d1971d0;  alias, 1 drivers
S_0x5e2f2d18dc80 .scope module, "and_gate2" "And" 6 15, 3 3 0, S_0x5e2f2d18c6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5e2f2d18ec70_0 .net "in_a", 0 0, o0x7c71549cf048;  alias, 0 drivers
v0x5e2f2d18ed10_0 .net "in_b", 0 0, L_0x5e2f2d197280;  alias, 1 drivers
v0x5e2f2d18ee00_0 .net "out", 0 0, L_0x5e2f2d1973e0;  alias, 1 drivers
v0x5e2f2d18ef20_0 .net "temp_out", 0 0, L_0x5e2f2d197330;  1 drivers
S_0x5e2f2d18de60 .scope module, "nand_gate" "Nand" 3 8, 4 1 0, S_0x5e2f2d18dc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e2f2d197330 .functor NAND 1, o0x7c71549cf048, L_0x5e2f2d197280, C4<1>, C4<1>;
v0x5e2f2d18e0d0_0 .net "in_a", 0 0, o0x7c71549cf048;  alias, 0 drivers
v0x5e2f2d18e1e0_0 .net "in_b", 0 0, L_0x5e2f2d197280;  alias, 1 drivers
v0x5e2f2d18e2a0_0 .net "out", 0 0, L_0x5e2f2d197330;  alias, 1 drivers
S_0x5e2f2d18e3c0 .scope module, "not_gate" "Not" 3 9, 5 3 0, S_0x5e2f2d18dc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e2f2d18eac0_0 .net "in_a", 0 0, L_0x5e2f2d197330;  alias, 1 drivers
v0x5e2f2d18eb60_0 .net "out", 0 0, L_0x5e2f2d1973e0;  alias, 1 drivers
S_0x5e2f2d18e5a0 .scope module, "nand_gate" "Nand" 5 7, 4 1 0, S_0x5e2f2d18e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e2f2d1973e0 .functor NAND 1, L_0x5e2f2d197330, L_0x5e2f2d197330, C4<1>, C4<1>;
v0x5e2f2d18e810_0 .net "in_a", 0 0, L_0x5e2f2d197330;  alias, 1 drivers
v0x5e2f2d18e8d0_0 .net "in_b", 0 0, L_0x5e2f2d197330;  alias, 1 drivers
v0x5e2f2d18e9c0_0 .net "out", 0 0, L_0x5e2f2d1973e0;  alias, 1 drivers
S_0x5e2f2d18f070 .scope module, "not_gate" "Not" 6 10, 5 3 0, S_0x5e2f2d18c6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e2f2d18f770_0 .net "in_a", 0 0, o0x7c71549cf048;  alias, 0 drivers
v0x5e2f2d18f810_0 .net "out", 0 0, L_0x5e2f2d197070;  alias, 1 drivers
S_0x5e2f2d18f200 .scope module, "nand_gate" "Nand" 5 7, 4 1 0, S_0x5e2f2d18f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e2f2d197070 .functor NAND 1, o0x7c71549cf048, o0x7c71549cf048, C4<1>, C4<1>;
v0x5e2f2d18f450_0 .net "in_a", 0 0, o0x7c71549cf048;  alias, 0 drivers
v0x5e2f2d18f5a0_0 .net "in_b", 0 0, o0x7c71549cf048;  alias, 0 drivers
v0x5e2f2d18f660_0 .net "out", 0 0, L_0x5e2f2d197070;  alias, 1 drivers
S_0x5e2f2d18f910 .scope module, "not_gate2" "Not" 6 14, 5 3 0, S_0x5e2f2d18c6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e2f2d190050_0 .net "in_a", 0 0, o0x7c71549cf018;  alias, 0 drivers
v0x5e2f2d1900f0_0 .net "out", 0 0, L_0x5e2f2d197280;  alias, 1 drivers
S_0x5e2f2d18faf0 .scope module, "nand_gate" "Nand" 5 7, 4 1 0, S_0x5e2f2d18f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e2f2d197280 .functor NAND 1, o0x7c71549cf018, o0x7c71549cf018, C4<1>, C4<1>;
v0x5e2f2d18fd60_0 .net "in_a", 0 0, o0x7c71549cf018;  alias, 0 drivers
v0x5e2f2d18feb0_0 .net "in_b", 0 0, o0x7c71549cf018;  alias, 0 drivers
v0x5e2f2d18ff70_0 .net "out", 0 0, L_0x5e2f2d197280;  alias, 1 drivers
S_0x5e2f2d1901f0 .scope module, "or_gate" "Or" 6 18, 7 3 0, S_0x5e2f2d18c6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5e2f2d195c80_0 .net "branch1_out", 0 0, L_0x5e2f2d1975f0;  1 drivers
v0x5e2f2d195db0_0 .net "branch2_out", 0 0, L_0x5e2f2d197910;  1 drivers
v0x5e2f2d195f00_0 .net "in_a", 0 0, L_0x5e2f2d1971d0;  alias, 1 drivers
v0x5e2f2d195fd0_0 .net "in_b", 0 0, L_0x5e2f2d1973e0;  alias, 1 drivers
v0x5e2f2d196070_0 .net "out", 0 0, L_0x5e2f2d197c30;  alias, 1 drivers
v0x5e2f2d196110_0 .net "temp1_out", 0 0, L_0x5e2f2d197540;  1 drivers
v0x5e2f2d1961b0_0 .net "temp2_out", 0 0, L_0x5e2f2d197860;  1 drivers
v0x5e2f2d196250_0 .net "temp3_out", 0 0, L_0x5e2f2d197b80;  1 drivers
S_0x5e2f2d190470 .scope module, "and_gate" "And" 7 9, 3 3 0, S_0x5e2f2d1901f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5e2f2d1914c0_0 .net "in_a", 0 0, L_0x5e2f2d1971d0;  alias, 1 drivers
v0x5e2f2d191560_0 .net "in_b", 0 0, L_0x5e2f2d1971d0;  alias, 1 drivers
v0x5e2f2d191620_0 .net "out", 0 0, L_0x5e2f2d197540;  alias, 1 drivers
v0x5e2f2d191740_0 .net "temp_out", 0 0, L_0x5e2f2d197490;  1 drivers
S_0x5e2f2d1906e0 .scope module, "nand_gate" "Nand" 3 8, 4 1 0, S_0x5e2f2d190470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e2f2d197490 .functor NAND 1, L_0x5e2f2d1971d0, L_0x5e2f2d1971d0, C4<1>, C4<1>;
v0x5e2f2d190950_0 .net "in_a", 0 0, L_0x5e2f2d1971d0;  alias, 1 drivers
v0x5e2f2d190a10_0 .net "in_b", 0 0, L_0x5e2f2d1971d0;  alias, 1 drivers
v0x5e2f2d190b60_0 .net "out", 0 0, L_0x5e2f2d197490;  alias, 1 drivers
S_0x5e2f2d190c60 .scope module, "not_gate" "Not" 3 9, 5 3 0, S_0x5e2f2d190470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e2f2d191310_0 .net "in_a", 0 0, L_0x5e2f2d197490;  alias, 1 drivers
v0x5e2f2d1913b0_0 .net "out", 0 0, L_0x5e2f2d197540;  alias, 1 drivers
S_0x5e2f2d190df0 .scope module, "nand_gate" "Nand" 5 7, 4 1 0, S_0x5e2f2d190c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e2f2d197540 .functor NAND 1, L_0x5e2f2d197490, L_0x5e2f2d197490, C4<1>, C4<1>;
v0x5e2f2d191060_0 .net "in_a", 0 0, L_0x5e2f2d197490;  alias, 1 drivers
v0x5e2f2d191120_0 .net "in_b", 0 0, L_0x5e2f2d197490;  alias, 1 drivers
v0x5e2f2d191210_0 .net "out", 0 0, L_0x5e2f2d197540;  alias, 1 drivers
S_0x5e2f2d1918b0 .scope module, "and_gate2" "And" 7 13, 3 3 0, S_0x5e2f2d1901f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5e2f2d1928e0_0 .net "in_a", 0 0, L_0x5e2f2d1973e0;  alias, 1 drivers
v0x5e2f2d192980_0 .net "in_b", 0 0, L_0x5e2f2d1973e0;  alias, 1 drivers
v0x5e2f2d192a40_0 .net "out", 0 0, L_0x5e2f2d197860;  alias, 1 drivers
v0x5e2f2d192b60_0 .net "temp_out", 0 0, L_0x5e2f2d1977b0;  1 drivers
S_0x5e2f2d191a90 .scope module, "nand_gate" "Nand" 3 8, 4 1 0, S_0x5e2f2d1918b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e2f2d1977b0 .functor NAND 1, L_0x5e2f2d1973e0, L_0x5e2f2d1973e0, C4<1>, C4<1>;
v0x5e2f2d191d00_0 .net "in_a", 0 0, L_0x5e2f2d1973e0;  alias, 1 drivers
v0x5e2f2d191dc0_0 .net "in_b", 0 0, L_0x5e2f2d1973e0;  alias, 1 drivers
v0x5e2f2d191f10_0 .net "out", 0 0, L_0x5e2f2d1977b0;  alias, 1 drivers
S_0x5e2f2d192010 .scope module, "not_gate" "Not" 3 9, 5 3 0, S_0x5e2f2d1918b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e2f2d192730_0 .net "in_a", 0 0, L_0x5e2f2d1977b0;  alias, 1 drivers
v0x5e2f2d1927d0_0 .net "out", 0 0, L_0x5e2f2d197860;  alias, 1 drivers
S_0x5e2f2d1921e0 .scope module, "nand_gate" "Nand" 5 7, 4 1 0, S_0x5e2f2d192010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e2f2d197860 .functor NAND 1, L_0x5e2f2d1977b0, L_0x5e2f2d1977b0, C4<1>, C4<1>;
v0x5e2f2d192450_0 .net "in_a", 0 0, L_0x5e2f2d1977b0;  alias, 1 drivers
v0x5e2f2d192540_0 .net "in_b", 0 0, L_0x5e2f2d1977b0;  alias, 1 drivers
v0x5e2f2d192630_0 .net "out", 0 0, L_0x5e2f2d197860;  alias, 1 drivers
S_0x5e2f2d192cd0 .scope module, "and_gate3" "And" 7 17, 3 3 0, S_0x5e2f2d1901f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5e2f2d193d10_0 .net "in_a", 0 0, L_0x5e2f2d1975f0;  alias, 1 drivers
v0x5e2f2d193de0_0 .net "in_b", 0 0, L_0x5e2f2d197910;  alias, 1 drivers
v0x5e2f2d193eb0_0 .net "out", 0 0, L_0x5e2f2d197b80;  alias, 1 drivers
v0x5e2f2d193fd0_0 .net "temp_out", 0 0, L_0x5e2f2d197ad0;  1 drivers
S_0x5e2f2d192eb0 .scope module, "nand_gate" "Nand" 3 8, 4 1 0, S_0x5e2f2d192cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e2f2d197ad0 .functor NAND 1, L_0x5e2f2d1975f0, L_0x5e2f2d197910, C4<1>, C4<1>;
v0x5e2f2d193100_0 .net "in_a", 0 0, L_0x5e2f2d1975f0;  alias, 1 drivers
v0x5e2f2d1931e0_0 .net "in_b", 0 0, L_0x5e2f2d197910;  alias, 1 drivers
v0x5e2f2d1932a0_0 .net "out", 0 0, L_0x5e2f2d197ad0;  alias, 1 drivers
S_0x5e2f2d1933f0 .scope module, "not_gate" "Not" 3 9, 5 3 0, S_0x5e2f2d192cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e2f2d193b60_0 .net "in_a", 0 0, L_0x5e2f2d197ad0;  alias, 1 drivers
v0x5e2f2d193c00_0 .net "out", 0 0, L_0x5e2f2d197b80;  alias, 1 drivers
S_0x5e2f2d193610 .scope module, "nand_gate" "Nand" 5 7, 4 1 0, S_0x5e2f2d1933f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e2f2d197b80 .functor NAND 1, L_0x5e2f2d197ad0, L_0x5e2f2d197ad0, C4<1>, C4<1>;
v0x5e2f2d193880_0 .net "in_a", 0 0, L_0x5e2f2d197ad0;  alias, 1 drivers
v0x5e2f2d193970_0 .net "in_b", 0 0, L_0x5e2f2d197ad0;  alias, 1 drivers
v0x5e2f2d193a60_0 .net "out", 0 0, L_0x5e2f2d197b80;  alias, 1 drivers
S_0x5e2f2d194120 .scope module, "not_gate" "Not" 7 10, 5 3 0, S_0x5e2f2d1901f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e2f2d194850_0 .net "in_a", 0 0, L_0x5e2f2d197540;  alias, 1 drivers
v0x5e2f2d1948f0_0 .net "out", 0 0, L_0x5e2f2d1975f0;  alias, 1 drivers
S_0x5e2f2d1942f0 .scope module, "nand_gate" "Nand" 5 7, 4 1 0, S_0x5e2f2d194120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e2f2d1975f0 .functor NAND 1, L_0x5e2f2d197540, L_0x5e2f2d197540, C4<1>, C4<1>;
v0x5e2f2d194560_0 .net "in_a", 0 0, L_0x5e2f2d197540;  alias, 1 drivers
v0x5e2f2d194620_0 .net "in_b", 0 0, L_0x5e2f2d197540;  alias, 1 drivers
v0x5e2f2d194770_0 .net "out", 0 0, L_0x5e2f2d1975f0;  alias, 1 drivers
S_0x5e2f2d1949f0 .scope module, "not_gate2" "Not" 7 14, 5 3 0, S_0x5e2f2d1901f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e2f2d1951c0_0 .net "in_a", 0 0, L_0x5e2f2d197860;  alias, 1 drivers
v0x5e2f2d195260_0 .net "out", 0 0, L_0x5e2f2d197910;  alias, 1 drivers
S_0x5e2f2d194c60 .scope module, "nand_gate" "Nand" 5 7, 4 1 0, S_0x5e2f2d1949f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e2f2d197910 .functor NAND 1, L_0x5e2f2d197860, L_0x5e2f2d197860, C4<1>, C4<1>;
v0x5e2f2d194ed0_0 .net "in_a", 0 0, L_0x5e2f2d197860;  alias, 1 drivers
v0x5e2f2d194f90_0 .net "in_b", 0 0, L_0x5e2f2d197860;  alias, 1 drivers
v0x5e2f2d1950e0_0 .net "out", 0 0, L_0x5e2f2d197910;  alias, 1 drivers
S_0x5e2f2d195360 .scope module, "not_gate3" "Not" 7 18, 5 3 0, S_0x5e2f2d1901f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5e2f2d195b00_0 .net "in_a", 0 0, L_0x5e2f2d197b80;  alias, 1 drivers
v0x5e2f2d195ba0_0 .net "out", 0 0, L_0x5e2f2d197c30;  alias, 1 drivers
S_0x5e2f2d195580 .scope module, "nand_gate" "Nand" 5 7, 4 1 0, S_0x5e2f2d195360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5e2f2d197c30 .functor NAND 1, L_0x5e2f2d197b80, L_0x5e2f2d197b80, C4<1>, C4<1>;
v0x5e2f2d1957f0_0 .net "in_a", 0 0, L_0x5e2f2d197b80;  alias, 1 drivers
v0x5e2f2d1958b0_0 .net "in_b", 0 0, L_0x5e2f2d197b80;  alias, 1 drivers
v0x5e2f2d195a00_0 .net "out", 0 0, L_0x5e2f2d197c30;  alias, 1 drivers
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "HalfAdder/src/HalfAdder.vh";
    "./And/src/And.vh";
    "./Nand/src/Nand.vh";
    "./Not/src/Not.vh";
    "./Xor/src/Xor.vh";
    "./Or/src/Or.vh";
