
CAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004aa0  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  08004c84  08004c84  00014c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004db8  08004db8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004db8  08004db8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004db8  08004db8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004db8  08004db8  00014db8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004dbc  08004dbc  00014dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004dc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000014c  20000070  08004e30  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001bc  08004e30  000201bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009995  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025b5  00000000  00000000  00029a2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a48  00000000  00000000  0002bfe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000928  00000000  00000000  0002ca30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b6fb  00000000  00000000  0002d358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dcfc  00000000  00000000  00048a53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000947b5  00000000  00000000  0005674f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000eaf04  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e9c  00000000  00000000  000eaf54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	08004c6c 	.word	0x08004c6c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	08004c6c 	.word	0x08004c6c

08000224 <Bsp_Led_Show_State_Handle>:
#include "bsp.h"

// LED显示当前运行状态，每10毫秒调用一次，LED灯每200毫秒闪烁一次。
// The LED displays the current operating status, which is invoked every 10 milliseconds, and the LED blinks every 200 milliseconds.  
void Bsp_Led_Show_State_Handle(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
	static uint8_t led_count = 0;
	led_count++;
 8000228:	4b09      	ldr	r3, [pc, #36]	; (8000250 <Bsp_Led_Show_State_Handle+0x2c>)
 800022a:	781b      	ldrb	r3, [r3, #0]
 800022c:	3301      	adds	r3, #1
 800022e:	b2da      	uxtb	r2, r3
 8000230:	4b07      	ldr	r3, [pc, #28]	; (8000250 <Bsp_Led_Show_State_Handle+0x2c>)
 8000232:	701a      	strb	r2, [r3, #0]
	if (led_count > 20)
 8000234:	4b06      	ldr	r3, [pc, #24]	; (8000250 <Bsp_Led_Show_State_Handle+0x2c>)
 8000236:	781b      	ldrb	r3, [r3, #0]
 8000238:	2b14      	cmp	r3, #20
 800023a:	d907      	bls.n	800024c <Bsp_Led_Show_State_Handle+0x28>
	{
		led_count = 0;
 800023c:	4b04      	ldr	r3, [pc, #16]	; (8000250 <Bsp_Led_Show_State_Handle+0x2c>)
 800023e:	2200      	movs	r2, #0
 8000240:	701a      	strb	r2, [r3, #0]
		LED_TOGGLE();
 8000242:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000246:	4803      	ldr	r0, [pc, #12]	; (8000254 <Bsp_Led_Show_State_Handle+0x30>)
 8000248:	f002 fb69 	bl	800291e <HAL_GPIO_TogglePin>
	}
}
 800024c:	bf00      	nop
 800024e:	bd80      	pop	{r7, pc}
 8000250:	2000008c 	.word	0x2000008c
 8000254:	40011000 	.word	0x40011000

08000258 <Bsp_Init>:


// The peripheral device is initialized  外设设备初始化
void Bsp_Init(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
	Can_Init();
 800025c:	f000 f8c2 	bl	80003e4 <Can_Init>
	USART1_Init();
 8000260:	f000 fa1c 	bl	800069c <USART1_Init>
	Beep_On_Time(50);
 8000264:	2032      	movs	r0, #50	; 0x32
 8000266:	f000 f85b 	bl	8000320 <Beep_On_Time>
	printf("start\n");
 800026a:	4802      	ldr	r0, [pc, #8]	; (8000274 <Bsp_Init+0x1c>)
 800026c:	f003 fd7a 	bl	8003d64 <puts>
}
 8000270:	bf00      	nop
 8000272:	bd80      	pop	{r7, pc}
 8000274:	08004c84 	.word	0x08004c84

08000278 <Bsp_Loop1>:
	// The buzzer automatically shuts down when times out   蜂鸣器超时自动关闭
	Beep_Timeout_Close_Handle();
	HAL_Delay(10);
}
void Bsp_Loop1(int i)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b082      	sub	sp, #8
 800027c:	af00      	add	r7, sp, #0
 800027e:	6078      	str	r0, [r7, #4]

	// Detect button down events   检测按键按下事件
	if (Key1_State(KEY_MODE_ONE_TIME))
 8000280:	2001      	movs	r0, #1
 8000282:	f000 f9e1 	bl	8000648 <Key1_State>
 8000286:	4603      	mov	r3, r0
 8000288:	2b00      	cmp	r3, #0
 800028a:	d009      	beq.n	80002a0 <Bsp_Loop1+0x28>
	{
		if(i % 2 == 0)
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	f003 0301 	and.w	r3, r3, #1
 8000292:	2b00      	cmp	r3, #0
 8000294:	d102      	bne.n	800029c <Bsp_Loop1+0x24>
		{
			Can_Test_Send3();
 8000296:	f000 f8e5 	bl	8000464 <Can_Test_Send3>
 800029a:	e001      	b.n	80002a0 <Bsp_Loop1+0x28>
		}
		else
		{
			Can_Test_Send7();
 800029c:	f000 f938 	bl	8000510 <Can_Test_Send7>
		}
	}

	Bsp_Led_Show_State_Handle();
 80002a0:	f7ff ffc0 	bl	8000224 <Bsp_Led_Show_State_Handle>
	// The buzzer automatically shuts down when times out   蜂鸣器超时自动关闭
	Beep_Timeout_Close_Handle();
 80002a4:	f000 f87c 	bl	80003a0 <Beep_Timeout_Close_Handle>
	HAL_Delay(10);
 80002a8:	200a      	movs	r0, #10
 80002aa:	f000 fe13 	bl	8000ed4 <HAL_Delay>
}
 80002ae:	bf00      	nop
 80002b0:	3708      	adds	r7, #8
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
	...

080002b8 <Beep_Set_Time>:
uint8_t beep_state = 0;

// 刷新蜂鸣器打开的时间
// Refreshes the buzzer time
static void Beep_Set_Time(uint16_t time)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	4603      	mov	r3, r0
 80002c0:	80fb      	strh	r3, [r7, #6]
	beep_on_time = time;
 80002c2:	4a04      	ldr	r2, [pc, #16]	; (80002d4 <Beep_Set_Time+0x1c>)
 80002c4:	88fb      	ldrh	r3, [r7, #6]
 80002c6:	8013      	strh	r3, [r2, #0]
}
 80002c8:	bf00      	nop
 80002ca:	370c      	adds	r7, #12
 80002cc:	46bd      	mov	sp, r7
 80002ce:	bc80      	pop	{r7}
 80002d0:	4770      	bx	lr
 80002d2:	bf00      	nop
 80002d4:	2000008e 	.word	0x2000008e

080002d8 <Beep_Get_Time>:

// 获取当前蜂鸣器打开的剩余时间
// Gets the remaining time of the current buzzer on
static uint16_t Beep_Get_Time(void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
	return beep_on_time;
 80002dc:	4b02      	ldr	r3, [pc, #8]	; (80002e8 <Beep_Get_Time+0x10>)
 80002de:	881b      	ldrh	r3, [r3, #0]
}
 80002e0:	4618      	mov	r0, r3
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bc80      	pop	{r7}
 80002e6:	4770      	bx	lr
 80002e8:	2000008e 	.word	0x2000008e

080002ec <Beep_Set_State>:

// 刷新蜂鸣器的状态
// Refreshes the buzzer status
static void Beep_Set_State(uint8_t state)
{
 80002ec:	b480      	push	{r7}
 80002ee:	b083      	sub	sp, #12
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	4603      	mov	r3, r0
 80002f4:	71fb      	strb	r3, [r7, #7]
	beep_state = state;
 80002f6:	4a04      	ldr	r2, [pc, #16]	; (8000308 <Beep_Set_State+0x1c>)
 80002f8:	79fb      	ldrb	r3, [r7, #7]
 80002fa:	7013      	strb	r3, [r2, #0]
}
 80002fc:	bf00      	nop
 80002fe:	370c      	adds	r7, #12
 8000300:	46bd      	mov	sp, r7
 8000302:	bc80      	pop	{r7}
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	20000090 	.word	0x20000090

0800030c <Beep_Get_State>:

// 获取蜂鸣器的状态
// Gets the status of the buzzer
static uint8_t Beep_Get_State(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
	return beep_state;
 8000310:	4b02      	ldr	r3, [pc, #8]	; (800031c <Beep_Get_State+0x10>)
 8000312:	781b      	ldrb	r3, [r3, #0]
}
 8000314:	4618      	mov	r0, r3
 8000316:	46bd      	mov	sp, r7
 8000318:	bc80      	pop	{r7}
 800031a:	4770      	bx	lr
 800031c:	20000090 	.word	0x20000090

08000320 <Beep_On_Time>:

// 设置蜂鸣器开启时间，time=0时关闭，time=1时一直响，time>=10，延迟xx毫秒后自动关闭
// Set the buzzer start time. The buzzer is disabled when time is 0, keeps ringing when time is 1, and automatically shuts down after time>=10  
void Beep_On_Time(uint16_t time)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b082      	sub	sp, #8
 8000324:	af00      	add	r7, sp, #0
 8000326:	4603      	mov	r3, r0
 8000328:	80fb      	strh	r3, [r7, #6]
	if (time == BEEP_STATE_ON_ALWAYS)
 800032a:	88fb      	ldrh	r3, [r7, #6]
 800032c:	2b01      	cmp	r3, #1
 800032e:	d10b      	bne.n	8000348 <Beep_On_Time+0x28>
	{
		Beep_Set_State(BEEP_STATE_ON_ALWAYS);
 8000330:	2001      	movs	r0, #1
 8000332:	f7ff ffdb 	bl	80002ec <Beep_Set_State>
		Beep_Set_Time(0);
 8000336:	2000      	movs	r0, #0
 8000338:	f7ff ffbe 	bl	80002b8 <Beep_Set_Time>
		BEEP_ON();
 800033c:	2201      	movs	r2, #1
 800033e:	2120      	movs	r1, #32
 8000340:	4815      	ldr	r0, [pc, #84]	; (8000398 <Beep_On_Time+0x78>)
 8000342:	f002 fad4 	bl	80028ee <HAL_GPIO_WritePin>
			Beep_Set_State(BEEP_STATE_ON_DELAY);
			Beep_Set_Time(time / 10);
			BEEP_ON();
		}
	}
}
 8000346:	e022      	b.n	800038e <Beep_On_Time+0x6e>
	else if (time == BEEP_STATE_OFF)
 8000348:	88fb      	ldrh	r3, [r7, #6]
 800034a:	2b00      	cmp	r3, #0
 800034c:	d10b      	bne.n	8000366 <Beep_On_Time+0x46>
		Beep_Set_State(BEEP_STATE_OFF);
 800034e:	2000      	movs	r0, #0
 8000350:	f7ff ffcc 	bl	80002ec <Beep_Set_State>
		Beep_Set_Time(0);
 8000354:	2000      	movs	r0, #0
 8000356:	f7ff ffaf 	bl	80002b8 <Beep_Set_Time>
		BEEP_OFF();
 800035a:	2200      	movs	r2, #0
 800035c:	2120      	movs	r1, #32
 800035e:	480e      	ldr	r0, [pc, #56]	; (8000398 <Beep_On_Time+0x78>)
 8000360:	f002 fac5 	bl	80028ee <HAL_GPIO_WritePin>
}
 8000364:	e013      	b.n	800038e <Beep_On_Time+0x6e>
		if (time >= 10)
 8000366:	88fb      	ldrh	r3, [r7, #6]
 8000368:	2b09      	cmp	r3, #9
 800036a:	d910      	bls.n	800038e <Beep_On_Time+0x6e>
			Beep_Set_State(BEEP_STATE_ON_DELAY);
 800036c:	2002      	movs	r0, #2
 800036e:	f7ff ffbd 	bl	80002ec <Beep_Set_State>
			Beep_Set_Time(time / 10);
 8000372:	88fb      	ldrh	r3, [r7, #6]
 8000374:	4a09      	ldr	r2, [pc, #36]	; (800039c <Beep_On_Time+0x7c>)
 8000376:	fba2 2303 	umull	r2, r3, r2, r3
 800037a:	08db      	lsrs	r3, r3, #3
 800037c:	b29b      	uxth	r3, r3
 800037e:	4618      	mov	r0, r3
 8000380:	f7ff ff9a 	bl	80002b8 <Beep_Set_Time>
			BEEP_ON();
 8000384:	2201      	movs	r2, #1
 8000386:	2120      	movs	r1, #32
 8000388:	4803      	ldr	r0, [pc, #12]	; (8000398 <Beep_On_Time+0x78>)
 800038a:	f002 fab0 	bl	80028ee <HAL_GPIO_WritePin>
}
 800038e:	bf00      	nop
 8000390:	3708      	adds	r7, #8
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	40011000 	.word	0x40011000
 800039c:	cccccccd 	.word	0xcccccccd

080003a0 <Beep_Timeout_Close_Handle>:

// 蜂鸣器超时自动关闭程序, 10毫秒调用一次 
// Buzzer timeout automatically shut down the program, 10 milliseconds to call once
void Beep_Timeout_Close_Handle(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	af00      	add	r7, sp, #0
	if (Beep_Get_State() == BEEP_STATE_ON_DELAY)
 80003a4:	f7ff ffb2 	bl	800030c <Beep_Get_State>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b02      	cmp	r3, #2
 80003ac:	d113      	bne.n	80003d6 <Beep_Timeout_Close_Handle+0x36>
	{
		if (Beep_Get_Time())
 80003ae:	f7ff ff93 	bl	80002d8 <Beep_Get_Time>
 80003b2:	4603      	mov	r3, r0
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d006      	beq.n	80003c6 <Beep_Timeout_Close_Handle+0x26>
		{
			beep_on_time--;
 80003b8:	4b08      	ldr	r3, [pc, #32]	; (80003dc <Beep_Timeout_Close_Handle+0x3c>)
 80003ba:	881b      	ldrh	r3, [r3, #0]
 80003bc:	3b01      	subs	r3, #1
 80003be:	b29a      	uxth	r2, r3
 80003c0:	4b06      	ldr	r3, [pc, #24]	; (80003dc <Beep_Timeout_Close_Handle+0x3c>)
 80003c2:	801a      	strh	r2, [r3, #0]
		{
			BEEP_OFF();
			Beep_Set_State(BEEP_STATE_OFF);
		}
	}
}
 80003c4:	e007      	b.n	80003d6 <Beep_Timeout_Close_Handle+0x36>
			BEEP_OFF();
 80003c6:	2200      	movs	r2, #0
 80003c8:	2120      	movs	r1, #32
 80003ca:	4805      	ldr	r0, [pc, #20]	; (80003e0 <Beep_Timeout_Close_Handle+0x40>)
 80003cc:	f002 fa8f 	bl	80028ee <HAL_GPIO_WritePin>
			Beep_Set_State(BEEP_STATE_OFF);
 80003d0:	2000      	movs	r0, #0
 80003d2:	f7ff ff8b 	bl	80002ec <Beep_Set_State>
}
 80003d6:	bf00      	nop
 80003d8:	bd80      	pop	{r7, pc}
 80003da:	bf00      	nop
 80003dc:	2000008e 	.word	0x2000008e
 80003e0:	40011000 	.word	0x40011000

080003e4 <Can_Init>:
CAN_FilterTypeDef sFilterConfig;


// Initialize the CAN  初始化CAN
void Can_Init(void)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	af00      	add	r7, sp, #0
    sFilterConfig.FilterBank = 0;
 80003e8:	4b1c      	ldr	r3, [pc, #112]	; (800045c <Can_Init+0x78>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	615a      	str	r2, [r3, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80003ee:	4b1b      	ldr	r3, [pc, #108]	; (800045c <Can_Init+0x78>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	619a      	str	r2, [r3, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80003f4:	4b19      	ldr	r3, [pc, #100]	; (800045c <Can_Init+0x78>)
 80003f6:	2201      	movs	r2, #1
 80003f8:	61da      	str	r2, [r3, #28]
    sFilterConfig.FilterIdHigh = 0x0000;
 80003fa:	4b18      	ldr	r3, [pc, #96]	; (800045c <Can_Init+0x78>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	601a      	str	r2, [r3, #0]
    sFilterConfig.FilterIdLow = 0x0000;
 8000400:	4b16      	ldr	r3, [pc, #88]	; (800045c <Can_Init+0x78>)
 8000402:	2200      	movs	r2, #0
 8000404:	605a      	str	r2, [r3, #4]
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000406:	4b15      	ldr	r3, [pc, #84]	; (800045c <Can_Init+0x78>)
 8000408:	2200      	movs	r2, #0
 800040a:	609a      	str	r2, [r3, #8]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 800040c:	4b13      	ldr	r3, [pc, #76]	; (800045c <Can_Init+0x78>)
 800040e:	2200      	movs	r2, #0
 8000410:	60da      	str	r2, [r3, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000412:	4b12      	ldr	r3, [pc, #72]	; (800045c <Can_Init+0x78>)
 8000414:	2200      	movs	r2, #0
 8000416:	611a      	str	r2, [r3, #16]
    sFilterConfig.SlaveStartFilterBank = 27;
 8000418:	4b10      	ldr	r3, [pc, #64]	; (800045c <Can_Init+0x78>)
 800041a:	221b      	movs	r2, #27
 800041c:	625a      	str	r2, [r3, #36]	; 0x24
    sFilterConfig.FilterActivation = CAN_FILTER_ENABLE;
 800041e:	4b0f      	ldr	r3, [pc, #60]	; (800045c <Can_Init+0x78>)
 8000420:	2201      	movs	r2, #1
 8000422:	621a      	str	r2, [r3, #32]

    // Setting the CAN Filter  设置CAN过滤器
    if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8000424:	490d      	ldr	r1, [pc, #52]	; (800045c <Can_Init+0x78>)
 8000426:	480e      	ldr	r0, [pc, #56]	; (8000460 <Can_Init+0x7c>)
 8000428:	f000 fe73 	bl	8001112 <HAL_CAN_ConfigFilter>
 800042c:	4603      	mov	r3, r0
 800042e:	2b00      	cmp	r3, #0
 8000430:	d001      	beq.n	8000436 <Can_Init+0x52>
    {
        Error_Handler();
 8000432:	f000 fafc 	bl	8000a2e <Error_Handler>
    }

    // Start the CAN peripheral  启动CAN
    if (HAL_CAN_Start(&hcan) != HAL_OK)
 8000436:	480a      	ldr	r0, [pc, #40]	; (8000460 <Can_Init+0x7c>)
 8000438:	f000 ff34 	bl	80012a4 <HAL_CAN_Start>
 800043c:	4603      	mov	r3, r0
 800043e:	2b00      	cmp	r3, #0
 8000440:	d001      	beq.n	8000446 <Can_Init+0x62>
    {
        Error_Handler();
 8000442:	f000 faf4 	bl	8000a2e <Error_Handler>
    }

    // Activate CAN RX notification  启动CAN RX通知
    if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8000446:	2102      	movs	r1, #2
 8000448:	4805      	ldr	r0, [pc, #20]	; (8000460 <Can_Init+0x7c>)
 800044a:	f001 f95a 	bl	8001702 <HAL_CAN_ActivateNotification>
 800044e:	4603      	mov	r3, r0
 8000450:	2b00      	cmp	r3, #0
 8000452:	d001      	beq.n	8000458 <Can_Init+0x74>
    {
        Error_Handler();
 8000454:	f000 faeb 	bl	8000a2e <Error_Handler>
    }
}
 8000458:	bf00      	nop
 800045a:	bd80      	pop	{r7, pc}
 800045c:	200000c8 	.word	0x200000c8
 8000460:	200000f4 	.word	0x200000f4

08000464 <Can_Test_Send3>:
        Error_Handler();
    }
}

void Can_Test_Send3(void)
{
 8000464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000466:	b08b      	sub	sp, #44	; 0x2c
 8000468:	af06      	add	r7, sp, #24
	uint8_t TxData[8];
	uint32_t TxMailbox = 0;
 800046a:	2300      	movs	r3, #0
 800046c:	607b      	str	r3, [r7, #4]
	TxHeader.StdId = 0x00;
 800046e:	4b24      	ldr	r3, [pc, #144]	; (8000500 <Can_Test_Send3+0x9c>)
 8000470:	2200      	movs	r2, #0
 8000472:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId = 0x1ff46f00;
 8000474:	4b22      	ldr	r3, [pc, #136]	; (8000500 <Can_Test_Send3+0x9c>)
 8000476:	4a23      	ldr	r2, [pc, #140]	; (8000504 <Can_Test_Send3+0xa0>)
 8000478:	605a      	str	r2, [r3, #4]
	TxHeader.RTR = CAN_RTR_DATA;
 800047a:	4b21      	ldr	r3, [pc, #132]	; (8000500 <Can_Test_Send3+0x9c>)
 800047c:	2200      	movs	r2, #0
 800047e:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_EXT;
 8000480:	4b1f      	ldr	r3, [pc, #124]	; (8000500 <Can_Test_Send3+0x9c>)
 8000482:	2204      	movs	r2, #4
 8000484:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 8000486:	4b1e      	ldr	r3, [pc, #120]	; (8000500 <Can_Test_Send3+0x9c>)
 8000488:	2208      	movs	r2, #8
 800048a:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 800048c:	4b1c      	ldr	r3, [pc, #112]	; (8000500 <Can_Test_Send3+0x9c>)
 800048e:	2200      	movs	r2, #0
 8000490:	751a      	strb	r2, [r3, #20]

	TxData[0] = 0x64;
 8000492:	2364      	movs	r3, #100	; 0x64
 8000494:	723b      	strb	r3, [r7, #8]
	TxData[1] = 0x00;
 8000496:	2300      	movs	r3, #0
 8000498:	727b      	strb	r3, [r7, #9]
	TxData[2] = 0x00;
 800049a:	2300      	movs	r3, #0
 800049c:	72bb      	strb	r3, [r7, #10]
	TxData[3] = 0x00;
 800049e:	2300      	movs	r3, #0
 80004a0:	72fb      	strb	r3, [r7, #11]
	TxData[4] = 0x00;
 80004a2:	2300      	movs	r3, #0
 80004a4:	733b      	strb	r3, [r7, #12]
	TxData[5] = 0x00;
 80004a6:	2300      	movs	r3, #0
 80004a8:	737b      	strb	r3, [r7, #13]
	TxData[6] = 0x00;
 80004aa:	2300      	movs	r3, #0
 80004ac:	73bb      	strb	r3, [r7, #14]
	TxData[7] = 0x00;
 80004ae:	2300      	movs	r3, #0
 80004b0:	73fb      	strb	r3, [r7, #15]
	printf("CAN Send:%02X %02X %02X %02X %02X %02X %02X %02X \n",
			TxData[0], TxData[1], TxData[2], TxData[3],
 80004b2:	7a3b      	ldrb	r3, [r7, #8]
	printf("CAN Send:%02X %02X %02X %02X %02X %02X %02X %02X \n",
 80004b4:	461d      	mov	r5, r3
			TxData[0], TxData[1], TxData[2], TxData[3],
 80004b6:	7a7b      	ldrb	r3, [r7, #9]
	printf("CAN Send:%02X %02X %02X %02X %02X %02X %02X %02X \n",
 80004b8:	461e      	mov	r6, r3
			TxData[0], TxData[1], TxData[2], TxData[3],
 80004ba:	7abb      	ldrb	r3, [r7, #10]
	printf("CAN Send:%02X %02X %02X %02X %02X %02X %02X %02X \n",
 80004bc:	469c      	mov	ip, r3
			TxData[0], TxData[1], TxData[2], TxData[3],
 80004be:	7afb      	ldrb	r3, [r7, #11]
			TxData[4], TxData[5], TxData[6], TxData[7]);
 80004c0:	7b3a      	ldrb	r2, [r7, #12]
 80004c2:	7b79      	ldrb	r1, [r7, #13]
 80004c4:	7bb8      	ldrb	r0, [r7, #14]
 80004c6:	7bfc      	ldrb	r4, [r7, #15]
	printf("CAN Send:%02X %02X %02X %02X %02X %02X %02X %02X \n",
 80004c8:	9404      	str	r4, [sp, #16]
 80004ca:	9003      	str	r0, [sp, #12]
 80004cc:	9102      	str	r1, [sp, #8]
 80004ce:	9201      	str	r2, [sp, #4]
 80004d0:	9300      	str	r3, [sp, #0]
 80004d2:	4663      	mov	r3, ip
 80004d4:	4632      	mov	r2, r6
 80004d6:	4629      	mov	r1, r5
 80004d8:	480b      	ldr	r0, [pc, #44]	; (8000508 <Can_Test_Send3+0xa4>)
 80004da:	f003 fbbd 	bl	8003c58 <iprintf>
    // Send Data  发送数据
    if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 80004de:	1d3b      	adds	r3, r7, #4
 80004e0:	f107 0208 	add.w	r2, r7, #8
 80004e4:	4906      	ldr	r1, [pc, #24]	; (8000500 <Can_Test_Send3+0x9c>)
 80004e6:	4809      	ldr	r0, [pc, #36]	; (800050c <Can_Test_Send3+0xa8>)
 80004e8:	f000 ff20 	bl	800132c <HAL_CAN_AddTxMessage>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <Can_Test_Send3+0x92>
    {
        Error_Handler();
 80004f2:	f000 fa9c 	bl	8000a2e <Error_Handler>
    }
}
 80004f6:	bf00      	nop
 80004f8:	3714      	adds	r7, #20
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004fe:	bf00      	nop
 8000500:	20000094 	.word	0x20000094
 8000504:	1ff46f00 	.word	0x1ff46f00
 8000508:	08004c8c 	.word	0x08004c8c
 800050c:	200000f4 	.word	0x200000f4

08000510 <Can_Test_Send7>:
    {
        Error_Handler();
    }
}
void Can_Test_Send7(void)
{
 8000510:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000512:	b08b      	sub	sp, #44	; 0x2c
 8000514:	af06      	add	r7, sp, #24
	uint8_t TxData[8];
	uint32_t TxMailbox = 0;
 8000516:	2300      	movs	r3, #0
 8000518:	607b      	str	r3, [r7, #4]
	TxHeader.StdId = 0x00;
 800051a:	4b24      	ldr	r3, [pc, #144]	; (80005ac <Can_Test_Send7+0x9c>)
 800051c:	2200      	movs	r2, #0
 800051e:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId = 0x1ff46f00;
 8000520:	4b22      	ldr	r3, [pc, #136]	; (80005ac <Can_Test_Send7+0x9c>)
 8000522:	4a23      	ldr	r2, [pc, #140]	; (80005b0 <Can_Test_Send7+0xa0>)
 8000524:	605a      	str	r2, [r3, #4]
	TxHeader.RTR = CAN_RTR_DATA;
 8000526:	4b21      	ldr	r3, [pc, #132]	; (80005ac <Can_Test_Send7+0x9c>)
 8000528:	2200      	movs	r2, #0
 800052a:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_EXT;
 800052c:	4b1f      	ldr	r3, [pc, #124]	; (80005ac <Can_Test_Send7+0x9c>)
 800052e:	2204      	movs	r2, #4
 8000530:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 8000532:	4b1e      	ldr	r3, [pc, #120]	; (80005ac <Can_Test_Send7+0x9c>)
 8000534:	2208      	movs	r2, #8
 8000536:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8000538:	4b1c      	ldr	r3, [pc, #112]	; (80005ac <Can_Test_Send7+0x9c>)
 800053a:	2200      	movs	r2, #0
 800053c:	751a      	strb	r2, [r3, #20]

	TxData[0] = 0x9C;
 800053e:	239c      	movs	r3, #156	; 0x9c
 8000540:	723b      	strb	r3, [r7, #8]
	TxData[1] = 0xFF;
 8000542:	23ff      	movs	r3, #255	; 0xff
 8000544:	727b      	strb	r3, [r7, #9]
	TxData[2] = 0x00;
 8000546:	2300      	movs	r3, #0
 8000548:	72bb      	strb	r3, [r7, #10]
	TxData[3] = 0x00;
 800054a:	2300      	movs	r3, #0
 800054c:	72fb      	strb	r3, [r7, #11]
	TxData[4] = 0x00;
 800054e:	2300      	movs	r3, #0
 8000550:	733b      	strb	r3, [r7, #12]
	TxData[5] = 0x00;
 8000552:	2300      	movs	r3, #0
 8000554:	737b      	strb	r3, [r7, #13]
	TxData[6] = 0x00;
 8000556:	2300      	movs	r3, #0
 8000558:	73bb      	strb	r3, [r7, #14]
	TxData[7] = 0x00;
 800055a:	2300      	movs	r3, #0
 800055c:	73fb      	strb	r3, [r7, #15]
	printf("CAN Send:%02X %02X %02X %02X %02X %02X %02X %02X \n",
			TxData[0], TxData[1], TxData[2], TxData[3],
 800055e:	7a3b      	ldrb	r3, [r7, #8]
	printf("CAN Send:%02X %02X %02X %02X %02X %02X %02X %02X \n",
 8000560:	461d      	mov	r5, r3
			TxData[0], TxData[1], TxData[2], TxData[3],
 8000562:	7a7b      	ldrb	r3, [r7, #9]
	printf("CAN Send:%02X %02X %02X %02X %02X %02X %02X %02X \n",
 8000564:	461e      	mov	r6, r3
			TxData[0], TxData[1], TxData[2], TxData[3],
 8000566:	7abb      	ldrb	r3, [r7, #10]
	printf("CAN Send:%02X %02X %02X %02X %02X %02X %02X %02X \n",
 8000568:	469c      	mov	ip, r3
			TxData[0], TxData[1], TxData[2], TxData[3],
 800056a:	7afb      	ldrb	r3, [r7, #11]
			TxData[4], TxData[5], TxData[6], TxData[7]);
 800056c:	7b3a      	ldrb	r2, [r7, #12]
 800056e:	7b79      	ldrb	r1, [r7, #13]
 8000570:	7bb8      	ldrb	r0, [r7, #14]
 8000572:	7bfc      	ldrb	r4, [r7, #15]
	printf("CAN Send:%02X %02X %02X %02X %02X %02X %02X %02X \n",
 8000574:	9404      	str	r4, [sp, #16]
 8000576:	9003      	str	r0, [sp, #12]
 8000578:	9102      	str	r1, [sp, #8]
 800057a:	9201      	str	r2, [sp, #4]
 800057c:	9300      	str	r3, [sp, #0]
 800057e:	4663      	mov	r3, ip
 8000580:	4632      	mov	r2, r6
 8000582:	4629      	mov	r1, r5
 8000584:	480b      	ldr	r0, [pc, #44]	; (80005b4 <Can_Test_Send7+0xa4>)
 8000586:	f003 fb67 	bl	8003c58 <iprintf>
    // Send Data  发送数据
    if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 800058a:	1d3b      	adds	r3, r7, #4
 800058c:	f107 0208 	add.w	r2, r7, #8
 8000590:	4906      	ldr	r1, [pc, #24]	; (80005ac <Can_Test_Send7+0x9c>)
 8000592:	4809      	ldr	r0, [pc, #36]	; (80005b8 <Can_Test_Send7+0xa8>)
 8000594:	f000 feca 	bl	800132c <HAL_CAN_AddTxMessage>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d001      	beq.n	80005a2 <Can_Test_Send7+0x92>
    {
        Error_Handler();
 800059e:	f000 fa46 	bl	8000a2e <Error_Handler>
    }
}
 80005a2:	bf00      	nop
 80005a4:	3714      	adds	r7, #20
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005aa:	bf00      	nop
 80005ac:	20000094 	.word	0x20000094
 80005b0:	1ff46f00 	.word	0x1ff46f00
 80005b4:	08004c8c 	.word	0x08004c8c
 80005b8:	200000f4 	.word	0x200000f4

080005bc <HAL_CAN_RxFifo0MsgPendingCallback>:
// CAN receives interrupt callbacks  CAN接收中断回调
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80005bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005be:	b08b      	sub	sp, #44	; 0x2c
 80005c0:	af06      	add	r7, sp, #24
 80005c2:	6078      	str	r0, [r7, #4]
	if (hcan->Instance == CAN1)
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a14      	ldr	r2, [pc, #80]	; (800061c <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 80005ca:	4293      	cmp	r3, r2
 80005cc:	d122      	bne.n	8000614 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>
	{
		uint8_t RxData[8];
		if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 80005ce:	f107 0308 	add.w	r3, r7, #8
 80005d2:	4a13      	ldr	r2, [pc, #76]	; (8000620 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 80005d4:	2100      	movs	r1, #0
 80005d6:	6878      	ldr	r0, [r7, #4]
 80005d8:	f000 ff82 	bl	80014e0 <HAL_CAN_GetRxMessage>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d002      	beq.n	80005e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>
		{
			Error_Handler();
 80005e2:	f000 fa24 	bl	8000a2e <Error_Handler>
			printf("CAN Receive:%02X %02X %02X %02X %02X %02X %02X %02X \n",
					RxData[0], RxData[1], RxData[2], RxData[3],
					RxData[4], RxData[5], RxData[6], RxData[7]);
		}
	}
}
 80005e6:	e015      	b.n	8000614 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>
					RxData[0], RxData[1], RxData[2], RxData[3],
 80005e8:	7a3b      	ldrb	r3, [r7, #8]
			printf("CAN Receive:%02X %02X %02X %02X %02X %02X %02X %02X \n",
 80005ea:	461d      	mov	r5, r3
					RxData[0], RxData[1], RxData[2], RxData[3],
 80005ec:	7a7b      	ldrb	r3, [r7, #9]
			printf("CAN Receive:%02X %02X %02X %02X %02X %02X %02X %02X \n",
 80005ee:	461e      	mov	r6, r3
					RxData[0], RxData[1], RxData[2], RxData[3],
 80005f0:	7abb      	ldrb	r3, [r7, #10]
			printf("CAN Receive:%02X %02X %02X %02X %02X %02X %02X %02X \n",
 80005f2:	469c      	mov	ip, r3
					RxData[0], RxData[1], RxData[2], RxData[3],
 80005f4:	7afb      	ldrb	r3, [r7, #11]
					RxData[4], RxData[5], RxData[6], RxData[7]);
 80005f6:	7b3a      	ldrb	r2, [r7, #12]
 80005f8:	7b79      	ldrb	r1, [r7, #13]
 80005fa:	7bb8      	ldrb	r0, [r7, #14]
 80005fc:	7bfc      	ldrb	r4, [r7, #15]
			printf("CAN Receive:%02X %02X %02X %02X %02X %02X %02X %02X \n",
 80005fe:	9404      	str	r4, [sp, #16]
 8000600:	9003      	str	r0, [sp, #12]
 8000602:	9102      	str	r1, [sp, #8]
 8000604:	9201      	str	r2, [sp, #4]
 8000606:	9300      	str	r3, [sp, #0]
 8000608:	4663      	mov	r3, ip
 800060a:	4632      	mov	r2, r6
 800060c:	4629      	mov	r1, r5
 800060e:	4805      	ldr	r0, [pc, #20]	; (8000624 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8000610:	f003 fb22 	bl	8003c58 <iprintf>
}
 8000614:	bf00      	nop
 8000616:	3714      	adds	r7, #20
 8000618:	46bd      	mov	sp, r7
 800061a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800061c:	40006400 	.word	0x40006400
 8000620:	200000ac 	.word	0x200000ac
 8000624:	08004cc0 	.word	0x08004cc0

08000628 <Key1_is_Press>:


// 判断按键是否被按下，按下返回KEY_PRESS，松开返回KEY_RELEASE
// Determine if the key is pressed, press to return KEY_PRESS, release to return KEY_RELEASE  
static uint8_t Key1_is_Press(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
	if (!HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin))
 800062c:	2104      	movs	r1, #4
 800062e:	4805      	ldr	r0, [pc, #20]	; (8000644 <Key1_is_Press+0x1c>)
 8000630:	f002 f946 	bl	80028c0 <HAL_GPIO_ReadPin>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d101      	bne.n	800063e <Key1_is_Press+0x16>
	{
		return KEY_PRESS; // 如果按键被按下，则返回KEY_PRESS
 800063a:	2301      	movs	r3, #1
 800063c:	e000      	b.n	8000640 <Key1_is_Press+0x18>
	}
	return KEY_RELEASE;   // 如果按键是松开状态，则返回KEY_RELEASE
 800063e:	2300      	movs	r3, #0
}
 8000640:	4618      	mov	r0, r3
 8000642:	bd80      	pop	{r7, pc}
 8000644:	40011400 	.word	0x40011400

08000648 <Key1_State>:
// 读取按键K1的状态，按下返回KEY_PRESS，松开返回KEY_RELEASE. 
// mode:设置模式，0：按下一直返回KEY_PRESS；1：按下只返回一次KEY_PRESS
// Read the state of key K1, press down to return KEY_PRESS, release to return key_release. 
// mode: setting mode, 0: press down to return KEY_PRESS;  1: KEY_PRESS is returned only once  
uint8_t Key1_State(uint8_t mode)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]
	static uint16_t key1_state = 0;

	if (Key1_is_Press() == KEY_PRESS)
 8000652:	f7ff ffe9 	bl	8000628 <Key1_is_Press>
 8000656:	4603      	mov	r3, r0
 8000658:	2b01      	cmp	r3, #1
 800065a:	d10e      	bne.n	800067a <Key1_State+0x32>
	{
		if (key1_state < (mode + 1) * 2)
 800065c:	4b0e      	ldr	r3, [pc, #56]	; (8000698 <Key1_State+0x50>)
 800065e:	881b      	ldrh	r3, [r3, #0]
 8000660:	461a      	mov	r2, r3
 8000662:	79fb      	ldrb	r3, [r7, #7]
 8000664:	3301      	adds	r3, #1
 8000666:	005b      	lsls	r3, r3, #1
 8000668:	429a      	cmp	r2, r3
 800066a:	da09      	bge.n	8000680 <Key1_State+0x38>
		{
			key1_state++;
 800066c:	4b0a      	ldr	r3, [pc, #40]	; (8000698 <Key1_State+0x50>)
 800066e:	881b      	ldrh	r3, [r3, #0]
 8000670:	3301      	adds	r3, #1
 8000672:	b29a      	uxth	r2, r3
 8000674:	4b08      	ldr	r3, [pc, #32]	; (8000698 <Key1_State+0x50>)
 8000676:	801a      	strh	r2, [r3, #0]
 8000678:	e002      	b.n	8000680 <Key1_State+0x38>
		}
	}
	else
	{
		key1_state = 0;
 800067a:	4b07      	ldr	r3, [pc, #28]	; (8000698 <Key1_State+0x50>)
 800067c:	2200      	movs	r2, #0
 800067e:	801a      	strh	r2, [r3, #0]
	}
	if (key1_state == 2)
 8000680:	4b05      	ldr	r3, [pc, #20]	; (8000698 <Key1_State+0x50>)
 8000682:	881b      	ldrh	r3, [r3, #0]
 8000684:	2b02      	cmp	r3, #2
 8000686:	d101      	bne.n	800068c <Key1_State+0x44>
	{
		return KEY_PRESS;
 8000688:	2301      	movs	r3, #1
 800068a:	e000      	b.n	800068e <Key1_State+0x46>
	}
	return KEY_RELEASE;
 800068c:	2300      	movs	r3, #0
}
 800068e:	4618      	mov	r0, r3
 8000690:	3708      	adds	r7, #8
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	200000f0 	.word	0x200000f0

0800069c <USART1_Init>:

uint8_t RxTemp = 0;

// Initialize USART1  初始化串口1
void USART1_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart1, (uint8_t *)&RxTemp, 1);
 80006a0:	2201      	movs	r2, #1
 80006a2:	4903      	ldr	r1, [pc, #12]	; (80006b0 <USART1_Init+0x14>)
 80006a4:	4803      	ldr	r0, [pc, #12]	; (80006b4 <USART1_Init+0x18>)
 80006a6:	f002 fe4c 	bl	8003342 <HAL_UART_Receive_IT>
}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	200000f2 	.word	0x200000f2
 80006b4:	20000120 	.word	0x20000120

080006b8 <USART1_Send_U8>:

// The serial port sends one byte  串口发送一个字节
void USART1_Send_U8(uint8_t ch)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	4603      	mov	r3, r0
 80006c0:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 80006c2:	1df9      	adds	r1, r7, #7
 80006c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006c8:	2201      	movs	r2, #1
 80006ca:	4803      	ldr	r0, [pc, #12]	; (80006d8 <USART1_Send_U8+0x20>)
 80006cc:	f002 fda7 	bl	800321e <HAL_UART_Transmit>
}
 80006d0:	bf00      	nop
 80006d2:	3708      	adds	r7, #8
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	20000120 	.word	0x20000120

080006dc <HAL_UART_RxCpltCallback>:
    #endif
}

// The serial port receiving is interrupted. Procedure  串口接收完成中断
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
    /* NOTE : This function should not be modified, when the callback is needed,
              the HAL_UART_RxCpltCallback can be implemented in the user file
     */
    // 测试发送数据，实际应用中不应该在中断中发送数据
    // Test sending data. In practice, data should not be sent during interrupts  
    USART1_Send_U8(RxTemp);
 80006e4:	4b06      	ldr	r3, [pc, #24]	; (8000700 <HAL_UART_RxCpltCallback+0x24>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	4618      	mov	r0, r3
 80006ea:	f7ff ffe5 	bl	80006b8 <USART1_Send_U8>

    // Continue receiving data  继续接收数据
    HAL_UART_Receive_IT(&huart1, (uint8_t *)&RxTemp, 1);
 80006ee:	2201      	movs	r2, #1
 80006f0:	4903      	ldr	r1, [pc, #12]	; (8000700 <HAL_UART_RxCpltCallback+0x24>)
 80006f2:	4804      	ldr	r0, [pc, #16]	; (8000704 <HAL_UART_RxCpltCallback+0x28>)
 80006f4:	f002 fe25 	bl	8003342 <HAL_UART_Receive_IT>
}
 80006f8:	bf00      	nop
 80006fa:	3708      	adds	r7, #8
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	200000f2 	.word	0x200000f2
 8000704:	20000120 	.word	0x20000120

08000708 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
    /* Place your implementation of fputc here */
    /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8000710:	1d39      	adds	r1, r7, #4
 8000712:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000716:	2201      	movs	r2, #1
 8000718:	4803      	ldr	r0, [pc, #12]	; (8000728 <__io_putchar+0x20>)
 800071a:	f002 fd80 	bl	800321e <HAL_UART_Transmit>
    return ch;
 800071e:	687b      	ldr	r3, [r7, #4]
}
 8000720:	4618      	mov	r0, r3
 8000722:	3708      	adds	r7, #8
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	20000120 	.word	0x20000120

0800072c <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000730:	4b17      	ldr	r3, [pc, #92]	; (8000790 <MX_CAN_Init+0x64>)
 8000732:	4a18      	ldr	r2, [pc, #96]	; (8000794 <MX_CAN_Init+0x68>)
 8000734:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 8000736:	4b16      	ldr	r3, [pc, #88]	; (8000790 <MX_CAN_Init+0x64>)
 8000738:	2208      	movs	r2, #8
 800073a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800073c:	4b14      	ldr	r3, [pc, #80]	; (8000790 <MX_CAN_Init+0x64>)
 800073e:	2200      	movs	r2, #0
 8000740:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000742:	4b13      	ldr	r3, [pc, #76]	; (8000790 <MX_CAN_Init+0x64>)
 8000744:	2200      	movs	r2, #0
 8000746:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 8000748:	4b11      	ldr	r3, [pc, #68]	; (8000790 <MX_CAN_Init+0x64>)
 800074a:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 800074e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000750:	4b0f      	ldr	r3, [pc, #60]	; (8000790 <MX_CAN_Init+0x64>)
 8000752:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000756:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000758:	4b0d      	ldr	r3, [pc, #52]	; (8000790 <MX_CAN_Init+0x64>)
 800075a:	2200      	movs	r2, #0
 800075c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800075e:	4b0c      	ldr	r3, [pc, #48]	; (8000790 <MX_CAN_Init+0x64>)
 8000760:	2200      	movs	r2, #0
 8000762:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000764:	4b0a      	ldr	r3, [pc, #40]	; (8000790 <MX_CAN_Init+0x64>)
 8000766:	2200      	movs	r2, #0
 8000768:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800076a:	4b09      	ldr	r3, [pc, #36]	; (8000790 <MX_CAN_Init+0x64>)
 800076c:	2200      	movs	r2, #0
 800076e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000770:	4b07      	ldr	r3, [pc, #28]	; (8000790 <MX_CAN_Init+0x64>)
 8000772:	2200      	movs	r2, #0
 8000774:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000776:	4b06      	ldr	r3, [pc, #24]	; (8000790 <MX_CAN_Init+0x64>)
 8000778:	2200      	movs	r2, #0
 800077a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800077c:	4804      	ldr	r0, [pc, #16]	; (8000790 <MX_CAN_Init+0x64>)
 800077e:	f000 fbcd 	bl	8000f1c <HAL_CAN_Init>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000788:	f000 f951 	bl	8000a2e <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 800078c:	bf00      	nop
 800078e:	bd80      	pop	{r7, pc}
 8000790:	200000f4 	.word	0x200000f4
 8000794:	40006400 	.word	0x40006400

08000798 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b08a      	sub	sp, #40	; 0x28
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a0:	f107 0314 	add.w	r3, r7, #20
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	4a29      	ldr	r2, [pc, #164]	; (8000858 <HAL_CAN_MspInit+0xc0>)
 80007b4:	4293      	cmp	r3, r2
 80007b6:	d14b      	bne.n	8000850 <HAL_CAN_MspInit+0xb8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80007b8:	4b28      	ldr	r3, [pc, #160]	; (800085c <HAL_CAN_MspInit+0xc4>)
 80007ba:	69db      	ldr	r3, [r3, #28]
 80007bc:	4a27      	ldr	r2, [pc, #156]	; (800085c <HAL_CAN_MspInit+0xc4>)
 80007be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80007c2:	61d3      	str	r3, [r2, #28]
 80007c4:	4b25      	ldr	r3, [pc, #148]	; (800085c <HAL_CAN_MspInit+0xc4>)
 80007c6:	69db      	ldr	r3, [r3, #28]
 80007c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80007cc:	613b      	str	r3, [r7, #16]
 80007ce:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d0:	4b22      	ldr	r3, [pc, #136]	; (800085c <HAL_CAN_MspInit+0xc4>)
 80007d2:	699b      	ldr	r3, [r3, #24]
 80007d4:	4a21      	ldr	r2, [pc, #132]	; (800085c <HAL_CAN_MspInit+0xc4>)
 80007d6:	f043 0308 	orr.w	r3, r3, #8
 80007da:	6193      	str	r3, [r2, #24]
 80007dc:	4b1f      	ldr	r3, [pc, #124]	; (800085c <HAL_CAN_MspInit+0xc4>)
 80007de:	699b      	ldr	r3, [r3, #24]
 80007e0:	f003 0308 	and.w	r3, r3, #8
 80007e4:	60fb      	str	r3, [r7, #12]
 80007e6:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80007e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007ee:	2300      	movs	r3, #0
 80007f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f2:	2300      	movs	r3, #0
 80007f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f6:	f107 0314 	add.w	r3, r7, #20
 80007fa:	4619      	mov	r1, r3
 80007fc:	4818      	ldr	r0, [pc, #96]	; (8000860 <HAL_CAN_MspInit+0xc8>)
 80007fe:	f001 fecb 	bl	8002598 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000802:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000806:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000808:	2302      	movs	r3, #2
 800080a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800080c:	2303      	movs	r3, #3
 800080e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000810:	f107 0314 	add.w	r3, r7, #20
 8000814:	4619      	mov	r1, r3
 8000816:	4812      	ldr	r0, [pc, #72]	; (8000860 <HAL_CAN_MspInit+0xc8>)
 8000818:	f001 febe 	bl	8002598 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 800081c:	4b11      	ldr	r3, [pc, #68]	; (8000864 <HAL_CAN_MspInit+0xcc>)
 800081e:	685b      	ldr	r3, [r3, #4]
 8000820:	627b      	str	r3, [r7, #36]	; 0x24
 8000822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000824:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8000828:	627b      	str	r3, [r7, #36]	; 0x24
 800082a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800082c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000830:	627b      	str	r3, [r7, #36]	; 0x24
 8000832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000834:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000838:	627b      	str	r3, [r7, #36]	; 0x24
 800083a:	4a0a      	ldr	r2, [pc, #40]	; (8000864 <HAL_CAN_MspInit+0xcc>)
 800083c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800083e:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8000840:	2200      	movs	r2, #0
 8000842:	2100      	movs	r1, #0
 8000844:	2014      	movs	r0, #20
 8000846:	f001 fa7c 	bl	8001d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800084a:	2014      	movs	r0, #20
 800084c:	f001 fa95 	bl	8001d7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000850:	bf00      	nop
 8000852:	3728      	adds	r7, #40	; 0x28
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	40006400 	.word	0x40006400
 800085c:	40021000 	.word	0x40021000
 8000860:	40010c00 	.word	0x40010c00
 8000864:	40010000 	.word	0x40010000

08000868 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800086e:	4b0c      	ldr	r3, [pc, #48]	; (80008a0 <MX_DMA_Init+0x38>)
 8000870:	695b      	ldr	r3, [r3, #20]
 8000872:	4a0b      	ldr	r2, [pc, #44]	; (80008a0 <MX_DMA_Init+0x38>)
 8000874:	f043 0301 	orr.w	r3, r3, #1
 8000878:	6153      	str	r3, [r2, #20]
 800087a:	4b09      	ldr	r3, [pc, #36]	; (80008a0 <MX_DMA_Init+0x38>)
 800087c:	695b      	ldr	r3, [r3, #20]
 800087e:	f003 0301 	and.w	r3, r3, #1
 8000882:	607b      	str	r3, [r7, #4]
 8000884:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000886:	2200      	movs	r2, #0
 8000888:	2100      	movs	r1, #0
 800088a:	200e      	movs	r0, #14
 800088c:	f001 fa59 	bl	8001d42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000890:	200e      	movs	r0, #14
 8000892:	f001 fa72 	bl	8001d7a <HAL_NVIC_EnableIRQ>

}
 8000896:	bf00      	nop
 8000898:	3708      	adds	r7, #8
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40021000 	.word	0x40021000

080008a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b088      	sub	sp, #32
 80008a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008aa:	f107 0310 	add.w	r3, r7, #16
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
 80008b2:	605a      	str	r2, [r3, #4]
 80008b4:	609a      	str	r2, [r3, #8]
 80008b6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008b8:	4b2a      	ldr	r3, [pc, #168]	; (8000964 <MX_GPIO_Init+0xc0>)
 80008ba:	699b      	ldr	r3, [r3, #24]
 80008bc:	4a29      	ldr	r2, [pc, #164]	; (8000964 <MX_GPIO_Init+0xc0>)
 80008be:	f043 0310 	orr.w	r3, r3, #16
 80008c2:	6193      	str	r3, [r2, #24]
 80008c4:	4b27      	ldr	r3, [pc, #156]	; (8000964 <MX_GPIO_Init+0xc0>)
 80008c6:	699b      	ldr	r3, [r3, #24]
 80008c8:	f003 0310 	and.w	r3, r3, #16
 80008cc:	60fb      	str	r3, [r7, #12]
 80008ce:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008d0:	4b24      	ldr	r3, [pc, #144]	; (8000964 <MX_GPIO_Init+0xc0>)
 80008d2:	699b      	ldr	r3, [r3, #24]
 80008d4:	4a23      	ldr	r2, [pc, #140]	; (8000964 <MX_GPIO_Init+0xc0>)
 80008d6:	f043 0320 	orr.w	r3, r3, #32
 80008da:	6193      	str	r3, [r2, #24]
 80008dc:	4b21      	ldr	r3, [pc, #132]	; (8000964 <MX_GPIO_Init+0xc0>)
 80008de:	699b      	ldr	r3, [r3, #24]
 80008e0:	f003 0320 	and.w	r3, r3, #32
 80008e4:	60bb      	str	r3, [r7, #8]
 80008e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e8:	4b1e      	ldr	r3, [pc, #120]	; (8000964 <MX_GPIO_Init+0xc0>)
 80008ea:	699b      	ldr	r3, [r3, #24]
 80008ec:	4a1d      	ldr	r2, [pc, #116]	; (8000964 <MX_GPIO_Init+0xc0>)
 80008ee:	f043 0304 	orr.w	r3, r3, #4
 80008f2:	6193      	str	r3, [r2, #24]
 80008f4:	4b1b      	ldr	r3, [pc, #108]	; (8000964 <MX_GPIO_Init+0xc0>)
 80008f6:	699b      	ldr	r3, [r3, #24]
 80008f8:	f003 0304 	and.w	r3, r3, #4
 80008fc:	607b      	str	r3, [r7, #4]
 80008fe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000900:	4b18      	ldr	r3, [pc, #96]	; (8000964 <MX_GPIO_Init+0xc0>)
 8000902:	699b      	ldr	r3, [r3, #24]
 8000904:	4a17      	ldr	r2, [pc, #92]	; (8000964 <MX_GPIO_Init+0xc0>)
 8000906:	f043 0308 	orr.w	r3, r3, #8
 800090a:	6193      	str	r3, [r2, #24]
 800090c:	4b15      	ldr	r3, [pc, #84]	; (8000964 <MX_GPIO_Init+0xc0>)
 800090e:	699b      	ldr	r3, [r3, #24]
 8000910:	f003 0308 	and.w	r3, r3, #8
 8000914:	603b      	str	r3, [r7, #0]
 8000916:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Pin|BEEP_Pin, GPIO_PIN_RESET);
 8000918:	2200      	movs	r2, #0
 800091a:	f242 0120 	movw	r1, #8224	; 0x2020
 800091e:	4812      	ldr	r0, [pc, #72]	; (8000968 <MX_GPIO_Init+0xc4>)
 8000920:	f001 ffe5 	bl	80028ee <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED_Pin|BEEP_Pin;
 8000924:	f242 0320 	movw	r3, #8224	; 0x2020
 8000928:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092a:	2301      	movs	r3, #1
 800092c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092e:	2300      	movs	r3, #0
 8000930:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000932:	2302      	movs	r3, #2
 8000934:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000936:	f107 0310 	add.w	r3, r7, #16
 800093a:	4619      	mov	r1, r3
 800093c:	480a      	ldr	r0, [pc, #40]	; (8000968 <MX_GPIO_Init+0xc4>)
 800093e:	f001 fe2b 	bl	8002598 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY1_Pin;
 8000942:	2304      	movs	r3, #4
 8000944:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000946:	2300      	movs	r3, #0
 8000948:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800094a:	2301      	movs	r3, #1
 800094c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 800094e:	f107 0310 	add.w	r3, r7, #16
 8000952:	4619      	mov	r1, r3
 8000954:	4805      	ldr	r0, [pc, #20]	; (800096c <MX_GPIO_Init+0xc8>)
 8000956:	f001 fe1f 	bl	8002598 <HAL_GPIO_Init>

}
 800095a:	bf00      	nop
 800095c:	3720      	adds	r7, #32
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	40021000 	.word	0x40021000
 8000968:	40011000 	.word	0x40011000
 800096c:	40011400 	.word	0x40011400

08000970 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000976:	f000 fa4b 	bl	8000e10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800097a:	f000 f813 	bl	80009a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800097e:	f7ff ff91 	bl	80008a4 <MX_GPIO_Init>
  MX_CAN_Init();
 8000982:	f7ff fed3 	bl	800072c <MX_CAN_Init>
  MX_DMA_Init();
 8000986:	f7ff ff6f 	bl	8000868 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800098a:	f000 f973 	bl	8000c74 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  Bsp_Init();
 800098e:	f7ff fc63 	bl	8000258 <Bsp_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int i = 0;
 8000992:	2300      	movs	r3, #0
 8000994:	607b      	str	r3, [r7, #4]
  while (1)
  {
    //Bsp_Loop(i);
	Bsp_Loop1(i);
 8000996:	6878      	ldr	r0, [r7, #4]
 8000998:	f7ff fc6e 	bl	8000278 <Bsp_Loop1>
    /* USER CODE END WHILE */
    i++;
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	3301      	adds	r3, #1
 80009a0:	607b      	str	r3, [r7, #4]
	Bsp_Loop1(i);
 80009a2:	e7f8      	b.n	8000996 <main+0x26>

080009a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b090      	sub	sp, #64	; 0x40
 80009a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009aa:	f107 0318 	add.w	r3, r7, #24
 80009ae:	2228      	movs	r2, #40	; 0x28
 80009b0:	2100      	movs	r1, #0
 80009b2:	4618      	mov	r0, r3
 80009b4:	f003 f948 	bl	8003c48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b8:	1d3b      	adds	r3, r7, #4
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]
 80009be:	605a      	str	r2, [r3, #4]
 80009c0:	609a      	str	r2, [r3, #8]
 80009c2:	60da      	str	r2, [r3, #12]
 80009c4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009c6:	2301      	movs	r3, #1
 80009c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80009d0:	2300      	movs	r3, #0
 80009d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009d4:	2301      	movs	r3, #1
 80009d6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009d8:	2302      	movs	r3, #2
 80009da:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80009e2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80009e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009e8:	f107 0318 	add.w	r3, r7, #24
 80009ec:	4618      	mov	r0, r3
 80009ee:	f001 ffaf 	bl	8002950 <HAL_RCC_OscConfig>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80009f8:	f000 f819 	bl	8000a2e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009fc:	230f      	movs	r3, #15
 80009fe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a00:	2302      	movs	r3, #2
 8000a02:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a04:	2300      	movs	r3, #0
 8000a06:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a12:	1d3b      	adds	r3, r7, #4
 8000a14:	2102      	movs	r1, #2
 8000a16:	4618      	mov	r0, r3
 8000a18:	f002 fa1c 	bl	8002e54 <HAL_RCC_ClockConfig>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000a22:	f000 f804 	bl	8000a2e <Error_Handler>
  }
}
 8000a26:	bf00      	nop
 8000a28:	3740      	adds	r7, #64	; 0x40
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}

08000a2e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a32:	b672      	cpsid	i
}
 8000a34:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a36:	e7fe      	b.n	8000a36 <Error_Handler+0x8>

08000a38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b085      	sub	sp, #20
 8000a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a3e:	4b15      	ldr	r3, [pc, #84]	; (8000a94 <HAL_MspInit+0x5c>)
 8000a40:	699b      	ldr	r3, [r3, #24]
 8000a42:	4a14      	ldr	r2, [pc, #80]	; (8000a94 <HAL_MspInit+0x5c>)
 8000a44:	f043 0301 	orr.w	r3, r3, #1
 8000a48:	6193      	str	r3, [r2, #24]
 8000a4a:	4b12      	ldr	r3, [pc, #72]	; (8000a94 <HAL_MspInit+0x5c>)
 8000a4c:	699b      	ldr	r3, [r3, #24]
 8000a4e:	f003 0301 	and.w	r3, r3, #1
 8000a52:	60bb      	str	r3, [r7, #8]
 8000a54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a56:	4b0f      	ldr	r3, [pc, #60]	; (8000a94 <HAL_MspInit+0x5c>)
 8000a58:	69db      	ldr	r3, [r3, #28]
 8000a5a:	4a0e      	ldr	r2, [pc, #56]	; (8000a94 <HAL_MspInit+0x5c>)
 8000a5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a60:	61d3      	str	r3, [r2, #28]
 8000a62:	4b0c      	ldr	r3, [pc, #48]	; (8000a94 <HAL_MspInit+0x5c>)
 8000a64:	69db      	ldr	r3, [r3, #28]
 8000a66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a6a:	607b      	str	r3, [r7, #4]
 8000a6c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a6e:	4b0a      	ldr	r3, [pc, #40]	; (8000a98 <HAL_MspInit+0x60>)
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	4a04      	ldr	r2, [pc, #16]	; (8000a98 <HAL_MspInit+0x60>)
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a8a:	bf00      	nop
 8000a8c:	3714      	adds	r7, #20
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bc80      	pop	{r7}
 8000a92:	4770      	bx	lr
 8000a94:	40021000 	.word	0x40021000
 8000a98:	40010000 	.word	0x40010000

08000a9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000aa0:	e7fe      	b.n	8000aa0 <NMI_Handler+0x4>

08000aa2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aa2:	b480      	push	{r7}
 8000aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa6:	e7fe      	b.n	8000aa6 <HardFault_Handler+0x4>

08000aa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aac:	e7fe      	b.n	8000aac <MemManage_Handler+0x4>

08000aae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aae:	b480      	push	{r7}
 8000ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ab2:	e7fe      	b.n	8000ab2 <BusFault_Handler+0x4>

08000ab4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ab8:	e7fe      	b.n	8000ab8 <UsageFault_Handler+0x4>

08000aba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aba:	b480      	push	{r7}
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000abe:	bf00      	nop
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bc80      	pop	{r7}
 8000ac4:	4770      	bx	lr

08000ac6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ac6:	b480      	push	{r7}
 8000ac8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aca:	bf00      	nop
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bc80      	pop	{r7}
 8000ad0:	4770      	bx	lr

08000ad2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ad2:	b480      	push	{r7}
 8000ad4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ad6:	bf00      	nop
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bc80      	pop	{r7}
 8000adc:	4770      	bx	lr

08000ade <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ae2:	f000 f9db 	bl	8000e9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
	...

08000aec <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000af0:	4802      	ldr	r0, [pc, #8]	; (8000afc <DMA1_Channel4_IRQHandler+0x10>)
 8000af2:	f001 fb15 	bl	8002120 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000af6:	bf00      	nop
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	20000164 	.word	0x20000164

08000b00 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000b04:	4802      	ldr	r0, [pc, #8]	; (8000b10 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000b06:	f000 fe21 	bl	800174c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000b0a:	bf00      	nop
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	200000f4 	.word	0x200000f4

08000b14 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000b18:	4802      	ldr	r0, [pc, #8]	; (8000b24 <USART1_IRQHandler+0x10>)
 8000b1a:	f002 fc43 	bl	80033a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	20000120 	.word	0x20000120

08000b28 <_read>:
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b086      	sub	sp, #24
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	60f8      	str	r0, [r7, #12]
 8000b30:	60b9      	str	r1, [r7, #8]
 8000b32:	607a      	str	r2, [r7, #4]
 8000b34:	2300      	movs	r3, #0
 8000b36:	617b      	str	r3, [r7, #20]
 8000b38:	e00a      	b.n	8000b50 <_read+0x28>
 8000b3a:	f3af 8000 	nop.w
 8000b3e:	4601      	mov	r1, r0
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	1c5a      	adds	r2, r3, #1
 8000b44:	60ba      	str	r2, [r7, #8]
 8000b46:	b2ca      	uxtb	r2, r1
 8000b48:	701a      	strb	r2, [r3, #0]
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	617b      	str	r3, [r7, #20]
 8000b50:	697a      	ldr	r2, [r7, #20]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	dbf0      	blt.n	8000b3a <_read+0x12>
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3718      	adds	r7, #24
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}

08000b62 <_write>:
 8000b62:	b580      	push	{r7, lr}
 8000b64:	b086      	sub	sp, #24
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	60f8      	str	r0, [r7, #12]
 8000b6a:	60b9      	str	r1, [r7, #8]
 8000b6c:	607a      	str	r2, [r7, #4]
 8000b6e:	2300      	movs	r3, #0
 8000b70:	617b      	str	r3, [r7, #20]
 8000b72:	e009      	b.n	8000b88 <_write+0x26>
 8000b74:	68bb      	ldr	r3, [r7, #8]
 8000b76:	1c5a      	adds	r2, r3, #1
 8000b78:	60ba      	str	r2, [r7, #8]
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f7ff fdc3 	bl	8000708 <__io_putchar>
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	3301      	adds	r3, #1
 8000b86:	617b      	str	r3, [r7, #20]
 8000b88:	697a      	ldr	r2, [r7, #20]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	dbf1      	blt.n	8000b74 <_write+0x12>
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	4618      	mov	r0, r3
 8000b94:	3718      	adds	r7, #24
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}

08000b9a <_close>:
 8000b9a:	b480      	push	{r7}
 8000b9c:	b083      	sub	sp, #12
 8000b9e:	af00      	add	r7, sp, #0
 8000ba0:	6078      	str	r0, [r7, #4]
 8000ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	370c      	adds	r7, #12
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bc80      	pop	{r7}
 8000bae:	4770      	bx	lr

08000bb0 <_fstat>:
 8000bb0:	b480      	push	{r7}
 8000bb2:	b083      	sub	sp, #12
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	6039      	str	r1, [r7, #0]
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	370c      	adds	r7, #12
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bc80      	pop	{r7}
 8000bcc:	4770      	bx	lr

08000bce <_isatty>:
 8000bce:	b480      	push	{r7}
 8000bd0:	b083      	sub	sp, #12
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	6078      	str	r0, [r7, #4]
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	4618      	mov	r0, r3
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bc80      	pop	{r7}
 8000be0:	4770      	bx	lr

08000be2 <_lseek>:
 8000be2:	b480      	push	{r7}
 8000be4:	b085      	sub	sp, #20
 8000be6:	af00      	add	r7, sp, #0
 8000be8:	60f8      	str	r0, [r7, #12]
 8000bea:	60b9      	str	r1, [r7, #8]
 8000bec:	607a      	str	r2, [r7, #4]
 8000bee:	2300      	movs	r3, #0
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	3714      	adds	r7, #20
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bc80      	pop	{r7}
 8000bf8:	4770      	bx	lr
	...

08000bfc <_sbrk>:
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b086      	sub	sp, #24
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	4a14      	ldr	r2, [pc, #80]	; (8000c58 <_sbrk+0x5c>)
 8000c06:	4b15      	ldr	r3, [pc, #84]	; (8000c5c <_sbrk+0x60>)
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	617b      	str	r3, [r7, #20]
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	613b      	str	r3, [r7, #16]
 8000c10:	4b13      	ldr	r3, [pc, #76]	; (8000c60 <_sbrk+0x64>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d102      	bne.n	8000c1e <_sbrk+0x22>
 8000c18:	4b11      	ldr	r3, [pc, #68]	; (8000c60 <_sbrk+0x64>)
 8000c1a:	4a12      	ldr	r2, [pc, #72]	; (8000c64 <_sbrk+0x68>)
 8000c1c:	601a      	str	r2, [r3, #0]
 8000c1e:	4b10      	ldr	r3, [pc, #64]	; (8000c60 <_sbrk+0x64>)
 8000c20:	681a      	ldr	r2, [r3, #0]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4413      	add	r3, r2
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d207      	bcs.n	8000c3c <_sbrk+0x40>
 8000c2c:	f002 ffe2 	bl	8003bf4 <__errno>
 8000c30:	4603      	mov	r3, r0
 8000c32:	220c      	movs	r2, #12
 8000c34:	601a      	str	r2, [r3, #0]
 8000c36:	f04f 33ff 	mov.w	r3, #4294967295
 8000c3a:	e009      	b.n	8000c50 <_sbrk+0x54>
 8000c3c:	4b08      	ldr	r3, [pc, #32]	; (8000c60 <_sbrk+0x64>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	60fb      	str	r3, [r7, #12]
 8000c42:	4b07      	ldr	r3, [pc, #28]	; (8000c60 <_sbrk+0x64>)
 8000c44:	681a      	ldr	r2, [r3, #0]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	4413      	add	r3, r2
 8000c4a:	4a05      	ldr	r2, [pc, #20]	; (8000c60 <_sbrk+0x64>)
 8000c4c:	6013      	str	r3, [r2, #0]
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	4618      	mov	r0, r3
 8000c52:	3718      	adds	r7, #24
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	2000c000 	.word	0x2000c000
 8000c5c:	00000400 	.word	0x00000400
 8000c60:	2000011c 	.word	0x2000011c
 8000c64:	200001c0 	.word	0x200001c0

08000c68 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c6c:	bf00      	nop
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bc80      	pop	{r7}
 8000c72:	4770      	bx	lr

08000c74 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c78:	4b11      	ldr	r3, [pc, #68]	; (8000cc0 <MX_USART1_UART_Init+0x4c>)
 8000c7a:	4a12      	ldr	r2, [pc, #72]	; (8000cc4 <MX_USART1_UART_Init+0x50>)
 8000c7c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c7e:	4b10      	ldr	r3, [pc, #64]	; (8000cc0 <MX_USART1_UART_Init+0x4c>)
 8000c80:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c84:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c86:	4b0e      	ldr	r3, [pc, #56]	; (8000cc0 <MX_USART1_UART_Init+0x4c>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c8c:	4b0c      	ldr	r3, [pc, #48]	; (8000cc0 <MX_USART1_UART_Init+0x4c>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c92:	4b0b      	ldr	r3, [pc, #44]	; (8000cc0 <MX_USART1_UART_Init+0x4c>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c98:	4b09      	ldr	r3, [pc, #36]	; (8000cc0 <MX_USART1_UART_Init+0x4c>)
 8000c9a:	220c      	movs	r2, #12
 8000c9c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c9e:	4b08      	ldr	r3, [pc, #32]	; (8000cc0 <MX_USART1_UART_Init+0x4c>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ca4:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <MX_USART1_UART_Init+0x4c>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000caa:	4805      	ldr	r0, [pc, #20]	; (8000cc0 <MX_USART1_UART_Init+0x4c>)
 8000cac:	f002 fa6a 	bl	8003184 <HAL_UART_Init>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000cb6:	f7ff feba 	bl	8000a2e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000cba:	bf00      	nop
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	20000120 	.word	0x20000120
 8000cc4:	40013800 	.word	0x40013800

08000cc8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b088      	sub	sp, #32
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd0:	f107 0310 	add.w	r3, r7, #16
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
 8000cd8:	605a      	str	r2, [r3, #4]
 8000cda:	609a      	str	r2, [r3, #8]
 8000cdc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4a33      	ldr	r2, [pc, #204]	; (8000db0 <HAL_UART_MspInit+0xe8>)
 8000ce4:	4293      	cmp	r3, r2
 8000ce6:	d15f      	bne.n	8000da8 <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ce8:	4b32      	ldr	r3, [pc, #200]	; (8000db4 <HAL_UART_MspInit+0xec>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	4a31      	ldr	r2, [pc, #196]	; (8000db4 <HAL_UART_MspInit+0xec>)
 8000cee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cf2:	6193      	str	r3, [r2, #24]
 8000cf4:	4b2f      	ldr	r3, [pc, #188]	; (8000db4 <HAL_UART_MspInit+0xec>)
 8000cf6:	699b      	ldr	r3, [r3, #24]
 8000cf8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cfc:	60fb      	str	r3, [r7, #12]
 8000cfe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d00:	4b2c      	ldr	r3, [pc, #176]	; (8000db4 <HAL_UART_MspInit+0xec>)
 8000d02:	699b      	ldr	r3, [r3, #24]
 8000d04:	4a2b      	ldr	r2, [pc, #172]	; (8000db4 <HAL_UART_MspInit+0xec>)
 8000d06:	f043 0304 	orr.w	r3, r3, #4
 8000d0a:	6193      	str	r3, [r2, #24]
 8000d0c:	4b29      	ldr	r3, [pc, #164]	; (8000db4 <HAL_UART_MspInit+0xec>)
 8000d0e:	699b      	ldr	r3, [r3, #24]
 8000d10:	f003 0304 	and.w	r3, r3, #4
 8000d14:	60bb      	str	r3, [r7, #8]
 8000d16:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d1c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d1e:	2302      	movs	r3, #2
 8000d20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d22:	2303      	movs	r3, #3
 8000d24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d26:	f107 0310 	add.w	r3, r7, #16
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4822      	ldr	r0, [pc, #136]	; (8000db8 <HAL_UART_MspInit+0xf0>)
 8000d2e:	f001 fc33 	bl	8002598 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d36:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d40:	f107 0310 	add.w	r3, r7, #16
 8000d44:	4619      	mov	r1, r3
 8000d46:	481c      	ldr	r0, [pc, #112]	; (8000db8 <HAL_UART_MspInit+0xf0>)
 8000d48:	f001 fc26 	bl	8002598 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8000d4c:	4b1b      	ldr	r3, [pc, #108]	; (8000dbc <HAL_UART_MspInit+0xf4>)
 8000d4e:	4a1c      	ldr	r2, [pc, #112]	; (8000dc0 <HAL_UART_MspInit+0xf8>)
 8000d50:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d52:	4b1a      	ldr	r3, [pc, #104]	; (8000dbc <HAL_UART_MspInit+0xf4>)
 8000d54:	2210      	movs	r2, #16
 8000d56:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d58:	4b18      	ldr	r3, [pc, #96]	; (8000dbc <HAL_UART_MspInit+0xf4>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d5e:	4b17      	ldr	r3, [pc, #92]	; (8000dbc <HAL_UART_MspInit+0xf4>)
 8000d60:	2280      	movs	r2, #128	; 0x80
 8000d62:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d64:	4b15      	ldr	r3, [pc, #84]	; (8000dbc <HAL_UART_MspInit+0xf4>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d6a:	4b14      	ldr	r3, [pc, #80]	; (8000dbc <HAL_UART_MspInit+0xf4>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000d70:	4b12      	ldr	r3, [pc, #72]	; (8000dbc <HAL_UART_MspInit+0xf4>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000d76:	4b11      	ldr	r3, [pc, #68]	; (8000dbc <HAL_UART_MspInit+0xf4>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000d7c:	480f      	ldr	r0, [pc, #60]	; (8000dbc <HAL_UART_MspInit+0xf4>)
 8000d7e:	f001 f817 	bl	8001db0 <HAL_DMA_Init>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8000d88:	f7ff fe51 	bl	8000a2e <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	4a0b      	ldr	r2, [pc, #44]	; (8000dbc <HAL_UART_MspInit+0xf4>)
 8000d90:	635a      	str	r2, [r3, #52]	; 0x34
 8000d92:	4a0a      	ldr	r2, [pc, #40]	; (8000dbc <HAL_UART_MspInit+0xf4>)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000d98:	2200      	movs	r2, #0
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	2025      	movs	r0, #37	; 0x25
 8000d9e:	f000 ffd0 	bl	8001d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000da2:	2025      	movs	r0, #37	; 0x25
 8000da4:	f000 ffe9 	bl	8001d7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000da8:	bf00      	nop
 8000daa:	3720      	adds	r7, #32
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	40013800 	.word	0x40013800
 8000db4:	40021000 	.word	0x40021000
 8000db8:	40010800 	.word	0x40010800
 8000dbc:	20000164 	.word	0x20000164
 8000dc0:	40020044 	.word	0x40020044

08000dc4 <Reset_Handler>:
 8000dc4:	480c      	ldr	r0, [pc, #48]	; (8000df8 <LoopFillZerobss+0x12>)
 8000dc6:	490d      	ldr	r1, [pc, #52]	; (8000dfc <LoopFillZerobss+0x16>)
 8000dc8:	4a0d      	ldr	r2, [pc, #52]	; (8000e00 <LoopFillZerobss+0x1a>)
 8000dca:	2300      	movs	r3, #0
 8000dcc:	e002      	b.n	8000dd4 <LoopCopyDataInit>

08000dce <CopyDataInit>:
 8000dce:	58d4      	ldr	r4, [r2, r3]
 8000dd0:	50c4      	str	r4, [r0, r3]
 8000dd2:	3304      	adds	r3, #4

08000dd4 <LoopCopyDataInit>:
 8000dd4:	18c4      	adds	r4, r0, r3
 8000dd6:	428c      	cmp	r4, r1
 8000dd8:	d3f9      	bcc.n	8000dce <CopyDataInit>
 8000dda:	4a0a      	ldr	r2, [pc, #40]	; (8000e04 <LoopFillZerobss+0x1e>)
 8000ddc:	4c0a      	ldr	r4, [pc, #40]	; (8000e08 <LoopFillZerobss+0x22>)
 8000dde:	2300      	movs	r3, #0
 8000de0:	e001      	b.n	8000de6 <LoopFillZerobss>

08000de2 <FillZerobss>:
 8000de2:	6013      	str	r3, [r2, #0]
 8000de4:	3204      	adds	r2, #4

08000de6 <LoopFillZerobss>:
 8000de6:	42a2      	cmp	r2, r4
 8000de8:	d3fb      	bcc.n	8000de2 <FillZerobss>
 8000dea:	f7ff ff3d 	bl	8000c68 <SystemInit>
 8000dee:	f002 ff07 	bl	8003c00 <__libc_init_array>
 8000df2:	f7ff fdbd 	bl	8000970 <main>
 8000df6:	4770      	bx	lr
 8000df8:	20000000 	.word	0x20000000
 8000dfc:	20000070 	.word	0x20000070
 8000e00:	08004dc0 	.word	0x08004dc0
 8000e04:	20000070 	.word	0x20000070
 8000e08:	200001bc 	.word	0x200001bc

08000e0c <ADC1_2_IRQHandler>:
 8000e0c:	e7fe      	b.n	8000e0c <ADC1_2_IRQHandler>
	...

08000e10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e14:	4b08      	ldr	r3, [pc, #32]	; (8000e38 <HAL_Init+0x28>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a07      	ldr	r2, [pc, #28]	; (8000e38 <HAL_Init+0x28>)
 8000e1a:	f043 0310 	orr.w	r3, r3, #16
 8000e1e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e20:	2003      	movs	r0, #3
 8000e22:	f000 ff83 	bl	8001d2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e26:	200f      	movs	r0, #15
 8000e28:	f000 f808 	bl	8000e3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e2c:	f7ff fe04 	bl	8000a38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e30:	2300      	movs	r3, #0
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40022000 	.word	0x40022000

08000e3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e44:	4b12      	ldr	r3, [pc, #72]	; (8000e90 <HAL_InitTick+0x54>)
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	4b12      	ldr	r3, [pc, #72]	; (8000e94 <HAL_InitTick+0x58>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e52:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f000 ff9b 	bl	8001d96 <HAL_SYSTICK_Config>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e00e      	b.n	8000e88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	2b0f      	cmp	r3, #15
 8000e6e:	d80a      	bhi.n	8000e86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e70:	2200      	movs	r2, #0
 8000e72:	6879      	ldr	r1, [r7, #4]
 8000e74:	f04f 30ff 	mov.w	r0, #4294967295
 8000e78:	f000 ff63 	bl	8001d42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e7c:	4a06      	ldr	r2, [pc, #24]	; (8000e98 <HAL_InitTick+0x5c>)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e82:	2300      	movs	r3, #0
 8000e84:	e000      	b.n	8000e88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	20000000 	.word	0x20000000
 8000e94:	20000008 	.word	0x20000008
 8000e98:	20000004 	.word	0x20000004

08000e9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ea0:	4b05      	ldr	r3, [pc, #20]	; (8000eb8 <HAL_IncTick+0x1c>)
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	4b05      	ldr	r3, [pc, #20]	; (8000ebc <HAL_IncTick+0x20>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	4413      	add	r3, r2
 8000eac:	4a03      	ldr	r2, [pc, #12]	; (8000ebc <HAL_IncTick+0x20>)
 8000eae:	6013      	str	r3, [r2, #0]
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr
 8000eb8:	20000008 	.word	0x20000008
 8000ebc:	200001a8 	.word	0x200001a8

08000ec0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ec4:	4b02      	ldr	r3, [pc, #8]	; (8000ed0 <HAL_GetTick+0x10>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bc80      	pop	{r7}
 8000ece:	4770      	bx	lr
 8000ed0:	200001a8 	.word	0x200001a8

08000ed4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000edc:	f7ff fff0 	bl	8000ec0 <HAL_GetTick>
 8000ee0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000eec:	d005      	beq.n	8000efa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000eee:	4b0a      	ldr	r3, [pc, #40]	; (8000f18 <HAL_Delay+0x44>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	461a      	mov	r2, r3
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	4413      	add	r3, r2
 8000ef8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000efa:	bf00      	nop
 8000efc:	f7ff ffe0 	bl	8000ec0 <HAL_GetTick>
 8000f00:	4602      	mov	r2, r0
 8000f02:	68bb      	ldr	r3, [r7, #8]
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	68fa      	ldr	r2, [r7, #12]
 8000f08:	429a      	cmp	r2, r3
 8000f0a:	d8f7      	bhi.n	8000efc <HAL_Delay+0x28>
  {
  }
}
 8000f0c:	bf00      	nop
 8000f0e:	bf00      	nop
 8000f10:	3710      	adds	r7, #16
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000008 	.word	0x20000008

08000f1c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d101      	bne.n	8000f2e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	e0ed      	b.n	800110a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d102      	bne.n	8000f40 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f7ff fc2c 	bl	8000798 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f042 0201 	orr.w	r2, r2, #1
 8000f4e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f50:	f7ff ffb6 	bl	8000ec0 <HAL_GetTick>
 8000f54:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000f56:	e012      	b.n	8000f7e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f58:	f7ff ffb2 	bl	8000ec0 <HAL_GetTick>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	1ad3      	subs	r3, r2, r3
 8000f62:	2b0a      	cmp	r3, #10
 8000f64:	d90b      	bls.n	8000f7e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f6a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2205      	movs	r2, #5
 8000f76:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	e0c5      	b.n	800110a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	f003 0301 	and.w	r3, r3, #1
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d0e5      	beq.n	8000f58 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f022 0202 	bic.w	r2, r2, #2
 8000f9a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f9c:	f7ff ff90 	bl	8000ec0 <HAL_GetTick>
 8000fa0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000fa2:	e012      	b.n	8000fca <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000fa4:	f7ff ff8c 	bl	8000ec0 <HAL_GetTick>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	2b0a      	cmp	r3, #10
 8000fb0:	d90b      	bls.n	8000fca <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2205      	movs	r2, #5
 8000fc2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e09f      	b.n	800110a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f003 0302 	and.w	r3, r3, #2
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d1e5      	bne.n	8000fa4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	7e1b      	ldrb	r3, [r3, #24]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d108      	bne.n	8000ff2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	e007      	b.n	8001002 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001000:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	7e5b      	ldrb	r3, [r3, #25]
 8001006:	2b01      	cmp	r3, #1
 8001008:	d108      	bne.n	800101c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	e007      	b.n	800102c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800102a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	7e9b      	ldrb	r3, [r3, #26]
 8001030:	2b01      	cmp	r3, #1
 8001032:	d108      	bne.n	8001046 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f042 0220 	orr.w	r2, r2, #32
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	e007      	b.n	8001056 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f022 0220 	bic.w	r2, r2, #32
 8001054:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	7edb      	ldrb	r3, [r3, #27]
 800105a:	2b01      	cmp	r3, #1
 800105c:	d108      	bne.n	8001070 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f022 0210 	bic.w	r2, r2, #16
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	e007      	b.n	8001080 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f042 0210 	orr.w	r2, r2, #16
 800107e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	7f1b      	ldrb	r3, [r3, #28]
 8001084:	2b01      	cmp	r3, #1
 8001086:	d108      	bne.n	800109a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f042 0208 	orr.w	r2, r2, #8
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	e007      	b.n	80010aa <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f022 0208 	bic.w	r2, r2, #8
 80010a8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	7f5b      	ldrb	r3, [r3, #29]
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d108      	bne.n	80010c4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f042 0204 	orr.w	r2, r2, #4
 80010c0:	601a      	str	r2, [r3, #0]
 80010c2:	e007      	b.n	80010d4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f022 0204 	bic.w	r2, r2, #4
 80010d2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	689a      	ldr	r2, [r3, #8]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	431a      	orrs	r2, r3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	691b      	ldr	r3, [r3, #16]
 80010e2:	431a      	orrs	r2, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	695b      	ldr	r3, [r3, #20]
 80010e8:	ea42 0103 	orr.w	r1, r2, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	1e5a      	subs	r2, r3, #1
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	430a      	orrs	r2, r1
 80010f8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2200      	movs	r2, #0
 80010fe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2201      	movs	r2, #1
 8001104:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001108:	2300      	movs	r3, #0
}
 800110a:	4618      	mov	r0, r3
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}

08001112 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001112:	b480      	push	{r7}
 8001114:	b087      	sub	sp, #28
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]
 800111a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001128:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800112a:	7cfb      	ldrb	r3, [r7, #19]
 800112c:	2b01      	cmp	r3, #1
 800112e:	d003      	beq.n	8001138 <HAL_CAN_ConfigFilter+0x26>
 8001130:	7cfb      	ldrb	r3, [r7, #19]
 8001132:	2b02      	cmp	r3, #2
 8001134:	f040 80aa 	bne.w	800128c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800113e:	f043 0201 	orr.w	r2, r3, #1
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	695b      	ldr	r3, [r3, #20]
 800114c:	f003 031f 	and.w	r3, r3, #31
 8001150:	2201      	movs	r2, #1
 8001152:	fa02 f303 	lsl.w	r3, r2, r3
 8001156:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	43db      	mvns	r3, r3
 8001162:	401a      	ands	r2, r3
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	69db      	ldr	r3, [r3, #28]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d123      	bne.n	80011ba <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	43db      	mvns	r3, r3
 800117c:	401a      	ands	r2, r3
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001190:	683a      	ldr	r2, [r7, #0]
 8001192:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001194:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	3248      	adds	r2, #72	; 0x48
 800119a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011ae:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011b0:	6979      	ldr	r1, [r7, #20]
 80011b2:	3348      	adds	r3, #72	; 0x48
 80011b4:	00db      	lsls	r3, r3, #3
 80011b6:	440b      	add	r3, r1
 80011b8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	69db      	ldr	r3, [r3, #28]
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d122      	bne.n	8001208 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	431a      	orrs	r2, r3
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011de:	683a      	ldr	r2, [r7, #0]
 80011e0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80011e2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	3248      	adds	r2, #72	; 0x48
 80011e8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	68db      	ldr	r3, [r3, #12]
 80011f6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011fc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011fe:	6979      	ldr	r1, [r7, #20]
 8001200:	3348      	adds	r3, #72	; 0x48
 8001202:	00db      	lsls	r3, r3, #3
 8001204:	440b      	add	r3, r1
 8001206:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d109      	bne.n	8001224 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	43db      	mvns	r3, r3
 800121a:	401a      	ands	r2, r3
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001222:	e007      	b.n	8001234 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	431a      	orrs	r2, r3
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	691b      	ldr	r3, [r3, #16]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d109      	bne.n	8001250 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	43db      	mvns	r3, r3
 8001246:	401a      	ands	r2, r3
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800124e:	e007      	b.n	8001260 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	431a      	orrs	r2, r3
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	6a1b      	ldr	r3, [r3, #32]
 8001264:	2b01      	cmp	r3, #1
 8001266:	d107      	bne.n	8001278 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	431a      	orrs	r2, r3
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800127e:	f023 0201 	bic.w	r2, r3, #1
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001288:	2300      	movs	r3, #0
 800128a:	e006      	b.n	800129a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001290:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001298:	2301      	movs	r3, #1
  }
}
 800129a:	4618      	mov	r0, r3
 800129c:	371c      	adds	r7, #28
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr

080012a4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d12e      	bne.n	8001316 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2202      	movs	r2, #2
 80012bc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f022 0201 	bic.w	r2, r2, #1
 80012ce:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80012d0:	f7ff fdf6 	bl	8000ec0 <HAL_GetTick>
 80012d4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80012d6:	e012      	b.n	80012fe <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80012d8:	f7ff fdf2 	bl	8000ec0 <HAL_GetTick>
 80012dc:	4602      	mov	r2, r0
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	2b0a      	cmp	r3, #10
 80012e4:	d90b      	bls.n	80012fe <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ea:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2205      	movs	r2, #5
 80012f6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e012      	b.n	8001324 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f003 0301 	and.w	r3, r3, #1
 8001308:	2b00      	cmp	r3, #0
 800130a:	d1e5      	bne.n	80012d8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2200      	movs	r2, #0
 8001310:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001312:	2300      	movs	r3, #0
 8001314:	e006      	b.n	8001324 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
  }
}
 8001324:	4618      	mov	r0, r3
 8001326:	3710      	adds	r7, #16
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800132c:	b480      	push	{r7}
 800132e:	b089      	sub	sp, #36	; 0x24
 8001330:	af00      	add	r7, sp, #0
 8001332:	60f8      	str	r0, [r7, #12]
 8001334:	60b9      	str	r1, [r7, #8]
 8001336:	607a      	str	r2, [r7, #4]
 8001338:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001340:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800134a:	7ffb      	ldrb	r3, [r7, #31]
 800134c:	2b01      	cmp	r3, #1
 800134e:	d003      	beq.n	8001358 <HAL_CAN_AddTxMessage+0x2c>
 8001350:	7ffb      	ldrb	r3, [r7, #31]
 8001352:	2b02      	cmp	r3, #2
 8001354:	f040 80b8 	bne.w	80014c8 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d10a      	bne.n	8001378 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001362:	69bb      	ldr	r3, [r7, #24]
 8001364:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001368:	2b00      	cmp	r3, #0
 800136a:	d105      	bne.n	8001378 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800136c:	69bb      	ldr	r3, [r7, #24]
 800136e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001372:	2b00      	cmp	r3, #0
 8001374:	f000 80a0 	beq.w	80014b8 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001378:	69bb      	ldr	r3, [r7, #24]
 800137a:	0e1b      	lsrs	r3, r3, #24
 800137c:	f003 0303 	and.w	r3, r3, #3
 8001380:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	2b02      	cmp	r3, #2
 8001386:	d907      	bls.n	8001398 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800138c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e09e      	b.n	80014d6 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001398:	2201      	movs	r2, #1
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	409a      	lsls	r2, r3
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d10d      	bne.n	80013c6 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80013b4:	68f9      	ldr	r1, [r7, #12]
 80013b6:	6809      	ldr	r1, [r1, #0]
 80013b8:	431a      	orrs	r2, r3
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	3318      	adds	r3, #24
 80013be:	011b      	lsls	r3, r3, #4
 80013c0:	440b      	add	r3, r1
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	e00f      	b.n	80013e6 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80013d0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80013d6:	68f9      	ldr	r1, [r7, #12]
 80013d8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80013da:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	3318      	adds	r3, #24
 80013e0:	011b      	lsls	r3, r3, #4
 80013e2:	440b      	add	r3, r1
 80013e4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	6819      	ldr	r1, [r3, #0]
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	691a      	ldr	r2, [r3, #16]
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	3318      	adds	r3, #24
 80013f2:	011b      	lsls	r3, r3, #4
 80013f4:	440b      	add	r3, r1
 80013f6:	3304      	adds	r3, #4
 80013f8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	7d1b      	ldrb	r3, [r3, #20]
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d111      	bne.n	8001426 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	3318      	adds	r3, #24
 800140a:	011b      	lsls	r3, r3, #4
 800140c:	4413      	add	r3, r2
 800140e:	3304      	adds	r3, #4
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	68fa      	ldr	r2, [r7, #12]
 8001414:	6811      	ldr	r1, [r2, #0]
 8001416:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	3318      	adds	r3, #24
 800141e:	011b      	lsls	r3, r3, #4
 8001420:	440b      	add	r3, r1
 8001422:	3304      	adds	r3, #4
 8001424:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	3307      	adds	r3, #7
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	061a      	lsls	r2, r3, #24
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	3306      	adds	r3, #6
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	041b      	lsls	r3, r3, #16
 8001436:	431a      	orrs	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3305      	adds	r3, #5
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	021b      	lsls	r3, r3, #8
 8001440:	4313      	orrs	r3, r2
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	3204      	adds	r2, #4
 8001446:	7812      	ldrb	r2, [r2, #0]
 8001448:	4610      	mov	r0, r2
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	6811      	ldr	r1, [r2, #0]
 800144e:	ea43 0200 	orr.w	r2, r3, r0
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	011b      	lsls	r3, r3, #4
 8001456:	440b      	add	r3, r1
 8001458:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800145c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	3303      	adds	r3, #3
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	061a      	lsls	r2, r3, #24
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	3302      	adds	r3, #2
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	041b      	lsls	r3, r3, #16
 800146e:	431a      	orrs	r2, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3301      	adds	r3, #1
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	021b      	lsls	r3, r3, #8
 8001478:	4313      	orrs	r3, r2
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	7812      	ldrb	r2, [r2, #0]
 800147e:	4610      	mov	r0, r2
 8001480:	68fa      	ldr	r2, [r7, #12]
 8001482:	6811      	ldr	r1, [r2, #0]
 8001484:	ea43 0200 	orr.w	r2, r3, r0
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	011b      	lsls	r3, r3, #4
 800148c:	440b      	add	r3, r1
 800148e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001492:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	3318      	adds	r3, #24
 800149c:	011b      	lsls	r3, r3, #4
 800149e:	4413      	add	r3, r2
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	6811      	ldr	r1, [r2, #0]
 80014a6:	f043 0201 	orr.w	r2, r3, #1
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	3318      	adds	r3, #24
 80014ae:	011b      	lsls	r3, r3, #4
 80014b0:	440b      	add	r3, r1
 80014b2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80014b4:	2300      	movs	r3, #0
 80014b6:	e00e      	b.n	80014d6 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014bc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	e006      	b.n	80014d6 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014cc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
  }
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3724      	adds	r7, #36	; 0x24
 80014da:	46bd      	mov	sp, r7
 80014dc:	bc80      	pop	{r7}
 80014de:	4770      	bx	lr

080014e0 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80014e0:	b480      	push	{r7}
 80014e2:	b087      	sub	sp, #28
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	60f8      	str	r0, [r7, #12]
 80014e8:	60b9      	str	r1, [r7, #8]
 80014ea:	607a      	str	r2, [r7, #4]
 80014ec:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014f4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80014f6:	7dfb      	ldrb	r3, [r7, #23]
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d003      	beq.n	8001504 <HAL_CAN_GetRxMessage+0x24>
 80014fc:	7dfb      	ldrb	r3, [r7, #23]
 80014fe:	2b02      	cmp	r3, #2
 8001500:	f040 80f3 	bne.w	80016ea <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d10e      	bne.n	8001528 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	f003 0303 	and.w	r3, r3, #3
 8001514:	2b00      	cmp	r3, #0
 8001516:	d116      	bne.n	8001546 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800151c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001524:	2301      	movs	r3, #1
 8001526:	e0e7      	b.n	80016f8 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	691b      	ldr	r3, [r3, #16]
 800152e:	f003 0303 	and.w	r3, r3, #3
 8001532:	2b00      	cmp	r3, #0
 8001534:	d107      	bne.n	8001546 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800153a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001542:	2301      	movs	r3, #1
 8001544:	e0d8      	b.n	80016f8 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	331b      	adds	r3, #27
 800154e:	011b      	lsls	r3, r3, #4
 8001550:	4413      	add	r3, r2
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0204 	and.w	r2, r3, #4
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d10c      	bne.n	800157e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	331b      	adds	r3, #27
 800156c:	011b      	lsls	r3, r3, #4
 800156e:	4413      	add	r3, r2
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	0d5b      	lsrs	r3, r3, #21
 8001574:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	e00b      	b.n	8001596 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	331b      	adds	r3, #27
 8001586:	011b      	lsls	r3, r3, #4
 8001588:	4413      	add	r3, r2
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	08db      	lsrs	r3, r3, #3
 800158e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	68bb      	ldr	r3, [r7, #8]
 800159c:	331b      	adds	r3, #27
 800159e:	011b      	lsls	r3, r3, #4
 80015a0:	4413      	add	r3, r2
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f003 0202 	and.w	r2, r3, #2
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	331b      	adds	r3, #27
 80015b4:	011b      	lsls	r3, r3, #4
 80015b6:	4413      	add	r3, r2
 80015b8:	3304      	adds	r3, #4
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 020f 	and.w	r2, r3, #15
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	331b      	adds	r3, #27
 80015cc:	011b      	lsls	r3, r3, #4
 80015ce:	4413      	add	r3, r2
 80015d0:	3304      	adds	r3, #4
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	0a1b      	lsrs	r3, r3, #8
 80015d6:	b2da      	uxtb	r2, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	331b      	adds	r3, #27
 80015e4:	011b      	lsls	r3, r3, #4
 80015e6:	4413      	add	r3, r2
 80015e8:	3304      	adds	r3, #4
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	0c1b      	lsrs	r3, r3, #16
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	011b      	lsls	r3, r3, #4
 80015fc:	4413      	add	r3, r2
 80015fe:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	b2da      	uxtb	r2, r3
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	011b      	lsls	r3, r3, #4
 8001612:	4413      	add	r3, r2
 8001614:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	0a1a      	lsrs	r2, r3, #8
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	3301      	adds	r3, #1
 8001620:	b2d2      	uxtb	r2, r2
 8001622:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	011b      	lsls	r3, r3, #4
 800162c:	4413      	add	r3, r2
 800162e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	0c1a      	lsrs	r2, r3, #16
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	3302      	adds	r3, #2
 800163a:	b2d2      	uxtb	r2, r2
 800163c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	011b      	lsls	r3, r3, #4
 8001646:	4413      	add	r3, r2
 8001648:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	0e1a      	lsrs	r2, r3, #24
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	3303      	adds	r3, #3
 8001654:	b2d2      	uxtb	r2, r2
 8001656:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	011b      	lsls	r3, r3, #4
 8001660:	4413      	add	r3, r2
 8001662:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	3304      	adds	r3, #4
 800166c:	b2d2      	uxtb	r2, r2
 800166e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	011b      	lsls	r3, r3, #4
 8001678:	4413      	add	r3, r2
 800167a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	0a1a      	lsrs	r2, r3, #8
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	3305      	adds	r3, #5
 8001686:	b2d2      	uxtb	r2, r2
 8001688:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	011b      	lsls	r3, r3, #4
 8001692:	4413      	add	r3, r2
 8001694:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	0c1a      	lsrs	r2, r3, #16
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	3306      	adds	r3, #6
 80016a0:	b2d2      	uxtb	r2, r2
 80016a2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	011b      	lsls	r3, r3, #4
 80016ac:	4413      	add	r3, r2
 80016ae:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	0e1a      	lsrs	r2, r3, #24
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	3307      	adds	r3, #7
 80016ba:	b2d2      	uxtb	r2, r2
 80016bc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d108      	bne.n	80016d6 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	68da      	ldr	r2, [r3, #12]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f042 0220 	orr.w	r2, r2, #32
 80016d2:	60da      	str	r2, [r3, #12]
 80016d4:	e007      	b.n	80016e6 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	691a      	ldr	r2, [r3, #16]
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f042 0220 	orr.w	r2, r2, #32
 80016e4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80016e6:	2300      	movs	r3, #0
 80016e8:	e006      	b.n	80016f8 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ee:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
  }
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	371c      	adds	r7, #28
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bc80      	pop	{r7}
 8001700:	4770      	bx	lr

08001702 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001702:	b480      	push	{r7}
 8001704:	b085      	sub	sp, #20
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
 800170a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001712:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001714:	7bfb      	ldrb	r3, [r7, #15]
 8001716:	2b01      	cmp	r3, #1
 8001718:	d002      	beq.n	8001720 <HAL_CAN_ActivateNotification+0x1e>
 800171a:	7bfb      	ldrb	r3, [r7, #15]
 800171c:	2b02      	cmp	r3, #2
 800171e:	d109      	bne.n	8001734 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	6959      	ldr	r1, [r3, #20]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	683a      	ldr	r2, [r7, #0]
 800172c:	430a      	orrs	r2, r1
 800172e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001730:	2300      	movs	r3, #0
 8001732:	e006      	b.n	8001742 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001738:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001740:	2301      	movs	r3, #1
  }
}
 8001742:	4618      	mov	r0, r3
 8001744:	3714      	adds	r7, #20
 8001746:	46bd      	mov	sp, r7
 8001748:	bc80      	pop	{r7}
 800174a:	4770      	bx	lr

0800174c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b08a      	sub	sp, #40	; 0x28
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001754:	2300      	movs	r3, #0
 8001756:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	695b      	ldr	r3, [r3, #20]
 800175e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	691b      	ldr	r3, [r3, #16]
 800177e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	699b      	ldr	r3, [r3, #24]
 8001786:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001788:	6a3b      	ldr	r3, [r7, #32]
 800178a:	f003 0301 	and.w	r3, r3, #1
 800178e:	2b00      	cmp	r3, #0
 8001790:	d07c      	beq.n	800188c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	f003 0301 	and.w	r3, r3, #1
 8001798:	2b00      	cmp	r3, #0
 800179a:	d023      	beq.n	80017e4 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2201      	movs	r2, #1
 80017a2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d003      	beq.n	80017b6 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f000 f983 	bl	8001aba <HAL_CAN_TxMailbox0CompleteCallback>
 80017b4:	e016      	b.n	80017e4 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80017b6:	69bb      	ldr	r3, [r7, #24]
 80017b8:	f003 0304 	and.w	r3, r3, #4
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d004      	beq.n	80017ca <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80017c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017c6:	627b      	str	r3, [r7, #36]	; 0x24
 80017c8:	e00c      	b.n	80017e4 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80017ca:	69bb      	ldr	r3, [r7, #24]
 80017cc:	f003 0308 	and.w	r3, r3, #8
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d004      	beq.n	80017de <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80017d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80017da:	627b      	str	r3, [r7, #36]	; 0x24
 80017dc:	e002      	b.n	80017e4 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f000 f986 	bl	8001af0 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d024      	beq.n	8001838 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017f6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80017f8:	69bb      	ldr	r3, [r7, #24]
 80017fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d003      	beq.n	800180a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f000 f962 	bl	8001acc <HAL_CAN_TxMailbox1CompleteCallback>
 8001808:	e016      	b.n	8001838 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800180a:	69bb      	ldr	r3, [r7, #24]
 800180c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001810:	2b00      	cmp	r3, #0
 8001812:	d004      	beq.n	800181e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001816:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800181a:	627b      	str	r3, [r7, #36]	; 0x24
 800181c:	e00c      	b.n	8001838 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800181e:	69bb      	ldr	r3, [r7, #24]
 8001820:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001824:	2b00      	cmp	r3, #0
 8001826:	d004      	beq.n	8001832 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800182a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800182e:	627b      	str	r3, [r7, #36]	; 0x24
 8001830:	e002      	b.n	8001838 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f000 f965 	bl	8001b02 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d024      	beq.n	800188c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800184a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800184c:	69bb      	ldr	r3, [r7, #24]
 800184e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d003      	beq.n	800185e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f000 f941 	bl	8001ade <HAL_CAN_TxMailbox2CompleteCallback>
 800185c:	e016      	b.n	800188c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001864:	2b00      	cmp	r3, #0
 8001866:	d004      	beq.n	8001872 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800186a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800186e:	627b      	str	r3, [r7, #36]	; 0x24
 8001870:	e00c      	b.n	800188c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001872:	69bb      	ldr	r3, [r7, #24]
 8001874:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001878:	2b00      	cmp	r3, #0
 800187a:	d004      	beq.n	8001886 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800187c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001882:	627b      	str	r3, [r7, #36]	; 0x24
 8001884:	e002      	b.n	800188c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	f000 f944 	bl	8001b14 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800188c:	6a3b      	ldr	r3, [r7, #32]
 800188e:	f003 0308 	and.w	r3, r3, #8
 8001892:	2b00      	cmp	r3, #0
 8001894:	d00c      	beq.n	80018b0 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	f003 0310 	and.w	r3, r3, #16
 800189c:	2b00      	cmp	r3, #0
 800189e:	d007      	beq.n	80018b0 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80018a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018a6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2210      	movs	r2, #16
 80018ae:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80018b0:	6a3b      	ldr	r3, [r7, #32]
 80018b2:	f003 0304 	and.w	r3, r3, #4
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d00b      	beq.n	80018d2 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	f003 0308 	and.w	r3, r3, #8
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d006      	beq.n	80018d2 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2208      	movs	r2, #8
 80018ca:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f000 f92a 	bl	8001b26 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80018d2:	6a3b      	ldr	r3, [r7, #32]
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d009      	beq.n	80018f0 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	68db      	ldr	r3, [r3, #12]
 80018e2:	f003 0303 	and.w	r3, r3, #3
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d002      	beq.n	80018f0 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f7fe fe66 	bl	80005bc <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80018f0:	6a3b      	ldr	r3, [r7, #32]
 80018f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d00c      	beq.n	8001914 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	f003 0310 	and.w	r3, r3, #16
 8001900:	2b00      	cmp	r3, #0
 8001902:	d007      	beq.n	8001914 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001906:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800190a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2210      	movs	r2, #16
 8001912:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001914:	6a3b      	ldr	r3, [r7, #32]
 8001916:	f003 0320 	and.w	r3, r3, #32
 800191a:	2b00      	cmp	r3, #0
 800191c:	d00b      	beq.n	8001936 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	f003 0308 	and.w	r3, r3, #8
 8001924:	2b00      	cmp	r3, #0
 8001926:	d006      	beq.n	8001936 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2208      	movs	r2, #8
 800192e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f000 f90a 	bl	8001b4a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001936:	6a3b      	ldr	r3, [r7, #32]
 8001938:	f003 0310 	and.w	r3, r3, #16
 800193c:	2b00      	cmp	r3, #0
 800193e:	d009      	beq.n	8001954 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	691b      	ldr	r3, [r3, #16]
 8001946:	f003 0303 	and.w	r3, r3, #3
 800194a:	2b00      	cmp	r3, #0
 800194c:	d002      	beq.n	8001954 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f000 f8f2 	bl	8001b38 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001954:	6a3b      	ldr	r3, [r7, #32]
 8001956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800195a:	2b00      	cmp	r3, #0
 800195c:	d00b      	beq.n	8001976 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	f003 0310 	and.w	r3, r3, #16
 8001964:	2b00      	cmp	r3, #0
 8001966:	d006      	beq.n	8001976 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2210      	movs	r2, #16
 800196e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f000 f8f3 	bl	8001b5c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001976:	6a3b      	ldr	r3, [r7, #32]
 8001978:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800197c:	2b00      	cmp	r3, #0
 800197e:	d00b      	beq.n	8001998 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	f003 0308 	and.w	r3, r3, #8
 8001986:	2b00      	cmp	r3, #0
 8001988:	d006      	beq.n	8001998 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	2208      	movs	r2, #8
 8001990:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001992:	6878      	ldr	r0, [r7, #4]
 8001994:	f000 f8eb 	bl	8001b6e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001998:	6a3b      	ldr	r3, [r7, #32]
 800199a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d07b      	beq.n	8001a9a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	f003 0304 	and.w	r3, r3, #4
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d072      	beq.n	8001a92 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80019ac:	6a3b      	ldr	r3, [r7, #32]
 80019ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d008      	beq.n	80019c8 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d003      	beq.n	80019c8 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80019c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c2:	f043 0301 	orr.w	r3, r3, #1
 80019c6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80019c8:	6a3b      	ldr	r3, [r7, #32]
 80019ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d008      	beq.n	80019e4 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d003      	beq.n	80019e4 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80019dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019de:	f043 0302 	orr.w	r3, r3, #2
 80019e2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80019e4:	6a3b      	ldr	r3, [r7, #32]
 80019e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d008      	beq.n	8001a00 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d003      	beq.n	8001a00 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80019f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fa:	f043 0304 	orr.w	r3, r3, #4
 80019fe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001a00:	6a3b      	ldr	r3, [r7, #32]
 8001a02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d043      	beq.n	8001a92 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d03e      	beq.n	8001a92 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001a1a:	2b60      	cmp	r3, #96	; 0x60
 8001a1c:	d02b      	beq.n	8001a76 <HAL_CAN_IRQHandler+0x32a>
 8001a1e:	2b60      	cmp	r3, #96	; 0x60
 8001a20:	d82e      	bhi.n	8001a80 <HAL_CAN_IRQHandler+0x334>
 8001a22:	2b50      	cmp	r3, #80	; 0x50
 8001a24:	d022      	beq.n	8001a6c <HAL_CAN_IRQHandler+0x320>
 8001a26:	2b50      	cmp	r3, #80	; 0x50
 8001a28:	d82a      	bhi.n	8001a80 <HAL_CAN_IRQHandler+0x334>
 8001a2a:	2b40      	cmp	r3, #64	; 0x40
 8001a2c:	d019      	beq.n	8001a62 <HAL_CAN_IRQHandler+0x316>
 8001a2e:	2b40      	cmp	r3, #64	; 0x40
 8001a30:	d826      	bhi.n	8001a80 <HAL_CAN_IRQHandler+0x334>
 8001a32:	2b30      	cmp	r3, #48	; 0x30
 8001a34:	d010      	beq.n	8001a58 <HAL_CAN_IRQHandler+0x30c>
 8001a36:	2b30      	cmp	r3, #48	; 0x30
 8001a38:	d822      	bhi.n	8001a80 <HAL_CAN_IRQHandler+0x334>
 8001a3a:	2b10      	cmp	r3, #16
 8001a3c:	d002      	beq.n	8001a44 <HAL_CAN_IRQHandler+0x2f8>
 8001a3e:	2b20      	cmp	r3, #32
 8001a40:	d005      	beq.n	8001a4e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001a42:	e01d      	b.n	8001a80 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a46:	f043 0308 	orr.w	r3, r3, #8
 8001a4a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001a4c:	e019      	b.n	8001a82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a50:	f043 0310 	orr.w	r3, r3, #16
 8001a54:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001a56:	e014      	b.n	8001a82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a5a:	f043 0320 	orr.w	r3, r3, #32
 8001a5e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001a60:	e00f      	b.n	8001a82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a68:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001a6a:	e00a      	b.n	8001a82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a72:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001a74:	e005      	b.n	8001a82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a7c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001a7e:	e000      	b.n	8001a82 <HAL_CAN_IRQHandler+0x336>
            break;
 8001a80:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	699a      	ldr	r2, [r3, #24]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001a90:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	2204      	movs	r2, #4
 8001a98:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d008      	beq.n	8001ab2 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa6:	431a      	orrs	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f000 f867 	bl	8001b80 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001ab2:	bf00      	nop
 8001ab4:	3728      	adds	r7, #40	; 0x28
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001aba:	b480      	push	{r7}
 8001abc:	b083      	sub	sp, #12
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001ac2:	bf00      	nop
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bc80      	pop	{r7}
 8001aca:	4770      	bx	lr

08001acc <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001ad4:	bf00      	nop
 8001ad6:	370c      	adds	r7, #12
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bc80      	pop	{r7}
 8001adc:	4770      	bx	lr

08001ade <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	b083      	sub	sp, #12
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001ae6:	bf00      	nop
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr

08001af0 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001af8:	bf00      	nop
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bc80      	pop	{r7}
 8001b00:	4770      	bx	lr

08001b02 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b02:	b480      	push	{r7}
 8001b04:	b083      	sub	sp, #12
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001b0a:	bf00      	nop
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr

08001b14 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001b1c:	bf00      	nop
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bc80      	pop	{r7}
 8001b24:	4770      	bx	lr

08001b26 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001b26:	b480      	push	{r7}
 8001b28:	b083      	sub	sp, #12
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001b2e:	bf00      	nop
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr

08001b38 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001b40:	bf00      	nop
 8001b42:	370c      	adds	r7, #12
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bc80      	pop	{r7}
 8001b48:	4770      	bx	lr

08001b4a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	b083      	sub	sp, #12
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001b52:	bf00      	nop
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bc80      	pop	{r7}
 8001b5a:	4770      	bx	lr

08001b5c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001b64:	bf00      	nop
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bc80      	pop	{r7}
 8001b6c:	4770      	bx	lr

08001b6e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	b083      	sub	sp, #12
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001b76:	bf00      	nop
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr

08001b80 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001b88:	bf00      	nop
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bc80      	pop	{r7}
 8001b90:	4770      	bx	lr
	...

08001b94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b085      	sub	sp, #20
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f003 0307 	and.w	r3, r3, #7
 8001ba2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ba4:	4b0c      	ldr	r3, [pc, #48]	; (8001bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001baa:	68ba      	ldr	r2, [r7, #8]
 8001bac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bc6:	4a04      	ldr	r2, [pc, #16]	; (8001bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	60d3      	str	r3, [r2, #12]
}
 8001bcc:	bf00      	nop
 8001bce:	3714      	adds	r7, #20
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bc80      	pop	{r7}
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	e000ed00 	.word	0xe000ed00

08001bdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001be0:	4b04      	ldr	r3, [pc, #16]	; (8001bf4 <__NVIC_GetPriorityGrouping+0x18>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	0a1b      	lsrs	r3, r3, #8
 8001be6:	f003 0307 	and.w	r3, r3, #7
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bc80      	pop	{r7}
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	e000ed00 	.word	0xe000ed00

08001bf8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	4603      	mov	r3, r0
 8001c00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	db0b      	blt.n	8001c22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c0a:	79fb      	ldrb	r3, [r7, #7]
 8001c0c:	f003 021f 	and.w	r2, r3, #31
 8001c10:	4906      	ldr	r1, [pc, #24]	; (8001c2c <__NVIC_EnableIRQ+0x34>)
 8001c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c16:	095b      	lsrs	r3, r3, #5
 8001c18:	2001      	movs	r0, #1
 8001c1a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c22:	bf00      	nop
 8001c24:	370c      	adds	r7, #12
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bc80      	pop	{r7}
 8001c2a:	4770      	bx	lr
 8001c2c:	e000e100 	.word	0xe000e100

08001c30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	6039      	str	r1, [r7, #0]
 8001c3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	db0a      	blt.n	8001c5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	b2da      	uxtb	r2, r3
 8001c48:	490c      	ldr	r1, [pc, #48]	; (8001c7c <__NVIC_SetPriority+0x4c>)
 8001c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c4e:	0112      	lsls	r2, r2, #4
 8001c50:	b2d2      	uxtb	r2, r2
 8001c52:	440b      	add	r3, r1
 8001c54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c58:	e00a      	b.n	8001c70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	b2da      	uxtb	r2, r3
 8001c5e:	4908      	ldr	r1, [pc, #32]	; (8001c80 <__NVIC_SetPriority+0x50>)
 8001c60:	79fb      	ldrb	r3, [r7, #7]
 8001c62:	f003 030f 	and.w	r3, r3, #15
 8001c66:	3b04      	subs	r3, #4
 8001c68:	0112      	lsls	r2, r2, #4
 8001c6a:	b2d2      	uxtb	r2, r2
 8001c6c:	440b      	add	r3, r1
 8001c6e:	761a      	strb	r2, [r3, #24]
}
 8001c70:	bf00      	nop
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bc80      	pop	{r7}
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	e000e100 	.word	0xe000e100
 8001c80:	e000ed00 	.word	0xe000ed00

08001c84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b089      	sub	sp, #36	; 0x24
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	60b9      	str	r1, [r7, #8]
 8001c8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f003 0307 	and.w	r3, r3, #7
 8001c96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	f1c3 0307 	rsb	r3, r3, #7
 8001c9e:	2b04      	cmp	r3, #4
 8001ca0:	bf28      	it	cs
 8001ca2:	2304      	movcs	r3, #4
 8001ca4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	3304      	adds	r3, #4
 8001caa:	2b06      	cmp	r3, #6
 8001cac:	d902      	bls.n	8001cb4 <NVIC_EncodePriority+0x30>
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	3b03      	subs	r3, #3
 8001cb2:	e000      	b.n	8001cb6 <NVIC_EncodePriority+0x32>
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8001cbc:	69bb      	ldr	r3, [r7, #24]
 8001cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc2:	43da      	mvns	r2, r3
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	401a      	ands	r2, r3
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ccc:	f04f 31ff 	mov.w	r1, #4294967295
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cd6:	43d9      	mvns	r1, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cdc:	4313      	orrs	r3, r2
         );
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3724      	adds	r7, #36	; 0x24
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bc80      	pop	{r7}
 8001ce6:	4770      	bx	lr

08001ce8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	3b01      	subs	r3, #1
 8001cf4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001cf8:	d301      	bcc.n	8001cfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e00f      	b.n	8001d1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cfe:	4a0a      	ldr	r2, [pc, #40]	; (8001d28 <SysTick_Config+0x40>)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	3b01      	subs	r3, #1
 8001d04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d06:	210f      	movs	r1, #15
 8001d08:	f04f 30ff 	mov.w	r0, #4294967295
 8001d0c:	f7ff ff90 	bl	8001c30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d10:	4b05      	ldr	r3, [pc, #20]	; (8001d28 <SysTick_Config+0x40>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d16:	4b04      	ldr	r3, [pc, #16]	; (8001d28 <SysTick_Config+0x40>)
 8001d18:	2207      	movs	r2, #7
 8001d1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d1c:	2300      	movs	r3, #0
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3708      	adds	r7, #8
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	e000e010 	.word	0xe000e010

08001d2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f7ff ff2d 	bl	8001b94 <__NVIC_SetPriorityGrouping>
}
 8001d3a:	bf00      	nop
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d42:	b580      	push	{r7, lr}
 8001d44:	b086      	sub	sp, #24
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	4603      	mov	r3, r0
 8001d4a:	60b9      	str	r1, [r7, #8]
 8001d4c:	607a      	str	r2, [r7, #4]
 8001d4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d50:	2300      	movs	r3, #0
 8001d52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d54:	f7ff ff42 	bl	8001bdc <__NVIC_GetPriorityGrouping>
 8001d58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	68b9      	ldr	r1, [r7, #8]
 8001d5e:	6978      	ldr	r0, [r7, #20]
 8001d60:	f7ff ff90 	bl	8001c84 <NVIC_EncodePriority>
 8001d64:	4602      	mov	r2, r0
 8001d66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d6a:	4611      	mov	r1, r2
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7ff ff5f 	bl	8001c30 <__NVIC_SetPriority>
}
 8001d72:	bf00      	nop
 8001d74:	3718      	adds	r7, #24
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	b082      	sub	sp, #8
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	4603      	mov	r3, r0
 8001d82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff ff35 	bl	8001bf8 <__NVIC_EnableIRQ>
}
 8001d8e:	bf00      	nop
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b082      	sub	sp, #8
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f7ff ffa2 	bl	8001ce8 <SysTick_Config>
 8001da4:	4603      	mov	r3, r0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
	...

08001db0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b085      	sub	sp, #20
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001db8:	2300      	movs	r3, #0
 8001dba:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d101      	bne.n	8001dc6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e059      	b.n	8001e7a <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	461a      	mov	r2, r3
 8001dcc:	4b2d      	ldr	r3, [pc, #180]	; (8001e84 <HAL_DMA_Init+0xd4>)
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d80f      	bhi.n	8001df2 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	4b2b      	ldr	r3, [pc, #172]	; (8001e88 <HAL_DMA_Init+0xd8>)
 8001dda:	4413      	add	r3, r2
 8001ddc:	4a2b      	ldr	r2, [pc, #172]	; (8001e8c <HAL_DMA_Init+0xdc>)
 8001dde:	fba2 2303 	umull	r2, r3, r2, r3
 8001de2:	091b      	lsrs	r3, r3, #4
 8001de4:	009a      	lsls	r2, r3, #2
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4a28      	ldr	r2, [pc, #160]	; (8001e90 <HAL_DMA_Init+0xe0>)
 8001dee:	63da      	str	r2, [r3, #60]	; 0x3c
 8001df0:	e00e      	b.n	8001e10 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	461a      	mov	r2, r3
 8001df8:	4b26      	ldr	r3, [pc, #152]	; (8001e94 <HAL_DMA_Init+0xe4>)
 8001dfa:	4413      	add	r3, r2
 8001dfc:	4a23      	ldr	r2, [pc, #140]	; (8001e8c <HAL_DMA_Init+0xdc>)
 8001dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8001e02:	091b      	lsrs	r3, r3, #4
 8001e04:	009a      	lsls	r2, r3, #2
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4a22      	ldr	r2, [pc, #136]	; (8001e98 <HAL_DMA_Init+0xe8>)
 8001e0e:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2202      	movs	r2, #2
 8001e14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001e26:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001e2a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001e34:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	695b      	ldr	r3, [r3, #20]
 8001e46:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	69db      	ldr	r3, [r3, #28]
 8001e52:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001e54:	68fa      	ldr	r2, [r7, #12]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	68fa      	ldr	r2, [r7, #12]
 8001e60:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2200      	movs	r2, #0
 8001e74:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3714      	adds	r7, #20
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr
 8001e84:	40020407 	.word	0x40020407
 8001e88:	bffdfff8 	.word	0xbffdfff8
 8001e8c:	cccccccd 	.word	0xcccccccd
 8001e90:	40020000 	.word	0x40020000
 8001e94:	bffdfbf8 	.word	0xbffdfbf8
 8001e98:	40020400 	.word	0x40020400

08001e9c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d008      	beq.n	8001ec4 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2204      	movs	r2, #4
 8001eb6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e020      	b.n	8001f06 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f022 020e 	bic.w	r2, r2, #14
 8001ed2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f022 0201 	bic.w	r2, r2, #1
 8001ee2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eec:	2101      	movs	r1, #1
 8001eee:	fa01 f202 	lsl.w	r2, r1, r2
 8001ef2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001f04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3714      	adds	r7, #20
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bc80      	pop	{r7}
 8001f0e:	4770      	bx	lr

08001f10 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d005      	beq.n	8001f32 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2204      	movs	r2, #4
 8001f2a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	73fb      	strb	r3, [r7, #15]
 8001f30:	e0d6      	b.n	80020e0 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f022 020e 	bic.w	r2, r2, #14
 8001f40:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f022 0201 	bic.w	r2, r2, #1
 8001f50:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	461a      	mov	r2, r3
 8001f58:	4b64      	ldr	r3, [pc, #400]	; (80020ec <HAL_DMA_Abort_IT+0x1dc>)
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d958      	bls.n	8002010 <HAL_DMA_Abort_IT+0x100>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a63      	ldr	r2, [pc, #396]	; (80020f0 <HAL_DMA_Abort_IT+0x1e0>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d04f      	beq.n	8002008 <HAL_DMA_Abort_IT+0xf8>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a61      	ldr	r2, [pc, #388]	; (80020f4 <HAL_DMA_Abort_IT+0x1e4>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d048      	beq.n	8002004 <HAL_DMA_Abort_IT+0xf4>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a60      	ldr	r2, [pc, #384]	; (80020f8 <HAL_DMA_Abort_IT+0x1e8>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d040      	beq.n	8001ffe <HAL_DMA_Abort_IT+0xee>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a5e      	ldr	r2, [pc, #376]	; (80020fc <HAL_DMA_Abort_IT+0x1ec>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d038      	beq.n	8001ff8 <HAL_DMA_Abort_IT+0xe8>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a5d      	ldr	r2, [pc, #372]	; (8002100 <HAL_DMA_Abort_IT+0x1f0>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d030      	beq.n	8001ff2 <HAL_DMA_Abort_IT+0xe2>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a5b      	ldr	r2, [pc, #364]	; (8002104 <HAL_DMA_Abort_IT+0x1f4>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d028      	beq.n	8001fec <HAL_DMA_Abort_IT+0xdc>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a53      	ldr	r2, [pc, #332]	; (80020ec <HAL_DMA_Abort_IT+0x1dc>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d020      	beq.n	8001fe6 <HAL_DMA_Abort_IT+0xd6>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a57      	ldr	r2, [pc, #348]	; (8002108 <HAL_DMA_Abort_IT+0x1f8>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d019      	beq.n	8001fe2 <HAL_DMA_Abort_IT+0xd2>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a56      	ldr	r2, [pc, #344]	; (800210c <HAL_DMA_Abort_IT+0x1fc>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d012      	beq.n	8001fde <HAL_DMA_Abort_IT+0xce>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a54      	ldr	r2, [pc, #336]	; (8002110 <HAL_DMA_Abort_IT+0x200>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d00a      	beq.n	8001fd8 <HAL_DMA_Abort_IT+0xc8>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a53      	ldr	r2, [pc, #332]	; (8002114 <HAL_DMA_Abort_IT+0x204>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d102      	bne.n	8001fd2 <HAL_DMA_Abort_IT+0xc2>
 8001fcc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fd0:	e01b      	b.n	800200a <HAL_DMA_Abort_IT+0xfa>
 8001fd2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fd6:	e018      	b.n	800200a <HAL_DMA_Abort_IT+0xfa>
 8001fd8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fdc:	e015      	b.n	800200a <HAL_DMA_Abort_IT+0xfa>
 8001fde:	2310      	movs	r3, #16
 8001fe0:	e013      	b.n	800200a <HAL_DMA_Abort_IT+0xfa>
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e011      	b.n	800200a <HAL_DMA_Abort_IT+0xfa>
 8001fe6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001fea:	e00e      	b.n	800200a <HAL_DMA_Abort_IT+0xfa>
 8001fec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001ff0:	e00b      	b.n	800200a <HAL_DMA_Abort_IT+0xfa>
 8001ff2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ff6:	e008      	b.n	800200a <HAL_DMA_Abort_IT+0xfa>
 8001ff8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ffc:	e005      	b.n	800200a <HAL_DMA_Abort_IT+0xfa>
 8001ffe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002002:	e002      	b.n	800200a <HAL_DMA_Abort_IT+0xfa>
 8002004:	2310      	movs	r3, #16
 8002006:	e000      	b.n	800200a <HAL_DMA_Abort_IT+0xfa>
 8002008:	2301      	movs	r3, #1
 800200a:	4a43      	ldr	r2, [pc, #268]	; (8002118 <HAL_DMA_Abort_IT+0x208>)
 800200c:	6053      	str	r3, [r2, #4]
 800200e:	e057      	b.n	80020c0 <HAL_DMA_Abort_IT+0x1b0>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a36      	ldr	r2, [pc, #216]	; (80020f0 <HAL_DMA_Abort_IT+0x1e0>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d04f      	beq.n	80020ba <HAL_DMA_Abort_IT+0x1aa>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a35      	ldr	r2, [pc, #212]	; (80020f4 <HAL_DMA_Abort_IT+0x1e4>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d048      	beq.n	80020b6 <HAL_DMA_Abort_IT+0x1a6>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a33      	ldr	r2, [pc, #204]	; (80020f8 <HAL_DMA_Abort_IT+0x1e8>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d040      	beq.n	80020b0 <HAL_DMA_Abort_IT+0x1a0>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a32      	ldr	r2, [pc, #200]	; (80020fc <HAL_DMA_Abort_IT+0x1ec>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d038      	beq.n	80020aa <HAL_DMA_Abort_IT+0x19a>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a30      	ldr	r2, [pc, #192]	; (8002100 <HAL_DMA_Abort_IT+0x1f0>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d030      	beq.n	80020a4 <HAL_DMA_Abort_IT+0x194>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a2f      	ldr	r2, [pc, #188]	; (8002104 <HAL_DMA_Abort_IT+0x1f4>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d028      	beq.n	800209e <HAL_DMA_Abort_IT+0x18e>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a26      	ldr	r2, [pc, #152]	; (80020ec <HAL_DMA_Abort_IT+0x1dc>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d020      	beq.n	8002098 <HAL_DMA_Abort_IT+0x188>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a2b      	ldr	r2, [pc, #172]	; (8002108 <HAL_DMA_Abort_IT+0x1f8>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d019      	beq.n	8002094 <HAL_DMA_Abort_IT+0x184>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a29      	ldr	r2, [pc, #164]	; (800210c <HAL_DMA_Abort_IT+0x1fc>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d012      	beq.n	8002090 <HAL_DMA_Abort_IT+0x180>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a28      	ldr	r2, [pc, #160]	; (8002110 <HAL_DMA_Abort_IT+0x200>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d00a      	beq.n	800208a <HAL_DMA_Abort_IT+0x17a>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a26      	ldr	r2, [pc, #152]	; (8002114 <HAL_DMA_Abort_IT+0x204>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d102      	bne.n	8002084 <HAL_DMA_Abort_IT+0x174>
 800207e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002082:	e01b      	b.n	80020bc <HAL_DMA_Abort_IT+0x1ac>
 8002084:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002088:	e018      	b.n	80020bc <HAL_DMA_Abort_IT+0x1ac>
 800208a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800208e:	e015      	b.n	80020bc <HAL_DMA_Abort_IT+0x1ac>
 8002090:	2310      	movs	r3, #16
 8002092:	e013      	b.n	80020bc <HAL_DMA_Abort_IT+0x1ac>
 8002094:	2301      	movs	r3, #1
 8002096:	e011      	b.n	80020bc <HAL_DMA_Abort_IT+0x1ac>
 8002098:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800209c:	e00e      	b.n	80020bc <HAL_DMA_Abort_IT+0x1ac>
 800209e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80020a2:	e00b      	b.n	80020bc <HAL_DMA_Abort_IT+0x1ac>
 80020a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020a8:	e008      	b.n	80020bc <HAL_DMA_Abort_IT+0x1ac>
 80020aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020ae:	e005      	b.n	80020bc <HAL_DMA_Abort_IT+0x1ac>
 80020b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020b4:	e002      	b.n	80020bc <HAL_DMA_Abort_IT+0x1ac>
 80020b6:	2310      	movs	r3, #16
 80020b8:	e000      	b.n	80020bc <HAL_DMA_Abort_IT+0x1ac>
 80020ba:	2301      	movs	r3, #1
 80020bc:	4a17      	ldr	r2, [pc, #92]	; (800211c <HAL_DMA_Abort_IT+0x20c>)
 80020be:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2201      	movs	r2, #1
 80020c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d003      	beq.n	80020e0 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	4798      	blx	r3
    } 
  }
  return status;
 80020e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3710      	adds	r7, #16
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	40020080 	.word	0x40020080
 80020f0:	40020008 	.word	0x40020008
 80020f4:	4002001c 	.word	0x4002001c
 80020f8:	40020030 	.word	0x40020030
 80020fc:	40020044 	.word	0x40020044
 8002100:	40020058 	.word	0x40020058
 8002104:	4002006c 	.word	0x4002006c
 8002108:	40020408 	.word	0x40020408
 800210c:	4002041c 	.word	0x4002041c
 8002110:	40020430 	.word	0x40020430
 8002114:	40020444 	.word	0x40020444
 8002118:	40020400 	.word	0x40020400
 800211c:	40020000 	.word	0x40020000

08002120 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213c:	2204      	movs	r2, #4
 800213e:	409a      	lsls	r2, r3
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	4013      	ands	r3, r2
 8002144:	2b00      	cmp	r3, #0
 8002146:	f000 80f1 	beq.w	800232c <HAL_DMA_IRQHandler+0x20c>
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	f003 0304 	and.w	r3, r3, #4
 8002150:	2b00      	cmp	r3, #0
 8002152:	f000 80eb 	beq.w	800232c <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0320 	and.w	r3, r3, #32
 8002160:	2b00      	cmp	r3, #0
 8002162:	d107      	bne.n	8002174 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f022 0204 	bic.w	r2, r2, #4
 8002172:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	461a      	mov	r2, r3
 800217a:	4b5f      	ldr	r3, [pc, #380]	; (80022f8 <HAL_DMA_IRQHandler+0x1d8>)
 800217c:	429a      	cmp	r2, r3
 800217e:	d958      	bls.n	8002232 <HAL_DMA_IRQHandler+0x112>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a5d      	ldr	r2, [pc, #372]	; (80022fc <HAL_DMA_IRQHandler+0x1dc>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d04f      	beq.n	800222a <HAL_DMA_IRQHandler+0x10a>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a5c      	ldr	r2, [pc, #368]	; (8002300 <HAL_DMA_IRQHandler+0x1e0>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d048      	beq.n	8002226 <HAL_DMA_IRQHandler+0x106>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a5a      	ldr	r2, [pc, #360]	; (8002304 <HAL_DMA_IRQHandler+0x1e4>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d040      	beq.n	8002220 <HAL_DMA_IRQHandler+0x100>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a59      	ldr	r2, [pc, #356]	; (8002308 <HAL_DMA_IRQHandler+0x1e8>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d038      	beq.n	800221a <HAL_DMA_IRQHandler+0xfa>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a57      	ldr	r2, [pc, #348]	; (800230c <HAL_DMA_IRQHandler+0x1ec>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d030      	beq.n	8002214 <HAL_DMA_IRQHandler+0xf4>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a56      	ldr	r2, [pc, #344]	; (8002310 <HAL_DMA_IRQHandler+0x1f0>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d028      	beq.n	800220e <HAL_DMA_IRQHandler+0xee>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a4d      	ldr	r2, [pc, #308]	; (80022f8 <HAL_DMA_IRQHandler+0x1d8>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d020      	beq.n	8002208 <HAL_DMA_IRQHandler+0xe8>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a52      	ldr	r2, [pc, #328]	; (8002314 <HAL_DMA_IRQHandler+0x1f4>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d019      	beq.n	8002204 <HAL_DMA_IRQHandler+0xe4>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a50      	ldr	r2, [pc, #320]	; (8002318 <HAL_DMA_IRQHandler+0x1f8>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d012      	beq.n	8002200 <HAL_DMA_IRQHandler+0xe0>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a4f      	ldr	r2, [pc, #316]	; (800231c <HAL_DMA_IRQHandler+0x1fc>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d00a      	beq.n	80021fa <HAL_DMA_IRQHandler+0xda>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a4d      	ldr	r2, [pc, #308]	; (8002320 <HAL_DMA_IRQHandler+0x200>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d102      	bne.n	80021f4 <HAL_DMA_IRQHandler+0xd4>
 80021ee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80021f2:	e01b      	b.n	800222c <HAL_DMA_IRQHandler+0x10c>
 80021f4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80021f8:	e018      	b.n	800222c <HAL_DMA_IRQHandler+0x10c>
 80021fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021fe:	e015      	b.n	800222c <HAL_DMA_IRQHandler+0x10c>
 8002200:	2340      	movs	r3, #64	; 0x40
 8002202:	e013      	b.n	800222c <HAL_DMA_IRQHandler+0x10c>
 8002204:	2304      	movs	r3, #4
 8002206:	e011      	b.n	800222c <HAL_DMA_IRQHandler+0x10c>
 8002208:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800220c:	e00e      	b.n	800222c <HAL_DMA_IRQHandler+0x10c>
 800220e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002212:	e00b      	b.n	800222c <HAL_DMA_IRQHandler+0x10c>
 8002214:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002218:	e008      	b.n	800222c <HAL_DMA_IRQHandler+0x10c>
 800221a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800221e:	e005      	b.n	800222c <HAL_DMA_IRQHandler+0x10c>
 8002220:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002224:	e002      	b.n	800222c <HAL_DMA_IRQHandler+0x10c>
 8002226:	2340      	movs	r3, #64	; 0x40
 8002228:	e000      	b.n	800222c <HAL_DMA_IRQHandler+0x10c>
 800222a:	2304      	movs	r3, #4
 800222c:	4a3d      	ldr	r2, [pc, #244]	; (8002324 <HAL_DMA_IRQHandler+0x204>)
 800222e:	6053      	str	r3, [r2, #4]
 8002230:	e057      	b.n	80022e2 <HAL_DMA_IRQHandler+0x1c2>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a31      	ldr	r2, [pc, #196]	; (80022fc <HAL_DMA_IRQHandler+0x1dc>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d04f      	beq.n	80022dc <HAL_DMA_IRQHandler+0x1bc>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a2f      	ldr	r2, [pc, #188]	; (8002300 <HAL_DMA_IRQHandler+0x1e0>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d048      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x1b8>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a2e      	ldr	r2, [pc, #184]	; (8002304 <HAL_DMA_IRQHandler+0x1e4>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d040      	beq.n	80022d2 <HAL_DMA_IRQHandler+0x1b2>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a2c      	ldr	r2, [pc, #176]	; (8002308 <HAL_DMA_IRQHandler+0x1e8>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d038      	beq.n	80022cc <HAL_DMA_IRQHandler+0x1ac>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a2b      	ldr	r2, [pc, #172]	; (800230c <HAL_DMA_IRQHandler+0x1ec>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d030      	beq.n	80022c6 <HAL_DMA_IRQHandler+0x1a6>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a29      	ldr	r2, [pc, #164]	; (8002310 <HAL_DMA_IRQHandler+0x1f0>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d028      	beq.n	80022c0 <HAL_DMA_IRQHandler+0x1a0>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a21      	ldr	r2, [pc, #132]	; (80022f8 <HAL_DMA_IRQHandler+0x1d8>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d020      	beq.n	80022ba <HAL_DMA_IRQHandler+0x19a>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a25      	ldr	r2, [pc, #148]	; (8002314 <HAL_DMA_IRQHandler+0x1f4>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d019      	beq.n	80022b6 <HAL_DMA_IRQHandler+0x196>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a24      	ldr	r2, [pc, #144]	; (8002318 <HAL_DMA_IRQHandler+0x1f8>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d012      	beq.n	80022b2 <HAL_DMA_IRQHandler+0x192>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a22      	ldr	r2, [pc, #136]	; (800231c <HAL_DMA_IRQHandler+0x1fc>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d00a      	beq.n	80022ac <HAL_DMA_IRQHandler+0x18c>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a21      	ldr	r2, [pc, #132]	; (8002320 <HAL_DMA_IRQHandler+0x200>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d102      	bne.n	80022a6 <HAL_DMA_IRQHandler+0x186>
 80022a0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80022a4:	e01b      	b.n	80022de <HAL_DMA_IRQHandler+0x1be>
 80022a6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80022aa:	e018      	b.n	80022de <HAL_DMA_IRQHandler+0x1be>
 80022ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022b0:	e015      	b.n	80022de <HAL_DMA_IRQHandler+0x1be>
 80022b2:	2340      	movs	r3, #64	; 0x40
 80022b4:	e013      	b.n	80022de <HAL_DMA_IRQHandler+0x1be>
 80022b6:	2304      	movs	r3, #4
 80022b8:	e011      	b.n	80022de <HAL_DMA_IRQHandler+0x1be>
 80022ba:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80022be:	e00e      	b.n	80022de <HAL_DMA_IRQHandler+0x1be>
 80022c0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80022c4:	e00b      	b.n	80022de <HAL_DMA_IRQHandler+0x1be>
 80022c6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80022ca:	e008      	b.n	80022de <HAL_DMA_IRQHandler+0x1be>
 80022cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80022d0:	e005      	b.n	80022de <HAL_DMA_IRQHandler+0x1be>
 80022d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022d6:	e002      	b.n	80022de <HAL_DMA_IRQHandler+0x1be>
 80022d8:	2340      	movs	r3, #64	; 0x40
 80022da:	e000      	b.n	80022de <HAL_DMA_IRQHandler+0x1be>
 80022dc:	2304      	movs	r3, #4
 80022de:	4a12      	ldr	r2, [pc, #72]	; (8002328 <HAL_DMA_IRQHandler+0x208>)
 80022e0:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f000 8136 	beq.w	8002558 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80022f4:	e130      	b.n	8002558 <HAL_DMA_IRQHandler+0x438>
 80022f6:	bf00      	nop
 80022f8:	40020080 	.word	0x40020080
 80022fc:	40020008 	.word	0x40020008
 8002300:	4002001c 	.word	0x4002001c
 8002304:	40020030 	.word	0x40020030
 8002308:	40020044 	.word	0x40020044
 800230c:	40020058 	.word	0x40020058
 8002310:	4002006c 	.word	0x4002006c
 8002314:	40020408 	.word	0x40020408
 8002318:	4002041c 	.word	0x4002041c
 800231c:	40020430 	.word	0x40020430
 8002320:	40020444 	.word	0x40020444
 8002324:	40020400 	.word	0x40020400
 8002328:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002330:	2202      	movs	r2, #2
 8002332:	409a      	lsls	r2, r3
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	4013      	ands	r3, r2
 8002338:	2b00      	cmp	r3, #0
 800233a:	f000 80dd 	beq.w	80024f8 <HAL_DMA_IRQHandler+0x3d8>
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	f003 0302 	and.w	r3, r3, #2
 8002344:	2b00      	cmp	r3, #0
 8002346:	f000 80d7 	beq.w	80024f8 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0320 	and.w	r3, r3, #32
 8002354:	2b00      	cmp	r3, #0
 8002356:	d10b      	bne.n	8002370 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f022 020a 	bic.w	r2, r2, #10
 8002366:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	461a      	mov	r2, r3
 8002376:	4b7b      	ldr	r3, [pc, #492]	; (8002564 <HAL_DMA_IRQHandler+0x444>)
 8002378:	429a      	cmp	r2, r3
 800237a:	d958      	bls.n	800242e <HAL_DMA_IRQHandler+0x30e>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a79      	ldr	r2, [pc, #484]	; (8002568 <HAL_DMA_IRQHandler+0x448>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d04f      	beq.n	8002426 <HAL_DMA_IRQHandler+0x306>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a78      	ldr	r2, [pc, #480]	; (800256c <HAL_DMA_IRQHandler+0x44c>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d048      	beq.n	8002422 <HAL_DMA_IRQHandler+0x302>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a76      	ldr	r2, [pc, #472]	; (8002570 <HAL_DMA_IRQHandler+0x450>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d040      	beq.n	800241c <HAL_DMA_IRQHandler+0x2fc>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a75      	ldr	r2, [pc, #468]	; (8002574 <HAL_DMA_IRQHandler+0x454>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d038      	beq.n	8002416 <HAL_DMA_IRQHandler+0x2f6>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a73      	ldr	r2, [pc, #460]	; (8002578 <HAL_DMA_IRQHandler+0x458>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d030      	beq.n	8002410 <HAL_DMA_IRQHandler+0x2f0>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a72      	ldr	r2, [pc, #456]	; (800257c <HAL_DMA_IRQHandler+0x45c>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d028      	beq.n	800240a <HAL_DMA_IRQHandler+0x2ea>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a69      	ldr	r2, [pc, #420]	; (8002564 <HAL_DMA_IRQHandler+0x444>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d020      	beq.n	8002404 <HAL_DMA_IRQHandler+0x2e4>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a6e      	ldr	r2, [pc, #440]	; (8002580 <HAL_DMA_IRQHandler+0x460>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d019      	beq.n	8002400 <HAL_DMA_IRQHandler+0x2e0>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a6c      	ldr	r2, [pc, #432]	; (8002584 <HAL_DMA_IRQHandler+0x464>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d012      	beq.n	80023fc <HAL_DMA_IRQHandler+0x2dc>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a6b      	ldr	r2, [pc, #428]	; (8002588 <HAL_DMA_IRQHandler+0x468>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d00a      	beq.n	80023f6 <HAL_DMA_IRQHandler+0x2d6>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a69      	ldr	r2, [pc, #420]	; (800258c <HAL_DMA_IRQHandler+0x46c>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d102      	bne.n	80023f0 <HAL_DMA_IRQHandler+0x2d0>
 80023ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023ee:	e01b      	b.n	8002428 <HAL_DMA_IRQHandler+0x308>
 80023f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023f4:	e018      	b.n	8002428 <HAL_DMA_IRQHandler+0x308>
 80023f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023fa:	e015      	b.n	8002428 <HAL_DMA_IRQHandler+0x308>
 80023fc:	2320      	movs	r3, #32
 80023fe:	e013      	b.n	8002428 <HAL_DMA_IRQHandler+0x308>
 8002400:	2302      	movs	r3, #2
 8002402:	e011      	b.n	8002428 <HAL_DMA_IRQHandler+0x308>
 8002404:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002408:	e00e      	b.n	8002428 <HAL_DMA_IRQHandler+0x308>
 800240a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800240e:	e00b      	b.n	8002428 <HAL_DMA_IRQHandler+0x308>
 8002410:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002414:	e008      	b.n	8002428 <HAL_DMA_IRQHandler+0x308>
 8002416:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800241a:	e005      	b.n	8002428 <HAL_DMA_IRQHandler+0x308>
 800241c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002420:	e002      	b.n	8002428 <HAL_DMA_IRQHandler+0x308>
 8002422:	2320      	movs	r3, #32
 8002424:	e000      	b.n	8002428 <HAL_DMA_IRQHandler+0x308>
 8002426:	2302      	movs	r3, #2
 8002428:	4a59      	ldr	r2, [pc, #356]	; (8002590 <HAL_DMA_IRQHandler+0x470>)
 800242a:	6053      	str	r3, [r2, #4]
 800242c:	e057      	b.n	80024de <HAL_DMA_IRQHandler+0x3be>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a4d      	ldr	r2, [pc, #308]	; (8002568 <HAL_DMA_IRQHandler+0x448>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d04f      	beq.n	80024d8 <HAL_DMA_IRQHandler+0x3b8>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a4b      	ldr	r2, [pc, #300]	; (800256c <HAL_DMA_IRQHandler+0x44c>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d048      	beq.n	80024d4 <HAL_DMA_IRQHandler+0x3b4>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a4a      	ldr	r2, [pc, #296]	; (8002570 <HAL_DMA_IRQHandler+0x450>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d040      	beq.n	80024ce <HAL_DMA_IRQHandler+0x3ae>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a48      	ldr	r2, [pc, #288]	; (8002574 <HAL_DMA_IRQHandler+0x454>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d038      	beq.n	80024c8 <HAL_DMA_IRQHandler+0x3a8>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a47      	ldr	r2, [pc, #284]	; (8002578 <HAL_DMA_IRQHandler+0x458>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d030      	beq.n	80024c2 <HAL_DMA_IRQHandler+0x3a2>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a45      	ldr	r2, [pc, #276]	; (800257c <HAL_DMA_IRQHandler+0x45c>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d028      	beq.n	80024bc <HAL_DMA_IRQHandler+0x39c>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a3d      	ldr	r2, [pc, #244]	; (8002564 <HAL_DMA_IRQHandler+0x444>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d020      	beq.n	80024b6 <HAL_DMA_IRQHandler+0x396>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a41      	ldr	r2, [pc, #260]	; (8002580 <HAL_DMA_IRQHandler+0x460>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d019      	beq.n	80024b2 <HAL_DMA_IRQHandler+0x392>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a40      	ldr	r2, [pc, #256]	; (8002584 <HAL_DMA_IRQHandler+0x464>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d012      	beq.n	80024ae <HAL_DMA_IRQHandler+0x38e>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a3e      	ldr	r2, [pc, #248]	; (8002588 <HAL_DMA_IRQHandler+0x468>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d00a      	beq.n	80024a8 <HAL_DMA_IRQHandler+0x388>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a3d      	ldr	r2, [pc, #244]	; (800258c <HAL_DMA_IRQHandler+0x46c>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d102      	bne.n	80024a2 <HAL_DMA_IRQHandler+0x382>
 800249c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024a0:	e01b      	b.n	80024da <HAL_DMA_IRQHandler+0x3ba>
 80024a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024a6:	e018      	b.n	80024da <HAL_DMA_IRQHandler+0x3ba>
 80024a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024ac:	e015      	b.n	80024da <HAL_DMA_IRQHandler+0x3ba>
 80024ae:	2320      	movs	r3, #32
 80024b0:	e013      	b.n	80024da <HAL_DMA_IRQHandler+0x3ba>
 80024b2:	2302      	movs	r3, #2
 80024b4:	e011      	b.n	80024da <HAL_DMA_IRQHandler+0x3ba>
 80024b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024ba:	e00e      	b.n	80024da <HAL_DMA_IRQHandler+0x3ba>
 80024bc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80024c0:	e00b      	b.n	80024da <HAL_DMA_IRQHandler+0x3ba>
 80024c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024c6:	e008      	b.n	80024da <HAL_DMA_IRQHandler+0x3ba>
 80024c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024cc:	e005      	b.n	80024da <HAL_DMA_IRQHandler+0x3ba>
 80024ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024d2:	e002      	b.n	80024da <HAL_DMA_IRQHandler+0x3ba>
 80024d4:	2320      	movs	r3, #32
 80024d6:	e000      	b.n	80024da <HAL_DMA_IRQHandler+0x3ba>
 80024d8:	2302      	movs	r3, #2
 80024da:	4a2e      	ldr	r2, [pc, #184]	; (8002594 <HAL_DMA_IRQHandler+0x474>)
 80024dc:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d034      	beq.n	8002558 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80024f6:	e02f      	b.n	8002558 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fc:	2208      	movs	r2, #8
 80024fe:	409a      	lsls	r2, r3
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	4013      	ands	r3, r2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d028      	beq.n	800255a <HAL_DMA_IRQHandler+0x43a>
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	f003 0308 	and.w	r3, r3, #8
 800250e:	2b00      	cmp	r3, #0
 8002510:	d023      	beq.n	800255a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f022 020e 	bic.w	r2, r2, #14
 8002520:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800252a:	2101      	movs	r1, #1
 800252c:	fa01 f202 	lsl.w	r2, r1, r2
 8002530:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2201      	movs	r2, #1
 8002536:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254c:	2b00      	cmp	r3, #0
 800254e:	d004      	beq.n	800255a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	4798      	blx	r3
    }
  }
  return;
 8002558:	bf00      	nop
 800255a:	bf00      	nop
}
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40020080 	.word	0x40020080
 8002568:	40020008 	.word	0x40020008
 800256c:	4002001c 	.word	0x4002001c
 8002570:	40020030 	.word	0x40020030
 8002574:	40020044 	.word	0x40020044
 8002578:	40020058 	.word	0x40020058
 800257c:	4002006c 	.word	0x4002006c
 8002580:	40020408 	.word	0x40020408
 8002584:	4002041c 	.word	0x4002041c
 8002588:	40020430 	.word	0x40020430
 800258c:	40020444 	.word	0x40020444
 8002590:	40020400 	.word	0x40020400
 8002594:	40020000 	.word	0x40020000

08002598 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002598:	b480      	push	{r7}
 800259a:	b08b      	sub	sp, #44	; 0x2c
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025a2:	2300      	movs	r3, #0
 80025a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80025a6:	2300      	movs	r3, #0
 80025a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025aa:	e179      	b.n	80028a0 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80025ac:	2201      	movs	r2, #1
 80025ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b0:	fa02 f303 	lsl.w	r3, r2, r3
 80025b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	69fa      	ldr	r2, [r7, #28]
 80025bc:	4013      	ands	r3, r2
 80025be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	f040 8168 	bne.w	800289a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	4a96      	ldr	r2, [pc, #600]	; (8002828 <HAL_GPIO_Init+0x290>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d05e      	beq.n	8002692 <HAL_GPIO_Init+0xfa>
 80025d4:	4a94      	ldr	r2, [pc, #592]	; (8002828 <HAL_GPIO_Init+0x290>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d875      	bhi.n	80026c6 <HAL_GPIO_Init+0x12e>
 80025da:	4a94      	ldr	r2, [pc, #592]	; (800282c <HAL_GPIO_Init+0x294>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d058      	beq.n	8002692 <HAL_GPIO_Init+0xfa>
 80025e0:	4a92      	ldr	r2, [pc, #584]	; (800282c <HAL_GPIO_Init+0x294>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d86f      	bhi.n	80026c6 <HAL_GPIO_Init+0x12e>
 80025e6:	4a92      	ldr	r2, [pc, #584]	; (8002830 <HAL_GPIO_Init+0x298>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d052      	beq.n	8002692 <HAL_GPIO_Init+0xfa>
 80025ec:	4a90      	ldr	r2, [pc, #576]	; (8002830 <HAL_GPIO_Init+0x298>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d869      	bhi.n	80026c6 <HAL_GPIO_Init+0x12e>
 80025f2:	4a90      	ldr	r2, [pc, #576]	; (8002834 <HAL_GPIO_Init+0x29c>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d04c      	beq.n	8002692 <HAL_GPIO_Init+0xfa>
 80025f8:	4a8e      	ldr	r2, [pc, #568]	; (8002834 <HAL_GPIO_Init+0x29c>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d863      	bhi.n	80026c6 <HAL_GPIO_Init+0x12e>
 80025fe:	4a8e      	ldr	r2, [pc, #568]	; (8002838 <HAL_GPIO_Init+0x2a0>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d046      	beq.n	8002692 <HAL_GPIO_Init+0xfa>
 8002604:	4a8c      	ldr	r2, [pc, #560]	; (8002838 <HAL_GPIO_Init+0x2a0>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d85d      	bhi.n	80026c6 <HAL_GPIO_Init+0x12e>
 800260a:	2b12      	cmp	r3, #18
 800260c:	d82a      	bhi.n	8002664 <HAL_GPIO_Init+0xcc>
 800260e:	2b12      	cmp	r3, #18
 8002610:	d859      	bhi.n	80026c6 <HAL_GPIO_Init+0x12e>
 8002612:	a201      	add	r2, pc, #4	; (adr r2, 8002618 <HAL_GPIO_Init+0x80>)
 8002614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002618:	08002693 	.word	0x08002693
 800261c:	0800266d 	.word	0x0800266d
 8002620:	0800267f 	.word	0x0800267f
 8002624:	080026c1 	.word	0x080026c1
 8002628:	080026c7 	.word	0x080026c7
 800262c:	080026c7 	.word	0x080026c7
 8002630:	080026c7 	.word	0x080026c7
 8002634:	080026c7 	.word	0x080026c7
 8002638:	080026c7 	.word	0x080026c7
 800263c:	080026c7 	.word	0x080026c7
 8002640:	080026c7 	.word	0x080026c7
 8002644:	080026c7 	.word	0x080026c7
 8002648:	080026c7 	.word	0x080026c7
 800264c:	080026c7 	.word	0x080026c7
 8002650:	080026c7 	.word	0x080026c7
 8002654:	080026c7 	.word	0x080026c7
 8002658:	080026c7 	.word	0x080026c7
 800265c:	08002675 	.word	0x08002675
 8002660:	08002689 	.word	0x08002689
 8002664:	4a75      	ldr	r2, [pc, #468]	; (800283c <HAL_GPIO_Init+0x2a4>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d013      	beq.n	8002692 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800266a:	e02c      	b.n	80026c6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	623b      	str	r3, [r7, #32]
          break;
 8002672:	e029      	b.n	80026c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	3304      	adds	r3, #4
 800267a:	623b      	str	r3, [r7, #32]
          break;
 800267c:	e024      	b.n	80026c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	3308      	adds	r3, #8
 8002684:	623b      	str	r3, [r7, #32]
          break;
 8002686:	e01f      	b.n	80026c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	330c      	adds	r3, #12
 800268e:	623b      	str	r3, [r7, #32]
          break;
 8002690:	e01a      	b.n	80026c8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d102      	bne.n	80026a0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800269a:	2304      	movs	r3, #4
 800269c:	623b      	str	r3, [r7, #32]
          break;
 800269e:	e013      	b.n	80026c8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d105      	bne.n	80026b4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026a8:	2308      	movs	r3, #8
 80026aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	69fa      	ldr	r2, [r7, #28]
 80026b0:	611a      	str	r2, [r3, #16]
          break;
 80026b2:	e009      	b.n	80026c8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026b4:	2308      	movs	r3, #8
 80026b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	69fa      	ldr	r2, [r7, #28]
 80026bc:	615a      	str	r2, [r3, #20]
          break;
 80026be:	e003      	b.n	80026c8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80026c0:	2300      	movs	r3, #0
 80026c2:	623b      	str	r3, [r7, #32]
          break;
 80026c4:	e000      	b.n	80026c8 <HAL_GPIO_Init+0x130>
          break;
 80026c6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	2bff      	cmp	r3, #255	; 0xff
 80026cc:	d801      	bhi.n	80026d2 <HAL_GPIO_Init+0x13a>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	e001      	b.n	80026d6 <HAL_GPIO_Init+0x13e>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	3304      	adds	r3, #4
 80026d6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	2bff      	cmp	r3, #255	; 0xff
 80026dc:	d802      	bhi.n	80026e4 <HAL_GPIO_Init+0x14c>
 80026de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	e002      	b.n	80026ea <HAL_GPIO_Init+0x152>
 80026e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e6:	3b08      	subs	r3, #8
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	210f      	movs	r1, #15
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	fa01 f303 	lsl.w	r3, r1, r3
 80026f8:	43db      	mvns	r3, r3
 80026fa:	401a      	ands	r2, r3
 80026fc:	6a39      	ldr	r1, [r7, #32]
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	fa01 f303 	lsl.w	r3, r1, r3
 8002704:	431a      	orrs	r2, r3
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002712:	2b00      	cmp	r3, #0
 8002714:	f000 80c1 	beq.w	800289a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002718:	4b49      	ldr	r3, [pc, #292]	; (8002840 <HAL_GPIO_Init+0x2a8>)
 800271a:	699b      	ldr	r3, [r3, #24]
 800271c:	4a48      	ldr	r2, [pc, #288]	; (8002840 <HAL_GPIO_Init+0x2a8>)
 800271e:	f043 0301 	orr.w	r3, r3, #1
 8002722:	6193      	str	r3, [r2, #24]
 8002724:	4b46      	ldr	r3, [pc, #280]	; (8002840 <HAL_GPIO_Init+0x2a8>)
 8002726:	699b      	ldr	r3, [r3, #24]
 8002728:	f003 0301 	and.w	r3, r3, #1
 800272c:	60bb      	str	r3, [r7, #8]
 800272e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002730:	4a44      	ldr	r2, [pc, #272]	; (8002844 <HAL_GPIO_Init+0x2ac>)
 8002732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002734:	089b      	lsrs	r3, r3, #2
 8002736:	3302      	adds	r3, #2
 8002738:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800273c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800273e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002740:	f003 0303 	and.w	r3, r3, #3
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	220f      	movs	r2, #15
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	43db      	mvns	r3, r3
 800274e:	68fa      	ldr	r2, [r7, #12]
 8002750:	4013      	ands	r3, r2
 8002752:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	4a3c      	ldr	r2, [pc, #240]	; (8002848 <HAL_GPIO_Init+0x2b0>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d01f      	beq.n	800279c <HAL_GPIO_Init+0x204>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	4a3b      	ldr	r2, [pc, #236]	; (800284c <HAL_GPIO_Init+0x2b4>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d019      	beq.n	8002798 <HAL_GPIO_Init+0x200>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4a3a      	ldr	r2, [pc, #232]	; (8002850 <HAL_GPIO_Init+0x2b8>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d013      	beq.n	8002794 <HAL_GPIO_Init+0x1fc>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	4a39      	ldr	r2, [pc, #228]	; (8002854 <HAL_GPIO_Init+0x2bc>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d00d      	beq.n	8002790 <HAL_GPIO_Init+0x1f8>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	4a38      	ldr	r2, [pc, #224]	; (8002858 <HAL_GPIO_Init+0x2c0>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d007      	beq.n	800278c <HAL_GPIO_Init+0x1f4>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	4a37      	ldr	r2, [pc, #220]	; (800285c <HAL_GPIO_Init+0x2c4>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d101      	bne.n	8002788 <HAL_GPIO_Init+0x1f0>
 8002784:	2305      	movs	r3, #5
 8002786:	e00a      	b.n	800279e <HAL_GPIO_Init+0x206>
 8002788:	2306      	movs	r3, #6
 800278a:	e008      	b.n	800279e <HAL_GPIO_Init+0x206>
 800278c:	2304      	movs	r3, #4
 800278e:	e006      	b.n	800279e <HAL_GPIO_Init+0x206>
 8002790:	2303      	movs	r3, #3
 8002792:	e004      	b.n	800279e <HAL_GPIO_Init+0x206>
 8002794:	2302      	movs	r3, #2
 8002796:	e002      	b.n	800279e <HAL_GPIO_Init+0x206>
 8002798:	2301      	movs	r3, #1
 800279a:	e000      	b.n	800279e <HAL_GPIO_Init+0x206>
 800279c:	2300      	movs	r3, #0
 800279e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027a0:	f002 0203 	and.w	r2, r2, #3
 80027a4:	0092      	lsls	r2, r2, #2
 80027a6:	4093      	lsls	r3, r2
 80027a8:	68fa      	ldr	r2, [r7, #12]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80027ae:	4925      	ldr	r1, [pc, #148]	; (8002844 <HAL_GPIO_Init+0x2ac>)
 80027b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b2:	089b      	lsrs	r3, r3, #2
 80027b4:	3302      	adds	r3, #2
 80027b6:	68fa      	ldr	r2, [r7, #12]
 80027b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d006      	beq.n	80027d6 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80027c8:	4b25      	ldr	r3, [pc, #148]	; (8002860 <HAL_GPIO_Init+0x2c8>)
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	4924      	ldr	r1, [pc, #144]	; (8002860 <HAL_GPIO_Init+0x2c8>)
 80027ce:	69bb      	ldr	r3, [r7, #24]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	600b      	str	r3, [r1, #0]
 80027d4:	e006      	b.n	80027e4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80027d6:	4b22      	ldr	r3, [pc, #136]	; (8002860 <HAL_GPIO_Init+0x2c8>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	43db      	mvns	r3, r3
 80027de:	4920      	ldr	r1, [pc, #128]	; (8002860 <HAL_GPIO_Init+0x2c8>)
 80027e0:	4013      	ands	r3, r2
 80027e2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d006      	beq.n	80027fe <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80027f0:	4b1b      	ldr	r3, [pc, #108]	; (8002860 <HAL_GPIO_Init+0x2c8>)
 80027f2:	685a      	ldr	r2, [r3, #4]
 80027f4:	491a      	ldr	r1, [pc, #104]	; (8002860 <HAL_GPIO_Init+0x2c8>)
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	604b      	str	r3, [r1, #4]
 80027fc:	e006      	b.n	800280c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80027fe:	4b18      	ldr	r3, [pc, #96]	; (8002860 <HAL_GPIO_Init+0x2c8>)
 8002800:	685a      	ldr	r2, [r3, #4]
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	43db      	mvns	r3, r3
 8002806:	4916      	ldr	r1, [pc, #88]	; (8002860 <HAL_GPIO_Init+0x2c8>)
 8002808:	4013      	ands	r3, r2
 800280a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d025      	beq.n	8002864 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002818:	4b11      	ldr	r3, [pc, #68]	; (8002860 <HAL_GPIO_Init+0x2c8>)
 800281a:	689a      	ldr	r2, [r3, #8]
 800281c:	4910      	ldr	r1, [pc, #64]	; (8002860 <HAL_GPIO_Init+0x2c8>)
 800281e:	69bb      	ldr	r3, [r7, #24]
 8002820:	4313      	orrs	r3, r2
 8002822:	608b      	str	r3, [r1, #8]
 8002824:	e025      	b.n	8002872 <HAL_GPIO_Init+0x2da>
 8002826:	bf00      	nop
 8002828:	10320000 	.word	0x10320000
 800282c:	10310000 	.word	0x10310000
 8002830:	10220000 	.word	0x10220000
 8002834:	10210000 	.word	0x10210000
 8002838:	10120000 	.word	0x10120000
 800283c:	10110000 	.word	0x10110000
 8002840:	40021000 	.word	0x40021000
 8002844:	40010000 	.word	0x40010000
 8002848:	40010800 	.word	0x40010800
 800284c:	40010c00 	.word	0x40010c00
 8002850:	40011000 	.word	0x40011000
 8002854:	40011400 	.word	0x40011400
 8002858:	40011800 	.word	0x40011800
 800285c:	40011c00 	.word	0x40011c00
 8002860:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002864:	4b15      	ldr	r3, [pc, #84]	; (80028bc <HAL_GPIO_Init+0x324>)
 8002866:	689a      	ldr	r2, [r3, #8]
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	43db      	mvns	r3, r3
 800286c:	4913      	ldr	r1, [pc, #76]	; (80028bc <HAL_GPIO_Init+0x324>)
 800286e:	4013      	ands	r3, r2
 8002870:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d006      	beq.n	800288c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800287e:	4b0f      	ldr	r3, [pc, #60]	; (80028bc <HAL_GPIO_Init+0x324>)
 8002880:	68da      	ldr	r2, [r3, #12]
 8002882:	490e      	ldr	r1, [pc, #56]	; (80028bc <HAL_GPIO_Init+0x324>)
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	4313      	orrs	r3, r2
 8002888:	60cb      	str	r3, [r1, #12]
 800288a:	e006      	b.n	800289a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800288c:	4b0b      	ldr	r3, [pc, #44]	; (80028bc <HAL_GPIO_Init+0x324>)
 800288e:	68da      	ldr	r2, [r3, #12]
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	43db      	mvns	r3, r3
 8002894:	4909      	ldr	r1, [pc, #36]	; (80028bc <HAL_GPIO_Init+0x324>)
 8002896:	4013      	ands	r3, r2
 8002898:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800289a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289c:	3301      	adds	r3, #1
 800289e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a6:	fa22 f303 	lsr.w	r3, r2, r3
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	f47f ae7e 	bne.w	80025ac <HAL_GPIO_Init+0x14>
  }
}
 80028b0:	bf00      	nop
 80028b2:	bf00      	nop
 80028b4:	372c      	adds	r7, #44	; 0x2c
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bc80      	pop	{r7}
 80028ba:	4770      	bx	lr
 80028bc:	40010400 	.word	0x40010400

080028c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b085      	sub	sp, #20
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	460b      	mov	r3, r1
 80028ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689a      	ldr	r2, [r3, #8]
 80028d0:	887b      	ldrh	r3, [r7, #2]
 80028d2:	4013      	ands	r3, r2
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d002      	beq.n	80028de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80028d8:	2301      	movs	r3, #1
 80028da:	73fb      	strb	r3, [r7, #15]
 80028dc:	e001      	b.n	80028e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80028de:	2300      	movs	r3, #0
 80028e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80028e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3714      	adds	r7, #20
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bc80      	pop	{r7}
 80028ec:	4770      	bx	lr

080028ee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028ee:	b480      	push	{r7}
 80028f0:	b083      	sub	sp, #12
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
 80028f6:	460b      	mov	r3, r1
 80028f8:	807b      	strh	r3, [r7, #2]
 80028fa:	4613      	mov	r3, r2
 80028fc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028fe:	787b      	ldrb	r3, [r7, #1]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d003      	beq.n	800290c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002904:	887a      	ldrh	r2, [r7, #2]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800290a:	e003      	b.n	8002914 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800290c:	887b      	ldrh	r3, [r7, #2]
 800290e:	041a      	lsls	r2, r3, #16
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	611a      	str	r2, [r3, #16]
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	bc80      	pop	{r7}
 800291c:	4770      	bx	lr

0800291e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800291e:	b480      	push	{r7}
 8002920:	b085      	sub	sp, #20
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
 8002926:	460b      	mov	r3, r1
 8002928:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002930:	887a      	ldrh	r2, [r7, #2]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	4013      	ands	r3, r2
 8002936:	041a      	lsls	r2, r3, #16
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	43d9      	mvns	r1, r3
 800293c:	887b      	ldrh	r3, [r7, #2]
 800293e:	400b      	ands	r3, r1
 8002940:	431a      	orrs	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	611a      	str	r2, [r3, #16]
}
 8002946:	bf00      	nop
 8002948:	3714      	adds	r7, #20
 800294a:	46bd      	mov	sp, r7
 800294c:	bc80      	pop	{r7}
 800294e:	4770      	bx	lr

08002950 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e272      	b.n	8002e48 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	2b00      	cmp	r3, #0
 800296c:	f000 8087 	beq.w	8002a7e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002970:	4b92      	ldr	r3, [pc, #584]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f003 030c 	and.w	r3, r3, #12
 8002978:	2b04      	cmp	r3, #4
 800297a:	d00c      	beq.n	8002996 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800297c:	4b8f      	ldr	r3, [pc, #572]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f003 030c 	and.w	r3, r3, #12
 8002984:	2b08      	cmp	r3, #8
 8002986:	d112      	bne.n	80029ae <HAL_RCC_OscConfig+0x5e>
 8002988:	4b8c      	ldr	r3, [pc, #560]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002990:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002994:	d10b      	bne.n	80029ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002996:	4b89      	ldr	r3, [pc, #548]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d06c      	beq.n	8002a7c <HAL_RCC_OscConfig+0x12c>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d168      	bne.n	8002a7c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e24c      	b.n	8002e48 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029b6:	d106      	bne.n	80029c6 <HAL_RCC_OscConfig+0x76>
 80029b8:	4b80      	ldr	r3, [pc, #512]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a7f      	ldr	r2, [pc, #508]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 80029be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029c2:	6013      	str	r3, [r2, #0]
 80029c4:	e02e      	b.n	8002a24 <HAL_RCC_OscConfig+0xd4>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d10c      	bne.n	80029e8 <HAL_RCC_OscConfig+0x98>
 80029ce:	4b7b      	ldr	r3, [pc, #492]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a7a      	ldr	r2, [pc, #488]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 80029d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029d8:	6013      	str	r3, [r2, #0]
 80029da:	4b78      	ldr	r3, [pc, #480]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a77      	ldr	r2, [pc, #476]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 80029e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029e4:	6013      	str	r3, [r2, #0]
 80029e6:	e01d      	b.n	8002a24 <HAL_RCC_OscConfig+0xd4>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029f0:	d10c      	bne.n	8002a0c <HAL_RCC_OscConfig+0xbc>
 80029f2:	4b72      	ldr	r3, [pc, #456]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a71      	ldr	r2, [pc, #452]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 80029f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029fc:	6013      	str	r3, [r2, #0]
 80029fe:	4b6f      	ldr	r3, [pc, #444]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a6e      	ldr	r2, [pc, #440]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002a04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a08:	6013      	str	r3, [r2, #0]
 8002a0a:	e00b      	b.n	8002a24 <HAL_RCC_OscConfig+0xd4>
 8002a0c:	4b6b      	ldr	r3, [pc, #428]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a6a      	ldr	r2, [pc, #424]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002a12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a16:	6013      	str	r3, [r2, #0]
 8002a18:	4b68      	ldr	r3, [pc, #416]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a67      	ldr	r2, [pc, #412]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002a1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a22:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d013      	beq.n	8002a54 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a2c:	f7fe fa48 	bl	8000ec0 <HAL_GetTick>
 8002a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a32:	e008      	b.n	8002a46 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a34:	f7fe fa44 	bl	8000ec0 <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	2b64      	cmp	r3, #100	; 0x64
 8002a40:	d901      	bls.n	8002a46 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e200      	b.n	8002e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a46:	4b5d      	ldr	r3, [pc, #372]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d0f0      	beq.n	8002a34 <HAL_RCC_OscConfig+0xe4>
 8002a52:	e014      	b.n	8002a7e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a54:	f7fe fa34 	bl	8000ec0 <HAL_GetTick>
 8002a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a5a:	e008      	b.n	8002a6e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a5c:	f7fe fa30 	bl	8000ec0 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b64      	cmp	r3, #100	; 0x64
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e1ec      	b.n	8002e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a6e:	4b53      	ldr	r3, [pc, #332]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1f0      	bne.n	8002a5c <HAL_RCC_OscConfig+0x10c>
 8002a7a:	e000      	b.n	8002a7e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 0302 	and.w	r3, r3, #2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d063      	beq.n	8002b52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a8a:	4b4c      	ldr	r3, [pc, #304]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f003 030c 	and.w	r3, r3, #12
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00b      	beq.n	8002aae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002a96:	4b49      	ldr	r3, [pc, #292]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f003 030c 	and.w	r3, r3, #12
 8002a9e:	2b08      	cmp	r3, #8
 8002aa0:	d11c      	bne.n	8002adc <HAL_RCC_OscConfig+0x18c>
 8002aa2:	4b46      	ldr	r3, [pc, #280]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d116      	bne.n	8002adc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aae:	4b43      	ldr	r3, [pc, #268]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d005      	beq.n	8002ac6 <HAL_RCC_OscConfig+0x176>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	691b      	ldr	r3, [r3, #16]
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d001      	beq.n	8002ac6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e1c0      	b.n	8002e48 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ac6:	4b3d      	ldr	r3, [pc, #244]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	00db      	lsls	r3, r3, #3
 8002ad4:	4939      	ldr	r1, [pc, #228]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ada:	e03a      	b.n	8002b52 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	691b      	ldr	r3, [r3, #16]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d020      	beq.n	8002b26 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ae4:	4b36      	ldr	r3, [pc, #216]	; (8002bc0 <HAL_RCC_OscConfig+0x270>)
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aea:	f7fe f9e9 	bl	8000ec0 <HAL_GetTick>
 8002aee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002af0:	e008      	b.n	8002b04 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002af2:	f7fe f9e5 	bl	8000ec0 <HAL_GetTick>
 8002af6:	4602      	mov	r2, r0
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d901      	bls.n	8002b04 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b00:	2303      	movs	r3, #3
 8002b02:	e1a1      	b.n	8002e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b04:	4b2d      	ldr	r3, [pc, #180]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0302 	and.w	r3, r3, #2
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d0f0      	beq.n	8002af2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b10:	4b2a      	ldr	r3, [pc, #168]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	695b      	ldr	r3, [r3, #20]
 8002b1c:	00db      	lsls	r3, r3, #3
 8002b1e:	4927      	ldr	r1, [pc, #156]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002b20:	4313      	orrs	r3, r2
 8002b22:	600b      	str	r3, [r1, #0]
 8002b24:	e015      	b.n	8002b52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b26:	4b26      	ldr	r3, [pc, #152]	; (8002bc0 <HAL_RCC_OscConfig+0x270>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b2c:	f7fe f9c8 	bl	8000ec0 <HAL_GetTick>
 8002b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b32:	e008      	b.n	8002b46 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b34:	f7fe f9c4 	bl	8000ec0 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e180      	b.n	8002e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b46:	4b1d      	ldr	r3, [pc, #116]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1f0      	bne.n	8002b34 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0308 	and.w	r3, r3, #8
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d03a      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d019      	beq.n	8002b9a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b66:	4b17      	ldr	r3, [pc, #92]	; (8002bc4 <HAL_RCC_OscConfig+0x274>)
 8002b68:	2201      	movs	r2, #1
 8002b6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b6c:	f7fe f9a8 	bl	8000ec0 <HAL_GetTick>
 8002b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b72:	e008      	b.n	8002b86 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b74:	f7fe f9a4 	bl	8000ec0 <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d901      	bls.n	8002b86 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e160      	b.n	8002e48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b86:	4b0d      	ldr	r3, [pc, #52]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8a:	f003 0302 	and.w	r3, r3, #2
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d0f0      	beq.n	8002b74 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002b92:	2001      	movs	r0, #1
 8002b94:	f000 fad8 	bl	8003148 <RCC_Delay>
 8002b98:	e01c      	b.n	8002bd4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b9a:	4b0a      	ldr	r3, [pc, #40]	; (8002bc4 <HAL_RCC_OscConfig+0x274>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ba0:	f7fe f98e 	bl	8000ec0 <HAL_GetTick>
 8002ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ba6:	e00f      	b.n	8002bc8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ba8:	f7fe f98a 	bl	8000ec0 <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d908      	bls.n	8002bc8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e146      	b.n	8002e48 <HAL_RCC_OscConfig+0x4f8>
 8002bba:	bf00      	nop
 8002bbc:	40021000 	.word	0x40021000
 8002bc0:	42420000 	.word	0x42420000
 8002bc4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bc8:	4b92      	ldr	r3, [pc, #584]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bcc:	f003 0302 	and.w	r3, r3, #2
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d1e9      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0304 	and.w	r3, r3, #4
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	f000 80a6 	beq.w	8002d2e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002be2:	2300      	movs	r3, #0
 8002be4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002be6:	4b8b      	ldr	r3, [pc, #556]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002be8:	69db      	ldr	r3, [r3, #28]
 8002bea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10d      	bne.n	8002c0e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bf2:	4b88      	ldr	r3, [pc, #544]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	4a87      	ldr	r2, [pc, #540]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002bf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bfc:	61d3      	str	r3, [r2, #28]
 8002bfe:	4b85      	ldr	r3, [pc, #532]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002c00:	69db      	ldr	r3, [r3, #28]
 8002c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c06:	60bb      	str	r3, [r7, #8]
 8002c08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c0e:	4b82      	ldr	r3, [pc, #520]	; (8002e18 <HAL_RCC_OscConfig+0x4c8>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d118      	bne.n	8002c4c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c1a:	4b7f      	ldr	r3, [pc, #508]	; (8002e18 <HAL_RCC_OscConfig+0x4c8>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a7e      	ldr	r2, [pc, #504]	; (8002e18 <HAL_RCC_OscConfig+0x4c8>)
 8002c20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c26:	f7fe f94b 	bl	8000ec0 <HAL_GetTick>
 8002c2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c2c:	e008      	b.n	8002c40 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c2e:	f7fe f947 	bl	8000ec0 <HAL_GetTick>
 8002c32:	4602      	mov	r2, r0
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	1ad3      	subs	r3, r2, r3
 8002c38:	2b64      	cmp	r3, #100	; 0x64
 8002c3a:	d901      	bls.n	8002c40 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002c3c:	2303      	movs	r3, #3
 8002c3e:	e103      	b.n	8002e48 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c40:	4b75      	ldr	r3, [pc, #468]	; (8002e18 <HAL_RCC_OscConfig+0x4c8>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d0f0      	beq.n	8002c2e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d106      	bne.n	8002c62 <HAL_RCC_OscConfig+0x312>
 8002c54:	4b6f      	ldr	r3, [pc, #444]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002c56:	6a1b      	ldr	r3, [r3, #32]
 8002c58:	4a6e      	ldr	r2, [pc, #440]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002c5a:	f043 0301 	orr.w	r3, r3, #1
 8002c5e:	6213      	str	r3, [r2, #32]
 8002c60:	e02d      	b.n	8002cbe <HAL_RCC_OscConfig+0x36e>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d10c      	bne.n	8002c84 <HAL_RCC_OscConfig+0x334>
 8002c6a:	4b6a      	ldr	r3, [pc, #424]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002c6c:	6a1b      	ldr	r3, [r3, #32]
 8002c6e:	4a69      	ldr	r2, [pc, #420]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002c70:	f023 0301 	bic.w	r3, r3, #1
 8002c74:	6213      	str	r3, [r2, #32]
 8002c76:	4b67      	ldr	r3, [pc, #412]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002c78:	6a1b      	ldr	r3, [r3, #32]
 8002c7a:	4a66      	ldr	r2, [pc, #408]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002c7c:	f023 0304 	bic.w	r3, r3, #4
 8002c80:	6213      	str	r3, [r2, #32]
 8002c82:	e01c      	b.n	8002cbe <HAL_RCC_OscConfig+0x36e>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	2b05      	cmp	r3, #5
 8002c8a:	d10c      	bne.n	8002ca6 <HAL_RCC_OscConfig+0x356>
 8002c8c:	4b61      	ldr	r3, [pc, #388]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002c8e:	6a1b      	ldr	r3, [r3, #32]
 8002c90:	4a60      	ldr	r2, [pc, #384]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002c92:	f043 0304 	orr.w	r3, r3, #4
 8002c96:	6213      	str	r3, [r2, #32]
 8002c98:	4b5e      	ldr	r3, [pc, #376]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002c9a:	6a1b      	ldr	r3, [r3, #32]
 8002c9c:	4a5d      	ldr	r2, [pc, #372]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002c9e:	f043 0301 	orr.w	r3, r3, #1
 8002ca2:	6213      	str	r3, [r2, #32]
 8002ca4:	e00b      	b.n	8002cbe <HAL_RCC_OscConfig+0x36e>
 8002ca6:	4b5b      	ldr	r3, [pc, #364]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002ca8:	6a1b      	ldr	r3, [r3, #32]
 8002caa:	4a5a      	ldr	r2, [pc, #360]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002cac:	f023 0301 	bic.w	r3, r3, #1
 8002cb0:	6213      	str	r3, [r2, #32]
 8002cb2:	4b58      	ldr	r3, [pc, #352]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002cb4:	6a1b      	ldr	r3, [r3, #32]
 8002cb6:	4a57      	ldr	r2, [pc, #348]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002cb8:	f023 0304 	bic.w	r3, r3, #4
 8002cbc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d015      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cc6:	f7fe f8fb 	bl	8000ec0 <HAL_GetTick>
 8002cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ccc:	e00a      	b.n	8002ce4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cce:	f7fe f8f7 	bl	8000ec0 <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d901      	bls.n	8002ce4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e0b1      	b.n	8002e48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ce4:	4b4b      	ldr	r3, [pc, #300]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002ce6:	6a1b      	ldr	r3, [r3, #32]
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d0ee      	beq.n	8002cce <HAL_RCC_OscConfig+0x37e>
 8002cf0:	e014      	b.n	8002d1c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cf2:	f7fe f8e5 	bl	8000ec0 <HAL_GetTick>
 8002cf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cf8:	e00a      	b.n	8002d10 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cfa:	f7fe f8e1 	bl	8000ec0 <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d901      	bls.n	8002d10 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	e09b      	b.n	8002e48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d10:	4b40      	ldr	r3, [pc, #256]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002d12:	6a1b      	ldr	r3, [r3, #32]
 8002d14:	f003 0302 	and.w	r3, r3, #2
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d1ee      	bne.n	8002cfa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d1c:	7dfb      	ldrb	r3, [r7, #23]
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d105      	bne.n	8002d2e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d22:	4b3c      	ldr	r3, [pc, #240]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002d24:	69db      	ldr	r3, [r3, #28]
 8002d26:	4a3b      	ldr	r2, [pc, #236]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002d28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d2c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	69db      	ldr	r3, [r3, #28]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	f000 8087 	beq.w	8002e46 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d38:	4b36      	ldr	r3, [pc, #216]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f003 030c 	and.w	r3, r3, #12
 8002d40:	2b08      	cmp	r3, #8
 8002d42:	d061      	beq.n	8002e08 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	69db      	ldr	r3, [r3, #28]
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d146      	bne.n	8002dda <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d4c:	4b33      	ldr	r3, [pc, #204]	; (8002e1c <HAL_RCC_OscConfig+0x4cc>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d52:	f7fe f8b5 	bl	8000ec0 <HAL_GetTick>
 8002d56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d58:	e008      	b.n	8002d6c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d5a:	f7fe f8b1 	bl	8000ec0 <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d901      	bls.n	8002d6c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	e06d      	b.n	8002e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d6c:	4b29      	ldr	r3, [pc, #164]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d1f0      	bne.n	8002d5a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a1b      	ldr	r3, [r3, #32]
 8002d7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d80:	d108      	bne.n	8002d94 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002d82:	4b24      	ldr	r3, [pc, #144]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	4921      	ldr	r1, [pc, #132]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d94:	4b1f      	ldr	r3, [pc, #124]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a19      	ldr	r1, [r3, #32]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da4:	430b      	orrs	r3, r1
 8002da6:	491b      	ldr	r1, [pc, #108]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002da8:	4313      	orrs	r3, r2
 8002daa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dac:	4b1b      	ldr	r3, [pc, #108]	; (8002e1c <HAL_RCC_OscConfig+0x4cc>)
 8002dae:	2201      	movs	r2, #1
 8002db0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db2:	f7fe f885 	bl	8000ec0 <HAL_GetTick>
 8002db6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002db8:	e008      	b.n	8002dcc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dba:	f7fe f881 	bl	8000ec0 <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	2b02      	cmp	r3, #2
 8002dc6:	d901      	bls.n	8002dcc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e03d      	b.n	8002e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002dcc:	4b11      	ldr	r3, [pc, #68]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d0f0      	beq.n	8002dba <HAL_RCC_OscConfig+0x46a>
 8002dd8:	e035      	b.n	8002e46 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dda:	4b10      	ldr	r3, [pc, #64]	; (8002e1c <HAL_RCC_OscConfig+0x4cc>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002de0:	f7fe f86e 	bl	8000ec0 <HAL_GetTick>
 8002de4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002de6:	e008      	b.n	8002dfa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002de8:	f7fe f86a 	bl	8000ec0 <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e026      	b.n	8002e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dfa:	4b06      	ldr	r3, [pc, #24]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d1f0      	bne.n	8002de8 <HAL_RCC_OscConfig+0x498>
 8002e06:	e01e      	b.n	8002e46 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	69db      	ldr	r3, [r3, #28]
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d107      	bne.n	8002e20 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e019      	b.n	8002e48 <HAL_RCC_OscConfig+0x4f8>
 8002e14:	40021000 	.word	0x40021000
 8002e18:	40007000 	.word	0x40007000
 8002e1c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e20:	4b0b      	ldr	r3, [pc, #44]	; (8002e50 <HAL_RCC_OscConfig+0x500>)
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6a1b      	ldr	r3, [r3, #32]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d106      	bne.n	8002e42 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d001      	beq.n	8002e46 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e000      	b.n	8002e48 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002e46:	2300      	movs	r3, #0
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3718      	adds	r7, #24
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	40021000 	.word	0x40021000

08002e54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e0d0      	b.n	800300a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e68:	4b6a      	ldr	r3, [pc, #424]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0307 	and.w	r3, r3, #7
 8002e70:	683a      	ldr	r2, [r7, #0]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d910      	bls.n	8002e98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e76:	4b67      	ldr	r3, [pc, #412]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f023 0207 	bic.w	r2, r3, #7
 8002e7e:	4965      	ldr	r1, [pc, #404]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e86:	4b63      	ldr	r3, [pc, #396]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0307 	and.w	r3, r3, #7
 8002e8e:	683a      	ldr	r2, [r7, #0]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d001      	beq.n	8002e98 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e0b8      	b.n	800300a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d020      	beq.n	8002ee6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0304 	and.w	r3, r3, #4
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d005      	beq.n	8002ebc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002eb0:	4b59      	ldr	r3, [pc, #356]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	4a58      	ldr	r2, [pc, #352]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002eb6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002eba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0308 	and.w	r3, r3, #8
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d005      	beq.n	8002ed4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ec8:	4b53      	ldr	r3, [pc, #332]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	4a52      	ldr	r2, [pc, #328]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002ece:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002ed2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ed4:	4b50      	ldr	r3, [pc, #320]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	494d      	ldr	r1, [pc, #308]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d040      	beq.n	8002f74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d107      	bne.n	8002f0a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002efa:	4b47      	ldr	r3, [pc, #284]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d115      	bne.n	8002f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e07f      	b.n	800300a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	2b02      	cmp	r3, #2
 8002f10:	d107      	bne.n	8002f22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f12:	4b41      	ldr	r3, [pc, #260]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d109      	bne.n	8002f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e073      	b.n	800300a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f22:	4b3d      	ldr	r3, [pc, #244]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d101      	bne.n	8002f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e06b      	b.n	800300a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f32:	4b39      	ldr	r3, [pc, #228]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f023 0203 	bic.w	r2, r3, #3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	4936      	ldr	r1, [pc, #216]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f44:	f7fd ffbc 	bl	8000ec0 <HAL_GetTick>
 8002f48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f4a:	e00a      	b.n	8002f62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f4c:	f7fd ffb8 	bl	8000ec0 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e053      	b.n	800300a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f62:	4b2d      	ldr	r3, [pc, #180]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f003 020c 	and.w	r2, r3, #12
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d1eb      	bne.n	8002f4c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f74:	4b27      	ldr	r3, [pc, #156]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0307 	and.w	r3, r3, #7
 8002f7c:	683a      	ldr	r2, [r7, #0]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d210      	bcs.n	8002fa4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f82:	4b24      	ldr	r3, [pc, #144]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f023 0207 	bic.w	r2, r3, #7
 8002f8a:	4922      	ldr	r1, [pc, #136]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f92:	4b20      	ldr	r3, [pc, #128]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0307 	and.w	r3, r3, #7
 8002f9a:	683a      	ldr	r2, [r7, #0]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d001      	beq.n	8002fa4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e032      	b.n	800300a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0304 	and.w	r3, r3, #4
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d008      	beq.n	8002fc2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fb0:	4b19      	ldr	r3, [pc, #100]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	4916      	ldr	r1, [pc, #88]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0308 	and.w	r3, r3, #8
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d009      	beq.n	8002fe2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002fce:	4b12      	ldr	r3, [pc, #72]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	691b      	ldr	r3, [r3, #16]
 8002fda:	00db      	lsls	r3, r3, #3
 8002fdc:	490e      	ldr	r1, [pc, #56]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002fe2:	f000 f821 	bl	8003028 <HAL_RCC_GetSysClockFreq>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	4b0b      	ldr	r3, [pc, #44]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	091b      	lsrs	r3, r3, #4
 8002fee:	f003 030f 	and.w	r3, r3, #15
 8002ff2:	490a      	ldr	r1, [pc, #40]	; (800301c <HAL_RCC_ClockConfig+0x1c8>)
 8002ff4:	5ccb      	ldrb	r3, [r1, r3]
 8002ff6:	fa22 f303 	lsr.w	r3, r2, r3
 8002ffa:	4a09      	ldr	r2, [pc, #36]	; (8003020 <HAL_RCC_ClockConfig+0x1cc>)
 8002ffc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002ffe:	4b09      	ldr	r3, [pc, #36]	; (8003024 <HAL_RCC_ClockConfig+0x1d0>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4618      	mov	r0, r3
 8003004:	f7fd ff1a 	bl	8000e3c <HAL_InitTick>

  return HAL_OK;
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3710      	adds	r7, #16
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	40022000 	.word	0x40022000
 8003018:	40021000 	.word	0x40021000
 800301c:	08004d08 	.word	0x08004d08
 8003020:	20000000 	.word	0x20000000
 8003024:	20000004 	.word	0x20000004

08003028 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003028:	b490      	push	{r4, r7}
 800302a:	b08a      	sub	sp, #40	; 0x28
 800302c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800302e:	4b29      	ldr	r3, [pc, #164]	; (80030d4 <HAL_RCC_GetSysClockFreq+0xac>)
 8003030:	1d3c      	adds	r4, r7, #4
 8003032:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003034:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003038:	f240 2301 	movw	r3, #513	; 0x201
 800303c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800303e:	2300      	movs	r3, #0
 8003040:	61fb      	str	r3, [r7, #28]
 8003042:	2300      	movs	r3, #0
 8003044:	61bb      	str	r3, [r7, #24]
 8003046:	2300      	movs	r3, #0
 8003048:	627b      	str	r3, [r7, #36]	; 0x24
 800304a:	2300      	movs	r3, #0
 800304c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800304e:	2300      	movs	r3, #0
 8003050:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003052:	4b21      	ldr	r3, [pc, #132]	; (80030d8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	f003 030c 	and.w	r3, r3, #12
 800305e:	2b04      	cmp	r3, #4
 8003060:	d002      	beq.n	8003068 <HAL_RCC_GetSysClockFreq+0x40>
 8003062:	2b08      	cmp	r3, #8
 8003064:	d003      	beq.n	800306e <HAL_RCC_GetSysClockFreq+0x46>
 8003066:	e02b      	b.n	80030c0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003068:	4b1c      	ldr	r3, [pc, #112]	; (80030dc <HAL_RCC_GetSysClockFreq+0xb4>)
 800306a:	623b      	str	r3, [r7, #32]
      break;
 800306c:	e02b      	b.n	80030c6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	0c9b      	lsrs	r3, r3, #18
 8003072:	f003 030f 	and.w	r3, r3, #15
 8003076:	3328      	adds	r3, #40	; 0x28
 8003078:	443b      	add	r3, r7
 800307a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800307e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d012      	beq.n	80030b0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800308a:	4b13      	ldr	r3, [pc, #76]	; (80030d8 <HAL_RCC_GetSysClockFreq+0xb0>)
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	0c5b      	lsrs	r3, r3, #17
 8003090:	f003 0301 	and.w	r3, r3, #1
 8003094:	3328      	adds	r3, #40	; 0x28
 8003096:	443b      	add	r3, r7
 8003098:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800309c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	4a0e      	ldr	r2, [pc, #56]	; (80030dc <HAL_RCC_GetSysClockFreq+0xb4>)
 80030a2:	fb03 f202 	mul.w	r2, r3, r2
 80030a6:	69bb      	ldr	r3, [r7, #24]
 80030a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ac:	627b      	str	r3, [r7, #36]	; 0x24
 80030ae:	e004      	b.n	80030ba <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	4a0b      	ldr	r2, [pc, #44]	; (80030e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80030b4:	fb02 f303 	mul.w	r3, r2, r3
 80030b8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80030ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030bc:	623b      	str	r3, [r7, #32]
      break;
 80030be:	e002      	b.n	80030c6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80030c0:	4b06      	ldr	r3, [pc, #24]	; (80030dc <HAL_RCC_GetSysClockFreq+0xb4>)
 80030c2:	623b      	str	r3, [r7, #32]
      break;
 80030c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030c6:	6a3b      	ldr	r3, [r7, #32]
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3728      	adds	r7, #40	; 0x28
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bc90      	pop	{r4, r7}
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	08004cf8 	.word	0x08004cf8
 80030d8:	40021000 	.word	0x40021000
 80030dc:	007a1200 	.word	0x007a1200
 80030e0:	003d0900 	.word	0x003d0900

080030e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030e8:	4b02      	ldr	r3, [pc, #8]	; (80030f4 <HAL_RCC_GetHCLKFreq+0x10>)
 80030ea:	681b      	ldr	r3, [r3, #0]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bc80      	pop	{r7}
 80030f2:	4770      	bx	lr
 80030f4:	20000000 	.word	0x20000000

080030f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80030fc:	f7ff fff2 	bl	80030e4 <HAL_RCC_GetHCLKFreq>
 8003100:	4602      	mov	r2, r0
 8003102:	4b05      	ldr	r3, [pc, #20]	; (8003118 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	0a1b      	lsrs	r3, r3, #8
 8003108:	f003 0307 	and.w	r3, r3, #7
 800310c:	4903      	ldr	r1, [pc, #12]	; (800311c <HAL_RCC_GetPCLK1Freq+0x24>)
 800310e:	5ccb      	ldrb	r3, [r1, r3]
 8003110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003114:	4618      	mov	r0, r3
 8003116:	bd80      	pop	{r7, pc}
 8003118:	40021000 	.word	0x40021000
 800311c:	08004d18 	.word	0x08004d18

08003120 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003124:	f7ff ffde 	bl	80030e4 <HAL_RCC_GetHCLKFreq>
 8003128:	4602      	mov	r2, r0
 800312a:	4b05      	ldr	r3, [pc, #20]	; (8003140 <HAL_RCC_GetPCLK2Freq+0x20>)
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	0adb      	lsrs	r3, r3, #11
 8003130:	f003 0307 	and.w	r3, r3, #7
 8003134:	4903      	ldr	r1, [pc, #12]	; (8003144 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003136:	5ccb      	ldrb	r3, [r1, r3]
 8003138:	fa22 f303 	lsr.w	r3, r2, r3
}
 800313c:	4618      	mov	r0, r3
 800313e:	bd80      	pop	{r7, pc}
 8003140:	40021000 	.word	0x40021000
 8003144:	08004d18 	.word	0x08004d18

08003148 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003148:	b480      	push	{r7}
 800314a:	b085      	sub	sp, #20
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003150:	4b0a      	ldr	r3, [pc, #40]	; (800317c <RCC_Delay+0x34>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a0a      	ldr	r2, [pc, #40]	; (8003180 <RCC_Delay+0x38>)
 8003156:	fba2 2303 	umull	r2, r3, r2, r3
 800315a:	0a5b      	lsrs	r3, r3, #9
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	fb02 f303 	mul.w	r3, r2, r3
 8003162:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003164:	bf00      	nop
  }
  while (Delay --);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	1e5a      	subs	r2, r3, #1
 800316a:	60fa      	str	r2, [r7, #12]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d1f9      	bne.n	8003164 <RCC_Delay+0x1c>
}
 8003170:	bf00      	nop
 8003172:	bf00      	nop
 8003174:	3714      	adds	r7, #20
 8003176:	46bd      	mov	sp, r7
 8003178:	bc80      	pop	{r7}
 800317a:	4770      	bx	lr
 800317c:	20000000 	.word	0x20000000
 8003180:	10624dd3 	.word	0x10624dd3

08003184 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d101      	bne.n	8003196 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e03f      	b.n	8003216 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d106      	bne.n	80031b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f7fd fd8c 	bl	8000cc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2224      	movs	r2, #36	; 0x24
 80031b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	68da      	ldr	r2, [r3, #12]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80031c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f000 fc85 	bl	8003ad8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	691a      	ldr	r2, [r3, #16]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	695a      	ldr	r2, [r3, #20]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	68da      	ldr	r2, [r3, #12]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2220      	movs	r2, #32
 8003208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2220      	movs	r2, #32
 8003210:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003214:	2300      	movs	r3, #0
}
 8003216:	4618      	mov	r0, r3
 8003218:	3708      	adds	r7, #8
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}

0800321e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800321e:	b580      	push	{r7, lr}
 8003220:	b08a      	sub	sp, #40	; 0x28
 8003222:	af02      	add	r7, sp, #8
 8003224:	60f8      	str	r0, [r7, #12]
 8003226:	60b9      	str	r1, [r7, #8]
 8003228:	603b      	str	r3, [r7, #0]
 800322a:	4613      	mov	r3, r2
 800322c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800322e:	2300      	movs	r3, #0
 8003230:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b20      	cmp	r3, #32
 800323c:	d17c      	bne.n	8003338 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d002      	beq.n	800324a <HAL_UART_Transmit+0x2c>
 8003244:	88fb      	ldrh	r3, [r7, #6]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d101      	bne.n	800324e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e075      	b.n	800333a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003254:	2b01      	cmp	r3, #1
 8003256:	d101      	bne.n	800325c <HAL_UART_Transmit+0x3e>
 8003258:	2302      	movs	r3, #2
 800325a:	e06e      	b.n	800333a <HAL_UART_Transmit+0x11c>
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2201      	movs	r2, #1
 8003260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2200      	movs	r2, #0
 8003268:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2221      	movs	r2, #33	; 0x21
 800326e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003272:	f7fd fe25 	bl	8000ec0 <HAL_GetTick>
 8003276:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	88fa      	ldrh	r2, [r7, #6]
 800327c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	88fa      	ldrh	r2, [r7, #6]
 8003282:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800328c:	d108      	bne.n	80032a0 <HAL_UART_Transmit+0x82>
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	691b      	ldr	r3, [r3, #16]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d104      	bne.n	80032a0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003296:	2300      	movs	r3, #0
 8003298:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	61bb      	str	r3, [r7, #24]
 800329e:	e003      	b.n	80032a8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032a4:	2300      	movs	r3, #0
 80032a6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80032b0:	e02a      	b.n	8003308 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	9300      	str	r3, [sp, #0]
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	2200      	movs	r2, #0
 80032ba:	2180      	movs	r1, #128	; 0x80
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	f000 fa38 	bl	8003732 <UART_WaitOnFlagUntilTimeout>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d001      	beq.n	80032cc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80032c8:	2303      	movs	r3, #3
 80032ca:	e036      	b.n	800333a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d10b      	bne.n	80032ea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032d2:	69bb      	ldr	r3, [r7, #24]
 80032d4:	881b      	ldrh	r3, [r3, #0]
 80032d6:	461a      	mov	r2, r3
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	3302      	adds	r3, #2
 80032e6:	61bb      	str	r3, [r7, #24]
 80032e8:	e007      	b.n	80032fa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	781a      	ldrb	r2, [r3, #0]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80032f4:	69fb      	ldr	r3, [r7, #28]
 80032f6:	3301      	adds	r3, #1
 80032f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032fe:	b29b      	uxth	r3, r3
 8003300:	3b01      	subs	r3, #1
 8003302:	b29a      	uxth	r2, r3
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800330c:	b29b      	uxth	r3, r3
 800330e:	2b00      	cmp	r3, #0
 8003310:	d1cf      	bne.n	80032b2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	2200      	movs	r2, #0
 800331a:	2140      	movs	r1, #64	; 0x40
 800331c:	68f8      	ldr	r0, [r7, #12]
 800331e:	f000 fa08 	bl	8003732 <UART_WaitOnFlagUntilTimeout>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d001      	beq.n	800332c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e006      	b.n	800333a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2220      	movs	r2, #32
 8003330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003334:	2300      	movs	r3, #0
 8003336:	e000      	b.n	800333a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003338:	2302      	movs	r3, #2
  }
}
 800333a:	4618      	mov	r0, r3
 800333c:	3720      	adds	r7, #32
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}

08003342 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003342:	b580      	push	{r7, lr}
 8003344:	b084      	sub	sp, #16
 8003346:	af00      	add	r7, sp, #0
 8003348:	60f8      	str	r0, [r7, #12]
 800334a:	60b9      	str	r1, [r7, #8]
 800334c:	4613      	mov	r3, r2
 800334e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003356:	b2db      	uxtb	r3, r3
 8003358:	2b20      	cmp	r3, #32
 800335a:	d11d      	bne.n	8003398 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d002      	beq.n	8003368 <HAL_UART_Receive_IT+0x26>
 8003362:	88fb      	ldrh	r3, [r7, #6]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d101      	bne.n	800336c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e016      	b.n	800339a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003372:	2b01      	cmp	r3, #1
 8003374:	d101      	bne.n	800337a <HAL_UART_Receive_IT+0x38>
 8003376:	2302      	movs	r3, #2
 8003378:	e00f      	b.n	800339a <HAL_UART_Receive_IT+0x58>
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2201      	movs	r2, #1
 800337e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003388:	88fb      	ldrh	r3, [r7, #6]
 800338a:	461a      	mov	r2, r3
 800338c:	68b9      	ldr	r1, [r7, #8]
 800338e:	68f8      	ldr	r0, [r7, #12]
 8003390:	f000 fa19 	bl	80037c6 <UART_Start_Receive_IT>
 8003394:	4603      	mov	r3, r0
 8003396:	e000      	b.n	800339a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003398:	2302      	movs	r3, #2
  }
}
 800339a:	4618      	mov	r0, r3
 800339c:	3710      	adds	r7, #16
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
	...

080033a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b08a      	sub	sp, #40	; 0x28
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80033c4:	2300      	movs	r3, #0
 80033c6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80033c8:	2300      	movs	r3, #0
 80033ca:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80033cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ce:	f003 030f 	and.w	r3, r3, #15
 80033d2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80033d4:	69bb      	ldr	r3, [r7, #24]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d10d      	bne.n	80033f6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80033da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033dc:	f003 0320 	and.w	r3, r3, #32
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d008      	beq.n	80033f6 <HAL_UART_IRQHandler+0x52>
 80033e4:	6a3b      	ldr	r3, [r7, #32]
 80033e6:	f003 0320 	and.w	r3, r3, #32
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f000 fac9 	bl	8003986 <UART_Receive_IT>
      return;
 80033f4:	e17b      	b.n	80036ee <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80033f6:	69bb      	ldr	r3, [r7, #24]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f000 80b1 	beq.w	8003560 <HAL_UART_IRQHandler+0x1bc>
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	f003 0301 	and.w	r3, r3, #1
 8003404:	2b00      	cmp	r3, #0
 8003406:	d105      	bne.n	8003414 <HAL_UART_IRQHandler+0x70>
 8003408:	6a3b      	ldr	r3, [r7, #32]
 800340a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800340e:	2b00      	cmp	r3, #0
 8003410:	f000 80a6 	beq.w	8003560 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	2b00      	cmp	r3, #0
 800341c:	d00a      	beq.n	8003434 <HAL_UART_IRQHandler+0x90>
 800341e:	6a3b      	ldr	r3, [r7, #32]
 8003420:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003424:	2b00      	cmp	r3, #0
 8003426:	d005      	beq.n	8003434 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342c:	f043 0201 	orr.w	r2, r3, #1
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003436:	f003 0304 	and.w	r3, r3, #4
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00a      	beq.n	8003454 <HAL_UART_IRQHandler+0xb0>
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	f003 0301 	and.w	r3, r3, #1
 8003444:	2b00      	cmp	r3, #0
 8003446:	d005      	beq.n	8003454 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344c:	f043 0202 	orr.w	r2, r3, #2
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003456:	f003 0302 	and.w	r3, r3, #2
 800345a:	2b00      	cmp	r3, #0
 800345c:	d00a      	beq.n	8003474 <HAL_UART_IRQHandler+0xd0>
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	f003 0301 	and.w	r3, r3, #1
 8003464:	2b00      	cmp	r3, #0
 8003466:	d005      	beq.n	8003474 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346c:	f043 0204 	orr.w	r2, r3, #4
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003476:	f003 0308 	and.w	r3, r3, #8
 800347a:	2b00      	cmp	r3, #0
 800347c:	d00f      	beq.n	800349e <HAL_UART_IRQHandler+0xfa>
 800347e:	6a3b      	ldr	r3, [r7, #32]
 8003480:	f003 0320 	and.w	r3, r3, #32
 8003484:	2b00      	cmp	r3, #0
 8003486:	d104      	bne.n	8003492 <HAL_UART_IRQHandler+0xee>
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b00      	cmp	r3, #0
 8003490:	d005      	beq.n	800349e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003496:	f043 0208 	orr.w	r2, r3, #8
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	f000 811e 	beq.w	80036e4 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80034a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034aa:	f003 0320 	and.w	r3, r3, #32
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d007      	beq.n	80034c2 <HAL_UART_IRQHandler+0x11e>
 80034b2:	6a3b      	ldr	r3, [r7, #32]
 80034b4:	f003 0320 	and.w	r3, r3, #32
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d002      	beq.n	80034c2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f000 fa62 	bl	8003986 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	695b      	ldr	r3, [r3, #20]
 80034c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	bf14      	ite	ne
 80034d0:	2301      	movne	r3, #1
 80034d2:	2300      	moveq	r3, #0
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034dc:	f003 0308 	and.w	r3, r3, #8
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d102      	bne.n	80034ea <HAL_UART_IRQHandler+0x146>
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d031      	beq.n	800354e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 f9a4 	bl	8003838 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	695b      	ldr	r3, [r3, #20]
 80034f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d023      	beq.n	8003546 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	695a      	ldr	r2, [r3, #20]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800350c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003512:	2b00      	cmp	r3, #0
 8003514:	d013      	beq.n	800353e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800351a:	4a76      	ldr	r2, [pc, #472]	; (80036f4 <HAL_UART_IRQHandler+0x350>)
 800351c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003522:	4618      	mov	r0, r3
 8003524:	f7fe fcf4 	bl	8001f10 <HAL_DMA_Abort_IT>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d016      	beq.n	800355c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003538:	4610      	mov	r0, r2
 800353a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800353c:	e00e      	b.n	800355c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f000 f8e3 	bl	800370a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003544:	e00a      	b.n	800355c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f000 f8df 	bl	800370a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800354c:	e006      	b.n	800355c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f000 f8db 	bl	800370a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800355a:	e0c3      	b.n	80036e4 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800355c:	bf00      	nop
    return;
 800355e:	e0c1      	b.n	80036e4 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003564:	2b01      	cmp	r3, #1
 8003566:	f040 80a1 	bne.w	80036ac <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800356a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800356c:	f003 0310 	and.w	r3, r3, #16
 8003570:	2b00      	cmp	r3, #0
 8003572:	f000 809b 	beq.w	80036ac <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003576:	6a3b      	ldr	r3, [r7, #32]
 8003578:	f003 0310 	and.w	r3, r3, #16
 800357c:	2b00      	cmp	r3, #0
 800357e:	f000 8095 	beq.w	80036ac <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003582:	2300      	movs	r3, #0
 8003584:	60fb      	str	r3, [r7, #12]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	60fb      	str	r3, [r7, #12]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	60fb      	str	r3, [r7, #12]
 8003596:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	695b      	ldr	r3, [r3, #20]
 800359e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d04e      	beq.n	8003644 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80035b0:	8a3b      	ldrh	r3, [r7, #16]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f000 8098 	beq.w	80036e8 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80035bc:	8a3a      	ldrh	r2, [r7, #16]
 80035be:	429a      	cmp	r2, r3
 80035c0:	f080 8092 	bcs.w	80036e8 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	8a3a      	ldrh	r2, [r7, #16]
 80035c8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ce:	699b      	ldr	r3, [r3, #24]
 80035d0:	2b20      	cmp	r3, #32
 80035d2:	d02b      	beq.n	800362c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	68da      	ldr	r2, [r3, #12]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80035e2:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	695a      	ldr	r2, [r3, #20]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f022 0201 	bic.w	r2, r2, #1
 80035f2:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	695a      	ldr	r2, [r3, #20]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003602:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2220      	movs	r2, #32
 8003608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	68da      	ldr	r2, [r3, #12]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f022 0210 	bic.w	r2, r2, #16
 8003620:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003626:	4618      	mov	r0, r3
 8003628:	f7fe fc38 	bl	8001e9c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003634:	b29b      	uxth	r3, r3
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	b29b      	uxth	r3, r3
 800363a:	4619      	mov	r1, r3
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f000 f86d 	bl	800371c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003642:	e051      	b.n	80036e8 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800364c:	b29b      	uxth	r3, r3
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003656:	b29b      	uxth	r3, r3
 8003658:	2b00      	cmp	r3, #0
 800365a:	d047      	beq.n	80036ec <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 800365c:	8a7b      	ldrh	r3, [r7, #18]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d044      	beq.n	80036ec <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68da      	ldr	r2, [r3, #12]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003670:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	695a      	ldr	r2, [r3, #20]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f022 0201 	bic.w	r2, r2, #1
 8003680:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2220      	movs	r2, #32
 8003686:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	68da      	ldr	r2, [r3, #12]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f022 0210 	bic.w	r2, r2, #16
 800369e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80036a0:	8a7b      	ldrh	r3, [r7, #18]
 80036a2:	4619      	mov	r1, r3
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 f839 	bl	800371c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80036aa:	e01f      	b.n	80036ec <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80036ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d008      	beq.n	80036c8 <HAL_UART_IRQHandler+0x324>
 80036b6:	6a3b      	ldr	r3, [r7, #32]
 80036b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d003      	beq.n	80036c8 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f000 f8f9 	bl	80038b8 <UART_Transmit_IT>
    return;
 80036c6:	e012      	b.n	80036ee <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80036c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00d      	beq.n	80036ee <HAL_UART_IRQHandler+0x34a>
 80036d2:	6a3b      	ldr	r3, [r7, #32]
 80036d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d008      	beq.n	80036ee <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f000 f93a 	bl	8003956 <UART_EndTransmit_IT>
    return;
 80036e2:	e004      	b.n	80036ee <HAL_UART_IRQHandler+0x34a>
    return;
 80036e4:	bf00      	nop
 80036e6:	e002      	b.n	80036ee <HAL_UART_IRQHandler+0x34a>
      return;
 80036e8:	bf00      	nop
 80036ea:	e000      	b.n	80036ee <HAL_UART_IRQHandler+0x34a>
      return;
 80036ec:	bf00      	nop
  }
}
 80036ee:	3728      	adds	r7, #40	; 0x28
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	08003891 	.word	0x08003891

080036f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003700:	bf00      	nop
 8003702:	370c      	adds	r7, #12
 8003704:	46bd      	mov	sp, r7
 8003706:	bc80      	pop	{r7}
 8003708:	4770      	bx	lr

0800370a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800370a:	b480      	push	{r7}
 800370c:	b083      	sub	sp, #12
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003712:	bf00      	nop
 8003714:	370c      	adds	r7, #12
 8003716:	46bd      	mov	sp, r7
 8003718:	bc80      	pop	{r7}
 800371a:	4770      	bx	lr

0800371c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	460b      	mov	r3, r1
 8003726:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003728:	bf00      	nop
 800372a:	370c      	adds	r7, #12
 800372c:	46bd      	mov	sp, r7
 800372e:	bc80      	pop	{r7}
 8003730:	4770      	bx	lr

08003732 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003732:	b580      	push	{r7, lr}
 8003734:	b084      	sub	sp, #16
 8003736:	af00      	add	r7, sp, #0
 8003738:	60f8      	str	r0, [r7, #12]
 800373a:	60b9      	str	r1, [r7, #8]
 800373c:	603b      	str	r3, [r7, #0]
 800373e:	4613      	mov	r3, r2
 8003740:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003742:	e02c      	b.n	800379e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800374a:	d028      	beq.n	800379e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d007      	beq.n	8003762 <UART_WaitOnFlagUntilTimeout+0x30>
 8003752:	f7fd fbb5 	bl	8000ec0 <HAL_GetTick>
 8003756:	4602      	mov	r2, r0
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	1ad3      	subs	r3, r2, r3
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	429a      	cmp	r2, r3
 8003760:	d21d      	bcs.n	800379e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68da      	ldr	r2, [r3, #12]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003770:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	695a      	ldr	r2, [r3, #20]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f022 0201 	bic.w	r2, r2, #1
 8003780:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2220      	movs	r2, #32
 8003786:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2220      	movs	r2, #32
 800378e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e00f      	b.n	80037be <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	4013      	ands	r3, r2
 80037a8:	68ba      	ldr	r2, [r7, #8]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	bf0c      	ite	eq
 80037ae:	2301      	moveq	r3, #1
 80037b0:	2300      	movne	r3, #0
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	461a      	mov	r2, r3
 80037b6:	79fb      	ldrb	r3, [r7, #7]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d0c3      	beq.n	8003744 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80037bc:	2300      	movs	r3, #0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3710      	adds	r7, #16
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80037c6:	b480      	push	{r7}
 80037c8:	b085      	sub	sp, #20
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	60f8      	str	r0, [r7, #12]
 80037ce:	60b9      	str	r1, [r7, #8]
 80037d0:	4613      	mov	r3, r2
 80037d2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	68ba      	ldr	r2, [r7, #8]
 80037d8:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	88fa      	ldrh	r2, [r7, #6]
 80037de:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	88fa      	ldrh	r2, [r7, #6]
 80037e4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2200      	movs	r2, #0
 80037ea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2222      	movs	r2, #34	; 0x22
 80037f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2200      	movs	r2, #0
 80037f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68da      	ldr	r2, [r3, #12]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800380a:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	695a      	ldr	r2, [r3, #20]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f042 0201 	orr.w	r2, r2, #1
 800381a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	68da      	ldr	r2, [r3, #12]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f042 0220 	orr.w	r2, r2, #32
 800382a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3714      	adds	r7, #20
 8003832:	46bd      	mov	sp, r7
 8003834:	bc80      	pop	{r7}
 8003836:	4770      	bx	lr

08003838 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	68da      	ldr	r2, [r3, #12]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800384e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	695a      	ldr	r2, [r3, #20]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f022 0201 	bic.w	r2, r2, #1
 800385e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003864:	2b01      	cmp	r3, #1
 8003866:	d107      	bne.n	8003878 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68da      	ldr	r2, [r3, #12]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f022 0210 	bic.w	r2, r2, #16
 8003876:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2220      	movs	r2, #32
 800387c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003886:	bf00      	nop
 8003888:	370c      	adds	r7, #12
 800388a:	46bd      	mov	sp, r7
 800388c:	bc80      	pop	{r7}
 800388e:	4770      	bx	lr

08003890 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2200      	movs	r2, #0
 80038a2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2200      	movs	r2, #0
 80038a8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	f7ff ff2d 	bl	800370a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038b0:	bf00      	nop
 80038b2:	3710      	adds	r7, #16
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}

080038b8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b085      	sub	sp, #20
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	2b21      	cmp	r3, #33	; 0x21
 80038ca:	d13e      	bne.n	800394a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038d4:	d114      	bne.n	8003900 <UART_Transmit_IT+0x48>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	691b      	ldr	r3, [r3, #16]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d110      	bne.n	8003900 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6a1b      	ldr	r3, [r3, #32]
 80038e2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	881b      	ldrh	r3, [r3, #0]
 80038e8:	461a      	mov	r2, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038f2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6a1b      	ldr	r3, [r3, #32]
 80038f8:	1c9a      	adds	r2, r3, #2
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	621a      	str	r2, [r3, #32]
 80038fe:	e008      	b.n	8003912 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a1b      	ldr	r3, [r3, #32]
 8003904:	1c59      	adds	r1, r3, #1
 8003906:	687a      	ldr	r2, [r7, #4]
 8003908:	6211      	str	r1, [r2, #32]
 800390a:	781a      	ldrb	r2, [r3, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003916:	b29b      	uxth	r3, r3
 8003918:	3b01      	subs	r3, #1
 800391a:	b29b      	uxth	r3, r3
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	4619      	mov	r1, r3
 8003920:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003922:	2b00      	cmp	r3, #0
 8003924:	d10f      	bne.n	8003946 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68da      	ldr	r2, [r3, #12]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003934:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	68da      	ldr	r2, [r3, #12]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003944:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003946:	2300      	movs	r3, #0
 8003948:	e000      	b.n	800394c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800394a:	2302      	movs	r3, #2
  }
}
 800394c:	4618      	mov	r0, r3
 800394e:	3714      	adds	r7, #20
 8003950:	46bd      	mov	sp, r7
 8003952:	bc80      	pop	{r7}
 8003954:	4770      	bx	lr

08003956 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003956:	b580      	push	{r7, lr}
 8003958:	b082      	sub	sp, #8
 800395a:	af00      	add	r7, sp, #0
 800395c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	68da      	ldr	r2, [r3, #12]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800396c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2220      	movs	r2, #32
 8003972:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f7ff febe 	bl	80036f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b086      	sub	sp, #24
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003994:	b2db      	uxtb	r3, r3
 8003996:	2b22      	cmp	r3, #34	; 0x22
 8003998:	f040 8099 	bne.w	8003ace <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039a4:	d117      	bne.n	80039d6 <UART_Receive_IT+0x50>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	691b      	ldr	r3, [r3, #16]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d113      	bne.n	80039d6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80039ae:	2300      	movs	r3, #0
 80039b0:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039b6:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	b29b      	uxth	r3, r3
 80039c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039c4:	b29a      	uxth	r2, r3
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ce:	1c9a      	adds	r2, r3, #2
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	629a      	str	r2, [r3, #40]	; 0x28
 80039d4:	e026      	b.n	8003a24 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039da:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80039dc:	2300      	movs	r3, #0
 80039de:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039e8:	d007      	beq.n	80039fa <UART_Receive_IT+0x74>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d10a      	bne.n	8003a08 <UART_Receive_IT+0x82>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d106      	bne.n	8003a08 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	b2da      	uxtb	r2, r3
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	701a      	strb	r2, [r3, #0]
 8003a06:	e008      	b.n	8003a1a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a14:	b2da      	uxtb	r2, r3
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a1e:	1c5a      	adds	r2, r3, #1
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	4619      	mov	r1, r3
 8003a32:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d148      	bne.n	8003aca <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68da      	ldr	r2, [r3, #12]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f022 0220 	bic.w	r2, r2, #32
 8003a46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	68da      	ldr	r2, [r3, #12]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	695a      	ldr	r2, [r3, #20]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f022 0201 	bic.w	r2, r2, #1
 8003a66:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2220      	movs	r2, #32
 8003a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d123      	bne.n	8003ac0 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	68da      	ldr	r2, [r3, #12]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f022 0210 	bic.w	r2, r2, #16
 8003a8c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0310 	and.w	r3, r3, #16
 8003a98:	2b10      	cmp	r3, #16
 8003a9a:	d10a      	bne.n	8003ab2 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	60fb      	str	r3, [r7, #12]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	60fb      	str	r3, [r7, #12]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	60fb      	str	r3, [r7, #12]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f7ff fe2f 	bl	800371c <HAL_UARTEx_RxEventCallback>
 8003abe:	e002      	b.n	8003ac6 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f7fc fe0b 	bl	80006dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	e002      	b.n	8003ad0 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8003aca:	2300      	movs	r3, #0
 8003acc:	e000      	b.n	8003ad0 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003ace:	2302      	movs	r3, #2
  }
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3718      	adds	r7, #24
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	68da      	ldr	r2, [r3, #12]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	430a      	orrs	r2, r1
 8003af4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	689a      	ldr	r2, [r3, #8]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	691b      	ldr	r3, [r3, #16]
 8003afe:	431a      	orrs	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	695b      	ldr	r3, [r3, #20]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003b12:	f023 030c 	bic.w	r3, r3, #12
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	6812      	ldr	r2, [r2, #0]
 8003b1a:	68b9      	ldr	r1, [r7, #8]
 8003b1c:	430b      	orrs	r3, r1
 8003b1e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	695b      	ldr	r3, [r3, #20]
 8003b26:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	699a      	ldr	r2, [r3, #24]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	430a      	orrs	r2, r1
 8003b34:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a2c      	ldr	r2, [pc, #176]	; (8003bec <UART_SetConfig+0x114>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d103      	bne.n	8003b48 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003b40:	f7ff faee 	bl	8003120 <HAL_RCC_GetPCLK2Freq>
 8003b44:	60f8      	str	r0, [r7, #12]
 8003b46:	e002      	b.n	8003b4e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003b48:	f7ff fad6 	bl	80030f8 <HAL_RCC_GetPCLK1Freq>
 8003b4c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	4613      	mov	r3, r2
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	4413      	add	r3, r2
 8003b56:	009a      	lsls	r2, r3, #2
 8003b58:	441a      	add	r2, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b64:	4a22      	ldr	r2, [pc, #136]	; (8003bf0 <UART_SetConfig+0x118>)
 8003b66:	fba2 2303 	umull	r2, r3, r2, r3
 8003b6a:	095b      	lsrs	r3, r3, #5
 8003b6c:	0119      	lsls	r1, r3, #4
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	4613      	mov	r3, r2
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	4413      	add	r3, r2
 8003b76:	009a      	lsls	r2, r3, #2
 8003b78:	441a      	add	r2, r3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b84:	4b1a      	ldr	r3, [pc, #104]	; (8003bf0 <UART_SetConfig+0x118>)
 8003b86:	fba3 0302 	umull	r0, r3, r3, r2
 8003b8a:	095b      	lsrs	r3, r3, #5
 8003b8c:	2064      	movs	r0, #100	; 0x64
 8003b8e:	fb00 f303 	mul.w	r3, r0, r3
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	011b      	lsls	r3, r3, #4
 8003b96:	3332      	adds	r3, #50	; 0x32
 8003b98:	4a15      	ldr	r2, [pc, #84]	; (8003bf0 <UART_SetConfig+0x118>)
 8003b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9e:	095b      	lsrs	r3, r3, #5
 8003ba0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ba4:	4419      	add	r1, r3
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	4413      	add	r3, r2
 8003bae:	009a      	lsls	r2, r3, #2
 8003bb0:	441a      	add	r2, r3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bbc:	4b0c      	ldr	r3, [pc, #48]	; (8003bf0 <UART_SetConfig+0x118>)
 8003bbe:	fba3 0302 	umull	r0, r3, r3, r2
 8003bc2:	095b      	lsrs	r3, r3, #5
 8003bc4:	2064      	movs	r0, #100	; 0x64
 8003bc6:	fb00 f303 	mul.w	r3, r0, r3
 8003bca:	1ad3      	subs	r3, r2, r3
 8003bcc:	011b      	lsls	r3, r3, #4
 8003bce:	3332      	adds	r3, #50	; 0x32
 8003bd0:	4a07      	ldr	r2, [pc, #28]	; (8003bf0 <UART_SetConfig+0x118>)
 8003bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd6:	095b      	lsrs	r3, r3, #5
 8003bd8:	f003 020f 	and.w	r2, r3, #15
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	440a      	add	r2, r1
 8003be2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003be4:	bf00      	nop
 8003be6:	3710      	adds	r7, #16
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	40013800 	.word	0x40013800
 8003bf0:	51eb851f 	.word	0x51eb851f

08003bf4 <__errno>:
 8003bf4:	4b01      	ldr	r3, [pc, #4]	; (8003bfc <__errno+0x8>)
 8003bf6:	6818      	ldr	r0, [r3, #0]
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	2000000c 	.word	0x2000000c

08003c00 <__libc_init_array>:
 8003c00:	b570      	push	{r4, r5, r6, lr}
 8003c02:	2600      	movs	r6, #0
 8003c04:	4d0c      	ldr	r5, [pc, #48]	; (8003c38 <__libc_init_array+0x38>)
 8003c06:	4c0d      	ldr	r4, [pc, #52]	; (8003c3c <__libc_init_array+0x3c>)
 8003c08:	1b64      	subs	r4, r4, r5
 8003c0a:	10a4      	asrs	r4, r4, #2
 8003c0c:	42a6      	cmp	r6, r4
 8003c0e:	d109      	bne.n	8003c24 <__libc_init_array+0x24>
 8003c10:	f001 f82c 	bl	8004c6c <_init>
 8003c14:	2600      	movs	r6, #0
 8003c16:	4d0a      	ldr	r5, [pc, #40]	; (8003c40 <__libc_init_array+0x40>)
 8003c18:	4c0a      	ldr	r4, [pc, #40]	; (8003c44 <__libc_init_array+0x44>)
 8003c1a:	1b64      	subs	r4, r4, r5
 8003c1c:	10a4      	asrs	r4, r4, #2
 8003c1e:	42a6      	cmp	r6, r4
 8003c20:	d105      	bne.n	8003c2e <__libc_init_array+0x2e>
 8003c22:	bd70      	pop	{r4, r5, r6, pc}
 8003c24:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c28:	4798      	blx	r3
 8003c2a:	3601      	adds	r6, #1
 8003c2c:	e7ee      	b.n	8003c0c <__libc_init_array+0xc>
 8003c2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c32:	4798      	blx	r3
 8003c34:	3601      	adds	r6, #1
 8003c36:	e7f2      	b.n	8003c1e <__libc_init_array+0x1e>
 8003c38:	08004db8 	.word	0x08004db8
 8003c3c:	08004db8 	.word	0x08004db8
 8003c40:	08004db8 	.word	0x08004db8
 8003c44:	08004dbc 	.word	0x08004dbc

08003c48 <memset>:
 8003c48:	4603      	mov	r3, r0
 8003c4a:	4402      	add	r2, r0
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d100      	bne.n	8003c52 <memset+0xa>
 8003c50:	4770      	bx	lr
 8003c52:	f803 1b01 	strb.w	r1, [r3], #1
 8003c56:	e7f9      	b.n	8003c4c <memset+0x4>

08003c58 <iprintf>:
 8003c58:	b40f      	push	{r0, r1, r2, r3}
 8003c5a:	4b0a      	ldr	r3, [pc, #40]	; (8003c84 <iprintf+0x2c>)
 8003c5c:	b513      	push	{r0, r1, r4, lr}
 8003c5e:	681c      	ldr	r4, [r3, #0]
 8003c60:	b124      	cbz	r4, 8003c6c <iprintf+0x14>
 8003c62:	69a3      	ldr	r3, [r4, #24]
 8003c64:	b913      	cbnz	r3, 8003c6c <iprintf+0x14>
 8003c66:	4620      	mov	r0, r4
 8003c68:	f000 fa5a 	bl	8004120 <__sinit>
 8003c6c:	ab05      	add	r3, sp, #20
 8003c6e:	4620      	mov	r0, r4
 8003c70:	9a04      	ldr	r2, [sp, #16]
 8003c72:	68a1      	ldr	r1, [r4, #8]
 8003c74:	9301      	str	r3, [sp, #4]
 8003c76:	f000 fc5d 	bl	8004534 <_vfiprintf_r>
 8003c7a:	b002      	add	sp, #8
 8003c7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c80:	b004      	add	sp, #16
 8003c82:	4770      	bx	lr
 8003c84:	2000000c 	.word	0x2000000c

08003c88 <_puts_r>:
 8003c88:	b570      	push	{r4, r5, r6, lr}
 8003c8a:	460e      	mov	r6, r1
 8003c8c:	4605      	mov	r5, r0
 8003c8e:	b118      	cbz	r0, 8003c98 <_puts_r+0x10>
 8003c90:	6983      	ldr	r3, [r0, #24]
 8003c92:	b90b      	cbnz	r3, 8003c98 <_puts_r+0x10>
 8003c94:	f000 fa44 	bl	8004120 <__sinit>
 8003c98:	69ab      	ldr	r3, [r5, #24]
 8003c9a:	68ac      	ldr	r4, [r5, #8]
 8003c9c:	b913      	cbnz	r3, 8003ca4 <_puts_r+0x1c>
 8003c9e:	4628      	mov	r0, r5
 8003ca0:	f000 fa3e 	bl	8004120 <__sinit>
 8003ca4:	4b2c      	ldr	r3, [pc, #176]	; (8003d58 <_puts_r+0xd0>)
 8003ca6:	429c      	cmp	r4, r3
 8003ca8:	d120      	bne.n	8003cec <_puts_r+0x64>
 8003caa:	686c      	ldr	r4, [r5, #4]
 8003cac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003cae:	07db      	lsls	r3, r3, #31
 8003cb0:	d405      	bmi.n	8003cbe <_puts_r+0x36>
 8003cb2:	89a3      	ldrh	r3, [r4, #12]
 8003cb4:	0598      	lsls	r0, r3, #22
 8003cb6:	d402      	bmi.n	8003cbe <_puts_r+0x36>
 8003cb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003cba:	f000 facf 	bl	800425c <__retarget_lock_acquire_recursive>
 8003cbe:	89a3      	ldrh	r3, [r4, #12]
 8003cc0:	0719      	lsls	r1, r3, #28
 8003cc2:	d51d      	bpl.n	8003d00 <_puts_r+0x78>
 8003cc4:	6923      	ldr	r3, [r4, #16]
 8003cc6:	b1db      	cbz	r3, 8003d00 <_puts_r+0x78>
 8003cc8:	3e01      	subs	r6, #1
 8003cca:	68a3      	ldr	r3, [r4, #8]
 8003ccc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003cd0:	3b01      	subs	r3, #1
 8003cd2:	60a3      	str	r3, [r4, #8]
 8003cd4:	bb39      	cbnz	r1, 8003d26 <_puts_r+0x9e>
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	da38      	bge.n	8003d4c <_puts_r+0xc4>
 8003cda:	4622      	mov	r2, r4
 8003cdc:	210a      	movs	r1, #10
 8003cde:	4628      	mov	r0, r5
 8003ce0:	f000 f848 	bl	8003d74 <__swbuf_r>
 8003ce4:	3001      	adds	r0, #1
 8003ce6:	d011      	beq.n	8003d0c <_puts_r+0x84>
 8003ce8:	250a      	movs	r5, #10
 8003cea:	e011      	b.n	8003d10 <_puts_r+0x88>
 8003cec:	4b1b      	ldr	r3, [pc, #108]	; (8003d5c <_puts_r+0xd4>)
 8003cee:	429c      	cmp	r4, r3
 8003cf0:	d101      	bne.n	8003cf6 <_puts_r+0x6e>
 8003cf2:	68ac      	ldr	r4, [r5, #8]
 8003cf4:	e7da      	b.n	8003cac <_puts_r+0x24>
 8003cf6:	4b1a      	ldr	r3, [pc, #104]	; (8003d60 <_puts_r+0xd8>)
 8003cf8:	429c      	cmp	r4, r3
 8003cfa:	bf08      	it	eq
 8003cfc:	68ec      	ldreq	r4, [r5, #12]
 8003cfe:	e7d5      	b.n	8003cac <_puts_r+0x24>
 8003d00:	4621      	mov	r1, r4
 8003d02:	4628      	mov	r0, r5
 8003d04:	f000 f888 	bl	8003e18 <__swsetup_r>
 8003d08:	2800      	cmp	r0, #0
 8003d0a:	d0dd      	beq.n	8003cc8 <_puts_r+0x40>
 8003d0c:	f04f 35ff 	mov.w	r5, #4294967295
 8003d10:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003d12:	07da      	lsls	r2, r3, #31
 8003d14:	d405      	bmi.n	8003d22 <_puts_r+0x9a>
 8003d16:	89a3      	ldrh	r3, [r4, #12]
 8003d18:	059b      	lsls	r3, r3, #22
 8003d1a:	d402      	bmi.n	8003d22 <_puts_r+0x9a>
 8003d1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003d1e:	f000 fa9e 	bl	800425e <__retarget_lock_release_recursive>
 8003d22:	4628      	mov	r0, r5
 8003d24:	bd70      	pop	{r4, r5, r6, pc}
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	da04      	bge.n	8003d34 <_puts_r+0xac>
 8003d2a:	69a2      	ldr	r2, [r4, #24]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	dc06      	bgt.n	8003d3e <_puts_r+0xb6>
 8003d30:	290a      	cmp	r1, #10
 8003d32:	d004      	beq.n	8003d3e <_puts_r+0xb6>
 8003d34:	6823      	ldr	r3, [r4, #0]
 8003d36:	1c5a      	adds	r2, r3, #1
 8003d38:	6022      	str	r2, [r4, #0]
 8003d3a:	7019      	strb	r1, [r3, #0]
 8003d3c:	e7c5      	b.n	8003cca <_puts_r+0x42>
 8003d3e:	4622      	mov	r2, r4
 8003d40:	4628      	mov	r0, r5
 8003d42:	f000 f817 	bl	8003d74 <__swbuf_r>
 8003d46:	3001      	adds	r0, #1
 8003d48:	d1bf      	bne.n	8003cca <_puts_r+0x42>
 8003d4a:	e7df      	b.n	8003d0c <_puts_r+0x84>
 8003d4c:	250a      	movs	r5, #10
 8003d4e:	6823      	ldr	r3, [r4, #0]
 8003d50:	1c5a      	adds	r2, r3, #1
 8003d52:	6022      	str	r2, [r4, #0]
 8003d54:	701d      	strb	r5, [r3, #0]
 8003d56:	e7db      	b.n	8003d10 <_puts_r+0x88>
 8003d58:	08004d44 	.word	0x08004d44
 8003d5c:	08004d64 	.word	0x08004d64
 8003d60:	08004d24 	.word	0x08004d24

08003d64 <puts>:
 8003d64:	4b02      	ldr	r3, [pc, #8]	; (8003d70 <puts+0xc>)
 8003d66:	4601      	mov	r1, r0
 8003d68:	6818      	ldr	r0, [r3, #0]
 8003d6a:	f7ff bf8d 	b.w	8003c88 <_puts_r>
 8003d6e:	bf00      	nop
 8003d70:	2000000c 	.word	0x2000000c

08003d74 <__swbuf_r>:
 8003d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d76:	460e      	mov	r6, r1
 8003d78:	4614      	mov	r4, r2
 8003d7a:	4605      	mov	r5, r0
 8003d7c:	b118      	cbz	r0, 8003d86 <__swbuf_r+0x12>
 8003d7e:	6983      	ldr	r3, [r0, #24]
 8003d80:	b90b      	cbnz	r3, 8003d86 <__swbuf_r+0x12>
 8003d82:	f000 f9cd 	bl	8004120 <__sinit>
 8003d86:	4b21      	ldr	r3, [pc, #132]	; (8003e0c <__swbuf_r+0x98>)
 8003d88:	429c      	cmp	r4, r3
 8003d8a:	d12b      	bne.n	8003de4 <__swbuf_r+0x70>
 8003d8c:	686c      	ldr	r4, [r5, #4]
 8003d8e:	69a3      	ldr	r3, [r4, #24]
 8003d90:	60a3      	str	r3, [r4, #8]
 8003d92:	89a3      	ldrh	r3, [r4, #12]
 8003d94:	071a      	lsls	r2, r3, #28
 8003d96:	d52f      	bpl.n	8003df8 <__swbuf_r+0x84>
 8003d98:	6923      	ldr	r3, [r4, #16]
 8003d9a:	b36b      	cbz	r3, 8003df8 <__swbuf_r+0x84>
 8003d9c:	6923      	ldr	r3, [r4, #16]
 8003d9e:	6820      	ldr	r0, [r4, #0]
 8003da0:	b2f6      	uxtb	r6, r6
 8003da2:	1ac0      	subs	r0, r0, r3
 8003da4:	6963      	ldr	r3, [r4, #20]
 8003da6:	4637      	mov	r7, r6
 8003da8:	4283      	cmp	r3, r0
 8003daa:	dc04      	bgt.n	8003db6 <__swbuf_r+0x42>
 8003dac:	4621      	mov	r1, r4
 8003dae:	4628      	mov	r0, r5
 8003db0:	f000 f922 	bl	8003ff8 <_fflush_r>
 8003db4:	bb30      	cbnz	r0, 8003e04 <__swbuf_r+0x90>
 8003db6:	68a3      	ldr	r3, [r4, #8]
 8003db8:	3001      	adds	r0, #1
 8003dba:	3b01      	subs	r3, #1
 8003dbc:	60a3      	str	r3, [r4, #8]
 8003dbe:	6823      	ldr	r3, [r4, #0]
 8003dc0:	1c5a      	adds	r2, r3, #1
 8003dc2:	6022      	str	r2, [r4, #0]
 8003dc4:	701e      	strb	r6, [r3, #0]
 8003dc6:	6963      	ldr	r3, [r4, #20]
 8003dc8:	4283      	cmp	r3, r0
 8003dca:	d004      	beq.n	8003dd6 <__swbuf_r+0x62>
 8003dcc:	89a3      	ldrh	r3, [r4, #12]
 8003dce:	07db      	lsls	r3, r3, #31
 8003dd0:	d506      	bpl.n	8003de0 <__swbuf_r+0x6c>
 8003dd2:	2e0a      	cmp	r6, #10
 8003dd4:	d104      	bne.n	8003de0 <__swbuf_r+0x6c>
 8003dd6:	4621      	mov	r1, r4
 8003dd8:	4628      	mov	r0, r5
 8003dda:	f000 f90d 	bl	8003ff8 <_fflush_r>
 8003dde:	b988      	cbnz	r0, 8003e04 <__swbuf_r+0x90>
 8003de0:	4638      	mov	r0, r7
 8003de2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003de4:	4b0a      	ldr	r3, [pc, #40]	; (8003e10 <__swbuf_r+0x9c>)
 8003de6:	429c      	cmp	r4, r3
 8003de8:	d101      	bne.n	8003dee <__swbuf_r+0x7a>
 8003dea:	68ac      	ldr	r4, [r5, #8]
 8003dec:	e7cf      	b.n	8003d8e <__swbuf_r+0x1a>
 8003dee:	4b09      	ldr	r3, [pc, #36]	; (8003e14 <__swbuf_r+0xa0>)
 8003df0:	429c      	cmp	r4, r3
 8003df2:	bf08      	it	eq
 8003df4:	68ec      	ldreq	r4, [r5, #12]
 8003df6:	e7ca      	b.n	8003d8e <__swbuf_r+0x1a>
 8003df8:	4621      	mov	r1, r4
 8003dfa:	4628      	mov	r0, r5
 8003dfc:	f000 f80c 	bl	8003e18 <__swsetup_r>
 8003e00:	2800      	cmp	r0, #0
 8003e02:	d0cb      	beq.n	8003d9c <__swbuf_r+0x28>
 8003e04:	f04f 37ff 	mov.w	r7, #4294967295
 8003e08:	e7ea      	b.n	8003de0 <__swbuf_r+0x6c>
 8003e0a:	bf00      	nop
 8003e0c:	08004d44 	.word	0x08004d44
 8003e10:	08004d64 	.word	0x08004d64
 8003e14:	08004d24 	.word	0x08004d24

08003e18 <__swsetup_r>:
 8003e18:	4b32      	ldr	r3, [pc, #200]	; (8003ee4 <__swsetup_r+0xcc>)
 8003e1a:	b570      	push	{r4, r5, r6, lr}
 8003e1c:	681d      	ldr	r5, [r3, #0]
 8003e1e:	4606      	mov	r6, r0
 8003e20:	460c      	mov	r4, r1
 8003e22:	b125      	cbz	r5, 8003e2e <__swsetup_r+0x16>
 8003e24:	69ab      	ldr	r3, [r5, #24]
 8003e26:	b913      	cbnz	r3, 8003e2e <__swsetup_r+0x16>
 8003e28:	4628      	mov	r0, r5
 8003e2a:	f000 f979 	bl	8004120 <__sinit>
 8003e2e:	4b2e      	ldr	r3, [pc, #184]	; (8003ee8 <__swsetup_r+0xd0>)
 8003e30:	429c      	cmp	r4, r3
 8003e32:	d10f      	bne.n	8003e54 <__swsetup_r+0x3c>
 8003e34:	686c      	ldr	r4, [r5, #4]
 8003e36:	89a3      	ldrh	r3, [r4, #12]
 8003e38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003e3c:	0719      	lsls	r1, r3, #28
 8003e3e:	d42c      	bmi.n	8003e9a <__swsetup_r+0x82>
 8003e40:	06dd      	lsls	r5, r3, #27
 8003e42:	d411      	bmi.n	8003e68 <__swsetup_r+0x50>
 8003e44:	2309      	movs	r3, #9
 8003e46:	6033      	str	r3, [r6, #0]
 8003e48:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e50:	81a3      	strh	r3, [r4, #12]
 8003e52:	e03e      	b.n	8003ed2 <__swsetup_r+0xba>
 8003e54:	4b25      	ldr	r3, [pc, #148]	; (8003eec <__swsetup_r+0xd4>)
 8003e56:	429c      	cmp	r4, r3
 8003e58:	d101      	bne.n	8003e5e <__swsetup_r+0x46>
 8003e5a:	68ac      	ldr	r4, [r5, #8]
 8003e5c:	e7eb      	b.n	8003e36 <__swsetup_r+0x1e>
 8003e5e:	4b24      	ldr	r3, [pc, #144]	; (8003ef0 <__swsetup_r+0xd8>)
 8003e60:	429c      	cmp	r4, r3
 8003e62:	bf08      	it	eq
 8003e64:	68ec      	ldreq	r4, [r5, #12]
 8003e66:	e7e6      	b.n	8003e36 <__swsetup_r+0x1e>
 8003e68:	0758      	lsls	r0, r3, #29
 8003e6a:	d512      	bpl.n	8003e92 <__swsetup_r+0x7a>
 8003e6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e6e:	b141      	cbz	r1, 8003e82 <__swsetup_r+0x6a>
 8003e70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e74:	4299      	cmp	r1, r3
 8003e76:	d002      	beq.n	8003e7e <__swsetup_r+0x66>
 8003e78:	4630      	mov	r0, r6
 8003e7a:	f000 fa57 	bl	800432c <_free_r>
 8003e7e:	2300      	movs	r3, #0
 8003e80:	6363      	str	r3, [r4, #52]	; 0x34
 8003e82:	89a3      	ldrh	r3, [r4, #12]
 8003e84:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003e88:	81a3      	strh	r3, [r4, #12]
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	6063      	str	r3, [r4, #4]
 8003e8e:	6923      	ldr	r3, [r4, #16]
 8003e90:	6023      	str	r3, [r4, #0]
 8003e92:	89a3      	ldrh	r3, [r4, #12]
 8003e94:	f043 0308 	orr.w	r3, r3, #8
 8003e98:	81a3      	strh	r3, [r4, #12]
 8003e9a:	6923      	ldr	r3, [r4, #16]
 8003e9c:	b94b      	cbnz	r3, 8003eb2 <__swsetup_r+0x9a>
 8003e9e:	89a3      	ldrh	r3, [r4, #12]
 8003ea0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003ea4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ea8:	d003      	beq.n	8003eb2 <__swsetup_r+0x9a>
 8003eaa:	4621      	mov	r1, r4
 8003eac:	4630      	mov	r0, r6
 8003eae:	f000 f9fd 	bl	80042ac <__smakebuf_r>
 8003eb2:	89a0      	ldrh	r0, [r4, #12]
 8003eb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003eb8:	f010 0301 	ands.w	r3, r0, #1
 8003ebc:	d00a      	beq.n	8003ed4 <__swsetup_r+0xbc>
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	60a3      	str	r3, [r4, #8]
 8003ec2:	6963      	ldr	r3, [r4, #20]
 8003ec4:	425b      	negs	r3, r3
 8003ec6:	61a3      	str	r3, [r4, #24]
 8003ec8:	6923      	ldr	r3, [r4, #16]
 8003eca:	b943      	cbnz	r3, 8003ede <__swsetup_r+0xc6>
 8003ecc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003ed0:	d1ba      	bne.n	8003e48 <__swsetup_r+0x30>
 8003ed2:	bd70      	pop	{r4, r5, r6, pc}
 8003ed4:	0781      	lsls	r1, r0, #30
 8003ed6:	bf58      	it	pl
 8003ed8:	6963      	ldrpl	r3, [r4, #20]
 8003eda:	60a3      	str	r3, [r4, #8]
 8003edc:	e7f4      	b.n	8003ec8 <__swsetup_r+0xb0>
 8003ede:	2000      	movs	r0, #0
 8003ee0:	e7f7      	b.n	8003ed2 <__swsetup_r+0xba>
 8003ee2:	bf00      	nop
 8003ee4:	2000000c 	.word	0x2000000c
 8003ee8:	08004d44 	.word	0x08004d44
 8003eec:	08004d64 	.word	0x08004d64
 8003ef0:	08004d24 	.word	0x08004d24

08003ef4 <__sflush_r>:
 8003ef4:	898a      	ldrh	r2, [r1, #12]
 8003ef6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ef8:	4605      	mov	r5, r0
 8003efa:	0710      	lsls	r0, r2, #28
 8003efc:	460c      	mov	r4, r1
 8003efe:	d457      	bmi.n	8003fb0 <__sflush_r+0xbc>
 8003f00:	684b      	ldr	r3, [r1, #4]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	dc04      	bgt.n	8003f10 <__sflush_r+0x1c>
 8003f06:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	dc01      	bgt.n	8003f10 <__sflush_r+0x1c>
 8003f0c:	2000      	movs	r0, #0
 8003f0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003f12:	2e00      	cmp	r6, #0
 8003f14:	d0fa      	beq.n	8003f0c <__sflush_r+0x18>
 8003f16:	2300      	movs	r3, #0
 8003f18:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003f1c:	682f      	ldr	r7, [r5, #0]
 8003f1e:	602b      	str	r3, [r5, #0]
 8003f20:	d032      	beq.n	8003f88 <__sflush_r+0x94>
 8003f22:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003f24:	89a3      	ldrh	r3, [r4, #12]
 8003f26:	075a      	lsls	r2, r3, #29
 8003f28:	d505      	bpl.n	8003f36 <__sflush_r+0x42>
 8003f2a:	6863      	ldr	r3, [r4, #4]
 8003f2c:	1ac0      	subs	r0, r0, r3
 8003f2e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003f30:	b10b      	cbz	r3, 8003f36 <__sflush_r+0x42>
 8003f32:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003f34:	1ac0      	subs	r0, r0, r3
 8003f36:	2300      	movs	r3, #0
 8003f38:	4602      	mov	r2, r0
 8003f3a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003f3c:	4628      	mov	r0, r5
 8003f3e:	6a21      	ldr	r1, [r4, #32]
 8003f40:	47b0      	blx	r6
 8003f42:	1c43      	adds	r3, r0, #1
 8003f44:	89a3      	ldrh	r3, [r4, #12]
 8003f46:	d106      	bne.n	8003f56 <__sflush_r+0x62>
 8003f48:	6829      	ldr	r1, [r5, #0]
 8003f4a:	291d      	cmp	r1, #29
 8003f4c:	d82c      	bhi.n	8003fa8 <__sflush_r+0xb4>
 8003f4e:	4a29      	ldr	r2, [pc, #164]	; (8003ff4 <__sflush_r+0x100>)
 8003f50:	40ca      	lsrs	r2, r1
 8003f52:	07d6      	lsls	r6, r2, #31
 8003f54:	d528      	bpl.n	8003fa8 <__sflush_r+0xb4>
 8003f56:	2200      	movs	r2, #0
 8003f58:	6062      	str	r2, [r4, #4]
 8003f5a:	6922      	ldr	r2, [r4, #16]
 8003f5c:	04d9      	lsls	r1, r3, #19
 8003f5e:	6022      	str	r2, [r4, #0]
 8003f60:	d504      	bpl.n	8003f6c <__sflush_r+0x78>
 8003f62:	1c42      	adds	r2, r0, #1
 8003f64:	d101      	bne.n	8003f6a <__sflush_r+0x76>
 8003f66:	682b      	ldr	r3, [r5, #0]
 8003f68:	b903      	cbnz	r3, 8003f6c <__sflush_r+0x78>
 8003f6a:	6560      	str	r0, [r4, #84]	; 0x54
 8003f6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f6e:	602f      	str	r7, [r5, #0]
 8003f70:	2900      	cmp	r1, #0
 8003f72:	d0cb      	beq.n	8003f0c <__sflush_r+0x18>
 8003f74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003f78:	4299      	cmp	r1, r3
 8003f7a:	d002      	beq.n	8003f82 <__sflush_r+0x8e>
 8003f7c:	4628      	mov	r0, r5
 8003f7e:	f000 f9d5 	bl	800432c <_free_r>
 8003f82:	2000      	movs	r0, #0
 8003f84:	6360      	str	r0, [r4, #52]	; 0x34
 8003f86:	e7c2      	b.n	8003f0e <__sflush_r+0x1a>
 8003f88:	6a21      	ldr	r1, [r4, #32]
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	4628      	mov	r0, r5
 8003f8e:	47b0      	blx	r6
 8003f90:	1c41      	adds	r1, r0, #1
 8003f92:	d1c7      	bne.n	8003f24 <__sflush_r+0x30>
 8003f94:	682b      	ldr	r3, [r5, #0]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d0c4      	beq.n	8003f24 <__sflush_r+0x30>
 8003f9a:	2b1d      	cmp	r3, #29
 8003f9c:	d001      	beq.n	8003fa2 <__sflush_r+0xae>
 8003f9e:	2b16      	cmp	r3, #22
 8003fa0:	d101      	bne.n	8003fa6 <__sflush_r+0xb2>
 8003fa2:	602f      	str	r7, [r5, #0]
 8003fa4:	e7b2      	b.n	8003f0c <__sflush_r+0x18>
 8003fa6:	89a3      	ldrh	r3, [r4, #12]
 8003fa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fac:	81a3      	strh	r3, [r4, #12]
 8003fae:	e7ae      	b.n	8003f0e <__sflush_r+0x1a>
 8003fb0:	690f      	ldr	r7, [r1, #16]
 8003fb2:	2f00      	cmp	r7, #0
 8003fb4:	d0aa      	beq.n	8003f0c <__sflush_r+0x18>
 8003fb6:	0793      	lsls	r3, r2, #30
 8003fb8:	bf18      	it	ne
 8003fba:	2300      	movne	r3, #0
 8003fbc:	680e      	ldr	r6, [r1, #0]
 8003fbe:	bf08      	it	eq
 8003fc0:	694b      	ldreq	r3, [r1, #20]
 8003fc2:	1bf6      	subs	r6, r6, r7
 8003fc4:	600f      	str	r7, [r1, #0]
 8003fc6:	608b      	str	r3, [r1, #8]
 8003fc8:	2e00      	cmp	r6, #0
 8003fca:	dd9f      	ble.n	8003f0c <__sflush_r+0x18>
 8003fcc:	4633      	mov	r3, r6
 8003fce:	463a      	mov	r2, r7
 8003fd0:	4628      	mov	r0, r5
 8003fd2:	6a21      	ldr	r1, [r4, #32]
 8003fd4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8003fd8:	47e0      	blx	ip
 8003fda:	2800      	cmp	r0, #0
 8003fdc:	dc06      	bgt.n	8003fec <__sflush_r+0xf8>
 8003fde:	89a3      	ldrh	r3, [r4, #12]
 8003fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8003fe4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fe8:	81a3      	strh	r3, [r4, #12]
 8003fea:	e790      	b.n	8003f0e <__sflush_r+0x1a>
 8003fec:	4407      	add	r7, r0
 8003fee:	1a36      	subs	r6, r6, r0
 8003ff0:	e7ea      	b.n	8003fc8 <__sflush_r+0xd4>
 8003ff2:	bf00      	nop
 8003ff4:	20400001 	.word	0x20400001

08003ff8 <_fflush_r>:
 8003ff8:	b538      	push	{r3, r4, r5, lr}
 8003ffa:	690b      	ldr	r3, [r1, #16]
 8003ffc:	4605      	mov	r5, r0
 8003ffe:	460c      	mov	r4, r1
 8004000:	b913      	cbnz	r3, 8004008 <_fflush_r+0x10>
 8004002:	2500      	movs	r5, #0
 8004004:	4628      	mov	r0, r5
 8004006:	bd38      	pop	{r3, r4, r5, pc}
 8004008:	b118      	cbz	r0, 8004012 <_fflush_r+0x1a>
 800400a:	6983      	ldr	r3, [r0, #24]
 800400c:	b90b      	cbnz	r3, 8004012 <_fflush_r+0x1a>
 800400e:	f000 f887 	bl	8004120 <__sinit>
 8004012:	4b14      	ldr	r3, [pc, #80]	; (8004064 <_fflush_r+0x6c>)
 8004014:	429c      	cmp	r4, r3
 8004016:	d11b      	bne.n	8004050 <_fflush_r+0x58>
 8004018:	686c      	ldr	r4, [r5, #4]
 800401a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d0ef      	beq.n	8004002 <_fflush_r+0xa>
 8004022:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004024:	07d0      	lsls	r0, r2, #31
 8004026:	d404      	bmi.n	8004032 <_fflush_r+0x3a>
 8004028:	0599      	lsls	r1, r3, #22
 800402a:	d402      	bmi.n	8004032 <_fflush_r+0x3a>
 800402c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800402e:	f000 f915 	bl	800425c <__retarget_lock_acquire_recursive>
 8004032:	4628      	mov	r0, r5
 8004034:	4621      	mov	r1, r4
 8004036:	f7ff ff5d 	bl	8003ef4 <__sflush_r>
 800403a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800403c:	4605      	mov	r5, r0
 800403e:	07da      	lsls	r2, r3, #31
 8004040:	d4e0      	bmi.n	8004004 <_fflush_r+0xc>
 8004042:	89a3      	ldrh	r3, [r4, #12]
 8004044:	059b      	lsls	r3, r3, #22
 8004046:	d4dd      	bmi.n	8004004 <_fflush_r+0xc>
 8004048:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800404a:	f000 f908 	bl	800425e <__retarget_lock_release_recursive>
 800404e:	e7d9      	b.n	8004004 <_fflush_r+0xc>
 8004050:	4b05      	ldr	r3, [pc, #20]	; (8004068 <_fflush_r+0x70>)
 8004052:	429c      	cmp	r4, r3
 8004054:	d101      	bne.n	800405a <_fflush_r+0x62>
 8004056:	68ac      	ldr	r4, [r5, #8]
 8004058:	e7df      	b.n	800401a <_fflush_r+0x22>
 800405a:	4b04      	ldr	r3, [pc, #16]	; (800406c <_fflush_r+0x74>)
 800405c:	429c      	cmp	r4, r3
 800405e:	bf08      	it	eq
 8004060:	68ec      	ldreq	r4, [r5, #12]
 8004062:	e7da      	b.n	800401a <_fflush_r+0x22>
 8004064:	08004d44 	.word	0x08004d44
 8004068:	08004d64 	.word	0x08004d64
 800406c:	08004d24 	.word	0x08004d24

08004070 <std>:
 8004070:	2300      	movs	r3, #0
 8004072:	b510      	push	{r4, lr}
 8004074:	4604      	mov	r4, r0
 8004076:	e9c0 3300 	strd	r3, r3, [r0]
 800407a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800407e:	6083      	str	r3, [r0, #8]
 8004080:	8181      	strh	r1, [r0, #12]
 8004082:	6643      	str	r3, [r0, #100]	; 0x64
 8004084:	81c2      	strh	r2, [r0, #14]
 8004086:	6183      	str	r3, [r0, #24]
 8004088:	4619      	mov	r1, r3
 800408a:	2208      	movs	r2, #8
 800408c:	305c      	adds	r0, #92	; 0x5c
 800408e:	f7ff fddb 	bl	8003c48 <memset>
 8004092:	4b05      	ldr	r3, [pc, #20]	; (80040a8 <std+0x38>)
 8004094:	6224      	str	r4, [r4, #32]
 8004096:	6263      	str	r3, [r4, #36]	; 0x24
 8004098:	4b04      	ldr	r3, [pc, #16]	; (80040ac <std+0x3c>)
 800409a:	62a3      	str	r3, [r4, #40]	; 0x28
 800409c:	4b04      	ldr	r3, [pc, #16]	; (80040b0 <std+0x40>)
 800409e:	62e3      	str	r3, [r4, #44]	; 0x2c
 80040a0:	4b04      	ldr	r3, [pc, #16]	; (80040b4 <std+0x44>)
 80040a2:	6323      	str	r3, [r4, #48]	; 0x30
 80040a4:	bd10      	pop	{r4, pc}
 80040a6:	bf00      	nop
 80040a8:	08004ae1 	.word	0x08004ae1
 80040ac:	08004b03 	.word	0x08004b03
 80040b0:	08004b3b 	.word	0x08004b3b
 80040b4:	08004b5f 	.word	0x08004b5f

080040b8 <_cleanup_r>:
 80040b8:	4901      	ldr	r1, [pc, #4]	; (80040c0 <_cleanup_r+0x8>)
 80040ba:	f000 b8af 	b.w	800421c <_fwalk_reent>
 80040be:	bf00      	nop
 80040c0:	08003ff9 	.word	0x08003ff9

080040c4 <__sfmoreglue>:
 80040c4:	2268      	movs	r2, #104	; 0x68
 80040c6:	b570      	push	{r4, r5, r6, lr}
 80040c8:	1e4d      	subs	r5, r1, #1
 80040ca:	4355      	muls	r5, r2
 80040cc:	460e      	mov	r6, r1
 80040ce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80040d2:	f000 f993 	bl	80043fc <_malloc_r>
 80040d6:	4604      	mov	r4, r0
 80040d8:	b140      	cbz	r0, 80040ec <__sfmoreglue+0x28>
 80040da:	2100      	movs	r1, #0
 80040dc:	e9c0 1600 	strd	r1, r6, [r0]
 80040e0:	300c      	adds	r0, #12
 80040e2:	60a0      	str	r0, [r4, #8]
 80040e4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80040e8:	f7ff fdae 	bl	8003c48 <memset>
 80040ec:	4620      	mov	r0, r4
 80040ee:	bd70      	pop	{r4, r5, r6, pc}

080040f0 <__sfp_lock_acquire>:
 80040f0:	4801      	ldr	r0, [pc, #4]	; (80040f8 <__sfp_lock_acquire+0x8>)
 80040f2:	f000 b8b3 	b.w	800425c <__retarget_lock_acquire_recursive>
 80040f6:	bf00      	nop
 80040f8:	200001ad 	.word	0x200001ad

080040fc <__sfp_lock_release>:
 80040fc:	4801      	ldr	r0, [pc, #4]	; (8004104 <__sfp_lock_release+0x8>)
 80040fe:	f000 b8ae 	b.w	800425e <__retarget_lock_release_recursive>
 8004102:	bf00      	nop
 8004104:	200001ad 	.word	0x200001ad

08004108 <__sinit_lock_acquire>:
 8004108:	4801      	ldr	r0, [pc, #4]	; (8004110 <__sinit_lock_acquire+0x8>)
 800410a:	f000 b8a7 	b.w	800425c <__retarget_lock_acquire_recursive>
 800410e:	bf00      	nop
 8004110:	200001ae 	.word	0x200001ae

08004114 <__sinit_lock_release>:
 8004114:	4801      	ldr	r0, [pc, #4]	; (800411c <__sinit_lock_release+0x8>)
 8004116:	f000 b8a2 	b.w	800425e <__retarget_lock_release_recursive>
 800411a:	bf00      	nop
 800411c:	200001ae 	.word	0x200001ae

08004120 <__sinit>:
 8004120:	b510      	push	{r4, lr}
 8004122:	4604      	mov	r4, r0
 8004124:	f7ff fff0 	bl	8004108 <__sinit_lock_acquire>
 8004128:	69a3      	ldr	r3, [r4, #24]
 800412a:	b11b      	cbz	r3, 8004134 <__sinit+0x14>
 800412c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004130:	f7ff bff0 	b.w	8004114 <__sinit_lock_release>
 8004134:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004138:	6523      	str	r3, [r4, #80]	; 0x50
 800413a:	4b13      	ldr	r3, [pc, #76]	; (8004188 <__sinit+0x68>)
 800413c:	4a13      	ldr	r2, [pc, #76]	; (800418c <__sinit+0x6c>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	62a2      	str	r2, [r4, #40]	; 0x28
 8004142:	42a3      	cmp	r3, r4
 8004144:	bf08      	it	eq
 8004146:	2301      	moveq	r3, #1
 8004148:	4620      	mov	r0, r4
 800414a:	bf08      	it	eq
 800414c:	61a3      	streq	r3, [r4, #24]
 800414e:	f000 f81f 	bl	8004190 <__sfp>
 8004152:	6060      	str	r0, [r4, #4]
 8004154:	4620      	mov	r0, r4
 8004156:	f000 f81b 	bl	8004190 <__sfp>
 800415a:	60a0      	str	r0, [r4, #8]
 800415c:	4620      	mov	r0, r4
 800415e:	f000 f817 	bl	8004190 <__sfp>
 8004162:	2200      	movs	r2, #0
 8004164:	2104      	movs	r1, #4
 8004166:	60e0      	str	r0, [r4, #12]
 8004168:	6860      	ldr	r0, [r4, #4]
 800416a:	f7ff ff81 	bl	8004070 <std>
 800416e:	2201      	movs	r2, #1
 8004170:	2109      	movs	r1, #9
 8004172:	68a0      	ldr	r0, [r4, #8]
 8004174:	f7ff ff7c 	bl	8004070 <std>
 8004178:	2202      	movs	r2, #2
 800417a:	2112      	movs	r1, #18
 800417c:	68e0      	ldr	r0, [r4, #12]
 800417e:	f7ff ff77 	bl	8004070 <std>
 8004182:	2301      	movs	r3, #1
 8004184:	61a3      	str	r3, [r4, #24]
 8004186:	e7d1      	b.n	800412c <__sinit+0xc>
 8004188:	08004d20 	.word	0x08004d20
 800418c:	080040b9 	.word	0x080040b9

08004190 <__sfp>:
 8004190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004192:	4607      	mov	r7, r0
 8004194:	f7ff ffac 	bl	80040f0 <__sfp_lock_acquire>
 8004198:	4b1e      	ldr	r3, [pc, #120]	; (8004214 <__sfp+0x84>)
 800419a:	681e      	ldr	r6, [r3, #0]
 800419c:	69b3      	ldr	r3, [r6, #24]
 800419e:	b913      	cbnz	r3, 80041a6 <__sfp+0x16>
 80041a0:	4630      	mov	r0, r6
 80041a2:	f7ff ffbd 	bl	8004120 <__sinit>
 80041a6:	3648      	adds	r6, #72	; 0x48
 80041a8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80041ac:	3b01      	subs	r3, #1
 80041ae:	d503      	bpl.n	80041b8 <__sfp+0x28>
 80041b0:	6833      	ldr	r3, [r6, #0]
 80041b2:	b30b      	cbz	r3, 80041f8 <__sfp+0x68>
 80041b4:	6836      	ldr	r6, [r6, #0]
 80041b6:	e7f7      	b.n	80041a8 <__sfp+0x18>
 80041b8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80041bc:	b9d5      	cbnz	r5, 80041f4 <__sfp+0x64>
 80041be:	4b16      	ldr	r3, [pc, #88]	; (8004218 <__sfp+0x88>)
 80041c0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80041c4:	60e3      	str	r3, [r4, #12]
 80041c6:	6665      	str	r5, [r4, #100]	; 0x64
 80041c8:	f000 f847 	bl	800425a <__retarget_lock_init_recursive>
 80041cc:	f7ff ff96 	bl	80040fc <__sfp_lock_release>
 80041d0:	2208      	movs	r2, #8
 80041d2:	4629      	mov	r1, r5
 80041d4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80041d8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80041dc:	6025      	str	r5, [r4, #0]
 80041de:	61a5      	str	r5, [r4, #24]
 80041e0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80041e4:	f7ff fd30 	bl	8003c48 <memset>
 80041e8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80041ec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80041f0:	4620      	mov	r0, r4
 80041f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041f4:	3468      	adds	r4, #104	; 0x68
 80041f6:	e7d9      	b.n	80041ac <__sfp+0x1c>
 80041f8:	2104      	movs	r1, #4
 80041fa:	4638      	mov	r0, r7
 80041fc:	f7ff ff62 	bl	80040c4 <__sfmoreglue>
 8004200:	4604      	mov	r4, r0
 8004202:	6030      	str	r0, [r6, #0]
 8004204:	2800      	cmp	r0, #0
 8004206:	d1d5      	bne.n	80041b4 <__sfp+0x24>
 8004208:	f7ff ff78 	bl	80040fc <__sfp_lock_release>
 800420c:	230c      	movs	r3, #12
 800420e:	603b      	str	r3, [r7, #0]
 8004210:	e7ee      	b.n	80041f0 <__sfp+0x60>
 8004212:	bf00      	nop
 8004214:	08004d20 	.word	0x08004d20
 8004218:	ffff0001 	.word	0xffff0001

0800421c <_fwalk_reent>:
 800421c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004220:	4606      	mov	r6, r0
 8004222:	4688      	mov	r8, r1
 8004224:	2700      	movs	r7, #0
 8004226:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800422a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800422e:	f1b9 0901 	subs.w	r9, r9, #1
 8004232:	d505      	bpl.n	8004240 <_fwalk_reent+0x24>
 8004234:	6824      	ldr	r4, [r4, #0]
 8004236:	2c00      	cmp	r4, #0
 8004238:	d1f7      	bne.n	800422a <_fwalk_reent+0xe>
 800423a:	4638      	mov	r0, r7
 800423c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004240:	89ab      	ldrh	r3, [r5, #12]
 8004242:	2b01      	cmp	r3, #1
 8004244:	d907      	bls.n	8004256 <_fwalk_reent+0x3a>
 8004246:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800424a:	3301      	adds	r3, #1
 800424c:	d003      	beq.n	8004256 <_fwalk_reent+0x3a>
 800424e:	4629      	mov	r1, r5
 8004250:	4630      	mov	r0, r6
 8004252:	47c0      	blx	r8
 8004254:	4307      	orrs	r7, r0
 8004256:	3568      	adds	r5, #104	; 0x68
 8004258:	e7e9      	b.n	800422e <_fwalk_reent+0x12>

0800425a <__retarget_lock_init_recursive>:
 800425a:	4770      	bx	lr

0800425c <__retarget_lock_acquire_recursive>:
 800425c:	4770      	bx	lr

0800425e <__retarget_lock_release_recursive>:
 800425e:	4770      	bx	lr

08004260 <__swhatbuf_r>:
 8004260:	b570      	push	{r4, r5, r6, lr}
 8004262:	460e      	mov	r6, r1
 8004264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004268:	4614      	mov	r4, r2
 800426a:	2900      	cmp	r1, #0
 800426c:	461d      	mov	r5, r3
 800426e:	b096      	sub	sp, #88	; 0x58
 8004270:	da08      	bge.n	8004284 <__swhatbuf_r+0x24>
 8004272:	2200      	movs	r2, #0
 8004274:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004278:	602a      	str	r2, [r5, #0]
 800427a:	061a      	lsls	r2, r3, #24
 800427c:	d410      	bmi.n	80042a0 <__swhatbuf_r+0x40>
 800427e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004282:	e00e      	b.n	80042a2 <__swhatbuf_r+0x42>
 8004284:	466a      	mov	r2, sp
 8004286:	f000 fc91 	bl	8004bac <_fstat_r>
 800428a:	2800      	cmp	r0, #0
 800428c:	dbf1      	blt.n	8004272 <__swhatbuf_r+0x12>
 800428e:	9a01      	ldr	r2, [sp, #4]
 8004290:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004294:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004298:	425a      	negs	r2, r3
 800429a:	415a      	adcs	r2, r3
 800429c:	602a      	str	r2, [r5, #0]
 800429e:	e7ee      	b.n	800427e <__swhatbuf_r+0x1e>
 80042a0:	2340      	movs	r3, #64	; 0x40
 80042a2:	2000      	movs	r0, #0
 80042a4:	6023      	str	r3, [r4, #0]
 80042a6:	b016      	add	sp, #88	; 0x58
 80042a8:	bd70      	pop	{r4, r5, r6, pc}
	...

080042ac <__smakebuf_r>:
 80042ac:	898b      	ldrh	r3, [r1, #12]
 80042ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80042b0:	079d      	lsls	r5, r3, #30
 80042b2:	4606      	mov	r6, r0
 80042b4:	460c      	mov	r4, r1
 80042b6:	d507      	bpl.n	80042c8 <__smakebuf_r+0x1c>
 80042b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80042bc:	6023      	str	r3, [r4, #0]
 80042be:	6123      	str	r3, [r4, #16]
 80042c0:	2301      	movs	r3, #1
 80042c2:	6163      	str	r3, [r4, #20]
 80042c4:	b002      	add	sp, #8
 80042c6:	bd70      	pop	{r4, r5, r6, pc}
 80042c8:	466a      	mov	r2, sp
 80042ca:	ab01      	add	r3, sp, #4
 80042cc:	f7ff ffc8 	bl	8004260 <__swhatbuf_r>
 80042d0:	9900      	ldr	r1, [sp, #0]
 80042d2:	4605      	mov	r5, r0
 80042d4:	4630      	mov	r0, r6
 80042d6:	f000 f891 	bl	80043fc <_malloc_r>
 80042da:	b948      	cbnz	r0, 80042f0 <__smakebuf_r+0x44>
 80042dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042e0:	059a      	lsls	r2, r3, #22
 80042e2:	d4ef      	bmi.n	80042c4 <__smakebuf_r+0x18>
 80042e4:	f023 0303 	bic.w	r3, r3, #3
 80042e8:	f043 0302 	orr.w	r3, r3, #2
 80042ec:	81a3      	strh	r3, [r4, #12]
 80042ee:	e7e3      	b.n	80042b8 <__smakebuf_r+0xc>
 80042f0:	4b0d      	ldr	r3, [pc, #52]	; (8004328 <__smakebuf_r+0x7c>)
 80042f2:	62b3      	str	r3, [r6, #40]	; 0x28
 80042f4:	89a3      	ldrh	r3, [r4, #12]
 80042f6:	6020      	str	r0, [r4, #0]
 80042f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042fc:	81a3      	strh	r3, [r4, #12]
 80042fe:	9b00      	ldr	r3, [sp, #0]
 8004300:	6120      	str	r0, [r4, #16]
 8004302:	6163      	str	r3, [r4, #20]
 8004304:	9b01      	ldr	r3, [sp, #4]
 8004306:	b15b      	cbz	r3, 8004320 <__smakebuf_r+0x74>
 8004308:	4630      	mov	r0, r6
 800430a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800430e:	f000 fc5f 	bl	8004bd0 <_isatty_r>
 8004312:	b128      	cbz	r0, 8004320 <__smakebuf_r+0x74>
 8004314:	89a3      	ldrh	r3, [r4, #12]
 8004316:	f023 0303 	bic.w	r3, r3, #3
 800431a:	f043 0301 	orr.w	r3, r3, #1
 800431e:	81a3      	strh	r3, [r4, #12]
 8004320:	89a0      	ldrh	r0, [r4, #12]
 8004322:	4305      	orrs	r5, r0
 8004324:	81a5      	strh	r5, [r4, #12]
 8004326:	e7cd      	b.n	80042c4 <__smakebuf_r+0x18>
 8004328:	080040b9 	.word	0x080040b9

0800432c <_free_r>:
 800432c:	b538      	push	{r3, r4, r5, lr}
 800432e:	4605      	mov	r5, r0
 8004330:	2900      	cmp	r1, #0
 8004332:	d040      	beq.n	80043b6 <_free_r+0x8a>
 8004334:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004338:	1f0c      	subs	r4, r1, #4
 800433a:	2b00      	cmp	r3, #0
 800433c:	bfb8      	it	lt
 800433e:	18e4      	addlt	r4, r4, r3
 8004340:	f000 fc76 	bl	8004c30 <__malloc_lock>
 8004344:	4a1c      	ldr	r2, [pc, #112]	; (80043b8 <_free_r+0x8c>)
 8004346:	6813      	ldr	r3, [r2, #0]
 8004348:	b933      	cbnz	r3, 8004358 <_free_r+0x2c>
 800434a:	6063      	str	r3, [r4, #4]
 800434c:	6014      	str	r4, [r2, #0]
 800434e:	4628      	mov	r0, r5
 8004350:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004354:	f000 bc72 	b.w	8004c3c <__malloc_unlock>
 8004358:	42a3      	cmp	r3, r4
 800435a:	d908      	bls.n	800436e <_free_r+0x42>
 800435c:	6820      	ldr	r0, [r4, #0]
 800435e:	1821      	adds	r1, r4, r0
 8004360:	428b      	cmp	r3, r1
 8004362:	bf01      	itttt	eq
 8004364:	6819      	ldreq	r1, [r3, #0]
 8004366:	685b      	ldreq	r3, [r3, #4]
 8004368:	1809      	addeq	r1, r1, r0
 800436a:	6021      	streq	r1, [r4, #0]
 800436c:	e7ed      	b.n	800434a <_free_r+0x1e>
 800436e:	461a      	mov	r2, r3
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	b10b      	cbz	r3, 8004378 <_free_r+0x4c>
 8004374:	42a3      	cmp	r3, r4
 8004376:	d9fa      	bls.n	800436e <_free_r+0x42>
 8004378:	6811      	ldr	r1, [r2, #0]
 800437a:	1850      	adds	r0, r2, r1
 800437c:	42a0      	cmp	r0, r4
 800437e:	d10b      	bne.n	8004398 <_free_r+0x6c>
 8004380:	6820      	ldr	r0, [r4, #0]
 8004382:	4401      	add	r1, r0
 8004384:	1850      	adds	r0, r2, r1
 8004386:	4283      	cmp	r3, r0
 8004388:	6011      	str	r1, [r2, #0]
 800438a:	d1e0      	bne.n	800434e <_free_r+0x22>
 800438c:	6818      	ldr	r0, [r3, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	4401      	add	r1, r0
 8004392:	6011      	str	r1, [r2, #0]
 8004394:	6053      	str	r3, [r2, #4]
 8004396:	e7da      	b.n	800434e <_free_r+0x22>
 8004398:	d902      	bls.n	80043a0 <_free_r+0x74>
 800439a:	230c      	movs	r3, #12
 800439c:	602b      	str	r3, [r5, #0]
 800439e:	e7d6      	b.n	800434e <_free_r+0x22>
 80043a0:	6820      	ldr	r0, [r4, #0]
 80043a2:	1821      	adds	r1, r4, r0
 80043a4:	428b      	cmp	r3, r1
 80043a6:	bf01      	itttt	eq
 80043a8:	6819      	ldreq	r1, [r3, #0]
 80043aa:	685b      	ldreq	r3, [r3, #4]
 80043ac:	1809      	addeq	r1, r1, r0
 80043ae:	6021      	streq	r1, [r4, #0]
 80043b0:	6063      	str	r3, [r4, #4]
 80043b2:	6054      	str	r4, [r2, #4]
 80043b4:	e7cb      	b.n	800434e <_free_r+0x22>
 80043b6:	bd38      	pop	{r3, r4, r5, pc}
 80043b8:	200001b0 	.word	0x200001b0

080043bc <sbrk_aligned>:
 80043bc:	b570      	push	{r4, r5, r6, lr}
 80043be:	4e0e      	ldr	r6, [pc, #56]	; (80043f8 <sbrk_aligned+0x3c>)
 80043c0:	460c      	mov	r4, r1
 80043c2:	6831      	ldr	r1, [r6, #0]
 80043c4:	4605      	mov	r5, r0
 80043c6:	b911      	cbnz	r1, 80043ce <sbrk_aligned+0x12>
 80043c8:	f000 fb7a 	bl	8004ac0 <_sbrk_r>
 80043cc:	6030      	str	r0, [r6, #0]
 80043ce:	4621      	mov	r1, r4
 80043d0:	4628      	mov	r0, r5
 80043d2:	f000 fb75 	bl	8004ac0 <_sbrk_r>
 80043d6:	1c43      	adds	r3, r0, #1
 80043d8:	d00a      	beq.n	80043f0 <sbrk_aligned+0x34>
 80043da:	1cc4      	adds	r4, r0, #3
 80043dc:	f024 0403 	bic.w	r4, r4, #3
 80043e0:	42a0      	cmp	r0, r4
 80043e2:	d007      	beq.n	80043f4 <sbrk_aligned+0x38>
 80043e4:	1a21      	subs	r1, r4, r0
 80043e6:	4628      	mov	r0, r5
 80043e8:	f000 fb6a 	bl	8004ac0 <_sbrk_r>
 80043ec:	3001      	adds	r0, #1
 80043ee:	d101      	bne.n	80043f4 <sbrk_aligned+0x38>
 80043f0:	f04f 34ff 	mov.w	r4, #4294967295
 80043f4:	4620      	mov	r0, r4
 80043f6:	bd70      	pop	{r4, r5, r6, pc}
 80043f8:	200001b4 	.word	0x200001b4

080043fc <_malloc_r>:
 80043fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004400:	1ccd      	adds	r5, r1, #3
 8004402:	f025 0503 	bic.w	r5, r5, #3
 8004406:	3508      	adds	r5, #8
 8004408:	2d0c      	cmp	r5, #12
 800440a:	bf38      	it	cc
 800440c:	250c      	movcc	r5, #12
 800440e:	2d00      	cmp	r5, #0
 8004410:	4607      	mov	r7, r0
 8004412:	db01      	blt.n	8004418 <_malloc_r+0x1c>
 8004414:	42a9      	cmp	r1, r5
 8004416:	d905      	bls.n	8004424 <_malloc_r+0x28>
 8004418:	230c      	movs	r3, #12
 800441a:	2600      	movs	r6, #0
 800441c:	603b      	str	r3, [r7, #0]
 800441e:	4630      	mov	r0, r6
 8004420:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004424:	4e2e      	ldr	r6, [pc, #184]	; (80044e0 <_malloc_r+0xe4>)
 8004426:	f000 fc03 	bl	8004c30 <__malloc_lock>
 800442a:	6833      	ldr	r3, [r6, #0]
 800442c:	461c      	mov	r4, r3
 800442e:	bb34      	cbnz	r4, 800447e <_malloc_r+0x82>
 8004430:	4629      	mov	r1, r5
 8004432:	4638      	mov	r0, r7
 8004434:	f7ff ffc2 	bl	80043bc <sbrk_aligned>
 8004438:	1c43      	adds	r3, r0, #1
 800443a:	4604      	mov	r4, r0
 800443c:	d14d      	bne.n	80044da <_malloc_r+0xde>
 800443e:	6834      	ldr	r4, [r6, #0]
 8004440:	4626      	mov	r6, r4
 8004442:	2e00      	cmp	r6, #0
 8004444:	d140      	bne.n	80044c8 <_malloc_r+0xcc>
 8004446:	6823      	ldr	r3, [r4, #0]
 8004448:	4631      	mov	r1, r6
 800444a:	4638      	mov	r0, r7
 800444c:	eb04 0803 	add.w	r8, r4, r3
 8004450:	f000 fb36 	bl	8004ac0 <_sbrk_r>
 8004454:	4580      	cmp	r8, r0
 8004456:	d13a      	bne.n	80044ce <_malloc_r+0xd2>
 8004458:	6821      	ldr	r1, [r4, #0]
 800445a:	3503      	adds	r5, #3
 800445c:	1a6d      	subs	r5, r5, r1
 800445e:	f025 0503 	bic.w	r5, r5, #3
 8004462:	3508      	adds	r5, #8
 8004464:	2d0c      	cmp	r5, #12
 8004466:	bf38      	it	cc
 8004468:	250c      	movcc	r5, #12
 800446a:	4638      	mov	r0, r7
 800446c:	4629      	mov	r1, r5
 800446e:	f7ff ffa5 	bl	80043bc <sbrk_aligned>
 8004472:	3001      	adds	r0, #1
 8004474:	d02b      	beq.n	80044ce <_malloc_r+0xd2>
 8004476:	6823      	ldr	r3, [r4, #0]
 8004478:	442b      	add	r3, r5
 800447a:	6023      	str	r3, [r4, #0]
 800447c:	e00e      	b.n	800449c <_malloc_r+0xa0>
 800447e:	6822      	ldr	r2, [r4, #0]
 8004480:	1b52      	subs	r2, r2, r5
 8004482:	d41e      	bmi.n	80044c2 <_malloc_r+0xc6>
 8004484:	2a0b      	cmp	r2, #11
 8004486:	d916      	bls.n	80044b6 <_malloc_r+0xba>
 8004488:	1961      	adds	r1, r4, r5
 800448a:	42a3      	cmp	r3, r4
 800448c:	6025      	str	r5, [r4, #0]
 800448e:	bf18      	it	ne
 8004490:	6059      	strne	r1, [r3, #4]
 8004492:	6863      	ldr	r3, [r4, #4]
 8004494:	bf08      	it	eq
 8004496:	6031      	streq	r1, [r6, #0]
 8004498:	5162      	str	r2, [r4, r5]
 800449a:	604b      	str	r3, [r1, #4]
 800449c:	4638      	mov	r0, r7
 800449e:	f104 060b 	add.w	r6, r4, #11
 80044a2:	f000 fbcb 	bl	8004c3c <__malloc_unlock>
 80044a6:	f026 0607 	bic.w	r6, r6, #7
 80044aa:	1d23      	adds	r3, r4, #4
 80044ac:	1af2      	subs	r2, r6, r3
 80044ae:	d0b6      	beq.n	800441e <_malloc_r+0x22>
 80044b0:	1b9b      	subs	r3, r3, r6
 80044b2:	50a3      	str	r3, [r4, r2]
 80044b4:	e7b3      	b.n	800441e <_malloc_r+0x22>
 80044b6:	6862      	ldr	r2, [r4, #4]
 80044b8:	42a3      	cmp	r3, r4
 80044ba:	bf0c      	ite	eq
 80044bc:	6032      	streq	r2, [r6, #0]
 80044be:	605a      	strne	r2, [r3, #4]
 80044c0:	e7ec      	b.n	800449c <_malloc_r+0xa0>
 80044c2:	4623      	mov	r3, r4
 80044c4:	6864      	ldr	r4, [r4, #4]
 80044c6:	e7b2      	b.n	800442e <_malloc_r+0x32>
 80044c8:	4634      	mov	r4, r6
 80044ca:	6876      	ldr	r6, [r6, #4]
 80044cc:	e7b9      	b.n	8004442 <_malloc_r+0x46>
 80044ce:	230c      	movs	r3, #12
 80044d0:	4638      	mov	r0, r7
 80044d2:	603b      	str	r3, [r7, #0]
 80044d4:	f000 fbb2 	bl	8004c3c <__malloc_unlock>
 80044d8:	e7a1      	b.n	800441e <_malloc_r+0x22>
 80044da:	6025      	str	r5, [r4, #0]
 80044dc:	e7de      	b.n	800449c <_malloc_r+0xa0>
 80044de:	bf00      	nop
 80044e0:	200001b0 	.word	0x200001b0

080044e4 <__sfputc_r>:
 80044e4:	6893      	ldr	r3, [r2, #8]
 80044e6:	b410      	push	{r4}
 80044e8:	3b01      	subs	r3, #1
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	6093      	str	r3, [r2, #8]
 80044ee:	da07      	bge.n	8004500 <__sfputc_r+0x1c>
 80044f0:	6994      	ldr	r4, [r2, #24]
 80044f2:	42a3      	cmp	r3, r4
 80044f4:	db01      	blt.n	80044fa <__sfputc_r+0x16>
 80044f6:	290a      	cmp	r1, #10
 80044f8:	d102      	bne.n	8004500 <__sfputc_r+0x1c>
 80044fa:	bc10      	pop	{r4}
 80044fc:	f7ff bc3a 	b.w	8003d74 <__swbuf_r>
 8004500:	6813      	ldr	r3, [r2, #0]
 8004502:	1c58      	adds	r0, r3, #1
 8004504:	6010      	str	r0, [r2, #0]
 8004506:	7019      	strb	r1, [r3, #0]
 8004508:	4608      	mov	r0, r1
 800450a:	bc10      	pop	{r4}
 800450c:	4770      	bx	lr

0800450e <__sfputs_r>:
 800450e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004510:	4606      	mov	r6, r0
 8004512:	460f      	mov	r7, r1
 8004514:	4614      	mov	r4, r2
 8004516:	18d5      	adds	r5, r2, r3
 8004518:	42ac      	cmp	r4, r5
 800451a:	d101      	bne.n	8004520 <__sfputs_r+0x12>
 800451c:	2000      	movs	r0, #0
 800451e:	e007      	b.n	8004530 <__sfputs_r+0x22>
 8004520:	463a      	mov	r2, r7
 8004522:	4630      	mov	r0, r6
 8004524:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004528:	f7ff ffdc 	bl	80044e4 <__sfputc_r>
 800452c:	1c43      	adds	r3, r0, #1
 800452e:	d1f3      	bne.n	8004518 <__sfputs_r+0xa>
 8004530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004534 <_vfiprintf_r>:
 8004534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004538:	460d      	mov	r5, r1
 800453a:	4614      	mov	r4, r2
 800453c:	4698      	mov	r8, r3
 800453e:	4606      	mov	r6, r0
 8004540:	b09d      	sub	sp, #116	; 0x74
 8004542:	b118      	cbz	r0, 800454c <_vfiprintf_r+0x18>
 8004544:	6983      	ldr	r3, [r0, #24]
 8004546:	b90b      	cbnz	r3, 800454c <_vfiprintf_r+0x18>
 8004548:	f7ff fdea 	bl	8004120 <__sinit>
 800454c:	4b89      	ldr	r3, [pc, #548]	; (8004774 <_vfiprintf_r+0x240>)
 800454e:	429d      	cmp	r5, r3
 8004550:	d11b      	bne.n	800458a <_vfiprintf_r+0x56>
 8004552:	6875      	ldr	r5, [r6, #4]
 8004554:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004556:	07d9      	lsls	r1, r3, #31
 8004558:	d405      	bmi.n	8004566 <_vfiprintf_r+0x32>
 800455a:	89ab      	ldrh	r3, [r5, #12]
 800455c:	059a      	lsls	r2, r3, #22
 800455e:	d402      	bmi.n	8004566 <_vfiprintf_r+0x32>
 8004560:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004562:	f7ff fe7b 	bl	800425c <__retarget_lock_acquire_recursive>
 8004566:	89ab      	ldrh	r3, [r5, #12]
 8004568:	071b      	lsls	r3, r3, #28
 800456a:	d501      	bpl.n	8004570 <_vfiprintf_r+0x3c>
 800456c:	692b      	ldr	r3, [r5, #16]
 800456e:	b9eb      	cbnz	r3, 80045ac <_vfiprintf_r+0x78>
 8004570:	4629      	mov	r1, r5
 8004572:	4630      	mov	r0, r6
 8004574:	f7ff fc50 	bl	8003e18 <__swsetup_r>
 8004578:	b1c0      	cbz	r0, 80045ac <_vfiprintf_r+0x78>
 800457a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800457c:	07dc      	lsls	r4, r3, #31
 800457e:	d50e      	bpl.n	800459e <_vfiprintf_r+0x6a>
 8004580:	f04f 30ff 	mov.w	r0, #4294967295
 8004584:	b01d      	add	sp, #116	; 0x74
 8004586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800458a:	4b7b      	ldr	r3, [pc, #492]	; (8004778 <_vfiprintf_r+0x244>)
 800458c:	429d      	cmp	r5, r3
 800458e:	d101      	bne.n	8004594 <_vfiprintf_r+0x60>
 8004590:	68b5      	ldr	r5, [r6, #8]
 8004592:	e7df      	b.n	8004554 <_vfiprintf_r+0x20>
 8004594:	4b79      	ldr	r3, [pc, #484]	; (800477c <_vfiprintf_r+0x248>)
 8004596:	429d      	cmp	r5, r3
 8004598:	bf08      	it	eq
 800459a:	68f5      	ldreq	r5, [r6, #12]
 800459c:	e7da      	b.n	8004554 <_vfiprintf_r+0x20>
 800459e:	89ab      	ldrh	r3, [r5, #12]
 80045a0:	0598      	lsls	r0, r3, #22
 80045a2:	d4ed      	bmi.n	8004580 <_vfiprintf_r+0x4c>
 80045a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80045a6:	f7ff fe5a 	bl	800425e <__retarget_lock_release_recursive>
 80045aa:	e7e9      	b.n	8004580 <_vfiprintf_r+0x4c>
 80045ac:	2300      	movs	r3, #0
 80045ae:	9309      	str	r3, [sp, #36]	; 0x24
 80045b0:	2320      	movs	r3, #32
 80045b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80045b6:	2330      	movs	r3, #48	; 0x30
 80045b8:	f04f 0901 	mov.w	r9, #1
 80045bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80045c0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8004780 <_vfiprintf_r+0x24c>
 80045c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80045c8:	4623      	mov	r3, r4
 80045ca:	469a      	mov	sl, r3
 80045cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045d0:	b10a      	cbz	r2, 80045d6 <_vfiprintf_r+0xa2>
 80045d2:	2a25      	cmp	r2, #37	; 0x25
 80045d4:	d1f9      	bne.n	80045ca <_vfiprintf_r+0x96>
 80045d6:	ebba 0b04 	subs.w	fp, sl, r4
 80045da:	d00b      	beq.n	80045f4 <_vfiprintf_r+0xc0>
 80045dc:	465b      	mov	r3, fp
 80045de:	4622      	mov	r2, r4
 80045e0:	4629      	mov	r1, r5
 80045e2:	4630      	mov	r0, r6
 80045e4:	f7ff ff93 	bl	800450e <__sfputs_r>
 80045e8:	3001      	adds	r0, #1
 80045ea:	f000 80aa 	beq.w	8004742 <_vfiprintf_r+0x20e>
 80045ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80045f0:	445a      	add	r2, fp
 80045f2:	9209      	str	r2, [sp, #36]	; 0x24
 80045f4:	f89a 3000 	ldrb.w	r3, [sl]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	f000 80a2 	beq.w	8004742 <_vfiprintf_r+0x20e>
 80045fe:	2300      	movs	r3, #0
 8004600:	f04f 32ff 	mov.w	r2, #4294967295
 8004604:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004608:	f10a 0a01 	add.w	sl, sl, #1
 800460c:	9304      	str	r3, [sp, #16]
 800460e:	9307      	str	r3, [sp, #28]
 8004610:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004614:	931a      	str	r3, [sp, #104]	; 0x68
 8004616:	4654      	mov	r4, sl
 8004618:	2205      	movs	r2, #5
 800461a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800461e:	4858      	ldr	r0, [pc, #352]	; (8004780 <_vfiprintf_r+0x24c>)
 8004620:	f000 faf8 	bl	8004c14 <memchr>
 8004624:	9a04      	ldr	r2, [sp, #16]
 8004626:	b9d8      	cbnz	r0, 8004660 <_vfiprintf_r+0x12c>
 8004628:	06d1      	lsls	r1, r2, #27
 800462a:	bf44      	itt	mi
 800462c:	2320      	movmi	r3, #32
 800462e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004632:	0713      	lsls	r3, r2, #28
 8004634:	bf44      	itt	mi
 8004636:	232b      	movmi	r3, #43	; 0x2b
 8004638:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800463c:	f89a 3000 	ldrb.w	r3, [sl]
 8004640:	2b2a      	cmp	r3, #42	; 0x2a
 8004642:	d015      	beq.n	8004670 <_vfiprintf_r+0x13c>
 8004644:	4654      	mov	r4, sl
 8004646:	2000      	movs	r0, #0
 8004648:	f04f 0c0a 	mov.w	ip, #10
 800464c:	9a07      	ldr	r2, [sp, #28]
 800464e:	4621      	mov	r1, r4
 8004650:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004654:	3b30      	subs	r3, #48	; 0x30
 8004656:	2b09      	cmp	r3, #9
 8004658:	d94e      	bls.n	80046f8 <_vfiprintf_r+0x1c4>
 800465a:	b1b0      	cbz	r0, 800468a <_vfiprintf_r+0x156>
 800465c:	9207      	str	r2, [sp, #28]
 800465e:	e014      	b.n	800468a <_vfiprintf_r+0x156>
 8004660:	eba0 0308 	sub.w	r3, r0, r8
 8004664:	fa09 f303 	lsl.w	r3, r9, r3
 8004668:	4313      	orrs	r3, r2
 800466a:	46a2      	mov	sl, r4
 800466c:	9304      	str	r3, [sp, #16]
 800466e:	e7d2      	b.n	8004616 <_vfiprintf_r+0xe2>
 8004670:	9b03      	ldr	r3, [sp, #12]
 8004672:	1d19      	adds	r1, r3, #4
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	9103      	str	r1, [sp, #12]
 8004678:	2b00      	cmp	r3, #0
 800467a:	bfbb      	ittet	lt
 800467c:	425b      	neglt	r3, r3
 800467e:	f042 0202 	orrlt.w	r2, r2, #2
 8004682:	9307      	strge	r3, [sp, #28]
 8004684:	9307      	strlt	r3, [sp, #28]
 8004686:	bfb8      	it	lt
 8004688:	9204      	strlt	r2, [sp, #16]
 800468a:	7823      	ldrb	r3, [r4, #0]
 800468c:	2b2e      	cmp	r3, #46	; 0x2e
 800468e:	d10c      	bne.n	80046aa <_vfiprintf_r+0x176>
 8004690:	7863      	ldrb	r3, [r4, #1]
 8004692:	2b2a      	cmp	r3, #42	; 0x2a
 8004694:	d135      	bne.n	8004702 <_vfiprintf_r+0x1ce>
 8004696:	9b03      	ldr	r3, [sp, #12]
 8004698:	3402      	adds	r4, #2
 800469a:	1d1a      	adds	r2, r3, #4
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	9203      	str	r2, [sp, #12]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	bfb8      	it	lt
 80046a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80046a8:	9305      	str	r3, [sp, #20]
 80046aa:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8004784 <_vfiprintf_r+0x250>
 80046ae:	2203      	movs	r2, #3
 80046b0:	4650      	mov	r0, sl
 80046b2:	7821      	ldrb	r1, [r4, #0]
 80046b4:	f000 faae 	bl	8004c14 <memchr>
 80046b8:	b140      	cbz	r0, 80046cc <_vfiprintf_r+0x198>
 80046ba:	2340      	movs	r3, #64	; 0x40
 80046bc:	eba0 000a 	sub.w	r0, r0, sl
 80046c0:	fa03 f000 	lsl.w	r0, r3, r0
 80046c4:	9b04      	ldr	r3, [sp, #16]
 80046c6:	3401      	adds	r4, #1
 80046c8:	4303      	orrs	r3, r0
 80046ca:	9304      	str	r3, [sp, #16]
 80046cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046d0:	2206      	movs	r2, #6
 80046d2:	482d      	ldr	r0, [pc, #180]	; (8004788 <_vfiprintf_r+0x254>)
 80046d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80046d8:	f000 fa9c 	bl	8004c14 <memchr>
 80046dc:	2800      	cmp	r0, #0
 80046de:	d03f      	beq.n	8004760 <_vfiprintf_r+0x22c>
 80046e0:	4b2a      	ldr	r3, [pc, #168]	; (800478c <_vfiprintf_r+0x258>)
 80046e2:	bb1b      	cbnz	r3, 800472c <_vfiprintf_r+0x1f8>
 80046e4:	9b03      	ldr	r3, [sp, #12]
 80046e6:	3307      	adds	r3, #7
 80046e8:	f023 0307 	bic.w	r3, r3, #7
 80046ec:	3308      	adds	r3, #8
 80046ee:	9303      	str	r3, [sp, #12]
 80046f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046f2:	443b      	add	r3, r7
 80046f4:	9309      	str	r3, [sp, #36]	; 0x24
 80046f6:	e767      	b.n	80045c8 <_vfiprintf_r+0x94>
 80046f8:	460c      	mov	r4, r1
 80046fa:	2001      	movs	r0, #1
 80046fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8004700:	e7a5      	b.n	800464e <_vfiprintf_r+0x11a>
 8004702:	2300      	movs	r3, #0
 8004704:	f04f 0c0a 	mov.w	ip, #10
 8004708:	4619      	mov	r1, r3
 800470a:	3401      	adds	r4, #1
 800470c:	9305      	str	r3, [sp, #20]
 800470e:	4620      	mov	r0, r4
 8004710:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004714:	3a30      	subs	r2, #48	; 0x30
 8004716:	2a09      	cmp	r2, #9
 8004718:	d903      	bls.n	8004722 <_vfiprintf_r+0x1ee>
 800471a:	2b00      	cmp	r3, #0
 800471c:	d0c5      	beq.n	80046aa <_vfiprintf_r+0x176>
 800471e:	9105      	str	r1, [sp, #20]
 8004720:	e7c3      	b.n	80046aa <_vfiprintf_r+0x176>
 8004722:	4604      	mov	r4, r0
 8004724:	2301      	movs	r3, #1
 8004726:	fb0c 2101 	mla	r1, ip, r1, r2
 800472a:	e7f0      	b.n	800470e <_vfiprintf_r+0x1da>
 800472c:	ab03      	add	r3, sp, #12
 800472e:	9300      	str	r3, [sp, #0]
 8004730:	462a      	mov	r2, r5
 8004732:	4630      	mov	r0, r6
 8004734:	4b16      	ldr	r3, [pc, #88]	; (8004790 <_vfiprintf_r+0x25c>)
 8004736:	a904      	add	r1, sp, #16
 8004738:	f3af 8000 	nop.w
 800473c:	4607      	mov	r7, r0
 800473e:	1c78      	adds	r0, r7, #1
 8004740:	d1d6      	bne.n	80046f0 <_vfiprintf_r+0x1bc>
 8004742:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004744:	07d9      	lsls	r1, r3, #31
 8004746:	d405      	bmi.n	8004754 <_vfiprintf_r+0x220>
 8004748:	89ab      	ldrh	r3, [r5, #12]
 800474a:	059a      	lsls	r2, r3, #22
 800474c:	d402      	bmi.n	8004754 <_vfiprintf_r+0x220>
 800474e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004750:	f7ff fd85 	bl	800425e <__retarget_lock_release_recursive>
 8004754:	89ab      	ldrh	r3, [r5, #12]
 8004756:	065b      	lsls	r3, r3, #25
 8004758:	f53f af12 	bmi.w	8004580 <_vfiprintf_r+0x4c>
 800475c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800475e:	e711      	b.n	8004584 <_vfiprintf_r+0x50>
 8004760:	ab03      	add	r3, sp, #12
 8004762:	9300      	str	r3, [sp, #0]
 8004764:	462a      	mov	r2, r5
 8004766:	4630      	mov	r0, r6
 8004768:	4b09      	ldr	r3, [pc, #36]	; (8004790 <_vfiprintf_r+0x25c>)
 800476a:	a904      	add	r1, sp, #16
 800476c:	f000 f882 	bl	8004874 <_printf_i>
 8004770:	e7e4      	b.n	800473c <_vfiprintf_r+0x208>
 8004772:	bf00      	nop
 8004774:	08004d44 	.word	0x08004d44
 8004778:	08004d64 	.word	0x08004d64
 800477c:	08004d24 	.word	0x08004d24
 8004780:	08004d84 	.word	0x08004d84
 8004784:	08004d8a 	.word	0x08004d8a
 8004788:	08004d8e 	.word	0x08004d8e
 800478c:	00000000 	.word	0x00000000
 8004790:	0800450f 	.word	0x0800450f

08004794 <_printf_common>:
 8004794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004798:	4616      	mov	r6, r2
 800479a:	4699      	mov	r9, r3
 800479c:	688a      	ldr	r2, [r1, #8]
 800479e:	690b      	ldr	r3, [r1, #16]
 80047a0:	4607      	mov	r7, r0
 80047a2:	4293      	cmp	r3, r2
 80047a4:	bfb8      	it	lt
 80047a6:	4613      	movlt	r3, r2
 80047a8:	6033      	str	r3, [r6, #0]
 80047aa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80047ae:	460c      	mov	r4, r1
 80047b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80047b4:	b10a      	cbz	r2, 80047ba <_printf_common+0x26>
 80047b6:	3301      	adds	r3, #1
 80047b8:	6033      	str	r3, [r6, #0]
 80047ba:	6823      	ldr	r3, [r4, #0]
 80047bc:	0699      	lsls	r1, r3, #26
 80047be:	bf42      	ittt	mi
 80047c0:	6833      	ldrmi	r3, [r6, #0]
 80047c2:	3302      	addmi	r3, #2
 80047c4:	6033      	strmi	r3, [r6, #0]
 80047c6:	6825      	ldr	r5, [r4, #0]
 80047c8:	f015 0506 	ands.w	r5, r5, #6
 80047cc:	d106      	bne.n	80047dc <_printf_common+0x48>
 80047ce:	f104 0a19 	add.w	sl, r4, #25
 80047d2:	68e3      	ldr	r3, [r4, #12]
 80047d4:	6832      	ldr	r2, [r6, #0]
 80047d6:	1a9b      	subs	r3, r3, r2
 80047d8:	42ab      	cmp	r3, r5
 80047da:	dc28      	bgt.n	800482e <_printf_common+0x9a>
 80047dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80047e0:	1e13      	subs	r3, r2, #0
 80047e2:	6822      	ldr	r2, [r4, #0]
 80047e4:	bf18      	it	ne
 80047e6:	2301      	movne	r3, #1
 80047e8:	0692      	lsls	r2, r2, #26
 80047ea:	d42d      	bmi.n	8004848 <_printf_common+0xb4>
 80047ec:	4649      	mov	r1, r9
 80047ee:	4638      	mov	r0, r7
 80047f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80047f4:	47c0      	blx	r8
 80047f6:	3001      	adds	r0, #1
 80047f8:	d020      	beq.n	800483c <_printf_common+0xa8>
 80047fa:	6823      	ldr	r3, [r4, #0]
 80047fc:	68e5      	ldr	r5, [r4, #12]
 80047fe:	f003 0306 	and.w	r3, r3, #6
 8004802:	2b04      	cmp	r3, #4
 8004804:	bf18      	it	ne
 8004806:	2500      	movne	r5, #0
 8004808:	6832      	ldr	r2, [r6, #0]
 800480a:	f04f 0600 	mov.w	r6, #0
 800480e:	68a3      	ldr	r3, [r4, #8]
 8004810:	bf08      	it	eq
 8004812:	1aad      	subeq	r5, r5, r2
 8004814:	6922      	ldr	r2, [r4, #16]
 8004816:	bf08      	it	eq
 8004818:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800481c:	4293      	cmp	r3, r2
 800481e:	bfc4      	itt	gt
 8004820:	1a9b      	subgt	r3, r3, r2
 8004822:	18ed      	addgt	r5, r5, r3
 8004824:	341a      	adds	r4, #26
 8004826:	42b5      	cmp	r5, r6
 8004828:	d11a      	bne.n	8004860 <_printf_common+0xcc>
 800482a:	2000      	movs	r0, #0
 800482c:	e008      	b.n	8004840 <_printf_common+0xac>
 800482e:	2301      	movs	r3, #1
 8004830:	4652      	mov	r2, sl
 8004832:	4649      	mov	r1, r9
 8004834:	4638      	mov	r0, r7
 8004836:	47c0      	blx	r8
 8004838:	3001      	adds	r0, #1
 800483a:	d103      	bne.n	8004844 <_printf_common+0xb0>
 800483c:	f04f 30ff 	mov.w	r0, #4294967295
 8004840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004844:	3501      	adds	r5, #1
 8004846:	e7c4      	b.n	80047d2 <_printf_common+0x3e>
 8004848:	2030      	movs	r0, #48	; 0x30
 800484a:	18e1      	adds	r1, r4, r3
 800484c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004850:	1c5a      	adds	r2, r3, #1
 8004852:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004856:	4422      	add	r2, r4
 8004858:	3302      	adds	r3, #2
 800485a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800485e:	e7c5      	b.n	80047ec <_printf_common+0x58>
 8004860:	2301      	movs	r3, #1
 8004862:	4622      	mov	r2, r4
 8004864:	4649      	mov	r1, r9
 8004866:	4638      	mov	r0, r7
 8004868:	47c0      	blx	r8
 800486a:	3001      	adds	r0, #1
 800486c:	d0e6      	beq.n	800483c <_printf_common+0xa8>
 800486e:	3601      	adds	r6, #1
 8004870:	e7d9      	b.n	8004826 <_printf_common+0x92>
	...

08004874 <_printf_i>:
 8004874:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004878:	7e0f      	ldrb	r7, [r1, #24]
 800487a:	4691      	mov	r9, r2
 800487c:	2f78      	cmp	r7, #120	; 0x78
 800487e:	4680      	mov	r8, r0
 8004880:	460c      	mov	r4, r1
 8004882:	469a      	mov	sl, r3
 8004884:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004886:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800488a:	d807      	bhi.n	800489c <_printf_i+0x28>
 800488c:	2f62      	cmp	r7, #98	; 0x62
 800488e:	d80a      	bhi.n	80048a6 <_printf_i+0x32>
 8004890:	2f00      	cmp	r7, #0
 8004892:	f000 80d9 	beq.w	8004a48 <_printf_i+0x1d4>
 8004896:	2f58      	cmp	r7, #88	; 0x58
 8004898:	f000 80a4 	beq.w	80049e4 <_printf_i+0x170>
 800489c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80048a4:	e03a      	b.n	800491c <_printf_i+0xa8>
 80048a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80048aa:	2b15      	cmp	r3, #21
 80048ac:	d8f6      	bhi.n	800489c <_printf_i+0x28>
 80048ae:	a101      	add	r1, pc, #4	; (adr r1, 80048b4 <_printf_i+0x40>)
 80048b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048b4:	0800490d 	.word	0x0800490d
 80048b8:	08004921 	.word	0x08004921
 80048bc:	0800489d 	.word	0x0800489d
 80048c0:	0800489d 	.word	0x0800489d
 80048c4:	0800489d 	.word	0x0800489d
 80048c8:	0800489d 	.word	0x0800489d
 80048cc:	08004921 	.word	0x08004921
 80048d0:	0800489d 	.word	0x0800489d
 80048d4:	0800489d 	.word	0x0800489d
 80048d8:	0800489d 	.word	0x0800489d
 80048dc:	0800489d 	.word	0x0800489d
 80048e0:	08004a2f 	.word	0x08004a2f
 80048e4:	08004951 	.word	0x08004951
 80048e8:	08004a11 	.word	0x08004a11
 80048ec:	0800489d 	.word	0x0800489d
 80048f0:	0800489d 	.word	0x0800489d
 80048f4:	08004a51 	.word	0x08004a51
 80048f8:	0800489d 	.word	0x0800489d
 80048fc:	08004951 	.word	0x08004951
 8004900:	0800489d 	.word	0x0800489d
 8004904:	0800489d 	.word	0x0800489d
 8004908:	08004a19 	.word	0x08004a19
 800490c:	682b      	ldr	r3, [r5, #0]
 800490e:	1d1a      	adds	r2, r3, #4
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	602a      	str	r2, [r5, #0]
 8004914:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004918:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800491c:	2301      	movs	r3, #1
 800491e:	e0a4      	b.n	8004a6a <_printf_i+0x1f6>
 8004920:	6820      	ldr	r0, [r4, #0]
 8004922:	6829      	ldr	r1, [r5, #0]
 8004924:	0606      	lsls	r6, r0, #24
 8004926:	f101 0304 	add.w	r3, r1, #4
 800492a:	d50a      	bpl.n	8004942 <_printf_i+0xce>
 800492c:	680e      	ldr	r6, [r1, #0]
 800492e:	602b      	str	r3, [r5, #0]
 8004930:	2e00      	cmp	r6, #0
 8004932:	da03      	bge.n	800493c <_printf_i+0xc8>
 8004934:	232d      	movs	r3, #45	; 0x2d
 8004936:	4276      	negs	r6, r6
 8004938:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800493c:	230a      	movs	r3, #10
 800493e:	485e      	ldr	r0, [pc, #376]	; (8004ab8 <_printf_i+0x244>)
 8004940:	e019      	b.n	8004976 <_printf_i+0x102>
 8004942:	680e      	ldr	r6, [r1, #0]
 8004944:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004948:	602b      	str	r3, [r5, #0]
 800494a:	bf18      	it	ne
 800494c:	b236      	sxthne	r6, r6
 800494e:	e7ef      	b.n	8004930 <_printf_i+0xbc>
 8004950:	682b      	ldr	r3, [r5, #0]
 8004952:	6820      	ldr	r0, [r4, #0]
 8004954:	1d19      	adds	r1, r3, #4
 8004956:	6029      	str	r1, [r5, #0]
 8004958:	0601      	lsls	r1, r0, #24
 800495a:	d501      	bpl.n	8004960 <_printf_i+0xec>
 800495c:	681e      	ldr	r6, [r3, #0]
 800495e:	e002      	b.n	8004966 <_printf_i+0xf2>
 8004960:	0646      	lsls	r6, r0, #25
 8004962:	d5fb      	bpl.n	800495c <_printf_i+0xe8>
 8004964:	881e      	ldrh	r6, [r3, #0]
 8004966:	2f6f      	cmp	r7, #111	; 0x6f
 8004968:	bf0c      	ite	eq
 800496a:	2308      	moveq	r3, #8
 800496c:	230a      	movne	r3, #10
 800496e:	4852      	ldr	r0, [pc, #328]	; (8004ab8 <_printf_i+0x244>)
 8004970:	2100      	movs	r1, #0
 8004972:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004976:	6865      	ldr	r5, [r4, #4]
 8004978:	2d00      	cmp	r5, #0
 800497a:	bfa8      	it	ge
 800497c:	6821      	ldrge	r1, [r4, #0]
 800497e:	60a5      	str	r5, [r4, #8]
 8004980:	bfa4      	itt	ge
 8004982:	f021 0104 	bicge.w	r1, r1, #4
 8004986:	6021      	strge	r1, [r4, #0]
 8004988:	b90e      	cbnz	r6, 800498e <_printf_i+0x11a>
 800498a:	2d00      	cmp	r5, #0
 800498c:	d04d      	beq.n	8004a2a <_printf_i+0x1b6>
 800498e:	4615      	mov	r5, r2
 8004990:	fbb6 f1f3 	udiv	r1, r6, r3
 8004994:	fb03 6711 	mls	r7, r3, r1, r6
 8004998:	5dc7      	ldrb	r7, [r0, r7]
 800499a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800499e:	4637      	mov	r7, r6
 80049a0:	42bb      	cmp	r3, r7
 80049a2:	460e      	mov	r6, r1
 80049a4:	d9f4      	bls.n	8004990 <_printf_i+0x11c>
 80049a6:	2b08      	cmp	r3, #8
 80049a8:	d10b      	bne.n	80049c2 <_printf_i+0x14e>
 80049aa:	6823      	ldr	r3, [r4, #0]
 80049ac:	07de      	lsls	r6, r3, #31
 80049ae:	d508      	bpl.n	80049c2 <_printf_i+0x14e>
 80049b0:	6923      	ldr	r3, [r4, #16]
 80049b2:	6861      	ldr	r1, [r4, #4]
 80049b4:	4299      	cmp	r1, r3
 80049b6:	bfde      	ittt	le
 80049b8:	2330      	movle	r3, #48	; 0x30
 80049ba:	f805 3c01 	strble.w	r3, [r5, #-1]
 80049be:	f105 35ff 	addle.w	r5, r5, #4294967295
 80049c2:	1b52      	subs	r2, r2, r5
 80049c4:	6122      	str	r2, [r4, #16]
 80049c6:	464b      	mov	r3, r9
 80049c8:	4621      	mov	r1, r4
 80049ca:	4640      	mov	r0, r8
 80049cc:	f8cd a000 	str.w	sl, [sp]
 80049d0:	aa03      	add	r2, sp, #12
 80049d2:	f7ff fedf 	bl	8004794 <_printf_common>
 80049d6:	3001      	adds	r0, #1
 80049d8:	d14c      	bne.n	8004a74 <_printf_i+0x200>
 80049da:	f04f 30ff 	mov.w	r0, #4294967295
 80049de:	b004      	add	sp, #16
 80049e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049e4:	4834      	ldr	r0, [pc, #208]	; (8004ab8 <_printf_i+0x244>)
 80049e6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80049ea:	6829      	ldr	r1, [r5, #0]
 80049ec:	6823      	ldr	r3, [r4, #0]
 80049ee:	f851 6b04 	ldr.w	r6, [r1], #4
 80049f2:	6029      	str	r1, [r5, #0]
 80049f4:	061d      	lsls	r5, r3, #24
 80049f6:	d514      	bpl.n	8004a22 <_printf_i+0x1ae>
 80049f8:	07df      	lsls	r7, r3, #31
 80049fa:	bf44      	itt	mi
 80049fc:	f043 0320 	orrmi.w	r3, r3, #32
 8004a00:	6023      	strmi	r3, [r4, #0]
 8004a02:	b91e      	cbnz	r6, 8004a0c <_printf_i+0x198>
 8004a04:	6823      	ldr	r3, [r4, #0]
 8004a06:	f023 0320 	bic.w	r3, r3, #32
 8004a0a:	6023      	str	r3, [r4, #0]
 8004a0c:	2310      	movs	r3, #16
 8004a0e:	e7af      	b.n	8004970 <_printf_i+0xfc>
 8004a10:	6823      	ldr	r3, [r4, #0]
 8004a12:	f043 0320 	orr.w	r3, r3, #32
 8004a16:	6023      	str	r3, [r4, #0]
 8004a18:	2378      	movs	r3, #120	; 0x78
 8004a1a:	4828      	ldr	r0, [pc, #160]	; (8004abc <_printf_i+0x248>)
 8004a1c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a20:	e7e3      	b.n	80049ea <_printf_i+0x176>
 8004a22:	0659      	lsls	r1, r3, #25
 8004a24:	bf48      	it	mi
 8004a26:	b2b6      	uxthmi	r6, r6
 8004a28:	e7e6      	b.n	80049f8 <_printf_i+0x184>
 8004a2a:	4615      	mov	r5, r2
 8004a2c:	e7bb      	b.n	80049a6 <_printf_i+0x132>
 8004a2e:	682b      	ldr	r3, [r5, #0]
 8004a30:	6826      	ldr	r6, [r4, #0]
 8004a32:	1d18      	adds	r0, r3, #4
 8004a34:	6961      	ldr	r1, [r4, #20]
 8004a36:	6028      	str	r0, [r5, #0]
 8004a38:	0635      	lsls	r5, r6, #24
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	d501      	bpl.n	8004a42 <_printf_i+0x1ce>
 8004a3e:	6019      	str	r1, [r3, #0]
 8004a40:	e002      	b.n	8004a48 <_printf_i+0x1d4>
 8004a42:	0670      	lsls	r0, r6, #25
 8004a44:	d5fb      	bpl.n	8004a3e <_printf_i+0x1ca>
 8004a46:	8019      	strh	r1, [r3, #0]
 8004a48:	2300      	movs	r3, #0
 8004a4a:	4615      	mov	r5, r2
 8004a4c:	6123      	str	r3, [r4, #16]
 8004a4e:	e7ba      	b.n	80049c6 <_printf_i+0x152>
 8004a50:	682b      	ldr	r3, [r5, #0]
 8004a52:	2100      	movs	r1, #0
 8004a54:	1d1a      	adds	r2, r3, #4
 8004a56:	602a      	str	r2, [r5, #0]
 8004a58:	681d      	ldr	r5, [r3, #0]
 8004a5a:	6862      	ldr	r2, [r4, #4]
 8004a5c:	4628      	mov	r0, r5
 8004a5e:	f000 f8d9 	bl	8004c14 <memchr>
 8004a62:	b108      	cbz	r0, 8004a68 <_printf_i+0x1f4>
 8004a64:	1b40      	subs	r0, r0, r5
 8004a66:	6060      	str	r0, [r4, #4]
 8004a68:	6863      	ldr	r3, [r4, #4]
 8004a6a:	6123      	str	r3, [r4, #16]
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a72:	e7a8      	b.n	80049c6 <_printf_i+0x152>
 8004a74:	462a      	mov	r2, r5
 8004a76:	4649      	mov	r1, r9
 8004a78:	4640      	mov	r0, r8
 8004a7a:	6923      	ldr	r3, [r4, #16]
 8004a7c:	47d0      	blx	sl
 8004a7e:	3001      	adds	r0, #1
 8004a80:	d0ab      	beq.n	80049da <_printf_i+0x166>
 8004a82:	6823      	ldr	r3, [r4, #0]
 8004a84:	079b      	lsls	r3, r3, #30
 8004a86:	d413      	bmi.n	8004ab0 <_printf_i+0x23c>
 8004a88:	68e0      	ldr	r0, [r4, #12]
 8004a8a:	9b03      	ldr	r3, [sp, #12]
 8004a8c:	4298      	cmp	r0, r3
 8004a8e:	bfb8      	it	lt
 8004a90:	4618      	movlt	r0, r3
 8004a92:	e7a4      	b.n	80049de <_printf_i+0x16a>
 8004a94:	2301      	movs	r3, #1
 8004a96:	4632      	mov	r2, r6
 8004a98:	4649      	mov	r1, r9
 8004a9a:	4640      	mov	r0, r8
 8004a9c:	47d0      	blx	sl
 8004a9e:	3001      	adds	r0, #1
 8004aa0:	d09b      	beq.n	80049da <_printf_i+0x166>
 8004aa2:	3501      	adds	r5, #1
 8004aa4:	68e3      	ldr	r3, [r4, #12]
 8004aa6:	9903      	ldr	r1, [sp, #12]
 8004aa8:	1a5b      	subs	r3, r3, r1
 8004aaa:	42ab      	cmp	r3, r5
 8004aac:	dcf2      	bgt.n	8004a94 <_printf_i+0x220>
 8004aae:	e7eb      	b.n	8004a88 <_printf_i+0x214>
 8004ab0:	2500      	movs	r5, #0
 8004ab2:	f104 0619 	add.w	r6, r4, #25
 8004ab6:	e7f5      	b.n	8004aa4 <_printf_i+0x230>
 8004ab8:	08004d95 	.word	0x08004d95
 8004abc:	08004da6 	.word	0x08004da6

08004ac0 <_sbrk_r>:
 8004ac0:	b538      	push	{r3, r4, r5, lr}
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	4d05      	ldr	r5, [pc, #20]	; (8004adc <_sbrk_r+0x1c>)
 8004ac6:	4604      	mov	r4, r0
 8004ac8:	4608      	mov	r0, r1
 8004aca:	602b      	str	r3, [r5, #0]
 8004acc:	f7fc f896 	bl	8000bfc <_sbrk>
 8004ad0:	1c43      	adds	r3, r0, #1
 8004ad2:	d102      	bne.n	8004ada <_sbrk_r+0x1a>
 8004ad4:	682b      	ldr	r3, [r5, #0]
 8004ad6:	b103      	cbz	r3, 8004ada <_sbrk_r+0x1a>
 8004ad8:	6023      	str	r3, [r4, #0]
 8004ada:	bd38      	pop	{r3, r4, r5, pc}
 8004adc:	200001b8 	.word	0x200001b8

08004ae0 <__sread>:
 8004ae0:	b510      	push	{r4, lr}
 8004ae2:	460c      	mov	r4, r1
 8004ae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ae8:	f000 f8ae 	bl	8004c48 <_read_r>
 8004aec:	2800      	cmp	r0, #0
 8004aee:	bfab      	itete	ge
 8004af0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004af2:	89a3      	ldrhlt	r3, [r4, #12]
 8004af4:	181b      	addge	r3, r3, r0
 8004af6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004afa:	bfac      	ite	ge
 8004afc:	6563      	strge	r3, [r4, #84]	; 0x54
 8004afe:	81a3      	strhlt	r3, [r4, #12]
 8004b00:	bd10      	pop	{r4, pc}

08004b02 <__swrite>:
 8004b02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b06:	461f      	mov	r7, r3
 8004b08:	898b      	ldrh	r3, [r1, #12]
 8004b0a:	4605      	mov	r5, r0
 8004b0c:	05db      	lsls	r3, r3, #23
 8004b0e:	460c      	mov	r4, r1
 8004b10:	4616      	mov	r6, r2
 8004b12:	d505      	bpl.n	8004b20 <__swrite+0x1e>
 8004b14:	2302      	movs	r3, #2
 8004b16:	2200      	movs	r2, #0
 8004b18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b1c:	f000 f868 	bl	8004bf0 <_lseek_r>
 8004b20:	89a3      	ldrh	r3, [r4, #12]
 8004b22:	4632      	mov	r2, r6
 8004b24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b28:	81a3      	strh	r3, [r4, #12]
 8004b2a:	4628      	mov	r0, r5
 8004b2c:	463b      	mov	r3, r7
 8004b2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b36:	f000 b817 	b.w	8004b68 <_write_r>

08004b3a <__sseek>:
 8004b3a:	b510      	push	{r4, lr}
 8004b3c:	460c      	mov	r4, r1
 8004b3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b42:	f000 f855 	bl	8004bf0 <_lseek_r>
 8004b46:	1c43      	adds	r3, r0, #1
 8004b48:	89a3      	ldrh	r3, [r4, #12]
 8004b4a:	bf15      	itete	ne
 8004b4c:	6560      	strne	r0, [r4, #84]	; 0x54
 8004b4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004b52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004b56:	81a3      	strheq	r3, [r4, #12]
 8004b58:	bf18      	it	ne
 8004b5a:	81a3      	strhne	r3, [r4, #12]
 8004b5c:	bd10      	pop	{r4, pc}

08004b5e <__sclose>:
 8004b5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b62:	f000 b813 	b.w	8004b8c <_close_r>
	...

08004b68 <_write_r>:
 8004b68:	b538      	push	{r3, r4, r5, lr}
 8004b6a:	4604      	mov	r4, r0
 8004b6c:	4608      	mov	r0, r1
 8004b6e:	4611      	mov	r1, r2
 8004b70:	2200      	movs	r2, #0
 8004b72:	4d05      	ldr	r5, [pc, #20]	; (8004b88 <_write_r+0x20>)
 8004b74:	602a      	str	r2, [r5, #0]
 8004b76:	461a      	mov	r2, r3
 8004b78:	f7fb fff3 	bl	8000b62 <_write>
 8004b7c:	1c43      	adds	r3, r0, #1
 8004b7e:	d102      	bne.n	8004b86 <_write_r+0x1e>
 8004b80:	682b      	ldr	r3, [r5, #0]
 8004b82:	b103      	cbz	r3, 8004b86 <_write_r+0x1e>
 8004b84:	6023      	str	r3, [r4, #0]
 8004b86:	bd38      	pop	{r3, r4, r5, pc}
 8004b88:	200001b8 	.word	0x200001b8

08004b8c <_close_r>:
 8004b8c:	b538      	push	{r3, r4, r5, lr}
 8004b8e:	2300      	movs	r3, #0
 8004b90:	4d05      	ldr	r5, [pc, #20]	; (8004ba8 <_close_r+0x1c>)
 8004b92:	4604      	mov	r4, r0
 8004b94:	4608      	mov	r0, r1
 8004b96:	602b      	str	r3, [r5, #0]
 8004b98:	f7fb ffff 	bl	8000b9a <_close>
 8004b9c:	1c43      	adds	r3, r0, #1
 8004b9e:	d102      	bne.n	8004ba6 <_close_r+0x1a>
 8004ba0:	682b      	ldr	r3, [r5, #0]
 8004ba2:	b103      	cbz	r3, 8004ba6 <_close_r+0x1a>
 8004ba4:	6023      	str	r3, [r4, #0]
 8004ba6:	bd38      	pop	{r3, r4, r5, pc}
 8004ba8:	200001b8 	.word	0x200001b8

08004bac <_fstat_r>:
 8004bac:	b538      	push	{r3, r4, r5, lr}
 8004bae:	2300      	movs	r3, #0
 8004bb0:	4d06      	ldr	r5, [pc, #24]	; (8004bcc <_fstat_r+0x20>)
 8004bb2:	4604      	mov	r4, r0
 8004bb4:	4608      	mov	r0, r1
 8004bb6:	4611      	mov	r1, r2
 8004bb8:	602b      	str	r3, [r5, #0]
 8004bba:	f7fb fff9 	bl	8000bb0 <_fstat>
 8004bbe:	1c43      	adds	r3, r0, #1
 8004bc0:	d102      	bne.n	8004bc8 <_fstat_r+0x1c>
 8004bc2:	682b      	ldr	r3, [r5, #0]
 8004bc4:	b103      	cbz	r3, 8004bc8 <_fstat_r+0x1c>
 8004bc6:	6023      	str	r3, [r4, #0]
 8004bc8:	bd38      	pop	{r3, r4, r5, pc}
 8004bca:	bf00      	nop
 8004bcc:	200001b8 	.word	0x200001b8

08004bd0 <_isatty_r>:
 8004bd0:	b538      	push	{r3, r4, r5, lr}
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	4d05      	ldr	r5, [pc, #20]	; (8004bec <_isatty_r+0x1c>)
 8004bd6:	4604      	mov	r4, r0
 8004bd8:	4608      	mov	r0, r1
 8004bda:	602b      	str	r3, [r5, #0]
 8004bdc:	f7fb fff7 	bl	8000bce <_isatty>
 8004be0:	1c43      	adds	r3, r0, #1
 8004be2:	d102      	bne.n	8004bea <_isatty_r+0x1a>
 8004be4:	682b      	ldr	r3, [r5, #0]
 8004be6:	b103      	cbz	r3, 8004bea <_isatty_r+0x1a>
 8004be8:	6023      	str	r3, [r4, #0]
 8004bea:	bd38      	pop	{r3, r4, r5, pc}
 8004bec:	200001b8 	.word	0x200001b8

08004bf0 <_lseek_r>:
 8004bf0:	b538      	push	{r3, r4, r5, lr}
 8004bf2:	4604      	mov	r4, r0
 8004bf4:	4608      	mov	r0, r1
 8004bf6:	4611      	mov	r1, r2
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	4d05      	ldr	r5, [pc, #20]	; (8004c10 <_lseek_r+0x20>)
 8004bfc:	602a      	str	r2, [r5, #0]
 8004bfe:	461a      	mov	r2, r3
 8004c00:	f7fb ffef 	bl	8000be2 <_lseek>
 8004c04:	1c43      	adds	r3, r0, #1
 8004c06:	d102      	bne.n	8004c0e <_lseek_r+0x1e>
 8004c08:	682b      	ldr	r3, [r5, #0]
 8004c0a:	b103      	cbz	r3, 8004c0e <_lseek_r+0x1e>
 8004c0c:	6023      	str	r3, [r4, #0]
 8004c0e:	bd38      	pop	{r3, r4, r5, pc}
 8004c10:	200001b8 	.word	0x200001b8

08004c14 <memchr>:
 8004c14:	4603      	mov	r3, r0
 8004c16:	b510      	push	{r4, lr}
 8004c18:	b2c9      	uxtb	r1, r1
 8004c1a:	4402      	add	r2, r0
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	4618      	mov	r0, r3
 8004c20:	d101      	bne.n	8004c26 <memchr+0x12>
 8004c22:	2000      	movs	r0, #0
 8004c24:	e003      	b.n	8004c2e <memchr+0x1a>
 8004c26:	7804      	ldrb	r4, [r0, #0]
 8004c28:	3301      	adds	r3, #1
 8004c2a:	428c      	cmp	r4, r1
 8004c2c:	d1f6      	bne.n	8004c1c <memchr+0x8>
 8004c2e:	bd10      	pop	{r4, pc}

08004c30 <__malloc_lock>:
 8004c30:	4801      	ldr	r0, [pc, #4]	; (8004c38 <__malloc_lock+0x8>)
 8004c32:	f7ff bb13 	b.w	800425c <__retarget_lock_acquire_recursive>
 8004c36:	bf00      	nop
 8004c38:	200001ac 	.word	0x200001ac

08004c3c <__malloc_unlock>:
 8004c3c:	4801      	ldr	r0, [pc, #4]	; (8004c44 <__malloc_unlock+0x8>)
 8004c3e:	f7ff bb0e 	b.w	800425e <__retarget_lock_release_recursive>
 8004c42:	bf00      	nop
 8004c44:	200001ac 	.word	0x200001ac

08004c48 <_read_r>:
 8004c48:	b538      	push	{r3, r4, r5, lr}
 8004c4a:	4604      	mov	r4, r0
 8004c4c:	4608      	mov	r0, r1
 8004c4e:	4611      	mov	r1, r2
 8004c50:	2200      	movs	r2, #0
 8004c52:	4d05      	ldr	r5, [pc, #20]	; (8004c68 <_read_r+0x20>)
 8004c54:	602a      	str	r2, [r5, #0]
 8004c56:	461a      	mov	r2, r3
 8004c58:	f7fb ff66 	bl	8000b28 <_read>
 8004c5c:	1c43      	adds	r3, r0, #1
 8004c5e:	d102      	bne.n	8004c66 <_read_r+0x1e>
 8004c60:	682b      	ldr	r3, [r5, #0]
 8004c62:	b103      	cbz	r3, 8004c66 <_read_r+0x1e>
 8004c64:	6023      	str	r3, [r4, #0]
 8004c66:	bd38      	pop	{r3, r4, r5, pc}
 8004c68:	200001b8 	.word	0x200001b8

08004c6c <_init>:
 8004c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c6e:	bf00      	nop
 8004c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c72:	bc08      	pop	{r3}
 8004c74:	469e      	mov	lr, r3
 8004c76:	4770      	bx	lr

08004c78 <_fini>:
 8004c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c7a:	bf00      	nop
 8004c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c7e:	bc08      	pop	{r3}
 8004c80:	469e      	mov	lr, r3
 8004c82:	4770      	bx	lr
