$date
	Tue Apr  8 13:22:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fa_tb $end
$var reg 1 ! A $end
$upscope $end
$scope module fa_tb $end
$var reg 1 " B $end
$upscope $end
$scope module fa_tb $end
$var reg 1 # CIN $end
$upscope $end
$scope module fa_tb $end
$var wire 1 $ SUM $end
$upscope $end
$scope module fa_tb $end
$var wire 1 % COUT $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1$
1#
#20
0#
1"
#30
1%
0$
1#
#40
0%
1$
0#
0"
1!
#50
1%
0$
1#
#60
0#
1"
#70
1$
1#
#80
