{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639806372138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639806372138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 18 13:46:12 2021 " "Processing started: Sat Dec 18 13:46:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639806372138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806372138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RGB_Ex -c RGB_Ex " "Command: quartus_map --read_settings_files=on --write_settings_files=off RGB_Ex -c RGB_Ex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806372138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639806372480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639806372480 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Dual_Config.qsys " "Elaborating Platform Designer system entity \"Dual_Config.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806378549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.18.13:46:20 Progress: Loading DEV/Dual_Config.qsys " "2021.12.18.13:46:20 Progress: Loading DEV/Dual_Config.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806380983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.18.13:46:21 Progress: Reading input file " "2021.12.18.13:46:21 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806381588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.18.13:46:21 Progress: Adding Dual_Config \[altera_dual_boot 20.1\] " "2021.12.18.13:46:21 Progress: Adding Dual_Config \[altera_dual_boot 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806381627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.18.13:46:22 Progress: Parameterizing module Dual_Config " "2021.12.18.13:46:22 Progress: Parameterizing module Dual_Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806382302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.18.13:46:22 Progress: Adding clk_0 \[clock_source 20.1\] " "2021.12.18.13:46:22 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806382304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.18.13:46:22 Progress: Parameterizing module clk_0 " "2021.12.18.13:46:22 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806382357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.18.13:46:22 Progress: Building connections " "2021.12.18.13:46:22 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806382357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.18.13:46:22 Progress: Parameterizing connections " "2021.12.18.13:46:22 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806382371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.18.13:46:22 Progress: Validating " "2021.12.18.13:46:22 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806382372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.18.13:46:22 Progress: Done reading input file " "2021.12.18.13:46:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806382418 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Dual_Config.Dual_Config: Dual_Config.avalon must be connected to an Avalon-MM master " "Dual_Config.Dual_Config: Dual_Config.avalon must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806382913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dual_Config: Generating Dual_Config \"Dual_Config\" for QUARTUS_SYNTH " "Dual_Config: Generating Dual_Config \"Dual_Config\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806383385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dual_Config: generating top-level entity altera_dual_boot " "Dual_Config: generating top-level entity altera_dual_boot" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806384308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dual_Config: \"Dual_Config\" instantiated altera_dual_boot \"Dual_Config\" " "Dual_Config: \"Dual_Config\" instantiated altera_dual_boot \"Dual_Config\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806384315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Dual_Config\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Dual_Config\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806384323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dual_Config: Done \"Dual_Config\" with 3 modules, 7 files " "Dual_Config: Done \"Dual_Config\" with 3 modules, 7 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806384323 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Dual_Config.qsys " "Finished elaborating Platform Designer system entity \"Dual_Config.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartus/t-core/project/rgb_ex/rtl/timeplues.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartus/t-core/project/rgb_ex/rtl/timeplues.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimePlues " "Found entity 1: TimePlues" {  } { { "../RTL/TimePlues.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/TimePlues.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639806385076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartus/t-core/project/rgb_ex/rtl/rgb_ex_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartus/t-core/project/rgb_ex/rtl/rgb_ex_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_Ex_Top " "Found entity 1: RGB_Ex_Top" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639806385078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartus/t-core/project/rgb_ex/rtl/rgb_data_tram.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartus/t-core/project/rgb_ex/rtl/rgb_data_tram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_Data_tram " "Found entity 1: RGB_Data_tram" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639806385090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385090 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Divider_Clock.v(73) " "Verilog HDL information at Divider_Clock.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639806385104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartus/t-core/project/rgb_ex/rtl/divider_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartus/t-core/project/rgb_ex/rtl/divider_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider_Clock " "Found entity 1: Divider_Clock" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639806385105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartus/t-core/project/rgb_ex/ip/pll_20mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartus/t-core/project/rgb_ex/ip/pll_20mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_20MHz " "Found entity 1: Pll_20MHz" {  } { { "../IP/Pll_20MHz.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/IP/Pll_20MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639806385106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartus/t-core/project/rgb_ex/ip/pll_40mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartus/t-core/project/rgb_ex/ip/pll_40mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_40MHz " "Found entity 1: Pll_40MHz" {  } { { "../IP/Pll_40MHz.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/IP/Pll_40MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639806385107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dual_config/dual_config.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dual_config/dual_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Config " "Found entity 1: Dual_Config" {  } { { "db/ip/dual_config/dual_config.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/dual_config.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639806385108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dual_config/submodules/altera_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dual_config/submodules/altera_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dual_boot " "Found entity 1: altera_dual_boot" {  } { { "db/ip/dual_config/submodules/altera_dual_boot.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639806385114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dual_config/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dual_config/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/dual_config/submodules/altera_reset_controller.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639806385119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dual_config/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dual_config/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/dual_config/submodules/altera_reset_synchronizer.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639806385124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dual_config/submodules/rtl/alt_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dual_config/submodules/rtl/alt_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot " "Found entity 1: alt_dual_boot" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639806385214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot_avmm " "Found entity 1: alt_dual_boot_avmm" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639806385305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cResetOrReload TimePlues.v(18) " "Verilog HDL Implicit Net warning at TimePlues.v(18): created implicit net for \"cResetOrReload\"" {  } { { "../RTL/TimePlues.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/TimePlues.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RET_Statue RGB_Data_tram.v(59) " "Verilog HDL Implicit Net warning at RGB_Data_tram.v(59): created implicit net for \"RET_Statue\"" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385306 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Divider_Clock Divider_Clock.v(34) " "Verilog HDL Parameter Declaration warning at Divider_Clock.v(34): Parameter Declaration in module \"Divider_Clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1639806385307 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Divider_Clock Divider_Clock.v(36) " "Verilog HDL Parameter Declaration warning at Divider_Clock.v(36): Parameter Declaration in module \"Divider_Clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1639806385307 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Divider_Clock Divider_Clock.v(37) " "Verilog HDL Parameter Declaration warning at Divider_Clock.v(37): Parameter Declaration in module \"Divider_Clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1639806385307 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Divider_Clock Divider_Clock.v(38) " "Verilog HDL Parameter Declaration warning at Divider_Clock.v(38): Parameter Declaration in module \"Divider_Clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1639806385307 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Divider_Clock Divider_Clock.v(39) " "Verilog HDL Parameter Declaration warning at Divider_Clock.v(39): Parameter Declaration in module \"Divider_Clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1639806385307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RGB_Ex_Top " "Elaborating entity \"RGB_Ex_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639806385428 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cPluesEvery50ns RGB_Ex_Top.v(39) " "Verilog HDL or VHDL warning at RGB_Ex_Top.v(39): object \"cPluesEvery50ns\" assigned a value but never read" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639806385472 "|RGB_Ex_Top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clkout_20MHz RGB_Ex_Top.v(171) " "Verilog HDL warning at RGB_Ex_Top.v(171): object clkout_20MHz used but never assigned" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 171 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1639806385472 "|RGB_Ex_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 RGB_Ex_Top.v(100) " "Verilog HDL assignment warning at RGB_Ex_Top.v(100): truncated value with size 32 to match size of target (7)" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639806385472 "|RGB_Ex_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 RGB_Ex_Top.v(110) " "Verilog HDL assignment warning at RGB_Ex_Top.v(110): truncated value with size 32 to match size of target (7)" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639806385472 "|RGB_Ex_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 RGB_Ex_Top.v(119) " "Verilog HDL assignment warning at RGB_Ex_Top.v(119): truncated value with size 32 to match size of target (7)" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639806385472 "|RGB_Ex_Top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clkout_20MHz 0 RGB_Ex_Top.v(171) " "Net \"clkout_20MHz\" at RGB_Ex_Top.v(171) has no driver or initial value, using a default initial value '0'" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 171 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1639806385472 "|RGB_Ex_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TMD_D\[7..1\] RGB_Ex_Top.v(6) " "Output port \"TMD_D\[7..1\]\" at RGB_Ex_Top.v(6) has no driver" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639806385472 "|RGB_Ex_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_Data_tram RGB_Data_tram:u_RGB_Data_tram " "Elaborating entity \"RGB_Data_tram\" for hierarchy \"RGB_Data_tram:u_RGB_Data_tram\"" {  } { { "../RTL/RGB_Ex_Top.v" "u_RGB_Data_tram" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385474 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TimeEN_DLY RGB_Data_tram.v(44) " "Verilog HDL or VHDL warning at RGB_Data_tram.v(44): object \"TimeEN_DLY\" assigned a value but never read" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639806385520 "|RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RGB_Data_tram.v(126) " "Verilog HDL assignment warning at RGB_Data_tram.v(126): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639806385520 "|RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RGB_Data_tram.v(130) " "Verilog HDL assignment warning at RGB_Data_tram.v(130): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639806385520 "|RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RGB_Data_tram.v(134) " "Verilog HDL assignment warning at RGB_Data_tram.v(134): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639806385520 "|RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RGB_Data_tram.v(148) " "Verilog HDL assignment warning at RGB_Data_tram.v(148): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639806385520 "|RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RGB_Data_tram.v(170) " "Verilog HDL assignment warning at RGB_Data_tram.v(170): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639806385520 "|RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimePlues RGB_Data_tram:u_RGB_Data_tram\|TimePlues:u_TimePlues " "Elaborating entity \"TimePlues\" for hierarchy \"RGB_Data_tram:u_RGB_Data_tram\|TimePlues:u_TimePlues\"" {  } { { "../RTL/RGB_Data_tram.v" "u_TimePlues" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider_Clock Divider_Clock:u_Divider_Clock " "Elaborating entity \"Divider_Clock\" for hierarchy \"Divider_Clock:u_Divider_Clock\"" {  } { { "../RTL/RGB_Ex_Top.v" "u_Divider_Clock" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Divider_Clock.v(84) " "Verilog HDL assignment warning at Divider_Clock.v(84): truncated value with size 32 to match size of target (16)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Divider_Clock.v(89) " "Verilog HDL assignment warning at Divider_Clock.v(89): truncated value with size 32 to match size of target (19)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Divider_Clock.v(94) " "Verilog HDL assignment warning at Divider_Clock.v(94): truncated value with size 32 to match size of target (25)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Divider_Clock.v(99) " "Verilog HDL assignment warning at Divider_Clock.v(99): truncated value with size 32 to match size of target (27)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Divider_Clock.v(114) " "Verilog HDL assignment warning at Divider_Clock.v(114): truncated value with size 32 to match size of target (13)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Divider_Clock.v(121) " "Verilog HDL assignment warning at Divider_Clock.v(121): truncated value with size 32 to match size of target (1)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Counter_C_2 Divider_Clock.v(103) " "Verilog HDL Always Construct warning at Divider_Clock.v(103): inferring latch(es) for variable \"Counter_C_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[0\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[0\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[1\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[1\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[2\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[2\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[3\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[3\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[4\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[4\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[5\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[5\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[6\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[6\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[7\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[7\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[8\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[8\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[9\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[9\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[10\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[10\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[11\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[11\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385560 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[12\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[12\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385561 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[13\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[13\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385561 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[14\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[14\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385561 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[15\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[15\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385561 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[16\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[16\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385561 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[17\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[17\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385561 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[18\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[18\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385561 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[19\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[19\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385561 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[20\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[20\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385561 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[21\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[21\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385561 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[22\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[22\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385561 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[23\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[23\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385561 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[24\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[24\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385561 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[25\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[25\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385561 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_40MHz Pll_40MHz:u_Pll_40MHz " "Elaborating entity \"Pll_40MHz\" for hierarchy \"Pll_40MHz:u_Pll_40MHz\"" {  } { { "../RTL/RGB_Ex_Top.v" "u_Pll_40MHz" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Pll_40MHz:u_Pll_40MHz\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Pll_40MHz:u_Pll_40MHz\|altpll:altpll_component\"" {  } { { "../IP/Pll_40MHz.v" "altpll_component" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/IP/Pll_40MHz.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll_40MHz:u_Pll_40MHz\|altpll:altpll_component " "Elaborated megafunction instantiation \"Pll_40MHz:u_Pll_40MHz\|altpll:altpll_component\"" {  } { { "../IP/Pll_40MHz.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/IP/Pll_40MHz.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll_40MHz:u_Pll_40MHz\|altpll:altpll_component " "Instantiated megafunction \"Pll_40MHz:u_Pll_40MHz\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Pll_40MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Pll_40MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385653 ""}  } { { "../IP/Pll_40MHz.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/IP/Pll_40MHz.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639806385653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_40mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_40mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_40MHz_altpll " "Found entity 1: Pll_40MHz_altpll" {  } { { "db/pll_40mhz_altpll.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/pll_40mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639806385701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806385701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_40MHz_altpll Pll_40MHz:u_Pll_40MHz\|altpll:altpll_component\|Pll_40MHz_altpll:auto_generated " "Elaborating entity \"Pll_40MHz_altpll\" for hierarchy \"Pll_40MHz:u_Pll_40MHz\|altpll:altpll_component\|Pll_40MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dual_Config Dual_Config:u_Dual_Config " "Elaborating entity \"Dual_Config\" for hierarchy \"Dual_Config:u_Dual_Config\"" {  } { { "../RTL/RGB_Ex_Top.v" "u_Dual_Config" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dual_boot Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config " "Elaborating entity \"altera_dual_boot\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\"" {  } { { "db/ip/dual_config/dual_config.v" "dual_config" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/dual_config.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot_avmm Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp " "Elaborating entity \"alt_dual_boot_avmm\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\"" {  } { { "db/ip/dual_config/submodules/altera_dual_boot.v" "alt_dual_boot_avmm_comp" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_dual_boot.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot " "Elaborating entity \"alt_dual_boot\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\"" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" "alt_dual_boot" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "read_reg" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborated megafunction instantiation \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Instantiated megafunction \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385958 ""}  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639806385958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "write_reg" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborated megafunction instantiation \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806385977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Instantiated megafunction \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806385977 ""}  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639806385977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborating entity \"lpm_counter\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "counter" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806386001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborated megafunction instantiation \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806386005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Instantiated megafunction \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806386005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806386005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639806386005 ""}  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639806386005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d7i " "Found entity 1: cntr_d7i" {  } { { "db/cntr_d7i.tdf" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/cntr_d7i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639806386048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806386048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d7i Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated " "Elaborating entity \"cntr_d7i\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806386048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Dual_Config:u_Dual_Config\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/dual_config/dual_config.v" "rst_controller" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/dual_config.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806386056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Dual_Config:u_Dual_Config\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/dual_config/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806386093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Dual_Config:u_Dual_Config\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/dual_config/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806386117 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639806386835 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 104 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1639806386851 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1639806386851 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TMD_D\[0\] GND " "Pin \"TMD_D\[0\]\" is stuck at GND" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639806386910 "|RGB_Ex_Top|TMD_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMD_D\[1\] GND " "Pin \"TMD_D\[1\]\" is stuck at GND" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639806386910 "|RGB_Ex_Top|TMD_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMD_D\[2\] GND " "Pin \"TMD_D\[2\]\" is stuck at GND" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639806386910 "|RGB_Ex_Top|TMD_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMD_D\[3\] GND " "Pin \"TMD_D\[3\]\" is stuck at GND" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639806386910 "|RGB_Ex_Top|TMD_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMD_D\[4\] GND " "Pin \"TMD_D\[4\]\" is stuck at GND" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639806386910 "|RGB_Ex_Top|TMD_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMD_D\[5\] GND " "Pin \"TMD_D\[5\]\" is stuck at GND" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639806386910 "|RGB_Ex_Top|TMD_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMD_D\[6\] GND " "Pin \"TMD_D\[6\]\" is stuck at GND" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639806386910 "|RGB_Ex_Top|TMD_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMD_D\[7\] GND " "Pin \"TMD_D\[7\]\" is stuck at GND" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639806386910 "|RGB_Ex_Top|TMD_D[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639806386910 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639806386992 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639806387424 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Logic cell \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk\"" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" "dual_boot_int_clk" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639806387441 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1639806387441 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LED0_Blink 76 " "Ignored 76 assignments for entity \"LED0_Blink\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EX_LED_RGB_D -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EX_LED_RGB_D -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[0\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[0\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[1\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[1\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[2\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[2\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[3\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[3\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_CE_n -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_CE_n -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[0\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[0\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[1\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[1\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[2\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[2\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[3\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[3\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_SCLK -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_SCLK -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TCK -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TCK -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TDI -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TDI -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TDO -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TDO -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TMS -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TMS -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[0\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[0\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[1\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[1\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[2\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[2\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[3\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[3\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[4\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[4\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[5\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[5\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[6\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[6\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[7\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[7\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LED0_Blink -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639806387456 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1639806387456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/output_files/RGB_Ex.map.smsg " "Generated suppressed messages file E:/Project/Quartus/T-core/project/RGB_Ex/DEV/output_files/RGB_Ex.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806387573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639806387943 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639806387943 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639806388017 "|RGB_Ex_Top|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639806388017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "254 " "Implemented 254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639806388017 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639806388017 ""} { "Info" "ICUT_CUT_TM_LCELLS" "236 " "Implemented 236 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639806388017 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1639806388017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639806388017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639806388035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 18 13:46:28 2021 " "Processing ended: Sat Dec 18 13:46:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639806388035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639806388035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639806388035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639806388035 ""}
