

================================================================
== Vivado HLS Report for 'dense_layer'
================================================================
* Date:           Fri Apr 14 19:33:07 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.113|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14864|  14864|  14864|  14864|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_soft_max_fu_252  |soft_max  |  352|  352|  352|  352|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |      9|      9|         1|          -|          -|    10|    no    |
        |- Loop 2              |  14500|  14500|      1450|          -|          -|    10|    no    |
        | + Loop 2.1           |   1440|   1440|         9|          -|          -|   160|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|      80|   1535|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     11|    1550|   3654|    -|
|Memory           |        2|      -|      73|      7|    0|
|Multiplexer      |        -|      -|       -|    207|    -|
|Register         |        -|      -|     444|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     12|    2147|   5403|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      5|       2|     10|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |cnn_fadd_32ns_32nbkb_U48  |cnn_fadd_32ns_32nbkb  |        0|      2|   227|   403|    0|
    |grp_soft_max_fu_252       |soft_max              |        0|      9|  1323|  3251|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|     11|  1550|  3654|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |cnn_mul_mul_14ns_ibs_U49  |cnn_mul_mul_14ns_ibs  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_weights_V_U  |dense_layer_densefYi  |        2|   0|   0|    0|  1600|   11|     1|        17600|
    |dense_biases_V_U   |dense_layer_denseg8j  |        0|   9|   2|    0|    10|    9|     1|           90|
    |dense_array_U      |dense_layer_densehbi  |        0|  64|   5|    0|    10|   32|     1|          320|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |        2|  73|   7|    0|  1620|   52|     3|        18010|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+----+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+----+----+------------+------------+
    |add_ln1116_1_fu_352_p2               |     +    |      0|   0|  11|          12|          12|
    |add_ln1116_fu_346_p2                 |     +    |      0|   0|  11|          12|          12|
    |add_ln13_fu_264_p2                   |     +    |      0|   0|  13|           4|           1|
    |add_ln949_1_fu_517_p2                |     +    |      0|   0|  37|           6|          30|
    |add_ln949_fu_792_p2                  |     +    |      0|   0|  22|           6|          15|
    |add_ln958_1_fu_834_p2                |     +    |      0|   0|  39|           6|          32|
    |add_ln958_fu_558_p2                  |     +    |      0|   0|  39|           6|          32|
    |add_ln964_1_fu_627_p2                |     +    |      0|   0|  11|           8|           8|
    |add_ln964_fu_903_p2                  |     +    |      0|   0|  11|           8|           8|
    |d_fu_291_p2                          |     +    |      0|   0|  13|           4|           1|
    |f_fu_311_p2                          |     +    |      0|   0|  15|           8|           1|
    |lsb_index_1_fu_719_p2                |     +    |      0|   0|  39|           6|          32|
    |lsb_index_fu_450_p2                  |     +    |      0|   0|  39|           6|          32|
    |m_11_fu_588_p2                       |     +    |      0|   0|  39|          32|          32|
    |m_3_fu_863_p2                        |     +    |      0|   0|  39|          32|          32|
    |sub_ln944_1_fu_710_p2                |     -    |      0|   0|  39|           4|          32|
    |sub_ln944_fu_432_p2                  |     -    |      0|   0|  39|           5|          32|
    |sub_ln947_1_fu_471_p2                |     -    |      0|   0|  15|           5|           5|
    |sub_ln947_fu_745_p2                  |     -    |      0|   0|  15|           5|           4|
    |sub_ln958_1_fu_845_p2                |     -    |      0|   0|  39|           5|          32|
    |sub_ln958_fu_569_p2                  |     -    |      0|   0|  39|           5|          32|
    |sub_ln964_1_fu_622_p2                |     -    |      0|   0|  11|           4|           8|
    |sub_ln964_fu_898_p2                  |     -    |      0|   0|  11|           3|           8|
    |tmp_V_3_fu_391_p2                    |     -    |      0|   0|  32|           1|          25|
    |tmp_V_fu_663_p2                      |     -    |      0|   0|  16|           1|           9|
    |a_1_fu_772_p2                        |    and   |      0|   0|   2|           1|           1|
    |a_fu_497_p2                          |    and   |      0|   0|   2|           1|           1|
    |and_ln949_1_fu_529_p2                |    and   |      0|   0|   2|           1|           1|
    |and_ln949_fu_805_p2                  |    and   |      0|   0|   2|           1|           1|
    |grp_soft_max_fu_252_pred_V_V_TREADY  |    and   |      0|   0|   2|           1|           1|
    |p_Result_10_fu_486_p2                |    and   |      0|   0|  30|          30|          30|
    |p_Result_5_fu_761_p2                 |    and   |      0|   0|  15|          15|          15|
    |l_1_fu_698_p3                        |   cttz   |      0|  40|  36|          32|           0|
    |l_fu_424_p3                          |   cttz   |      0|  40|  36|          32|           0|
    |icmp_ln13_fu_275_p2                  |   icmp   |      0|   0|   9|           4|           4|
    |icmp_ln15_fu_285_p2                  |   icmp   |      0|   0|   9|           4|           4|
    |icmp_ln19_fu_305_p2                  |   icmp   |      0|   0|  11|           8|           8|
    |icmp_ln935_fu_386_p2                 |   icmp   |      0|   0|  18|          25|           1|
    |icmp_ln947_1_fu_766_p2               |   icmp   |      0|   0|  13|          15|           1|
    |icmp_ln947_2_fu_491_p2               |   icmp   |      0|   0|  18|          30|           1|
    |icmp_ln947_3_fu_465_p2               |   icmp   |      0|   0|  18|          31|           1|
    |icmp_ln947_fu_735_p2                 |   icmp   |      0|   0|  18|          31|           1|
    |icmp_ln958_1_fu_825_p2               |   icmp   |      0|   0|  18|          32|           1|
    |icmp_ln958_fu_552_p2                 |   icmp   |      0|   0|  18|          32|           1|
    |lshr_ln936_fu_362_p2                 |   lshr   |      0|   0|  23|          10|          10|
    |lshr_ln947_1_fu_480_p2               |   lshr   |      0|   0|  76|           2|          30|
    |lshr_ln947_fu_755_p2                 |   lshr   |      0|   0|  33|           2|          15|
    |lshr_ln958_1_fu_839_p2               |   lshr   |      0|   0|  85|          32|          32|
    |lshr_ln958_fu_563_p2                 |   lshr   |      0|   0|  85|          32|          32|
    |or_ln949_2_fu_535_p2                 |    or    |      0|   0|   2|           1|           1|
    |or_ln949_fu_811_p2                   |    or    |      0|   0|   2|           1|           1|
    |m_2_fu_856_p3                        |  select  |      0|   0|  32|           1|          32|
    |m_9_fu_580_p3                        |  select  |      0|   0|  32|           1|          32|
    |select_ln935_fu_656_p3               |  select  |      0|   0|  32|           1|           1|
    |select_ln964_1_fu_615_p3             |  select  |      0|   0|   7|           1|           7|
    |select_ln964_fu_890_p3               |  select  |      0|   0|   7|           1|           7|
    |tmp_V_5_fu_396_p3                    |  select  |      0|   0|  25|           1|          25|
    |tmp_V_7_fu_669_p3                    |  select  |      0|   0|   9|           1|           9|
    |shl_ln958_1_fu_850_p2                |    shl   |      0|   0|  85|          32|          32|
    |shl_ln958_fu_574_p2                  |    shl   |      0|   0|  85|          32|          32|
    |xor_ln949_1_fu_511_p2                |    xor   |      0|   0|   2|           1|           2|
    |xor_ln949_fu_786_p2                  |    xor   |      0|   0|   2|           1|           2|
    +-------------------------------------+----------+-------+----+----+------------+------------+
    |Total                                |          |      0|  80|1535|         673|         842|
    +-------------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  105|         22|    1|         22|
    |d_0_reg_218           |    9|          2|    4|          8|
    |dense_array_address0  |   21|          4|    4|         16|
    |dense_array_ce0       |   15|          3|    1|          3|
    |dense_array_d0        |   15|          3|   32|         96|
    |f_0_reg_241           |    9|          2|    8|         16|
    |grp_fu_259_p1         |   15|          3|   32|         96|
    |phi_ln13_reg_207      |    9|          2|    4|          8|
    |w_sum_0_reg_229       |    9|          2|   32|         64|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  207|         43|  118|        329|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  21|   0|   21|          0|
    |d_0_reg_218                       |   4|   0|    4|          0|
    |d_reg_955                         |   4|   0|    4|          0|
    |f_0_reg_241                       |   8|   0|    8|          0|
    |f_reg_974                         |   8|   0|    8|          0|
    |grp_soft_max_fu_252_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln935_reg_1013               |   1|   0|    1|          0|
    |icmp_ln958_1_reg_1095             |   1|   0|    1|          0|
    |l_1_reg_1074                      |  32|   0|   32|          0|
    |m_4_reg_1047                      |  31|   0|   31|          0|
    |mul_ln941_reg_1000                |  25|   0|   25|          0|
    |or_ln949_1_reg_1090               |   1|   0|   32|         31|
    |p_Result_13_reg_1007              |   1|   0|    1|          0|
    |p_Result_16_reg_994               |   1|   0|    1|          0|
    |p_Result_18_reg_1100              |  32|   0|   32|          0|
    |phi_ln13_reg_207                  |   4|   0|    4|          0|
    |select_ln935_reg_1057             |  32|   0|   32|          0|
    |sext_ln938_1_reg_1018             |  30|   0|   30|          0|
    |sext_ln938_reg_1067               |  15|   0|   15|          0|
    |sub_ln944_1_reg_1084              |  32|   0|   32|          0|
    |sub_ln944_reg_1025                |  32|   0|   32|          0|
    |tmp_17_reg_1052                   |   1|   0|    1|          0|
    |tmp_reg_1110                      |  32|   0|   32|          0|
    |trunc_ln943_1_reg_1042            |   8|   0|    8|          0|
    |trunc_ln943_reg_1079              |   8|   0|    8|          0|
    |trunc_ln944_1_reg_1032            |  30|   0|   30|          0|
    |trunc_ln947_1_reg_1037            |   5|   0|    5|          0|
    |w_sum_0_reg_229                   |  32|   0|   32|          0|
    |zext_ln15_reg_947                 |   4|   0|   10|          6|
    |zext_ln19_reg_966                 |   4|   0|   12|          8|
    |zext_ln936_reg_960                |   4|   0|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 444|   0|  549|        105|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   dense_layer  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   dense_layer  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   dense_layer  | return value |
|ap_done                | out |    1| ap_ctrl_hs |   dense_layer  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   dense_layer  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   dense_layer  | return value |
|flat_array_V_address0  | out |    8|  ap_memory |  flat_array_V  |     array    |
|flat_array_V_ce0       | out |    1|  ap_memory |  flat_array_V  |     array    |
|flat_array_V_q0        |  in |   14|  ap_memory |  flat_array_V  |     array    |
|prediction_V_V_TDATA   | out |   16|    axis    | prediction_V_V |    pointer   |
|prediction_V_V_TVALID  | out |    1|    axis    | prediction_V_V |    pointer   |
|prediction_V_V_TREADY  |  in |    1|    axis    | prediction_V_V |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

